// -----------------------------------------------------------------------------
// Auto-Generated by:        __   _ __      _  __
//                          / /  (_) /____ | |/_/
//                         / /__/ / __/ -_)>  <
//                        /____/_/\__/\__/_/|_|
//                     Build your hardware, easily!
//                   https://github.com/enjoy-digital/litex
//
// Filename   : litedram_core.v
// Device     : 
// LiteX sha1 : 0d1484dd4
// Date       : 2025-08-07 00:00:19
//------------------------------------------------------------------------------

`timescale 1ns / 1ps

//------------------------------------------------------------------------------
// Module
//------------------------------------------------------------------------------

module litedram_core (
    input  wire          clk,
    output wire   [12:0] ddram_a,
    output wire    [2:0] ddram_ba,
    output wire          ddram_cas_n,
    output wire          ddram_cke,
    output wire          ddram_clk_n,
    output wire          ddram_clk_p,
    output wire          ddram_cs_n,
    output wire    [1:0] ddram_dm,
    inout  wire   [15:0] ddram_dq,
    inout  wire    [1:0] ddram_dqs_n,
    inout  wire    [1:0] ddram_dqs_p,
    output wire          ddram_odt,
    output wire          ddram_ras_n,
    output wire          ddram_reset_n,
    output wire          ddram_we_n,
    output wire          init_done,
    output wire          init_error,
    output wire          pll_locked,
    input  wire          rst,
    input  wire          uart_rx,
    output reg           uart_tx,
    output wire          user_clk,
    output wire          user_port_wishbone_0_ack,
    input  wire   [23:0] user_port_wishbone_0_adr,
    input  wire          user_port_wishbone_0_cyc,
    output wire   [63:0] user_port_wishbone_0_dat_r,
    input  wire   [63:0] user_port_wishbone_0_dat_w,
    output wire          user_port_wishbone_0_err,
    input  wire    [7:0] user_port_wishbone_0_sel,
    input  wire          user_port_wishbone_0_stb,
    input  wire          user_port_wishbone_0_we,
    output wire          user_rst
);


//------------------------------------------------------------------------------
// Hierarchy
//------------------------------------------------------------------------------

/*
LiteDRAMCore
└─── bus (SoCBusHandler)
│    └─── _interconnect (InterconnectShared)
│    │    └─── arbiter (Arbiter)
│    │    │    └─── rr (RoundRobin)
│    │    └─── decoder (Decoder)
│    │    └─── timeout (Timeout)
│    │    │    └─── waittimer_0* (WaitTimer)
└─── csr (SoCCSRHandler)
└─── irq (SoCIRQHandler)
└─── ctrl (SoCController)
└─── cpu (VexRiscv)
│    └─── [VexRiscv]
└─── rom (SRAM)
└─── sram (SRAM)
└─── timer0 (Timer)
│    └─── ev (EventManager)
│    │    └─── eventsourceprocess_0* (EventSourceProcess)
└─── uart_phy (RS232PHY)
│    └─── tx (RS232PHYTX)
│    │    └─── clk_phase_accum (RS232ClkPhaseAccum)
│    │    └─── fsm (FSM)
│    └─── rx (RS232PHYRX)
│    │    └─── clk_phase_accum (RS232ClkPhaseAccum)
│    │    └─── fsm (FSM)
└─── uart (UART)
│    └─── ev (EventManager)
│    │    └─── eventsourceprocess_0* (EventSourceProcess)
│    │    └─── eventsourceprocess_1* (EventSourceProcess)
│    └─── tx_fifo (SyncFIFO)
│    │    └─── fifo (SyncFIFOBuffered)
│    │    │    └─── fifo (SyncFIFO)
│    └─── rx_fifo (SyncFIFO)
│    │    └─── fifo (SyncFIFOBuffered)
│    │    │    └─── fifo (SyncFIFO)
└─── crg (LiteDRAMS7DDRPHYCRG)
│    └─── pll (S7PLL)
│    │    └─── [FDCE]
│    │    └─── [FDCE]
│    │    └─── [FDCE]
│    │    └─── [FDCE]
│    │    └─── [FDCE]
│    │    └─── [FDCE]
│    │    └─── [FDCE]
│    │    └─── [FDCE]
│    │    └─── [PLLE2_ADV]
│    │    └─── [BUFG]
│    │    └─── [BUFG]
│    │    └─── [BUFG]
│    │    └─── [BUFG]
│    └─── idelayctrl (S7IDELAYCTRL)
│    │    └─── [IDELAYCTRL]
└─── ddrphy (A7DDRPHY)
│    └─── tappeddelayline_0* (TappedDelayLine)
│    └─── dqspattern_0* (DQSPattern)
│    └─── bitslip_0* (BitSlip)
│    └─── bitslip_1* (BitSlip)
│    └─── bitslip_2* (BitSlip)
│    └─── bitslip_3* (BitSlip)
│    └─── tappeddelayline_1* (TappedDelayLine)
│    └─── bitslip_4* (BitSlip)
│    └─── bitslip_5* (BitSlip)
│    └─── bitslip_6* (BitSlip)
│    └─── bitslip_7* (BitSlip)
│    └─── bitslip_8* (BitSlip)
│    └─── bitslip_9* (BitSlip)
│    └─── bitslip_10* (BitSlip)
│    └─── bitslip_11* (BitSlip)
│    └─── bitslip_12* (BitSlip)
│    └─── bitslip_13* (BitSlip)
│    └─── bitslip_14* (BitSlip)
│    └─── bitslip_15* (BitSlip)
│    └─── bitslip_16* (BitSlip)
│    └─── bitslip_17* (BitSlip)
│    └─── bitslip_18* (BitSlip)
│    └─── bitslip_19* (BitSlip)
│    └─── bitslip_20* (BitSlip)
│    └─── bitslip_21* (BitSlip)
│    └─── bitslip_22* (BitSlip)
│    └─── bitslip_23* (BitSlip)
│    └─── bitslip_24* (BitSlip)
│    └─── bitslip_25* (BitSlip)
│    └─── bitslip_26* (BitSlip)
│    └─── bitslip_27* (BitSlip)
│    └─── bitslip_28* (BitSlip)
│    └─── bitslip_29* (BitSlip)
│    └─── bitslip_30* (BitSlip)
│    └─── bitslip_31* (BitSlip)
│    └─── bitslip_32* (BitSlip)
│    └─── bitslip_33* (BitSlip)
│    └─── bitslip_34* (BitSlip)
│    └─── bitslip_35* (BitSlip)
│    └─── tappeddelayline_2* (TappedDelayLine)
│    └─── tappeddelayline_3* (TappedDelayLine)
│    └─── [OSERDESE2]
│    └─── [ISERDESE2]
│    └─── [IDELAYE2]
│    └─── [IOBUF]
│    └─── [OSERDESE2]
│    └─── [ISERDESE2]
│    └─── [IDELAYE2]
│    └─── [IOBUF]
│    └─── [OSERDESE2]
│    └─── [ISERDESE2]
│    └─── [IDELAYE2]
│    └─── [IOBUF]
│    └─── [OSERDESE2]
│    └─── [ISERDESE2]
│    └─── [IDELAYE2]
│    └─── [IOBUF]
│    └─── [OSERDESE2]
│    └─── [ISERDESE2]
│    └─── [IDELAYE2]
│    └─── [IOBUF]
│    └─── [OSERDESE2]
│    └─── [ISERDESE2]
│    └─── [IDELAYE2]
│    └─── [IOBUF]
│    └─── [OSERDESE2]
│    └─── [ISERDESE2]
│    └─── [IDELAYE2]
│    └─── [IOBUF]
│    └─── [OSERDESE2]
│    └─── [ISERDESE2]
│    └─── [IDELAYE2]
│    └─── [IOBUF]
│    └─── [OSERDESE2]
│    └─── [ISERDESE2]
│    └─── [IDELAYE2]
│    └─── [IOBUF]
│    └─── [OSERDESE2]
│    └─── [ISERDESE2]
│    └─── [IDELAYE2]
│    └─── [IOBUF]
│    └─── [OBUFDS]
│    └─── [OSERDESE2]
│    └─── [OSERDESE2]
│    └─── [OSERDESE2]
│    └─── [OSERDESE2]
│    └─── [OSERDESE2]
│    └─── [OSERDESE2]
│    └─── [OSERDESE2]
│    └─── [OSERDESE2]
│    └─── [OSERDESE2]
│    └─── [OSERDESE2]
│    └─── [OSERDESE2]
│    └─── [OSERDESE2]
│    └─── [IOBUFDS]
│    └─── [OSERDESE2]
│    └─── [IOBUFDS]
│    └─── [OSERDESE2]
│    └─── [OSERDESE2]
│    └─── [OSERDESE2]
│    └─── [ISERDESE2]
│    └─── [ISERDESE2]
│    └─── [IDELAYE2]
│    └─── [IDELAYE2]
│    └─── [IOBUF]
│    └─── [OSERDESE2]
│    └─── [ISERDESE2]
│    └─── [IOBUF]
│    └─── [OSERDESE2]
│    └─── [ISERDESE2]
│    └─── [IDELAYE2]
│    └─── [IOBUF]
│    └─── [OSERDESE2]
│    └─── [ISERDESE2]
│    └─── [IDELAYE2]
│    └─── [IOBUF]
│    └─── [OSERDESE2]
│    └─── [IDELAYE2]
│    └─── [IOBUF]
│    └─── [OSERDESE2]
│    └─── [ISERDESE2]
│    └─── [IDELAYE2]
│    └─── [IOBUF]
│    └─── [OSERDESE2]
│    └─── [OSERDESE2]
│    └─── [OSERDESE2]
│    └─── [OSERDESE2]
│    └─── [OSERDESE2]
│    └─── [OSERDESE2]
│    └─── [OSERDESE2]
│    └─── [OSERDESE2]
│    └─── [OSERDESE2]
│    └─── [OSERDESE2]
│    └─── [OSERDESE2]
│    └─── [OSERDESE2]
│    └─── [OSERDESE2]
└─── sdram (LiteDRAMCore)
│    └─── dfii (DFIInjector)
│    │    └─── pi0 (PhaseInjector)
│    │    └─── pi1 (PhaseInjector)
│    └─── controller (LiteDRAMController)
│    │    └─── refresher (Refresher)
│    │    │    └─── timer (RefreshTimer)
│    │    │    └─── postponer (RefreshPostponer)
│    │    │    └─── sequencer (RefreshSequencer)
│    │    │    │    └─── refreshexecuter_0* (RefreshExecuter)
│    │    │    └─── fsm (FSM)
│    │    └─── bankmachine_0* (BankMachine)
│    │    │    └─── syncfifo_0* (SyncFIFO)
│    │    │    │    └─── fifo (SyncFIFO)
│    │    │    └─── buffer_0* (Buffer)
│    │    │    │    └─── pipe_valid (PipeValid)
│    │    │    │    └─── pipeline (Pipeline)
│    │    │    └─── twtpcon (tXXDController)
│    │    │    └─── trccon (tXXDController)
│    │    │    └─── trascon (tXXDController)
│    │    │    └─── fsm (FSM)
│    │    └─── bankmachine_1* (BankMachine)
│    │    │    └─── syncfifo_0* (SyncFIFO)
│    │    │    │    └─── fifo (SyncFIFO)
│    │    │    └─── buffer_0* (Buffer)
│    │    │    │    └─── pipe_valid (PipeValid)
│    │    │    │    └─── pipeline (Pipeline)
│    │    │    └─── twtpcon (tXXDController)
│    │    │    └─── trccon (tXXDController)
│    │    │    └─── trascon (tXXDController)
│    │    │    └─── fsm (FSM)
│    │    └─── bankmachine_2* (BankMachine)
│    │    │    └─── syncfifo_0* (SyncFIFO)
│    │    │    │    └─── fifo (SyncFIFO)
│    │    │    └─── buffer_0* (Buffer)
│    │    │    │    └─── pipe_valid (PipeValid)
│    │    │    │    └─── pipeline (Pipeline)
│    │    │    └─── twtpcon (tXXDController)
│    │    │    └─── trccon (tXXDController)
│    │    │    └─── trascon (tXXDController)
│    │    │    └─── fsm (FSM)
│    │    └─── bankmachine_3* (BankMachine)
│    │    │    └─── syncfifo_0* (SyncFIFO)
│    │    │    │    └─── fifo (SyncFIFO)
│    │    │    └─── buffer_0* (Buffer)
│    │    │    │    └─── pipe_valid (PipeValid)
│    │    │    │    └─── pipeline (Pipeline)
│    │    │    └─── twtpcon (tXXDController)
│    │    │    └─── trccon (tXXDController)
│    │    │    └─── trascon (tXXDController)
│    │    │    └─── fsm (FSM)
│    │    └─── bankmachine_4* (BankMachine)
│    │    │    └─── syncfifo_0* (SyncFIFO)
│    │    │    │    └─── fifo (SyncFIFO)
│    │    │    └─── buffer_0* (Buffer)
│    │    │    │    └─── pipe_valid (PipeValid)
│    │    │    │    └─── pipeline (Pipeline)
│    │    │    └─── twtpcon (tXXDController)
│    │    │    └─── trccon (tXXDController)
│    │    │    └─── trascon (tXXDController)
│    │    │    └─── fsm (FSM)
│    │    └─── bankmachine_5* (BankMachine)
│    │    │    └─── syncfifo_0* (SyncFIFO)
│    │    │    │    └─── fifo (SyncFIFO)
│    │    │    └─── buffer_0* (Buffer)
│    │    │    │    └─── pipe_valid (PipeValid)
│    │    │    │    └─── pipeline (Pipeline)
│    │    │    └─── twtpcon (tXXDController)
│    │    │    └─── trccon (tXXDController)
│    │    │    └─── trascon (tXXDController)
│    │    │    └─── fsm (FSM)
│    │    └─── bankmachine_6* (BankMachine)
│    │    │    └─── syncfifo_0* (SyncFIFO)
│    │    │    │    └─── fifo (SyncFIFO)
│    │    │    └─── buffer_0* (Buffer)
│    │    │    │    └─── pipe_valid (PipeValid)
│    │    │    │    └─── pipeline (Pipeline)
│    │    │    └─── twtpcon (tXXDController)
│    │    │    └─── trccon (tXXDController)
│    │    │    └─── trascon (tXXDController)
│    │    │    └─── fsm (FSM)
│    │    └─── bankmachine_7* (BankMachine)
│    │    │    └─── syncfifo_0* (SyncFIFO)
│    │    │    │    └─── fifo (SyncFIFO)
│    │    │    └─── buffer_0* (Buffer)
│    │    │    │    └─── pipe_valid (PipeValid)
│    │    │    │    └─── pipeline (Pipeline)
│    │    │    └─── twtpcon (tXXDController)
│    │    │    └─── trccon (tXXDController)
│    │    │    └─── trascon (tXXDController)
│    │    │    └─── fsm (FSM)
│    │    └─── multiplexer (Multiplexer)
│    │    │    └─── choose_cmd (_CommandChooser)
│    │    │    │    └─── roundrobin_0* (RoundRobin)
│    │    │    └─── choose_req (_CommandChooser)
│    │    │    │    └─── roundrobin_0* (RoundRobin)
│    │    │    └─── _steerer_0* (_Steerer)
│    │    │    └─── trrdcon (tXXDController)
│    │    │    └─── tfawcon (tFAWController)
│    │    │    └─── tccdcon (tXXDController)
│    │    │    └─── twtrcon (tXXDController)
│    │    │    └─── fsm (FSM)
│    └─── crossbar (LiteDRAMCrossbar)
│    │    └─── roundrobin_0* (RoundRobin)
│    │    └─── roundrobin_1* (RoundRobin)
│    │    └─── roundrobin_2* (RoundRobin)
│    │    └─── roundrobin_3* (RoundRobin)
│    │    └─── roundrobin_4* (RoundRobin)
│    │    └─── roundrobin_5* (RoundRobin)
│    │    └─── roundrobin_6* (RoundRobin)
│    │    └─── roundrobin_7* (RoundRobin)
└─── l2_cache (Cache)
│    └─── fsm (FSM)
└─── wishbone_bridge (LiteDRAMWishbone2Native)
│    └─── fsm (FSM)
└─── ddrctrl (LiteDRAMCoreControl)
└─── litedramwishbone2native_0* (LiteDRAMWishbone2Native)
│    └─── fsm (FSM)
└─── csr_bridge (Wishbone2CSR)
│    └─── fsm (FSM)
└─── csr_bankarray (CSRBankArray)
│    └─── csrbank_0* (CSRBank)
│    │    └─── csrstorage_0* (CSRStorage)
│    │    └─── csrstorage_1* (CSRStorage)
│    │    └─── csrstatus_0* (CSRStatus)
│    └─── csrbank_1* (CSRBank)
│    │    └─── csrstorage_0* (CSRStorage)
│    │    └─── csrstorage_1* (CSRStorage)
│    └─── csrbank_2* (CSRBank)
│    │    └─── csrstorage_0* (CSRStorage)
│    │    └─── csrstorage_1* (CSRStorage)
│    │    └─── csrstorage_2* (CSRStorage)
│    │    └─── csrstorage_3* (CSRStorage)
│    │    └─── csrstorage_4* (CSRStorage)
│    │    └─── csrstorage_5* (CSRStorage)
│    └─── csrbank_3* (CSRBank)
│    │    └─── csrstorage_0* (CSRStorage)
│    │    └─── csrstorage_1* (CSRStorage)
│    │    └─── csrstorage_2* (CSRStorage)
│    │    └─── csrstorage_3* (CSRStorage)
│    │    └─── csrstorage_4* (CSRStorage)
│    │    └─── csrstatus_0* (CSRStatus)
│    │    └─── csrstorage_5* (CSRStorage)
│    │    └─── csrstorage_6* (CSRStorage)
│    │    └─── csrstorage_7* (CSRStorage)
│    │    └─── csrstorage_8* (CSRStorage)
│    │    └─── csrstatus_1* (CSRStatus)
│    └─── csrbank_4* (CSRBank)
│    │    └─── csrstorage_0* (CSRStorage)
│    │    └─── csrstorage_1* (CSRStorage)
│    │    └─── csrstorage_2* (CSRStorage)
│    │    └─── csrstorage_3* (CSRStorage)
│    │    └─── csrstatus_0* (CSRStatus)
│    │    └─── csrstatus_1* (CSRStatus)
│    │    └─── csrstatus_2* (CSRStatus)
│    │    └─── csrstorage_4* (CSRStorage)
│    └─── csrbank_5* (CSRBank)
│    │    └─── csrstatus_0* (CSRStatus)
│    │    └─── csrstatus_1* (CSRStatus)
│    │    └─── csrstatus_2* (CSRStatus)
│    │    └─── csrstatus_3* (CSRStatus)
│    │    └─── csrstorage_0* (CSRStorage)
│    │    └─── csrstatus_4* (CSRStatus)
│    │    └─── csrstatus_5* (CSRStatus)
└─── csr_interconnect (InterconnectShared)
└─── [FDPE]
└─── [FDPE]
└─── [FDPE]
└─── [FDPE]
└─── [FDPE]
└─── [FDPE]
└─── [FDPE]
└─── [FDPE]
* : Generated name.
[]: BlackBox.
*/

//------------------------------------------------------------------------------
// Signals
//------------------------------------------------------------------------------

wire          a7ddrphy0;
wire          a7ddrphy1;
reg     [7:0] a7ddrphy_bitslip00 = 8'd0;
reg     [7:0] a7ddrphy_bitslip01 = 8'd0;
reg     [7:0] a7ddrphy_bitslip02 = 8'd0;
wire    [7:0] a7ddrphy_bitslip03;
reg     [7:0] a7ddrphy_bitslip04 = 8'd0;
reg    [15:0] a7ddrphy_bitslip0_r0 = 16'd0;
reg    [15:0] a7ddrphy_bitslip0_r1 = 16'd0;
reg    [15:0] a7ddrphy_bitslip0_r2 = 16'd0;
reg    [15:0] a7ddrphy_bitslip0_r3 = 16'd0;
reg     [2:0] a7ddrphy_bitslip0_value0 = 3'd7;
reg     [2:0] a7ddrphy_bitslip0_value1 = 3'd7;
reg     [2:0] a7ddrphy_bitslip0_value2 = 3'd7;
reg     [2:0] a7ddrphy_bitslip0_value3 = 3'd7;
reg     [7:0] a7ddrphy_bitslip10 = 8'd0;
reg     [7:0] a7ddrphy_bitslip100 = 8'd0;
wire    [7:0] a7ddrphy_bitslip101;
reg     [7:0] a7ddrphy_bitslip102 = 8'd0;
reg    [15:0] a7ddrphy_bitslip10_r0 = 16'd0;
reg    [15:0] a7ddrphy_bitslip10_r1 = 16'd0;
reg     [2:0] a7ddrphy_bitslip10_value0 = 3'd7;
reg     [2:0] a7ddrphy_bitslip10_value1 = 3'd7;
reg     [7:0] a7ddrphy_bitslip11 = 8'd0;
reg     [7:0] a7ddrphy_bitslip110 = 8'd0;
wire    [7:0] a7ddrphy_bitslip111;
reg     [7:0] a7ddrphy_bitslip112 = 8'd0;
reg    [15:0] a7ddrphy_bitslip11_r0 = 16'd0;
reg    [15:0] a7ddrphy_bitslip11_r1 = 16'd0;
reg     [2:0] a7ddrphy_bitslip11_value0 = 3'd7;
reg     [2:0] a7ddrphy_bitslip11_value1 = 3'd7;
reg     [7:0] a7ddrphy_bitslip12 = 8'd0;
reg     [7:0] a7ddrphy_bitslip120 = 8'd0;
wire    [7:0] a7ddrphy_bitslip121;
reg     [7:0] a7ddrphy_bitslip122 = 8'd0;
reg    [15:0] a7ddrphy_bitslip12_r0 = 16'd0;
reg    [15:0] a7ddrphy_bitslip12_r1 = 16'd0;
reg     [2:0] a7ddrphy_bitslip12_value0 = 3'd7;
reg     [2:0] a7ddrphy_bitslip12_value1 = 3'd7;
wire    [7:0] a7ddrphy_bitslip13;
reg     [7:0] a7ddrphy_bitslip130 = 8'd0;
wire    [7:0] a7ddrphy_bitslip131;
reg     [7:0] a7ddrphy_bitslip132 = 8'd0;
reg    [15:0] a7ddrphy_bitslip13_r0 = 16'd0;
reg    [15:0] a7ddrphy_bitslip13_r1 = 16'd0;
reg     [2:0] a7ddrphy_bitslip13_value0 = 3'd7;
reg     [2:0] a7ddrphy_bitslip13_value1 = 3'd7;
reg     [7:0] a7ddrphy_bitslip14 = 8'd0;
reg     [7:0] a7ddrphy_bitslip140 = 8'd0;
wire    [7:0] a7ddrphy_bitslip141;
reg     [7:0] a7ddrphy_bitslip142 = 8'd0;
reg    [15:0] a7ddrphy_bitslip14_r0 = 16'd0;
reg    [15:0] a7ddrphy_bitslip14_r1 = 16'd0;
reg     [2:0] a7ddrphy_bitslip14_value0 = 3'd7;
reg     [2:0] a7ddrphy_bitslip14_value1 = 3'd7;
reg     [7:0] a7ddrphy_bitslip150 = 8'd0;
wire    [7:0] a7ddrphy_bitslip151;
reg     [7:0] a7ddrphy_bitslip152 = 8'd0;
reg    [15:0] a7ddrphy_bitslip15_r0 = 16'd0;
reg    [15:0] a7ddrphy_bitslip15_r1 = 16'd0;
reg     [2:0] a7ddrphy_bitslip15_value0 = 3'd7;
reg     [2:0] a7ddrphy_bitslip15_value1 = 3'd7;
reg    [15:0] a7ddrphy_bitslip1_r0 = 16'd0;
reg    [15:0] a7ddrphy_bitslip1_r1 = 16'd0;
reg    [15:0] a7ddrphy_bitslip1_r2 = 16'd0;
reg    [15:0] a7ddrphy_bitslip1_r3 = 16'd0;
reg     [2:0] a7ddrphy_bitslip1_value0 = 3'd7;
reg     [2:0] a7ddrphy_bitslip1_value1 = 3'd7;
reg     [2:0] a7ddrphy_bitslip1_value2 = 3'd7;
reg     [2:0] a7ddrphy_bitslip1_value3 = 3'd7;
reg     [7:0] a7ddrphy_bitslip20 = 8'd0;
wire    [7:0] a7ddrphy_bitslip21;
reg     [7:0] a7ddrphy_bitslip22 = 8'd0;
reg    [15:0] a7ddrphy_bitslip2_r0 = 16'd0;
reg    [15:0] a7ddrphy_bitslip2_r1 = 16'd0;
reg     [2:0] a7ddrphy_bitslip2_value0 = 3'd7;
reg     [2:0] a7ddrphy_bitslip2_value1 = 3'd7;
reg     [7:0] a7ddrphy_bitslip30 = 8'd0;
wire    [7:0] a7ddrphy_bitslip31;
reg     [7:0] a7ddrphy_bitslip32 = 8'd0;
reg    [15:0] a7ddrphy_bitslip3_r0 = 16'd0;
reg    [15:0] a7ddrphy_bitslip3_r1 = 16'd0;
reg     [2:0] a7ddrphy_bitslip3_value0 = 3'd7;
reg     [2:0] a7ddrphy_bitslip3_value1 = 3'd7;
reg     [7:0] a7ddrphy_bitslip40 = 8'd0;
wire    [7:0] a7ddrphy_bitslip41;
reg     [7:0] a7ddrphy_bitslip42 = 8'd0;
reg    [15:0] a7ddrphy_bitslip4_r0 = 16'd0;
reg    [15:0] a7ddrphy_bitslip4_r1 = 16'd0;
reg     [2:0] a7ddrphy_bitslip4_value0 = 3'd7;
reg     [2:0] a7ddrphy_bitslip4_value1 = 3'd7;
reg     [7:0] a7ddrphy_bitslip50 = 8'd0;
wire    [7:0] a7ddrphy_bitslip51;
reg     [7:0] a7ddrphy_bitslip52 = 8'd0;
reg    [15:0] a7ddrphy_bitslip5_r0 = 16'd0;
reg    [15:0] a7ddrphy_bitslip5_r1 = 16'd0;
reg     [2:0] a7ddrphy_bitslip5_value0 = 3'd7;
reg     [2:0] a7ddrphy_bitslip5_value1 = 3'd7;
reg     [7:0] a7ddrphy_bitslip60 = 8'd0;
wire    [7:0] a7ddrphy_bitslip61;
reg     [7:0] a7ddrphy_bitslip62 = 8'd0;
reg    [15:0] a7ddrphy_bitslip6_r0 = 16'd0;
reg    [15:0] a7ddrphy_bitslip6_r1 = 16'd0;
reg     [2:0] a7ddrphy_bitslip6_value0 = 3'd7;
reg     [2:0] a7ddrphy_bitslip6_value1 = 3'd7;
reg     [7:0] a7ddrphy_bitslip70 = 8'd0;
wire    [7:0] a7ddrphy_bitslip71;
reg     [7:0] a7ddrphy_bitslip72 = 8'd0;
reg    [15:0] a7ddrphy_bitslip7_r0 = 16'd0;
reg    [15:0] a7ddrphy_bitslip7_r1 = 16'd0;
reg     [2:0] a7ddrphy_bitslip7_value0 = 3'd7;
reg     [2:0] a7ddrphy_bitslip7_value1 = 3'd7;
reg     [7:0] a7ddrphy_bitslip80 = 8'd0;
wire    [7:0] a7ddrphy_bitslip81;
reg     [7:0] a7ddrphy_bitslip82 = 8'd0;
reg    [15:0] a7ddrphy_bitslip8_r0 = 16'd0;
reg    [15:0] a7ddrphy_bitslip8_r1 = 16'd0;
reg     [2:0] a7ddrphy_bitslip8_value0 = 3'd7;
reg     [2:0] a7ddrphy_bitslip8_value1 = 3'd7;
reg     [7:0] a7ddrphy_bitslip90 = 8'd0;
wire    [7:0] a7ddrphy_bitslip91;
reg     [7:0] a7ddrphy_bitslip92 = 8'd0;
reg    [15:0] a7ddrphy_bitslip9_r0 = 16'd0;
reg    [15:0] a7ddrphy_bitslip9_r1 = 16'd0;
reg     [2:0] a7ddrphy_bitslip9_value0 = 3'd7;
reg     [2:0] a7ddrphy_bitslip9_value1 = 3'd7;
wire          a7ddrphy_dfi_p0_act_n;
wire   [12:0] a7ddrphy_dfi_p0_address;
wire    [2:0] a7ddrphy_dfi_p0_bank;
wire          a7ddrphy_dfi_p0_cas_n;
wire          a7ddrphy_dfi_p0_cke;
wire          a7ddrphy_dfi_p0_cs_n;
wire          a7ddrphy_dfi_p0_odt;
wire          a7ddrphy_dfi_p0_ras_n;
reg    [31:0] a7ddrphy_dfi_p0_rddata = 32'd0;
wire          a7ddrphy_dfi_p0_rddata_en;
wire          a7ddrphy_dfi_p0_rddata_valid;
wire          a7ddrphy_dfi_p0_reset_n;
wire          a7ddrphy_dfi_p0_we_n;
wire   [31:0] a7ddrphy_dfi_p0_wrdata;
wire          a7ddrphy_dfi_p0_wrdata_en;
wire    [3:0] a7ddrphy_dfi_p0_wrdata_mask;
wire          a7ddrphy_dfi_p1_act_n;
wire   [12:0] a7ddrphy_dfi_p1_address;
wire    [2:0] a7ddrphy_dfi_p1_bank;
wire          a7ddrphy_dfi_p1_cas_n;
wire          a7ddrphy_dfi_p1_cke;
wire          a7ddrphy_dfi_p1_cs_n;
wire          a7ddrphy_dfi_p1_odt;
wire          a7ddrphy_dfi_p1_ras_n;
reg    [31:0] a7ddrphy_dfi_p1_rddata = 32'd0;
wire          a7ddrphy_dfi_p1_rddata_en;
wire          a7ddrphy_dfi_p1_rddata_valid;
wire          a7ddrphy_dfi_p1_reset_n;
wire          a7ddrphy_dfi_p1_we_n;
wire   [31:0] a7ddrphy_dfi_p1_wrdata;
wire          a7ddrphy_dfi_p1_wrdata_en;
wire    [3:0] a7ddrphy_dfi_p1_wrdata_mask;
reg    [12:0] a7ddrphy_dfi_p2_address = 13'd0;
reg     [2:0] a7ddrphy_dfi_p2_bank = 3'd0;
reg           a7ddrphy_dfi_p2_cas_n = 1'd1;
reg           a7ddrphy_dfi_p2_cke = 1'd0;
reg           a7ddrphy_dfi_p2_cs_n = 1'd1;
reg           a7ddrphy_dfi_p2_odt = 1'd0;
reg           a7ddrphy_dfi_p2_ras_n = 1'd1;
reg    [31:0] a7ddrphy_dfi_p2_rddata = 32'd0;
wire          a7ddrphy_dfi_p2_rddata_valid;
reg           a7ddrphy_dfi_p2_reset_n = 1'd0;
reg           a7ddrphy_dfi_p2_we_n = 1'd1;
reg    [31:0] a7ddrphy_dfi_p2_wrdata = 32'd0;
reg     [3:0] a7ddrphy_dfi_p2_wrdata_mask = 4'd0;
reg    [12:0] a7ddrphy_dfi_p3_address = 13'd0;
reg     [2:0] a7ddrphy_dfi_p3_bank = 3'd0;
reg           a7ddrphy_dfi_p3_cas_n = 1'd1;
reg           a7ddrphy_dfi_p3_cke = 1'd0;
reg           a7ddrphy_dfi_p3_cs_n = 1'd1;
reg           a7ddrphy_dfi_p3_odt = 1'd0;
reg           a7ddrphy_dfi_p3_ras_n = 1'd1;
reg    [31:0] a7ddrphy_dfi_p3_rddata = 32'd0;
wire          a7ddrphy_dfi_p3_rddata_valid;
reg           a7ddrphy_dfi_p3_reset_n = 1'd0;
reg           a7ddrphy_dfi_p3_we_n = 1'd1;
reg    [31:0] a7ddrphy_dfi_p3_wrdata = 32'd0;
reg     [3:0] a7ddrphy_dfi_p3_wrdata_mask = 4'd0;
reg           a7ddrphy_dly_sel_re = 1'd0;
reg     [1:0] a7ddrphy_dly_sel_storage = 2'd0;
wire          a7ddrphy_dq_i_delayed0;
wire          a7ddrphy_dq_i_delayed1;
wire          a7ddrphy_dq_i_delayed10;
wire          a7ddrphy_dq_i_delayed11;
wire          a7ddrphy_dq_i_delayed12;
wire          a7ddrphy_dq_i_delayed13;
wire          a7ddrphy_dq_i_delayed14;
wire          a7ddrphy_dq_i_delayed15;
wire          a7ddrphy_dq_i_delayed2;
wire          a7ddrphy_dq_i_delayed3;
wire          a7ddrphy_dq_i_delayed4;
wire          a7ddrphy_dq_i_delayed5;
wire          a7ddrphy_dq_i_delayed6;
wire          a7ddrphy_dq_i_delayed7;
wire          a7ddrphy_dq_i_delayed8;
wire          a7ddrphy_dq_i_delayed9;
wire          a7ddrphy_dq_i_nodelay0;
wire          a7ddrphy_dq_i_nodelay1;
wire          a7ddrphy_dq_i_nodelay10;
wire          a7ddrphy_dq_i_nodelay11;
wire          a7ddrphy_dq_i_nodelay12;
wire          a7ddrphy_dq_i_nodelay13;
wire          a7ddrphy_dq_i_nodelay14;
wire          a7ddrphy_dq_i_nodelay15;
wire          a7ddrphy_dq_i_nodelay2;
wire          a7ddrphy_dq_i_nodelay3;
wire          a7ddrphy_dq_i_nodelay4;
wire          a7ddrphy_dq_i_nodelay5;
wire          a7ddrphy_dq_i_nodelay6;
wire          a7ddrphy_dq_i_nodelay7;
wire          a7ddrphy_dq_i_nodelay8;
wire          a7ddrphy_dq_i_nodelay9;
wire          a7ddrphy_dq_o_nodelay0;
wire          a7ddrphy_dq_o_nodelay1;
wire          a7ddrphy_dq_o_nodelay10;
wire          a7ddrphy_dq_o_nodelay11;
wire          a7ddrphy_dq_o_nodelay12;
wire          a7ddrphy_dq_o_nodelay13;
wire          a7ddrphy_dq_o_nodelay14;
wire          a7ddrphy_dq_o_nodelay15;
wire          a7ddrphy_dq_o_nodelay2;
wire          a7ddrphy_dq_o_nodelay3;
wire          a7ddrphy_dq_o_nodelay4;
wire          a7ddrphy_dq_o_nodelay5;
wire          a7ddrphy_dq_o_nodelay6;
wire          a7ddrphy_dq_o_nodelay7;
wire          a7ddrphy_dq_o_nodelay8;
wire          a7ddrphy_dq_o_nodelay9;
wire          a7ddrphy_dq_oe;
wire          a7ddrphy_dq_oe_delay_tappeddelayline;
reg           a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline = 1'd0;
wire          a7ddrphy_dq_t0;
wire          a7ddrphy_dq_t1;
wire          a7ddrphy_dq_t10;
wire          a7ddrphy_dq_t11;
wire          a7ddrphy_dq_t12;
wire          a7ddrphy_dq_t13;
wire          a7ddrphy_dq_t14;
wire          a7ddrphy_dq_t15;
wire          a7ddrphy_dq_t2;
wire          a7ddrphy_dq_t3;
wire          a7ddrphy_dq_t4;
wire          a7ddrphy_dq_t5;
wire          a7ddrphy_dq_t6;
wire          a7ddrphy_dq_t7;
wire          a7ddrphy_dq_t8;
wire          a7ddrphy_dq_t9;
wire          a7ddrphy_dqs_o_no_delay0;
wire          a7ddrphy_dqs_o_no_delay1;
reg           a7ddrphy_dqs_oe = 1'd0;
wire          a7ddrphy_dqs_oe_delay_tappeddelayline;
reg           a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline = 1'd0;
wire          a7ddrphy_dqs_postamble;
wire          a7ddrphy_dqs_preamble;
wire          a7ddrphy_dqs_t0;
wire          a7ddrphy_dqs_t1;
reg           a7ddrphy_dqspattern0 = 1'd0;
reg           a7ddrphy_dqspattern1 = 1'd0;
reg     [7:0] a7ddrphy_dqspattern_o0 = 8'd0;
reg     [7:0] a7ddrphy_dqspattern_o1 = 8'd0;
reg           a7ddrphy_half_sys8x_taps_re = 1'd0;
reg     [4:0] a7ddrphy_half_sys8x_taps_storage = 5'd16;
wire    [2:0] a7ddrphy_pads_ba;
reg           a7ddrphy_rddata_en_tappeddelayline0 = 1'd0;
reg           a7ddrphy_rddata_en_tappeddelayline1 = 1'd0;
reg           a7ddrphy_rddata_en_tappeddelayline2 = 1'd0;
reg           a7ddrphy_rddata_en_tappeddelayline3 = 1'd0;
reg           a7ddrphy_rddata_en_tappeddelayline4 = 1'd0;
reg           a7ddrphy_rddata_en_tappeddelayline5 = 1'd0;
reg           a7ddrphy_rddata_en_tappeddelayline6 = 1'd0;
reg           a7ddrphy_rddata_en_tappeddelayline7 = 1'd0;
wire          a7ddrphy_rdly_dq_bitslip_r;
reg           a7ddrphy_rdly_dq_bitslip_re = 1'd0;
wire          a7ddrphy_rdly_dq_bitslip_rst_r;
reg           a7ddrphy_rdly_dq_bitslip_rst_re = 1'd0;
reg           a7ddrphy_rdly_dq_bitslip_rst_w = 1'd0;
reg           a7ddrphy_rdly_dq_bitslip_rst_we = 1'd0;
reg           a7ddrphy_rdly_dq_bitslip_w = 1'd0;
reg           a7ddrphy_rdly_dq_bitslip_we = 1'd0;
wire          a7ddrphy_rdly_dq_inc_r;
reg           a7ddrphy_rdly_dq_inc_re = 1'd0;
reg           a7ddrphy_rdly_dq_inc_w = 1'd0;
reg           a7ddrphy_rdly_dq_inc_we = 1'd0;
wire          a7ddrphy_rdly_dq_rst_r;
reg           a7ddrphy_rdly_dq_rst_re = 1'd0;
reg           a7ddrphy_rdly_dq_rst_w = 1'd0;
reg           a7ddrphy_rdly_dq_rst_we = 1'd0;
reg           a7ddrphy_rdphase_re = 1'd0;
reg           a7ddrphy_rdphase_storage = 1'd1;
reg           a7ddrphy_rst_re = 1'd0;
reg           a7ddrphy_rst_storage = 1'd0;
wire          a7ddrphy_sd_clk_se_nodelay;
wire          a7ddrphy_wdly_dq_bitslip_r;
reg           a7ddrphy_wdly_dq_bitslip_re = 1'd0;
wire          a7ddrphy_wdly_dq_bitslip_rst_r;
reg           a7ddrphy_wdly_dq_bitslip_rst_re = 1'd0;
reg           a7ddrphy_wdly_dq_bitslip_rst_w = 1'd0;
reg           a7ddrphy_wdly_dq_bitslip_rst_we = 1'd0;
reg           a7ddrphy_wdly_dq_bitslip_w = 1'd0;
reg           a7ddrphy_wdly_dq_bitslip_we = 1'd0;
reg           a7ddrphy_wlevel_en_re = 1'd0;
reg           a7ddrphy_wlevel_en_storage = 1'd0;
wire          a7ddrphy_wlevel_strobe_r;
reg           a7ddrphy_wlevel_strobe_re = 1'd0;
reg           a7ddrphy_wlevel_strobe_w = 1'd0;
reg           a7ddrphy_wlevel_strobe_we = 1'd0;
reg           a7ddrphy_wrdata_en_tappeddelayline0 = 1'd0;
reg           a7ddrphy_wrdata_en_tappeddelayline1 = 1'd0;
reg           a7ddrphy_wrphase_re = 1'd0;
reg           a7ddrphy_wrphase_storage = 1'd0;
wire   [13:0] adr;
reg     [2:0] bankmachine0_next_state = 3'd0;
reg     [2:0] bankmachine0_state = 3'd0;
reg     [2:0] bankmachine1_next_state = 3'd0;
reg     [2:0] bankmachine1_state = 3'd0;
reg     [2:0] bankmachine2_next_state = 3'd0;
reg     [2:0] bankmachine2_state = 3'd0;
reg     [2:0] bankmachine3_next_state = 3'd0;
reg     [2:0] bankmachine3_state = 3'd0;
reg     [2:0] bankmachine4_next_state = 3'd0;
reg     [2:0] bankmachine4_state = 3'd0;
reg     [2:0] bankmachine5_next_state = 3'd0;
reg     [2:0] bankmachine5_state = 3'd0;
reg     [2:0] bankmachine6_next_state = 3'd0;
reg     [2:0] bankmachine6_state = 3'd0;
reg     [2:0] bankmachine7_next_state = 3'd0;
reg     [2:0] bankmachine7_state = 3'd0;
wire          cmd_last;
wire   [23:0] cmd_payload_addr;
wire          cmd_payload_we;
wire          cmd_ready;
reg           cmd_valid = 1'd0;
reg    [19:0] count = 20'd1000000;
wire          crg_clkin;
wire          crg_clkout0;
wire          crg_clkout1;
wire          crg_clkout2;
wire          crg_clkout3;
wire          crg_clkout_buf0;
wire          crg_clkout_buf1;
wire          crg_clkout_buf2;
wire          crg_clkout_buf3;
reg           crg_ic_reset = 1'd1;
wire          crg_locked;
reg           crg_power_down = 1'd0;
wire          crg_reset;
reg     [3:0] crg_reset_counter = 4'd15;
reg           crg_rst = 1'd0;
wire   [31:0] csrbank0_bus_errors_r;
reg           csrbank0_bus_errors_re = 1'd0;
wire   [31:0] csrbank0_bus_errors_w;
reg           csrbank0_bus_errors_we = 1'd0;
wire    [1:0] csrbank0_reset0_r;
reg           csrbank0_reset0_re = 1'd0;
wire    [1:0] csrbank0_reset0_w;
reg           csrbank0_reset0_we = 1'd0;
wire   [31:0] csrbank0_scratch0_r;
reg           csrbank0_scratch0_re = 1'd0;
wire   [31:0] csrbank0_scratch0_w;
reg           csrbank0_scratch0_we = 1'd0;
wire          csrbank0_sel;
wire          csrbank1_init_done0_r;
reg           csrbank1_init_done0_re = 1'd0;
wire          csrbank1_init_done0_w;
reg           csrbank1_init_done0_we = 1'd0;
wire          csrbank1_init_error0_r;
reg           csrbank1_init_error0_re = 1'd0;
wire          csrbank1_init_error0_w;
reg           csrbank1_init_error0_we = 1'd0;
wire          csrbank1_sel;
wire    [1:0] csrbank2_dly_sel0_r;
reg           csrbank2_dly_sel0_re = 1'd0;
wire    [1:0] csrbank2_dly_sel0_w;
reg           csrbank2_dly_sel0_we = 1'd0;
wire    [4:0] csrbank2_half_sys8x_taps0_r;
reg           csrbank2_half_sys8x_taps0_re = 1'd0;
wire    [4:0] csrbank2_half_sys8x_taps0_w;
reg           csrbank2_half_sys8x_taps0_we = 1'd0;
wire          csrbank2_rdphase0_r;
reg           csrbank2_rdphase0_re = 1'd0;
wire          csrbank2_rdphase0_w;
reg           csrbank2_rdphase0_we = 1'd0;
wire          csrbank2_rst0_r;
reg           csrbank2_rst0_re = 1'd0;
wire          csrbank2_rst0_w;
reg           csrbank2_rst0_we = 1'd0;
wire          csrbank2_sel;
wire          csrbank2_wlevel_en0_r;
reg           csrbank2_wlevel_en0_re = 1'd0;
wire          csrbank2_wlevel_en0_w;
reg           csrbank2_wlevel_en0_we = 1'd0;
wire          csrbank2_wrphase0_r;
reg           csrbank2_wrphase0_re = 1'd0;
wire          csrbank2_wrphase0_w;
reg           csrbank2_wrphase0_we = 1'd0;
wire    [3:0] csrbank3_dfii_control0_r;
reg           csrbank3_dfii_control0_re = 1'd0;
wire    [3:0] csrbank3_dfii_control0_w;
reg           csrbank3_dfii_control0_we = 1'd0;
wire   [12:0] csrbank3_dfii_pi0_address0_r;
reg           csrbank3_dfii_pi0_address0_re = 1'd0;
wire   [12:0] csrbank3_dfii_pi0_address0_w;
reg           csrbank3_dfii_pi0_address0_we = 1'd0;
wire    [2:0] csrbank3_dfii_pi0_baddress0_r;
reg           csrbank3_dfii_pi0_baddress0_re = 1'd0;
wire    [2:0] csrbank3_dfii_pi0_baddress0_w;
reg           csrbank3_dfii_pi0_baddress0_we = 1'd0;
wire    [7:0] csrbank3_dfii_pi0_command0_r;
reg           csrbank3_dfii_pi0_command0_re = 1'd0;
wire    [7:0] csrbank3_dfii_pi0_command0_w;
reg           csrbank3_dfii_pi0_command0_we = 1'd0;
wire   [31:0] csrbank3_dfii_pi0_rddata_r;
reg           csrbank3_dfii_pi0_rddata_re = 1'd0;
wire   [31:0] csrbank3_dfii_pi0_rddata_w;
reg           csrbank3_dfii_pi0_rddata_we = 1'd0;
wire   [31:0] csrbank3_dfii_pi0_wrdata0_r;
reg           csrbank3_dfii_pi0_wrdata0_re = 1'd0;
wire   [31:0] csrbank3_dfii_pi0_wrdata0_w;
reg           csrbank3_dfii_pi0_wrdata0_we = 1'd0;
wire   [12:0] csrbank3_dfii_pi1_address0_r;
reg           csrbank3_dfii_pi1_address0_re = 1'd0;
wire   [12:0] csrbank3_dfii_pi1_address0_w;
reg           csrbank3_dfii_pi1_address0_we = 1'd0;
wire    [2:0] csrbank3_dfii_pi1_baddress0_r;
reg           csrbank3_dfii_pi1_baddress0_re = 1'd0;
wire    [2:0] csrbank3_dfii_pi1_baddress0_w;
reg           csrbank3_dfii_pi1_baddress0_we = 1'd0;
wire    [7:0] csrbank3_dfii_pi1_command0_r;
reg           csrbank3_dfii_pi1_command0_re = 1'd0;
wire    [7:0] csrbank3_dfii_pi1_command0_w;
reg           csrbank3_dfii_pi1_command0_we = 1'd0;
wire   [31:0] csrbank3_dfii_pi1_rddata_r;
reg           csrbank3_dfii_pi1_rddata_re = 1'd0;
wire   [31:0] csrbank3_dfii_pi1_rddata_w;
reg           csrbank3_dfii_pi1_rddata_we = 1'd0;
wire   [31:0] csrbank3_dfii_pi1_wrdata0_r;
reg           csrbank3_dfii_pi1_wrdata0_re = 1'd0;
wire   [31:0] csrbank3_dfii_pi1_wrdata0_w;
reg           csrbank3_dfii_pi1_wrdata0_we = 1'd0;
wire          csrbank3_sel;
wire          csrbank4_en0_r;
reg           csrbank4_en0_re = 1'd0;
wire          csrbank4_en0_w;
reg           csrbank4_en0_we = 1'd0;
wire          csrbank4_ev_enable0_r;
reg           csrbank4_ev_enable0_re = 1'd0;
wire          csrbank4_ev_enable0_w;
reg           csrbank4_ev_enable0_we = 1'd0;
wire          csrbank4_ev_pending_r;
reg           csrbank4_ev_pending_re = 1'd0;
wire          csrbank4_ev_pending_w;
reg           csrbank4_ev_pending_we = 1'd0;
wire          csrbank4_ev_status_r;
reg           csrbank4_ev_status_re = 1'd0;
wire          csrbank4_ev_status_w;
reg           csrbank4_ev_status_we = 1'd0;
wire   [31:0] csrbank4_load0_r;
reg           csrbank4_load0_re = 1'd0;
wire   [31:0] csrbank4_load0_w;
reg           csrbank4_load0_we = 1'd0;
wire   [31:0] csrbank4_reload0_r;
reg           csrbank4_reload0_re = 1'd0;
wire   [31:0] csrbank4_reload0_w;
reg           csrbank4_reload0_we = 1'd0;
wire          csrbank4_sel;
wire          csrbank4_update_value0_r;
reg           csrbank4_update_value0_re = 1'd0;
wire          csrbank4_update_value0_w;
reg           csrbank4_update_value0_we = 1'd0;
wire   [31:0] csrbank4_value_r;
reg           csrbank4_value_re = 1'd0;
wire   [31:0] csrbank4_value_w;
reg           csrbank4_value_we = 1'd0;
wire    [1:0] csrbank5_ev_enable0_r;
reg           csrbank5_ev_enable0_re = 1'd0;
wire    [1:0] csrbank5_ev_enable0_w;
reg           csrbank5_ev_enable0_we = 1'd0;
wire    [1:0] csrbank5_ev_pending_r;
reg           csrbank5_ev_pending_re = 1'd0;
wire    [1:0] csrbank5_ev_pending_w;
reg           csrbank5_ev_pending_we = 1'd0;
wire    [1:0] csrbank5_ev_status_r;
reg           csrbank5_ev_status_re = 1'd0;
wire    [1:0] csrbank5_ev_status_w;
reg           csrbank5_ev_status_we = 1'd0;
wire          csrbank5_rxempty_r;
reg           csrbank5_rxempty_re = 1'd0;
wire          csrbank5_rxempty_w;
reg           csrbank5_rxempty_we = 1'd0;
wire          csrbank5_rxfull_r;
reg           csrbank5_rxfull_re = 1'd0;
wire          csrbank5_rxfull_w;
reg           csrbank5_rxfull_we = 1'd0;
wire          csrbank5_sel;
wire          csrbank5_txempty_r;
reg           csrbank5_txempty_re = 1'd0;
wire          csrbank5_txempty_w;
reg           csrbank5_txempty_we = 1'd0;
wire          csrbank5_txfull_r;
reg           csrbank5_txfull_re = 1'd0;
wire          csrbank5_txfull_w;
reg           csrbank5_txfull_we = 1'd0;
wire   [31:0] dat_r;
wire   [31:0] dat_w;
wire          done;
reg           error = 1'd0;
wire          flush;
reg     [1:0] fullmemorywe_next_state = 2'd0;
reg     [1:0] fullmemorywe_state = 2'd0;
reg           grant = 1'd0;
reg           init_done_re = 1'd0;
reg           init_done_storage = 1'd0;
reg           init_error_re = 1'd0;
reg           init_error_storage = 1'd0;
reg           interface0_ack = 1'd0;
wire   [29:0] interface0_adr;
wire   [13:0] interface0_bank_bus_adr;
reg    [31:0] interface0_bank_bus_dat_r = 32'd0;
wire   [31:0] interface0_bank_bus_dat_w;
wire          interface0_bank_bus_re;
wire          interface0_bank_bus_we;
wire    [1:0] interface0_bte;
wire    [2:0] interface0_cti;
wire          interface0_cyc;
reg    [31:0] interface0_dat_r = 32'd0;
wire   [31:0] interface0_dat_w;
reg           interface0_err = 1'd0;
wire    [3:0] interface0_sel;
wire          interface0_stb;
wire          interface0_we;
reg    [13:0] interface1_adr = 14'd0;
reg    [13:0] interface1_adr_wishbone2csr_next_value1 = 14'd0;
reg           interface1_adr_wishbone2csr_next_value_ce1 = 1'd0;
wire   [13:0] interface1_bank_bus_adr;
reg    [31:0] interface1_bank_bus_dat_r = 32'd0;
wire   [31:0] interface1_bank_bus_dat_w;
wire          interface1_bank_bus_re;
wire          interface1_bank_bus_we;
wire   [31:0] interface1_dat_r;
reg    [31:0] interface1_dat_w = 32'd0;
reg    [31:0] interface1_dat_w_wishbone2csr_next_value0 = 32'd0;
reg           interface1_dat_w_wishbone2csr_next_value_ce0 = 1'd0;
reg           interface1_re = 1'd0;
reg           interface1_re_wishbone2csr_next_value2 = 1'd0;
reg           interface1_re_wishbone2csr_next_value_ce2 = 1'd0;
reg           interface1_we = 1'd0;
reg           interface1_we_wishbone2csr_next_value3 = 1'd0;
reg           interface1_we_wishbone2csr_next_value_ce3 = 1'd0;
wire   [13:0] interface2_bank_bus_adr;
reg    [31:0] interface2_bank_bus_dat_r = 32'd0;
wire   [31:0] interface2_bank_bus_dat_w;
wire          interface2_bank_bus_re;
wire          interface2_bank_bus_we;
wire   [13:0] interface3_bank_bus_adr;
reg    [31:0] interface3_bank_bus_dat_r = 32'd0;
wire   [31:0] interface3_bank_bus_dat_w;
wire          interface3_bank_bus_re;
wire          interface3_bank_bus_we;
wire   [13:0] interface4_bank_bus_adr;
reg    [31:0] interface4_bank_bus_dat_r = 32'd0;
wire   [31:0] interface4_bank_bus_dat_w;
wire          interface4_bank_bus_re;
wire          interface4_bank_bus_we;
wire   [13:0] interface5_bank_bus_adr;
reg    [31:0] interface5_bank_bus_dat_r = 32'd0;
wire   [31:0] interface5_bank_bus_dat_w;
wire          interface5_bank_bus_re;
wire          interface5_bank_bus_we;
wire          iodelay_clk;
wire          iodelay_rst;
reg           litedramcore_aborted = 1'd0;
reg           litedramcore_aborted_litedramwishbone2native0_next_value = 1'd0;
reg           litedramcore_aborted_litedramwishbone2native0_next_value_ce = 1'd0;
reg           litedramcore_adr_offset_r = 1'd0;
wire          litedramcore_bus_error;
reg    [31:0] litedramcore_bus_errors = 32'd0;
reg           litedramcore_bus_errors_re = 1'd0;
wire   [31:0] litedramcore_bus_errors_status;
wire          litedramcore_bus_errors_we;
wire          litedramcore_cpu_rst;
wire          litedramcore_data_port_adr;
wire   [63:0] litedramcore_data_port_dat_r;
reg    [63:0] litedramcore_data_port_dat_w = 64'd0;
reg     [7:0] litedramcore_data_port_we = 8'd0;
wire          litedramcore_dbus_ack;
wire   [29:0] litedramcore_dbus_adr;
wire    [1:0] litedramcore_dbus_bte;
wire    [2:0] litedramcore_dbus_cti;
wire          litedramcore_dbus_cyc;
wire   [31:0] litedramcore_dbus_dat_r;
wire   [31:0] litedramcore_dbus_dat_w;
wire          litedramcore_dbus_err;
wire    [3:0] litedramcore_dbus_sel;
wire          litedramcore_dbus_stb;
wire          litedramcore_dbus_we;
reg           litedramcore_en_re = 1'd0;
reg           litedramcore_en_storage = 1'd0;
reg           litedramcore_enable_re = 1'd0;
reg           litedramcore_enable_storage = 1'd0;
wire          litedramcore_ibus_ack;
wire   [29:0] litedramcore_ibus_adr;
wire    [1:0] litedramcore_ibus_bte;
wire    [2:0] litedramcore_ibus_cti;
wire          litedramcore_ibus_cyc;
wire   [31:0] litedramcore_ibus_dat_r;
wire   [31:0] litedramcore_ibus_dat_w;
wire          litedramcore_ibus_err;
wire    [3:0] litedramcore_ibus_sel;
wire          litedramcore_ibus_stb;
wire          litedramcore_ibus_we;
reg           litedramcore_interface_ack = 1'd0;
wire   [28:0] litedramcore_interface_adr;
reg           litedramcore_interface_cyc = 1'd0;
reg    [63:0] litedramcore_interface_dat_r = 64'd0;
wire   [63:0] litedramcore_interface_dat_w;
wire    [7:0] litedramcore_interface_sel;
reg           litedramcore_interface_stb = 1'd0;
reg           litedramcore_interface_we = 1'd0;
reg    [31:0] litedramcore_interrupt = 32'd0;
wire          litedramcore_irq;
reg           litedramcore_is_ongoing = 1'd0;
wire   [13:0] litedramcore_litedramcore_adr;
reg           litedramcore_litedramcore_adr_burst = 1'd0;
wire   [31:0] litedramcore_litedramcore_dat_r;
reg           litedramcore_litedramcore_ram_bus_ack = 1'd0;
wire   [29:0] litedramcore_litedramcore_ram_bus_adr;
wire    [1:0] litedramcore_litedramcore_ram_bus_bte;
wire    [2:0] litedramcore_litedramcore_ram_bus_cti;
wire          litedramcore_litedramcore_ram_bus_cyc;
wire   [31:0] litedramcore_litedramcore_ram_bus_dat_r;
wire   [31:0] litedramcore_litedramcore_ram_bus_dat_w;
reg           litedramcore_litedramcore_ram_bus_err = 1'd0;
wire    [3:0] litedramcore_litedramcore_ram_bus_sel;
wire          litedramcore_litedramcore_ram_bus_stb;
wire          litedramcore_litedramcore_ram_bus_we;
reg           litedramcore_load_re = 1'd0;
reg    [31:0] litedramcore_load_storage = 32'd0;
reg           litedramcore_pending_r = 1'd0;
reg           litedramcore_pending_re = 1'd0;
wire          litedramcore_pending_status;
wire          litedramcore_pending_we;
wire          litedramcore_port_cmd_last;
wire   [23:0] litedramcore_port_cmd_payload_addr;
wire          litedramcore_port_cmd_payload_we;
wire          litedramcore_port_cmd_ready;
reg           litedramcore_port_cmd_valid = 1'd0;
wire          litedramcore_port_flush;
wire   [63:0] litedramcore_port_rdata_payload_data;
wire          litedramcore_port_rdata_ready;
wire          litedramcore_port_rdata_valid;
wire   [63:0] litedramcore_port_wdata_payload_data;
wire    [7:0] litedramcore_port_wdata_payload_we;
wire          litedramcore_port_wdata_ready;
reg           litedramcore_port_wdata_valid = 1'd0;
wire   [10:0] litedramcore_ram_adr;
reg           litedramcore_ram_adr_burst = 1'd0;
reg           litedramcore_ram_bus_ram_bus_ack = 1'd0;
wire   [29:0] litedramcore_ram_bus_ram_bus_adr;
wire    [1:0] litedramcore_ram_bus_ram_bus_bte;
wire    [2:0] litedramcore_ram_bus_ram_bus_cti;
wire          litedramcore_ram_bus_ram_bus_cyc;
wire   [31:0] litedramcore_ram_bus_ram_bus_dat_r;
wire   [31:0] litedramcore_ram_bus_ram_bus_dat_w;
reg           litedramcore_ram_bus_ram_bus_err = 1'd0;
wire    [3:0] litedramcore_ram_bus_ram_bus_sel;
wire          litedramcore_ram_bus_ram_bus_stb;
wire          litedramcore_ram_bus_ram_bus_we;
wire   [31:0] litedramcore_ram_dat_r;
wire   [31:0] litedramcore_ram_dat_w;
reg     [3:0] litedramcore_ram_we = 4'd0;
reg           litedramcore_reload_re = 1'd0;
reg    [31:0] litedramcore_reload_storage = 32'd0;
wire          litedramcore_reset;
reg           litedramcore_reset_re = 1'd0;
reg     [1:0] litedramcore_reset_storage = 2'd0;
reg           litedramcore_scratch_re = 1'd0;
reg    [31:0] litedramcore_scratch_storage = 32'd305419896;
reg           litedramcore_sdram_bankmachine0_auto_precharge = 1'd0;
reg    [12:0] litedramcore_sdram_bankmachine0_cmd_payload_a = 13'd0;
wire    [2:0] litedramcore_sdram_bankmachine0_cmd_payload_ba;
reg           litedramcore_sdram_bankmachine0_cmd_payload_cas = 1'd0;
reg           litedramcore_sdram_bankmachine0_cmd_payload_is_cmd = 1'd0;
reg           litedramcore_sdram_bankmachine0_cmd_payload_is_read = 1'd0;
reg           litedramcore_sdram_bankmachine0_cmd_payload_is_write = 1'd0;
reg           litedramcore_sdram_bankmachine0_cmd_payload_ras = 1'd0;
reg           litedramcore_sdram_bankmachine0_cmd_payload_we = 1'd0;
reg           litedramcore_sdram_bankmachine0_cmd_ready = 1'd0;
reg           litedramcore_sdram_bankmachine0_cmd_valid = 1'd0;
reg     [3:0] litedramcore_sdram_bankmachine0_consume = 4'd0;
wire          litedramcore_sdram_bankmachine0_do_read;
wire          litedramcore_sdram_bankmachine0_fifo_in_first;
wire          litedramcore_sdram_bankmachine0_fifo_in_last;
wire   [20:0] litedramcore_sdram_bankmachine0_fifo_in_payload_addr;
wire          litedramcore_sdram_bankmachine0_fifo_in_payload_we;
wire          litedramcore_sdram_bankmachine0_fifo_out_first;
wire          litedramcore_sdram_bankmachine0_fifo_out_last;
wire   [20:0] litedramcore_sdram_bankmachine0_fifo_out_payload_addr;
wire          litedramcore_sdram_bankmachine0_fifo_out_payload_we;
reg     [4:0] litedramcore_sdram_bankmachine0_level = 5'd0;
wire          litedramcore_sdram_bankmachine0_pipe_valid_sink_first;
wire          litedramcore_sdram_bankmachine0_pipe_valid_sink_last;
wire   [20:0] litedramcore_sdram_bankmachine0_pipe_valid_sink_payload_addr;
wire          litedramcore_sdram_bankmachine0_pipe_valid_sink_payload_we;
wire          litedramcore_sdram_bankmachine0_pipe_valid_sink_ready;
wire          litedramcore_sdram_bankmachine0_pipe_valid_sink_valid;
reg           litedramcore_sdram_bankmachine0_pipe_valid_source_first = 1'd0;
reg           litedramcore_sdram_bankmachine0_pipe_valid_source_last = 1'd0;
reg    [20:0] litedramcore_sdram_bankmachine0_pipe_valid_source_payload_addr = 21'd0;
reg           litedramcore_sdram_bankmachine0_pipe_valid_source_payload_we = 1'd0;
wire          litedramcore_sdram_bankmachine0_pipe_valid_source_ready;
reg           litedramcore_sdram_bankmachine0_pipe_valid_source_valid = 1'd0;
reg     [3:0] litedramcore_sdram_bankmachine0_produce = 4'd0;
wire    [3:0] litedramcore_sdram_bankmachine0_rdport_adr;
wire   [23:0] litedramcore_sdram_bankmachine0_rdport_dat_r;
reg           litedramcore_sdram_bankmachine0_refresh_gnt = 1'd0;
wire          litedramcore_sdram_bankmachine0_refresh_req;
reg           litedramcore_sdram_bankmachine0_replace = 1'd0;
wire   [20:0] litedramcore_sdram_bankmachine0_req_addr;
wire          litedramcore_sdram_bankmachine0_req_lock;
reg           litedramcore_sdram_bankmachine0_req_rdata_valid = 1'd0;
wire          litedramcore_sdram_bankmachine0_req_ready;
wire          litedramcore_sdram_bankmachine0_req_valid;
reg           litedramcore_sdram_bankmachine0_req_wdata_ready = 1'd0;
wire          litedramcore_sdram_bankmachine0_req_we;
reg    [12:0] litedramcore_sdram_bankmachine0_row = 13'd0;
reg           litedramcore_sdram_bankmachine0_row_close = 1'd0;
reg           litedramcore_sdram_bankmachine0_row_col_n_addr_sel = 1'd0;
wire          litedramcore_sdram_bankmachine0_row_hit;
reg           litedramcore_sdram_bankmachine0_row_open = 1'd0;
reg           litedramcore_sdram_bankmachine0_row_opened = 1'd0;
reg           litedramcore_sdram_bankmachine0_sink_first = 1'd0;
reg           litedramcore_sdram_bankmachine0_sink_last = 1'd0;
wire   [20:0] litedramcore_sdram_bankmachine0_sink_payload_addr;
wire          litedramcore_sdram_bankmachine0_sink_payload_we;
wire          litedramcore_sdram_bankmachine0_sink_ready;
wire          litedramcore_sdram_bankmachine0_sink_sink_first;
wire          litedramcore_sdram_bankmachine0_sink_sink_last;
wire   [20:0] litedramcore_sdram_bankmachine0_sink_sink_payload_addr;
wire          litedramcore_sdram_bankmachine0_sink_sink_payload_we;
wire          litedramcore_sdram_bankmachine0_sink_sink_ready;
wire          litedramcore_sdram_bankmachine0_sink_sink_valid;
wire          litedramcore_sdram_bankmachine0_sink_valid;
wire          litedramcore_sdram_bankmachine0_source_first;
wire          litedramcore_sdram_bankmachine0_source_last;
wire   [20:0] litedramcore_sdram_bankmachine0_source_payload_addr;
wire          litedramcore_sdram_bankmachine0_source_payload_we;
wire          litedramcore_sdram_bankmachine0_source_ready;
wire          litedramcore_sdram_bankmachine0_source_source_first;
wire          litedramcore_sdram_bankmachine0_source_source_last;
wire   [20:0] litedramcore_sdram_bankmachine0_source_source_payload_addr;
wire          litedramcore_sdram_bankmachine0_source_source_payload_we;
wire          litedramcore_sdram_bankmachine0_source_source_ready;
wire          litedramcore_sdram_bankmachine0_source_source_valid;
wire          litedramcore_sdram_bankmachine0_source_valid;
wire   [23:0] litedramcore_sdram_bankmachine0_syncfifo0_din;
wire   [23:0] litedramcore_sdram_bankmachine0_syncfifo0_dout;
wire          litedramcore_sdram_bankmachine0_syncfifo0_re;
wire          litedramcore_sdram_bankmachine0_syncfifo0_readable;
wire          litedramcore_sdram_bankmachine0_syncfifo0_we;
wire          litedramcore_sdram_bankmachine0_syncfifo0_writable;
(* dont_touch = "true" *)
reg           litedramcore_sdram_bankmachine0_trascon_ready = 1'd1;
wire          litedramcore_sdram_bankmachine0_trascon_valid;
(* dont_touch = "true" *)
reg           litedramcore_sdram_bankmachine0_trccon_ready = 1'd1;
wire          litedramcore_sdram_bankmachine0_trccon_valid;
reg     [1:0] litedramcore_sdram_bankmachine0_twtpcon_count = 2'd0;
(* dont_touch = "true" *)
reg           litedramcore_sdram_bankmachine0_twtpcon_ready = 1'd0;
wire          litedramcore_sdram_bankmachine0_twtpcon_valid;
reg     [3:0] litedramcore_sdram_bankmachine0_wrport_adr = 4'd0;
wire   [23:0] litedramcore_sdram_bankmachine0_wrport_dat_r;
wire   [23:0] litedramcore_sdram_bankmachine0_wrport_dat_w;
wire          litedramcore_sdram_bankmachine0_wrport_we;
reg           litedramcore_sdram_bankmachine1_auto_precharge = 1'd0;
reg    [12:0] litedramcore_sdram_bankmachine1_cmd_payload_a = 13'd0;
wire    [2:0] litedramcore_sdram_bankmachine1_cmd_payload_ba;
reg           litedramcore_sdram_bankmachine1_cmd_payload_cas = 1'd0;
reg           litedramcore_sdram_bankmachine1_cmd_payload_is_cmd = 1'd0;
reg           litedramcore_sdram_bankmachine1_cmd_payload_is_read = 1'd0;
reg           litedramcore_sdram_bankmachine1_cmd_payload_is_write = 1'd0;
reg           litedramcore_sdram_bankmachine1_cmd_payload_ras = 1'd0;
reg           litedramcore_sdram_bankmachine1_cmd_payload_we = 1'd0;
reg           litedramcore_sdram_bankmachine1_cmd_ready = 1'd0;
reg           litedramcore_sdram_bankmachine1_cmd_valid = 1'd0;
reg     [3:0] litedramcore_sdram_bankmachine1_consume = 4'd0;
wire          litedramcore_sdram_bankmachine1_do_read;
wire          litedramcore_sdram_bankmachine1_fifo_in_first;
wire          litedramcore_sdram_bankmachine1_fifo_in_last;
wire   [20:0] litedramcore_sdram_bankmachine1_fifo_in_payload_addr;
wire          litedramcore_sdram_bankmachine1_fifo_in_payload_we;
wire          litedramcore_sdram_bankmachine1_fifo_out_first;
wire          litedramcore_sdram_bankmachine1_fifo_out_last;
wire   [20:0] litedramcore_sdram_bankmachine1_fifo_out_payload_addr;
wire          litedramcore_sdram_bankmachine1_fifo_out_payload_we;
reg     [4:0] litedramcore_sdram_bankmachine1_level = 5'd0;
wire          litedramcore_sdram_bankmachine1_pipe_valid_sink_first;
wire          litedramcore_sdram_bankmachine1_pipe_valid_sink_last;
wire   [20:0] litedramcore_sdram_bankmachine1_pipe_valid_sink_payload_addr;
wire          litedramcore_sdram_bankmachine1_pipe_valid_sink_payload_we;
wire          litedramcore_sdram_bankmachine1_pipe_valid_sink_ready;
wire          litedramcore_sdram_bankmachine1_pipe_valid_sink_valid;
reg           litedramcore_sdram_bankmachine1_pipe_valid_source_first = 1'd0;
reg           litedramcore_sdram_bankmachine1_pipe_valid_source_last = 1'd0;
reg    [20:0] litedramcore_sdram_bankmachine1_pipe_valid_source_payload_addr = 21'd0;
reg           litedramcore_sdram_bankmachine1_pipe_valid_source_payload_we = 1'd0;
wire          litedramcore_sdram_bankmachine1_pipe_valid_source_ready;
reg           litedramcore_sdram_bankmachine1_pipe_valid_source_valid = 1'd0;
reg     [3:0] litedramcore_sdram_bankmachine1_produce = 4'd0;
wire    [3:0] litedramcore_sdram_bankmachine1_rdport_adr;
wire   [23:0] litedramcore_sdram_bankmachine1_rdport_dat_r;
reg           litedramcore_sdram_bankmachine1_refresh_gnt = 1'd0;
wire          litedramcore_sdram_bankmachine1_refresh_req;
reg           litedramcore_sdram_bankmachine1_replace = 1'd0;
wire   [20:0] litedramcore_sdram_bankmachine1_req_addr;
wire          litedramcore_sdram_bankmachine1_req_lock;
reg           litedramcore_sdram_bankmachine1_req_rdata_valid = 1'd0;
wire          litedramcore_sdram_bankmachine1_req_ready;
wire          litedramcore_sdram_bankmachine1_req_valid;
reg           litedramcore_sdram_bankmachine1_req_wdata_ready = 1'd0;
wire          litedramcore_sdram_bankmachine1_req_we;
reg    [12:0] litedramcore_sdram_bankmachine1_row = 13'd0;
reg           litedramcore_sdram_bankmachine1_row_close = 1'd0;
reg           litedramcore_sdram_bankmachine1_row_col_n_addr_sel = 1'd0;
wire          litedramcore_sdram_bankmachine1_row_hit;
reg           litedramcore_sdram_bankmachine1_row_open = 1'd0;
reg           litedramcore_sdram_bankmachine1_row_opened = 1'd0;
reg           litedramcore_sdram_bankmachine1_sink_first = 1'd0;
reg           litedramcore_sdram_bankmachine1_sink_last = 1'd0;
wire   [20:0] litedramcore_sdram_bankmachine1_sink_payload_addr;
wire          litedramcore_sdram_bankmachine1_sink_payload_we;
wire          litedramcore_sdram_bankmachine1_sink_ready;
wire          litedramcore_sdram_bankmachine1_sink_sink_first;
wire          litedramcore_sdram_bankmachine1_sink_sink_last;
wire   [20:0] litedramcore_sdram_bankmachine1_sink_sink_payload_addr;
wire          litedramcore_sdram_bankmachine1_sink_sink_payload_we;
wire          litedramcore_sdram_bankmachine1_sink_sink_ready;
wire          litedramcore_sdram_bankmachine1_sink_sink_valid;
wire          litedramcore_sdram_bankmachine1_sink_valid;
wire          litedramcore_sdram_bankmachine1_source_first;
wire          litedramcore_sdram_bankmachine1_source_last;
wire   [20:0] litedramcore_sdram_bankmachine1_source_payload_addr;
wire          litedramcore_sdram_bankmachine1_source_payload_we;
wire          litedramcore_sdram_bankmachine1_source_ready;
wire          litedramcore_sdram_bankmachine1_source_source_first;
wire          litedramcore_sdram_bankmachine1_source_source_last;
wire   [20:0] litedramcore_sdram_bankmachine1_source_source_payload_addr;
wire          litedramcore_sdram_bankmachine1_source_source_payload_we;
wire          litedramcore_sdram_bankmachine1_source_source_ready;
wire          litedramcore_sdram_bankmachine1_source_source_valid;
wire          litedramcore_sdram_bankmachine1_source_valid;
wire   [23:0] litedramcore_sdram_bankmachine1_syncfifo1_din;
wire   [23:0] litedramcore_sdram_bankmachine1_syncfifo1_dout;
wire          litedramcore_sdram_bankmachine1_syncfifo1_re;
wire          litedramcore_sdram_bankmachine1_syncfifo1_readable;
wire          litedramcore_sdram_bankmachine1_syncfifo1_we;
wire          litedramcore_sdram_bankmachine1_syncfifo1_writable;
(* dont_touch = "true" *)
reg           litedramcore_sdram_bankmachine1_trascon_ready = 1'd1;
wire          litedramcore_sdram_bankmachine1_trascon_valid;
(* dont_touch = "true" *)
reg           litedramcore_sdram_bankmachine1_trccon_ready = 1'd1;
wire          litedramcore_sdram_bankmachine1_trccon_valid;
reg     [1:0] litedramcore_sdram_bankmachine1_twtpcon_count = 2'd0;
(* dont_touch = "true" *)
reg           litedramcore_sdram_bankmachine1_twtpcon_ready = 1'd0;
wire          litedramcore_sdram_bankmachine1_twtpcon_valid;
reg     [3:0] litedramcore_sdram_bankmachine1_wrport_adr = 4'd0;
wire   [23:0] litedramcore_sdram_bankmachine1_wrport_dat_r;
wire   [23:0] litedramcore_sdram_bankmachine1_wrport_dat_w;
wire          litedramcore_sdram_bankmachine1_wrport_we;
reg           litedramcore_sdram_bankmachine2_auto_precharge = 1'd0;
reg    [12:0] litedramcore_sdram_bankmachine2_cmd_payload_a = 13'd0;
wire    [2:0] litedramcore_sdram_bankmachine2_cmd_payload_ba;
reg           litedramcore_sdram_bankmachine2_cmd_payload_cas = 1'd0;
reg           litedramcore_sdram_bankmachine2_cmd_payload_is_cmd = 1'd0;
reg           litedramcore_sdram_bankmachine2_cmd_payload_is_read = 1'd0;
reg           litedramcore_sdram_bankmachine2_cmd_payload_is_write = 1'd0;
reg           litedramcore_sdram_bankmachine2_cmd_payload_ras = 1'd0;
reg           litedramcore_sdram_bankmachine2_cmd_payload_we = 1'd0;
reg           litedramcore_sdram_bankmachine2_cmd_ready = 1'd0;
reg           litedramcore_sdram_bankmachine2_cmd_valid = 1'd0;
reg     [3:0] litedramcore_sdram_bankmachine2_consume = 4'd0;
wire          litedramcore_sdram_bankmachine2_do_read;
wire          litedramcore_sdram_bankmachine2_fifo_in_first;
wire          litedramcore_sdram_bankmachine2_fifo_in_last;
wire   [20:0] litedramcore_sdram_bankmachine2_fifo_in_payload_addr;
wire          litedramcore_sdram_bankmachine2_fifo_in_payload_we;
wire          litedramcore_sdram_bankmachine2_fifo_out_first;
wire          litedramcore_sdram_bankmachine2_fifo_out_last;
wire   [20:0] litedramcore_sdram_bankmachine2_fifo_out_payload_addr;
wire          litedramcore_sdram_bankmachine2_fifo_out_payload_we;
reg     [4:0] litedramcore_sdram_bankmachine2_level = 5'd0;
wire          litedramcore_sdram_bankmachine2_pipe_valid_sink_first;
wire          litedramcore_sdram_bankmachine2_pipe_valid_sink_last;
wire   [20:0] litedramcore_sdram_bankmachine2_pipe_valid_sink_payload_addr;
wire          litedramcore_sdram_bankmachine2_pipe_valid_sink_payload_we;
wire          litedramcore_sdram_bankmachine2_pipe_valid_sink_ready;
wire          litedramcore_sdram_bankmachine2_pipe_valid_sink_valid;
reg           litedramcore_sdram_bankmachine2_pipe_valid_source_first = 1'd0;
reg           litedramcore_sdram_bankmachine2_pipe_valid_source_last = 1'd0;
reg    [20:0] litedramcore_sdram_bankmachine2_pipe_valid_source_payload_addr = 21'd0;
reg           litedramcore_sdram_bankmachine2_pipe_valid_source_payload_we = 1'd0;
wire          litedramcore_sdram_bankmachine2_pipe_valid_source_ready;
reg           litedramcore_sdram_bankmachine2_pipe_valid_source_valid = 1'd0;
reg     [3:0] litedramcore_sdram_bankmachine2_produce = 4'd0;
wire    [3:0] litedramcore_sdram_bankmachine2_rdport_adr;
wire   [23:0] litedramcore_sdram_bankmachine2_rdport_dat_r;
reg           litedramcore_sdram_bankmachine2_refresh_gnt = 1'd0;
wire          litedramcore_sdram_bankmachine2_refresh_req;
reg           litedramcore_sdram_bankmachine2_replace = 1'd0;
wire   [20:0] litedramcore_sdram_bankmachine2_req_addr;
wire          litedramcore_sdram_bankmachine2_req_lock;
reg           litedramcore_sdram_bankmachine2_req_rdata_valid = 1'd0;
wire          litedramcore_sdram_bankmachine2_req_ready;
wire          litedramcore_sdram_bankmachine2_req_valid;
reg           litedramcore_sdram_bankmachine2_req_wdata_ready = 1'd0;
wire          litedramcore_sdram_bankmachine2_req_we;
reg    [12:0] litedramcore_sdram_bankmachine2_row = 13'd0;
reg           litedramcore_sdram_bankmachine2_row_close = 1'd0;
reg           litedramcore_sdram_bankmachine2_row_col_n_addr_sel = 1'd0;
wire          litedramcore_sdram_bankmachine2_row_hit;
reg           litedramcore_sdram_bankmachine2_row_open = 1'd0;
reg           litedramcore_sdram_bankmachine2_row_opened = 1'd0;
reg           litedramcore_sdram_bankmachine2_sink_first = 1'd0;
reg           litedramcore_sdram_bankmachine2_sink_last = 1'd0;
wire   [20:0] litedramcore_sdram_bankmachine2_sink_payload_addr;
wire          litedramcore_sdram_bankmachine2_sink_payload_we;
wire          litedramcore_sdram_bankmachine2_sink_ready;
wire          litedramcore_sdram_bankmachine2_sink_sink_first;
wire          litedramcore_sdram_bankmachine2_sink_sink_last;
wire   [20:0] litedramcore_sdram_bankmachine2_sink_sink_payload_addr;
wire          litedramcore_sdram_bankmachine2_sink_sink_payload_we;
wire          litedramcore_sdram_bankmachine2_sink_sink_ready;
wire          litedramcore_sdram_bankmachine2_sink_sink_valid;
wire          litedramcore_sdram_bankmachine2_sink_valid;
wire          litedramcore_sdram_bankmachine2_source_first;
wire          litedramcore_sdram_bankmachine2_source_last;
wire   [20:0] litedramcore_sdram_bankmachine2_source_payload_addr;
wire          litedramcore_sdram_bankmachine2_source_payload_we;
wire          litedramcore_sdram_bankmachine2_source_ready;
wire          litedramcore_sdram_bankmachine2_source_source_first;
wire          litedramcore_sdram_bankmachine2_source_source_last;
wire   [20:0] litedramcore_sdram_bankmachine2_source_source_payload_addr;
wire          litedramcore_sdram_bankmachine2_source_source_payload_we;
wire          litedramcore_sdram_bankmachine2_source_source_ready;
wire          litedramcore_sdram_bankmachine2_source_source_valid;
wire          litedramcore_sdram_bankmachine2_source_valid;
wire   [23:0] litedramcore_sdram_bankmachine2_syncfifo2_din;
wire   [23:0] litedramcore_sdram_bankmachine2_syncfifo2_dout;
wire          litedramcore_sdram_bankmachine2_syncfifo2_re;
wire          litedramcore_sdram_bankmachine2_syncfifo2_readable;
wire          litedramcore_sdram_bankmachine2_syncfifo2_we;
wire          litedramcore_sdram_bankmachine2_syncfifo2_writable;
(* dont_touch = "true" *)
reg           litedramcore_sdram_bankmachine2_trascon_ready = 1'd1;
wire          litedramcore_sdram_bankmachine2_trascon_valid;
(* dont_touch = "true" *)
reg           litedramcore_sdram_bankmachine2_trccon_ready = 1'd1;
wire          litedramcore_sdram_bankmachine2_trccon_valid;
reg     [1:0] litedramcore_sdram_bankmachine2_twtpcon_count = 2'd0;
(* dont_touch = "true" *)
reg           litedramcore_sdram_bankmachine2_twtpcon_ready = 1'd0;
wire          litedramcore_sdram_bankmachine2_twtpcon_valid;
reg     [3:0] litedramcore_sdram_bankmachine2_wrport_adr = 4'd0;
wire   [23:0] litedramcore_sdram_bankmachine2_wrport_dat_r;
wire   [23:0] litedramcore_sdram_bankmachine2_wrport_dat_w;
wire          litedramcore_sdram_bankmachine2_wrport_we;
reg           litedramcore_sdram_bankmachine3_auto_precharge = 1'd0;
reg    [12:0] litedramcore_sdram_bankmachine3_cmd_payload_a = 13'd0;
wire    [2:0] litedramcore_sdram_bankmachine3_cmd_payload_ba;
reg           litedramcore_sdram_bankmachine3_cmd_payload_cas = 1'd0;
reg           litedramcore_sdram_bankmachine3_cmd_payload_is_cmd = 1'd0;
reg           litedramcore_sdram_bankmachine3_cmd_payload_is_read = 1'd0;
reg           litedramcore_sdram_bankmachine3_cmd_payload_is_write = 1'd0;
reg           litedramcore_sdram_bankmachine3_cmd_payload_ras = 1'd0;
reg           litedramcore_sdram_bankmachine3_cmd_payload_we = 1'd0;
reg           litedramcore_sdram_bankmachine3_cmd_ready = 1'd0;
reg           litedramcore_sdram_bankmachine3_cmd_valid = 1'd0;
reg     [3:0] litedramcore_sdram_bankmachine3_consume = 4'd0;
wire          litedramcore_sdram_bankmachine3_do_read;
wire          litedramcore_sdram_bankmachine3_fifo_in_first;
wire          litedramcore_sdram_bankmachine3_fifo_in_last;
wire   [20:0] litedramcore_sdram_bankmachine3_fifo_in_payload_addr;
wire          litedramcore_sdram_bankmachine3_fifo_in_payload_we;
wire          litedramcore_sdram_bankmachine3_fifo_out_first;
wire          litedramcore_sdram_bankmachine3_fifo_out_last;
wire   [20:0] litedramcore_sdram_bankmachine3_fifo_out_payload_addr;
wire          litedramcore_sdram_bankmachine3_fifo_out_payload_we;
reg     [4:0] litedramcore_sdram_bankmachine3_level = 5'd0;
wire          litedramcore_sdram_bankmachine3_pipe_valid_sink_first;
wire          litedramcore_sdram_bankmachine3_pipe_valid_sink_last;
wire   [20:0] litedramcore_sdram_bankmachine3_pipe_valid_sink_payload_addr;
wire          litedramcore_sdram_bankmachine3_pipe_valid_sink_payload_we;
wire          litedramcore_sdram_bankmachine3_pipe_valid_sink_ready;
wire          litedramcore_sdram_bankmachine3_pipe_valid_sink_valid;
reg           litedramcore_sdram_bankmachine3_pipe_valid_source_first = 1'd0;
reg           litedramcore_sdram_bankmachine3_pipe_valid_source_last = 1'd0;
reg    [20:0] litedramcore_sdram_bankmachine3_pipe_valid_source_payload_addr = 21'd0;
reg           litedramcore_sdram_bankmachine3_pipe_valid_source_payload_we = 1'd0;
wire          litedramcore_sdram_bankmachine3_pipe_valid_source_ready;
reg           litedramcore_sdram_bankmachine3_pipe_valid_source_valid = 1'd0;
reg     [3:0] litedramcore_sdram_bankmachine3_produce = 4'd0;
wire    [3:0] litedramcore_sdram_bankmachine3_rdport_adr;
wire   [23:0] litedramcore_sdram_bankmachine3_rdport_dat_r;
reg           litedramcore_sdram_bankmachine3_refresh_gnt = 1'd0;
wire          litedramcore_sdram_bankmachine3_refresh_req;
reg           litedramcore_sdram_bankmachine3_replace = 1'd0;
wire   [20:0] litedramcore_sdram_bankmachine3_req_addr;
wire          litedramcore_sdram_bankmachine3_req_lock;
reg           litedramcore_sdram_bankmachine3_req_rdata_valid = 1'd0;
wire          litedramcore_sdram_bankmachine3_req_ready;
wire          litedramcore_sdram_bankmachine3_req_valid;
reg           litedramcore_sdram_bankmachine3_req_wdata_ready = 1'd0;
wire          litedramcore_sdram_bankmachine3_req_we;
reg    [12:0] litedramcore_sdram_bankmachine3_row = 13'd0;
reg           litedramcore_sdram_bankmachine3_row_close = 1'd0;
reg           litedramcore_sdram_bankmachine3_row_col_n_addr_sel = 1'd0;
wire          litedramcore_sdram_bankmachine3_row_hit;
reg           litedramcore_sdram_bankmachine3_row_open = 1'd0;
reg           litedramcore_sdram_bankmachine3_row_opened = 1'd0;
reg           litedramcore_sdram_bankmachine3_sink_first = 1'd0;
reg           litedramcore_sdram_bankmachine3_sink_last = 1'd0;
wire   [20:0] litedramcore_sdram_bankmachine3_sink_payload_addr;
wire          litedramcore_sdram_bankmachine3_sink_payload_we;
wire          litedramcore_sdram_bankmachine3_sink_ready;
wire          litedramcore_sdram_bankmachine3_sink_sink_first;
wire          litedramcore_sdram_bankmachine3_sink_sink_last;
wire   [20:0] litedramcore_sdram_bankmachine3_sink_sink_payload_addr;
wire          litedramcore_sdram_bankmachine3_sink_sink_payload_we;
wire          litedramcore_sdram_bankmachine3_sink_sink_ready;
wire          litedramcore_sdram_bankmachine3_sink_sink_valid;
wire          litedramcore_sdram_bankmachine3_sink_valid;
wire          litedramcore_sdram_bankmachine3_source_first;
wire          litedramcore_sdram_bankmachine3_source_last;
wire   [20:0] litedramcore_sdram_bankmachine3_source_payload_addr;
wire          litedramcore_sdram_bankmachine3_source_payload_we;
wire          litedramcore_sdram_bankmachine3_source_ready;
wire          litedramcore_sdram_bankmachine3_source_source_first;
wire          litedramcore_sdram_bankmachine3_source_source_last;
wire   [20:0] litedramcore_sdram_bankmachine3_source_source_payload_addr;
wire          litedramcore_sdram_bankmachine3_source_source_payload_we;
wire          litedramcore_sdram_bankmachine3_source_source_ready;
wire          litedramcore_sdram_bankmachine3_source_source_valid;
wire          litedramcore_sdram_bankmachine3_source_valid;
wire   [23:0] litedramcore_sdram_bankmachine3_syncfifo3_din;
wire   [23:0] litedramcore_sdram_bankmachine3_syncfifo3_dout;
wire          litedramcore_sdram_bankmachine3_syncfifo3_re;
wire          litedramcore_sdram_bankmachine3_syncfifo3_readable;
wire          litedramcore_sdram_bankmachine3_syncfifo3_we;
wire          litedramcore_sdram_bankmachine3_syncfifo3_writable;
(* dont_touch = "true" *)
reg           litedramcore_sdram_bankmachine3_trascon_ready = 1'd1;
wire          litedramcore_sdram_bankmachine3_trascon_valid;
(* dont_touch = "true" *)
reg           litedramcore_sdram_bankmachine3_trccon_ready = 1'd1;
wire          litedramcore_sdram_bankmachine3_trccon_valid;
reg     [1:0] litedramcore_sdram_bankmachine3_twtpcon_count = 2'd0;
(* dont_touch = "true" *)
reg           litedramcore_sdram_bankmachine3_twtpcon_ready = 1'd0;
wire          litedramcore_sdram_bankmachine3_twtpcon_valid;
reg     [3:0] litedramcore_sdram_bankmachine3_wrport_adr = 4'd0;
wire   [23:0] litedramcore_sdram_bankmachine3_wrport_dat_r;
wire   [23:0] litedramcore_sdram_bankmachine3_wrport_dat_w;
wire          litedramcore_sdram_bankmachine3_wrport_we;
reg           litedramcore_sdram_bankmachine4_auto_precharge = 1'd0;
reg    [12:0] litedramcore_sdram_bankmachine4_cmd_payload_a = 13'd0;
wire    [2:0] litedramcore_sdram_bankmachine4_cmd_payload_ba;
reg           litedramcore_sdram_bankmachine4_cmd_payload_cas = 1'd0;
reg           litedramcore_sdram_bankmachine4_cmd_payload_is_cmd = 1'd0;
reg           litedramcore_sdram_bankmachine4_cmd_payload_is_read = 1'd0;
reg           litedramcore_sdram_bankmachine4_cmd_payload_is_write = 1'd0;
reg           litedramcore_sdram_bankmachine4_cmd_payload_ras = 1'd0;
reg           litedramcore_sdram_bankmachine4_cmd_payload_we = 1'd0;
reg           litedramcore_sdram_bankmachine4_cmd_ready = 1'd0;
reg           litedramcore_sdram_bankmachine4_cmd_valid = 1'd0;
reg     [3:0] litedramcore_sdram_bankmachine4_consume = 4'd0;
wire          litedramcore_sdram_bankmachine4_do_read;
wire          litedramcore_sdram_bankmachine4_fifo_in_first;
wire          litedramcore_sdram_bankmachine4_fifo_in_last;
wire   [20:0] litedramcore_sdram_bankmachine4_fifo_in_payload_addr;
wire          litedramcore_sdram_bankmachine4_fifo_in_payload_we;
wire          litedramcore_sdram_bankmachine4_fifo_out_first;
wire          litedramcore_sdram_bankmachine4_fifo_out_last;
wire   [20:0] litedramcore_sdram_bankmachine4_fifo_out_payload_addr;
wire          litedramcore_sdram_bankmachine4_fifo_out_payload_we;
reg     [4:0] litedramcore_sdram_bankmachine4_level = 5'd0;
wire          litedramcore_sdram_bankmachine4_pipe_valid_sink_first;
wire          litedramcore_sdram_bankmachine4_pipe_valid_sink_last;
wire   [20:0] litedramcore_sdram_bankmachine4_pipe_valid_sink_payload_addr;
wire          litedramcore_sdram_bankmachine4_pipe_valid_sink_payload_we;
wire          litedramcore_sdram_bankmachine4_pipe_valid_sink_ready;
wire          litedramcore_sdram_bankmachine4_pipe_valid_sink_valid;
reg           litedramcore_sdram_bankmachine4_pipe_valid_source_first = 1'd0;
reg           litedramcore_sdram_bankmachine4_pipe_valid_source_last = 1'd0;
reg    [20:0] litedramcore_sdram_bankmachine4_pipe_valid_source_payload_addr = 21'd0;
reg           litedramcore_sdram_bankmachine4_pipe_valid_source_payload_we = 1'd0;
wire          litedramcore_sdram_bankmachine4_pipe_valid_source_ready;
reg           litedramcore_sdram_bankmachine4_pipe_valid_source_valid = 1'd0;
reg     [3:0] litedramcore_sdram_bankmachine4_produce = 4'd0;
wire    [3:0] litedramcore_sdram_bankmachine4_rdport_adr;
wire   [23:0] litedramcore_sdram_bankmachine4_rdport_dat_r;
reg           litedramcore_sdram_bankmachine4_refresh_gnt = 1'd0;
wire          litedramcore_sdram_bankmachine4_refresh_req;
reg           litedramcore_sdram_bankmachine4_replace = 1'd0;
wire   [20:0] litedramcore_sdram_bankmachine4_req_addr;
wire          litedramcore_sdram_bankmachine4_req_lock;
reg           litedramcore_sdram_bankmachine4_req_rdata_valid = 1'd0;
wire          litedramcore_sdram_bankmachine4_req_ready;
wire          litedramcore_sdram_bankmachine4_req_valid;
reg           litedramcore_sdram_bankmachine4_req_wdata_ready = 1'd0;
wire          litedramcore_sdram_bankmachine4_req_we;
reg    [12:0] litedramcore_sdram_bankmachine4_row = 13'd0;
reg           litedramcore_sdram_bankmachine4_row_close = 1'd0;
reg           litedramcore_sdram_bankmachine4_row_col_n_addr_sel = 1'd0;
wire          litedramcore_sdram_bankmachine4_row_hit;
reg           litedramcore_sdram_bankmachine4_row_open = 1'd0;
reg           litedramcore_sdram_bankmachine4_row_opened = 1'd0;
reg           litedramcore_sdram_bankmachine4_sink_first = 1'd0;
reg           litedramcore_sdram_bankmachine4_sink_last = 1'd0;
wire   [20:0] litedramcore_sdram_bankmachine4_sink_payload_addr;
wire          litedramcore_sdram_bankmachine4_sink_payload_we;
wire          litedramcore_sdram_bankmachine4_sink_ready;
wire          litedramcore_sdram_bankmachine4_sink_sink_first;
wire          litedramcore_sdram_bankmachine4_sink_sink_last;
wire   [20:0] litedramcore_sdram_bankmachine4_sink_sink_payload_addr;
wire          litedramcore_sdram_bankmachine4_sink_sink_payload_we;
wire          litedramcore_sdram_bankmachine4_sink_sink_ready;
wire          litedramcore_sdram_bankmachine4_sink_sink_valid;
wire          litedramcore_sdram_bankmachine4_sink_valid;
wire          litedramcore_sdram_bankmachine4_source_first;
wire          litedramcore_sdram_bankmachine4_source_last;
wire   [20:0] litedramcore_sdram_bankmachine4_source_payload_addr;
wire          litedramcore_sdram_bankmachine4_source_payload_we;
wire          litedramcore_sdram_bankmachine4_source_ready;
wire          litedramcore_sdram_bankmachine4_source_source_first;
wire          litedramcore_sdram_bankmachine4_source_source_last;
wire   [20:0] litedramcore_sdram_bankmachine4_source_source_payload_addr;
wire          litedramcore_sdram_bankmachine4_source_source_payload_we;
wire          litedramcore_sdram_bankmachine4_source_source_ready;
wire          litedramcore_sdram_bankmachine4_source_source_valid;
wire          litedramcore_sdram_bankmachine4_source_valid;
wire   [23:0] litedramcore_sdram_bankmachine4_syncfifo4_din;
wire   [23:0] litedramcore_sdram_bankmachine4_syncfifo4_dout;
wire          litedramcore_sdram_bankmachine4_syncfifo4_re;
wire          litedramcore_sdram_bankmachine4_syncfifo4_readable;
wire          litedramcore_sdram_bankmachine4_syncfifo4_we;
wire          litedramcore_sdram_bankmachine4_syncfifo4_writable;
(* dont_touch = "true" *)
reg           litedramcore_sdram_bankmachine4_trascon_ready = 1'd1;
wire          litedramcore_sdram_bankmachine4_trascon_valid;
(* dont_touch = "true" *)
reg           litedramcore_sdram_bankmachine4_trccon_ready = 1'd1;
wire          litedramcore_sdram_bankmachine4_trccon_valid;
reg     [1:0] litedramcore_sdram_bankmachine4_twtpcon_count = 2'd0;
(* dont_touch = "true" *)
reg           litedramcore_sdram_bankmachine4_twtpcon_ready = 1'd0;
wire          litedramcore_sdram_bankmachine4_twtpcon_valid;
reg     [3:0] litedramcore_sdram_bankmachine4_wrport_adr = 4'd0;
wire   [23:0] litedramcore_sdram_bankmachine4_wrport_dat_r;
wire   [23:0] litedramcore_sdram_bankmachine4_wrport_dat_w;
wire          litedramcore_sdram_bankmachine4_wrport_we;
reg           litedramcore_sdram_bankmachine5_auto_precharge = 1'd0;
reg    [12:0] litedramcore_sdram_bankmachine5_cmd_payload_a = 13'd0;
wire    [2:0] litedramcore_sdram_bankmachine5_cmd_payload_ba;
reg           litedramcore_sdram_bankmachine5_cmd_payload_cas = 1'd0;
reg           litedramcore_sdram_bankmachine5_cmd_payload_is_cmd = 1'd0;
reg           litedramcore_sdram_bankmachine5_cmd_payload_is_read = 1'd0;
reg           litedramcore_sdram_bankmachine5_cmd_payload_is_write = 1'd0;
reg           litedramcore_sdram_bankmachine5_cmd_payload_ras = 1'd0;
reg           litedramcore_sdram_bankmachine5_cmd_payload_we = 1'd0;
reg           litedramcore_sdram_bankmachine5_cmd_ready = 1'd0;
reg           litedramcore_sdram_bankmachine5_cmd_valid = 1'd0;
reg     [3:0] litedramcore_sdram_bankmachine5_consume = 4'd0;
wire          litedramcore_sdram_bankmachine5_do_read;
wire          litedramcore_sdram_bankmachine5_fifo_in_first;
wire          litedramcore_sdram_bankmachine5_fifo_in_last;
wire   [20:0] litedramcore_sdram_bankmachine5_fifo_in_payload_addr;
wire          litedramcore_sdram_bankmachine5_fifo_in_payload_we;
wire          litedramcore_sdram_bankmachine5_fifo_out_first;
wire          litedramcore_sdram_bankmachine5_fifo_out_last;
wire   [20:0] litedramcore_sdram_bankmachine5_fifo_out_payload_addr;
wire          litedramcore_sdram_bankmachine5_fifo_out_payload_we;
reg     [4:0] litedramcore_sdram_bankmachine5_level = 5'd0;
wire          litedramcore_sdram_bankmachine5_pipe_valid_sink_first;
wire          litedramcore_sdram_bankmachine5_pipe_valid_sink_last;
wire   [20:0] litedramcore_sdram_bankmachine5_pipe_valid_sink_payload_addr;
wire          litedramcore_sdram_bankmachine5_pipe_valid_sink_payload_we;
wire          litedramcore_sdram_bankmachine5_pipe_valid_sink_ready;
wire          litedramcore_sdram_bankmachine5_pipe_valid_sink_valid;
reg           litedramcore_sdram_bankmachine5_pipe_valid_source_first = 1'd0;
reg           litedramcore_sdram_bankmachine5_pipe_valid_source_last = 1'd0;
reg    [20:0] litedramcore_sdram_bankmachine5_pipe_valid_source_payload_addr = 21'd0;
reg           litedramcore_sdram_bankmachine5_pipe_valid_source_payload_we = 1'd0;
wire          litedramcore_sdram_bankmachine5_pipe_valid_source_ready;
reg           litedramcore_sdram_bankmachine5_pipe_valid_source_valid = 1'd0;
reg     [3:0] litedramcore_sdram_bankmachine5_produce = 4'd0;
wire    [3:0] litedramcore_sdram_bankmachine5_rdport_adr;
wire   [23:0] litedramcore_sdram_bankmachine5_rdport_dat_r;
reg           litedramcore_sdram_bankmachine5_refresh_gnt = 1'd0;
wire          litedramcore_sdram_bankmachine5_refresh_req;
reg           litedramcore_sdram_bankmachine5_replace = 1'd0;
wire   [20:0] litedramcore_sdram_bankmachine5_req_addr;
wire          litedramcore_sdram_bankmachine5_req_lock;
reg           litedramcore_sdram_bankmachine5_req_rdata_valid = 1'd0;
wire          litedramcore_sdram_bankmachine5_req_ready;
wire          litedramcore_sdram_bankmachine5_req_valid;
reg           litedramcore_sdram_bankmachine5_req_wdata_ready = 1'd0;
wire          litedramcore_sdram_bankmachine5_req_we;
reg    [12:0] litedramcore_sdram_bankmachine5_row = 13'd0;
reg           litedramcore_sdram_bankmachine5_row_close = 1'd0;
reg           litedramcore_sdram_bankmachine5_row_col_n_addr_sel = 1'd0;
wire          litedramcore_sdram_bankmachine5_row_hit;
reg           litedramcore_sdram_bankmachine5_row_open = 1'd0;
reg           litedramcore_sdram_bankmachine5_row_opened = 1'd0;
reg           litedramcore_sdram_bankmachine5_sink_first = 1'd0;
reg           litedramcore_sdram_bankmachine5_sink_last = 1'd0;
wire   [20:0] litedramcore_sdram_bankmachine5_sink_payload_addr;
wire          litedramcore_sdram_bankmachine5_sink_payload_we;
wire          litedramcore_sdram_bankmachine5_sink_ready;
wire          litedramcore_sdram_bankmachine5_sink_sink_first;
wire          litedramcore_sdram_bankmachine5_sink_sink_last;
wire   [20:0] litedramcore_sdram_bankmachine5_sink_sink_payload_addr;
wire          litedramcore_sdram_bankmachine5_sink_sink_payload_we;
wire          litedramcore_sdram_bankmachine5_sink_sink_ready;
wire          litedramcore_sdram_bankmachine5_sink_sink_valid;
wire          litedramcore_sdram_bankmachine5_sink_valid;
wire          litedramcore_sdram_bankmachine5_source_first;
wire          litedramcore_sdram_bankmachine5_source_last;
wire   [20:0] litedramcore_sdram_bankmachine5_source_payload_addr;
wire          litedramcore_sdram_bankmachine5_source_payload_we;
wire          litedramcore_sdram_bankmachine5_source_ready;
wire          litedramcore_sdram_bankmachine5_source_source_first;
wire          litedramcore_sdram_bankmachine5_source_source_last;
wire   [20:0] litedramcore_sdram_bankmachine5_source_source_payload_addr;
wire          litedramcore_sdram_bankmachine5_source_source_payload_we;
wire          litedramcore_sdram_bankmachine5_source_source_ready;
wire          litedramcore_sdram_bankmachine5_source_source_valid;
wire          litedramcore_sdram_bankmachine5_source_valid;
wire   [23:0] litedramcore_sdram_bankmachine5_syncfifo5_din;
wire   [23:0] litedramcore_sdram_bankmachine5_syncfifo5_dout;
wire          litedramcore_sdram_bankmachine5_syncfifo5_re;
wire          litedramcore_sdram_bankmachine5_syncfifo5_readable;
wire          litedramcore_sdram_bankmachine5_syncfifo5_we;
wire          litedramcore_sdram_bankmachine5_syncfifo5_writable;
(* dont_touch = "true" *)
reg           litedramcore_sdram_bankmachine5_trascon_ready = 1'd1;
wire          litedramcore_sdram_bankmachine5_trascon_valid;
(* dont_touch = "true" *)
reg           litedramcore_sdram_bankmachine5_trccon_ready = 1'd1;
wire          litedramcore_sdram_bankmachine5_trccon_valid;
reg     [1:0] litedramcore_sdram_bankmachine5_twtpcon_count = 2'd0;
(* dont_touch = "true" *)
reg           litedramcore_sdram_bankmachine5_twtpcon_ready = 1'd0;
wire          litedramcore_sdram_bankmachine5_twtpcon_valid;
reg     [3:0] litedramcore_sdram_bankmachine5_wrport_adr = 4'd0;
wire   [23:0] litedramcore_sdram_bankmachine5_wrport_dat_r;
wire   [23:0] litedramcore_sdram_bankmachine5_wrport_dat_w;
wire          litedramcore_sdram_bankmachine5_wrport_we;
reg           litedramcore_sdram_bankmachine6_auto_precharge = 1'd0;
reg    [12:0] litedramcore_sdram_bankmachine6_cmd_payload_a = 13'd0;
wire    [2:0] litedramcore_sdram_bankmachine6_cmd_payload_ba;
reg           litedramcore_sdram_bankmachine6_cmd_payload_cas = 1'd0;
reg           litedramcore_sdram_bankmachine6_cmd_payload_is_cmd = 1'd0;
reg           litedramcore_sdram_bankmachine6_cmd_payload_is_read = 1'd0;
reg           litedramcore_sdram_bankmachine6_cmd_payload_is_write = 1'd0;
reg           litedramcore_sdram_bankmachine6_cmd_payload_ras = 1'd0;
reg           litedramcore_sdram_bankmachine6_cmd_payload_we = 1'd0;
reg           litedramcore_sdram_bankmachine6_cmd_ready = 1'd0;
reg           litedramcore_sdram_bankmachine6_cmd_valid = 1'd0;
reg     [3:0] litedramcore_sdram_bankmachine6_consume = 4'd0;
wire          litedramcore_sdram_bankmachine6_do_read;
wire          litedramcore_sdram_bankmachine6_fifo_in_first;
wire          litedramcore_sdram_bankmachine6_fifo_in_last;
wire   [20:0] litedramcore_sdram_bankmachine6_fifo_in_payload_addr;
wire          litedramcore_sdram_bankmachine6_fifo_in_payload_we;
wire          litedramcore_sdram_bankmachine6_fifo_out_first;
wire          litedramcore_sdram_bankmachine6_fifo_out_last;
wire   [20:0] litedramcore_sdram_bankmachine6_fifo_out_payload_addr;
wire          litedramcore_sdram_bankmachine6_fifo_out_payload_we;
reg     [4:0] litedramcore_sdram_bankmachine6_level = 5'd0;
wire          litedramcore_sdram_bankmachine6_pipe_valid_sink_first;
wire          litedramcore_sdram_bankmachine6_pipe_valid_sink_last;
wire   [20:0] litedramcore_sdram_bankmachine6_pipe_valid_sink_payload_addr;
wire          litedramcore_sdram_bankmachine6_pipe_valid_sink_payload_we;
wire          litedramcore_sdram_bankmachine6_pipe_valid_sink_ready;
wire          litedramcore_sdram_bankmachine6_pipe_valid_sink_valid;
reg           litedramcore_sdram_bankmachine6_pipe_valid_source_first = 1'd0;
reg           litedramcore_sdram_bankmachine6_pipe_valid_source_last = 1'd0;
reg    [20:0] litedramcore_sdram_bankmachine6_pipe_valid_source_payload_addr = 21'd0;
reg           litedramcore_sdram_bankmachine6_pipe_valid_source_payload_we = 1'd0;
wire          litedramcore_sdram_bankmachine6_pipe_valid_source_ready;
reg           litedramcore_sdram_bankmachine6_pipe_valid_source_valid = 1'd0;
reg     [3:0] litedramcore_sdram_bankmachine6_produce = 4'd0;
wire    [3:0] litedramcore_sdram_bankmachine6_rdport_adr;
wire   [23:0] litedramcore_sdram_bankmachine6_rdport_dat_r;
reg           litedramcore_sdram_bankmachine6_refresh_gnt = 1'd0;
wire          litedramcore_sdram_bankmachine6_refresh_req;
reg           litedramcore_sdram_bankmachine6_replace = 1'd0;
wire   [20:0] litedramcore_sdram_bankmachine6_req_addr;
wire          litedramcore_sdram_bankmachine6_req_lock;
reg           litedramcore_sdram_bankmachine6_req_rdata_valid = 1'd0;
wire          litedramcore_sdram_bankmachine6_req_ready;
wire          litedramcore_sdram_bankmachine6_req_valid;
reg           litedramcore_sdram_bankmachine6_req_wdata_ready = 1'd0;
wire          litedramcore_sdram_bankmachine6_req_we;
reg    [12:0] litedramcore_sdram_bankmachine6_row = 13'd0;
reg           litedramcore_sdram_bankmachine6_row_close = 1'd0;
reg           litedramcore_sdram_bankmachine6_row_col_n_addr_sel = 1'd0;
wire          litedramcore_sdram_bankmachine6_row_hit;
reg           litedramcore_sdram_bankmachine6_row_open = 1'd0;
reg           litedramcore_sdram_bankmachine6_row_opened = 1'd0;
reg           litedramcore_sdram_bankmachine6_sink_first = 1'd0;
reg           litedramcore_sdram_bankmachine6_sink_last = 1'd0;
wire   [20:0] litedramcore_sdram_bankmachine6_sink_payload_addr;
wire          litedramcore_sdram_bankmachine6_sink_payload_we;
wire          litedramcore_sdram_bankmachine6_sink_ready;
wire          litedramcore_sdram_bankmachine6_sink_sink_first;
wire          litedramcore_sdram_bankmachine6_sink_sink_last;
wire   [20:0] litedramcore_sdram_bankmachine6_sink_sink_payload_addr;
wire          litedramcore_sdram_bankmachine6_sink_sink_payload_we;
wire          litedramcore_sdram_bankmachine6_sink_sink_ready;
wire          litedramcore_sdram_bankmachine6_sink_sink_valid;
wire          litedramcore_sdram_bankmachine6_sink_valid;
wire          litedramcore_sdram_bankmachine6_source_first;
wire          litedramcore_sdram_bankmachine6_source_last;
wire   [20:0] litedramcore_sdram_bankmachine6_source_payload_addr;
wire          litedramcore_sdram_bankmachine6_source_payload_we;
wire          litedramcore_sdram_bankmachine6_source_ready;
wire          litedramcore_sdram_bankmachine6_source_source_first;
wire          litedramcore_sdram_bankmachine6_source_source_last;
wire   [20:0] litedramcore_sdram_bankmachine6_source_source_payload_addr;
wire          litedramcore_sdram_bankmachine6_source_source_payload_we;
wire          litedramcore_sdram_bankmachine6_source_source_ready;
wire          litedramcore_sdram_bankmachine6_source_source_valid;
wire          litedramcore_sdram_bankmachine6_source_valid;
wire   [23:0] litedramcore_sdram_bankmachine6_syncfifo6_din;
wire   [23:0] litedramcore_sdram_bankmachine6_syncfifo6_dout;
wire          litedramcore_sdram_bankmachine6_syncfifo6_re;
wire          litedramcore_sdram_bankmachine6_syncfifo6_readable;
wire          litedramcore_sdram_bankmachine6_syncfifo6_we;
wire          litedramcore_sdram_bankmachine6_syncfifo6_writable;
(* dont_touch = "true" *)
reg           litedramcore_sdram_bankmachine6_trascon_ready = 1'd1;
wire          litedramcore_sdram_bankmachine6_trascon_valid;
(* dont_touch = "true" *)
reg           litedramcore_sdram_bankmachine6_trccon_ready = 1'd1;
wire          litedramcore_sdram_bankmachine6_trccon_valid;
reg     [1:0] litedramcore_sdram_bankmachine6_twtpcon_count = 2'd0;
(* dont_touch = "true" *)
reg           litedramcore_sdram_bankmachine6_twtpcon_ready = 1'd0;
wire          litedramcore_sdram_bankmachine6_twtpcon_valid;
reg     [3:0] litedramcore_sdram_bankmachine6_wrport_adr = 4'd0;
wire   [23:0] litedramcore_sdram_bankmachine6_wrport_dat_r;
wire   [23:0] litedramcore_sdram_bankmachine6_wrport_dat_w;
wire          litedramcore_sdram_bankmachine6_wrport_we;
reg           litedramcore_sdram_bankmachine7_auto_precharge = 1'd0;
reg    [12:0] litedramcore_sdram_bankmachine7_cmd_payload_a = 13'd0;
wire    [2:0] litedramcore_sdram_bankmachine7_cmd_payload_ba;
reg           litedramcore_sdram_bankmachine7_cmd_payload_cas = 1'd0;
reg           litedramcore_sdram_bankmachine7_cmd_payload_is_cmd = 1'd0;
reg           litedramcore_sdram_bankmachine7_cmd_payload_is_read = 1'd0;
reg           litedramcore_sdram_bankmachine7_cmd_payload_is_write = 1'd0;
reg           litedramcore_sdram_bankmachine7_cmd_payload_ras = 1'd0;
reg           litedramcore_sdram_bankmachine7_cmd_payload_we = 1'd0;
reg           litedramcore_sdram_bankmachine7_cmd_ready = 1'd0;
reg           litedramcore_sdram_bankmachine7_cmd_valid = 1'd0;
reg     [3:0] litedramcore_sdram_bankmachine7_consume = 4'd0;
wire          litedramcore_sdram_bankmachine7_do_read;
wire          litedramcore_sdram_bankmachine7_fifo_in_first;
wire          litedramcore_sdram_bankmachine7_fifo_in_last;
wire   [20:0] litedramcore_sdram_bankmachine7_fifo_in_payload_addr;
wire          litedramcore_sdram_bankmachine7_fifo_in_payload_we;
wire          litedramcore_sdram_bankmachine7_fifo_out_first;
wire          litedramcore_sdram_bankmachine7_fifo_out_last;
wire   [20:0] litedramcore_sdram_bankmachine7_fifo_out_payload_addr;
wire          litedramcore_sdram_bankmachine7_fifo_out_payload_we;
reg     [4:0] litedramcore_sdram_bankmachine7_level = 5'd0;
wire          litedramcore_sdram_bankmachine7_pipe_valid_sink_first;
wire          litedramcore_sdram_bankmachine7_pipe_valid_sink_last;
wire   [20:0] litedramcore_sdram_bankmachine7_pipe_valid_sink_payload_addr;
wire          litedramcore_sdram_bankmachine7_pipe_valid_sink_payload_we;
wire          litedramcore_sdram_bankmachine7_pipe_valid_sink_ready;
wire          litedramcore_sdram_bankmachine7_pipe_valid_sink_valid;
reg           litedramcore_sdram_bankmachine7_pipe_valid_source_first = 1'd0;
reg           litedramcore_sdram_bankmachine7_pipe_valid_source_last = 1'd0;
reg    [20:0] litedramcore_sdram_bankmachine7_pipe_valid_source_payload_addr = 21'd0;
reg           litedramcore_sdram_bankmachine7_pipe_valid_source_payload_we = 1'd0;
wire          litedramcore_sdram_bankmachine7_pipe_valid_source_ready;
reg           litedramcore_sdram_bankmachine7_pipe_valid_source_valid = 1'd0;
reg     [3:0] litedramcore_sdram_bankmachine7_produce = 4'd0;
wire    [3:0] litedramcore_sdram_bankmachine7_rdport_adr;
wire   [23:0] litedramcore_sdram_bankmachine7_rdport_dat_r;
reg           litedramcore_sdram_bankmachine7_refresh_gnt = 1'd0;
wire          litedramcore_sdram_bankmachine7_refresh_req;
reg           litedramcore_sdram_bankmachine7_replace = 1'd0;
wire   [20:0] litedramcore_sdram_bankmachine7_req_addr;
wire          litedramcore_sdram_bankmachine7_req_lock;
reg           litedramcore_sdram_bankmachine7_req_rdata_valid = 1'd0;
wire          litedramcore_sdram_bankmachine7_req_ready;
wire          litedramcore_sdram_bankmachine7_req_valid;
reg           litedramcore_sdram_bankmachine7_req_wdata_ready = 1'd0;
wire          litedramcore_sdram_bankmachine7_req_we;
reg    [12:0] litedramcore_sdram_bankmachine7_row = 13'd0;
reg           litedramcore_sdram_bankmachine7_row_close = 1'd0;
reg           litedramcore_sdram_bankmachine7_row_col_n_addr_sel = 1'd0;
wire          litedramcore_sdram_bankmachine7_row_hit;
reg           litedramcore_sdram_bankmachine7_row_open = 1'd0;
reg           litedramcore_sdram_bankmachine7_row_opened = 1'd0;
reg           litedramcore_sdram_bankmachine7_sink_first = 1'd0;
reg           litedramcore_sdram_bankmachine7_sink_last = 1'd0;
wire   [20:0] litedramcore_sdram_bankmachine7_sink_payload_addr;
wire          litedramcore_sdram_bankmachine7_sink_payload_we;
wire          litedramcore_sdram_bankmachine7_sink_ready;
wire          litedramcore_sdram_bankmachine7_sink_sink_first;
wire          litedramcore_sdram_bankmachine7_sink_sink_last;
wire   [20:0] litedramcore_sdram_bankmachine7_sink_sink_payload_addr;
wire          litedramcore_sdram_bankmachine7_sink_sink_payload_we;
wire          litedramcore_sdram_bankmachine7_sink_sink_ready;
wire          litedramcore_sdram_bankmachine7_sink_sink_valid;
wire          litedramcore_sdram_bankmachine7_sink_valid;
wire          litedramcore_sdram_bankmachine7_source_first;
wire          litedramcore_sdram_bankmachine7_source_last;
wire   [20:0] litedramcore_sdram_bankmachine7_source_payload_addr;
wire          litedramcore_sdram_bankmachine7_source_payload_we;
wire          litedramcore_sdram_bankmachine7_source_ready;
wire          litedramcore_sdram_bankmachine7_source_source_first;
wire          litedramcore_sdram_bankmachine7_source_source_last;
wire   [20:0] litedramcore_sdram_bankmachine7_source_source_payload_addr;
wire          litedramcore_sdram_bankmachine7_source_source_payload_we;
wire          litedramcore_sdram_bankmachine7_source_source_ready;
wire          litedramcore_sdram_bankmachine7_source_source_valid;
wire          litedramcore_sdram_bankmachine7_source_valid;
wire   [23:0] litedramcore_sdram_bankmachine7_syncfifo7_din;
wire   [23:0] litedramcore_sdram_bankmachine7_syncfifo7_dout;
wire          litedramcore_sdram_bankmachine7_syncfifo7_re;
wire          litedramcore_sdram_bankmachine7_syncfifo7_readable;
wire          litedramcore_sdram_bankmachine7_syncfifo7_we;
wire          litedramcore_sdram_bankmachine7_syncfifo7_writable;
(* dont_touch = "true" *)
reg           litedramcore_sdram_bankmachine7_trascon_ready = 1'd1;
wire          litedramcore_sdram_bankmachine7_trascon_valid;
(* dont_touch = "true" *)
reg           litedramcore_sdram_bankmachine7_trccon_ready = 1'd1;
wire          litedramcore_sdram_bankmachine7_trccon_valid;
reg     [1:0] litedramcore_sdram_bankmachine7_twtpcon_count = 2'd0;
(* dont_touch = "true" *)
reg           litedramcore_sdram_bankmachine7_twtpcon_ready = 1'd0;
wire          litedramcore_sdram_bankmachine7_twtpcon_valid;
reg     [3:0] litedramcore_sdram_bankmachine7_wrport_adr = 4'd0;
wire   [23:0] litedramcore_sdram_bankmachine7_wrport_dat_r;
wire   [23:0] litedramcore_sdram_bankmachine7_wrport_dat_w;
wire          litedramcore_sdram_bankmachine7_wrport_we;
wire          litedramcore_sdram_cas_allowed;
wire          litedramcore_sdram_choose_cmd_ce;
wire   [12:0] litedramcore_sdram_choose_cmd_cmd_payload_a;
wire    [2:0] litedramcore_sdram_choose_cmd_cmd_payload_ba;
reg           litedramcore_sdram_choose_cmd_cmd_payload_cas = 1'd0;
wire          litedramcore_sdram_choose_cmd_cmd_payload_is_cmd;
wire          litedramcore_sdram_choose_cmd_cmd_payload_is_read;
wire          litedramcore_sdram_choose_cmd_cmd_payload_is_write;
reg           litedramcore_sdram_choose_cmd_cmd_payload_ras = 1'd0;
reg           litedramcore_sdram_choose_cmd_cmd_payload_we = 1'd0;
reg           litedramcore_sdram_choose_cmd_cmd_ready = 1'd0;
wire          litedramcore_sdram_choose_cmd_cmd_valid;
reg     [2:0] litedramcore_sdram_choose_cmd_grant = 3'd0;
wire    [7:0] litedramcore_sdram_choose_cmd_request;
reg     [7:0] litedramcore_sdram_choose_cmd_valids = 8'd0;
reg           litedramcore_sdram_choose_cmd_want_activates = 1'd0;
reg           litedramcore_sdram_choose_cmd_want_cmds = 1'd0;
reg           litedramcore_sdram_choose_cmd_want_reads = 1'd0;
reg           litedramcore_sdram_choose_cmd_want_writes = 1'd0;
wire          litedramcore_sdram_choose_req_ce;
wire   [12:0] litedramcore_sdram_choose_req_cmd_payload_a;
wire    [2:0] litedramcore_sdram_choose_req_cmd_payload_ba;
reg           litedramcore_sdram_choose_req_cmd_payload_cas = 1'd0;
wire          litedramcore_sdram_choose_req_cmd_payload_is_cmd;
wire          litedramcore_sdram_choose_req_cmd_payload_is_read;
wire          litedramcore_sdram_choose_req_cmd_payload_is_write;
reg           litedramcore_sdram_choose_req_cmd_payload_ras = 1'd0;
reg           litedramcore_sdram_choose_req_cmd_payload_we = 1'd0;
reg           litedramcore_sdram_choose_req_cmd_ready = 1'd0;
wire          litedramcore_sdram_choose_req_cmd_valid;
reg     [2:0] litedramcore_sdram_choose_req_grant = 3'd0;
wire    [7:0] litedramcore_sdram_choose_req_request;
reg     [7:0] litedramcore_sdram_choose_req_valids = 8'd0;
reg           litedramcore_sdram_choose_req_want_activates = 1'd0;
reg           litedramcore_sdram_choose_req_want_cmds = 1'd0;
reg           litedramcore_sdram_choose_req_want_reads = 1'd0;
reg           litedramcore_sdram_choose_req_want_writes = 1'd0;
wire          litedramcore_sdram_cke;
reg           litedramcore_sdram_cmd_last = 1'd0;
reg    [12:0] litedramcore_sdram_cmd_payload_a = 13'd0;
reg     [2:0] litedramcore_sdram_cmd_payload_ba = 3'd0;
reg           litedramcore_sdram_cmd_payload_cas = 1'd0;
reg           litedramcore_sdram_cmd_payload_is_read = 1'd0;
reg           litedramcore_sdram_cmd_payload_is_write = 1'd0;
reg           litedramcore_sdram_cmd_payload_ras = 1'd0;
reg           litedramcore_sdram_cmd_payload_we = 1'd0;
reg           litedramcore_sdram_cmd_ready = 1'd0;
reg           litedramcore_sdram_cmd_valid = 1'd0;
reg           litedramcore_sdram_csr_dfi_p0_act_n = 1'd1;
wire   [12:0] litedramcore_sdram_csr_dfi_p0_address;
wire    [2:0] litedramcore_sdram_csr_dfi_p0_bank;
reg           litedramcore_sdram_csr_dfi_p0_cas_n = 1'd1;
wire          litedramcore_sdram_csr_dfi_p0_cke;
reg           litedramcore_sdram_csr_dfi_p0_cs_n = 1'd1;
wire          litedramcore_sdram_csr_dfi_p0_odt;
reg           litedramcore_sdram_csr_dfi_p0_ras_n = 1'd1;
reg    [31:0] litedramcore_sdram_csr_dfi_p0_rddata = 32'd0;
wire          litedramcore_sdram_csr_dfi_p0_rddata_en;
reg           litedramcore_sdram_csr_dfi_p0_rddata_valid = 1'd0;
wire          litedramcore_sdram_csr_dfi_p0_reset_n;
reg           litedramcore_sdram_csr_dfi_p0_we_n = 1'd1;
wire   [31:0] litedramcore_sdram_csr_dfi_p0_wrdata;
wire          litedramcore_sdram_csr_dfi_p0_wrdata_en;
wire    [3:0] litedramcore_sdram_csr_dfi_p0_wrdata_mask;
reg           litedramcore_sdram_csr_dfi_p1_act_n = 1'd1;
wire   [12:0] litedramcore_sdram_csr_dfi_p1_address;
wire    [2:0] litedramcore_sdram_csr_dfi_p1_bank;
reg           litedramcore_sdram_csr_dfi_p1_cas_n = 1'd1;
wire          litedramcore_sdram_csr_dfi_p1_cke;
reg           litedramcore_sdram_csr_dfi_p1_cs_n = 1'd1;
wire          litedramcore_sdram_csr_dfi_p1_odt;
reg           litedramcore_sdram_csr_dfi_p1_ras_n = 1'd1;
reg    [31:0] litedramcore_sdram_csr_dfi_p1_rddata = 32'd0;
wire          litedramcore_sdram_csr_dfi_p1_rddata_en;
reg           litedramcore_sdram_csr_dfi_p1_rddata_valid = 1'd0;
wire          litedramcore_sdram_csr_dfi_p1_reset_n;
reg           litedramcore_sdram_csr_dfi_p1_we_n = 1'd1;
wire   [31:0] litedramcore_sdram_csr_dfi_p1_wrdata;
wire          litedramcore_sdram_csr_dfi_p1_wrdata_en;
wire    [3:0] litedramcore_sdram_csr_dfi_p1_wrdata_mask;
reg           litedramcore_sdram_dfi_p0_act_n = 1'd1;
reg    [12:0] litedramcore_sdram_dfi_p0_address = 13'd0;
reg     [2:0] litedramcore_sdram_dfi_p0_bank = 3'd0;
reg           litedramcore_sdram_dfi_p0_cas_n = 1'd1;
wire          litedramcore_sdram_dfi_p0_cke;
reg           litedramcore_sdram_dfi_p0_cs_n = 1'd1;
wire          litedramcore_sdram_dfi_p0_odt;
reg           litedramcore_sdram_dfi_p0_ras_n = 1'd1;
wire   [31:0] litedramcore_sdram_dfi_p0_rddata;
reg           litedramcore_sdram_dfi_p0_rddata_en = 1'd0;
wire          litedramcore_sdram_dfi_p0_rddata_valid;
wire          litedramcore_sdram_dfi_p0_reset_n;
reg           litedramcore_sdram_dfi_p0_we_n = 1'd1;
wire   [31:0] litedramcore_sdram_dfi_p0_wrdata;
reg           litedramcore_sdram_dfi_p0_wrdata_en = 1'd0;
wire    [3:0] litedramcore_sdram_dfi_p0_wrdata_mask;
reg           litedramcore_sdram_dfi_p1_act_n = 1'd1;
reg    [12:0] litedramcore_sdram_dfi_p1_address = 13'd0;
reg     [2:0] litedramcore_sdram_dfi_p1_bank = 3'd0;
reg           litedramcore_sdram_dfi_p1_cas_n = 1'd1;
wire          litedramcore_sdram_dfi_p1_cke;
reg           litedramcore_sdram_dfi_p1_cs_n = 1'd1;
wire          litedramcore_sdram_dfi_p1_odt;
reg           litedramcore_sdram_dfi_p1_ras_n = 1'd1;
wire   [31:0] litedramcore_sdram_dfi_p1_rddata;
reg           litedramcore_sdram_dfi_p1_rddata_en = 1'd0;
wire          litedramcore_sdram_dfi_p1_rddata_valid;
wire          litedramcore_sdram_dfi_p1_reset_n;
reg           litedramcore_sdram_dfi_p1_we_n = 1'd1;
wire   [31:0] litedramcore_sdram_dfi_p1_wrdata;
reg           litedramcore_sdram_dfi_p1_wrdata_en = 1'd0;
wire    [3:0] litedramcore_sdram_dfi_p1_wrdata_mask;
reg           litedramcore_sdram_en0 = 1'd0;
reg           litedramcore_sdram_en1 = 1'd0;
reg           litedramcore_sdram_ext_dfi_p0_act_n = 1'd1;
reg    [12:0] litedramcore_sdram_ext_dfi_p0_address = 13'd0;
reg     [2:0] litedramcore_sdram_ext_dfi_p0_bank = 3'd0;
reg           litedramcore_sdram_ext_dfi_p0_cas_n = 1'd1;
reg           litedramcore_sdram_ext_dfi_p0_cke = 1'd0;
reg           litedramcore_sdram_ext_dfi_p0_cs_n = 1'd1;
reg           litedramcore_sdram_ext_dfi_p0_odt = 1'd0;
reg           litedramcore_sdram_ext_dfi_p0_ras_n = 1'd1;
reg    [31:0] litedramcore_sdram_ext_dfi_p0_rddata = 32'd0;
reg           litedramcore_sdram_ext_dfi_p0_rddata_en = 1'd0;
reg           litedramcore_sdram_ext_dfi_p0_rddata_valid = 1'd0;
reg           litedramcore_sdram_ext_dfi_p0_reset_n = 1'd0;
reg           litedramcore_sdram_ext_dfi_p0_we_n = 1'd1;
reg    [31:0] litedramcore_sdram_ext_dfi_p0_wrdata = 32'd0;
reg           litedramcore_sdram_ext_dfi_p0_wrdata_en = 1'd0;
reg     [3:0] litedramcore_sdram_ext_dfi_p0_wrdata_mask = 4'd0;
reg           litedramcore_sdram_ext_dfi_p1_act_n = 1'd1;
reg    [12:0] litedramcore_sdram_ext_dfi_p1_address = 13'd0;
reg     [2:0] litedramcore_sdram_ext_dfi_p1_bank = 3'd0;
reg           litedramcore_sdram_ext_dfi_p1_cas_n = 1'd1;
reg           litedramcore_sdram_ext_dfi_p1_cke = 1'd0;
reg           litedramcore_sdram_ext_dfi_p1_cs_n = 1'd1;
reg           litedramcore_sdram_ext_dfi_p1_odt = 1'd0;
reg           litedramcore_sdram_ext_dfi_p1_ras_n = 1'd1;
reg    [31:0] litedramcore_sdram_ext_dfi_p1_rddata = 32'd0;
reg           litedramcore_sdram_ext_dfi_p1_rddata_en = 1'd0;
reg           litedramcore_sdram_ext_dfi_p1_rddata_valid = 1'd0;
reg           litedramcore_sdram_ext_dfi_p1_reset_n = 1'd0;
reg           litedramcore_sdram_ext_dfi_p1_we_n = 1'd1;
reg    [31:0] litedramcore_sdram_ext_dfi_p1_wrdata = 32'd0;
reg           litedramcore_sdram_ext_dfi_p1_wrdata_en = 1'd0;
reg     [3:0] litedramcore_sdram_ext_dfi_p1_wrdata_mask = 4'd0;
reg           litedramcore_sdram_ext_dfi_sel = 1'd0;
wire          litedramcore_sdram_go_to_refresh;
wire   [20:0] litedramcore_sdram_interface_bank0_addr;
wire          litedramcore_sdram_interface_bank0_lock;
wire          litedramcore_sdram_interface_bank0_rdata_valid;
wire          litedramcore_sdram_interface_bank0_ready;
wire          litedramcore_sdram_interface_bank0_valid;
wire          litedramcore_sdram_interface_bank0_wdata_ready;
wire          litedramcore_sdram_interface_bank0_we;
wire   [20:0] litedramcore_sdram_interface_bank1_addr;
wire          litedramcore_sdram_interface_bank1_lock;
wire          litedramcore_sdram_interface_bank1_rdata_valid;
wire          litedramcore_sdram_interface_bank1_ready;
wire          litedramcore_sdram_interface_bank1_valid;
wire          litedramcore_sdram_interface_bank1_wdata_ready;
wire          litedramcore_sdram_interface_bank1_we;
wire   [20:0] litedramcore_sdram_interface_bank2_addr;
wire          litedramcore_sdram_interface_bank2_lock;
wire          litedramcore_sdram_interface_bank2_rdata_valid;
wire          litedramcore_sdram_interface_bank2_ready;
wire          litedramcore_sdram_interface_bank2_valid;
wire          litedramcore_sdram_interface_bank2_wdata_ready;
wire          litedramcore_sdram_interface_bank2_we;
wire   [20:0] litedramcore_sdram_interface_bank3_addr;
wire          litedramcore_sdram_interface_bank3_lock;
wire          litedramcore_sdram_interface_bank3_rdata_valid;
wire          litedramcore_sdram_interface_bank3_ready;
wire          litedramcore_sdram_interface_bank3_valid;
wire          litedramcore_sdram_interface_bank3_wdata_ready;
wire          litedramcore_sdram_interface_bank3_we;
wire   [20:0] litedramcore_sdram_interface_bank4_addr;
wire          litedramcore_sdram_interface_bank4_lock;
wire          litedramcore_sdram_interface_bank4_rdata_valid;
wire          litedramcore_sdram_interface_bank4_ready;
wire          litedramcore_sdram_interface_bank4_valid;
wire          litedramcore_sdram_interface_bank4_wdata_ready;
wire          litedramcore_sdram_interface_bank4_we;
wire   [20:0] litedramcore_sdram_interface_bank5_addr;
wire          litedramcore_sdram_interface_bank5_lock;
wire          litedramcore_sdram_interface_bank5_rdata_valid;
wire          litedramcore_sdram_interface_bank5_ready;
wire          litedramcore_sdram_interface_bank5_valid;
wire          litedramcore_sdram_interface_bank5_wdata_ready;
wire          litedramcore_sdram_interface_bank5_we;
wire   [20:0] litedramcore_sdram_interface_bank6_addr;
wire          litedramcore_sdram_interface_bank6_lock;
wire          litedramcore_sdram_interface_bank6_rdata_valid;
wire          litedramcore_sdram_interface_bank6_ready;
wire          litedramcore_sdram_interface_bank6_valid;
wire          litedramcore_sdram_interface_bank6_wdata_ready;
wire          litedramcore_sdram_interface_bank6_we;
wire   [20:0] litedramcore_sdram_interface_bank7_addr;
wire          litedramcore_sdram_interface_bank7_lock;
wire          litedramcore_sdram_interface_bank7_rdata_valid;
wire          litedramcore_sdram_interface_bank7_ready;
wire          litedramcore_sdram_interface_bank7_valid;
wire          litedramcore_sdram_interface_bank7_wdata_ready;
wire          litedramcore_sdram_interface_bank7_we;
wire   [63:0] litedramcore_sdram_interface_rdata;
reg    [63:0] litedramcore_sdram_interface_wdata = 64'd0;
reg     [7:0] litedramcore_sdram_interface_wdata_we = 8'd0;
reg           litedramcore_sdram_master_p0_act_n = 1'd1;
reg    [12:0] litedramcore_sdram_master_p0_address = 13'd0;
reg     [2:0] litedramcore_sdram_master_p0_bank = 3'd0;
reg           litedramcore_sdram_master_p0_cas_n = 1'd1;
reg           litedramcore_sdram_master_p0_cke = 1'd0;
reg           litedramcore_sdram_master_p0_cs_n = 1'd1;
reg           litedramcore_sdram_master_p0_odt = 1'd0;
reg           litedramcore_sdram_master_p0_ras_n = 1'd1;
wire   [31:0] litedramcore_sdram_master_p0_rddata;
reg           litedramcore_sdram_master_p0_rddata_en = 1'd0;
wire          litedramcore_sdram_master_p0_rddata_valid;
reg           litedramcore_sdram_master_p0_reset_n = 1'd0;
reg           litedramcore_sdram_master_p0_we_n = 1'd1;
reg    [31:0] litedramcore_sdram_master_p0_wrdata = 32'd0;
reg           litedramcore_sdram_master_p0_wrdata_en = 1'd0;
reg     [3:0] litedramcore_sdram_master_p0_wrdata_mask = 4'd0;
reg           litedramcore_sdram_master_p1_act_n = 1'd1;
reg    [12:0] litedramcore_sdram_master_p1_address = 13'd0;
reg     [2:0] litedramcore_sdram_master_p1_bank = 3'd0;
reg           litedramcore_sdram_master_p1_cas_n = 1'd1;
reg           litedramcore_sdram_master_p1_cke = 1'd0;
reg           litedramcore_sdram_master_p1_cs_n = 1'd1;
reg           litedramcore_sdram_master_p1_odt = 1'd0;
reg           litedramcore_sdram_master_p1_ras_n = 1'd1;
wire   [31:0] litedramcore_sdram_master_p1_rddata;
reg           litedramcore_sdram_master_p1_rddata_en = 1'd0;
wire          litedramcore_sdram_master_p1_rddata_valid;
reg           litedramcore_sdram_master_p1_reset_n = 1'd0;
reg           litedramcore_sdram_master_p1_we_n = 1'd1;
reg    [31:0] litedramcore_sdram_master_p1_wrdata = 32'd0;
reg           litedramcore_sdram_master_p1_wrdata_en = 1'd0;
reg     [3:0] litedramcore_sdram_master_p1_wrdata_mask = 4'd0;
wire          litedramcore_sdram_max_time0;
wire          litedramcore_sdram_max_time1;
reg    [12:0] litedramcore_sdram_nop_a = 13'd0;
reg     [2:0] litedramcore_sdram_nop_ba = 3'd0;
wire          litedramcore_sdram_nphases;
wire          litedramcore_sdram_odt;
reg           litedramcore_sdram_phaseinjector0_address_re = 1'd0;
reg    [12:0] litedramcore_sdram_phaseinjector0_address_storage = 13'd0;
reg           litedramcore_sdram_phaseinjector0_baddress_re = 1'd0;
reg     [2:0] litedramcore_sdram_phaseinjector0_baddress_storage = 3'd0;
wire          litedramcore_sdram_phaseinjector0_command_issue_r;
reg           litedramcore_sdram_phaseinjector0_command_issue_re = 1'd0;
reg           litedramcore_sdram_phaseinjector0_command_issue_w = 1'd0;
reg           litedramcore_sdram_phaseinjector0_command_issue_we = 1'd0;
reg           litedramcore_sdram_phaseinjector0_command_re = 1'd0;
reg     [7:0] litedramcore_sdram_phaseinjector0_command_storage = 8'd0;
wire          litedramcore_sdram_phaseinjector0_csrfield_cas;
wire          litedramcore_sdram_phaseinjector0_csrfield_cs;
wire          litedramcore_sdram_phaseinjector0_csrfield_cs_bottom;
wire          litedramcore_sdram_phaseinjector0_csrfield_cs_top;
wire          litedramcore_sdram_phaseinjector0_csrfield_ras;
wire          litedramcore_sdram_phaseinjector0_csrfield_rden;
wire          litedramcore_sdram_phaseinjector0_csrfield_we;
wire          litedramcore_sdram_phaseinjector0_csrfield_wren;
reg           litedramcore_sdram_phaseinjector0_rddata_re = 1'd0;
reg    [31:0] litedramcore_sdram_phaseinjector0_rddata_status = 32'd0;
wire          litedramcore_sdram_phaseinjector0_rddata_we;
reg           litedramcore_sdram_phaseinjector0_wrdata_re = 1'd0;
reg    [31:0] litedramcore_sdram_phaseinjector0_wrdata_storage = 32'd0;
reg           litedramcore_sdram_phaseinjector1_address_re = 1'd0;
reg    [12:0] litedramcore_sdram_phaseinjector1_address_storage = 13'd0;
reg           litedramcore_sdram_phaseinjector1_baddress_re = 1'd0;
reg     [2:0] litedramcore_sdram_phaseinjector1_baddress_storage = 3'd0;
wire          litedramcore_sdram_phaseinjector1_command_issue_r;
reg           litedramcore_sdram_phaseinjector1_command_issue_re = 1'd0;
reg           litedramcore_sdram_phaseinjector1_command_issue_w = 1'd0;
reg           litedramcore_sdram_phaseinjector1_command_issue_we = 1'd0;
reg           litedramcore_sdram_phaseinjector1_command_re = 1'd0;
reg     [7:0] litedramcore_sdram_phaseinjector1_command_storage = 8'd0;
wire          litedramcore_sdram_phaseinjector1_csrfield_cas;
wire          litedramcore_sdram_phaseinjector1_csrfield_cs;
wire          litedramcore_sdram_phaseinjector1_csrfield_cs_bottom;
wire          litedramcore_sdram_phaseinjector1_csrfield_cs_top;
wire          litedramcore_sdram_phaseinjector1_csrfield_ras;
wire          litedramcore_sdram_phaseinjector1_csrfield_rden;
wire          litedramcore_sdram_phaseinjector1_csrfield_we;
wire          litedramcore_sdram_phaseinjector1_csrfield_wren;
reg           litedramcore_sdram_phaseinjector1_rddata_re = 1'd0;
reg    [31:0] litedramcore_sdram_phaseinjector1_rddata_status = 32'd0;
wire          litedramcore_sdram_phaseinjector1_rddata_we;
reg           litedramcore_sdram_phaseinjector1_wrdata_re = 1'd0;
reg    [31:0] litedramcore_sdram_phaseinjector1_wrdata_storage = 32'd0;
reg           litedramcore_sdram_postponer_count = 1'd0;
wire          litedramcore_sdram_postponer_req_i;
reg           litedramcore_sdram_postponer_req_o = 1'd0;
wire          litedramcore_sdram_ras_allowed;
wire          litedramcore_sdram_rdphase;
reg           litedramcore_sdram_re = 1'd0;
wire          litedramcore_sdram_read_available;
wire          litedramcore_sdram_reset_n;
wire          litedramcore_sdram_sel;
reg           litedramcore_sdram_sequencer_count = 1'd0;
wire          litedramcore_sdram_sequencer_done0;
reg           litedramcore_sdram_sequencer_done1 = 1'd0;
reg           litedramcore_sdram_sequencer_start0 = 1'd0;
wire          litedramcore_sdram_sequencer_start1;
reg     [4:0] litedramcore_sdram_sequencer_trigger = 5'd0;
wire          litedramcore_sdram_slave_p0_act_n;
wire   [12:0] litedramcore_sdram_slave_p0_address;
wire    [2:0] litedramcore_sdram_slave_p0_bank;
wire          litedramcore_sdram_slave_p0_cas_n;
wire          litedramcore_sdram_slave_p0_cke;
wire          litedramcore_sdram_slave_p0_cs_n;
wire          litedramcore_sdram_slave_p0_odt;
wire          litedramcore_sdram_slave_p0_ras_n;
reg    [31:0] litedramcore_sdram_slave_p0_rddata = 32'd0;
wire          litedramcore_sdram_slave_p0_rddata_en;
reg           litedramcore_sdram_slave_p0_rddata_valid = 1'd0;
wire          litedramcore_sdram_slave_p0_reset_n;
wire          litedramcore_sdram_slave_p0_we_n;
wire   [31:0] litedramcore_sdram_slave_p0_wrdata;
wire          litedramcore_sdram_slave_p0_wrdata_en;
wire    [3:0] litedramcore_sdram_slave_p0_wrdata_mask;
wire          litedramcore_sdram_slave_p1_act_n;
wire   [12:0] litedramcore_sdram_slave_p1_address;
wire    [2:0] litedramcore_sdram_slave_p1_bank;
wire          litedramcore_sdram_slave_p1_cas_n;
wire          litedramcore_sdram_slave_p1_cke;
wire          litedramcore_sdram_slave_p1_cs_n;
wire          litedramcore_sdram_slave_p1_odt;
wire          litedramcore_sdram_slave_p1_ras_n;
reg    [31:0] litedramcore_sdram_slave_p1_rddata = 32'd0;
wire          litedramcore_sdram_slave_p1_rddata_en;
reg           litedramcore_sdram_slave_p1_rddata_valid = 1'd0;
wire          litedramcore_sdram_slave_p1_reset_n;
wire          litedramcore_sdram_slave_p1_we_n;
wire   [31:0] litedramcore_sdram_slave_p1_wrdata;
wire          litedramcore_sdram_slave_p1_wrdata_en;
wire    [3:0] litedramcore_sdram_slave_p1_wrdata_mask;
reg     [1:0] litedramcore_sdram_steerer0 = 2'd0;
reg     [1:0] litedramcore_sdram_steerer1 = 2'd0;
reg           litedramcore_sdram_steerer2 = 1'd1;
reg           litedramcore_sdram_steerer3 = 1'd1;
reg           litedramcore_sdram_steerer4 = 1'd1;
reg           litedramcore_sdram_steerer5 = 1'd1;
reg     [3:0] litedramcore_sdram_storage = 4'd1;
reg           litedramcore_sdram_tccdcon_count = 1'd0;
(* dont_touch = "true" *)
reg           litedramcore_sdram_tccdcon_ready = 1'd0;
wire          litedramcore_sdram_tccdcon_valid;
(* dont_touch = "true" *)
reg           litedramcore_sdram_tfawcon_ready = 1'd1;
wire          litedramcore_sdram_tfawcon_valid;
reg     [4:0] litedramcore_sdram_time0 = 5'd0;
reg     [3:0] litedramcore_sdram_time1 = 4'd0;
wire    [9:0] litedramcore_sdram_timer_count0;
reg     [9:0] litedramcore_sdram_timer_count1 = 10'd781;
wire          litedramcore_sdram_timer_done0;
wire          litedramcore_sdram_timer_done1;
wire          litedramcore_sdram_timer_wait;
(* dont_touch = "true" *)
reg           litedramcore_sdram_trrdcon_ready = 1'd1;
wire          litedramcore_sdram_trrdcon_valid;
reg     [1:0] litedramcore_sdram_twtrcon_count = 2'd0;
(* dont_touch = "true" *)
reg           litedramcore_sdram_twtrcon_ready = 1'd0;
wire          litedramcore_sdram_twtrcon_valid;
wire          litedramcore_sdram_wants_refresh;
wire          litedramcore_sdram_write_available;
reg           litedramcore_soc_rst = 1'd0;
reg           litedramcore_status_re = 1'd0;
wire          litedramcore_status_status;
wire          litedramcore_status_we;
reg           litedramcore_tag_di_dirty = 1'd0;
wire   [28:0] litedramcore_tag_di_tag;
wire          litedramcore_tag_do_dirty;
wire   [28:0] litedramcore_tag_do_tag;
wire          litedramcore_tag_port_adr;
wire   [29:0] litedramcore_tag_port_dat_r;
wire   [29:0] litedramcore_tag_port_dat_w;
reg           litedramcore_tag_port_we = 1'd0;
reg           litedramcore_update_value_re = 1'd0;
reg           litedramcore_update_value_storage = 1'd0;
reg    [31:0] litedramcore_value = 32'd0;
reg           litedramcore_value_re = 1'd0;
reg    [31:0] litedramcore_value_status = 32'd0;
wire          litedramcore_value_we;
reg    [31:0] litedramcore_vexriscv = 32'd0;
reg           litedramcore_wb_sdram_ack = 1'd0;
wire   [29:0] litedramcore_wb_sdram_adr;
wire    [1:0] litedramcore_wb_sdram_bte;
wire    [2:0] litedramcore_wb_sdram_cti;
wire          litedramcore_wb_sdram_cyc;
reg    [31:0] litedramcore_wb_sdram_dat_r = 32'd0;
wire   [31:0] litedramcore_wb_sdram_dat_w;
reg           litedramcore_wb_sdram_err = 1'd0;
wire    [3:0] litedramcore_wb_sdram_sel;
wire          litedramcore_wb_sdram_stb;
wire          litedramcore_wb_sdram_we;
reg           litedramcore_word_clr = 1'd0;
reg           litedramcore_word_inc = 1'd0;
reg           litedramcore_write_from_slave = 1'd0;
wire          litedramcore_zero0;
wire          litedramcore_zero1;
wire          litedramcore_zero2;
reg           litedramcore_zero_clear = 1'd0;
reg           litedramcore_zero_pending = 1'd0;
wire          litedramcore_zero_status;
wire          litedramcore_zero_trigger;
reg           litedramcore_zero_trigger_d = 1'd0;
reg     [1:0] litedramwishbone2native0_next_state = 2'd0;
reg     [1:0] litedramwishbone2native0_state = 2'd0;
reg     [1:0] litedramwishbone2native1_next_state = 2'd0;
reg     [1:0] litedramwishbone2native1_state = 2'd0;
reg           locked0 = 1'd0;
reg           locked1 = 1'd0;
reg           locked10 = 1'd0;
reg           locked11 = 1'd0;
reg           locked12 = 1'd0;
reg           locked13 = 1'd0;
reg           locked14 = 1'd0;
reg           locked15 = 1'd0;
reg           locked2 = 1'd0;
reg           locked3 = 1'd0;
reg           locked4 = 1'd0;
reg           locked5 = 1'd0;
reg           locked6 = 1'd0;
reg           locked7 = 1'd0;
reg           locked8 = 1'd0;
reg           locked9 = 1'd0;
reg     [3:0] multiplexer_next_state = 4'd0;
reg     [3:0] multiplexer_state = 4'd0;
reg           new_master_rdata_valid0 = 1'd0;
reg           new_master_rdata_valid1 = 1'd0;
reg           new_master_rdata_valid10 = 1'd0;
reg           new_master_rdata_valid11 = 1'd0;
reg           new_master_rdata_valid12 = 1'd0;
reg           new_master_rdata_valid13 = 1'd0;
reg           new_master_rdata_valid14 = 1'd0;
reg           new_master_rdata_valid15 = 1'd0;
reg           new_master_rdata_valid16 = 1'd0;
reg           new_master_rdata_valid17 = 1'd0;
reg           new_master_rdata_valid2 = 1'd0;
reg           new_master_rdata_valid3 = 1'd0;
reg           new_master_rdata_valid4 = 1'd0;
reg           new_master_rdata_valid5 = 1'd0;
reg           new_master_rdata_valid6 = 1'd0;
reg           new_master_rdata_valid7 = 1'd0;
reg           new_master_rdata_valid8 = 1'd0;
reg           new_master_rdata_valid9 = 1'd0;
reg           new_master_wdata_ready0 = 1'd0;
reg           new_master_wdata_ready1 = 1'd0;
reg           obj_uart_tx_rs232phytx_next_value1 = 1'd0;
reg           obj_uart_tx_rs232phytx_next_value_ce1 = 1'd0;
wire          pll_fb;
wire   [63:0] rdata_payload_data;
wire          rdata_ready;
wire          rdata_valid;
wire          re;
reg     [1:0] refresher_next_state = 2'd0;
reg     [1:0] refresher_state = 2'd0;
wire    [1:0] request;
wire          reset0;
wire          reset1;
wire          reset2;
wire          reset3;
wire          reset4;
wire          reset5;
wire          reset6;
wire          reset7;
reg    [29:0] rhs_self0 = 30'd0;
reg    [31:0] rhs_self1 = 32'd0;
reg     [2:0] rhs_self10 = 3'd0;
reg           rhs_self11 = 1'd0;
reg           rhs_self12 = 1'd0;
reg           rhs_self13 = 1'd0;
reg           rhs_self14 = 1'd0;
reg    [12:0] rhs_self15 = 13'd0;
reg     [2:0] rhs_self16 = 3'd0;
reg           rhs_self17 = 1'd0;
reg           rhs_self18 = 1'd0;
reg           rhs_self19 = 1'd0;
reg     [3:0] rhs_self2 = 4'd0;
reg    [20:0] rhs_self20 = 21'd0;
reg           rhs_self21 = 1'd0;
reg           rhs_self22 = 1'd0;
reg    [20:0] rhs_self23 = 21'd0;
reg           rhs_self24 = 1'd0;
reg           rhs_self25 = 1'd0;
reg    [20:0] rhs_self26 = 21'd0;
reg           rhs_self27 = 1'd0;
reg           rhs_self28 = 1'd0;
reg    [20:0] rhs_self29 = 21'd0;
reg           rhs_self3 = 1'd0;
reg           rhs_self30 = 1'd0;
reg           rhs_self31 = 1'd0;
reg    [20:0] rhs_self32 = 21'd0;
reg           rhs_self33 = 1'd0;
reg           rhs_self34 = 1'd0;
reg    [20:0] rhs_self35 = 21'd0;
reg           rhs_self36 = 1'd0;
reg           rhs_self37 = 1'd0;
reg    [20:0] rhs_self38 = 21'd0;
reg           rhs_self39 = 1'd0;
reg           rhs_self4 = 1'd0;
reg           rhs_self40 = 1'd0;
reg    [20:0] rhs_self41 = 21'd0;
reg           rhs_self42 = 1'd0;
reg           rhs_self43 = 1'd0;
reg           rhs_self5 = 1'd0;
reg     [2:0] rhs_self6 = 3'd0;
reg     [1:0] rhs_self7 = 2'd0;
reg           rhs_self8 = 1'd0;
reg    [12:0] rhs_self9 = 13'd0;
wire          roundrobin0_ce;
reg           roundrobin0_grant = 1'd0;
wire    [1:0] roundrobin0_request;
wire          roundrobin1_ce;
reg           roundrobin1_grant = 1'd0;
wire    [1:0] roundrobin1_request;
wire          roundrobin2_ce;
reg           roundrobin2_grant = 1'd0;
wire    [1:0] roundrobin2_request;
wire          roundrobin3_ce;
reg           roundrobin3_grant = 1'd0;
wire    [1:0] roundrobin3_request;
wire          roundrobin4_ce;
reg           roundrobin4_grant = 1'd0;
wire    [1:0] roundrobin4_request;
wire          roundrobin5_ce;
reg           roundrobin5_grant = 1'd0;
wire    [1:0] roundrobin5_request;
wire          roundrobin6_ce;
reg           roundrobin6_grant = 1'd0;
wire    [1:0] roundrobin6_request;
wire          roundrobin7_ce;
reg           roundrobin7_grant = 1'd0;
wire    [1:0] roundrobin7_request;
reg           rs232phyrx_next_state = 1'd0;
reg           rs232phyrx_state = 1'd0;
reg           rs232phytx_next_state = 1'd0;
reg           rs232phytx_state = 1'd0;
reg     [3:0] rx_count = 4'd0;
reg     [3:0] rx_count_rs232phyrx_next_value0 = 4'd0;
reg           rx_count_rs232phyrx_next_value_ce0 = 1'd0;
reg     [7:0] rx_data = 8'd0;
reg     [7:0] rx_data_rs232phyrx_next_value1 = 8'd0;
reg           rx_data_rs232phyrx_next_value_ce1 = 1'd0;
reg           rx_enable = 1'd0;
reg    [31:0] rx_phase = 32'd0;
wire          rx_rx;
reg           rx_rx_d = 1'd0;
reg           rx_source_first = 1'd0;
reg           rx_source_last = 1'd0;
reg     [7:0] rx_source_payload_data = 8'd0;
wire          rx_source_ready;
reg           rx_source_valid = 1'd0;
reg           rx_tick = 1'd0;
reg     [2:0] self0 = 3'd0;
reg    [12:0] self1 = 13'd0;
reg           self10 = 1'd0;
reg           self11 = 1'd0;
reg           self12 = 1'd0;
reg           self13 = 1'd0;
reg           self2 = 1'd0;
reg           self3 = 1'd0;
reg           self4 = 1'd0;
reg           self5 = 1'd0;
reg           self6 = 1'd0;
reg     [2:0] self7 = 3'd0;
reg    [12:0] self8 = 13'd0;
reg           self9 = 1'd0;
reg           shared_ack = 1'd0;
wire   [29:0] shared_adr;
wire    [1:0] shared_bte;
wire    [2:0] shared_cti;
wire          shared_cyc;
reg    [31:0] shared_dat_r = 32'd0;
wire   [31:0] shared_dat_w;
wire          shared_err;
wire    [3:0] shared_sel;
wire          shared_stb;
wire          shared_we;
reg     [3:0] slave_sel = 4'd0;
reg     [3:0] slave_sel_r = 4'd0;
wire          sys2x_clk;
wire          sys2x_dqs_clk;
wire          sys_clk;
wire          sys_rst;
reg           t_self0 = 1'd0;
reg           t_self1 = 1'd0;
reg           t_self2 = 1'd0;
reg           t_self3 = 1'd0;
reg           t_self4 = 1'd0;
reg           t_self5 = 1'd0;
reg     [3:0] tx_count = 4'd0;
reg     [3:0] tx_count_rs232phytx_next_value0 = 4'd0;
reg           tx_count_rs232phytx_next_value_ce0 = 1'd0;
reg     [7:0] tx_data = 8'd0;
reg     [7:0] tx_data_rs232phytx_next_value2 = 8'd0;
reg           tx_data_rs232phytx_next_value_ce2 = 1'd0;
reg           tx_enable = 1'd0;
reg    [31:0] tx_phase = 32'd0;
wire          tx_sink_first;
wire          tx_sink_last;
wire    [7:0] tx_sink_payload_data;
reg           tx_sink_ready = 1'd0;
wire          tx_sink_valid;
reg           tx_tick = 1'd0;
reg           uart_enable_re = 1'd0;
reg     [1:0] uart_enable_storage = 2'd0;
wire          uart_irq;
reg     [1:0] uart_pending_r = 2'd0;
reg           uart_pending_re = 1'd0;
reg     [1:0] uart_pending_status = 2'd0;
wire          uart_pending_we;
wire          uart_rx0;
wire          uart_rx1;
wire          uart_rx2;
reg           uart_rx_clear = 1'd0;
reg     [3:0] uart_rx_fifo_consume = 4'd0;
wire          uart_rx_fifo_do_read;
wire          uart_rx_fifo_fifo_in_first;
wire          uart_rx_fifo_fifo_in_last;
wire    [7:0] uart_rx_fifo_fifo_in_payload_data;
wire          uart_rx_fifo_fifo_out_first;
wire          uart_rx_fifo_fifo_out_last;
wire    [7:0] uart_rx_fifo_fifo_out_payload_data;
reg     [4:0] uart_rx_fifo_level0 = 5'd0;
wire    [4:0] uart_rx_fifo_level1;
reg     [3:0] uart_rx_fifo_produce = 4'd0;
wire    [3:0] uart_rx_fifo_rdport_adr;
wire    [9:0] uart_rx_fifo_rdport_dat_r;
wire          uart_rx_fifo_rdport_re;
wire          uart_rx_fifo_re;
reg           uart_rx_fifo_readable = 1'd0;
reg           uart_rx_fifo_replace = 1'd0;
wire          uart_rx_fifo_sink_first;
wire          uart_rx_fifo_sink_last;
wire    [7:0] uart_rx_fifo_sink_payload_data;
wire          uart_rx_fifo_sink_ready;
wire          uart_rx_fifo_sink_valid;
wire          uart_rx_fifo_source_first;
wire          uart_rx_fifo_source_last;
wire    [7:0] uart_rx_fifo_source_payload_data;
wire          uart_rx_fifo_source_ready;
wire          uart_rx_fifo_source_valid;
wire    [9:0] uart_rx_fifo_syncfifo_din;
wire    [9:0] uart_rx_fifo_syncfifo_dout;
wire          uart_rx_fifo_syncfifo_re;
wire          uart_rx_fifo_syncfifo_readable;
wire          uart_rx_fifo_syncfifo_we;
wire          uart_rx_fifo_syncfifo_writable;
reg     [3:0] uart_rx_fifo_wrport_adr = 4'd0;
wire    [9:0] uart_rx_fifo_wrport_dat_r;
wire    [9:0] uart_rx_fifo_wrport_dat_w;
wire          uart_rx_fifo_wrport_we;
reg           uart_rx_pending = 1'd0;
wire          uart_rx_status;
wire          uart_rx_trigger;
reg           uart_rx_trigger_d = 1'd0;
reg           uart_rxempty_re = 1'd0;
wire          uart_rxempty_status;
wire          uart_rxempty_we;
reg           uart_rxfull_re = 1'd0;
wire          uart_rxfull_status;
wire          uart_rxfull_we;
wire    [7:0] uart_rxtx_r;
reg           uart_rxtx_re = 1'd0;
wire    [7:0] uart_rxtx_w;
reg           uart_rxtx_we = 1'd0;
reg           uart_status_re = 1'd0;
reg     [1:0] uart_status_status = 2'd0;
wire          uart_status_we;
wire          uart_tx0;
wire          uart_tx1;
wire          uart_tx2;
reg           uart_tx_clear = 1'd0;
reg     [3:0] uart_tx_fifo_consume = 4'd0;
wire          uart_tx_fifo_do_read;
wire          uart_tx_fifo_fifo_in_first;
wire          uart_tx_fifo_fifo_in_last;
wire    [7:0] uart_tx_fifo_fifo_in_payload_data;
wire          uart_tx_fifo_fifo_out_first;
wire          uart_tx_fifo_fifo_out_last;
wire    [7:0] uart_tx_fifo_fifo_out_payload_data;
reg     [4:0] uart_tx_fifo_level0 = 5'd0;
wire    [4:0] uart_tx_fifo_level1;
reg     [3:0] uart_tx_fifo_produce = 4'd0;
wire    [3:0] uart_tx_fifo_rdport_adr;
wire    [9:0] uart_tx_fifo_rdport_dat_r;
wire          uart_tx_fifo_rdport_re;
wire          uart_tx_fifo_re;
reg           uart_tx_fifo_readable = 1'd0;
reg           uart_tx_fifo_replace = 1'd0;
reg           uart_tx_fifo_sink_first = 1'd0;
reg           uart_tx_fifo_sink_last = 1'd0;
wire    [7:0] uart_tx_fifo_sink_payload_data;
wire          uart_tx_fifo_sink_ready;
wire          uart_tx_fifo_sink_valid;
wire          uart_tx_fifo_source_first;
wire          uart_tx_fifo_source_last;
wire    [7:0] uart_tx_fifo_source_payload_data;
wire          uart_tx_fifo_source_ready;
wire          uart_tx_fifo_source_valid;
wire    [9:0] uart_tx_fifo_syncfifo_din;
wire    [9:0] uart_tx_fifo_syncfifo_dout;
wire          uart_tx_fifo_syncfifo_re;
wire          uart_tx_fifo_syncfifo_readable;
wire          uart_tx_fifo_syncfifo_we;
wire          uart_tx_fifo_syncfifo_writable;
reg     [3:0] uart_tx_fifo_wrport_adr = 4'd0;
wire    [9:0] uart_tx_fifo_wrport_dat_r;
wire    [9:0] uart_tx_fifo_wrport_dat_w;
wire          uart_tx_fifo_wrport_we;
reg           uart_tx_pending = 1'd0;
wire          uart_tx_status;
wire          uart_tx_trigger;
reg           uart_tx_trigger_d = 1'd0;
reg           uart_txempty_re = 1'd0;
wire          uart_txempty_status;
wire          uart_txempty_we;
reg           uart_txfull_re = 1'd0;
wire          uart_txfull_status;
wire          uart_txfull_we;
wire          uart_uart_sink_first;
wire          uart_uart_sink_last;
wire    [7:0] uart_uart_sink_payload_data;
wire          uart_uart_sink_ready;
wire          uart_uart_sink_valid;
wire          uart_uart_source_first;
wire          uart_uart_source_last;
wire    [7:0] uart_uart_source_payload_data;
wire          uart_uart_source_ready;
wire          uart_uart_source_valid;
reg           user_enable = 1'd0;
wire          wait_1;
reg           wb_port_ack = 1'd0;
wire   [23:0] wb_port_adr;
wire          wb_port_cyc;
reg    [63:0] wb_port_dat_r = 64'd0;
wire   [63:0] wb_port_dat_w;
reg           wb_port_err = 1'd0;
wire    [7:0] wb_port_sel;
wire          wb_port_stb;
wire          wb_port_we;
wire   [63:0] wdata_payload_data;
wire    [7:0] wdata_payload_we;
wire          wdata_ready;
reg           wdata_valid = 1'd0;
wire          we;
reg     [1:0] wishbone2csr_next_state = 2'd0;
reg     [1:0] wishbone2csr_state = 2'd0;
reg           wishbone2native_aborted = 1'd0;
reg           wishbone2native_aborted_litedramwishbone2native1_next_value = 1'd0;
reg           wishbone2native_aborted_litedramwishbone2native1_next_value_ce = 1'd0;
reg           wishbone2native_is_ongoing = 1'd0;
wire          xilinxasyncresetsynchronizerimpl0;
wire          xilinxasyncresetsynchronizerimpl0_rst_meta;
wire          xilinxasyncresetsynchronizerimpl1;
wire          xilinxasyncresetsynchronizerimpl1_rst_meta;
wire          xilinxasyncresetsynchronizerimpl2;
wire          xilinxasyncresetsynchronizerimpl2_expr;
wire          xilinxasyncresetsynchronizerimpl2_rst_meta;
wire          xilinxasyncresetsynchronizerimpl3;
wire          xilinxasyncresetsynchronizerimpl3_expr;
wire          xilinxasyncresetsynchronizerimpl3_rst_meta;
(* async_reg = "true", mr_ff = "true", dont_touch = "true" *)
reg           xilinxmultiregimpl0 = 1'd0;
(* async_reg = "true", dont_touch = "true" *)
reg           xilinxmultiregimpl1 = 1'd0;

//------------------------------------------------------------------------------
// Combinatorial Logic
//------------------------------------------------------------------------------

assign litedramcore_reset = (litedramcore_soc_rst | litedramcore_cpu_rst);
assign init_done = init_done_storage;
assign init_error = init_error_storage;
assign user_clk = sys_clk;
assign user_rst = sys_rst;
assign wb_port_adr = user_port_wishbone_0_adr;
assign wb_port_dat_w = user_port_wishbone_0_dat_w;
assign user_port_wishbone_0_dat_r = wb_port_dat_r;
assign wb_port_sel = user_port_wishbone_0_sel;
assign wb_port_cyc = (user_port_wishbone_0_cyc & user_enable);
assign wb_port_stb = (user_port_wishbone_0_stb & user_enable);
assign user_port_wishbone_0_ack = (wb_port_ack & user_enable);
assign wb_port_we = user_port_wishbone_0_we;
assign user_port_wishbone_0_err = wb_port_err;
always @(*) begin
    crg_rst <= 1'd0;
    if (litedramcore_soc_rst) begin
        crg_rst <= 1'd1;
    end
end
assign litedramcore_bus_error = error;
always @(*) begin
    litedramcore_interrupt <= 32'd0;
    litedramcore_interrupt[0] <= litedramcore_irq;
    litedramcore_interrupt[1] <= uart_irq;
end
assign shared_adr = rhs_self0;
assign shared_dat_w = rhs_self1;
assign shared_sel = rhs_self2;
assign shared_cyc = rhs_self3;
assign shared_stb = rhs_self4;
assign shared_we = rhs_self5;
assign shared_cti = rhs_self6;
assign shared_bte = rhs_self7;
assign litedramcore_ibus_dat_r = shared_dat_r;
assign litedramcore_dbus_dat_r = shared_dat_r;
assign litedramcore_ibus_ack = (shared_ack & (grant == 1'd0));
assign litedramcore_dbus_ack = (shared_ack & (grant == 1'd1));
assign litedramcore_ibus_err = (shared_err & (grant == 1'd0));
assign litedramcore_dbus_err = (shared_err & (grant == 1'd1));
assign request = {litedramcore_dbus_cyc, litedramcore_ibus_cyc};
always @(*) begin
    slave_sel <= 4'd0;
    slave_sel[0] <= (shared_adr[29:14] == 1'd0);
    slave_sel[1] <= (shared_adr[29:11] == 16'd32768);
    slave_sel[2] <= (shared_adr[29:22] == 7'd64);
    slave_sel[3] <= (shared_adr[29:14] == 16'd61440);
end
assign litedramcore_litedramcore_ram_bus_adr = shared_adr;
assign litedramcore_litedramcore_ram_bus_dat_w = shared_dat_w;
assign litedramcore_litedramcore_ram_bus_sel = shared_sel;
assign litedramcore_litedramcore_ram_bus_stb = shared_stb;
assign litedramcore_litedramcore_ram_bus_we = shared_we;
assign litedramcore_litedramcore_ram_bus_cti = shared_cti;
assign litedramcore_litedramcore_ram_bus_bte = shared_bte;
assign litedramcore_ram_bus_ram_bus_adr = shared_adr;
assign litedramcore_ram_bus_ram_bus_dat_w = shared_dat_w;
assign litedramcore_ram_bus_ram_bus_sel = shared_sel;
assign litedramcore_ram_bus_ram_bus_stb = shared_stb;
assign litedramcore_ram_bus_ram_bus_we = shared_we;
assign litedramcore_ram_bus_ram_bus_cti = shared_cti;
assign litedramcore_ram_bus_ram_bus_bte = shared_bte;
assign litedramcore_wb_sdram_adr = shared_adr;
assign litedramcore_wb_sdram_dat_w = shared_dat_w;
assign litedramcore_wb_sdram_sel = shared_sel;
assign litedramcore_wb_sdram_stb = shared_stb;
assign litedramcore_wb_sdram_we = shared_we;
assign litedramcore_wb_sdram_cti = shared_cti;
assign litedramcore_wb_sdram_bte = shared_bte;
assign interface0_adr = shared_adr;
assign interface0_dat_w = shared_dat_w;
assign interface0_sel = shared_sel;
assign interface0_stb = shared_stb;
assign interface0_we = shared_we;
assign interface0_cti = shared_cti;
assign interface0_bte = shared_bte;
assign litedramcore_litedramcore_ram_bus_cyc = (shared_cyc & slave_sel[0]);
assign litedramcore_ram_bus_ram_bus_cyc = (shared_cyc & slave_sel[1]);
assign litedramcore_wb_sdram_cyc = (shared_cyc & slave_sel[2]);
assign interface0_cyc = (shared_cyc & slave_sel[3]);
always @(*) begin
    shared_ack <= 1'd0;
    shared_ack <= (((litedramcore_litedramcore_ram_bus_ack | litedramcore_ram_bus_ram_bus_ack) | litedramcore_wb_sdram_ack) | interface0_ack);
    if (done) begin
        shared_ack <= 1'd1;
    end
end
assign shared_err = (((litedramcore_litedramcore_ram_bus_err | litedramcore_ram_bus_ram_bus_err) | litedramcore_wb_sdram_err) | interface0_err);
always @(*) begin
    shared_dat_r <= 32'd0;
    shared_dat_r <= (((({32{slave_sel_r[0]}} & litedramcore_litedramcore_ram_bus_dat_r) | ({32{slave_sel_r[1]}} & litedramcore_ram_bus_ram_bus_dat_r)) | ({32{slave_sel_r[2]}} & litedramcore_wb_sdram_dat_r)) | ({32{slave_sel_r[3]}} & interface0_dat_r));
    if (done) begin
        shared_dat_r <= 32'd4294967295;
    end
end
assign wait_1 = ((shared_stb & shared_cyc) & (~shared_ack));
always @(*) begin
    error <= 1'd0;
    if (done) begin
        error <= 1'd1;
    end
end
assign done = (count == 1'd0);
assign litedramcore_bus_errors_status = litedramcore_bus_errors;
assign litedramcore_litedramcore_adr = litedramcore_litedramcore_ram_bus_adr[13:0];
assign litedramcore_litedramcore_ram_bus_dat_r = litedramcore_litedramcore_dat_r;
always @(*) begin
    litedramcore_ram_we <= 4'd0;
    litedramcore_ram_we[0] <= (((litedramcore_ram_bus_ram_bus_cyc & litedramcore_ram_bus_ram_bus_stb) & litedramcore_ram_bus_ram_bus_we) & litedramcore_ram_bus_ram_bus_sel[0]);
    litedramcore_ram_we[1] <= (((litedramcore_ram_bus_ram_bus_cyc & litedramcore_ram_bus_ram_bus_stb) & litedramcore_ram_bus_ram_bus_we) & litedramcore_ram_bus_ram_bus_sel[1]);
    litedramcore_ram_we[2] <= (((litedramcore_ram_bus_ram_bus_cyc & litedramcore_ram_bus_ram_bus_stb) & litedramcore_ram_bus_ram_bus_we) & litedramcore_ram_bus_ram_bus_sel[2]);
    litedramcore_ram_we[3] <= (((litedramcore_ram_bus_ram_bus_cyc & litedramcore_ram_bus_ram_bus_stb) & litedramcore_ram_bus_ram_bus_we) & litedramcore_ram_bus_ram_bus_sel[3]);
end
assign litedramcore_ram_adr = litedramcore_ram_bus_ram_bus_adr[10:0];
assign litedramcore_ram_bus_ram_bus_dat_r = litedramcore_ram_dat_r;
assign litedramcore_ram_dat_w = litedramcore_ram_bus_ram_bus_dat_w;
assign litedramcore_zero_trigger = (litedramcore_value == 1'd0);
assign litedramcore_zero0 = litedramcore_zero_status;
assign litedramcore_zero1 = litedramcore_zero_pending;
always @(*) begin
    litedramcore_zero_clear <= 1'd0;
    if ((litedramcore_pending_re & litedramcore_pending_r)) begin
        litedramcore_zero_clear <= 1'd1;
    end
end
assign litedramcore_irq = (litedramcore_pending_status & litedramcore_enable_storage);
assign litedramcore_zero_status = litedramcore_zero_trigger;
always @(*) begin
    rs232phytx_next_state <= 1'd0;
    rs232phytx_next_state <= rs232phytx_state;
    case (rs232phytx_state)
        1'd1: begin
            if (tx_tick) begin
                if ((tx_count == 4'd9)) begin
                    rs232phytx_next_state <= 1'd0;
                end
            end
        end
        default: begin
            if (tx_sink_valid) begin
                rs232phytx_next_state <= 1'd1;
            end
        end
    endcase
end
always @(*) begin
    obj_uart_tx_rs232phytx_next_value1 <= 1'd0;
    case (rs232phytx_state)
        1'd1: begin
            if (tx_tick) begin
                obj_uart_tx_rs232phytx_next_value1 <= tx_data[0];
            end
        end
        default: begin
            obj_uart_tx_rs232phytx_next_value1 <= 1'd1;
            if (tx_sink_valid) begin
                obj_uart_tx_rs232phytx_next_value1 <= 1'd0;
            end
        end
    endcase
end
always @(*) begin
    obj_uart_tx_rs232phytx_next_value_ce1 <= 1'd0;
    case (rs232phytx_state)
        1'd1: begin
            if (tx_tick) begin
                obj_uart_tx_rs232phytx_next_value_ce1 <= 1'd1;
            end
        end
        default: begin
            obj_uart_tx_rs232phytx_next_value_ce1 <= 1'd1;
            if (tx_sink_valid) begin
                obj_uart_tx_rs232phytx_next_value_ce1 <= 1'd1;
            end
        end
    endcase
end
always @(*) begin
    tx_data_rs232phytx_next_value2 <= 8'd0;
    case (rs232phytx_state)
        1'd1: begin
            if (tx_tick) begin
                tx_data_rs232phytx_next_value2 <= {1'd1, tx_data[7:1]};
            end
        end
        default: begin
            if (tx_sink_valid) begin
                tx_data_rs232phytx_next_value2 <= tx_sink_payload_data;
            end
        end
    endcase
end
always @(*) begin
    tx_enable <= 1'd0;
    case (rs232phytx_state)
        1'd1: begin
            tx_enable <= 1'd1;
        end
        default: begin
        end
    endcase
end
always @(*) begin
    tx_data_rs232phytx_next_value_ce2 <= 1'd0;
    case (rs232phytx_state)
        1'd1: begin
            if (tx_tick) begin
                tx_data_rs232phytx_next_value_ce2 <= 1'd1;
            end
        end
        default: begin
            if (tx_sink_valid) begin
                tx_data_rs232phytx_next_value_ce2 <= 1'd1;
            end
        end
    endcase
end
always @(*) begin
    tx_sink_ready <= 1'd0;
    case (rs232phytx_state)
        1'd1: begin
            if (tx_tick) begin
                if ((tx_count == 4'd9)) begin
                    tx_sink_ready <= 1'd1;
                end
            end
        end
        default: begin
        end
    endcase
end
always @(*) begin
    tx_count_rs232phytx_next_value0 <= 4'd0;
    case (rs232phytx_state)
        1'd1: begin
            if (tx_tick) begin
                tx_count_rs232phytx_next_value0 <= (tx_count + 1'd1);
            end
        end
        default: begin
            tx_count_rs232phytx_next_value0 <= 1'd0;
        end
    endcase
end
always @(*) begin
    tx_count_rs232phytx_next_value_ce0 <= 1'd0;
    case (rs232phytx_state)
        1'd1: begin
            if (tx_tick) begin
                tx_count_rs232phytx_next_value_ce0 <= 1'd1;
            end
        end
        default: begin
            tx_count_rs232phytx_next_value_ce0 <= 1'd1;
        end
    endcase
end
always @(*) begin
    rs232phyrx_next_state <= 1'd0;
    rs232phyrx_next_state <= rs232phyrx_state;
    case (rs232phyrx_state)
        1'd1: begin
            if (rx_tick) begin
                if ((rx_count == 4'd9)) begin
                    rs232phyrx_next_state <= 1'd0;
                end
            end
        end
        default: begin
            if (((rx_rx == 1'd0) & (rx_rx_d == 1'd1))) begin
                rs232phyrx_next_state <= 1'd1;
            end
        end
    endcase
end
always @(*) begin
    rx_source_valid <= 1'd0;
    case (rs232phyrx_state)
        1'd1: begin
            if (rx_tick) begin
                if ((rx_count == 4'd9)) begin
                    rx_source_valid <= (rx_rx == 1'd1);
                end
            end
        end
        default: begin
        end
    endcase
end
always @(*) begin
    rx_source_payload_data <= 8'd0;
    case (rs232phyrx_state)
        1'd1: begin
            if (rx_tick) begin
                if ((rx_count == 4'd9)) begin
                    rx_source_payload_data <= rx_data;
                end
            end
        end
        default: begin
        end
    endcase
end
always @(*) begin
    rx_data_rs232phyrx_next_value1 <= 8'd0;
    case (rs232phyrx_state)
        1'd1: begin
            if (rx_tick) begin
                rx_data_rs232phyrx_next_value1 <= {rx_rx, rx_data[7:1]};
            end
        end
        default: begin
        end
    endcase
end
always @(*) begin
    rx_data_rs232phyrx_next_value_ce1 <= 1'd0;
    case (rs232phyrx_state)
        1'd1: begin
            if (rx_tick) begin
                rx_data_rs232phyrx_next_value_ce1 <= 1'd1;
            end
        end
        default: begin
        end
    endcase
end
always @(*) begin
    rx_enable <= 1'd0;
    case (rs232phyrx_state)
        1'd1: begin
            rx_enable <= 1'd1;
        end
        default: begin
        end
    endcase
end
always @(*) begin
    rx_count_rs232phyrx_next_value0 <= 4'd0;
    case (rs232phyrx_state)
        1'd1: begin
            if (rx_tick) begin
                rx_count_rs232phyrx_next_value0 <= (rx_count + 1'd1);
            end
        end
        default: begin
            rx_count_rs232phyrx_next_value0 <= 1'd0;
        end
    endcase
end
always @(*) begin
    rx_count_rs232phyrx_next_value_ce0 <= 1'd0;
    case (rs232phyrx_state)
        1'd1: begin
            if (rx_tick) begin
                rx_count_rs232phyrx_next_value_ce0 <= 1'd1;
            end
        end
        default: begin
            rx_count_rs232phyrx_next_value_ce0 <= 1'd1;
        end
    endcase
end
assign uart_uart_sink_valid = rx_source_valid;
assign rx_source_ready = uart_uart_sink_ready;
assign uart_uart_sink_first = rx_source_first;
assign uart_uart_sink_last = rx_source_last;
assign uart_uart_sink_payload_data = rx_source_payload_data;
assign tx_sink_valid = uart_uart_source_valid;
assign uart_uart_source_ready = tx_sink_ready;
assign tx_sink_first = uart_uart_source_first;
assign tx_sink_last = uart_uart_source_last;
assign tx_sink_payload_data = uart_uart_source_payload_data;
assign uart_tx_fifo_sink_valid = uart_rxtx_re;
assign uart_tx_fifo_sink_payload_data = uart_rxtx_r;
assign uart_uart_source_valid = uart_tx_fifo_source_valid;
assign uart_tx_fifo_source_ready = uart_uart_source_ready;
assign uart_uart_source_first = uart_tx_fifo_source_first;
assign uart_uart_source_last = uart_tx_fifo_source_last;
assign uart_uart_source_payload_data = uart_tx_fifo_source_payload_data;
assign uart_txfull_status = (~uart_tx_fifo_sink_ready);
assign uart_txempty_status = (~uart_tx_fifo_source_valid);
assign uart_tx_trigger = uart_tx_fifo_sink_ready;
assign uart_rx_fifo_sink_valid = uart_uart_sink_valid;
assign uart_uart_sink_ready = uart_rx_fifo_sink_ready;
assign uart_rx_fifo_sink_first = uart_uart_sink_first;
assign uart_rx_fifo_sink_last = uart_uart_sink_last;
assign uart_rx_fifo_sink_payload_data = uart_uart_sink_payload_data;
assign uart_rxtx_w = uart_rx_fifo_source_payload_data;
assign uart_rx_fifo_source_ready = (uart_rx_clear | (1'd0 & uart_rxtx_we));
assign uart_rxempty_status = (~uart_rx_fifo_source_valid);
assign uart_rxfull_status = (~uart_rx_fifo_sink_ready);
assign uart_rx_trigger = uart_rx_fifo_source_valid;
assign uart_tx0 = uart_tx_status;
assign uart_tx1 = uart_tx_pending;
always @(*) begin
    uart_tx_clear <= 1'd0;
    if ((uart_pending_re & uart_pending_r[0])) begin
        uart_tx_clear <= 1'd1;
    end
end
assign uart_rx0 = uart_rx_status;
assign uart_rx1 = uart_rx_pending;
always @(*) begin
    uart_rx_clear <= 1'd0;
    if ((uart_pending_re & uart_pending_r[1])) begin
        uart_rx_clear <= 1'd1;
    end
end
assign uart_irq = ((uart_pending_status[0] & uart_enable_storage[0]) | (uart_pending_status[1] & uart_enable_storage[1]));
assign uart_tx_status = uart_tx_trigger;
assign uart_rx_status = uart_rx_trigger;
assign uart_tx_fifo_syncfifo_din = {uart_tx_fifo_fifo_in_last, uart_tx_fifo_fifo_in_first, uart_tx_fifo_fifo_in_payload_data};
assign {uart_tx_fifo_fifo_out_last, uart_tx_fifo_fifo_out_first, uart_tx_fifo_fifo_out_payload_data} = uart_tx_fifo_syncfifo_dout;
assign {uart_tx_fifo_fifo_out_last, uart_tx_fifo_fifo_out_first, uart_tx_fifo_fifo_out_payload_data} = uart_tx_fifo_syncfifo_dout;
assign {uart_tx_fifo_fifo_out_last, uart_tx_fifo_fifo_out_first, uart_tx_fifo_fifo_out_payload_data} = uart_tx_fifo_syncfifo_dout;
assign uart_tx_fifo_sink_ready = uart_tx_fifo_syncfifo_writable;
assign uart_tx_fifo_syncfifo_we = uart_tx_fifo_sink_valid;
assign uart_tx_fifo_fifo_in_first = uart_tx_fifo_sink_first;
assign uart_tx_fifo_fifo_in_last = uart_tx_fifo_sink_last;
assign uart_tx_fifo_fifo_in_payload_data = uart_tx_fifo_sink_payload_data;
assign uart_tx_fifo_source_valid = uart_tx_fifo_readable;
assign uart_tx_fifo_source_first = uart_tx_fifo_fifo_out_first;
assign uart_tx_fifo_source_last = uart_tx_fifo_fifo_out_last;
assign uart_tx_fifo_source_payload_data = uart_tx_fifo_fifo_out_payload_data;
assign uart_tx_fifo_re = uart_tx_fifo_source_ready;
assign uart_tx_fifo_syncfifo_re = (uart_tx_fifo_syncfifo_readable & ((~uart_tx_fifo_readable) | uart_tx_fifo_re));
assign uart_tx_fifo_level1 = (uart_tx_fifo_level0 + uart_tx_fifo_readable);
always @(*) begin
    uart_tx_fifo_wrport_adr <= 4'd0;
    if (uart_tx_fifo_replace) begin
        uart_tx_fifo_wrport_adr <= (uart_tx_fifo_produce - 1'd1);
    end else begin
        uart_tx_fifo_wrport_adr <= uart_tx_fifo_produce;
    end
end
assign uart_tx_fifo_wrport_dat_w = uart_tx_fifo_syncfifo_din;
assign uart_tx_fifo_wrport_we = (uart_tx_fifo_syncfifo_we & (uart_tx_fifo_syncfifo_writable | uart_tx_fifo_replace));
assign uart_tx_fifo_do_read = (uart_tx_fifo_syncfifo_readable & uart_tx_fifo_syncfifo_re);
assign uart_tx_fifo_rdport_adr = uart_tx_fifo_consume;
assign uart_tx_fifo_syncfifo_dout = uart_tx_fifo_rdport_dat_r;
assign uart_tx_fifo_rdport_re = uart_tx_fifo_do_read;
assign uart_tx_fifo_syncfifo_writable = (uart_tx_fifo_level0 != 5'd16);
assign uart_tx_fifo_syncfifo_readable = (uart_tx_fifo_level0 != 1'd0);
assign uart_rx_fifo_syncfifo_din = {uart_rx_fifo_fifo_in_last, uart_rx_fifo_fifo_in_first, uart_rx_fifo_fifo_in_payload_data};
assign {uart_rx_fifo_fifo_out_last, uart_rx_fifo_fifo_out_first, uart_rx_fifo_fifo_out_payload_data} = uart_rx_fifo_syncfifo_dout;
assign {uart_rx_fifo_fifo_out_last, uart_rx_fifo_fifo_out_first, uart_rx_fifo_fifo_out_payload_data} = uart_rx_fifo_syncfifo_dout;
assign {uart_rx_fifo_fifo_out_last, uart_rx_fifo_fifo_out_first, uart_rx_fifo_fifo_out_payload_data} = uart_rx_fifo_syncfifo_dout;
assign uart_rx_fifo_sink_ready = uart_rx_fifo_syncfifo_writable;
assign uart_rx_fifo_syncfifo_we = uart_rx_fifo_sink_valid;
assign uart_rx_fifo_fifo_in_first = uart_rx_fifo_sink_first;
assign uart_rx_fifo_fifo_in_last = uart_rx_fifo_sink_last;
assign uart_rx_fifo_fifo_in_payload_data = uart_rx_fifo_sink_payload_data;
assign uart_rx_fifo_source_valid = uart_rx_fifo_readable;
assign uart_rx_fifo_source_first = uart_rx_fifo_fifo_out_first;
assign uart_rx_fifo_source_last = uart_rx_fifo_fifo_out_last;
assign uart_rx_fifo_source_payload_data = uart_rx_fifo_fifo_out_payload_data;
assign uart_rx_fifo_re = uart_rx_fifo_source_ready;
assign uart_rx_fifo_syncfifo_re = (uart_rx_fifo_syncfifo_readable & ((~uart_rx_fifo_readable) | uart_rx_fifo_re));
assign uart_rx_fifo_level1 = (uart_rx_fifo_level0 + uart_rx_fifo_readable);
always @(*) begin
    uart_rx_fifo_wrport_adr <= 4'd0;
    if (uart_rx_fifo_replace) begin
        uart_rx_fifo_wrport_adr <= (uart_rx_fifo_produce - 1'd1);
    end else begin
        uart_rx_fifo_wrport_adr <= uart_rx_fifo_produce;
    end
end
assign uart_rx_fifo_wrport_dat_w = uart_rx_fifo_syncfifo_din;
assign uart_rx_fifo_wrport_we = (uart_rx_fifo_syncfifo_we & (uart_rx_fifo_syncfifo_writable | uart_rx_fifo_replace));
assign uart_rx_fifo_do_read = (uart_rx_fifo_syncfifo_readable & uart_rx_fifo_syncfifo_re);
assign uart_rx_fifo_rdport_adr = uart_rx_fifo_consume;
assign uart_rx_fifo_syncfifo_dout = uart_rx_fifo_rdport_dat_r;
assign uart_rx_fifo_rdport_re = uart_rx_fifo_do_read;
assign uart_rx_fifo_syncfifo_writable = (uart_rx_fifo_level0 != 5'd16);
assign uart_rx_fifo_syncfifo_readable = (uart_rx_fifo_level0 != 1'd0);
assign crg_reset = (rst | crg_rst);
assign pll_locked = crg_locked;
assign crg_clkin = clk;
assign iodelay_clk = crg_clkout_buf0;
assign sys_clk = crg_clkout_buf1;
assign sys2x_clk = crg_clkout_buf2;
assign sys2x_dqs_clk = crg_clkout_buf3;
assign ddram_ba = a7ddrphy_pads_ba;
assign a7ddrphy_dqs_oe_delay_tappeddelayline = ((a7ddrphy_dqs_preamble | a7ddrphy_dqs_oe) | a7ddrphy_dqs_postamble);
assign a7ddrphy_dq_oe_delay_tappeddelayline = ((a7ddrphy_dqs_preamble | a7ddrphy_dq_oe) | a7ddrphy_dqs_postamble);
always @(*) begin
    a7ddrphy_dfi_p0_rddata <= 32'd0;
    a7ddrphy_dfi_p0_rddata[0] <= a7ddrphy_bitslip04[0];
    a7ddrphy_dfi_p0_rddata[16] <= a7ddrphy_bitslip04[1];
    a7ddrphy_dfi_p0_rddata[1] <= a7ddrphy_bitslip14[0];
    a7ddrphy_dfi_p0_rddata[17] <= a7ddrphy_bitslip14[1];
    a7ddrphy_dfi_p0_rddata[2] <= a7ddrphy_bitslip22[0];
    a7ddrphy_dfi_p0_rddata[18] <= a7ddrphy_bitslip22[1];
    a7ddrphy_dfi_p0_rddata[3] <= a7ddrphy_bitslip32[0];
    a7ddrphy_dfi_p0_rddata[19] <= a7ddrphy_bitslip32[1];
    a7ddrphy_dfi_p0_rddata[4] <= a7ddrphy_bitslip42[0];
    a7ddrphy_dfi_p0_rddata[20] <= a7ddrphy_bitslip42[1];
    a7ddrphy_dfi_p0_rddata[5] <= a7ddrphy_bitslip52[0];
    a7ddrphy_dfi_p0_rddata[21] <= a7ddrphy_bitslip52[1];
    a7ddrphy_dfi_p0_rddata[6] <= a7ddrphy_bitslip62[0];
    a7ddrphy_dfi_p0_rddata[22] <= a7ddrphy_bitslip62[1];
    a7ddrphy_dfi_p0_rddata[7] <= a7ddrphy_bitslip72[0];
    a7ddrphy_dfi_p0_rddata[23] <= a7ddrphy_bitslip72[1];
    a7ddrphy_dfi_p0_rddata[8] <= a7ddrphy_bitslip82[0];
    a7ddrphy_dfi_p0_rddata[24] <= a7ddrphy_bitslip82[1];
    a7ddrphy_dfi_p0_rddata[9] <= a7ddrphy_bitslip92[0];
    a7ddrphy_dfi_p0_rddata[25] <= a7ddrphy_bitslip92[1];
    a7ddrphy_dfi_p0_rddata[10] <= a7ddrphy_bitslip102[0];
    a7ddrphy_dfi_p0_rddata[26] <= a7ddrphy_bitslip102[1];
    a7ddrphy_dfi_p0_rddata[11] <= a7ddrphy_bitslip112[0];
    a7ddrphy_dfi_p0_rddata[27] <= a7ddrphy_bitslip112[1];
    a7ddrphy_dfi_p0_rddata[12] <= a7ddrphy_bitslip122[0];
    a7ddrphy_dfi_p0_rddata[28] <= a7ddrphy_bitslip122[1];
    a7ddrphy_dfi_p0_rddata[13] <= a7ddrphy_bitslip132[0];
    a7ddrphy_dfi_p0_rddata[29] <= a7ddrphy_bitslip132[1];
    a7ddrphy_dfi_p0_rddata[14] <= a7ddrphy_bitslip142[0];
    a7ddrphy_dfi_p0_rddata[30] <= a7ddrphy_bitslip142[1];
    a7ddrphy_dfi_p0_rddata[15] <= a7ddrphy_bitslip152[0];
    a7ddrphy_dfi_p0_rddata[31] <= a7ddrphy_bitslip152[1];
end
always @(*) begin
    a7ddrphy_dfi_p1_rddata <= 32'd0;
    a7ddrphy_dfi_p1_rddata[0] <= a7ddrphy_bitslip04[2];
    a7ddrphy_dfi_p1_rddata[16] <= a7ddrphy_bitslip04[3];
    a7ddrphy_dfi_p1_rddata[1] <= a7ddrphy_bitslip14[2];
    a7ddrphy_dfi_p1_rddata[17] <= a7ddrphy_bitslip14[3];
    a7ddrphy_dfi_p1_rddata[2] <= a7ddrphy_bitslip22[2];
    a7ddrphy_dfi_p1_rddata[18] <= a7ddrphy_bitslip22[3];
    a7ddrphy_dfi_p1_rddata[3] <= a7ddrphy_bitslip32[2];
    a7ddrphy_dfi_p1_rddata[19] <= a7ddrphy_bitslip32[3];
    a7ddrphy_dfi_p1_rddata[4] <= a7ddrphy_bitslip42[2];
    a7ddrphy_dfi_p1_rddata[20] <= a7ddrphy_bitslip42[3];
    a7ddrphy_dfi_p1_rddata[5] <= a7ddrphy_bitslip52[2];
    a7ddrphy_dfi_p1_rddata[21] <= a7ddrphy_bitslip52[3];
    a7ddrphy_dfi_p1_rddata[6] <= a7ddrphy_bitslip62[2];
    a7ddrphy_dfi_p1_rddata[22] <= a7ddrphy_bitslip62[3];
    a7ddrphy_dfi_p1_rddata[7] <= a7ddrphy_bitslip72[2];
    a7ddrphy_dfi_p1_rddata[23] <= a7ddrphy_bitslip72[3];
    a7ddrphy_dfi_p1_rddata[8] <= a7ddrphy_bitslip82[2];
    a7ddrphy_dfi_p1_rddata[24] <= a7ddrphy_bitslip82[3];
    a7ddrphy_dfi_p1_rddata[9] <= a7ddrphy_bitslip92[2];
    a7ddrphy_dfi_p1_rddata[25] <= a7ddrphy_bitslip92[3];
    a7ddrphy_dfi_p1_rddata[10] <= a7ddrphy_bitslip102[2];
    a7ddrphy_dfi_p1_rddata[26] <= a7ddrphy_bitslip102[3];
    a7ddrphy_dfi_p1_rddata[11] <= a7ddrphy_bitslip112[2];
    a7ddrphy_dfi_p1_rddata[27] <= a7ddrphy_bitslip112[3];
    a7ddrphy_dfi_p1_rddata[12] <= a7ddrphy_bitslip122[2];
    a7ddrphy_dfi_p1_rddata[28] <= a7ddrphy_bitslip122[3];
    a7ddrphy_dfi_p1_rddata[13] <= a7ddrphy_bitslip132[2];
    a7ddrphy_dfi_p1_rddata[29] <= a7ddrphy_bitslip132[3];
    a7ddrphy_dfi_p1_rddata[14] <= a7ddrphy_bitslip142[2];
    a7ddrphy_dfi_p1_rddata[30] <= a7ddrphy_bitslip142[3];
    a7ddrphy_dfi_p1_rddata[15] <= a7ddrphy_bitslip152[2];
    a7ddrphy_dfi_p1_rddata[31] <= a7ddrphy_bitslip152[3];
end
always @(*) begin
    a7ddrphy_dfi_p2_rddata <= 32'd0;
    a7ddrphy_dfi_p2_rddata[0] <= a7ddrphy_bitslip04[4];
    a7ddrphy_dfi_p2_rddata[16] <= a7ddrphy_bitslip04[5];
    a7ddrphy_dfi_p2_rddata[1] <= a7ddrphy_bitslip14[4];
    a7ddrphy_dfi_p2_rddata[17] <= a7ddrphy_bitslip14[5];
    a7ddrphy_dfi_p2_rddata[2] <= a7ddrphy_bitslip22[4];
    a7ddrphy_dfi_p2_rddata[18] <= a7ddrphy_bitslip22[5];
    a7ddrphy_dfi_p2_rddata[3] <= a7ddrphy_bitslip32[4];
    a7ddrphy_dfi_p2_rddata[19] <= a7ddrphy_bitslip32[5];
    a7ddrphy_dfi_p2_rddata[4] <= a7ddrphy_bitslip42[4];
    a7ddrphy_dfi_p2_rddata[20] <= a7ddrphy_bitslip42[5];
    a7ddrphy_dfi_p2_rddata[5] <= a7ddrphy_bitslip52[4];
    a7ddrphy_dfi_p2_rddata[21] <= a7ddrphy_bitslip52[5];
    a7ddrphy_dfi_p2_rddata[6] <= a7ddrphy_bitslip62[4];
    a7ddrphy_dfi_p2_rddata[22] <= a7ddrphy_bitslip62[5];
    a7ddrphy_dfi_p2_rddata[7] <= a7ddrphy_bitslip72[4];
    a7ddrphy_dfi_p2_rddata[23] <= a7ddrphy_bitslip72[5];
    a7ddrphy_dfi_p2_rddata[8] <= a7ddrphy_bitslip82[4];
    a7ddrphy_dfi_p2_rddata[24] <= a7ddrphy_bitslip82[5];
    a7ddrphy_dfi_p2_rddata[9] <= a7ddrphy_bitslip92[4];
    a7ddrphy_dfi_p2_rddata[25] <= a7ddrphy_bitslip92[5];
    a7ddrphy_dfi_p2_rddata[10] <= a7ddrphy_bitslip102[4];
    a7ddrphy_dfi_p2_rddata[26] <= a7ddrphy_bitslip102[5];
    a7ddrphy_dfi_p2_rddata[11] <= a7ddrphy_bitslip112[4];
    a7ddrphy_dfi_p2_rddata[27] <= a7ddrphy_bitslip112[5];
    a7ddrphy_dfi_p2_rddata[12] <= a7ddrphy_bitslip122[4];
    a7ddrphy_dfi_p2_rddata[28] <= a7ddrphy_bitslip122[5];
    a7ddrphy_dfi_p2_rddata[13] <= a7ddrphy_bitslip132[4];
    a7ddrphy_dfi_p2_rddata[29] <= a7ddrphy_bitslip132[5];
    a7ddrphy_dfi_p2_rddata[14] <= a7ddrphy_bitslip142[4];
    a7ddrphy_dfi_p2_rddata[30] <= a7ddrphy_bitslip142[5];
    a7ddrphy_dfi_p2_rddata[15] <= a7ddrphy_bitslip152[4];
    a7ddrphy_dfi_p2_rddata[31] <= a7ddrphy_bitslip152[5];
end
always @(*) begin
    a7ddrphy_dfi_p3_rddata <= 32'd0;
    a7ddrphy_dfi_p3_rddata[0] <= a7ddrphy_bitslip04[6];
    a7ddrphy_dfi_p3_rddata[16] <= a7ddrphy_bitslip04[7];
    a7ddrphy_dfi_p3_rddata[1] <= a7ddrphy_bitslip14[6];
    a7ddrphy_dfi_p3_rddata[17] <= a7ddrphy_bitslip14[7];
    a7ddrphy_dfi_p3_rddata[2] <= a7ddrphy_bitslip22[6];
    a7ddrphy_dfi_p3_rddata[18] <= a7ddrphy_bitslip22[7];
    a7ddrphy_dfi_p3_rddata[3] <= a7ddrphy_bitslip32[6];
    a7ddrphy_dfi_p3_rddata[19] <= a7ddrphy_bitslip32[7];
    a7ddrphy_dfi_p3_rddata[4] <= a7ddrphy_bitslip42[6];
    a7ddrphy_dfi_p3_rddata[20] <= a7ddrphy_bitslip42[7];
    a7ddrphy_dfi_p3_rddata[5] <= a7ddrphy_bitslip52[6];
    a7ddrphy_dfi_p3_rddata[21] <= a7ddrphy_bitslip52[7];
    a7ddrphy_dfi_p3_rddata[6] <= a7ddrphy_bitslip62[6];
    a7ddrphy_dfi_p3_rddata[22] <= a7ddrphy_bitslip62[7];
    a7ddrphy_dfi_p3_rddata[7] <= a7ddrphy_bitslip72[6];
    a7ddrphy_dfi_p3_rddata[23] <= a7ddrphy_bitslip72[7];
    a7ddrphy_dfi_p3_rddata[8] <= a7ddrphy_bitslip82[6];
    a7ddrphy_dfi_p3_rddata[24] <= a7ddrphy_bitslip82[7];
    a7ddrphy_dfi_p3_rddata[9] <= a7ddrphy_bitslip92[6];
    a7ddrphy_dfi_p3_rddata[25] <= a7ddrphy_bitslip92[7];
    a7ddrphy_dfi_p3_rddata[10] <= a7ddrphy_bitslip102[6];
    a7ddrphy_dfi_p3_rddata[26] <= a7ddrphy_bitslip102[7];
    a7ddrphy_dfi_p3_rddata[11] <= a7ddrphy_bitslip112[6];
    a7ddrphy_dfi_p3_rddata[27] <= a7ddrphy_bitslip112[7];
    a7ddrphy_dfi_p3_rddata[12] <= a7ddrphy_bitslip122[6];
    a7ddrphy_dfi_p3_rddata[28] <= a7ddrphy_bitslip122[7];
    a7ddrphy_dfi_p3_rddata[13] <= a7ddrphy_bitslip132[6];
    a7ddrphy_dfi_p3_rddata[29] <= a7ddrphy_bitslip132[7];
    a7ddrphy_dfi_p3_rddata[14] <= a7ddrphy_bitslip142[6];
    a7ddrphy_dfi_p3_rddata[30] <= a7ddrphy_bitslip142[7];
    a7ddrphy_dfi_p3_rddata[15] <= a7ddrphy_bitslip152[6];
    a7ddrphy_dfi_p3_rddata[31] <= a7ddrphy_bitslip152[7];
end
assign a7ddrphy_dfi_p0_rddata_valid = (a7ddrphy_rddata_en_tappeddelayline7 | a7ddrphy_wlevel_en_storage);
assign a7ddrphy_dfi_p1_rddata_valid = (a7ddrphy_rddata_en_tappeddelayline7 | a7ddrphy_wlevel_en_storage);
assign a7ddrphy_dfi_p2_rddata_valid = (a7ddrphy_rddata_en_tappeddelayline7 | a7ddrphy_wlevel_en_storage);
assign a7ddrphy_dfi_p3_rddata_valid = (a7ddrphy_rddata_en_tappeddelayline7 | a7ddrphy_wlevel_en_storage);
assign a7ddrphy_dq_oe = a7ddrphy_wrdata_en_tappeddelayline0;
always @(*) begin
    a7ddrphy_dqs_oe <= 1'd0;
    if (a7ddrphy_wlevel_en_storage) begin
        a7ddrphy_dqs_oe <= 1'd1;
    end else begin
        a7ddrphy_dqs_oe <= a7ddrphy_dq_oe;
    end
end
assign a7ddrphy_dqs_preamble = (a7ddrphy_wrdata_en_tappeddelayline1 & (~a7ddrphy_wrdata_en_tappeddelayline0));
assign a7ddrphy_dqs_postamble = (a7ddrphy_wrdata_en_tappeddelayline1 & (~a7ddrphy_wrdata_en_tappeddelayline0));
always @(*) begin
    a7ddrphy_dqspattern_o0 <= 8'd0;
    a7ddrphy_dqspattern_o0 <= 7'd85;
    if (a7ddrphy_dqspattern0) begin
        a7ddrphy_dqspattern_o0 <= 5'd21;
    end
    if (a7ddrphy_dqspattern1) begin
        a7ddrphy_dqspattern_o0 <= 7'd84;
    end
    if (a7ddrphy_wlevel_en_storage) begin
        a7ddrphy_dqspattern_o0 <= 1'd0;
        if (a7ddrphy_wlevel_strobe_re) begin
            a7ddrphy_dqspattern_o0 <= 1'd1;
        end
    end
end
always @(*) begin
    a7ddrphy_bitslip00 <= 8'd0;
    case (a7ddrphy_bitslip0_value0)
        1'd0: begin
            a7ddrphy_bitslip00 <= a7ddrphy_bitslip0_r0[8:1];
        end
        1'd1: begin
            a7ddrphy_bitslip00 <= a7ddrphy_bitslip0_r0[9:2];
        end
        2'd2: begin
            a7ddrphy_bitslip00 <= a7ddrphy_bitslip0_r0[10:3];
        end
        2'd3: begin
            a7ddrphy_bitslip00 <= a7ddrphy_bitslip0_r0[11:4];
        end
        3'd4: begin
            a7ddrphy_bitslip00 <= a7ddrphy_bitslip0_r0[12:5];
        end
        3'd5: begin
            a7ddrphy_bitslip00 <= a7ddrphy_bitslip0_r0[13:6];
        end
        3'd6: begin
            a7ddrphy_bitslip00 <= a7ddrphy_bitslip0_r0[14:7];
        end
        3'd7: begin
            a7ddrphy_bitslip00 <= a7ddrphy_bitslip0_r0[15:8];
        end
    endcase
end
always @(*) begin
    a7ddrphy_bitslip10 <= 8'd0;
    case (a7ddrphy_bitslip1_value0)
        1'd0: begin
            a7ddrphy_bitslip10 <= a7ddrphy_bitslip1_r0[8:1];
        end
        1'd1: begin
            a7ddrphy_bitslip10 <= a7ddrphy_bitslip1_r0[9:2];
        end
        2'd2: begin
            a7ddrphy_bitslip10 <= a7ddrphy_bitslip1_r0[10:3];
        end
        2'd3: begin
            a7ddrphy_bitslip10 <= a7ddrphy_bitslip1_r0[11:4];
        end
        3'd4: begin
            a7ddrphy_bitslip10 <= a7ddrphy_bitslip1_r0[12:5];
        end
        3'd5: begin
            a7ddrphy_bitslip10 <= a7ddrphy_bitslip1_r0[13:6];
        end
        3'd6: begin
            a7ddrphy_bitslip10 <= a7ddrphy_bitslip1_r0[14:7];
        end
        3'd7: begin
            a7ddrphy_bitslip10 <= a7ddrphy_bitslip1_r0[15:8];
        end
    endcase
end
always @(*) begin
    a7ddrphy_bitslip01 <= 8'd0;
    case (a7ddrphy_bitslip0_value1)
        1'd0: begin
            a7ddrphy_bitslip01 <= a7ddrphy_bitslip0_r1[8:1];
        end
        1'd1: begin
            a7ddrphy_bitslip01 <= a7ddrphy_bitslip0_r1[9:2];
        end
        2'd2: begin
            a7ddrphy_bitslip01 <= a7ddrphy_bitslip0_r1[10:3];
        end
        2'd3: begin
            a7ddrphy_bitslip01 <= a7ddrphy_bitslip0_r1[11:4];
        end
        3'd4: begin
            a7ddrphy_bitslip01 <= a7ddrphy_bitslip0_r1[12:5];
        end
        3'd5: begin
            a7ddrphy_bitslip01 <= a7ddrphy_bitslip0_r1[13:6];
        end
        3'd6: begin
            a7ddrphy_bitslip01 <= a7ddrphy_bitslip0_r1[14:7];
        end
        3'd7: begin
            a7ddrphy_bitslip01 <= a7ddrphy_bitslip0_r1[15:8];
        end
    endcase
end
always @(*) begin
    a7ddrphy_bitslip11 <= 8'd0;
    case (a7ddrphy_bitslip1_value1)
        1'd0: begin
            a7ddrphy_bitslip11 <= a7ddrphy_bitslip1_r1[8:1];
        end
        1'd1: begin
            a7ddrphy_bitslip11 <= a7ddrphy_bitslip1_r1[9:2];
        end
        2'd2: begin
            a7ddrphy_bitslip11 <= a7ddrphy_bitslip1_r1[10:3];
        end
        2'd3: begin
            a7ddrphy_bitslip11 <= a7ddrphy_bitslip1_r1[11:4];
        end
        3'd4: begin
            a7ddrphy_bitslip11 <= a7ddrphy_bitslip1_r1[12:5];
        end
        3'd5: begin
            a7ddrphy_bitslip11 <= a7ddrphy_bitslip1_r1[13:6];
        end
        3'd6: begin
            a7ddrphy_bitslip11 <= a7ddrphy_bitslip1_r1[14:7];
        end
        3'd7: begin
            a7ddrphy_bitslip11 <= a7ddrphy_bitslip1_r1[15:8];
        end
    endcase
end
always @(*) begin
    a7ddrphy_bitslip02 <= 8'd0;
    case (a7ddrphy_bitslip0_value2)
        1'd0: begin
            a7ddrphy_bitslip02 <= a7ddrphy_bitslip0_r2[8:1];
        end
        1'd1: begin
            a7ddrphy_bitslip02 <= a7ddrphy_bitslip0_r2[9:2];
        end
        2'd2: begin
            a7ddrphy_bitslip02 <= a7ddrphy_bitslip0_r2[10:3];
        end
        2'd3: begin
            a7ddrphy_bitslip02 <= a7ddrphy_bitslip0_r2[11:4];
        end
        3'd4: begin
            a7ddrphy_bitslip02 <= a7ddrphy_bitslip0_r2[12:5];
        end
        3'd5: begin
            a7ddrphy_bitslip02 <= a7ddrphy_bitslip0_r2[13:6];
        end
        3'd6: begin
            a7ddrphy_bitslip02 <= a7ddrphy_bitslip0_r2[14:7];
        end
        3'd7: begin
            a7ddrphy_bitslip02 <= a7ddrphy_bitslip0_r2[15:8];
        end
    endcase
end
always @(*) begin
    a7ddrphy_bitslip04 <= 8'd0;
    case (a7ddrphy_bitslip0_value3)
        1'd0: begin
            a7ddrphy_bitslip04 <= a7ddrphy_bitslip0_r3[8:1];
        end
        1'd1: begin
            a7ddrphy_bitslip04 <= a7ddrphy_bitslip0_r3[9:2];
        end
        2'd2: begin
            a7ddrphy_bitslip04 <= a7ddrphy_bitslip0_r3[10:3];
        end
        2'd3: begin
            a7ddrphy_bitslip04 <= a7ddrphy_bitslip0_r3[11:4];
        end
        3'd4: begin
            a7ddrphy_bitslip04 <= a7ddrphy_bitslip0_r3[12:5];
        end
        3'd5: begin
            a7ddrphy_bitslip04 <= a7ddrphy_bitslip0_r3[13:6];
        end
        3'd6: begin
            a7ddrphy_bitslip04 <= a7ddrphy_bitslip0_r3[14:7];
        end
        3'd7: begin
            a7ddrphy_bitslip04 <= a7ddrphy_bitslip0_r3[15:8];
        end
    endcase
end
always @(*) begin
    a7ddrphy_bitslip12 <= 8'd0;
    case (a7ddrphy_bitslip1_value2)
        1'd0: begin
            a7ddrphy_bitslip12 <= a7ddrphy_bitslip1_r2[8:1];
        end
        1'd1: begin
            a7ddrphy_bitslip12 <= a7ddrphy_bitslip1_r2[9:2];
        end
        2'd2: begin
            a7ddrphy_bitslip12 <= a7ddrphy_bitslip1_r2[10:3];
        end
        2'd3: begin
            a7ddrphy_bitslip12 <= a7ddrphy_bitslip1_r2[11:4];
        end
        3'd4: begin
            a7ddrphy_bitslip12 <= a7ddrphy_bitslip1_r2[12:5];
        end
        3'd5: begin
            a7ddrphy_bitslip12 <= a7ddrphy_bitslip1_r2[13:6];
        end
        3'd6: begin
            a7ddrphy_bitslip12 <= a7ddrphy_bitslip1_r2[14:7];
        end
        3'd7: begin
            a7ddrphy_bitslip12 <= a7ddrphy_bitslip1_r2[15:8];
        end
    endcase
end
always @(*) begin
    a7ddrphy_bitslip14 <= 8'd0;
    case (a7ddrphy_bitslip1_value3)
        1'd0: begin
            a7ddrphy_bitslip14 <= a7ddrphy_bitslip1_r3[8:1];
        end
        1'd1: begin
            a7ddrphy_bitslip14 <= a7ddrphy_bitslip1_r3[9:2];
        end
        2'd2: begin
            a7ddrphy_bitslip14 <= a7ddrphy_bitslip1_r3[10:3];
        end
        2'd3: begin
            a7ddrphy_bitslip14 <= a7ddrphy_bitslip1_r3[11:4];
        end
        3'd4: begin
            a7ddrphy_bitslip14 <= a7ddrphy_bitslip1_r3[12:5];
        end
        3'd5: begin
            a7ddrphy_bitslip14 <= a7ddrphy_bitslip1_r3[13:6];
        end
        3'd6: begin
            a7ddrphy_bitslip14 <= a7ddrphy_bitslip1_r3[14:7];
        end
        3'd7: begin
            a7ddrphy_bitslip14 <= a7ddrphy_bitslip1_r3[15:8];
        end
    endcase
end
always @(*) begin
    a7ddrphy_bitslip20 <= 8'd0;
    case (a7ddrphy_bitslip2_value0)
        1'd0: begin
            a7ddrphy_bitslip20 <= a7ddrphy_bitslip2_r0[8:1];
        end
        1'd1: begin
            a7ddrphy_bitslip20 <= a7ddrphy_bitslip2_r0[9:2];
        end
        2'd2: begin
            a7ddrphy_bitslip20 <= a7ddrphy_bitslip2_r0[10:3];
        end
        2'd3: begin
            a7ddrphy_bitslip20 <= a7ddrphy_bitslip2_r0[11:4];
        end
        3'd4: begin
            a7ddrphy_bitslip20 <= a7ddrphy_bitslip2_r0[12:5];
        end
        3'd5: begin
            a7ddrphy_bitslip20 <= a7ddrphy_bitslip2_r0[13:6];
        end
        3'd6: begin
            a7ddrphy_bitslip20 <= a7ddrphy_bitslip2_r0[14:7];
        end
        3'd7: begin
            a7ddrphy_bitslip20 <= a7ddrphy_bitslip2_r0[15:8];
        end
    endcase
end
always @(*) begin
    a7ddrphy_bitslip22 <= 8'd0;
    case (a7ddrphy_bitslip2_value1)
        1'd0: begin
            a7ddrphy_bitslip22 <= a7ddrphy_bitslip2_r1[8:1];
        end
        1'd1: begin
            a7ddrphy_bitslip22 <= a7ddrphy_bitslip2_r1[9:2];
        end
        2'd2: begin
            a7ddrphy_bitslip22 <= a7ddrphy_bitslip2_r1[10:3];
        end
        2'd3: begin
            a7ddrphy_bitslip22 <= a7ddrphy_bitslip2_r1[11:4];
        end
        3'd4: begin
            a7ddrphy_bitslip22 <= a7ddrphy_bitslip2_r1[12:5];
        end
        3'd5: begin
            a7ddrphy_bitslip22 <= a7ddrphy_bitslip2_r1[13:6];
        end
        3'd6: begin
            a7ddrphy_bitslip22 <= a7ddrphy_bitslip2_r1[14:7];
        end
        3'd7: begin
            a7ddrphy_bitslip22 <= a7ddrphy_bitslip2_r1[15:8];
        end
    endcase
end
always @(*) begin
    a7ddrphy_bitslip30 <= 8'd0;
    case (a7ddrphy_bitslip3_value0)
        1'd0: begin
            a7ddrphy_bitslip30 <= a7ddrphy_bitslip3_r0[8:1];
        end
        1'd1: begin
            a7ddrphy_bitslip30 <= a7ddrphy_bitslip3_r0[9:2];
        end
        2'd2: begin
            a7ddrphy_bitslip30 <= a7ddrphy_bitslip3_r0[10:3];
        end
        2'd3: begin
            a7ddrphy_bitslip30 <= a7ddrphy_bitslip3_r0[11:4];
        end
        3'd4: begin
            a7ddrphy_bitslip30 <= a7ddrphy_bitslip3_r0[12:5];
        end
        3'd5: begin
            a7ddrphy_bitslip30 <= a7ddrphy_bitslip3_r0[13:6];
        end
        3'd6: begin
            a7ddrphy_bitslip30 <= a7ddrphy_bitslip3_r0[14:7];
        end
        3'd7: begin
            a7ddrphy_bitslip30 <= a7ddrphy_bitslip3_r0[15:8];
        end
    endcase
end
always @(*) begin
    a7ddrphy_bitslip32 <= 8'd0;
    case (a7ddrphy_bitslip3_value1)
        1'd0: begin
            a7ddrphy_bitslip32 <= a7ddrphy_bitslip3_r1[8:1];
        end
        1'd1: begin
            a7ddrphy_bitslip32 <= a7ddrphy_bitslip3_r1[9:2];
        end
        2'd2: begin
            a7ddrphy_bitslip32 <= a7ddrphy_bitslip3_r1[10:3];
        end
        2'd3: begin
            a7ddrphy_bitslip32 <= a7ddrphy_bitslip3_r1[11:4];
        end
        3'd4: begin
            a7ddrphy_bitslip32 <= a7ddrphy_bitslip3_r1[12:5];
        end
        3'd5: begin
            a7ddrphy_bitslip32 <= a7ddrphy_bitslip3_r1[13:6];
        end
        3'd6: begin
            a7ddrphy_bitslip32 <= a7ddrphy_bitslip3_r1[14:7];
        end
        3'd7: begin
            a7ddrphy_bitslip32 <= a7ddrphy_bitslip3_r1[15:8];
        end
    endcase
end
always @(*) begin
    a7ddrphy_bitslip40 <= 8'd0;
    case (a7ddrphy_bitslip4_value0)
        1'd0: begin
            a7ddrphy_bitslip40 <= a7ddrphy_bitslip4_r0[8:1];
        end
        1'd1: begin
            a7ddrphy_bitslip40 <= a7ddrphy_bitslip4_r0[9:2];
        end
        2'd2: begin
            a7ddrphy_bitslip40 <= a7ddrphy_bitslip4_r0[10:3];
        end
        2'd3: begin
            a7ddrphy_bitslip40 <= a7ddrphy_bitslip4_r0[11:4];
        end
        3'd4: begin
            a7ddrphy_bitslip40 <= a7ddrphy_bitslip4_r0[12:5];
        end
        3'd5: begin
            a7ddrphy_bitslip40 <= a7ddrphy_bitslip4_r0[13:6];
        end
        3'd6: begin
            a7ddrphy_bitslip40 <= a7ddrphy_bitslip4_r0[14:7];
        end
        3'd7: begin
            a7ddrphy_bitslip40 <= a7ddrphy_bitslip4_r0[15:8];
        end
    endcase
end
always @(*) begin
    a7ddrphy_bitslip42 <= 8'd0;
    case (a7ddrphy_bitslip4_value1)
        1'd0: begin
            a7ddrphy_bitslip42 <= a7ddrphy_bitslip4_r1[8:1];
        end
        1'd1: begin
            a7ddrphy_bitslip42 <= a7ddrphy_bitslip4_r1[9:2];
        end
        2'd2: begin
            a7ddrphy_bitslip42 <= a7ddrphy_bitslip4_r1[10:3];
        end
        2'd3: begin
            a7ddrphy_bitslip42 <= a7ddrphy_bitslip4_r1[11:4];
        end
        3'd4: begin
            a7ddrphy_bitslip42 <= a7ddrphy_bitslip4_r1[12:5];
        end
        3'd5: begin
            a7ddrphy_bitslip42 <= a7ddrphy_bitslip4_r1[13:6];
        end
        3'd6: begin
            a7ddrphy_bitslip42 <= a7ddrphy_bitslip4_r1[14:7];
        end
        3'd7: begin
            a7ddrphy_bitslip42 <= a7ddrphy_bitslip4_r1[15:8];
        end
    endcase
end
always @(*) begin
    a7ddrphy_bitslip50 <= 8'd0;
    case (a7ddrphy_bitslip5_value0)
        1'd0: begin
            a7ddrphy_bitslip50 <= a7ddrphy_bitslip5_r0[8:1];
        end
        1'd1: begin
            a7ddrphy_bitslip50 <= a7ddrphy_bitslip5_r0[9:2];
        end
        2'd2: begin
            a7ddrphy_bitslip50 <= a7ddrphy_bitslip5_r0[10:3];
        end
        2'd3: begin
            a7ddrphy_bitslip50 <= a7ddrphy_bitslip5_r0[11:4];
        end
        3'd4: begin
            a7ddrphy_bitslip50 <= a7ddrphy_bitslip5_r0[12:5];
        end
        3'd5: begin
            a7ddrphy_bitslip50 <= a7ddrphy_bitslip5_r0[13:6];
        end
        3'd6: begin
            a7ddrphy_bitslip50 <= a7ddrphy_bitslip5_r0[14:7];
        end
        3'd7: begin
            a7ddrphy_bitslip50 <= a7ddrphy_bitslip5_r0[15:8];
        end
    endcase
end
always @(*) begin
    a7ddrphy_bitslip52 <= 8'd0;
    case (a7ddrphy_bitslip5_value1)
        1'd0: begin
            a7ddrphy_bitslip52 <= a7ddrphy_bitslip5_r1[8:1];
        end
        1'd1: begin
            a7ddrphy_bitslip52 <= a7ddrphy_bitslip5_r1[9:2];
        end
        2'd2: begin
            a7ddrphy_bitslip52 <= a7ddrphy_bitslip5_r1[10:3];
        end
        2'd3: begin
            a7ddrphy_bitslip52 <= a7ddrphy_bitslip5_r1[11:4];
        end
        3'd4: begin
            a7ddrphy_bitslip52 <= a7ddrphy_bitslip5_r1[12:5];
        end
        3'd5: begin
            a7ddrphy_bitslip52 <= a7ddrphy_bitslip5_r1[13:6];
        end
        3'd6: begin
            a7ddrphy_bitslip52 <= a7ddrphy_bitslip5_r1[14:7];
        end
        3'd7: begin
            a7ddrphy_bitslip52 <= a7ddrphy_bitslip5_r1[15:8];
        end
    endcase
end
always @(*) begin
    a7ddrphy_bitslip60 <= 8'd0;
    case (a7ddrphy_bitslip6_value0)
        1'd0: begin
            a7ddrphy_bitslip60 <= a7ddrphy_bitslip6_r0[8:1];
        end
        1'd1: begin
            a7ddrphy_bitslip60 <= a7ddrphy_bitslip6_r0[9:2];
        end
        2'd2: begin
            a7ddrphy_bitslip60 <= a7ddrphy_bitslip6_r0[10:3];
        end
        2'd3: begin
            a7ddrphy_bitslip60 <= a7ddrphy_bitslip6_r0[11:4];
        end
        3'd4: begin
            a7ddrphy_bitslip60 <= a7ddrphy_bitslip6_r0[12:5];
        end
        3'd5: begin
            a7ddrphy_bitslip60 <= a7ddrphy_bitslip6_r0[13:6];
        end
        3'd6: begin
            a7ddrphy_bitslip60 <= a7ddrphy_bitslip6_r0[14:7];
        end
        3'd7: begin
            a7ddrphy_bitslip60 <= a7ddrphy_bitslip6_r0[15:8];
        end
    endcase
end
always @(*) begin
    a7ddrphy_bitslip62 <= 8'd0;
    case (a7ddrphy_bitslip6_value1)
        1'd0: begin
            a7ddrphy_bitslip62 <= a7ddrphy_bitslip6_r1[8:1];
        end
        1'd1: begin
            a7ddrphy_bitslip62 <= a7ddrphy_bitslip6_r1[9:2];
        end
        2'd2: begin
            a7ddrphy_bitslip62 <= a7ddrphy_bitslip6_r1[10:3];
        end
        2'd3: begin
            a7ddrphy_bitslip62 <= a7ddrphy_bitslip6_r1[11:4];
        end
        3'd4: begin
            a7ddrphy_bitslip62 <= a7ddrphy_bitslip6_r1[12:5];
        end
        3'd5: begin
            a7ddrphy_bitslip62 <= a7ddrphy_bitslip6_r1[13:6];
        end
        3'd6: begin
            a7ddrphy_bitslip62 <= a7ddrphy_bitslip6_r1[14:7];
        end
        3'd7: begin
            a7ddrphy_bitslip62 <= a7ddrphy_bitslip6_r1[15:8];
        end
    endcase
end
always @(*) begin
    a7ddrphy_bitslip70 <= 8'd0;
    case (a7ddrphy_bitslip7_value0)
        1'd0: begin
            a7ddrphy_bitslip70 <= a7ddrphy_bitslip7_r0[8:1];
        end
        1'd1: begin
            a7ddrphy_bitslip70 <= a7ddrphy_bitslip7_r0[9:2];
        end
        2'd2: begin
            a7ddrphy_bitslip70 <= a7ddrphy_bitslip7_r0[10:3];
        end
        2'd3: begin
            a7ddrphy_bitslip70 <= a7ddrphy_bitslip7_r0[11:4];
        end
        3'd4: begin
            a7ddrphy_bitslip70 <= a7ddrphy_bitslip7_r0[12:5];
        end
        3'd5: begin
            a7ddrphy_bitslip70 <= a7ddrphy_bitslip7_r0[13:6];
        end
        3'd6: begin
            a7ddrphy_bitslip70 <= a7ddrphy_bitslip7_r0[14:7];
        end
        3'd7: begin
            a7ddrphy_bitslip70 <= a7ddrphy_bitslip7_r0[15:8];
        end
    endcase
end
always @(*) begin
    a7ddrphy_bitslip72 <= 8'd0;
    case (a7ddrphy_bitslip7_value1)
        1'd0: begin
            a7ddrphy_bitslip72 <= a7ddrphy_bitslip7_r1[8:1];
        end
        1'd1: begin
            a7ddrphy_bitslip72 <= a7ddrphy_bitslip7_r1[9:2];
        end
        2'd2: begin
            a7ddrphy_bitslip72 <= a7ddrphy_bitslip7_r1[10:3];
        end
        2'd3: begin
            a7ddrphy_bitslip72 <= a7ddrphy_bitslip7_r1[11:4];
        end
        3'd4: begin
            a7ddrphy_bitslip72 <= a7ddrphy_bitslip7_r1[12:5];
        end
        3'd5: begin
            a7ddrphy_bitslip72 <= a7ddrphy_bitslip7_r1[13:6];
        end
        3'd6: begin
            a7ddrphy_bitslip72 <= a7ddrphy_bitslip7_r1[14:7];
        end
        3'd7: begin
            a7ddrphy_bitslip72 <= a7ddrphy_bitslip7_r1[15:8];
        end
    endcase
end
always @(*) begin
    a7ddrphy_bitslip80 <= 8'd0;
    case (a7ddrphy_bitslip8_value0)
        1'd0: begin
            a7ddrphy_bitslip80 <= a7ddrphy_bitslip8_r0[8:1];
        end
        1'd1: begin
            a7ddrphy_bitslip80 <= a7ddrphy_bitslip8_r0[9:2];
        end
        2'd2: begin
            a7ddrphy_bitslip80 <= a7ddrphy_bitslip8_r0[10:3];
        end
        2'd3: begin
            a7ddrphy_bitslip80 <= a7ddrphy_bitslip8_r0[11:4];
        end
        3'd4: begin
            a7ddrphy_bitslip80 <= a7ddrphy_bitslip8_r0[12:5];
        end
        3'd5: begin
            a7ddrphy_bitslip80 <= a7ddrphy_bitslip8_r0[13:6];
        end
        3'd6: begin
            a7ddrphy_bitslip80 <= a7ddrphy_bitslip8_r0[14:7];
        end
        3'd7: begin
            a7ddrphy_bitslip80 <= a7ddrphy_bitslip8_r0[15:8];
        end
    endcase
end
always @(*) begin
    a7ddrphy_bitslip82 <= 8'd0;
    case (a7ddrphy_bitslip8_value1)
        1'd0: begin
            a7ddrphy_bitslip82 <= a7ddrphy_bitslip8_r1[8:1];
        end
        1'd1: begin
            a7ddrphy_bitslip82 <= a7ddrphy_bitslip8_r1[9:2];
        end
        2'd2: begin
            a7ddrphy_bitslip82 <= a7ddrphy_bitslip8_r1[10:3];
        end
        2'd3: begin
            a7ddrphy_bitslip82 <= a7ddrphy_bitslip8_r1[11:4];
        end
        3'd4: begin
            a7ddrphy_bitslip82 <= a7ddrphy_bitslip8_r1[12:5];
        end
        3'd5: begin
            a7ddrphy_bitslip82 <= a7ddrphy_bitslip8_r1[13:6];
        end
        3'd6: begin
            a7ddrphy_bitslip82 <= a7ddrphy_bitslip8_r1[14:7];
        end
        3'd7: begin
            a7ddrphy_bitslip82 <= a7ddrphy_bitslip8_r1[15:8];
        end
    endcase
end
always @(*) begin
    a7ddrphy_bitslip90 <= 8'd0;
    case (a7ddrphy_bitslip9_value0)
        1'd0: begin
            a7ddrphy_bitslip90 <= a7ddrphy_bitslip9_r0[8:1];
        end
        1'd1: begin
            a7ddrphy_bitslip90 <= a7ddrphy_bitslip9_r0[9:2];
        end
        2'd2: begin
            a7ddrphy_bitslip90 <= a7ddrphy_bitslip9_r0[10:3];
        end
        2'd3: begin
            a7ddrphy_bitslip90 <= a7ddrphy_bitslip9_r0[11:4];
        end
        3'd4: begin
            a7ddrphy_bitslip90 <= a7ddrphy_bitslip9_r0[12:5];
        end
        3'd5: begin
            a7ddrphy_bitslip90 <= a7ddrphy_bitslip9_r0[13:6];
        end
        3'd6: begin
            a7ddrphy_bitslip90 <= a7ddrphy_bitslip9_r0[14:7];
        end
        3'd7: begin
            a7ddrphy_bitslip90 <= a7ddrphy_bitslip9_r0[15:8];
        end
    endcase
end
always @(*) begin
    a7ddrphy_bitslip92 <= 8'd0;
    case (a7ddrphy_bitslip9_value1)
        1'd0: begin
            a7ddrphy_bitslip92 <= a7ddrphy_bitslip9_r1[8:1];
        end
        1'd1: begin
            a7ddrphy_bitslip92 <= a7ddrphy_bitslip9_r1[9:2];
        end
        2'd2: begin
            a7ddrphy_bitslip92 <= a7ddrphy_bitslip9_r1[10:3];
        end
        2'd3: begin
            a7ddrphy_bitslip92 <= a7ddrphy_bitslip9_r1[11:4];
        end
        3'd4: begin
            a7ddrphy_bitslip92 <= a7ddrphy_bitslip9_r1[12:5];
        end
        3'd5: begin
            a7ddrphy_bitslip92 <= a7ddrphy_bitslip9_r1[13:6];
        end
        3'd6: begin
            a7ddrphy_bitslip92 <= a7ddrphy_bitslip9_r1[14:7];
        end
        3'd7: begin
            a7ddrphy_bitslip92 <= a7ddrphy_bitslip9_r1[15:8];
        end
    endcase
end
always @(*) begin
    a7ddrphy_bitslip100 <= 8'd0;
    case (a7ddrphy_bitslip10_value0)
        1'd0: begin
            a7ddrphy_bitslip100 <= a7ddrphy_bitslip10_r0[8:1];
        end
        1'd1: begin
            a7ddrphy_bitslip100 <= a7ddrphy_bitslip10_r0[9:2];
        end
        2'd2: begin
            a7ddrphy_bitslip100 <= a7ddrphy_bitslip10_r0[10:3];
        end
        2'd3: begin
            a7ddrphy_bitslip100 <= a7ddrphy_bitslip10_r0[11:4];
        end
        3'd4: begin
            a7ddrphy_bitslip100 <= a7ddrphy_bitslip10_r0[12:5];
        end
        3'd5: begin
            a7ddrphy_bitslip100 <= a7ddrphy_bitslip10_r0[13:6];
        end
        3'd6: begin
            a7ddrphy_bitslip100 <= a7ddrphy_bitslip10_r0[14:7];
        end
        3'd7: begin
            a7ddrphy_bitslip100 <= a7ddrphy_bitslip10_r0[15:8];
        end
    endcase
end
always @(*) begin
    a7ddrphy_bitslip102 <= 8'd0;
    case (a7ddrphy_bitslip10_value1)
        1'd0: begin
            a7ddrphy_bitslip102 <= a7ddrphy_bitslip10_r1[8:1];
        end
        1'd1: begin
            a7ddrphy_bitslip102 <= a7ddrphy_bitslip10_r1[9:2];
        end
        2'd2: begin
            a7ddrphy_bitslip102 <= a7ddrphy_bitslip10_r1[10:3];
        end
        2'd3: begin
            a7ddrphy_bitslip102 <= a7ddrphy_bitslip10_r1[11:4];
        end
        3'd4: begin
            a7ddrphy_bitslip102 <= a7ddrphy_bitslip10_r1[12:5];
        end
        3'd5: begin
            a7ddrphy_bitslip102 <= a7ddrphy_bitslip10_r1[13:6];
        end
        3'd6: begin
            a7ddrphy_bitslip102 <= a7ddrphy_bitslip10_r1[14:7];
        end
        3'd7: begin
            a7ddrphy_bitslip102 <= a7ddrphy_bitslip10_r1[15:8];
        end
    endcase
end
always @(*) begin
    a7ddrphy_bitslip110 <= 8'd0;
    case (a7ddrphy_bitslip11_value0)
        1'd0: begin
            a7ddrphy_bitslip110 <= a7ddrphy_bitslip11_r0[8:1];
        end
        1'd1: begin
            a7ddrphy_bitslip110 <= a7ddrphy_bitslip11_r0[9:2];
        end
        2'd2: begin
            a7ddrphy_bitslip110 <= a7ddrphy_bitslip11_r0[10:3];
        end
        2'd3: begin
            a7ddrphy_bitslip110 <= a7ddrphy_bitslip11_r0[11:4];
        end
        3'd4: begin
            a7ddrphy_bitslip110 <= a7ddrphy_bitslip11_r0[12:5];
        end
        3'd5: begin
            a7ddrphy_bitslip110 <= a7ddrphy_bitslip11_r0[13:6];
        end
        3'd6: begin
            a7ddrphy_bitslip110 <= a7ddrphy_bitslip11_r0[14:7];
        end
        3'd7: begin
            a7ddrphy_bitslip110 <= a7ddrphy_bitslip11_r0[15:8];
        end
    endcase
end
always @(*) begin
    a7ddrphy_bitslip112 <= 8'd0;
    case (a7ddrphy_bitslip11_value1)
        1'd0: begin
            a7ddrphy_bitslip112 <= a7ddrphy_bitslip11_r1[8:1];
        end
        1'd1: begin
            a7ddrphy_bitslip112 <= a7ddrphy_bitslip11_r1[9:2];
        end
        2'd2: begin
            a7ddrphy_bitslip112 <= a7ddrphy_bitslip11_r1[10:3];
        end
        2'd3: begin
            a7ddrphy_bitslip112 <= a7ddrphy_bitslip11_r1[11:4];
        end
        3'd4: begin
            a7ddrphy_bitslip112 <= a7ddrphy_bitslip11_r1[12:5];
        end
        3'd5: begin
            a7ddrphy_bitslip112 <= a7ddrphy_bitslip11_r1[13:6];
        end
        3'd6: begin
            a7ddrphy_bitslip112 <= a7ddrphy_bitslip11_r1[14:7];
        end
        3'd7: begin
            a7ddrphy_bitslip112 <= a7ddrphy_bitslip11_r1[15:8];
        end
    endcase
end
always @(*) begin
    a7ddrphy_bitslip120 <= 8'd0;
    case (a7ddrphy_bitslip12_value0)
        1'd0: begin
            a7ddrphy_bitslip120 <= a7ddrphy_bitslip12_r0[8:1];
        end
        1'd1: begin
            a7ddrphy_bitslip120 <= a7ddrphy_bitslip12_r0[9:2];
        end
        2'd2: begin
            a7ddrphy_bitslip120 <= a7ddrphy_bitslip12_r0[10:3];
        end
        2'd3: begin
            a7ddrphy_bitslip120 <= a7ddrphy_bitslip12_r0[11:4];
        end
        3'd4: begin
            a7ddrphy_bitslip120 <= a7ddrphy_bitslip12_r0[12:5];
        end
        3'd5: begin
            a7ddrphy_bitslip120 <= a7ddrphy_bitslip12_r0[13:6];
        end
        3'd6: begin
            a7ddrphy_bitslip120 <= a7ddrphy_bitslip12_r0[14:7];
        end
        3'd7: begin
            a7ddrphy_bitslip120 <= a7ddrphy_bitslip12_r0[15:8];
        end
    endcase
end
always @(*) begin
    a7ddrphy_bitslip122 <= 8'd0;
    case (a7ddrphy_bitslip12_value1)
        1'd0: begin
            a7ddrphy_bitslip122 <= a7ddrphy_bitslip12_r1[8:1];
        end
        1'd1: begin
            a7ddrphy_bitslip122 <= a7ddrphy_bitslip12_r1[9:2];
        end
        2'd2: begin
            a7ddrphy_bitslip122 <= a7ddrphy_bitslip12_r1[10:3];
        end
        2'd3: begin
            a7ddrphy_bitslip122 <= a7ddrphy_bitslip12_r1[11:4];
        end
        3'd4: begin
            a7ddrphy_bitslip122 <= a7ddrphy_bitslip12_r1[12:5];
        end
        3'd5: begin
            a7ddrphy_bitslip122 <= a7ddrphy_bitslip12_r1[13:6];
        end
        3'd6: begin
            a7ddrphy_bitslip122 <= a7ddrphy_bitslip12_r1[14:7];
        end
        3'd7: begin
            a7ddrphy_bitslip122 <= a7ddrphy_bitslip12_r1[15:8];
        end
    endcase
end
always @(*) begin
    a7ddrphy_bitslip130 <= 8'd0;
    case (a7ddrphy_bitslip13_value0)
        1'd0: begin
            a7ddrphy_bitslip130 <= a7ddrphy_bitslip13_r0[8:1];
        end
        1'd1: begin
            a7ddrphy_bitslip130 <= a7ddrphy_bitslip13_r0[9:2];
        end
        2'd2: begin
            a7ddrphy_bitslip130 <= a7ddrphy_bitslip13_r0[10:3];
        end
        2'd3: begin
            a7ddrphy_bitslip130 <= a7ddrphy_bitslip13_r0[11:4];
        end
        3'd4: begin
            a7ddrphy_bitslip130 <= a7ddrphy_bitslip13_r0[12:5];
        end
        3'd5: begin
            a7ddrphy_bitslip130 <= a7ddrphy_bitslip13_r0[13:6];
        end
        3'd6: begin
            a7ddrphy_bitslip130 <= a7ddrphy_bitslip13_r0[14:7];
        end
        3'd7: begin
            a7ddrphy_bitslip130 <= a7ddrphy_bitslip13_r0[15:8];
        end
    endcase
end
always @(*) begin
    a7ddrphy_bitslip132 <= 8'd0;
    case (a7ddrphy_bitslip13_value1)
        1'd0: begin
            a7ddrphy_bitslip132 <= a7ddrphy_bitslip13_r1[8:1];
        end
        1'd1: begin
            a7ddrphy_bitslip132 <= a7ddrphy_bitslip13_r1[9:2];
        end
        2'd2: begin
            a7ddrphy_bitslip132 <= a7ddrphy_bitslip13_r1[10:3];
        end
        2'd3: begin
            a7ddrphy_bitslip132 <= a7ddrphy_bitslip13_r1[11:4];
        end
        3'd4: begin
            a7ddrphy_bitslip132 <= a7ddrphy_bitslip13_r1[12:5];
        end
        3'd5: begin
            a7ddrphy_bitslip132 <= a7ddrphy_bitslip13_r1[13:6];
        end
        3'd6: begin
            a7ddrphy_bitslip132 <= a7ddrphy_bitslip13_r1[14:7];
        end
        3'd7: begin
            a7ddrphy_bitslip132 <= a7ddrphy_bitslip13_r1[15:8];
        end
    endcase
end
always @(*) begin
    a7ddrphy_bitslip140 <= 8'd0;
    case (a7ddrphy_bitslip14_value0)
        1'd0: begin
            a7ddrphy_bitslip140 <= a7ddrphy_bitslip14_r0[8:1];
        end
        1'd1: begin
            a7ddrphy_bitslip140 <= a7ddrphy_bitslip14_r0[9:2];
        end
        2'd2: begin
            a7ddrphy_bitslip140 <= a7ddrphy_bitslip14_r0[10:3];
        end
        2'd3: begin
            a7ddrphy_bitslip140 <= a7ddrphy_bitslip14_r0[11:4];
        end
        3'd4: begin
            a7ddrphy_bitslip140 <= a7ddrphy_bitslip14_r0[12:5];
        end
        3'd5: begin
            a7ddrphy_bitslip140 <= a7ddrphy_bitslip14_r0[13:6];
        end
        3'd6: begin
            a7ddrphy_bitslip140 <= a7ddrphy_bitslip14_r0[14:7];
        end
        3'd7: begin
            a7ddrphy_bitslip140 <= a7ddrphy_bitslip14_r0[15:8];
        end
    endcase
end
always @(*) begin
    a7ddrphy_bitslip142 <= 8'd0;
    case (a7ddrphy_bitslip14_value1)
        1'd0: begin
            a7ddrphy_bitslip142 <= a7ddrphy_bitslip14_r1[8:1];
        end
        1'd1: begin
            a7ddrphy_bitslip142 <= a7ddrphy_bitslip14_r1[9:2];
        end
        2'd2: begin
            a7ddrphy_bitslip142 <= a7ddrphy_bitslip14_r1[10:3];
        end
        2'd3: begin
            a7ddrphy_bitslip142 <= a7ddrphy_bitslip14_r1[11:4];
        end
        3'd4: begin
            a7ddrphy_bitslip142 <= a7ddrphy_bitslip14_r1[12:5];
        end
        3'd5: begin
            a7ddrphy_bitslip142 <= a7ddrphy_bitslip14_r1[13:6];
        end
        3'd6: begin
            a7ddrphy_bitslip142 <= a7ddrphy_bitslip14_r1[14:7];
        end
        3'd7: begin
            a7ddrphy_bitslip142 <= a7ddrphy_bitslip14_r1[15:8];
        end
    endcase
end
always @(*) begin
    a7ddrphy_bitslip150 <= 8'd0;
    case (a7ddrphy_bitslip15_value0)
        1'd0: begin
            a7ddrphy_bitslip150 <= a7ddrphy_bitslip15_r0[8:1];
        end
        1'd1: begin
            a7ddrphy_bitslip150 <= a7ddrphy_bitslip15_r0[9:2];
        end
        2'd2: begin
            a7ddrphy_bitslip150 <= a7ddrphy_bitslip15_r0[10:3];
        end
        2'd3: begin
            a7ddrphy_bitslip150 <= a7ddrphy_bitslip15_r0[11:4];
        end
        3'd4: begin
            a7ddrphy_bitslip150 <= a7ddrphy_bitslip15_r0[12:5];
        end
        3'd5: begin
            a7ddrphy_bitslip150 <= a7ddrphy_bitslip15_r0[13:6];
        end
        3'd6: begin
            a7ddrphy_bitslip150 <= a7ddrphy_bitslip15_r0[14:7];
        end
        3'd7: begin
            a7ddrphy_bitslip150 <= a7ddrphy_bitslip15_r0[15:8];
        end
    endcase
end
always @(*) begin
    a7ddrphy_bitslip152 <= 8'd0;
    case (a7ddrphy_bitslip15_value1)
        1'd0: begin
            a7ddrphy_bitslip152 <= a7ddrphy_bitslip15_r1[8:1];
        end
        1'd1: begin
            a7ddrphy_bitslip152 <= a7ddrphy_bitslip15_r1[9:2];
        end
        2'd2: begin
            a7ddrphy_bitslip152 <= a7ddrphy_bitslip15_r1[10:3];
        end
        2'd3: begin
            a7ddrphy_bitslip152 <= a7ddrphy_bitslip15_r1[11:4];
        end
        3'd4: begin
            a7ddrphy_bitslip152 <= a7ddrphy_bitslip15_r1[12:5];
        end
        3'd5: begin
            a7ddrphy_bitslip152 <= a7ddrphy_bitslip15_r1[13:6];
        end
        3'd6: begin
            a7ddrphy_bitslip152 <= a7ddrphy_bitslip15_r1[14:7];
        end
        3'd7: begin
            a7ddrphy_bitslip152 <= a7ddrphy_bitslip15_r1[15:8];
        end
    endcase
end
assign a7ddrphy_dfi_p0_address = litedramcore_sdram_master_p0_address;
assign a7ddrphy_dfi_p0_bank = litedramcore_sdram_master_p0_bank;
assign a7ddrphy_dfi_p0_cas_n = litedramcore_sdram_master_p0_cas_n;
assign a7ddrphy_dfi_p0_cs_n = litedramcore_sdram_master_p0_cs_n;
assign a7ddrphy_dfi_p0_ras_n = litedramcore_sdram_master_p0_ras_n;
assign a7ddrphy_dfi_p0_we_n = litedramcore_sdram_master_p0_we_n;
assign a7ddrphy_dfi_p0_cke = litedramcore_sdram_master_p0_cke;
assign a7ddrphy_dfi_p0_odt = litedramcore_sdram_master_p0_odt;
assign a7ddrphy_dfi_p0_reset_n = litedramcore_sdram_master_p0_reset_n;
assign a7ddrphy_dfi_p0_act_n = litedramcore_sdram_master_p0_act_n;
assign a7ddrphy_dfi_p0_wrdata = litedramcore_sdram_master_p0_wrdata;
assign a7ddrphy_dfi_p0_wrdata_en = litedramcore_sdram_master_p0_wrdata_en;
assign a7ddrphy_dfi_p0_wrdata_mask = litedramcore_sdram_master_p0_wrdata_mask;
assign a7ddrphy_dfi_p0_rddata_en = litedramcore_sdram_master_p0_rddata_en;
assign litedramcore_sdram_master_p0_rddata = a7ddrphy_dfi_p0_rddata;
assign litedramcore_sdram_master_p0_rddata_valid = a7ddrphy_dfi_p0_rddata_valid;
assign a7ddrphy_dfi_p1_address = litedramcore_sdram_master_p1_address;
assign a7ddrphy_dfi_p1_bank = litedramcore_sdram_master_p1_bank;
assign a7ddrphy_dfi_p1_cas_n = litedramcore_sdram_master_p1_cas_n;
assign a7ddrphy_dfi_p1_cs_n = litedramcore_sdram_master_p1_cs_n;
assign a7ddrphy_dfi_p1_ras_n = litedramcore_sdram_master_p1_ras_n;
assign a7ddrphy_dfi_p1_we_n = litedramcore_sdram_master_p1_we_n;
assign a7ddrphy_dfi_p1_cke = litedramcore_sdram_master_p1_cke;
assign a7ddrphy_dfi_p1_odt = litedramcore_sdram_master_p1_odt;
assign a7ddrphy_dfi_p1_reset_n = litedramcore_sdram_master_p1_reset_n;
assign a7ddrphy_dfi_p1_act_n = litedramcore_sdram_master_p1_act_n;
assign a7ddrphy_dfi_p1_wrdata = litedramcore_sdram_master_p1_wrdata;
assign a7ddrphy_dfi_p1_wrdata_en = litedramcore_sdram_master_p1_wrdata_en;
assign a7ddrphy_dfi_p1_wrdata_mask = litedramcore_sdram_master_p1_wrdata_mask;
assign a7ddrphy_dfi_p1_rddata_en = litedramcore_sdram_master_p1_rddata_en;
assign litedramcore_sdram_master_p1_rddata = a7ddrphy_dfi_p1_rddata;
assign litedramcore_sdram_master_p1_rddata_valid = a7ddrphy_dfi_p1_rddata_valid;
assign litedramcore_sdram_slave_p0_address = litedramcore_sdram_dfi_p0_address;
assign litedramcore_sdram_slave_p0_bank = litedramcore_sdram_dfi_p0_bank;
assign litedramcore_sdram_slave_p0_cas_n = litedramcore_sdram_dfi_p0_cas_n;
assign litedramcore_sdram_slave_p0_cs_n = litedramcore_sdram_dfi_p0_cs_n;
assign litedramcore_sdram_slave_p0_ras_n = litedramcore_sdram_dfi_p0_ras_n;
assign litedramcore_sdram_slave_p0_we_n = litedramcore_sdram_dfi_p0_we_n;
assign litedramcore_sdram_slave_p0_cke = litedramcore_sdram_dfi_p0_cke;
assign litedramcore_sdram_slave_p0_odt = litedramcore_sdram_dfi_p0_odt;
assign litedramcore_sdram_slave_p0_reset_n = litedramcore_sdram_dfi_p0_reset_n;
assign litedramcore_sdram_slave_p0_act_n = litedramcore_sdram_dfi_p0_act_n;
assign litedramcore_sdram_slave_p0_wrdata = litedramcore_sdram_dfi_p0_wrdata;
assign litedramcore_sdram_slave_p0_wrdata_en = litedramcore_sdram_dfi_p0_wrdata_en;
assign litedramcore_sdram_slave_p0_wrdata_mask = litedramcore_sdram_dfi_p0_wrdata_mask;
assign litedramcore_sdram_slave_p0_rddata_en = litedramcore_sdram_dfi_p0_rddata_en;
assign litedramcore_sdram_dfi_p0_rddata = litedramcore_sdram_slave_p0_rddata;
assign litedramcore_sdram_dfi_p0_rddata_valid = litedramcore_sdram_slave_p0_rddata_valid;
assign litedramcore_sdram_slave_p1_address = litedramcore_sdram_dfi_p1_address;
assign litedramcore_sdram_slave_p1_bank = litedramcore_sdram_dfi_p1_bank;
assign litedramcore_sdram_slave_p1_cas_n = litedramcore_sdram_dfi_p1_cas_n;
assign litedramcore_sdram_slave_p1_cs_n = litedramcore_sdram_dfi_p1_cs_n;
assign litedramcore_sdram_slave_p1_ras_n = litedramcore_sdram_dfi_p1_ras_n;
assign litedramcore_sdram_slave_p1_we_n = litedramcore_sdram_dfi_p1_we_n;
assign litedramcore_sdram_slave_p1_cke = litedramcore_sdram_dfi_p1_cke;
assign litedramcore_sdram_slave_p1_odt = litedramcore_sdram_dfi_p1_odt;
assign litedramcore_sdram_slave_p1_reset_n = litedramcore_sdram_dfi_p1_reset_n;
assign litedramcore_sdram_slave_p1_act_n = litedramcore_sdram_dfi_p1_act_n;
assign litedramcore_sdram_slave_p1_wrdata = litedramcore_sdram_dfi_p1_wrdata;
assign litedramcore_sdram_slave_p1_wrdata_en = litedramcore_sdram_dfi_p1_wrdata_en;
assign litedramcore_sdram_slave_p1_wrdata_mask = litedramcore_sdram_dfi_p1_wrdata_mask;
assign litedramcore_sdram_slave_p1_rddata_en = litedramcore_sdram_dfi_p1_rddata_en;
assign litedramcore_sdram_dfi_p1_rddata = litedramcore_sdram_slave_p1_rddata;
assign litedramcore_sdram_dfi_p1_rddata_valid = litedramcore_sdram_slave_p1_rddata_valid;
always @(*) begin
    litedramcore_sdram_master_p0_cke <= 1'd0;
    if (litedramcore_sdram_sel) begin
        if (litedramcore_sdram_ext_dfi_sel) begin
            litedramcore_sdram_master_p0_cke <= litedramcore_sdram_ext_dfi_p0_cke;
        end else begin
            litedramcore_sdram_master_p0_cke <= litedramcore_sdram_slave_p0_cke;
        end
    end else begin
        litedramcore_sdram_master_p0_cke <= litedramcore_sdram_csr_dfi_p0_cke;
    end
end
always @(*) begin
    litedramcore_sdram_csr_dfi_p1_rddata_valid <= 1'd0;
    if (litedramcore_sdram_sel) begin
    end else begin
        litedramcore_sdram_csr_dfi_p1_rddata_valid <= litedramcore_sdram_master_p1_rddata_valid;
    end
end
always @(*) begin
    litedramcore_sdram_master_p0_odt <= 1'd0;
    if (litedramcore_sdram_sel) begin
        if (litedramcore_sdram_ext_dfi_sel) begin
            litedramcore_sdram_master_p0_odt <= litedramcore_sdram_ext_dfi_p0_odt;
        end else begin
            litedramcore_sdram_master_p0_odt <= litedramcore_sdram_slave_p0_odt;
        end
    end else begin
        litedramcore_sdram_master_p0_odt <= litedramcore_sdram_csr_dfi_p0_odt;
    end
end
always @(*) begin
    litedramcore_sdram_master_p0_reset_n <= 1'd0;
    if (litedramcore_sdram_sel) begin
        if (litedramcore_sdram_ext_dfi_sel) begin
            litedramcore_sdram_master_p0_reset_n <= litedramcore_sdram_ext_dfi_p0_reset_n;
        end else begin
            litedramcore_sdram_master_p0_reset_n <= litedramcore_sdram_slave_p0_reset_n;
        end
    end else begin
        litedramcore_sdram_master_p0_reset_n <= litedramcore_sdram_csr_dfi_p0_reset_n;
    end
end
always @(*) begin
    litedramcore_sdram_master_p0_act_n <= 1'd1;
    if (litedramcore_sdram_sel) begin
        if (litedramcore_sdram_ext_dfi_sel) begin
            litedramcore_sdram_master_p0_act_n <= litedramcore_sdram_ext_dfi_p0_act_n;
        end else begin
            litedramcore_sdram_master_p0_act_n <= litedramcore_sdram_slave_p0_act_n;
        end
    end else begin
        litedramcore_sdram_master_p0_act_n <= litedramcore_sdram_csr_dfi_p0_act_n;
    end
end
always @(*) begin
    litedramcore_sdram_master_p0_wrdata <= 32'd0;
    if (litedramcore_sdram_sel) begin
        if (litedramcore_sdram_ext_dfi_sel) begin
            litedramcore_sdram_master_p0_wrdata <= litedramcore_sdram_ext_dfi_p0_wrdata;
        end else begin
            litedramcore_sdram_master_p0_wrdata <= litedramcore_sdram_slave_p0_wrdata;
        end
    end else begin
        litedramcore_sdram_master_p0_wrdata <= litedramcore_sdram_csr_dfi_p0_wrdata;
    end
end
always @(*) begin
    litedramcore_sdram_master_p0_wrdata_en <= 1'd0;
    if (litedramcore_sdram_sel) begin
        if (litedramcore_sdram_ext_dfi_sel) begin
            litedramcore_sdram_master_p0_wrdata_en <= litedramcore_sdram_ext_dfi_p0_wrdata_en;
        end else begin
            litedramcore_sdram_master_p0_wrdata_en <= litedramcore_sdram_slave_p0_wrdata_en;
        end
    end else begin
        litedramcore_sdram_master_p0_wrdata_en <= litedramcore_sdram_csr_dfi_p0_wrdata_en;
    end
end
always @(*) begin
    litedramcore_sdram_master_p0_wrdata_mask <= 4'd0;
    if (litedramcore_sdram_sel) begin
        if (litedramcore_sdram_ext_dfi_sel) begin
            litedramcore_sdram_master_p0_wrdata_mask <= litedramcore_sdram_ext_dfi_p0_wrdata_mask;
        end else begin
            litedramcore_sdram_master_p0_wrdata_mask <= litedramcore_sdram_slave_p0_wrdata_mask;
        end
    end else begin
        litedramcore_sdram_master_p0_wrdata_mask <= litedramcore_sdram_csr_dfi_p0_wrdata_mask;
    end
end
always @(*) begin
    litedramcore_sdram_master_p0_rddata_en <= 1'd0;
    if (litedramcore_sdram_sel) begin
        if (litedramcore_sdram_ext_dfi_sel) begin
            litedramcore_sdram_master_p0_rddata_en <= litedramcore_sdram_ext_dfi_p0_rddata_en;
        end else begin
            litedramcore_sdram_master_p0_rddata_en <= litedramcore_sdram_slave_p0_rddata_en;
        end
    end else begin
        litedramcore_sdram_master_p0_rddata_en <= litedramcore_sdram_csr_dfi_p0_rddata_en;
    end
end
always @(*) begin
    litedramcore_sdram_master_p1_address <= 13'd0;
    if (litedramcore_sdram_sel) begin
        if (litedramcore_sdram_ext_dfi_sel) begin
            litedramcore_sdram_master_p1_address <= litedramcore_sdram_ext_dfi_p1_address;
        end else begin
            litedramcore_sdram_master_p1_address <= litedramcore_sdram_slave_p1_address;
        end
    end else begin
        litedramcore_sdram_master_p1_address <= litedramcore_sdram_csr_dfi_p1_address;
    end
end
always @(*) begin
    litedramcore_sdram_master_p1_bank <= 3'd0;
    if (litedramcore_sdram_sel) begin
        if (litedramcore_sdram_ext_dfi_sel) begin
            litedramcore_sdram_master_p1_bank <= litedramcore_sdram_ext_dfi_p1_bank;
        end else begin
            litedramcore_sdram_master_p1_bank <= litedramcore_sdram_slave_p1_bank;
        end
    end else begin
        litedramcore_sdram_master_p1_bank <= litedramcore_sdram_csr_dfi_p1_bank;
    end
end
always @(*) begin
    litedramcore_sdram_master_p1_cas_n <= 1'd1;
    if (litedramcore_sdram_sel) begin
        if (litedramcore_sdram_ext_dfi_sel) begin
            litedramcore_sdram_master_p1_cas_n <= litedramcore_sdram_ext_dfi_p1_cas_n;
        end else begin
            litedramcore_sdram_master_p1_cas_n <= litedramcore_sdram_slave_p1_cas_n;
        end
    end else begin
        litedramcore_sdram_master_p1_cas_n <= litedramcore_sdram_csr_dfi_p1_cas_n;
    end
end
always @(*) begin
    litedramcore_sdram_master_p1_cs_n <= 1'd1;
    if (litedramcore_sdram_sel) begin
        if (litedramcore_sdram_ext_dfi_sel) begin
            litedramcore_sdram_master_p1_cs_n <= litedramcore_sdram_ext_dfi_p1_cs_n;
        end else begin
            litedramcore_sdram_master_p1_cs_n <= litedramcore_sdram_slave_p1_cs_n;
            if (1'd0) begin
                litedramcore_sdram_master_p1_cs_n <= {2{litedramcore_sdram_slave_p1_cs_n}};
            end
        end
    end else begin
        litedramcore_sdram_master_p1_cs_n <= litedramcore_sdram_csr_dfi_p1_cs_n;
    end
end
always @(*) begin
    litedramcore_sdram_master_p1_ras_n <= 1'd1;
    if (litedramcore_sdram_sel) begin
        if (litedramcore_sdram_ext_dfi_sel) begin
            litedramcore_sdram_master_p1_ras_n <= litedramcore_sdram_ext_dfi_p1_ras_n;
        end else begin
            litedramcore_sdram_master_p1_ras_n <= litedramcore_sdram_slave_p1_ras_n;
        end
    end else begin
        litedramcore_sdram_master_p1_ras_n <= litedramcore_sdram_csr_dfi_p1_ras_n;
    end
end
always @(*) begin
    litedramcore_sdram_master_p1_we_n <= 1'd1;
    if (litedramcore_sdram_sel) begin
        if (litedramcore_sdram_ext_dfi_sel) begin
            litedramcore_sdram_master_p1_we_n <= litedramcore_sdram_ext_dfi_p1_we_n;
        end else begin
            litedramcore_sdram_master_p1_we_n <= litedramcore_sdram_slave_p1_we_n;
        end
    end else begin
        litedramcore_sdram_master_p1_we_n <= litedramcore_sdram_csr_dfi_p1_we_n;
    end
end
always @(*) begin
    litedramcore_sdram_master_p1_cke <= 1'd0;
    if (litedramcore_sdram_sel) begin
        if (litedramcore_sdram_ext_dfi_sel) begin
            litedramcore_sdram_master_p1_cke <= litedramcore_sdram_ext_dfi_p1_cke;
        end else begin
            litedramcore_sdram_master_p1_cke <= litedramcore_sdram_slave_p1_cke;
        end
    end else begin
        litedramcore_sdram_master_p1_cke <= litedramcore_sdram_csr_dfi_p1_cke;
    end
end
always @(*) begin
    litedramcore_sdram_master_p1_odt <= 1'd0;
    if (litedramcore_sdram_sel) begin
        if (litedramcore_sdram_ext_dfi_sel) begin
            litedramcore_sdram_master_p1_odt <= litedramcore_sdram_ext_dfi_p1_odt;
        end else begin
            litedramcore_sdram_master_p1_odt <= litedramcore_sdram_slave_p1_odt;
        end
    end else begin
        litedramcore_sdram_master_p1_odt <= litedramcore_sdram_csr_dfi_p1_odt;
    end
end
always @(*) begin
    litedramcore_sdram_ext_dfi_p0_rddata <= 32'd0;
    if (litedramcore_sdram_sel) begin
        if (litedramcore_sdram_ext_dfi_sel) begin
            litedramcore_sdram_ext_dfi_p0_rddata <= litedramcore_sdram_master_p0_rddata;
        end else begin
        end
    end else begin
    end
end
always @(*) begin
    litedramcore_sdram_master_p1_reset_n <= 1'd0;
    if (litedramcore_sdram_sel) begin
        if (litedramcore_sdram_ext_dfi_sel) begin
            litedramcore_sdram_master_p1_reset_n <= litedramcore_sdram_ext_dfi_p1_reset_n;
        end else begin
            litedramcore_sdram_master_p1_reset_n <= litedramcore_sdram_slave_p1_reset_n;
        end
    end else begin
        litedramcore_sdram_master_p1_reset_n <= litedramcore_sdram_csr_dfi_p1_reset_n;
    end
end
always @(*) begin
    litedramcore_sdram_ext_dfi_p0_rddata_valid <= 1'd0;
    if (litedramcore_sdram_sel) begin
        if (litedramcore_sdram_ext_dfi_sel) begin
            litedramcore_sdram_ext_dfi_p0_rddata_valid <= litedramcore_sdram_master_p0_rddata_valid;
        end else begin
        end
    end else begin
    end
end
always @(*) begin
    litedramcore_sdram_master_p1_act_n <= 1'd1;
    if (litedramcore_sdram_sel) begin
        if (litedramcore_sdram_ext_dfi_sel) begin
            litedramcore_sdram_master_p1_act_n <= litedramcore_sdram_ext_dfi_p1_act_n;
        end else begin
            litedramcore_sdram_master_p1_act_n <= litedramcore_sdram_slave_p1_act_n;
        end
    end else begin
        litedramcore_sdram_master_p1_act_n <= litedramcore_sdram_csr_dfi_p1_act_n;
    end
end
always @(*) begin
    litedramcore_sdram_master_p1_wrdata <= 32'd0;
    if (litedramcore_sdram_sel) begin
        if (litedramcore_sdram_ext_dfi_sel) begin
            litedramcore_sdram_master_p1_wrdata <= litedramcore_sdram_ext_dfi_p1_wrdata;
        end else begin
            litedramcore_sdram_master_p1_wrdata <= litedramcore_sdram_slave_p1_wrdata;
        end
    end else begin
        litedramcore_sdram_master_p1_wrdata <= litedramcore_sdram_csr_dfi_p1_wrdata;
    end
end
always @(*) begin
    litedramcore_sdram_master_p1_wrdata_en <= 1'd0;
    if (litedramcore_sdram_sel) begin
        if (litedramcore_sdram_ext_dfi_sel) begin
            litedramcore_sdram_master_p1_wrdata_en <= litedramcore_sdram_ext_dfi_p1_wrdata_en;
        end else begin
            litedramcore_sdram_master_p1_wrdata_en <= litedramcore_sdram_slave_p1_wrdata_en;
        end
    end else begin
        litedramcore_sdram_master_p1_wrdata_en <= litedramcore_sdram_csr_dfi_p1_wrdata_en;
    end
end
always @(*) begin
    litedramcore_sdram_master_p1_wrdata_mask <= 4'd0;
    if (litedramcore_sdram_sel) begin
        if (litedramcore_sdram_ext_dfi_sel) begin
            litedramcore_sdram_master_p1_wrdata_mask <= litedramcore_sdram_ext_dfi_p1_wrdata_mask;
        end else begin
            litedramcore_sdram_master_p1_wrdata_mask <= litedramcore_sdram_slave_p1_wrdata_mask;
        end
    end else begin
        litedramcore_sdram_master_p1_wrdata_mask <= litedramcore_sdram_csr_dfi_p1_wrdata_mask;
    end
end
always @(*) begin
    litedramcore_sdram_master_p1_rddata_en <= 1'd0;
    if (litedramcore_sdram_sel) begin
        if (litedramcore_sdram_ext_dfi_sel) begin
            litedramcore_sdram_master_p1_rddata_en <= litedramcore_sdram_ext_dfi_p1_rddata_en;
        end else begin
            litedramcore_sdram_master_p1_rddata_en <= litedramcore_sdram_slave_p1_rddata_en;
        end
    end else begin
        litedramcore_sdram_master_p1_rddata_en <= litedramcore_sdram_csr_dfi_p1_rddata_en;
    end
end
always @(*) begin
    litedramcore_sdram_ext_dfi_p1_rddata <= 32'd0;
    if (litedramcore_sdram_sel) begin
        if (litedramcore_sdram_ext_dfi_sel) begin
            litedramcore_sdram_ext_dfi_p1_rddata <= litedramcore_sdram_master_p1_rddata;
        end else begin
        end
    end else begin
    end
end
always @(*) begin
    litedramcore_sdram_ext_dfi_p1_rddata_valid <= 1'd0;
    if (litedramcore_sdram_sel) begin
        if (litedramcore_sdram_ext_dfi_sel) begin
            litedramcore_sdram_ext_dfi_p1_rddata_valid <= litedramcore_sdram_master_p1_rddata_valid;
        end else begin
        end
    end else begin
    end
end
always @(*) begin
    litedramcore_sdram_slave_p0_rddata <= 32'd0;
    if (litedramcore_sdram_sel) begin
        if (litedramcore_sdram_ext_dfi_sel) begin
        end else begin
            litedramcore_sdram_slave_p0_rddata <= litedramcore_sdram_master_p0_rddata;
        end
    end else begin
    end
end
always @(*) begin
    litedramcore_sdram_slave_p0_rddata_valid <= 1'd0;
    if (litedramcore_sdram_sel) begin
        if (litedramcore_sdram_ext_dfi_sel) begin
        end else begin
            litedramcore_sdram_slave_p0_rddata_valid <= litedramcore_sdram_master_p0_rddata_valid;
        end
    end else begin
    end
end
always @(*) begin
    litedramcore_sdram_csr_dfi_p0_rddata <= 32'd0;
    if (litedramcore_sdram_sel) begin
    end else begin
        litedramcore_sdram_csr_dfi_p0_rddata <= litedramcore_sdram_master_p0_rddata;
    end
end
always @(*) begin
    litedramcore_sdram_csr_dfi_p0_rddata_valid <= 1'd0;
    if (litedramcore_sdram_sel) begin
    end else begin
        litedramcore_sdram_csr_dfi_p0_rddata_valid <= litedramcore_sdram_master_p0_rddata_valid;
    end
end
always @(*) begin
    litedramcore_sdram_slave_p1_rddata <= 32'd0;
    if (litedramcore_sdram_sel) begin
        if (litedramcore_sdram_ext_dfi_sel) begin
        end else begin
            litedramcore_sdram_slave_p1_rddata <= litedramcore_sdram_master_p1_rddata;
        end
    end else begin
    end
end
always @(*) begin
    litedramcore_sdram_slave_p1_rddata_valid <= 1'd0;
    if (litedramcore_sdram_sel) begin
        if (litedramcore_sdram_ext_dfi_sel) begin
        end else begin
            litedramcore_sdram_slave_p1_rddata_valid <= litedramcore_sdram_master_p1_rddata_valid;
        end
    end else begin
    end
end
always @(*) begin
    litedramcore_sdram_master_p0_address <= 13'd0;
    if (litedramcore_sdram_sel) begin
        if (litedramcore_sdram_ext_dfi_sel) begin
            litedramcore_sdram_master_p0_address <= litedramcore_sdram_ext_dfi_p0_address;
        end else begin
            litedramcore_sdram_master_p0_address <= litedramcore_sdram_slave_p0_address;
        end
    end else begin
        litedramcore_sdram_master_p0_address <= litedramcore_sdram_csr_dfi_p0_address;
    end
end
always @(*) begin
    litedramcore_sdram_master_p0_bank <= 3'd0;
    if (litedramcore_sdram_sel) begin
        if (litedramcore_sdram_ext_dfi_sel) begin
            litedramcore_sdram_master_p0_bank <= litedramcore_sdram_ext_dfi_p0_bank;
        end else begin
            litedramcore_sdram_master_p0_bank <= litedramcore_sdram_slave_p0_bank;
        end
    end else begin
        litedramcore_sdram_master_p0_bank <= litedramcore_sdram_csr_dfi_p0_bank;
    end
end
always @(*) begin
    litedramcore_sdram_csr_dfi_p1_rddata <= 32'd0;
    if (litedramcore_sdram_sel) begin
    end else begin
        litedramcore_sdram_csr_dfi_p1_rddata <= litedramcore_sdram_master_p1_rddata;
    end
end
always @(*) begin
    litedramcore_sdram_master_p0_cas_n <= 1'd1;
    if (litedramcore_sdram_sel) begin
        if (litedramcore_sdram_ext_dfi_sel) begin
            litedramcore_sdram_master_p0_cas_n <= litedramcore_sdram_ext_dfi_p0_cas_n;
        end else begin
            litedramcore_sdram_master_p0_cas_n <= litedramcore_sdram_slave_p0_cas_n;
        end
    end else begin
        litedramcore_sdram_master_p0_cas_n <= litedramcore_sdram_csr_dfi_p0_cas_n;
    end
end
always @(*) begin
    litedramcore_sdram_master_p0_cs_n <= 1'd1;
    if (litedramcore_sdram_sel) begin
        if (litedramcore_sdram_ext_dfi_sel) begin
            litedramcore_sdram_master_p0_cs_n <= litedramcore_sdram_ext_dfi_p0_cs_n;
        end else begin
            litedramcore_sdram_master_p0_cs_n <= litedramcore_sdram_slave_p0_cs_n;
            if (1'd0) begin
                litedramcore_sdram_master_p0_cs_n <= {2{litedramcore_sdram_slave_p0_cs_n}};
            end
        end
    end else begin
        litedramcore_sdram_master_p0_cs_n <= litedramcore_sdram_csr_dfi_p0_cs_n;
    end
end
always @(*) begin
    litedramcore_sdram_master_p0_ras_n <= 1'd1;
    if (litedramcore_sdram_sel) begin
        if (litedramcore_sdram_ext_dfi_sel) begin
            litedramcore_sdram_master_p0_ras_n <= litedramcore_sdram_ext_dfi_p0_ras_n;
        end else begin
            litedramcore_sdram_master_p0_ras_n <= litedramcore_sdram_slave_p0_ras_n;
        end
    end else begin
        litedramcore_sdram_master_p0_ras_n <= litedramcore_sdram_csr_dfi_p0_ras_n;
    end
end
always @(*) begin
    litedramcore_sdram_master_p0_we_n <= 1'd1;
    if (litedramcore_sdram_sel) begin
        if (litedramcore_sdram_ext_dfi_sel) begin
            litedramcore_sdram_master_p0_we_n <= litedramcore_sdram_ext_dfi_p0_we_n;
        end else begin
            litedramcore_sdram_master_p0_we_n <= litedramcore_sdram_slave_p0_we_n;
        end
    end else begin
        litedramcore_sdram_master_p0_we_n <= litedramcore_sdram_csr_dfi_p0_we_n;
    end
end
assign litedramcore_sdram_csr_dfi_p0_cke = litedramcore_sdram_cke;
assign litedramcore_sdram_csr_dfi_p1_cke = litedramcore_sdram_cke;
assign litedramcore_sdram_csr_dfi_p0_odt = litedramcore_sdram_odt;
assign litedramcore_sdram_csr_dfi_p1_odt = litedramcore_sdram_odt;
assign litedramcore_sdram_csr_dfi_p0_reset_n = litedramcore_sdram_reset_n;
assign litedramcore_sdram_csr_dfi_p1_reset_n = litedramcore_sdram_reset_n;
always @(*) begin
    litedramcore_sdram_csr_dfi_p0_we_n <= 1'd1;
    if (litedramcore_sdram_phaseinjector0_command_issue_re) begin
        litedramcore_sdram_csr_dfi_p0_we_n <= (~litedramcore_sdram_phaseinjector0_csrfield_we);
    end else begin
        litedramcore_sdram_csr_dfi_p0_we_n <= 1'd1;
    end
end
always @(*) begin
    litedramcore_sdram_csr_dfi_p0_cas_n <= 1'd1;
    if (litedramcore_sdram_phaseinjector0_command_issue_re) begin
        litedramcore_sdram_csr_dfi_p0_cas_n <= (~litedramcore_sdram_phaseinjector0_csrfield_cas);
    end else begin
        litedramcore_sdram_csr_dfi_p0_cas_n <= 1'd1;
    end
end
always @(*) begin
    litedramcore_sdram_csr_dfi_p0_cs_n <= 1'd1;
    if (litedramcore_sdram_phaseinjector0_command_issue_re) begin
        if (litedramcore_sdram_phaseinjector0_csrfield_cs_top) begin
            litedramcore_sdram_csr_dfi_p0_cs_n <= 2'd2;
        end else begin
            if (litedramcore_sdram_phaseinjector0_csrfield_cs_bottom) begin
                litedramcore_sdram_csr_dfi_p0_cs_n <= 1'd1;
            end else begin
                litedramcore_sdram_csr_dfi_p0_cs_n <= {1{(~litedramcore_sdram_phaseinjector0_csrfield_cs)}};
            end
        end
    end else begin
        litedramcore_sdram_csr_dfi_p0_cs_n <= {1{1'd1}};
    end
end
always @(*) begin
    litedramcore_sdram_csr_dfi_p0_ras_n <= 1'd1;
    if (litedramcore_sdram_phaseinjector0_command_issue_re) begin
        litedramcore_sdram_csr_dfi_p0_ras_n <= (~litedramcore_sdram_phaseinjector0_csrfield_ras);
    end else begin
        litedramcore_sdram_csr_dfi_p0_ras_n <= 1'd1;
    end
end
assign litedramcore_sdram_csr_dfi_p0_address = litedramcore_sdram_phaseinjector0_address_storage;
assign litedramcore_sdram_csr_dfi_p0_bank = litedramcore_sdram_phaseinjector0_baddress_storage;
assign litedramcore_sdram_csr_dfi_p0_wrdata_en = (litedramcore_sdram_phaseinjector0_command_issue_re & litedramcore_sdram_phaseinjector0_csrfield_wren);
assign litedramcore_sdram_csr_dfi_p0_rddata_en = (litedramcore_sdram_phaseinjector0_command_issue_re & litedramcore_sdram_phaseinjector0_csrfield_rden);
assign litedramcore_sdram_csr_dfi_p0_wrdata = litedramcore_sdram_phaseinjector0_wrdata_storage;
assign litedramcore_sdram_csr_dfi_p0_wrdata_mask = 1'd0;
always @(*) begin
    litedramcore_sdram_csr_dfi_p1_we_n <= 1'd1;
    if (litedramcore_sdram_phaseinjector1_command_issue_re) begin
        litedramcore_sdram_csr_dfi_p1_we_n <= (~litedramcore_sdram_phaseinjector1_csrfield_we);
    end else begin
        litedramcore_sdram_csr_dfi_p1_we_n <= 1'd1;
    end
end
always @(*) begin
    litedramcore_sdram_csr_dfi_p1_cas_n <= 1'd1;
    if (litedramcore_sdram_phaseinjector1_command_issue_re) begin
        litedramcore_sdram_csr_dfi_p1_cas_n <= (~litedramcore_sdram_phaseinjector1_csrfield_cas);
    end else begin
        litedramcore_sdram_csr_dfi_p1_cas_n <= 1'd1;
    end
end
always @(*) begin
    litedramcore_sdram_csr_dfi_p1_cs_n <= 1'd1;
    if (litedramcore_sdram_phaseinjector1_command_issue_re) begin
        if (litedramcore_sdram_phaseinjector1_csrfield_cs_top) begin
            litedramcore_sdram_csr_dfi_p1_cs_n <= 2'd2;
        end else begin
            if (litedramcore_sdram_phaseinjector1_csrfield_cs_bottom) begin
                litedramcore_sdram_csr_dfi_p1_cs_n <= 1'd1;
            end else begin
                litedramcore_sdram_csr_dfi_p1_cs_n <= {1{(~litedramcore_sdram_phaseinjector1_csrfield_cs)}};
            end
        end
    end else begin
        litedramcore_sdram_csr_dfi_p1_cs_n <= {1{1'd1}};
    end
end
always @(*) begin
    litedramcore_sdram_csr_dfi_p1_ras_n <= 1'd1;
    if (litedramcore_sdram_phaseinjector1_command_issue_re) begin
        litedramcore_sdram_csr_dfi_p1_ras_n <= (~litedramcore_sdram_phaseinjector1_csrfield_ras);
    end else begin
        litedramcore_sdram_csr_dfi_p1_ras_n <= 1'd1;
    end
end
assign litedramcore_sdram_csr_dfi_p1_address = litedramcore_sdram_phaseinjector1_address_storage;
assign litedramcore_sdram_csr_dfi_p1_bank = litedramcore_sdram_phaseinjector1_baddress_storage;
assign litedramcore_sdram_csr_dfi_p1_wrdata_en = (litedramcore_sdram_phaseinjector1_command_issue_re & litedramcore_sdram_phaseinjector1_csrfield_wren);
assign litedramcore_sdram_csr_dfi_p1_rddata_en = (litedramcore_sdram_phaseinjector1_command_issue_re & litedramcore_sdram_phaseinjector1_csrfield_rden);
assign litedramcore_sdram_csr_dfi_p1_wrdata = litedramcore_sdram_phaseinjector1_wrdata_storage;
assign litedramcore_sdram_csr_dfi_p1_wrdata_mask = 1'd0;
assign litedramcore_sdram_bankmachine0_req_valid = litedramcore_sdram_interface_bank0_valid;
assign litedramcore_sdram_interface_bank0_ready = litedramcore_sdram_bankmachine0_req_ready;
assign litedramcore_sdram_bankmachine0_req_we = litedramcore_sdram_interface_bank0_we;
assign litedramcore_sdram_bankmachine0_req_addr = litedramcore_sdram_interface_bank0_addr;
assign litedramcore_sdram_interface_bank0_lock = litedramcore_sdram_bankmachine0_req_lock;
assign litedramcore_sdram_interface_bank0_wdata_ready = litedramcore_sdram_bankmachine0_req_wdata_ready;
assign litedramcore_sdram_interface_bank0_rdata_valid = litedramcore_sdram_bankmachine0_req_rdata_valid;
assign litedramcore_sdram_bankmachine1_req_valid = litedramcore_sdram_interface_bank1_valid;
assign litedramcore_sdram_interface_bank1_ready = litedramcore_sdram_bankmachine1_req_ready;
assign litedramcore_sdram_bankmachine1_req_we = litedramcore_sdram_interface_bank1_we;
assign litedramcore_sdram_bankmachine1_req_addr = litedramcore_sdram_interface_bank1_addr;
assign litedramcore_sdram_interface_bank1_lock = litedramcore_sdram_bankmachine1_req_lock;
assign litedramcore_sdram_interface_bank1_wdata_ready = litedramcore_sdram_bankmachine1_req_wdata_ready;
assign litedramcore_sdram_interface_bank1_rdata_valid = litedramcore_sdram_bankmachine1_req_rdata_valid;
assign litedramcore_sdram_bankmachine2_req_valid = litedramcore_sdram_interface_bank2_valid;
assign litedramcore_sdram_interface_bank2_ready = litedramcore_sdram_bankmachine2_req_ready;
assign litedramcore_sdram_bankmachine2_req_we = litedramcore_sdram_interface_bank2_we;
assign litedramcore_sdram_bankmachine2_req_addr = litedramcore_sdram_interface_bank2_addr;
assign litedramcore_sdram_interface_bank2_lock = litedramcore_sdram_bankmachine2_req_lock;
assign litedramcore_sdram_interface_bank2_wdata_ready = litedramcore_sdram_bankmachine2_req_wdata_ready;
assign litedramcore_sdram_interface_bank2_rdata_valid = litedramcore_sdram_bankmachine2_req_rdata_valid;
assign litedramcore_sdram_bankmachine3_req_valid = litedramcore_sdram_interface_bank3_valid;
assign litedramcore_sdram_interface_bank3_ready = litedramcore_sdram_bankmachine3_req_ready;
assign litedramcore_sdram_bankmachine3_req_we = litedramcore_sdram_interface_bank3_we;
assign litedramcore_sdram_bankmachine3_req_addr = litedramcore_sdram_interface_bank3_addr;
assign litedramcore_sdram_interface_bank3_lock = litedramcore_sdram_bankmachine3_req_lock;
assign litedramcore_sdram_interface_bank3_wdata_ready = litedramcore_sdram_bankmachine3_req_wdata_ready;
assign litedramcore_sdram_interface_bank3_rdata_valid = litedramcore_sdram_bankmachine3_req_rdata_valid;
assign litedramcore_sdram_bankmachine4_req_valid = litedramcore_sdram_interface_bank4_valid;
assign litedramcore_sdram_interface_bank4_ready = litedramcore_sdram_bankmachine4_req_ready;
assign litedramcore_sdram_bankmachine4_req_we = litedramcore_sdram_interface_bank4_we;
assign litedramcore_sdram_bankmachine4_req_addr = litedramcore_sdram_interface_bank4_addr;
assign litedramcore_sdram_interface_bank4_lock = litedramcore_sdram_bankmachine4_req_lock;
assign litedramcore_sdram_interface_bank4_wdata_ready = litedramcore_sdram_bankmachine4_req_wdata_ready;
assign litedramcore_sdram_interface_bank4_rdata_valid = litedramcore_sdram_bankmachine4_req_rdata_valid;
assign litedramcore_sdram_bankmachine5_req_valid = litedramcore_sdram_interface_bank5_valid;
assign litedramcore_sdram_interface_bank5_ready = litedramcore_sdram_bankmachine5_req_ready;
assign litedramcore_sdram_bankmachine5_req_we = litedramcore_sdram_interface_bank5_we;
assign litedramcore_sdram_bankmachine5_req_addr = litedramcore_sdram_interface_bank5_addr;
assign litedramcore_sdram_interface_bank5_lock = litedramcore_sdram_bankmachine5_req_lock;
assign litedramcore_sdram_interface_bank5_wdata_ready = litedramcore_sdram_bankmachine5_req_wdata_ready;
assign litedramcore_sdram_interface_bank5_rdata_valid = litedramcore_sdram_bankmachine5_req_rdata_valid;
assign litedramcore_sdram_bankmachine6_req_valid = litedramcore_sdram_interface_bank6_valid;
assign litedramcore_sdram_interface_bank6_ready = litedramcore_sdram_bankmachine6_req_ready;
assign litedramcore_sdram_bankmachine6_req_we = litedramcore_sdram_interface_bank6_we;
assign litedramcore_sdram_bankmachine6_req_addr = litedramcore_sdram_interface_bank6_addr;
assign litedramcore_sdram_interface_bank6_lock = litedramcore_sdram_bankmachine6_req_lock;
assign litedramcore_sdram_interface_bank6_wdata_ready = litedramcore_sdram_bankmachine6_req_wdata_ready;
assign litedramcore_sdram_interface_bank6_rdata_valid = litedramcore_sdram_bankmachine6_req_rdata_valid;
assign litedramcore_sdram_bankmachine7_req_valid = litedramcore_sdram_interface_bank7_valid;
assign litedramcore_sdram_interface_bank7_ready = litedramcore_sdram_bankmachine7_req_ready;
assign litedramcore_sdram_bankmachine7_req_we = litedramcore_sdram_interface_bank7_we;
assign litedramcore_sdram_bankmachine7_req_addr = litedramcore_sdram_interface_bank7_addr;
assign litedramcore_sdram_interface_bank7_lock = litedramcore_sdram_bankmachine7_req_lock;
assign litedramcore_sdram_interface_bank7_wdata_ready = litedramcore_sdram_bankmachine7_req_wdata_ready;
assign litedramcore_sdram_interface_bank7_rdata_valid = litedramcore_sdram_bankmachine7_req_rdata_valid;
assign litedramcore_sdram_timer_wait = (~litedramcore_sdram_timer_done0);
assign litedramcore_sdram_postponer_req_i = litedramcore_sdram_timer_done0;
assign litedramcore_sdram_wants_refresh = litedramcore_sdram_postponer_req_o;
assign litedramcore_sdram_timer_done1 = (litedramcore_sdram_timer_count1 == 1'd0);
assign litedramcore_sdram_timer_done0 = litedramcore_sdram_timer_done1;
assign litedramcore_sdram_timer_count0 = litedramcore_sdram_timer_count1;
assign litedramcore_sdram_sequencer_start1 = (litedramcore_sdram_sequencer_start0 | (litedramcore_sdram_sequencer_count != 1'd0));
assign litedramcore_sdram_sequencer_done0 = (litedramcore_sdram_sequencer_done1 & (litedramcore_sdram_sequencer_count == 1'd0));
always @(*) begin
    refresher_next_state <= 2'd0;
    refresher_next_state <= refresher_state;
    case (refresher_state)
        1'd1: begin
            if (litedramcore_sdram_cmd_ready) begin
                refresher_next_state <= 2'd2;
            end
        end
        2'd2: begin
            if (litedramcore_sdram_sequencer_done0) begin
                refresher_next_state <= 1'd0;
            end
        end
        default: begin
            if (1'd1) begin
                if (litedramcore_sdram_wants_refresh) begin
                    refresher_next_state <= 1'd1;
                end
            end
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_cmd_last <= 1'd0;
    case (refresher_state)
        1'd1: begin
        end
        2'd2: begin
            if (litedramcore_sdram_sequencer_done0) begin
                litedramcore_sdram_cmd_last <= 1'd1;
            end
        end
        default: begin
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_cmd_valid <= 1'd0;
    case (refresher_state)
        1'd1: begin
            litedramcore_sdram_cmd_valid <= 1'd1;
        end
        2'd2: begin
            litedramcore_sdram_cmd_valid <= 1'd1;
            if (litedramcore_sdram_sequencer_done0) begin
                litedramcore_sdram_cmd_valid <= 1'd0;
            end
        end
        default: begin
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_sequencer_start0 <= 1'd0;
    case (refresher_state)
        1'd1: begin
            if (litedramcore_sdram_cmd_ready) begin
                litedramcore_sdram_sequencer_start0 <= 1'd1;
            end
        end
        2'd2: begin
        end
        default: begin
        end
    endcase
end
assign litedramcore_sdram_bankmachine0_sink_valid = litedramcore_sdram_bankmachine0_req_valid;
assign litedramcore_sdram_bankmachine0_req_ready = litedramcore_sdram_bankmachine0_sink_ready;
assign litedramcore_sdram_bankmachine0_sink_payload_we = litedramcore_sdram_bankmachine0_req_we;
assign litedramcore_sdram_bankmachine0_sink_payload_addr = litedramcore_sdram_bankmachine0_req_addr;
assign litedramcore_sdram_bankmachine0_sink_sink_valid = litedramcore_sdram_bankmachine0_source_valid;
assign litedramcore_sdram_bankmachine0_source_ready = litedramcore_sdram_bankmachine0_sink_sink_ready;
assign litedramcore_sdram_bankmachine0_sink_sink_first = litedramcore_sdram_bankmachine0_source_first;
assign litedramcore_sdram_bankmachine0_sink_sink_last = litedramcore_sdram_bankmachine0_source_last;
assign litedramcore_sdram_bankmachine0_sink_sink_payload_we = litedramcore_sdram_bankmachine0_source_payload_we;
assign litedramcore_sdram_bankmachine0_sink_sink_payload_addr = litedramcore_sdram_bankmachine0_source_payload_addr;
assign litedramcore_sdram_bankmachine0_source_source_ready = (litedramcore_sdram_bankmachine0_req_wdata_ready | litedramcore_sdram_bankmachine0_req_rdata_valid);
assign litedramcore_sdram_bankmachine0_req_lock = (litedramcore_sdram_bankmachine0_source_valid | litedramcore_sdram_bankmachine0_source_source_valid);
assign litedramcore_sdram_bankmachine0_row_hit = (litedramcore_sdram_bankmachine0_row == litedramcore_sdram_bankmachine0_source_source_payload_addr[20:8]);
assign litedramcore_sdram_bankmachine0_cmd_payload_ba = 1'd0;
always @(*) begin
    litedramcore_sdram_bankmachine0_cmd_payload_a <= 13'd0;
    if (litedramcore_sdram_bankmachine0_row_col_n_addr_sel) begin
        litedramcore_sdram_bankmachine0_cmd_payload_a <= litedramcore_sdram_bankmachine0_source_source_payload_addr[20:8];
    end else begin
        litedramcore_sdram_bankmachine0_cmd_payload_a <= ((litedramcore_sdram_bankmachine0_auto_precharge <<< 4'd10) | {litedramcore_sdram_bankmachine0_source_source_payload_addr[7:0], {2{1'd0}}});
    end
end
assign litedramcore_sdram_bankmachine0_twtpcon_valid = ((litedramcore_sdram_bankmachine0_cmd_valid & litedramcore_sdram_bankmachine0_cmd_ready) & litedramcore_sdram_bankmachine0_cmd_payload_is_write);
assign litedramcore_sdram_bankmachine0_trccon_valid = ((litedramcore_sdram_bankmachine0_cmd_valid & litedramcore_sdram_bankmachine0_cmd_ready) & litedramcore_sdram_bankmachine0_row_open);
assign litedramcore_sdram_bankmachine0_trascon_valid = ((litedramcore_sdram_bankmachine0_cmd_valid & litedramcore_sdram_bankmachine0_cmd_ready) & litedramcore_sdram_bankmachine0_row_open);
always @(*) begin
    litedramcore_sdram_bankmachine0_auto_precharge <= 1'd0;
    if ((litedramcore_sdram_bankmachine0_source_valid & litedramcore_sdram_bankmachine0_source_source_valid)) begin
        if ((litedramcore_sdram_bankmachine0_source_payload_addr[20:8] != litedramcore_sdram_bankmachine0_source_source_payload_addr[20:8])) begin
            litedramcore_sdram_bankmachine0_auto_precharge <= (litedramcore_sdram_bankmachine0_row_close == 1'd0);
        end
    end
end
assign litedramcore_sdram_bankmachine0_syncfifo0_din = {litedramcore_sdram_bankmachine0_fifo_in_last, litedramcore_sdram_bankmachine0_fifo_in_first, litedramcore_sdram_bankmachine0_fifo_in_payload_addr, litedramcore_sdram_bankmachine0_fifo_in_payload_we};
assign {litedramcore_sdram_bankmachine0_fifo_out_last, litedramcore_sdram_bankmachine0_fifo_out_first, litedramcore_sdram_bankmachine0_fifo_out_payload_addr, litedramcore_sdram_bankmachine0_fifo_out_payload_we} = litedramcore_sdram_bankmachine0_syncfifo0_dout;
assign {litedramcore_sdram_bankmachine0_fifo_out_last, litedramcore_sdram_bankmachine0_fifo_out_first, litedramcore_sdram_bankmachine0_fifo_out_payload_addr, litedramcore_sdram_bankmachine0_fifo_out_payload_we} = litedramcore_sdram_bankmachine0_syncfifo0_dout;
assign {litedramcore_sdram_bankmachine0_fifo_out_last, litedramcore_sdram_bankmachine0_fifo_out_first, litedramcore_sdram_bankmachine0_fifo_out_payload_addr, litedramcore_sdram_bankmachine0_fifo_out_payload_we} = litedramcore_sdram_bankmachine0_syncfifo0_dout;
assign {litedramcore_sdram_bankmachine0_fifo_out_last, litedramcore_sdram_bankmachine0_fifo_out_first, litedramcore_sdram_bankmachine0_fifo_out_payload_addr, litedramcore_sdram_bankmachine0_fifo_out_payload_we} = litedramcore_sdram_bankmachine0_syncfifo0_dout;
assign litedramcore_sdram_bankmachine0_sink_ready = litedramcore_sdram_bankmachine0_syncfifo0_writable;
assign litedramcore_sdram_bankmachine0_syncfifo0_we = litedramcore_sdram_bankmachine0_sink_valid;
assign litedramcore_sdram_bankmachine0_fifo_in_first = litedramcore_sdram_bankmachine0_sink_first;
assign litedramcore_sdram_bankmachine0_fifo_in_last = litedramcore_sdram_bankmachine0_sink_last;
assign litedramcore_sdram_bankmachine0_fifo_in_payload_we = litedramcore_sdram_bankmachine0_sink_payload_we;
assign litedramcore_sdram_bankmachine0_fifo_in_payload_addr = litedramcore_sdram_bankmachine0_sink_payload_addr;
assign litedramcore_sdram_bankmachine0_source_valid = litedramcore_sdram_bankmachine0_syncfifo0_readable;
assign litedramcore_sdram_bankmachine0_source_first = litedramcore_sdram_bankmachine0_fifo_out_first;
assign litedramcore_sdram_bankmachine0_source_last = litedramcore_sdram_bankmachine0_fifo_out_last;
assign litedramcore_sdram_bankmachine0_source_payload_we = litedramcore_sdram_bankmachine0_fifo_out_payload_we;
assign litedramcore_sdram_bankmachine0_source_payload_addr = litedramcore_sdram_bankmachine0_fifo_out_payload_addr;
assign litedramcore_sdram_bankmachine0_syncfifo0_re = litedramcore_sdram_bankmachine0_source_ready;
always @(*) begin
    litedramcore_sdram_bankmachine0_wrport_adr <= 4'd0;
    if (litedramcore_sdram_bankmachine0_replace) begin
        litedramcore_sdram_bankmachine0_wrport_adr <= (litedramcore_sdram_bankmachine0_produce - 1'd1);
    end else begin
        litedramcore_sdram_bankmachine0_wrport_adr <= litedramcore_sdram_bankmachine0_produce;
    end
end
assign litedramcore_sdram_bankmachine0_wrport_dat_w = litedramcore_sdram_bankmachine0_syncfifo0_din;
assign litedramcore_sdram_bankmachine0_wrport_we = (litedramcore_sdram_bankmachine0_syncfifo0_we & (litedramcore_sdram_bankmachine0_syncfifo0_writable | litedramcore_sdram_bankmachine0_replace));
assign litedramcore_sdram_bankmachine0_do_read = (litedramcore_sdram_bankmachine0_syncfifo0_readable & litedramcore_sdram_bankmachine0_syncfifo0_re);
assign litedramcore_sdram_bankmachine0_rdport_adr = litedramcore_sdram_bankmachine0_consume;
assign litedramcore_sdram_bankmachine0_syncfifo0_dout = litedramcore_sdram_bankmachine0_rdport_dat_r;
assign litedramcore_sdram_bankmachine0_syncfifo0_writable = (litedramcore_sdram_bankmachine0_level != 5'd16);
assign litedramcore_sdram_bankmachine0_syncfifo0_readable = (litedramcore_sdram_bankmachine0_level != 1'd0);
assign litedramcore_sdram_bankmachine0_pipe_valid_sink_ready = ((~litedramcore_sdram_bankmachine0_pipe_valid_source_valid) | litedramcore_sdram_bankmachine0_pipe_valid_source_ready);
assign litedramcore_sdram_bankmachine0_pipe_valid_sink_valid = litedramcore_sdram_bankmachine0_sink_sink_valid;
assign litedramcore_sdram_bankmachine0_sink_sink_ready = litedramcore_sdram_bankmachine0_pipe_valid_sink_ready;
assign litedramcore_sdram_bankmachine0_pipe_valid_sink_first = litedramcore_sdram_bankmachine0_sink_sink_first;
assign litedramcore_sdram_bankmachine0_pipe_valid_sink_last = litedramcore_sdram_bankmachine0_sink_sink_last;
assign litedramcore_sdram_bankmachine0_pipe_valid_sink_payload_we = litedramcore_sdram_bankmachine0_sink_sink_payload_we;
assign litedramcore_sdram_bankmachine0_pipe_valid_sink_payload_addr = litedramcore_sdram_bankmachine0_sink_sink_payload_addr;
assign litedramcore_sdram_bankmachine0_source_source_valid = litedramcore_sdram_bankmachine0_pipe_valid_source_valid;
assign litedramcore_sdram_bankmachine0_pipe_valid_source_ready = litedramcore_sdram_bankmachine0_source_source_ready;
assign litedramcore_sdram_bankmachine0_source_source_first = litedramcore_sdram_bankmachine0_pipe_valid_source_first;
assign litedramcore_sdram_bankmachine0_source_source_last = litedramcore_sdram_bankmachine0_pipe_valid_source_last;
assign litedramcore_sdram_bankmachine0_source_source_payload_we = litedramcore_sdram_bankmachine0_pipe_valid_source_payload_we;
assign litedramcore_sdram_bankmachine0_source_source_payload_addr = litedramcore_sdram_bankmachine0_pipe_valid_source_payload_addr;
always @(*) begin
    bankmachine0_next_state <= 3'd0;
    bankmachine0_next_state <= bankmachine0_state;
    case (bankmachine0_state)
        1'd1: begin
            if ((litedramcore_sdram_bankmachine0_twtpcon_ready & litedramcore_sdram_bankmachine0_trascon_ready)) begin
                if (litedramcore_sdram_bankmachine0_cmd_ready) begin
                    bankmachine0_next_state <= 3'd5;
                end
            end
        end
        2'd2: begin
            if ((litedramcore_sdram_bankmachine0_twtpcon_ready & litedramcore_sdram_bankmachine0_trascon_ready)) begin
                bankmachine0_next_state <= 3'd5;
            end
        end
        2'd3: begin
            if (litedramcore_sdram_bankmachine0_trccon_ready) begin
                if (litedramcore_sdram_bankmachine0_cmd_ready) begin
                    bankmachine0_next_state <= 3'd6;
                end
            end
        end
        3'd4: begin
            if ((~litedramcore_sdram_bankmachine0_refresh_req)) begin
                bankmachine0_next_state <= 1'd0;
            end
        end
        3'd5: begin
            bankmachine0_next_state <= 2'd3;
        end
        3'd6: begin
            bankmachine0_next_state <= 1'd0;
        end
        default: begin
            if (litedramcore_sdram_bankmachine0_refresh_req) begin
                bankmachine0_next_state <= 3'd4;
            end else begin
                if (litedramcore_sdram_bankmachine0_source_source_valid) begin
                    if (litedramcore_sdram_bankmachine0_row_opened) begin
                        if (litedramcore_sdram_bankmachine0_row_hit) begin
                            if ((litedramcore_sdram_bankmachine0_cmd_ready & litedramcore_sdram_bankmachine0_auto_precharge)) begin
                                bankmachine0_next_state <= 2'd2;
                            end
                        end else begin
                            bankmachine0_next_state <= 1'd1;
                        end
                    end else begin
                        bankmachine0_next_state <= 2'd3;
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine0_cmd_payload_is_cmd <= 1'd0;
    case (bankmachine0_state)
        1'd1: begin
            if ((litedramcore_sdram_bankmachine0_twtpcon_ready & litedramcore_sdram_bankmachine0_trascon_ready)) begin
                litedramcore_sdram_bankmachine0_cmd_payload_is_cmd <= 1'd1;
            end
        end
        2'd2: begin
        end
        2'd3: begin
            if (litedramcore_sdram_bankmachine0_trccon_ready) begin
                litedramcore_sdram_bankmachine0_cmd_payload_is_cmd <= 1'd1;
            end
        end
        3'd4: begin
            litedramcore_sdram_bankmachine0_cmd_payload_is_cmd <= 1'd1;
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine0_cmd_payload_is_read <= 1'd0;
    case (bankmachine0_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (litedramcore_sdram_bankmachine0_refresh_req) begin
            end else begin
                if (litedramcore_sdram_bankmachine0_source_source_valid) begin
                    if (litedramcore_sdram_bankmachine0_row_opened) begin
                        if (litedramcore_sdram_bankmachine0_row_hit) begin
                            if (litedramcore_sdram_bankmachine0_source_source_payload_we) begin
                            end else begin
                                litedramcore_sdram_bankmachine0_cmd_payload_is_read <= 1'd1;
                            end
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine0_cmd_payload_is_write <= 1'd0;
    case (bankmachine0_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (litedramcore_sdram_bankmachine0_refresh_req) begin
            end else begin
                if (litedramcore_sdram_bankmachine0_source_source_valid) begin
                    if (litedramcore_sdram_bankmachine0_row_opened) begin
                        if (litedramcore_sdram_bankmachine0_row_hit) begin
                            if (litedramcore_sdram_bankmachine0_source_source_payload_we) begin
                                litedramcore_sdram_bankmachine0_cmd_payload_is_write <= 1'd1;
                            end else begin
                            end
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine0_req_wdata_ready <= 1'd0;
    case (bankmachine0_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (litedramcore_sdram_bankmachine0_refresh_req) begin
            end else begin
                if (litedramcore_sdram_bankmachine0_source_source_valid) begin
                    if (litedramcore_sdram_bankmachine0_row_opened) begin
                        if (litedramcore_sdram_bankmachine0_row_hit) begin
                            if (litedramcore_sdram_bankmachine0_source_source_payload_we) begin
                                litedramcore_sdram_bankmachine0_req_wdata_ready <= litedramcore_sdram_bankmachine0_cmd_ready;
                            end else begin
                            end
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine0_req_rdata_valid <= 1'd0;
    case (bankmachine0_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (litedramcore_sdram_bankmachine0_refresh_req) begin
            end else begin
                if (litedramcore_sdram_bankmachine0_source_source_valid) begin
                    if (litedramcore_sdram_bankmachine0_row_opened) begin
                        if (litedramcore_sdram_bankmachine0_row_hit) begin
                            if (litedramcore_sdram_bankmachine0_source_source_payload_we) begin
                            end else begin
                                litedramcore_sdram_bankmachine0_req_rdata_valid <= litedramcore_sdram_bankmachine0_cmd_ready;
                            end
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine0_refresh_gnt <= 1'd0;
    case (bankmachine0_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
            if (litedramcore_sdram_bankmachine0_twtpcon_ready) begin
                litedramcore_sdram_bankmachine0_refresh_gnt <= 1'd1;
            end
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine0_row_open <= 1'd0;
    case (bankmachine0_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
            if (litedramcore_sdram_bankmachine0_trccon_ready) begin
                litedramcore_sdram_bankmachine0_row_open <= 1'd1;
            end
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine0_cmd_valid <= 1'd0;
    case (bankmachine0_state)
        1'd1: begin
            if ((litedramcore_sdram_bankmachine0_twtpcon_ready & litedramcore_sdram_bankmachine0_trascon_ready)) begin
                litedramcore_sdram_bankmachine0_cmd_valid <= 1'd1;
            end
        end
        2'd2: begin
        end
        2'd3: begin
            if (litedramcore_sdram_bankmachine0_trccon_ready) begin
                litedramcore_sdram_bankmachine0_cmd_valid <= 1'd1;
            end
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (litedramcore_sdram_bankmachine0_refresh_req) begin
            end else begin
                if (litedramcore_sdram_bankmachine0_source_source_valid) begin
                    if (litedramcore_sdram_bankmachine0_row_opened) begin
                        if (litedramcore_sdram_bankmachine0_row_hit) begin
                            litedramcore_sdram_bankmachine0_cmd_valid <= 1'd1;
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine0_row_close <= 1'd0;
    case (bankmachine0_state)
        1'd1: begin
            litedramcore_sdram_bankmachine0_row_close <= 1'd1;
        end
        2'd2: begin
            litedramcore_sdram_bankmachine0_row_close <= 1'd1;
        end
        2'd3: begin
        end
        3'd4: begin
            litedramcore_sdram_bankmachine0_row_close <= 1'd1;
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine0_row_col_n_addr_sel <= 1'd0;
    case (bankmachine0_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
            if (litedramcore_sdram_bankmachine0_trccon_ready) begin
                litedramcore_sdram_bankmachine0_row_col_n_addr_sel <= 1'd1;
            end
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine0_cmd_payload_cas <= 1'd0;
    case (bankmachine0_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (litedramcore_sdram_bankmachine0_refresh_req) begin
            end else begin
                if (litedramcore_sdram_bankmachine0_source_source_valid) begin
                    if (litedramcore_sdram_bankmachine0_row_opened) begin
                        if (litedramcore_sdram_bankmachine0_row_hit) begin
                            litedramcore_sdram_bankmachine0_cmd_payload_cas <= 1'd1;
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine0_cmd_payload_ras <= 1'd0;
    case (bankmachine0_state)
        1'd1: begin
            if ((litedramcore_sdram_bankmachine0_twtpcon_ready & litedramcore_sdram_bankmachine0_trascon_ready)) begin
                litedramcore_sdram_bankmachine0_cmd_payload_ras <= 1'd1;
            end
        end
        2'd2: begin
        end
        2'd3: begin
            if (litedramcore_sdram_bankmachine0_trccon_ready) begin
                litedramcore_sdram_bankmachine0_cmd_payload_ras <= 1'd1;
            end
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine0_cmd_payload_we <= 1'd0;
    case (bankmachine0_state)
        1'd1: begin
            if ((litedramcore_sdram_bankmachine0_twtpcon_ready & litedramcore_sdram_bankmachine0_trascon_ready)) begin
                litedramcore_sdram_bankmachine0_cmd_payload_we <= 1'd1;
            end
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (litedramcore_sdram_bankmachine0_refresh_req) begin
            end else begin
                if (litedramcore_sdram_bankmachine0_source_source_valid) begin
                    if (litedramcore_sdram_bankmachine0_row_opened) begin
                        if (litedramcore_sdram_bankmachine0_row_hit) begin
                            if (litedramcore_sdram_bankmachine0_source_source_payload_we) begin
                                litedramcore_sdram_bankmachine0_cmd_payload_we <= 1'd1;
                            end else begin
                            end
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
assign litedramcore_sdram_bankmachine1_sink_valid = litedramcore_sdram_bankmachine1_req_valid;
assign litedramcore_sdram_bankmachine1_req_ready = litedramcore_sdram_bankmachine1_sink_ready;
assign litedramcore_sdram_bankmachine1_sink_payload_we = litedramcore_sdram_bankmachine1_req_we;
assign litedramcore_sdram_bankmachine1_sink_payload_addr = litedramcore_sdram_bankmachine1_req_addr;
assign litedramcore_sdram_bankmachine1_sink_sink_valid = litedramcore_sdram_bankmachine1_source_valid;
assign litedramcore_sdram_bankmachine1_source_ready = litedramcore_sdram_bankmachine1_sink_sink_ready;
assign litedramcore_sdram_bankmachine1_sink_sink_first = litedramcore_sdram_bankmachine1_source_first;
assign litedramcore_sdram_bankmachine1_sink_sink_last = litedramcore_sdram_bankmachine1_source_last;
assign litedramcore_sdram_bankmachine1_sink_sink_payload_we = litedramcore_sdram_bankmachine1_source_payload_we;
assign litedramcore_sdram_bankmachine1_sink_sink_payload_addr = litedramcore_sdram_bankmachine1_source_payload_addr;
assign litedramcore_sdram_bankmachine1_source_source_ready = (litedramcore_sdram_bankmachine1_req_wdata_ready | litedramcore_sdram_bankmachine1_req_rdata_valid);
assign litedramcore_sdram_bankmachine1_req_lock = (litedramcore_sdram_bankmachine1_source_valid | litedramcore_sdram_bankmachine1_source_source_valid);
assign litedramcore_sdram_bankmachine1_row_hit = (litedramcore_sdram_bankmachine1_row == litedramcore_sdram_bankmachine1_source_source_payload_addr[20:8]);
assign litedramcore_sdram_bankmachine1_cmd_payload_ba = 1'd1;
always @(*) begin
    litedramcore_sdram_bankmachine1_cmd_payload_a <= 13'd0;
    if (litedramcore_sdram_bankmachine1_row_col_n_addr_sel) begin
        litedramcore_sdram_bankmachine1_cmd_payload_a <= litedramcore_sdram_bankmachine1_source_source_payload_addr[20:8];
    end else begin
        litedramcore_sdram_bankmachine1_cmd_payload_a <= ((litedramcore_sdram_bankmachine1_auto_precharge <<< 4'd10) | {litedramcore_sdram_bankmachine1_source_source_payload_addr[7:0], {2{1'd0}}});
    end
end
assign litedramcore_sdram_bankmachine1_twtpcon_valid = ((litedramcore_sdram_bankmachine1_cmd_valid & litedramcore_sdram_bankmachine1_cmd_ready) & litedramcore_sdram_bankmachine1_cmd_payload_is_write);
assign litedramcore_sdram_bankmachine1_trccon_valid = ((litedramcore_sdram_bankmachine1_cmd_valid & litedramcore_sdram_bankmachine1_cmd_ready) & litedramcore_sdram_bankmachine1_row_open);
assign litedramcore_sdram_bankmachine1_trascon_valid = ((litedramcore_sdram_bankmachine1_cmd_valid & litedramcore_sdram_bankmachine1_cmd_ready) & litedramcore_sdram_bankmachine1_row_open);
always @(*) begin
    litedramcore_sdram_bankmachine1_auto_precharge <= 1'd0;
    if ((litedramcore_sdram_bankmachine1_source_valid & litedramcore_sdram_bankmachine1_source_source_valid)) begin
        if ((litedramcore_sdram_bankmachine1_source_payload_addr[20:8] != litedramcore_sdram_bankmachine1_source_source_payload_addr[20:8])) begin
            litedramcore_sdram_bankmachine1_auto_precharge <= (litedramcore_sdram_bankmachine1_row_close == 1'd0);
        end
    end
end
assign litedramcore_sdram_bankmachine1_syncfifo1_din = {litedramcore_sdram_bankmachine1_fifo_in_last, litedramcore_sdram_bankmachine1_fifo_in_first, litedramcore_sdram_bankmachine1_fifo_in_payload_addr, litedramcore_sdram_bankmachine1_fifo_in_payload_we};
assign {litedramcore_sdram_bankmachine1_fifo_out_last, litedramcore_sdram_bankmachine1_fifo_out_first, litedramcore_sdram_bankmachine1_fifo_out_payload_addr, litedramcore_sdram_bankmachine1_fifo_out_payload_we} = litedramcore_sdram_bankmachine1_syncfifo1_dout;
assign {litedramcore_sdram_bankmachine1_fifo_out_last, litedramcore_sdram_bankmachine1_fifo_out_first, litedramcore_sdram_bankmachine1_fifo_out_payload_addr, litedramcore_sdram_bankmachine1_fifo_out_payload_we} = litedramcore_sdram_bankmachine1_syncfifo1_dout;
assign {litedramcore_sdram_bankmachine1_fifo_out_last, litedramcore_sdram_bankmachine1_fifo_out_first, litedramcore_sdram_bankmachine1_fifo_out_payload_addr, litedramcore_sdram_bankmachine1_fifo_out_payload_we} = litedramcore_sdram_bankmachine1_syncfifo1_dout;
assign {litedramcore_sdram_bankmachine1_fifo_out_last, litedramcore_sdram_bankmachine1_fifo_out_first, litedramcore_sdram_bankmachine1_fifo_out_payload_addr, litedramcore_sdram_bankmachine1_fifo_out_payload_we} = litedramcore_sdram_bankmachine1_syncfifo1_dout;
assign litedramcore_sdram_bankmachine1_sink_ready = litedramcore_sdram_bankmachine1_syncfifo1_writable;
assign litedramcore_sdram_bankmachine1_syncfifo1_we = litedramcore_sdram_bankmachine1_sink_valid;
assign litedramcore_sdram_bankmachine1_fifo_in_first = litedramcore_sdram_bankmachine1_sink_first;
assign litedramcore_sdram_bankmachine1_fifo_in_last = litedramcore_sdram_bankmachine1_sink_last;
assign litedramcore_sdram_bankmachine1_fifo_in_payload_we = litedramcore_sdram_bankmachine1_sink_payload_we;
assign litedramcore_sdram_bankmachine1_fifo_in_payload_addr = litedramcore_sdram_bankmachine1_sink_payload_addr;
assign litedramcore_sdram_bankmachine1_source_valid = litedramcore_sdram_bankmachine1_syncfifo1_readable;
assign litedramcore_sdram_bankmachine1_source_first = litedramcore_sdram_bankmachine1_fifo_out_first;
assign litedramcore_sdram_bankmachine1_source_last = litedramcore_sdram_bankmachine1_fifo_out_last;
assign litedramcore_sdram_bankmachine1_source_payload_we = litedramcore_sdram_bankmachine1_fifo_out_payload_we;
assign litedramcore_sdram_bankmachine1_source_payload_addr = litedramcore_sdram_bankmachine1_fifo_out_payload_addr;
assign litedramcore_sdram_bankmachine1_syncfifo1_re = litedramcore_sdram_bankmachine1_source_ready;
always @(*) begin
    litedramcore_sdram_bankmachine1_wrport_adr <= 4'd0;
    if (litedramcore_sdram_bankmachine1_replace) begin
        litedramcore_sdram_bankmachine1_wrport_adr <= (litedramcore_sdram_bankmachine1_produce - 1'd1);
    end else begin
        litedramcore_sdram_bankmachine1_wrport_adr <= litedramcore_sdram_bankmachine1_produce;
    end
end
assign litedramcore_sdram_bankmachine1_wrport_dat_w = litedramcore_sdram_bankmachine1_syncfifo1_din;
assign litedramcore_sdram_bankmachine1_wrport_we = (litedramcore_sdram_bankmachine1_syncfifo1_we & (litedramcore_sdram_bankmachine1_syncfifo1_writable | litedramcore_sdram_bankmachine1_replace));
assign litedramcore_sdram_bankmachine1_do_read = (litedramcore_sdram_bankmachine1_syncfifo1_readable & litedramcore_sdram_bankmachine1_syncfifo1_re);
assign litedramcore_sdram_bankmachine1_rdport_adr = litedramcore_sdram_bankmachine1_consume;
assign litedramcore_sdram_bankmachine1_syncfifo1_dout = litedramcore_sdram_bankmachine1_rdport_dat_r;
assign litedramcore_sdram_bankmachine1_syncfifo1_writable = (litedramcore_sdram_bankmachine1_level != 5'd16);
assign litedramcore_sdram_bankmachine1_syncfifo1_readable = (litedramcore_sdram_bankmachine1_level != 1'd0);
assign litedramcore_sdram_bankmachine1_pipe_valid_sink_ready = ((~litedramcore_sdram_bankmachine1_pipe_valid_source_valid) | litedramcore_sdram_bankmachine1_pipe_valid_source_ready);
assign litedramcore_sdram_bankmachine1_pipe_valid_sink_valid = litedramcore_sdram_bankmachine1_sink_sink_valid;
assign litedramcore_sdram_bankmachine1_sink_sink_ready = litedramcore_sdram_bankmachine1_pipe_valid_sink_ready;
assign litedramcore_sdram_bankmachine1_pipe_valid_sink_first = litedramcore_sdram_bankmachine1_sink_sink_first;
assign litedramcore_sdram_bankmachine1_pipe_valid_sink_last = litedramcore_sdram_bankmachine1_sink_sink_last;
assign litedramcore_sdram_bankmachine1_pipe_valid_sink_payload_we = litedramcore_sdram_bankmachine1_sink_sink_payload_we;
assign litedramcore_sdram_bankmachine1_pipe_valid_sink_payload_addr = litedramcore_sdram_bankmachine1_sink_sink_payload_addr;
assign litedramcore_sdram_bankmachine1_source_source_valid = litedramcore_sdram_bankmachine1_pipe_valid_source_valid;
assign litedramcore_sdram_bankmachine1_pipe_valid_source_ready = litedramcore_sdram_bankmachine1_source_source_ready;
assign litedramcore_sdram_bankmachine1_source_source_first = litedramcore_sdram_bankmachine1_pipe_valid_source_first;
assign litedramcore_sdram_bankmachine1_source_source_last = litedramcore_sdram_bankmachine1_pipe_valid_source_last;
assign litedramcore_sdram_bankmachine1_source_source_payload_we = litedramcore_sdram_bankmachine1_pipe_valid_source_payload_we;
assign litedramcore_sdram_bankmachine1_source_source_payload_addr = litedramcore_sdram_bankmachine1_pipe_valid_source_payload_addr;
always @(*) begin
    bankmachine1_next_state <= 3'd0;
    bankmachine1_next_state <= bankmachine1_state;
    case (bankmachine1_state)
        1'd1: begin
            if ((litedramcore_sdram_bankmachine1_twtpcon_ready & litedramcore_sdram_bankmachine1_trascon_ready)) begin
                if (litedramcore_sdram_bankmachine1_cmd_ready) begin
                    bankmachine1_next_state <= 3'd5;
                end
            end
        end
        2'd2: begin
            if ((litedramcore_sdram_bankmachine1_twtpcon_ready & litedramcore_sdram_bankmachine1_trascon_ready)) begin
                bankmachine1_next_state <= 3'd5;
            end
        end
        2'd3: begin
            if (litedramcore_sdram_bankmachine1_trccon_ready) begin
                if (litedramcore_sdram_bankmachine1_cmd_ready) begin
                    bankmachine1_next_state <= 3'd6;
                end
            end
        end
        3'd4: begin
            if ((~litedramcore_sdram_bankmachine1_refresh_req)) begin
                bankmachine1_next_state <= 1'd0;
            end
        end
        3'd5: begin
            bankmachine1_next_state <= 2'd3;
        end
        3'd6: begin
            bankmachine1_next_state <= 1'd0;
        end
        default: begin
            if (litedramcore_sdram_bankmachine1_refresh_req) begin
                bankmachine1_next_state <= 3'd4;
            end else begin
                if (litedramcore_sdram_bankmachine1_source_source_valid) begin
                    if (litedramcore_sdram_bankmachine1_row_opened) begin
                        if (litedramcore_sdram_bankmachine1_row_hit) begin
                            if ((litedramcore_sdram_bankmachine1_cmd_ready & litedramcore_sdram_bankmachine1_auto_precharge)) begin
                                bankmachine1_next_state <= 2'd2;
                            end
                        end else begin
                            bankmachine1_next_state <= 1'd1;
                        end
                    end else begin
                        bankmachine1_next_state <= 2'd3;
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine1_cmd_payload_is_cmd <= 1'd0;
    case (bankmachine1_state)
        1'd1: begin
            if ((litedramcore_sdram_bankmachine1_twtpcon_ready & litedramcore_sdram_bankmachine1_trascon_ready)) begin
                litedramcore_sdram_bankmachine1_cmd_payload_is_cmd <= 1'd1;
            end
        end
        2'd2: begin
        end
        2'd3: begin
            if (litedramcore_sdram_bankmachine1_trccon_ready) begin
                litedramcore_sdram_bankmachine1_cmd_payload_is_cmd <= 1'd1;
            end
        end
        3'd4: begin
            litedramcore_sdram_bankmachine1_cmd_payload_is_cmd <= 1'd1;
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine1_cmd_payload_is_read <= 1'd0;
    case (bankmachine1_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (litedramcore_sdram_bankmachine1_refresh_req) begin
            end else begin
                if (litedramcore_sdram_bankmachine1_source_source_valid) begin
                    if (litedramcore_sdram_bankmachine1_row_opened) begin
                        if (litedramcore_sdram_bankmachine1_row_hit) begin
                            if (litedramcore_sdram_bankmachine1_source_source_payload_we) begin
                            end else begin
                                litedramcore_sdram_bankmachine1_cmd_payload_is_read <= 1'd1;
                            end
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine1_cmd_payload_is_write <= 1'd0;
    case (bankmachine1_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (litedramcore_sdram_bankmachine1_refresh_req) begin
            end else begin
                if (litedramcore_sdram_bankmachine1_source_source_valid) begin
                    if (litedramcore_sdram_bankmachine1_row_opened) begin
                        if (litedramcore_sdram_bankmachine1_row_hit) begin
                            if (litedramcore_sdram_bankmachine1_source_source_payload_we) begin
                                litedramcore_sdram_bankmachine1_cmd_payload_is_write <= 1'd1;
                            end else begin
                            end
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine1_req_wdata_ready <= 1'd0;
    case (bankmachine1_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (litedramcore_sdram_bankmachine1_refresh_req) begin
            end else begin
                if (litedramcore_sdram_bankmachine1_source_source_valid) begin
                    if (litedramcore_sdram_bankmachine1_row_opened) begin
                        if (litedramcore_sdram_bankmachine1_row_hit) begin
                            if (litedramcore_sdram_bankmachine1_source_source_payload_we) begin
                                litedramcore_sdram_bankmachine1_req_wdata_ready <= litedramcore_sdram_bankmachine1_cmd_ready;
                            end else begin
                            end
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine1_req_rdata_valid <= 1'd0;
    case (bankmachine1_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (litedramcore_sdram_bankmachine1_refresh_req) begin
            end else begin
                if (litedramcore_sdram_bankmachine1_source_source_valid) begin
                    if (litedramcore_sdram_bankmachine1_row_opened) begin
                        if (litedramcore_sdram_bankmachine1_row_hit) begin
                            if (litedramcore_sdram_bankmachine1_source_source_payload_we) begin
                            end else begin
                                litedramcore_sdram_bankmachine1_req_rdata_valid <= litedramcore_sdram_bankmachine1_cmd_ready;
                            end
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine1_refresh_gnt <= 1'd0;
    case (bankmachine1_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
            if (litedramcore_sdram_bankmachine1_twtpcon_ready) begin
                litedramcore_sdram_bankmachine1_refresh_gnt <= 1'd1;
            end
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine1_row_open <= 1'd0;
    case (bankmachine1_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
            if (litedramcore_sdram_bankmachine1_trccon_ready) begin
                litedramcore_sdram_bankmachine1_row_open <= 1'd1;
            end
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine1_cmd_valid <= 1'd0;
    case (bankmachine1_state)
        1'd1: begin
            if ((litedramcore_sdram_bankmachine1_twtpcon_ready & litedramcore_sdram_bankmachine1_trascon_ready)) begin
                litedramcore_sdram_bankmachine1_cmd_valid <= 1'd1;
            end
        end
        2'd2: begin
        end
        2'd3: begin
            if (litedramcore_sdram_bankmachine1_trccon_ready) begin
                litedramcore_sdram_bankmachine1_cmd_valid <= 1'd1;
            end
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (litedramcore_sdram_bankmachine1_refresh_req) begin
            end else begin
                if (litedramcore_sdram_bankmachine1_source_source_valid) begin
                    if (litedramcore_sdram_bankmachine1_row_opened) begin
                        if (litedramcore_sdram_bankmachine1_row_hit) begin
                            litedramcore_sdram_bankmachine1_cmd_valid <= 1'd1;
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine1_row_close <= 1'd0;
    case (bankmachine1_state)
        1'd1: begin
            litedramcore_sdram_bankmachine1_row_close <= 1'd1;
        end
        2'd2: begin
            litedramcore_sdram_bankmachine1_row_close <= 1'd1;
        end
        2'd3: begin
        end
        3'd4: begin
            litedramcore_sdram_bankmachine1_row_close <= 1'd1;
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine1_row_col_n_addr_sel <= 1'd0;
    case (bankmachine1_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
            if (litedramcore_sdram_bankmachine1_trccon_ready) begin
                litedramcore_sdram_bankmachine1_row_col_n_addr_sel <= 1'd1;
            end
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine1_cmd_payload_cas <= 1'd0;
    case (bankmachine1_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (litedramcore_sdram_bankmachine1_refresh_req) begin
            end else begin
                if (litedramcore_sdram_bankmachine1_source_source_valid) begin
                    if (litedramcore_sdram_bankmachine1_row_opened) begin
                        if (litedramcore_sdram_bankmachine1_row_hit) begin
                            litedramcore_sdram_bankmachine1_cmd_payload_cas <= 1'd1;
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine1_cmd_payload_ras <= 1'd0;
    case (bankmachine1_state)
        1'd1: begin
            if ((litedramcore_sdram_bankmachine1_twtpcon_ready & litedramcore_sdram_bankmachine1_trascon_ready)) begin
                litedramcore_sdram_bankmachine1_cmd_payload_ras <= 1'd1;
            end
        end
        2'd2: begin
        end
        2'd3: begin
            if (litedramcore_sdram_bankmachine1_trccon_ready) begin
                litedramcore_sdram_bankmachine1_cmd_payload_ras <= 1'd1;
            end
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine1_cmd_payload_we <= 1'd0;
    case (bankmachine1_state)
        1'd1: begin
            if ((litedramcore_sdram_bankmachine1_twtpcon_ready & litedramcore_sdram_bankmachine1_trascon_ready)) begin
                litedramcore_sdram_bankmachine1_cmd_payload_we <= 1'd1;
            end
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (litedramcore_sdram_bankmachine1_refresh_req) begin
            end else begin
                if (litedramcore_sdram_bankmachine1_source_source_valid) begin
                    if (litedramcore_sdram_bankmachine1_row_opened) begin
                        if (litedramcore_sdram_bankmachine1_row_hit) begin
                            if (litedramcore_sdram_bankmachine1_source_source_payload_we) begin
                                litedramcore_sdram_bankmachine1_cmd_payload_we <= 1'd1;
                            end else begin
                            end
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
assign litedramcore_sdram_bankmachine2_sink_valid = litedramcore_sdram_bankmachine2_req_valid;
assign litedramcore_sdram_bankmachine2_req_ready = litedramcore_sdram_bankmachine2_sink_ready;
assign litedramcore_sdram_bankmachine2_sink_payload_we = litedramcore_sdram_bankmachine2_req_we;
assign litedramcore_sdram_bankmachine2_sink_payload_addr = litedramcore_sdram_bankmachine2_req_addr;
assign litedramcore_sdram_bankmachine2_sink_sink_valid = litedramcore_sdram_bankmachine2_source_valid;
assign litedramcore_sdram_bankmachine2_source_ready = litedramcore_sdram_bankmachine2_sink_sink_ready;
assign litedramcore_sdram_bankmachine2_sink_sink_first = litedramcore_sdram_bankmachine2_source_first;
assign litedramcore_sdram_bankmachine2_sink_sink_last = litedramcore_sdram_bankmachine2_source_last;
assign litedramcore_sdram_bankmachine2_sink_sink_payload_we = litedramcore_sdram_bankmachine2_source_payload_we;
assign litedramcore_sdram_bankmachine2_sink_sink_payload_addr = litedramcore_sdram_bankmachine2_source_payload_addr;
assign litedramcore_sdram_bankmachine2_source_source_ready = (litedramcore_sdram_bankmachine2_req_wdata_ready | litedramcore_sdram_bankmachine2_req_rdata_valid);
assign litedramcore_sdram_bankmachine2_req_lock = (litedramcore_sdram_bankmachine2_source_valid | litedramcore_sdram_bankmachine2_source_source_valid);
assign litedramcore_sdram_bankmachine2_row_hit = (litedramcore_sdram_bankmachine2_row == litedramcore_sdram_bankmachine2_source_source_payload_addr[20:8]);
assign litedramcore_sdram_bankmachine2_cmd_payload_ba = 2'd2;
always @(*) begin
    litedramcore_sdram_bankmachine2_cmd_payload_a <= 13'd0;
    if (litedramcore_sdram_bankmachine2_row_col_n_addr_sel) begin
        litedramcore_sdram_bankmachine2_cmd_payload_a <= litedramcore_sdram_bankmachine2_source_source_payload_addr[20:8];
    end else begin
        litedramcore_sdram_bankmachine2_cmd_payload_a <= ((litedramcore_sdram_bankmachine2_auto_precharge <<< 4'd10) | {litedramcore_sdram_bankmachine2_source_source_payload_addr[7:0], {2{1'd0}}});
    end
end
assign litedramcore_sdram_bankmachine2_twtpcon_valid = ((litedramcore_sdram_bankmachine2_cmd_valid & litedramcore_sdram_bankmachine2_cmd_ready) & litedramcore_sdram_bankmachine2_cmd_payload_is_write);
assign litedramcore_sdram_bankmachine2_trccon_valid = ((litedramcore_sdram_bankmachine2_cmd_valid & litedramcore_sdram_bankmachine2_cmd_ready) & litedramcore_sdram_bankmachine2_row_open);
assign litedramcore_sdram_bankmachine2_trascon_valid = ((litedramcore_sdram_bankmachine2_cmd_valid & litedramcore_sdram_bankmachine2_cmd_ready) & litedramcore_sdram_bankmachine2_row_open);
always @(*) begin
    litedramcore_sdram_bankmachine2_auto_precharge <= 1'd0;
    if ((litedramcore_sdram_bankmachine2_source_valid & litedramcore_sdram_bankmachine2_source_source_valid)) begin
        if ((litedramcore_sdram_bankmachine2_source_payload_addr[20:8] != litedramcore_sdram_bankmachine2_source_source_payload_addr[20:8])) begin
            litedramcore_sdram_bankmachine2_auto_precharge <= (litedramcore_sdram_bankmachine2_row_close == 1'd0);
        end
    end
end
assign litedramcore_sdram_bankmachine2_syncfifo2_din = {litedramcore_sdram_bankmachine2_fifo_in_last, litedramcore_sdram_bankmachine2_fifo_in_first, litedramcore_sdram_bankmachine2_fifo_in_payload_addr, litedramcore_sdram_bankmachine2_fifo_in_payload_we};
assign {litedramcore_sdram_bankmachine2_fifo_out_last, litedramcore_sdram_bankmachine2_fifo_out_first, litedramcore_sdram_bankmachine2_fifo_out_payload_addr, litedramcore_sdram_bankmachine2_fifo_out_payload_we} = litedramcore_sdram_bankmachine2_syncfifo2_dout;
assign {litedramcore_sdram_bankmachine2_fifo_out_last, litedramcore_sdram_bankmachine2_fifo_out_first, litedramcore_sdram_bankmachine2_fifo_out_payload_addr, litedramcore_sdram_bankmachine2_fifo_out_payload_we} = litedramcore_sdram_bankmachine2_syncfifo2_dout;
assign {litedramcore_sdram_bankmachine2_fifo_out_last, litedramcore_sdram_bankmachine2_fifo_out_first, litedramcore_sdram_bankmachine2_fifo_out_payload_addr, litedramcore_sdram_bankmachine2_fifo_out_payload_we} = litedramcore_sdram_bankmachine2_syncfifo2_dout;
assign {litedramcore_sdram_bankmachine2_fifo_out_last, litedramcore_sdram_bankmachine2_fifo_out_first, litedramcore_sdram_bankmachine2_fifo_out_payload_addr, litedramcore_sdram_bankmachine2_fifo_out_payload_we} = litedramcore_sdram_bankmachine2_syncfifo2_dout;
assign litedramcore_sdram_bankmachine2_sink_ready = litedramcore_sdram_bankmachine2_syncfifo2_writable;
assign litedramcore_sdram_bankmachine2_syncfifo2_we = litedramcore_sdram_bankmachine2_sink_valid;
assign litedramcore_sdram_bankmachine2_fifo_in_first = litedramcore_sdram_bankmachine2_sink_first;
assign litedramcore_sdram_bankmachine2_fifo_in_last = litedramcore_sdram_bankmachine2_sink_last;
assign litedramcore_sdram_bankmachine2_fifo_in_payload_we = litedramcore_sdram_bankmachine2_sink_payload_we;
assign litedramcore_sdram_bankmachine2_fifo_in_payload_addr = litedramcore_sdram_bankmachine2_sink_payload_addr;
assign litedramcore_sdram_bankmachine2_source_valid = litedramcore_sdram_bankmachine2_syncfifo2_readable;
assign litedramcore_sdram_bankmachine2_source_first = litedramcore_sdram_bankmachine2_fifo_out_first;
assign litedramcore_sdram_bankmachine2_source_last = litedramcore_sdram_bankmachine2_fifo_out_last;
assign litedramcore_sdram_bankmachine2_source_payload_we = litedramcore_sdram_bankmachine2_fifo_out_payload_we;
assign litedramcore_sdram_bankmachine2_source_payload_addr = litedramcore_sdram_bankmachine2_fifo_out_payload_addr;
assign litedramcore_sdram_bankmachine2_syncfifo2_re = litedramcore_sdram_bankmachine2_source_ready;
always @(*) begin
    litedramcore_sdram_bankmachine2_wrport_adr <= 4'd0;
    if (litedramcore_sdram_bankmachine2_replace) begin
        litedramcore_sdram_bankmachine2_wrport_adr <= (litedramcore_sdram_bankmachine2_produce - 1'd1);
    end else begin
        litedramcore_sdram_bankmachine2_wrport_adr <= litedramcore_sdram_bankmachine2_produce;
    end
end
assign litedramcore_sdram_bankmachine2_wrport_dat_w = litedramcore_sdram_bankmachine2_syncfifo2_din;
assign litedramcore_sdram_bankmachine2_wrport_we = (litedramcore_sdram_bankmachine2_syncfifo2_we & (litedramcore_sdram_bankmachine2_syncfifo2_writable | litedramcore_sdram_bankmachine2_replace));
assign litedramcore_sdram_bankmachine2_do_read = (litedramcore_sdram_bankmachine2_syncfifo2_readable & litedramcore_sdram_bankmachine2_syncfifo2_re);
assign litedramcore_sdram_bankmachine2_rdport_adr = litedramcore_sdram_bankmachine2_consume;
assign litedramcore_sdram_bankmachine2_syncfifo2_dout = litedramcore_sdram_bankmachine2_rdport_dat_r;
assign litedramcore_sdram_bankmachine2_syncfifo2_writable = (litedramcore_sdram_bankmachine2_level != 5'd16);
assign litedramcore_sdram_bankmachine2_syncfifo2_readable = (litedramcore_sdram_bankmachine2_level != 1'd0);
assign litedramcore_sdram_bankmachine2_pipe_valid_sink_ready = ((~litedramcore_sdram_bankmachine2_pipe_valid_source_valid) | litedramcore_sdram_bankmachine2_pipe_valid_source_ready);
assign litedramcore_sdram_bankmachine2_pipe_valid_sink_valid = litedramcore_sdram_bankmachine2_sink_sink_valid;
assign litedramcore_sdram_bankmachine2_sink_sink_ready = litedramcore_sdram_bankmachine2_pipe_valid_sink_ready;
assign litedramcore_sdram_bankmachine2_pipe_valid_sink_first = litedramcore_sdram_bankmachine2_sink_sink_first;
assign litedramcore_sdram_bankmachine2_pipe_valid_sink_last = litedramcore_sdram_bankmachine2_sink_sink_last;
assign litedramcore_sdram_bankmachine2_pipe_valid_sink_payload_we = litedramcore_sdram_bankmachine2_sink_sink_payload_we;
assign litedramcore_sdram_bankmachine2_pipe_valid_sink_payload_addr = litedramcore_sdram_bankmachine2_sink_sink_payload_addr;
assign litedramcore_sdram_bankmachine2_source_source_valid = litedramcore_sdram_bankmachine2_pipe_valid_source_valid;
assign litedramcore_sdram_bankmachine2_pipe_valid_source_ready = litedramcore_sdram_bankmachine2_source_source_ready;
assign litedramcore_sdram_bankmachine2_source_source_first = litedramcore_sdram_bankmachine2_pipe_valid_source_first;
assign litedramcore_sdram_bankmachine2_source_source_last = litedramcore_sdram_bankmachine2_pipe_valid_source_last;
assign litedramcore_sdram_bankmachine2_source_source_payload_we = litedramcore_sdram_bankmachine2_pipe_valid_source_payload_we;
assign litedramcore_sdram_bankmachine2_source_source_payload_addr = litedramcore_sdram_bankmachine2_pipe_valid_source_payload_addr;
always @(*) begin
    bankmachine2_next_state <= 3'd0;
    bankmachine2_next_state <= bankmachine2_state;
    case (bankmachine2_state)
        1'd1: begin
            if ((litedramcore_sdram_bankmachine2_twtpcon_ready & litedramcore_sdram_bankmachine2_trascon_ready)) begin
                if (litedramcore_sdram_bankmachine2_cmd_ready) begin
                    bankmachine2_next_state <= 3'd5;
                end
            end
        end
        2'd2: begin
            if ((litedramcore_sdram_bankmachine2_twtpcon_ready & litedramcore_sdram_bankmachine2_trascon_ready)) begin
                bankmachine2_next_state <= 3'd5;
            end
        end
        2'd3: begin
            if (litedramcore_sdram_bankmachine2_trccon_ready) begin
                if (litedramcore_sdram_bankmachine2_cmd_ready) begin
                    bankmachine2_next_state <= 3'd6;
                end
            end
        end
        3'd4: begin
            if ((~litedramcore_sdram_bankmachine2_refresh_req)) begin
                bankmachine2_next_state <= 1'd0;
            end
        end
        3'd5: begin
            bankmachine2_next_state <= 2'd3;
        end
        3'd6: begin
            bankmachine2_next_state <= 1'd0;
        end
        default: begin
            if (litedramcore_sdram_bankmachine2_refresh_req) begin
                bankmachine2_next_state <= 3'd4;
            end else begin
                if (litedramcore_sdram_bankmachine2_source_source_valid) begin
                    if (litedramcore_sdram_bankmachine2_row_opened) begin
                        if (litedramcore_sdram_bankmachine2_row_hit) begin
                            if ((litedramcore_sdram_bankmachine2_cmd_ready & litedramcore_sdram_bankmachine2_auto_precharge)) begin
                                bankmachine2_next_state <= 2'd2;
                            end
                        end else begin
                            bankmachine2_next_state <= 1'd1;
                        end
                    end else begin
                        bankmachine2_next_state <= 2'd3;
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine2_cmd_payload_is_cmd <= 1'd0;
    case (bankmachine2_state)
        1'd1: begin
            if ((litedramcore_sdram_bankmachine2_twtpcon_ready & litedramcore_sdram_bankmachine2_trascon_ready)) begin
                litedramcore_sdram_bankmachine2_cmd_payload_is_cmd <= 1'd1;
            end
        end
        2'd2: begin
        end
        2'd3: begin
            if (litedramcore_sdram_bankmachine2_trccon_ready) begin
                litedramcore_sdram_bankmachine2_cmd_payload_is_cmd <= 1'd1;
            end
        end
        3'd4: begin
            litedramcore_sdram_bankmachine2_cmd_payload_is_cmd <= 1'd1;
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine2_cmd_payload_is_read <= 1'd0;
    case (bankmachine2_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (litedramcore_sdram_bankmachine2_refresh_req) begin
            end else begin
                if (litedramcore_sdram_bankmachine2_source_source_valid) begin
                    if (litedramcore_sdram_bankmachine2_row_opened) begin
                        if (litedramcore_sdram_bankmachine2_row_hit) begin
                            if (litedramcore_sdram_bankmachine2_source_source_payload_we) begin
                            end else begin
                                litedramcore_sdram_bankmachine2_cmd_payload_is_read <= 1'd1;
                            end
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine2_cmd_payload_is_write <= 1'd0;
    case (bankmachine2_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (litedramcore_sdram_bankmachine2_refresh_req) begin
            end else begin
                if (litedramcore_sdram_bankmachine2_source_source_valid) begin
                    if (litedramcore_sdram_bankmachine2_row_opened) begin
                        if (litedramcore_sdram_bankmachine2_row_hit) begin
                            if (litedramcore_sdram_bankmachine2_source_source_payload_we) begin
                                litedramcore_sdram_bankmachine2_cmd_payload_is_write <= 1'd1;
                            end else begin
                            end
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine2_req_wdata_ready <= 1'd0;
    case (bankmachine2_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (litedramcore_sdram_bankmachine2_refresh_req) begin
            end else begin
                if (litedramcore_sdram_bankmachine2_source_source_valid) begin
                    if (litedramcore_sdram_bankmachine2_row_opened) begin
                        if (litedramcore_sdram_bankmachine2_row_hit) begin
                            if (litedramcore_sdram_bankmachine2_source_source_payload_we) begin
                                litedramcore_sdram_bankmachine2_req_wdata_ready <= litedramcore_sdram_bankmachine2_cmd_ready;
                            end else begin
                            end
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine2_req_rdata_valid <= 1'd0;
    case (bankmachine2_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (litedramcore_sdram_bankmachine2_refresh_req) begin
            end else begin
                if (litedramcore_sdram_bankmachine2_source_source_valid) begin
                    if (litedramcore_sdram_bankmachine2_row_opened) begin
                        if (litedramcore_sdram_bankmachine2_row_hit) begin
                            if (litedramcore_sdram_bankmachine2_source_source_payload_we) begin
                            end else begin
                                litedramcore_sdram_bankmachine2_req_rdata_valid <= litedramcore_sdram_bankmachine2_cmd_ready;
                            end
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine2_refresh_gnt <= 1'd0;
    case (bankmachine2_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
            if (litedramcore_sdram_bankmachine2_twtpcon_ready) begin
                litedramcore_sdram_bankmachine2_refresh_gnt <= 1'd1;
            end
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine2_row_open <= 1'd0;
    case (bankmachine2_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
            if (litedramcore_sdram_bankmachine2_trccon_ready) begin
                litedramcore_sdram_bankmachine2_row_open <= 1'd1;
            end
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine2_cmd_valid <= 1'd0;
    case (bankmachine2_state)
        1'd1: begin
            if ((litedramcore_sdram_bankmachine2_twtpcon_ready & litedramcore_sdram_bankmachine2_trascon_ready)) begin
                litedramcore_sdram_bankmachine2_cmd_valid <= 1'd1;
            end
        end
        2'd2: begin
        end
        2'd3: begin
            if (litedramcore_sdram_bankmachine2_trccon_ready) begin
                litedramcore_sdram_bankmachine2_cmd_valid <= 1'd1;
            end
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (litedramcore_sdram_bankmachine2_refresh_req) begin
            end else begin
                if (litedramcore_sdram_bankmachine2_source_source_valid) begin
                    if (litedramcore_sdram_bankmachine2_row_opened) begin
                        if (litedramcore_sdram_bankmachine2_row_hit) begin
                            litedramcore_sdram_bankmachine2_cmd_valid <= 1'd1;
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine2_row_close <= 1'd0;
    case (bankmachine2_state)
        1'd1: begin
            litedramcore_sdram_bankmachine2_row_close <= 1'd1;
        end
        2'd2: begin
            litedramcore_sdram_bankmachine2_row_close <= 1'd1;
        end
        2'd3: begin
        end
        3'd4: begin
            litedramcore_sdram_bankmachine2_row_close <= 1'd1;
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine2_row_col_n_addr_sel <= 1'd0;
    case (bankmachine2_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
            if (litedramcore_sdram_bankmachine2_trccon_ready) begin
                litedramcore_sdram_bankmachine2_row_col_n_addr_sel <= 1'd1;
            end
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine2_cmd_payload_cas <= 1'd0;
    case (bankmachine2_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (litedramcore_sdram_bankmachine2_refresh_req) begin
            end else begin
                if (litedramcore_sdram_bankmachine2_source_source_valid) begin
                    if (litedramcore_sdram_bankmachine2_row_opened) begin
                        if (litedramcore_sdram_bankmachine2_row_hit) begin
                            litedramcore_sdram_bankmachine2_cmd_payload_cas <= 1'd1;
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine2_cmd_payload_ras <= 1'd0;
    case (bankmachine2_state)
        1'd1: begin
            if ((litedramcore_sdram_bankmachine2_twtpcon_ready & litedramcore_sdram_bankmachine2_trascon_ready)) begin
                litedramcore_sdram_bankmachine2_cmd_payload_ras <= 1'd1;
            end
        end
        2'd2: begin
        end
        2'd3: begin
            if (litedramcore_sdram_bankmachine2_trccon_ready) begin
                litedramcore_sdram_bankmachine2_cmd_payload_ras <= 1'd1;
            end
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine2_cmd_payload_we <= 1'd0;
    case (bankmachine2_state)
        1'd1: begin
            if ((litedramcore_sdram_bankmachine2_twtpcon_ready & litedramcore_sdram_bankmachine2_trascon_ready)) begin
                litedramcore_sdram_bankmachine2_cmd_payload_we <= 1'd1;
            end
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (litedramcore_sdram_bankmachine2_refresh_req) begin
            end else begin
                if (litedramcore_sdram_bankmachine2_source_source_valid) begin
                    if (litedramcore_sdram_bankmachine2_row_opened) begin
                        if (litedramcore_sdram_bankmachine2_row_hit) begin
                            if (litedramcore_sdram_bankmachine2_source_source_payload_we) begin
                                litedramcore_sdram_bankmachine2_cmd_payload_we <= 1'd1;
                            end else begin
                            end
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
assign litedramcore_sdram_bankmachine3_sink_valid = litedramcore_sdram_bankmachine3_req_valid;
assign litedramcore_sdram_bankmachine3_req_ready = litedramcore_sdram_bankmachine3_sink_ready;
assign litedramcore_sdram_bankmachine3_sink_payload_we = litedramcore_sdram_bankmachine3_req_we;
assign litedramcore_sdram_bankmachine3_sink_payload_addr = litedramcore_sdram_bankmachine3_req_addr;
assign litedramcore_sdram_bankmachine3_sink_sink_valid = litedramcore_sdram_bankmachine3_source_valid;
assign litedramcore_sdram_bankmachine3_source_ready = litedramcore_sdram_bankmachine3_sink_sink_ready;
assign litedramcore_sdram_bankmachine3_sink_sink_first = litedramcore_sdram_bankmachine3_source_first;
assign litedramcore_sdram_bankmachine3_sink_sink_last = litedramcore_sdram_bankmachine3_source_last;
assign litedramcore_sdram_bankmachine3_sink_sink_payload_we = litedramcore_sdram_bankmachine3_source_payload_we;
assign litedramcore_sdram_bankmachine3_sink_sink_payload_addr = litedramcore_sdram_bankmachine3_source_payload_addr;
assign litedramcore_sdram_bankmachine3_source_source_ready = (litedramcore_sdram_bankmachine3_req_wdata_ready | litedramcore_sdram_bankmachine3_req_rdata_valid);
assign litedramcore_sdram_bankmachine3_req_lock = (litedramcore_sdram_bankmachine3_source_valid | litedramcore_sdram_bankmachine3_source_source_valid);
assign litedramcore_sdram_bankmachine3_row_hit = (litedramcore_sdram_bankmachine3_row == litedramcore_sdram_bankmachine3_source_source_payload_addr[20:8]);
assign litedramcore_sdram_bankmachine3_cmd_payload_ba = 2'd3;
always @(*) begin
    litedramcore_sdram_bankmachine3_cmd_payload_a <= 13'd0;
    if (litedramcore_sdram_bankmachine3_row_col_n_addr_sel) begin
        litedramcore_sdram_bankmachine3_cmd_payload_a <= litedramcore_sdram_bankmachine3_source_source_payload_addr[20:8];
    end else begin
        litedramcore_sdram_bankmachine3_cmd_payload_a <= ((litedramcore_sdram_bankmachine3_auto_precharge <<< 4'd10) | {litedramcore_sdram_bankmachine3_source_source_payload_addr[7:0], {2{1'd0}}});
    end
end
assign litedramcore_sdram_bankmachine3_twtpcon_valid = ((litedramcore_sdram_bankmachine3_cmd_valid & litedramcore_sdram_bankmachine3_cmd_ready) & litedramcore_sdram_bankmachine3_cmd_payload_is_write);
assign litedramcore_sdram_bankmachine3_trccon_valid = ((litedramcore_sdram_bankmachine3_cmd_valid & litedramcore_sdram_bankmachine3_cmd_ready) & litedramcore_sdram_bankmachine3_row_open);
assign litedramcore_sdram_bankmachine3_trascon_valid = ((litedramcore_sdram_bankmachine3_cmd_valid & litedramcore_sdram_bankmachine3_cmd_ready) & litedramcore_sdram_bankmachine3_row_open);
always @(*) begin
    litedramcore_sdram_bankmachine3_auto_precharge <= 1'd0;
    if ((litedramcore_sdram_bankmachine3_source_valid & litedramcore_sdram_bankmachine3_source_source_valid)) begin
        if ((litedramcore_sdram_bankmachine3_source_payload_addr[20:8] != litedramcore_sdram_bankmachine3_source_source_payload_addr[20:8])) begin
            litedramcore_sdram_bankmachine3_auto_precharge <= (litedramcore_sdram_bankmachine3_row_close == 1'd0);
        end
    end
end
assign litedramcore_sdram_bankmachine3_syncfifo3_din = {litedramcore_sdram_bankmachine3_fifo_in_last, litedramcore_sdram_bankmachine3_fifo_in_first, litedramcore_sdram_bankmachine3_fifo_in_payload_addr, litedramcore_sdram_bankmachine3_fifo_in_payload_we};
assign {litedramcore_sdram_bankmachine3_fifo_out_last, litedramcore_sdram_bankmachine3_fifo_out_first, litedramcore_sdram_bankmachine3_fifo_out_payload_addr, litedramcore_sdram_bankmachine3_fifo_out_payload_we} = litedramcore_sdram_bankmachine3_syncfifo3_dout;
assign {litedramcore_sdram_bankmachine3_fifo_out_last, litedramcore_sdram_bankmachine3_fifo_out_first, litedramcore_sdram_bankmachine3_fifo_out_payload_addr, litedramcore_sdram_bankmachine3_fifo_out_payload_we} = litedramcore_sdram_bankmachine3_syncfifo3_dout;
assign {litedramcore_sdram_bankmachine3_fifo_out_last, litedramcore_sdram_bankmachine3_fifo_out_first, litedramcore_sdram_bankmachine3_fifo_out_payload_addr, litedramcore_sdram_bankmachine3_fifo_out_payload_we} = litedramcore_sdram_bankmachine3_syncfifo3_dout;
assign {litedramcore_sdram_bankmachine3_fifo_out_last, litedramcore_sdram_bankmachine3_fifo_out_first, litedramcore_sdram_bankmachine3_fifo_out_payload_addr, litedramcore_sdram_bankmachine3_fifo_out_payload_we} = litedramcore_sdram_bankmachine3_syncfifo3_dout;
assign litedramcore_sdram_bankmachine3_sink_ready = litedramcore_sdram_bankmachine3_syncfifo3_writable;
assign litedramcore_sdram_bankmachine3_syncfifo3_we = litedramcore_sdram_bankmachine3_sink_valid;
assign litedramcore_sdram_bankmachine3_fifo_in_first = litedramcore_sdram_bankmachine3_sink_first;
assign litedramcore_sdram_bankmachine3_fifo_in_last = litedramcore_sdram_bankmachine3_sink_last;
assign litedramcore_sdram_bankmachine3_fifo_in_payload_we = litedramcore_sdram_bankmachine3_sink_payload_we;
assign litedramcore_sdram_bankmachine3_fifo_in_payload_addr = litedramcore_sdram_bankmachine3_sink_payload_addr;
assign litedramcore_sdram_bankmachine3_source_valid = litedramcore_sdram_bankmachine3_syncfifo3_readable;
assign litedramcore_sdram_bankmachine3_source_first = litedramcore_sdram_bankmachine3_fifo_out_first;
assign litedramcore_sdram_bankmachine3_source_last = litedramcore_sdram_bankmachine3_fifo_out_last;
assign litedramcore_sdram_bankmachine3_source_payload_we = litedramcore_sdram_bankmachine3_fifo_out_payload_we;
assign litedramcore_sdram_bankmachine3_source_payload_addr = litedramcore_sdram_bankmachine3_fifo_out_payload_addr;
assign litedramcore_sdram_bankmachine3_syncfifo3_re = litedramcore_sdram_bankmachine3_source_ready;
always @(*) begin
    litedramcore_sdram_bankmachine3_wrport_adr <= 4'd0;
    if (litedramcore_sdram_bankmachine3_replace) begin
        litedramcore_sdram_bankmachine3_wrport_adr <= (litedramcore_sdram_bankmachine3_produce - 1'd1);
    end else begin
        litedramcore_sdram_bankmachine3_wrport_adr <= litedramcore_sdram_bankmachine3_produce;
    end
end
assign litedramcore_sdram_bankmachine3_wrport_dat_w = litedramcore_sdram_bankmachine3_syncfifo3_din;
assign litedramcore_sdram_bankmachine3_wrport_we = (litedramcore_sdram_bankmachine3_syncfifo3_we & (litedramcore_sdram_bankmachine3_syncfifo3_writable | litedramcore_sdram_bankmachine3_replace));
assign litedramcore_sdram_bankmachine3_do_read = (litedramcore_sdram_bankmachine3_syncfifo3_readable & litedramcore_sdram_bankmachine3_syncfifo3_re);
assign litedramcore_sdram_bankmachine3_rdport_adr = litedramcore_sdram_bankmachine3_consume;
assign litedramcore_sdram_bankmachine3_syncfifo3_dout = litedramcore_sdram_bankmachine3_rdport_dat_r;
assign litedramcore_sdram_bankmachine3_syncfifo3_writable = (litedramcore_sdram_bankmachine3_level != 5'd16);
assign litedramcore_sdram_bankmachine3_syncfifo3_readable = (litedramcore_sdram_bankmachine3_level != 1'd0);
assign litedramcore_sdram_bankmachine3_pipe_valid_sink_ready = ((~litedramcore_sdram_bankmachine3_pipe_valid_source_valid) | litedramcore_sdram_bankmachine3_pipe_valid_source_ready);
assign litedramcore_sdram_bankmachine3_pipe_valid_sink_valid = litedramcore_sdram_bankmachine3_sink_sink_valid;
assign litedramcore_sdram_bankmachine3_sink_sink_ready = litedramcore_sdram_bankmachine3_pipe_valid_sink_ready;
assign litedramcore_sdram_bankmachine3_pipe_valid_sink_first = litedramcore_sdram_bankmachine3_sink_sink_first;
assign litedramcore_sdram_bankmachine3_pipe_valid_sink_last = litedramcore_sdram_bankmachine3_sink_sink_last;
assign litedramcore_sdram_bankmachine3_pipe_valid_sink_payload_we = litedramcore_sdram_bankmachine3_sink_sink_payload_we;
assign litedramcore_sdram_bankmachine3_pipe_valid_sink_payload_addr = litedramcore_sdram_bankmachine3_sink_sink_payload_addr;
assign litedramcore_sdram_bankmachine3_source_source_valid = litedramcore_sdram_bankmachine3_pipe_valid_source_valid;
assign litedramcore_sdram_bankmachine3_pipe_valid_source_ready = litedramcore_sdram_bankmachine3_source_source_ready;
assign litedramcore_sdram_bankmachine3_source_source_first = litedramcore_sdram_bankmachine3_pipe_valid_source_first;
assign litedramcore_sdram_bankmachine3_source_source_last = litedramcore_sdram_bankmachine3_pipe_valid_source_last;
assign litedramcore_sdram_bankmachine3_source_source_payload_we = litedramcore_sdram_bankmachine3_pipe_valid_source_payload_we;
assign litedramcore_sdram_bankmachine3_source_source_payload_addr = litedramcore_sdram_bankmachine3_pipe_valid_source_payload_addr;
always @(*) begin
    bankmachine3_next_state <= 3'd0;
    bankmachine3_next_state <= bankmachine3_state;
    case (bankmachine3_state)
        1'd1: begin
            if ((litedramcore_sdram_bankmachine3_twtpcon_ready & litedramcore_sdram_bankmachine3_trascon_ready)) begin
                if (litedramcore_sdram_bankmachine3_cmd_ready) begin
                    bankmachine3_next_state <= 3'd5;
                end
            end
        end
        2'd2: begin
            if ((litedramcore_sdram_bankmachine3_twtpcon_ready & litedramcore_sdram_bankmachine3_trascon_ready)) begin
                bankmachine3_next_state <= 3'd5;
            end
        end
        2'd3: begin
            if (litedramcore_sdram_bankmachine3_trccon_ready) begin
                if (litedramcore_sdram_bankmachine3_cmd_ready) begin
                    bankmachine3_next_state <= 3'd6;
                end
            end
        end
        3'd4: begin
            if ((~litedramcore_sdram_bankmachine3_refresh_req)) begin
                bankmachine3_next_state <= 1'd0;
            end
        end
        3'd5: begin
            bankmachine3_next_state <= 2'd3;
        end
        3'd6: begin
            bankmachine3_next_state <= 1'd0;
        end
        default: begin
            if (litedramcore_sdram_bankmachine3_refresh_req) begin
                bankmachine3_next_state <= 3'd4;
            end else begin
                if (litedramcore_sdram_bankmachine3_source_source_valid) begin
                    if (litedramcore_sdram_bankmachine3_row_opened) begin
                        if (litedramcore_sdram_bankmachine3_row_hit) begin
                            if ((litedramcore_sdram_bankmachine3_cmd_ready & litedramcore_sdram_bankmachine3_auto_precharge)) begin
                                bankmachine3_next_state <= 2'd2;
                            end
                        end else begin
                            bankmachine3_next_state <= 1'd1;
                        end
                    end else begin
                        bankmachine3_next_state <= 2'd3;
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine3_cmd_payload_is_cmd <= 1'd0;
    case (bankmachine3_state)
        1'd1: begin
            if ((litedramcore_sdram_bankmachine3_twtpcon_ready & litedramcore_sdram_bankmachine3_trascon_ready)) begin
                litedramcore_sdram_bankmachine3_cmd_payload_is_cmd <= 1'd1;
            end
        end
        2'd2: begin
        end
        2'd3: begin
            if (litedramcore_sdram_bankmachine3_trccon_ready) begin
                litedramcore_sdram_bankmachine3_cmd_payload_is_cmd <= 1'd1;
            end
        end
        3'd4: begin
            litedramcore_sdram_bankmachine3_cmd_payload_is_cmd <= 1'd1;
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine3_cmd_payload_is_read <= 1'd0;
    case (bankmachine3_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (litedramcore_sdram_bankmachine3_refresh_req) begin
            end else begin
                if (litedramcore_sdram_bankmachine3_source_source_valid) begin
                    if (litedramcore_sdram_bankmachine3_row_opened) begin
                        if (litedramcore_sdram_bankmachine3_row_hit) begin
                            if (litedramcore_sdram_bankmachine3_source_source_payload_we) begin
                            end else begin
                                litedramcore_sdram_bankmachine3_cmd_payload_is_read <= 1'd1;
                            end
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine3_cmd_payload_is_write <= 1'd0;
    case (bankmachine3_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (litedramcore_sdram_bankmachine3_refresh_req) begin
            end else begin
                if (litedramcore_sdram_bankmachine3_source_source_valid) begin
                    if (litedramcore_sdram_bankmachine3_row_opened) begin
                        if (litedramcore_sdram_bankmachine3_row_hit) begin
                            if (litedramcore_sdram_bankmachine3_source_source_payload_we) begin
                                litedramcore_sdram_bankmachine3_cmd_payload_is_write <= 1'd1;
                            end else begin
                            end
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine3_req_wdata_ready <= 1'd0;
    case (bankmachine3_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (litedramcore_sdram_bankmachine3_refresh_req) begin
            end else begin
                if (litedramcore_sdram_bankmachine3_source_source_valid) begin
                    if (litedramcore_sdram_bankmachine3_row_opened) begin
                        if (litedramcore_sdram_bankmachine3_row_hit) begin
                            if (litedramcore_sdram_bankmachine3_source_source_payload_we) begin
                                litedramcore_sdram_bankmachine3_req_wdata_ready <= litedramcore_sdram_bankmachine3_cmd_ready;
                            end else begin
                            end
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine3_req_rdata_valid <= 1'd0;
    case (bankmachine3_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (litedramcore_sdram_bankmachine3_refresh_req) begin
            end else begin
                if (litedramcore_sdram_bankmachine3_source_source_valid) begin
                    if (litedramcore_sdram_bankmachine3_row_opened) begin
                        if (litedramcore_sdram_bankmachine3_row_hit) begin
                            if (litedramcore_sdram_bankmachine3_source_source_payload_we) begin
                            end else begin
                                litedramcore_sdram_bankmachine3_req_rdata_valid <= litedramcore_sdram_bankmachine3_cmd_ready;
                            end
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine3_row_open <= 1'd0;
    case (bankmachine3_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
            if (litedramcore_sdram_bankmachine3_trccon_ready) begin
                litedramcore_sdram_bankmachine3_row_open <= 1'd1;
            end
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine3_cmd_valid <= 1'd0;
    case (bankmachine3_state)
        1'd1: begin
            if ((litedramcore_sdram_bankmachine3_twtpcon_ready & litedramcore_sdram_bankmachine3_trascon_ready)) begin
                litedramcore_sdram_bankmachine3_cmd_valid <= 1'd1;
            end
        end
        2'd2: begin
        end
        2'd3: begin
            if (litedramcore_sdram_bankmachine3_trccon_ready) begin
                litedramcore_sdram_bankmachine3_cmd_valid <= 1'd1;
            end
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (litedramcore_sdram_bankmachine3_refresh_req) begin
            end else begin
                if (litedramcore_sdram_bankmachine3_source_source_valid) begin
                    if (litedramcore_sdram_bankmachine3_row_opened) begin
                        if (litedramcore_sdram_bankmachine3_row_hit) begin
                            litedramcore_sdram_bankmachine3_cmd_valid <= 1'd1;
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine3_row_close <= 1'd0;
    case (bankmachine3_state)
        1'd1: begin
            litedramcore_sdram_bankmachine3_row_close <= 1'd1;
        end
        2'd2: begin
            litedramcore_sdram_bankmachine3_row_close <= 1'd1;
        end
        2'd3: begin
        end
        3'd4: begin
            litedramcore_sdram_bankmachine3_row_close <= 1'd1;
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine3_refresh_gnt <= 1'd0;
    case (bankmachine3_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
            if (litedramcore_sdram_bankmachine3_twtpcon_ready) begin
                litedramcore_sdram_bankmachine3_refresh_gnt <= 1'd1;
            end
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine3_row_col_n_addr_sel <= 1'd0;
    case (bankmachine3_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
            if (litedramcore_sdram_bankmachine3_trccon_ready) begin
                litedramcore_sdram_bankmachine3_row_col_n_addr_sel <= 1'd1;
            end
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine3_cmd_payload_cas <= 1'd0;
    case (bankmachine3_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (litedramcore_sdram_bankmachine3_refresh_req) begin
            end else begin
                if (litedramcore_sdram_bankmachine3_source_source_valid) begin
                    if (litedramcore_sdram_bankmachine3_row_opened) begin
                        if (litedramcore_sdram_bankmachine3_row_hit) begin
                            litedramcore_sdram_bankmachine3_cmd_payload_cas <= 1'd1;
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine3_cmd_payload_ras <= 1'd0;
    case (bankmachine3_state)
        1'd1: begin
            if ((litedramcore_sdram_bankmachine3_twtpcon_ready & litedramcore_sdram_bankmachine3_trascon_ready)) begin
                litedramcore_sdram_bankmachine3_cmd_payload_ras <= 1'd1;
            end
        end
        2'd2: begin
        end
        2'd3: begin
            if (litedramcore_sdram_bankmachine3_trccon_ready) begin
                litedramcore_sdram_bankmachine3_cmd_payload_ras <= 1'd1;
            end
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine3_cmd_payload_we <= 1'd0;
    case (bankmachine3_state)
        1'd1: begin
            if ((litedramcore_sdram_bankmachine3_twtpcon_ready & litedramcore_sdram_bankmachine3_trascon_ready)) begin
                litedramcore_sdram_bankmachine3_cmd_payload_we <= 1'd1;
            end
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (litedramcore_sdram_bankmachine3_refresh_req) begin
            end else begin
                if (litedramcore_sdram_bankmachine3_source_source_valid) begin
                    if (litedramcore_sdram_bankmachine3_row_opened) begin
                        if (litedramcore_sdram_bankmachine3_row_hit) begin
                            if (litedramcore_sdram_bankmachine3_source_source_payload_we) begin
                                litedramcore_sdram_bankmachine3_cmd_payload_we <= 1'd1;
                            end else begin
                            end
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
assign litedramcore_sdram_bankmachine4_sink_valid = litedramcore_sdram_bankmachine4_req_valid;
assign litedramcore_sdram_bankmachine4_req_ready = litedramcore_sdram_bankmachine4_sink_ready;
assign litedramcore_sdram_bankmachine4_sink_payload_we = litedramcore_sdram_bankmachine4_req_we;
assign litedramcore_sdram_bankmachine4_sink_payload_addr = litedramcore_sdram_bankmachine4_req_addr;
assign litedramcore_sdram_bankmachine4_sink_sink_valid = litedramcore_sdram_bankmachine4_source_valid;
assign litedramcore_sdram_bankmachine4_source_ready = litedramcore_sdram_bankmachine4_sink_sink_ready;
assign litedramcore_sdram_bankmachine4_sink_sink_first = litedramcore_sdram_bankmachine4_source_first;
assign litedramcore_sdram_bankmachine4_sink_sink_last = litedramcore_sdram_bankmachine4_source_last;
assign litedramcore_sdram_bankmachine4_sink_sink_payload_we = litedramcore_sdram_bankmachine4_source_payload_we;
assign litedramcore_sdram_bankmachine4_sink_sink_payload_addr = litedramcore_sdram_bankmachine4_source_payload_addr;
assign litedramcore_sdram_bankmachine4_source_source_ready = (litedramcore_sdram_bankmachine4_req_wdata_ready | litedramcore_sdram_bankmachine4_req_rdata_valid);
assign litedramcore_sdram_bankmachine4_req_lock = (litedramcore_sdram_bankmachine4_source_valid | litedramcore_sdram_bankmachine4_source_source_valid);
assign litedramcore_sdram_bankmachine4_row_hit = (litedramcore_sdram_bankmachine4_row == litedramcore_sdram_bankmachine4_source_source_payload_addr[20:8]);
assign litedramcore_sdram_bankmachine4_cmd_payload_ba = 3'd4;
always @(*) begin
    litedramcore_sdram_bankmachine4_cmd_payload_a <= 13'd0;
    if (litedramcore_sdram_bankmachine4_row_col_n_addr_sel) begin
        litedramcore_sdram_bankmachine4_cmd_payload_a <= litedramcore_sdram_bankmachine4_source_source_payload_addr[20:8];
    end else begin
        litedramcore_sdram_bankmachine4_cmd_payload_a <= ((litedramcore_sdram_bankmachine4_auto_precharge <<< 4'd10) | {litedramcore_sdram_bankmachine4_source_source_payload_addr[7:0], {2{1'd0}}});
    end
end
assign litedramcore_sdram_bankmachine4_twtpcon_valid = ((litedramcore_sdram_bankmachine4_cmd_valid & litedramcore_sdram_bankmachine4_cmd_ready) & litedramcore_sdram_bankmachine4_cmd_payload_is_write);
assign litedramcore_sdram_bankmachine4_trccon_valid = ((litedramcore_sdram_bankmachine4_cmd_valid & litedramcore_sdram_bankmachine4_cmd_ready) & litedramcore_sdram_bankmachine4_row_open);
assign litedramcore_sdram_bankmachine4_trascon_valid = ((litedramcore_sdram_bankmachine4_cmd_valid & litedramcore_sdram_bankmachine4_cmd_ready) & litedramcore_sdram_bankmachine4_row_open);
always @(*) begin
    litedramcore_sdram_bankmachine4_auto_precharge <= 1'd0;
    if ((litedramcore_sdram_bankmachine4_source_valid & litedramcore_sdram_bankmachine4_source_source_valid)) begin
        if ((litedramcore_sdram_bankmachine4_source_payload_addr[20:8] != litedramcore_sdram_bankmachine4_source_source_payload_addr[20:8])) begin
            litedramcore_sdram_bankmachine4_auto_precharge <= (litedramcore_sdram_bankmachine4_row_close == 1'd0);
        end
    end
end
assign litedramcore_sdram_bankmachine4_syncfifo4_din = {litedramcore_sdram_bankmachine4_fifo_in_last, litedramcore_sdram_bankmachine4_fifo_in_first, litedramcore_sdram_bankmachine4_fifo_in_payload_addr, litedramcore_sdram_bankmachine4_fifo_in_payload_we};
assign {litedramcore_sdram_bankmachine4_fifo_out_last, litedramcore_sdram_bankmachine4_fifo_out_first, litedramcore_sdram_bankmachine4_fifo_out_payload_addr, litedramcore_sdram_bankmachine4_fifo_out_payload_we} = litedramcore_sdram_bankmachine4_syncfifo4_dout;
assign {litedramcore_sdram_bankmachine4_fifo_out_last, litedramcore_sdram_bankmachine4_fifo_out_first, litedramcore_sdram_bankmachine4_fifo_out_payload_addr, litedramcore_sdram_bankmachine4_fifo_out_payload_we} = litedramcore_sdram_bankmachine4_syncfifo4_dout;
assign {litedramcore_sdram_bankmachine4_fifo_out_last, litedramcore_sdram_bankmachine4_fifo_out_first, litedramcore_sdram_bankmachine4_fifo_out_payload_addr, litedramcore_sdram_bankmachine4_fifo_out_payload_we} = litedramcore_sdram_bankmachine4_syncfifo4_dout;
assign {litedramcore_sdram_bankmachine4_fifo_out_last, litedramcore_sdram_bankmachine4_fifo_out_first, litedramcore_sdram_bankmachine4_fifo_out_payload_addr, litedramcore_sdram_bankmachine4_fifo_out_payload_we} = litedramcore_sdram_bankmachine4_syncfifo4_dout;
assign litedramcore_sdram_bankmachine4_sink_ready = litedramcore_sdram_bankmachine4_syncfifo4_writable;
assign litedramcore_sdram_bankmachine4_syncfifo4_we = litedramcore_sdram_bankmachine4_sink_valid;
assign litedramcore_sdram_bankmachine4_fifo_in_first = litedramcore_sdram_bankmachine4_sink_first;
assign litedramcore_sdram_bankmachine4_fifo_in_last = litedramcore_sdram_bankmachine4_sink_last;
assign litedramcore_sdram_bankmachine4_fifo_in_payload_we = litedramcore_sdram_bankmachine4_sink_payload_we;
assign litedramcore_sdram_bankmachine4_fifo_in_payload_addr = litedramcore_sdram_bankmachine4_sink_payload_addr;
assign litedramcore_sdram_bankmachine4_source_valid = litedramcore_sdram_bankmachine4_syncfifo4_readable;
assign litedramcore_sdram_bankmachine4_source_first = litedramcore_sdram_bankmachine4_fifo_out_first;
assign litedramcore_sdram_bankmachine4_source_last = litedramcore_sdram_bankmachine4_fifo_out_last;
assign litedramcore_sdram_bankmachine4_source_payload_we = litedramcore_sdram_bankmachine4_fifo_out_payload_we;
assign litedramcore_sdram_bankmachine4_source_payload_addr = litedramcore_sdram_bankmachine4_fifo_out_payload_addr;
assign litedramcore_sdram_bankmachine4_syncfifo4_re = litedramcore_sdram_bankmachine4_source_ready;
always @(*) begin
    litedramcore_sdram_bankmachine4_wrport_adr <= 4'd0;
    if (litedramcore_sdram_bankmachine4_replace) begin
        litedramcore_sdram_bankmachine4_wrport_adr <= (litedramcore_sdram_bankmachine4_produce - 1'd1);
    end else begin
        litedramcore_sdram_bankmachine4_wrport_adr <= litedramcore_sdram_bankmachine4_produce;
    end
end
assign litedramcore_sdram_bankmachine4_wrport_dat_w = litedramcore_sdram_bankmachine4_syncfifo4_din;
assign litedramcore_sdram_bankmachine4_wrport_we = (litedramcore_sdram_bankmachine4_syncfifo4_we & (litedramcore_sdram_bankmachine4_syncfifo4_writable | litedramcore_sdram_bankmachine4_replace));
assign litedramcore_sdram_bankmachine4_do_read = (litedramcore_sdram_bankmachine4_syncfifo4_readable & litedramcore_sdram_bankmachine4_syncfifo4_re);
assign litedramcore_sdram_bankmachine4_rdport_adr = litedramcore_sdram_bankmachine4_consume;
assign litedramcore_sdram_bankmachine4_syncfifo4_dout = litedramcore_sdram_bankmachine4_rdport_dat_r;
assign litedramcore_sdram_bankmachine4_syncfifo4_writable = (litedramcore_sdram_bankmachine4_level != 5'd16);
assign litedramcore_sdram_bankmachine4_syncfifo4_readable = (litedramcore_sdram_bankmachine4_level != 1'd0);
assign litedramcore_sdram_bankmachine4_pipe_valid_sink_ready = ((~litedramcore_sdram_bankmachine4_pipe_valid_source_valid) | litedramcore_sdram_bankmachine4_pipe_valid_source_ready);
assign litedramcore_sdram_bankmachine4_pipe_valid_sink_valid = litedramcore_sdram_bankmachine4_sink_sink_valid;
assign litedramcore_sdram_bankmachine4_sink_sink_ready = litedramcore_sdram_bankmachine4_pipe_valid_sink_ready;
assign litedramcore_sdram_bankmachine4_pipe_valid_sink_first = litedramcore_sdram_bankmachine4_sink_sink_first;
assign litedramcore_sdram_bankmachine4_pipe_valid_sink_last = litedramcore_sdram_bankmachine4_sink_sink_last;
assign litedramcore_sdram_bankmachine4_pipe_valid_sink_payload_we = litedramcore_sdram_bankmachine4_sink_sink_payload_we;
assign litedramcore_sdram_bankmachine4_pipe_valid_sink_payload_addr = litedramcore_sdram_bankmachine4_sink_sink_payload_addr;
assign litedramcore_sdram_bankmachine4_source_source_valid = litedramcore_sdram_bankmachine4_pipe_valid_source_valid;
assign litedramcore_sdram_bankmachine4_pipe_valid_source_ready = litedramcore_sdram_bankmachine4_source_source_ready;
assign litedramcore_sdram_bankmachine4_source_source_first = litedramcore_sdram_bankmachine4_pipe_valid_source_first;
assign litedramcore_sdram_bankmachine4_source_source_last = litedramcore_sdram_bankmachine4_pipe_valid_source_last;
assign litedramcore_sdram_bankmachine4_source_source_payload_we = litedramcore_sdram_bankmachine4_pipe_valid_source_payload_we;
assign litedramcore_sdram_bankmachine4_source_source_payload_addr = litedramcore_sdram_bankmachine4_pipe_valid_source_payload_addr;
always @(*) begin
    bankmachine4_next_state <= 3'd0;
    bankmachine4_next_state <= bankmachine4_state;
    case (bankmachine4_state)
        1'd1: begin
            if ((litedramcore_sdram_bankmachine4_twtpcon_ready & litedramcore_sdram_bankmachine4_trascon_ready)) begin
                if (litedramcore_sdram_bankmachine4_cmd_ready) begin
                    bankmachine4_next_state <= 3'd5;
                end
            end
        end
        2'd2: begin
            if ((litedramcore_sdram_bankmachine4_twtpcon_ready & litedramcore_sdram_bankmachine4_trascon_ready)) begin
                bankmachine4_next_state <= 3'd5;
            end
        end
        2'd3: begin
            if (litedramcore_sdram_bankmachine4_trccon_ready) begin
                if (litedramcore_sdram_bankmachine4_cmd_ready) begin
                    bankmachine4_next_state <= 3'd6;
                end
            end
        end
        3'd4: begin
            if ((~litedramcore_sdram_bankmachine4_refresh_req)) begin
                bankmachine4_next_state <= 1'd0;
            end
        end
        3'd5: begin
            bankmachine4_next_state <= 2'd3;
        end
        3'd6: begin
            bankmachine4_next_state <= 1'd0;
        end
        default: begin
            if (litedramcore_sdram_bankmachine4_refresh_req) begin
                bankmachine4_next_state <= 3'd4;
            end else begin
                if (litedramcore_sdram_bankmachine4_source_source_valid) begin
                    if (litedramcore_sdram_bankmachine4_row_opened) begin
                        if (litedramcore_sdram_bankmachine4_row_hit) begin
                            if ((litedramcore_sdram_bankmachine4_cmd_ready & litedramcore_sdram_bankmachine4_auto_precharge)) begin
                                bankmachine4_next_state <= 2'd2;
                            end
                        end else begin
                            bankmachine4_next_state <= 1'd1;
                        end
                    end else begin
                        bankmachine4_next_state <= 2'd3;
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine4_cmd_payload_is_cmd <= 1'd0;
    case (bankmachine4_state)
        1'd1: begin
            if ((litedramcore_sdram_bankmachine4_twtpcon_ready & litedramcore_sdram_bankmachine4_trascon_ready)) begin
                litedramcore_sdram_bankmachine4_cmd_payload_is_cmd <= 1'd1;
            end
        end
        2'd2: begin
        end
        2'd3: begin
            if (litedramcore_sdram_bankmachine4_trccon_ready) begin
                litedramcore_sdram_bankmachine4_cmd_payload_is_cmd <= 1'd1;
            end
        end
        3'd4: begin
            litedramcore_sdram_bankmachine4_cmd_payload_is_cmd <= 1'd1;
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine4_cmd_payload_is_read <= 1'd0;
    case (bankmachine4_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (litedramcore_sdram_bankmachine4_refresh_req) begin
            end else begin
                if (litedramcore_sdram_bankmachine4_source_source_valid) begin
                    if (litedramcore_sdram_bankmachine4_row_opened) begin
                        if (litedramcore_sdram_bankmachine4_row_hit) begin
                            if (litedramcore_sdram_bankmachine4_source_source_payload_we) begin
                            end else begin
                                litedramcore_sdram_bankmachine4_cmd_payload_is_read <= 1'd1;
                            end
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine4_cmd_payload_is_write <= 1'd0;
    case (bankmachine4_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (litedramcore_sdram_bankmachine4_refresh_req) begin
            end else begin
                if (litedramcore_sdram_bankmachine4_source_source_valid) begin
                    if (litedramcore_sdram_bankmachine4_row_opened) begin
                        if (litedramcore_sdram_bankmachine4_row_hit) begin
                            if (litedramcore_sdram_bankmachine4_source_source_payload_we) begin
                                litedramcore_sdram_bankmachine4_cmd_payload_is_write <= 1'd1;
                            end else begin
                            end
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine4_req_wdata_ready <= 1'd0;
    case (bankmachine4_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (litedramcore_sdram_bankmachine4_refresh_req) begin
            end else begin
                if (litedramcore_sdram_bankmachine4_source_source_valid) begin
                    if (litedramcore_sdram_bankmachine4_row_opened) begin
                        if (litedramcore_sdram_bankmachine4_row_hit) begin
                            if (litedramcore_sdram_bankmachine4_source_source_payload_we) begin
                                litedramcore_sdram_bankmachine4_req_wdata_ready <= litedramcore_sdram_bankmachine4_cmd_ready;
                            end else begin
                            end
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine4_req_rdata_valid <= 1'd0;
    case (bankmachine4_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (litedramcore_sdram_bankmachine4_refresh_req) begin
            end else begin
                if (litedramcore_sdram_bankmachine4_source_source_valid) begin
                    if (litedramcore_sdram_bankmachine4_row_opened) begin
                        if (litedramcore_sdram_bankmachine4_row_hit) begin
                            if (litedramcore_sdram_bankmachine4_source_source_payload_we) begin
                            end else begin
                                litedramcore_sdram_bankmachine4_req_rdata_valid <= litedramcore_sdram_bankmachine4_cmd_ready;
                            end
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine4_refresh_gnt <= 1'd0;
    case (bankmachine4_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
            if (litedramcore_sdram_bankmachine4_twtpcon_ready) begin
                litedramcore_sdram_bankmachine4_refresh_gnt <= 1'd1;
            end
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine4_row_open <= 1'd0;
    case (bankmachine4_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
            if (litedramcore_sdram_bankmachine4_trccon_ready) begin
                litedramcore_sdram_bankmachine4_row_open <= 1'd1;
            end
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine4_cmd_valid <= 1'd0;
    case (bankmachine4_state)
        1'd1: begin
            if ((litedramcore_sdram_bankmachine4_twtpcon_ready & litedramcore_sdram_bankmachine4_trascon_ready)) begin
                litedramcore_sdram_bankmachine4_cmd_valid <= 1'd1;
            end
        end
        2'd2: begin
        end
        2'd3: begin
            if (litedramcore_sdram_bankmachine4_trccon_ready) begin
                litedramcore_sdram_bankmachine4_cmd_valid <= 1'd1;
            end
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (litedramcore_sdram_bankmachine4_refresh_req) begin
            end else begin
                if (litedramcore_sdram_bankmachine4_source_source_valid) begin
                    if (litedramcore_sdram_bankmachine4_row_opened) begin
                        if (litedramcore_sdram_bankmachine4_row_hit) begin
                            litedramcore_sdram_bankmachine4_cmd_valid <= 1'd1;
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine4_row_close <= 1'd0;
    case (bankmachine4_state)
        1'd1: begin
            litedramcore_sdram_bankmachine4_row_close <= 1'd1;
        end
        2'd2: begin
            litedramcore_sdram_bankmachine4_row_close <= 1'd1;
        end
        2'd3: begin
        end
        3'd4: begin
            litedramcore_sdram_bankmachine4_row_close <= 1'd1;
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine4_row_col_n_addr_sel <= 1'd0;
    case (bankmachine4_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
            if (litedramcore_sdram_bankmachine4_trccon_ready) begin
                litedramcore_sdram_bankmachine4_row_col_n_addr_sel <= 1'd1;
            end
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine4_cmd_payload_cas <= 1'd0;
    case (bankmachine4_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (litedramcore_sdram_bankmachine4_refresh_req) begin
            end else begin
                if (litedramcore_sdram_bankmachine4_source_source_valid) begin
                    if (litedramcore_sdram_bankmachine4_row_opened) begin
                        if (litedramcore_sdram_bankmachine4_row_hit) begin
                            litedramcore_sdram_bankmachine4_cmd_payload_cas <= 1'd1;
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine4_cmd_payload_ras <= 1'd0;
    case (bankmachine4_state)
        1'd1: begin
            if ((litedramcore_sdram_bankmachine4_twtpcon_ready & litedramcore_sdram_bankmachine4_trascon_ready)) begin
                litedramcore_sdram_bankmachine4_cmd_payload_ras <= 1'd1;
            end
        end
        2'd2: begin
        end
        2'd3: begin
            if (litedramcore_sdram_bankmachine4_trccon_ready) begin
                litedramcore_sdram_bankmachine4_cmd_payload_ras <= 1'd1;
            end
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine4_cmd_payload_we <= 1'd0;
    case (bankmachine4_state)
        1'd1: begin
            if ((litedramcore_sdram_bankmachine4_twtpcon_ready & litedramcore_sdram_bankmachine4_trascon_ready)) begin
                litedramcore_sdram_bankmachine4_cmd_payload_we <= 1'd1;
            end
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (litedramcore_sdram_bankmachine4_refresh_req) begin
            end else begin
                if (litedramcore_sdram_bankmachine4_source_source_valid) begin
                    if (litedramcore_sdram_bankmachine4_row_opened) begin
                        if (litedramcore_sdram_bankmachine4_row_hit) begin
                            if (litedramcore_sdram_bankmachine4_source_source_payload_we) begin
                                litedramcore_sdram_bankmachine4_cmd_payload_we <= 1'd1;
                            end else begin
                            end
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
assign litedramcore_sdram_bankmachine5_sink_valid = litedramcore_sdram_bankmachine5_req_valid;
assign litedramcore_sdram_bankmachine5_req_ready = litedramcore_sdram_bankmachine5_sink_ready;
assign litedramcore_sdram_bankmachine5_sink_payload_we = litedramcore_sdram_bankmachine5_req_we;
assign litedramcore_sdram_bankmachine5_sink_payload_addr = litedramcore_sdram_bankmachine5_req_addr;
assign litedramcore_sdram_bankmachine5_sink_sink_valid = litedramcore_sdram_bankmachine5_source_valid;
assign litedramcore_sdram_bankmachine5_source_ready = litedramcore_sdram_bankmachine5_sink_sink_ready;
assign litedramcore_sdram_bankmachine5_sink_sink_first = litedramcore_sdram_bankmachine5_source_first;
assign litedramcore_sdram_bankmachine5_sink_sink_last = litedramcore_sdram_bankmachine5_source_last;
assign litedramcore_sdram_bankmachine5_sink_sink_payload_we = litedramcore_sdram_bankmachine5_source_payload_we;
assign litedramcore_sdram_bankmachine5_sink_sink_payload_addr = litedramcore_sdram_bankmachine5_source_payload_addr;
assign litedramcore_sdram_bankmachine5_source_source_ready = (litedramcore_sdram_bankmachine5_req_wdata_ready | litedramcore_sdram_bankmachine5_req_rdata_valid);
assign litedramcore_sdram_bankmachine5_req_lock = (litedramcore_sdram_bankmachine5_source_valid | litedramcore_sdram_bankmachine5_source_source_valid);
assign litedramcore_sdram_bankmachine5_row_hit = (litedramcore_sdram_bankmachine5_row == litedramcore_sdram_bankmachine5_source_source_payload_addr[20:8]);
assign litedramcore_sdram_bankmachine5_cmd_payload_ba = 3'd5;
always @(*) begin
    litedramcore_sdram_bankmachine5_cmd_payload_a <= 13'd0;
    if (litedramcore_sdram_bankmachine5_row_col_n_addr_sel) begin
        litedramcore_sdram_bankmachine5_cmd_payload_a <= litedramcore_sdram_bankmachine5_source_source_payload_addr[20:8];
    end else begin
        litedramcore_sdram_bankmachine5_cmd_payload_a <= ((litedramcore_sdram_bankmachine5_auto_precharge <<< 4'd10) | {litedramcore_sdram_bankmachine5_source_source_payload_addr[7:0], {2{1'd0}}});
    end
end
assign litedramcore_sdram_bankmachine5_twtpcon_valid = ((litedramcore_sdram_bankmachine5_cmd_valid & litedramcore_sdram_bankmachine5_cmd_ready) & litedramcore_sdram_bankmachine5_cmd_payload_is_write);
assign litedramcore_sdram_bankmachine5_trccon_valid = ((litedramcore_sdram_bankmachine5_cmd_valid & litedramcore_sdram_bankmachine5_cmd_ready) & litedramcore_sdram_bankmachine5_row_open);
assign litedramcore_sdram_bankmachine5_trascon_valid = ((litedramcore_sdram_bankmachine5_cmd_valid & litedramcore_sdram_bankmachine5_cmd_ready) & litedramcore_sdram_bankmachine5_row_open);
always @(*) begin
    litedramcore_sdram_bankmachine5_auto_precharge <= 1'd0;
    if ((litedramcore_sdram_bankmachine5_source_valid & litedramcore_sdram_bankmachine5_source_source_valid)) begin
        if ((litedramcore_sdram_bankmachine5_source_payload_addr[20:8] != litedramcore_sdram_bankmachine5_source_source_payload_addr[20:8])) begin
            litedramcore_sdram_bankmachine5_auto_precharge <= (litedramcore_sdram_bankmachine5_row_close == 1'd0);
        end
    end
end
assign litedramcore_sdram_bankmachine5_syncfifo5_din = {litedramcore_sdram_bankmachine5_fifo_in_last, litedramcore_sdram_bankmachine5_fifo_in_first, litedramcore_sdram_bankmachine5_fifo_in_payload_addr, litedramcore_sdram_bankmachine5_fifo_in_payload_we};
assign {litedramcore_sdram_bankmachine5_fifo_out_last, litedramcore_sdram_bankmachine5_fifo_out_first, litedramcore_sdram_bankmachine5_fifo_out_payload_addr, litedramcore_sdram_bankmachine5_fifo_out_payload_we} = litedramcore_sdram_bankmachine5_syncfifo5_dout;
assign {litedramcore_sdram_bankmachine5_fifo_out_last, litedramcore_sdram_bankmachine5_fifo_out_first, litedramcore_sdram_bankmachine5_fifo_out_payload_addr, litedramcore_sdram_bankmachine5_fifo_out_payload_we} = litedramcore_sdram_bankmachine5_syncfifo5_dout;
assign {litedramcore_sdram_bankmachine5_fifo_out_last, litedramcore_sdram_bankmachine5_fifo_out_first, litedramcore_sdram_bankmachine5_fifo_out_payload_addr, litedramcore_sdram_bankmachine5_fifo_out_payload_we} = litedramcore_sdram_bankmachine5_syncfifo5_dout;
assign {litedramcore_sdram_bankmachine5_fifo_out_last, litedramcore_sdram_bankmachine5_fifo_out_first, litedramcore_sdram_bankmachine5_fifo_out_payload_addr, litedramcore_sdram_bankmachine5_fifo_out_payload_we} = litedramcore_sdram_bankmachine5_syncfifo5_dout;
assign litedramcore_sdram_bankmachine5_sink_ready = litedramcore_sdram_bankmachine5_syncfifo5_writable;
assign litedramcore_sdram_bankmachine5_syncfifo5_we = litedramcore_sdram_bankmachine5_sink_valid;
assign litedramcore_sdram_bankmachine5_fifo_in_first = litedramcore_sdram_bankmachine5_sink_first;
assign litedramcore_sdram_bankmachine5_fifo_in_last = litedramcore_sdram_bankmachine5_sink_last;
assign litedramcore_sdram_bankmachine5_fifo_in_payload_we = litedramcore_sdram_bankmachine5_sink_payload_we;
assign litedramcore_sdram_bankmachine5_fifo_in_payload_addr = litedramcore_sdram_bankmachine5_sink_payload_addr;
assign litedramcore_sdram_bankmachine5_source_valid = litedramcore_sdram_bankmachine5_syncfifo5_readable;
assign litedramcore_sdram_bankmachine5_source_first = litedramcore_sdram_bankmachine5_fifo_out_first;
assign litedramcore_sdram_bankmachine5_source_last = litedramcore_sdram_bankmachine5_fifo_out_last;
assign litedramcore_sdram_bankmachine5_source_payload_we = litedramcore_sdram_bankmachine5_fifo_out_payload_we;
assign litedramcore_sdram_bankmachine5_source_payload_addr = litedramcore_sdram_bankmachine5_fifo_out_payload_addr;
assign litedramcore_sdram_bankmachine5_syncfifo5_re = litedramcore_sdram_bankmachine5_source_ready;
always @(*) begin
    litedramcore_sdram_bankmachine5_wrport_adr <= 4'd0;
    if (litedramcore_sdram_bankmachine5_replace) begin
        litedramcore_sdram_bankmachine5_wrport_adr <= (litedramcore_sdram_bankmachine5_produce - 1'd1);
    end else begin
        litedramcore_sdram_bankmachine5_wrport_adr <= litedramcore_sdram_bankmachine5_produce;
    end
end
assign litedramcore_sdram_bankmachine5_wrport_dat_w = litedramcore_sdram_bankmachine5_syncfifo5_din;
assign litedramcore_sdram_bankmachine5_wrport_we = (litedramcore_sdram_bankmachine5_syncfifo5_we & (litedramcore_sdram_bankmachine5_syncfifo5_writable | litedramcore_sdram_bankmachine5_replace));
assign litedramcore_sdram_bankmachine5_do_read = (litedramcore_sdram_bankmachine5_syncfifo5_readable & litedramcore_sdram_bankmachine5_syncfifo5_re);
assign litedramcore_sdram_bankmachine5_rdport_adr = litedramcore_sdram_bankmachine5_consume;
assign litedramcore_sdram_bankmachine5_syncfifo5_dout = litedramcore_sdram_bankmachine5_rdport_dat_r;
assign litedramcore_sdram_bankmachine5_syncfifo5_writable = (litedramcore_sdram_bankmachine5_level != 5'd16);
assign litedramcore_sdram_bankmachine5_syncfifo5_readable = (litedramcore_sdram_bankmachine5_level != 1'd0);
assign litedramcore_sdram_bankmachine5_pipe_valid_sink_ready = ((~litedramcore_sdram_bankmachine5_pipe_valid_source_valid) | litedramcore_sdram_bankmachine5_pipe_valid_source_ready);
assign litedramcore_sdram_bankmachine5_pipe_valid_sink_valid = litedramcore_sdram_bankmachine5_sink_sink_valid;
assign litedramcore_sdram_bankmachine5_sink_sink_ready = litedramcore_sdram_bankmachine5_pipe_valid_sink_ready;
assign litedramcore_sdram_bankmachine5_pipe_valid_sink_first = litedramcore_sdram_bankmachine5_sink_sink_first;
assign litedramcore_sdram_bankmachine5_pipe_valid_sink_last = litedramcore_sdram_bankmachine5_sink_sink_last;
assign litedramcore_sdram_bankmachine5_pipe_valid_sink_payload_we = litedramcore_sdram_bankmachine5_sink_sink_payload_we;
assign litedramcore_sdram_bankmachine5_pipe_valid_sink_payload_addr = litedramcore_sdram_bankmachine5_sink_sink_payload_addr;
assign litedramcore_sdram_bankmachine5_source_source_valid = litedramcore_sdram_bankmachine5_pipe_valid_source_valid;
assign litedramcore_sdram_bankmachine5_pipe_valid_source_ready = litedramcore_sdram_bankmachine5_source_source_ready;
assign litedramcore_sdram_bankmachine5_source_source_first = litedramcore_sdram_bankmachine5_pipe_valid_source_first;
assign litedramcore_sdram_bankmachine5_source_source_last = litedramcore_sdram_bankmachine5_pipe_valid_source_last;
assign litedramcore_sdram_bankmachine5_source_source_payload_we = litedramcore_sdram_bankmachine5_pipe_valid_source_payload_we;
assign litedramcore_sdram_bankmachine5_source_source_payload_addr = litedramcore_sdram_bankmachine5_pipe_valid_source_payload_addr;
always @(*) begin
    bankmachine5_next_state <= 3'd0;
    bankmachine5_next_state <= bankmachine5_state;
    case (bankmachine5_state)
        1'd1: begin
            if ((litedramcore_sdram_bankmachine5_twtpcon_ready & litedramcore_sdram_bankmachine5_trascon_ready)) begin
                if (litedramcore_sdram_bankmachine5_cmd_ready) begin
                    bankmachine5_next_state <= 3'd5;
                end
            end
        end
        2'd2: begin
            if ((litedramcore_sdram_bankmachine5_twtpcon_ready & litedramcore_sdram_bankmachine5_trascon_ready)) begin
                bankmachine5_next_state <= 3'd5;
            end
        end
        2'd3: begin
            if (litedramcore_sdram_bankmachine5_trccon_ready) begin
                if (litedramcore_sdram_bankmachine5_cmd_ready) begin
                    bankmachine5_next_state <= 3'd6;
                end
            end
        end
        3'd4: begin
            if ((~litedramcore_sdram_bankmachine5_refresh_req)) begin
                bankmachine5_next_state <= 1'd0;
            end
        end
        3'd5: begin
            bankmachine5_next_state <= 2'd3;
        end
        3'd6: begin
            bankmachine5_next_state <= 1'd0;
        end
        default: begin
            if (litedramcore_sdram_bankmachine5_refresh_req) begin
                bankmachine5_next_state <= 3'd4;
            end else begin
                if (litedramcore_sdram_bankmachine5_source_source_valid) begin
                    if (litedramcore_sdram_bankmachine5_row_opened) begin
                        if (litedramcore_sdram_bankmachine5_row_hit) begin
                            if ((litedramcore_sdram_bankmachine5_cmd_ready & litedramcore_sdram_bankmachine5_auto_precharge)) begin
                                bankmachine5_next_state <= 2'd2;
                            end
                        end else begin
                            bankmachine5_next_state <= 1'd1;
                        end
                    end else begin
                        bankmachine5_next_state <= 2'd3;
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine5_cmd_payload_is_cmd <= 1'd0;
    case (bankmachine5_state)
        1'd1: begin
            if ((litedramcore_sdram_bankmachine5_twtpcon_ready & litedramcore_sdram_bankmachine5_trascon_ready)) begin
                litedramcore_sdram_bankmachine5_cmd_payload_is_cmd <= 1'd1;
            end
        end
        2'd2: begin
        end
        2'd3: begin
            if (litedramcore_sdram_bankmachine5_trccon_ready) begin
                litedramcore_sdram_bankmachine5_cmd_payload_is_cmd <= 1'd1;
            end
        end
        3'd4: begin
            litedramcore_sdram_bankmachine5_cmd_payload_is_cmd <= 1'd1;
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine5_cmd_payload_is_read <= 1'd0;
    case (bankmachine5_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (litedramcore_sdram_bankmachine5_refresh_req) begin
            end else begin
                if (litedramcore_sdram_bankmachine5_source_source_valid) begin
                    if (litedramcore_sdram_bankmachine5_row_opened) begin
                        if (litedramcore_sdram_bankmachine5_row_hit) begin
                            if (litedramcore_sdram_bankmachine5_source_source_payload_we) begin
                            end else begin
                                litedramcore_sdram_bankmachine5_cmd_payload_is_read <= 1'd1;
                            end
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine5_cmd_payload_is_write <= 1'd0;
    case (bankmachine5_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (litedramcore_sdram_bankmachine5_refresh_req) begin
            end else begin
                if (litedramcore_sdram_bankmachine5_source_source_valid) begin
                    if (litedramcore_sdram_bankmachine5_row_opened) begin
                        if (litedramcore_sdram_bankmachine5_row_hit) begin
                            if (litedramcore_sdram_bankmachine5_source_source_payload_we) begin
                                litedramcore_sdram_bankmachine5_cmd_payload_is_write <= 1'd1;
                            end else begin
                            end
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine5_req_wdata_ready <= 1'd0;
    case (bankmachine5_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (litedramcore_sdram_bankmachine5_refresh_req) begin
            end else begin
                if (litedramcore_sdram_bankmachine5_source_source_valid) begin
                    if (litedramcore_sdram_bankmachine5_row_opened) begin
                        if (litedramcore_sdram_bankmachine5_row_hit) begin
                            if (litedramcore_sdram_bankmachine5_source_source_payload_we) begin
                                litedramcore_sdram_bankmachine5_req_wdata_ready <= litedramcore_sdram_bankmachine5_cmd_ready;
                            end else begin
                            end
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine5_req_rdata_valid <= 1'd0;
    case (bankmachine5_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (litedramcore_sdram_bankmachine5_refresh_req) begin
            end else begin
                if (litedramcore_sdram_bankmachine5_source_source_valid) begin
                    if (litedramcore_sdram_bankmachine5_row_opened) begin
                        if (litedramcore_sdram_bankmachine5_row_hit) begin
                            if (litedramcore_sdram_bankmachine5_source_source_payload_we) begin
                            end else begin
                                litedramcore_sdram_bankmachine5_req_rdata_valid <= litedramcore_sdram_bankmachine5_cmd_ready;
                            end
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine5_refresh_gnt <= 1'd0;
    case (bankmachine5_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
            if (litedramcore_sdram_bankmachine5_twtpcon_ready) begin
                litedramcore_sdram_bankmachine5_refresh_gnt <= 1'd1;
            end
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine5_row_open <= 1'd0;
    case (bankmachine5_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
            if (litedramcore_sdram_bankmachine5_trccon_ready) begin
                litedramcore_sdram_bankmachine5_row_open <= 1'd1;
            end
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine5_cmd_valid <= 1'd0;
    case (bankmachine5_state)
        1'd1: begin
            if ((litedramcore_sdram_bankmachine5_twtpcon_ready & litedramcore_sdram_bankmachine5_trascon_ready)) begin
                litedramcore_sdram_bankmachine5_cmd_valid <= 1'd1;
            end
        end
        2'd2: begin
        end
        2'd3: begin
            if (litedramcore_sdram_bankmachine5_trccon_ready) begin
                litedramcore_sdram_bankmachine5_cmd_valid <= 1'd1;
            end
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (litedramcore_sdram_bankmachine5_refresh_req) begin
            end else begin
                if (litedramcore_sdram_bankmachine5_source_source_valid) begin
                    if (litedramcore_sdram_bankmachine5_row_opened) begin
                        if (litedramcore_sdram_bankmachine5_row_hit) begin
                            litedramcore_sdram_bankmachine5_cmd_valid <= 1'd1;
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine5_row_close <= 1'd0;
    case (bankmachine5_state)
        1'd1: begin
            litedramcore_sdram_bankmachine5_row_close <= 1'd1;
        end
        2'd2: begin
            litedramcore_sdram_bankmachine5_row_close <= 1'd1;
        end
        2'd3: begin
        end
        3'd4: begin
            litedramcore_sdram_bankmachine5_row_close <= 1'd1;
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine5_row_col_n_addr_sel <= 1'd0;
    case (bankmachine5_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
            if (litedramcore_sdram_bankmachine5_trccon_ready) begin
                litedramcore_sdram_bankmachine5_row_col_n_addr_sel <= 1'd1;
            end
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine5_cmd_payload_cas <= 1'd0;
    case (bankmachine5_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (litedramcore_sdram_bankmachine5_refresh_req) begin
            end else begin
                if (litedramcore_sdram_bankmachine5_source_source_valid) begin
                    if (litedramcore_sdram_bankmachine5_row_opened) begin
                        if (litedramcore_sdram_bankmachine5_row_hit) begin
                            litedramcore_sdram_bankmachine5_cmd_payload_cas <= 1'd1;
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine5_cmd_payload_ras <= 1'd0;
    case (bankmachine5_state)
        1'd1: begin
            if ((litedramcore_sdram_bankmachine5_twtpcon_ready & litedramcore_sdram_bankmachine5_trascon_ready)) begin
                litedramcore_sdram_bankmachine5_cmd_payload_ras <= 1'd1;
            end
        end
        2'd2: begin
        end
        2'd3: begin
            if (litedramcore_sdram_bankmachine5_trccon_ready) begin
                litedramcore_sdram_bankmachine5_cmd_payload_ras <= 1'd1;
            end
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine5_cmd_payload_we <= 1'd0;
    case (bankmachine5_state)
        1'd1: begin
            if ((litedramcore_sdram_bankmachine5_twtpcon_ready & litedramcore_sdram_bankmachine5_trascon_ready)) begin
                litedramcore_sdram_bankmachine5_cmd_payload_we <= 1'd1;
            end
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (litedramcore_sdram_bankmachine5_refresh_req) begin
            end else begin
                if (litedramcore_sdram_bankmachine5_source_source_valid) begin
                    if (litedramcore_sdram_bankmachine5_row_opened) begin
                        if (litedramcore_sdram_bankmachine5_row_hit) begin
                            if (litedramcore_sdram_bankmachine5_source_source_payload_we) begin
                                litedramcore_sdram_bankmachine5_cmd_payload_we <= 1'd1;
                            end else begin
                            end
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
assign litedramcore_sdram_bankmachine6_sink_valid = litedramcore_sdram_bankmachine6_req_valid;
assign litedramcore_sdram_bankmachine6_req_ready = litedramcore_sdram_bankmachine6_sink_ready;
assign litedramcore_sdram_bankmachine6_sink_payload_we = litedramcore_sdram_bankmachine6_req_we;
assign litedramcore_sdram_bankmachine6_sink_payload_addr = litedramcore_sdram_bankmachine6_req_addr;
assign litedramcore_sdram_bankmachine6_sink_sink_valid = litedramcore_sdram_bankmachine6_source_valid;
assign litedramcore_sdram_bankmachine6_source_ready = litedramcore_sdram_bankmachine6_sink_sink_ready;
assign litedramcore_sdram_bankmachine6_sink_sink_first = litedramcore_sdram_bankmachine6_source_first;
assign litedramcore_sdram_bankmachine6_sink_sink_last = litedramcore_sdram_bankmachine6_source_last;
assign litedramcore_sdram_bankmachine6_sink_sink_payload_we = litedramcore_sdram_bankmachine6_source_payload_we;
assign litedramcore_sdram_bankmachine6_sink_sink_payload_addr = litedramcore_sdram_bankmachine6_source_payload_addr;
assign litedramcore_sdram_bankmachine6_source_source_ready = (litedramcore_sdram_bankmachine6_req_wdata_ready | litedramcore_sdram_bankmachine6_req_rdata_valid);
assign litedramcore_sdram_bankmachine6_req_lock = (litedramcore_sdram_bankmachine6_source_valid | litedramcore_sdram_bankmachine6_source_source_valid);
assign litedramcore_sdram_bankmachine6_row_hit = (litedramcore_sdram_bankmachine6_row == litedramcore_sdram_bankmachine6_source_source_payload_addr[20:8]);
assign litedramcore_sdram_bankmachine6_cmd_payload_ba = 3'd6;
always @(*) begin
    litedramcore_sdram_bankmachine6_cmd_payload_a <= 13'd0;
    if (litedramcore_sdram_bankmachine6_row_col_n_addr_sel) begin
        litedramcore_sdram_bankmachine6_cmd_payload_a <= litedramcore_sdram_bankmachine6_source_source_payload_addr[20:8];
    end else begin
        litedramcore_sdram_bankmachine6_cmd_payload_a <= ((litedramcore_sdram_bankmachine6_auto_precharge <<< 4'd10) | {litedramcore_sdram_bankmachine6_source_source_payload_addr[7:0], {2{1'd0}}});
    end
end
assign litedramcore_sdram_bankmachine6_twtpcon_valid = ((litedramcore_sdram_bankmachine6_cmd_valid & litedramcore_sdram_bankmachine6_cmd_ready) & litedramcore_sdram_bankmachine6_cmd_payload_is_write);
assign litedramcore_sdram_bankmachine6_trccon_valid = ((litedramcore_sdram_bankmachine6_cmd_valid & litedramcore_sdram_bankmachine6_cmd_ready) & litedramcore_sdram_bankmachine6_row_open);
assign litedramcore_sdram_bankmachine6_trascon_valid = ((litedramcore_sdram_bankmachine6_cmd_valid & litedramcore_sdram_bankmachine6_cmd_ready) & litedramcore_sdram_bankmachine6_row_open);
always @(*) begin
    litedramcore_sdram_bankmachine6_auto_precharge <= 1'd0;
    if ((litedramcore_sdram_bankmachine6_source_valid & litedramcore_sdram_bankmachine6_source_source_valid)) begin
        if ((litedramcore_sdram_bankmachine6_source_payload_addr[20:8] != litedramcore_sdram_bankmachine6_source_source_payload_addr[20:8])) begin
            litedramcore_sdram_bankmachine6_auto_precharge <= (litedramcore_sdram_bankmachine6_row_close == 1'd0);
        end
    end
end
assign litedramcore_sdram_bankmachine6_syncfifo6_din = {litedramcore_sdram_bankmachine6_fifo_in_last, litedramcore_sdram_bankmachine6_fifo_in_first, litedramcore_sdram_bankmachine6_fifo_in_payload_addr, litedramcore_sdram_bankmachine6_fifo_in_payload_we};
assign {litedramcore_sdram_bankmachine6_fifo_out_last, litedramcore_sdram_bankmachine6_fifo_out_first, litedramcore_sdram_bankmachine6_fifo_out_payload_addr, litedramcore_sdram_bankmachine6_fifo_out_payload_we} = litedramcore_sdram_bankmachine6_syncfifo6_dout;
assign {litedramcore_sdram_bankmachine6_fifo_out_last, litedramcore_sdram_bankmachine6_fifo_out_first, litedramcore_sdram_bankmachine6_fifo_out_payload_addr, litedramcore_sdram_bankmachine6_fifo_out_payload_we} = litedramcore_sdram_bankmachine6_syncfifo6_dout;
assign {litedramcore_sdram_bankmachine6_fifo_out_last, litedramcore_sdram_bankmachine6_fifo_out_first, litedramcore_sdram_bankmachine6_fifo_out_payload_addr, litedramcore_sdram_bankmachine6_fifo_out_payload_we} = litedramcore_sdram_bankmachine6_syncfifo6_dout;
assign {litedramcore_sdram_bankmachine6_fifo_out_last, litedramcore_sdram_bankmachine6_fifo_out_first, litedramcore_sdram_bankmachine6_fifo_out_payload_addr, litedramcore_sdram_bankmachine6_fifo_out_payload_we} = litedramcore_sdram_bankmachine6_syncfifo6_dout;
assign litedramcore_sdram_bankmachine6_sink_ready = litedramcore_sdram_bankmachine6_syncfifo6_writable;
assign litedramcore_sdram_bankmachine6_syncfifo6_we = litedramcore_sdram_bankmachine6_sink_valid;
assign litedramcore_sdram_bankmachine6_fifo_in_first = litedramcore_sdram_bankmachine6_sink_first;
assign litedramcore_sdram_bankmachine6_fifo_in_last = litedramcore_sdram_bankmachine6_sink_last;
assign litedramcore_sdram_bankmachine6_fifo_in_payload_we = litedramcore_sdram_bankmachine6_sink_payload_we;
assign litedramcore_sdram_bankmachine6_fifo_in_payload_addr = litedramcore_sdram_bankmachine6_sink_payload_addr;
assign litedramcore_sdram_bankmachine6_source_valid = litedramcore_sdram_bankmachine6_syncfifo6_readable;
assign litedramcore_sdram_bankmachine6_source_first = litedramcore_sdram_bankmachine6_fifo_out_first;
assign litedramcore_sdram_bankmachine6_source_last = litedramcore_sdram_bankmachine6_fifo_out_last;
assign litedramcore_sdram_bankmachine6_source_payload_we = litedramcore_sdram_bankmachine6_fifo_out_payload_we;
assign litedramcore_sdram_bankmachine6_source_payload_addr = litedramcore_sdram_bankmachine6_fifo_out_payload_addr;
assign litedramcore_sdram_bankmachine6_syncfifo6_re = litedramcore_sdram_bankmachine6_source_ready;
always @(*) begin
    litedramcore_sdram_bankmachine6_wrport_adr <= 4'd0;
    if (litedramcore_sdram_bankmachine6_replace) begin
        litedramcore_sdram_bankmachine6_wrport_adr <= (litedramcore_sdram_bankmachine6_produce - 1'd1);
    end else begin
        litedramcore_sdram_bankmachine6_wrport_adr <= litedramcore_sdram_bankmachine6_produce;
    end
end
assign litedramcore_sdram_bankmachine6_wrport_dat_w = litedramcore_sdram_bankmachine6_syncfifo6_din;
assign litedramcore_sdram_bankmachine6_wrport_we = (litedramcore_sdram_bankmachine6_syncfifo6_we & (litedramcore_sdram_bankmachine6_syncfifo6_writable | litedramcore_sdram_bankmachine6_replace));
assign litedramcore_sdram_bankmachine6_do_read = (litedramcore_sdram_bankmachine6_syncfifo6_readable & litedramcore_sdram_bankmachine6_syncfifo6_re);
assign litedramcore_sdram_bankmachine6_rdport_adr = litedramcore_sdram_bankmachine6_consume;
assign litedramcore_sdram_bankmachine6_syncfifo6_dout = litedramcore_sdram_bankmachine6_rdport_dat_r;
assign litedramcore_sdram_bankmachine6_syncfifo6_writable = (litedramcore_sdram_bankmachine6_level != 5'd16);
assign litedramcore_sdram_bankmachine6_syncfifo6_readable = (litedramcore_sdram_bankmachine6_level != 1'd0);
assign litedramcore_sdram_bankmachine6_pipe_valid_sink_ready = ((~litedramcore_sdram_bankmachine6_pipe_valid_source_valid) | litedramcore_sdram_bankmachine6_pipe_valid_source_ready);
assign litedramcore_sdram_bankmachine6_pipe_valid_sink_valid = litedramcore_sdram_bankmachine6_sink_sink_valid;
assign litedramcore_sdram_bankmachine6_sink_sink_ready = litedramcore_sdram_bankmachine6_pipe_valid_sink_ready;
assign litedramcore_sdram_bankmachine6_pipe_valid_sink_first = litedramcore_sdram_bankmachine6_sink_sink_first;
assign litedramcore_sdram_bankmachine6_pipe_valid_sink_last = litedramcore_sdram_bankmachine6_sink_sink_last;
assign litedramcore_sdram_bankmachine6_pipe_valid_sink_payload_we = litedramcore_sdram_bankmachine6_sink_sink_payload_we;
assign litedramcore_sdram_bankmachine6_pipe_valid_sink_payload_addr = litedramcore_sdram_bankmachine6_sink_sink_payload_addr;
assign litedramcore_sdram_bankmachine6_source_source_valid = litedramcore_sdram_bankmachine6_pipe_valid_source_valid;
assign litedramcore_sdram_bankmachine6_pipe_valid_source_ready = litedramcore_sdram_bankmachine6_source_source_ready;
assign litedramcore_sdram_bankmachine6_source_source_first = litedramcore_sdram_bankmachine6_pipe_valid_source_first;
assign litedramcore_sdram_bankmachine6_source_source_last = litedramcore_sdram_bankmachine6_pipe_valid_source_last;
assign litedramcore_sdram_bankmachine6_source_source_payload_we = litedramcore_sdram_bankmachine6_pipe_valid_source_payload_we;
assign litedramcore_sdram_bankmachine6_source_source_payload_addr = litedramcore_sdram_bankmachine6_pipe_valid_source_payload_addr;
always @(*) begin
    bankmachine6_next_state <= 3'd0;
    bankmachine6_next_state <= bankmachine6_state;
    case (bankmachine6_state)
        1'd1: begin
            if ((litedramcore_sdram_bankmachine6_twtpcon_ready & litedramcore_sdram_bankmachine6_trascon_ready)) begin
                if (litedramcore_sdram_bankmachine6_cmd_ready) begin
                    bankmachine6_next_state <= 3'd5;
                end
            end
        end
        2'd2: begin
            if ((litedramcore_sdram_bankmachine6_twtpcon_ready & litedramcore_sdram_bankmachine6_trascon_ready)) begin
                bankmachine6_next_state <= 3'd5;
            end
        end
        2'd3: begin
            if (litedramcore_sdram_bankmachine6_trccon_ready) begin
                if (litedramcore_sdram_bankmachine6_cmd_ready) begin
                    bankmachine6_next_state <= 3'd6;
                end
            end
        end
        3'd4: begin
            if ((~litedramcore_sdram_bankmachine6_refresh_req)) begin
                bankmachine6_next_state <= 1'd0;
            end
        end
        3'd5: begin
            bankmachine6_next_state <= 2'd3;
        end
        3'd6: begin
            bankmachine6_next_state <= 1'd0;
        end
        default: begin
            if (litedramcore_sdram_bankmachine6_refresh_req) begin
                bankmachine6_next_state <= 3'd4;
            end else begin
                if (litedramcore_sdram_bankmachine6_source_source_valid) begin
                    if (litedramcore_sdram_bankmachine6_row_opened) begin
                        if (litedramcore_sdram_bankmachine6_row_hit) begin
                            if ((litedramcore_sdram_bankmachine6_cmd_ready & litedramcore_sdram_bankmachine6_auto_precharge)) begin
                                bankmachine6_next_state <= 2'd2;
                            end
                        end else begin
                            bankmachine6_next_state <= 1'd1;
                        end
                    end else begin
                        bankmachine6_next_state <= 2'd3;
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine6_cmd_payload_is_cmd <= 1'd0;
    case (bankmachine6_state)
        1'd1: begin
            if ((litedramcore_sdram_bankmachine6_twtpcon_ready & litedramcore_sdram_bankmachine6_trascon_ready)) begin
                litedramcore_sdram_bankmachine6_cmd_payload_is_cmd <= 1'd1;
            end
        end
        2'd2: begin
        end
        2'd3: begin
            if (litedramcore_sdram_bankmachine6_trccon_ready) begin
                litedramcore_sdram_bankmachine6_cmd_payload_is_cmd <= 1'd1;
            end
        end
        3'd4: begin
            litedramcore_sdram_bankmachine6_cmd_payload_is_cmd <= 1'd1;
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine6_cmd_payload_is_read <= 1'd0;
    case (bankmachine6_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (litedramcore_sdram_bankmachine6_refresh_req) begin
            end else begin
                if (litedramcore_sdram_bankmachine6_source_source_valid) begin
                    if (litedramcore_sdram_bankmachine6_row_opened) begin
                        if (litedramcore_sdram_bankmachine6_row_hit) begin
                            if (litedramcore_sdram_bankmachine6_source_source_payload_we) begin
                            end else begin
                                litedramcore_sdram_bankmachine6_cmd_payload_is_read <= 1'd1;
                            end
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine6_cmd_payload_is_write <= 1'd0;
    case (bankmachine6_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (litedramcore_sdram_bankmachine6_refresh_req) begin
            end else begin
                if (litedramcore_sdram_bankmachine6_source_source_valid) begin
                    if (litedramcore_sdram_bankmachine6_row_opened) begin
                        if (litedramcore_sdram_bankmachine6_row_hit) begin
                            if (litedramcore_sdram_bankmachine6_source_source_payload_we) begin
                                litedramcore_sdram_bankmachine6_cmd_payload_is_write <= 1'd1;
                            end else begin
                            end
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine6_req_wdata_ready <= 1'd0;
    case (bankmachine6_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (litedramcore_sdram_bankmachine6_refresh_req) begin
            end else begin
                if (litedramcore_sdram_bankmachine6_source_source_valid) begin
                    if (litedramcore_sdram_bankmachine6_row_opened) begin
                        if (litedramcore_sdram_bankmachine6_row_hit) begin
                            if (litedramcore_sdram_bankmachine6_source_source_payload_we) begin
                                litedramcore_sdram_bankmachine6_req_wdata_ready <= litedramcore_sdram_bankmachine6_cmd_ready;
                            end else begin
                            end
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine6_req_rdata_valid <= 1'd0;
    case (bankmachine6_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (litedramcore_sdram_bankmachine6_refresh_req) begin
            end else begin
                if (litedramcore_sdram_bankmachine6_source_source_valid) begin
                    if (litedramcore_sdram_bankmachine6_row_opened) begin
                        if (litedramcore_sdram_bankmachine6_row_hit) begin
                            if (litedramcore_sdram_bankmachine6_source_source_payload_we) begin
                            end else begin
                                litedramcore_sdram_bankmachine6_req_rdata_valid <= litedramcore_sdram_bankmachine6_cmd_ready;
                            end
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine6_refresh_gnt <= 1'd0;
    case (bankmachine6_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
            if (litedramcore_sdram_bankmachine6_twtpcon_ready) begin
                litedramcore_sdram_bankmachine6_refresh_gnt <= 1'd1;
            end
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine6_row_open <= 1'd0;
    case (bankmachine6_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
            if (litedramcore_sdram_bankmachine6_trccon_ready) begin
                litedramcore_sdram_bankmachine6_row_open <= 1'd1;
            end
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine6_cmd_valid <= 1'd0;
    case (bankmachine6_state)
        1'd1: begin
            if ((litedramcore_sdram_bankmachine6_twtpcon_ready & litedramcore_sdram_bankmachine6_trascon_ready)) begin
                litedramcore_sdram_bankmachine6_cmd_valid <= 1'd1;
            end
        end
        2'd2: begin
        end
        2'd3: begin
            if (litedramcore_sdram_bankmachine6_trccon_ready) begin
                litedramcore_sdram_bankmachine6_cmd_valid <= 1'd1;
            end
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (litedramcore_sdram_bankmachine6_refresh_req) begin
            end else begin
                if (litedramcore_sdram_bankmachine6_source_source_valid) begin
                    if (litedramcore_sdram_bankmachine6_row_opened) begin
                        if (litedramcore_sdram_bankmachine6_row_hit) begin
                            litedramcore_sdram_bankmachine6_cmd_valid <= 1'd1;
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine6_row_close <= 1'd0;
    case (bankmachine6_state)
        1'd1: begin
            litedramcore_sdram_bankmachine6_row_close <= 1'd1;
        end
        2'd2: begin
            litedramcore_sdram_bankmachine6_row_close <= 1'd1;
        end
        2'd3: begin
        end
        3'd4: begin
            litedramcore_sdram_bankmachine6_row_close <= 1'd1;
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine6_row_col_n_addr_sel <= 1'd0;
    case (bankmachine6_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
            if (litedramcore_sdram_bankmachine6_trccon_ready) begin
                litedramcore_sdram_bankmachine6_row_col_n_addr_sel <= 1'd1;
            end
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine6_cmd_payload_cas <= 1'd0;
    case (bankmachine6_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (litedramcore_sdram_bankmachine6_refresh_req) begin
            end else begin
                if (litedramcore_sdram_bankmachine6_source_source_valid) begin
                    if (litedramcore_sdram_bankmachine6_row_opened) begin
                        if (litedramcore_sdram_bankmachine6_row_hit) begin
                            litedramcore_sdram_bankmachine6_cmd_payload_cas <= 1'd1;
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine6_cmd_payload_ras <= 1'd0;
    case (bankmachine6_state)
        1'd1: begin
            if ((litedramcore_sdram_bankmachine6_twtpcon_ready & litedramcore_sdram_bankmachine6_trascon_ready)) begin
                litedramcore_sdram_bankmachine6_cmd_payload_ras <= 1'd1;
            end
        end
        2'd2: begin
        end
        2'd3: begin
            if (litedramcore_sdram_bankmachine6_trccon_ready) begin
                litedramcore_sdram_bankmachine6_cmd_payload_ras <= 1'd1;
            end
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine6_cmd_payload_we <= 1'd0;
    case (bankmachine6_state)
        1'd1: begin
            if ((litedramcore_sdram_bankmachine6_twtpcon_ready & litedramcore_sdram_bankmachine6_trascon_ready)) begin
                litedramcore_sdram_bankmachine6_cmd_payload_we <= 1'd1;
            end
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (litedramcore_sdram_bankmachine6_refresh_req) begin
            end else begin
                if (litedramcore_sdram_bankmachine6_source_source_valid) begin
                    if (litedramcore_sdram_bankmachine6_row_opened) begin
                        if (litedramcore_sdram_bankmachine6_row_hit) begin
                            if (litedramcore_sdram_bankmachine6_source_source_payload_we) begin
                                litedramcore_sdram_bankmachine6_cmd_payload_we <= 1'd1;
                            end else begin
                            end
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
assign litedramcore_sdram_bankmachine7_sink_valid = litedramcore_sdram_bankmachine7_req_valid;
assign litedramcore_sdram_bankmachine7_req_ready = litedramcore_sdram_bankmachine7_sink_ready;
assign litedramcore_sdram_bankmachine7_sink_payload_we = litedramcore_sdram_bankmachine7_req_we;
assign litedramcore_sdram_bankmachine7_sink_payload_addr = litedramcore_sdram_bankmachine7_req_addr;
assign litedramcore_sdram_bankmachine7_sink_sink_valid = litedramcore_sdram_bankmachine7_source_valid;
assign litedramcore_sdram_bankmachine7_source_ready = litedramcore_sdram_bankmachine7_sink_sink_ready;
assign litedramcore_sdram_bankmachine7_sink_sink_first = litedramcore_sdram_bankmachine7_source_first;
assign litedramcore_sdram_bankmachine7_sink_sink_last = litedramcore_sdram_bankmachine7_source_last;
assign litedramcore_sdram_bankmachine7_sink_sink_payload_we = litedramcore_sdram_bankmachine7_source_payload_we;
assign litedramcore_sdram_bankmachine7_sink_sink_payload_addr = litedramcore_sdram_bankmachine7_source_payload_addr;
assign litedramcore_sdram_bankmachine7_source_source_ready = (litedramcore_sdram_bankmachine7_req_wdata_ready | litedramcore_sdram_bankmachine7_req_rdata_valid);
assign litedramcore_sdram_bankmachine7_req_lock = (litedramcore_sdram_bankmachine7_source_valid | litedramcore_sdram_bankmachine7_source_source_valid);
assign litedramcore_sdram_bankmachine7_row_hit = (litedramcore_sdram_bankmachine7_row == litedramcore_sdram_bankmachine7_source_source_payload_addr[20:8]);
assign litedramcore_sdram_bankmachine7_cmd_payload_ba = 3'd7;
always @(*) begin
    litedramcore_sdram_bankmachine7_cmd_payload_a <= 13'd0;
    if (litedramcore_sdram_bankmachine7_row_col_n_addr_sel) begin
        litedramcore_sdram_bankmachine7_cmd_payload_a <= litedramcore_sdram_bankmachine7_source_source_payload_addr[20:8];
    end else begin
        litedramcore_sdram_bankmachine7_cmd_payload_a <= ((litedramcore_sdram_bankmachine7_auto_precharge <<< 4'd10) | {litedramcore_sdram_bankmachine7_source_source_payload_addr[7:0], {2{1'd0}}});
    end
end
assign litedramcore_sdram_bankmachine7_twtpcon_valid = ((litedramcore_sdram_bankmachine7_cmd_valid & litedramcore_sdram_bankmachine7_cmd_ready) & litedramcore_sdram_bankmachine7_cmd_payload_is_write);
assign litedramcore_sdram_bankmachine7_trccon_valid = ((litedramcore_sdram_bankmachine7_cmd_valid & litedramcore_sdram_bankmachine7_cmd_ready) & litedramcore_sdram_bankmachine7_row_open);
assign litedramcore_sdram_bankmachine7_trascon_valid = ((litedramcore_sdram_bankmachine7_cmd_valid & litedramcore_sdram_bankmachine7_cmd_ready) & litedramcore_sdram_bankmachine7_row_open);
always @(*) begin
    litedramcore_sdram_bankmachine7_auto_precharge <= 1'd0;
    if ((litedramcore_sdram_bankmachine7_source_valid & litedramcore_sdram_bankmachine7_source_source_valid)) begin
        if ((litedramcore_sdram_bankmachine7_source_payload_addr[20:8] != litedramcore_sdram_bankmachine7_source_source_payload_addr[20:8])) begin
            litedramcore_sdram_bankmachine7_auto_precharge <= (litedramcore_sdram_bankmachine7_row_close == 1'd0);
        end
    end
end
assign litedramcore_sdram_bankmachine7_syncfifo7_din = {litedramcore_sdram_bankmachine7_fifo_in_last, litedramcore_sdram_bankmachine7_fifo_in_first, litedramcore_sdram_bankmachine7_fifo_in_payload_addr, litedramcore_sdram_bankmachine7_fifo_in_payload_we};
assign {litedramcore_sdram_bankmachine7_fifo_out_last, litedramcore_sdram_bankmachine7_fifo_out_first, litedramcore_sdram_bankmachine7_fifo_out_payload_addr, litedramcore_sdram_bankmachine7_fifo_out_payload_we} = litedramcore_sdram_bankmachine7_syncfifo7_dout;
assign {litedramcore_sdram_bankmachine7_fifo_out_last, litedramcore_sdram_bankmachine7_fifo_out_first, litedramcore_sdram_bankmachine7_fifo_out_payload_addr, litedramcore_sdram_bankmachine7_fifo_out_payload_we} = litedramcore_sdram_bankmachine7_syncfifo7_dout;
assign {litedramcore_sdram_bankmachine7_fifo_out_last, litedramcore_sdram_bankmachine7_fifo_out_first, litedramcore_sdram_bankmachine7_fifo_out_payload_addr, litedramcore_sdram_bankmachine7_fifo_out_payload_we} = litedramcore_sdram_bankmachine7_syncfifo7_dout;
assign {litedramcore_sdram_bankmachine7_fifo_out_last, litedramcore_sdram_bankmachine7_fifo_out_first, litedramcore_sdram_bankmachine7_fifo_out_payload_addr, litedramcore_sdram_bankmachine7_fifo_out_payload_we} = litedramcore_sdram_bankmachine7_syncfifo7_dout;
assign litedramcore_sdram_bankmachine7_sink_ready = litedramcore_sdram_bankmachine7_syncfifo7_writable;
assign litedramcore_sdram_bankmachine7_syncfifo7_we = litedramcore_sdram_bankmachine7_sink_valid;
assign litedramcore_sdram_bankmachine7_fifo_in_first = litedramcore_sdram_bankmachine7_sink_first;
assign litedramcore_sdram_bankmachine7_fifo_in_last = litedramcore_sdram_bankmachine7_sink_last;
assign litedramcore_sdram_bankmachine7_fifo_in_payload_we = litedramcore_sdram_bankmachine7_sink_payload_we;
assign litedramcore_sdram_bankmachine7_fifo_in_payload_addr = litedramcore_sdram_bankmachine7_sink_payload_addr;
assign litedramcore_sdram_bankmachine7_source_valid = litedramcore_sdram_bankmachine7_syncfifo7_readable;
assign litedramcore_sdram_bankmachine7_source_first = litedramcore_sdram_bankmachine7_fifo_out_first;
assign litedramcore_sdram_bankmachine7_source_last = litedramcore_sdram_bankmachine7_fifo_out_last;
assign litedramcore_sdram_bankmachine7_source_payload_we = litedramcore_sdram_bankmachine7_fifo_out_payload_we;
assign litedramcore_sdram_bankmachine7_source_payload_addr = litedramcore_sdram_bankmachine7_fifo_out_payload_addr;
assign litedramcore_sdram_bankmachine7_syncfifo7_re = litedramcore_sdram_bankmachine7_source_ready;
always @(*) begin
    litedramcore_sdram_bankmachine7_wrport_adr <= 4'd0;
    if (litedramcore_sdram_bankmachine7_replace) begin
        litedramcore_sdram_bankmachine7_wrport_adr <= (litedramcore_sdram_bankmachine7_produce - 1'd1);
    end else begin
        litedramcore_sdram_bankmachine7_wrport_adr <= litedramcore_sdram_bankmachine7_produce;
    end
end
assign litedramcore_sdram_bankmachine7_wrport_dat_w = litedramcore_sdram_bankmachine7_syncfifo7_din;
assign litedramcore_sdram_bankmachine7_wrport_we = (litedramcore_sdram_bankmachine7_syncfifo7_we & (litedramcore_sdram_bankmachine7_syncfifo7_writable | litedramcore_sdram_bankmachine7_replace));
assign litedramcore_sdram_bankmachine7_do_read = (litedramcore_sdram_bankmachine7_syncfifo7_readable & litedramcore_sdram_bankmachine7_syncfifo7_re);
assign litedramcore_sdram_bankmachine7_rdport_adr = litedramcore_sdram_bankmachine7_consume;
assign litedramcore_sdram_bankmachine7_syncfifo7_dout = litedramcore_sdram_bankmachine7_rdport_dat_r;
assign litedramcore_sdram_bankmachine7_syncfifo7_writable = (litedramcore_sdram_bankmachine7_level != 5'd16);
assign litedramcore_sdram_bankmachine7_syncfifo7_readable = (litedramcore_sdram_bankmachine7_level != 1'd0);
assign litedramcore_sdram_bankmachine7_pipe_valid_sink_ready = ((~litedramcore_sdram_bankmachine7_pipe_valid_source_valid) | litedramcore_sdram_bankmachine7_pipe_valid_source_ready);
assign litedramcore_sdram_bankmachine7_pipe_valid_sink_valid = litedramcore_sdram_bankmachine7_sink_sink_valid;
assign litedramcore_sdram_bankmachine7_sink_sink_ready = litedramcore_sdram_bankmachine7_pipe_valid_sink_ready;
assign litedramcore_sdram_bankmachine7_pipe_valid_sink_first = litedramcore_sdram_bankmachine7_sink_sink_first;
assign litedramcore_sdram_bankmachine7_pipe_valid_sink_last = litedramcore_sdram_bankmachine7_sink_sink_last;
assign litedramcore_sdram_bankmachine7_pipe_valid_sink_payload_we = litedramcore_sdram_bankmachine7_sink_sink_payload_we;
assign litedramcore_sdram_bankmachine7_pipe_valid_sink_payload_addr = litedramcore_sdram_bankmachine7_sink_sink_payload_addr;
assign litedramcore_sdram_bankmachine7_source_source_valid = litedramcore_sdram_bankmachine7_pipe_valid_source_valid;
assign litedramcore_sdram_bankmachine7_pipe_valid_source_ready = litedramcore_sdram_bankmachine7_source_source_ready;
assign litedramcore_sdram_bankmachine7_source_source_first = litedramcore_sdram_bankmachine7_pipe_valid_source_first;
assign litedramcore_sdram_bankmachine7_source_source_last = litedramcore_sdram_bankmachine7_pipe_valid_source_last;
assign litedramcore_sdram_bankmachine7_source_source_payload_we = litedramcore_sdram_bankmachine7_pipe_valid_source_payload_we;
assign litedramcore_sdram_bankmachine7_source_source_payload_addr = litedramcore_sdram_bankmachine7_pipe_valid_source_payload_addr;
always @(*) begin
    bankmachine7_next_state <= 3'd0;
    bankmachine7_next_state <= bankmachine7_state;
    case (bankmachine7_state)
        1'd1: begin
            if ((litedramcore_sdram_bankmachine7_twtpcon_ready & litedramcore_sdram_bankmachine7_trascon_ready)) begin
                if (litedramcore_sdram_bankmachine7_cmd_ready) begin
                    bankmachine7_next_state <= 3'd5;
                end
            end
        end
        2'd2: begin
            if ((litedramcore_sdram_bankmachine7_twtpcon_ready & litedramcore_sdram_bankmachine7_trascon_ready)) begin
                bankmachine7_next_state <= 3'd5;
            end
        end
        2'd3: begin
            if (litedramcore_sdram_bankmachine7_trccon_ready) begin
                if (litedramcore_sdram_bankmachine7_cmd_ready) begin
                    bankmachine7_next_state <= 3'd6;
                end
            end
        end
        3'd4: begin
            if ((~litedramcore_sdram_bankmachine7_refresh_req)) begin
                bankmachine7_next_state <= 1'd0;
            end
        end
        3'd5: begin
            bankmachine7_next_state <= 2'd3;
        end
        3'd6: begin
            bankmachine7_next_state <= 1'd0;
        end
        default: begin
            if (litedramcore_sdram_bankmachine7_refresh_req) begin
                bankmachine7_next_state <= 3'd4;
            end else begin
                if (litedramcore_sdram_bankmachine7_source_source_valid) begin
                    if (litedramcore_sdram_bankmachine7_row_opened) begin
                        if (litedramcore_sdram_bankmachine7_row_hit) begin
                            if ((litedramcore_sdram_bankmachine7_cmd_ready & litedramcore_sdram_bankmachine7_auto_precharge)) begin
                                bankmachine7_next_state <= 2'd2;
                            end
                        end else begin
                            bankmachine7_next_state <= 1'd1;
                        end
                    end else begin
                        bankmachine7_next_state <= 2'd3;
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine7_cmd_payload_is_cmd <= 1'd0;
    case (bankmachine7_state)
        1'd1: begin
            if ((litedramcore_sdram_bankmachine7_twtpcon_ready & litedramcore_sdram_bankmachine7_trascon_ready)) begin
                litedramcore_sdram_bankmachine7_cmd_payload_is_cmd <= 1'd1;
            end
        end
        2'd2: begin
        end
        2'd3: begin
            if (litedramcore_sdram_bankmachine7_trccon_ready) begin
                litedramcore_sdram_bankmachine7_cmd_payload_is_cmd <= 1'd1;
            end
        end
        3'd4: begin
            litedramcore_sdram_bankmachine7_cmd_payload_is_cmd <= 1'd1;
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine7_cmd_payload_is_read <= 1'd0;
    case (bankmachine7_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (litedramcore_sdram_bankmachine7_refresh_req) begin
            end else begin
                if (litedramcore_sdram_bankmachine7_source_source_valid) begin
                    if (litedramcore_sdram_bankmachine7_row_opened) begin
                        if (litedramcore_sdram_bankmachine7_row_hit) begin
                            if (litedramcore_sdram_bankmachine7_source_source_payload_we) begin
                            end else begin
                                litedramcore_sdram_bankmachine7_cmd_payload_is_read <= 1'd1;
                            end
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine7_cmd_payload_is_write <= 1'd0;
    case (bankmachine7_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (litedramcore_sdram_bankmachine7_refresh_req) begin
            end else begin
                if (litedramcore_sdram_bankmachine7_source_source_valid) begin
                    if (litedramcore_sdram_bankmachine7_row_opened) begin
                        if (litedramcore_sdram_bankmachine7_row_hit) begin
                            if (litedramcore_sdram_bankmachine7_source_source_payload_we) begin
                                litedramcore_sdram_bankmachine7_cmd_payload_is_write <= 1'd1;
                            end else begin
                            end
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine7_req_wdata_ready <= 1'd0;
    case (bankmachine7_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (litedramcore_sdram_bankmachine7_refresh_req) begin
            end else begin
                if (litedramcore_sdram_bankmachine7_source_source_valid) begin
                    if (litedramcore_sdram_bankmachine7_row_opened) begin
                        if (litedramcore_sdram_bankmachine7_row_hit) begin
                            if (litedramcore_sdram_bankmachine7_source_source_payload_we) begin
                                litedramcore_sdram_bankmachine7_req_wdata_ready <= litedramcore_sdram_bankmachine7_cmd_ready;
                            end else begin
                            end
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine7_req_rdata_valid <= 1'd0;
    case (bankmachine7_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (litedramcore_sdram_bankmachine7_refresh_req) begin
            end else begin
                if (litedramcore_sdram_bankmachine7_source_source_valid) begin
                    if (litedramcore_sdram_bankmachine7_row_opened) begin
                        if (litedramcore_sdram_bankmachine7_row_hit) begin
                            if (litedramcore_sdram_bankmachine7_source_source_payload_we) begin
                            end else begin
                                litedramcore_sdram_bankmachine7_req_rdata_valid <= litedramcore_sdram_bankmachine7_cmd_ready;
                            end
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine7_refresh_gnt <= 1'd0;
    case (bankmachine7_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
            if (litedramcore_sdram_bankmachine7_twtpcon_ready) begin
                litedramcore_sdram_bankmachine7_refresh_gnt <= 1'd1;
            end
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine7_row_open <= 1'd0;
    case (bankmachine7_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
            if (litedramcore_sdram_bankmachine7_trccon_ready) begin
                litedramcore_sdram_bankmachine7_row_open <= 1'd1;
            end
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine7_cmd_valid <= 1'd0;
    case (bankmachine7_state)
        1'd1: begin
            if ((litedramcore_sdram_bankmachine7_twtpcon_ready & litedramcore_sdram_bankmachine7_trascon_ready)) begin
                litedramcore_sdram_bankmachine7_cmd_valid <= 1'd1;
            end
        end
        2'd2: begin
        end
        2'd3: begin
            if (litedramcore_sdram_bankmachine7_trccon_ready) begin
                litedramcore_sdram_bankmachine7_cmd_valid <= 1'd1;
            end
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (litedramcore_sdram_bankmachine7_refresh_req) begin
            end else begin
                if (litedramcore_sdram_bankmachine7_source_source_valid) begin
                    if (litedramcore_sdram_bankmachine7_row_opened) begin
                        if (litedramcore_sdram_bankmachine7_row_hit) begin
                            litedramcore_sdram_bankmachine7_cmd_valid <= 1'd1;
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine7_row_close <= 1'd0;
    case (bankmachine7_state)
        1'd1: begin
            litedramcore_sdram_bankmachine7_row_close <= 1'd1;
        end
        2'd2: begin
            litedramcore_sdram_bankmachine7_row_close <= 1'd1;
        end
        2'd3: begin
        end
        3'd4: begin
            litedramcore_sdram_bankmachine7_row_close <= 1'd1;
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine7_cmd_payload_ras <= 1'd0;
    case (bankmachine7_state)
        1'd1: begin
            if ((litedramcore_sdram_bankmachine7_twtpcon_ready & litedramcore_sdram_bankmachine7_trascon_ready)) begin
                litedramcore_sdram_bankmachine7_cmd_payload_ras <= 1'd1;
            end
        end
        2'd2: begin
        end
        2'd3: begin
            if (litedramcore_sdram_bankmachine7_trccon_ready) begin
                litedramcore_sdram_bankmachine7_cmd_payload_ras <= 1'd1;
            end
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine7_row_col_n_addr_sel <= 1'd0;
    case (bankmachine7_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
            if (litedramcore_sdram_bankmachine7_trccon_ready) begin
                litedramcore_sdram_bankmachine7_row_col_n_addr_sel <= 1'd1;
            end
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine7_cmd_payload_cas <= 1'd0;
    case (bankmachine7_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (litedramcore_sdram_bankmachine7_refresh_req) begin
            end else begin
                if (litedramcore_sdram_bankmachine7_source_source_valid) begin
                    if (litedramcore_sdram_bankmachine7_row_opened) begin
                        if (litedramcore_sdram_bankmachine7_row_hit) begin
                            litedramcore_sdram_bankmachine7_cmd_payload_cas <= 1'd1;
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_bankmachine7_cmd_payload_we <= 1'd0;
    case (bankmachine7_state)
        1'd1: begin
            if ((litedramcore_sdram_bankmachine7_twtpcon_ready & litedramcore_sdram_bankmachine7_trascon_ready)) begin
                litedramcore_sdram_bankmachine7_cmd_payload_we <= 1'd1;
            end
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        default: begin
            if (litedramcore_sdram_bankmachine7_refresh_req) begin
            end else begin
                if (litedramcore_sdram_bankmachine7_source_source_valid) begin
                    if (litedramcore_sdram_bankmachine7_row_opened) begin
                        if (litedramcore_sdram_bankmachine7_row_hit) begin
                            if (litedramcore_sdram_bankmachine7_source_source_payload_we) begin
                                litedramcore_sdram_bankmachine7_cmd_payload_we <= 1'd1;
                            end else begin
                            end
                        end else begin
                        end
                    end else begin
                    end
                end
            end
        end
    endcase
end
assign litedramcore_sdram_nphases = (a7ddrphy_rdphase_storage - 1'd1);
assign litedramcore_sdram_rdphase = (a7ddrphy_wrphase_storage - 1'd1);
assign litedramcore_sdram_trrdcon_valid = ((litedramcore_sdram_choose_cmd_cmd_valid & litedramcore_sdram_choose_cmd_cmd_ready) & ((litedramcore_sdram_choose_cmd_cmd_payload_ras & (~litedramcore_sdram_choose_cmd_cmd_payload_cas)) & (~litedramcore_sdram_choose_cmd_cmd_payload_we)));
assign litedramcore_sdram_tfawcon_valid = ((litedramcore_sdram_choose_cmd_cmd_valid & litedramcore_sdram_choose_cmd_cmd_ready) & ((litedramcore_sdram_choose_cmd_cmd_payload_ras & (~litedramcore_sdram_choose_cmd_cmd_payload_cas)) & (~litedramcore_sdram_choose_cmd_cmd_payload_we)));
assign litedramcore_sdram_ras_allowed = (litedramcore_sdram_trrdcon_ready & litedramcore_sdram_tfawcon_ready);
assign litedramcore_sdram_tccdcon_valid = ((litedramcore_sdram_choose_req_cmd_valid & litedramcore_sdram_choose_req_cmd_ready) & (litedramcore_sdram_choose_req_cmd_payload_is_write | litedramcore_sdram_choose_req_cmd_payload_is_read));
assign litedramcore_sdram_cas_allowed = litedramcore_sdram_tccdcon_ready;
assign litedramcore_sdram_twtrcon_valid = ((litedramcore_sdram_choose_req_cmd_valid & litedramcore_sdram_choose_req_cmd_ready) & litedramcore_sdram_choose_req_cmd_payload_is_write);
assign litedramcore_sdram_read_available = ((((((((litedramcore_sdram_bankmachine0_cmd_valid & litedramcore_sdram_bankmachine0_cmd_payload_is_read) | (litedramcore_sdram_bankmachine1_cmd_valid & litedramcore_sdram_bankmachine1_cmd_payload_is_read)) | (litedramcore_sdram_bankmachine2_cmd_valid & litedramcore_sdram_bankmachine2_cmd_payload_is_read)) | (litedramcore_sdram_bankmachine3_cmd_valid & litedramcore_sdram_bankmachine3_cmd_payload_is_read)) | (litedramcore_sdram_bankmachine4_cmd_valid & litedramcore_sdram_bankmachine4_cmd_payload_is_read)) | (litedramcore_sdram_bankmachine5_cmd_valid & litedramcore_sdram_bankmachine5_cmd_payload_is_read)) | (litedramcore_sdram_bankmachine6_cmd_valid & litedramcore_sdram_bankmachine6_cmd_payload_is_read)) | (litedramcore_sdram_bankmachine7_cmd_valid & litedramcore_sdram_bankmachine7_cmd_payload_is_read));
assign litedramcore_sdram_write_available = ((((((((litedramcore_sdram_bankmachine0_cmd_valid & litedramcore_sdram_bankmachine0_cmd_payload_is_write) | (litedramcore_sdram_bankmachine1_cmd_valid & litedramcore_sdram_bankmachine1_cmd_payload_is_write)) | (litedramcore_sdram_bankmachine2_cmd_valid & litedramcore_sdram_bankmachine2_cmd_payload_is_write)) | (litedramcore_sdram_bankmachine3_cmd_valid & litedramcore_sdram_bankmachine3_cmd_payload_is_write)) | (litedramcore_sdram_bankmachine4_cmd_valid & litedramcore_sdram_bankmachine4_cmd_payload_is_write)) | (litedramcore_sdram_bankmachine5_cmd_valid & litedramcore_sdram_bankmachine5_cmd_payload_is_write)) | (litedramcore_sdram_bankmachine6_cmd_valid & litedramcore_sdram_bankmachine6_cmd_payload_is_write)) | (litedramcore_sdram_bankmachine7_cmd_valid & litedramcore_sdram_bankmachine7_cmd_payload_is_write));
assign litedramcore_sdram_max_time0 = (litedramcore_sdram_time0 == 1'd0);
assign litedramcore_sdram_max_time1 = (litedramcore_sdram_time1 == 1'd0);
assign litedramcore_sdram_bankmachine0_refresh_req = litedramcore_sdram_cmd_valid;
assign litedramcore_sdram_bankmachine1_refresh_req = litedramcore_sdram_cmd_valid;
assign litedramcore_sdram_bankmachine2_refresh_req = litedramcore_sdram_cmd_valid;
assign litedramcore_sdram_bankmachine3_refresh_req = litedramcore_sdram_cmd_valid;
assign litedramcore_sdram_bankmachine4_refresh_req = litedramcore_sdram_cmd_valid;
assign litedramcore_sdram_bankmachine5_refresh_req = litedramcore_sdram_cmd_valid;
assign litedramcore_sdram_bankmachine6_refresh_req = litedramcore_sdram_cmd_valid;
assign litedramcore_sdram_bankmachine7_refresh_req = litedramcore_sdram_cmd_valid;
assign litedramcore_sdram_go_to_refresh = (((((((litedramcore_sdram_bankmachine0_refresh_gnt & litedramcore_sdram_bankmachine1_refresh_gnt) & litedramcore_sdram_bankmachine2_refresh_gnt) & litedramcore_sdram_bankmachine3_refresh_gnt) & litedramcore_sdram_bankmachine4_refresh_gnt) & litedramcore_sdram_bankmachine5_refresh_gnt) & litedramcore_sdram_bankmachine6_refresh_gnt) & litedramcore_sdram_bankmachine7_refresh_gnt);
assign litedramcore_sdram_interface_rdata = {litedramcore_sdram_dfi_p1_rddata, litedramcore_sdram_dfi_p0_rddata};
assign {litedramcore_sdram_dfi_p1_wrdata, litedramcore_sdram_dfi_p0_wrdata} = litedramcore_sdram_interface_wdata;
assign {litedramcore_sdram_dfi_p1_wrdata, litedramcore_sdram_dfi_p0_wrdata} = litedramcore_sdram_interface_wdata;
assign {litedramcore_sdram_dfi_p1_wrdata_mask, litedramcore_sdram_dfi_p0_wrdata_mask} = (~litedramcore_sdram_interface_wdata_we);
assign {litedramcore_sdram_dfi_p1_wrdata_mask, litedramcore_sdram_dfi_p0_wrdata_mask} = (~litedramcore_sdram_interface_wdata_we);
always @(*) begin
    litedramcore_sdram_choose_cmd_valids <= 8'd0;
    litedramcore_sdram_choose_cmd_valids[0] <= (litedramcore_sdram_bankmachine0_cmd_valid & (((litedramcore_sdram_bankmachine0_cmd_payload_is_cmd & litedramcore_sdram_choose_cmd_want_cmds) & ((~((litedramcore_sdram_bankmachine0_cmd_payload_ras & (~litedramcore_sdram_bankmachine0_cmd_payload_cas)) & (~litedramcore_sdram_bankmachine0_cmd_payload_we))) | litedramcore_sdram_choose_cmd_want_activates)) | ((litedramcore_sdram_bankmachine0_cmd_payload_is_read == litedramcore_sdram_choose_cmd_want_reads) & (litedramcore_sdram_bankmachine0_cmd_payload_is_write == litedramcore_sdram_choose_cmd_want_writes))));
    litedramcore_sdram_choose_cmd_valids[1] <= (litedramcore_sdram_bankmachine1_cmd_valid & (((litedramcore_sdram_bankmachine1_cmd_payload_is_cmd & litedramcore_sdram_choose_cmd_want_cmds) & ((~((litedramcore_sdram_bankmachine1_cmd_payload_ras & (~litedramcore_sdram_bankmachine1_cmd_payload_cas)) & (~litedramcore_sdram_bankmachine1_cmd_payload_we))) | litedramcore_sdram_choose_cmd_want_activates)) | ((litedramcore_sdram_bankmachine1_cmd_payload_is_read == litedramcore_sdram_choose_cmd_want_reads) & (litedramcore_sdram_bankmachine1_cmd_payload_is_write == litedramcore_sdram_choose_cmd_want_writes))));
    litedramcore_sdram_choose_cmd_valids[2] <= (litedramcore_sdram_bankmachine2_cmd_valid & (((litedramcore_sdram_bankmachine2_cmd_payload_is_cmd & litedramcore_sdram_choose_cmd_want_cmds) & ((~((litedramcore_sdram_bankmachine2_cmd_payload_ras & (~litedramcore_sdram_bankmachine2_cmd_payload_cas)) & (~litedramcore_sdram_bankmachine2_cmd_payload_we))) | litedramcore_sdram_choose_cmd_want_activates)) | ((litedramcore_sdram_bankmachine2_cmd_payload_is_read == litedramcore_sdram_choose_cmd_want_reads) & (litedramcore_sdram_bankmachine2_cmd_payload_is_write == litedramcore_sdram_choose_cmd_want_writes))));
    litedramcore_sdram_choose_cmd_valids[3] <= (litedramcore_sdram_bankmachine3_cmd_valid & (((litedramcore_sdram_bankmachine3_cmd_payload_is_cmd & litedramcore_sdram_choose_cmd_want_cmds) & ((~((litedramcore_sdram_bankmachine3_cmd_payload_ras & (~litedramcore_sdram_bankmachine3_cmd_payload_cas)) & (~litedramcore_sdram_bankmachine3_cmd_payload_we))) | litedramcore_sdram_choose_cmd_want_activates)) | ((litedramcore_sdram_bankmachine3_cmd_payload_is_read == litedramcore_sdram_choose_cmd_want_reads) & (litedramcore_sdram_bankmachine3_cmd_payload_is_write == litedramcore_sdram_choose_cmd_want_writes))));
    litedramcore_sdram_choose_cmd_valids[4] <= (litedramcore_sdram_bankmachine4_cmd_valid & (((litedramcore_sdram_bankmachine4_cmd_payload_is_cmd & litedramcore_sdram_choose_cmd_want_cmds) & ((~((litedramcore_sdram_bankmachine4_cmd_payload_ras & (~litedramcore_sdram_bankmachine4_cmd_payload_cas)) & (~litedramcore_sdram_bankmachine4_cmd_payload_we))) | litedramcore_sdram_choose_cmd_want_activates)) | ((litedramcore_sdram_bankmachine4_cmd_payload_is_read == litedramcore_sdram_choose_cmd_want_reads) & (litedramcore_sdram_bankmachine4_cmd_payload_is_write == litedramcore_sdram_choose_cmd_want_writes))));
    litedramcore_sdram_choose_cmd_valids[5] <= (litedramcore_sdram_bankmachine5_cmd_valid & (((litedramcore_sdram_bankmachine5_cmd_payload_is_cmd & litedramcore_sdram_choose_cmd_want_cmds) & ((~((litedramcore_sdram_bankmachine5_cmd_payload_ras & (~litedramcore_sdram_bankmachine5_cmd_payload_cas)) & (~litedramcore_sdram_bankmachine5_cmd_payload_we))) | litedramcore_sdram_choose_cmd_want_activates)) | ((litedramcore_sdram_bankmachine5_cmd_payload_is_read == litedramcore_sdram_choose_cmd_want_reads) & (litedramcore_sdram_bankmachine5_cmd_payload_is_write == litedramcore_sdram_choose_cmd_want_writes))));
    litedramcore_sdram_choose_cmd_valids[6] <= (litedramcore_sdram_bankmachine6_cmd_valid & (((litedramcore_sdram_bankmachine6_cmd_payload_is_cmd & litedramcore_sdram_choose_cmd_want_cmds) & ((~((litedramcore_sdram_bankmachine6_cmd_payload_ras & (~litedramcore_sdram_bankmachine6_cmd_payload_cas)) & (~litedramcore_sdram_bankmachine6_cmd_payload_we))) | litedramcore_sdram_choose_cmd_want_activates)) | ((litedramcore_sdram_bankmachine6_cmd_payload_is_read == litedramcore_sdram_choose_cmd_want_reads) & (litedramcore_sdram_bankmachine6_cmd_payload_is_write == litedramcore_sdram_choose_cmd_want_writes))));
    litedramcore_sdram_choose_cmd_valids[7] <= (litedramcore_sdram_bankmachine7_cmd_valid & (((litedramcore_sdram_bankmachine7_cmd_payload_is_cmd & litedramcore_sdram_choose_cmd_want_cmds) & ((~((litedramcore_sdram_bankmachine7_cmd_payload_ras & (~litedramcore_sdram_bankmachine7_cmd_payload_cas)) & (~litedramcore_sdram_bankmachine7_cmd_payload_we))) | litedramcore_sdram_choose_cmd_want_activates)) | ((litedramcore_sdram_bankmachine7_cmd_payload_is_read == litedramcore_sdram_choose_cmd_want_reads) & (litedramcore_sdram_bankmachine7_cmd_payload_is_write == litedramcore_sdram_choose_cmd_want_writes))));
end
assign litedramcore_sdram_choose_cmd_request = litedramcore_sdram_choose_cmd_valids;
assign litedramcore_sdram_choose_cmd_cmd_valid = rhs_self8;
assign litedramcore_sdram_choose_cmd_cmd_payload_a = rhs_self9;
assign litedramcore_sdram_choose_cmd_cmd_payload_ba = rhs_self10;
assign litedramcore_sdram_choose_cmd_cmd_payload_is_read = rhs_self11;
assign litedramcore_sdram_choose_cmd_cmd_payload_is_write = rhs_self12;
assign litedramcore_sdram_choose_cmd_cmd_payload_is_cmd = rhs_self13;
always @(*) begin
    litedramcore_sdram_choose_cmd_cmd_payload_cas <= 1'd0;
    if (litedramcore_sdram_choose_cmd_cmd_valid) begin
        litedramcore_sdram_choose_cmd_cmd_payload_cas <= t_self0;
    end
end
always @(*) begin
    litedramcore_sdram_choose_cmd_cmd_payload_ras <= 1'd0;
    if (litedramcore_sdram_choose_cmd_cmd_valid) begin
        litedramcore_sdram_choose_cmd_cmd_payload_ras <= t_self1;
    end
end
always @(*) begin
    litedramcore_sdram_choose_cmd_cmd_payload_we <= 1'd0;
    if (litedramcore_sdram_choose_cmd_cmd_valid) begin
        litedramcore_sdram_choose_cmd_cmd_payload_we <= t_self2;
    end
end
always @(*) begin
    litedramcore_sdram_bankmachine0_cmd_ready <= 1'd0;
    if (((litedramcore_sdram_choose_cmd_cmd_valid & litedramcore_sdram_choose_cmd_cmd_ready) & (litedramcore_sdram_choose_cmd_grant == 1'd0))) begin
        litedramcore_sdram_bankmachine0_cmd_ready <= 1'd1;
    end
    if (((litedramcore_sdram_choose_req_cmd_valid & litedramcore_sdram_choose_req_cmd_ready) & (litedramcore_sdram_choose_req_grant == 1'd0))) begin
        litedramcore_sdram_bankmachine0_cmd_ready <= 1'd1;
    end
end
always @(*) begin
    litedramcore_sdram_bankmachine1_cmd_ready <= 1'd0;
    if (((litedramcore_sdram_choose_cmd_cmd_valid & litedramcore_sdram_choose_cmd_cmd_ready) & (litedramcore_sdram_choose_cmd_grant == 1'd1))) begin
        litedramcore_sdram_bankmachine1_cmd_ready <= 1'd1;
    end
    if (((litedramcore_sdram_choose_req_cmd_valid & litedramcore_sdram_choose_req_cmd_ready) & (litedramcore_sdram_choose_req_grant == 1'd1))) begin
        litedramcore_sdram_bankmachine1_cmd_ready <= 1'd1;
    end
end
always @(*) begin
    litedramcore_sdram_bankmachine2_cmd_ready <= 1'd0;
    if (((litedramcore_sdram_choose_cmd_cmd_valid & litedramcore_sdram_choose_cmd_cmd_ready) & (litedramcore_sdram_choose_cmd_grant == 2'd2))) begin
        litedramcore_sdram_bankmachine2_cmd_ready <= 1'd1;
    end
    if (((litedramcore_sdram_choose_req_cmd_valid & litedramcore_sdram_choose_req_cmd_ready) & (litedramcore_sdram_choose_req_grant == 2'd2))) begin
        litedramcore_sdram_bankmachine2_cmd_ready <= 1'd1;
    end
end
always @(*) begin
    litedramcore_sdram_bankmachine3_cmd_ready <= 1'd0;
    if (((litedramcore_sdram_choose_cmd_cmd_valid & litedramcore_sdram_choose_cmd_cmd_ready) & (litedramcore_sdram_choose_cmd_grant == 2'd3))) begin
        litedramcore_sdram_bankmachine3_cmd_ready <= 1'd1;
    end
    if (((litedramcore_sdram_choose_req_cmd_valid & litedramcore_sdram_choose_req_cmd_ready) & (litedramcore_sdram_choose_req_grant == 2'd3))) begin
        litedramcore_sdram_bankmachine3_cmd_ready <= 1'd1;
    end
end
always @(*) begin
    litedramcore_sdram_bankmachine4_cmd_ready <= 1'd0;
    if (((litedramcore_sdram_choose_cmd_cmd_valid & litedramcore_sdram_choose_cmd_cmd_ready) & (litedramcore_sdram_choose_cmd_grant == 3'd4))) begin
        litedramcore_sdram_bankmachine4_cmd_ready <= 1'd1;
    end
    if (((litedramcore_sdram_choose_req_cmd_valid & litedramcore_sdram_choose_req_cmd_ready) & (litedramcore_sdram_choose_req_grant == 3'd4))) begin
        litedramcore_sdram_bankmachine4_cmd_ready <= 1'd1;
    end
end
always @(*) begin
    litedramcore_sdram_bankmachine5_cmd_ready <= 1'd0;
    if (((litedramcore_sdram_choose_cmd_cmd_valid & litedramcore_sdram_choose_cmd_cmd_ready) & (litedramcore_sdram_choose_cmd_grant == 3'd5))) begin
        litedramcore_sdram_bankmachine5_cmd_ready <= 1'd1;
    end
    if (((litedramcore_sdram_choose_req_cmd_valid & litedramcore_sdram_choose_req_cmd_ready) & (litedramcore_sdram_choose_req_grant == 3'd5))) begin
        litedramcore_sdram_bankmachine5_cmd_ready <= 1'd1;
    end
end
always @(*) begin
    litedramcore_sdram_bankmachine6_cmd_ready <= 1'd0;
    if (((litedramcore_sdram_choose_cmd_cmd_valid & litedramcore_sdram_choose_cmd_cmd_ready) & (litedramcore_sdram_choose_cmd_grant == 3'd6))) begin
        litedramcore_sdram_bankmachine6_cmd_ready <= 1'd1;
    end
    if (((litedramcore_sdram_choose_req_cmd_valid & litedramcore_sdram_choose_req_cmd_ready) & (litedramcore_sdram_choose_req_grant == 3'd6))) begin
        litedramcore_sdram_bankmachine6_cmd_ready <= 1'd1;
    end
end
always @(*) begin
    litedramcore_sdram_bankmachine7_cmd_ready <= 1'd0;
    if (((litedramcore_sdram_choose_cmd_cmd_valid & litedramcore_sdram_choose_cmd_cmd_ready) & (litedramcore_sdram_choose_cmd_grant == 3'd7))) begin
        litedramcore_sdram_bankmachine7_cmd_ready <= 1'd1;
    end
    if (((litedramcore_sdram_choose_req_cmd_valid & litedramcore_sdram_choose_req_cmd_ready) & (litedramcore_sdram_choose_req_grant == 3'd7))) begin
        litedramcore_sdram_bankmachine7_cmd_ready <= 1'd1;
    end
end
assign litedramcore_sdram_choose_cmd_ce = (litedramcore_sdram_choose_cmd_cmd_ready | (~litedramcore_sdram_choose_cmd_cmd_valid));
always @(*) begin
    litedramcore_sdram_choose_req_valids <= 8'd0;
    litedramcore_sdram_choose_req_valids[0] <= (litedramcore_sdram_bankmachine0_cmd_valid & (((litedramcore_sdram_bankmachine0_cmd_payload_is_cmd & litedramcore_sdram_choose_req_want_cmds) & ((~((litedramcore_sdram_bankmachine0_cmd_payload_ras & (~litedramcore_sdram_bankmachine0_cmd_payload_cas)) & (~litedramcore_sdram_bankmachine0_cmd_payload_we))) | litedramcore_sdram_choose_req_want_activates)) | ((litedramcore_sdram_bankmachine0_cmd_payload_is_read == litedramcore_sdram_choose_req_want_reads) & (litedramcore_sdram_bankmachine0_cmd_payload_is_write == litedramcore_sdram_choose_req_want_writes))));
    litedramcore_sdram_choose_req_valids[1] <= (litedramcore_sdram_bankmachine1_cmd_valid & (((litedramcore_sdram_bankmachine1_cmd_payload_is_cmd & litedramcore_sdram_choose_req_want_cmds) & ((~((litedramcore_sdram_bankmachine1_cmd_payload_ras & (~litedramcore_sdram_bankmachine1_cmd_payload_cas)) & (~litedramcore_sdram_bankmachine1_cmd_payload_we))) | litedramcore_sdram_choose_req_want_activates)) | ((litedramcore_sdram_bankmachine1_cmd_payload_is_read == litedramcore_sdram_choose_req_want_reads) & (litedramcore_sdram_bankmachine1_cmd_payload_is_write == litedramcore_sdram_choose_req_want_writes))));
    litedramcore_sdram_choose_req_valids[2] <= (litedramcore_sdram_bankmachine2_cmd_valid & (((litedramcore_sdram_bankmachine2_cmd_payload_is_cmd & litedramcore_sdram_choose_req_want_cmds) & ((~((litedramcore_sdram_bankmachine2_cmd_payload_ras & (~litedramcore_sdram_bankmachine2_cmd_payload_cas)) & (~litedramcore_sdram_bankmachine2_cmd_payload_we))) | litedramcore_sdram_choose_req_want_activates)) | ((litedramcore_sdram_bankmachine2_cmd_payload_is_read == litedramcore_sdram_choose_req_want_reads) & (litedramcore_sdram_bankmachine2_cmd_payload_is_write == litedramcore_sdram_choose_req_want_writes))));
    litedramcore_sdram_choose_req_valids[3] <= (litedramcore_sdram_bankmachine3_cmd_valid & (((litedramcore_sdram_bankmachine3_cmd_payload_is_cmd & litedramcore_sdram_choose_req_want_cmds) & ((~((litedramcore_sdram_bankmachine3_cmd_payload_ras & (~litedramcore_sdram_bankmachine3_cmd_payload_cas)) & (~litedramcore_sdram_bankmachine3_cmd_payload_we))) | litedramcore_sdram_choose_req_want_activates)) | ((litedramcore_sdram_bankmachine3_cmd_payload_is_read == litedramcore_sdram_choose_req_want_reads) & (litedramcore_sdram_bankmachine3_cmd_payload_is_write == litedramcore_sdram_choose_req_want_writes))));
    litedramcore_sdram_choose_req_valids[4] <= (litedramcore_sdram_bankmachine4_cmd_valid & (((litedramcore_sdram_bankmachine4_cmd_payload_is_cmd & litedramcore_sdram_choose_req_want_cmds) & ((~((litedramcore_sdram_bankmachine4_cmd_payload_ras & (~litedramcore_sdram_bankmachine4_cmd_payload_cas)) & (~litedramcore_sdram_bankmachine4_cmd_payload_we))) | litedramcore_sdram_choose_req_want_activates)) | ((litedramcore_sdram_bankmachine4_cmd_payload_is_read == litedramcore_sdram_choose_req_want_reads) & (litedramcore_sdram_bankmachine4_cmd_payload_is_write == litedramcore_sdram_choose_req_want_writes))));
    litedramcore_sdram_choose_req_valids[5] <= (litedramcore_sdram_bankmachine5_cmd_valid & (((litedramcore_sdram_bankmachine5_cmd_payload_is_cmd & litedramcore_sdram_choose_req_want_cmds) & ((~((litedramcore_sdram_bankmachine5_cmd_payload_ras & (~litedramcore_sdram_bankmachine5_cmd_payload_cas)) & (~litedramcore_sdram_bankmachine5_cmd_payload_we))) | litedramcore_sdram_choose_req_want_activates)) | ((litedramcore_sdram_bankmachine5_cmd_payload_is_read == litedramcore_sdram_choose_req_want_reads) & (litedramcore_sdram_bankmachine5_cmd_payload_is_write == litedramcore_sdram_choose_req_want_writes))));
    litedramcore_sdram_choose_req_valids[6] <= (litedramcore_sdram_bankmachine6_cmd_valid & (((litedramcore_sdram_bankmachine6_cmd_payload_is_cmd & litedramcore_sdram_choose_req_want_cmds) & ((~((litedramcore_sdram_bankmachine6_cmd_payload_ras & (~litedramcore_sdram_bankmachine6_cmd_payload_cas)) & (~litedramcore_sdram_bankmachine6_cmd_payload_we))) | litedramcore_sdram_choose_req_want_activates)) | ((litedramcore_sdram_bankmachine6_cmd_payload_is_read == litedramcore_sdram_choose_req_want_reads) & (litedramcore_sdram_bankmachine6_cmd_payload_is_write == litedramcore_sdram_choose_req_want_writes))));
    litedramcore_sdram_choose_req_valids[7] <= (litedramcore_sdram_bankmachine7_cmd_valid & (((litedramcore_sdram_bankmachine7_cmd_payload_is_cmd & litedramcore_sdram_choose_req_want_cmds) & ((~((litedramcore_sdram_bankmachine7_cmd_payload_ras & (~litedramcore_sdram_bankmachine7_cmd_payload_cas)) & (~litedramcore_sdram_bankmachine7_cmd_payload_we))) | litedramcore_sdram_choose_req_want_activates)) | ((litedramcore_sdram_bankmachine7_cmd_payload_is_read == litedramcore_sdram_choose_req_want_reads) & (litedramcore_sdram_bankmachine7_cmd_payload_is_write == litedramcore_sdram_choose_req_want_writes))));
end
assign litedramcore_sdram_choose_req_request = litedramcore_sdram_choose_req_valids;
assign litedramcore_sdram_choose_req_cmd_valid = rhs_self14;
assign litedramcore_sdram_choose_req_cmd_payload_a = rhs_self15;
assign litedramcore_sdram_choose_req_cmd_payload_ba = rhs_self16;
assign litedramcore_sdram_choose_req_cmd_payload_is_read = rhs_self17;
assign litedramcore_sdram_choose_req_cmd_payload_is_write = rhs_self18;
assign litedramcore_sdram_choose_req_cmd_payload_is_cmd = rhs_self19;
always @(*) begin
    litedramcore_sdram_choose_req_cmd_payload_cas <= 1'd0;
    if (litedramcore_sdram_choose_req_cmd_valid) begin
        litedramcore_sdram_choose_req_cmd_payload_cas <= t_self3;
    end
end
always @(*) begin
    litedramcore_sdram_choose_req_cmd_payload_ras <= 1'd0;
    if (litedramcore_sdram_choose_req_cmd_valid) begin
        litedramcore_sdram_choose_req_cmd_payload_ras <= t_self4;
    end
end
always @(*) begin
    litedramcore_sdram_choose_req_cmd_payload_we <= 1'd0;
    if (litedramcore_sdram_choose_req_cmd_valid) begin
        litedramcore_sdram_choose_req_cmd_payload_we <= t_self5;
    end
end
assign litedramcore_sdram_choose_req_ce = (litedramcore_sdram_choose_req_cmd_ready | (~litedramcore_sdram_choose_req_cmd_valid));
assign litedramcore_sdram_dfi_p0_reset_n = 1'd1;
assign litedramcore_sdram_dfi_p0_cke = {1{litedramcore_sdram_steerer2}};
assign litedramcore_sdram_dfi_p0_odt = {1{litedramcore_sdram_steerer3}};
assign litedramcore_sdram_dfi_p1_reset_n = 1'd1;
assign litedramcore_sdram_dfi_p1_cke = {1{litedramcore_sdram_steerer4}};
assign litedramcore_sdram_dfi_p1_odt = {1{litedramcore_sdram_steerer5}};
always @(*) begin
    multiplexer_next_state <= 4'd0;
    multiplexer_next_state <= multiplexer_state;
    case (multiplexer_state)
        1'd1: begin
            if (litedramcore_sdram_read_available) begin
                if (((~litedramcore_sdram_write_available) | litedramcore_sdram_max_time1)) begin
                    multiplexer_next_state <= 2'd3;
                end
            end
            if (litedramcore_sdram_go_to_refresh) begin
                multiplexer_next_state <= 2'd2;
            end
        end
        2'd2: begin
            if (litedramcore_sdram_cmd_last) begin
                multiplexer_next_state <= 1'd0;
            end
        end
        2'd3: begin
            if (litedramcore_sdram_twtrcon_ready) begin
                multiplexer_next_state <= 1'd0;
            end
        end
        3'd4: begin
            multiplexer_next_state <= 3'd5;
        end
        3'd5: begin
            multiplexer_next_state <= 3'd6;
        end
        3'd6: begin
            multiplexer_next_state <= 3'd7;
        end
        3'd7: begin
            multiplexer_next_state <= 4'd8;
        end
        4'd8: begin
            multiplexer_next_state <= 4'd9;
        end
        4'd9: begin
            multiplexer_next_state <= 4'd10;
        end
        4'd10: begin
            multiplexer_next_state <= 1'd1;
        end
        default: begin
            if (litedramcore_sdram_write_available) begin
                if (((~litedramcore_sdram_read_available) | litedramcore_sdram_max_time0)) begin
                    multiplexer_next_state <= 3'd4;
                end
            end
            if (litedramcore_sdram_go_to_refresh) begin
                multiplexer_next_state <= 2'd2;
            end
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_cmd_ready <= 1'd0;
    case (multiplexer_state)
        1'd1: begin
        end
        2'd2: begin
            litedramcore_sdram_cmd_ready <= 1'd1;
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        3'd7: begin
        end
        4'd8: begin
        end
        4'd9: begin
        end
        4'd10: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_en1 <= 1'd0;
    case (multiplexer_state)
        1'd1: begin
            litedramcore_sdram_en1 <= 1'd1;
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        3'd7: begin
        end
        4'd8: begin
        end
        4'd9: begin
        end
        4'd10: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_steerer0 <= 2'd0;
    case (multiplexer_state)
        1'd1: begin
            litedramcore_sdram_steerer0 <= 1'd0;
            if ((a7ddrphy_wrphase_storage == 1'd0)) begin
                litedramcore_sdram_steerer0 <= 2'd2;
            end
            if ((litedramcore_sdram_rdphase == 1'd0)) begin
                litedramcore_sdram_steerer0 <= 1'd1;
            end
        end
        2'd2: begin
            litedramcore_sdram_steerer0 <= 2'd3;
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        3'd7: begin
        end
        4'd8: begin
        end
        4'd9: begin
        end
        4'd10: begin
        end
        default: begin
            litedramcore_sdram_steerer0 <= 1'd0;
            if ((a7ddrphy_rdphase_storage == 1'd0)) begin
                litedramcore_sdram_steerer0 <= 2'd2;
            end
            if ((litedramcore_sdram_nphases == 1'd0)) begin
                litedramcore_sdram_steerer0 <= 1'd1;
            end
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_steerer1 <= 2'd0;
    case (multiplexer_state)
        1'd1: begin
            litedramcore_sdram_steerer1 <= 1'd0;
            if ((a7ddrphy_wrphase_storage == 1'd1)) begin
                litedramcore_sdram_steerer1 <= 2'd2;
            end
            if ((litedramcore_sdram_rdphase == 1'd1)) begin
                litedramcore_sdram_steerer1 <= 1'd1;
            end
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        3'd7: begin
        end
        4'd8: begin
        end
        4'd9: begin
        end
        4'd10: begin
        end
        default: begin
            litedramcore_sdram_steerer1 <= 1'd0;
            if ((a7ddrphy_rdphase_storage == 1'd1)) begin
                litedramcore_sdram_steerer1 <= 2'd2;
            end
            if ((litedramcore_sdram_nphases == 1'd1)) begin
                litedramcore_sdram_steerer1 <= 1'd1;
            end
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_choose_cmd_want_activates <= 1'd0;
    case (multiplexer_state)
        1'd1: begin
            if (1'd0) begin
            end else begin
                litedramcore_sdram_choose_cmd_want_activates <= litedramcore_sdram_ras_allowed;
            end
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        3'd7: begin
        end
        4'd8: begin
        end
        4'd9: begin
        end
        4'd10: begin
        end
        default: begin
            if (1'd0) begin
            end else begin
                litedramcore_sdram_choose_cmd_want_activates <= litedramcore_sdram_ras_allowed;
            end
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_choose_cmd_cmd_ready <= 1'd0;
    case (multiplexer_state)
        1'd1: begin
            if (1'd0) begin
            end else begin
                litedramcore_sdram_choose_cmd_cmd_ready <= ((~((litedramcore_sdram_choose_cmd_cmd_payload_ras & (~litedramcore_sdram_choose_cmd_cmd_payload_cas)) & (~litedramcore_sdram_choose_cmd_cmd_payload_we))) | litedramcore_sdram_ras_allowed);
            end
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        3'd7: begin
        end
        4'd8: begin
        end
        4'd9: begin
        end
        4'd10: begin
        end
        default: begin
            if (1'd0) begin
            end else begin
                litedramcore_sdram_choose_cmd_cmd_ready <= ((~((litedramcore_sdram_choose_cmd_cmd_payload_ras & (~litedramcore_sdram_choose_cmd_cmd_payload_cas)) & (~litedramcore_sdram_choose_cmd_cmd_payload_we))) | litedramcore_sdram_ras_allowed);
            end
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_choose_req_want_reads <= 1'd0;
    case (multiplexer_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        3'd7: begin
        end
        4'd8: begin
        end
        4'd9: begin
        end
        4'd10: begin
        end
        default: begin
            litedramcore_sdram_choose_req_want_reads <= 1'd1;
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_choose_req_want_writes <= 1'd0;
    case (multiplexer_state)
        1'd1: begin
            litedramcore_sdram_choose_req_want_writes <= 1'd1;
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        3'd7: begin
        end
        4'd8: begin
        end
        4'd9: begin
        end
        4'd10: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_en0 <= 1'd0;
    case (multiplexer_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        3'd7: begin
        end
        4'd8: begin
        end
        4'd9: begin
        end
        4'd10: begin
        end
        default: begin
            litedramcore_sdram_en0 <= 1'd1;
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_choose_req_cmd_ready <= 1'd0;
    case (multiplexer_state)
        1'd1: begin
            if (1'd0) begin
                litedramcore_sdram_choose_req_cmd_ready <= (litedramcore_sdram_cas_allowed & ((~((litedramcore_sdram_choose_req_cmd_payload_ras & (~litedramcore_sdram_choose_req_cmd_payload_cas)) & (~litedramcore_sdram_choose_req_cmd_payload_we))) | litedramcore_sdram_ras_allowed));
            end else begin
                litedramcore_sdram_choose_req_cmd_ready <= litedramcore_sdram_cas_allowed;
            end
        end
        2'd2: begin
        end
        2'd3: begin
        end
        3'd4: begin
        end
        3'd5: begin
        end
        3'd6: begin
        end
        3'd7: begin
        end
        4'd8: begin
        end
        4'd9: begin
        end
        4'd10: begin
        end
        default: begin
            if (1'd0) begin
                litedramcore_sdram_choose_req_cmd_ready <= (litedramcore_sdram_cas_allowed & ((~((litedramcore_sdram_choose_req_cmd_payload_ras & (~litedramcore_sdram_choose_req_cmd_payload_cas)) & (~litedramcore_sdram_choose_req_cmd_payload_we))) | litedramcore_sdram_ras_allowed));
            end else begin
                litedramcore_sdram_choose_req_cmd_ready <= litedramcore_sdram_cas_allowed;
            end
        end
    endcase
end
assign roundrobin0_request = {(((cmd_payload_addr[10:8] == 1'd0) & (~(((((((locked1 | (litedramcore_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd1))) | (litedramcore_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd1))) | (litedramcore_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd1))) | (litedramcore_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd1))) | (litedramcore_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd1))) | (litedramcore_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd1))) | (litedramcore_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd1))))) & cmd_valid), (((litedramcore_port_cmd_payload_addr[10:8] == 1'd0) & (~(((((((locked0 | (litedramcore_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (litedramcore_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (litedramcore_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))) | (litedramcore_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd0))) | (litedramcore_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd0))) | (litedramcore_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd0))) | (litedramcore_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd0))))) & litedramcore_port_cmd_valid)};
assign roundrobin0_ce = ((~litedramcore_sdram_interface_bank0_valid) & (~litedramcore_sdram_interface_bank0_lock));
assign litedramcore_sdram_interface_bank0_addr = rhs_self20;
assign litedramcore_sdram_interface_bank0_we = rhs_self21;
assign litedramcore_sdram_interface_bank0_valid = rhs_self22;
assign roundrobin1_request = {(((cmd_payload_addr[10:8] == 1'd1) & (~(((((((locked3 | (litedramcore_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd1))) | (litedramcore_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd1))) | (litedramcore_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd1))) | (litedramcore_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd1))) | (litedramcore_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd1))) | (litedramcore_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd1))) | (litedramcore_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd1))))) & cmd_valid), (((litedramcore_port_cmd_payload_addr[10:8] == 1'd1) & (~(((((((locked2 | (litedramcore_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (litedramcore_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (litedramcore_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))) | (litedramcore_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd0))) | (litedramcore_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd0))) | (litedramcore_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd0))) | (litedramcore_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd0))))) & litedramcore_port_cmd_valid)};
assign roundrobin1_ce = ((~litedramcore_sdram_interface_bank1_valid) & (~litedramcore_sdram_interface_bank1_lock));
assign litedramcore_sdram_interface_bank1_addr = rhs_self23;
assign litedramcore_sdram_interface_bank1_we = rhs_self24;
assign litedramcore_sdram_interface_bank1_valid = rhs_self25;
assign roundrobin2_request = {(((cmd_payload_addr[10:8] == 2'd2) & (~(((((((locked5 | (litedramcore_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd1))) | (litedramcore_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd1))) | (litedramcore_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd1))) | (litedramcore_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd1))) | (litedramcore_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd1))) | (litedramcore_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd1))) | (litedramcore_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd1))))) & cmd_valid), (((litedramcore_port_cmd_payload_addr[10:8] == 2'd2) & (~(((((((locked4 | (litedramcore_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (litedramcore_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (litedramcore_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))) | (litedramcore_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd0))) | (litedramcore_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd0))) | (litedramcore_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd0))) | (litedramcore_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd0))))) & litedramcore_port_cmd_valid)};
assign roundrobin2_ce = ((~litedramcore_sdram_interface_bank2_valid) & (~litedramcore_sdram_interface_bank2_lock));
assign litedramcore_sdram_interface_bank2_addr = rhs_self26;
assign litedramcore_sdram_interface_bank2_we = rhs_self27;
assign litedramcore_sdram_interface_bank2_valid = rhs_self28;
assign roundrobin3_request = {(((cmd_payload_addr[10:8] == 2'd3) & (~(((((((locked7 | (litedramcore_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd1))) | (litedramcore_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd1))) | (litedramcore_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd1))) | (litedramcore_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd1))) | (litedramcore_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd1))) | (litedramcore_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd1))) | (litedramcore_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd1))))) & cmd_valid), (((litedramcore_port_cmd_payload_addr[10:8] == 2'd3) & (~(((((((locked6 | (litedramcore_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (litedramcore_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (litedramcore_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (litedramcore_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd0))) | (litedramcore_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd0))) | (litedramcore_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd0))) | (litedramcore_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd0))))) & litedramcore_port_cmd_valid)};
assign roundrobin3_ce = ((~litedramcore_sdram_interface_bank3_valid) & (~litedramcore_sdram_interface_bank3_lock));
assign litedramcore_sdram_interface_bank3_addr = rhs_self29;
assign litedramcore_sdram_interface_bank3_we = rhs_self30;
assign litedramcore_sdram_interface_bank3_valid = rhs_self31;
assign roundrobin4_request = {(((cmd_payload_addr[10:8] == 3'd4) & (~(((((((locked9 | (litedramcore_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd1))) | (litedramcore_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd1))) | (litedramcore_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd1))) | (litedramcore_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd1))) | (litedramcore_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd1))) | (litedramcore_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd1))) | (litedramcore_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd1))))) & cmd_valid), (((litedramcore_port_cmd_payload_addr[10:8] == 3'd4) & (~(((((((locked8 | (litedramcore_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (litedramcore_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (litedramcore_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (litedramcore_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))) | (litedramcore_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd0))) | (litedramcore_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd0))) | (litedramcore_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd0))))) & litedramcore_port_cmd_valid)};
assign roundrobin4_ce = ((~litedramcore_sdram_interface_bank4_valid) & (~litedramcore_sdram_interface_bank4_lock));
assign litedramcore_sdram_interface_bank4_addr = rhs_self32;
assign litedramcore_sdram_interface_bank4_we = rhs_self33;
assign litedramcore_sdram_interface_bank4_valid = rhs_self34;
assign roundrobin5_request = {(((cmd_payload_addr[10:8] == 3'd5) & (~(((((((locked11 | (litedramcore_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd1))) | (litedramcore_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd1))) | (litedramcore_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd1))) | (litedramcore_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd1))) | (litedramcore_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd1))) | (litedramcore_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd1))) | (litedramcore_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd1))))) & cmd_valid), (((litedramcore_port_cmd_payload_addr[10:8] == 3'd5) & (~(((((((locked10 | (litedramcore_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (litedramcore_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (litedramcore_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (litedramcore_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))) | (litedramcore_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd0))) | (litedramcore_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd0))) | (litedramcore_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd0))))) & litedramcore_port_cmd_valid)};
assign roundrobin5_ce = ((~litedramcore_sdram_interface_bank5_valid) & (~litedramcore_sdram_interface_bank5_lock));
assign litedramcore_sdram_interface_bank5_addr = rhs_self35;
assign litedramcore_sdram_interface_bank5_we = rhs_self36;
assign litedramcore_sdram_interface_bank5_valid = rhs_self37;
assign roundrobin6_request = {(((cmd_payload_addr[10:8] == 3'd6) & (~(((((((locked13 | (litedramcore_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd1))) | (litedramcore_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd1))) | (litedramcore_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd1))) | (litedramcore_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd1))) | (litedramcore_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd1))) | (litedramcore_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd1))) | (litedramcore_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd1))))) & cmd_valid), (((litedramcore_port_cmd_payload_addr[10:8] == 3'd6) & (~(((((((locked12 | (litedramcore_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (litedramcore_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (litedramcore_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (litedramcore_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))) | (litedramcore_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd0))) | (litedramcore_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd0))) | (litedramcore_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd0))))) & litedramcore_port_cmd_valid)};
assign roundrobin6_ce = ((~litedramcore_sdram_interface_bank6_valid) & (~litedramcore_sdram_interface_bank6_lock));
assign litedramcore_sdram_interface_bank6_addr = rhs_self38;
assign litedramcore_sdram_interface_bank6_we = rhs_self39;
assign litedramcore_sdram_interface_bank6_valid = rhs_self40;
assign roundrobin7_request = {(((cmd_payload_addr[10:8] == 3'd7) & (~(((((((locked15 | (litedramcore_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd1))) | (litedramcore_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd1))) | (litedramcore_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd1))) | (litedramcore_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd1))) | (litedramcore_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd1))) | (litedramcore_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd1))) | (litedramcore_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd1))))) & cmd_valid), (((litedramcore_port_cmd_payload_addr[10:8] == 3'd7) & (~(((((((locked14 | (litedramcore_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (litedramcore_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (litedramcore_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (litedramcore_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))) | (litedramcore_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd0))) | (litedramcore_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd0))) | (litedramcore_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd0))))) & litedramcore_port_cmd_valid)};
assign roundrobin7_ce = ((~litedramcore_sdram_interface_bank7_valid) & (~litedramcore_sdram_interface_bank7_lock));
assign litedramcore_sdram_interface_bank7_addr = rhs_self41;
assign litedramcore_sdram_interface_bank7_we = rhs_self42;
assign litedramcore_sdram_interface_bank7_valid = rhs_self43;
assign litedramcore_port_cmd_ready = ((((((((1'd0 | (((roundrobin0_grant == 1'd0) & ((litedramcore_port_cmd_payload_addr[10:8] == 1'd0) & (~(((((((locked0 | (litedramcore_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (litedramcore_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (litedramcore_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))) | (litedramcore_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd0))) | (litedramcore_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd0))) | (litedramcore_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd0))) | (litedramcore_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd0)))))) & litedramcore_sdram_interface_bank0_ready)) | (((roundrobin1_grant == 1'd0) & ((litedramcore_port_cmd_payload_addr[10:8] == 1'd1) & (~(((((((locked2 | (litedramcore_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (litedramcore_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (litedramcore_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))) | (litedramcore_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd0))) | (litedramcore_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd0))) | (litedramcore_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd0))) | (litedramcore_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd0)))))) & litedramcore_sdram_interface_bank1_ready)) | (((roundrobin2_grant == 1'd0) & ((litedramcore_port_cmd_payload_addr[10:8] == 2'd2) & (~(((((((locked4 | (litedramcore_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (litedramcore_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (litedramcore_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))) | (litedramcore_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd0))) | (litedramcore_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd0))) | (litedramcore_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd0))) | (litedramcore_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd0)))))) & litedramcore_sdram_interface_bank2_ready)) | (((roundrobin3_grant == 1'd0) & ((litedramcore_port_cmd_payload_addr[10:8] == 2'd3) & (~(((((((locked6 | (litedramcore_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (litedramcore_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (litedramcore_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (litedramcore_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd0))) | (litedramcore_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd0))) | (litedramcore_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd0))) | (litedramcore_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd0)))))) & litedramcore_sdram_interface_bank3_ready)) | (((roundrobin4_grant == 1'd0) & ((litedramcore_port_cmd_payload_addr[10:8] == 3'd4) & (~(((((((locked8 | (litedramcore_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (litedramcore_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (litedramcore_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (litedramcore_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))) | (litedramcore_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd0))) | (litedramcore_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd0))) | (litedramcore_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd0)))))) & litedramcore_sdram_interface_bank4_ready)) | (((roundrobin5_grant == 1'd0) & ((litedramcore_port_cmd_payload_addr[10:8] == 3'd5) & (~(((((((locked10 | (litedramcore_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (litedramcore_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (litedramcore_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (litedramcore_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))) | (litedramcore_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd0))) | (litedramcore_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd0))) | (litedramcore_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd0)))))) & litedramcore_sdram_interface_bank5_ready)) | (((roundrobin6_grant == 1'd0) & ((litedramcore_port_cmd_payload_addr[10:8] == 3'd6) & (~(((((((locked12 | (litedramcore_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (litedramcore_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (litedramcore_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (litedramcore_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))) | (litedramcore_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd0))) | (litedramcore_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd0))) | (litedramcore_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd0)))))) & litedramcore_sdram_interface_bank6_ready)) | (((roundrobin7_grant == 1'd0) & ((litedramcore_port_cmd_payload_addr[10:8] == 3'd7) & (~(((((((locked14 | (litedramcore_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (litedramcore_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (litedramcore_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (litedramcore_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))) | (litedramcore_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd0))) | (litedramcore_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd0))) | (litedramcore_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd0)))))) & litedramcore_sdram_interface_bank7_ready));
assign cmd_ready = ((((((((1'd0 | (((roundrobin0_grant == 1'd1) & ((cmd_payload_addr[10:8] == 1'd0) & (~(((((((locked1 | (litedramcore_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd1))) | (litedramcore_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd1))) | (litedramcore_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd1))) | (litedramcore_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd1))) | (litedramcore_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd1))) | (litedramcore_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd1))) | (litedramcore_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd1)))))) & litedramcore_sdram_interface_bank0_ready)) | (((roundrobin1_grant == 1'd1) & ((cmd_payload_addr[10:8] == 1'd1) & (~(((((((locked3 | (litedramcore_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd1))) | (litedramcore_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd1))) | (litedramcore_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd1))) | (litedramcore_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd1))) | (litedramcore_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd1))) | (litedramcore_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd1))) | (litedramcore_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd1)))))) & litedramcore_sdram_interface_bank1_ready)) | (((roundrobin2_grant == 1'd1) & ((cmd_payload_addr[10:8] == 2'd2) & (~(((((((locked5 | (litedramcore_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd1))) | (litedramcore_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd1))) | (litedramcore_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd1))) | (litedramcore_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd1))) | (litedramcore_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd1))) | (litedramcore_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd1))) | (litedramcore_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd1)))))) & litedramcore_sdram_interface_bank2_ready)) | (((roundrobin3_grant == 1'd1) & ((cmd_payload_addr[10:8] == 2'd3) & (~(((((((locked7 | (litedramcore_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd1))) | (litedramcore_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd1))) | (litedramcore_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd1))) | (litedramcore_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd1))) | (litedramcore_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd1))) | (litedramcore_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd1))) | (litedramcore_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd1)))))) & litedramcore_sdram_interface_bank3_ready)) | (((roundrobin4_grant == 1'd1) & ((cmd_payload_addr[10:8] == 3'd4) & (~(((((((locked9 | (litedramcore_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd1))) | (litedramcore_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd1))) | (litedramcore_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd1))) | (litedramcore_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd1))) | (litedramcore_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd1))) | (litedramcore_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd1))) | (litedramcore_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd1)))))) & litedramcore_sdram_interface_bank4_ready)) | (((roundrobin5_grant == 1'd1) & ((cmd_payload_addr[10:8] == 3'd5) & (~(((((((locked11 | (litedramcore_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd1))) | (litedramcore_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd1))) | (litedramcore_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd1))) | (litedramcore_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd1))) | (litedramcore_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd1))) | (litedramcore_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd1))) | (litedramcore_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd1)))))) & litedramcore_sdram_interface_bank5_ready)) | (((roundrobin6_grant == 1'd1) & ((cmd_payload_addr[10:8] == 3'd6) & (~(((((((locked13 | (litedramcore_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd1))) | (litedramcore_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd1))) | (litedramcore_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd1))) | (litedramcore_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd1))) | (litedramcore_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd1))) | (litedramcore_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd1))) | (litedramcore_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd1)))))) & litedramcore_sdram_interface_bank6_ready)) | (((roundrobin7_grant == 1'd1) & ((cmd_payload_addr[10:8] == 3'd7) & (~(((((((locked15 | (litedramcore_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd1))) | (litedramcore_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd1))) | (litedramcore_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd1))) | (litedramcore_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd1))) | (litedramcore_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd1))) | (litedramcore_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd1))) | (litedramcore_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd1)))))) & litedramcore_sdram_interface_bank7_ready));
assign litedramcore_port_wdata_ready = new_master_wdata_ready0;
assign wdata_ready = new_master_wdata_ready1;
assign litedramcore_port_rdata_valid = new_master_rdata_valid8;
assign rdata_valid = new_master_rdata_valid17;
always @(*) begin
    litedramcore_sdram_interface_wdata <= 64'd0;
    case ({new_master_wdata_ready1, new_master_wdata_ready0})
        1'd1: begin
            litedramcore_sdram_interface_wdata <= litedramcore_port_wdata_payload_data;
        end
        2'd2: begin
            litedramcore_sdram_interface_wdata <= wdata_payload_data;
        end
        default: begin
            litedramcore_sdram_interface_wdata <= 1'd0;
        end
    endcase
end
always @(*) begin
    litedramcore_sdram_interface_wdata_we <= 8'd0;
    case ({new_master_wdata_ready1, new_master_wdata_ready0})
        1'd1: begin
            litedramcore_sdram_interface_wdata_we <= litedramcore_port_wdata_payload_we;
        end
        2'd2: begin
            litedramcore_sdram_interface_wdata_we <= wdata_payload_we;
        end
        default: begin
            litedramcore_sdram_interface_wdata_we <= 1'd0;
        end
    endcase
end
assign litedramcore_port_rdata_payload_data = litedramcore_sdram_interface_rdata;
assign rdata_payload_data = litedramcore_sdram_interface_rdata;
assign litedramcore_data_port_adr = litedramcore_wb_sdram_adr[1];
always @(*) begin
    litedramcore_data_port_we <= 8'd0;
    if (litedramcore_write_from_slave) begin
        litedramcore_data_port_we <= {8{1'd1}};
    end else begin
        if ((((litedramcore_wb_sdram_cyc & litedramcore_wb_sdram_stb) & litedramcore_wb_sdram_we) & litedramcore_wb_sdram_ack)) begin
            litedramcore_data_port_we <= {({4{(litedramcore_wb_sdram_adr[0] == 1'd1)}} & litedramcore_wb_sdram_sel), ({4{(litedramcore_wb_sdram_adr[0] == 1'd0)}} & litedramcore_wb_sdram_sel)};
        end
    end
end
always @(*) begin
    litedramcore_data_port_dat_w <= 64'd0;
    if (litedramcore_write_from_slave) begin
        litedramcore_data_port_dat_w <= litedramcore_interface_dat_r;
    end else begin
        litedramcore_data_port_dat_w <= {2{litedramcore_wb_sdram_dat_w}};
    end
end
assign litedramcore_interface_dat_w = litedramcore_data_port_dat_r;
assign litedramcore_interface_sel = 8'd255;
always @(*) begin
    litedramcore_wb_sdram_dat_r <= 32'd0;
    case (litedramcore_adr_offset_r)
        1'd0: begin
            litedramcore_wb_sdram_dat_r <= litedramcore_data_port_dat_r[31:0];
        end
        default: begin
            litedramcore_wb_sdram_dat_r <= litedramcore_data_port_dat_r[63:32];
        end
    endcase
end
assign {litedramcore_tag_do_dirty, litedramcore_tag_do_tag} = litedramcore_tag_port_dat_r;
assign {litedramcore_tag_do_dirty, litedramcore_tag_do_tag} = litedramcore_tag_port_dat_r;
assign litedramcore_tag_port_dat_w = {litedramcore_tag_di_dirty, litedramcore_tag_di_tag};
assign litedramcore_tag_port_adr = litedramcore_wb_sdram_adr[1];
assign litedramcore_tag_di_tag = litedramcore_wb_sdram_adr[29:2];
assign litedramcore_interface_adr = {litedramcore_tag_do_tag, litedramcore_wb_sdram_adr[1]};
always @(*) begin
    fullmemorywe_next_state <= 2'd0;
    fullmemorywe_next_state <= fullmemorywe_state;
    case (fullmemorywe_state)
        1'd1: begin
            if ((litedramcore_tag_do_tag == litedramcore_wb_sdram_adr[29:2])) begin
                fullmemorywe_next_state <= 1'd0;
            end else begin
                if (litedramcore_tag_do_dirty) begin
                    fullmemorywe_next_state <= 2'd2;
                end else begin
                    fullmemorywe_next_state <= 2'd3;
                end
            end
        end
        2'd2: begin
            if (litedramcore_interface_ack) begin
                if (1'd1) begin
                    fullmemorywe_next_state <= 2'd3;
                end
            end
        end
        2'd3: begin
            if (litedramcore_interface_ack) begin
                if (1'd1) begin
                    fullmemorywe_next_state <= 1'd1;
                end else begin
                    fullmemorywe_next_state <= 2'd3;
                end
            end
        end
        default: begin
            if ((litedramcore_wb_sdram_cyc & litedramcore_wb_sdram_stb)) begin
                fullmemorywe_next_state <= 1'd1;
            end
        end
    endcase
end
always @(*) begin
    litedramcore_tag_port_we <= 1'd0;
    case (fullmemorywe_state)
        1'd1: begin
            if ((litedramcore_tag_do_tag == litedramcore_wb_sdram_adr[29:2])) begin
                if (litedramcore_wb_sdram_we) begin
                    litedramcore_tag_port_we <= 1'd1;
                end
            end else begin
                if (litedramcore_tag_do_dirty) begin
                end else begin
                    litedramcore_tag_port_we <= 1'd1;
                end
            end
        end
        2'd2: begin
            if (litedramcore_interface_ack) begin
                if (1'd1) begin
                    litedramcore_tag_port_we <= 1'd1;
                end
            end
        end
        2'd3: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    litedramcore_write_from_slave <= 1'd0;
    case (fullmemorywe_state)
        1'd1: begin
        end
        2'd2: begin
        end
        2'd3: begin
            if (litedramcore_interface_ack) begin
                litedramcore_write_from_slave <= 1'd1;
            end
        end
        default: begin
        end
    endcase
end
always @(*) begin
    litedramcore_interface_cyc <= 1'd0;
    case (fullmemorywe_state)
        1'd1: begin
        end
        2'd2: begin
            litedramcore_interface_cyc <= 1'd1;
        end
        2'd3: begin
            litedramcore_interface_cyc <= 1'd1;
        end
        default: begin
        end
    endcase
end
always @(*) begin
    litedramcore_interface_stb <= 1'd0;
    case (fullmemorywe_state)
        1'd1: begin
        end
        2'd2: begin
            litedramcore_interface_stb <= 1'd1;
        end
        2'd3: begin
            litedramcore_interface_stb <= 1'd1;
        end
        default: begin
        end
    endcase
end
always @(*) begin
    litedramcore_tag_di_dirty <= 1'd0;
    case (fullmemorywe_state)
        1'd1: begin
            if ((litedramcore_tag_do_tag == litedramcore_wb_sdram_adr[29:2])) begin
                if (litedramcore_wb_sdram_we) begin
                    litedramcore_tag_di_dirty <= 1'd1;
                end
            end else begin
            end
        end
        2'd2: begin
        end
        2'd3: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    litedramcore_interface_we <= 1'd0;
    case (fullmemorywe_state)
        1'd1: begin
        end
        2'd2: begin
            litedramcore_interface_we <= 1'd1;
        end
        2'd3: begin
            litedramcore_interface_we <= 1'd0;
        end
        default: begin
        end
    endcase
end
always @(*) begin
    litedramcore_word_clr <= 1'd0;
    case (fullmemorywe_state)
        1'd1: begin
            litedramcore_word_clr <= 1'd1;
            if ((litedramcore_tag_do_tag == litedramcore_wb_sdram_adr[29:2])) begin
            end else begin
                if (litedramcore_tag_do_dirty) begin
                end else begin
                    litedramcore_word_clr <= 1'd1;
                end
            end
        end
        2'd2: begin
            if (litedramcore_interface_ack) begin
                if (1'd1) begin
                    litedramcore_word_clr <= 1'd1;
                end
            end
        end
        2'd3: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    litedramcore_word_inc <= 1'd0;
    case (fullmemorywe_state)
        1'd1: begin
        end
        2'd2: begin
            if (litedramcore_interface_ack) begin
                litedramcore_word_inc <= 1'd1;
            end
        end
        2'd3: begin
            if (litedramcore_interface_ack) begin
                litedramcore_word_inc <= 1'd1;
            end
        end
        default: begin
        end
    endcase
end
always @(*) begin
    litedramcore_wb_sdram_ack <= 1'd0;
    case (fullmemorywe_state)
        1'd1: begin
            if ((litedramcore_tag_do_tag == litedramcore_wb_sdram_adr[29:2])) begin
                litedramcore_wb_sdram_ack <= 1'd1;
            end else begin
            end
        end
        2'd2: begin
        end
        2'd3: begin
        end
        default: begin
        end
    endcase
end
assign litedramcore_port_cmd_payload_addr = (litedramcore_interface_adr - 28'd134217728);
assign litedramcore_port_cmd_payload_we = litedramcore_interface_we;
assign litedramcore_port_cmd_last = (~litedramcore_interface_we);
assign litedramcore_port_flush = (~litedramcore_interface_cyc);
always @(*) begin
    litedramcore_port_wdata_valid <= 1'd0;
    litedramcore_port_wdata_valid <= (litedramcore_interface_stb & litedramcore_interface_we);
    if (1'd1) begin
        if ((~litedramcore_is_ongoing)) begin
            litedramcore_port_wdata_valid <= 1'd0;
        end
    end
end
assign litedramcore_port_wdata_payload_data = litedramcore_interface_dat_w;
assign litedramcore_port_wdata_payload_we = litedramcore_interface_sel;
assign litedramcore_port_rdata_ready = 1'd1;
always @(*) begin
    litedramwishbone2native0_next_state <= 2'd0;
    litedramwishbone2native0_next_state <= litedramwishbone2native0_state;
    case (litedramwishbone2native0_state)
        1'd1: begin
            if ((litedramcore_port_wdata_valid & litedramcore_port_wdata_ready)) begin
                litedramwishbone2native0_next_state <= 1'd0;
            end
        end
        2'd2: begin
            if (litedramcore_port_rdata_valid) begin
                litedramwishbone2native0_next_state <= 1'd0;
            end
        end
        default: begin
            if (((litedramcore_port_cmd_valid & litedramcore_port_cmd_ready) & litedramcore_interface_we)) begin
                litedramwishbone2native0_next_state <= 1'd1;
            end
            if (((litedramcore_port_cmd_valid & litedramcore_port_cmd_ready) & (~litedramcore_interface_we))) begin
                litedramwishbone2native0_next_state <= 2'd2;
            end
        end
    endcase
end
always @(*) begin
    litedramcore_interface_dat_r <= 64'd0;
    case (litedramwishbone2native0_state)
        1'd1: begin
        end
        2'd2: begin
            if (litedramcore_port_rdata_valid) begin
                litedramcore_interface_dat_r <= litedramcore_port_rdata_payload_data;
            end
        end
        default: begin
        end
    endcase
end
always @(*) begin
    litedramcore_port_cmd_valid <= 1'd0;
    case (litedramwishbone2native0_state)
        1'd1: begin
        end
        2'd2: begin
        end
        default: begin
            litedramcore_port_cmd_valid <= (litedramcore_interface_cyc & litedramcore_interface_stb);
        end
    endcase
end
always @(*) begin
    litedramcore_interface_ack <= 1'd0;
    case (litedramwishbone2native0_state)
        1'd1: begin
            if ((litedramcore_port_wdata_valid & litedramcore_port_wdata_ready)) begin
                litedramcore_interface_ack <= (litedramcore_interface_cyc & (~litedramcore_aborted));
            end
        end
        2'd2: begin
            if (litedramcore_port_rdata_valid) begin
                litedramcore_interface_ack <= (litedramcore_interface_cyc & (~litedramcore_aborted));
            end
        end
        default: begin
        end
    endcase
end
always @(*) begin
    litedramcore_aborted_litedramwishbone2native0_next_value <= 1'd0;
    case (litedramwishbone2native0_state)
        1'd1: begin
            litedramcore_aborted_litedramwishbone2native0_next_value <= ((~litedramcore_interface_cyc) | litedramcore_aborted);
        end
        2'd2: begin
            litedramcore_aborted_litedramwishbone2native0_next_value <= ((~litedramcore_interface_cyc) | litedramcore_aborted);
        end
        default: begin
            litedramcore_aborted_litedramwishbone2native0_next_value <= 1'd0;
        end
    endcase
end
always @(*) begin
    litedramcore_aborted_litedramwishbone2native0_next_value_ce <= 1'd0;
    case (litedramwishbone2native0_state)
        1'd1: begin
            litedramcore_aborted_litedramwishbone2native0_next_value_ce <= 1'd1;
        end
        2'd2: begin
            litedramcore_aborted_litedramwishbone2native0_next_value_ce <= 1'd1;
        end
        default: begin
            litedramcore_aborted_litedramwishbone2native0_next_value_ce <= 1'd1;
        end
    endcase
end
always @(*) begin
    litedramcore_is_ongoing <= 1'd0;
    case (litedramwishbone2native0_state)
        1'd1: begin
            litedramcore_is_ongoing <= 1'd1;
        end
        2'd2: begin
        end
        default: begin
        end
    endcase
end
assign cmd_payload_addr = (wb_port_adr - 1'd0);
assign cmd_payload_we = wb_port_we;
assign cmd_last = (~wb_port_we);
assign flush = (~wb_port_cyc);
always @(*) begin
    wdata_valid <= 1'd0;
    wdata_valid <= (wb_port_stb & wb_port_we);
    if (1'd1) begin
        if ((~wishbone2native_is_ongoing)) begin
            wdata_valid <= 1'd0;
        end
    end
end
assign wdata_payload_data = wb_port_dat_w;
assign wdata_payload_we = wb_port_sel;
assign rdata_ready = 1'd1;
always @(*) begin
    litedramwishbone2native1_next_state <= 2'd0;
    litedramwishbone2native1_next_state <= litedramwishbone2native1_state;
    case (litedramwishbone2native1_state)
        1'd1: begin
            if ((wdata_valid & wdata_ready)) begin
                litedramwishbone2native1_next_state <= 1'd0;
            end
        end
        2'd2: begin
            if (rdata_valid) begin
                litedramwishbone2native1_next_state <= 1'd0;
            end
        end
        default: begin
            if (((cmd_valid & cmd_ready) & wb_port_we)) begin
                litedramwishbone2native1_next_state <= 1'd1;
            end
            if (((cmd_valid & cmd_ready) & (~wb_port_we))) begin
                litedramwishbone2native1_next_state <= 2'd2;
            end
        end
    endcase
end
always @(*) begin
    cmd_valid <= 1'd0;
    case (litedramwishbone2native1_state)
        1'd1: begin
        end
        2'd2: begin
        end
        default: begin
            cmd_valid <= (wb_port_cyc & wb_port_stb);
        end
    endcase
end
always @(*) begin
    wishbone2native_is_ongoing <= 1'd0;
    case (litedramwishbone2native1_state)
        1'd1: begin
            wishbone2native_is_ongoing <= 1'd1;
        end
        2'd2: begin
        end
        default: begin
        end
    endcase
end
always @(*) begin
    wb_port_dat_r <= 64'd0;
    case (litedramwishbone2native1_state)
        1'd1: begin
        end
        2'd2: begin
            if (rdata_valid) begin
                wb_port_dat_r <= rdata_payload_data;
            end
        end
        default: begin
        end
    endcase
end
always @(*) begin
    wishbone2native_aborted_litedramwishbone2native1_next_value <= 1'd0;
    case (litedramwishbone2native1_state)
        1'd1: begin
            wishbone2native_aborted_litedramwishbone2native1_next_value <= ((~wb_port_cyc) | wishbone2native_aborted);
        end
        2'd2: begin
            wishbone2native_aborted_litedramwishbone2native1_next_value <= ((~wb_port_cyc) | wishbone2native_aborted);
        end
        default: begin
            wishbone2native_aborted_litedramwishbone2native1_next_value <= 1'd0;
        end
    endcase
end
always @(*) begin
    wb_port_ack <= 1'd0;
    case (litedramwishbone2native1_state)
        1'd1: begin
            if ((wdata_valid & wdata_ready)) begin
                wb_port_ack <= (wb_port_cyc & (~wishbone2native_aborted));
            end
        end
        2'd2: begin
            if (rdata_valid) begin
                wb_port_ack <= (wb_port_cyc & (~wishbone2native_aborted));
            end
        end
        default: begin
        end
    endcase
end
always @(*) begin
    wishbone2native_aborted_litedramwishbone2native1_next_value_ce <= 1'd0;
    case (litedramwishbone2native1_state)
        1'd1: begin
            wishbone2native_aborted_litedramwishbone2native1_next_value_ce <= 1'd1;
        end
        2'd2: begin
            wishbone2native_aborted_litedramwishbone2native1_next_value_ce <= 1'd1;
        end
        default: begin
            wishbone2native_aborted_litedramwishbone2native1_next_value_ce <= 1'd1;
        end
    endcase
end
always @(*) begin
    wishbone2csr_next_state <= 2'd0;
    wishbone2csr_next_state <= wishbone2csr_state;
    case (wishbone2csr_state)
        1'd1: begin
            wishbone2csr_next_state <= 2'd2;
        end
        2'd2: begin
            wishbone2csr_next_state <= 1'd0;
        end
        default: begin
            if ((interface0_cyc & interface0_stb)) begin
                wishbone2csr_next_state <= 1'd1;
            end
        end
    endcase
end
always @(*) begin
    interface1_dat_w_wishbone2csr_next_value0 <= 32'd0;
    case (wishbone2csr_state)
        1'd1: begin
        end
        2'd2: begin
        end
        default: begin
            interface1_dat_w_wishbone2csr_next_value0 <= interface0_dat_w;
        end
    endcase
end
always @(*) begin
    interface1_dat_w_wishbone2csr_next_value_ce0 <= 1'd0;
    case (wishbone2csr_state)
        1'd1: begin
        end
        2'd2: begin
        end
        default: begin
            interface1_dat_w_wishbone2csr_next_value_ce0 <= 1'd1;
        end
    endcase
end
always @(*) begin
    interface1_adr_wishbone2csr_next_value1 <= 14'd0;
    case (wishbone2csr_state)
        1'd1: begin
            interface1_adr_wishbone2csr_next_value1 <= 1'd0;
        end
        2'd2: begin
        end
        default: begin
            if ((interface0_cyc & interface0_stb)) begin
                interface1_adr_wishbone2csr_next_value1 <= interface0_adr;
            end
        end
    endcase
end
always @(*) begin
    interface1_adr_wishbone2csr_next_value_ce1 <= 1'd0;
    case (wishbone2csr_state)
        1'd1: begin
            interface1_adr_wishbone2csr_next_value_ce1 <= 1'd1;
        end
        2'd2: begin
        end
        default: begin
            if ((interface0_cyc & interface0_stb)) begin
                interface1_adr_wishbone2csr_next_value_ce1 <= 1'd1;
            end
        end
    endcase
end
always @(*) begin
    interface0_dat_r <= 32'd0;
    case (wishbone2csr_state)
        1'd1: begin
        end
        2'd2: begin
            interface0_dat_r <= interface1_dat_r;
        end
        default: begin
        end
    endcase
end
always @(*) begin
    interface1_re_wishbone2csr_next_value2 <= 1'd0;
    case (wishbone2csr_state)
        1'd1: begin
            interface1_re_wishbone2csr_next_value2 <= 1'd0;
        end
        2'd2: begin
        end
        default: begin
            if ((interface0_cyc & interface0_stb)) begin
                interface1_re_wishbone2csr_next_value2 <= ((~interface0_we) & (interface0_sel != 1'd0));
            end
        end
    endcase
end
always @(*) begin
    interface1_re_wishbone2csr_next_value_ce2 <= 1'd0;
    case (wishbone2csr_state)
        1'd1: begin
            interface1_re_wishbone2csr_next_value_ce2 <= 1'd1;
        end
        2'd2: begin
        end
        default: begin
            if ((interface0_cyc & interface0_stb)) begin
                interface1_re_wishbone2csr_next_value_ce2 <= 1'd1;
            end
        end
    endcase
end
always @(*) begin
    interface1_we_wishbone2csr_next_value3 <= 1'd0;
    case (wishbone2csr_state)
        1'd1: begin
            interface1_we_wishbone2csr_next_value3 <= 1'd0;
        end
        2'd2: begin
        end
        default: begin
            if ((interface0_cyc & interface0_stb)) begin
                interface1_we_wishbone2csr_next_value3 <= (interface0_we & (interface0_sel != 1'd0));
            end
        end
    endcase
end
always @(*) begin
    interface0_ack <= 1'd0;
    case (wishbone2csr_state)
        1'd1: begin
        end
        2'd2: begin
            interface0_ack <= 1'd1;
        end
        default: begin
        end
    endcase
end
always @(*) begin
    interface1_we_wishbone2csr_next_value_ce3 <= 1'd0;
    case (wishbone2csr_state)
        1'd1: begin
            interface1_we_wishbone2csr_next_value_ce3 <= 1'd1;
        end
        2'd2: begin
        end
        default: begin
            if ((interface0_cyc & interface0_stb)) begin
                interface1_we_wishbone2csr_next_value_ce3 <= 1'd1;
            end
        end
    endcase
end
assign csrbank0_sel = (interface0_bank_bus_adr[13:9] == 1'd0);
assign csrbank0_reset0_r = interface0_bank_bus_dat_w[1:0];
always @(*) begin
    csrbank0_reset0_re <= 1'd0;
    if ((csrbank0_sel & (interface0_bank_bus_adr[8:0] == 1'd0))) begin
        csrbank0_reset0_re <= interface0_bank_bus_we;
    end
end
always @(*) begin
    csrbank0_reset0_we <= 1'd0;
    if ((csrbank0_sel & (interface0_bank_bus_adr[8:0] == 1'd0))) begin
        csrbank0_reset0_we <= interface0_bank_bus_re;
    end
end
assign csrbank0_scratch0_r = interface0_bank_bus_dat_w;
always @(*) begin
    csrbank0_scratch0_re <= 1'd0;
    if ((csrbank0_sel & (interface0_bank_bus_adr[8:0] == 1'd1))) begin
        csrbank0_scratch0_re <= interface0_bank_bus_we;
    end
end
always @(*) begin
    csrbank0_scratch0_we <= 1'd0;
    if ((csrbank0_sel & (interface0_bank_bus_adr[8:0] == 1'd1))) begin
        csrbank0_scratch0_we <= interface0_bank_bus_re;
    end
end
assign csrbank0_bus_errors_r = interface0_bank_bus_dat_w;
always @(*) begin
    csrbank0_bus_errors_we <= 1'd0;
    if ((csrbank0_sel & (interface0_bank_bus_adr[8:0] == 2'd2))) begin
        csrbank0_bus_errors_we <= interface0_bank_bus_re;
    end
end
always @(*) begin
    csrbank0_bus_errors_re <= 1'd0;
    if ((csrbank0_sel & (interface0_bank_bus_adr[8:0] == 2'd2))) begin
        csrbank0_bus_errors_re <= interface0_bank_bus_we;
    end
end
always @(*) begin
    litedramcore_soc_rst <= 1'd0;
    if (litedramcore_reset_re) begin
        litedramcore_soc_rst <= litedramcore_reset_storage[0];
    end
end
assign litedramcore_cpu_rst = litedramcore_reset_storage[1];
assign csrbank0_reset0_w = litedramcore_reset_storage;
assign csrbank0_scratch0_w = litedramcore_scratch_storage;
assign csrbank0_bus_errors_w = litedramcore_bus_errors_status;
assign litedramcore_bus_errors_we = csrbank0_bus_errors_we;
assign csrbank1_sel = (interface1_bank_bus_adr[13:9] == 1'd1);
assign csrbank1_init_done0_r = interface1_bank_bus_dat_w[0];
always @(*) begin
    csrbank1_init_done0_re <= 1'd0;
    if ((csrbank1_sel & (interface1_bank_bus_adr[8:0] == 1'd0))) begin
        csrbank1_init_done0_re <= interface1_bank_bus_we;
    end
end
always @(*) begin
    csrbank1_init_done0_we <= 1'd0;
    if ((csrbank1_sel & (interface1_bank_bus_adr[8:0] == 1'd0))) begin
        csrbank1_init_done0_we <= interface1_bank_bus_re;
    end
end
assign csrbank1_init_error0_r = interface1_bank_bus_dat_w[0];
always @(*) begin
    csrbank1_init_error0_we <= 1'd0;
    if ((csrbank1_sel & (interface1_bank_bus_adr[8:0] == 1'd1))) begin
        csrbank1_init_error0_we <= interface1_bank_bus_re;
    end
end
always @(*) begin
    csrbank1_init_error0_re <= 1'd0;
    if ((csrbank1_sel & (interface1_bank_bus_adr[8:0] == 1'd1))) begin
        csrbank1_init_error0_re <= interface1_bank_bus_we;
    end
end
assign csrbank1_init_done0_w = init_done_storage;
assign csrbank1_init_error0_w = init_error_storage;
assign csrbank2_sel = (interface2_bank_bus_adr[13:9] == 2'd2);
assign csrbank2_rst0_r = interface2_bank_bus_dat_w[0];
always @(*) begin
    csrbank2_rst0_we <= 1'd0;
    if ((csrbank2_sel & (interface2_bank_bus_adr[8:0] == 1'd0))) begin
        csrbank2_rst0_we <= interface2_bank_bus_re;
    end
end
always @(*) begin
    csrbank2_rst0_re <= 1'd0;
    if ((csrbank2_sel & (interface2_bank_bus_adr[8:0] == 1'd0))) begin
        csrbank2_rst0_re <= interface2_bank_bus_we;
    end
end
assign csrbank2_dly_sel0_r = interface2_bank_bus_dat_w[1:0];
always @(*) begin
    csrbank2_dly_sel0_re <= 1'd0;
    if ((csrbank2_sel & (interface2_bank_bus_adr[8:0] == 1'd1))) begin
        csrbank2_dly_sel0_re <= interface2_bank_bus_we;
    end
end
always @(*) begin
    csrbank2_dly_sel0_we <= 1'd0;
    if ((csrbank2_sel & (interface2_bank_bus_adr[8:0] == 1'd1))) begin
        csrbank2_dly_sel0_we <= interface2_bank_bus_re;
    end
end
assign csrbank2_half_sys8x_taps0_r = interface2_bank_bus_dat_w[4:0];
always @(*) begin
    csrbank2_half_sys8x_taps0_we <= 1'd0;
    if ((csrbank2_sel & (interface2_bank_bus_adr[8:0] == 2'd2))) begin
        csrbank2_half_sys8x_taps0_we <= interface2_bank_bus_re;
    end
end
always @(*) begin
    csrbank2_half_sys8x_taps0_re <= 1'd0;
    if ((csrbank2_sel & (interface2_bank_bus_adr[8:0] == 2'd2))) begin
        csrbank2_half_sys8x_taps0_re <= interface2_bank_bus_we;
    end
end
assign csrbank2_wlevel_en0_r = interface2_bank_bus_dat_w[0];
always @(*) begin
    csrbank2_wlevel_en0_we <= 1'd0;
    if ((csrbank2_sel & (interface2_bank_bus_adr[8:0] == 2'd3))) begin
        csrbank2_wlevel_en0_we <= interface2_bank_bus_re;
    end
end
always @(*) begin
    csrbank2_wlevel_en0_re <= 1'd0;
    if ((csrbank2_sel & (interface2_bank_bus_adr[8:0] == 2'd3))) begin
        csrbank2_wlevel_en0_re <= interface2_bank_bus_we;
    end
end
assign a7ddrphy_wlevel_strobe_r = interface2_bank_bus_dat_w[0];
always @(*) begin
    a7ddrphy_wlevel_strobe_re <= 1'd0;
    if ((csrbank2_sel & (interface2_bank_bus_adr[8:0] == 3'd4))) begin
        a7ddrphy_wlevel_strobe_re <= interface2_bank_bus_we;
    end
end
always @(*) begin
    a7ddrphy_wlevel_strobe_we <= 1'd0;
    if ((csrbank2_sel & (interface2_bank_bus_adr[8:0] == 3'd4))) begin
        a7ddrphy_wlevel_strobe_we <= interface2_bank_bus_re;
    end
end
assign a7ddrphy_rdly_dq_rst_r = interface2_bank_bus_dat_w[0];
always @(*) begin
    a7ddrphy_rdly_dq_rst_re <= 1'd0;
    if ((csrbank2_sel & (interface2_bank_bus_adr[8:0] == 3'd5))) begin
        a7ddrphy_rdly_dq_rst_re <= interface2_bank_bus_we;
    end
end
always @(*) begin
    a7ddrphy_rdly_dq_rst_we <= 1'd0;
    if ((csrbank2_sel & (interface2_bank_bus_adr[8:0] == 3'd5))) begin
        a7ddrphy_rdly_dq_rst_we <= interface2_bank_bus_re;
    end
end
assign a7ddrphy_rdly_dq_inc_r = interface2_bank_bus_dat_w[0];
always @(*) begin
    a7ddrphy_rdly_dq_inc_we <= 1'd0;
    if ((csrbank2_sel & (interface2_bank_bus_adr[8:0] == 3'd6))) begin
        a7ddrphy_rdly_dq_inc_we <= interface2_bank_bus_re;
    end
end
always @(*) begin
    a7ddrphy_rdly_dq_inc_re <= 1'd0;
    if ((csrbank2_sel & (interface2_bank_bus_adr[8:0] == 3'd6))) begin
        a7ddrphy_rdly_dq_inc_re <= interface2_bank_bus_we;
    end
end
assign a7ddrphy_rdly_dq_bitslip_rst_r = interface2_bank_bus_dat_w[0];
always @(*) begin
    a7ddrphy_rdly_dq_bitslip_rst_we <= 1'd0;
    if ((csrbank2_sel & (interface2_bank_bus_adr[8:0] == 3'd7))) begin
        a7ddrphy_rdly_dq_bitslip_rst_we <= interface2_bank_bus_re;
    end
end
always @(*) begin
    a7ddrphy_rdly_dq_bitslip_rst_re <= 1'd0;
    if ((csrbank2_sel & (interface2_bank_bus_adr[8:0] == 3'd7))) begin
        a7ddrphy_rdly_dq_bitslip_rst_re <= interface2_bank_bus_we;
    end
end
assign a7ddrphy_rdly_dq_bitslip_r = interface2_bank_bus_dat_w[0];
always @(*) begin
    a7ddrphy_rdly_dq_bitslip_we <= 1'd0;
    if ((csrbank2_sel & (interface2_bank_bus_adr[8:0] == 4'd8))) begin
        a7ddrphy_rdly_dq_bitslip_we <= interface2_bank_bus_re;
    end
end
always @(*) begin
    a7ddrphy_rdly_dq_bitslip_re <= 1'd0;
    if ((csrbank2_sel & (interface2_bank_bus_adr[8:0] == 4'd8))) begin
        a7ddrphy_rdly_dq_bitslip_re <= interface2_bank_bus_we;
    end
end
assign a7ddrphy_wdly_dq_bitslip_rst_r = interface2_bank_bus_dat_w[0];
always @(*) begin
    a7ddrphy_wdly_dq_bitslip_rst_we <= 1'd0;
    if ((csrbank2_sel & (interface2_bank_bus_adr[8:0] == 4'd9))) begin
        a7ddrphy_wdly_dq_bitslip_rst_we <= interface2_bank_bus_re;
    end
end
always @(*) begin
    a7ddrphy_wdly_dq_bitslip_rst_re <= 1'd0;
    if ((csrbank2_sel & (interface2_bank_bus_adr[8:0] == 4'd9))) begin
        a7ddrphy_wdly_dq_bitslip_rst_re <= interface2_bank_bus_we;
    end
end
assign a7ddrphy_wdly_dq_bitslip_r = interface2_bank_bus_dat_w[0];
always @(*) begin
    a7ddrphy_wdly_dq_bitslip_re <= 1'd0;
    if ((csrbank2_sel & (interface2_bank_bus_adr[8:0] == 4'd10))) begin
        a7ddrphy_wdly_dq_bitslip_re <= interface2_bank_bus_we;
    end
end
always @(*) begin
    a7ddrphy_wdly_dq_bitslip_we <= 1'd0;
    if ((csrbank2_sel & (interface2_bank_bus_adr[8:0] == 4'd10))) begin
        a7ddrphy_wdly_dq_bitslip_we <= interface2_bank_bus_re;
    end
end
assign csrbank2_rdphase0_r = interface2_bank_bus_dat_w[0];
always @(*) begin
    csrbank2_rdphase0_re <= 1'd0;
    if ((csrbank2_sel & (interface2_bank_bus_adr[8:0] == 4'd11))) begin
        csrbank2_rdphase0_re <= interface2_bank_bus_we;
    end
end
always @(*) begin
    csrbank2_rdphase0_we <= 1'd0;
    if ((csrbank2_sel & (interface2_bank_bus_adr[8:0] == 4'd11))) begin
        csrbank2_rdphase0_we <= interface2_bank_bus_re;
    end
end
assign csrbank2_wrphase0_r = interface2_bank_bus_dat_w[0];
always @(*) begin
    csrbank2_wrphase0_we <= 1'd0;
    if ((csrbank2_sel & (interface2_bank_bus_adr[8:0] == 4'd12))) begin
        csrbank2_wrphase0_we <= interface2_bank_bus_re;
    end
end
always @(*) begin
    csrbank2_wrphase0_re <= 1'd0;
    if ((csrbank2_sel & (interface2_bank_bus_adr[8:0] == 4'd12))) begin
        csrbank2_wrphase0_re <= interface2_bank_bus_we;
    end
end
assign csrbank2_rst0_w = a7ddrphy_rst_storage;
assign csrbank2_dly_sel0_w = a7ddrphy_dly_sel_storage;
assign csrbank2_half_sys8x_taps0_w = a7ddrphy_half_sys8x_taps_storage;
assign csrbank2_wlevel_en0_w = a7ddrphy_wlevel_en_storage;
assign csrbank2_rdphase0_w = a7ddrphy_rdphase_storage;
assign csrbank2_wrphase0_w = a7ddrphy_wrphase_storage;
assign csrbank3_sel = (interface3_bank_bus_adr[13:9] == 2'd3);
assign csrbank3_dfii_control0_r = interface3_bank_bus_dat_w[3:0];
always @(*) begin
    csrbank3_dfii_control0_we <= 1'd0;
    if ((csrbank3_sel & (interface3_bank_bus_adr[8:0] == 1'd0))) begin
        csrbank3_dfii_control0_we <= interface3_bank_bus_re;
    end
end
always @(*) begin
    csrbank3_dfii_control0_re <= 1'd0;
    if ((csrbank3_sel & (interface3_bank_bus_adr[8:0] == 1'd0))) begin
        csrbank3_dfii_control0_re <= interface3_bank_bus_we;
    end
end
assign csrbank3_dfii_pi0_command0_r = interface3_bank_bus_dat_w[7:0];
always @(*) begin
    csrbank3_dfii_pi0_command0_re <= 1'd0;
    if ((csrbank3_sel & (interface3_bank_bus_adr[8:0] == 1'd1))) begin
        csrbank3_dfii_pi0_command0_re <= interface3_bank_bus_we;
    end
end
always @(*) begin
    csrbank3_dfii_pi0_command0_we <= 1'd0;
    if ((csrbank3_sel & (interface3_bank_bus_adr[8:0] == 1'd1))) begin
        csrbank3_dfii_pi0_command0_we <= interface3_bank_bus_re;
    end
end
assign litedramcore_sdram_phaseinjector0_command_issue_r = interface3_bank_bus_dat_w[0];
always @(*) begin
    litedramcore_sdram_phaseinjector0_command_issue_re <= 1'd0;
    if ((csrbank3_sel & (interface3_bank_bus_adr[8:0] == 2'd2))) begin
        litedramcore_sdram_phaseinjector0_command_issue_re <= interface3_bank_bus_we;
    end
end
always @(*) begin
    litedramcore_sdram_phaseinjector0_command_issue_we <= 1'd0;
    if ((csrbank3_sel & (interface3_bank_bus_adr[8:0] == 2'd2))) begin
        litedramcore_sdram_phaseinjector0_command_issue_we <= interface3_bank_bus_re;
    end
end
assign csrbank3_dfii_pi0_address0_r = interface3_bank_bus_dat_w[12:0];
always @(*) begin
    csrbank3_dfii_pi0_address0_we <= 1'd0;
    if ((csrbank3_sel & (interface3_bank_bus_adr[8:0] == 2'd3))) begin
        csrbank3_dfii_pi0_address0_we <= interface3_bank_bus_re;
    end
end
always @(*) begin
    csrbank3_dfii_pi0_address0_re <= 1'd0;
    if ((csrbank3_sel & (interface3_bank_bus_adr[8:0] == 2'd3))) begin
        csrbank3_dfii_pi0_address0_re <= interface3_bank_bus_we;
    end
end
assign csrbank3_dfii_pi0_baddress0_r = interface3_bank_bus_dat_w[2:0];
always @(*) begin
    csrbank3_dfii_pi0_baddress0_re <= 1'd0;
    if ((csrbank3_sel & (interface3_bank_bus_adr[8:0] == 3'd4))) begin
        csrbank3_dfii_pi0_baddress0_re <= interface3_bank_bus_we;
    end
end
always @(*) begin
    csrbank3_dfii_pi0_baddress0_we <= 1'd0;
    if ((csrbank3_sel & (interface3_bank_bus_adr[8:0] == 3'd4))) begin
        csrbank3_dfii_pi0_baddress0_we <= interface3_bank_bus_re;
    end
end
assign csrbank3_dfii_pi0_wrdata0_r = interface3_bank_bus_dat_w;
always @(*) begin
    csrbank3_dfii_pi0_wrdata0_re <= 1'd0;
    if ((csrbank3_sel & (interface3_bank_bus_adr[8:0] == 3'd5))) begin
        csrbank3_dfii_pi0_wrdata0_re <= interface3_bank_bus_we;
    end
end
always @(*) begin
    csrbank3_dfii_pi0_wrdata0_we <= 1'd0;
    if ((csrbank3_sel & (interface3_bank_bus_adr[8:0] == 3'd5))) begin
        csrbank3_dfii_pi0_wrdata0_we <= interface3_bank_bus_re;
    end
end
assign csrbank3_dfii_pi0_rddata_r = interface3_bank_bus_dat_w;
always @(*) begin
    csrbank3_dfii_pi0_rddata_we <= 1'd0;
    if ((csrbank3_sel & (interface3_bank_bus_adr[8:0] == 3'd6))) begin
        csrbank3_dfii_pi0_rddata_we <= interface3_bank_bus_re;
    end
end
always @(*) begin
    csrbank3_dfii_pi0_rddata_re <= 1'd0;
    if ((csrbank3_sel & (interface3_bank_bus_adr[8:0] == 3'd6))) begin
        csrbank3_dfii_pi0_rddata_re <= interface3_bank_bus_we;
    end
end
assign csrbank3_dfii_pi1_command0_r = interface3_bank_bus_dat_w[7:0];
always @(*) begin
    csrbank3_dfii_pi1_command0_re <= 1'd0;
    if ((csrbank3_sel & (interface3_bank_bus_adr[8:0] == 3'd7))) begin
        csrbank3_dfii_pi1_command0_re <= interface3_bank_bus_we;
    end
end
always @(*) begin
    csrbank3_dfii_pi1_command0_we <= 1'd0;
    if ((csrbank3_sel & (interface3_bank_bus_adr[8:0] == 3'd7))) begin
        csrbank3_dfii_pi1_command0_we <= interface3_bank_bus_re;
    end
end
assign litedramcore_sdram_phaseinjector1_command_issue_r = interface3_bank_bus_dat_w[0];
always @(*) begin
    litedramcore_sdram_phaseinjector1_command_issue_we <= 1'd0;
    if ((csrbank3_sel & (interface3_bank_bus_adr[8:0] == 4'd8))) begin
        litedramcore_sdram_phaseinjector1_command_issue_we <= interface3_bank_bus_re;
    end
end
always @(*) begin
    litedramcore_sdram_phaseinjector1_command_issue_re <= 1'd0;
    if ((csrbank3_sel & (interface3_bank_bus_adr[8:0] == 4'd8))) begin
        litedramcore_sdram_phaseinjector1_command_issue_re <= interface3_bank_bus_we;
    end
end
assign csrbank3_dfii_pi1_address0_r = interface3_bank_bus_dat_w[12:0];
always @(*) begin
    csrbank3_dfii_pi1_address0_re <= 1'd0;
    if ((csrbank3_sel & (interface3_bank_bus_adr[8:0] == 4'd9))) begin
        csrbank3_dfii_pi1_address0_re <= interface3_bank_bus_we;
    end
end
always @(*) begin
    csrbank3_dfii_pi1_address0_we <= 1'd0;
    if ((csrbank3_sel & (interface3_bank_bus_adr[8:0] == 4'd9))) begin
        csrbank3_dfii_pi1_address0_we <= interface3_bank_bus_re;
    end
end
assign csrbank3_dfii_pi1_baddress0_r = interface3_bank_bus_dat_w[2:0];
always @(*) begin
    csrbank3_dfii_pi1_baddress0_we <= 1'd0;
    if ((csrbank3_sel & (interface3_bank_bus_adr[8:0] == 4'd10))) begin
        csrbank3_dfii_pi1_baddress0_we <= interface3_bank_bus_re;
    end
end
always @(*) begin
    csrbank3_dfii_pi1_baddress0_re <= 1'd0;
    if ((csrbank3_sel & (interface3_bank_bus_adr[8:0] == 4'd10))) begin
        csrbank3_dfii_pi1_baddress0_re <= interface3_bank_bus_we;
    end
end
assign csrbank3_dfii_pi1_wrdata0_r = interface3_bank_bus_dat_w;
always @(*) begin
    csrbank3_dfii_pi1_wrdata0_re <= 1'd0;
    if ((csrbank3_sel & (interface3_bank_bus_adr[8:0] == 4'd11))) begin
        csrbank3_dfii_pi1_wrdata0_re <= interface3_bank_bus_we;
    end
end
always @(*) begin
    csrbank3_dfii_pi1_wrdata0_we <= 1'd0;
    if ((csrbank3_sel & (interface3_bank_bus_adr[8:0] == 4'd11))) begin
        csrbank3_dfii_pi1_wrdata0_we <= interface3_bank_bus_re;
    end
end
assign csrbank3_dfii_pi1_rddata_r = interface3_bank_bus_dat_w;
always @(*) begin
    csrbank3_dfii_pi1_rddata_we <= 1'd0;
    if ((csrbank3_sel & (interface3_bank_bus_adr[8:0] == 4'd12))) begin
        csrbank3_dfii_pi1_rddata_we <= interface3_bank_bus_re;
    end
end
always @(*) begin
    csrbank3_dfii_pi1_rddata_re <= 1'd0;
    if ((csrbank3_sel & (interface3_bank_bus_adr[8:0] == 4'd12))) begin
        csrbank3_dfii_pi1_rddata_re <= interface3_bank_bus_we;
    end
end
assign litedramcore_sdram_sel = litedramcore_sdram_storage[0];
assign litedramcore_sdram_cke = litedramcore_sdram_storage[1];
assign litedramcore_sdram_odt = litedramcore_sdram_storage[2];
assign litedramcore_sdram_reset_n = litedramcore_sdram_storage[3];
assign csrbank3_dfii_control0_w = litedramcore_sdram_storage;
assign litedramcore_sdram_phaseinjector0_csrfield_cs = litedramcore_sdram_phaseinjector0_command_storage[0];
assign litedramcore_sdram_phaseinjector0_csrfield_we = litedramcore_sdram_phaseinjector0_command_storage[1];
assign litedramcore_sdram_phaseinjector0_csrfield_cas = litedramcore_sdram_phaseinjector0_command_storage[2];
assign litedramcore_sdram_phaseinjector0_csrfield_ras = litedramcore_sdram_phaseinjector0_command_storage[3];
assign litedramcore_sdram_phaseinjector0_csrfield_wren = litedramcore_sdram_phaseinjector0_command_storage[4];
assign litedramcore_sdram_phaseinjector0_csrfield_rden = litedramcore_sdram_phaseinjector0_command_storage[5];
assign litedramcore_sdram_phaseinjector0_csrfield_cs_top = litedramcore_sdram_phaseinjector0_command_storage[6];
assign litedramcore_sdram_phaseinjector0_csrfield_cs_bottom = litedramcore_sdram_phaseinjector0_command_storage[7];
assign csrbank3_dfii_pi0_command0_w = litedramcore_sdram_phaseinjector0_command_storage;
assign csrbank3_dfii_pi0_address0_w = litedramcore_sdram_phaseinjector0_address_storage;
assign csrbank3_dfii_pi0_baddress0_w = litedramcore_sdram_phaseinjector0_baddress_storage;
assign csrbank3_dfii_pi0_wrdata0_w = litedramcore_sdram_phaseinjector0_wrdata_storage;
assign csrbank3_dfii_pi0_rddata_w = litedramcore_sdram_phaseinjector0_rddata_status;
assign litedramcore_sdram_phaseinjector0_rddata_we = csrbank3_dfii_pi0_rddata_we;
assign litedramcore_sdram_phaseinjector1_csrfield_cs = litedramcore_sdram_phaseinjector1_command_storage[0];
assign litedramcore_sdram_phaseinjector1_csrfield_we = litedramcore_sdram_phaseinjector1_command_storage[1];
assign litedramcore_sdram_phaseinjector1_csrfield_cas = litedramcore_sdram_phaseinjector1_command_storage[2];
assign litedramcore_sdram_phaseinjector1_csrfield_ras = litedramcore_sdram_phaseinjector1_command_storage[3];
assign litedramcore_sdram_phaseinjector1_csrfield_wren = litedramcore_sdram_phaseinjector1_command_storage[4];
assign litedramcore_sdram_phaseinjector1_csrfield_rden = litedramcore_sdram_phaseinjector1_command_storage[5];
assign litedramcore_sdram_phaseinjector1_csrfield_cs_top = litedramcore_sdram_phaseinjector1_command_storage[6];
assign litedramcore_sdram_phaseinjector1_csrfield_cs_bottom = litedramcore_sdram_phaseinjector1_command_storage[7];
assign csrbank3_dfii_pi1_command0_w = litedramcore_sdram_phaseinjector1_command_storage;
assign csrbank3_dfii_pi1_address0_w = litedramcore_sdram_phaseinjector1_address_storage;
assign csrbank3_dfii_pi1_baddress0_w = litedramcore_sdram_phaseinjector1_baddress_storage;
assign csrbank3_dfii_pi1_wrdata0_w = litedramcore_sdram_phaseinjector1_wrdata_storage;
assign csrbank3_dfii_pi1_rddata_w = litedramcore_sdram_phaseinjector1_rddata_status;
assign litedramcore_sdram_phaseinjector1_rddata_we = csrbank3_dfii_pi1_rddata_we;
assign csrbank4_sel = (interface4_bank_bus_adr[13:9] == 3'd4);
assign csrbank4_load0_r = interface4_bank_bus_dat_w;
always @(*) begin
    csrbank4_load0_we <= 1'd0;
    if ((csrbank4_sel & (interface4_bank_bus_adr[8:0] == 1'd0))) begin
        csrbank4_load0_we <= interface4_bank_bus_re;
    end
end
always @(*) begin
    csrbank4_load0_re <= 1'd0;
    if ((csrbank4_sel & (interface4_bank_bus_adr[8:0] == 1'd0))) begin
        csrbank4_load0_re <= interface4_bank_bus_we;
    end
end
assign csrbank4_reload0_r = interface4_bank_bus_dat_w;
always @(*) begin
    csrbank4_reload0_re <= 1'd0;
    if ((csrbank4_sel & (interface4_bank_bus_adr[8:0] == 1'd1))) begin
        csrbank4_reload0_re <= interface4_bank_bus_we;
    end
end
always @(*) begin
    csrbank4_reload0_we <= 1'd0;
    if ((csrbank4_sel & (interface4_bank_bus_adr[8:0] == 1'd1))) begin
        csrbank4_reload0_we <= interface4_bank_bus_re;
    end
end
assign csrbank4_en0_r = interface4_bank_bus_dat_w[0];
always @(*) begin
    csrbank4_en0_re <= 1'd0;
    if ((csrbank4_sel & (interface4_bank_bus_adr[8:0] == 2'd2))) begin
        csrbank4_en0_re <= interface4_bank_bus_we;
    end
end
always @(*) begin
    csrbank4_en0_we <= 1'd0;
    if ((csrbank4_sel & (interface4_bank_bus_adr[8:0] == 2'd2))) begin
        csrbank4_en0_we <= interface4_bank_bus_re;
    end
end
assign csrbank4_update_value0_r = interface4_bank_bus_dat_w[0];
always @(*) begin
    csrbank4_update_value0_we <= 1'd0;
    if ((csrbank4_sel & (interface4_bank_bus_adr[8:0] == 2'd3))) begin
        csrbank4_update_value0_we <= interface4_bank_bus_re;
    end
end
always @(*) begin
    csrbank4_update_value0_re <= 1'd0;
    if ((csrbank4_sel & (interface4_bank_bus_adr[8:0] == 2'd3))) begin
        csrbank4_update_value0_re <= interface4_bank_bus_we;
    end
end
assign csrbank4_value_r = interface4_bank_bus_dat_w;
always @(*) begin
    csrbank4_value_re <= 1'd0;
    if ((csrbank4_sel & (interface4_bank_bus_adr[8:0] == 3'd4))) begin
        csrbank4_value_re <= interface4_bank_bus_we;
    end
end
always @(*) begin
    csrbank4_value_we <= 1'd0;
    if ((csrbank4_sel & (interface4_bank_bus_adr[8:0] == 3'd4))) begin
        csrbank4_value_we <= interface4_bank_bus_re;
    end
end
assign csrbank4_ev_status_r = interface4_bank_bus_dat_w[0];
always @(*) begin
    csrbank4_ev_status_re <= 1'd0;
    if ((csrbank4_sel & (interface4_bank_bus_adr[8:0] == 3'd5))) begin
        csrbank4_ev_status_re <= interface4_bank_bus_we;
    end
end
always @(*) begin
    csrbank4_ev_status_we <= 1'd0;
    if ((csrbank4_sel & (interface4_bank_bus_adr[8:0] == 3'd5))) begin
        csrbank4_ev_status_we <= interface4_bank_bus_re;
    end
end
assign csrbank4_ev_pending_r = interface4_bank_bus_dat_w[0];
always @(*) begin
    csrbank4_ev_pending_we <= 1'd0;
    if ((csrbank4_sel & (interface4_bank_bus_adr[8:0] == 3'd6))) begin
        csrbank4_ev_pending_we <= interface4_bank_bus_re;
    end
end
always @(*) begin
    csrbank4_ev_pending_re <= 1'd0;
    if ((csrbank4_sel & (interface4_bank_bus_adr[8:0] == 3'd6))) begin
        csrbank4_ev_pending_re <= interface4_bank_bus_we;
    end
end
assign csrbank4_ev_enable0_r = interface4_bank_bus_dat_w[0];
always @(*) begin
    csrbank4_ev_enable0_re <= 1'd0;
    if ((csrbank4_sel & (interface4_bank_bus_adr[8:0] == 3'd7))) begin
        csrbank4_ev_enable0_re <= interface4_bank_bus_we;
    end
end
always @(*) begin
    csrbank4_ev_enable0_we <= 1'd0;
    if ((csrbank4_sel & (interface4_bank_bus_adr[8:0] == 3'd7))) begin
        csrbank4_ev_enable0_we <= interface4_bank_bus_re;
    end
end
assign csrbank4_load0_w = litedramcore_load_storage;
assign csrbank4_reload0_w = litedramcore_reload_storage;
assign csrbank4_en0_w = litedramcore_en_storage;
assign csrbank4_update_value0_w = litedramcore_update_value_storage;
assign csrbank4_value_w = litedramcore_value_status;
assign litedramcore_value_we = csrbank4_value_we;
assign litedramcore_status_status = litedramcore_zero0;
assign csrbank4_ev_status_w = litedramcore_status_status;
assign litedramcore_status_we = csrbank4_ev_status_we;
assign litedramcore_pending_status = litedramcore_zero1;
assign csrbank4_ev_pending_w = litedramcore_pending_status;
assign litedramcore_pending_we = csrbank4_ev_pending_we;
assign litedramcore_zero2 = litedramcore_enable_storage;
assign csrbank4_ev_enable0_w = litedramcore_enable_storage;
assign csrbank5_sel = (interface5_bank_bus_adr[13:9] == 3'd5);
assign uart_rxtx_r = interface5_bank_bus_dat_w[7:0];
always @(*) begin
    uart_rxtx_re <= 1'd0;
    if ((csrbank5_sel & (interface5_bank_bus_adr[8:0] == 1'd0))) begin
        uart_rxtx_re <= interface5_bank_bus_we;
    end
end
always @(*) begin
    uart_rxtx_we <= 1'd0;
    if ((csrbank5_sel & (interface5_bank_bus_adr[8:0] == 1'd0))) begin
        uart_rxtx_we <= interface5_bank_bus_re;
    end
end
assign csrbank5_txfull_r = interface5_bank_bus_dat_w[0];
always @(*) begin
    csrbank5_txfull_we <= 1'd0;
    if ((csrbank5_sel & (interface5_bank_bus_adr[8:0] == 1'd1))) begin
        csrbank5_txfull_we <= interface5_bank_bus_re;
    end
end
always @(*) begin
    csrbank5_txfull_re <= 1'd0;
    if ((csrbank5_sel & (interface5_bank_bus_adr[8:0] == 1'd1))) begin
        csrbank5_txfull_re <= interface5_bank_bus_we;
    end
end
assign csrbank5_rxempty_r = interface5_bank_bus_dat_w[0];
always @(*) begin
    csrbank5_rxempty_we <= 1'd0;
    if ((csrbank5_sel & (interface5_bank_bus_adr[8:0] == 2'd2))) begin
        csrbank5_rxempty_we <= interface5_bank_bus_re;
    end
end
always @(*) begin
    csrbank5_rxempty_re <= 1'd0;
    if ((csrbank5_sel & (interface5_bank_bus_adr[8:0] == 2'd2))) begin
        csrbank5_rxempty_re <= interface5_bank_bus_we;
    end
end
assign csrbank5_ev_status_r = interface5_bank_bus_dat_w[1:0];
always @(*) begin
    csrbank5_ev_status_re <= 1'd0;
    if ((csrbank5_sel & (interface5_bank_bus_adr[8:0] == 2'd3))) begin
        csrbank5_ev_status_re <= interface5_bank_bus_we;
    end
end
always @(*) begin
    csrbank5_ev_status_we <= 1'd0;
    if ((csrbank5_sel & (interface5_bank_bus_adr[8:0] == 2'd3))) begin
        csrbank5_ev_status_we <= interface5_bank_bus_re;
    end
end
assign csrbank5_ev_pending_r = interface5_bank_bus_dat_w[1:0];
always @(*) begin
    csrbank5_ev_pending_re <= 1'd0;
    if ((csrbank5_sel & (interface5_bank_bus_adr[8:0] == 3'd4))) begin
        csrbank5_ev_pending_re <= interface5_bank_bus_we;
    end
end
always @(*) begin
    csrbank5_ev_pending_we <= 1'd0;
    if ((csrbank5_sel & (interface5_bank_bus_adr[8:0] == 3'd4))) begin
        csrbank5_ev_pending_we <= interface5_bank_bus_re;
    end
end
assign csrbank5_ev_enable0_r = interface5_bank_bus_dat_w[1:0];
always @(*) begin
    csrbank5_ev_enable0_we <= 1'd0;
    if ((csrbank5_sel & (interface5_bank_bus_adr[8:0] == 3'd5))) begin
        csrbank5_ev_enable0_we <= interface5_bank_bus_re;
    end
end
always @(*) begin
    csrbank5_ev_enable0_re <= 1'd0;
    if ((csrbank5_sel & (interface5_bank_bus_adr[8:0] == 3'd5))) begin
        csrbank5_ev_enable0_re <= interface5_bank_bus_we;
    end
end
assign csrbank5_txempty_r = interface5_bank_bus_dat_w[0];
always @(*) begin
    csrbank5_txempty_re <= 1'd0;
    if ((csrbank5_sel & (interface5_bank_bus_adr[8:0] == 3'd6))) begin
        csrbank5_txempty_re <= interface5_bank_bus_we;
    end
end
always @(*) begin
    csrbank5_txempty_we <= 1'd0;
    if ((csrbank5_sel & (interface5_bank_bus_adr[8:0] == 3'd6))) begin
        csrbank5_txempty_we <= interface5_bank_bus_re;
    end
end
assign csrbank5_rxfull_r = interface5_bank_bus_dat_w[0];
always @(*) begin
    csrbank5_rxfull_re <= 1'd0;
    if ((csrbank5_sel & (interface5_bank_bus_adr[8:0] == 3'd7))) begin
        csrbank5_rxfull_re <= interface5_bank_bus_we;
    end
end
always @(*) begin
    csrbank5_rxfull_we <= 1'd0;
    if ((csrbank5_sel & (interface5_bank_bus_adr[8:0] == 3'd7))) begin
        csrbank5_rxfull_we <= interface5_bank_bus_re;
    end
end
assign csrbank5_txfull_w = uart_txfull_status;
assign uart_txfull_we = csrbank5_txfull_we;
assign csrbank5_rxempty_w = uart_rxempty_status;
assign uart_rxempty_we = csrbank5_rxempty_we;
always @(*) begin
    uart_status_status <= 2'd0;
    uart_status_status[0] <= uart_tx0;
    uart_status_status[1] <= uart_rx0;
end
assign csrbank5_ev_status_w = uart_status_status;
assign uart_status_we = csrbank5_ev_status_we;
always @(*) begin
    uart_pending_status <= 2'd0;
    uart_pending_status[0] <= uart_tx1;
    uart_pending_status[1] <= uart_rx1;
end
assign csrbank5_ev_pending_w = uart_pending_status;
assign uart_pending_we = csrbank5_ev_pending_we;
assign uart_tx2 = uart_enable_storage[0];
assign uart_rx2 = uart_enable_storage[1];
assign csrbank5_ev_enable0_w = uart_enable_storage;
assign csrbank5_txempty_w = uart_txempty_status;
assign uart_txempty_we = csrbank5_txempty_we;
assign csrbank5_rxfull_w = uart_rxfull_status;
assign uart_rxfull_we = csrbank5_rxfull_we;
assign adr = interface1_adr;
assign re = interface1_re;
assign we = interface1_we;
assign dat_w = interface1_dat_w;
assign interface1_dat_r = dat_r;
assign interface0_bank_bus_adr = adr;
assign interface1_bank_bus_adr = adr;
assign interface2_bank_bus_adr = adr;
assign interface3_bank_bus_adr = adr;
assign interface4_bank_bus_adr = adr;
assign interface5_bank_bus_adr = adr;
assign interface0_bank_bus_re = re;
assign interface1_bank_bus_re = re;
assign interface2_bank_bus_re = re;
assign interface3_bank_bus_re = re;
assign interface4_bank_bus_re = re;
assign interface5_bank_bus_re = re;
assign interface0_bank_bus_we = we;
assign interface1_bank_bus_we = we;
assign interface2_bank_bus_we = we;
assign interface3_bank_bus_we = we;
assign interface4_bank_bus_we = we;
assign interface5_bank_bus_we = we;
assign interface0_bank_bus_dat_w = dat_w;
assign interface1_bank_bus_dat_w = dat_w;
assign interface2_bank_bus_dat_w = dat_w;
assign interface3_bank_bus_dat_w = dat_w;
assign interface4_bank_bus_dat_w = dat_w;
assign interface5_bank_bus_dat_w = dat_w;
assign dat_r = (((((interface0_bank_bus_dat_r | interface1_bank_bus_dat_r) | interface2_bank_bus_dat_r) | interface3_bank_bus_dat_r) | interface4_bank_bus_dat_r) | interface5_bank_bus_dat_r);
always @(*) begin
    rhs_self0 <= 30'd0;
    case (grant)
        1'd0: begin
            rhs_self0 <= litedramcore_ibus_adr;
        end
        default: begin
            rhs_self0 <= litedramcore_dbus_adr;
        end
    endcase
end
always @(*) begin
    rhs_self1 <= 32'd0;
    case (grant)
        1'd0: begin
            rhs_self1 <= litedramcore_ibus_dat_w;
        end
        default: begin
            rhs_self1 <= litedramcore_dbus_dat_w;
        end
    endcase
end
always @(*) begin
    rhs_self2 <= 4'd0;
    case (grant)
        1'd0: begin
            rhs_self2 <= litedramcore_ibus_sel;
        end
        default: begin
            rhs_self2 <= litedramcore_dbus_sel;
        end
    endcase
end
always @(*) begin
    rhs_self3 <= 1'd0;
    case (grant)
        1'd0: begin
            rhs_self3 <= litedramcore_ibus_cyc;
        end
        default: begin
            rhs_self3 <= litedramcore_dbus_cyc;
        end
    endcase
end
always @(*) begin
    rhs_self4 <= 1'd0;
    case (grant)
        1'd0: begin
            rhs_self4 <= litedramcore_ibus_stb;
        end
        default: begin
            rhs_self4 <= litedramcore_dbus_stb;
        end
    endcase
end
always @(*) begin
    rhs_self5 <= 1'd0;
    case (grant)
        1'd0: begin
            rhs_self5 <= litedramcore_ibus_we;
        end
        default: begin
            rhs_self5 <= litedramcore_dbus_we;
        end
    endcase
end
always @(*) begin
    rhs_self6 <= 3'd0;
    case (grant)
        1'd0: begin
            rhs_self6 <= litedramcore_ibus_cti;
        end
        default: begin
            rhs_self6 <= litedramcore_dbus_cti;
        end
    endcase
end
always @(*) begin
    rhs_self7 <= 2'd0;
    case (grant)
        1'd0: begin
            rhs_self7 <= litedramcore_ibus_bte;
        end
        default: begin
            rhs_self7 <= litedramcore_dbus_bte;
        end
    endcase
end
always @(*) begin
    rhs_self8 <= 1'd0;
    case (litedramcore_sdram_choose_cmd_grant)
        1'd0: begin
            rhs_self8 <= litedramcore_sdram_choose_cmd_valids[0];
        end
        1'd1: begin
            rhs_self8 <= litedramcore_sdram_choose_cmd_valids[1];
        end
        2'd2: begin
            rhs_self8 <= litedramcore_sdram_choose_cmd_valids[2];
        end
        2'd3: begin
            rhs_self8 <= litedramcore_sdram_choose_cmd_valids[3];
        end
        3'd4: begin
            rhs_self8 <= litedramcore_sdram_choose_cmd_valids[4];
        end
        3'd5: begin
            rhs_self8 <= litedramcore_sdram_choose_cmd_valids[5];
        end
        3'd6: begin
            rhs_self8 <= litedramcore_sdram_choose_cmd_valids[6];
        end
        default: begin
            rhs_self8 <= litedramcore_sdram_choose_cmd_valids[7];
        end
    endcase
end
always @(*) begin
    rhs_self9 <= 13'd0;
    case (litedramcore_sdram_choose_cmd_grant)
        1'd0: begin
            rhs_self9 <= litedramcore_sdram_bankmachine0_cmd_payload_a;
        end
        1'd1: begin
            rhs_self9 <= litedramcore_sdram_bankmachine1_cmd_payload_a;
        end
        2'd2: begin
            rhs_self9 <= litedramcore_sdram_bankmachine2_cmd_payload_a;
        end
        2'd3: begin
            rhs_self9 <= litedramcore_sdram_bankmachine3_cmd_payload_a;
        end
        3'd4: begin
            rhs_self9 <= litedramcore_sdram_bankmachine4_cmd_payload_a;
        end
        3'd5: begin
            rhs_self9 <= litedramcore_sdram_bankmachine5_cmd_payload_a;
        end
        3'd6: begin
            rhs_self9 <= litedramcore_sdram_bankmachine6_cmd_payload_a;
        end
        default: begin
            rhs_self9 <= litedramcore_sdram_bankmachine7_cmd_payload_a;
        end
    endcase
end
always @(*) begin
    rhs_self10 <= 3'd0;
    case (litedramcore_sdram_choose_cmd_grant)
        1'd0: begin
            rhs_self10 <= litedramcore_sdram_bankmachine0_cmd_payload_ba;
        end
        1'd1: begin
            rhs_self10 <= litedramcore_sdram_bankmachine1_cmd_payload_ba;
        end
        2'd2: begin
            rhs_self10 <= litedramcore_sdram_bankmachine2_cmd_payload_ba;
        end
        2'd3: begin
            rhs_self10 <= litedramcore_sdram_bankmachine3_cmd_payload_ba;
        end
        3'd4: begin
            rhs_self10 <= litedramcore_sdram_bankmachine4_cmd_payload_ba;
        end
        3'd5: begin
            rhs_self10 <= litedramcore_sdram_bankmachine5_cmd_payload_ba;
        end
        3'd6: begin
            rhs_self10 <= litedramcore_sdram_bankmachine6_cmd_payload_ba;
        end
        default: begin
            rhs_self10 <= litedramcore_sdram_bankmachine7_cmd_payload_ba;
        end
    endcase
end
always @(*) begin
    rhs_self11 <= 1'd0;
    case (litedramcore_sdram_choose_cmd_grant)
        1'd0: begin
            rhs_self11 <= litedramcore_sdram_bankmachine0_cmd_payload_is_read;
        end
        1'd1: begin
            rhs_self11 <= litedramcore_sdram_bankmachine1_cmd_payload_is_read;
        end
        2'd2: begin
            rhs_self11 <= litedramcore_sdram_bankmachine2_cmd_payload_is_read;
        end
        2'd3: begin
            rhs_self11 <= litedramcore_sdram_bankmachine3_cmd_payload_is_read;
        end
        3'd4: begin
            rhs_self11 <= litedramcore_sdram_bankmachine4_cmd_payload_is_read;
        end
        3'd5: begin
            rhs_self11 <= litedramcore_sdram_bankmachine5_cmd_payload_is_read;
        end
        3'd6: begin
            rhs_self11 <= litedramcore_sdram_bankmachine6_cmd_payload_is_read;
        end
        default: begin
            rhs_self11 <= litedramcore_sdram_bankmachine7_cmd_payload_is_read;
        end
    endcase
end
always @(*) begin
    rhs_self12 <= 1'd0;
    case (litedramcore_sdram_choose_cmd_grant)
        1'd0: begin
            rhs_self12 <= litedramcore_sdram_bankmachine0_cmd_payload_is_write;
        end
        1'd1: begin
            rhs_self12 <= litedramcore_sdram_bankmachine1_cmd_payload_is_write;
        end
        2'd2: begin
            rhs_self12 <= litedramcore_sdram_bankmachine2_cmd_payload_is_write;
        end
        2'd3: begin
            rhs_self12 <= litedramcore_sdram_bankmachine3_cmd_payload_is_write;
        end
        3'd4: begin
            rhs_self12 <= litedramcore_sdram_bankmachine4_cmd_payload_is_write;
        end
        3'd5: begin
            rhs_self12 <= litedramcore_sdram_bankmachine5_cmd_payload_is_write;
        end
        3'd6: begin
            rhs_self12 <= litedramcore_sdram_bankmachine6_cmd_payload_is_write;
        end
        default: begin
            rhs_self12 <= litedramcore_sdram_bankmachine7_cmd_payload_is_write;
        end
    endcase
end
always @(*) begin
    rhs_self13 <= 1'd0;
    case (litedramcore_sdram_choose_cmd_grant)
        1'd0: begin
            rhs_self13 <= litedramcore_sdram_bankmachine0_cmd_payload_is_cmd;
        end
        1'd1: begin
            rhs_self13 <= litedramcore_sdram_bankmachine1_cmd_payload_is_cmd;
        end
        2'd2: begin
            rhs_self13 <= litedramcore_sdram_bankmachine2_cmd_payload_is_cmd;
        end
        2'd3: begin
            rhs_self13 <= litedramcore_sdram_bankmachine3_cmd_payload_is_cmd;
        end
        3'd4: begin
            rhs_self13 <= litedramcore_sdram_bankmachine4_cmd_payload_is_cmd;
        end
        3'd5: begin
            rhs_self13 <= litedramcore_sdram_bankmachine5_cmd_payload_is_cmd;
        end
        3'd6: begin
            rhs_self13 <= litedramcore_sdram_bankmachine6_cmd_payload_is_cmd;
        end
        default: begin
            rhs_self13 <= litedramcore_sdram_bankmachine7_cmd_payload_is_cmd;
        end
    endcase
end
always @(*) begin
    t_self0 <= 1'd0;
    case (litedramcore_sdram_choose_cmd_grant)
        1'd0: begin
            t_self0 <= litedramcore_sdram_bankmachine0_cmd_payload_cas;
        end
        1'd1: begin
            t_self0 <= litedramcore_sdram_bankmachine1_cmd_payload_cas;
        end
        2'd2: begin
            t_self0 <= litedramcore_sdram_bankmachine2_cmd_payload_cas;
        end
        2'd3: begin
            t_self0 <= litedramcore_sdram_bankmachine3_cmd_payload_cas;
        end
        3'd4: begin
            t_self0 <= litedramcore_sdram_bankmachine4_cmd_payload_cas;
        end
        3'd5: begin
            t_self0 <= litedramcore_sdram_bankmachine5_cmd_payload_cas;
        end
        3'd6: begin
            t_self0 <= litedramcore_sdram_bankmachine6_cmd_payload_cas;
        end
        default: begin
            t_self0 <= litedramcore_sdram_bankmachine7_cmd_payload_cas;
        end
    endcase
end
always @(*) begin
    t_self1 <= 1'd0;
    case (litedramcore_sdram_choose_cmd_grant)
        1'd0: begin
            t_self1 <= litedramcore_sdram_bankmachine0_cmd_payload_ras;
        end
        1'd1: begin
            t_self1 <= litedramcore_sdram_bankmachine1_cmd_payload_ras;
        end
        2'd2: begin
            t_self1 <= litedramcore_sdram_bankmachine2_cmd_payload_ras;
        end
        2'd3: begin
            t_self1 <= litedramcore_sdram_bankmachine3_cmd_payload_ras;
        end
        3'd4: begin
            t_self1 <= litedramcore_sdram_bankmachine4_cmd_payload_ras;
        end
        3'd5: begin
            t_self1 <= litedramcore_sdram_bankmachine5_cmd_payload_ras;
        end
        3'd6: begin
            t_self1 <= litedramcore_sdram_bankmachine6_cmd_payload_ras;
        end
        default: begin
            t_self1 <= litedramcore_sdram_bankmachine7_cmd_payload_ras;
        end
    endcase
end
always @(*) begin
    t_self2 <= 1'd0;
    case (litedramcore_sdram_choose_cmd_grant)
        1'd0: begin
            t_self2 <= litedramcore_sdram_bankmachine0_cmd_payload_we;
        end
        1'd1: begin
            t_self2 <= litedramcore_sdram_bankmachine1_cmd_payload_we;
        end
        2'd2: begin
            t_self2 <= litedramcore_sdram_bankmachine2_cmd_payload_we;
        end
        2'd3: begin
            t_self2 <= litedramcore_sdram_bankmachine3_cmd_payload_we;
        end
        3'd4: begin
            t_self2 <= litedramcore_sdram_bankmachine4_cmd_payload_we;
        end
        3'd5: begin
            t_self2 <= litedramcore_sdram_bankmachine5_cmd_payload_we;
        end
        3'd6: begin
            t_self2 <= litedramcore_sdram_bankmachine6_cmd_payload_we;
        end
        default: begin
            t_self2 <= litedramcore_sdram_bankmachine7_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    rhs_self14 <= 1'd0;
    case (litedramcore_sdram_choose_req_grant)
        1'd0: begin
            rhs_self14 <= litedramcore_sdram_choose_req_valids[0];
        end
        1'd1: begin
            rhs_self14 <= litedramcore_sdram_choose_req_valids[1];
        end
        2'd2: begin
            rhs_self14 <= litedramcore_sdram_choose_req_valids[2];
        end
        2'd3: begin
            rhs_self14 <= litedramcore_sdram_choose_req_valids[3];
        end
        3'd4: begin
            rhs_self14 <= litedramcore_sdram_choose_req_valids[4];
        end
        3'd5: begin
            rhs_self14 <= litedramcore_sdram_choose_req_valids[5];
        end
        3'd6: begin
            rhs_self14 <= litedramcore_sdram_choose_req_valids[6];
        end
        default: begin
            rhs_self14 <= litedramcore_sdram_choose_req_valids[7];
        end
    endcase
end
always @(*) begin
    rhs_self15 <= 13'd0;
    case (litedramcore_sdram_choose_req_grant)
        1'd0: begin
            rhs_self15 <= litedramcore_sdram_bankmachine0_cmd_payload_a;
        end
        1'd1: begin
            rhs_self15 <= litedramcore_sdram_bankmachine1_cmd_payload_a;
        end
        2'd2: begin
            rhs_self15 <= litedramcore_sdram_bankmachine2_cmd_payload_a;
        end
        2'd3: begin
            rhs_self15 <= litedramcore_sdram_bankmachine3_cmd_payload_a;
        end
        3'd4: begin
            rhs_self15 <= litedramcore_sdram_bankmachine4_cmd_payload_a;
        end
        3'd5: begin
            rhs_self15 <= litedramcore_sdram_bankmachine5_cmd_payload_a;
        end
        3'd6: begin
            rhs_self15 <= litedramcore_sdram_bankmachine6_cmd_payload_a;
        end
        default: begin
            rhs_self15 <= litedramcore_sdram_bankmachine7_cmd_payload_a;
        end
    endcase
end
always @(*) begin
    rhs_self16 <= 3'd0;
    case (litedramcore_sdram_choose_req_grant)
        1'd0: begin
            rhs_self16 <= litedramcore_sdram_bankmachine0_cmd_payload_ba;
        end
        1'd1: begin
            rhs_self16 <= litedramcore_sdram_bankmachine1_cmd_payload_ba;
        end
        2'd2: begin
            rhs_self16 <= litedramcore_sdram_bankmachine2_cmd_payload_ba;
        end
        2'd3: begin
            rhs_self16 <= litedramcore_sdram_bankmachine3_cmd_payload_ba;
        end
        3'd4: begin
            rhs_self16 <= litedramcore_sdram_bankmachine4_cmd_payload_ba;
        end
        3'd5: begin
            rhs_self16 <= litedramcore_sdram_bankmachine5_cmd_payload_ba;
        end
        3'd6: begin
            rhs_self16 <= litedramcore_sdram_bankmachine6_cmd_payload_ba;
        end
        default: begin
            rhs_self16 <= litedramcore_sdram_bankmachine7_cmd_payload_ba;
        end
    endcase
end
always @(*) begin
    rhs_self17 <= 1'd0;
    case (litedramcore_sdram_choose_req_grant)
        1'd0: begin
            rhs_self17 <= litedramcore_sdram_bankmachine0_cmd_payload_is_read;
        end
        1'd1: begin
            rhs_self17 <= litedramcore_sdram_bankmachine1_cmd_payload_is_read;
        end
        2'd2: begin
            rhs_self17 <= litedramcore_sdram_bankmachine2_cmd_payload_is_read;
        end
        2'd3: begin
            rhs_self17 <= litedramcore_sdram_bankmachine3_cmd_payload_is_read;
        end
        3'd4: begin
            rhs_self17 <= litedramcore_sdram_bankmachine4_cmd_payload_is_read;
        end
        3'd5: begin
            rhs_self17 <= litedramcore_sdram_bankmachine5_cmd_payload_is_read;
        end
        3'd6: begin
            rhs_self17 <= litedramcore_sdram_bankmachine6_cmd_payload_is_read;
        end
        default: begin
            rhs_self17 <= litedramcore_sdram_bankmachine7_cmd_payload_is_read;
        end
    endcase
end
always @(*) begin
    rhs_self18 <= 1'd0;
    case (litedramcore_sdram_choose_req_grant)
        1'd0: begin
            rhs_self18 <= litedramcore_sdram_bankmachine0_cmd_payload_is_write;
        end
        1'd1: begin
            rhs_self18 <= litedramcore_sdram_bankmachine1_cmd_payload_is_write;
        end
        2'd2: begin
            rhs_self18 <= litedramcore_sdram_bankmachine2_cmd_payload_is_write;
        end
        2'd3: begin
            rhs_self18 <= litedramcore_sdram_bankmachine3_cmd_payload_is_write;
        end
        3'd4: begin
            rhs_self18 <= litedramcore_sdram_bankmachine4_cmd_payload_is_write;
        end
        3'd5: begin
            rhs_self18 <= litedramcore_sdram_bankmachine5_cmd_payload_is_write;
        end
        3'd6: begin
            rhs_self18 <= litedramcore_sdram_bankmachine6_cmd_payload_is_write;
        end
        default: begin
            rhs_self18 <= litedramcore_sdram_bankmachine7_cmd_payload_is_write;
        end
    endcase
end
always @(*) begin
    rhs_self19 <= 1'd0;
    case (litedramcore_sdram_choose_req_grant)
        1'd0: begin
            rhs_self19 <= litedramcore_sdram_bankmachine0_cmd_payload_is_cmd;
        end
        1'd1: begin
            rhs_self19 <= litedramcore_sdram_bankmachine1_cmd_payload_is_cmd;
        end
        2'd2: begin
            rhs_self19 <= litedramcore_sdram_bankmachine2_cmd_payload_is_cmd;
        end
        2'd3: begin
            rhs_self19 <= litedramcore_sdram_bankmachine3_cmd_payload_is_cmd;
        end
        3'd4: begin
            rhs_self19 <= litedramcore_sdram_bankmachine4_cmd_payload_is_cmd;
        end
        3'd5: begin
            rhs_self19 <= litedramcore_sdram_bankmachine5_cmd_payload_is_cmd;
        end
        3'd6: begin
            rhs_self19 <= litedramcore_sdram_bankmachine6_cmd_payload_is_cmd;
        end
        default: begin
            rhs_self19 <= litedramcore_sdram_bankmachine7_cmd_payload_is_cmd;
        end
    endcase
end
always @(*) begin
    t_self3 <= 1'd0;
    case (litedramcore_sdram_choose_req_grant)
        1'd0: begin
            t_self3 <= litedramcore_sdram_bankmachine0_cmd_payload_cas;
        end
        1'd1: begin
            t_self3 <= litedramcore_sdram_bankmachine1_cmd_payload_cas;
        end
        2'd2: begin
            t_self3 <= litedramcore_sdram_bankmachine2_cmd_payload_cas;
        end
        2'd3: begin
            t_self3 <= litedramcore_sdram_bankmachine3_cmd_payload_cas;
        end
        3'd4: begin
            t_self3 <= litedramcore_sdram_bankmachine4_cmd_payload_cas;
        end
        3'd5: begin
            t_self3 <= litedramcore_sdram_bankmachine5_cmd_payload_cas;
        end
        3'd6: begin
            t_self3 <= litedramcore_sdram_bankmachine6_cmd_payload_cas;
        end
        default: begin
            t_self3 <= litedramcore_sdram_bankmachine7_cmd_payload_cas;
        end
    endcase
end
always @(*) begin
    t_self4 <= 1'd0;
    case (litedramcore_sdram_choose_req_grant)
        1'd0: begin
            t_self4 <= litedramcore_sdram_bankmachine0_cmd_payload_ras;
        end
        1'd1: begin
            t_self4 <= litedramcore_sdram_bankmachine1_cmd_payload_ras;
        end
        2'd2: begin
            t_self4 <= litedramcore_sdram_bankmachine2_cmd_payload_ras;
        end
        2'd3: begin
            t_self4 <= litedramcore_sdram_bankmachine3_cmd_payload_ras;
        end
        3'd4: begin
            t_self4 <= litedramcore_sdram_bankmachine4_cmd_payload_ras;
        end
        3'd5: begin
            t_self4 <= litedramcore_sdram_bankmachine5_cmd_payload_ras;
        end
        3'd6: begin
            t_self4 <= litedramcore_sdram_bankmachine6_cmd_payload_ras;
        end
        default: begin
            t_self4 <= litedramcore_sdram_bankmachine7_cmd_payload_ras;
        end
    endcase
end
always @(*) begin
    t_self5 <= 1'd0;
    case (litedramcore_sdram_choose_req_grant)
        1'd0: begin
            t_self5 <= litedramcore_sdram_bankmachine0_cmd_payload_we;
        end
        1'd1: begin
            t_self5 <= litedramcore_sdram_bankmachine1_cmd_payload_we;
        end
        2'd2: begin
            t_self5 <= litedramcore_sdram_bankmachine2_cmd_payload_we;
        end
        2'd3: begin
            t_self5 <= litedramcore_sdram_bankmachine3_cmd_payload_we;
        end
        3'd4: begin
            t_self5 <= litedramcore_sdram_bankmachine4_cmd_payload_we;
        end
        3'd5: begin
            t_self5 <= litedramcore_sdram_bankmachine5_cmd_payload_we;
        end
        3'd6: begin
            t_self5 <= litedramcore_sdram_bankmachine6_cmd_payload_we;
        end
        default: begin
            t_self5 <= litedramcore_sdram_bankmachine7_cmd_payload_we;
        end
    endcase
end
always @(*) begin
    rhs_self20 <= 21'd0;
    case (roundrobin0_grant)
        1'd0: begin
            rhs_self20 <= {litedramcore_port_cmd_payload_addr[23:11], litedramcore_port_cmd_payload_addr[7:0]};
        end
        default: begin
            rhs_self20 <= {cmd_payload_addr[23:11], cmd_payload_addr[7:0]};
        end
    endcase
end
always @(*) begin
    rhs_self21 <= 1'd0;
    case (roundrobin0_grant)
        1'd0: begin
            rhs_self21 <= litedramcore_port_cmd_payload_we;
        end
        default: begin
            rhs_self21 <= cmd_payload_we;
        end
    endcase
end
always @(*) begin
    rhs_self22 <= 1'd0;
    case (roundrobin0_grant)
        1'd0: begin
            rhs_self22 <= (((litedramcore_port_cmd_payload_addr[10:8] == 1'd0) & (~(((((((locked0 | (litedramcore_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (litedramcore_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (litedramcore_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))) | (litedramcore_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd0))) | (litedramcore_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd0))) | (litedramcore_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd0))) | (litedramcore_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd0))))) & litedramcore_port_cmd_valid);
        end
        default: begin
            rhs_self22 <= (((cmd_payload_addr[10:8] == 1'd0) & (~(((((((locked1 | (litedramcore_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd1))) | (litedramcore_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd1))) | (litedramcore_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd1))) | (litedramcore_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd1))) | (litedramcore_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd1))) | (litedramcore_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd1))) | (litedramcore_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd1))))) & cmd_valid);
        end
    endcase
end
always @(*) begin
    rhs_self23 <= 21'd0;
    case (roundrobin1_grant)
        1'd0: begin
            rhs_self23 <= {litedramcore_port_cmd_payload_addr[23:11], litedramcore_port_cmd_payload_addr[7:0]};
        end
        default: begin
            rhs_self23 <= {cmd_payload_addr[23:11], cmd_payload_addr[7:0]};
        end
    endcase
end
always @(*) begin
    rhs_self24 <= 1'd0;
    case (roundrobin1_grant)
        1'd0: begin
            rhs_self24 <= litedramcore_port_cmd_payload_we;
        end
        default: begin
            rhs_self24 <= cmd_payload_we;
        end
    endcase
end
always @(*) begin
    rhs_self25 <= 1'd0;
    case (roundrobin1_grant)
        1'd0: begin
            rhs_self25 <= (((litedramcore_port_cmd_payload_addr[10:8] == 1'd1) & (~(((((((locked2 | (litedramcore_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (litedramcore_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (litedramcore_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))) | (litedramcore_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd0))) | (litedramcore_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd0))) | (litedramcore_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd0))) | (litedramcore_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd0))))) & litedramcore_port_cmd_valid);
        end
        default: begin
            rhs_self25 <= (((cmd_payload_addr[10:8] == 1'd1) & (~(((((((locked3 | (litedramcore_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd1))) | (litedramcore_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd1))) | (litedramcore_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd1))) | (litedramcore_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd1))) | (litedramcore_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd1))) | (litedramcore_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd1))) | (litedramcore_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd1))))) & cmd_valid);
        end
    endcase
end
always @(*) begin
    rhs_self26 <= 21'd0;
    case (roundrobin2_grant)
        1'd0: begin
            rhs_self26 <= {litedramcore_port_cmd_payload_addr[23:11], litedramcore_port_cmd_payload_addr[7:0]};
        end
        default: begin
            rhs_self26 <= {cmd_payload_addr[23:11], cmd_payload_addr[7:0]};
        end
    endcase
end
always @(*) begin
    rhs_self27 <= 1'd0;
    case (roundrobin2_grant)
        1'd0: begin
            rhs_self27 <= litedramcore_port_cmd_payload_we;
        end
        default: begin
            rhs_self27 <= cmd_payload_we;
        end
    endcase
end
always @(*) begin
    rhs_self28 <= 1'd0;
    case (roundrobin2_grant)
        1'd0: begin
            rhs_self28 <= (((litedramcore_port_cmd_payload_addr[10:8] == 2'd2) & (~(((((((locked4 | (litedramcore_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (litedramcore_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (litedramcore_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))) | (litedramcore_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd0))) | (litedramcore_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd0))) | (litedramcore_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd0))) | (litedramcore_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd0))))) & litedramcore_port_cmd_valid);
        end
        default: begin
            rhs_self28 <= (((cmd_payload_addr[10:8] == 2'd2) & (~(((((((locked5 | (litedramcore_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd1))) | (litedramcore_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd1))) | (litedramcore_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd1))) | (litedramcore_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd1))) | (litedramcore_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd1))) | (litedramcore_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd1))) | (litedramcore_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd1))))) & cmd_valid);
        end
    endcase
end
always @(*) begin
    rhs_self29 <= 21'd0;
    case (roundrobin3_grant)
        1'd0: begin
            rhs_self29 <= {litedramcore_port_cmd_payload_addr[23:11], litedramcore_port_cmd_payload_addr[7:0]};
        end
        default: begin
            rhs_self29 <= {cmd_payload_addr[23:11], cmd_payload_addr[7:0]};
        end
    endcase
end
always @(*) begin
    rhs_self30 <= 1'd0;
    case (roundrobin3_grant)
        1'd0: begin
            rhs_self30 <= litedramcore_port_cmd_payload_we;
        end
        default: begin
            rhs_self30 <= cmd_payload_we;
        end
    endcase
end
always @(*) begin
    rhs_self31 <= 1'd0;
    case (roundrobin3_grant)
        1'd0: begin
            rhs_self31 <= (((litedramcore_port_cmd_payload_addr[10:8] == 2'd3) & (~(((((((locked6 | (litedramcore_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (litedramcore_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (litedramcore_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (litedramcore_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd0))) | (litedramcore_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd0))) | (litedramcore_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd0))) | (litedramcore_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd0))))) & litedramcore_port_cmd_valid);
        end
        default: begin
            rhs_self31 <= (((cmd_payload_addr[10:8] == 2'd3) & (~(((((((locked7 | (litedramcore_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd1))) | (litedramcore_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd1))) | (litedramcore_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd1))) | (litedramcore_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd1))) | (litedramcore_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd1))) | (litedramcore_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd1))) | (litedramcore_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd1))))) & cmd_valid);
        end
    endcase
end
always @(*) begin
    rhs_self32 <= 21'd0;
    case (roundrobin4_grant)
        1'd0: begin
            rhs_self32 <= {litedramcore_port_cmd_payload_addr[23:11], litedramcore_port_cmd_payload_addr[7:0]};
        end
        default: begin
            rhs_self32 <= {cmd_payload_addr[23:11], cmd_payload_addr[7:0]};
        end
    endcase
end
always @(*) begin
    rhs_self33 <= 1'd0;
    case (roundrobin4_grant)
        1'd0: begin
            rhs_self33 <= litedramcore_port_cmd_payload_we;
        end
        default: begin
            rhs_self33 <= cmd_payload_we;
        end
    endcase
end
always @(*) begin
    rhs_self34 <= 1'd0;
    case (roundrobin4_grant)
        1'd0: begin
            rhs_self34 <= (((litedramcore_port_cmd_payload_addr[10:8] == 3'd4) & (~(((((((locked8 | (litedramcore_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (litedramcore_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (litedramcore_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (litedramcore_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))) | (litedramcore_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd0))) | (litedramcore_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd0))) | (litedramcore_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd0))))) & litedramcore_port_cmd_valid);
        end
        default: begin
            rhs_self34 <= (((cmd_payload_addr[10:8] == 3'd4) & (~(((((((locked9 | (litedramcore_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd1))) | (litedramcore_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd1))) | (litedramcore_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd1))) | (litedramcore_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd1))) | (litedramcore_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd1))) | (litedramcore_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd1))) | (litedramcore_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd1))))) & cmd_valid);
        end
    endcase
end
always @(*) begin
    rhs_self35 <= 21'd0;
    case (roundrobin5_grant)
        1'd0: begin
            rhs_self35 <= {litedramcore_port_cmd_payload_addr[23:11], litedramcore_port_cmd_payload_addr[7:0]};
        end
        default: begin
            rhs_self35 <= {cmd_payload_addr[23:11], cmd_payload_addr[7:0]};
        end
    endcase
end
always @(*) begin
    rhs_self36 <= 1'd0;
    case (roundrobin5_grant)
        1'd0: begin
            rhs_self36 <= litedramcore_port_cmd_payload_we;
        end
        default: begin
            rhs_self36 <= cmd_payload_we;
        end
    endcase
end
always @(*) begin
    rhs_self37 <= 1'd0;
    case (roundrobin5_grant)
        1'd0: begin
            rhs_self37 <= (((litedramcore_port_cmd_payload_addr[10:8] == 3'd5) & (~(((((((locked10 | (litedramcore_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (litedramcore_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (litedramcore_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (litedramcore_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))) | (litedramcore_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd0))) | (litedramcore_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd0))) | (litedramcore_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd0))))) & litedramcore_port_cmd_valid);
        end
        default: begin
            rhs_self37 <= (((cmd_payload_addr[10:8] == 3'd5) & (~(((((((locked11 | (litedramcore_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd1))) | (litedramcore_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd1))) | (litedramcore_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd1))) | (litedramcore_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd1))) | (litedramcore_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd1))) | (litedramcore_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd1))) | (litedramcore_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd1))))) & cmd_valid);
        end
    endcase
end
always @(*) begin
    rhs_self38 <= 21'd0;
    case (roundrobin6_grant)
        1'd0: begin
            rhs_self38 <= {litedramcore_port_cmd_payload_addr[23:11], litedramcore_port_cmd_payload_addr[7:0]};
        end
        default: begin
            rhs_self38 <= {cmd_payload_addr[23:11], cmd_payload_addr[7:0]};
        end
    endcase
end
always @(*) begin
    rhs_self39 <= 1'd0;
    case (roundrobin6_grant)
        1'd0: begin
            rhs_self39 <= litedramcore_port_cmd_payload_we;
        end
        default: begin
            rhs_self39 <= cmd_payload_we;
        end
    endcase
end
always @(*) begin
    rhs_self40 <= 1'd0;
    case (roundrobin6_grant)
        1'd0: begin
            rhs_self40 <= (((litedramcore_port_cmd_payload_addr[10:8] == 3'd6) & (~(((((((locked12 | (litedramcore_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (litedramcore_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (litedramcore_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (litedramcore_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))) | (litedramcore_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd0))) | (litedramcore_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd0))) | (litedramcore_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd0))))) & litedramcore_port_cmd_valid);
        end
        default: begin
            rhs_self40 <= (((cmd_payload_addr[10:8] == 3'd6) & (~(((((((locked13 | (litedramcore_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd1))) | (litedramcore_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd1))) | (litedramcore_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd1))) | (litedramcore_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd1))) | (litedramcore_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd1))) | (litedramcore_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd1))) | (litedramcore_sdram_interface_bank7_lock & (roundrobin7_grant == 1'd1))))) & cmd_valid);
        end
    endcase
end
always @(*) begin
    rhs_self41 <= 21'd0;
    case (roundrobin7_grant)
        1'd0: begin
            rhs_self41 <= {litedramcore_port_cmd_payload_addr[23:11], litedramcore_port_cmd_payload_addr[7:0]};
        end
        default: begin
            rhs_self41 <= {cmd_payload_addr[23:11], cmd_payload_addr[7:0]};
        end
    endcase
end
always @(*) begin
    rhs_self42 <= 1'd0;
    case (roundrobin7_grant)
        1'd0: begin
            rhs_self42 <= litedramcore_port_cmd_payload_we;
        end
        default: begin
            rhs_self42 <= cmd_payload_we;
        end
    endcase
end
always @(*) begin
    rhs_self43 <= 1'd0;
    case (roundrobin7_grant)
        1'd0: begin
            rhs_self43 <= (((litedramcore_port_cmd_payload_addr[10:8] == 3'd7) & (~(((((((locked14 | (litedramcore_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd0))) | (litedramcore_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd0))) | (litedramcore_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd0))) | (litedramcore_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd0))) | (litedramcore_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd0))) | (litedramcore_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd0))) | (litedramcore_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd0))))) & litedramcore_port_cmd_valid);
        end
        default: begin
            rhs_self43 <= (((cmd_payload_addr[10:8] == 3'd7) & (~(((((((locked15 | (litedramcore_sdram_interface_bank0_lock & (roundrobin0_grant == 1'd1))) | (litedramcore_sdram_interface_bank1_lock & (roundrobin1_grant == 1'd1))) | (litedramcore_sdram_interface_bank2_lock & (roundrobin2_grant == 1'd1))) | (litedramcore_sdram_interface_bank3_lock & (roundrobin3_grant == 1'd1))) | (litedramcore_sdram_interface_bank4_lock & (roundrobin4_grant == 1'd1))) | (litedramcore_sdram_interface_bank5_lock & (roundrobin5_grant == 1'd1))) | (litedramcore_sdram_interface_bank6_lock & (roundrobin6_grant == 1'd1))))) & cmd_valid);
        end
    endcase
end
always @(*) begin
    self0 <= 3'd0;
    case (litedramcore_sdram_steerer0)
        1'd0: begin
            self0 <= litedramcore_sdram_nop_ba;
        end
        1'd1: begin
            self0 <= litedramcore_sdram_choose_cmd_cmd_payload_ba;
        end
        2'd2: begin
            self0 <= litedramcore_sdram_choose_req_cmd_payload_ba;
        end
        default: begin
            self0 <= litedramcore_sdram_cmd_payload_ba;
        end
    endcase
end
always @(*) begin
    self1 <= 13'd0;
    case (litedramcore_sdram_steerer0)
        1'd0: begin
            self1 <= litedramcore_sdram_nop_a;
        end
        1'd1: begin
            self1 <= litedramcore_sdram_choose_cmd_cmd_payload_a;
        end
        2'd2: begin
            self1 <= litedramcore_sdram_choose_req_cmd_payload_a;
        end
        default: begin
            self1 <= litedramcore_sdram_cmd_payload_a;
        end
    endcase
end
always @(*) begin
    self2 <= 1'd0;
    case (litedramcore_sdram_steerer0)
        1'd0: begin
            self2 <= 1'd0;
        end
        1'd1: begin
            self2 <= ((litedramcore_sdram_choose_cmd_cmd_valid & litedramcore_sdram_choose_cmd_cmd_ready) & litedramcore_sdram_choose_cmd_cmd_payload_cas);
        end
        2'd2: begin
            self2 <= ((litedramcore_sdram_choose_req_cmd_valid & litedramcore_sdram_choose_req_cmd_ready) & litedramcore_sdram_choose_req_cmd_payload_cas);
        end
        default: begin
            self2 <= ((litedramcore_sdram_cmd_valid & litedramcore_sdram_cmd_ready) & litedramcore_sdram_cmd_payload_cas);
        end
    endcase
end
always @(*) begin
    self3 <= 1'd0;
    case (litedramcore_sdram_steerer0)
        1'd0: begin
            self3 <= 1'd0;
        end
        1'd1: begin
            self3 <= ((litedramcore_sdram_choose_cmd_cmd_valid & litedramcore_sdram_choose_cmd_cmd_ready) & litedramcore_sdram_choose_cmd_cmd_payload_ras);
        end
        2'd2: begin
            self3 <= ((litedramcore_sdram_choose_req_cmd_valid & litedramcore_sdram_choose_req_cmd_ready) & litedramcore_sdram_choose_req_cmd_payload_ras);
        end
        default: begin
            self3 <= ((litedramcore_sdram_cmd_valid & litedramcore_sdram_cmd_ready) & litedramcore_sdram_cmd_payload_ras);
        end
    endcase
end
always @(*) begin
    self4 <= 1'd0;
    case (litedramcore_sdram_steerer0)
        1'd0: begin
            self4 <= 1'd0;
        end
        1'd1: begin
            self4 <= ((litedramcore_sdram_choose_cmd_cmd_valid & litedramcore_sdram_choose_cmd_cmd_ready) & litedramcore_sdram_choose_cmd_cmd_payload_we);
        end
        2'd2: begin
            self4 <= ((litedramcore_sdram_choose_req_cmd_valid & litedramcore_sdram_choose_req_cmd_ready) & litedramcore_sdram_choose_req_cmd_payload_we);
        end
        default: begin
            self4 <= ((litedramcore_sdram_cmd_valid & litedramcore_sdram_cmd_ready) & litedramcore_sdram_cmd_payload_we);
        end
    endcase
end
always @(*) begin
    self5 <= 1'd0;
    case (litedramcore_sdram_steerer0)
        1'd0: begin
            self5 <= 1'd0;
        end
        1'd1: begin
            self5 <= ((litedramcore_sdram_choose_cmd_cmd_valid & litedramcore_sdram_choose_cmd_cmd_ready) & litedramcore_sdram_choose_cmd_cmd_payload_is_read);
        end
        2'd2: begin
            self5 <= ((litedramcore_sdram_choose_req_cmd_valid & litedramcore_sdram_choose_req_cmd_ready) & litedramcore_sdram_choose_req_cmd_payload_is_read);
        end
        default: begin
            self5 <= ((litedramcore_sdram_cmd_valid & litedramcore_sdram_cmd_ready) & litedramcore_sdram_cmd_payload_is_read);
        end
    endcase
end
always @(*) begin
    self6 <= 1'd0;
    case (litedramcore_sdram_steerer0)
        1'd0: begin
            self6 <= 1'd0;
        end
        1'd1: begin
            self6 <= ((litedramcore_sdram_choose_cmd_cmd_valid & litedramcore_sdram_choose_cmd_cmd_ready) & litedramcore_sdram_choose_cmd_cmd_payload_is_write);
        end
        2'd2: begin
            self6 <= ((litedramcore_sdram_choose_req_cmd_valid & litedramcore_sdram_choose_req_cmd_ready) & litedramcore_sdram_choose_req_cmd_payload_is_write);
        end
        default: begin
            self6 <= ((litedramcore_sdram_cmd_valid & litedramcore_sdram_cmd_ready) & litedramcore_sdram_cmd_payload_is_write);
        end
    endcase
end
always @(*) begin
    self7 <= 3'd0;
    case (litedramcore_sdram_steerer1)
        1'd0: begin
            self7 <= litedramcore_sdram_nop_ba;
        end
        1'd1: begin
            self7 <= litedramcore_sdram_choose_cmd_cmd_payload_ba;
        end
        2'd2: begin
            self7 <= litedramcore_sdram_choose_req_cmd_payload_ba;
        end
        default: begin
            self7 <= litedramcore_sdram_cmd_payload_ba;
        end
    endcase
end
always @(*) begin
    self8 <= 13'd0;
    case (litedramcore_sdram_steerer1)
        1'd0: begin
            self8 <= litedramcore_sdram_nop_a;
        end
        1'd1: begin
            self8 <= litedramcore_sdram_choose_cmd_cmd_payload_a;
        end
        2'd2: begin
            self8 <= litedramcore_sdram_choose_req_cmd_payload_a;
        end
        default: begin
            self8 <= litedramcore_sdram_cmd_payload_a;
        end
    endcase
end
always @(*) begin
    self9 <= 1'd0;
    case (litedramcore_sdram_steerer1)
        1'd0: begin
            self9 <= 1'd0;
        end
        1'd1: begin
            self9 <= ((litedramcore_sdram_choose_cmd_cmd_valid & litedramcore_sdram_choose_cmd_cmd_ready) & litedramcore_sdram_choose_cmd_cmd_payload_cas);
        end
        2'd2: begin
            self9 <= ((litedramcore_sdram_choose_req_cmd_valid & litedramcore_sdram_choose_req_cmd_ready) & litedramcore_sdram_choose_req_cmd_payload_cas);
        end
        default: begin
            self9 <= ((litedramcore_sdram_cmd_valid & litedramcore_sdram_cmd_ready) & litedramcore_sdram_cmd_payload_cas);
        end
    endcase
end
always @(*) begin
    self10 <= 1'd0;
    case (litedramcore_sdram_steerer1)
        1'd0: begin
            self10 <= 1'd0;
        end
        1'd1: begin
            self10 <= ((litedramcore_sdram_choose_cmd_cmd_valid & litedramcore_sdram_choose_cmd_cmd_ready) & litedramcore_sdram_choose_cmd_cmd_payload_ras);
        end
        2'd2: begin
            self10 <= ((litedramcore_sdram_choose_req_cmd_valid & litedramcore_sdram_choose_req_cmd_ready) & litedramcore_sdram_choose_req_cmd_payload_ras);
        end
        default: begin
            self10 <= ((litedramcore_sdram_cmd_valid & litedramcore_sdram_cmd_ready) & litedramcore_sdram_cmd_payload_ras);
        end
    endcase
end
always @(*) begin
    self11 <= 1'd0;
    case (litedramcore_sdram_steerer1)
        1'd0: begin
            self11 <= 1'd0;
        end
        1'd1: begin
            self11 <= ((litedramcore_sdram_choose_cmd_cmd_valid & litedramcore_sdram_choose_cmd_cmd_ready) & litedramcore_sdram_choose_cmd_cmd_payload_we);
        end
        2'd2: begin
            self11 <= ((litedramcore_sdram_choose_req_cmd_valid & litedramcore_sdram_choose_req_cmd_ready) & litedramcore_sdram_choose_req_cmd_payload_we);
        end
        default: begin
            self11 <= ((litedramcore_sdram_cmd_valid & litedramcore_sdram_cmd_ready) & litedramcore_sdram_cmd_payload_we);
        end
    endcase
end
always @(*) begin
    self12 <= 1'd0;
    case (litedramcore_sdram_steerer1)
        1'd0: begin
            self12 <= 1'd0;
        end
        1'd1: begin
            self12 <= ((litedramcore_sdram_choose_cmd_cmd_valid & litedramcore_sdram_choose_cmd_cmd_ready) & litedramcore_sdram_choose_cmd_cmd_payload_is_read);
        end
        2'd2: begin
            self12 <= ((litedramcore_sdram_choose_req_cmd_valid & litedramcore_sdram_choose_req_cmd_ready) & litedramcore_sdram_choose_req_cmd_payload_is_read);
        end
        default: begin
            self12 <= ((litedramcore_sdram_cmd_valid & litedramcore_sdram_cmd_ready) & litedramcore_sdram_cmd_payload_is_read);
        end
    endcase
end
always @(*) begin
    self13 <= 1'd0;
    case (litedramcore_sdram_steerer1)
        1'd0: begin
            self13 <= 1'd0;
        end
        1'd1: begin
            self13 <= ((litedramcore_sdram_choose_cmd_cmd_valid & litedramcore_sdram_choose_cmd_cmd_ready) & litedramcore_sdram_choose_cmd_cmd_payload_is_write);
        end
        2'd2: begin
            self13 <= ((litedramcore_sdram_choose_req_cmd_valid & litedramcore_sdram_choose_req_cmd_ready) & litedramcore_sdram_choose_req_cmd_payload_is_write);
        end
        default: begin
            self13 <= ((litedramcore_sdram_cmd_valid & litedramcore_sdram_cmd_ready) & litedramcore_sdram_cmd_payload_is_write);
        end
    endcase
end
assign rx_rx = xilinxmultiregimpl1;
assign xilinxasyncresetsynchronizerimpl0 = (~crg_locked);
assign xilinxasyncresetsynchronizerimpl1 = (~crg_locked);
assign xilinxasyncresetsynchronizerimpl2 = (~crg_locked);
assign xilinxasyncresetsynchronizerimpl3 = (~crg_locked);


//------------------------------------------------------------------------------
// Synchronous Logic
//------------------------------------------------------------------------------

always @(posedge iodelay_clk) begin
    if ((crg_reset_counter != 1'd0)) begin
        crg_reset_counter <= (crg_reset_counter - 1'd1);
    end else begin
        crg_ic_reset <= 1'd0;
    end
    if (iodelay_rst) begin
        crg_reset_counter <= 4'd15;
        crg_ic_reset <= 1'd1;
    end
end

always @(posedge sys_clk) begin
    user_enable <= (init_done_storage & (~init_error_storage));
    case (grant)
        1'd0: begin
            if ((~request[0])) begin
                if (request[1]) begin
                    grant <= 1'd1;
                end
            end
        end
        1'd1: begin
            if ((~request[1])) begin
                if (request[0]) begin
                    grant <= 1'd0;
                end
            end
        end
    endcase
    slave_sel_r <= slave_sel;
    if (wait_1) begin
        if ((~done)) begin
            count <= (count - 1'd1);
        end
    end else begin
        count <= 20'd1000000;
    end
    if ((litedramcore_bus_errors != 32'd4294967295)) begin
        if (litedramcore_bus_error) begin
            litedramcore_bus_errors <= (litedramcore_bus_errors + 1'd1);
        end
    end
    litedramcore_litedramcore_ram_bus_ack <= 1'd0;
    if (((litedramcore_litedramcore_ram_bus_cyc & litedramcore_litedramcore_ram_bus_stb) & ((~litedramcore_litedramcore_ram_bus_ack) | litedramcore_litedramcore_adr_burst))) begin
        litedramcore_litedramcore_ram_bus_ack <= 1'd1;
    end
    litedramcore_ram_bus_ram_bus_ack <= 1'd0;
    if (((litedramcore_ram_bus_ram_bus_cyc & litedramcore_ram_bus_ram_bus_stb) & ((~litedramcore_ram_bus_ram_bus_ack) | litedramcore_ram_adr_burst))) begin
        litedramcore_ram_bus_ram_bus_ack <= 1'd1;
    end
    if (litedramcore_en_storage) begin
        if ((litedramcore_value == 1'd0)) begin
            litedramcore_value <= litedramcore_reload_storage;
        end else begin
            litedramcore_value <= (litedramcore_value - 1'd1);
        end
    end else begin
        litedramcore_value <= litedramcore_load_storage;
    end
    if (litedramcore_update_value_re) begin
        litedramcore_value_status <= litedramcore_value;
    end
    if (litedramcore_zero_clear) begin
        litedramcore_zero_pending <= 1'd0;
    end
    litedramcore_zero_trigger_d <= litedramcore_zero_trigger;
    if ((litedramcore_zero_trigger & (~litedramcore_zero_trigger_d))) begin
        litedramcore_zero_pending <= 1'd1;
    end
    {tx_tick, tx_phase} <= 23'd4947802;
    if (tx_enable) begin
        {tx_tick, tx_phase} <= (tx_phase + 23'd4947802);
    end
    rs232phytx_state <= rs232phytx_next_state;
    if (tx_count_rs232phytx_next_value_ce0) begin
        tx_count <= tx_count_rs232phytx_next_value0;
    end
    if (obj_uart_tx_rs232phytx_next_value_ce1) begin
        uart_tx <= obj_uart_tx_rs232phytx_next_value1;
    end
    if (tx_data_rs232phytx_next_value_ce2) begin
        tx_data <= tx_data_rs232phytx_next_value2;
    end
    rx_rx_d <= rx_rx;
    {rx_tick, rx_phase} <= 32'd2147483648;
    if (rx_enable) begin
        {rx_tick, rx_phase} <= (rx_phase + 23'd4947802);
    end
    rs232phyrx_state <= rs232phyrx_next_state;
    if (rx_count_rs232phyrx_next_value_ce0) begin
        rx_count <= rx_count_rs232phyrx_next_value0;
    end
    if (rx_data_rs232phyrx_next_value_ce1) begin
        rx_data <= rx_data_rs232phyrx_next_value1;
    end
    if (uart_tx_clear) begin
        uart_tx_pending <= 1'd0;
    end
    uart_tx_trigger_d <= uart_tx_trigger;
    if ((uart_tx_trigger & (~uart_tx_trigger_d))) begin
        uart_tx_pending <= 1'd1;
    end
    if (uart_rx_clear) begin
        uart_rx_pending <= 1'd0;
    end
    uart_rx_trigger_d <= uart_rx_trigger;
    if ((uart_rx_trigger & (~uart_rx_trigger_d))) begin
        uart_rx_pending <= 1'd1;
    end
    if (uart_tx_fifo_syncfifo_re) begin
        uart_tx_fifo_readable <= 1'd1;
    end else begin
        if (uart_tx_fifo_re) begin
            uart_tx_fifo_readable <= 1'd0;
        end
    end
    if (((uart_tx_fifo_syncfifo_we & uart_tx_fifo_syncfifo_writable) & (~uart_tx_fifo_replace))) begin
        uart_tx_fifo_produce <= (uart_tx_fifo_produce + 1'd1);
    end
    if (uart_tx_fifo_do_read) begin
        uart_tx_fifo_consume <= (uart_tx_fifo_consume + 1'd1);
    end
    if (((uart_tx_fifo_syncfifo_we & uart_tx_fifo_syncfifo_writable) & (~uart_tx_fifo_replace))) begin
        if ((~uart_tx_fifo_do_read)) begin
            uart_tx_fifo_level0 <= (uart_tx_fifo_level0 + 1'd1);
        end
    end else begin
        if (uart_tx_fifo_do_read) begin
            uart_tx_fifo_level0 <= (uart_tx_fifo_level0 - 1'd1);
        end
    end
    if (uart_rx_fifo_syncfifo_re) begin
        uart_rx_fifo_readable <= 1'd1;
    end else begin
        if (uart_rx_fifo_re) begin
            uart_rx_fifo_readable <= 1'd0;
        end
    end
    if (((uart_rx_fifo_syncfifo_we & uart_rx_fifo_syncfifo_writable) & (~uart_rx_fifo_replace))) begin
        uart_rx_fifo_produce <= (uart_rx_fifo_produce + 1'd1);
    end
    if (uart_rx_fifo_do_read) begin
        uart_rx_fifo_consume <= (uart_rx_fifo_consume + 1'd1);
    end
    if (((uart_rx_fifo_syncfifo_we & uart_rx_fifo_syncfifo_writable) & (~uart_rx_fifo_replace))) begin
        if ((~uart_rx_fifo_do_read)) begin
            uart_rx_fifo_level0 <= (uart_rx_fifo_level0 + 1'd1);
        end
    end else begin
        if (uart_rx_fifo_do_read) begin
            uart_rx_fifo_level0 <= (uart_rx_fifo_level0 - 1'd1);
        end
    end
    a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline <= a7ddrphy_dqs_oe_delay_tappeddelayline;
    a7ddrphy_dqspattern_o1 <= a7ddrphy_dqspattern_o0;
    if ((a7ddrphy_dly_sel_storage[0] & a7ddrphy_wdly_dq_bitslip_re)) begin
        a7ddrphy_bitslip0_value0 <= (a7ddrphy_bitslip0_value0 + 1'd1);
    end
    if (((a7ddrphy_dly_sel_storage[0] & a7ddrphy_wdly_dq_bitslip_rst_re) | a7ddrphy_rst_storage)) begin
        a7ddrphy_bitslip0_value0 <= 3'd7;
    end
    a7ddrphy_bitslip0_r0 <= {a7ddrphy_dqspattern_o1, a7ddrphy_bitslip0_r0[15:8]};
    if ((a7ddrphy_dly_sel_storage[1] & a7ddrphy_wdly_dq_bitslip_re)) begin
        a7ddrphy_bitslip1_value0 <= (a7ddrphy_bitslip1_value0 + 1'd1);
    end
    if (((a7ddrphy_dly_sel_storage[1] & a7ddrphy_wdly_dq_bitslip_rst_re) | a7ddrphy_rst_storage)) begin
        a7ddrphy_bitslip1_value0 <= 3'd7;
    end
    a7ddrphy_bitslip1_r0 <= {a7ddrphy_dqspattern_o1, a7ddrphy_bitslip1_r0[15:8]};
    if ((a7ddrphy_dly_sel_storage[0] & a7ddrphy_wdly_dq_bitslip_re)) begin
        a7ddrphy_bitslip0_value1 <= (a7ddrphy_bitslip0_value1 + 1'd1);
    end
    if (((a7ddrphy_dly_sel_storage[0] & a7ddrphy_wdly_dq_bitslip_rst_re) | a7ddrphy_rst_storage)) begin
        a7ddrphy_bitslip0_value1 <= 3'd7;
    end
    a7ddrphy_bitslip0_r1 <= {{a7ddrphy_dfi_p3_wrdata_mask[2], a7ddrphy_dfi_p3_wrdata_mask[0], a7ddrphy_dfi_p2_wrdata_mask[2], a7ddrphy_dfi_p2_wrdata_mask[0], a7ddrphy_dfi_p1_wrdata_mask[2], a7ddrphy_dfi_p1_wrdata_mask[0], a7ddrphy_dfi_p0_wrdata_mask[2], a7ddrphy_dfi_p0_wrdata_mask[0]}, a7ddrphy_bitslip0_r1[15:8]};
    if ((a7ddrphy_dly_sel_storage[1] & a7ddrphy_wdly_dq_bitslip_re)) begin
        a7ddrphy_bitslip1_value1 <= (a7ddrphy_bitslip1_value1 + 1'd1);
    end
    if (((a7ddrphy_dly_sel_storage[1] & a7ddrphy_wdly_dq_bitslip_rst_re) | a7ddrphy_rst_storage)) begin
        a7ddrphy_bitslip1_value1 <= 3'd7;
    end
    a7ddrphy_bitslip1_r1 <= {{a7ddrphy_dfi_p3_wrdata_mask[3], a7ddrphy_dfi_p3_wrdata_mask[1], a7ddrphy_dfi_p2_wrdata_mask[3], a7ddrphy_dfi_p2_wrdata_mask[1], a7ddrphy_dfi_p1_wrdata_mask[3], a7ddrphy_dfi_p1_wrdata_mask[1], a7ddrphy_dfi_p0_wrdata_mask[3], a7ddrphy_dfi_p0_wrdata_mask[1]}, a7ddrphy_bitslip1_r1[15:8]};
    a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline <= a7ddrphy_dq_oe_delay_tappeddelayline;
    if ((a7ddrphy_dly_sel_storage[0] & a7ddrphy_wdly_dq_bitslip_re)) begin
        a7ddrphy_bitslip0_value2 <= (a7ddrphy_bitslip0_value2 + 1'd1);
    end
    if (((a7ddrphy_dly_sel_storage[0] & a7ddrphy_wdly_dq_bitslip_rst_re) | a7ddrphy_rst_storage)) begin
        a7ddrphy_bitslip0_value2 <= 3'd7;
    end
    a7ddrphy_bitslip0_r2 <= {{a7ddrphy_dfi_p3_wrdata[16], a7ddrphy_dfi_p3_wrdata[0], a7ddrphy_dfi_p2_wrdata[16], a7ddrphy_dfi_p2_wrdata[0], a7ddrphy_dfi_p1_wrdata[16], a7ddrphy_dfi_p1_wrdata[0], a7ddrphy_dfi_p0_wrdata[16], a7ddrphy_dfi_p0_wrdata[0]}, a7ddrphy_bitslip0_r2[15:8]};
    if ((a7ddrphy_dly_sel_storage[0] & a7ddrphy_rdly_dq_bitslip_re)) begin
        a7ddrphy_bitslip0_value3 <= (a7ddrphy_bitslip0_value3 + 1'd1);
    end
    if (((a7ddrphy_dly_sel_storage[0] & a7ddrphy_rdly_dq_bitslip_rst_re) | a7ddrphy_rst_storage)) begin
        a7ddrphy_bitslip0_value3 <= 3'd7;
    end
    a7ddrphy_bitslip0_r3 <= {a7ddrphy_bitslip03, a7ddrphy_bitslip0_r3[15:8]};
    if ((a7ddrphy_dly_sel_storage[0] & a7ddrphy_wdly_dq_bitslip_re)) begin
        a7ddrphy_bitslip1_value2 <= (a7ddrphy_bitslip1_value2 + 1'd1);
    end
    if (((a7ddrphy_dly_sel_storage[0] & a7ddrphy_wdly_dq_bitslip_rst_re) | a7ddrphy_rst_storage)) begin
        a7ddrphy_bitslip1_value2 <= 3'd7;
    end
    a7ddrphy_bitslip1_r2 <= {{a7ddrphy_dfi_p3_wrdata[17], a7ddrphy_dfi_p3_wrdata[1], a7ddrphy_dfi_p2_wrdata[17], a7ddrphy_dfi_p2_wrdata[1], a7ddrphy_dfi_p1_wrdata[17], a7ddrphy_dfi_p1_wrdata[1], a7ddrphy_dfi_p0_wrdata[17], a7ddrphy_dfi_p0_wrdata[1]}, a7ddrphy_bitslip1_r2[15:8]};
    if ((a7ddrphy_dly_sel_storage[0] & a7ddrphy_rdly_dq_bitslip_re)) begin
        a7ddrphy_bitslip1_value3 <= (a7ddrphy_bitslip1_value3 + 1'd1);
    end
    if (((a7ddrphy_dly_sel_storage[0] & a7ddrphy_rdly_dq_bitslip_rst_re) | a7ddrphy_rst_storage)) begin
        a7ddrphy_bitslip1_value3 <= 3'd7;
    end
    a7ddrphy_bitslip1_r3 <= {a7ddrphy_bitslip13, a7ddrphy_bitslip1_r3[15:8]};
    if ((a7ddrphy_dly_sel_storage[0] & a7ddrphy_wdly_dq_bitslip_re)) begin
        a7ddrphy_bitslip2_value0 <= (a7ddrphy_bitslip2_value0 + 1'd1);
    end
    if (((a7ddrphy_dly_sel_storage[0] & a7ddrphy_wdly_dq_bitslip_rst_re) | a7ddrphy_rst_storage)) begin
        a7ddrphy_bitslip2_value0 <= 3'd7;
    end
    a7ddrphy_bitslip2_r0 <= {{a7ddrphy_dfi_p3_wrdata[18], a7ddrphy_dfi_p3_wrdata[2], a7ddrphy_dfi_p2_wrdata[18], a7ddrphy_dfi_p2_wrdata[2], a7ddrphy_dfi_p1_wrdata[18], a7ddrphy_dfi_p1_wrdata[2], a7ddrphy_dfi_p0_wrdata[18], a7ddrphy_dfi_p0_wrdata[2]}, a7ddrphy_bitslip2_r0[15:8]};
    if ((a7ddrphy_dly_sel_storage[0] & a7ddrphy_rdly_dq_bitslip_re)) begin
        a7ddrphy_bitslip2_value1 <= (a7ddrphy_bitslip2_value1 + 1'd1);
    end
    if (((a7ddrphy_dly_sel_storage[0] & a7ddrphy_rdly_dq_bitslip_rst_re) | a7ddrphy_rst_storage)) begin
        a7ddrphy_bitslip2_value1 <= 3'd7;
    end
    a7ddrphy_bitslip2_r1 <= {a7ddrphy_bitslip21, a7ddrphy_bitslip2_r1[15:8]};
    if ((a7ddrphy_dly_sel_storage[0] & a7ddrphy_wdly_dq_bitslip_re)) begin
        a7ddrphy_bitslip3_value0 <= (a7ddrphy_bitslip3_value0 + 1'd1);
    end
    if (((a7ddrphy_dly_sel_storage[0] & a7ddrphy_wdly_dq_bitslip_rst_re) | a7ddrphy_rst_storage)) begin
        a7ddrphy_bitslip3_value0 <= 3'd7;
    end
    a7ddrphy_bitslip3_r0 <= {{a7ddrphy_dfi_p3_wrdata[19], a7ddrphy_dfi_p3_wrdata[3], a7ddrphy_dfi_p2_wrdata[19], a7ddrphy_dfi_p2_wrdata[3], a7ddrphy_dfi_p1_wrdata[19], a7ddrphy_dfi_p1_wrdata[3], a7ddrphy_dfi_p0_wrdata[19], a7ddrphy_dfi_p0_wrdata[3]}, a7ddrphy_bitslip3_r0[15:8]};
    if ((a7ddrphy_dly_sel_storage[0] & a7ddrphy_rdly_dq_bitslip_re)) begin
        a7ddrphy_bitslip3_value1 <= (a7ddrphy_bitslip3_value1 + 1'd1);
    end
    if (((a7ddrphy_dly_sel_storage[0] & a7ddrphy_rdly_dq_bitslip_rst_re) | a7ddrphy_rst_storage)) begin
        a7ddrphy_bitslip3_value1 <= 3'd7;
    end
    a7ddrphy_bitslip3_r1 <= {a7ddrphy_bitslip31, a7ddrphy_bitslip3_r1[15:8]};
    if ((a7ddrphy_dly_sel_storage[0] & a7ddrphy_wdly_dq_bitslip_re)) begin
        a7ddrphy_bitslip4_value0 <= (a7ddrphy_bitslip4_value0 + 1'd1);
    end
    if (((a7ddrphy_dly_sel_storage[0] & a7ddrphy_wdly_dq_bitslip_rst_re) | a7ddrphy_rst_storage)) begin
        a7ddrphy_bitslip4_value0 <= 3'd7;
    end
    a7ddrphy_bitslip4_r0 <= {{a7ddrphy_dfi_p3_wrdata[20], a7ddrphy_dfi_p3_wrdata[4], a7ddrphy_dfi_p2_wrdata[20], a7ddrphy_dfi_p2_wrdata[4], a7ddrphy_dfi_p1_wrdata[20], a7ddrphy_dfi_p1_wrdata[4], a7ddrphy_dfi_p0_wrdata[20], a7ddrphy_dfi_p0_wrdata[4]}, a7ddrphy_bitslip4_r0[15:8]};
    if ((a7ddrphy_dly_sel_storage[0] & a7ddrphy_rdly_dq_bitslip_re)) begin
        a7ddrphy_bitslip4_value1 <= (a7ddrphy_bitslip4_value1 + 1'd1);
    end
    if (((a7ddrphy_dly_sel_storage[0] & a7ddrphy_rdly_dq_bitslip_rst_re) | a7ddrphy_rst_storage)) begin
        a7ddrphy_bitslip4_value1 <= 3'd7;
    end
    a7ddrphy_bitslip4_r1 <= {a7ddrphy_bitslip41, a7ddrphy_bitslip4_r1[15:8]};
    if ((a7ddrphy_dly_sel_storage[0] & a7ddrphy_wdly_dq_bitslip_re)) begin
        a7ddrphy_bitslip5_value0 <= (a7ddrphy_bitslip5_value0 + 1'd1);
    end
    if (((a7ddrphy_dly_sel_storage[0] & a7ddrphy_wdly_dq_bitslip_rst_re) | a7ddrphy_rst_storage)) begin
        a7ddrphy_bitslip5_value0 <= 3'd7;
    end
    a7ddrphy_bitslip5_r0 <= {{a7ddrphy_dfi_p3_wrdata[21], a7ddrphy_dfi_p3_wrdata[5], a7ddrphy_dfi_p2_wrdata[21], a7ddrphy_dfi_p2_wrdata[5], a7ddrphy_dfi_p1_wrdata[21], a7ddrphy_dfi_p1_wrdata[5], a7ddrphy_dfi_p0_wrdata[21], a7ddrphy_dfi_p0_wrdata[5]}, a7ddrphy_bitslip5_r0[15:8]};
    if ((a7ddrphy_dly_sel_storage[0] & a7ddrphy_rdly_dq_bitslip_re)) begin
        a7ddrphy_bitslip5_value1 <= (a7ddrphy_bitslip5_value1 + 1'd1);
    end
    if (((a7ddrphy_dly_sel_storage[0] & a7ddrphy_rdly_dq_bitslip_rst_re) | a7ddrphy_rst_storage)) begin
        a7ddrphy_bitslip5_value1 <= 3'd7;
    end
    a7ddrphy_bitslip5_r1 <= {a7ddrphy_bitslip51, a7ddrphy_bitslip5_r1[15:8]};
    if ((a7ddrphy_dly_sel_storage[0] & a7ddrphy_wdly_dq_bitslip_re)) begin
        a7ddrphy_bitslip6_value0 <= (a7ddrphy_bitslip6_value0 + 1'd1);
    end
    if (((a7ddrphy_dly_sel_storage[0] & a7ddrphy_wdly_dq_bitslip_rst_re) | a7ddrphy_rst_storage)) begin
        a7ddrphy_bitslip6_value0 <= 3'd7;
    end
    a7ddrphy_bitslip6_r0 <= {{a7ddrphy_dfi_p3_wrdata[22], a7ddrphy_dfi_p3_wrdata[6], a7ddrphy_dfi_p2_wrdata[22], a7ddrphy_dfi_p2_wrdata[6], a7ddrphy_dfi_p1_wrdata[22], a7ddrphy_dfi_p1_wrdata[6], a7ddrphy_dfi_p0_wrdata[22], a7ddrphy_dfi_p0_wrdata[6]}, a7ddrphy_bitslip6_r0[15:8]};
    if ((a7ddrphy_dly_sel_storage[0] & a7ddrphy_rdly_dq_bitslip_re)) begin
        a7ddrphy_bitslip6_value1 <= (a7ddrphy_bitslip6_value1 + 1'd1);
    end
    if (((a7ddrphy_dly_sel_storage[0] & a7ddrphy_rdly_dq_bitslip_rst_re) | a7ddrphy_rst_storage)) begin
        a7ddrphy_bitslip6_value1 <= 3'd7;
    end
    a7ddrphy_bitslip6_r1 <= {a7ddrphy_bitslip61, a7ddrphy_bitslip6_r1[15:8]};
    if ((a7ddrphy_dly_sel_storage[0] & a7ddrphy_wdly_dq_bitslip_re)) begin
        a7ddrphy_bitslip7_value0 <= (a7ddrphy_bitslip7_value0 + 1'd1);
    end
    if (((a7ddrphy_dly_sel_storage[0] & a7ddrphy_wdly_dq_bitslip_rst_re) | a7ddrphy_rst_storage)) begin
        a7ddrphy_bitslip7_value0 <= 3'd7;
    end
    a7ddrphy_bitslip7_r0 <= {{a7ddrphy_dfi_p3_wrdata[23], a7ddrphy_dfi_p3_wrdata[7], a7ddrphy_dfi_p2_wrdata[23], a7ddrphy_dfi_p2_wrdata[7], a7ddrphy_dfi_p1_wrdata[23], a7ddrphy_dfi_p1_wrdata[7], a7ddrphy_dfi_p0_wrdata[23], a7ddrphy_dfi_p0_wrdata[7]}, a7ddrphy_bitslip7_r0[15:8]};
    if ((a7ddrphy_dly_sel_storage[0] & a7ddrphy_rdly_dq_bitslip_re)) begin
        a7ddrphy_bitslip7_value1 <= (a7ddrphy_bitslip7_value1 + 1'd1);
    end
    if (((a7ddrphy_dly_sel_storage[0] & a7ddrphy_rdly_dq_bitslip_rst_re) | a7ddrphy_rst_storage)) begin
        a7ddrphy_bitslip7_value1 <= 3'd7;
    end
    a7ddrphy_bitslip7_r1 <= {a7ddrphy_bitslip71, a7ddrphy_bitslip7_r1[15:8]};
    if ((a7ddrphy_dly_sel_storage[1] & a7ddrphy_wdly_dq_bitslip_re)) begin
        a7ddrphy_bitslip8_value0 <= (a7ddrphy_bitslip8_value0 + 1'd1);
    end
    if (((a7ddrphy_dly_sel_storage[1] & a7ddrphy_wdly_dq_bitslip_rst_re) | a7ddrphy_rst_storage)) begin
        a7ddrphy_bitslip8_value0 <= 3'd7;
    end
    a7ddrphy_bitslip8_r0 <= {{a7ddrphy_dfi_p3_wrdata[24], a7ddrphy_dfi_p3_wrdata[8], a7ddrphy_dfi_p2_wrdata[24], a7ddrphy_dfi_p2_wrdata[8], a7ddrphy_dfi_p1_wrdata[24], a7ddrphy_dfi_p1_wrdata[8], a7ddrphy_dfi_p0_wrdata[24], a7ddrphy_dfi_p0_wrdata[8]}, a7ddrphy_bitslip8_r0[15:8]};
    if ((a7ddrphy_dly_sel_storage[1] & a7ddrphy_rdly_dq_bitslip_re)) begin
        a7ddrphy_bitslip8_value1 <= (a7ddrphy_bitslip8_value1 + 1'd1);
    end
    if (((a7ddrphy_dly_sel_storage[1] & a7ddrphy_rdly_dq_bitslip_rst_re) | a7ddrphy_rst_storage)) begin
        a7ddrphy_bitslip8_value1 <= 3'd7;
    end
    a7ddrphy_bitslip8_r1 <= {a7ddrphy_bitslip81, a7ddrphy_bitslip8_r1[15:8]};
    if ((a7ddrphy_dly_sel_storage[1] & a7ddrphy_wdly_dq_bitslip_re)) begin
        a7ddrphy_bitslip9_value0 <= (a7ddrphy_bitslip9_value0 + 1'd1);
    end
    if (((a7ddrphy_dly_sel_storage[1] & a7ddrphy_wdly_dq_bitslip_rst_re) | a7ddrphy_rst_storage)) begin
        a7ddrphy_bitslip9_value0 <= 3'd7;
    end
    a7ddrphy_bitslip9_r0 <= {{a7ddrphy_dfi_p3_wrdata[25], a7ddrphy_dfi_p3_wrdata[9], a7ddrphy_dfi_p2_wrdata[25], a7ddrphy_dfi_p2_wrdata[9], a7ddrphy_dfi_p1_wrdata[25], a7ddrphy_dfi_p1_wrdata[9], a7ddrphy_dfi_p0_wrdata[25], a7ddrphy_dfi_p0_wrdata[9]}, a7ddrphy_bitslip9_r0[15:8]};
    if ((a7ddrphy_dly_sel_storage[1] & a7ddrphy_rdly_dq_bitslip_re)) begin
        a7ddrphy_bitslip9_value1 <= (a7ddrphy_bitslip9_value1 + 1'd1);
    end
    if (((a7ddrphy_dly_sel_storage[1] & a7ddrphy_rdly_dq_bitslip_rst_re) | a7ddrphy_rst_storage)) begin
        a7ddrphy_bitslip9_value1 <= 3'd7;
    end
    a7ddrphy_bitslip9_r1 <= {a7ddrphy_bitslip91, a7ddrphy_bitslip9_r1[15:8]};
    if ((a7ddrphy_dly_sel_storage[1] & a7ddrphy_wdly_dq_bitslip_re)) begin
        a7ddrphy_bitslip10_value0 <= (a7ddrphy_bitslip10_value0 + 1'd1);
    end
    if (((a7ddrphy_dly_sel_storage[1] & a7ddrphy_wdly_dq_bitslip_rst_re) | a7ddrphy_rst_storage)) begin
        a7ddrphy_bitslip10_value0 <= 3'd7;
    end
    a7ddrphy_bitslip10_r0 <= {{a7ddrphy_dfi_p3_wrdata[26], a7ddrphy_dfi_p3_wrdata[10], a7ddrphy_dfi_p2_wrdata[26], a7ddrphy_dfi_p2_wrdata[10], a7ddrphy_dfi_p1_wrdata[26], a7ddrphy_dfi_p1_wrdata[10], a7ddrphy_dfi_p0_wrdata[26], a7ddrphy_dfi_p0_wrdata[10]}, a7ddrphy_bitslip10_r0[15:8]};
    if ((a7ddrphy_dly_sel_storage[1] & a7ddrphy_rdly_dq_bitslip_re)) begin
        a7ddrphy_bitslip10_value1 <= (a7ddrphy_bitslip10_value1 + 1'd1);
    end
    if (((a7ddrphy_dly_sel_storage[1] & a7ddrphy_rdly_dq_bitslip_rst_re) | a7ddrphy_rst_storage)) begin
        a7ddrphy_bitslip10_value1 <= 3'd7;
    end
    a7ddrphy_bitslip10_r1 <= {a7ddrphy_bitslip101, a7ddrphy_bitslip10_r1[15:8]};
    if ((a7ddrphy_dly_sel_storage[1] & a7ddrphy_wdly_dq_bitslip_re)) begin
        a7ddrphy_bitslip11_value0 <= (a7ddrphy_bitslip11_value0 + 1'd1);
    end
    if (((a7ddrphy_dly_sel_storage[1] & a7ddrphy_wdly_dq_bitslip_rst_re) | a7ddrphy_rst_storage)) begin
        a7ddrphy_bitslip11_value0 <= 3'd7;
    end
    a7ddrphy_bitslip11_r0 <= {{a7ddrphy_dfi_p3_wrdata[27], a7ddrphy_dfi_p3_wrdata[11], a7ddrphy_dfi_p2_wrdata[27], a7ddrphy_dfi_p2_wrdata[11], a7ddrphy_dfi_p1_wrdata[27], a7ddrphy_dfi_p1_wrdata[11], a7ddrphy_dfi_p0_wrdata[27], a7ddrphy_dfi_p0_wrdata[11]}, a7ddrphy_bitslip11_r0[15:8]};
    if ((a7ddrphy_dly_sel_storage[1] & a7ddrphy_rdly_dq_bitslip_re)) begin
        a7ddrphy_bitslip11_value1 <= (a7ddrphy_bitslip11_value1 + 1'd1);
    end
    if (((a7ddrphy_dly_sel_storage[1] & a7ddrphy_rdly_dq_bitslip_rst_re) | a7ddrphy_rst_storage)) begin
        a7ddrphy_bitslip11_value1 <= 3'd7;
    end
    a7ddrphy_bitslip11_r1 <= {a7ddrphy_bitslip111, a7ddrphy_bitslip11_r1[15:8]};
    if ((a7ddrphy_dly_sel_storage[1] & a7ddrphy_wdly_dq_bitslip_re)) begin
        a7ddrphy_bitslip12_value0 <= (a7ddrphy_bitslip12_value0 + 1'd1);
    end
    if (((a7ddrphy_dly_sel_storage[1] & a7ddrphy_wdly_dq_bitslip_rst_re) | a7ddrphy_rst_storage)) begin
        a7ddrphy_bitslip12_value0 <= 3'd7;
    end
    a7ddrphy_bitslip12_r0 <= {{a7ddrphy_dfi_p3_wrdata[28], a7ddrphy_dfi_p3_wrdata[12], a7ddrphy_dfi_p2_wrdata[28], a7ddrphy_dfi_p2_wrdata[12], a7ddrphy_dfi_p1_wrdata[28], a7ddrphy_dfi_p1_wrdata[12], a7ddrphy_dfi_p0_wrdata[28], a7ddrphy_dfi_p0_wrdata[12]}, a7ddrphy_bitslip12_r0[15:8]};
    if ((a7ddrphy_dly_sel_storage[1] & a7ddrphy_rdly_dq_bitslip_re)) begin
        a7ddrphy_bitslip12_value1 <= (a7ddrphy_bitslip12_value1 + 1'd1);
    end
    if (((a7ddrphy_dly_sel_storage[1] & a7ddrphy_rdly_dq_bitslip_rst_re) | a7ddrphy_rst_storage)) begin
        a7ddrphy_bitslip12_value1 <= 3'd7;
    end
    a7ddrphy_bitslip12_r1 <= {a7ddrphy_bitslip121, a7ddrphy_bitslip12_r1[15:8]};
    if ((a7ddrphy_dly_sel_storage[1] & a7ddrphy_wdly_dq_bitslip_re)) begin
        a7ddrphy_bitslip13_value0 <= (a7ddrphy_bitslip13_value0 + 1'd1);
    end
    if (((a7ddrphy_dly_sel_storage[1] & a7ddrphy_wdly_dq_bitslip_rst_re) | a7ddrphy_rst_storage)) begin
        a7ddrphy_bitslip13_value0 <= 3'd7;
    end
    a7ddrphy_bitslip13_r0 <= {{a7ddrphy_dfi_p3_wrdata[29], a7ddrphy_dfi_p3_wrdata[13], a7ddrphy_dfi_p2_wrdata[29], a7ddrphy_dfi_p2_wrdata[13], a7ddrphy_dfi_p1_wrdata[29], a7ddrphy_dfi_p1_wrdata[13], a7ddrphy_dfi_p0_wrdata[29], a7ddrphy_dfi_p0_wrdata[13]}, a7ddrphy_bitslip13_r0[15:8]};
    if ((a7ddrphy_dly_sel_storage[1] & a7ddrphy_rdly_dq_bitslip_re)) begin
        a7ddrphy_bitslip13_value1 <= (a7ddrphy_bitslip13_value1 + 1'd1);
    end
    if (((a7ddrphy_dly_sel_storage[1] & a7ddrphy_rdly_dq_bitslip_rst_re) | a7ddrphy_rst_storage)) begin
        a7ddrphy_bitslip13_value1 <= 3'd7;
    end
    a7ddrphy_bitslip13_r1 <= {a7ddrphy_bitslip131, a7ddrphy_bitslip13_r1[15:8]};
    if ((a7ddrphy_dly_sel_storage[1] & a7ddrphy_wdly_dq_bitslip_re)) begin
        a7ddrphy_bitslip14_value0 <= (a7ddrphy_bitslip14_value0 + 1'd1);
    end
    if (((a7ddrphy_dly_sel_storage[1] & a7ddrphy_wdly_dq_bitslip_rst_re) | a7ddrphy_rst_storage)) begin
        a7ddrphy_bitslip14_value0 <= 3'd7;
    end
    a7ddrphy_bitslip14_r0 <= {{a7ddrphy_dfi_p3_wrdata[30], a7ddrphy_dfi_p3_wrdata[14], a7ddrphy_dfi_p2_wrdata[30], a7ddrphy_dfi_p2_wrdata[14], a7ddrphy_dfi_p1_wrdata[30], a7ddrphy_dfi_p1_wrdata[14], a7ddrphy_dfi_p0_wrdata[30], a7ddrphy_dfi_p0_wrdata[14]}, a7ddrphy_bitslip14_r0[15:8]};
    if ((a7ddrphy_dly_sel_storage[1] & a7ddrphy_rdly_dq_bitslip_re)) begin
        a7ddrphy_bitslip14_value1 <= (a7ddrphy_bitslip14_value1 + 1'd1);
    end
    if (((a7ddrphy_dly_sel_storage[1] & a7ddrphy_rdly_dq_bitslip_rst_re) | a7ddrphy_rst_storage)) begin
        a7ddrphy_bitslip14_value1 <= 3'd7;
    end
    a7ddrphy_bitslip14_r1 <= {a7ddrphy_bitslip141, a7ddrphy_bitslip14_r1[15:8]};
    if ((a7ddrphy_dly_sel_storage[1] & a7ddrphy_wdly_dq_bitslip_re)) begin
        a7ddrphy_bitslip15_value0 <= (a7ddrphy_bitslip15_value0 + 1'd1);
    end
    if (((a7ddrphy_dly_sel_storage[1] & a7ddrphy_wdly_dq_bitslip_rst_re) | a7ddrphy_rst_storage)) begin
        a7ddrphy_bitslip15_value0 <= 3'd7;
    end
    a7ddrphy_bitslip15_r0 <= {{a7ddrphy_dfi_p3_wrdata[31], a7ddrphy_dfi_p3_wrdata[15], a7ddrphy_dfi_p2_wrdata[31], a7ddrphy_dfi_p2_wrdata[15], a7ddrphy_dfi_p1_wrdata[31], a7ddrphy_dfi_p1_wrdata[15], a7ddrphy_dfi_p0_wrdata[31], a7ddrphy_dfi_p0_wrdata[15]}, a7ddrphy_bitslip15_r0[15:8]};
    if ((a7ddrphy_dly_sel_storage[1] & a7ddrphy_rdly_dq_bitslip_re)) begin
        a7ddrphy_bitslip15_value1 <= (a7ddrphy_bitslip15_value1 + 1'd1);
    end
    if (((a7ddrphy_dly_sel_storage[1] & a7ddrphy_rdly_dq_bitslip_rst_re) | a7ddrphy_rst_storage)) begin
        a7ddrphy_bitslip15_value1 <= 3'd7;
    end
    a7ddrphy_bitslip15_r1 <= {a7ddrphy_bitslip151, a7ddrphy_bitslip15_r1[15:8]};
    a7ddrphy_rddata_en_tappeddelayline0 <= (a7ddrphy_dfi_p0_rddata_en | a7ddrphy_dfi_p1_rddata_en);
    a7ddrphy_rddata_en_tappeddelayline1 <= a7ddrphy_rddata_en_tappeddelayline0;
    a7ddrphy_rddata_en_tappeddelayline2 <= a7ddrphy_rddata_en_tappeddelayline1;
    a7ddrphy_rddata_en_tappeddelayline3 <= a7ddrphy_rddata_en_tappeddelayline2;
    a7ddrphy_rddata_en_tappeddelayline4 <= a7ddrphy_rddata_en_tappeddelayline3;
    a7ddrphy_rddata_en_tappeddelayline5 <= a7ddrphy_rddata_en_tappeddelayline4;
    a7ddrphy_rddata_en_tappeddelayline6 <= a7ddrphy_rddata_en_tappeddelayline5;
    a7ddrphy_rddata_en_tappeddelayline7 <= a7ddrphy_rddata_en_tappeddelayline6;
    a7ddrphy_wrdata_en_tappeddelayline0 <= (a7ddrphy_dfi_p0_wrdata_en | a7ddrphy_dfi_p1_wrdata_en);
    a7ddrphy_wrdata_en_tappeddelayline1 <= a7ddrphy_wrdata_en_tappeddelayline0;
    if (litedramcore_sdram_csr_dfi_p0_rddata_valid) begin
        litedramcore_sdram_phaseinjector0_rddata_status <= litedramcore_sdram_csr_dfi_p0_rddata;
    end
    if (litedramcore_sdram_csr_dfi_p1_rddata_valid) begin
        litedramcore_sdram_phaseinjector1_rddata_status <= litedramcore_sdram_csr_dfi_p1_rddata;
    end
    if ((litedramcore_sdram_timer_wait & (~litedramcore_sdram_timer_done0))) begin
        litedramcore_sdram_timer_count1 <= (litedramcore_sdram_timer_count1 - 1'd1);
    end else begin
        litedramcore_sdram_timer_count1 <= 10'd781;
    end
    litedramcore_sdram_postponer_req_o <= 1'd0;
    if (litedramcore_sdram_postponer_req_i) begin
        litedramcore_sdram_postponer_count <= (litedramcore_sdram_postponer_count - 1'd1);
        if ((litedramcore_sdram_postponer_count == 1'd0)) begin
            litedramcore_sdram_postponer_count <= 1'd0;
            litedramcore_sdram_postponer_req_o <= 1'd1;
        end
    end
    if (litedramcore_sdram_sequencer_start0) begin
        litedramcore_sdram_sequencer_count <= 1'd0;
    end else begin
        if (litedramcore_sdram_sequencer_done1) begin
            if ((litedramcore_sdram_sequencer_count != 1'd0)) begin
                litedramcore_sdram_sequencer_count <= (litedramcore_sdram_sequencer_count - 1'd1);
            end
        end
    end
    litedramcore_sdram_cmd_payload_a <= 1'd0;
    litedramcore_sdram_cmd_payload_ba <= 1'd0;
    litedramcore_sdram_cmd_payload_cas <= 1'd0;
    litedramcore_sdram_cmd_payload_ras <= 1'd0;
    litedramcore_sdram_cmd_payload_we <= 1'd0;
    litedramcore_sdram_sequencer_done1 <= 1'd0;
    if ((litedramcore_sdram_sequencer_start1 & (litedramcore_sdram_sequencer_trigger == 1'd0))) begin
        litedramcore_sdram_cmd_payload_a <= 11'd1024;
        litedramcore_sdram_cmd_payload_ba <= 1'd0;
        litedramcore_sdram_cmd_payload_cas <= 1'd0;
        litedramcore_sdram_cmd_payload_ras <= 1'd1;
        litedramcore_sdram_cmd_payload_we <= 1'd1;
    end
    if ((litedramcore_sdram_sequencer_trigger == 2'd2)) begin
        litedramcore_sdram_cmd_payload_a <= 11'd1024;
        litedramcore_sdram_cmd_payload_ba <= 1'd0;
        litedramcore_sdram_cmd_payload_cas <= 1'd1;
        litedramcore_sdram_cmd_payload_ras <= 1'd1;
        litedramcore_sdram_cmd_payload_we <= 1'd0;
    end
    if ((litedramcore_sdram_sequencer_trigger == 5'd16)) begin
        litedramcore_sdram_cmd_payload_a <= 1'd0;
        litedramcore_sdram_cmd_payload_ba <= 1'd0;
        litedramcore_sdram_cmd_payload_cas <= 1'd0;
        litedramcore_sdram_cmd_payload_ras <= 1'd0;
        litedramcore_sdram_cmd_payload_we <= 1'd0;
        litedramcore_sdram_sequencer_done1 <= 1'd1;
    end
    if ((litedramcore_sdram_sequencer_trigger == 5'd16)) begin
        litedramcore_sdram_sequencer_trigger <= 1'd0;
    end else begin
        if ((litedramcore_sdram_sequencer_trigger != 1'd0)) begin
            litedramcore_sdram_sequencer_trigger <= (litedramcore_sdram_sequencer_trigger + 1'd1);
        end else begin
            if (litedramcore_sdram_sequencer_start1) begin
                litedramcore_sdram_sequencer_trigger <= 1'd1;
            end
        end
    end
    refresher_state <= refresher_next_state;
    if (litedramcore_sdram_bankmachine0_row_close) begin
        litedramcore_sdram_bankmachine0_row_opened <= 1'd0;
    end else begin
        if (litedramcore_sdram_bankmachine0_row_open) begin
            litedramcore_sdram_bankmachine0_row_opened <= 1'd1;
            litedramcore_sdram_bankmachine0_row <= litedramcore_sdram_bankmachine0_source_source_payload_addr[20:8];
        end
    end
    if (((litedramcore_sdram_bankmachine0_syncfifo0_we & litedramcore_sdram_bankmachine0_syncfifo0_writable) & (~litedramcore_sdram_bankmachine0_replace))) begin
        litedramcore_sdram_bankmachine0_produce <= (litedramcore_sdram_bankmachine0_produce + 1'd1);
    end
    if (litedramcore_sdram_bankmachine0_do_read) begin
        litedramcore_sdram_bankmachine0_consume <= (litedramcore_sdram_bankmachine0_consume + 1'd1);
    end
    if (((litedramcore_sdram_bankmachine0_syncfifo0_we & litedramcore_sdram_bankmachine0_syncfifo0_writable) & (~litedramcore_sdram_bankmachine0_replace))) begin
        if ((~litedramcore_sdram_bankmachine0_do_read)) begin
            litedramcore_sdram_bankmachine0_level <= (litedramcore_sdram_bankmachine0_level + 1'd1);
        end
    end else begin
        if (litedramcore_sdram_bankmachine0_do_read) begin
            litedramcore_sdram_bankmachine0_level <= (litedramcore_sdram_bankmachine0_level - 1'd1);
        end
    end
    if (((~litedramcore_sdram_bankmachine0_pipe_valid_source_valid) | litedramcore_sdram_bankmachine0_pipe_valid_source_ready)) begin
        litedramcore_sdram_bankmachine0_pipe_valid_source_valid <= litedramcore_sdram_bankmachine0_pipe_valid_sink_valid;
        litedramcore_sdram_bankmachine0_pipe_valid_source_first <= litedramcore_sdram_bankmachine0_pipe_valid_sink_first;
        litedramcore_sdram_bankmachine0_pipe_valid_source_last <= litedramcore_sdram_bankmachine0_pipe_valid_sink_last;
        litedramcore_sdram_bankmachine0_pipe_valid_source_payload_we <= litedramcore_sdram_bankmachine0_pipe_valid_sink_payload_we;
        litedramcore_sdram_bankmachine0_pipe_valid_source_payload_addr <= litedramcore_sdram_bankmachine0_pipe_valid_sink_payload_addr;
    end
    if (litedramcore_sdram_bankmachine0_twtpcon_valid) begin
        litedramcore_sdram_bankmachine0_twtpcon_count <= 2'd3;
        if (1'd0) begin
            litedramcore_sdram_bankmachine0_twtpcon_ready <= 1'd1;
        end else begin
            litedramcore_sdram_bankmachine0_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~litedramcore_sdram_bankmachine0_twtpcon_ready)) begin
            litedramcore_sdram_bankmachine0_twtpcon_count <= (litedramcore_sdram_bankmachine0_twtpcon_count - 1'd1);
            if ((litedramcore_sdram_bankmachine0_twtpcon_count == 1'd1)) begin
                litedramcore_sdram_bankmachine0_twtpcon_ready <= 1'd1;
            end
        end
    end
    bankmachine0_state <= bankmachine0_next_state;
    if (litedramcore_sdram_bankmachine1_row_close) begin
        litedramcore_sdram_bankmachine1_row_opened <= 1'd0;
    end else begin
        if (litedramcore_sdram_bankmachine1_row_open) begin
            litedramcore_sdram_bankmachine1_row_opened <= 1'd1;
            litedramcore_sdram_bankmachine1_row <= litedramcore_sdram_bankmachine1_source_source_payload_addr[20:8];
        end
    end
    if (((litedramcore_sdram_bankmachine1_syncfifo1_we & litedramcore_sdram_bankmachine1_syncfifo1_writable) & (~litedramcore_sdram_bankmachine1_replace))) begin
        litedramcore_sdram_bankmachine1_produce <= (litedramcore_sdram_bankmachine1_produce + 1'd1);
    end
    if (litedramcore_sdram_bankmachine1_do_read) begin
        litedramcore_sdram_bankmachine1_consume <= (litedramcore_sdram_bankmachine1_consume + 1'd1);
    end
    if (((litedramcore_sdram_bankmachine1_syncfifo1_we & litedramcore_sdram_bankmachine1_syncfifo1_writable) & (~litedramcore_sdram_bankmachine1_replace))) begin
        if ((~litedramcore_sdram_bankmachine1_do_read)) begin
            litedramcore_sdram_bankmachine1_level <= (litedramcore_sdram_bankmachine1_level + 1'd1);
        end
    end else begin
        if (litedramcore_sdram_bankmachine1_do_read) begin
            litedramcore_sdram_bankmachine1_level <= (litedramcore_sdram_bankmachine1_level - 1'd1);
        end
    end
    if (((~litedramcore_sdram_bankmachine1_pipe_valid_source_valid) | litedramcore_sdram_bankmachine1_pipe_valid_source_ready)) begin
        litedramcore_sdram_bankmachine1_pipe_valid_source_valid <= litedramcore_sdram_bankmachine1_pipe_valid_sink_valid;
        litedramcore_sdram_bankmachine1_pipe_valid_source_first <= litedramcore_sdram_bankmachine1_pipe_valid_sink_first;
        litedramcore_sdram_bankmachine1_pipe_valid_source_last <= litedramcore_sdram_bankmachine1_pipe_valid_sink_last;
        litedramcore_sdram_bankmachine1_pipe_valid_source_payload_we <= litedramcore_sdram_bankmachine1_pipe_valid_sink_payload_we;
        litedramcore_sdram_bankmachine1_pipe_valid_source_payload_addr <= litedramcore_sdram_bankmachine1_pipe_valid_sink_payload_addr;
    end
    if (litedramcore_sdram_bankmachine1_twtpcon_valid) begin
        litedramcore_sdram_bankmachine1_twtpcon_count <= 2'd3;
        if (1'd0) begin
            litedramcore_sdram_bankmachine1_twtpcon_ready <= 1'd1;
        end else begin
            litedramcore_sdram_bankmachine1_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~litedramcore_sdram_bankmachine1_twtpcon_ready)) begin
            litedramcore_sdram_bankmachine1_twtpcon_count <= (litedramcore_sdram_bankmachine1_twtpcon_count - 1'd1);
            if ((litedramcore_sdram_bankmachine1_twtpcon_count == 1'd1)) begin
                litedramcore_sdram_bankmachine1_twtpcon_ready <= 1'd1;
            end
        end
    end
    bankmachine1_state <= bankmachine1_next_state;
    if (litedramcore_sdram_bankmachine2_row_close) begin
        litedramcore_sdram_bankmachine2_row_opened <= 1'd0;
    end else begin
        if (litedramcore_sdram_bankmachine2_row_open) begin
            litedramcore_sdram_bankmachine2_row_opened <= 1'd1;
            litedramcore_sdram_bankmachine2_row <= litedramcore_sdram_bankmachine2_source_source_payload_addr[20:8];
        end
    end
    if (((litedramcore_sdram_bankmachine2_syncfifo2_we & litedramcore_sdram_bankmachine2_syncfifo2_writable) & (~litedramcore_sdram_bankmachine2_replace))) begin
        litedramcore_sdram_bankmachine2_produce <= (litedramcore_sdram_bankmachine2_produce + 1'd1);
    end
    if (litedramcore_sdram_bankmachine2_do_read) begin
        litedramcore_sdram_bankmachine2_consume <= (litedramcore_sdram_bankmachine2_consume + 1'd1);
    end
    if (((litedramcore_sdram_bankmachine2_syncfifo2_we & litedramcore_sdram_bankmachine2_syncfifo2_writable) & (~litedramcore_sdram_bankmachine2_replace))) begin
        if ((~litedramcore_sdram_bankmachine2_do_read)) begin
            litedramcore_sdram_bankmachine2_level <= (litedramcore_sdram_bankmachine2_level + 1'd1);
        end
    end else begin
        if (litedramcore_sdram_bankmachine2_do_read) begin
            litedramcore_sdram_bankmachine2_level <= (litedramcore_sdram_bankmachine2_level - 1'd1);
        end
    end
    if (((~litedramcore_sdram_bankmachine2_pipe_valid_source_valid) | litedramcore_sdram_bankmachine2_pipe_valid_source_ready)) begin
        litedramcore_sdram_bankmachine2_pipe_valid_source_valid <= litedramcore_sdram_bankmachine2_pipe_valid_sink_valid;
        litedramcore_sdram_bankmachine2_pipe_valid_source_first <= litedramcore_sdram_bankmachine2_pipe_valid_sink_first;
        litedramcore_sdram_bankmachine2_pipe_valid_source_last <= litedramcore_sdram_bankmachine2_pipe_valid_sink_last;
        litedramcore_sdram_bankmachine2_pipe_valid_source_payload_we <= litedramcore_sdram_bankmachine2_pipe_valid_sink_payload_we;
        litedramcore_sdram_bankmachine2_pipe_valid_source_payload_addr <= litedramcore_sdram_bankmachine2_pipe_valid_sink_payload_addr;
    end
    if (litedramcore_sdram_bankmachine2_twtpcon_valid) begin
        litedramcore_sdram_bankmachine2_twtpcon_count <= 2'd3;
        if (1'd0) begin
            litedramcore_sdram_bankmachine2_twtpcon_ready <= 1'd1;
        end else begin
            litedramcore_sdram_bankmachine2_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~litedramcore_sdram_bankmachine2_twtpcon_ready)) begin
            litedramcore_sdram_bankmachine2_twtpcon_count <= (litedramcore_sdram_bankmachine2_twtpcon_count - 1'd1);
            if ((litedramcore_sdram_bankmachine2_twtpcon_count == 1'd1)) begin
                litedramcore_sdram_bankmachine2_twtpcon_ready <= 1'd1;
            end
        end
    end
    bankmachine2_state <= bankmachine2_next_state;
    if (litedramcore_sdram_bankmachine3_row_close) begin
        litedramcore_sdram_bankmachine3_row_opened <= 1'd0;
    end else begin
        if (litedramcore_sdram_bankmachine3_row_open) begin
            litedramcore_sdram_bankmachine3_row_opened <= 1'd1;
            litedramcore_sdram_bankmachine3_row <= litedramcore_sdram_bankmachine3_source_source_payload_addr[20:8];
        end
    end
    if (((litedramcore_sdram_bankmachine3_syncfifo3_we & litedramcore_sdram_bankmachine3_syncfifo3_writable) & (~litedramcore_sdram_bankmachine3_replace))) begin
        litedramcore_sdram_bankmachine3_produce <= (litedramcore_sdram_bankmachine3_produce + 1'd1);
    end
    if (litedramcore_sdram_bankmachine3_do_read) begin
        litedramcore_sdram_bankmachine3_consume <= (litedramcore_sdram_bankmachine3_consume + 1'd1);
    end
    if (((litedramcore_sdram_bankmachine3_syncfifo3_we & litedramcore_sdram_bankmachine3_syncfifo3_writable) & (~litedramcore_sdram_bankmachine3_replace))) begin
        if ((~litedramcore_sdram_bankmachine3_do_read)) begin
            litedramcore_sdram_bankmachine3_level <= (litedramcore_sdram_bankmachine3_level + 1'd1);
        end
    end else begin
        if (litedramcore_sdram_bankmachine3_do_read) begin
            litedramcore_sdram_bankmachine3_level <= (litedramcore_sdram_bankmachine3_level - 1'd1);
        end
    end
    if (((~litedramcore_sdram_bankmachine3_pipe_valid_source_valid) | litedramcore_sdram_bankmachine3_pipe_valid_source_ready)) begin
        litedramcore_sdram_bankmachine3_pipe_valid_source_valid <= litedramcore_sdram_bankmachine3_pipe_valid_sink_valid;
        litedramcore_sdram_bankmachine3_pipe_valid_source_first <= litedramcore_sdram_bankmachine3_pipe_valid_sink_first;
        litedramcore_sdram_bankmachine3_pipe_valid_source_last <= litedramcore_sdram_bankmachine3_pipe_valid_sink_last;
        litedramcore_sdram_bankmachine3_pipe_valid_source_payload_we <= litedramcore_sdram_bankmachine3_pipe_valid_sink_payload_we;
        litedramcore_sdram_bankmachine3_pipe_valid_source_payload_addr <= litedramcore_sdram_bankmachine3_pipe_valid_sink_payload_addr;
    end
    if (litedramcore_sdram_bankmachine3_twtpcon_valid) begin
        litedramcore_sdram_bankmachine3_twtpcon_count <= 2'd3;
        if (1'd0) begin
            litedramcore_sdram_bankmachine3_twtpcon_ready <= 1'd1;
        end else begin
            litedramcore_sdram_bankmachine3_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~litedramcore_sdram_bankmachine3_twtpcon_ready)) begin
            litedramcore_sdram_bankmachine3_twtpcon_count <= (litedramcore_sdram_bankmachine3_twtpcon_count - 1'd1);
            if ((litedramcore_sdram_bankmachine3_twtpcon_count == 1'd1)) begin
                litedramcore_sdram_bankmachine3_twtpcon_ready <= 1'd1;
            end
        end
    end
    bankmachine3_state <= bankmachine3_next_state;
    if (litedramcore_sdram_bankmachine4_row_close) begin
        litedramcore_sdram_bankmachine4_row_opened <= 1'd0;
    end else begin
        if (litedramcore_sdram_bankmachine4_row_open) begin
            litedramcore_sdram_bankmachine4_row_opened <= 1'd1;
            litedramcore_sdram_bankmachine4_row <= litedramcore_sdram_bankmachine4_source_source_payload_addr[20:8];
        end
    end
    if (((litedramcore_sdram_bankmachine4_syncfifo4_we & litedramcore_sdram_bankmachine4_syncfifo4_writable) & (~litedramcore_sdram_bankmachine4_replace))) begin
        litedramcore_sdram_bankmachine4_produce <= (litedramcore_sdram_bankmachine4_produce + 1'd1);
    end
    if (litedramcore_sdram_bankmachine4_do_read) begin
        litedramcore_sdram_bankmachine4_consume <= (litedramcore_sdram_bankmachine4_consume + 1'd1);
    end
    if (((litedramcore_sdram_bankmachine4_syncfifo4_we & litedramcore_sdram_bankmachine4_syncfifo4_writable) & (~litedramcore_sdram_bankmachine4_replace))) begin
        if ((~litedramcore_sdram_bankmachine4_do_read)) begin
            litedramcore_sdram_bankmachine4_level <= (litedramcore_sdram_bankmachine4_level + 1'd1);
        end
    end else begin
        if (litedramcore_sdram_bankmachine4_do_read) begin
            litedramcore_sdram_bankmachine4_level <= (litedramcore_sdram_bankmachine4_level - 1'd1);
        end
    end
    if (((~litedramcore_sdram_bankmachine4_pipe_valid_source_valid) | litedramcore_sdram_bankmachine4_pipe_valid_source_ready)) begin
        litedramcore_sdram_bankmachine4_pipe_valid_source_valid <= litedramcore_sdram_bankmachine4_pipe_valid_sink_valid;
        litedramcore_sdram_bankmachine4_pipe_valid_source_first <= litedramcore_sdram_bankmachine4_pipe_valid_sink_first;
        litedramcore_sdram_bankmachine4_pipe_valid_source_last <= litedramcore_sdram_bankmachine4_pipe_valid_sink_last;
        litedramcore_sdram_bankmachine4_pipe_valid_source_payload_we <= litedramcore_sdram_bankmachine4_pipe_valid_sink_payload_we;
        litedramcore_sdram_bankmachine4_pipe_valid_source_payload_addr <= litedramcore_sdram_bankmachine4_pipe_valid_sink_payload_addr;
    end
    if (litedramcore_sdram_bankmachine4_twtpcon_valid) begin
        litedramcore_sdram_bankmachine4_twtpcon_count <= 2'd3;
        if (1'd0) begin
            litedramcore_sdram_bankmachine4_twtpcon_ready <= 1'd1;
        end else begin
            litedramcore_sdram_bankmachine4_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~litedramcore_sdram_bankmachine4_twtpcon_ready)) begin
            litedramcore_sdram_bankmachine4_twtpcon_count <= (litedramcore_sdram_bankmachine4_twtpcon_count - 1'd1);
            if ((litedramcore_sdram_bankmachine4_twtpcon_count == 1'd1)) begin
                litedramcore_sdram_bankmachine4_twtpcon_ready <= 1'd1;
            end
        end
    end
    bankmachine4_state <= bankmachine4_next_state;
    if (litedramcore_sdram_bankmachine5_row_close) begin
        litedramcore_sdram_bankmachine5_row_opened <= 1'd0;
    end else begin
        if (litedramcore_sdram_bankmachine5_row_open) begin
            litedramcore_sdram_bankmachine5_row_opened <= 1'd1;
            litedramcore_sdram_bankmachine5_row <= litedramcore_sdram_bankmachine5_source_source_payload_addr[20:8];
        end
    end
    if (((litedramcore_sdram_bankmachine5_syncfifo5_we & litedramcore_sdram_bankmachine5_syncfifo5_writable) & (~litedramcore_sdram_bankmachine5_replace))) begin
        litedramcore_sdram_bankmachine5_produce <= (litedramcore_sdram_bankmachine5_produce + 1'd1);
    end
    if (litedramcore_sdram_bankmachine5_do_read) begin
        litedramcore_sdram_bankmachine5_consume <= (litedramcore_sdram_bankmachine5_consume + 1'd1);
    end
    if (((litedramcore_sdram_bankmachine5_syncfifo5_we & litedramcore_sdram_bankmachine5_syncfifo5_writable) & (~litedramcore_sdram_bankmachine5_replace))) begin
        if ((~litedramcore_sdram_bankmachine5_do_read)) begin
            litedramcore_sdram_bankmachine5_level <= (litedramcore_sdram_bankmachine5_level + 1'd1);
        end
    end else begin
        if (litedramcore_sdram_bankmachine5_do_read) begin
            litedramcore_sdram_bankmachine5_level <= (litedramcore_sdram_bankmachine5_level - 1'd1);
        end
    end
    if (((~litedramcore_sdram_bankmachine5_pipe_valid_source_valid) | litedramcore_sdram_bankmachine5_pipe_valid_source_ready)) begin
        litedramcore_sdram_bankmachine5_pipe_valid_source_valid <= litedramcore_sdram_bankmachine5_pipe_valid_sink_valid;
        litedramcore_sdram_bankmachine5_pipe_valid_source_first <= litedramcore_sdram_bankmachine5_pipe_valid_sink_first;
        litedramcore_sdram_bankmachine5_pipe_valid_source_last <= litedramcore_sdram_bankmachine5_pipe_valid_sink_last;
        litedramcore_sdram_bankmachine5_pipe_valid_source_payload_we <= litedramcore_sdram_bankmachine5_pipe_valid_sink_payload_we;
        litedramcore_sdram_bankmachine5_pipe_valid_source_payload_addr <= litedramcore_sdram_bankmachine5_pipe_valid_sink_payload_addr;
    end
    if (litedramcore_sdram_bankmachine5_twtpcon_valid) begin
        litedramcore_sdram_bankmachine5_twtpcon_count <= 2'd3;
        if (1'd0) begin
            litedramcore_sdram_bankmachine5_twtpcon_ready <= 1'd1;
        end else begin
            litedramcore_sdram_bankmachine5_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~litedramcore_sdram_bankmachine5_twtpcon_ready)) begin
            litedramcore_sdram_bankmachine5_twtpcon_count <= (litedramcore_sdram_bankmachine5_twtpcon_count - 1'd1);
            if ((litedramcore_sdram_bankmachine5_twtpcon_count == 1'd1)) begin
                litedramcore_sdram_bankmachine5_twtpcon_ready <= 1'd1;
            end
        end
    end
    bankmachine5_state <= bankmachine5_next_state;
    if (litedramcore_sdram_bankmachine6_row_close) begin
        litedramcore_sdram_bankmachine6_row_opened <= 1'd0;
    end else begin
        if (litedramcore_sdram_bankmachine6_row_open) begin
            litedramcore_sdram_bankmachine6_row_opened <= 1'd1;
            litedramcore_sdram_bankmachine6_row <= litedramcore_sdram_bankmachine6_source_source_payload_addr[20:8];
        end
    end
    if (((litedramcore_sdram_bankmachine6_syncfifo6_we & litedramcore_sdram_bankmachine6_syncfifo6_writable) & (~litedramcore_sdram_bankmachine6_replace))) begin
        litedramcore_sdram_bankmachine6_produce <= (litedramcore_sdram_bankmachine6_produce + 1'd1);
    end
    if (litedramcore_sdram_bankmachine6_do_read) begin
        litedramcore_sdram_bankmachine6_consume <= (litedramcore_sdram_bankmachine6_consume + 1'd1);
    end
    if (((litedramcore_sdram_bankmachine6_syncfifo6_we & litedramcore_sdram_bankmachine6_syncfifo6_writable) & (~litedramcore_sdram_bankmachine6_replace))) begin
        if ((~litedramcore_sdram_bankmachine6_do_read)) begin
            litedramcore_sdram_bankmachine6_level <= (litedramcore_sdram_bankmachine6_level + 1'd1);
        end
    end else begin
        if (litedramcore_sdram_bankmachine6_do_read) begin
            litedramcore_sdram_bankmachine6_level <= (litedramcore_sdram_bankmachine6_level - 1'd1);
        end
    end
    if (((~litedramcore_sdram_bankmachine6_pipe_valid_source_valid) | litedramcore_sdram_bankmachine6_pipe_valid_source_ready)) begin
        litedramcore_sdram_bankmachine6_pipe_valid_source_valid <= litedramcore_sdram_bankmachine6_pipe_valid_sink_valid;
        litedramcore_sdram_bankmachine6_pipe_valid_source_first <= litedramcore_sdram_bankmachine6_pipe_valid_sink_first;
        litedramcore_sdram_bankmachine6_pipe_valid_source_last <= litedramcore_sdram_bankmachine6_pipe_valid_sink_last;
        litedramcore_sdram_bankmachine6_pipe_valid_source_payload_we <= litedramcore_sdram_bankmachine6_pipe_valid_sink_payload_we;
        litedramcore_sdram_bankmachine6_pipe_valid_source_payload_addr <= litedramcore_sdram_bankmachine6_pipe_valid_sink_payload_addr;
    end
    if (litedramcore_sdram_bankmachine6_twtpcon_valid) begin
        litedramcore_sdram_bankmachine6_twtpcon_count <= 2'd3;
        if (1'd0) begin
            litedramcore_sdram_bankmachine6_twtpcon_ready <= 1'd1;
        end else begin
            litedramcore_sdram_bankmachine6_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~litedramcore_sdram_bankmachine6_twtpcon_ready)) begin
            litedramcore_sdram_bankmachine6_twtpcon_count <= (litedramcore_sdram_bankmachine6_twtpcon_count - 1'd1);
            if ((litedramcore_sdram_bankmachine6_twtpcon_count == 1'd1)) begin
                litedramcore_sdram_bankmachine6_twtpcon_ready <= 1'd1;
            end
        end
    end
    bankmachine6_state <= bankmachine6_next_state;
    if (litedramcore_sdram_bankmachine7_row_close) begin
        litedramcore_sdram_bankmachine7_row_opened <= 1'd0;
    end else begin
        if (litedramcore_sdram_bankmachine7_row_open) begin
            litedramcore_sdram_bankmachine7_row_opened <= 1'd1;
            litedramcore_sdram_bankmachine7_row <= litedramcore_sdram_bankmachine7_source_source_payload_addr[20:8];
        end
    end
    if (((litedramcore_sdram_bankmachine7_syncfifo7_we & litedramcore_sdram_bankmachine7_syncfifo7_writable) & (~litedramcore_sdram_bankmachine7_replace))) begin
        litedramcore_sdram_bankmachine7_produce <= (litedramcore_sdram_bankmachine7_produce + 1'd1);
    end
    if (litedramcore_sdram_bankmachine7_do_read) begin
        litedramcore_sdram_bankmachine7_consume <= (litedramcore_sdram_bankmachine7_consume + 1'd1);
    end
    if (((litedramcore_sdram_bankmachine7_syncfifo7_we & litedramcore_sdram_bankmachine7_syncfifo7_writable) & (~litedramcore_sdram_bankmachine7_replace))) begin
        if ((~litedramcore_sdram_bankmachine7_do_read)) begin
            litedramcore_sdram_bankmachine7_level <= (litedramcore_sdram_bankmachine7_level + 1'd1);
        end
    end else begin
        if (litedramcore_sdram_bankmachine7_do_read) begin
            litedramcore_sdram_bankmachine7_level <= (litedramcore_sdram_bankmachine7_level - 1'd1);
        end
    end
    if (((~litedramcore_sdram_bankmachine7_pipe_valid_source_valid) | litedramcore_sdram_bankmachine7_pipe_valid_source_ready)) begin
        litedramcore_sdram_bankmachine7_pipe_valid_source_valid <= litedramcore_sdram_bankmachine7_pipe_valid_sink_valid;
        litedramcore_sdram_bankmachine7_pipe_valid_source_first <= litedramcore_sdram_bankmachine7_pipe_valid_sink_first;
        litedramcore_sdram_bankmachine7_pipe_valid_source_last <= litedramcore_sdram_bankmachine7_pipe_valid_sink_last;
        litedramcore_sdram_bankmachine7_pipe_valid_source_payload_we <= litedramcore_sdram_bankmachine7_pipe_valid_sink_payload_we;
        litedramcore_sdram_bankmachine7_pipe_valid_source_payload_addr <= litedramcore_sdram_bankmachine7_pipe_valid_sink_payload_addr;
    end
    if (litedramcore_sdram_bankmachine7_twtpcon_valid) begin
        litedramcore_sdram_bankmachine7_twtpcon_count <= 2'd3;
        if (1'd0) begin
            litedramcore_sdram_bankmachine7_twtpcon_ready <= 1'd1;
        end else begin
            litedramcore_sdram_bankmachine7_twtpcon_ready <= 1'd0;
        end
    end else begin
        if ((~litedramcore_sdram_bankmachine7_twtpcon_ready)) begin
            litedramcore_sdram_bankmachine7_twtpcon_count <= (litedramcore_sdram_bankmachine7_twtpcon_count - 1'd1);
            if ((litedramcore_sdram_bankmachine7_twtpcon_count == 1'd1)) begin
                litedramcore_sdram_bankmachine7_twtpcon_ready <= 1'd1;
            end
        end
    end
    bankmachine7_state <= bankmachine7_next_state;
    if ((~litedramcore_sdram_en0)) begin
        litedramcore_sdram_time0 <= 5'd31;
    end else begin
        if ((~litedramcore_sdram_max_time0)) begin
            litedramcore_sdram_time0 <= (litedramcore_sdram_time0 - 1'd1);
        end
    end
    if ((~litedramcore_sdram_en1)) begin
        litedramcore_sdram_time1 <= 4'd15;
    end else begin
        if ((~litedramcore_sdram_max_time1)) begin
            litedramcore_sdram_time1 <= (litedramcore_sdram_time1 - 1'd1);
        end
    end
    if (litedramcore_sdram_choose_cmd_ce) begin
        case (litedramcore_sdram_choose_cmd_grant)
            1'd0: begin
                if (litedramcore_sdram_choose_cmd_request[1]) begin
                    litedramcore_sdram_choose_cmd_grant <= 1'd1;
                end else begin
                    if (litedramcore_sdram_choose_cmd_request[2]) begin
                        litedramcore_sdram_choose_cmd_grant <= 2'd2;
                    end else begin
                        if (litedramcore_sdram_choose_cmd_request[3]) begin
                            litedramcore_sdram_choose_cmd_grant <= 2'd3;
                        end else begin
                            if (litedramcore_sdram_choose_cmd_request[4]) begin
                                litedramcore_sdram_choose_cmd_grant <= 3'd4;
                            end else begin
                                if (litedramcore_sdram_choose_cmd_request[5]) begin
                                    litedramcore_sdram_choose_cmd_grant <= 3'd5;
                                end else begin
                                    if (litedramcore_sdram_choose_cmd_request[6]) begin
                                        litedramcore_sdram_choose_cmd_grant <= 3'd6;
                                    end else begin
                                        if (litedramcore_sdram_choose_cmd_request[7]) begin
                                            litedramcore_sdram_choose_cmd_grant <= 3'd7;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            1'd1: begin
                if (litedramcore_sdram_choose_cmd_request[2]) begin
                    litedramcore_sdram_choose_cmd_grant <= 2'd2;
                end else begin
                    if (litedramcore_sdram_choose_cmd_request[3]) begin
                        litedramcore_sdram_choose_cmd_grant <= 2'd3;
                    end else begin
                        if (litedramcore_sdram_choose_cmd_request[4]) begin
                            litedramcore_sdram_choose_cmd_grant <= 3'd4;
                        end else begin
                            if (litedramcore_sdram_choose_cmd_request[5]) begin
                                litedramcore_sdram_choose_cmd_grant <= 3'd5;
                            end else begin
                                if (litedramcore_sdram_choose_cmd_request[6]) begin
                                    litedramcore_sdram_choose_cmd_grant <= 3'd6;
                                end else begin
                                    if (litedramcore_sdram_choose_cmd_request[7]) begin
                                        litedramcore_sdram_choose_cmd_grant <= 3'd7;
                                    end else begin
                                        if (litedramcore_sdram_choose_cmd_request[0]) begin
                                            litedramcore_sdram_choose_cmd_grant <= 1'd0;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            2'd2: begin
                if (litedramcore_sdram_choose_cmd_request[3]) begin
                    litedramcore_sdram_choose_cmd_grant <= 2'd3;
                end else begin
                    if (litedramcore_sdram_choose_cmd_request[4]) begin
                        litedramcore_sdram_choose_cmd_grant <= 3'd4;
                    end else begin
                        if (litedramcore_sdram_choose_cmd_request[5]) begin
                            litedramcore_sdram_choose_cmd_grant <= 3'd5;
                        end else begin
                            if (litedramcore_sdram_choose_cmd_request[6]) begin
                                litedramcore_sdram_choose_cmd_grant <= 3'd6;
                            end else begin
                                if (litedramcore_sdram_choose_cmd_request[7]) begin
                                    litedramcore_sdram_choose_cmd_grant <= 3'd7;
                                end else begin
                                    if (litedramcore_sdram_choose_cmd_request[0]) begin
                                        litedramcore_sdram_choose_cmd_grant <= 1'd0;
                                    end else begin
                                        if (litedramcore_sdram_choose_cmd_request[1]) begin
                                            litedramcore_sdram_choose_cmd_grant <= 1'd1;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            2'd3: begin
                if (litedramcore_sdram_choose_cmd_request[4]) begin
                    litedramcore_sdram_choose_cmd_grant <= 3'd4;
                end else begin
                    if (litedramcore_sdram_choose_cmd_request[5]) begin
                        litedramcore_sdram_choose_cmd_grant <= 3'd5;
                    end else begin
                        if (litedramcore_sdram_choose_cmd_request[6]) begin
                            litedramcore_sdram_choose_cmd_grant <= 3'd6;
                        end else begin
                            if (litedramcore_sdram_choose_cmd_request[7]) begin
                                litedramcore_sdram_choose_cmd_grant <= 3'd7;
                            end else begin
                                if (litedramcore_sdram_choose_cmd_request[0]) begin
                                    litedramcore_sdram_choose_cmd_grant <= 1'd0;
                                end else begin
                                    if (litedramcore_sdram_choose_cmd_request[1]) begin
                                        litedramcore_sdram_choose_cmd_grant <= 1'd1;
                                    end else begin
                                        if (litedramcore_sdram_choose_cmd_request[2]) begin
                                            litedramcore_sdram_choose_cmd_grant <= 2'd2;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            3'd4: begin
                if (litedramcore_sdram_choose_cmd_request[5]) begin
                    litedramcore_sdram_choose_cmd_grant <= 3'd5;
                end else begin
                    if (litedramcore_sdram_choose_cmd_request[6]) begin
                        litedramcore_sdram_choose_cmd_grant <= 3'd6;
                    end else begin
                        if (litedramcore_sdram_choose_cmd_request[7]) begin
                            litedramcore_sdram_choose_cmd_grant <= 3'd7;
                        end else begin
                            if (litedramcore_sdram_choose_cmd_request[0]) begin
                                litedramcore_sdram_choose_cmd_grant <= 1'd0;
                            end else begin
                                if (litedramcore_sdram_choose_cmd_request[1]) begin
                                    litedramcore_sdram_choose_cmd_grant <= 1'd1;
                                end else begin
                                    if (litedramcore_sdram_choose_cmd_request[2]) begin
                                        litedramcore_sdram_choose_cmd_grant <= 2'd2;
                                    end else begin
                                        if (litedramcore_sdram_choose_cmd_request[3]) begin
                                            litedramcore_sdram_choose_cmd_grant <= 2'd3;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            3'd5: begin
                if (litedramcore_sdram_choose_cmd_request[6]) begin
                    litedramcore_sdram_choose_cmd_grant <= 3'd6;
                end else begin
                    if (litedramcore_sdram_choose_cmd_request[7]) begin
                        litedramcore_sdram_choose_cmd_grant <= 3'd7;
                    end else begin
                        if (litedramcore_sdram_choose_cmd_request[0]) begin
                            litedramcore_sdram_choose_cmd_grant <= 1'd0;
                        end else begin
                            if (litedramcore_sdram_choose_cmd_request[1]) begin
                                litedramcore_sdram_choose_cmd_grant <= 1'd1;
                            end else begin
                                if (litedramcore_sdram_choose_cmd_request[2]) begin
                                    litedramcore_sdram_choose_cmd_grant <= 2'd2;
                                end else begin
                                    if (litedramcore_sdram_choose_cmd_request[3]) begin
                                        litedramcore_sdram_choose_cmd_grant <= 2'd3;
                                    end else begin
                                        if (litedramcore_sdram_choose_cmd_request[4]) begin
                                            litedramcore_sdram_choose_cmd_grant <= 3'd4;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            3'd6: begin
                if (litedramcore_sdram_choose_cmd_request[7]) begin
                    litedramcore_sdram_choose_cmd_grant <= 3'd7;
                end else begin
                    if (litedramcore_sdram_choose_cmd_request[0]) begin
                        litedramcore_sdram_choose_cmd_grant <= 1'd0;
                    end else begin
                        if (litedramcore_sdram_choose_cmd_request[1]) begin
                            litedramcore_sdram_choose_cmd_grant <= 1'd1;
                        end else begin
                            if (litedramcore_sdram_choose_cmd_request[2]) begin
                                litedramcore_sdram_choose_cmd_grant <= 2'd2;
                            end else begin
                                if (litedramcore_sdram_choose_cmd_request[3]) begin
                                    litedramcore_sdram_choose_cmd_grant <= 2'd3;
                                end else begin
                                    if (litedramcore_sdram_choose_cmd_request[4]) begin
                                        litedramcore_sdram_choose_cmd_grant <= 3'd4;
                                    end else begin
                                        if (litedramcore_sdram_choose_cmd_request[5]) begin
                                            litedramcore_sdram_choose_cmd_grant <= 3'd5;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            3'd7: begin
                if (litedramcore_sdram_choose_cmd_request[0]) begin
                    litedramcore_sdram_choose_cmd_grant <= 1'd0;
                end else begin
                    if (litedramcore_sdram_choose_cmd_request[1]) begin
                        litedramcore_sdram_choose_cmd_grant <= 1'd1;
                    end else begin
                        if (litedramcore_sdram_choose_cmd_request[2]) begin
                            litedramcore_sdram_choose_cmd_grant <= 2'd2;
                        end else begin
                            if (litedramcore_sdram_choose_cmd_request[3]) begin
                                litedramcore_sdram_choose_cmd_grant <= 2'd3;
                            end else begin
                                if (litedramcore_sdram_choose_cmd_request[4]) begin
                                    litedramcore_sdram_choose_cmd_grant <= 3'd4;
                                end else begin
                                    if (litedramcore_sdram_choose_cmd_request[5]) begin
                                        litedramcore_sdram_choose_cmd_grant <= 3'd5;
                                    end else begin
                                        if (litedramcore_sdram_choose_cmd_request[6]) begin
                                            litedramcore_sdram_choose_cmd_grant <= 3'd6;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
        endcase
    end
    if (litedramcore_sdram_choose_req_ce) begin
        case (litedramcore_sdram_choose_req_grant)
            1'd0: begin
                if (litedramcore_sdram_choose_req_request[1]) begin
                    litedramcore_sdram_choose_req_grant <= 1'd1;
                end else begin
                    if (litedramcore_sdram_choose_req_request[2]) begin
                        litedramcore_sdram_choose_req_grant <= 2'd2;
                    end else begin
                        if (litedramcore_sdram_choose_req_request[3]) begin
                            litedramcore_sdram_choose_req_grant <= 2'd3;
                        end else begin
                            if (litedramcore_sdram_choose_req_request[4]) begin
                                litedramcore_sdram_choose_req_grant <= 3'd4;
                            end else begin
                                if (litedramcore_sdram_choose_req_request[5]) begin
                                    litedramcore_sdram_choose_req_grant <= 3'd5;
                                end else begin
                                    if (litedramcore_sdram_choose_req_request[6]) begin
                                        litedramcore_sdram_choose_req_grant <= 3'd6;
                                    end else begin
                                        if (litedramcore_sdram_choose_req_request[7]) begin
                                            litedramcore_sdram_choose_req_grant <= 3'd7;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            1'd1: begin
                if (litedramcore_sdram_choose_req_request[2]) begin
                    litedramcore_sdram_choose_req_grant <= 2'd2;
                end else begin
                    if (litedramcore_sdram_choose_req_request[3]) begin
                        litedramcore_sdram_choose_req_grant <= 2'd3;
                    end else begin
                        if (litedramcore_sdram_choose_req_request[4]) begin
                            litedramcore_sdram_choose_req_grant <= 3'd4;
                        end else begin
                            if (litedramcore_sdram_choose_req_request[5]) begin
                                litedramcore_sdram_choose_req_grant <= 3'd5;
                            end else begin
                                if (litedramcore_sdram_choose_req_request[6]) begin
                                    litedramcore_sdram_choose_req_grant <= 3'd6;
                                end else begin
                                    if (litedramcore_sdram_choose_req_request[7]) begin
                                        litedramcore_sdram_choose_req_grant <= 3'd7;
                                    end else begin
                                        if (litedramcore_sdram_choose_req_request[0]) begin
                                            litedramcore_sdram_choose_req_grant <= 1'd0;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            2'd2: begin
                if (litedramcore_sdram_choose_req_request[3]) begin
                    litedramcore_sdram_choose_req_grant <= 2'd3;
                end else begin
                    if (litedramcore_sdram_choose_req_request[4]) begin
                        litedramcore_sdram_choose_req_grant <= 3'd4;
                    end else begin
                        if (litedramcore_sdram_choose_req_request[5]) begin
                            litedramcore_sdram_choose_req_grant <= 3'd5;
                        end else begin
                            if (litedramcore_sdram_choose_req_request[6]) begin
                                litedramcore_sdram_choose_req_grant <= 3'd6;
                            end else begin
                                if (litedramcore_sdram_choose_req_request[7]) begin
                                    litedramcore_sdram_choose_req_grant <= 3'd7;
                                end else begin
                                    if (litedramcore_sdram_choose_req_request[0]) begin
                                        litedramcore_sdram_choose_req_grant <= 1'd0;
                                    end else begin
                                        if (litedramcore_sdram_choose_req_request[1]) begin
                                            litedramcore_sdram_choose_req_grant <= 1'd1;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            2'd3: begin
                if (litedramcore_sdram_choose_req_request[4]) begin
                    litedramcore_sdram_choose_req_grant <= 3'd4;
                end else begin
                    if (litedramcore_sdram_choose_req_request[5]) begin
                        litedramcore_sdram_choose_req_grant <= 3'd5;
                    end else begin
                        if (litedramcore_sdram_choose_req_request[6]) begin
                            litedramcore_sdram_choose_req_grant <= 3'd6;
                        end else begin
                            if (litedramcore_sdram_choose_req_request[7]) begin
                                litedramcore_sdram_choose_req_grant <= 3'd7;
                            end else begin
                                if (litedramcore_sdram_choose_req_request[0]) begin
                                    litedramcore_sdram_choose_req_grant <= 1'd0;
                                end else begin
                                    if (litedramcore_sdram_choose_req_request[1]) begin
                                        litedramcore_sdram_choose_req_grant <= 1'd1;
                                    end else begin
                                        if (litedramcore_sdram_choose_req_request[2]) begin
                                            litedramcore_sdram_choose_req_grant <= 2'd2;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            3'd4: begin
                if (litedramcore_sdram_choose_req_request[5]) begin
                    litedramcore_sdram_choose_req_grant <= 3'd5;
                end else begin
                    if (litedramcore_sdram_choose_req_request[6]) begin
                        litedramcore_sdram_choose_req_grant <= 3'd6;
                    end else begin
                        if (litedramcore_sdram_choose_req_request[7]) begin
                            litedramcore_sdram_choose_req_grant <= 3'd7;
                        end else begin
                            if (litedramcore_sdram_choose_req_request[0]) begin
                                litedramcore_sdram_choose_req_grant <= 1'd0;
                            end else begin
                                if (litedramcore_sdram_choose_req_request[1]) begin
                                    litedramcore_sdram_choose_req_grant <= 1'd1;
                                end else begin
                                    if (litedramcore_sdram_choose_req_request[2]) begin
                                        litedramcore_sdram_choose_req_grant <= 2'd2;
                                    end else begin
                                        if (litedramcore_sdram_choose_req_request[3]) begin
                                            litedramcore_sdram_choose_req_grant <= 2'd3;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            3'd5: begin
                if (litedramcore_sdram_choose_req_request[6]) begin
                    litedramcore_sdram_choose_req_grant <= 3'd6;
                end else begin
                    if (litedramcore_sdram_choose_req_request[7]) begin
                        litedramcore_sdram_choose_req_grant <= 3'd7;
                    end else begin
                        if (litedramcore_sdram_choose_req_request[0]) begin
                            litedramcore_sdram_choose_req_grant <= 1'd0;
                        end else begin
                            if (litedramcore_sdram_choose_req_request[1]) begin
                                litedramcore_sdram_choose_req_grant <= 1'd1;
                            end else begin
                                if (litedramcore_sdram_choose_req_request[2]) begin
                                    litedramcore_sdram_choose_req_grant <= 2'd2;
                                end else begin
                                    if (litedramcore_sdram_choose_req_request[3]) begin
                                        litedramcore_sdram_choose_req_grant <= 2'd3;
                                    end else begin
                                        if (litedramcore_sdram_choose_req_request[4]) begin
                                            litedramcore_sdram_choose_req_grant <= 3'd4;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            3'd6: begin
                if (litedramcore_sdram_choose_req_request[7]) begin
                    litedramcore_sdram_choose_req_grant <= 3'd7;
                end else begin
                    if (litedramcore_sdram_choose_req_request[0]) begin
                        litedramcore_sdram_choose_req_grant <= 1'd0;
                    end else begin
                        if (litedramcore_sdram_choose_req_request[1]) begin
                            litedramcore_sdram_choose_req_grant <= 1'd1;
                        end else begin
                            if (litedramcore_sdram_choose_req_request[2]) begin
                                litedramcore_sdram_choose_req_grant <= 2'd2;
                            end else begin
                                if (litedramcore_sdram_choose_req_request[3]) begin
                                    litedramcore_sdram_choose_req_grant <= 2'd3;
                                end else begin
                                    if (litedramcore_sdram_choose_req_request[4]) begin
                                        litedramcore_sdram_choose_req_grant <= 3'd4;
                                    end else begin
                                        if (litedramcore_sdram_choose_req_request[5]) begin
                                            litedramcore_sdram_choose_req_grant <= 3'd5;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
            3'd7: begin
                if (litedramcore_sdram_choose_req_request[0]) begin
                    litedramcore_sdram_choose_req_grant <= 1'd0;
                end else begin
                    if (litedramcore_sdram_choose_req_request[1]) begin
                        litedramcore_sdram_choose_req_grant <= 1'd1;
                    end else begin
                        if (litedramcore_sdram_choose_req_request[2]) begin
                            litedramcore_sdram_choose_req_grant <= 2'd2;
                        end else begin
                            if (litedramcore_sdram_choose_req_request[3]) begin
                                litedramcore_sdram_choose_req_grant <= 2'd3;
                            end else begin
                                if (litedramcore_sdram_choose_req_request[4]) begin
                                    litedramcore_sdram_choose_req_grant <= 3'd4;
                                end else begin
                                    if (litedramcore_sdram_choose_req_request[5]) begin
                                        litedramcore_sdram_choose_req_grant <= 3'd5;
                                    end else begin
                                        if (litedramcore_sdram_choose_req_request[6]) begin
                                            litedramcore_sdram_choose_req_grant <= 3'd6;
                                        end
                                    end
                                end
                            end
                        end
                    end
                end
            end
        endcase
    end
    litedramcore_sdram_dfi_p0_cs_n <= 1'd0;
    litedramcore_sdram_dfi_p0_bank <= self0;
    litedramcore_sdram_dfi_p0_address <= self1;
    litedramcore_sdram_dfi_p0_cas_n <= (~self2);
    litedramcore_sdram_dfi_p0_ras_n <= (~self3);
    litedramcore_sdram_dfi_p0_we_n <= (~self4);
    litedramcore_sdram_dfi_p0_rddata_en <= self5;
    litedramcore_sdram_dfi_p0_wrdata_en <= self6;
    litedramcore_sdram_dfi_p1_cs_n <= 1'd0;
    litedramcore_sdram_dfi_p1_bank <= self7;
    litedramcore_sdram_dfi_p1_address <= self8;
    litedramcore_sdram_dfi_p1_cas_n <= (~self9);
    litedramcore_sdram_dfi_p1_ras_n <= (~self10);
    litedramcore_sdram_dfi_p1_we_n <= (~self11);
    litedramcore_sdram_dfi_p1_rddata_en <= self12;
    litedramcore_sdram_dfi_p1_wrdata_en <= self13;
    if (litedramcore_sdram_tccdcon_valid) begin
        litedramcore_sdram_tccdcon_count <= 1'd0;
        if (1'd1) begin
            litedramcore_sdram_tccdcon_ready <= 1'd1;
        end else begin
            litedramcore_sdram_tccdcon_ready <= 1'd0;
        end
    end else begin
        if ((~litedramcore_sdram_tccdcon_ready)) begin
            litedramcore_sdram_tccdcon_count <= (litedramcore_sdram_tccdcon_count - 1'd1);
            if ((litedramcore_sdram_tccdcon_count == 1'd1)) begin
                litedramcore_sdram_tccdcon_ready <= 1'd1;
            end
        end
    end
    if (litedramcore_sdram_twtrcon_valid) begin
        litedramcore_sdram_twtrcon_count <= 2'd3;
        if (1'd0) begin
            litedramcore_sdram_twtrcon_ready <= 1'd1;
        end else begin
            litedramcore_sdram_twtrcon_ready <= 1'd0;
        end
    end else begin
        if ((~litedramcore_sdram_twtrcon_ready)) begin
            litedramcore_sdram_twtrcon_count <= (litedramcore_sdram_twtrcon_count - 1'd1);
            if ((litedramcore_sdram_twtrcon_count == 1'd1)) begin
                litedramcore_sdram_twtrcon_ready <= 1'd1;
            end
        end
    end
    multiplexer_state <= multiplexer_next_state;
    new_master_wdata_ready0 <= ((((((((1'd0 | ((roundrobin0_grant == 1'd0) & litedramcore_sdram_interface_bank0_wdata_ready)) | ((roundrobin1_grant == 1'd0) & litedramcore_sdram_interface_bank1_wdata_ready)) | ((roundrobin2_grant == 1'd0) & litedramcore_sdram_interface_bank2_wdata_ready)) | ((roundrobin3_grant == 1'd0) & litedramcore_sdram_interface_bank3_wdata_ready)) | ((roundrobin4_grant == 1'd0) & litedramcore_sdram_interface_bank4_wdata_ready)) | ((roundrobin5_grant == 1'd0) & litedramcore_sdram_interface_bank5_wdata_ready)) | ((roundrobin6_grant == 1'd0) & litedramcore_sdram_interface_bank6_wdata_ready)) | ((roundrobin7_grant == 1'd0) & litedramcore_sdram_interface_bank7_wdata_ready));
    new_master_wdata_ready1 <= ((((((((1'd0 | ((roundrobin0_grant == 1'd1) & litedramcore_sdram_interface_bank0_wdata_ready)) | ((roundrobin1_grant == 1'd1) & litedramcore_sdram_interface_bank1_wdata_ready)) | ((roundrobin2_grant == 1'd1) & litedramcore_sdram_interface_bank2_wdata_ready)) | ((roundrobin3_grant == 1'd1) & litedramcore_sdram_interface_bank3_wdata_ready)) | ((roundrobin4_grant == 1'd1) & litedramcore_sdram_interface_bank4_wdata_ready)) | ((roundrobin5_grant == 1'd1) & litedramcore_sdram_interface_bank5_wdata_ready)) | ((roundrobin6_grant == 1'd1) & litedramcore_sdram_interface_bank6_wdata_ready)) | ((roundrobin7_grant == 1'd1) & litedramcore_sdram_interface_bank7_wdata_ready));
    new_master_rdata_valid0 <= ((((((((1'd0 | ((roundrobin0_grant == 1'd0) & litedramcore_sdram_interface_bank0_rdata_valid)) | ((roundrobin1_grant == 1'd0) & litedramcore_sdram_interface_bank1_rdata_valid)) | ((roundrobin2_grant == 1'd0) & litedramcore_sdram_interface_bank2_rdata_valid)) | ((roundrobin3_grant == 1'd0) & litedramcore_sdram_interface_bank3_rdata_valid)) | ((roundrobin4_grant == 1'd0) & litedramcore_sdram_interface_bank4_rdata_valid)) | ((roundrobin5_grant == 1'd0) & litedramcore_sdram_interface_bank5_rdata_valid)) | ((roundrobin6_grant == 1'd0) & litedramcore_sdram_interface_bank6_rdata_valid)) | ((roundrobin7_grant == 1'd0) & litedramcore_sdram_interface_bank7_rdata_valid));
    new_master_rdata_valid1 <= new_master_rdata_valid0;
    new_master_rdata_valid2 <= new_master_rdata_valid1;
    new_master_rdata_valid3 <= new_master_rdata_valid2;
    new_master_rdata_valid4 <= new_master_rdata_valid3;
    new_master_rdata_valid5 <= new_master_rdata_valid4;
    new_master_rdata_valid6 <= new_master_rdata_valid5;
    new_master_rdata_valid7 <= new_master_rdata_valid6;
    new_master_rdata_valid8 <= new_master_rdata_valid7;
    new_master_rdata_valid9 <= ((((((((1'd0 | ((roundrobin0_grant == 1'd1) & litedramcore_sdram_interface_bank0_rdata_valid)) | ((roundrobin1_grant == 1'd1) & litedramcore_sdram_interface_bank1_rdata_valid)) | ((roundrobin2_grant == 1'd1) & litedramcore_sdram_interface_bank2_rdata_valid)) | ((roundrobin3_grant == 1'd1) & litedramcore_sdram_interface_bank3_rdata_valid)) | ((roundrobin4_grant == 1'd1) & litedramcore_sdram_interface_bank4_rdata_valid)) | ((roundrobin5_grant == 1'd1) & litedramcore_sdram_interface_bank5_rdata_valid)) | ((roundrobin6_grant == 1'd1) & litedramcore_sdram_interface_bank6_rdata_valid)) | ((roundrobin7_grant == 1'd1) & litedramcore_sdram_interface_bank7_rdata_valid));
    new_master_rdata_valid10 <= new_master_rdata_valid9;
    new_master_rdata_valid11 <= new_master_rdata_valid10;
    new_master_rdata_valid12 <= new_master_rdata_valid11;
    new_master_rdata_valid13 <= new_master_rdata_valid12;
    new_master_rdata_valid14 <= new_master_rdata_valid13;
    new_master_rdata_valid15 <= new_master_rdata_valid14;
    new_master_rdata_valid16 <= new_master_rdata_valid15;
    new_master_rdata_valid17 <= new_master_rdata_valid16;
    if (roundrobin0_ce) begin
        case (roundrobin0_grant)
            1'd0: begin
                if (roundrobin0_request[1]) begin
                    roundrobin0_grant <= 1'd1;
                end
            end
            1'd1: begin
                if (roundrobin0_request[0]) begin
                    roundrobin0_grant <= 1'd0;
                end
            end
        endcase
    end
    if (roundrobin1_ce) begin
        case (roundrobin1_grant)
            1'd0: begin
                if (roundrobin1_request[1]) begin
                    roundrobin1_grant <= 1'd1;
                end
            end
            1'd1: begin
                if (roundrobin1_request[0]) begin
                    roundrobin1_grant <= 1'd0;
                end
            end
        endcase
    end
    if (roundrobin2_ce) begin
        case (roundrobin2_grant)
            1'd0: begin
                if (roundrobin2_request[1]) begin
                    roundrobin2_grant <= 1'd1;
                end
            end
            1'd1: begin
                if (roundrobin2_request[0]) begin
                    roundrobin2_grant <= 1'd0;
                end
            end
        endcase
    end
    if (roundrobin3_ce) begin
        case (roundrobin3_grant)
            1'd0: begin
                if (roundrobin3_request[1]) begin
                    roundrobin3_grant <= 1'd1;
                end
            end
            1'd1: begin
                if (roundrobin3_request[0]) begin
                    roundrobin3_grant <= 1'd0;
                end
            end
        endcase
    end
    if (roundrobin4_ce) begin
        case (roundrobin4_grant)
            1'd0: begin
                if (roundrobin4_request[1]) begin
                    roundrobin4_grant <= 1'd1;
                end
            end
            1'd1: begin
                if (roundrobin4_request[0]) begin
                    roundrobin4_grant <= 1'd0;
                end
            end
        endcase
    end
    if (roundrobin5_ce) begin
        case (roundrobin5_grant)
            1'd0: begin
                if (roundrobin5_request[1]) begin
                    roundrobin5_grant <= 1'd1;
                end
            end
            1'd1: begin
                if (roundrobin5_request[0]) begin
                    roundrobin5_grant <= 1'd0;
                end
            end
        endcase
    end
    if (roundrobin6_ce) begin
        case (roundrobin6_grant)
            1'd0: begin
                if (roundrobin6_request[1]) begin
                    roundrobin6_grant <= 1'd1;
                end
            end
            1'd1: begin
                if (roundrobin6_request[0]) begin
                    roundrobin6_grant <= 1'd0;
                end
            end
        endcase
    end
    if (roundrobin7_ce) begin
        case (roundrobin7_grant)
            1'd0: begin
                if (roundrobin7_request[1]) begin
                    roundrobin7_grant <= 1'd1;
                end
            end
            1'd1: begin
                if (roundrobin7_request[0]) begin
                    roundrobin7_grant <= 1'd0;
                end
            end
        endcase
    end
    litedramcore_adr_offset_r <= litedramcore_wb_sdram_adr[0];
    fullmemorywe_state <= fullmemorywe_next_state;
    litedramwishbone2native0_state <= litedramwishbone2native0_next_state;
    if (litedramcore_aborted_litedramwishbone2native0_next_value_ce) begin
        litedramcore_aborted <= litedramcore_aborted_litedramwishbone2native0_next_value;
    end
    litedramwishbone2native1_state <= litedramwishbone2native1_next_state;
    if (wishbone2native_aborted_litedramwishbone2native1_next_value_ce) begin
        wishbone2native_aborted <= wishbone2native_aborted_litedramwishbone2native1_next_value;
    end
    wishbone2csr_state <= wishbone2csr_next_state;
    if (interface1_dat_w_wishbone2csr_next_value_ce0) begin
        interface1_dat_w <= interface1_dat_w_wishbone2csr_next_value0;
    end
    if (interface1_adr_wishbone2csr_next_value_ce1) begin
        interface1_adr <= interface1_adr_wishbone2csr_next_value1;
    end
    if (interface1_re_wishbone2csr_next_value_ce2) begin
        interface1_re <= interface1_re_wishbone2csr_next_value2;
    end
    if (interface1_we_wishbone2csr_next_value_ce3) begin
        interface1_we <= interface1_we_wishbone2csr_next_value3;
    end
    interface0_bank_bus_dat_r <= 1'd0;
    if (csrbank0_sel) begin
        case (interface0_bank_bus_adr[8:0])
            1'd0: begin
                interface0_bank_bus_dat_r <= csrbank0_reset0_w;
            end
            1'd1: begin
                interface0_bank_bus_dat_r <= csrbank0_scratch0_w;
            end
            2'd2: begin
                interface0_bank_bus_dat_r <= csrbank0_bus_errors_w;
            end
        endcase
    end
    if (csrbank0_reset0_re) begin
        litedramcore_reset_storage <= csrbank0_reset0_r;
    end
    litedramcore_reset_re <= csrbank0_reset0_re;
    if (csrbank0_scratch0_re) begin
        litedramcore_scratch_storage <= csrbank0_scratch0_r;
    end
    litedramcore_scratch_re <= csrbank0_scratch0_re;
    litedramcore_bus_errors_re <= csrbank0_bus_errors_re;
    interface1_bank_bus_dat_r <= 1'd0;
    if (csrbank1_sel) begin
        case (interface1_bank_bus_adr[8:0])
            1'd0: begin
                interface1_bank_bus_dat_r <= csrbank1_init_done0_w;
            end
            1'd1: begin
                interface1_bank_bus_dat_r <= csrbank1_init_error0_w;
            end
        endcase
    end
    if (csrbank1_init_done0_re) begin
        init_done_storage <= csrbank1_init_done0_r;
    end
    init_done_re <= csrbank1_init_done0_re;
    if (csrbank1_init_error0_re) begin
        init_error_storage <= csrbank1_init_error0_r;
    end
    init_error_re <= csrbank1_init_error0_re;
    interface2_bank_bus_dat_r <= 1'd0;
    if (csrbank2_sel) begin
        case (interface2_bank_bus_adr[8:0])
            1'd0: begin
                interface2_bank_bus_dat_r <= csrbank2_rst0_w;
            end
            1'd1: begin
                interface2_bank_bus_dat_r <= csrbank2_dly_sel0_w;
            end
            2'd2: begin
                interface2_bank_bus_dat_r <= csrbank2_half_sys8x_taps0_w;
            end
            2'd3: begin
                interface2_bank_bus_dat_r <= csrbank2_wlevel_en0_w;
            end
            3'd4: begin
                interface2_bank_bus_dat_r <= a7ddrphy_wlevel_strobe_w;
            end
            3'd5: begin
                interface2_bank_bus_dat_r <= a7ddrphy_rdly_dq_rst_w;
            end
            3'd6: begin
                interface2_bank_bus_dat_r <= a7ddrphy_rdly_dq_inc_w;
            end
            3'd7: begin
                interface2_bank_bus_dat_r <= a7ddrphy_rdly_dq_bitslip_rst_w;
            end
            4'd8: begin
                interface2_bank_bus_dat_r <= a7ddrphy_rdly_dq_bitslip_w;
            end
            4'd9: begin
                interface2_bank_bus_dat_r <= a7ddrphy_wdly_dq_bitslip_rst_w;
            end
            4'd10: begin
                interface2_bank_bus_dat_r <= a7ddrphy_wdly_dq_bitslip_w;
            end
            4'd11: begin
                interface2_bank_bus_dat_r <= csrbank2_rdphase0_w;
            end
            4'd12: begin
                interface2_bank_bus_dat_r <= csrbank2_wrphase0_w;
            end
        endcase
    end
    if (csrbank2_rst0_re) begin
        a7ddrphy_rst_storage <= csrbank2_rst0_r;
    end
    a7ddrphy_rst_re <= csrbank2_rst0_re;
    if (csrbank2_dly_sel0_re) begin
        a7ddrphy_dly_sel_storage <= csrbank2_dly_sel0_r;
    end
    a7ddrphy_dly_sel_re <= csrbank2_dly_sel0_re;
    if (csrbank2_half_sys8x_taps0_re) begin
        a7ddrphy_half_sys8x_taps_storage <= csrbank2_half_sys8x_taps0_r;
    end
    a7ddrphy_half_sys8x_taps_re <= csrbank2_half_sys8x_taps0_re;
    if (csrbank2_wlevel_en0_re) begin
        a7ddrphy_wlevel_en_storage <= csrbank2_wlevel_en0_r;
    end
    a7ddrphy_wlevel_en_re <= csrbank2_wlevel_en0_re;
    if (csrbank2_rdphase0_re) begin
        a7ddrphy_rdphase_storage <= csrbank2_rdphase0_r;
    end
    a7ddrphy_rdphase_re <= csrbank2_rdphase0_re;
    if (csrbank2_wrphase0_re) begin
        a7ddrphy_wrphase_storage <= csrbank2_wrphase0_r;
    end
    a7ddrphy_wrphase_re <= csrbank2_wrphase0_re;
    interface3_bank_bus_dat_r <= 1'd0;
    if (csrbank3_sel) begin
        case (interface3_bank_bus_adr[8:0])
            1'd0: begin
                interface3_bank_bus_dat_r <= csrbank3_dfii_control0_w;
            end
            1'd1: begin
                interface3_bank_bus_dat_r <= csrbank3_dfii_pi0_command0_w;
            end
            2'd2: begin
                interface3_bank_bus_dat_r <= litedramcore_sdram_phaseinjector0_command_issue_w;
            end
            2'd3: begin
                interface3_bank_bus_dat_r <= csrbank3_dfii_pi0_address0_w;
            end
            3'd4: begin
                interface3_bank_bus_dat_r <= csrbank3_dfii_pi0_baddress0_w;
            end
            3'd5: begin
                interface3_bank_bus_dat_r <= csrbank3_dfii_pi0_wrdata0_w;
            end
            3'd6: begin
                interface3_bank_bus_dat_r <= csrbank3_dfii_pi0_rddata_w;
            end
            3'd7: begin
                interface3_bank_bus_dat_r <= csrbank3_dfii_pi1_command0_w;
            end
            4'd8: begin
                interface3_bank_bus_dat_r <= litedramcore_sdram_phaseinjector1_command_issue_w;
            end
            4'd9: begin
                interface3_bank_bus_dat_r <= csrbank3_dfii_pi1_address0_w;
            end
            4'd10: begin
                interface3_bank_bus_dat_r <= csrbank3_dfii_pi1_baddress0_w;
            end
            4'd11: begin
                interface3_bank_bus_dat_r <= csrbank3_dfii_pi1_wrdata0_w;
            end
            4'd12: begin
                interface3_bank_bus_dat_r <= csrbank3_dfii_pi1_rddata_w;
            end
        endcase
    end
    if (csrbank3_dfii_control0_re) begin
        litedramcore_sdram_storage <= csrbank3_dfii_control0_r;
    end
    litedramcore_sdram_re <= csrbank3_dfii_control0_re;
    if (csrbank3_dfii_pi0_command0_re) begin
        litedramcore_sdram_phaseinjector0_command_storage <= csrbank3_dfii_pi0_command0_r;
    end
    litedramcore_sdram_phaseinjector0_command_re <= csrbank3_dfii_pi0_command0_re;
    if (csrbank3_dfii_pi0_address0_re) begin
        litedramcore_sdram_phaseinjector0_address_storage <= csrbank3_dfii_pi0_address0_r;
    end
    litedramcore_sdram_phaseinjector0_address_re <= csrbank3_dfii_pi0_address0_re;
    if (csrbank3_dfii_pi0_baddress0_re) begin
        litedramcore_sdram_phaseinjector0_baddress_storage <= csrbank3_dfii_pi0_baddress0_r;
    end
    litedramcore_sdram_phaseinjector0_baddress_re <= csrbank3_dfii_pi0_baddress0_re;
    if (csrbank3_dfii_pi0_wrdata0_re) begin
        litedramcore_sdram_phaseinjector0_wrdata_storage <= csrbank3_dfii_pi0_wrdata0_r;
    end
    litedramcore_sdram_phaseinjector0_wrdata_re <= csrbank3_dfii_pi0_wrdata0_re;
    litedramcore_sdram_phaseinjector0_rddata_re <= csrbank3_dfii_pi0_rddata_re;
    if (csrbank3_dfii_pi1_command0_re) begin
        litedramcore_sdram_phaseinjector1_command_storage <= csrbank3_dfii_pi1_command0_r;
    end
    litedramcore_sdram_phaseinjector1_command_re <= csrbank3_dfii_pi1_command0_re;
    if (csrbank3_dfii_pi1_address0_re) begin
        litedramcore_sdram_phaseinjector1_address_storage <= csrbank3_dfii_pi1_address0_r;
    end
    litedramcore_sdram_phaseinjector1_address_re <= csrbank3_dfii_pi1_address0_re;
    if (csrbank3_dfii_pi1_baddress0_re) begin
        litedramcore_sdram_phaseinjector1_baddress_storage <= csrbank3_dfii_pi1_baddress0_r;
    end
    litedramcore_sdram_phaseinjector1_baddress_re <= csrbank3_dfii_pi1_baddress0_re;
    if (csrbank3_dfii_pi1_wrdata0_re) begin
        litedramcore_sdram_phaseinjector1_wrdata_storage <= csrbank3_dfii_pi1_wrdata0_r;
    end
    litedramcore_sdram_phaseinjector1_wrdata_re <= csrbank3_dfii_pi1_wrdata0_re;
    litedramcore_sdram_phaseinjector1_rddata_re <= csrbank3_dfii_pi1_rddata_re;
    interface4_bank_bus_dat_r <= 1'd0;
    if (csrbank4_sel) begin
        case (interface4_bank_bus_adr[8:0])
            1'd0: begin
                interface4_bank_bus_dat_r <= csrbank4_load0_w;
            end
            1'd1: begin
                interface4_bank_bus_dat_r <= csrbank4_reload0_w;
            end
            2'd2: begin
                interface4_bank_bus_dat_r <= csrbank4_en0_w;
            end
            2'd3: begin
                interface4_bank_bus_dat_r <= csrbank4_update_value0_w;
            end
            3'd4: begin
                interface4_bank_bus_dat_r <= csrbank4_value_w;
            end
            3'd5: begin
                interface4_bank_bus_dat_r <= csrbank4_ev_status_w;
            end
            3'd6: begin
                interface4_bank_bus_dat_r <= csrbank4_ev_pending_w;
            end
            3'd7: begin
                interface4_bank_bus_dat_r <= csrbank4_ev_enable0_w;
            end
        endcase
    end
    if (csrbank4_load0_re) begin
        litedramcore_load_storage <= csrbank4_load0_r;
    end
    litedramcore_load_re <= csrbank4_load0_re;
    if (csrbank4_reload0_re) begin
        litedramcore_reload_storage <= csrbank4_reload0_r;
    end
    litedramcore_reload_re <= csrbank4_reload0_re;
    if (csrbank4_en0_re) begin
        litedramcore_en_storage <= csrbank4_en0_r;
    end
    litedramcore_en_re <= csrbank4_en0_re;
    if (csrbank4_update_value0_re) begin
        litedramcore_update_value_storage <= csrbank4_update_value0_r;
    end
    litedramcore_update_value_re <= csrbank4_update_value0_re;
    litedramcore_value_re <= csrbank4_value_re;
    litedramcore_status_re <= csrbank4_ev_status_re;
    if (csrbank4_ev_pending_re) begin
        litedramcore_pending_r <= csrbank4_ev_pending_r;
    end
    litedramcore_pending_re <= csrbank4_ev_pending_re;
    if (csrbank4_ev_enable0_re) begin
        litedramcore_enable_storage <= csrbank4_ev_enable0_r;
    end
    litedramcore_enable_re <= csrbank4_ev_enable0_re;
    interface5_bank_bus_dat_r <= 1'd0;
    if (csrbank5_sel) begin
        case (interface5_bank_bus_adr[8:0])
            1'd0: begin
                interface5_bank_bus_dat_r <= uart_rxtx_w;
            end
            1'd1: begin
                interface5_bank_bus_dat_r <= csrbank5_txfull_w;
            end
            2'd2: begin
                interface5_bank_bus_dat_r <= csrbank5_rxempty_w;
            end
            2'd3: begin
                interface5_bank_bus_dat_r <= csrbank5_ev_status_w;
            end
            3'd4: begin
                interface5_bank_bus_dat_r <= csrbank5_ev_pending_w;
            end
            3'd5: begin
                interface5_bank_bus_dat_r <= csrbank5_ev_enable0_w;
            end
            3'd6: begin
                interface5_bank_bus_dat_r <= csrbank5_txempty_w;
            end
            3'd7: begin
                interface5_bank_bus_dat_r <= csrbank5_rxfull_w;
            end
        endcase
    end
    uart_txfull_re <= csrbank5_txfull_re;
    uart_rxempty_re <= csrbank5_rxempty_re;
    uart_status_re <= csrbank5_ev_status_re;
    if (csrbank5_ev_pending_re) begin
        uart_pending_r <= csrbank5_ev_pending_r;
    end
    uart_pending_re <= csrbank5_ev_pending_re;
    if (csrbank5_ev_enable0_re) begin
        uart_enable_storage <= csrbank5_ev_enable0_r;
    end
    uart_enable_re <= csrbank5_ev_enable0_re;
    uart_txempty_re <= csrbank5_txempty_re;
    uart_rxfull_re <= csrbank5_rxfull_re;
    if (sys_rst) begin
        litedramcore_reset_storage <= 2'd0;
        litedramcore_reset_re <= 1'd0;
        litedramcore_scratch_storage <= 32'd305419896;
        litedramcore_scratch_re <= 1'd0;
        litedramcore_bus_errors_re <= 1'd0;
        litedramcore_bus_errors <= 32'd0;
        litedramcore_litedramcore_ram_bus_ack <= 1'd0;
        litedramcore_ram_bus_ram_bus_ack <= 1'd0;
        litedramcore_load_storage <= 32'd0;
        litedramcore_load_re <= 1'd0;
        litedramcore_reload_storage <= 32'd0;
        litedramcore_reload_re <= 1'd0;
        litedramcore_en_storage <= 1'd0;
        litedramcore_en_re <= 1'd0;
        litedramcore_update_value_storage <= 1'd0;
        litedramcore_update_value_re <= 1'd0;
        litedramcore_value_status <= 32'd0;
        litedramcore_value_re <= 1'd0;
        litedramcore_zero_pending <= 1'd0;
        litedramcore_zero_trigger_d <= 1'd0;
        litedramcore_status_re <= 1'd0;
        litedramcore_pending_re <= 1'd0;
        litedramcore_pending_r <= 1'd0;
        litedramcore_enable_storage <= 1'd0;
        litedramcore_enable_re <= 1'd0;
        litedramcore_value <= 32'd0;
        uart_tx <= 1'd1;
        tx_tick <= 1'd0;
        rx_tick <= 1'd0;
        rx_rx_d <= 1'd0;
        uart_txfull_re <= 1'd0;
        uart_rxempty_re <= 1'd0;
        uart_tx_pending <= 1'd0;
        uart_tx_trigger_d <= 1'd0;
        uart_rx_pending <= 1'd0;
        uart_rx_trigger_d <= 1'd0;
        uart_status_re <= 1'd0;
        uart_pending_re <= 1'd0;
        uart_pending_r <= 2'd0;
        uart_enable_storage <= 2'd0;
        uart_enable_re <= 1'd0;
        uart_txempty_re <= 1'd0;
        uart_rxfull_re <= 1'd0;
        uart_tx_fifo_readable <= 1'd0;
        uart_tx_fifo_level0 <= 5'd0;
        uart_tx_fifo_produce <= 4'd0;
        uart_tx_fifo_consume <= 4'd0;
        uart_rx_fifo_readable <= 1'd0;
        uart_rx_fifo_level0 <= 5'd0;
        uart_rx_fifo_produce <= 4'd0;
        uart_rx_fifo_consume <= 4'd0;
        a7ddrphy_rst_storage <= 1'd0;
        a7ddrphy_rst_re <= 1'd0;
        a7ddrphy_dly_sel_storage <= 2'd0;
        a7ddrphy_dly_sel_re <= 1'd0;
        a7ddrphy_half_sys8x_taps_storage <= 5'd16;
        a7ddrphy_half_sys8x_taps_re <= 1'd0;
        a7ddrphy_wlevel_en_storage <= 1'd0;
        a7ddrphy_wlevel_en_re <= 1'd0;
        a7ddrphy_rdphase_storage <= 1'd1;
        a7ddrphy_rdphase_re <= 1'd0;
        a7ddrphy_wrphase_storage <= 1'd0;
        a7ddrphy_wrphase_re <= 1'd0;
        a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline <= 1'd0;
        a7ddrphy_dqspattern_o1 <= 8'd0;
        a7ddrphy_bitslip0_value0 <= 3'd7;
        a7ddrphy_bitslip1_value0 <= 3'd7;
        a7ddrphy_bitslip0_value1 <= 3'd7;
        a7ddrphy_bitslip1_value1 <= 3'd7;
        a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline <= 1'd0;
        a7ddrphy_bitslip0_value2 <= 3'd7;
        a7ddrphy_bitslip0_value3 <= 3'd7;
        a7ddrphy_bitslip1_value2 <= 3'd7;
        a7ddrphy_bitslip1_value3 <= 3'd7;
        a7ddrphy_bitslip2_value0 <= 3'd7;
        a7ddrphy_bitslip2_value1 <= 3'd7;
        a7ddrphy_bitslip3_value0 <= 3'd7;
        a7ddrphy_bitslip3_value1 <= 3'd7;
        a7ddrphy_bitslip4_value0 <= 3'd7;
        a7ddrphy_bitslip4_value1 <= 3'd7;
        a7ddrphy_bitslip5_value0 <= 3'd7;
        a7ddrphy_bitslip5_value1 <= 3'd7;
        a7ddrphy_bitslip6_value0 <= 3'd7;
        a7ddrphy_bitslip6_value1 <= 3'd7;
        a7ddrphy_bitslip7_value0 <= 3'd7;
        a7ddrphy_bitslip7_value1 <= 3'd7;
        a7ddrphy_bitslip8_value0 <= 3'd7;
        a7ddrphy_bitslip8_value1 <= 3'd7;
        a7ddrphy_bitslip9_value0 <= 3'd7;
        a7ddrphy_bitslip9_value1 <= 3'd7;
        a7ddrphy_bitslip10_value0 <= 3'd7;
        a7ddrphy_bitslip10_value1 <= 3'd7;
        a7ddrphy_bitslip11_value0 <= 3'd7;
        a7ddrphy_bitslip11_value1 <= 3'd7;
        a7ddrphy_bitslip12_value0 <= 3'd7;
        a7ddrphy_bitslip12_value1 <= 3'd7;
        a7ddrphy_bitslip13_value0 <= 3'd7;
        a7ddrphy_bitslip13_value1 <= 3'd7;
        a7ddrphy_bitslip14_value0 <= 3'd7;
        a7ddrphy_bitslip14_value1 <= 3'd7;
        a7ddrphy_bitslip15_value0 <= 3'd7;
        a7ddrphy_bitslip15_value1 <= 3'd7;
        a7ddrphy_rddata_en_tappeddelayline0 <= 1'd0;
        a7ddrphy_rddata_en_tappeddelayline1 <= 1'd0;
        a7ddrphy_rddata_en_tappeddelayline2 <= 1'd0;
        a7ddrphy_rddata_en_tappeddelayline3 <= 1'd0;
        a7ddrphy_rddata_en_tappeddelayline4 <= 1'd0;
        a7ddrphy_rddata_en_tappeddelayline5 <= 1'd0;
        a7ddrphy_rddata_en_tappeddelayline6 <= 1'd0;
        a7ddrphy_rddata_en_tappeddelayline7 <= 1'd0;
        a7ddrphy_wrdata_en_tappeddelayline0 <= 1'd0;
        a7ddrphy_wrdata_en_tappeddelayline1 <= 1'd0;
        litedramcore_sdram_storage <= 4'd1;
        litedramcore_sdram_re <= 1'd0;
        litedramcore_sdram_phaseinjector0_command_storage <= 8'd0;
        litedramcore_sdram_phaseinjector0_command_re <= 1'd0;
        litedramcore_sdram_phaseinjector0_address_re <= 1'd0;
        litedramcore_sdram_phaseinjector0_baddress_re <= 1'd0;
        litedramcore_sdram_phaseinjector0_wrdata_re <= 1'd0;
        litedramcore_sdram_phaseinjector0_rddata_status <= 32'd0;
        litedramcore_sdram_phaseinjector0_rddata_re <= 1'd0;
        litedramcore_sdram_phaseinjector1_command_storage <= 8'd0;
        litedramcore_sdram_phaseinjector1_command_re <= 1'd0;
        litedramcore_sdram_phaseinjector1_address_re <= 1'd0;
        litedramcore_sdram_phaseinjector1_baddress_re <= 1'd0;
        litedramcore_sdram_phaseinjector1_wrdata_re <= 1'd0;
        litedramcore_sdram_phaseinjector1_rddata_status <= 32'd0;
        litedramcore_sdram_phaseinjector1_rddata_re <= 1'd0;
        litedramcore_sdram_dfi_p0_address <= 13'd0;
        litedramcore_sdram_dfi_p0_bank <= 3'd0;
        litedramcore_sdram_dfi_p0_cas_n <= 1'd1;
        litedramcore_sdram_dfi_p0_cs_n <= 1'd1;
        litedramcore_sdram_dfi_p0_ras_n <= 1'd1;
        litedramcore_sdram_dfi_p0_we_n <= 1'd1;
        litedramcore_sdram_dfi_p0_wrdata_en <= 1'd0;
        litedramcore_sdram_dfi_p0_rddata_en <= 1'd0;
        litedramcore_sdram_dfi_p1_address <= 13'd0;
        litedramcore_sdram_dfi_p1_bank <= 3'd0;
        litedramcore_sdram_dfi_p1_cas_n <= 1'd1;
        litedramcore_sdram_dfi_p1_cs_n <= 1'd1;
        litedramcore_sdram_dfi_p1_ras_n <= 1'd1;
        litedramcore_sdram_dfi_p1_we_n <= 1'd1;
        litedramcore_sdram_dfi_p1_wrdata_en <= 1'd0;
        litedramcore_sdram_dfi_p1_rddata_en <= 1'd0;
        litedramcore_sdram_cmd_payload_a <= 13'd0;
        litedramcore_sdram_cmd_payload_ba <= 3'd0;
        litedramcore_sdram_cmd_payload_cas <= 1'd0;
        litedramcore_sdram_cmd_payload_ras <= 1'd0;
        litedramcore_sdram_cmd_payload_we <= 1'd0;
        litedramcore_sdram_timer_count1 <= 10'd781;
        litedramcore_sdram_postponer_req_o <= 1'd0;
        litedramcore_sdram_postponer_count <= 1'd0;
        litedramcore_sdram_sequencer_done1 <= 1'd0;
        litedramcore_sdram_sequencer_trigger <= 5'd0;
        litedramcore_sdram_sequencer_count <= 1'd0;
        litedramcore_sdram_bankmachine0_level <= 5'd0;
        litedramcore_sdram_bankmachine0_produce <= 4'd0;
        litedramcore_sdram_bankmachine0_consume <= 4'd0;
        litedramcore_sdram_bankmachine0_pipe_valid_source_valid <= 1'd0;
        litedramcore_sdram_bankmachine0_pipe_valid_source_payload_we <= 1'd0;
        litedramcore_sdram_bankmachine0_pipe_valid_source_payload_addr <= 21'd0;
        litedramcore_sdram_bankmachine0_row <= 13'd0;
        litedramcore_sdram_bankmachine0_row_opened <= 1'd0;
        litedramcore_sdram_bankmachine0_twtpcon_ready <= 1'd0;
        litedramcore_sdram_bankmachine0_twtpcon_count <= 2'd0;
        litedramcore_sdram_bankmachine1_level <= 5'd0;
        litedramcore_sdram_bankmachine1_produce <= 4'd0;
        litedramcore_sdram_bankmachine1_consume <= 4'd0;
        litedramcore_sdram_bankmachine1_pipe_valid_source_valid <= 1'd0;
        litedramcore_sdram_bankmachine1_pipe_valid_source_payload_we <= 1'd0;
        litedramcore_sdram_bankmachine1_pipe_valid_source_payload_addr <= 21'd0;
        litedramcore_sdram_bankmachine1_row <= 13'd0;
        litedramcore_sdram_bankmachine1_row_opened <= 1'd0;
        litedramcore_sdram_bankmachine1_twtpcon_ready <= 1'd0;
        litedramcore_sdram_bankmachine1_twtpcon_count <= 2'd0;
        litedramcore_sdram_bankmachine2_level <= 5'd0;
        litedramcore_sdram_bankmachine2_produce <= 4'd0;
        litedramcore_sdram_bankmachine2_consume <= 4'd0;
        litedramcore_sdram_bankmachine2_pipe_valid_source_valid <= 1'd0;
        litedramcore_sdram_bankmachine2_pipe_valid_source_payload_we <= 1'd0;
        litedramcore_sdram_bankmachine2_pipe_valid_source_payload_addr <= 21'd0;
        litedramcore_sdram_bankmachine2_row <= 13'd0;
        litedramcore_sdram_bankmachine2_row_opened <= 1'd0;
        litedramcore_sdram_bankmachine2_twtpcon_ready <= 1'd0;
        litedramcore_sdram_bankmachine2_twtpcon_count <= 2'd0;
        litedramcore_sdram_bankmachine3_level <= 5'd0;
        litedramcore_sdram_bankmachine3_produce <= 4'd0;
        litedramcore_sdram_bankmachine3_consume <= 4'd0;
        litedramcore_sdram_bankmachine3_pipe_valid_source_valid <= 1'd0;
        litedramcore_sdram_bankmachine3_pipe_valid_source_payload_we <= 1'd0;
        litedramcore_sdram_bankmachine3_pipe_valid_source_payload_addr <= 21'd0;
        litedramcore_sdram_bankmachine3_row <= 13'd0;
        litedramcore_sdram_bankmachine3_row_opened <= 1'd0;
        litedramcore_sdram_bankmachine3_twtpcon_ready <= 1'd0;
        litedramcore_sdram_bankmachine3_twtpcon_count <= 2'd0;
        litedramcore_sdram_bankmachine4_level <= 5'd0;
        litedramcore_sdram_bankmachine4_produce <= 4'd0;
        litedramcore_sdram_bankmachine4_consume <= 4'd0;
        litedramcore_sdram_bankmachine4_pipe_valid_source_valid <= 1'd0;
        litedramcore_sdram_bankmachine4_pipe_valid_source_payload_we <= 1'd0;
        litedramcore_sdram_bankmachine4_pipe_valid_source_payload_addr <= 21'd0;
        litedramcore_sdram_bankmachine4_row <= 13'd0;
        litedramcore_sdram_bankmachine4_row_opened <= 1'd0;
        litedramcore_sdram_bankmachine4_twtpcon_ready <= 1'd0;
        litedramcore_sdram_bankmachine4_twtpcon_count <= 2'd0;
        litedramcore_sdram_bankmachine5_level <= 5'd0;
        litedramcore_sdram_bankmachine5_produce <= 4'd0;
        litedramcore_sdram_bankmachine5_consume <= 4'd0;
        litedramcore_sdram_bankmachine5_pipe_valid_source_valid <= 1'd0;
        litedramcore_sdram_bankmachine5_pipe_valid_source_payload_we <= 1'd0;
        litedramcore_sdram_bankmachine5_pipe_valid_source_payload_addr <= 21'd0;
        litedramcore_sdram_bankmachine5_row <= 13'd0;
        litedramcore_sdram_bankmachine5_row_opened <= 1'd0;
        litedramcore_sdram_bankmachine5_twtpcon_ready <= 1'd0;
        litedramcore_sdram_bankmachine5_twtpcon_count <= 2'd0;
        litedramcore_sdram_bankmachine6_level <= 5'd0;
        litedramcore_sdram_bankmachine6_produce <= 4'd0;
        litedramcore_sdram_bankmachine6_consume <= 4'd0;
        litedramcore_sdram_bankmachine6_pipe_valid_source_valid <= 1'd0;
        litedramcore_sdram_bankmachine6_pipe_valid_source_payload_we <= 1'd0;
        litedramcore_sdram_bankmachine6_pipe_valid_source_payload_addr <= 21'd0;
        litedramcore_sdram_bankmachine6_row <= 13'd0;
        litedramcore_sdram_bankmachine6_row_opened <= 1'd0;
        litedramcore_sdram_bankmachine6_twtpcon_ready <= 1'd0;
        litedramcore_sdram_bankmachine6_twtpcon_count <= 2'd0;
        litedramcore_sdram_bankmachine7_level <= 5'd0;
        litedramcore_sdram_bankmachine7_produce <= 4'd0;
        litedramcore_sdram_bankmachine7_consume <= 4'd0;
        litedramcore_sdram_bankmachine7_pipe_valid_source_valid <= 1'd0;
        litedramcore_sdram_bankmachine7_pipe_valid_source_payload_we <= 1'd0;
        litedramcore_sdram_bankmachine7_pipe_valid_source_payload_addr <= 21'd0;
        litedramcore_sdram_bankmachine7_row <= 13'd0;
        litedramcore_sdram_bankmachine7_row_opened <= 1'd0;
        litedramcore_sdram_bankmachine7_twtpcon_ready <= 1'd0;
        litedramcore_sdram_bankmachine7_twtpcon_count <= 2'd0;
        litedramcore_sdram_choose_cmd_grant <= 3'd0;
        litedramcore_sdram_choose_req_grant <= 3'd0;
        litedramcore_sdram_tccdcon_ready <= 1'd0;
        litedramcore_sdram_tccdcon_count <= 1'd0;
        litedramcore_sdram_twtrcon_ready <= 1'd0;
        litedramcore_sdram_twtrcon_count <= 2'd0;
        litedramcore_sdram_time0 <= 5'd0;
        litedramcore_sdram_time1 <= 4'd0;
        litedramcore_aborted <= 1'd0;
        init_done_storage <= 1'd0;
        init_done_re <= 1'd0;
        init_error_storage <= 1'd0;
        init_error_re <= 1'd0;
        user_enable <= 1'd0;
        wishbone2native_aborted <= 1'd0;
        interface1_re <= 1'd0;
        interface1_we <= 1'd0;
        grant <= 1'd0;
        slave_sel_r <= 4'd0;
        count <= 20'd1000000;
        rs232phytx_state <= 1'd0;
        rs232phyrx_state <= 1'd0;
        refresher_state <= 2'd0;
        bankmachine0_state <= 3'd0;
        bankmachine1_state <= 3'd0;
        bankmachine2_state <= 3'd0;
        bankmachine3_state <= 3'd0;
        bankmachine4_state <= 3'd0;
        bankmachine5_state <= 3'd0;
        bankmachine6_state <= 3'd0;
        bankmachine7_state <= 3'd0;
        multiplexer_state <= 4'd0;
        roundrobin0_grant <= 1'd0;
        roundrobin1_grant <= 1'd0;
        roundrobin2_grant <= 1'd0;
        roundrobin3_grant <= 1'd0;
        roundrobin4_grant <= 1'd0;
        roundrobin5_grant <= 1'd0;
        roundrobin6_grant <= 1'd0;
        roundrobin7_grant <= 1'd0;
        new_master_wdata_ready0 <= 1'd0;
        new_master_wdata_ready1 <= 1'd0;
        new_master_rdata_valid0 <= 1'd0;
        new_master_rdata_valid1 <= 1'd0;
        new_master_rdata_valid2 <= 1'd0;
        new_master_rdata_valid3 <= 1'd0;
        new_master_rdata_valid4 <= 1'd0;
        new_master_rdata_valid5 <= 1'd0;
        new_master_rdata_valid6 <= 1'd0;
        new_master_rdata_valid7 <= 1'd0;
        new_master_rdata_valid8 <= 1'd0;
        new_master_rdata_valid9 <= 1'd0;
        new_master_rdata_valid10 <= 1'd0;
        new_master_rdata_valid11 <= 1'd0;
        new_master_rdata_valid12 <= 1'd0;
        new_master_rdata_valid13 <= 1'd0;
        new_master_rdata_valid14 <= 1'd0;
        new_master_rdata_valid15 <= 1'd0;
        new_master_rdata_valid16 <= 1'd0;
        new_master_rdata_valid17 <= 1'd0;
        fullmemorywe_state <= 2'd0;
        litedramwishbone2native0_state <= 2'd0;
        litedramwishbone2native1_state <= 2'd0;
        wishbone2csr_state <= 2'd0;
    end
    xilinxmultiregimpl0 <= uart_rx;
    xilinxmultiregimpl1 <= xilinxmultiregimpl0;
end


//------------------------------------------------------------------------------
// Specialized Logic
//------------------------------------------------------------------------------

//------------------------------------------------------------------------------
// Memory rom: 7209-words x 32-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: ---- | 
reg [31:0] rom[0:7208];
initial begin
	$readmemh("litedram_core_rom.init", rom);
end
reg [31:0] rom_dat0;
always @(posedge sys_clk) begin
	rom_dat0 <= rom[litedramcore_litedramcore_adr];
end
assign litedramcore_litedramcore_dat_r = rom_dat0;


//------------------------------------------------------------------------------
// Memory sram: 2048-words x 32-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [31:0] sram[0:2047];
initial begin
	$readmemh("litedram_core_sram.init", sram);
end
reg [10:0] sram_adr0;
always @(posedge sys_clk) begin
	if (litedramcore_ram_we[0])
		sram[litedramcore_ram_adr][7:0] <= litedramcore_ram_dat_w[7:0];
	if (litedramcore_ram_we[1])
		sram[litedramcore_ram_adr][15:8] <= litedramcore_ram_dat_w[15:8];
	if (litedramcore_ram_we[2])
		sram[litedramcore_ram_adr][23:16] <= litedramcore_ram_dat_w[23:16];
	if (litedramcore_ram_we[3])
		sram[litedramcore_ram_adr][31:24] <= litedramcore_ram_dat_w[31:24];
	sram_adr0 <= litedramcore_ram_adr;
end
assign litedramcore_ram_dat_r = sram[sram_adr0];


//------------------------------------------------------------------------------
// Memory storage: 16-words x 10-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 10 
// Port 1 | Read: Sync  | Write: ---- | 
reg [9:0] storage[0:15];
reg [9:0] storage_dat0;
reg [9:0] storage_dat1;
always @(posedge sys_clk) begin
	if (uart_tx_fifo_wrport_we)
		storage[uart_tx_fifo_wrport_adr] <= uart_tx_fifo_wrport_dat_w;
	storage_dat0 <= storage[uart_tx_fifo_wrport_adr];
end
always @(posedge sys_clk) begin
	if (uart_tx_fifo_rdport_re)
		storage_dat1 <= storage[uart_tx_fifo_rdport_adr];
end
assign uart_tx_fifo_wrport_dat_r = storage_dat0;
assign uart_tx_fifo_rdport_dat_r = storage_dat1;


//------------------------------------------------------------------------------
// Memory storage_1: 16-words x 10-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 10 
// Port 1 | Read: Sync  | Write: ---- | 
reg [9:0] storage_1[0:15];
reg [9:0] storage_1_dat0;
reg [9:0] storage_1_dat1;
always @(posedge sys_clk) begin
	if (uart_rx_fifo_wrport_we)
		storage_1[uart_rx_fifo_wrport_adr] <= uart_rx_fifo_wrport_dat_w;
	storage_1_dat0 <= storage_1[uart_rx_fifo_wrport_adr];
end
always @(posedge sys_clk) begin
	if (uart_rx_fifo_rdport_re)
		storage_1_dat1 <= storage_1[uart_rx_fifo_rdport_adr];
end
assign uart_rx_fifo_wrport_dat_r = storage_1_dat0;
assign uart_rx_fifo_rdport_dat_r = storage_1_dat1;


//------------------------------------------------------------------------------
// Instance BUFG of BUFG Module.
//------------------------------------------------------------------------------
BUFG BUFG(
	// Inputs.
	.I (crg_clkout0),

	// Outputs.
	.O (crg_clkout_buf0)
);

//------------------------------------------------------------------------------
// Instance BUFG_1 of BUFG Module.
//------------------------------------------------------------------------------
BUFG BUFG_1(
	// Inputs.
	.I (crg_clkout1),

	// Outputs.
	.O (crg_clkout_buf1)
);

//------------------------------------------------------------------------------
// Instance BUFG_2 of BUFG Module.
//------------------------------------------------------------------------------
BUFG BUFG_2(
	// Inputs.
	.I (crg_clkout2),

	// Outputs.
	.O (crg_clkout_buf2)
);

//------------------------------------------------------------------------------
// Instance BUFG_3 of BUFG Module.
//------------------------------------------------------------------------------
BUFG BUFG_3(
	// Inputs.
	.I (crg_clkout3),

	// Outputs.
	.O (crg_clkout_buf3)
);

//------------------------------------------------------------------------------
// Instance IDELAYCTRL of IDELAYCTRL Module.
//------------------------------------------------------------------------------
IDELAYCTRL IDELAYCTRL(
	// Inputs.
	.REFCLK (iodelay_clk),
	.RST    (crg_ic_reset)
);

//------------------------------------------------------------------------------
// Instance OSERDESE2 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (3'd4),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2 (
	// Inputs.
	.CLK    (sys2x_clk),
	.CLKDIV (sys_clk),
	.D1     (1'd0),
	.D2     (1'd1),
	.D3     (1'd0),
	.D4     (1'd1),
	.D5     (1'd0),
	.D6     (1'd1),
	.D7     (1'd0),
	.D8     (1'd1),
	.OCE    (1'd1),
	.RST    ((sys_rst | a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (a7ddrphy_sd_clk_se_nodelay)
);

//------------------------------------------------------------------------------
// Instance OBUFDS of OBUFDS Module.
//------------------------------------------------------------------------------
OBUFDS OBUFDS(
	// Inputs.
	.I  (a7ddrphy_sd_clk_se_nodelay),

	// Outputs.
	.O  (ddram_clk_p),
	.OB (ddram_clk_n)
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_1 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (3'd4),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_1 (
	// Inputs.
	.CLK    (sys2x_clk),
	.CLKDIV (sys_clk),
	.D1     (a7ddrphy_dfi_p0_reset_n),
	.D2     (a7ddrphy_dfi_p0_reset_n),
	.D3     (a7ddrphy_dfi_p1_reset_n),
	.D4     (a7ddrphy_dfi_p1_reset_n),
	.D5     (a7ddrphy_dfi_p2_reset_n),
	.D6     (a7ddrphy_dfi_p2_reset_n),
	.D7     (a7ddrphy_dfi_p3_reset_n),
	.D8     (a7ddrphy_dfi_p3_reset_n),
	.OCE    (1'd1),
	.RST    ((sys_rst | a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (ddram_reset_n)
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_2 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (3'd4),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_2 (
	// Inputs.
	.CLK    (sys2x_clk),
	.CLKDIV (sys_clk),
	.D1     (a7ddrphy_dfi_p0_cs_n),
	.D2     (a7ddrphy_dfi_p0_cs_n),
	.D3     (a7ddrphy_dfi_p1_cs_n),
	.D4     (a7ddrphy_dfi_p1_cs_n),
	.D5     (a7ddrphy_dfi_p2_cs_n),
	.D6     (a7ddrphy_dfi_p2_cs_n),
	.D7     (a7ddrphy_dfi_p3_cs_n),
	.D8     (a7ddrphy_dfi_p3_cs_n),
	.OCE    (1'd1),
	.RST    ((sys_rst | a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (ddram_cs_n)
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_3 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (3'd4),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_3 (
	// Inputs.
	.CLK    (sys2x_clk),
	.CLKDIV (sys_clk),
	.D1     (a7ddrphy_dfi_p0_address[0]),
	.D2     (a7ddrphy_dfi_p0_address[0]),
	.D3     (a7ddrphy_dfi_p1_address[0]),
	.D4     (a7ddrphy_dfi_p1_address[0]),
	.D5     (a7ddrphy_dfi_p2_address[0]),
	.D6     (a7ddrphy_dfi_p2_address[0]),
	.D7     (a7ddrphy_dfi_p3_address[0]),
	.D8     (a7ddrphy_dfi_p3_address[0]),
	.OCE    (1'd1),
	.RST    ((sys_rst | a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (ddram_a[0])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_4 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (3'd4),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_4 (
	// Inputs.
	.CLK    (sys2x_clk),
	.CLKDIV (sys_clk),
	.D1     (a7ddrphy_dfi_p0_address[1]),
	.D2     (a7ddrphy_dfi_p0_address[1]),
	.D3     (a7ddrphy_dfi_p1_address[1]),
	.D4     (a7ddrphy_dfi_p1_address[1]),
	.D5     (a7ddrphy_dfi_p2_address[1]),
	.D6     (a7ddrphy_dfi_p2_address[1]),
	.D7     (a7ddrphy_dfi_p3_address[1]),
	.D8     (a7ddrphy_dfi_p3_address[1]),
	.OCE    (1'd1),
	.RST    ((sys_rst | a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (ddram_a[1])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_5 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (3'd4),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_5 (
	// Inputs.
	.CLK    (sys2x_clk),
	.CLKDIV (sys_clk),
	.D1     (a7ddrphy_dfi_p0_address[2]),
	.D2     (a7ddrphy_dfi_p0_address[2]),
	.D3     (a7ddrphy_dfi_p1_address[2]),
	.D4     (a7ddrphy_dfi_p1_address[2]),
	.D5     (a7ddrphy_dfi_p2_address[2]),
	.D6     (a7ddrphy_dfi_p2_address[2]),
	.D7     (a7ddrphy_dfi_p3_address[2]),
	.D8     (a7ddrphy_dfi_p3_address[2]),
	.OCE    (1'd1),
	.RST    ((sys_rst | a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (ddram_a[2])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_6 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (3'd4),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_6 (
	// Inputs.
	.CLK    (sys2x_clk),
	.CLKDIV (sys_clk),
	.D1     (a7ddrphy_dfi_p0_address[3]),
	.D2     (a7ddrphy_dfi_p0_address[3]),
	.D3     (a7ddrphy_dfi_p1_address[3]),
	.D4     (a7ddrphy_dfi_p1_address[3]),
	.D5     (a7ddrphy_dfi_p2_address[3]),
	.D6     (a7ddrphy_dfi_p2_address[3]),
	.D7     (a7ddrphy_dfi_p3_address[3]),
	.D8     (a7ddrphy_dfi_p3_address[3]),
	.OCE    (1'd1),
	.RST    ((sys_rst | a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (ddram_a[3])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_7 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (3'd4),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_7 (
	// Inputs.
	.CLK    (sys2x_clk),
	.CLKDIV (sys_clk),
	.D1     (a7ddrphy_dfi_p0_address[4]),
	.D2     (a7ddrphy_dfi_p0_address[4]),
	.D3     (a7ddrphy_dfi_p1_address[4]),
	.D4     (a7ddrphy_dfi_p1_address[4]),
	.D5     (a7ddrphy_dfi_p2_address[4]),
	.D6     (a7ddrphy_dfi_p2_address[4]),
	.D7     (a7ddrphy_dfi_p3_address[4]),
	.D8     (a7ddrphy_dfi_p3_address[4]),
	.OCE    (1'd1),
	.RST    ((sys_rst | a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (ddram_a[4])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_8 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (3'd4),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_8 (
	// Inputs.
	.CLK    (sys2x_clk),
	.CLKDIV (sys_clk),
	.D1     (a7ddrphy_dfi_p0_address[5]),
	.D2     (a7ddrphy_dfi_p0_address[5]),
	.D3     (a7ddrphy_dfi_p1_address[5]),
	.D4     (a7ddrphy_dfi_p1_address[5]),
	.D5     (a7ddrphy_dfi_p2_address[5]),
	.D6     (a7ddrphy_dfi_p2_address[5]),
	.D7     (a7ddrphy_dfi_p3_address[5]),
	.D8     (a7ddrphy_dfi_p3_address[5]),
	.OCE    (1'd1),
	.RST    ((sys_rst | a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (ddram_a[5])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_9 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (3'd4),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_9 (
	// Inputs.
	.CLK    (sys2x_clk),
	.CLKDIV (sys_clk),
	.D1     (a7ddrphy_dfi_p0_address[6]),
	.D2     (a7ddrphy_dfi_p0_address[6]),
	.D3     (a7ddrphy_dfi_p1_address[6]),
	.D4     (a7ddrphy_dfi_p1_address[6]),
	.D5     (a7ddrphy_dfi_p2_address[6]),
	.D6     (a7ddrphy_dfi_p2_address[6]),
	.D7     (a7ddrphy_dfi_p3_address[6]),
	.D8     (a7ddrphy_dfi_p3_address[6]),
	.OCE    (1'd1),
	.RST    ((sys_rst | a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (ddram_a[6])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_10 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (3'd4),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_10 (
	// Inputs.
	.CLK    (sys2x_clk),
	.CLKDIV (sys_clk),
	.D1     (a7ddrphy_dfi_p0_address[7]),
	.D2     (a7ddrphy_dfi_p0_address[7]),
	.D3     (a7ddrphy_dfi_p1_address[7]),
	.D4     (a7ddrphy_dfi_p1_address[7]),
	.D5     (a7ddrphy_dfi_p2_address[7]),
	.D6     (a7ddrphy_dfi_p2_address[7]),
	.D7     (a7ddrphy_dfi_p3_address[7]),
	.D8     (a7ddrphy_dfi_p3_address[7]),
	.OCE    (1'd1),
	.RST    ((sys_rst | a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (ddram_a[7])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_11 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (3'd4),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_11 (
	// Inputs.
	.CLK    (sys2x_clk),
	.CLKDIV (sys_clk),
	.D1     (a7ddrphy_dfi_p0_address[8]),
	.D2     (a7ddrphy_dfi_p0_address[8]),
	.D3     (a7ddrphy_dfi_p1_address[8]),
	.D4     (a7ddrphy_dfi_p1_address[8]),
	.D5     (a7ddrphy_dfi_p2_address[8]),
	.D6     (a7ddrphy_dfi_p2_address[8]),
	.D7     (a7ddrphy_dfi_p3_address[8]),
	.D8     (a7ddrphy_dfi_p3_address[8]),
	.OCE    (1'd1),
	.RST    ((sys_rst | a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (ddram_a[8])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_12 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (3'd4),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_12 (
	// Inputs.
	.CLK    (sys2x_clk),
	.CLKDIV (sys_clk),
	.D1     (a7ddrphy_dfi_p0_address[9]),
	.D2     (a7ddrphy_dfi_p0_address[9]),
	.D3     (a7ddrphy_dfi_p1_address[9]),
	.D4     (a7ddrphy_dfi_p1_address[9]),
	.D5     (a7ddrphy_dfi_p2_address[9]),
	.D6     (a7ddrphy_dfi_p2_address[9]),
	.D7     (a7ddrphy_dfi_p3_address[9]),
	.D8     (a7ddrphy_dfi_p3_address[9]),
	.OCE    (1'd1),
	.RST    ((sys_rst | a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (ddram_a[9])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_13 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (3'd4),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_13 (
	// Inputs.
	.CLK    (sys2x_clk),
	.CLKDIV (sys_clk),
	.D1     (a7ddrphy_dfi_p0_address[10]),
	.D2     (a7ddrphy_dfi_p0_address[10]),
	.D3     (a7ddrphy_dfi_p1_address[10]),
	.D4     (a7ddrphy_dfi_p1_address[10]),
	.D5     (a7ddrphy_dfi_p2_address[10]),
	.D6     (a7ddrphy_dfi_p2_address[10]),
	.D7     (a7ddrphy_dfi_p3_address[10]),
	.D8     (a7ddrphy_dfi_p3_address[10]),
	.OCE    (1'd1),
	.RST    ((sys_rst | a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (ddram_a[10])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_14 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (3'd4),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_14 (
	// Inputs.
	.CLK    (sys2x_clk),
	.CLKDIV (sys_clk),
	.D1     (a7ddrphy_dfi_p0_address[11]),
	.D2     (a7ddrphy_dfi_p0_address[11]),
	.D3     (a7ddrphy_dfi_p1_address[11]),
	.D4     (a7ddrphy_dfi_p1_address[11]),
	.D5     (a7ddrphy_dfi_p2_address[11]),
	.D6     (a7ddrphy_dfi_p2_address[11]),
	.D7     (a7ddrphy_dfi_p3_address[11]),
	.D8     (a7ddrphy_dfi_p3_address[11]),
	.OCE    (1'd1),
	.RST    ((sys_rst | a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (ddram_a[11])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_15 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (3'd4),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_15 (
	// Inputs.
	.CLK    (sys2x_clk),
	.CLKDIV (sys_clk),
	.D1     (a7ddrphy_dfi_p0_address[12]),
	.D2     (a7ddrphy_dfi_p0_address[12]),
	.D3     (a7ddrphy_dfi_p1_address[12]),
	.D4     (a7ddrphy_dfi_p1_address[12]),
	.D5     (a7ddrphy_dfi_p2_address[12]),
	.D6     (a7ddrphy_dfi_p2_address[12]),
	.D7     (a7ddrphy_dfi_p3_address[12]),
	.D8     (a7ddrphy_dfi_p3_address[12]),
	.OCE    (1'd1),
	.RST    ((sys_rst | a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (ddram_a[12])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_16 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (3'd4),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_16 (
	// Inputs.
	.CLK    (sys2x_clk),
	.CLKDIV (sys_clk),
	.D1     (a7ddrphy_dfi_p0_bank[0]),
	.D2     (a7ddrphy_dfi_p0_bank[0]),
	.D3     (a7ddrphy_dfi_p1_bank[0]),
	.D4     (a7ddrphy_dfi_p1_bank[0]),
	.D5     (a7ddrphy_dfi_p2_bank[0]),
	.D6     (a7ddrphy_dfi_p2_bank[0]),
	.D7     (a7ddrphy_dfi_p3_bank[0]),
	.D8     (a7ddrphy_dfi_p3_bank[0]),
	.OCE    (1'd1),
	.RST    ((sys_rst | a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (a7ddrphy_pads_ba[0])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_17 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (3'd4),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_17 (
	// Inputs.
	.CLK    (sys2x_clk),
	.CLKDIV (sys_clk),
	.D1     (a7ddrphy_dfi_p0_bank[1]),
	.D2     (a7ddrphy_dfi_p0_bank[1]),
	.D3     (a7ddrphy_dfi_p1_bank[1]),
	.D4     (a7ddrphy_dfi_p1_bank[1]),
	.D5     (a7ddrphy_dfi_p2_bank[1]),
	.D6     (a7ddrphy_dfi_p2_bank[1]),
	.D7     (a7ddrphy_dfi_p3_bank[1]),
	.D8     (a7ddrphy_dfi_p3_bank[1]),
	.OCE    (1'd1),
	.RST    ((sys_rst | a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (a7ddrphy_pads_ba[1])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_18 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (3'd4),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_18 (
	// Inputs.
	.CLK    (sys2x_clk),
	.CLKDIV (sys_clk),
	.D1     (a7ddrphy_dfi_p0_bank[2]),
	.D2     (a7ddrphy_dfi_p0_bank[2]),
	.D3     (a7ddrphy_dfi_p1_bank[2]),
	.D4     (a7ddrphy_dfi_p1_bank[2]),
	.D5     (a7ddrphy_dfi_p2_bank[2]),
	.D6     (a7ddrphy_dfi_p2_bank[2]),
	.D7     (a7ddrphy_dfi_p3_bank[2]),
	.D8     (a7ddrphy_dfi_p3_bank[2]),
	.OCE    (1'd1),
	.RST    ((sys_rst | a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (a7ddrphy_pads_ba[2])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_19 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (3'd4),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_19 (
	// Inputs.
	.CLK    (sys2x_clk),
	.CLKDIV (sys_clk),
	.D1     (a7ddrphy_dfi_p0_ras_n),
	.D2     (a7ddrphy_dfi_p0_ras_n),
	.D3     (a7ddrphy_dfi_p1_ras_n),
	.D4     (a7ddrphy_dfi_p1_ras_n),
	.D5     (a7ddrphy_dfi_p2_ras_n),
	.D6     (a7ddrphy_dfi_p2_ras_n),
	.D7     (a7ddrphy_dfi_p3_ras_n),
	.D8     (a7ddrphy_dfi_p3_ras_n),
	.OCE    (1'd1),
	.RST    ((sys_rst | a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (ddram_ras_n)
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_20 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (3'd4),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_20 (
	// Inputs.
	.CLK    (sys2x_clk),
	.CLKDIV (sys_clk),
	.D1     (a7ddrphy_dfi_p0_cas_n),
	.D2     (a7ddrphy_dfi_p0_cas_n),
	.D3     (a7ddrphy_dfi_p1_cas_n),
	.D4     (a7ddrphy_dfi_p1_cas_n),
	.D5     (a7ddrphy_dfi_p2_cas_n),
	.D6     (a7ddrphy_dfi_p2_cas_n),
	.D7     (a7ddrphy_dfi_p3_cas_n),
	.D8     (a7ddrphy_dfi_p3_cas_n),
	.OCE    (1'd1),
	.RST    ((sys_rst | a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (ddram_cas_n)
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_21 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (3'd4),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_21 (
	// Inputs.
	.CLK    (sys2x_clk),
	.CLKDIV (sys_clk),
	.D1     (a7ddrphy_dfi_p0_we_n),
	.D2     (a7ddrphy_dfi_p0_we_n),
	.D3     (a7ddrphy_dfi_p1_we_n),
	.D4     (a7ddrphy_dfi_p1_we_n),
	.D5     (a7ddrphy_dfi_p2_we_n),
	.D6     (a7ddrphy_dfi_p2_we_n),
	.D7     (a7ddrphy_dfi_p3_we_n),
	.D8     (a7ddrphy_dfi_p3_we_n),
	.OCE    (1'd1),
	.RST    ((sys_rst | a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (ddram_we_n)
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_22 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (3'd4),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_22 (
	// Inputs.
	.CLK    (sys2x_clk),
	.CLKDIV (sys_clk),
	.D1     (a7ddrphy_dfi_p0_cke),
	.D2     (a7ddrphy_dfi_p0_cke),
	.D3     (a7ddrphy_dfi_p1_cke),
	.D4     (a7ddrphy_dfi_p1_cke),
	.D5     (a7ddrphy_dfi_p2_cke),
	.D6     (a7ddrphy_dfi_p2_cke),
	.D7     (a7ddrphy_dfi_p3_cke),
	.D8     (a7ddrphy_dfi_p3_cke),
	.OCE    (1'd1),
	.RST    ((sys_rst | a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (ddram_cke)
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_23 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (3'd4),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_23 (
	// Inputs.
	.CLK    (sys2x_clk),
	.CLKDIV (sys_clk),
	.D1     (a7ddrphy_dfi_p0_odt),
	.D2     (a7ddrphy_dfi_p0_odt),
	.D3     (a7ddrphy_dfi_p1_odt),
	.D4     (a7ddrphy_dfi_p1_odt),
	.D5     (a7ddrphy_dfi_p2_odt),
	.D6     (a7ddrphy_dfi_p2_odt),
	.D7     (a7ddrphy_dfi_p3_odt),
	.D8     (a7ddrphy_dfi_p3_odt),
	.OCE    (1'd1),
	.RST    ((sys_rst | a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (ddram_odt)
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_24 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (3'd4),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_24 (
	// Inputs.
	.CLK    (sys2x_dqs_clk),
	.CLKDIV (sys_clk),
	.D1     (a7ddrphy_bitslip00[0]),
	.D2     (a7ddrphy_bitslip00[1]),
	.D3     (a7ddrphy_bitslip00[2]),
	.D4     (a7ddrphy_bitslip00[3]),
	.D5     (a7ddrphy_bitslip00[4]),
	.D6     (a7ddrphy_bitslip00[5]),
	.D7     (a7ddrphy_bitslip00[6]),
	.D8     (a7ddrphy_bitslip00[7]),
	.OCE    (1'd1),
	.RST    ((sys_rst | a7ddrphy_rst_storage)),
	.T1     ((~a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline)),
	.TCE    (1'd1),

	// Outputs.
	.OFB    (a7ddrphy0),
	.OQ     (a7ddrphy_dqs_o_no_delay0),
	.TQ     (a7ddrphy_dqs_t0)
);

//------------------------------------------------------------------------------
// Instance IOBUFDS of IOBUFDS Module.
//------------------------------------------------------------------------------
IOBUFDS IOBUFDS(
	// Inputs.
	.I   (a7ddrphy_dqs_o_no_delay0),
	.T   (a7ddrphy_dqs_t0),

	// InOuts.
	.IO  (ddram_dqs_p[0]),
	.IOB (ddram_dqs_n[0])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_25 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (3'd4),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_25 (
	// Inputs.
	.CLK    (sys2x_dqs_clk),
	.CLKDIV (sys_clk),
	.D1     (a7ddrphy_bitslip10[0]),
	.D2     (a7ddrphy_bitslip10[1]),
	.D3     (a7ddrphy_bitslip10[2]),
	.D4     (a7ddrphy_bitslip10[3]),
	.D5     (a7ddrphy_bitslip10[4]),
	.D6     (a7ddrphy_bitslip10[5]),
	.D7     (a7ddrphy_bitslip10[6]),
	.D8     (a7ddrphy_bitslip10[7]),
	.OCE    (1'd1),
	.RST    ((sys_rst | a7ddrphy_rst_storage)),
	.T1     ((~a7ddrphy_dqs_oe_delay_tappeddelayline_tappeddelayline)),
	.TCE    (1'd1),

	// Outputs.
	.OFB    (a7ddrphy1),
	.OQ     (a7ddrphy_dqs_o_no_delay1),
	.TQ     (a7ddrphy_dqs_t1)
);

//------------------------------------------------------------------------------
// Instance IOBUFDS_1 of IOBUFDS Module.
//------------------------------------------------------------------------------
IOBUFDS IOBUFDS_1(
	// Inputs.
	.I   (a7ddrphy_dqs_o_no_delay1),
	.T   (a7ddrphy_dqs_t1),

	// InOuts.
	.IO  (ddram_dqs_p[1]),
	.IOB (ddram_dqs_n[1])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_26 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (3'd4),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_26 (
	// Inputs.
	.CLK    (sys2x_clk),
	.CLKDIV (sys_clk),
	.D1     (a7ddrphy_bitslip01[0]),
	.D2     (a7ddrphy_bitslip01[1]),
	.D3     (a7ddrphy_bitslip01[2]),
	.D4     (a7ddrphy_bitslip01[3]),
	.D5     (a7ddrphy_bitslip01[4]),
	.D6     (a7ddrphy_bitslip01[5]),
	.D7     (a7ddrphy_bitslip01[6]),
	.D8     (a7ddrphy_bitslip01[7]),
	.OCE    (1'd1),
	.RST    ((sys_rst | a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (ddram_dm[0])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_27 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (3'd4),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_27 (
	// Inputs.
	.CLK    (sys2x_clk),
	.CLKDIV (sys_clk),
	.D1     (a7ddrphy_bitslip11[0]),
	.D2     (a7ddrphy_bitslip11[1]),
	.D3     (a7ddrphy_bitslip11[2]),
	.D4     (a7ddrphy_bitslip11[3]),
	.D5     (a7ddrphy_bitslip11[4]),
	.D6     (a7ddrphy_bitslip11[5]),
	.D7     (a7ddrphy_bitslip11[6]),
	.D8     (a7ddrphy_bitslip11[7]),
	.OCE    (1'd1),
	.RST    ((sys_rst | a7ddrphy_rst_storage)),

	// Outputs.
	.OQ     (ddram_dm[1])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_28 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (3'd4),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_28 (
	// Inputs.
	.CLK    (sys2x_clk),
	.CLKDIV (sys_clk),
	.D1     (a7ddrphy_bitslip02[0]),
	.D2     (a7ddrphy_bitslip02[1]),
	.D3     (a7ddrphy_bitslip02[2]),
	.D4     (a7ddrphy_bitslip02[3]),
	.D5     (a7ddrphy_bitslip02[4]),
	.D6     (a7ddrphy_bitslip02[5]),
	.D7     (a7ddrphy_bitslip02[6]),
	.D8     (a7ddrphy_bitslip02[7]),
	.OCE    (1'd1),
	.RST    ((sys_rst | a7ddrphy_rst_storage)),
	.T1     ((~a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.TCE    (1'd1),

	// Outputs.
	.OQ     (a7ddrphy_dq_o_nodelay0),
	.TQ     (a7ddrphy_dq_t0)
);

//------------------------------------------------------------------------------
// Instance ISERDESE2 of ISERDESE2 Module.
//------------------------------------------------------------------------------
ISERDESE2 #(
	// Parameters.
	.DATA_RATE      ("DDR"),
	.DATA_WIDTH     (3'd4),
	.INTERFACE_TYPE ("NETWORKING"),
	.IOBDELAY       ("IFD"),
	.NUM_CE         (1'd1),
	.SERDES_MODE    ("MASTER")
) ISERDESE2 (
	// Inputs.
	.BITSLIP (1'd0),
	.CE1     (1'd1),
	.CLK     (sys2x_clk),
	.CLKB    ((~sys2x_clk)),
	.CLKDIV  (sys_clk),
	.DDLY    (a7ddrphy_dq_i_delayed0),
	.RST     ((sys_rst | a7ddrphy_rst_storage)),

	// Outputs.
	.Q1      (a7ddrphy_bitslip03[7]),
	.Q2      (a7ddrphy_bitslip03[6]),
	.Q3      (a7ddrphy_bitslip03[5]),
	.Q4      (a7ddrphy_bitslip03[4]),
	.Q5      (a7ddrphy_bitslip03[3]),
	.Q6      (a7ddrphy_bitslip03[2]),
	.Q7      (a7ddrphy_bitslip03[1]),
	.Q8      (a7ddrphy_bitslip03[0])
);

//------------------------------------------------------------------------------
// Instance IDELAYE2 of IDELAYE2 Module.
//------------------------------------------------------------------------------
IDELAYE2 #(
	// Parameters.
	.CINVCTRL_SEL          ("FALSE"),
	.DELAY_SRC             ("IDATAIN"),
	.HIGH_PERFORMANCE_MODE ("TRUE"),
	.IDELAY_TYPE           ("VARIABLE"),
	.IDELAY_VALUE          (1'd0),
	.PIPE_SEL              ("FALSE"),
	.REFCLK_FREQUENCY      (200.0),
	.SIGNAL_PATTERN        ("DATA")
) IDELAYE2 (
	// Inputs.
	.C        (sys_clk),
	.CE       ((a7ddrphy_dly_sel_storage[0] & a7ddrphy_rdly_dq_inc_re)),
	.IDATAIN  (a7ddrphy_dq_i_nodelay0),
	.INC      (1'd1),
	.LD       (((a7ddrphy_dly_sel_storage[0] & a7ddrphy_rdly_dq_rst_re) | a7ddrphy_rst_storage)),
	.LDPIPEEN (1'd0),

	// Outputs.
	.DATAOUT  (a7ddrphy_dq_i_delayed0)
);

//------------------------------------------------------------------------------
// Instance IOBUF of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF(
	// Inputs.
	.I  (a7ddrphy_dq_o_nodelay0),
	.T  (a7ddrphy_dq_t0),

	// Outputs.
	.O  (a7ddrphy_dq_i_nodelay0),

	// InOuts.
	.IO (ddram_dq[0])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_29 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (3'd4),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_29 (
	// Inputs.
	.CLK    (sys2x_clk),
	.CLKDIV (sys_clk),
	.D1     (a7ddrphy_bitslip12[0]),
	.D2     (a7ddrphy_bitslip12[1]),
	.D3     (a7ddrphy_bitslip12[2]),
	.D4     (a7ddrphy_bitslip12[3]),
	.D5     (a7ddrphy_bitslip12[4]),
	.D6     (a7ddrphy_bitslip12[5]),
	.D7     (a7ddrphy_bitslip12[6]),
	.D8     (a7ddrphy_bitslip12[7]),
	.OCE    (1'd1),
	.RST    ((sys_rst | a7ddrphy_rst_storage)),
	.T1     ((~a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.TCE    (1'd1),

	// Outputs.
	.OQ     (a7ddrphy_dq_o_nodelay1),
	.TQ     (a7ddrphy_dq_t1)
);

//------------------------------------------------------------------------------
// Instance ISERDESE2_1 of ISERDESE2 Module.
//------------------------------------------------------------------------------
ISERDESE2 #(
	// Parameters.
	.DATA_RATE      ("DDR"),
	.DATA_WIDTH     (3'd4),
	.INTERFACE_TYPE ("NETWORKING"),
	.IOBDELAY       ("IFD"),
	.NUM_CE         (1'd1),
	.SERDES_MODE    ("MASTER")
) ISERDESE2_1 (
	// Inputs.
	.BITSLIP (1'd0),
	.CE1     (1'd1),
	.CLK     (sys2x_clk),
	.CLKB    ((~sys2x_clk)),
	.CLKDIV  (sys_clk),
	.DDLY    (a7ddrphy_dq_i_delayed1),
	.RST     ((sys_rst | a7ddrphy_rst_storage)),

	// Outputs.
	.Q1      (a7ddrphy_bitslip13[7]),
	.Q2      (a7ddrphy_bitslip13[6]),
	.Q3      (a7ddrphy_bitslip13[5]),
	.Q4      (a7ddrphy_bitslip13[4]),
	.Q5      (a7ddrphy_bitslip13[3]),
	.Q6      (a7ddrphy_bitslip13[2]),
	.Q7      (a7ddrphy_bitslip13[1]),
	.Q8      (a7ddrphy_bitslip13[0])
);

//------------------------------------------------------------------------------
// Instance IDELAYE2_1 of IDELAYE2 Module.
//------------------------------------------------------------------------------
IDELAYE2 #(
	// Parameters.
	.CINVCTRL_SEL          ("FALSE"),
	.DELAY_SRC             ("IDATAIN"),
	.HIGH_PERFORMANCE_MODE ("TRUE"),
	.IDELAY_TYPE           ("VARIABLE"),
	.IDELAY_VALUE          (1'd0),
	.PIPE_SEL              ("FALSE"),
	.REFCLK_FREQUENCY      (200.0),
	.SIGNAL_PATTERN        ("DATA")
) IDELAYE2_1 (
	// Inputs.
	.C        (sys_clk),
	.CE       ((a7ddrphy_dly_sel_storage[0] & a7ddrphy_rdly_dq_inc_re)),
	.IDATAIN  (a7ddrphy_dq_i_nodelay1),
	.INC      (1'd1),
	.LD       (((a7ddrphy_dly_sel_storage[0] & a7ddrphy_rdly_dq_rst_re) | a7ddrphy_rst_storage)),
	.LDPIPEEN (1'd0),

	// Outputs.
	.DATAOUT  (a7ddrphy_dq_i_delayed1)
);

//------------------------------------------------------------------------------
// Instance IOBUF_1 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_1(
	// Inputs.
	.I  (a7ddrphy_dq_o_nodelay1),
	.T  (a7ddrphy_dq_t1),

	// Outputs.
	.O  (a7ddrphy_dq_i_nodelay1),

	// InOuts.
	.IO (ddram_dq[1])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_30 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (3'd4),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_30 (
	// Inputs.
	.CLK    (sys2x_clk),
	.CLKDIV (sys_clk),
	.D1     (a7ddrphy_bitslip20[0]),
	.D2     (a7ddrphy_bitslip20[1]),
	.D3     (a7ddrphy_bitslip20[2]),
	.D4     (a7ddrphy_bitslip20[3]),
	.D5     (a7ddrphy_bitslip20[4]),
	.D6     (a7ddrphy_bitslip20[5]),
	.D7     (a7ddrphy_bitslip20[6]),
	.D8     (a7ddrphy_bitslip20[7]),
	.OCE    (1'd1),
	.RST    ((sys_rst | a7ddrphy_rst_storage)),
	.T1     ((~a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.TCE    (1'd1),

	// Outputs.
	.OQ     (a7ddrphy_dq_o_nodelay2),
	.TQ     (a7ddrphy_dq_t2)
);

//------------------------------------------------------------------------------
// Instance ISERDESE2_2 of ISERDESE2 Module.
//------------------------------------------------------------------------------
ISERDESE2 #(
	// Parameters.
	.DATA_RATE      ("DDR"),
	.DATA_WIDTH     (3'd4),
	.INTERFACE_TYPE ("NETWORKING"),
	.IOBDELAY       ("IFD"),
	.NUM_CE         (1'd1),
	.SERDES_MODE    ("MASTER")
) ISERDESE2_2 (
	// Inputs.
	.BITSLIP (1'd0),
	.CE1     (1'd1),
	.CLK     (sys2x_clk),
	.CLKB    ((~sys2x_clk)),
	.CLKDIV  (sys_clk),
	.DDLY    (a7ddrphy_dq_i_delayed2),
	.RST     ((sys_rst | a7ddrphy_rst_storage)),

	// Outputs.
	.Q1      (a7ddrphy_bitslip21[7]),
	.Q2      (a7ddrphy_bitslip21[6]),
	.Q3      (a7ddrphy_bitslip21[5]),
	.Q4      (a7ddrphy_bitslip21[4]),
	.Q5      (a7ddrphy_bitslip21[3]),
	.Q6      (a7ddrphy_bitslip21[2]),
	.Q7      (a7ddrphy_bitslip21[1]),
	.Q8      (a7ddrphy_bitslip21[0])
);

//------------------------------------------------------------------------------
// Instance IDELAYE2_2 of IDELAYE2 Module.
//------------------------------------------------------------------------------
IDELAYE2 #(
	// Parameters.
	.CINVCTRL_SEL          ("FALSE"),
	.DELAY_SRC             ("IDATAIN"),
	.HIGH_PERFORMANCE_MODE ("TRUE"),
	.IDELAY_TYPE           ("VARIABLE"),
	.IDELAY_VALUE          (1'd0),
	.PIPE_SEL              ("FALSE"),
	.REFCLK_FREQUENCY      (200.0),
	.SIGNAL_PATTERN        ("DATA")
) IDELAYE2_2 (
	// Inputs.
	.C        (sys_clk),
	.CE       ((a7ddrphy_dly_sel_storage[0] & a7ddrphy_rdly_dq_inc_re)),
	.IDATAIN  (a7ddrphy_dq_i_nodelay2),
	.INC      (1'd1),
	.LD       (((a7ddrphy_dly_sel_storage[0] & a7ddrphy_rdly_dq_rst_re) | a7ddrphy_rst_storage)),
	.LDPIPEEN (1'd0),

	// Outputs.
	.DATAOUT  (a7ddrphy_dq_i_delayed2)
);

//------------------------------------------------------------------------------
// Instance IOBUF_2 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_2(
	// Inputs.
	.I  (a7ddrphy_dq_o_nodelay2),
	.T  (a7ddrphy_dq_t2),

	// Outputs.
	.O  (a7ddrphy_dq_i_nodelay2),

	// InOuts.
	.IO (ddram_dq[2])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_31 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (3'd4),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_31 (
	// Inputs.
	.CLK    (sys2x_clk),
	.CLKDIV (sys_clk),
	.D1     (a7ddrphy_bitslip30[0]),
	.D2     (a7ddrphy_bitslip30[1]),
	.D3     (a7ddrphy_bitslip30[2]),
	.D4     (a7ddrphy_bitslip30[3]),
	.D5     (a7ddrphy_bitslip30[4]),
	.D6     (a7ddrphy_bitslip30[5]),
	.D7     (a7ddrphy_bitslip30[6]),
	.D8     (a7ddrphy_bitslip30[7]),
	.OCE    (1'd1),
	.RST    ((sys_rst | a7ddrphy_rst_storage)),
	.T1     ((~a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.TCE    (1'd1),

	// Outputs.
	.OQ     (a7ddrphy_dq_o_nodelay3),
	.TQ     (a7ddrphy_dq_t3)
);

//------------------------------------------------------------------------------
// Instance ISERDESE2_3 of ISERDESE2 Module.
//------------------------------------------------------------------------------
ISERDESE2 #(
	// Parameters.
	.DATA_RATE      ("DDR"),
	.DATA_WIDTH     (3'd4),
	.INTERFACE_TYPE ("NETWORKING"),
	.IOBDELAY       ("IFD"),
	.NUM_CE         (1'd1),
	.SERDES_MODE    ("MASTER")
) ISERDESE2_3 (
	// Inputs.
	.BITSLIP (1'd0),
	.CE1     (1'd1),
	.CLK     (sys2x_clk),
	.CLKB    ((~sys2x_clk)),
	.CLKDIV  (sys_clk),
	.DDLY    (a7ddrphy_dq_i_delayed3),
	.RST     ((sys_rst | a7ddrphy_rst_storage)),

	// Outputs.
	.Q1      (a7ddrphy_bitslip31[7]),
	.Q2      (a7ddrphy_bitslip31[6]),
	.Q3      (a7ddrphy_bitslip31[5]),
	.Q4      (a7ddrphy_bitslip31[4]),
	.Q5      (a7ddrphy_bitslip31[3]),
	.Q6      (a7ddrphy_bitslip31[2]),
	.Q7      (a7ddrphy_bitslip31[1]),
	.Q8      (a7ddrphy_bitslip31[0])
);

//------------------------------------------------------------------------------
// Instance IDELAYE2_3 of IDELAYE2 Module.
//------------------------------------------------------------------------------
IDELAYE2 #(
	// Parameters.
	.CINVCTRL_SEL          ("FALSE"),
	.DELAY_SRC             ("IDATAIN"),
	.HIGH_PERFORMANCE_MODE ("TRUE"),
	.IDELAY_TYPE           ("VARIABLE"),
	.IDELAY_VALUE          (1'd0),
	.PIPE_SEL              ("FALSE"),
	.REFCLK_FREQUENCY      (200.0),
	.SIGNAL_PATTERN        ("DATA")
) IDELAYE2_3 (
	// Inputs.
	.C        (sys_clk),
	.CE       ((a7ddrphy_dly_sel_storage[0] & a7ddrphy_rdly_dq_inc_re)),
	.IDATAIN  (a7ddrphy_dq_i_nodelay3),
	.INC      (1'd1),
	.LD       (((a7ddrphy_dly_sel_storage[0] & a7ddrphy_rdly_dq_rst_re) | a7ddrphy_rst_storage)),
	.LDPIPEEN (1'd0),

	// Outputs.
	.DATAOUT  (a7ddrphy_dq_i_delayed3)
);

//------------------------------------------------------------------------------
// Instance IOBUF_3 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_3(
	// Inputs.
	.I  (a7ddrphy_dq_o_nodelay3),
	.T  (a7ddrphy_dq_t3),

	// Outputs.
	.O  (a7ddrphy_dq_i_nodelay3),

	// InOuts.
	.IO (ddram_dq[3])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_32 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (3'd4),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_32 (
	// Inputs.
	.CLK    (sys2x_clk),
	.CLKDIV (sys_clk),
	.D1     (a7ddrphy_bitslip40[0]),
	.D2     (a7ddrphy_bitslip40[1]),
	.D3     (a7ddrphy_bitslip40[2]),
	.D4     (a7ddrphy_bitslip40[3]),
	.D5     (a7ddrphy_bitslip40[4]),
	.D6     (a7ddrphy_bitslip40[5]),
	.D7     (a7ddrphy_bitslip40[6]),
	.D8     (a7ddrphy_bitslip40[7]),
	.OCE    (1'd1),
	.RST    ((sys_rst | a7ddrphy_rst_storage)),
	.T1     ((~a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.TCE    (1'd1),

	// Outputs.
	.OQ     (a7ddrphy_dq_o_nodelay4),
	.TQ     (a7ddrphy_dq_t4)
);

//------------------------------------------------------------------------------
// Instance ISERDESE2_4 of ISERDESE2 Module.
//------------------------------------------------------------------------------
ISERDESE2 #(
	// Parameters.
	.DATA_RATE      ("DDR"),
	.DATA_WIDTH     (3'd4),
	.INTERFACE_TYPE ("NETWORKING"),
	.IOBDELAY       ("IFD"),
	.NUM_CE         (1'd1),
	.SERDES_MODE    ("MASTER")
) ISERDESE2_4 (
	// Inputs.
	.BITSLIP (1'd0),
	.CE1     (1'd1),
	.CLK     (sys2x_clk),
	.CLKB    ((~sys2x_clk)),
	.CLKDIV  (sys_clk),
	.DDLY    (a7ddrphy_dq_i_delayed4),
	.RST     ((sys_rst | a7ddrphy_rst_storage)),

	// Outputs.
	.Q1      (a7ddrphy_bitslip41[7]),
	.Q2      (a7ddrphy_bitslip41[6]),
	.Q3      (a7ddrphy_bitslip41[5]),
	.Q4      (a7ddrphy_bitslip41[4]),
	.Q5      (a7ddrphy_bitslip41[3]),
	.Q6      (a7ddrphy_bitslip41[2]),
	.Q7      (a7ddrphy_bitslip41[1]),
	.Q8      (a7ddrphy_bitslip41[0])
);

//------------------------------------------------------------------------------
// Instance IDELAYE2_4 of IDELAYE2 Module.
//------------------------------------------------------------------------------
IDELAYE2 #(
	// Parameters.
	.CINVCTRL_SEL          ("FALSE"),
	.DELAY_SRC             ("IDATAIN"),
	.HIGH_PERFORMANCE_MODE ("TRUE"),
	.IDELAY_TYPE           ("VARIABLE"),
	.IDELAY_VALUE          (1'd0),
	.PIPE_SEL              ("FALSE"),
	.REFCLK_FREQUENCY      (200.0),
	.SIGNAL_PATTERN        ("DATA")
) IDELAYE2_4 (
	// Inputs.
	.C        (sys_clk),
	.CE       ((a7ddrphy_dly_sel_storage[0] & a7ddrphy_rdly_dq_inc_re)),
	.IDATAIN  (a7ddrphy_dq_i_nodelay4),
	.INC      (1'd1),
	.LD       (((a7ddrphy_dly_sel_storage[0] & a7ddrphy_rdly_dq_rst_re) | a7ddrphy_rst_storage)),
	.LDPIPEEN (1'd0),

	// Outputs.
	.DATAOUT  (a7ddrphy_dq_i_delayed4)
);

//------------------------------------------------------------------------------
// Instance IOBUF_4 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_4(
	// Inputs.
	.I  (a7ddrphy_dq_o_nodelay4),
	.T  (a7ddrphy_dq_t4),

	// Outputs.
	.O  (a7ddrphy_dq_i_nodelay4),

	// InOuts.
	.IO (ddram_dq[4])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_33 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (3'd4),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_33 (
	// Inputs.
	.CLK    (sys2x_clk),
	.CLKDIV (sys_clk),
	.D1     (a7ddrphy_bitslip50[0]),
	.D2     (a7ddrphy_bitslip50[1]),
	.D3     (a7ddrphy_bitslip50[2]),
	.D4     (a7ddrphy_bitslip50[3]),
	.D5     (a7ddrphy_bitslip50[4]),
	.D6     (a7ddrphy_bitslip50[5]),
	.D7     (a7ddrphy_bitslip50[6]),
	.D8     (a7ddrphy_bitslip50[7]),
	.OCE    (1'd1),
	.RST    ((sys_rst | a7ddrphy_rst_storage)),
	.T1     ((~a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.TCE    (1'd1),

	// Outputs.
	.OQ     (a7ddrphy_dq_o_nodelay5),
	.TQ     (a7ddrphy_dq_t5)
);

//------------------------------------------------------------------------------
// Instance ISERDESE2_5 of ISERDESE2 Module.
//------------------------------------------------------------------------------
ISERDESE2 #(
	// Parameters.
	.DATA_RATE      ("DDR"),
	.DATA_WIDTH     (3'd4),
	.INTERFACE_TYPE ("NETWORKING"),
	.IOBDELAY       ("IFD"),
	.NUM_CE         (1'd1),
	.SERDES_MODE    ("MASTER")
) ISERDESE2_5 (
	// Inputs.
	.BITSLIP (1'd0),
	.CE1     (1'd1),
	.CLK     (sys2x_clk),
	.CLKB    ((~sys2x_clk)),
	.CLKDIV  (sys_clk),
	.DDLY    (a7ddrphy_dq_i_delayed5),
	.RST     ((sys_rst | a7ddrphy_rst_storage)),

	// Outputs.
	.Q1      (a7ddrphy_bitslip51[7]),
	.Q2      (a7ddrphy_bitslip51[6]),
	.Q3      (a7ddrphy_bitslip51[5]),
	.Q4      (a7ddrphy_bitslip51[4]),
	.Q5      (a7ddrphy_bitslip51[3]),
	.Q6      (a7ddrphy_bitslip51[2]),
	.Q7      (a7ddrphy_bitslip51[1]),
	.Q8      (a7ddrphy_bitslip51[0])
);

//------------------------------------------------------------------------------
// Instance IDELAYE2_5 of IDELAYE2 Module.
//------------------------------------------------------------------------------
IDELAYE2 #(
	// Parameters.
	.CINVCTRL_SEL          ("FALSE"),
	.DELAY_SRC             ("IDATAIN"),
	.HIGH_PERFORMANCE_MODE ("TRUE"),
	.IDELAY_TYPE           ("VARIABLE"),
	.IDELAY_VALUE          (1'd0),
	.PIPE_SEL              ("FALSE"),
	.REFCLK_FREQUENCY      (200.0),
	.SIGNAL_PATTERN        ("DATA")
) IDELAYE2_5 (
	// Inputs.
	.C        (sys_clk),
	.CE       ((a7ddrphy_dly_sel_storage[0] & a7ddrphy_rdly_dq_inc_re)),
	.IDATAIN  (a7ddrphy_dq_i_nodelay5),
	.INC      (1'd1),
	.LD       (((a7ddrphy_dly_sel_storage[0] & a7ddrphy_rdly_dq_rst_re) | a7ddrphy_rst_storage)),
	.LDPIPEEN (1'd0),

	// Outputs.
	.DATAOUT  (a7ddrphy_dq_i_delayed5)
);

//------------------------------------------------------------------------------
// Instance IOBUF_5 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_5(
	// Inputs.
	.I  (a7ddrphy_dq_o_nodelay5),
	.T  (a7ddrphy_dq_t5),

	// Outputs.
	.O  (a7ddrphy_dq_i_nodelay5),

	// InOuts.
	.IO (ddram_dq[5])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_34 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (3'd4),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_34 (
	// Inputs.
	.CLK    (sys2x_clk),
	.CLKDIV (sys_clk),
	.D1     (a7ddrphy_bitslip60[0]),
	.D2     (a7ddrphy_bitslip60[1]),
	.D3     (a7ddrphy_bitslip60[2]),
	.D4     (a7ddrphy_bitslip60[3]),
	.D5     (a7ddrphy_bitslip60[4]),
	.D6     (a7ddrphy_bitslip60[5]),
	.D7     (a7ddrphy_bitslip60[6]),
	.D8     (a7ddrphy_bitslip60[7]),
	.OCE    (1'd1),
	.RST    ((sys_rst | a7ddrphy_rst_storage)),
	.T1     ((~a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.TCE    (1'd1),

	// Outputs.
	.OQ     (a7ddrphy_dq_o_nodelay6),
	.TQ     (a7ddrphy_dq_t6)
);

//------------------------------------------------------------------------------
// Instance ISERDESE2_6 of ISERDESE2 Module.
//------------------------------------------------------------------------------
ISERDESE2 #(
	// Parameters.
	.DATA_RATE      ("DDR"),
	.DATA_WIDTH     (3'd4),
	.INTERFACE_TYPE ("NETWORKING"),
	.IOBDELAY       ("IFD"),
	.NUM_CE         (1'd1),
	.SERDES_MODE    ("MASTER")
) ISERDESE2_6 (
	// Inputs.
	.BITSLIP (1'd0),
	.CE1     (1'd1),
	.CLK     (sys2x_clk),
	.CLKB    ((~sys2x_clk)),
	.CLKDIV  (sys_clk),
	.DDLY    (a7ddrphy_dq_i_delayed6),
	.RST     ((sys_rst | a7ddrphy_rst_storage)),

	// Outputs.
	.Q1      (a7ddrphy_bitslip61[7]),
	.Q2      (a7ddrphy_bitslip61[6]),
	.Q3      (a7ddrphy_bitslip61[5]),
	.Q4      (a7ddrphy_bitslip61[4]),
	.Q5      (a7ddrphy_bitslip61[3]),
	.Q6      (a7ddrphy_bitslip61[2]),
	.Q7      (a7ddrphy_bitslip61[1]),
	.Q8      (a7ddrphy_bitslip61[0])
);

//------------------------------------------------------------------------------
// Instance IDELAYE2_6 of IDELAYE2 Module.
//------------------------------------------------------------------------------
IDELAYE2 #(
	// Parameters.
	.CINVCTRL_SEL          ("FALSE"),
	.DELAY_SRC             ("IDATAIN"),
	.HIGH_PERFORMANCE_MODE ("TRUE"),
	.IDELAY_TYPE           ("VARIABLE"),
	.IDELAY_VALUE          (1'd0),
	.PIPE_SEL              ("FALSE"),
	.REFCLK_FREQUENCY      (200.0),
	.SIGNAL_PATTERN        ("DATA")
) IDELAYE2_6 (
	// Inputs.
	.C        (sys_clk),
	.CE       ((a7ddrphy_dly_sel_storage[0] & a7ddrphy_rdly_dq_inc_re)),
	.IDATAIN  (a7ddrphy_dq_i_nodelay6),
	.INC      (1'd1),
	.LD       (((a7ddrphy_dly_sel_storage[0] & a7ddrphy_rdly_dq_rst_re) | a7ddrphy_rst_storage)),
	.LDPIPEEN (1'd0),

	// Outputs.
	.DATAOUT  (a7ddrphy_dq_i_delayed6)
);

//------------------------------------------------------------------------------
// Instance IOBUF_6 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_6(
	// Inputs.
	.I  (a7ddrphy_dq_o_nodelay6),
	.T  (a7ddrphy_dq_t6),

	// Outputs.
	.O  (a7ddrphy_dq_i_nodelay6),

	// InOuts.
	.IO (ddram_dq[6])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_35 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (3'd4),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_35 (
	// Inputs.
	.CLK    (sys2x_clk),
	.CLKDIV (sys_clk),
	.D1     (a7ddrphy_bitslip70[0]),
	.D2     (a7ddrphy_bitslip70[1]),
	.D3     (a7ddrphy_bitslip70[2]),
	.D4     (a7ddrphy_bitslip70[3]),
	.D5     (a7ddrphy_bitslip70[4]),
	.D6     (a7ddrphy_bitslip70[5]),
	.D7     (a7ddrphy_bitslip70[6]),
	.D8     (a7ddrphy_bitslip70[7]),
	.OCE    (1'd1),
	.RST    ((sys_rst | a7ddrphy_rst_storage)),
	.T1     ((~a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.TCE    (1'd1),

	// Outputs.
	.OQ     (a7ddrphy_dq_o_nodelay7),
	.TQ     (a7ddrphy_dq_t7)
);

//------------------------------------------------------------------------------
// Instance ISERDESE2_7 of ISERDESE2 Module.
//------------------------------------------------------------------------------
ISERDESE2 #(
	// Parameters.
	.DATA_RATE      ("DDR"),
	.DATA_WIDTH     (3'd4),
	.INTERFACE_TYPE ("NETWORKING"),
	.IOBDELAY       ("IFD"),
	.NUM_CE         (1'd1),
	.SERDES_MODE    ("MASTER")
) ISERDESE2_7 (
	// Inputs.
	.BITSLIP (1'd0),
	.CE1     (1'd1),
	.CLK     (sys2x_clk),
	.CLKB    ((~sys2x_clk)),
	.CLKDIV  (sys_clk),
	.DDLY    (a7ddrphy_dq_i_delayed7),
	.RST     ((sys_rst | a7ddrphy_rst_storage)),

	// Outputs.
	.Q1      (a7ddrphy_bitslip71[7]),
	.Q2      (a7ddrphy_bitslip71[6]),
	.Q3      (a7ddrphy_bitslip71[5]),
	.Q4      (a7ddrphy_bitslip71[4]),
	.Q5      (a7ddrphy_bitslip71[3]),
	.Q6      (a7ddrphy_bitslip71[2]),
	.Q7      (a7ddrphy_bitslip71[1]),
	.Q8      (a7ddrphy_bitslip71[0])
);

//------------------------------------------------------------------------------
// Instance IDELAYE2_7 of IDELAYE2 Module.
//------------------------------------------------------------------------------
IDELAYE2 #(
	// Parameters.
	.CINVCTRL_SEL          ("FALSE"),
	.DELAY_SRC             ("IDATAIN"),
	.HIGH_PERFORMANCE_MODE ("TRUE"),
	.IDELAY_TYPE           ("VARIABLE"),
	.IDELAY_VALUE          (1'd0),
	.PIPE_SEL              ("FALSE"),
	.REFCLK_FREQUENCY      (200.0),
	.SIGNAL_PATTERN        ("DATA")
) IDELAYE2_7 (
	// Inputs.
	.C        (sys_clk),
	.CE       ((a7ddrphy_dly_sel_storage[0] & a7ddrphy_rdly_dq_inc_re)),
	.IDATAIN  (a7ddrphy_dq_i_nodelay7),
	.INC      (1'd1),
	.LD       (((a7ddrphy_dly_sel_storage[0] & a7ddrphy_rdly_dq_rst_re) | a7ddrphy_rst_storage)),
	.LDPIPEEN (1'd0),

	// Outputs.
	.DATAOUT  (a7ddrphy_dq_i_delayed7)
);

//------------------------------------------------------------------------------
// Instance IOBUF_7 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_7(
	// Inputs.
	.I  (a7ddrphy_dq_o_nodelay7),
	.T  (a7ddrphy_dq_t7),

	// Outputs.
	.O  (a7ddrphy_dq_i_nodelay7),

	// InOuts.
	.IO (ddram_dq[7])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_36 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (3'd4),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_36 (
	// Inputs.
	.CLK    (sys2x_clk),
	.CLKDIV (sys_clk),
	.D1     (a7ddrphy_bitslip80[0]),
	.D2     (a7ddrphy_bitslip80[1]),
	.D3     (a7ddrphy_bitslip80[2]),
	.D4     (a7ddrphy_bitslip80[3]),
	.D5     (a7ddrphy_bitslip80[4]),
	.D6     (a7ddrphy_bitslip80[5]),
	.D7     (a7ddrphy_bitslip80[6]),
	.D8     (a7ddrphy_bitslip80[7]),
	.OCE    (1'd1),
	.RST    ((sys_rst | a7ddrphy_rst_storage)),
	.T1     ((~a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.TCE    (1'd1),

	// Outputs.
	.OQ     (a7ddrphy_dq_o_nodelay8),
	.TQ     (a7ddrphy_dq_t8)
);

//------------------------------------------------------------------------------
// Instance ISERDESE2_8 of ISERDESE2 Module.
//------------------------------------------------------------------------------
ISERDESE2 #(
	// Parameters.
	.DATA_RATE      ("DDR"),
	.DATA_WIDTH     (3'd4),
	.INTERFACE_TYPE ("NETWORKING"),
	.IOBDELAY       ("IFD"),
	.NUM_CE         (1'd1),
	.SERDES_MODE    ("MASTER")
) ISERDESE2_8 (
	// Inputs.
	.BITSLIP (1'd0),
	.CE1     (1'd1),
	.CLK     (sys2x_clk),
	.CLKB    ((~sys2x_clk)),
	.CLKDIV  (sys_clk),
	.DDLY    (a7ddrphy_dq_i_delayed8),
	.RST     ((sys_rst | a7ddrphy_rst_storage)),

	// Outputs.
	.Q1      (a7ddrphy_bitslip81[7]),
	.Q2      (a7ddrphy_bitslip81[6]),
	.Q3      (a7ddrphy_bitslip81[5]),
	.Q4      (a7ddrphy_bitslip81[4]),
	.Q5      (a7ddrphy_bitslip81[3]),
	.Q6      (a7ddrphy_bitslip81[2]),
	.Q7      (a7ddrphy_bitslip81[1]),
	.Q8      (a7ddrphy_bitslip81[0])
);

//------------------------------------------------------------------------------
// Instance IDELAYE2_8 of IDELAYE2 Module.
//------------------------------------------------------------------------------
IDELAYE2 #(
	// Parameters.
	.CINVCTRL_SEL          ("FALSE"),
	.DELAY_SRC             ("IDATAIN"),
	.HIGH_PERFORMANCE_MODE ("TRUE"),
	.IDELAY_TYPE           ("VARIABLE"),
	.IDELAY_VALUE          (1'd0),
	.PIPE_SEL              ("FALSE"),
	.REFCLK_FREQUENCY      (200.0),
	.SIGNAL_PATTERN        ("DATA")
) IDELAYE2_8 (
	// Inputs.
	.C        (sys_clk),
	.CE       ((a7ddrphy_dly_sel_storage[1] & a7ddrphy_rdly_dq_inc_re)),
	.IDATAIN  (a7ddrphy_dq_i_nodelay8),
	.INC      (1'd1),
	.LD       (((a7ddrphy_dly_sel_storage[1] & a7ddrphy_rdly_dq_rst_re) | a7ddrphy_rst_storage)),
	.LDPIPEEN (1'd0),

	// Outputs.
	.DATAOUT  (a7ddrphy_dq_i_delayed8)
);

//------------------------------------------------------------------------------
// Instance IOBUF_8 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_8(
	// Inputs.
	.I  (a7ddrphy_dq_o_nodelay8),
	.T  (a7ddrphy_dq_t8),

	// Outputs.
	.O  (a7ddrphy_dq_i_nodelay8),

	// InOuts.
	.IO (ddram_dq[8])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_37 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (3'd4),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_37 (
	// Inputs.
	.CLK    (sys2x_clk),
	.CLKDIV (sys_clk),
	.D1     (a7ddrphy_bitslip90[0]),
	.D2     (a7ddrphy_bitslip90[1]),
	.D3     (a7ddrphy_bitslip90[2]),
	.D4     (a7ddrphy_bitslip90[3]),
	.D5     (a7ddrphy_bitslip90[4]),
	.D6     (a7ddrphy_bitslip90[5]),
	.D7     (a7ddrphy_bitslip90[6]),
	.D8     (a7ddrphy_bitslip90[7]),
	.OCE    (1'd1),
	.RST    ((sys_rst | a7ddrphy_rst_storage)),
	.T1     ((~a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.TCE    (1'd1),

	// Outputs.
	.OQ     (a7ddrphy_dq_o_nodelay9),
	.TQ     (a7ddrphy_dq_t9)
);

//------------------------------------------------------------------------------
// Instance ISERDESE2_9 of ISERDESE2 Module.
//------------------------------------------------------------------------------
ISERDESE2 #(
	// Parameters.
	.DATA_RATE      ("DDR"),
	.DATA_WIDTH     (3'd4),
	.INTERFACE_TYPE ("NETWORKING"),
	.IOBDELAY       ("IFD"),
	.NUM_CE         (1'd1),
	.SERDES_MODE    ("MASTER")
) ISERDESE2_9 (
	// Inputs.
	.BITSLIP (1'd0),
	.CE1     (1'd1),
	.CLK     (sys2x_clk),
	.CLKB    ((~sys2x_clk)),
	.CLKDIV  (sys_clk),
	.DDLY    (a7ddrphy_dq_i_delayed9),
	.RST     ((sys_rst | a7ddrphy_rst_storage)),

	// Outputs.
	.Q1      (a7ddrphy_bitslip91[7]),
	.Q2      (a7ddrphy_bitslip91[6]),
	.Q3      (a7ddrphy_bitslip91[5]),
	.Q4      (a7ddrphy_bitslip91[4]),
	.Q5      (a7ddrphy_bitslip91[3]),
	.Q6      (a7ddrphy_bitslip91[2]),
	.Q7      (a7ddrphy_bitslip91[1]),
	.Q8      (a7ddrphy_bitslip91[0])
);

//------------------------------------------------------------------------------
// Instance IDELAYE2_9 of IDELAYE2 Module.
//------------------------------------------------------------------------------
IDELAYE2 #(
	// Parameters.
	.CINVCTRL_SEL          ("FALSE"),
	.DELAY_SRC             ("IDATAIN"),
	.HIGH_PERFORMANCE_MODE ("TRUE"),
	.IDELAY_TYPE           ("VARIABLE"),
	.IDELAY_VALUE          (1'd0),
	.PIPE_SEL              ("FALSE"),
	.REFCLK_FREQUENCY      (200.0),
	.SIGNAL_PATTERN        ("DATA")
) IDELAYE2_9 (
	// Inputs.
	.C        (sys_clk),
	.CE       ((a7ddrphy_dly_sel_storage[1] & a7ddrphy_rdly_dq_inc_re)),
	.IDATAIN  (a7ddrphy_dq_i_nodelay9),
	.INC      (1'd1),
	.LD       (((a7ddrphy_dly_sel_storage[1] & a7ddrphy_rdly_dq_rst_re) | a7ddrphy_rst_storage)),
	.LDPIPEEN (1'd0),

	// Outputs.
	.DATAOUT  (a7ddrphy_dq_i_delayed9)
);

//------------------------------------------------------------------------------
// Instance IOBUF_9 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_9(
	// Inputs.
	.I  (a7ddrphy_dq_o_nodelay9),
	.T  (a7ddrphy_dq_t9),

	// Outputs.
	.O  (a7ddrphy_dq_i_nodelay9),

	// InOuts.
	.IO (ddram_dq[9])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_38 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (3'd4),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_38 (
	// Inputs.
	.CLK    (sys2x_clk),
	.CLKDIV (sys_clk),
	.D1     (a7ddrphy_bitslip100[0]),
	.D2     (a7ddrphy_bitslip100[1]),
	.D3     (a7ddrphy_bitslip100[2]),
	.D4     (a7ddrphy_bitslip100[3]),
	.D5     (a7ddrphy_bitslip100[4]),
	.D6     (a7ddrphy_bitslip100[5]),
	.D7     (a7ddrphy_bitslip100[6]),
	.D8     (a7ddrphy_bitslip100[7]),
	.OCE    (1'd1),
	.RST    ((sys_rst | a7ddrphy_rst_storage)),
	.T1     ((~a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.TCE    (1'd1),

	// Outputs.
	.OQ     (a7ddrphy_dq_o_nodelay10),
	.TQ     (a7ddrphy_dq_t10)
);

//------------------------------------------------------------------------------
// Instance ISERDESE2_10 of ISERDESE2 Module.
//------------------------------------------------------------------------------
ISERDESE2 #(
	// Parameters.
	.DATA_RATE      ("DDR"),
	.DATA_WIDTH     (3'd4),
	.INTERFACE_TYPE ("NETWORKING"),
	.IOBDELAY       ("IFD"),
	.NUM_CE         (1'd1),
	.SERDES_MODE    ("MASTER")
) ISERDESE2_10 (
	// Inputs.
	.BITSLIP (1'd0),
	.CE1     (1'd1),
	.CLK     (sys2x_clk),
	.CLKB    ((~sys2x_clk)),
	.CLKDIV  (sys_clk),
	.DDLY    (a7ddrphy_dq_i_delayed10),
	.RST     ((sys_rst | a7ddrphy_rst_storage)),

	// Outputs.
	.Q1      (a7ddrphy_bitslip101[7]),
	.Q2      (a7ddrphy_bitslip101[6]),
	.Q3      (a7ddrphy_bitslip101[5]),
	.Q4      (a7ddrphy_bitslip101[4]),
	.Q5      (a7ddrphy_bitslip101[3]),
	.Q6      (a7ddrphy_bitslip101[2]),
	.Q7      (a7ddrphy_bitslip101[1]),
	.Q8      (a7ddrphy_bitslip101[0])
);

//------------------------------------------------------------------------------
// Instance IDELAYE2_10 of IDELAYE2 Module.
//------------------------------------------------------------------------------
IDELAYE2 #(
	// Parameters.
	.CINVCTRL_SEL          ("FALSE"),
	.DELAY_SRC             ("IDATAIN"),
	.HIGH_PERFORMANCE_MODE ("TRUE"),
	.IDELAY_TYPE           ("VARIABLE"),
	.IDELAY_VALUE          (1'd0),
	.PIPE_SEL              ("FALSE"),
	.REFCLK_FREQUENCY      (200.0),
	.SIGNAL_PATTERN        ("DATA")
) IDELAYE2_10 (
	// Inputs.
	.C        (sys_clk),
	.CE       ((a7ddrphy_dly_sel_storage[1] & a7ddrphy_rdly_dq_inc_re)),
	.IDATAIN  (a7ddrphy_dq_i_nodelay10),
	.INC      (1'd1),
	.LD       (((a7ddrphy_dly_sel_storage[1] & a7ddrphy_rdly_dq_rst_re) | a7ddrphy_rst_storage)),
	.LDPIPEEN (1'd0),

	// Outputs.
	.DATAOUT  (a7ddrphy_dq_i_delayed10)
);

//------------------------------------------------------------------------------
// Instance IOBUF_10 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_10(
	// Inputs.
	.I  (a7ddrphy_dq_o_nodelay10),
	.T  (a7ddrphy_dq_t10),

	// Outputs.
	.O  (a7ddrphy_dq_i_nodelay10),

	// InOuts.
	.IO (ddram_dq[10])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_39 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (3'd4),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_39 (
	// Inputs.
	.CLK    (sys2x_clk),
	.CLKDIV (sys_clk),
	.D1     (a7ddrphy_bitslip110[0]),
	.D2     (a7ddrphy_bitslip110[1]),
	.D3     (a7ddrphy_bitslip110[2]),
	.D4     (a7ddrphy_bitslip110[3]),
	.D5     (a7ddrphy_bitslip110[4]),
	.D6     (a7ddrphy_bitslip110[5]),
	.D7     (a7ddrphy_bitslip110[6]),
	.D8     (a7ddrphy_bitslip110[7]),
	.OCE    (1'd1),
	.RST    ((sys_rst | a7ddrphy_rst_storage)),
	.T1     ((~a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.TCE    (1'd1),

	// Outputs.
	.OQ     (a7ddrphy_dq_o_nodelay11),
	.TQ     (a7ddrphy_dq_t11)
);

//------------------------------------------------------------------------------
// Instance ISERDESE2_11 of ISERDESE2 Module.
//------------------------------------------------------------------------------
ISERDESE2 #(
	// Parameters.
	.DATA_RATE      ("DDR"),
	.DATA_WIDTH     (3'd4),
	.INTERFACE_TYPE ("NETWORKING"),
	.IOBDELAY       ("IFD"),
	.NUM_CE         (1'd1),
	.SERDES_MODE    ("MASTER")
) ISERDESE2_11 (
	// Inputs.
	.BITSLIP (1'd0),
	.CE1     (1'd1),
	.CLK     (sys2x_clk),
	.CLKB    ((~sys2x_clk)),
	.CLKDIV  (sys_clk),
	.DDLY    (a7ddrphy_dq_i_delayed11),
	.RST     ((sys_rst | a7ddrphy_rst_storage)),

	// Outputs.
	.Q1      (a7ddrphy_bitslip111[7]),
	.Q2      (a7ddrphy_bitslip111[6]),
	.Q3      (a7ddrphy_bitslip111[5]),
	.Q4      (a7ddrphy_bitslip111[4]),
	.Q5      (a7ddrphy_bitslip111[3]),
	.Q6      (a7ddrphy_bitslip111[2]),
	.Q7      (a7ddrphy_bitslip111[1]),
	.Q8      (a7ddrphy_bitslip111[0])
);

//------------------------------------------------------------------------------
// Instance IDELAYE2_11 of IDELAYE2 Module.
//------------------------------------------------------------------------------
IDELAYE2 #(
	// Parameters.
	.CINVCTRL_SEL          ("FALSE"),
	.DELAY_SRC             ("IDATAIN"),
	.HIGH_PERFORMANCE_MODE ("TRUE"),
	.IDELAY_TYPE           ("VARIABLE"),
	.IDELAY_VALUE          (1'd0),
	.PIPE_SEL              ("FALSE"),
	.REFCLK_FREQUENCY      (200.0),
	.SIGNAL_PATTERN        ("DATA")
) IDELAYE2_11 (
	// Inputs.
	.C        (sys_clk),
	.CE       ((a7ddrphy_dly_sel_storage[1] & a7ddrphy_rdly_dq_inc_re)),
	.IDATAIN  (a7ddrphy_dq_i_nodelay11),
	.INC      (1'd1),
	.LD       (((a7ddrphy_dly_sel_storage[1] & a7ddrphy_rdly_dq_rst_re) | a7ddrphy_rst_storage)),
	.LDPIPEEN (1'd0),

	// Outputs.
	.DATAOUT  (a7ddrphy_dq_i_delayed11)
);

//------------------------------------------------------------------------------
// Instance IOBUF_11 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_11(
	// Inputs.
	.I  (a7ddrphy_dq_o_nodelay11),
	.T  (a7ddrphy_dq_t11),

	// Outputs.
	.O  (a7ddrphy_dq_i_nodelay11),

	// InOuts.
	.IO (ddram_dq[11])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_40 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (3'd4),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_40 (
	// Inputs.
	.CLK    (sys2x_clk),
	.CLKDIV (sys_clk),
	.D1     (a7ddrphy_bitslip120[0]),
	.D2     (a7ddrphy_bitslip120[1]),
	.D3     (a7ddrphy_bitslip120[2]),
	.D4     (a7ddrphy_bitslip120[3]),
	.D5     (a7ddrphy_bitslip120[4]),
	.D6     (a7ddrphy_bitslip120[5]),
	.D7     (a7ddrphy_bitslip120[6]),
	.D8     (a7ddrphy_bitslip120[7]),
	.OCE    (1'd1),
	.RST    ((sys_rst | a7ddrphy_rst_storage)),
	.T1     ((~a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.TCE    (1'd1),

	// Outputs.
	.OQ     (a7ddrphy_dq_o_nodelay12),
	.TQ     (a7ddrphy_dq_t12)
);

//------------------------------------------------------------------------------
// Instance ISERDESE2_12 of ISERDESE2 Module.
//------------------------------------------------------------------------------
ISERDESE2 #(
	// Parameters.
	.DATA_RATE      ("DDR"),
	.DATA_WIDTH     (3'd4),
	.INTERFACE_TYPE ("NETWORKING"),
	.IOBDELAY       ("IFD"),
	.NUM_CE         (1'd1),
	.SERDES_MODE    ("MASTER")
) ISERDESE2_12 (
	// Inputs.
	.BITSLIP (1'd0),
	.CE1     (1'd1),
	.CLK     (sys2x_clk),
	.CLKB    ((~sys2x_clk)),
	.CLKDIV  (sys_clk),
	.DDLY    (a7ddrphy_dq_i_delayed12),
	.RST     ((sys_rst | a7ddrphy_rst_storage)),

	// Outputs.
	.Q1      (a7ddrphy_bitslip121[7]),
	.Q2      (a7ddrphy_bitslip121[6]),
	.Q3      (a7ddrphy_bitslip121[5]),
	.Q4      (a7ddrphy_bitslip121[4]),
	.Q5      (a7ddrphy_bitslip121[3]),
	.Q6      (a7ddrphy_bitslip121[2]),
	.Q7      (a7ddrphy_bitslip121[1]),
	.Q8      (a7ddrphy_bitslip121[0])
);

//------------------------------------------------------------------------------
// Instance IDELAYE2_12 of IDELAYE2 Module.
//------------------------------------------------------------------------------
IDELAYE2 #(
	// Parameters.
	.CINVCTRL_SEL          ("FALSE"),
	.DELAY_SRC             ("IDATAIN"),
	.HIGH_PERFORMANCE_MODE ("TRUE"),
	.IDELAY_TYPE           ("VARIABLE"),
	.IDELAY_VALUE          (1'd0),
	.PIPE_SEL              ("FALSE"),
	.REFCLK_FREQUENCY      (200.0),
	.SIGNAL_PATTERN        ("DATA")
) IDELAYE2_12 (
	// Inputs.
	.C        (sys_clk),
	.CE       ((a7ddrphy_dly_sel_storage[1] & a7ddrphy_rdly_dq_inc_re)),
	.IDATAIN  (a7ddrphy_dq_i_nodelay12),
	.INC      (1'd1),
	.LD       (((a7ddrphy_dly_sel_storage[1] & a7ddrphy_rdly_dq_rst_re) | a7ddrphy_rst_storage)),
	.LDPIPEEN (1'd0),

	// Outputs.
	.DATAOUT  (a7ddrphy_dq_i_delayed12)
);

//------------------------------------------------------------------------------
// Instance IOBUF_12 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_12(
	// Inputs.
	.I  (a7ddrphy_dq_o_nodelay12),
	.T  (a7ddrphy_dq_t12),

	// Outputs.
	.O  (a7ddrphy_dq_i_nodelay12),

	// InOuts.
	.IO (ddram_dq[12])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_41 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (3'd4),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_41 (
	// Inputs.
	.CLK    (sys2x_clk),
	.CLKDIV (sys_clk),
	.D1     (a7ddrphy_bitslip130[0]),
	.D2     (a7ddrphy_bitslip130[1]),
	.D3     (a7ddrphy_bitslip130[2]),
	.D4     (a7ddrphy_bitslip130[3]),
	.D5     (a7ddrphy_bitslip130[4]),
	.D6     (a7ddrphy_bitslip130[5]),
	.D7     (a7ddrphy_bitslip130[6]),
	.D8     (a7ddrphy_bitslip130[7]),
	.OCE    (1'd1),
	.RST    ((sys_rst | a7ddrphy_rst_storage)),
	.T1     ((~a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.TCE    (1'd1),

	// Outputs.
	.OQ     (a7ddrphy_dq_o_nodelay13),
	.TQ     (a7ddrphy_dq_t13)
);

//------------------------------------------------------------------------------
// Instance ISERDESE2_13 of ISERDESE2 Module.
//------------------------------------------------------------------------------
ISERDESE2 #(
	// Parameters.
	.DATA_RATE      ("DDR"),
	.DATA_WIDTH     (3'd4),
	.INTERFACE_TYPE ("NETWORKING"),
	.IOBDELAY       ("IFD"),
	.NUM_CE         (1'd1),
	.SERDES_MODE    ("MASTER")
) ISERDESE2_13 (
	// Inputs.
	.BITSLIP (1'd0),
	.CE1     (1'd1),
	.CLK     (sys2x_clk),
	.CLKB    ((~sys2x_clk)),
	.CLKDIV  (sys_clk),
	.DDLY    (a7ddrphy_dq_i_delayed13),
	.RST     ((sys_rst | a7ddrphy_rst_storage)),

	// Outputs.
	.Q1      (a7ddrphy_bitslip131[7]),
	.Q2      (a7ddrphy_bitslip131[6]),
	.Q3      (a7ddrphy_bitslip131[5]),
	.Q4      (a7ddrphy_bitslip131[4]),
	.Q5      (a7ddrphy_bitslip131[3]),
	.Q6      (a7ddrphy_bitslip131[2]),
	.Q7      (a7ddrphy_bitslip131[1]),
	.Q8      (a7ddrphy_bitslip131[0])
);

//------------------------------------------------------------------------------
// Instance IDELAYE2_13 of IDELAYE2 Module.
//------------------------------------------------------------------------------
IDELAYE2 #(
	// Parameters.
	.CINVCTRL_SEL          ("FALSE"),
	.DELAY_SRC             ("IDATAIN"),
	.HIGH_PERFORMANCE_MODE ("TRUE"),
	.IDELAY_TYPE           ("VARIABLE"),
	.IDELAY_VALUE          (1'd0),
	.PIPE_SEL              ("FALSE"),
	.REFCLK_FREQUENCY      (200.0),
	.SIGNAL_PATTERN        ("DATA")
) IDELAYE2_13 (
	// Inputs.
	.C        (sys_clk),
	.CE       ((a7ddrphy_dly_sel_storage[1] & a7ddrphy_rdly_dq_inc_re)),
	.IDATAIN  (a7ddrphy_dq_i_nodelay13),
	.INC      (1'd1),
	.LD       (((a7ddrphy_dly_sel_storage[1] & a7ddrphy_rdly_dq_rst_re) | a7ddrphy_rst_storage)),
	.LDPIPEEN (1'd0),

	// Outputs.
	.DATAOUT  (a7ddrphy_dq_i_delayed13)
);

//------------------------------------------------------------------------------
// Instance IOBUF_13 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_13(
	// Inputs.
	.I  (a7ddrphy_dq_o_nodelay13),
	.T  (a7ddrphy_dq_t13),

	// Outputs.
	.O  (a7ddrphy_dq_i_nodelay13),

	// InOuts.
	.IO (ddram_dq[13])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_42 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (3'd4),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_42 (
	// Inputs.
	.CLK    (sys2x_clk),
	.CLKDIV (sys_clk),
	.D1     (a7ddrphy_bitslip140[0]),
	.D2     (a7ddrphy_bitslip140[1]),
	.D3     (a7ddrphy_bitslip140[2]),
	.D4     (a7ddrphy_bitslip140[3]),
	.D5     (a7ddrphy_bitslip140[4]),
	.D6     (a7ddrphy_bitslip140[5]),
	.D7     (a7ddrphy_bitslip140[6]),
	.D8     (a7ddrphy_bitslip140[7]),
	.OCE    (1'd1),
	.RST    ((sys_rst | a7ddrphy_rst_storage)),
	.T1     ((~a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.TCE    (1'd1),

	// Outputs.
	.OQ     (a7ddrphy_dq_o_nodelay14),
	.TQ     (a7ddrphy_dq_t14)
);

//------------------------------------------------------------------------------
// Instance ISERDESE2_14 of ISERDESE2 Module.
//------------------------------------------------------------------------------
ISERDESE2 #(
	// Parameters.
	.DATA_RATE      ("DDR"),
	.DATA_WIDTH     (3'd4),
	.INTERFACE_TYPE ("NETWORKING"),
	.IOBDELAY       ("IFD"),
	.NUM_CE         (1'd1),
	.SERDES_MODE    ("MASTER")
) ISERDESE2_14 (
	// Inputs.
	.BITSLIP (1'd0),
	.CE1     (1'd1),
	.CLK     (sys2x_clk),
	.CLKB    ((~sys2x_clk)),
	.CLKDIV  (sys_clk),
	.DDLY    (a7ddrphy_dq_i_delayed14),
	.RST     ((sys_rst | a7ddrphy_rst_storage)),

	// Outputs.
	.Q1      (a7ddrphy_bitslip141[7]),
	.Q2      (a7ddrphy_bitslip141[6]),
	.Q3      (a7ddrphy_bitslip141[5]),
	.Q4      (a7ddrphy_bitslip141[4]),
	.Q5      (a7ddrphy_bitslip141[3]),
	.Q6      (a7ddrphy_bitslip141[2]),
	.Q7      (a7ddrphy_bitslip141[1]),
	.Q8      (a7ddrphy_bitslip141[0])
);

//------------------------------------------------------------------------------
// Instance IDELAYE2_14 of IDELAYE2 Module.
//------------------------------------------------------------------------------
IDELAYE2 #(
	// Parameters.
	.CINVCTRL_SEL          ("FALSE"),
	.DELAY_SRC             ("IDATAIN"),
	.HIGH_PERFORMANCE_MODE ("TRUE"),
	.IDELAY_TYPE           ("VARIABLE"),
	.IDELAY_VALUE          (1'd0),
	.PIPE_SEL              ("FALSE"),
	.REFCLK_FREQUENCY      (200.0),
	.SIGNAL_PATTERN        ("DATA")
) IDELAYE2_14 (
	// Inputs.
	.C        (sys_clk),
	.CE       ((a7ddrphy_dly_sel_storage[1] & a7ddrphy_rdly_dq_inc_re)),
	.IDATAIN  (a7ddrphy_dq_i_nodelay14),
	.INC      (1'd1),
	.LD       (((a7ddrphy_dly_sel_storage[1] & a7ddrphy_rdly_dq_rst_re) | a7ddrphy_rst_storage)),
	.LDPIPEEN (1'd0),

	// Outputs.
	.DATAOUT  (a7ddrphy_dq_i_delayed14)
);

//------------------------------------------------------------------------------
// Instance IOBUF_14 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_14(
	// Inputs.
	.I  (a7ddrphy_dq_o_nodelay14),
	.T  (a7ddrphy_dq_t14),

	// Outputs.
	.O  (a7ddrphy_dq_i_nodelay14),

	// InOuts.
	.IO (ddram_dq[14])
);

//------------------------------------------------------------------------------
// Instance OSERDESE2_43 of OSERDESE2 Module.
//------------------------------------------------------------------------------
OSERDESE2 #(
	// Parameters.
	.DATA_RATE_OQ   ("DDR"),
	.DATA_RATE_TQ   ("BUF"),
	.DATA_WIDTH     (3'd4),
	.SERDES_MODE    ("MASTER"),
	.TRISTATE_WIDTH (1'd1)
) OSERDESE2_43 (
	// Inputs.
	.CLK    (sys2x_clk),
	.CLKDIV (sys_clk),
	.D1     (a7ddrphy_bitslip150[0]),
	.D2     (a7ddrphy_bitslip150[1]),
	.D3     (a7ddrphy_bitslip150[2]),
	.D4     (a7ddrphy_bitslip150[3]),
	.D5     (a7ddrphy_bitslip150[4]),
	.D6     (a7ddrphy_bitslip150[5]),
	.D7     (a7ddrphy_bitslip150[6]),
	.D8     (a7ddrphy_bitslip150[7]),
	.OCE    (1'd1),
	.RST    ((sys_rst | a7ddrphy_rst_storage)),
	.T1     ((~a7ddrphy_dq_oe_delay_tappeddelayline_tappeddelayline)),
	.TCE    (1'd1),

	// Outputs.
	.OQ     (a7ddrphy_dq_o_nodelay15),
	.TQ     (a7ddrphy_dq_t15)
);

//------------------------------------------------------------------------------
// Instance ISERDESE2_15 of ISERDESE2 Module.
//------------------------------------------------------------------------------
ISERDESE2 #(
	// Parameters.
	.DATA_RATE      ("DDR"),
	.DATA_WIDTH     (3'd4),
	.INTERFACE_TYPE ("NETWORKING"),
	.IOBDELAY       ("IFD"),
	.NUM_CE         (1'd1),
	.SERDES_MODE    ("MASTER")
) ISERDESE2_15 (
	// Inputs.
	.BITSLIP (1'd0),
	.CE1     (1'd1),
	.CLK     (sys2x_clk),
	.CLKB    ((~sys2x_clk)),
	.CLKDIV  (sys_clk),
	.DDLY    (a7ddrphy_dq_i_delayed15),
	.RST     ((sys_rst | a7ddrphy_rst_storage)),

	// Outputs.
	.Q1      (a7ddrphy_bitslip151[7]),
	.Q2      (a7ddrphy_bitslip151[6]),
	.Q3      (a7ddrphy_bitslip151[5]),
	.Q4      (a7ddrphy_bitslip151[4]),
	.Q5      (a7ddrphy_bitslip151[3]),
	.Q6      (a7ddrphy_bitslip151[2]),
	.Q7      (a7ddrphy_bitslip151[1]),
	.Q8      (a7ddrphy_bitslip151[0])
);

//------------------------------------------------------------------------------
// Instance IDELAYE2_15 of IDELAYE2 Module.
//------------------------------------------------------------------------------
IDELAYE2 #(
	// Parameters.
	.CINVCTRL_SEL          ("FALSE"),
	.DELAY_SRC             ("IDATAIN"),
	.HIGH_PERFORMANCE_MODE ("TRUE"),
	.IDELAY_TYPE           ("VARIABLE"),
	.IDELAY_VALUE          (1'd0),
	.PIPE_SEL              ("FALSE"),
	.REFCLK_FREQUENCY      (200.0),
	.SIGNAL_PATTERN        ("DATA")
) IDELAYE2_15 (
	// Inputs.
	.C        (sys_clk),
	.CE       ((a7ddrphy_dly_sel_storage[1] & a7ddrphy_rdly_dq_inc_re)),
	.IDATAIN  (a7ddrphy_dq_i_nodelay15),
	.INC      (1'd1),
	.LD       (((a7ddrphy_dly_sel_storage[1] & a7ddrphy_rdly_dq_rst_re) | a7ddrphy_rst_storage)),
	.LDPIPEEN (1'd0),

	// Outputs.
	.DATAOUT  (a7ddrphy_dq_i_delayed15)
);

//------------------------------------------------------------------------------
// Instance IOBUF_15 of IOBUF Module.
//------------------------------------------------------------------------------
IOBUF IOBUF_15(
	// Inputs.
	.I  (a7ddrphy_dq_o_nodelay15),
	.T  (a7ddrphy_dq_t15),

	// Outputs.
	.O  (a7ddrphy_dq_i_nodelay15),

	// InOuts.
	.IO (ddram_dq[15])
);

//------------------------------------------------------------------------------
// Memory storage_2: 16-words x 24-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 24 
// Port 1 | Read: Async | Write: ---- | 
reg [23:0] storage_2[0:15];
reg [23:0] storage_2_dat0;
always @(posedge sys_clk) begin
	if (litedramcore_sdram_bankmachine0_wrport_we)
		storage_2[litedramcore_sdram_bankmachine0_wrport_adr] <= litedramcore_sdram_bankmachine0_wrport_dat_w;
	storage_2_dat0 <= storage_2[litedramcore_sdram_bankmachine0_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign litedramcore_sdram_bankmachine0_wrport_dat_r = storage_2_dat0;
assign litedramcore_sdram_bankmachine0_rdport_dat_r = storage_2[litedramcore_sdram_bankmachine0_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_3: 16-words x 24-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 24 
// Port 1 | Read: Async | Write: ---- | 
reg [23:0] storage_3[0:15];
reg [23:0] storage_3_dat0;
always @(posedge sys_clk) begin
	if (litedramcore_sdram_bankmachine1_wrport_we)
		storage_3[litedramcore_sdram_bankmachine1_wrport_adr] <= litedramcore_sdram_bankmachine1_wrport_dat_w;
	storage_3_dat0 <= storage_3[litedramcore_sdram_bankmachine1_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign litedramcore_sdram_bankmachine1_wrport_dat_r = storage_3_dat0;
assign litedramcore_sdram_bankmachine1_rdport_dat_r = storage_3[litedramcore_sdram_bankmachine1_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_4: 16-words x 24-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 24 
// Port 1 | Read: Async | Write: ---- | 
reg [23:0] storage_4[0:15];
reg [23:0] storage_4_dat0;
always @(posedge sys_clk) begin
	if (litedramcore_sdram_bankmachine2_wrport_we)
		storage_4[litedramcore_sdram_bankmachine2_wrport_adr] <= litedramcore_sdram_bankmachine2_wrport_dat_w;
	storage_4_dat0 <= storage_4[litedramcore_sdram_bankmachine2_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign litedramcore_sdram_bankmachine2_wrport_dat_r = storage_4_dat0;
assign litedramcore_sdram_bankmachine2_rdport_dat_r = storage_4[litedramcore_sdram_bankmachine2_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_5: 16-words x 24-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 24 
// Port 1 | Read: Async | Write: ---- | 
reg [23:0] storage_5[0:15];
reg [23:0] storage_5_dat0;
always @(posedge sys_clk) begin
	if (litedramcore_sdram_bankmachine3_wrport_we)
		storage_5[litedramcore_sdram_bankmachine3_wrport_adr] <= litedramcore_sdram_bankmachine3_wrport_dat_w;
	storage_5_dat0 <= storage_5[litedramcore_sdram_bankmachine3_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign litedramcore_sdram_bankmachine3_wrport_dat_r = storage_5_dat0;
assign litedramcore_sdram_bankmachine3_rdport_dat_r = storage_5[litedramcore_sdram_bankmachine3_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_6: 16-words x 24-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 24 
// Port 1 | Read: Async | Write: ---- | 
reg [23:0] storage_6[0:15];
reg [23:0] storage_6_dat0;
always @(posedge sys_clk) begin
	if (litedramcore_sdram_bankmachine4_wrport_we)
		storage_6[litedramcore_sdram_bankmachine4_wrport_adr] <= litedramcore_sdram_bankmachine4_wrport_dat_w;
	storage_6_dat0 <= storage_6[litedramcore_sdram_bankmachine4_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign litedramcore_sdram_bankmachine4_wrport_dat_r = storage_6_dat0;
assign litedramcore_sdram_bankmachine4_rdport_dat_r = storage_6[litedramcore_sdram_bankmachine4_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_7: 16-words x 24-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 24 
// Port 1 | Read: Async | Write: ---- | 
reg [23:0] storage_7[0:15];
reg [23:0] storage_7_dat0;
always @(posedge sys_clk) begin
	if (litedramcore_sdram_bankmachine5_wrport_we)
		storage_7[litedramcore_sdram_bankmachine5_wrport_adr] <= litedramcore_sdram_bankmachine5_wrport_dat_w;
	storage_7_dat0 <= storage_7[litedramcore_sdram_bankmachine5_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign litedramcore_sdram_bankmachine5_wrport_dat_r = storage_7_dat0;
assign litedramcore_sdram_bankmachine5_rdport_dat_r = storage_7[litedramcore_sdram_bankmachine5_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_8: 16-words x 24-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 24 
// Port 1 | Read: Async | Write: ---- | 
reg [23:0] storage_8[0:15];
reg [23:0] storage_8_dat0;
always @(posedge sys_clk) begin
	if (litedramcore_sdram_bankmachine6_wrport_we)
		storage_8[litedramcore_sdram_bankmachine6_wrport_adr] <= litedramcore_sdram_bankmachine6_wrport_dat_w;
	storage_8_dat0 <= storage_8[litedramcore_sdram_bankmachine6_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign litedramcore_sdram_bankmachine6_wrport_dat_r = storage_8_dat0;
assign litedramcore_sdram_bankmachine6_rdport_dat_r = storage_8[litedramcore_sdram_bankmachine6_rdport_adr];


//------------------------------------------------------------------------------
// Memory storage_9: 16-words x 24-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Read-First  | Write-Granularity: 24 
// Port 1 | Read: Async | Write: ---- | 
reg [23:0] storage_9[0:15];
reg [23:0] storage_9_dat0;
always @(posedge sys_clk) begin
	if (litedramcore_sdram_bankmachine7_wrport_we)
		storage_9[litedramcore_sdram_bankmachine7_wrport_adr] <= litedramcore_sdram_bankmachine7_wrport_dat_w;
	storage_9_dat0 <= storage_9[litedramcore_sdram_bankmachine7_wrport_adr];
end
always @(posedge sys_clk) begin
end
assign litedramcore_sdram_bankmachine7_wrport_dat_r = storage_9_dat0;
assign litedramcore_sdram_bankmachine7_rdport_dat_r = storage_9[litedramcore_sdram_bankmachine7_rdport_adr];


//------------------------------------------------------------------------------
// Memory tag_mem: 2-words x 30-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 30 
reg [29:0] tag_mem[0:1];
reg [0:0] tag_mem_adr0;
always @(posedge sys_clk) begin
	if (litedramcore_tag_port_we)
		tag_mem[litedramcore_tag_port_adr] <= litedramcore_tag_port_dat_w;
	tag_mem_adr0 <= litedramcore_tag_port_adr;
end
assign litedramcore_tag_port_dat_r = tag_mem[tag_mem_adr0];


//------------------------------------------------------------------------------
// Instance VexRiscv of VexRiscv Module.
//------------------------------------------------------------------------------
VexRiscv VexRiscv(
	// Inputs.
	.clk                    (sys_clk),
	.dBusWishbone_ACK       (litedramcore_dbus_ack),
	.dBusWishbone_DAT_MISO  (litedramcore_dbus_dat_r),
	.dBusWishbone_ERR       (litedramcore_dbus_err),
	.externalInterruptArray (litedramcore_interrupt),
	.externalResetVector    (litedramcore_vexriscv),
	.iBusWishbone_ACK       (litedramcore_ibus_ack),
	.iBusWishbone_DAT_MISO  (litedramcore_ibus_dat_r),
	.iBusWishbone_ERR       (litedramcore_ibus_err),
	.reset                  ((sys_rst | litedramcore_reset)),
	.softwareInterrupt      (1'd0),
	.timerInterrupt         (1'd0),

	// Outputs.
	.dBusWishbone_ADR       (litedramcore_dbus_adr),
	.dBusWishbone_BTE       (litedramcore_dbus_bte),
	.dBusWishbone_CTI       (litedramcore_dbus_cti),
	.dBusWishbone_CYC       (litedramcore_dbus_cyc),
	.dBusWishbone_DAT_MOSI  (litedramcore_dbus_dat_w),
	.dBusWishbone_SEL       (litedramcore_dbus_sel),
	.dBusWishbone_STB       (litedramcore_dbus_stb),
	.dBusWishbone_WE        (litedramcore_dbus_we),
	.iBusWishbone_ADR       (litedramcore_ibus_adr),
	.iBusWishbone_BTE       (litedramcore_ibus_bte),
	.iBusWishbone_CTI       (litedramcore_ibus_cti),
	.iBusWishbone_CYC       (litedramcore_ibus_cyc),
	.iBusWishbone_DAT_MOSI  (litedramcore_ibus_dat_w),
	.iBusWishbone_SEL       (litedramcore_ibus_sel),
	.iBusWishbone_STB       (litedramcore_ibus_stb),
	.iBusWishbone_WE        (litedramcore_ibus_we)
);

//------------------------------------------------------------------------------
// Instance FDCE of FDCE Module.
//------------------------------------------------------------------------------
FDCE FDCE(
	// Inputs.
	.C   (crg_clkin),
	.CE  (1'd1),
	.CLR (1'd0),
	.D   (crg_reset),

	// Outputs.
	.Q   (reset0)
);

//------------------------------------------------------------------------------
// Instance FDCE_1 of FDCE Module.
//------------------------------------------------------------------------------
FDCE FDCE_1(
	// Inputs.
	.C   (crg_clkin),
	.CE  (1'd1),
	.CLR (1'd0),
	.D   (reset0),

	// Outputs.
	.Q   (reset1)
);

//------------------------------------------------------------------------------
// Instance FDCE_2 of FDCE Module.
//------------------------------------------------------------------------------
FDCE FDCE_2(
	// Inputs.
	.C   (crg_clkin),
	.CE  (1'd1),
	.CLR (1'd0),
	.D   (reset1),

	// Outputs.
	.Q   (reset2)
);

//------------------------------------------------------------------------------
// Instance FDCE_3 of FDCE Module.
//------------------------------------------------------------------------------
FDCE FDCE_3(
	// Inputs.
	.C   (crg_clkin),
	.CE  (1'd1),
	.CLR (1'd0),
	.D   (reset2),

	// Outputs.
	.Q   (reset3)
);

//------------------------------------------------------------------------------
// Instance FDCE_4 of FDCE Module.
//------------------------------------------------------------------------------
FDCE FDCE_4(
	// Inputs.
	.C   (crg_clkin),
	.CE  (1'd1),
	.CLR (1'd0),
	.D   (reset3),

	// Outputs.
	.Q   (reset4)
);

//------------------------------------------------------------------------------
// Instance FDCE_5 of FDCE Module.
//------------------------------------------------------------------------------
FDCE FDCE_5(
	// Inputs.
	.C   (crg_clkin),
	.CE  (1'd1),
	.CLR (1'd0),
	.D   (reset4),

	// Outputs.
	.Q   (reset5)
);

//------------------------------------------------------------------------------
// Instance FDCE_6 of FDCE Module.
//------------------------------------------------------------------------------
FDCE FDCE_6(
	// Inputs.
	.C   (crg_clkin),
	.CE  (1'd1),
	.CLR (1'd0),
	.D   (reset5),

	// Outputs.
	.Q   (reset6)
);

//------------------------------------------------------------------------------
// Instance FDCE_7 of FDCE Module.
//------------------------------------------------------------------------------
FDCE FDCE_7(
	// Inputs.
	.C   (crg_clkin),
	.CE  (1'd1),
	.CLR (1'd0),
	.D   (reset6),

	// Outputs.
	.Q   (reset7)
);

//------------------------------------------------------------------------------
// Instance PLLE2_ADV of PLLE2_ADV Module.
//------------------------------------------------------------------------------
PLLE2_ADV #(
	// Parameters.
	.CLKFBOUT_MULT  (5'd16),
	.CLKIN1_PERIOD  (10.0),
	.CLKOUT0_DIVIDE (4'd8),
	.CLKOUT0_PHASE  (1'd0),
	.CLKOUT1_DIVIDE (5'd16),
	.CLKOUT1_PHASE  (1'd0),
	.CLKOUT2_DIVIDE (4'd8),
	.CLKOUT2_PHASE  (1'd0),
	.CLKOUT3_DIVIDE (4'd8),
	.CLKOUT3_PHASE  (7'd90),
	.DIVCLK_DIVIDE  (1'd1),
	.REF_JITTER1    (0.01),
	.STARTUP_WAIT   ("FALSE")
) PLLE2_ADV (
	// Inputs.
	.CLKFBIN  (pll_fb),
	.CLKIN1   (crg_clkin),
	.PWRDWN   (crg_power_down),
	.RST      (reset7),

	// Outputs.
	.CLKFBOUT (pll_fb),
	.CLKOUT0  (crg_clkout0),
	.CLKOUT1  (crg_clkout1),
	.CLKOUT2  (crg_clkout2),
	.CLKOUT3  (crg_clkout3),
	.LOCKED   (crg_locked)
);

//------------------------------------------------------------------------------
// Memory data_mem_grain0: 2-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain0[0:1];
reg [0:0] data_mem_grain0_adr0;
always @(posedge sys_clk) begin
	if (litedramcore_data_port_we[0])
		data_mem_grain0[litedramcore_data_port_adr] <= litedramcore_data_port_dat_w[7:0];
	data_mem_grain0_adr0 <= litedramcore_data_port_adr;
end
assign litedramcore_data_port_dat_r[7:0] = data_mem_grain0[data_mem_grain0_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain1: 2-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain1[0:1];
reg [0:0] data_mem_grain1_adr0;
always @(posedge sys_clk) begin
	if (litedramcore_data_port_we[1])
		data_mem_grain1[litedramcore_data_port_adr] <= litedramcore_data_port_dat_w[15:8];
	data_mem_grain1_adr0 <= litedramcore_data_port_adr;
end
assign litedramcore_data_port_dat_r[15:8] = data_mem_grain1[data_mem_grain1_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain2: 2-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain2[0:1];
reg [0:0] data_mem_grain2_adr0;
always @(posedge sys_clk) begin
	if (litedramcore_data_port_we[2])
		data_mem_grain2[litedramcore_data_port_adr] <= litedramcore_data_port_dat_w[23:16];
	data_mem_grain2_adr0 <= litedramcore_data_port_adr;
end
assign litedramcore_data_port_dat_r[23:16] = data_mem_grain2[data_mem_grain2_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain3: 2-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain3[0:1];
reg [0:0] data_mem_grain3_adr0;
always @(posedge sys_clk) begin
	if (litedramcore_data_port_we[3])
		data_mem_grain3[litedramcore_data_port_adr] <= litedramcore_data_port_dat_w[31:24];
	data_mem_grain3_adr0 <= litedramcore_data_port_adr;
end
assign litedramcore_data_port_dat_r[31:24] = data_mem_grain3[data_mem_grain3_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain4: 2-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain4[0:1];
reg [0:0] data_mem_grain4_adr0;
always @(posedge sys_clk) begin
	if (litedramcore_data_port_we[4])
		data_mem_grain4[litedramcore_data_port_adr] <= litedramcore_data_port_dat_w[39:32];
	data_mem_grain4_adr0 <= litedramcore_data_port_adr;
end
assign litedramcore_data_port_dat_r[39:32] = data_mem_grain4[data_mem_grain4_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain5: 2-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain5[0:1];
reg [0:0] data_mem_grain5_adr0;
always @(posedge sys_clk) begin
	if (litedramcore_data_port_we[5])
		data_mem_grain5[litedramcore_data_port_adr] <= litedramcore_data_port_dat_w[47:40];
	data_mem_grain5_adr0 <= litedramcore_data_port_adr;
end
assign litedramcore_data_port_dat_r[47:40] = data_mem_grain5[data_mem_grain5_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain6: 2-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain6[0:1];
reg [0:0] data_mem_grain6_adr0;
always @(posedge sys_clk) begin
	if (litedramcore_data_port_we[6])
		data_mem_grain6[litedramcore_data_port_adr] <= litedramcore_data_port_dat_w[55:48];
	data_mem_grain6_adr0 <= litedramcore_data_port_adr;
end
assign litedramcore_data_port_dat_r[55:48] = data_mem_grain6[data_mem_grain6_adr0];


//------------------------------------------------------------------------------
// Memory data_mem_grain7: 2-words x 8-bit
//------------------------------------------------------------------------------
// Port 0 | Read: Sync  | Write: Sync | Mode: Write-First | Write-Granularity: 8 
reg [7:0] data_mem_grain7[0:1];
reg [0:0] data_mem_grain7_adr0;
always @(posedge sys_clk) begin
	if (litedramcore_data_port_we[7])
		data_mem_grain7[litedramcore_data_port_adr] <= litedramcore_data_port_dat_w[63:56];
	data_mem_grain7_adr0 <= litedramcore_data_port_adr;
end
assign litedramcore_data_port_dat_r[63:56] = data_mem_grain7[data_mem_grain7_adr0];


(* ars_ff1 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE (
	// Inputs.
	.C   (iodelay_clk),
	.CE  (1'd1),
	.D   (1'd0),
	.PRE (xilinxasyncresetsynchronizerimpl0),

	// Outputs.
	.Q   (xilinxasyncresetsynchronizerimpl0_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_1 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_1 (
	// Inputs.
	.C   (iodelay_clk),
	.CE  (1'd1),
	.D   (xilinxasyncresetsynchronizerimpl0_rst_meta),
	.PRE (xilinxasyncresetsynchronizerimpl0),

	// Outputs.
	.Q   (iodelay_rst)
);

(* ars_ff1 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_2 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_2 (
	// Inputs.
	.C   (sys_clk),
	.CE  (1'd1),
	.D   (1'd0),
	.PRE (xilinxasyncresetsynchronizerimpl1),

	// Outputs.
	.Q   (xilinxasyncresetsynchronizerimpl1_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_3 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_3 (
	// Inputs.
	.C   (sys_clk),
	.CE  (1'd1),
	.D   (xilinxasyncresetsynchronizerimpl1_rst_meta),
	.PRE (xilinxasyncresetsynchronizerimpl1),

	// Outputs.
	.Q   (sys_rst)
);

(* ars_ff1 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_4 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_4 (
	// Inputs.
	.C   (sys2x_clk),
	.CE  (1'd1),
	.D   (1'd0),
	.PRE (xilinxasyncresetsynchronizerimpl2),

	// Outputs.
	.Q   (xilinxasyncresetsynchronizerimpl2_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_5 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_5 (
	// Inputs.
	.C   (sys2x_clk),
	.CE  (1'd1),
	.D   (xilinxasyncresetsynchronizerimpl2_rst_meta),
	.PRE (xilinxasyncresetsynchronizerimpl2),

	// Outputs.
	.Q   (xilinxasyncresetsynchronizerimpl2_expr)
);

(* ars_ff1 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_6 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_6 (
	// Inputs.
	.C   (sys2x_dqs_clk),
	.CE  (1'd1),
	.D   (1'd0),
	.PRE (xilinxasyncresetsynchronizerimpl3),

	// Outputs.
	.Q   (xilinxasyncresetsynchronizerimpl3_rst_meta)
);

(* ars_ff2 = "true", async_reg = "true" *)
//------------------------------------------------------------------------------
// Instance FDPE_7 of FDPE Module.
//------------------------------------------------------------------------------
FDPE #(
	// Parameters.
	.INIT (1'd1)
) FDPE_7 (
	// Inputs.
	.C   (sys2x_dqs_clk),
	.CE  (1'd1),
	.D   (xilinxasyncresetsynchronizerimpl3_rst_meta),
	.PRE (xilinxasyncresetsynchronizerimpl3),

	// Outputs.
	.Q   (xilinxasyncresetsynchronizerimpl3_expr)
);

endmodule

// -----------------------------------------------------------------------------
//  Auto-Generated by LiteX on 2025-08-07 00:00:19.
//------------------------------------------------------------------------------
