#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x5653202bb670 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5653202b80b0 .scope module, "tb_lcp_debug2" "tb_lcp_debug2" 3 2;
 .timescale -9 -12;
P_0x5653202cc980 .param/l "CLK" 0 3 3, +C4<00000000000000000000000000001010>;
v0x5653202f4cb0_0 .net "busy", 0 0, L_0x5653203080b0;  1 drivers
v0x5653202f4d70_0 .var "clk", 0 0;
v0x5653202f4e10_0 .net "dma_cmd", 127 0, L_0x565320307a50;  1 drivers
v0x5653202f4eb0_0 .var "dma_done", 0 0;
v0x5653202f4f50_0 .var "dma_ready", 0 0;
v0x5653202f4ff0_0 .net "dma_valid", 0 0, L_0x565320307b10;  1 drivers
v0x5653202f5090_0 .net "done", 0 0, L_0x565320308280;  1 drivers
v0x5653202f5130_0 .net "error", 0 0, L_0x565320308340;  1 drivers
v0x5653202f5200_0 .var "global_sync_in", 0 0;
v0x5653202f52d0_0 .net "imem_addr", 19 0, L_0x565320307030;  1 drivers
v0x5653202f53a0_0 .var "imem_data", 127 0;
v0x5653202f5470_0 .net "imem_re", 0 0, L_0x5653202cff60;  1 drivers
v0x5653202f5540_0 .var "imem_valid", 0 0;
v0x5653202f5610_0 .net "mxu_cmd", 127 0, L_0x5653202bd360;  1 drivers
v0x5653202f56e0_0 .var "mxu_done", 0 0;
v0x5653202f57b0_0 .var "mxu_ready", 0 0;
v0x5653202f5880_0 .net "mxu_valid", 0 0, L_0x565320307780;  1 drivers
v0x5653202f5950_0 .var "rst_n", 0 0;
v0x5653202f5a20_0 .var "start", 0 0;
v0x5653202f5af0_0 .var "start_pc", 19 0;
v0x5653202f5bc0_0 .var "sync_grant", 0 0;
v0x5653202f5c90_0 .net "sync_request", 0 0, L_0x565320308210;  1 drivers
v0x5653202f5d60_0 .net "vpu_cmd", 127 0, L_0x565320307880;  1 drivers
v0x5653202f5e30_0 .var "vpu_done", 0 0;
v0x5653202f5f00_0 .var "vpu_ready", 0 0;
v0x5653202f5fd0_0 .net "vpu_valid", 0 0, L_0x565320307940;  1 drivers
E_0x56532027fcc0 .event posedge, v0x5653202f1a00_0;
E_0x56532027f960 .event negedge, v0x5653202f1a00_0;
S_0x5653202779e0 .scope module, "dut" "local_cmd_processor" 3 25, 4 12 0, S_0x5653202b80b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /INPUT 20 "start_pc";
    .port_info 4 /OUTPUT 1 "busy";
    .port_info 5 /OUTPUT 1 "done";
    .port_info 6 /OUTPUT 1 "error";
    .port_info 7 /OUTPUT 20 "imem_addr";
    .port_info 8 /INPUT 128 "imem_data";
    .port_info 9 /OUTPUT 1 "imem_re";
    .port_info 10 /INPUT 1 "imem_valid";
    .port_info 11 /OUTPUT 128 "mxu_cmd";
    .port_info 12 /OUTPUT 1 "mxu_valid";
    .port_info 13 /INPUT 1 "mxu_ready";
    .port_info 14 /INPUT 1 "mxu_done";
    .port_info 15 /OUTPUT 128 "vpu_cmd";
    .port_info 16 /OUTPUT 1 "vpu_valid";
    .port_info 17 /INPUT 1 "vpu_ready";
    .port_info 18 /INPUT 1 "vpu_done";
    .port_info 19 /OUTPUT 128 "dma_cmd";
    .port_info 20 /OUTPUT 1 "dma_valid";
    .port_info 21 /INPUT 1 "dma_ready";
    .port_info 22 /INPUT 1 "dma_done";
    .port_info 23 /INPUT 1 "global_sync_in";
    .port_info 24 /OUTPUT 1 "sync_request";
    .port_info 25 /INPUT 1 "sync_grant";
P_0x5653202d31a0 .param/l "INSTR_DEPTH" 0 4 14, +C4<00000000000000000001000000000000>;
P_0x5653202d31e0 .param/l "INSTR_WIDTH" 0 4 13, +C4<00000000000000000000000010000000>;
P_0x5653202d3220 .param/l "MAX_LOOP_NEST" 0 4 15, +C4<00000000000000000000000000000100>;
P_0x5653202d3260 .param/l "OP_BARRIER" 1 4 87, C4<00000111>;
P_0x5653202d32a0 .param/l "OP_DMA" 1 4 83, C4<00000011>;
P_0x5653202d32e0 .param/l "OP_ENDLOOP" 1 4 86, C4<00000110>;
P_0x5653202d3320 .param/l "OP_HALT" 1 4 88, C4<11111111>;
P_0x5653202d3360 .param/l "OP_LOOP" 1 4 85, C4<00000101>;
P_0x5653202d33a0 .param/l "OP_NOP" 1 4 80, C4<00000000>;
P_0x5653202d33e0 .param/l "OP_SYNC" 1 4 84, C4<00000100>;
P_0x5653202d3420 .param/l "OP_TENSOR" 1 4 81, C4<00000001>;
P_0x5653202d3460 .param/l "OP_VECTOR" 1 4 82, C4<00000010>;
P_0x5653202d34a0 .param/l "SRAM_ADDR_W" 0 4 16, +C4<00000000000000000000000000010100>;
P_0x5653202d34e0 .param/l "SYNC_ALL" 1 4 94, C4<11111111>;
P_0x5653202d3520 .param/l "SYNC_DMA" 1 4 93, C4<00000011>;
P_0x5653202d3560 .param/l "SYNC_MXU" 1 4 91, C4<00000001>;
P_0x5653202d35a0 .param/l "SYNC_VPU" 1 4 92, C4<00000010>;
P_0x5653202d35e0 .param/l "S_BARRIER" 1 4 107, C4<0111>;
P_0x5653202d3620 .param/l "S_CHECK_DEP" 1 4 104, C4<0100>;
P_0x5653202d3660 .param/l "S_DECODE" 1 4 103, C4<0011>;
P_0x5653202d36a0 .param/l "S_ERROR" 1 4 109, C4<1001>;
P_0x5653202d36e0 .param/l "S_FETCH" 1 4 101, C4<0001>;
P_0x5653202d3720 .param/l "S_FETCH_WAIT" 1 4 102, C4<0010>;
P_0x5653202d3760 .param/l "S_HALTED" 1 4 108, C4<1000>;
P_0x5653202d37a0 .param/l "S_IDLE" 1 4 100, C4<0000>;
P_0x5653202d37e0 .param/l "S_ISSUE" 1 4 105, C4<0101>;
P_0x5653202d3820 .param/l "S_WAIT_SYNC" 1 4 106, C4<0110>;
L_0x5653202cd0e0 .functor AND 1, L_0x565320306550, L_0x565320306820, C4<1>, C4<1>;
L_0x5653202cfa30 .functor AND 1, L_0x5653202cd0e0, L_0x565320306bc0, C4<1>, C4<1>;
L_0x565320307030 .functor BUFZ 20, v0x5653202f26a0_0, C4<00000000000000000000>, C4<00000000000000000000>, C4<00000000000000000000>;
L_0x5653202cff60 .functor BUFZ 1, v0x5653202f2920_0, C4<0>, C4<0>, C4<0>;
L_0x5653202bd360 .functor BUFZ 128, v0x5653202f3060_0, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x565320307780 .functor BUFZ 1, v0x5653202f3380_0, C4<0>, C4<0>, C4<0>;
L_0x565320307880 .functor BUFZ 128, v0x5653202f4590_0, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x565320307940 .functor BUFZ 1, v0x5653202f48b0_0, C4<0>, C4<0>, C4<0>;
L_0x565320307a50 .functor BUFZ 128, v0x5653202f1e20_0, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x565320307b10 .functor BUFZ 1, v0x5653202f2140_0, C4<0>, C4<0>, C4<0>;
L_0x565320307eb0 .functor AND 1, L_0x565320307c30, L_0x565320307cd0, C4<1>, C4<1>;
L_0x5653203080b0 .functor AND 1, L_0x565320307eb0, L_0x565320307fc0, C4<1>, C4<1>;
L_0x565320308280 .functor BUFZ 1, v0x5653202f22c0_0, C4<0>, C4<0>, C4<0>;
L_0x565320308340 .functor BUFZ 1, v0x5653202f2440_0, C4<0>, C4<0>, C4<0>;
L_0x565320308210 .functor BUFZ 1, v0x5653202f4330_0, C4<0>, C4<0>, C4<0>;
L_0x7ebf8cbb7018 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5653202cfb50_0 .net *"_ivl_11", 23 0, L_0x7ebf8cbb7018;  1 drivers
L_0x7ebf8cbb7060 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5653202d0490_0 .net/2u *"_ivl_12", 31 0, L_0x7ebf8cbb7060;  1 drivers
v0x5653202bd500_0 .net *"_ivl_14", 0 0, L_0x565320306550;  1 drivers
v0x5653202bd5d0_0 .net *"_ivl_16", 31 0, L_0x565320306700;  1 drivers
L_0x7ebf8cbb70a8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5653202f0330_0 .net *"_ivl_19", 23 0, L_0x7ebf8cbb70a8;  1 drivers
L_0x7ebf8cbb70f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5653202f0460_0 .net/2u *"_ivl_20", 31 0, L_0x7ebf8cbb70f0;  1 drivers
v0x5653202f0540_0 .net *"_ivl_22", 0 0, L_0x565320306820;  1 drivers
v0x5653202f0600_0 .net *"_ivl_25", 0 0, L_0x5653202cd0e0;  1 drivers
v0x5653202f06c0_0 .net *"_ivl_26", 31 0, L_0x565320306a80;  1 drivers
L_0x7ebf8cbb7138 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5653202f07a0_0 .net *"_ivl_29", 23 0, L_0x7ebf8cbb7138;  1 drivers
L_0x7ebf8cbb7180 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5653202f0880_0 .net/2u *"_ivl_30", 31 0, L_0x7ebf8cbb7180;  1 drivers
v0x5653202f0960_0 .net *"_ivl_32", 0 0, L_0x565320306bc0;  1 drivers
v0x5653202f0a20_0 .net *"_ivl_36", 31 0, L_0x565320306db0;  1 drivers
L_0x7ebf8cbb71c8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5653202f0b00_0 .net *"_ivl_39", 23 0, L_0x7ebf8cbb71c8;  1 drivers
L_0x7ebf8cbb7210 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5653202f0be0_0 .net/2u *"_ivl_40", 31 0, L_0x7ebf8cbb7210;  1 drivers
v0x5653202f0cc0_0 .net *"_ivl_44", 31 0, L_0x5653203070a0;  1 drivers
L_0x7ebf8cbb7258 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5653202f0da0_0 .net *"_ivl_47", 23 0, L_0x7ebf8cbb7258;  1 drivers
L_0x7ebf8cbb72a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5653202f0e80_0 .net/2u *"_ivl_48", 31 0, L_0x7ebf8cbb72a0;  1 drivers
v0x5653202f0f60_0 .net *"_ivl_52", 31 0, L_0x565320307350;  1 drivers
L_0x7ebf8cbb72e8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5653202f1040_0 .net *"_ivl_55", 23 0, L_0x7ebf8cbb72e8;  1 drivers
L_0x7ebf8cbb7330 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5653202f1120_0 .net/2u *"_ivl_56", 31 0, L_0x7ebf8cbb7330;  1 drivers
L_0x7ebf8cbb7378 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x5653202f1200_0 .net/2u *"_ivl_76", 3 0, L_0x7ebf8cbb7378;  1 drivers
v0x5653202f12e0_0 .net *"_ivl_78", 0 0, L_0x565320307c30;  1 drivers
v0x5653202f13a0_0 .net *"_ivl_8", 31 0, L_0x5653202f63e0;  1 drivers
L_0x7ebf8cbb73c0 .functor BUFT 1, C4<1000>, C4<0>, C4<0>, C4<0>;
v0x5653202f1480_0 .net/2u *"_ivl_80", 3 0, L_0x7ebf8cbb73c0;  1 drivers
v0x5653202f1560_0 .net *"_ivl_82", 0 0, L_0x565320307cd0;  1 drivers
v0x5653202f1620_0 .net *"_ivl_85", 0 0, L_0x565320307eb0;  1 drivers
L_0x7ebf8cbb7408 .functor BUFT 1, C4<1001>, C4<0>, C4<0>, C4<0>;
v0x5653202f16e0_0 .net/2u *"_ivl_86", 3 0, L_0x7ebf8cbb7408;  1 drivers
v0x5653202f17c0_0 .net *"_ivl_88", 0 0, L_0x565320307fc0;  1 drivers
v0x5653202f1880_0 .net "all_done", 0 0, L_0x5653202cfa30;  1 drivers
v0x5653202f1940_0 .net "busy", 0 0, L_0x5653203080b0;  alias, 1 drivers
v0x5653202f1a00_0 .net "clk", 0 0, v0x5653202f4d70_0;  1 drivers
v0x5653202f1ac0_0 .var "decoded_opcode", 7 0;
v0x5653202f1ba0_0 .var "decoded_subop", 7 0;
v0x5653202f1c80_0 .net "dma_clear", 0 0, L_0x565320307490;  1 drivers
v0x5653202f1d40_0 .net "dma_cmd", 127 0, L_0x565320307a50;  alias, 1 drivers
v0x5653202f1e20_0 .var "dma_cmd_reg", 127 0;
v0x5653202f1f00_0 .net "dma_done", 0 0, v0x5653202f4eb0_0;  1 drivers
v0x5653202f1fc0_0 .net "dma_ready", 0 0, v0x5653202f4f50_0;  1 drivers
v0x5653202f2080_0 .net "dma_valid", 0 0, L_0x565320307b10;  alias, 1 drivers
v0x5653202f2140_0 .var "dma_valid_reg", 0 0;
v0x5653202f2200_0 .net "done", 0 0, L_0x565320308280;  alias, 1 drivers
v0x5653202f22c0_0 .var "done_reg", 0 0;
v0x5653202f2380_0 .net "error", 0 0, L_0x565320308340;  alias, 1 drivers
v0x5653202f2440_0 .var "error_reg", 0 0;
v0x5653202f2500_0 .net "global_sync_in", 0 0, v0x5653202f5200_0;  1 drivers
v0x5653202f25c0_0 .net "imem_addr", 19 0, L_0x565320307030;  alias, 1 drivers
v0x5653202f26a0_0 .var "imem_addr_reg", 19 0;
v0x5653202f2780_0 .net "imem_data", 127 0, v0x5653202f53a0_0;  1 drivers
v0x5653202f2860_0 .net "imem_re", 0 0, L_0x5653202cff60;  alias, 1 drivers
v0x5653202f2920_0 .var "imem_re_reg", 0 0;
v0x5653202f29e0_0 .net "imem_valid", 0 0, v0x5653202f5540_0;  1 drivers
v0x5653202f2aa0_0 .var "instr_reg", 127 0;
v0x5653202f2b80_0 .net "loop_count", 15 0, L_0x5653202f6210;  1 drivers
v0x5653202f2c60 .array "loop_counter", 3 0, 15 0;
v0x5653202f2d20_0 .var "loop_sp", 1 0;
v0x5653202f2e00 .array "loop_start_addr", 3 0, 19 0;
v0x5653202f2ec0_0 .net "mxu_clear", 0 0, L_0x565320306ef0;  1 drivers
v0x5653202f2f80_0 .net "mxu_cmd", 127 0, L_0x5653202bd360;  alias, 1 drivers
v0x5653202f3060_0 .var "mxu_cmd_reg", 127 0;
v0x5653202f3140_0 .net "mxu_done", 0 0, v0x5653202f56e0_0;  1 drivers
v0x5653202f3200_0 .net "mxu_ready", 0 0, v0x5653202f57b0_0;  1 drivers
v0x5653202f32c0_0 .net "mxu_valid", 0 0, L_0x565320307780;  alias, 1 drivers
v0x5653202f3380_0 .var "mxu_valid_reg", 0 0;
v0x5653202f3440_0 .net "opcode", 7 0, L_0x5653202f60a0;  1 drivers
v0x5653202f3930_0 .var "pc", 19 0;
v0x5653202f3a10_0 .var "pending_dma", 7 0;
v0x5653202f3af0_0 .var "pending_mxu", 7 0;
v0x5653202f3bd0_0 .var "pending_vpu", 7 0;
v0x5653202f3cb0_0 .net "rst_n", 0 0, v0x5653202f5950_0;  1 drivers
v0x5653202f3d70_0 .net "start", 0 0, v0x5653202f5a20_0;  1 drivers
v0x5653202f3e30_0 .net "start_pc", 19 0, v0x5653202f5af0_0;  1 drivers
v0x5653202f3f10_0 .var "state", 3 0;
v0x5653202f3ff0_0 .net "subop", 7 0, L_0x5653202f6170;  1 drivers
v0x5653202f40d0_0 .net "sync_grant", 0 0, v0x5653202f5bc0_0;  1 drivers
v0x5653202f4190_0 .net "sync_mask", 7 0, L_0x5653202f62e0;  1 drivers
v0x5653202f4270_0 .net "sync_request", 0 0, L_0x565320308210;  alias, 1 drivers
v0x5653202f4330_0 .var "sync_request_reg", 0 0;
v0x5653202f43f0_0 .net "vpu_clear", 0 0, L_0x5653203071e0;  1 drivers
v0x5653202f44b0_0 .net "vpu_cmd", 127 0, L_0x565320307880;  alias, 1 drivers
v0x5653202f4590_0 .var "vpu_cmd_reg", 127 0;
v0x5653202f4670_0 .net "vpu_done", 0 0, v0x5653202f5e30_0;  1 drivers
v0x5653202f4730_0 .net "vpu_ready", 0 0, v0x5653202f5f00_0;  1 drivers
v0x5653202f47f0_0 .net "vpu_valid", 0 0, L_0x565320307940;  alias, 1 drivers
v0x5653202f48b0_0 .var "vpu_valid_reg", 0 0;
E_0x565320289e50/0 .event negedge, v0x5653202f3cb0_0;
E_0x565320289e50/1 .event posedge, v0x5653202f1a00_0;
E_0x565320289e50 .event/or E_0x565320289e50/0, E_0x565320289e50/1;
L_0x5653202f60a0 .part v0x5653202f53a0_0, 120, 8;
L_0x5653202f6170 .part v0x5653202f53a0_0, 112, 8;
L_0x5653202f6210 .part v0x5653202f53a0_0, 32, 16;
L_0x5653202f62e0 .part v0x5653202f53a0_0, 104, 8;
L_0x5653202f63e0 .concat [ 8 24 0 0], v0x5653202f3af0_0, L_0x7ebf8cbb7018;
L_0x565320306550 .cmp/eq 32, L_0x5653202f63e0, L_0x7ebf8cbb7060;
L_0x565320306700 .concat [ 8 24 0 0], v0x5653202f3bd0_0, L_0x7ebf8cbb70a8;
L_0x565320306820 .cmp/eq 32, L_0x565320306700, L_0x7ebf8cbb70f0;
L_0x565320306a80 .concat [ 8 24 0 0], v0x5653202f3a10_0, L_0x7ebf8cbb7138;
L_0x565320306bc0 .cmp/eq 32, L_0x565320306a80, L_0x7ebf8cbb7180;
L_0x565320306db0 .concat [ 8 24 0 0], v0x5653202f3af0_0, L_0x7ebf8cbb71c8;
L_0x565320306ef0 .cmp/eq 32, L_0x565320306db0, L_0x7ebf8cbb7210;
L_0x5653203070a0 .concat [ 8 24 0 0], v0x5653202f3bd0_0, L_0x7ebf8cbb7258;
L_0x5653203071e0 .cmp/eq 32, L_0x5653203070a0, L_0x7ebf8cbb72a0;
L_0x565320307350 .concat [ 8 24 0 0], v0x5653202f3a10_0, L_0x7ebf8cbb72e8;
L_0x565320307490 .cmp/eq 32, L_0x565320307350, L_0x7ebf8cbb7330;
L_0x565320307c30 .cmp/ne 4, v0x5653202f3f10_0, L_0x7ebf8cbb7378;
L_0x565320307cd0 .cmp/ne 4, v0x5653202f3f10_0, L_0x7ebf8cbb73c0;
L_0x565320307fc0 .cmp/ne 4, v0x5653202f3f10_0, L_0x7ebf8cbb7408;
S_0x5653202b8490 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 212, 4 212 0, S_0x5653202779e0;
 .timescale 0 0;
v0x5653202cd200_0 .var/i "i", 31 0;
    .scope S_0x5653202779e0;
T_0 ;
    %wait E_0x565320289e50;
    %load/vec4 v0x5653202f3cb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5653202f3af0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5653202f3bd0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5653202f3a10_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x5653202f3140_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.4, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5653202f3af0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_0.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x5653202f3af0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x5653202f3af0_0, 0;
T_0.2 ;
    %load/vec4 v0x5653202f4670_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.7, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5653202f3bd0_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_0.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.5, 8;
    %load/vec4 v0x5653202f3bd0_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x5653202f3bd0_0, 0;
T_0.5 ;
    %load/vec4 v0x5653202f1f00_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.10, 9;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x5653202f3a10_0;
    %pad/u 32;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %load/vec4 v0x5653202f3a10_0;
    %subi 1, 0, 8;
    %assign/vec4 v0x5653202f3a10_0, 0;
T_0.8 ;
    %load/vec4 v0x5653202f3380_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.13, 9;
    %load/vec4 v0x5653202f3200_0;
    %and;
T_0.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.11, 8;
    %load/vec4 v0x5653202f3af0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5653202f3af0_0, 0;
T_0.11 ;
    %load/vec4 v0x5653202f48b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.16, 9;
    %load/vec4 v0x5653202f4730_0;
    %and;
T_0.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.14, 8;
    %load/vec4 v0x5653202f3bd0_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5653202f3bd0_0, 0;
T_0.14 ;
    %load/vec4 v0x5653202f2140_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.19, 9;
    %load/vec4 v0x5653202f1fc0_0;
    %and;
T_0.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.17, 8;
    %load/vec4 v0x5653202f3a10_0;
    %addi 1, 0, 8;
    %assign/vec4 v0x5653202f3a10_0, 0;
T_0.17 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5653202779e0;
T_1 ;
    %wait E_0x565320289e50;
    %load/vec4 v0x5653202f3cb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5653202f3f10_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x5653202f3930_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x5653202f2aa0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5653202f2d20_0, 0;
    %pushi/vec4 0, 0, 20;
    %assign/vec4 v0x5653202f26a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5653202f2920_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x5653202f3060_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5653202f3380_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x5653202f4590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5653202f48b0_0, 0;
    %pushi/vec4 0, 0, 128;
    %assign/vec4 v0x5653202f1e20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5653202f2140_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5653202f22c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5653202f2440_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5653202f4330_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5653202f1ac0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x5653202f1ba0_0, 0;
    %fork t_1, S_0x5653202b8490;
    %jmp t_0;
    .scope S_0x5653202b8490;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5653202cd200_0, 0, 32;
T_1.2 ;
    %load/vec4 v0x5653202cd200_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 20;
    %ix/getv/s 3, v0x5653202cd200_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5653202f2e00, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x5653202cd200_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5653202f2c60, 0, 4;
    %load/vec4 v0x5653202cd200_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5653202cd200_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %end;
    .scope S_0x5653202779e0;
t_0 %join;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x5653202f3380_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.6, 9;
    %load/vec4 v0x5653202f3200_0;
    %and;
T_1.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5653202f3380_0, 0;
T_1.4 ;
    %load/vec4 v0x5653202f48b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.9, 9;
    %load/vec4 v0x5653202f4730_0;
    %and;
T_1.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.7, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5653202f48b0_0, 0;
T_1.7 ;
    %load/vec4 v0x5653202f2140_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.12, 9;
    %load/vec4 v0x5653202f1fc0_0;
    %and;
T_1.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5653202f2140_0, 0;
T_1.10 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5653202f22c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5653202f2920_0, 0;
    %load/vec4 v0x5653202f3f10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_1.20, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_1.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_1.22, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x5653202f3f10_0, 0;
    %jmp T_1.24;
T_1.13 ;
    %load/vec4 v0x5653202f3d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.25, 8;
    %load/vec4 v0x5653202f3e30_0;
    %assign/vec4 v0x5653202f3930_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5653202f2d20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5653202f2440_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5653202f3f10_0, 0;
T_1.25 ;
    %jmp T_1.24;
T_1.14 ;
    %load/vec4 v0x5653202f3930_0;
    %assign/vec4 v0x5653202f26a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5653202f2920_0, 0;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0x5653202f3f10_0, 0;
    %jmp T_1.24;
T_1.15 ;
    %load/vec4 v0x5653202f29e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.27, 8;
    %load/vec4 v0x5653202f2780_0;
    %assign/vec4 v0x5653202f2aa0_0, 0;
    %load/vec4 v0x5653202f2780_0;
    %parti/s 8, 120, 8;
    %assign/vec4 v0x5653202f1ac0_0, 0;
    %load/vec4 v0x5653202f2780_0;
    %parti/s 8, 112, 8;
    %assign/vec4 v0x5653202f1ba0_0, 0;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x5653202f3f10_0, 0;
T_1.27 ;
    %jmp T_1.24;
T_1.16 ;
    %load/vec4 v0x5653202f1ac0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_1.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_1.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_1.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_1.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_1.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_1.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_1.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_1.36, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_1.37, 6;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5653202f2440_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x5653202f3f10_0, 0;
    %jmp T_1.39;
T_1.29 ;
    %load/vec4 v0x5653202f3930_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x5653202f3930_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5653202f3f10_0, 0;
    %jmp T_1.39;
T_1.30 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x5653202f3f10_0, 0;
    %jmp T_1.39;
T_1.31 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x5653202f3f10_0, 0;
    %jmp T_1.39;
T_1.32 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v0x5653202f3f10_0, 0;
    %jmp T_1.39;
T_1.33 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x5653202f3f10_0, 0;
    %jmp T_1.39;
T_1.34 ;
    %load/vec4 v0x5653202f2d20_0;
    %pad/u 32;
    %cmpi/u 4, 0, 32;
    %jmp/0xz  T_1.40, 5;
    %load/vec4 v0x5653202f3930_0;
    %addi 1, 0, 20;
    %load/vec4 v0x5653202f2d20_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5653202f2e00, 0, 4;
    %load/vec4 v0x5653202f2aa0_0;
    %parti/s 16, 32, 7;
    %load/vec4 v0x5653202f2d20_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5653202f2c60, 0, 4;
    %load/vec4 v0x5653202f2d20_0;
    %addi 1, 0, 2;
    %assign/vec4 v0x5653202f2d20_0, 0;
    %load/vec4 v0x5653202f3930_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x5653202f3930_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5653202f3f10_0, 0;
    %jmp T_1.41;
T_1.40 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5653202f2440_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x5653202f3f10_0, 0;
T_1.41 ;
    %jmp T_1.39;
T_1.35 ;
    %load/vec4 v0x5653202f2d20_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_1.42, 5;
    %load/vec4 v0x5653202f2d20_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5653202f2c60, 4;
    %pad/u 32;
    %cmpi/u 1, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_1.44, 5;
    %load/vec4 v0x5653202f2d20_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5653202f2c60, 4;
    %subi 1, 0, 16;
    %load/vec4 v0x5653202f2d20_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5653202f2c60, 0, 4;
    %load/vec4 v0x5653202f2d20_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x5653202f2e00, 4;
    %assign/vec4 v0x5653202f3930_0, 0;
    %jmp T_1.45;
T_1.44 ;
    %load/vec4 v0x5653202f2d20_0;
    %subi 1, 0, 2;
    %assign/vec4 v0x5653202f2d20_0, 0;
    %load/vec4 v0x5653202f3930_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x5653202f3930_0, 0;
T_1.45 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5653202f3f10_0, 0;
    %jmp T_1.43;
T_1.42 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5653202f2440_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x5653202f3f10_0, 0;
T_1.43 ;
    %jmp T_1.39;
T_1.36 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5653202f4330_0, 0;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0x5653202f3f10_0, 0;
    %jmp T_1.39;
T_1.37 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5653202f22c0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v0x5653202f3f10_0, 0;
    %jmp T_1.39;
T_1.39 ;
    %pop/vec4 1;
    %jmp T_1.24;
T_1.17 ;
    %load/vec4 v0x5653202f1880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.46, 8;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x5653202f3f10_0, 0;
T_1.46 ;
    %jmp T_1.24;
T_1.18 ;
    %load/vec4 v0x5653202f1ac0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_1.48, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_1.49, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_1.50, 6;
    %load/vec4 v0x5653202f3930_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x5653202f3930_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5653202f3f10_0, 0;
    %jmp T_1.52;
T_1.48 ;
    %load/vec4 v0x5653202f2aa0_0;
    %assign/vec4 v0x5653202f3060_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5653202f3380_0, 0;
    %load/vec4 v0x5653202f3200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.53, 8;
    %load/vec4 v0x5653202f3930_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x5653202f3930_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5653202f3f10_0, 0;
T_1.53 ;
    %jmp T_1.52;
T_1.49 ;
    %load/vec4 v0x5653202f2aa0_0;
    %assign/vec4 v0x5653202f4590_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5653202f48b0_0, 0;
    %load/vec4 v0x5653202f4730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.55, 8;
    %load/vec4 v0x5653202f3930_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x5653202f3930_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5653202f3f10_0, 0;
T_1.55 ;
    %jmp T_1.52;
T_1.50 ;
    %load/vec4 v0x5653202f2aa0_0;
    %assign/vec4 v0x5653202f1e20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5653202f2140_0, 0;
    %load/vec4 v0x5653202f1fc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.57, 8;
    %load/vec4 v0x5653202f3930_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x5653202f3930_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5653202f3f10_0, 0;
T_1.57 ;
    %jmp T_1.52;
T_1.52 ;
    %pop/vec4 1;
    %jmp T_1.24;
T_1.19 ;
    %load/vec4 v0x5653202f1ba0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_1.59, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_1.60, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_1.61, 6;
    %dup/vec4;
    %pushi/vec4 255, 0, 8;
    %cmp/u;
    %jmp/1 T_1.62, 6;
    %load/vec4 v0x5653202f3930_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x5653202f3930_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5653202f3f10_0, 0;
    %jmp T_1.64;
T_1.59 ;
    %load/vec4 v0x5653202f2ec0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.65, 8;
    %load/vec4 v0x5653202f3930_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x5653202f3930_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5653202f3f10_0, 0;
T_1.65 ;
    %jmp T_1.64;
T_1.60 ;
    %load/vec4 v0x5653202f43f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.67, 8;
    %load/vec4 v0x5653202f3930_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x5653202f3930_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5653202f3f10_0, 0;
T_1.67 ;
    %jmp T_1.64;
T_1.61 ;
    %load/vec4 v0x5653202f1c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.69, 8;
    %load/vec4 v0x5653202f3930_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x5653202f3930_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5653202f3f10_0, 0;
T_1.69 ;
    %jmp T_1.64;
T_1.62 ;
    %load/vec4 v0x5653202f1880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.71, 8;
    %load/vec4 v0x5653202f3930_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x5653202f3930_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5653202f3f10_0, 0;
T_1.71 ;
    %jmp T_1.64;
T_1.64 ;
    %pop/vec4 1;
    %jmp T_1.24;
T_1.20 ;
    %load/vec4 v0x5653202f40d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.73, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5653202f4330_0, 0;
    %load/vec4 v0x5653202f3930_0;
    %addi 1, 0, 20;
    %assign/vec4 v0x5653202f3930_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5653202f3f10_0, 0;
T_1.73 ;
    %jmp T_1.24;
T_1.21 ;
    %load/vec4 v0x5653202f3d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.75, 8;
    %load/vec4 v0x5653202f3e30_0;
    %assign/vec4 v0x5653202f3930_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5653202f2d20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5653202f22c0_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5653202f3f10_0, 0;
T_1.75 ;
    %jmp T_1.24;
T_1.22 ;
    %load/vec4 v0x5653202f3d70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.77, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5653202f2440_0, 0;
    %load/vec4 v0x5653202f3e30_0;
    %assign/vec4 v0x5653202f3930_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x5653202f2d20_0, 0;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0x5653202f3f10_0, 0;
T_1.77 ;
    %jmp T_1.24;
T_1.24 ;
    %pop/vec4 1;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x5653202b80b0;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5653202f4d70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5653202f5950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5653202f5a20_0, 0, 1;
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x5653202f5af0_0, 0, 20;
    %pushi/vec4 0, 0, 128;
    %store/vec4 v0x5653202f53a0_0, 0, 128;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5653202f5540_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5653202f57b0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5653202f5f00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5653202f4f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5653202f56e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5653202f5e30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5653202f4eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5653202f5200_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5653202f5bc0_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x5653202b80b0;
T_3 ;
    %delay 5000, 0;
    %load/vec4 v0x5653202f4d70_0;
    %inv;
    %store/vec4 v0x5653202f4d70_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5653202b80b0;
T_4 ;
    %wait E_0x56532027fcc0;
    %load/vec4 v0x5653202f5470_0;
    %assign/vec4 v0x5653202f5540_0, 0;
    %load/vec4 v0x5653202f5470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 4278190080, 0, 32;
    %concati/vec4 0, 0, 96;
    %assign/vec4 v0x5653202f53a0_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x5653202b80b0;
T_5 ;
    %vpi_call/w 3 38 "$display", "LCP Debug Test 2 - Detailed Timing" {0 0 0};
    %vpi_call/w 3 39 "$display", "Clock period = %0d ns", P_0x5653202cc980 {0 0 0};
    %vpi_call/w 3 42 "$display", "[%0t] Reset asserted", $time {0 0 0};
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5653202f5950_0, 0, 1;
    %vpi_call/w 3 45 "$display", "[%0t] Reset released, state=%0d", $time, v0x5653202f3f10_0 {0 0 0};
    %delay 20000, 0;
    %vpi_call/w 3 48 "$display", "[%0t] Before start, state=%0d", $time, v0x5653202f3f10_0 {0 0 0};
    %wait E_0x56532027f960;
    %vpi_call/w 3 52 "$display", "[%0t] At negedge, asserting start", $time {0 0 0};
    %pushi/vec4 0, 0, 20;
    %store/vec4 v0x5653202f5af0_0, 0, 20;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5653202f5a20_0, 0, 1;
    %wait E_0x56532027fcc0;
    %vpi_call/w 3 57 "$display", "[%0t] At posedge with start=1, state=%0d", $time, v0x5653202f3f10_0 {0 0 0};
    %wait E_0x56532027f960;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5653202f5a20_0, 0, 1;
    %vpi_call/w 3 61 "$display", "[%0t] Start deasserted", $time {0 0 0};
    %pushi/vec4 20, 0, 32;
T_5.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.1, 5;
    %jmp/1 T_5.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x56532027fcc0;
    %vpi_call/w 3 66 "$display", "[%0t] state=%0d pc=%0d imem_re=%b imem_valid=%b done=%b", $time, v0x5653202f3f10_0, v0x5653202f3930_0, v0x5653202f5470_0, v0x5653202f5540_0, v0x5653202f5090_0 {0 0 0};
    %load/vec4 v0x5653202f5090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %vpi_call/w 3 69 "$display", ">>> LCP DONE! <<<" {0 0 0};
    %vpi_call/w 3 70 "$finish" {0 0 0};
T_5.2 ;
    %jmp T_5.0;
T_5.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 74 "$display", "LCP did not complete in 20 cycles" {0 0 0};
    %vpi_call/w 3 75 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "tb/tb_lcp_debug2.v";
    "rtl/control/local_cmd_processor.v";
