<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<!DOCTYPE svg PUBLIC "-//W3C//DTD SVG 1.1//EN"
 "http://www.w3.org/Graphics/SVG/1.1/DTD/svg11.dtd">
<!-- Generated by graphviz version 2.38.0 (20140413.2041)
 -->
<!-- Title: G Pages: 1 -->
<svg width="793pt" height="638pt"
 viewBox="0.00 0.00 793.00 638.00" xmlns="http://www.w3.org/2000/svg" xmlns:xlink="http://www.w3.org/1999/xlink">
<g id="graph0" class="graph" transform="scale(1 1) rotate(0) translate(4 634)">
<title>G</title>
<polygon fill="white" stroke="none" points="-4,4 -4,-634 789,-634 789,4 -4,4"/>
<g id="clust1" class="cluster"><title>cluster_root</title>
<g id="a_clust1"><a xlink:title="eventq_index&#61;0&#10;\full_system&#61;false&#10;\sim_quantum&#61;0&#10;\time_sync_enable&#61;false&#10;\time_sync_period&#61;100000000000&#10;\time_sync_spin_threshold&#61;100000000">
<path fill="#bab6ae" stroke="#000000" d="M20,-8C20,-8 765,-8 765,-8 771,-8 777,-14 777,-20 777,-20 777,-610 777,-610 777,-616 771,-622 765,-622 765,-622 20,-622 20,-622 14,-622 8,-616 8,-610 8,-610 8,-20 8,-20 8,-14 14,-8 20,-8"/>
<text text-anchor="middle" x="392.5" y="-606.8" font-family="Arial" font-size="14.00" fill="#000000">root </text>
<text text-anchor="middle" x="392.5" y="-591.8" font-family="Arial" font-size="14.00" fill="#000000">: Root</text>
</a>
</g>
</g>
<g id="clust2" class="cluster"><title>cluster_system</title>
<g id="a_clust2"><a xlink:title="boot_osflags&#61;a&#10;\cache_line_size&#61;64&#10;\eventq_index&#61;0&#10;\exit_on_work_items&#61;false&#10;\init_param&#61;0&#10;\kernel&#61;&#10;\kernel_addr_check&#61;true&#10;\kernel_extras&#61;&#10;\load_addr_mask&#61;18446744073709551615&#10;\load_offset&#61;0&#10;\mem_mode&#61;timing&#10;\mem_ranges&#61;0:536870911&#10;\memories&#61;system.mem_ctrls&#10;\mmap_using_noreserve&#61;false&#10;\multi_thread&#61;false&#10;\num_work_ids&#61;16&#10;\readfile&#61;&#10;\redirect_paths&#61;system.redirect_paths0 system.redirect_paths1 system.redirect_paths2 system.redirect_paths3&#10;\symbolfile&#61;&#10;\thermal_components&#61;&#10;\thermal_model&#61;Null&#10;\work_begin_ckpt_count&#61;0&#10;\work_begin_cpu_id_exit&#61;&#45;1&#10;\work_begin_exit_count&#61;0&#10;\work_cpus_ckpt_count&#61;0&#10;\work_end_ckpt_count&#61;0&#10;\work_end_exit_count&#61;0&#10;\work_item_id&#61;&#45;1">
<path fill="#e4e7eb" stroke="#000000" d="M28,-16C28,-16 757,-16 757,-16 763,-16 769,-22 769,-28 769,-28 769,-564 769,-564 769,-570 763,-576 757,-576 757,-576 28,-576 28,-576 22,-576 16,-570 16,-564 16,-564 16,-28 16,-28 16,-22 22,-16 28,-16"/>
<text text-anchor="middle" x="392.5" y="-560.8" font-family="Arial" font-size="14.00" fill="#000000">system </text>
<text text-anchor="middle" x="392.5" y="-545.8" font-family="Arial" font-size="14.00" fill="#000000">: System</text>
</a>
</g>
</g>
<g id="clust3" class="cluster"><title>cluster_system_membus</title>
<g id="a_clust3"><a xlink:title="clk_domain&#61;system.clk_domain&#10;\default_p_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\forward_latency&#61;4&#10;\frontend_latency&#61;3&#10;\max_outstanding_snoops&#61;512&#10;\max_routing_table_size&#61;512&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\point_of_coherency&#61;true&#10;\point_of_unification&#61;true&#10;\power_model&#61;&#10;\response_latency&#61;2&#10;\snoop_filter&#61;system.membus.snoop_filter&#10;\snoop_response_latency&#61;4&#10;\system&#61;system&#10;\use_default_range&#61;false&#10;\width&#61;16">
<path fill="#6f798c" stroke="#000000" d="M426,-354C426,-354 550,-354 550,-354 556,-354 562,-360 562,-366 562,-366 562,-433 562,-433 562,-439 556,-445 550,-445 550,-445 426,-445 426,-445 420,-445 414,-439 414,-433 414,-433 414,-366 414,-366 414,-360 420,-354 426,-354"/>
<text text-anchor="middle" x="488" y="-429.8" font-family="Arial" font-size="14.00" fill="#000000">membus </text>
<text text-anchor="middle" x="488" y="-414.8" font-family="Arial" font-size="14.00" fill="#000000">: SystemXBar</text>
</a>
</g>
</g>
<g id="clust12" class="cluster"><title>cluster_system_mem_ctrls</title>
<g id="a_clust12"><a xlink:title="IDD0&#61;0.015&#10;\IDD02&#61;0.07&#10;\IDD2N&#61;0.002&#10;\IDD2N2&#61;0.03&#10;\IDD2P0&#61;0.0&#10;\IDD2P02&#61;0.0&#10;\IDD2P1&#61;0.0006&#10;\IDD2P12&#61;0.0008&#10;\IDD3N&#61;0.0025&#10;\IDD3N2&#61;0.03&#10;\IDD3P0&#61;0.0&#10;\IDD3P02&#61;0.0&#10;\IDD3P1&#61;0.0012&#10;\IDD3P12&#61;0.008&#10;\IDD4R&#61;0.003&#10;\IDD4R2&#61;0.22&#10;\IDD4W&#61;0.01&#10;\IDD4W2&#61;0.19&#10;\IDD5&#61;0.04&#10;\IDD52&#61;0.15&#10;\IDD6&#61;0.001&#10;\IDD62&#61;0.0032&#10;\VDD&#61;1.8&#10;\VDD2&#61;1.2&#10;\activation_limit&#61;4&#10;\addr_mapping&#61;RoRaBaCoCh&#10;\bank_groups_per_rank&#61;0&#10;\banks_per_rank&#61;8&#10;\burst_length&#61;8&#10;\clk_domain&#61;system.clk_domain&#10;\conf_table_reported&#61;true&#10;\default_p_state&#61;UNDEFINED&#10;\device_bus_width&#61;32&#10;\device_rowbuffer_size&#61;1024&#10;\device_size&#61;536870912&#10;\devices_per_rank&#61;1&#10;\dll&#61;false&#10;\enable_dram_powerdown&#61;false&#10;\eventq_index&#61;0&#10;\in_addr_map&#61;true&#10;\kvm_map&#61;true&#10;\max_accesses_per_row&#61;16&#10;\mem_sched_policy&#61;frfcfs&#10;\min_writes_per_switch&#61;16&#10;\null&#61;false&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\page_policy&#61;open_adaptive&#10;\power_model&#61;&#10;\qos_masters&#61; &#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#160;&#10;\qos_policy&#61;Null&#10;\qos_priorities&#61;1&#10;\qos_priority_escalation&#61;false&#10;\qos_q_policy&#61;fifo&#10;\qos_syncro_scheduler&#61;false&#10;\qos_turnaround_policy&#61;Null&#10;\range&#61;0:536870911&#10;\ranks_per_channel&#61;1&#10;\read_buffer_size&#61;32&#10;\static_backend_latency&#61;10000&#10;\static_frontend_latency&#61;10000&#10;\tBURST&#61;7500&#10;\tCCD_L&#61;0&#10;\tCCD_L_WR&#61;0&#10;\tCK&#61;1876&#10;\tCL&#61;15000&#10;\tCS&#61;3750&#10;\tRAS&#61;42000&#10;\tRCD&#61;15000&#10;\tREFI&#61;3900000&#10;\tRFC&#61;130000&#10;\tRP&#61;15000&#10;\tRRD&#61;10000&#10;\tRRD_L&#61;0&#10;\tRTP&#61;7500&#10;\tRTW&#61;3750&#10;\tWR&#61;15000&#10;\tWTR&#61;7500&#10;\tXAW&#61;50000&#10;\tXP&#61;7500&#10;\tXPDLL&#61;0&#10;\tXS&#61;140000&#10;\tXSDLL&#61;0&#10;\write_buffer_size&#61;64&#10;\write_high_thresh_perc&#61;85&#10;\write_low_thresh_perc&#61;50">
<path fill="#5e5958" stroke="#000000" d="M36,-163C36,-163 201,-163 201,-163 207,-163 213,-169 213,-175 213,-175 213,-242 213,-242 213,-248 207,-254 201,-254 201,-254 36,-254 36,-254 30,-254 24,-248 24,-242 24,-242 24,-175 24,-175 24,-169 30,-163 36,-163"/>
<text text-anchor="middle" x="118.5" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">mem_ctrls </text>
<text text-anchor="middle" x="118.5" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: LPDDR2_S4_1066_1x32</text>
</a>
</g>
</g>
<g id="clust15" class="cluster"><title>cluster_system_cpu</title>
<g id="a_clust15"><a xlink:title="branchPred&#61;Null&#10;\checker&#61;Null&#10;\clk_domain&#61;system.cpu_clk_domain&#10;\cpu_id&#61;0&#10;\default_p_state&#61;UNDEFINED&#10;\do_checkpoint_insts&#61;true&#10;\do_quiesce&#61;true&#10;\do_statistics_insts&#61;true&#10;\dtb&#61;system.cpu.dtb&#10;\eventq_index&#61;0&#10;\function_trace&#61;false&#10;\function_trace_start&#61;0&#10;\interrupts&#61;system.cpu.interrupts&#10;\isa&#61;system.cpu.isa&#10;\itb&#61;system.cpu.itb&#10;\max_insts_all_threads&#61;0&#10;\max_insts_any_thread&#61;0&#10;\numThreads&#61;1&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\power_gating_on_idle&#61;false&#10;\power_model&#61;&#10;\profile&#61;0&#10;\progress_interval&#61;0&#10;\pwr_gating_latency&#61;300&#10;\simpoint_start_insts&#61;&#10;\socket_id&#61;0&#10;\switched_out&#61;false&#10;\syscallRetryLatency&#61;10000&#10;\system&#61;system&#10;\tracer&#61;system.cpu.tracer&#10;\wait_for_remote_gdb&#61;false&#10;\workload&#61;system.cpu.workload">
<path fill="#bbc6d9" stroke="#000000" d="M245,-24C245,-24 747,-24 747,-24 753,-24 759,-30 759,-36 759,-36 759,-334 759,-334 759,-340 753,-346 747,-346 747,-346 245,-346 245,-346 239,-346 233,-340 233,-334 233,-334 233,-36 233,-36 233,-30 239,-24 245,-24"/>
<text text-anchor="middle" x="496" y="-330.8" font-family="Arial" font-size="14.00" fill="#000000">cpu </text>
<text text-anchor="middle" x="496" y="-315.8" font-family="Arial" font-size="14.00" fill="#000000">: TimingSimpleCPU</text>
</a>
</g>
</g>
<g id="clust16" class="cluster"><title>cluster_system_cpu_icache</title>
<g id="a_clust16"><a xlink:title="addr_ranges&#61;0:18446744073709551615&#10;\assoc&#61;2&#10;\clk_domain&#61;system.cpu_clk_domain&#10;\clusivity&#61;mostly_incl&#10;\compressor&#61;Null&#10;\data_latency&#61;2&#10;\default_p_state&#61;UNDEFINED&#10;\demand_mshr_reserve&#61;1&#10;\eventq_index&#61;0&#10;\is_read_only&#61;true&#10;\max_miss_count&#61;0&#10;\mshrs&#61;4&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\power_model&#61;&#10;\prefetch_on_access&#61;false&#10;\prefetcher&#61;Null&#10;\replacement_policy&#61;system.cpu.icache.replacement_policy&#10;\response_latency&#61;2&#10;\sequential_access&#61;false&#10;\size&#61;32768&#10;\system&#61;system&#10;\tag_latency&#61;2&#10;\tags&#61;system.cpu.icache.tags&#10;\tgts_per_mshr&#61;20&#10;\warmup_percentage&#61;0&#10;\write_allocator&#61;Null&#10;\write_buffers&#61;8&#10;\writeback_clean&#61;true">
<path fill="#bab6ae" stroke="#000000" d="M253,-32C253,-32 421,-32 421,-32 427,-32 433,-38 433,-44 433,-44 433,-111 433,-111 433,-117 427,-123 421,-123 421,-123 253,-123 253,-123 247,-123 241,-117 241,-111 241,-111 241,-44 241,-44 241,-38 247,-32 253,-32"/>
<text text-anchor="middle" x="337" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">icache </text>
<text text-anchor="middle" x="337" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_ICache</text>
</a>
</g>
</g>
<g id="clust20" class="cluster"><title>cluster_system_cpu_dtb</title>
<g id="a_clust20"><a xlink:title="eventq_index&#61;0&#10;\is_stage2&#61;false&#10;\size&#61;64&#10;\sys&#61;system&#10;\walker&#61;system.cpu.dtb.walker">
<path fill="#bab6ae" stroke="#000000" d="M619,-155C619,-155 739,-155 739,-155 745,-155 751,-161 751,-167 751,-167 751,-288 751,-288 751,-294 745,-300 739,-300 739,-300 619,-300 619,-300 613,-300 607,-294 607,-288 607,-288 607,-167 607,-167 607,-161 613,-155 619,-155"/>
<text text-anchor="middle" x="679" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">dtb </text>
<text text-anchor="middle" x="679" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmDTB</text>
</a>
</g>
</g>
<g id="clust21" class="cluster"><title>cluster_system_cpu_dtb_walker</title>
<g id="a_clust21"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;\default_p_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\is_stage2&#61;false&#10;\num_squash_per_cycle&#61;2&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\power_model&#61;&#10;\sys&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M627,-163C627,-163 731,-163 731,-163 737,-163 743,-169 743,-175 743,-175 743,-242 743,-242 743,-248 737,-254 731,-254 731,-254 627,-254 627,-254 621,-254 615,-248 615,-242 615,-242 615,-175 615,-175 615,-169 621,-163 627,-163"/>
<text text-anchor="middle" x="679" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="679" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust26" class="cluster"><title>cluster_system_cpu_itb</title>
<g id="a_clust26"><a xlink:title="eventq_index&#61;0&#10;\is_stage2&#61;false&#10;\size&#61;64&#10;\sys&#61;system&#10;\walker&#61;system.cpu.itb.walker">
<path fill="#bab6ae" stroke="#000000" d="M467,-155C467,-155 587,-155 587,-155 593,-155 599,-161 599,-167 599,-167 599,-288 599,-288 599,-294 593,-300 587,-300 587,-300 467,-300 467,-300 461,-300 455,-294 455,-288 455,-288 455,-167 455,-167 455,-161 461,-155 467,-155"/>
<text text-anchor="middle" x="527" y="-284.8" font-family="Arial" font-size="14.00" fill="#000000">itb </text>
<text text-anchor="middle" x="527" y="-269.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmITB</text>
</a>
</g>
</g>
<g id="clust27" class="cluster"><title>cluster_system_cpu_itb_walker</title>
<g id="a_clust27"><a xlink:title="clk_domain&#61;system.cpu_clk_domain&#10;\default_p_state&#61;UNDEFINED&#10;\eventq_index&#61;0&#10;\is_stage2&#61;false&#10;\num_squash_per_cycle&#61;2&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\power_model&#61;&#10;\sys&#61;system">
<path fill="#9f9c95" stroke="#000000" d="M475,-163C475,-163 579,-163 579,-163 585,-163 591,-169 591,-175 591,-175 591,-242 591,-242 591,-248 585,-254 579,-254 579,-254 475,-254 475,-254 469,-254 463,-248 463,-242 463,-242 463,-175 463,-175 463,-169 469,-163 475,-163"/>
<text text-anchor="middle" x="527" y="-238.8" font-family="Arial" font-size="14.00" fill="#000000">walker </text>
<text text-anchor="middle" x="527" y="-223.8" font-family="Arial" font-size="14.00" fill="#000000">: ArmTableWalker</text>
</a>
</g>
</g>
<g id="clust32" class="cluster"><title>cluster_system_cpu_dcache</title>
<g id="a_clust32"><a xlink:title="addr_ranges&#61;0:18446744073709551615&#10;\assoc&#61;2&#10;\clk_domain&#61;system.cpu_clk_domain&#10;\clusivity&#61;mostly_incl&#10;\compressor&#61;Null&#10;\data_latency&#61;2&#10;\default_p_state&#61;UNDEFINED&#10;\demand_mshr_reserve&#61;1&#10;\eventq_index&#61;0&#10;\is_read_only&#61;false&#10;\max_miss_count&#61;0&#10;\mshrs&#61;4&#10;\p_state_clk_gate_bins&#61;20&#10;\p_state_clk_gate_max&#61;1000000000000&#10;\p_state_clk_gate_min&#61;1000&#10;\power_model&#61;&#10;\prefetch_on_access&#61;false&#10;\prefetcher&#61;Null&#10;\replacement_policy&#61;system.cpu.dcache.replacement_policy&#10;\response_latency&#61;2&#10;\sequential_access&#61;false&#10;\size&#61;65536&#10;\system&#61;system&#10;\tag_latency&#61;2&#10;\tags&#61;system.cpu.dcache.tags&#10;\tgts_per_mshr&#61;20&#10;\warmup_percentage&#61;0&#10;\write_allocator&#61;Null&#10;\write_buffers&#61;8&#10;\writeback_clean&#61;false">
<path fill="#bab6ae" stroke="#000000" d="M512,-32C512,-32 680,-32 680,-32 686,-32 692,-38 692,-44 692,-44 692,-111 692,-111 692,-117 686,-123 680,-123 680,-123 512,-123 512,-123 506,-123 500,-117 500,-111 500,-111 500,-44 500,-44 500,-38 506,-32 512,-32"/>
<text text-anchor="middle" x="596" y="-107.8" font-family="Arial" font-size="14.00" fill="#000000">dcache </text>
<text text-anchor="middle" x="596" y="-92.8" font-family="Arial" font-size="14.00" fill="#000000">: L1_DCache</text>
</a>
</g>
</g>
<!-- system_system_port -->
<g id="node1" class="node"><title>system_system_port</title>
<path fill="#b6b8bc" stroke="#000000" d="M491.5,-493.5C491.5,-493.5 562.5,-493.5 562.5,-493.5 568.5,-493.5 574.5,-499.5 574.5,-505.5 574.5,-505.5 574.5,-517.5 574.5,-517.5 574.5,-523.5 568.5,-529.5 562.5,-529.5 562.5,-529.5 491.5,-529.5 491.5,-529.5 485.5,-529.5 479.5,-523.5 479.5,-517.5 479.5,-517.5 479.5,-505.5 479.5,-505.5 479.5,-499.5 485.5,-493.5 491.5,-493.5"/>
<text text-anchor="middle" x="527" y="-507.8" font-family="Arial" font-size="14.00" fill="#000000">system_port</text>
</g>
<!-- system_membus_slave -->
<g id="node3" class="node"><title>system_membus_slave</title>
<path fill="#586070" stroke="#000000" d="M512,-362.5C512,-362.5 542,-362.5 542,-362.5 548,-362.5 554,-368.5 554,-374.5 554,-374.5 554,-386.5 554,-386.5 554,-392.5 548,-398.5 542,-398.5 542,-398.5 512,-398.5 512,-398.5 506,-398.5 500,-392.5 500,-386.5 500,-386.5 500,-374.5 500,-374.5 500,-368.5 506,-362.5 512,-362.5"/>
<text text-anchor="middle" x="527" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">slave</text>
</g>
<!-- system_system_port&#45;&gt;system_membus_slave -->
<g id="edge1" class="edge"><title>system_system_port&#45;&gt;system_membus_slave</title>
<path fill="none" stroke="black" d="M527,-493.37C527,-471.781 527,-434.412 527,-408.852"/>
<polygon fill="black" stroke="black" points="530.5,-408.701 527,-398.701 523.5,-408.701 530.5,-408.701"/>
</g>
<!-- system_membus_master -->
<g id="node2" class="node"><title>system_membus_master</title>
<path fill="#586070" stroke="#000000" d="M434,-362.5C434,-362.5 470,-362.5 470,-362.5 476,-362.5 482,-368.5 482,-374.5 482,-374.5 482,-386.5 482,-386.5 482,-392.5 476,-398.5 470,-398.5 470,-398.5 434,-398.5 434,-398.5 428,-398.5 422,-392.5 422,-386.5 422,-386.5 422,-374.5 422,-374.5 422,-368.5 428,-362.5 434,-362.5"/>
<text text-anchor="middle" x="452" y="-376.8" font-family="Arial" font-size="14.00" fill="#000000">master</text>
</g>
<!-- system_mem_ctrls_port -->
<g id="node4" class="node"><title>system_mem_ctrls_port</title>
<path fill="#4b4746" stroke="#000000" d="M161,-171.5C161,-171.5 191,-171.5 191,-171.5 197,-171.5 203,-177.5 203,-183.5 203,-183.5 203,-195.5 203,-195.5 203,-201.5 197,-207.5 191,-207.5 191,-207.5 161,-207.5 161,-207.5 155,-207.5 149,-201.5 149,-195.5 149,-195.5 149,-183.5 149,-183.5 149,-177.5 155,-171.5 161,-171.5"/>
<text text-anchor="middle" x="176" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_master&#45;&gt;system_mem_ctrls_port -->
<g id="edge2" class="edge"><title>system_membus_master&#45;&gt;system_mem_ctrls_port</title>
<path fill="none" stroke="black" d="M421.706,-379.216C365.189,-378.054 246.706,-372.44 217,-346 180.524,-313.534 174.752,-252.844 174.755,-217.652"/>
<polygon fill="black" stroke="black" points="178.255,-217.662 174.914,-207.608 171.256,-217.552 178.255,-217.662"/>
</g>
<!-- system_cpu_icache_mem_side -->
<g id="node7" class="node"><title>system_cpu_icache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M261,-40.5C261,-40.5 321,-40.5 321,-40.5 327,-40.5 333,-46.5 333,-52.5 333,-52.5 333,-64.5 333,-64.5 333,-70.5 327,-76.5 321,-76.5 321,-76.5 261,-76.5 261,-76.5 255,-76.5 249,-70.5 249,-64.5 249,-64.5 249,-52.5 249,-52.5 249,-46.5 255,-40.5 261,-40.5"/>
<text text-anchor="middle" x="291" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_slave&#45;&gt;system_cpu_icache_mem_side -->
<g id="edge3" class="edge"><title>system_membus_slave&#45;&gt;system_cpu_icache_mem_side</title>
<path fill="none" stroke="black" d="M498.59,-357.241C496.111,-355.969 493.567,-354.86 491,-354 477.193,-349.372 239.139,-356.453 229,-346 214.224,-330.766 222.974,-175.349 229,-155 238.037,-124.484 260.23,-94.5792 275.456,-76.5863"/>
<polygon fill="black" stroke="black" points="496.83,-360.267 507.205,-362.413 500.432,-354.265 496.83,-360.267"/>
</g>
<!-- system_cpu_dtb_walker_port -->
<g id="node9" class="node"><title>system_cpu_dtb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M635,-171.5C635,-171.5 665,-171.5 665,-171.5 671,-171.5 677,-177.5 677,-183.5 677,-183.5 677,-195.5 677,-195.5 677,-201.5 671,-207.5 665,-207.5 665,-207.5 635,-207.5 635,-207.5 629,-207.5 623,-201.5 623,-195.5 623,-195.5 623,-183.5 623,-183.5 623,-177.5 629,-171.5 635,-171.5"/>
<text text-anchor="middle" x="650" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_slave&#45;&gt;system_cpu_dtb_walker_port -->
<g id="edge6" class="edge"><title>system_membus_slave&#45;&gt;system_cpu_dtb_walker_port</title>
<path fill="none" stroke="black" d="M563.617,-367.682C574.924,-362.53 586.6,-355.453 595,-346 631.331,-305.116 644.065,-238.679 648.19,-207.577"/>
<polygon fill="black" stroke="black" points="562.171,-364.492 554.284,-371.567 564.861,-370.955 562.171,-364.492"/>
</g>
<!-- system_cpu_itb_walker_port -->
<g id="node10" class="node"><title>system_cpu_itb_walker_port</title>
<path fill="#7f7c77" stroke="#000000" d="M512,-171.5C512,-171.5 542,-171.5 542,-171.5 548,-171.5 554,-177.5 554,-183.5 554,-183.5 554,-195.5 554,-195.5 554,-201.5 548,-207.5 542,-207.5 542,-207.5 512,-207.5 512,-207.5 506,-207.5 500,-201.5 500,-195.5 500,-195.5 500,-183.5 500,-183.5 500,-177.5 506,-171.5 512,-171.5"/>
<text text-anchor="middle" x="527" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">port</text>
</g>
<!-- system_membus_slave&#45;&gt;system_cpu_itb_walker_port -->
<g id="edge5" class="edge"><title>system_membus_slave&#45;&gt;system_cpu_itb_walker_port</title>
<path fill="none" stroke="black" d="M527,-352.16C527,-312.613 527,-240.589 527,-207.703"/>
<polygon fill="black" stroke="black" points="523.5,-352.394 527,-362.394 530.5,-352.394 523.5,-352.394"/>
</g>
<!-- system_cpu_dcache_mem_side -->
<g id="node11" class="node"><title>system_cpu_dcache_mem_side</title>
<path fill="#94918b" stroke="#000000" d="M612,-40.5C612,-40.5 672,-40.5 672,-40.5 678,-40.5 684,-46.5 684,-52.5 684,-52.5 684,-64.5 684,-64.5 684,-70.5 678,-76.5 672,-76.5 672,-76.5 612,-76.5 612,-76.5 606,-76.5 600,-70.5 600,-64.5 600,-64.5 600,-52.5 600,-52.5 600,-46.5 606,-40.5 612,-40.5"/>
<text text-anchor="middle" x="642" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">mem_side</text>
</g>
<!-- system_membus_slave&#45;&gt;system_cpu_dcache_mem_side -->
<g id="edge4" class="edge"><title>system_membus_slave&#45;&gt;system_cpu_dcache_mem_side</title>
<path fill="none" stroke="black" d="M564.666,-379.425C621.224,-378.422 723.937,-372.841 747,-346 802.323,-281.615 781.333,-232.636 747,-155 731.752,-120.52 697.225,-93.1424 671.91,-76.6937"/>
<polygon fill="black" stroke="black" points="564.29,-375.93 554.339,-379.567 564.386,-382.929 564.29,-375.93"/>
</g>
<!-- system_cpu_icache_port -->
<g id="node5" class="node"><title>system_cpu_icache_port</title>
<path fill="#959ead" stroke="#000000" d="M253.5,-171.5C253.5,-171.5 320.5,-171.5 320.5,-171.5 326.5,-171.5 332.5,-177.5 332.5,-183.5 332.5,-183.5 332.5,-195.5 332.5,-195.5 332.5,-201.5 326.5,-207.5 320.5,-207.5 320.5,-207.5 253.5,-207.5 253.5,-207.5 247.5,-207.5 241.5,-201.5 241.5,-195.5 241.5,-195.5 241.5,-183.5 241.5,-183.5 241.5,-177.5 247.5,-171.5 253.5,-171.5"/>
<text text-anchor="middle" x="287" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">icache_port</text>
</g>
<!-- system_cpu_icache_cpu_side -->
<g id="node8" class="node"><title>system_cpu_icache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M362.5,-40.5C362.5,-40.5 413.5,-40.5 413.5,-40.5 419.5,-40.5 425.5,-46.5 425.5,-52.5 425.5,-52.5 425.5,-64.5 425.5,-64.5 425.5,-70.5 419.5,-76.5 413.5,-76.5 413.5,-76.5 362.5,-76.5 362.5,-76.5 356.5,-76.5 350.5,-70.5 350.5,-64.5 350.5,-64.5 350.5,-52.5 350.5,-52.5 350.5,-46.5 356.5,-40.5 362.5,-40.5"/>
<text text-anchor="middle" x="388" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side -->
<g id="edge7" class="edge"><title>system_cpu_icache_port&#45;&gt;system_cpu_icache_cpu_side</title>
<path fill="none" stroke="black" d="M302.052,-171.265C313.305,-158.215 328.936,-139.739 342,-123 351.544,-110.771 361.706,-96.8471 370.044,-85.1602"/>
<polygon fill="black" stroke="black" points="373.097,-86.9065 376.025,-76.7244 367.386,-82.8579 373.097,-86.9065"/>
</g>
<!-- system_cpu_dcache_port -->
<g id="node6" class="node"><title>system_cpu_dcache_port</title>
<path fill="#959ead" stroke="#000000" d="M363,-171.5C363,-171.5 435,-171.5 435,-171.5 441,-171.5 447,-177.5 447,-183.5 447,-183.5 447,-195.5 447,-195.5 447,-201.5 441,-207.5 435,-207.5 435,-207.5 363,-207.5 363,-207.5 357,-207.5 351,-201.5 351,-195.5 351,-195.5 351,-183.5 351,-183.5 351,-177.5 357,-171.5 363,-171.5"/>
<text text-anchor="middle" x="399" y="-185.8" font-family="Arial" font-size="14.00" fill="#000000">dcache_port</text>
</g>
<!-- system_cpu_dcache_cpu_side -->
<g id="node12" class="node"><title>system_cpu_dcache_cpu_side</title>
<path fill="#94918b" stroke="#000000" d="M519.5,-40.5C519.5,-40.5 570.5,-40.5 570.5,-40.5 576.5,-40.5 582.5,-46.5 582.5,-52.5 582.5,-52.5 582.5,-64.5 582.5,-64.5 582.5,-70.5 576.5,-76.5 570.5,-76.5 570.5,-76.5 519.5,-76.5 519.5,-76.5 513.5,-76.5 507.5,-70.5 507.5,-64.5 507.5,-64.5 507.5,-52.5 507.5,-52.5 507.5,-46.5 513.5,-40.5 519.5,-40.5"/>
<text text-anchor="middle" x="545" y="-54.8" font-family="Arial" font-size="14.00" fill="#000000">cpu_side</text>
</g>
<!-- system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side -->
<g id="edge8" class="edge"><title>system_cpu_dcache_port&#45;&gt;system_cpu_dcache_cpu_side</title>
<path fill="none" stroke="black" d="M418.388,-171.37C443.912,-148.817 488.927,-109.044 517.835,-83.5018"/>
<polygon fill="black" stroke="black" points="520.356,-85.9453 525.532,-76.7011 515.721,-80.6995 520.356,-85.9453"/>
</g>
</g>
</svg>
