
==========================================================================
resizer report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
resizer report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
resizer report_worst_slack
--------------------------------------------------------------------------
worst slack max 0.10

==========================================================================
resizer report_clock_min_period
--------------------------------------------------------------------------
core_clock period_min = 0.90 fmax = 1108.69

==========================================================================
resizer report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rd_ptr[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rd_ptr[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rd_ptr[0]$_SDFFE_PN0P_/CK (DFF_X1)
     1    1.58    0.01    0.06    0.06 v rd_ptr[0]$_SDFFE_PN0P_/QN (DFF_X1)
                                         _0004_ (net)
                  0.01    0.00    0.06 v _3621_/A1 (NAND2_X1)
     1    1.81    0.01    0.02    0.08 ^ _3621_/ZN (NAND2_X1)
                                         _1490_ (net)
                  0.01    0.00    0.08 ^ _3622_/B1 (OAI21_X1)
     1    1.09    0.01    0.01    0.09 v _3622_/ZN (OAI21_X1)
                                         _0592_ (net)
                  0.01    0.00    0.09 v rd_ptr[0]$_SDFFE_PN0P_/D (DFF_X1)
                                  0.09   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ rd_ptr[0]$_SDFFE_PN0P_/CK (DFF_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.09   data arrival time
-----------------------------------------------------------------------------
                                  0.09   slack (MET)



==========================================================================
resizer report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rd_ptr[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rd_data[24] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rd_ptr[0]$_SDFFE_PN0P_/CK (DFF_X1)
     5   10.53    0.03    0.10    0.10 ^ rd_ptr[0]$_SDFFE_PN0P_/Q (DFF_X1)
                                         rd_ptr[0] (net)
                  0.03    0.00    0.10 ^ _3767_/A (HA_X1)
     1    1.98    0.01    0.04    0.14 ^ _3767_/CO (HA_X1)
                                         _0024_ (net)
                  0.01    0.00    0.14 ^ _2162_/A (INV_X1)
     3    5.50    0.01    0.01    0.15 v _2162_/ZN (INV_X1)
                                         _0006_ (net)
                  0.01    0.00    0.15 v _3757_/CI (FA_X1)
     2    6.08    0.02    0.08    0.23 v _3757_/CO (FA_X1)
                                         _0007_ (net)
                  0.02    0.00    0.23 v _2160_/B (XNOR2_X2)
     3    7.39    0.03    0.05    0.28 ^ _2160_/ZN (XNOR2_X2)
                                         _0604_ (net)
                  0.03    0.00    0.28 ^ _2181_/A4 (NAND4_X2)
     1    5.97    0.02    0.04    0.32 v _2181_/ZN (NAND4_X2)
                                         _0621_ (net)
                  0.02    0.00    0.32 v _2182_/A3 (NOR3_X4)
     4   16.14    0.04    0.08    0.39 ^ _2182_/ZN (NOR3_X4)
                                         _0622_ (net)
                  0.04    0.00    0.39 ^ _2185_/B2 (OAI21_X4)
    29   59.61    0.03    0.06    0.45 v _2185_/ZN (OAI21_X4)
                                         net96 (net)
                  0.03    0.00    0.45 v _2186_/A (INV_X2)
    32   61.05    0.07    0.09    0.55 ^ _2186_/ZN (INV_X2)
                                         net44 (net)
                  0.07    0.00    0.55 ^ place172/A (BUF_X4)
    44   81.09    0.05    0.07    0.62 ^ place172/Z (BUF_X4)
                                         net172 (net)
                  0.05    0.00    0.62 ^ _3707_/A3 (NAND3_X1)
     1    1.66    0.02    0.03    0.65 v _3707_/ZN (NAND3_X1)
                                         _1547_ (net)
                  0.02    0.00    0.65 v _3708_/A2 (NAND2_X1)
     1    4.51    0.02    0.03    0.68 ^ _3708_/ZN (NAND2_X1)
                                         net80 (net)
                  0.02    0.00    0.68 ^ output80/A (BUF_X1)
     1    0.48    0.00    0.02    0.70 ^ output80/Z (BUF_X1)
                                         rd_data[24] (net)
                  0.00    0.00    0.70 ^ rd_data[24] (out)
                                  0.70   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.70   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
resizer report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rd_ptr[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rd_data[24] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ rd_ptr[0]$_SDFFE_PN0P_/CK (DFF_X1)
     5   10.53    0.03    0.10    0.10 ^ rd_ptr[0]$_SDFFE_PN0P_/Q (DFF_X1)
                                         rd_ptr[0] (net)
                  0.03    0.00    0.10 ^ _3767_/A (HA_X1)
     1    1.98    0.01    0.04    0.14 ^ _3767_/CO (HA_X1)
                                         _0024_ (net)
                  0.01    0.00    0.14 ^ _2162_/A (INV_X1)
     3    5.50    0.01    0.01    0.15 v _2162_/ZN (INV_X1)
                                         _0006_ (net)
                  0.01    0.00    0.15 v _3757_/CI (FA_X1)
     2    6.08    0.02    0.08    0.23 v _3757_/CO (FA_X1)
                                         _0007_ (net)
                  0.02    0.00    0.23 v _2160_/B (XNOR2_X2)
     3    7.39    0.03    0.05    0.28 ^ _2160_/ZN (XNOR2_X2)
                                         _0604_ (net)
                  0.03    0.00    0.28 ^ _2181_/A4 (NAND4_X2)
     1    5.97    0.02    0.04    0.32 v _2181_/ZN (NAND4_X2)
                                         _0621_ (net)
                  0.02    0.00    0.32 v _2182_/A3 (NOR3_X4)
     4   16.14    0.04    0.08    0.39 ^ _2182_/ZN (NOR3_X4)
                                         _0622_ (net)
                  0.04    0.00    0.39 ^ _2185_/B2 (OAI21_X4)
    29   59.61    0.03    0.06    0.45 v _2185_/ZN (OAI21_X4)
                                         net96 (net)
                  0.03    0.00    0.45 v _2186_/A (INV_X2)
    32   61.05    0.07    0.09    0.55 ^ _2186_/ZN (INV_X2)
                                         net44 (net)
                  0.07    0.00    0.55 ^ place172/A (BUF_X4)
    44   81.09    0.05    0.07    0.62 ^ place172/Z (BUF_X4)
                                         net172 (net)
                  0.05    0.00    0.62 ^ _3707_/A3 (NAND3_X1)
     1    1.66    0.02    0.03    0.65 v _3707_/ZN (NAND3_X1)
                                         _1547_ (net)
                  0.02    0.00    0.65 v _3708_/A2 (NAND2_X1)
     1    4.51    0.02    0.03    0.68 ^ _3708_/ZN (NAND2_X1)
                                         net80 (net)
                  0.02    0.00    0.68 ^ output80/A (BUF_X1)
     1    0.48    0.00    0.02    0.70 ^ output80/Z (BUF_X1)
                                         rd_data[24] (net)
                  0.00    0.00    0.70 ^ rd_data[24] (out)
                                  0.70   data arrival time

                  0.00    1.00    1.00   clock core_clock (rise edge)
                          0.00    1.00   clock network delay (ideal)
                          0.00    1.00   clock reconvergence pessimism
                         -0.20    0.80   output external delay
                                  0.80   data required time
-----------------------------------------------------------------------------
                                  0.80   data required time
                                 -0.70   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
resizer report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
resizer max_slew_check_slack
--------------------------------------------------------------------------
0.09773740917444229

==========================================================================
resizer max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
resizer max_slew_check_slack_limit
--------------------------------------------------------------------------
0.4923

==========================================================================
resizer max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
resizer max_capacitance_check_slack
--------------------------------------------------------------------------
9.236812591552734

==========================================================================
resizer max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
resizer max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8821

==========================================================================
resizer max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
resizer max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
resizer max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
resizer setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
resizer hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
resizer report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: rd_ptr[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rd_ptr[3]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ rd_ptr[0]$_SDFFE_PN0P_/CK (DFF_X1)
   0.10    0.10 ^ rd_ptr[0]$_SDFFE_PN0P_/Q (DFF_X1)
   0.04    0.14 ^ _3767_/CO (HA_X1)
   0.01    0.15 v _2162_/ZN (INV_X1)
   0.12    0.28 ^ _3757_/S (FA_X1)
   0.02    0.29 v _2178_/ZN (INV_X1)
   0.03    0.32 ^ _2179_/ZN (NAND4_X1)
   0.02    0.34 v _2180_/ZN (AOI21_X4)
   0.10    0.45 ^ _2185_/ZN (OAI21_X4)
   0.07    0.52 v _2186_/ZN (INV_X2)
   0.06    0.58 v place172/Z (BUF_X4)
   0.09    0.67 v _2877_/ZN (OR3_X1)
   0.03    0.70 ^ _3625_/ZN (AOI21_X1)
   0.00    0.70 ^ rd_ptr[3]$_SDFFE_PN0P_/D (DFF_X1)
           0.70   data arrival time

   1.00    1.00   clock core_clock (rise edge)
   0.00    1.00   clock network delay (ideal)
   0.00    1.00   clock reconvergence pessimism
           1.00 ^ rd_ptr[3]$_SDFFE_PN0P_/CK (DFF_X1)
  -0.03    0.97   library setup time
           0.97   data required time
---------------------------------------------------------
           0.97   data required time
          -0.70   data arrival time
---------------------------------------------------------
           0.27   slack (MET)



==========================================================================
resizer report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: rd_ptr[0]$_SDFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rd_ptr[0]$_SDFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ rd_ptr[0]$_SDFFE_PN0P_/CK (DFF_X1)
   0.06    0.06 v rd_ptr[0]$_SDFFE_PN0P_/QN (DFF_X1)
   0.02    0.08 ^ _3621_/ZN (NAND2_X1)
   0.01    0.09 v _3622_/ZN (OAI21_X1)
   0.00    0.09 v rd_ptr[0]$_SDFFE_PN0P_/D (DFF_X1)
           0.09   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ rd_ptr[0]$_SDFFE_PN0P_/CK (DFF_X1)
   0.00    0.00   library hold time
           0.00   data required time
---------------------------------------------------------
           0.00   data required time
          -0.09   data arrival time
---------------------------------------------------------
           0.09   slack (MET)



==========================================================================
resizer critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
resizer critical path delay
--------------------------------------------------------------------------
0.7020

==========================================================================
resizer critical path slack
--------------------------------------------------------------------------
0.0980

==========================================================================
resizer slack div critical path delay
--------------------------------------------------------------------------
13.960114

==========================================================================
resizer report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             5.70e-03   4.31e-04   4.45e-05   6.17e-03  54.7%
Combinational          2.81e-03   2.27e-03   4.55e-05   5.12e-03  45.3%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  8.50e-03   2.70e-03   9.01e-05   1.13e-02 100.0%
                          75.3%      23.9%       0.8%
