Loading plugins phase: Elapsed time ==> 0s.153ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\mgnocco\Documents\Git\PSoC5\Analog_Accelerometers\Generic.cydsn\Generic.cyprj -d CY8C5888LTI-LP097 -s C:\Users\mgnocco\Documents\Git\PSoC5\Analog_Accelerometers\Generic.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.378ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.078ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Generic.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\mgnocco\Documents\Git\PSoC5\Analog_Accelerometers\Generic.cydsn\Generic.cyprj -dcpsoc3 Generic.v -verilog
======================================================================

======================================================================
Compiling:  Generic.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\mgnocco\Documents\Git\PSoC5\Analog_Accelerometers\Generic.cydsn\Generic.cyprj -dcpsoc3 Generic.v -verilog
======================================================================

======================================================================
Compiling:  Generic.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\mgnocco\Documents\Git\PSoC5\Analog_Accelerometers\Generic.cydsn\Generic.cyprj -dcpsoc3 -verilog Generic.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Mon Jan 15 19:50:06 2024


======================================================================
Compiling:  Generic.v
Program  :   vpp
Options  :    -yv2 -q10 Generic.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Mon Jan 15 19:50:06 2024

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_srff_v1_0\cy_srff_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Generic.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Generic.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\mgnocco\Documents\Git\PSoC5\Analog_Accelerometers\Generic.cydsn\Generic.cyprj -dcpsoc3 -verilog Generic.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Mon Jan 15 19:50:07 2024

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\mgnocco\Documents\Git\PSoC5\Analog_Accelerometers\Generic.cydsn\codegentemp\Generic.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\mgnocco\Documents\Git\PSoC5\Analog_Accelerometers\Generic.cydsn\codegentemp\Generic.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_srff_v1_0\cy_srff_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Generic.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\mgnocco\Documents\Git\PSoC5\Analog_Accelerometers\Generic.cydsn\Generic.cyprj -dcpsoc3 -verilog Generic.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Mon Jan 15 19:50:08 2024

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\mgnocco\Documents\Git\PSoC5\Analog_Accelerometers\Generic.cydsn\codegentemp\Generic.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\mgnocco\Documents\Git\PSoC5\Analog_Accelerometers\Generic.cydsn\codegentemp\Generic.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_SPI_Master_v2_50\B_SPI_Master_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_srff_v1_0\cy_srff_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_sync_v1_0\cy_sync_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_Counter_v3_0\B_Counter_v3_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BShiftReg_v2_30\BShiftReg_v2_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\Chip_Select_IMU_1:control_bus_7\
	\Chip_Select_IMU_1:control_bus_6\
	\Chip_Select_IMU_1:control_bus_5\
	\Chip_Select_IMU_1:control_bus_4\
	\Chip_Select_IMU_1:control_bus_3\
	\Chip_Select_IMU_1:control_bus_2\
	\SPI_IMU_1:BSPIM:mosi_after_ld\
	\SPI_IMU_1:BSPIM:mosi_cpha_0\
	\SPI_IMU_1:BSPIM:pre_mosi\
	\SPI_IMU_1:BSPIM:dpcounter_zero\
	\SPI_IMU_1:BSPIM:control_7\
	\SPI_IMU_1:BSPIM:control_6\
	\SPI_IMU_1:BSPIM:control_5\
	\SPI_IMU_1:BSPIM:control_4\
	\SPI_IMU_1:BSPIM:control_3\
	\SPI_IMU_1:BSPIM:control_2\
	\SPI_IMU_1:BSPIM:control_1\
	\SPI_IMU_1:BSPIM:control_0\
	\SPI_IMU_1:Net_294\
	\demux_3:tmp__demux_3_2_reg\
	\demux_3:tmp__demux_3_3_reg\
	Net_10703
	Net_10716
	Net_1457
	\Chip_Select_IMU:control_bus_7\
	\Chip_Select_IMU:control_bus_6\
	\Chip_Select_IMU:control_bus_5\
	\Chip_Select_IMU:control_bus_4\
	\Chip_Select_IMU:control_bus_3\
	Net_2621
	Net_2622
	Net_2623
	Net_2624
	Net_2625
	Net_2626
	Net_2628
	\PWM_MOTORS:PWMUDB:km_run\
	\PWM_MOTORS:PWMUDB:ctrl_cmpmode2_2\
	\PWM_MOTORS:PWMUDB:ctrl_cmpmode2_1\
	\PWM_MOTORS:PWMUDB:ctrl_cmpmode2_0\
	\PWM_MOTORS:PWMUDB:ctrl_cmpmode1_2\
	\PWM_MOTORS:PWMUDB:ctrl_cmpmode1_1\
	\PWM_MOTORS:PWMUDB:ctrl_cmpmode1_0\
	\PWM_MOTORS:PWMUDB:capt_rising\
	\PWM_MOTORS:PWMUDB:capt_falling\
	\PWM_MOTORS:PWMUDB:trig_rise\
	\PWM_MOTORS:PWMUDB:trig_fall\
	\PWM_MOTORS:PWMUDB:sc_kill\
	\PWM_MOTORS:PWMUDB:min_kill\
	\PWM_MOTORS:PWMUDB:km_tc\
	\PWM_MOTORS:PWMUDB:db_tc\
	\PWM_MOTORS:PWMUDB:dith_sel\
	\PWM_MOTORS:Net_101\
	\PWM_MOTORS:Net_96\
	\PWM_MOTORS:PWMUDB:MODULE_1:b_31\
	\PWM_MOTORS:PWMUDB:MODULE_1:b_30\
	\PWM_MOTORS:PWMUDB:MODULE_1:b_29\
	\PWM_MOTORS:PWMUDB:MODULE_1:b_28\
	\PWM_MOTORS:PWMUDB:MODULE_1:b_27\
	\PWM_MOTORS:PWMUDB:MODULE_1:b_26\
	\PWM_MOTORS:PWMUDB:MODULE_1:b_25\
	\PWM_MOTORS:PWMUDB:MODULE_1:b_24\
	\PWM_MOTORS:PWMUDB:MODULE_1:b_23\
	\PWM_MOTORS:PWMUDB:MODULE_1:b_22\
	\PWM_MOTORS:PWMUDB:MODULE_1:b_21\
	\PWM_MOTORS:PWMUDB:MODULE_1:b_20\
	\PWM_MOTORS:PWMUDB:MODULE_1:b_19\
	\PWM_MOTORS:PWMUDB:MODULE_1:b_18\
	\PWM_MOTORS:PWMUDB:MODULE_1:b_17\
	\PWM_MOTORS:PWMUDB:MODULE_1:b_16\
	\PWM_MOTORS:PWMUDB:MODULE_1:b_15\
	\PWM_MOTORS:PWMUDB:MODULE_1:b_14\
	\PWM_MOTORS:PWMUDB:MODULE_1:b_13\
	\PWM_MOTORS:PWMUDB:MODULE_1:b_12\
	\PWM_MOTORS:PWMUDB:MODULE_1:b_11\
	\PWM_MOTORS:PWMUDB:MODULE_1:b_10\
	\PWM_MOTORS:PWMUDB:MODULE_1:b_9\
	\PWM_MOTORS:PWMUDB:MODULE_1:b_8\
	\PWM_MOTORS:PWMUDB:MODULE_1:b_7\
	\PWM_MOTORS:PWMUDB:MODULE_1:b_6\
	\PWM_MOTORS:PWMUDB:MODULE_1:b_5\
	\PWM_MOTORS:PWMUDB:MODULE_1:b_4\
	\PWM_MOTORS:PWMUDB:MODULE_1:b_3\
	\PWM_MOTORS:PWMUDB:MODULE_1:b_2\
	\PWM_MOTORS:PWMUDB:MODULE_1:b_1\
	\PWM_MOTORS:PWMUDB:MODULE_1:b_0\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_10292
	Net_10286
	Net_10285
	\PWM_MOTORS:Net_113\
	\PWM_MOTORS:Net_107\
	\PWM_MOTORS:Net_114\
	Net_297
	Net_303
	Net_304
	Net_305
	Net_306
	Net_307
	Net_308
	Net_309
	Net_322
	Net_327
	\UART_RS485:BUART:reset_sr\
	Net_10640
	\UART_RS485:BUART:rx_bitclk_pre16x\
	\UART_RS485:BUART:rx_count7_bit8_wire\
	Net_10639
	\UART_RS485:BUART:sRX:MODULE_2:g2:a0:gta_0\
	\UART_RS485:BUART:sRX:MODULE_3:g1:a0:gx:u0:albi_1\
	\UART_RS485:BUART:sRX:MODULE_3:g1:a0:gx:u0:agbi_1\
	\UART_RS485:BUART:sRX:MODULE_3:g1:a0:gx:u0:lt_0\
	\UART_RS485:BUART:sRX:MODULE_3:g1:a0:gx:u0:gt_0\
	\UART_RS485:BUART:sRX:MODULE_3:g1:a0:gx:u0:lti_0\
	\UART_RS485:BUART:sRX:MODULE_3:g1:a0:gx:u0:gti_0\
	\UART_RS485:BUART:sRX:MODULE_3:g1:a0:gx:u0:albi_0\
	\UART_RS485:BUART:sRX:MODULE_3:g1:a0:gx:u0:agbi_0\
	\UART_RS485:BUART:sRX:MODULE_3:g1:a0:xeq\
	\UART_RS485:BUART:sRX:MODULE_3:g1:a0:xlt\
	\UART_RS485:BUART:sRX:MODULE_3:g1:a0:xlte\
	\UART_RS485:BUART:sRX:MODULE_3:g1:a0:xgt\
	\UART_RS485:BUART:sRX:MODULE_3:g1:a0:xgte\
	\UART_RS485:BUART:sRX:MODULE_3:lt\
	\UART_RS485:BUART:sRX:MODULE_3:eq\
	\UART_RS485:BUART:sRX:MODULE_3:gt\
	\UART_RS485:BUART:sRX:MODULE_3:gte\
	\UART_RS485:BUART:sRX:MODULE_3:lte\
	\UART_RS485:BUART:sRX:MODULE_4:g2:a0:gta_0\
	Net_3874
	\SPI_IMU:BSPIM:mosi_after_ld\
	\SPI_IMU:BSPIM:mosi_cpha_0\
	\SPI_IMU:BSPIM:pre_mosi\
	\SPI_IMU:BSPIM:dpcounter_zero\
	\SPI_IMU:BSPIM:control_7\
	\SPI_IMU:BSPIM:control_6\
	\SPI_IMU:BSPIM:control_5\
	\SPI_IMU:BSPIM:control_4\
	\SPI_IMU:BSPIM:control_3\
	\SPI_IMU:BSPIM:control_2\
	\SPI_IMU:BSPIM:control_1\
	\SPI_IMU:BSPIM:control_0\
	\SPI_IMU:Net_294\
	Net_3027
	Net_3028
	Net_3029
	Net_3031
	Net_3032
	Net_3033
	Net_3034
	\demux_2:tmp__demux_2_5_reg\
	\demux_2:tmp__demux_2_6_reg\
	\demux_2:tmp__demux_2_7_reg\
	Net_3057
	Net_3056
	Net_3052
	\BLINK_05HZ:PWMUDB:km_run\
	\BLINK_05HZ:PWMUDB:ctrl_cmpmode2_2\
	\BLINK_05HZ:PWMUDB:ctrl_cmpmode2_1\
	\BLINK_05HZ:PWMUDB:ctrl_cmpmode2_0\
	\BLINK_05HZ:PWMUDB:ctrl_cmpmode1_2\
	\BLINK_05HZ:PWMUDB:ctrl_cmpmode1_1\
	\BLINK_05HZ:PWMUDB:ctrl_cmpmode1_0\
	\BLINK_05HZ:PWMUDB:capt_rising\
	\BLINK_05HZ:PWMUDB:capt_falling\
	\BLINK_05HZ:PWMUDB:trig_rise\
	\BLINK_05HZ:PWMUDB:trig_fall\
	\BLINK_05HZ:PWMUDB:sc_kill\
	\BLINK_05HZ:PWMUDB:min_kill\
	\BLINK_05HZ:PWMUDB:km_tc\
	\BLINK_05HZ:PWMUDB:db_tc\
	\BLINK_05HZ:PWMUDB:dith_sel\
	\BLINK_05HZ:PWMUDB:compare2\
	\BLINK_05HZ:Net_101\
	Net_8886
	Net_8887
	\BLINK_05HZ:PWMUDB:cmp2\
	\BLINK_05HZ:PWMUDB:MODULE_5:b_31\
	\BLINK_05HZ:PWMUDB:MODULE_5:b_30\
	\BLINK_05HZ:PWMUDB:MODULE_5:b_29\
	\BLINK_05HZ:PWMUDB:MODULE_5:b_28\
	\BLINK_05HZ:PWMUDB:MODULE_5:b_27\
	\BLINK_05HZ:PWMUDB:MODULE_5:b_26\
	\BLINK_05HZ:PWMUDB:MODULE_5:b_25\
	\BLINK_05HZ:PWMUDB:MODULE_5:b_24\
	\BLINK_05HZ:PWMUDB:MODULE_5:b_23\
	\BLINK_05HZ:PWMUDB:MODULE_5:b_22\
	\BLINK_05HZ:PWMUDB:MODULE_5:b_21\
	\BLINK_05HZ:PWMUDB:MODULE_5:b_20\
	\BLINK_05HZ:PWMUDB:MODULE_5:b_19\
	\BLINK_05HZ:PWMUDB:MODULE_5:b_18\
	\BLINK_05HZ:PWMUDB:MODULE_5:b_17\
	\BLINK_05HZ:PWMUDB:MODULE_5:b_16\
	\BLINK_05HZ:PWMUDB:MODULE_5:b_15\
	\BLINK_05HZ:PWMUDB:MODULE_5:b_14\
	\BLINK_05HZ:PWMUDB:MODULE_5:b_13\
	\BLINK_05HZ:PWMUDB:MODULE_5:b_12\
	\BLINK_05HZ:PWMUDB:MODULE_5:b_11\
	\BLINK_05HZ:PWMUDB:MODULE_5:b_10\
	\BLINK_05HZ:PWMUDB:MODULE_5:b_9\
	\BLINK_05HZ:PWMUDB:MODULE_5:b_8\
	\BLINK_05HZ:PWMUDB:MODULE_5:b_7\
	\BLINK_05HZ:PWMUDB:MODULE_5:b_6\
	\BLINK_05HZ:PWMUDB:MODULE_5:b_5\
	\BLINK_05HZ:PWMUDB:MODULE_5:b_4\
	\BLINK_05HZ:PWMUDB:MODULE_5:b_3\
	\BLINK_05HZ:PWMUDB:MODULE_5:b_2\
	\BLINK_05HZ:PWMUDB:MODULE_5:b_1\
	\BLINK_05HZ:PWMUDB:MODULE_5:b_0\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_31\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_30\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_29\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_28\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_27\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_26\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_25\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_24\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:b_31\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:b_30\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:b_29\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:b_28\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:b_27\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:b_26\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:b_25\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:b_24\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:b_23\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:b_22\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:b_21\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:b_20\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:b_19\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:b_18\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:b_17\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:b_16\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:b_15\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:b_14\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:b_13\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:b_12\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:b_11\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:b_10\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:b_9\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:b_8\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:b_7\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:b_6\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:b_5\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:b_4\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:b_3\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:b_2\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:b_1\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:b_0\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:s_31\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:s_30\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:s_29\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:s_28\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:s_27\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:s_26\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:s_25\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:s_24\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:s_23\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:s_22\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:s_21\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:s_20\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:s_19\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:s_18\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:s_17\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:s_16\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:s_15\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:s_14\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:s_13\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:s_12\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:s_11\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:s_10\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:s_9\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:s_8\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:s_7\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:s_6\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:s_5\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:s_4\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:s_3\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:s_2\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_31\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_30\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_29\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_28\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_27\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_26\
	\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_8888
	Net_8885
	\BLINK_05HZ:Net_113\
	\BLINK_05HZ:Net_107\
	\BLINK_05HZ:Net_114\
	Net_7337
	Net_7338
	Net_7339
	Net_7340
	Net_7341
	Net_7342
	Net_7345
	Net_7346
	Net_7347
	Net_7348
	Net_7349
	Net_7350
	\BLINK_25HZ:PWMUDB:km_run\
	\BLINK_25HZ:PWMUDB:ctrl_cmpmode2_2\
	\BLINK_25HZ:PWMUDB:ctrl_cmpmode2_1\
	\BLINK_25HZ:PWMUDB:ctrl_cmpmode2_0\
	\BLINK_25HZ:PWMUDB:ctrl_cmpmode1_2\
	\BLINK_25HZ:PWMUDB:ctrl_cmpmode1_1\
	\BLINK_25HZ:PWMUDB:ctrl_cmpmode1_0\
	\BLINK_25HZ:PWMUDB:capt_rising\
	\BLINK_25HZ:PWMUDB:capt_falling\
	\BLINK_25HZ:PWMUDB:trig_rise\
	\BLINK_25HZ:PWMUDB:trig_fall\
	\BLINK_25HZ:PWMUDB:sc_kill\
	\BLINK_25HZ:PWMUDB:min_kill\
	\BLINK_25HZ:PWMUDB:km_tc\
	\BLINK_25HZ:PWMUDB:db_tc\
	\BLINK_25HZ:PWMUDB:dith_sel\
	\BLINK_25HZ:PWMUDB:compare2\
	\BLINK_25HZ:Net_101\
	Net_8896
	Net_8897
	\BLINK_25HZ:PWMUDB:cmp2\
	\BLINK_25HZ:PWMUDB:MODULE_6:b_31\
	\BLINK_25HZ:PWMUDB:MODULE_6:b_30\
	\BLINK_25HZ:PWMUDB:MODULE_6:b_29\
	\BLINK_25HZ:PWMUDB:MODULE_6:b_28\
	\BLINK_25HZ:PWMUDB:MODULE_6:b_27\
	\BLINK_25HZ:PWMUDB:MODULE_6:b_26\
	\BLINK_25HZ:PWMUDB:MODULE_6:b_25\
	\BLINK_25HZ:PWMUDB:MODULE_6:b_24\
	\BLINK_25HZ:PWMUDB:MODULE_6:b_23\
	\BLINK_25HZ:PWMUDB:MODULE_6:b_22\
	\BLINK_25HZ:PWMUDB:MODULE_6:b_21\
	\BLINK_25HZ:PWMUDB:MODULE_6:b_20\
	\BLINK_25HZ:PWMUDB:MODULE_6:b_19\
	\BLINK_25HZ:PWMUDB:MODULE_6:b_18\
	\BLINK_25HZ:PWMUDB:MODULE_6:b_17\
	\BLINK_25HZ:PWMUDB:MODULE_6:b_16\
	\BLINK_25HZ:PWMUDB:MODULE_6:b_15\
	\BLINK_25HZ:PWMUDB:MODULE_6:b_14\
	\BLINK_25HZ:PWMUDB:MODULE_6:b_13\
	\BLINK_25HZ:PWMUDB:MODULE_6:b_12\
	\BLINK_25HZ:PWMUDB:MODULE_6:b_11\
	\BLINK_25HZ:PWMUDB:MODULE_6:b_10\
	\BLINK_25HZ:PWMUDB:MODULE_6:b_9\
	\BLINK_25HZ:PWMUDB:MODULE_6:b_8\
	\BLINK_25HZ:PWMUDB:MODULE_6:b_7\
	\BLINK_25HZ:PWMUDB:MODULE_6:b_6\
	\BLINK_25HZ:PWMUDB:MODULE_6:b_5\
	\BLINK_25HZ:PWMUDB:MODULE_6:b_4\
	\BLINK_25HZ:PWMUDB:MODULE_6:b_3\
	\BLINK_25HZ:PWMUDB:MODULE_6:b_2\
	\BLINK_25HZ:PWMUDB:MODULE_6:b_1\
	\BLINK_25HZ:PWMUDB:MODULE_6:b_0\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_31\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_30\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_29\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_28\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_27\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_26\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_25\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_24\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:b_31\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:b_30\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:b_29\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:b_28\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:b_27\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:b_26\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:b_25\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:b_24\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:b_23\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:b_22\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:b_21\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:b_20\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:b_19\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:b_18\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:b_17\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:b_16\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:b_15\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:b_14\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:b_13\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:b_12\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:b_11\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:b_10\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:b_9\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:b_8\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:b_7\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:b_6\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:b_5\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:b_4\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:b_3\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:b_2\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:b_1\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:b_0\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:s_31\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:s_30\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:s_29\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:s_28\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:s_27\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:s_26\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:s_25\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:s_24\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:s_23\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:s_22\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:s_21\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:s_20\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:s_19\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:s_18\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:s_17\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:s_16\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:s_15\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:s_14\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:s_13\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:s_12\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:s_11\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:s_10\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:s_9\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:s_8\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:s_7\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:s_6\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:s_5\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:s_4\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:s_3\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:s_2\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_31\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_30\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_29\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_28\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_27\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_26\
	\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_8898
	Net_8895
	\BLINK_25HZ:Net_113\
	\BLINK_25HZ:Net_107\
	\BLINK_25HZ:Net_114\
	Net_10322
	Net_2792
	Net_2793
	Net_2794
	Net_2795
	Net_2796
	Net_2797
	Net_7157
	\COUNTER_ENC:Net_82\
	\COUNTER_ENC:Net_95\
	\COUNTER_ENC:Net_91\
	\COUNTER_ENC:Net_102\
	\COUNTER_ENC:CounterUDB:ctrl_cmod_2\
	\COUNTER_ENC:CounterUDB:ctrl_cmod_1\
	\COUNTER_ENC:CounterUDB:ctrl_cmod_0\
	\SHIFTREG_ENC_3:Net_1\
	\SHIFTREG_ENC_3:Net_2\
	\SHIFTREG_ENC_3:bSR:ctrl_f0_full\
	\SHIFTREG_ENC_2:Net_1\
	\SHIFTREG_ENC_2:Net_2\
	\SHIFTREG_ENC_2:bSR:ctrl_f0_full\
	\SHIFTREG_ENC_1:Net_1\
	\SHIFTREG_ENC_1:Net_2\
	\SHIFTREG_ENC_1:bSR:ctrl_f0_full\
	Net_7172
	Net_7174
	Net_7175
	Net_7176
	Net_7177
	Net_7178
	Net_7179
	Net_7180
	Net_7970
	Net_7971
	Net_7972
	Net_7974
	Net_7975
	Net_7976
	Net_7977
	Net_8135
	Net_8136
	Net_8137
	Net_8139
	Net_8140
	Net_8141
	Net_8142
	Net_10184
	Net_10185
	Net_10186
	Net_10187
	Net_10188
	Net_10189
	Net_10323
	Net_10324
	Net_10325
	Net_10327
	Net_10328
	Net_10329
	Net_10330
	Net_10745

    Synthesized names
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_2\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_5_31\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_5_30\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_5_29\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_5_28\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_5_27\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_5_26\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_5_25\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_5_24\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_5_23\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_5_22\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_5_21\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_5_20\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_5_19\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_5_18\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_5_17\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_5_16\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_5_15\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_5_14\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_5_13\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_5_12\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_5_11\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_5_10\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_5_9\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_5_8\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_5_7\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_5_6\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_5_5\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_5_4\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_5_3\
	\BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_5_2\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_6_31\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_6_30\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_6_29\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_6_28\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_6_27\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_6_26\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_6_25\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_6_24\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_6_23\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_6_22\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_6_21\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_6_20\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_6_19\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_6_18\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_6_17\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_6_16\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_6_15\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_6_14\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_6_13\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_6_12\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_6_11\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_6_10\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_6_9\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_6_8\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_6_7\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_6_6\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_6_5\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_6_4\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_6_3\
	\BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_6_2\

Deleted 573 User equations/components.
Deleted 90 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \Chip_Select_IMU_1:rst\ to \Chip_Select_IMU_1:clk\
Aliasing zero to \Chip_Select_IMU_1:clk\
Aliasing one to tmpOE__MISO_1_net_0
Aliasing \SPI_IMU_1:BSPIM:pol_supprt\ to tmpOE__MISO_1_net_0
Aliasing \SPI_IMU_1:BSPIM:tx_status_6\ to \Chip_Select_IMU_1:clk\
Aliasing \SPI_IMU_1:BSPIM:tx_status_5\ to \Chip_Select_IMU_1:clk\
Aliasing \SPI_IMU_1:BSPIM:rx_status_3\ to \Chip_Select_IMU_1:clk\
Aliasing \SPI_IMU_1:BSPIM:rx_status_2\ to \Chip_Select_IMU_1:clk\
Aliasing \SPI_IMU_1:BSPIM:rx_status_1\ to \Chip_Select_IMU_1:clk\
Aliasing \SPI_IMU_1:BSPIM:rx_status_0\ to \Chip_Select_IMU_1:clk\
Aliasing \SPI_IMU_1:Net_289\ to \Chip_Select_IMU_1:clk\
Aliasing tmpOE__CS4_net_0 to tmpOE__MISO_1_net_0
Aliasing tmpOE__CS5_net_0 to tmpOE__MISO_1_net_0
Aliasing tmpOE__MOSI_net_0 to tmpOE__MISO_1_net_0
Aliasing tmpOE__SCLK_net_0 to tmpOE__MISO_1_net_0
Aliasing \Chip_Select_IMU:clk\ to \Chip_Select_IMU_1:clk\
Aliasing \Chip_Select_IMU:rst\ to \Chip_Select_IMU_1:clk\
Aliasing \MOTOR_DIR_1:clk\ to \Chip_Select_IMU_1:clk\
Aliasing \MOTOR_DIR_1:rst\ to \Chip_Select_IMU_1:clk\
Aliasing tmpOE__MOTOR_1B_net_0 to tmpOE__MISO_1_net_0
Aliasing tmpOE__FTDI_ENABLE_net_0 to tmpOE__MISO_1_net_0
Aliasing tmpOE__RS485_CTS_net_0 to tmpOE__MISO_1_net_0
Aliasing Net_9919 to \Chip_Select_IMU_1:clk\
Aliasing \PWM_MOTORS:PWMUDB:hwCapture\ to \Chip_Select_IMU_1:clk\
Aliasing \PWM_MOTORS:PWMUDB:trig_out\ to tmpOE__MISO_1_net_0
Aliasing \PWM_MOTORS:PWMUDB:runmode_enable\\S\ to \Chip_Select_IMU_1:clk\
Aliasing \PWM_MOTORS:PWMUDB:ltch_kill_reg\\R\ to \PWM_MOTORS:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOTORS:PWMUDB:ltch_kill_reg\\S\ to \Chip_Select_IMU_1:clk\
Aliasing \PWM_MOTORS:PWMUDB:min_kill_reg\\R\ to \PWM_MOTORS:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOTORS:PWMUDB:min_kill_reg\\S\ to \Chip_Select_IMU_1:clk\
Aliasing \PWM_MOTORS:PWMUDB:final_kill\ to tmpOE__MISO_1_net_0
Aliasing \PWM_MOTORS:PWMUDB:dith_count_1\\R\ to \PWM_MOTORS:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOTORS:PWMUDB:dith_count_1\\S\ to \Chip_Select_IMU_1:clk\
Aliasing \PWM_MOTORS:PWMUDB:dith_count_0\\R\ to \PWM_MOTORS:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOTORS:PWMUDB:dith_count_0\\S\ to \Chip_Select_IMU_1:clk\
Aliasing \PWM_MOTORS:PWMUDB:cs_addr_0\ to \PWM_MOTORS:PWMUDB:runmode_enable\\R\
Aliasing \PWM_MOTORS:PWMUDB:pwm_temp\ to \Chip_Select_IMU_1:clk\
Aliasing \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_23\ to \Chip_Select_IMU_1:clk\
Aliasing \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_22\ to \Chip_Select_IMU_1:clk\
Aliasing \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_21\ to \Chip_Select_IMU_1:clk\
Aliasing \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_20\ to \Chip_Select_IMU_1:clk\
Aliasing \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_19\ to \Chip_Select_IMU_1:clk\
Aliasing \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_18\ to \Chip_Select_IMU_1:clk\
Aliasing \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_17\ to \Chip_Select_IMU_1:clk\
Aliasing \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_16\ to \Chip_Select_IMU_1:clk\
Aliasing \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_15\ to \Chip_Select_IMU_1:clk\
Aliasing \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_14\ to \Chip_Select_IMU_1:clk\
Aliasing \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_13\ to \Chip_Select_IMU_1:clk\
Aliasing \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_12\ to \Chip_Select_IMU_1:clk\
Aliasing \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_11\ to \Chip_Select_IMU_1:clk\
Aliasing \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_10\ to \Chip_Select_IMU_1:clk\
Aliasing \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_9\ to \Chip_Select_IMU_1:clk\
Aliasing \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_8\ to \Chip_Select_IMU_1:clk\
Aliasing \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_7\ to \Chip_Select_IMU_1:clk\
Aliasing \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_6\ to \Chip_Select_IMU_1:clk\
Aliasing \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_5\ to \Chip_Select_IMU_1:clk\
Aliasing \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_4\ to \Chip_Select_IMU_1:clk\
Aliasing \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_3\ to \Chip_Select_IMU_1:clk\
Aliasing \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_2\ to \Chip_Select_IMU_1:clk\
Aliasing \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__MISO_1_net_0
Aliasing tmpOE__CS3_net_0 to tmpOE__MISO_1_net_0
Aliasing tmpOE__MOTOR_1A_net_0 to tmpOE__MISO_1_net_0
Aliasing \PACER_TIMER:Net_260\ to \Chip_Select_IMU_1:clk\
Aliasing Net_3249 to \Chip_Select_IMU_1:clk\
Aliasing \PACER_TIMER:Net_102\ to tmpOE__MISO_1_net_0
Aliasing \RESET_FF:clk\ to \Chip_Select_IMU_1:clk\
Aliasing \RESET_FF:rst\ to \Chip_Select_IMU_1:clk\
Aliasing \FF_STATUS:status_1\ to \Chip_Select_IMU_1:clk\
Aliasing \FF_STATUS:status_2\ to \Chip_Select_IMU_1:clk\
Aliasing \FF_STATUS:status_3\ to \Chip_Select_IMU_1:clk\
Aliasing \FF_STATUS:status_4\ to \Chip_Select_IMU_1:clk\
Aliasing \FF_STATUS:status_5\ to \Chip_Select_IMU_1:clk\
Aliasing \FF_STATUS:status_6\ to \Chip_Select_IMU_1:clk\
Aliasing \FF_STATUS:status_7\ to \Chip_Select_IMU_1:clk\
Aliasing \MY_TIMER:Net_260\ to \Chip_Select_IMU_1:clk\
Aliasing \MY_TIMER:Net_102\ to tmpOE__MISO_1_net_0
Aliasing Net_332 to \Chip_Select_IMU_1:clk\
Aliasing \UART_RS485:BUART:tx_hd_send_break\ to \Chip_Select_IMU_1:clk\
Aliasing \UART_RS485:BUART:HalfDuplexSend\ to \Chip_Select_IMU_1:clk\
Aliasing \UART_RS485:BUART:FinalParityType_1\ to \Chip_Select_IMU_1:clk\
Aliasing \UART_RS485:BUART:FinalParityType_0\ to \Chip_Select_IMU_1:clk\
Aliasing \UART_RS485:BUART:FinalAddrMode_2\ to \Chip_Select_IMU_1:clk\
Aliasing \UART_RS485:BUART:FinalAddrMode_1\ to \Chip_Select_IMU_1:clk\
Aliasing \UART_RS485:BUART:FinalAddrMode_0\ to \Chip_Select_IMU_1:clk\
Aliasing \UART_RS485:BUART:tx_ctrl_mark\ to \Chip_Select_IMU_1:clk\
Aliasing \UART_RS485:BUART:tx_status_6\ to \Chip_Select_IMU_1:clk\
Aliasing \UART_RS485:BUART:tx_status_5\ to \Chip_Select_IMU_1:clk\
Aliasing \UART_RS485:BUART:tx_status_4\ to \Chip_Select_IMU_1:clk\
Aliasing \UART_RS485:BUART:sRX:MODULE_2:g2:a0:newa_6\ to \Chip_Select_IMU_1:clk\
Aliasing \UART_RS485:BUART:sRX:MODULE_2:g2:a0:newa_5\ to \Chip_Select_IMU_1:clk\
Aliasing \UART_RS485:BUART:sRX:MODULE_2:g2:a0:newa_4\ to \Chip_Select_IMU_1:clk\
Aliasing \UART_RS485:BUART:sRX:MODULE_2:g2:a0:newb_6\ to \Chip_Select_IMU_1:clk\
Aliasing \UART_RS485:BUART:sRX:MODULE_2:g2:a0:newb_5\ to \Chip_Select_IMU_1:clk\
Aliasing \UART_RS485:BUART:sRX:MODULE_2:g2:a0:newb_4\ to \Chip_Select_IMU_1:clk\
Aliasing \UART_RS485:BUART:sRX:MODULE_2:g2:a0:newb_3\ to \Chip_Select_IMU_1:clk\
Aliasing \UART_RS485:BUART:sRX:MODULE_2:g2:a0:newb_2\ to tmpOE__MISO_1_net_0
Aliasing \UART_RS485:BUART:sRX:MODULE_2:g2:a0:newb_1\ to \Chip_Select_IMU_1:clk\
Aliasing \UART_RS485:BUART:sRX:MODULE_2:g2:a0:newb_0\ to tmpOE__MISO_1_net_0
Aliasing \UART_RS485:BUART:sRX:MODULE_3:g1:a0:gx:u0:aeqb_0\ to tmpOE__MISO_1_net_0
Aliasing \UART_RS485:BUART:sRX:MODULE_4:g2:a0:newa_6\ to \Chip_Select_IMU_1:clk\
Aliasing \UART_RS485:BUART:sRX:MODULE_4:g2:a0:newa_5\ to \Chip_Select_IMU_1:clk\
Aliasing \UART_RS485:BUART:sRX:MODULE_4:g2:a0:newa_4\ to \Chip_Select_IMU_1:clk\
Aliasing \UART_RS485:BUART:sRX:MODIN3_6\ to \UART_RS485:BUART:sRX:MODIN2_6\
Aliasing \UART_RS485:BUART:sRX:MODIN3_5\ to \UART_RS485:BUART:sRX:MODIN2_5\
Aliasing \UART_RS485:BUART:sRX:MODIN3_4\ to \UART_RS485:BUART:sRX:MODIN2_4\
Aliasing \UART_RS485:BUART:sRX:MODIN3_3\ to \UART_RS485:BUART:sRX:MODIN2_3\
Aliasing \UART_RS485:BUART:sRX:MODULE_4:g2:a0:newb_6\ to \Chip_Select_IMU_1:clk\
Aliasing \UART_RS485:BUART:sRX:MODULE_4:g2:a0:newb_5\ to \Chip_Select_IMU_1:clk\
Aliasing \UART_RS485:BUART:sRX:MODULE_4:g2:a0:newb_4\ to \Chip_Select_IMU_1:clk\
Aliasing \UART_RS485:BUART:sRX:MODULE_4:g2:a0:newb_3\ to \Chip_Select_IMU_1:clk\
Aliasing \UART_RS485:BUART:sRX:MODULE_4:g2:a0:newb_2\ to \Chip_Select_IMU_1:clk\
Aliasing \UART_RS485:BUART:sRX:MODULE_4:g2:a0:newb_1\ to \Chip_Select_IMU_1:clk\
Aliasing \UART_RS485:BUART:sRX:MODULE_4:g2:a0:newb_0\ to tmpOE__MISO_1_net_0
Aliasing tmpOE__RS485_RX_net_0 to tmpOE__MISO_1_net_0
Aliasing tmpOE__RS485_TX_net_0 to tmpOE__MISO_1_net_0
Aliasing tmpOE__RS_485_EN_net_0 to tmpOE__MISO_1_net_0
Aliasing \CYCLES_TIMER:Net_260\ to \Chip_Select_IMU_1:clk\
Aliasing Net_3872 to \Chip_Select_IMU_1:clk\
Aliasing \CYCLES_TIMER:Net_102\ to tmpOE__MISO_1_net_0
Aliasing tmpOE__CS_on_board_IMU_net_0 to tmpOE__MISO_1_net_0
Aliasing tmpOE__MISO_net_0 to tmpOE__MISO_1_net_0
Aliasing \SPI_IMU:BSPIM:pol_supprt\ to tmpOE__MISO_1_net_0
Aliasing \SPI_IMU:BSPIM:tx_status_6\ to \Chip_Select_IMU_1:clk\
Aliasing \SPI_IMU:BSPIM:tx_status_5\ to \Chip_Select_IMU_1:clk\
Aliasing \SPI_IMU:BSPIM:rx_status_3\ to \Chip_Select_IMU_1:clk\
Aliasing \SPI_IMU:BSPIM:rx_status_2\ to \Chip_Select_IMU_1:clk\
Aliasing \SPI_IMU:BSPIM:rx_status_1\ to \Chip_Select_IMU_1:clk\
Aliasing \SPI_IMU:BSPIM:rx_status_0\ to \Chip_Select_IMU_1:clk\
Aliasing \SPI_IMU:Net_289\ to \Chip_Select_IMU_1:clk\
Aliasing tmpOE__CS1_net_0 to tmpOE__MISO_1_net_0
Aliasing \MOTOR_DIR_2:clk\ to \Chip_Select_IMU_1:clk\
Aliasing \MOTOR_DIR_2:rst\ to \Chip_Select_IMU_1:clk\
Aliasing tmpOE__CS0_net_0 to tmpOE__MISO_1_net_0
Aliasing tmpOE__LED_RED_net_0 to tmpOE__MISO_1_net_0
Aliasing \BLINK_05HZ:PWMUDB:hwCapture\ to \Chip_Select_IMU_1:clk\
Aliasing \BLINK_05HZ:PWMUDB:trig_out\ to tmpOE__MISO_1_net_0
Aliasing Net_7326 to \Chip_Select_IMU_1:clk\
Aliasing \BLINK_05HZ:PWMUDB:runmode_enable\\S\ to \Chip_Select_IMU_1:clk\
Aliasing \BLINK_05HZ:PWMUDB:ltch_kill_reg\\R\ to \BLINK_05HZ:PWMUDB:runmode_enable\\R\
Aliasing \BLINK_05HZ:PWMUDB:ltch_kill_reg\\S\ to \Chip_Select_IMU_1:clk\
Aliasing \BLINK_05HZ:PWMUDB:min_kill_reg\\R\ to \BLINK_05HZ:PWMUDB:runmode_enable\\R\
Aliasing \BLINK_05HZ:PWMUDB:min_kill_reg\\S\ to \Chip_Select_IMU_1:clk\
Aliasing \BLINK_05HZ:PWMUDB:final_kill\ to tmpOE__MISO_1_net_0
Aliasing \BLINK_05HZ:PWMUDB:dith_count_1\\R\ to \BLINK_05HZ:PWMUDB:runmode_enable\\R\
Aliasing \BLINK_05HZ:PWMUDB:dith_count_1\\S\ to \Chip_Select_IMU_1:clk\
Aliasing \BLINK_05HZ:PWMUDB:dith_count_0\\R\ to \BLINK_05HZ:PWMUDB:runmode_enable\\R\
Aliasing \BLINK_05HZ:PWMUDB:dith_count_0\\S\ to \Chip_Select_IMU_1:clk\
Aliasing \BLINK_05HZ:PWMUDB:cs_addr_0\ to \BLINK_05HZ:PWMUDB:runmode_enable\\R\
Aliasing \BLINK_05HZ:PWMUDB:pwm1_i\ to \Chip_Select_IMU_1:clk\
Aliasing \BLINK_05HZ:PWMUDB:pwm2_i\ to \Chip_Select_IMU_1:clk\
Aliasing \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_23\ to \Chip_Select_IMU_1:clk\
Aliasing \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_22\ to \Chip_Select_IMU_1:clk\
Aliasing \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_21\ to \Chip_Select_IMU_1:clk\
Aliasing \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_20\ to \Chip_Select_IMU_1:clk\
Aliasing \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_19\ to \Chip_Select_IMU_1:clk\
Aliasing \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_18\ to \Chip_Select_IMU_1:clk\
Aliasing \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_17\ to \Chip_Select_IMU_1:clk\
Aliasing \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_16\ to \Chip_Select_IMU_1:clk\
Aliasing \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_15\ to \Chip_Select_IMU_1:clk\
Aliasing \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_14\ to \Chip_Select_IMU_1:clk\
Aliasing \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_13\ to \Chip_Select_IMU_1:clk\
Aliasing \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_12\ to \Chip_Select_IMU_1:clk\
Aliasing \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_11\ to \Chip_Select_IMU_1:clk\
Aliasing \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_10\ to \Chip_Select_IMU_1:clk\
Aliasing \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_9\ to \Chip_Select_IMU_1:clk\
Aliasing \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_8\ to \Chip_Select_IMU_1:clk\
Aliasing \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_7\ to \Chip_Select_IMU_1:clk\
Aliasing \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_6\ to \Chip_Select_IMU_1:clk\
Aliasing \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_5\ to \Chip_Select_IMU_1:clk\
Aliasing \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_4\ to \Chip_Select_IMU_1:clk\
Aliasing \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_3\ to \Chip_Select_IMU_1:clk\
Aliasing \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_2\ to \Chip_Select_IMU_1:clk\
Aliasing \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__MISO_1_net_0
Aliasing \LED_CTRL:clk\ to \Chip_Select_IMU_1:clk\
Aliasing \LED_CTRL:rst\ to \Chip_Select_IMU_1:clk\
Aliasing \BLINK_CTRL_EN:clk\ to \Chip_Select_IMU_1:clk\
Aliasing \BLINK_CTRL_EN:rst\ to \Chip_Select_IMU_1:clk\
Aliasing tmpOE__LED_GREEN_net_0 to tmpOE__MISO_1_net_0
Aliasing \BLINK_25HZ:PWMUDB:hwCapture\ to \Chip_Select_IMU_1:clk\
Aliasing \BLINK_25HZ:PWMUDB:trig_out\ to tmpOE__MISO_1_net_0
Aliasing Net_7185 to \Chip_Select_IMU_1:clk\
Aliasing \BLINK_25HZ:PWMUDB:runmode_enable\\S\ to \Chip_Select_IMU_1:clk\
Aliasing \BLINK_25HZ:PWMUDB:ltch_kill_reg\\R\ to \BLINK_25HZ:PWMUDB:runmode_enable\\R\
Aliasing \BLINK_25HZ:PWMUDB:ltch_kill_reg\\S\ to \Chip_Select_IMU_1:clk\
Aliasing \BLINK_25HZ:PWMUDB:min_kill_reg\\R\ to \BLINK_25HZ:PWMUDB:runmode_enable\\R\
Aliasing \BLINK_25HZ:PWMUDB:min_kill_reg\\S\ to \Chip_Select_IMU_1:clk\
Aliasing \BLINK_25HZ:PWMUDB:final_kill\ to tmpOE__MISO_1_net_0
Aliasing \BLINK_25HZ:PWMUDB:dith_count_1\\R\ to \BLINK_25HZ:PWMUDB:runmode_enable\\R\
Aliasing \BLINK_25HZ:PWMUDB:dith_count_1\\S\ to \Chip_Select_IMU_1:clk\
Aliasing \BLINK_25HZ:PWMUDB:dith_count_0\\R\ to \BLINK_25HZ:PWMUDB:runmode_enable\\R\
Aliasing \BLINK_25HZ:PWMUDB:dith_count_0\\S\ to \Chip_Select_IMU_1:clk\
Aliasing \BLINK_25HZ:PWMUDB:cs_addr_0\ to \BLINK_25HZ:PWMUDB:runmode_enable\\R\
Aliasing \BLINK_25HZ:PWMUDB:pwm1_i\ to \Chip_Select_IMU_1:clk\
Aliasing \BLINK_25HZ:PWMUDB:pwm2_i\ to \Chip_Select_IMU_1:clk\
Aliasing \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_23\ to \Chip_Select_IMU_1:clk\
Aliasing \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_22\ to \Chip_Select_IMU_1:clk\
Aliasing \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_21\ to \Chip_Select_IMU_1:clk\
Aliasing \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_20\ to \Chip_Select_IMU_1:clk\
Aliasing \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_19\ to \Chip_Select_IMU_1:clk\
Aliasing \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_18\ to \Chip_Select_IMU_1:clk\
Aliasing \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_17\ to \Chip_Select_IMU_1:clk\
Aliasing \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_16\ to \Chip_Select_IMU_1:clk\
Aliasing \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_15\ to \Chip_Select_IMU_1:clk\
Aliasing \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_14\ to \Chip_Select_IMU_1:clk\
Aliasing \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_13\ to \Chip_Select_IMU_1:clk\
Aliasing \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_12\ to \Chip_Select_IMU_1:clk\
Aliasing \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_11\ to \Chip_Select_IMU_1:clk\
Aliasing \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_10\ to \Chip_Select_IMU_1:clk\
Aliasing \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_9\ to \Chip_Select_IMU_1:clk\
Aliasing \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_8\ to \Chip_Select_IMU_1:clk\
Aliasing \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_7\ to \Chip_Select_IMU_1:clk\
Aliasing \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_6\ to \Chip_Select_IMU_1:clk\
Aliasing \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_5\ to \Chip_Select_IMU_1:clk\
Aliasing \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_4\ to \Chip_Select_IMU_1:clk\
Aliasing \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_3\ to \Chip_Select_IMU_1:clk\
Aliasing \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_2\ to \Chip_Select_IMU_1:clk\
Aliasing \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__MISO_1_net_0
Aliasing tmpOE__CS2_net_0 to tmpOE__MISO_1_net_0
Aliasing tmpOE__MOTOR_2A_net_0 to tmpOE__MISO_1_net_0
Aliasing tmpOE__MOTOR_2B_net_0 to tmpOE__MISO_1_net_0
Aliasing tmpOE__MOTOR_EN_1_net_0 to tmpOE__MISO_1_net_0
Aliasing \MOTOR_ON_OFF_1:clk\ to \Chip_Select_IMU_1:clk\
Aliasing \MOTOR_ON_OFF_1:rst\ to \Chip_Select_IMU_1:clk\
Aliasing tmpOE__MOTOR_EN_2_net_0 to tmpOE__MISO_1_net_0
Aliasing tmpOE__CS_ENCODER1_net_0 to tmpOE__MISO_1_net_0
Aliasing \COUNTER_ENC:Net_89\ to tmpOE__MISO_1_net_0
Aliasing \COUNTER_ENC:CounterUDB:ctrl_capmode_1\ to \Chip_Select_IMU_1:clk\
Aliasing \COUNTER_ENC:CounterUDB:ctrl_capmode_0\ to \Chip_Select_IMU_1:clk\
Aliasing \COUNTER_ENC:CounterUDB:capt_rising\ to \Chip_Select_IMU_1:clk\
Aliasing \COUNTER_ENC:CounterUDB:tc_i\ to \COUNTER_ENC:CounterUDB:reload_tc\
Aliasing Net_3492 to \Chip_Select_IMU_1:clk\
Aliasing \SHIFTREG_ENC_3:bSR:final_load\ to \Chip_Select_IMU_1:clk\
Aliasing Net_1317 to Net_3419
Aliasing Net_8906 to \Chip_Select_IMU_1:clk\
Aliasing \SHIFTREG_ENC_2:bSR:final_load\ to \Chip_Select_IMU_1:clk\
Aliasing \SHIFTREG_ENC_2:bSR:status_1\ to \SHIFTREG_ENC_3:bSR:status_1\
Aliasing tmpOE__CLK_ENCODER_net_0 to tmpOE__MISO_1_net_0
Aliasing tmpOE__MISO_ENCODER_net_0 to tmpOE__MISO_1_net_0
Aliasing tmpOE__CS_ENCODER0_net_0 to tmpOE__MISO_1_net_0
Aliasing Net_8905 to \Chip_Select_IMU_1:clk\
Aliasing \SHIFTREG_ENC_1:bSR:final_load\ to \Chip_Select_IMU_1:clk\
Aliasing \SHIFTREG_ENC_1:bSR:status_1\ to \SHIFTREG_ENC_3:bSR:status_1\
Aliasing \RESET_COUNTERS:clk\ to \Chip_Select_IMU_1:clk\
Aliasing \RESET_COUNTERS:rst\ to \Chip_Select_IMU_1:clk\
Aliasing \Chip_Select_ENCODER_LINE:clk\ to \Chip_Select_IMU_1:clk\
Aliasing \Chip_Select_ENCODER_LINE:rst\ to \Chip_Select_IMU_1:clk\
Aliasing \MY_TIMER_REG:clk\ to \Chip_Select_IMU_1:clk\
Aliasing \MY_TIMER_REG:rst\ to \Chip_Select_IMU_1:clk\
Aliasing \MOTOR_DRIVER_TYPE:clk\ to \Chip_Select_IMU_1:clk\
Aliasing \MOTOR_DRIVER_TYPE:rst\ to \Chip_Select_IMU_1:clk\
Aliasing \MOTOR_ON_OFF_2:clk\ to \Chip_Select_IMU_1:clk\
Aliasing \MOTOR_ON_OFF_2:rst\ to \Chip_Select_IMU_1:clk\
Aliasing tmpOE__SCLK_1_net_0 to tmpOE__MISO_1_net_0
Aliasing tmpOE__MOSI_1_net_0 to tmpOE__MISO_1_net_0
Aliasing \SPI_IMU_1:BSPIM:dpcounter_one_reg\\D\ to \SPI_IMU_1:BSPIM:tx_status_3\
Aliasing \PWM_MOTORS:PWMUDB:min_kill_reg\\D\ to tmpOE__MISO_1_net_0
Aliasing \PWM_MOTORS:PWMUDB:prevCapture\\D\ to \Chip_Select_IMU_1:clk\
Aliasing \PWM_MOTORS:PWMUDB:trig_last\\D\ to \Chip_Select_IMU_1:clk\
Aliasing \PWM_MOTORS:PWMUDB:ltch_kill_reg\\D\ to tmpOE__MISO_1_net_0
Aliasing \SPI_IMU:BSPIM:dpcounter_one_reg\\D\ to \SPI_IMU:BSPIM:tx_status_3\
Aliasing \BLINK_05HZ:PWMUDB:min_kill_reg\\D\ to tmpOE__MISO_1_net_0
Aliasing \BLINK_05HZ:PWMUDB:prevCapture\\D\ to \Chip_Select_IMU_1:clk\
Aliasing \BLINK_05HZ:PWMUDB:trig_last\\D\ to \Chip_Select_IMU_1:clk\
Aliasing \BLINK_05HZ:PWMUDB:ltch_kill_reg\\D\ to tmpOE__MISO_1_net_0
Aliasing \BLINK_25HZ:PWMUDB:min_kill_reg\\D\ to tmpOE__MISO_1_net_0
Aliasing \BLINK_25HZ:PWMUDB:prevCapture\\D\ to \Chip_Select_IMU_1:clk\
Aliasing \BLINK_25HZ:PWMUDB:trig_last\\D\ to \Chip_Select_IMU_1:clk\
Aliasing \BLINK_25HZ:PWMUDB:ltch_kill_reg\\D\ to tmpOE__MISO_1_net_0
Aliasing \COUNTER_ENC:CounterUDB:prevCapture\\D\ to \Chip_Select_IMU_1:clk\
Aliasing \COUNTER_ENC:CounterUDB:cmp_out_reg_i\\D\ to \COUNTER_ENC:CounterUDB:prevCompare\\D\
Aliasing \SHIFTREG_ENC_3:bSR:load_reg\\D\ to \Chip_Select_IMU_1:clk\
Aliasing \SHIFTREG_ENC_2:bSR:load_reg\\D\ to \Chip_Select_IMU_1:clk\
Aliasing \SHIFTREG_ENC_1:bSR:load_reg\\D\ to \Chip_Select_IMU_1:clk\
Removing Lhs of wire \Chip_Select_IMU_1:rst\[1] = \Chip_Select_IMU_1:clk\[0]
Removing Rhs of wire Net_10689_1[14] = \Chip_Select_IMU_1:control_out_1\[15]
Removing Rhs of wire Net_10689_1[14] = \Chip_Select_IMU_1:control_1\[25]
Removing Rhs of wire Net_10689_0[16] = \Chip_Select_IMU_1:control_out_0\[17]
Removing Rhs of wire Net_10689_0[16] = \Chip_Select_IMU_1:control_0\[26]
Removing Rhs of wire zero[29] = \Chip_Select_IMU_1:clk\[0]
Removing Lhs of wire one[33] = tmpOE__MISO_1_net_0[28]
Removing Rhs of wire \SPI_IMU_1:Net_276\[35] = \SPI_IMU_1:Net_288\[36]
Removing Rhs of wire \SPI_IMU_1:BSPIM:load_rx_data\[40] = \SPI_IMU_1:BSPIM:dpcounter_one_reg\[41]
Removing Lhs of wire \SPI_IMU_1:BSPIM:pol_supprt\[42] = tmpOE__MISO_1_net_0[28]
Removing Lhs of wire \SPI_IMU_1:BSPIM:miso_to_dp\[43] = \SPI_IMU_1:Net_244\[44]
Removing Lhs of wire \SPI_IMU_1:Net_244\[44] = Net_10734[30]
Removing Rhs of wire Net_10806[48] = \SPI_IMU_1:BSPIM:mosi_fin\[49]
Removing Rhs of wire Net_10806[48] = \SPI_IMU_1:BSPIM:mosi_cpha_1\[50]
Removing Rhs of wire \SPI_IMU_1:BSPIM:tx_status_1\[71] = \SPI_IMU_1:BSPIM:dpMOSI_fifo_empty\[72]
Removing Rhs of wire \SPI_IMU_1:BSPIM:tx_status_2\[73] = \SPI_IMU_1:BSPIM:dpMOSI_fifo_not_full\[74]
Removing Lhs of wire \SPI_IMU_1:BSPIM:tx_status_3\[75] = \SPI_IMU_1:BSPIM:dpcounter_one\[67]
Removing Rhs of wire \SPI_IMU_1:BSPIM:rx_status_4\[77] = \SPI_IMU_1:BSPIM:dpMISO_fifo_full\[78]
Removing Rhs of wire \SPI_IMU_1:BSPIM:rx_status_5\[79] = \SPI_IMU_1:BSPIM:dpMISO_fifo_not_empty\[80]
Removing Lhs of wire \SPI_IMU_1:BSPIM:tx_status_6\[82] = zero[29]
Removing Lhs of wire \SPI_IMU_1:BSPIM:tx_status_5\[83] = zero[29]
Removing Lhs of wire \SPI_IMU_1:BSPIM:rx_status_3\[84] = zero[29]
Removing Lhs of wire \SPI_IMU_1:BSPIM:rx_status_2\[85] = zero[29]
Removing Lhs of wire \SPI_IMU_1:BSPIM:rx_status_1\[86] = zero[29]
Removing Lhs of wire \SPI_IMU_1:BSPIM:rx_status_0\[87] = zero[29]
Removing Lhs of wire \SPI_IMU_1:Net_273\[97] = zero[29]
Removing Lhs of wire \SPI_IMU_1:Net_289\[138] = zero[29]
Removing Rhs of wire Net_10717[144] = \demux_3:tmp__demux_3_0_reg\[139]
Removing Rhs of wire Net_10718[145] = \demux_3:tmp__demux_3_1_reg\[141]
Removing Lhs of wire tmpOE__CS4_net_0[149] = tmpOE__MISO_1_net_0[28]
Removing Lhs of wire tmpOE__CS5_net_0[156] = tmpOE__MISO_1_net_0[28]
Removing Lhs of wire tmpOE__MOSI_net_0[164] = tmpOE__MISO_1_net_0[28]
Removing Rhs of wire Net_1458[165] = \SPI_IMU:BSPIM:mosi_fin\[1038]
Removing Rhs of wire Net_1458[165] = \SPI_IMU:BSPIM:mosi_cpha_1\[1039]
Removing Lhs of wire tmpOE__SCLK_net_0[171] = tmpOE__MISO_1_net_0[28]
Removing Lhs of wire \Chip_Select_IMU:clk\[177] = zero[29]
Removing Lhs of wire \Chip_Select_IMU:rst\[178] = zero[29]
Removing Rhs of wire Net_3063_2[189] = \Chip_Select_IMU:control_out_2\[190]
Removing Rhs of wire Net_3063_2[189] = \Chip_Select_IMU:control_2\[201]
Removing Rhs of wire Net_3063_1[191] = \Chip_Select_IMU:control_out_1\[192]
Removing Rhs of wire Net_3063_1[191] = \Chip_Select_IMU:control_1\[202]
Removing Rhs of wire Net_3063_0[193] = \Chip_Select_IMU:control_out_0\[194]
Removing Rhs of wire Net_3063_0[193] = \Chip_Select_IMU:control_0\[203]
Removing Rhs of wire Net_2982[205] = \MOTOR_DIR_1:control_out_0\[211]
Removing Rhs of wire Net_2982[205] = \MOTOR_DIR_1:control_0\[234]
Removing Rhs of wire Net_9969[207] = \PWM_MOTORS:PWMUDB:pwm1_i_reg\[399]
Removing Lhs of wire \MOTOR_DIR_1:clk\[209] = zero[29]
Removing Lhs of wire \MOTOR_DIR_1:rst\[210] = zero[29]
Removing Lhs of wire tmpOE__MOTOR_1B_net_0[236] = tmpOE__MISO_1_net_0[28]
Removing Rhs of wire Net_9767[237] = \mux_3:tmp__mux_3_reg\[2843]
Removing Lhs of wire tmpOE__FTDI_ENABLE_net_0[243] = tmpOE__MISO_1_net_0[28]
Removing Lhs of wire tmpOE__RS485_CTS_net_0[249] = tmpOE__MISO_1_net_0[28]
Removing Lhs of wire Net_9919[254] = zero[29]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:ctrl_enable\[270] = \PWM_MOTORS:PWMUDB:control_7\[262]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:hwCapture\[280] = zero[29]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:hwEnable\[281] = \PWM_MOTORS:PWMUDB:control_7\[262]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:trig_out\[285] = tmpOE__MISO_1_net_0[28]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:runmode_enable\\R\[287] = zero[29]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:runmode_enable\\S\[288] = zero[29]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:final_enable\[289] = \PWM_MOTORS:PWMUDB:runmode_enable\[286]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:ltch_kill_reg\\R\[293] = zero[29]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:ltch_kill_reg\\S\[294] = zero[29]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:min_kill_reg\\R\[295] = zero[29]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:min_kill_reg\\S\[296] = zero[29]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:final_kill\[299] = tmpOE__MISO_1_net_0[28]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_1\[303] = \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_1\[568]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:add_vi_vv_MODGEN_1_0\[305] = \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_0\[569]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:dith_count_1\\R\[306] = zero[29]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:dith_count_1\\S\[307] = zero[29]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:dith_count_0\\R\[308] = zero[29]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:dith_count_0\\S\[309] = zero[29]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:cs_addr_2\[311] = \PWM_MOTORS:PWMUDB:tc_i\[291]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:cs_addr_1\[312] = \PWM_MOTORS:PWMUDB:runmode_enable\[286]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:cs_addr_0\[313] = zero[29]
Removing Rhs of wire Net_9990[406] = \PWM_MOTORS:PWMUDB:pwm2_i_reg\[401]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:pwm_temp\[407] = zero[29]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_23\[450] = zero[29]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_22\[451] = zero[29]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_21\[452] = zero[29]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_20\[453] = zero[29]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_19\[454] = zero[29]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_18\[455] = zero[29]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_17\[456] = zero[29]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_16\[457] = zero[29]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_15\[458] = zero[29]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_14\[459] = zero[29]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_13\[460] = zero[29]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_12\[461] = zero[29]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_11\[462] = zero[29]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_10\[463] = zero[29]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_9\[464] = zero[29]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_8\[465] = zero[29]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_7\[466] = zero[29]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_6\[467] = zero[29]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_5\[468] = zero[29]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_4\[469] = zero[29]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_3\[470] = zero[29]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_2\[471] = zero[29]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_1\[472] = \PWM_MOTORS:PWMUDB:MODIN1_1\[473]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODIN1_1\[473] = \PWM_MOTORS:PWMUDB:dith_count_1\[302]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:a_0\[474] = \PWM_MOTORS:PWMUDB:MODIN1_0\[475]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODIN1_0\[475] = \PWM_MOTORS:PWMUDB:dith_count_0\[304]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[607] = tmpOE__MISO_1_net_0[28]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[608] = tmpOE__MISO_1_net_0[28]
Removing Lhs of wire tmpOE__CS3_net_0[617] = tmpOE__MISO_1_net_0[28]
Removing Lhs of wire tmpOE__MOTOR_1A_net_0[624] = tmpOE__MISO_1_net_0[28]
Removing Rhs of wire Net_9772[625] = \mux_4:tmp__mux_4_reg\[2872]
Removing Lhs of wire \PACER_TIMER:Net_260\[632] = zero[29]
Removing Lhs of wire \PACER_TIMER:Net_266\[633] = tmpOE__MISO_1_net_0[28]
Removing Lhs of wire Net_3249[634] = zero[29]
Removing Rhs of wire Net_3264[639] = \PACER_TIMER:Net_51\[635]
Removing Lhs of wire \PACER_TIMER:Net_102\[640] = tmpOE__MISO_1_net_0[28]
Removing Lhs of wire Net_3018[644] = cy_srff_1[642]
Removing Rhs of wire Net_3334[645] = \RESET_FF:control_out_0\[648]
Removing Rhs of wire Net_3334[645] = \RESET_FF:control_0\[671]
Removing Lhs of wire \RESET_FF:clk\[646] = zero[29]
Removing Lhs of wire \RESET_FF:rst\[647] = zero[29]
Removing Lhs of wire \FF_STATUS:status_0\[672] = cy_srff_1[642]
Removing Lhs of wire \FF_STATUS:status_1\[673] = zero[29]
Removing Lhs of wire \FF_STATUS:status_2\[674] = zero[29]
Removing Lhs of wire \FF_STATUS:status_3\[675] = zero[29]
Removing Lhs of wire \FF_STATUS:status_4\[676] = zero[29]
Removing Lhs of wire \FF_STATUS:status_5\[677] = zero[29]
Removing Lhs of wire \FF_STATUS:status_6\[678] = zero[29]
Removing Lhs of wire \FF_STATUS:status_7\[679] = zero[29]
Removing Lhs of wire \MY_TIMER:Net_260\[683] = zero[29]
Removing Lhs of wire \MY_TIMER:Net_266\[684] = tmpOE__MISO_1_net_0[28]
Removing Rhs of wire Net_4386[685] = \MY_TIMER_REG:control_out_0\[2819]
Removing Rhs of wire Net_4386[685] = \MY_TIMER_REG:control_0\[2842]
Removing Lhs of wire \MY_TIMER:Net_102\[691] = tmpOE__MISO_1_net_0[28]
Removing Rhs of wire Net_6117[695] = \UART_RS485:BUART:rx_interrupt_out\[716]
Removing Lhs of wire \UART_RS485:Net_61\[696] = Net_124[697]
Removing Lhs of wire Net_332[701] = zero[29]
Removing Lhs of wire \UART_RS485:BUART:tx_hd_send_break\[702] = zero[29]
Removing Lhs of wire \UART_RS485:BUART:HalfDuplexSend\[703] = zero[29]
Removing Lhs of wire \UART_RS485:BUART:FinalParityType_1\[704] = zero[29]
Removing Lhs of wire \UART_RS485:BUART:FinalParityType_0\[705] = zero[29]
Removing Lhs of wire \UART_RS485:BUART:FinalAddrMode_2\[706] = zero[29]
Removing Lhs of wire \UART_RS485:BUART:FinalAddrMode_1\[707] = zero[29]
Removing Lhs of wire \UART_RS485:BUART:FinalAddrMode_0\[708] = zero[29]
Removing Lhs of wire \UART_RS485:BUART:tx_ctrl_mark\[709] = zero[29]
Removing Rhs of wire \UART_RS485:BUART:tx_bitclk_enable_pre\[720] = \UART_RS485:BUART:tx_bitclk_dp\[756]
Removing Lhs of wire \UART_RS485:BUART:tx_counter_tc\[766] = \UART_RS485:BUART:tx_counter_dp\[757]
Removing Lhs of wire \UART_RS485:BUART:tx_status_6\[767] = zero[29]
Removing Lhs of wire \UART_RS485:BUART:tx_status_5\[768] = zero[29]
Removing Lhs of wire \UART_RS485:BUART:tx_status_4\[769] = zero[29]
Removing Lhs of wire \UART_RS485:BUART:tx_status_1\[771] = \UART_RS485:BUART:tx_fifo_empty\[734]
Removing Lhs of wire \UART_RS485:BUART:tx_status_3\[773] = \UART_RS485:BUART:tx_fifo_notfull\[733]
Removing Lhs of wire \UART_RS485:BUART:rx_postpoll\[787] = Net_6196[836]
Removing Rhs of wire \UART_RS485:BUART:rx_status_1\[839] = \UART_RS485:BUART:rx_break_status\[840]
Removing Rhs of wire \UART_RS485:BUART:rx_status_2\[841] = \UART_RS485:BUART:rx_parity_error_status\[842]
Removing Rhs of wire \UART_RS485:BUART:rx_status_3\[843] = \UART_RS485:BUART:rx_stop_bit_error\[844]
Removing Lhs of wire \UART_RS485:BUART:sRX:cmp_vv_vv_MODGEN_4\[853] = \UART_RS485:BUART:sRX:MODULE_4:g2:a0:lta_0\[980]
Removing Lhs of wire \UART_RS485:BUART:sRX:cmp_vv_vv_MODGEN_2\[855] = \UART_RS485:BUART:sRX:MODULE_2:g2:a0:lta_0\[904]
Removing Lhs of wire \UART_RS485:BUART:sRX:cmp_vv_vv_MODGEN_3\[859] = \UART_RS485:BUART:sRX:MODULE_3:g1:a0:xneq\[926]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g2:a0:newa_6\[860] = zero[29]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g2:a0:newa_5\[861] = zero[29]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g2:a0:newa_4\[862] = zero[29]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g2:a0:newa_3\[863] = \UART_RS485:BUART:sRX:MODIN2_6\[864]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODIN2_6\[864] = \UART_RS485:BUART:rx_count_6\[828]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g2:a0:newa_2\[865] = \UART_RS485:BUART:sRX:MODIN2_5\[866]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODIN2_5\[866] = \UART_RS485:BUART:rx_count_5\[829]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g2:a0:newa_1\[867] = \UART_RS485:BUART:sRX:MODIN2_4\[868]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODIN2_4\[868] = \UART_RS485:BUART:rx_count_4\[830]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g2:a0:newa_0\[869] = \UART_RS485:BUART:sRX:MODIN2_3\[870]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODIN2_3\[870] = \UART_RS485:BUART:rx_count_3\[831]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g2:a0:newb_6\[871] = zero[29]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g2:a0:newb_5\[872] = zero[29]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g2:a0:newb_4\[873] = zero[29]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g2:a0:newb_3\[874] = zero[29]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g2:a0:newb_2\[875] = tmpOE__MISO_1_net_0[28]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g2:a0:newb_1\[876] = zero[29]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g2:a0:newb_0\[877] = tmpOE__MISO_1_net_0[28]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g2:a0:dataa_6\[878] = zero[29]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g2:a0:dataa_5\[879] = zero[29]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g2:a0:dataa_4\[880] = zero[29]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g2:a0:dataa_3\[881] = \UART_RS485:BUART:rx_count_6\[828]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g2:a0:dataa_2\[882] = \UART_RS485:BUART:rx_count_5\[829]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g2:a0:dataa_1\[883] = \UART_RS485:BUART:rx_count_4\[830]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g2:a0:dataa_0\[884] = \UART_RS485:BUART:rx_count_3\[831]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g2:a0:datab_6\[885] = zero[29]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g2:a0:datab_5\[886] = zero[29]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g2:a0:datab_4\[887] = zero[29]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g2:a0:datab_3\[888] = zero[29]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g2:a0:datab_2\[889] = tmpOE__MISO_1_net_0[28]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g2:a0:datab_1\[890] = zero[29]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_2:g2:a0:datab_0\[891] = tmpOE__MISO_1_net_0[28]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g1:a0:newa_0\[906] = Net_6196[836]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g1:a0:newb_0\[907] = \UART_RS485:BUART:rx_parity_bit\[858]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g1:a0:dataa_0\[908] = Net_6196[836]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g1:a0:datab_0\[909] = \UART_RS485:BUART:rx_parity_bit\[858]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g1:a0:gx:u0:a_0\[910] = Net_6196[836]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g1:a0:gx:u0:b_0\[911] = \UART_RS485:BUART:rx_parity_bit\[858]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g1:a0:gx:u0:aeqb_0\[913] = tmpOE__MISO_1_net_0[28]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g1:a0:gx:u0:eq_0\[914] = \UART_RS485:BUART:sRX:MODULE_3:g1:a0:gx:u0:xnor_array_0\[912]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_3:g1:a0:gx:u0:eqi_0\[915] = \UART_RS485:BUART:sRX:MODULE_3:g1:a0:gx:u0:xnor_array_0\[912]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_4:g2:a0:newa_6\[936] = zero[29]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_4:g2:a0:newa_5\[937] = zero[29]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_4:g2:a0:newa_4\[938] = zero[29]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_4:g2:a0:newa_3\[939] = \UART_RS485:BUART:rx_count_6\[828]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODIN3_6\[940] = \UART_RS485:BUART:rx_count_6\[828]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_4:g2:a0:newa_2\[941] = \UART_RS485:BUART:rx_count_5\[829]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODIN3_5\[942] = \UART_RS485:BUART:rx_count_5\[829]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_4:g2:a0:newa_1\[943] = \UART_RS485:BUART:rx_count_4\[830]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODIN3_4\[944] = \UART_RS485:BUART:rx_count_4\[830]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_4:g2:a0:newa_0\[945] = \UART_RS485:BUART:rx_count_3\[831]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODIN3_3\[946] = \UART_RS485:BUART:rx_count_3\[831]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_4:g2:a0:newb_6\[947] = zero[29]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_4:g2:a0:newb_5\[948] = zero[29]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_4:g2:a0:newb_4\[949] = zero[29]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_4:g2:a0:newb_3\[950] = zero[29]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_4:g2:a0:newb_2\[951] = zero[29]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_4:g2:a0:newb_1\[952] = zero[29]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_4:g2:a0:newb_0\[953] = tmpOE__MISO_1_net_0[28]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_4:g2:a0:dataa_6\[954] = zero[29]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_4:g2:a0:dataa_5\[955] = zero[29]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_4:g2:a0:dataa_4\[956] = zero[29]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_4:g2:a0:dataa_3\[957] = \UART_RS485:BUART:rx_count_6\[828]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_4:g2:a0:dataa_2\[958] = \UART_RS485:BUART:rx_count_5\[829]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_4:g2:a0:dataa_1\[959] = \UART_RS485:BUART:rx_count_4\[830]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_4:g2:a0:dataa_0\[960] = \UART_RS485:BUART:rx_count_3\[831]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_4:g2:a0:datab_6\[961] = zero[29]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_4:g2:a0:datab_5\[962] = zero[29]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_4:g2:a0:datab_4\[963] = zero[29]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_4:g2:a0:datab_3\[964] = zero[29]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_4:g2:a0:datab_2\[965] = zero[29]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_4:g2:a0:datab_1\[966] = zero[29]
Removing Lhs of wire \UART_RS485:BUART:sRX:MODULE_4:g2:a0:datab_0\[967] = tmpOE__MISO_1_net_0[28]
Removing Lhs of wire tmpOE__RS485_RX_net_0[983] = tmpOE__MISO_1_net_0[28]
Removing Lhs of wire tmpOE__RS485_TX_net_0[988] = tmpOE__MISO_1_net_0[28]
Removing Lhs of wire tmpOE__RS_485_EN_net_0[994] = tmpOE__MISO_1_net_0[28]
Removing Lhs of wire \CYCLES_TIMER:Net_260\[1003] = zero[29]
Removing Lhs of wire \CYCLES_TIMER:Net_266\[1004] = tmpOE__MISO_1_net_0[28]
Removing Lhs of wire Net_3872[1005] = zero[29]
Removing Rhs of wire Net_345[1010] = \CYCLES_TIMER:Net_51\[1006]
Removing Lhs of wire \CYCLES_TIMER:Net_102\[1011] = tmpOE__MISO_1_net_0[28]
Removing Lhs of wire tmpOE__CS_on_board_IMU_net_0[1015] = tmpOE__MISO_1_net_0[28]
Removing Lhs of wire tmpOE__MISO_net_0[1022] = tmpOE__MISO_1_net_0[28]
Removing Lhs of wire \SPI_IMU:Net_276\[1027] = Net_2334[256]
Removing Rhs of wire \SPI_IMU:BSPIM:load_rx_data\[1030] = \SPI_IMU:BSPIM:dpcounter_one_reg\[1031]
Removing Lhs of wire \SPI_IMU:BSPIM:pol_supprt\[1032] = tmpOE__MISO_1_net_0[28]
Removing Lhs of wire \SPI_IMU:BSPIM:miso_to_dp\[1033] = \SPI_IMU:Net_244\[1034]
Removing Lhs of wire \SPI_IMU:Net_244\[1034] = Net_1469[1023]
Removing Rhs of wire \SPI_IMU:BSPIM:tx_status_1\[1060] = \SPI_IMU:BSPIM:dpMOSI_fifo_empty\[1061]
Removing Rhs of wire \SPI_IMU:BSPIM:tx_status_2\[1062] = \SPI_IMU:BSPIM:dpMOSI_fifo_not_full\[1063]
Removing Lhs of wire \SPI_IMU:BSPIM:tx_status_3\[1064] = \SPI_IMU:BSPIM:dpcounter_one\[1056]
Removing Rhs of wire \SPI_IMU:BSPIM:rx_status_4\[1066] = \SPI_IMU:BSPIM:dpMISO_fifo_full\[1067]
Removing Rhs of wire \SPI_IMU:BSPIM:rx_status_5\[1068] = \SPI_IMU:BSPIM:dpMISO_fifo_not_empty\[1069]
Removing Lhs of wire \SPI_IMU:BSPIM:tx_status_6\[1071] = zero[29]
Removing Lhs of wire \SPI_IMU:BSPIM:tx_status_5\[1072] = zero[29]
Removing Lhs of wire \SPI_IMU:BSPIM:rx_status_3\[1073] = zero[29]
Removing Lhs of wire \SPI_IMU:BSPIM:rx_status_2\[1074] = zero[29]
Removing Lhs of wire \SPI_IMU:BSPIM:rx_status_1\[1075] = zero[29]
Removing Lhs of wire \SPI_IMU:BSPIM:rx_status_0\[1076] = zero[29]
Removing Lhs of wire \SPI_IMU:Net_273\[1086] = zero[29]
Removing Lhs of wire \SPI_IMU:Net_289\[1126] = zero[29]
Removing Lhs of wire tmpOE__CS1_net_0[1130] = tmpOE__MISO_1_net_0[28]
Removing Lhs of wire \MOTOR_DIR_2:clk\[1136] = zero[29]
Removing Lhs of wire \MOTOR_DIR_2:rst\[1137] = zero[29]
Removing Rhs of wire Net_3021[1138] = \MOTOR_DIR_2:control_out_0\[1139]
Removing Rhs of wire Net_3021[1138] = \MOTOR_DIR_2:control_0\[1162]
Removing Rhs of wire Net_3058[1172] = \demux_2:tmp__demux_2_0_reg\[1163]
Removing Rhs of wire Net_3059[1173] = \demux_2:tmp__demux_2_1_reg\[1165]
Removing Rhs of wire Net_3060[1174] = \demux_2:tmp__demux_2_2_reg\[1166]
Removing Rhs of wire Net_3061[1175] = \demux_2:tmp__demux_2_3_reg\[1167]
Removing Rhs of wire Net_9687[1176] = \demux_2:tmp__demux_2_4_reg\[1168]
Removing Lhs of wire tmpOE__CS0_net_0[1181] = tmpOE__MISO_1_net_0[28]
Removing Lhs of wire tmpOE__LED_RED_net_0[1188] = tmpOE__MISO_1_net_0[28]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:ctrl_enable\[1208] = \BLINK_05HZ:PWMUDB:control_7\[1200]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:hwCapture\[1218] = zero[29]
Removing Rhs of wire Net_3925[1220] = \BLINK_CTRL_EN:control_out_0\[1586]
Removing Rhs of wire Net_3925[1220] = \BLINK_CTRL_EN:control_0\[1609]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:trig_out\[1224] = tmpOE__MISO_1_net_0[28]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:runmode_enable\\R\[1226] = zero[29]
Removing Lhs of wire Net_7326[1227] = zero[29]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:runmode_enable\\S\[1228] = zero[29]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:final_enable\[1229] = \BLINK_05HZ:PWMUDB:runmode_enable\[1225]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:ltch_kill_reg\\R\[1233] = zero[29]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:ltch_kill_reg\\S\[1234] = zero[29]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:min_kill_reg\\R\[1235] = zero[29]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:min_kill_reg\\S\[1236] = zero[29]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:final_kill\[1239] = tmpOE__MISO_1_net_0[28]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_5_1\[1243] = \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:s_1\[1509]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:add_vi_vv_MODGEN_5_0\[1245] = \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:s_0\[1510]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:dith_count_1\\R\[1246] = zero[29]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:dith_count_1\\S\[1247] = zero[29]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:dith_count_0\\R\[1248] = zero[29]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:dith_count_0\\S\[1249] = zero[29]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:cs_addr_2\[1251] = \BLINK_05HZ:PWMUDB:tc_i\[1231]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:cs_addr_1\[1252] = \BLINK_05HZ:PWMUDB:runmode_enable\[1225]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:cs_addr_0\[1253] = zero[29]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:pwm1_i\[1340] = zero[29]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:pwm2_i\[1342] = zero[29]
Removing Rhs of wire \BLINK_05HZ:Net_96\[1345] = \BLINK_05HZ:PWMUDB:pwm_i_reg\[1337]
Removing Rhs of wire \BLINK_05HZ:PWMUDB:pwm_temp\[1348] = \BLINK_05HZ:PWMUDB:cmp1\[1349]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_23\[1391] = zero[29]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_22\[1392] = zero[29]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_21\[1393] = zero[29]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_20\[1394] = zero[29]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_19\[1395] = zero[29]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_18\[1396] = zero[29]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_17\[1397] = zero[29]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_16\[1398] = zero[29]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_15\[1399] = zero[29]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_14\[1400] = zero[29]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_13\[1401] = zero[29]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_12\[1402] = zero[29]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_11\[1403] = zero[29]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_10\[1404] = zero[29]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_9\[1405] = zero[29]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_8\[1406] = zero[29]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_7\[1407] = zero[29]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_6\[1408] = zero[29]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_5\[1409] = zero[29]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_4\[1410] = zero[29]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_3\[1411] = zero[29]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_2\[1412] = zero[29]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_1\[1413] = \BLINK_05HZ:PWMUDB:MODIN4_1\[1414]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODIN4_1\[1414] = \BLINK_05HZ:PWMUDB:dith_count_1\[1242]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:a_0\[1415] = \BLINK_05HZ:PWMUDB:MODIN4_0\[1416]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODIN4_0\[1416] = \BLINK_05HZ:PWMUDB:dith_count_0\[1244]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_0\[1548] = tmpOE__MISO_1_net_0[28]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\[1549] = tmpOE__MISO_1_net_0[28]
Removing Rhs of wire Net_5579[1550] = \BLINK_05HZ:Net_96\[1345]
Removing Lhs of wire \LED_CTRL:clk\[1557] = zero[29]
Removing Lhs of wire \LED_CTRL:rst\[1558] = zero[29]
Removing Rhs of wire Net_7450[1559] = \LED_CTRL:control_out_0\[1560]
Removing Rhs of wire Net_7450[1559] = \LED_CTRL:control_0\[1583]
Removing Rhs of wire Net_7694[1561] = \LED_CTRL:control_out_1\[1562]
Removing Rhs of wire Net_7694[1561] = \LED_CTRL:control_1\[1582]
Removing Lhs of wire \BLINK_CTRL_EN:clk\[1584] = zero[29]
Removing Lhs of wire \BLINK_CTRL_EN:rst\[1585] = zero[29]
Removing Rhs of wire Net_5930[1587] = \BLINK_CTRL_EN:control_out_1\[1588]
Removing Rhs of wire Net_5930[1587] = \BLINK_CTRL_EN:control_1\[1608]
Removing Lhs of wire tmpOE__LED_GREEN_net_0[1611] = tmpOE__MISO_1_net_0[28]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:ctrl_enable\[1630] = \BLINK_25HZ:PWMUDB:control_7\[1622]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:hwCapture\[1640] = zero[29]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:trig_out\[1645] = tmpOE__MISO_1_net_0[28]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:runmode_enable\\R\[1647] = zero[29]
Removing Lhs of wire Net_7185[1648] = zero[29]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:runmode_enable\\S\[1649] = zero[29]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:final_enable\[1650] = \BLINK_25HZ:PWMUDB:runmode_enable\[1646]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:ltch_kill_reg\\R\[1654] = zero[29]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:ltch_kill_reg\\S\[1655] = zero[29]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:min_kill_reg\\R\[1656] = zero[29]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:min_kill_reg\\S\[1657] = zero[29]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:final_kill\[1660] = tmpOE__MISO_1_net_0[28]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_6_1\[1664] = \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:s_1\[1882]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:add_vi_vv_MODGEN_6_0\[1666] = \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:s_0\[1883]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:dith_count_1\\R\[1667] = zero[29]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:dith_count_1\\S\[1668] = zero[29]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:dith_count_0\\R\[1669] = zero[29]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:dith_count_0\\S\[1670] = zero[29]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:cs_addr_2\[1672] = \BLINK_25HZ:PWMUDB:tc_i\[1652]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:cs_addr_1\[1673] = \BLINK_25HZ:PWMUDB:runmode_enable\[1646]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:cs_addr_0\[1674] = zero[29]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:pwm1_i\[1713] = zero[29]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:pwm2_i\[1715] = zero[29]
Removing Rhs of wire \BLINK_25HZ:Net_96\[1718] = \BLINK_25HZ:PWMUDB:pwm_i_reg\[1710]
Removing Rhs of wire \BLINK_25HZ:PWMUDB:pwm_temp\[1721] = \BLINK_25HZ:PWMUDB:cmp1\[1722]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_23\[1764] = zero[29]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_22\[1765] = zero[29]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_21\[1766] = zero[29]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_20\[1767] = zero[29]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_19\[1768] = zero[29]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_18\[1769] = zero[29]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_17\[1770] = zero[29]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_16\[1771] = zero[29]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_15\[1772] = zero[29]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_14\[1773] = zero[29]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_13\[1774] = zero[29]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_12\[1775] = zero[29]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_11\[1776] = zero[29]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_10\[1777] = zero[29]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_9\[1778] = zero[29]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_8\[1779] = zero[29]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_7\[1780] = zero[29]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_6\[1781] = zero[29]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_5\[1782] = zero[29]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_4\[1783] = zero[29]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_3\[1784] = zero[29]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_2\[1785] = zero[29]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_1\[1786] = \BLINK_25HZ:PWMUDB:MODIN5_1\[1787]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODIN5_1\[1787] = \BLINK_25HZ:PWMUDB:dith_count_1\[1663]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:a_0\[1788] = \BLINK_25HZ:PWMUDB:MODIN5_0\[1789]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODIN5_0\[1789] = \BLINK_25HZ:PWMUDB:dith_count_0\[1665]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_0\[1921] = tmpOE__MISO_1_net_0[28]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_0\[1922] = tmpOE__MISO_1_net_0[28]
Removing Rhs of wire Net_7667[1923] = \BLINK_25HZ:Net_96\[1718]
Removing Lhs of wire tmpOE__CS2_net_0[1932] = tmpOE__MISO_1_net_0[28]
Removing Lhs of wire tmpOE__MOTOR_2A_net_0[1940] = tmpOE__MISO_1_net_0[28]
Removing Rhs of wire Net_9759[1941] = \mux_2:tmp__mux_2_reg\[2871]
Removing Lhs of wire tmpOE__MOTOR_2B_net_0[1947] = tmpOE__MISO_1_net_0[28]
Removing Rhs of wire Net_9749[1948] = \mux_1:tmp__mux_1_reg\[2873]
Removing Lhs of wire tmpOE__MOTOR_EN_1_net_0[1954] = tmpOE__MISO_1_net_0[28]
Removing Lhs of wire \MOTOR_ON_OFF_1:clk\[1960] = zero[29]
Removing Lhs of wire \MOTOR_ON_OFF_1:rst\[1961] = zero[29]
Removing Rhs of wire Net_10337[1962] = \MOTOR_ON_OFF_1:control_out_0\[1963]
Removing Rhs of wire Net_10337[1962] = \MOTOR_ON_OFF_1:control_0\[1986]
Removing Rhs of wire Net_10313[1988] = \MOTOR_ON_OFF_2:control_out_0\[2876]
Removing Rhs of wire Net_10313[1988] = \MOTOR_ON_OFF_2:control_0\[2899]
Removing Lhs of wire tmpOE__MOTOR_EN_2_net_0[1990] = tmpOE__MISO_1_net_0[28]
Removing Lhs of wire tmpOE__CS_ENCODER1_net_0[1996] = tmpOE__MISO_1_net_0[28]
Removing Rhs of wire Net_3511[2004] = \COUNTER_ENC:Net_49\[2005]
Removing Rhs of wire Net_3511[2004] = \COUNTER_ENC:CounterUDB:tc_reg_i\[2062]
Removing Lhs of wire \COUNTER_ENC:Net_89\[2007] = tmpOE__MISO_1_net_0[28]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:ctrl_capmode_1\[2017] = zero[29]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:ctrl_capmode_0\[2018] = zero[29]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:ctrl_enable\[2030] = \COUNTER_ENC:CounterUDB:control_7\[2022]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:capt_rising\[2032] = zero[29]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:capt_falling\[2033] = \COUNTER_ENC:CounterUDB:prevCapture\[2031]
Removing Rhs of wire Net_8907[2037] = \RESET_COUNTERS:control_out_0\[2761]
Removing Rhs of wire Net_8907[2037] = \RESET_COUNTERS:control_0\[2784]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:final_enable\[2039] = \COUNTER_ENC:CounterUDB:control_7\[2022]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:counter_enable\[2040] = \COUNTER_ENC:CounterUDB:control_7\[2022]
Removing Rhs of wire \COUNTER_ENC:CounterUDB:status_0\[2041] = \COUNTER_ENC:CounterUDB:cmp_out_status\[2042]
Removing Rhs of wire \COUNTER_ENC:CounterUDB:status_1\[2043] = \COUNTER_ENC:CounterUDB:per_zero\[2044]
Removing Rhs of wire \COUNTER_ENC:CounterUDB:status_2\[2045] = \COUNTER_ENC:CounterUDB:overflow_status\[2046]
Removing Rhs of wire \COUNTER_ENC:CounterUDB:status_3\[2047] = \COUNTER_ENC:CounterUDB:underflow_status\[2048]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:status_4\[2049] = \COUNTER_ENC:CounterUDB:hwCapture\[2035]
Removing Rhs of wire \COUNTER_ENC:CounterUDB:status_5\[2050] = \COUNTER_ENC:CounterUDB:fifo_full\[2051]
Removing Rhs of wire \COUNTER_ENC:CounterUDB:status_6\[2052] = \COUNTER_ENC:CounterUDB:fifo_nempty\[2053]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:dp_dir\[2056] = tmpOE__MISO_1_net_0[28]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:tc_i\[2061] = \COUNTER_ENC:CounterUDB:reload_tc\[2038]
Removing Rhs of wire \COUNTER_ENC:CounterUDB:cmp_out_i\[2063] = \COUNTER_ENC:CounterUDB:cmp_equal\[2064]
Removing Rhs of wire Net_1287[2067] = \COUNTER_ENC:CounterUDB:cmp_out_reg_i\[2066]
Removing Rhs of wire Net_3376[2069] = cydff_1[2316]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:cs_addr_2\[2071] = tmpOE__MISO_1_net_0[28]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:cs_addr_1\[2072] = \COUNTER_ENC:CounterUDB:count_enable\[2070]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:cs_addr_0\[2073] = \COUNTER_ENC:CounterUDB:reload\[2036]
Removing Lhs of wire \SHIFTREG_ENC_3:Net_350\[2103] = Net_1060[2104]
Removing Rhs of wire \SHIFTREG_ENC_3:bSR:ctrl_clk_enable\[2107] = \SHIFTREG_ENC_3:bSR:control_0\[2108]
Removing Lhs of wire \SHIFTREG_ENC_3:bSR:status_2\[2121] = zero[29]
Removing Lhs of wire Net_3492[2122] = zero[29]
Removing Lhs of wire \SHIFTREG_ENC_3:bSR:status_0\[2123] = zero[29]
Removing Lhs of wire \SHIFTREG_ENC_3:bSR:final_load\[2124] = zero[29]
Removing Lhs of wire \SHIFTREG_ENC_3:bSR:status_1\[2125] = Net_3426[2126]
Removing Rhs of wire Net_3426[2126] = cydff_2[2319]
Removing Rhs of wire \SHIFTREG_ENC_3:bSR:status_3\[2127] = \SHIFTREG_ENC_3:bSR:f0_blk_stat_final\[2128]
Removing Rhs of wire \SHIFTREG_ENC_3:bSR:status_3\[2127] = \SHIFTREG_ENC_3:bSR:f0_blk_stat_32_3\[2138]
Removing Rhs of wire \SHIFTREG_ENC_3:bSR:status_4\[2129] = \SHIFTREG_ENC_3:bSR:f0_bus_stat_final\[2130]
Removing Rhs of wire \SHIFTREG_ENC_3:bSR:status_4\[2129] = \SHIFTREG_ENC_3:bSR:f0_bus_stat_32_3\[2139]
Removing Rhs of wire \SHIFTREG_ENC_3:bSR:status_5\[2131] = \SHIFTREG_ENC_3:bSR:f1_blk_stat_final\[2132]
Removing Rhs of wire \SHIFTREG_ENC_3:bSR:status_5\[2131] = \SHIFTREG_ENC_3:bSR:f1_blk_stat_32_3\[2140]
Removing Rhs of wire \SHIFTREG_ENC_3:bSR:status_6\[2133] = \SHIFTREG_ENC_3:bSR:f1_bus_stat_final\[2134]
Removing Rhs of wire \SHIFTREG_ENC_3:bSR:status_6\[2133] = \SHIFTREG_ENC_3:bSR:f1_bus_stat_32_3\[2141]
Removing Rhs of wire Net_3506[2315] = \SHIFTREG_ENC_3:bSR:so_32_3\[2298]
Removing Lhs of wire Net_1317[2317] = Net_3419[2112]
Removing Lhs of wire Net_8906[2321] = zero[29]
Removing Lhs of wire \SHIFTREG_ENC_2:Net_350\[2322] = Net_3506[2315]
Removing Rhs of wire \SHIFTREG_ENC_2:bSR:ctrl_clk_enable\[2325] = \SHIFTREG_ENC_2:bSR:control_0\[2326]
Removing Lhs of wire \SHIFTREG_ENC_2:bSR:status_2\[2338] = zero[29]
Removing Lhs of wire \SHIFTREG_ENC_2:bSR:status_0\[2339] = zero[29]
Removing Lhs of wire \SHIFTREG_ENC_2:bSR:final_load\[2340] = zero[29]
Removing Lhs of wire \SHIFTREG_ENC_2:bSR:status_1\[2341] = Net_3426[2126]
Removing Rhs of wire \SHIFTREG_ENC_2:bSR:status_3\[2342] = \SHIFTREG_ENC_2:bSR:f0_blk_stat_final\[2343]
Removing Rhs of wire \SHIFTREG_ENC_2:bSR:status_3\[2342] = \SHIFTREG_ENC_2:bSR:f0_blk_stat_32_3\[2353]
Removing Rhs of wire \SHIFTREG_ENC_2:bSR:status_4\[2344] = \SHIFTREG_ENC_2:bSR:f0_bus_stat_final\[2345]
Removing Rhs of wire \SHIFTREG_ENC_2:bSR:status_4\[2344] = \SHIFTREG_ENC_2:bSR:f0_bus_stat_32_3\[2354]
Removing Rhs of wire \SHIFTREG_ENC_2:bSR:status_5\[2346] = \SHIFTREG_ENC_2:bSR:f1_blk_stat_final\[2347]
Removing Rhs of wire \SHIFTREG_ENC_2:bSR:status_5\[2346] = \SHIFTREG_ENC_2:bSR:f1_blk_stat_32_3\[2355]
Removing Rhs of wire \SHIFTREG_ENC_2:bSR:status_6\[2348] = \SHIFTREG_ENC_2:bSR:f1_bus_stat_final\[2349]
Removing Rhs of wire \SHIFTREG_ENC_2:bSR:status_6\[2348] = \SHIFTREG_ENC_2:bSR:f1_bus_stat_32_3\[2356]
Removing Rhs of wire Net_3505[2530] = \SHIFTREG_ENC_2:bSR:so_32_3\[2513]
Removing Lhs of wire tmpOE__CLK_ENCODER_net_0[2532] = tmpOE__MISO_1_net_0[28]
Removing Lhs of wire tmpOE__MISO_ENCODER_net_0[2538] = tmpOE__MISO_1_net_0[28]
Removing Lhs of wire tmpOE__CS_ENCODER0_net_0[2543] = tmpOE__MISO_1_net_0[28]
Removing Lhs of wire Net_8905[2549] = zero[29]
Removing Lhs of wire \SHIFTREG_ENC_1:Net_350\[2550] = Net_3505[2530]
Removing Rhs of wire \SHIFTREG_ENC_1:bSR:ctrl_clk_enable\[2553] = \SHIFTREG_ENC_1:bSR:control_0\[2554]
Removing Lhs of wire \SHIFTREG_ENC_1:bSR:status_2\[2566] = zero[29]
Removing Lhs of wire \SHIFTREG_ENC_1:bSR:status_0\[2567] = zero[29]
Removing Lhs of wire \SHIFTREG_ENC_1:bSR:final_load\[2568] = zero[29]
Removing Lhs of wire \SHIFTREG_ENC_1:bSR:status_1\[2569] = Net_3426[2126]
Removing Rhs of wire \SHIFTREG_ENC_1:bSR:status_3\[2570] = \SHIFTREG_ENC_1:bSR:f0_blk_stat_final\[2571]
Removing Rhs of wire \SHIFTREG_ENC_1:bSR:status_3\[2570] = \SHIFTREG_ENC_1:bSR:f0_blk_stat_32_3\[2581]
Removing Rhs of wire \SHIFTREG_ENC_1:bSR:status_4\[2572] = \SHIFTREG_ENC_1:bSR:f0_bus_stat_final\[2573]
Removing Rhs of wire \SHIFTREG_ENC_1:bSR:status_4\[2572] = \SHIFTREG_ENC_1:bSR:f0_bus_stat_32_3\[2582]
Removing Rhs of wire \SHIFTREG_ENC_1:bSR:status_5\[2574] = \SHIFTREG_ENC_1:bSR:f1_blk_stat_final\[2575]
Removing Rhs of wire \SHIFTREG_ENC_1:bSR:status_5\[2574] = \SHIFTREG_ENC_1:bSR:f1_blk_stat_32_3\[2583]
Removing Rhs of wire \SHIFTREG_ENC_1:bSR:status_6\[2576] = \SHIFTREG_ENC_1:bSR:f1_bus_stat_final\[2577]
Removing Rhs of wire \SHIFTREG_ENC_1:bSR:status_6\[2576] = \SHIFTREG_ENC_1:bSR:f1_bus_stat_32_3\[2584]
Removing Lhs of wire \RESET_COUNTERS:clk\[2759] = zero[29]
Removing Lhs of wire \RESET_COUNTERS:rst\[2760] = zero[29]
Removing Rhs of wire Net_7981[2786] = \Chip_Select_ENCODER_LINE:control_out_0\[2793]
Removing Rhs of wire Net_7981[2786] = \Chip_Select_ENCODER_LINE:control_0\[2816]
Removing Rhs of wire Net_7958[2789] = \demux_1:tmp__demux_1_0_reg\[2785]
Removing Rhs of wire Net_7959[2790] = \demux_1:tmp__demux_1_1_reg\[2788]
Removing Lhs of wire \Chip_Select_ENCODER_LINE:clk\[2791] = zero[29]
Removing Lhs of wire \Chip_Select_ENCODER_LINE:rst\[2792] = zero[29]
Removing Lhs of wire \MY_TIMER_REG:clk\[2817] = zero[29]
Removing Lhs of wire \MY_TIMER_REG:rst\[2818] = zero[29]
Removing Rhs of wire Net_10233[2844] = \MOTOR_DRIVER_TYPE:control_out_0\[2847]
Removing Rhs of wire Net_10233[2844] = \MOTOR_DRIVER_TYPE:control_0\[2870]
Removing Lhs of wire \MOTOR_DRIVER_TYPE:clk\[2845] = zero[29]
Removing Lhs of wire \MOTOR_DRIVER_TYPE:rst\[2846] = zero[29]
Removing Rhs of wire Net_10264[2848] = \MOTOR_DRIVER_TYPE:control_out_1\[2849]
Removing Rhs of wire Net_10264[2848] = \MOTOR_DRIVER_TYPE:control_1\[2869]
Removing Lhs of wire \MOTOR_ON_OFF_2:clk\[2874] = zero[29]
Removing Lhs of wire \MOTOR_ON_OFF_2:rst\[2875] = zero[29]
Removing Lhs of wire tmpOE__SCLK_1_net_0[2902] = tmpOE__MISO_1_net_0[28]
Removing Lhs of wire tmpOE__MOSI_1_net_0[2908] = tmpOE__MISO_1_net_0[28]
Removing Lhs of wire \SPI_IMU_1:BSPIM:dpcounter_one_reg\\D\[2913] = \SPI_IMU_1:BSPIM:dpcounter_one\[67]
Removing Lhs of wire \SPI_IMU_1:BSPIM:so_send_reg\\D\[2914] = \SPI_IMU_1:BSPIM:so_send\[46]
Removing Lhs of wire \SPI_IMU_1:BSPIM:mosi_reg\\D\[2921] = \SPI_IMU_1:BSPIM:mosi_pre_reg\[64]
Removing Lhs of wire \SPI_IMU_1:BSPIM:mosi_from_dp_reg\\D\[2923] = \SPI_IMU_1:BSPIM:mosi_from_dp\[54]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:min_kill_reg\\D\[2929] = tmpOE__MISO_1_net_0[28]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:prevCapture\\D\[2930] = zero[29]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:trig_last\\D\[2931] = zero[29]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:ltch_kill_reg\\D\[2934] = tmpOE__MISO_1_net_0[28]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:pwm_i_reg\\D\[2937] = \PWM_MOTORS:PWMUDB:pwm_i\[398]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:pwm1_i_reg\\D\[2938] = \PWM_MOTORS:PWMUDB:pwm1_i\[400]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:pwm2_i_reg\\D\[2939] = \PWM_MOTORS:PWMUDB:pwm2_i\[402]
Removing Lhs of wire \UART_RS485:BUART:reset_reg\\D\[2942] = zero[29]
Removing Lhs of wire \UART_RS485:BUART:rx_bitclk\\D\[2957] = \UART_RS485:BUART:rx_bitclk_pre\[822]
Removing Lhs of wire \UART_RS485:BUART:rx_parity_error_pre\\D\[2965] = \UART_RS485:BUART:rx_parity_error_pre\[852]
Removing Lhs of wire \SPI_IMU:BSPIM:dpcounter_one_reg\\D\[2970] = \SPI_IMU:BSPIM:dpcounter_one\[1056]
Removing Lhs of wire \SPI_IMU:BSPIM:so_send_reg\\D\[2971] = \SPI_IMU:BSPIM:so_send\[1036]
Removing Lhs of wire \SPI_IMU:BSPIM:mosi_reg\\D\[2978] = \SPI_IMU:BSPIM:mosi_pre_reg\[1053]
Removing Lhs of wire \SPI_IMU:BSPIM:mosi_from_dp_reg\\D\[2980] = \SPI_IMU:BSPIM:mosi_from_dp\[1043]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:min_kill_reg\\D\[2984] = tmpOE__MISO_1_net_0[28]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:prevCapture\\D\[2985] = zero[29]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:trig_last\\D\[2986] = zero[29]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:ltch_kill_reg\\D\[2989] = tmpOE__MISO_1_net_0[28]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:pwm_i_reg\\D\[2992] = \BLINK_05HZ:PWMUDB:pwm_i\[1338]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:pwm1_i_reg\\D\[2993] = zero[29]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:pwm2_i_reg\\D\[2994] = zero[29]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:min_kill_reg\\D\[2996] = tmpOE__MISO_1_net_0[28]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:prevCapture\\D\[2997] = zero[29]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:trig_last\\D\[2998] = zero[29]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:ltch_kill_reg\\D\[3001] = tmpOE__MISO_1_net_0[28]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:pwm_i_reg\\D\[3004] = \BLINK_25HZ:PWMUDB:pwm_i\[1711]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:pwm1_i_reg\\D\[3005] = zero[29]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:pwm2_i_reg\\D\[3006] = zero[29]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:prevCapture\\D\[3008] = zero[29]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:overflow_reg_i\\D\[3009] = \COUNTER_ENC:CounterUDB:overflow\[2055]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:underflow_reg_i\\D\[3010] = \COUNTER_ENC:CounterUDB:underflow\[2058]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:tc_reg_i\\D\[3011] = \COUNTER_ENC:CounterUDB:reload_tc\[2038]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:prevCompare\\D\[3012] = \COUNTER_ENC:CounterUDB:cmp_out_i\[2063]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:cmp_out_reg_i\\D\[3013] = \COUNTER_ENC:CounterUDB:cmp_out_i\[2063]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:count_stored_i\\D\[3014] = Net_3376[2069]
Removing Lhs of wire \SHIFTREG_ENC_3:bSR:load_reg\\D\[3015] = zero[29]
Removing Lhs of wire cydff_1D[3016] = Net_3419[2112]
Removing Lhs of wire cydff_2D[3017] = Net_3510[2320]
Removing Lhs of wire \SHIFTREG_ENC_2:bSR:load_reg\\D\[3018] = zero[29]
Removing Lhs of wire \SHIFTREG_ENC_1:bSR:load_reg\\D\[3019] = zero[29]

------------------------------------------------------
Aliased 0 equations, 546 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'tmpOE__MISO_1_net_0' (cost = 0):
tmpOE__MISO_1_net_0 <=  ('1') ;

Note:  Expanding virtual equation for '\SPI_IMU_1:BSPIM:dpcounter_one\' (cost = 1):
\SPI_IMU_1:BSPIM:dpcounter_one\ <= ((not \SPI_IMU_1:BSPIM:count_4\ and not \SPI_IMU_1:BSPIM:count_3\ and not \SPI_IMU_1:BSPIM:count_2\ and not \SPI_IMU_1:BSPIM:count_1\ and \SPI_IMU_1:BSPIM:count_0\));

Note:  Expanding virtual equation for 'Net_10698' (cost = 0):
Net_10698 <= (not Net_10751);

Note:  Expanding virtual equation for 'Net_10717' (cost = 3):
Net_10717 <= ((not Net_10689_1 and not Net_10689_0 and not Net_10751));

Note:  Expanding virtual equation for 'Net_10718' (cost = 3):
Net_10718 <= ((not Net_10689_1 and not Net_10751 and Net_10689_0));

Note:  Expanding virtual equation for 'Net_2640' (cost = 0):
Net_2640 <= (not Net_2982);

Note:  Expanding virtual equation for 'Net_9765' (cost = 1):
Net_9765 <= ((not Net_2982 and Net_9969));

Note:  Expanding virtual equation for 'Net_9770' (cost = 1):
Net_9770 <= ((Net_2982 and Net_9969));

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:compare1\' (cost = 2):
\PWM_MOTORS:PWMUDB:compare1\ <= (\PWM_MOTORS:PWMUDB:cmp1_less\
	OR \PWM_MOTORS:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:compare2\' (cost = 2):
\PWM_MOTORS:PWMUDB:compare2\ <= (\PWM_MOTORS:PWMUDB:cmp2_less\
	OR \PWM_MOTORS:PWMUDB:cmp2_eq\);

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:cmp1\' (cost = 2):
\PWM_MOTORS:PWMUDB:cmp1\ <= (\PWM_MOTORS:PWMUDB:cmp1_less\
	OR \PWM_MOTORS:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:cmp2\' (cost = 2):
\PWM_MOTORS:PWMUDB:cmp2\ <= (\PWM_MOTORS:PWMUDB:cmp2_less\
	OR \PWM_MOTORS:PWMUDB:cmp2_eq\);

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_MOTORS:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM_MOTORS:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_MOTORS:PWMUDB:dith_count_1\ and \PWM_MOTORS:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\UART_RS485:BUART:rx_addressmatch\' (cost = 0):
\UART_RS485:BUART:rx_addressmatch\ <= (\UART_RS485:BUART:rx_addressmatch2\
	OR \UART_RS485:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART_RS485:BUART:rx_bitclk_pre\' (cost = 0):
\UART_RS485:BUART:rx_bitclk_pre\ <= ((not \UART_RS485:BUART:rx_count_2\ and not \UART_RS485:BUART:rx_count_1\ and not \UART_RS485:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_2:g2:a0:lta_6\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_2:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_2:g2:a0:gta_6\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_2:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_2:g2:a0:lta_5\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_2:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_2:g2:a0:gta_5\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_2:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_2:g2:a0:lta_4\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_2:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_2:g2:a0:gta_4\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_2:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_2:g2:a0:lta_3\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_2:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_2:g2:a0:gta_3\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_2:g2:a0:gta_3\ <= (\UART_RS485:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_2:g2:a0:lta_2\' (cost = 3):
\UART_RS485:BUART:sRX:MODULE_2:g2:a0:lta_2\ <= ((not \UART_RS485:BUART:rx_count_6\ and not \UART_RS485:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_2:g2:a0:gta_2\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_2:g2:a0:gta_2\ <= (\UART_RS485:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_2:g2:a0:lta_1\' (cost = 1):
\UART_RS485:BUART:sRX:MODULE_2:g2:a0:lta_1\ <= ((not \UART_RS485:BUART:rx_count_6\ and not \UART_RS485:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_2:g2:a0:gta_1\' (cost = 2):
\UART_RS485:BUART:sRX:MODULE_2:g2:a0:gta_1\ <= (\UART_RS485:BUART:rx_count_6\
	OR (\UART_RS485:BUART:rx_count_5\ and \UART_RS485:BUART:rx_count_4\));

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_2:g2:a0:lta_0\' (cost = 9):
\UART_RS485:BUART:sRX:MODULE_2:g2:a0:lta_0\ <= ((not \UART_RS485:BUART:rx_count_6\ and not \UART_RS485:BUART:rx_count_5\)
	OR (not \UART_RS485:BUART:rx_count_6\ and not \UART_RS485:BUART:rx_count_4\ and not \UART_RS485:BUART:rx_count_3\));

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g1:a0:gx:u0:xnor_array_0\' (cost = 2):
\UART_RS485:BUART:sRX:MODULE_3:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_6196 and not \UART_RS485:BUART:rx_parity_bit\)
	OR (Net_6196 and \UART_RS485:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_3:g1:a0:gx:u0:aeqb_1\' (cost = 2):
\UART_RS485:BUART:sRX:MODULE_3:g1:a0:gx:u0:aeqb_1\ <= ((not Net_6196 and not \UART_RS485:BUART:rx_parity_bit\)
	OR (Net_6196 and \UART_RS485:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_4:g2:a0:lta_6\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_4:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_4:g2:a0:gta_6\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_4:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_4:g2:a0:lta_5\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_4:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_4:g2:a0:gta_5\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_4:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_4:g2:a0:lta_4\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_4:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_4:g2:a0:gta_4\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_4:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_4:g2:a0:lta_3\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_4:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_4:g2:a0:gta_3\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_4:g2:a0:gta_3\ <= (\UART_RS485:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_4:g2:a0:lta_2\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_4:g2:a0:lta_2\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_4:g2:a0:gta_2\' (cost = 2):
\UART_RS485:BUART:sRX:MODULE_4:g2:a0:gta_2\ <= (\UART_RS485:BUART:rx_count_5\
	OR \UART_RS485:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_4:g2:a0:lta_1\' (cost = 0):
\UART_RS485:BUART:sRX:MODULE_4:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_4:g2:a0:gta_1\' (cost = 1):
\UART_RS485:BUART:sRX:MODULE_4:g2:a0:gta_1\ <= (\UART_RS485:BUART:rx_count_4\
	OR \UART_RS485:BUART:rx_count_5\
	OR \UART_RS485:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART_RS485:BUART:sRX:MODULE_4:g2:a0:lta_0\' (cost = 2):
\UART_RS485:BUART:sRX:MODULE_4:g2:a0:lta_0\ <= ((not \UART_RS485:BUART:rx_count_6\ and not \UART_RS485:BUART:rx_count_5\ and not \UART_RS485:BUART:rx_count_4\ and not \UART_RS485:BUART:rx_count_3\));

Note:  Expanding virtual equation for '\SPI_IMU:BSPIM:dpcounter_one\' (cost = 1):
\SPI_IMU:BSPIM:dpcounter_one\ <= ((not \SPI_IMU:BSPIM:count_4\ and not \SPI_IMU:BSPIM:count_3\ and not \SPI_IMU:BSPIM:count_2\ and not \SPI_IMU:BSPIM:count_1\ and \SPI_IMU:BSPIM:count_0\));

Note:  Expanding virtual equation for 'Net_3025' (cost = 0):
Net_3025 <= (not Net_3021);

Note:  Expanding virtual equation for 'Net_3062' (cost = 0):
Net_3062 <= (not Net_3044);

Note:  Expanding virtual equation for 'Net_3059' (cost = 4):
Net_3059 <= ((not Net_3063_2 and not Net_3063_1 and not Net_3044 and Net_3063_0));

Note:  Expanding virtual equation for 'Net_3061' (cost = 4):
Net_3061 <= ((not Net_3063_2 and not Net_3044 and Net_3063_1 and Net_3063_0));

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:hwEnable\' (cost = 1):
\BLINK_05HZ:PWMUDB:hwEnable\ <= ((\BLINK_05HZ:PWMUDB:control_7\ and Net_3925));

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:compare1\' (cost = 2):
\BLINK_05HZ:PWMUDB:compare1\ <= (\BLINK_05HZ:PWMUDB:cmp1_less\
	OR \BLINK_05HZ:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:pwm_temp\' (cost = 2):
\BLINK_05HZ:PWMUDB:pwm_temp\ <= (\BLINK_05HZ:PWMUDB:cmp1_less\
	OR \BLINK_05HZ:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\BLINK_05HZ:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:s_0\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:s_0\ <= (not \BLINK_05HZ:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\BLINK_05HZ:PWMUDB:dith_count_1\ and \BLINK_05HZ:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:hwEnable\' (cost = 1):
\BLINK_25HZ:PWMUDB:hwEnable\ <= ((Net_5930 and \BLINK_25HZ:PWMUDB:control_7\));

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:compare1\' (cost = 2):
\BLINK_25HZ:PWMUDB:compare1\ <= (\BLINK_25HZ:PWMUDB:cmp1_less\
	OR \BLINK_25HZ:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:pwm_temp\' (cost = 2):
\BLINK_25HZ:PWMUDB:pwm_temp\ <= (\BLINK_25HZ:PWMUDB:cmp1_less\
	OR \BLINK_25HZ:PWMUDB:cmp1_eq\);

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\BLINK_25HZ:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:s_0\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:s_0\ <= (not \BLINK_25HZ:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\BLINK_25HZ:PWMUDB:dith_count_1\ and \BLINK_25HZ:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for 'Net_9761' (cost = 1):
Net_9761 <= ((Net_9990 and Net_3021));

Note:  Expanding virtual equation for '\COUNTER_ENC:CounterUDB:capt_either_edge\' (cost = 0):
\COUNTER_ENC:CounterUDB:capt_either_edge\ <= (\COUNTER_ENC:CounterUDB:prevCapture\);

Note:  Expanding virtual equation for '\COUNTER_ENC:CounterUDB:overflow\' (cost = 0):
\COUNTER_ENC:CounterUDB:overflow\ <= (\COUNTER_ENC:CounterUDB:per_equal\);

Note:  Expanding virtual equation for '\COUNTER_ENC:CounterUDB:underflow\' (cost = 0):
\COUNTER_ENC:CounterUDB:underflow\ <=  ('0') ;

Note:  Expanding virtual equation for 'Net_7969' (cost = 0):
Net_7969 <= (not Net_3426);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM_MOTORS:PWMUDB:dith_count_0\ and \PWM_MOTORS:PWMUDB:dith_count_1\)
	OR (not \PWM_MOTORS:PWMUDB:dith_count_1\ and \PWM_MOTORS:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for 'Net_9687' (cost = 4):
Net_9687 <= ((not Net_3063_1 and not Net_3063_0 and not Net_3044 and Net_3063_2));

Note:  Expanding virtual equation for 'Net_3058' (cost = 4):
Net_3058 <= ((not Net_3063_2 and not Net_3063_1 and not Net_3063_0 and not Net_3044));

Note:  Expanding virtual equation for 'Net_9745' (cost = 1):
Net_9745 <= ((not Net_3021 and Net_9990));

Note:  Expanding virtual equation for 'Net_3060' (cost = 4):
Net_3060 <= ((not Net_3063_2 and not Net_3063_0 and not Net_3044 and Net_3063_1));

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:s_1\' (cost = 2):
\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:s_1\ <= ((not \BLINK_05HZ:PWMUDB:dith_count_0\ and \BLINK_05HZ:PWMUDB:dith_count_1\)
	OR (not \BLINK_05HZ:PWMUDB:dith_count_1\ and \BLINK_05HZ:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:s_1\' (cost = 2):
\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:s_1\ <= ((not \BLINK_25HZ:PWMUDB:dith_count_0\ and \BLINK_25HZ:PWMUDB:dith_count_1\)
	OR (not \BLINK_25HZ:PWMUDB:dith_count_1\ and \BLINK_25HZ:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for 'Net_7959' (cost = 2):
Net_7959 <= ((not Net_3426 and Net_7981));

Note:  Expanding virtual equation for '\COUNTER_ENC:CounterUDB:reload_tc\' (cost = 0):
\COUNTER_ENC:CounterUDB:reload_tc\ <= (\COUNTER_ENC:CounterUDB:per_equal\);

Note:  Expanding virtual equation for 'Net_7958' (cost = 2):
Net_7958 <= ((not Net_3426 and not Net_7981));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 135 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_MOTORS:PWMUDB:final_capture\ to zero
Aliasing \PWM_MOTORS:PWMUDB:pwm_i\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART_RS485:BUART:rx_status_0\ to zero
Aliasing \UART_RS485:BUART:rx_status_6\ to zero
Aliasing \BLINK_05HZ:PWMUDB:final_capture\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \BLINK_25HZ:PWMUDB:final_capture\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \COUNTER_ENC:CounterUDB:hwCapture\ to zero
Aliasing \COUNTER_ENC:CounterUDB:status_3\ to zero
Aliasing \COUNTER_ENC:CounterUDB:underflow\ to zero
Aliasing \UART_RS485:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART_RS485:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART_RS485:BUART:rx_addr_match_status\\D\ to zero
Removing Lhs of wire \PWM_MOTORS:PWMUDB:final_capture\[315] = zero[29]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:pwm_i\[398] = zero[29]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[578] = zero[29]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[588] = zero[29]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[598] = zero[29]
Removing Rhs of wire \UART_RS485:BUART:rx_bitclk_enable\[786] = \UART_RS485:BUART:rx_bitclk\[834]
Removing Lhs of wire \UART_RS485:BUART:rx_status_0\[837] = zero[29]
Removing Lhs of wire \UART_RS485:BUART:rx_status_6\[847] = zero[29]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:final_capture\[1255] = zero[29]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\[1519] = zero[29]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\[1529] = zero[29]
Removing Lhs of wire \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\[1539] = zero[29]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:final_capture\[1676] = zero[29]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_24\[1892] = zero[29]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_16\[1902] = zero[29]
Removing Lhs of wire \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:b_8\[1912] = zero[29]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:hwCapture\[2035] = zero[29]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:status_3\[2047] = zero[29]
Removing Lhs of wire \COUNTER_ENC:CounterUDB:underflow\[2058] = zero[29]
Removing Lhs of wire \PWM_MOTORS:PWMUDB:runmode_enable\\D\[2932] = \PWM_MOTORS:PWMUDB:control_7\[262]
Removing Lhs of wire \UART_RS485:BUART:tx_ctrl_mark_last\\D\[2949] = \UART_RS485:BUART:tx_ctrl_mark_last\[777]
Removing Lhs of wire \UART_RS485:BUART:rx_markspace_status\\D\[2959] = zero[29]
Removing Lhs of wire \UART_RS485:BUART:rx_parity_error_status\\D\[2961] = zero[29]
Removing Lhs of wire \UART_RS485:BUART:rx_addr_match_status\\D\[2963] = zero[29]
Removing Lhs of wire \UART_RS485:BUART:rx_markspace_pre\\D\[2964] = \UART_RS485:BUART:rx_markspace_pre\[851]

------------------------------------------------------
Aliased 0 equations, 25 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART_RS485:BUART:sRX:MODULE_3:g1:a0:xneq\ <= ((not \UART_RS485:BUART:rx_parity_bit\ and Net_6196)
	OR (not Net_6196 and \UART_RS485:BUART:rx_parity_bit\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\mgnocco\Documents\Git\PSoC5\Analog_Accelerometers\Generic.cydsn\Generic.cyprj -dcpsoc3 Generic.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.921ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.4.0.80, Family: PSoC3, Started at: Monday, 15 January 2024 19:50:09
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\mgnocco\Documents\Git\PSoC5\Analog_Accelerometers\Generic.cydsn\Generic.cyprj -d CY8C5888LTI-LP097 Generic.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.037ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_MOTORS:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \BLINK_05HZ:PWMUDB:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \BLINK_25HZ:PWMUDB:MODULE_6:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \PWM_MOTORS:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_MOTORS:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_MOTORS:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_RS485:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART_RS485:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART_RS485:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART_RS485:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \BLINK_05HZ:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \BLINK_05HZ:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \BLINK_05HZ:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \BLINK_05HZ:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \BLINK_25HZ:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \BLINK_25HZ:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \BLINK_25HZ:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \BLINK_25HZ:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \COUNTER_ENC:CounterUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \COUNTER_ENC:CounterUDB:underflow_reg_i\ from registered to combinatorial
    Converted constant MacroCell: \SHIFTREG_ENC_3:bSR:load_reg\ from registered to combinatorial
    Converted constant MacroCell: \SHIFTREG_ENC_2:bSR:load_reg\ from registered to combinatorial
    Converted constant MacroCell: \SHIFTREG_ENC_1:bSR:load_reg\ from registered to combinatorial
Assigning clock timer_clock_1 to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'CLOCK_UART'. Fanout=1, Signal=Net_124
    Digital Clock 1: Automatic-assigning  clock 'SPI_IMU_1_IntClock'. Fanout=1, Signal=\SPI_IMU_1:Net_276\
    Digital Clock 2: Automatic-assigning  clock 'CLOCK_PWM'. Fanout=2, Signal=Net_2334
    Digital Clock 3: Automatic-assigning  clock 'timer_clock'. Fanout=1, Signal=Net_4387
    Digital Clock 4: Automatic-assigning  clock 'CLOCK_ENCODERS'. Fanout=5, Signal=Net_1308
    Digital Clock 5: Automatic-assigning  clock 'CLOCK_PWM_BLINK'. Fanout=2, Signal=Net_6987
    Digital Clock 6: Automatic-assigning  clock 'counter_cyc_clk'. Fanout=1, Signal=Net_2711
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \SPI_IMU_1:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: SPI_IMU_1_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: SPI_IMU_1_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \PWM_MOTORS:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: CLOCK_PWM was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLOCK_PWM, EnableOut: Constant 1
    UDB Clk/Enable \UART_RS485:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: CLOCK_UART was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLOCK_UART, EnableOut: Constant 1
    UDB Clk/Enable \SPI_IMU:BSPIM:ClkEn\: with output requested to be synchronous
        ClockIn: CLOCK_PWM was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLOCK_PWM, EnableOut: Constant 1
    UDB Clk/Enable \BLINK_05HZ:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: CLOCK_PWM_BLINK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLOCK_PWM_BLINK, EnableOut: Constant 1
    UDB Clk/Enable \BLINK_25HZ:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: CLOCK_PWM_BLINK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLOCK_PWM_BLINK, EnableOut: Constant 1
    UDB Clk/Enable \COUNTER_ENC:CounterUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: CLOCK_ENCODERS was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLOCK_ENCODERS, EnableOut: Constant 1
    UDB Clk/Enable \COUNTER_ENC:CounterUDB:sCTRLReg:cy_psoc3_udb_Ctl_Clk_Sync\: with output requested to be synchronous
        ClockIn: CLOCK_ENCODERS was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLOCK_ENCODERS, EnableOut: Constant 1
    UDB Clk/Enable \SHIFTREG_ENC_3:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: Net_3376:macrocell.q was determined to be a routed clock that is synchronous to CLOCK_ENCODERS
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLOCK_ENCODERS, EnableOut: Net_3376:macrocell.q
    UDB Clk/Enable \SHIFTREG_ENC_2:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: Net_3376:macrocell.q was determined to be a routed clock that is synchronous to CLOCK_ENCODERS
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLOCK_ENCODERS, EnableOut: Net_3376:macrocell.q
    UDB Clk/Enable \SHIFTREG_ENC_1:bSR:ClkEn\: with output requested to be synchronous
        ClockIn: Net_3376:macrocell.q was determined to be a routed clock that is synchronous to CLOCK_ENCODERS
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLOCK_ENCODERS, EnableOut: Net_3376:macrocell.q
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing Net_1287, Duplicate of \COUNTER_ENC:CounterUDB:prevCompare\ 
    MacroCell: Name=Net_1287, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1308) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \COUNTER_ENC:CounterUDB:cmp_out_i\
        );
        Output = Net_1287 (fanout=1)

    Removing Net_3511, Duplicate of \COUNTER_ENC:CounterUDB:overflow_reg_i\ 
    MacroCell: Name=Net_3511, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1308) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \COUNTER_ENC:CounterUDB:per_equal\
        );
        Output = Net_3511 (fanout=1)

End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART_RS485:BUART:rx_parity_bit\, Duplicate of \UART_RS485:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_RS485:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RS485:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART_RS485:BUART:rx_address_detected\, Duplicate of \UART_RS485:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_RS485:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RS485:BUART:rx_address_detected\ (fanout=0)

    Removing \UART_RS485:BUART:rx_parity_error_pre\, Duplicate of \UART_RS485:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_RS485:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RS485:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART_RS485:BUART:rx_markspace_pre\, Duplicate of \UART_RS485:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_RS485:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RS485:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART_RS485:BUART:tx_parity_bit\, Duplicate of \UART_RS485:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_RS485:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RS485:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART_RS485:BUART:tx_mark\, Duplicate of \UART_RS485:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART_RS485:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART_RS485:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = MISO_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MISO_1(0)__PA ,
            fb => Net_10734 ,
            pad => MISO_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CS4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CS4(0)__PA ,
            pin_input => Net_10709 ,
            pad => CS4(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CS5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CS5(0)__PA ,
            pin_input => Net_10710 ,
            pad => CS5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MOSI(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MOSI(0)__PA ,
            pin_input => Net_1458 ,
            pad => MOSI(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCLK(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCLK(0)__PA ,
            pin_input => Net_1459 ,
            pad => SCLK(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MOTOR_1B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_LO
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MOTOR_1B(0)__PA ,
            pin_input => Net_9767 ,
            pad => MOTOR_1B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = FTDI_ENABLE(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => FTDI_ENABLE(0)__PA ,
            pad => FTDI_ENABLE(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RS485_CTS(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_DOWN
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RS485_CTS(0)__PA ,
            pad => RS485_CTS(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CS3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CS3(0)__PA ,
            pin_input => Net_3064 ,
            pad => CS3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MOTOR_1A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_LO
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MOTOR_1A(0)__PA ,
            pin_input => Net_9772 ,
            pad => MOTOR_1A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RS485_RX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RS485_RX(0)__PA ,
            fb => Net_6196 ,
            pad => RS485_RX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RS485_TX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RS485_TX(0)__PA ,
            pin_input => Net_2627 ,
            pad => RS485_TX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = RS_485_EN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_HI_Z
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => RS_485_EN(0)__PA ,
            pin_input => Net_6020 ,
            pad => RS_485_EN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CS_on_board_IMU(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CS_on_board_IMU(0)__PA ,
            pin_input => Net_1630 ,
            pad => CS_on_board_IMU(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MISO(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MISO(0)__PA ,
            fb => Net_1469 ,
            pad => MISO(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CS1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CS1(0)__PA ,
            pin_input => Net_1628 ,
            pad => CS1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CS0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CS0(0)__PA ,
            pin_input => Net_3039 ,
            pad => CS0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_RED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_RED(0)__PA ,
            pin_input => Net_7325 ,
            pad => LED_RED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_GREEN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_GREEN(0)__PA ,
            pin_input => Net_7353 ,
            pad => LED_GREEN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CS2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CS2(0)__PA ,
            pin_input => Net_2501 ,
            pad => CS2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MOTOR_2A(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_LO
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MOTOR_2A(0)__PA ,
            pin_input => Net_9759 ,
            pad => MOTOR_2A(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MOTOR_2B(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_LO
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MOTOR_2B(0)__PA ,
            pin_input => Net_9749 ,
            pad => MOTOR_2B(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MOTOR_EN_1(0)
        Attributes:
            Alias: M1
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_LO
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 2
        PORT MAP (
            pa_out => MOTOR_EN_1(0)__PA ,
            pin_input => Net_9774 ,
            pad => MOTOR_EN_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MOTOR_EN_2(0)
        Attributes:
            Alias: M1
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: INP_DIS_LO
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 2
        PORT MAP (
            pa_out => MOTOR_EN_2(0)__PA ,
            pin_input => Net_9776 ,
            pad => MOTOR_EN_2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CS_ENCODER1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CS_ENCODER1(0)__PA ,
            pin_input => Net_7985 ,
            pad => CS_ENCODER1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CLK_ENCODER(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CLK_ENCODER(0)__PA ,
            pin_input => Net_3376 ,
            pad => CLK_ENCODER(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MISO_ENCODER(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => MISO_ENCODER(0)__PA ,
            fb => Net_1060 ,
            pad => MISO_ENCODER(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CS_ENCODER0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => CS_ENCODER0(0)__PA ,
            pin_input => Net_7983 ,
            pad => CS_ENCODER0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCLK_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCLK_1(0)__PA ,
            pin_input => Net_10808 ,
            pad => SCLK_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MOSI_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MOSI_1(0)__PA ,
            pin_input => Net_10806 ,
            pad => MOSI_1(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_10806, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_10751 * \SPI_IMU_1:BSPIM:mosi_hs_reg\
        );
        Output = Net_10806 (fanout=1)

    MacroCell: Name=\SPI_IMU_1:BSPIM:dpcounter_one\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI_IMU_1:BSPIM:count_4\ * !\SPI_IMU_1:BSPIM:count_3\ * 
              !\SPI_IMU_1:BSPIM:count_2\ * !\SPI_IMU_1:BSPIM:count_1\ * 
              \SPI_IMU_1:BSPIM:count_0\
        );
        Output = \SPI_IMU_1:BSPIM:dpcounter_one\ (fanout=1)

    MacroCell: Name=\SPI_IMU_1:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPI_IMU_1:BSPIM:state_2\ * !\SPI_IMU_1:BSPIM:state_1\ * 
              \SPI_IMU_1:BSPIM:state_0\
        );
        Output = \SPI_IMU_1:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\SPI_IMU_1:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI_IMU_1:BSPIM:state_2\ * !\SPI_IMU_1:BSPIM:state_1\ * 
              !\SPI_IMU_1:BSPIM:state_0\
        );
        Output = \SPI_IMU_1:BSPIM:tx_status_4\ (fanout=1)

    MacroCell: Name=\SPI_IMU_1:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI_IMU_1:BSPIM:count_4\ * !\SPI_IMU_1:BSPIM:count_3\ * 
              !\SPI_IMU_1:BSPIM:count_2\ * !\SPI_IMU_1:BSPIM:count_1\ * 
              \SPI_IMU_1:BSPIM:count_0\ * \SPI_IMU_1:BSPIM:rx_status_4\
        );
        Output = \SPI_IMU_1:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=Net_10709, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_10689_1 * !Net_10689_0 * !Net_10751
        );
        Output = Net_10709 (fanout=1)

    MacroCell: Name=Net_10710, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_10689_1 * Net_10689_0 * !Net_10751
        );
        Output = Net_10710 (fanout=1)

    MacroCell: Name=Net_2627, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:txn\
        );
        Output = Net_2627 (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\
            + !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_state_2\
        );
        Output = \UART_RS485:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_fifo_empty\ * 
              \UART_RS485:BUART:tx_state_2\
        );
        Output = \UART_RS485:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:tx_fifo_notfull\
        );
        Output = \UART_RS485:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\
        );
        Output = \UART_RS485:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_RS485:BUART:rx_load_fifo\ * 
              \UART_RS485:BUART:rx_fifofull\
        );
        Output = \UART_RS485:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_RS485:BUART:rx_fifonotempty\ * 
              \UART_RS485:BUART:rx_state_stop1_reg\
        );
        Output = \UART_RS485:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=Net_1458, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_3044 * \SPI_IMU:BSPIM:mosi_hs_reg\
        );
        Output = Net_1458 (fanout=1)

    MacroCell: Name=\SPI_IMU:BSPIM:dpcounter_one\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI_IMU:BSPIM:count_4\ * !\SPI_IMU:BSPIM:count_3\ * 
              !\SPI_IMU:BSPIM:count_2\ * !\SPI_IMU:BSPIM:count_1\ * 
              \SPI_IMU:BSPIM:count_0\
        );
        Output = \SPI_IMU:BSPIM:dpcounter_one\ (fanout=1)

    MacroCell: Name=\SPI_IMU:BSPIM:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              \SPI_IMU:BSPIM:state_0\
        );
        Output = \SPI_IMU:BSPIM:tx_status_0\ (fanout=1)

    MacroCell: Name=\SPI_IMU:BSPIM:tx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:state_0\
        );
        Output = \SPI_IMU:BSPIM:tx_status_4\ (fanout=1)

    MacroCell: Name=\SPI_IMU:BSPIM:rx_status_6\, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI_IMU:BSPIM:count_4\ * !\SPI_IMU:BSPIM:count_3\ * 
              !\SPI_IMU:BSPIM:count_2\ * !\SPI_IMU:BSPIM:count_1\ * 
              \SPI_IMU:BSPIM:count_0\ * \SPI_IMU:BSPIM:rx_status_4\
        );
        Output = \SPI_IMU:BSPIM:rx_status_6\ (fanout=1)

    MacroCell: Name=Net_7353, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_5579 * !Net_7694
        );
        Output = Net_7353 (fanout=1)

    MacroCell: Name=Net_7325, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_5579 * !Net_7450 * !Net_7667
        );
        Output = Net_7325 (fanout=1)

    MacroCell: Name=Net_9774, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_10337
        );
        Output = Net_9774 (fanout=1)

    MacroCell: Name=Net_9776, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_10313
        );
        Output = Net_9776 (fanout=1)

    MacroCell: Name=Net_1630, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_3063_2 * !Net_3063_1 * !Net_3063_0 * !Net_3044
        );
        Output = Net_1630 (fanout=1)

    MacroCell: Name=Net_3039, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_3063_2 * !Net_3063_1 * Net_3063_0 * !Net_3044
        );
        Output = Net_3039 (fanout=1)

    MacroCell: Name=Net_1628, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_3063_2 * Net_3063_1 * !Net_3063_0 * !Net_3044
        );
        Output = Net_1628 (fanout=1)

    MacroCell: Name=Net_2501, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_3063_2 * Net_3063_1 * Net_3063_0 * !Net_3044
        );
        Output = Net_2501 (fanout=1)

    MacroCell: Name=Net_3064, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_3063_2 * !Net_3063_1 * !Net_3063_0 * !Net_3044
        );
        Output = Net_3064 (fanout=1)

    MacroCell: Name=\COUNTER_ENC:CounterUDB:reload\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_8907 * !\COUNTER_ENC:CounterUDB:per_equal\
        );
        Output = \COUNTER_ENC:CounterUDB:reload\ (fanout=1)

    MacroCell: Name=\COUNTER_ENC:CounterUDB:status_0\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \COUNTER_ENC:CounterUDB:cmp_out_i\ * 
              !\COUNTER_ENC:CounterUDB:prevCompare\
        );
        Output = \COUNTER_ENC:CounterUDB:status_0\ (fanout=1)

    MacroCell: Name=\COUNTER_ENC:CounterUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \COUNTER_ENC:CounterUDB:per_equal\ * 
              !\COUNTER_ENC:CounterUDB:overflow_reg_i\
        );
        Output = \COUNTER_ENC:CounterUDB:status_2\ (fanout=1)

    MacroCell: Name=\COUNTER_ENC:CounterUDB:count_enable\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \COUNTER_ENC:CounterUDB:control_7\ * 
              !\COUNTER_ENC:CounterUDB:count_stored_i\ * Net_3376
        );
        Output = \COUNTER_ENC:CounterUDB:count_enable\ (fanout=1)

    MacroCell: Name=Net_7983, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_3426 * !Net_7981
        );
        Output = Net_7983 (fanout=1)

    MacroCell: Name=Net_7985, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_3426 * Net_7981
        );
        Output = Net_7985 (fanout=1)

    MacroCell: Name=Net_9767, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_2982 * Net_9969 * !Net_10233
            + Net_2982 * Net_10233
        );
        Output = Net_9767 (fanout=1)

    MacroCell: Name=Net_9759, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_9990 * Net_3021
            + Net_9990 * Net_10264
        );
        Output = Net_9759 (fanout=1)

    MacroCell: Name=Net_9772, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_2982 * Net_9969
            + Net_9969 * Net_10233
        );
        Output = Net_9772 (fanout=1)

    MacroCell: Name=Net_9749, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_9990 * !Net_3021 * !Net_10264
            + Net_3021 * Net_10264
        );
        Output = Net_9749 (fanout=1)

    MacroCell: Name=__ONE__, Mode=(Combinatorial)
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=4)

    MacroCell: Name=\SPI_IMU_1:BSPIM:load_rx_data\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SPI_IMU_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI_IMU_1:BSPIM:count_4\ * !\SPI_IMU_1:BSPIM:count_3\ * 
              !\SPI_IMU_1:BSPIM:count_2\ * !\SPI_IMU_1:BSPIM:count_1\ * 
              \SPI_IMU_1:BSPIM:count_0\
        );
        Output = \SPI_IMU_1:BSPIM:load_rx_data\ (fanout=1)

    MacroCell: Name=\SPI_IMU_1:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPI_IMU_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPI_IMU_1:BSPIM:state_2\ * !\SPI_IMU_1:BSPIM:state_1\ * 
              \SPI_IMU_1:BSPIM:state_0\
            + !\SPI_IMU_1:BSPIM:state_2\ * \SPI_IMU_1:BSPIM:state_1\ * 
              !\SPI_IMU_1:BSPIM:state_0\ * !\SPI_IMU_1:BSPIM:count_4\ * 
              !\SPI_IMU_1:BSPIM:count_3\ * !\SPI_IMU_1:BSPIM:count_2\ * 
              !\SPI_IMU_1:BSPIM:count_1\ * \SPI_IMU_1:BSPIM:count_0\ * 
              \SPI_IMU_1:BSPIM:is_spi_done\
            + !\SPI_IMU_1:BSPIM:state_2\ * \SPI_IMU_1:BSPIM:state_0\ * 
              !\SPI_IMU_1:BSPIM:count_4\ * !\SPI_IMU_1:BSPIM:count_3\ * 
              \SPI_IMU_1:BSPIM:count_2\ * !\SPI_IMU_1:BSPIM:count_1\ * 
              !\SPI_IMU_1:BSPIM:count_0\ * !\SPI_IMU_1:BSPIM:tx_status_1\
        );
        Output = \SPI_IMU_1:BSPIM:state_2\ (fanout=14)

    MacroCell: Name=\SPI_IMU_1:BSPIM:state_1\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPI_IMU_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SPI_IMU_1:BSPIM:state_2\ * !\SPI_IMU_1:BSPIM:state_1\ * 
              !\SPI_IMU_1:BSPIM:state_0\
            + !\SPI_IMU_1:BSPIM:state_2\ * !\SPI_IMU_1:BSPIM:state_0\ * 
              !\SPI_IMU_1:BSPIM:count_4\ * !\SPI_IMU_1:BSPIM:count_3\ * 
              !\SPI_IMU_1:BSPIM:count_2\ * !\SPI_IMU_1:BSPIM:count_1\ * 
              \SPI_IMU_1:BSPIM:count_0\ * \SPI_IMU_1:BSPIM:is_spi_done\
            + \SPI_IMU_1:BSPIM:state_2\ * \SPI_IMU_1:BSPIM:state_0\
            + \SPI_IMU_1:BSPIM:state_1\ * \SPI_IMU_1:BSPIM:state_0\ * 
              !\SPI_IMU_1:BSPIM:count_4\ * !\SPI_IMU_1:BSPIM:count_3\ * 
              \SPI_IMU_1:BSPIM:count_2\ * !\SPI_IMU_1:BSPIM:count_1\ * 
              !\SPI_IMU_1:BSPIM:count_0\ * !\SPI_IMU_1:BSPIM:tx_status_1\
        );
        Output = \SPI_IMU_1:BSPIM:state_1\ (fanout=14)

    MacroCell: Name=\SPI_IMU_1:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SPI_IMU_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\SPI_IMU_1:BSPIM:state_2\ * !\SPI_IMU_1:BSPIM:state_1\ * 
              !\SPI_IMU_1:BSPIM:state_0\ * \SPI_IMU_1:BSPIM:tx_status_1\
            + \SPI_IMU_1:BSPIM:state_2\ * \SPI_IMU_1:BSPIM:state_1\ * 
              !\SPI_IMU_1:BSPIM:state_0\
        );
        Output = \SPI_IMU_1:BSPIM:state_0\ (fanout=14)

    MacroCell: Name=Net_10751, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPI_IMU_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPI_IMU_1:BSPIM:state_2\ * !\SPI_IMU_1:BSPIM:state_1\ * 
              !\SPI_IMU_1:BSPIM:state_0\ * !Net_10751
            + !\SPI_IMU_1:BSPIM:state_2\ * !\SPI_IMU_1:BSPIM:state_1\ * 
              \SPI_IMU_1:BSPIM:state_0\ * Net_10751
            + \SPI_IMU_1:BSPIM:state_2\ * \SPI_IMU_1:BSPIM:state_1\ * 
              \SPI_IMU_1:BSPIM:state_0\ * !Net_10751
        );
        Output = Net_10751 (fanout=4)

    MacroCell: Name=\SPI_IMU_1:BSPIM:mosi_hs_reg\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\SPI_IMU_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\SPI_IMU_1:BSPIM:state_2\ * !\SPI_IMU_1:BSPIM:state_1\ * 
              \SPI_IMU_1:BSPIM:state_0\ * \SPI_IMU_1:BSPIM:mosi_from_dp\
            + !\SPI_IMU_1:BSPIM:state_2\ * \SPI_IMU_1:BSPIM:state_1\ * 
              \SPI_IMU_1:BSPIM:state_0\ * \SPI_IMU_1:BSPIM:mosi_from_dp_reg\
            + !\SPI_IMU_1:BSPIM:state_2\ * !\SPI_IMU_1:BSPIM:state_0\ * 
              \SPI_IMU_1:BSPIM:mosi_hs_reg\
            + \SPI_IMU_1:BSPIM:state_2\ * \SPI_IMU_1:BSPIM:state_1\ * 
              !\SPI_IMU_1:BSPIM:state_0\ * \SPI_IMU_1:BSPIM:mosi_from_dp\
            + \SPI_IMU_1:BSPIM:state_2\ * \SPI_IMU_1:BSPIM:state_0\ * 
              \SPI_IMU_1:BSPIM:mosi_hs_reg\
            + !\SPI_IMU_1:BSPIM:state_1\ * !\SPI_IMU_1:BSPIM:state_0\ * 
              \SPI_IMU_1:BSPIM:mosi_hs_reg\
        );
        Output = \SPI_IMU_1:BSPIM:mosi_hs_reg\ (fanout=2)

    MacroCell: Name=\SPI_IMU_1:BSPIM:mosi_pre_reg\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 8
        List of special equations: 
            Clock  = (\SPI_IMU_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        !(
              !\SPI_IMU_1:BSPIM:state_2\ * \SPI_IMU_1:BSPIM:state_1\ * 
              !\SPI_IMU_1:BSPIM:count_4\ * !\SPI_IMU_1:BSPIM:count_3\ * 
              !\SPI_IMU_1:BSPIM:count_2\ * !\SPI_IMU_1:BSPIM:count_1\ * 
              \SPI_IMU_1:BSPIM:count_0\ * \SPI_IMU_1:BSPIM:ld_ident\
            + !\SPI_IMU_1:BSPIM:state_2\ * \SPI_IMU_1:BSPIM:state_0\
            + !\SPI_IMU_1:BSPIM:state_2\ * !\SPI_IMU_1:BSPIM:count_4\ * 
              !\SPI_IMU_1:BSPIM:count_3\ * !\SPI_IMU_1:BSPIM:count_2\ * 
              !\SPI_IMU_1:BSPIM:count_1\ * \SPI_IMU_1:BSPIM:count_0\ * 
              !\SPI_IMU_1:BSPIM:mosi_pre_reg\ * \SPI_IMU_1:BSPIM:ld_ident\
            + \SPI_IMU_1:BSPIM:state_2\ * !\SPI_IMU_1:BSPIM:state_1\ * 
              !\SPI_IMU_1:BSPIM:state_0\
            + !\SPI_IMU_1:BSPIM:state_1\ * !\SPI_IMU_1:BSPIM:mosi_pre_reg\
            + \SPI_IMU_1:BSPIM:state_1\ * !\SPI_IMU_1:BSPIM:state_0\ * 
              \SPI_IMU_1:BSPIM:mosi_from_dp\ * \SPI_IMU_1:BSPIM:mosi_pre_reg\
            + \SPI_IMU_1:BSPIM:state_0\ * !\SPI_IMU_1:BSPIM:mosi_pre_reg\
            + !\SPI_IMU_1:BSPIM:mosi_from_dp\ * 
              !\SPI_IMU_1:BSPIM:mosi_pre_reg\
        );
        Output = \SPI_IMU_1:BSPIM:mosi_pre_reg\ (fanout=1)

    MacroCell: Name=\SPI_IMU_1:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPI_IMU_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPI_IMU_1:BSPIM:state_2\ * !\SPI_IMU_1:BSPIM:count_4\ * 
              !\SPI_IMU_1:BSPIM:count_3\ * !\SPI_IMU_1:BSPIM:count_2\ * 
              !\SPI_IMU_1:BSPIM:count_1\ * !\SPI_IMU_1:BSPIM:count_0\ * 
              \SPI_IMU_1:BSPIM:load_cond\
            + \SPI_IMU_1:BSPIM:state_2\ * !\SPI_IMU_1:BSPIM:state_1\ * 
              !\SPI_IMU_1:BSPIM:state_0\ * !\SPI_IMU_1:BSPIM:load_cond\
            + \SPI_IMU_1:BSPIM:state_1\ * !\SPI_IMU_1:BSPIM:count_4\ * 
              !\SPI_IMU_1:BSPIM:count_3\ * !\SPI_IMU_1:BSPIM:count_2\ * 
              !\SPI_IMU_1:BSPIM:count_1\ * !\SPI_IMU_1:BSPIM:count_0\ * 
              \SPI_IMU_1:BSPIM:load_cond\
            + \SPI_IMU_1:BSPIM:state_0\ * !\SPI_IMU_1:BSPIM:count_4\ * 
              !\SPI_IMU_1:BSPIM:count_3\ * !\SPI_IMU_1:BSPIM:count_2\ * 
              !\SPI_IMU_1:BSPIM:count_1\ * !\SPI_IMU_1:BSPIM:count_0\ * 
              \SPI_IMU_1:BSPIM:load_cond\
        );
        Output = \SPI_IMU_1:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\SPI_IMU_1:BSPIM:mosi_from_dp_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SPI_IMU_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPI_IMU_1:BSPIM:mosi_from_dp\
        );
        Output = \SPI_IMU_1:BSPIM:mosi_from_dp_reg\ (fanout=1)

    MacroCell: Name=\SPI_IMU_1:BSPIM:is_spi_done\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SPI_IMU_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SPI_IMU_1:BSPIM:state_2\ * \SPI_IMU_1:BSPIM:state_1\ * 
              \SPI_IMU_1:BSPIM:state_0\ * !\SPI_IMU_1:BSPIM:count_4\ * 
              !\SPI_IMU_1:BSPIM:count_3\ * \SPI_IMU_1:BSPIM:count_2\ * 
              !\SPI_IMU_1:BSPIM:count_1\ * !\SPI_IMU_1:BSPIM:count_0\ * 
              \SPI_IMU_1:BSPIM:tx_status_1\ * !\SPI_IMU_1:BSPIM:is_spi_done\
            + \SPI_IMU_1:BSPIM:state_2\ * !\SPI_IMU_1:BSPIM:state_1\ * 
              \SPI_IMU_1:BSPIM:state_0\ * \SPI_IMU_1:BSPIM:is_spi_done\
        );
        Output = \SPI_IMU_1:BSPIM:is_spi_done\ (fanout=4)

    MacroCell: Name=\SPI_IMU_1:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPI_IMU_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPI_IMU_1:BSPIM:state_2\ * !\SPI_IMU_1:BSPIM:state_1\ * 
              !\SPI_IMU_1:BSPIM:state_0\ * \SPI_IMU_1:BSPIM:cnt_enable\
            + !\SPI_IMU_1:BSPIM:state_2\ * !\SPI_IMU_1:BSPIM:state_1\ * 
              \SPI_IMU_1:BSPIM:state_0\ * !\SPI_IMU_1:BSPIM:cnt_enable\
            + !\SPI_IMU_1:BSPIM:state_2\ * !\SPI_IMU_1:BSPIM:state_0\ * 
              !\SPI_IMU_1:BSPIM:count_4\ * !\SPI_IMU_1:BSPIM:count_3\ * 
              !\SPI_IMU_1:BSPIM:count_2\ * !\SPI_IMU_1:BSPIM:count_1\ * 
              \SPI_IMU_1:BSPIM:count_0\ * \SPI_IMU_1:BSPIM:is_spi_done\ * 
              \SPI_IMU_1:BSPIM:cnt_enable\
            + \SPI_IMU_1:BSPIM:state_2\ * \SPI_IMU_1:BSPIM:state_0\ * 
              \SPI_IMU_1:BSPIM:cnt_enable\
        );
        Output = \SPI_IMU_1:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=\SPI_IMU_1:BSPIM:ld_ident\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SPI_IMU_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \SPI_IMU_1:BSPIM:state_2\ * !\SPI_IMU_1:BSPIM:state_1\ * 
              !\SPI_IMU_1:BSPIM:state_0\ * !\SPI_IMU_1:BSPIM:ld_ident\
            + \SPI_IMU_1:BSPIM:state_2\ * \SPI_IMU_1:BSPIM:state_1\ * 
              \SPI_IMU_1:BSPIM:state_0\ * \SPI_IMU_1:BSPIM:ld_ident\
        );
        Output = \SPI_IMU_1:BSPIM:ld_ident\ (fanout=2)

    MacroCell: Name=Net_10808, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPI_IMU_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\SPI_IMU_1:BSPIM:state_2\ * \SPI_IMU_1:BSPIM:state_1\ * 
              \SPI_IMU_1:BSPIM:state_0\
            + !\SPI_IMU_1:BSPIM:state_2\ * \SPI_IMU_1:BSPIM:state_0\ * 
              !Net_10808
            + \SPI_IMU_1:BSPIM:state_2\ * \SPI_IMU_1:BSPIM:state_1\ * 
              !\SPI_IMU_1:BSPIM:state_0\
        );
        Output = Net_10808 (fanout=2)

    MacroCell: Name=Net_1459, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !Net_1459 * !\SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_0\
            + !\SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_1\ * 
              \SPI_IMU:BSPIM:state_0\
            + \SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:state_0\
        );
        Output = Net_1459 (fanout=2)

    MacroCell: Name=\PWM_MOTORS:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_MOTORS:PWMUDB:control_7\
        );
        Output = \PWM_MOTORS:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=Net_9969, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_MOTORS:PWMUDB:runmode_enable\ * 
              \PWM_MOTORS:PWMUDB:cmp1_eq\
            + \PWM_MOTORS:PWMUDB:runmode_enable\ * 
              \PWM_MOTORS:PWMUDB:cmp1_less\
        );
        Output = Net_9969 (fanout=2)

    MacroCell: Name=Net_9990, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_MOTORS:PWMUDB:runmode_enable\ * 
              \PWM_MOTORS:PWMUDB:cmp2_eq\
            + \PWM_MOTORS:PWMUDB:runmode_enable\ * 
              \PWM_MOTORS:PWMUDB:cmp2_less\
        );
        Output = Net_9990 (fanout=2)

    MacroCell: Name=cy_srff_1, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              cy_srff_1 * !Net_3334
            + Net_3240 * !Net_3334
        );
        Output = cy_srff_1 (fanout=2)

    MacroCell: Name=\UART_RS485:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_RS485:BUART:txn\ * \UART_RS485:BUART:tx_state_1\ * 
              !\UART_RS485:BUART:tx_bitclk\
            + \UART_RS485:BUART:txn\ * \UART_RS485:BUART:tx_state_2\
            + !\UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_shift_out\ * 
              !\UART_RS485:BUART:tx_state_2\
            + !\UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_state_2\ * !\UART_RS485:BUART:tx_bitclk\
            + \UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_shift_out\ * 
              !\UART_RS485:BUART:tx_state_2\ * 
              !\UART_RS485:BUART:tx_counter_dp\ * 
              \UART_RS485:BUART:tx_bitclk\
        );
        Output = \UART_RS485:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART_RS485:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_2\ * 
              \UART_RS485:BUART:tx_counter_dp\ * \UART_RS485:BUART:tx_bitclk\
            + \UART_RS485:BUART:tx_state_0\ * !\UART_RS485:BUART:tx_state_2\ * 
              \UART_RS485:BUART:tx_bitclk\
        );
        Output = \UART_RS485:BUART:tx_state_1\ (fanout=9)

    MacroCell: Name=\UART_RS485:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              !\UART_RS485:BUART:tx_fifo_empty\
            + !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_fifo_empty\ * 
              !\UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_fifo_empty\ * 
              \UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_0\ * !\UART_RS485:BUART:tx_state_2\ * 
              \UART_RS485:BUART:tx_bitclk\
        );
        Output = \UART_RS485:BUART:tx_state_0\ (fanout=9)

    MacroCell: Name=\UART_RS485:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_state_2\ * \UART_RS485:BUART:tx_bitclk\
            + \UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_2\ * 
              \UART_RS485:BUART:tx_counter_dp\ * \UART_RS485:BUART:tx_bitclk\
        );
        Output = \UART_RS485:BUART:tx_state_2\ (fanout=8)

    MacroCell: Name=Net_6020, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_state_2\
        );
        Output = Net_6020 (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_state_2\
            + !\UART_RS485:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_RS485:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART_RS485:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * !Net_6196_SYNCOUT
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_state_1\ (fanout=12)

    MacroCell: Name=\UART_RS485:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * !Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_4\ * 
              !\UART_RS485:BUART:rx_count_3\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_state_0\ (fanout=12)

    MacroCell: Name=\UART_RS485:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_4\ * 
              !\UART_RS485:BUART:rx_count_3\
        );
        Output = \UART_RS485:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART_RS485:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_4\ * 
              !\UART_RS485:BUART:rx_count_3\
        );
        Output = \UART_RS485:BUART:rx_state_3\ (fanout=11)

    MacroCell: Name=\UART_RS485:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\
            + \UART_RS485:BUART:rx_state_2_split\
        );
        Output = \UART_RS485:BUART:rx_state_2\ (fanout=11)

    MacroCell: Name=\UART_RS485:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:rx_count_2\ * !\UART_RS485:BUART:rx_count_1\ * 
              !\UART_RS485:BUART:rx_count_0\
        );
        Output = \UART_RS485:BUART:rx_bitclk_enable\ (fanout=10)

    MacroCell: Name=\UART_RS485:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\
        );
        Output = \UART_RS485:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:rx_status_1\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\ * 
              !\UART_RS485:BUART:rx_count_4\ * !\UART_RS485:BUART:rx_count_3\ * 
              !\UART_RS485:BUART:rx_break_detect\
        );
        Output = \UART_RS485:BUART:rx_status_1\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART_RS485:BUART:rx_break_detect\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\ * !Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * Net_6196_SYNCOUT
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\ * 
              !\UART_RS485:BUART:rx_count_4\ * !\UART_RS485:BUART:rx_count_3\ * 
              !\UART_RS485:BUART:rx_break_detect\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_break_detect\ (fanout=5)

    MacroCell: Name=\UART_RS485:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\SPI_IMU:BSPIM:load_rx_data\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI_IMU:BSPIM:count_4\ * !\SPI_IMU:BSPIM:count_3\ * 
              !\SPI_IMU:BSPIM:count_2\ * !\SPI_IMU:BSPIM:count_1\ * 
              \SPI_IMU:BSPIM:count_0\
        );
        Output = \SPI_IMU:BSPIM:load_rx_data\ (fanout=1)

    MacroCell: Name=\SPI_IMU:BSPIM:state_2\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              \SPI_IMU:BSPIM:state_0\
            + !\SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:state_0\ * !\SPI_IMU:BSPIM:count_4\ * 
              !\SPI_IMU:BSPIM:count_3\ * !\SPI_IMU:BSPIM:count_2\ * 
              !\SPI_IMU:BSPIM:count_1\ * \SPI_IMU:BSPIM:count_0\ * 
              \SPI_IMU:BSPIM:is_spi_done\
            + !\SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_0\ * 
              !\SPI_IMU:BSPIM:count_4\ * !\SPI_IMU:BSPIM:count_3\ * 
              \SPI_IMU:BSPIM:count_2\ * !\SPI_IMU:BSPIM:count_1\ * 
              !\SPI_IMU:BSPIM:count_0\ * !\SPI_IMU:BSPIM:tx_status_1\
        );
        Output = \SPI_IMU:BSPIM:state_2\ (fanout=14)

    MacroCell: Name=\SPI_IMU:BSPIM:state_1\, Mode=(D-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:state_0\
            + !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_0\ * 
              !\SPI_IMU:BSPIM:count_4\ * !\SPI_IMU:BSPIM:count_3\ * 
              !\SPI_IMU:BSPIM:count_2\ * !\SPI_IMU:BSPIM:count_1\ * 
              \SPI_IMU:BSPIM:count_0\ * \SPI_IMU:BSPIM:is_spi_done\
            + \SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_0\
            + \SPI_IMU:BSPIM:state_1\ * \SPI_IMU:BSPIM:state_0\ * 
              !\SPI_IMU:BSPIM:count_4\ * !\SPI_IMU:BSPIM:count_3\ * 
              \SPI_IMU:BSPIM:count_2\ * !\SPI_IMU:BSPIM:count_1\ * 
              !\SPI_IMU:BSPIM:count_0\ * !\SPI_IMU:BSPIM:tx_status_1\
        );
        Output = \SPI_IMU:BSPIM:state_1\ (fanout=14)

    MacroCell: Name=\SPI_IMU:BSPIM:state_0\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:state_0\ * \SPI_IMU:BSPIM:tx_status_1\
            + \SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:state_0\
        );
        Output = \SPI_IMU:BSPIM:state_0\ (fanout=14)

    MacroCell: Name=Net_3044, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:state_0\ * !Net_3044
            + !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              \SPI_IMU:BSPIM:state_0\ * Net_3044
            + \SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_1\ * 
              \SPI_IMU:BSPIM:state_0\ * !Net_3044
        );
        Output = Net_3044 (fanout=7)

    MacroCell: Name=\SPI_IMU:BSPIM:mosi_hs_reg\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              \SPI_IMU:BSPIM:state_0\ * \SPI_IMU:BSPIM:mosi_from_dp\
            + !\SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_1\ * 
              \SPI_IMU:BSPIM:state_0\ * \SPI_IMU:BSPIM:mosi_from_dp_reg\
            + !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_0\ * 
              \SPI_IMU:BSPIM:mosi_hs_reg\
            + \SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:state_0\ * \SPI_IMU:BSPIM:mosi_from_dp\
            + \SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_0\ * 
              \SPI_IMU:BSPIM:mosi_hs_reg\
            + !\SPI_IMU:BSPIM:state_1\ * !\SPI_IMU:BSPIM:state_0\ * 
              \SPI_IMU:BSPIM:mosi_hs_reg\
        );
        Output = \SPI_IMU:BSPIM:mosi_hs_reg\ (fanout=2)

    MacroCell: Name=\SPI_IMU:BSPIM:mosi_pre_reg\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 8
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        !(
              !\SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:count_4\ * !\SPI_IMU:BSPIM:count_3\ * 
              !\SPI_IMU:BSPIM:count_2\ * !\SPI_IMU:BSPIM:count_1\ * 
              \SPI_IMU:BSPIM:count_0\ * \SPI_IMU:BSPIM:ld_ident\
            + !\SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_0\
            + !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:count_4\ * 
              !\SPI_IMU:BSPIM:count_3\ * !\SPI_IMU:BSPIM:count_2\ * 
              !\SPI_IMU:BSPIM:count_1\ * \SPI_IMU:BSPIM:count_0\ * 
              !\SPI_IMU:BSPIM:mosi_pre_reg\ * \SPI_IMU:BSPIM:ld_ident\
            + \SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:state_0\
            + !\SPI_IMU:BSPIM:state_1\ * !\SPI_IMU:BSPIM:mosi_pre_reg\
            + \SPI_IMU:BSPIM:state_1\ * !\SPI_IMU:BSPIM:state_0\ * 
              \SPI_IMU:BSPIM:mosi_from_dp\ * \SPI_IMU:BSPIM:mosi_pre_reg\
            + \SPI_IMU:BSPIM:state_0\ * !\SPI_IMU:BSPIM:mosi_pre_reg\
            + !\SPI_IMU:BSPIM:mosi_from_dp\ * !\SPI_IMU:BSPIM:mosi_pre_reg\
        );
        Output = \SPI_IMU:BSPIM:mosi_pre_reg\ (fanout=1)

    MacroCell: Name=\SPI_IMU:BSPIM:load_cond\, Mode=(T-Register)
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:count_4\ * 
              !\SPI_IMU:BSPIM:count_3\ * !\SPI_IMU:BSPIM:count_2\ * 
              !\SPI_IMU:BSPIM:count_1\ * !\SPI_IMU:BSPIM:count_0\ * 
              \SPI_IMU:BSPIM:load_cond\
            + \SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:state_0\ * !\SPI_IMU:BSPIM:load_cond\
            + \SPI_IMU:BSPIM:state_1\ * !\SPI_IMU:BSPIM:count_4\ * 
              !\SPI_IMU:BSPIM:count_3\ * !\SPI_IMU:BSPIM:count_2\ * 
              !\SPI_IMU:BSPIM:count_1\ * !\SPI_IMU:BSPIM:count_0\ * 
              \SPI_IMU:BSPIM:load_cond\
            + \SPI_IMU:BSPIM:state_0\ * !\SPI_IMU:BSPIM:count_4\ * 
              !\SPI_IMU:BSPIM:count_3\ * !\SPI_IMU:BSPIM:count_2\ * 
              !\SPI_IMU:BSPIM:count_1\ * !\SPI_IMU:BSPIM:count_0\ * 
              \SPI_IMU:BSPIM:load_cond\
        );
        Output = \SPI_IMU:BSPIM:load_cond\ (fanout=1)

    MacroCell: Name=\SPI_IMU:BSPIM:mosi_from_dp_reg\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPI_IMU:BSPIM:mosi_from_dp\
        );
        Output = \SPI_IMU:BSPIM:mosi_from_dp_reg\ (fanout=1)

    MacroCell: Name=\SPI_IMU:BSPIM:is_spi_done\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_1\ * 
              \SPI_IMU:BSPIM:state_0\ * !\SPI_IMU:BSPIM:count_4\ * 
              !\SPI_IMU:BSPIM:count_3\ * \SPI_IMU:BSPIM:count_2\ * 
              !\SPI_IMU:BSPIM:count_1\ * !\SPI_IMU:BSPIM:count_0\ * 
              \SPI_IMU:BSPIM:tx_status_1\ * !\SPI_IMU:BSPIM:is_spi_done\
            + \SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              \SPI_IMU:BSPIM:state_0\ * \SPI_IMU:BSPIM:is_spi_done\
        );
        Output = \SPI_IMU:BSPIM:is_spi_done\ (fanout=4)

    MacroCell: Name=\SPI_IMU:BSPIM:cnt_enable\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:state_0\ * \SPI_IMU:BSPIM:cnt_enable\
            + !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              \SPI_IMU:BSPIM:state_0\ * !\SPI_IMU:BSPIM:cnt_enable\
            + !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_0\ * 
              !\SPI_IMU:BSPIM:count_4\ * !\SPI_IMU:BSPIM:count_3\ * 
              !\SPI_IMU:BSPIM:count_2\ * !\SPI_IMU:BSPIM:count_1\ * 
              \SPI_IMU:BSPIM:count_0\ * \SPI_IMU:BSPIM:is_spi_done\ * 
              \SPI_IMU:BSPIM:cnt_enable\
            + \SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_0\ * 
              \SPI_IMU:BSPIM:cnt_enable\
        );
        Output = \SPI_IMU:BSPIM:cnt_enable\ (fanout=2)

    MacroCell: Name=\SPI_IMU:BSPIM:ld_ident\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:state_0\ * !\SPI_IMU:BSPIM:ld_ident\
            + \SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_1\ * 
              \SPI_IMU:BSPIM:state_0\ * \SPI_IMU:BSPIM:ld_ident\
        );
        Output = \SPI_IMU:BSPIM:ld_ident\ (fanout=2)

    MacroCell: Name=\BLINK_05HZ:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6987) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BLINK_05HZ:PWMUDB:control_7\ * Net_3925
        );
        Output = \BLINK_05HZ:PWMUDB:runmode_enable\ (fanout=3)

    MacroCell: Name=Net_5579, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_6987) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \BLINK_05HZ:PWMUDB:runmode_enable\ * 
              \BLINK_05HZ:PWMUDB:cmp1_eq\
            + \BLINK_05HZ:PWMUDB:runmode_enable\ * 
              \BLINK_05HZ:PWMUDB:cmp1_less\
        );
        Output = Net_5579 (fanout=2)

    MacroCell: Name=\BLINK_25HZ:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6987) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5930 * \BLINK_25HZ:PWMUDB:control_7\
        );
        Output = \BLINK_25HZ:PWMUDB:runmode_enable\ (fanout=2)

    MacroCell: Name=Net_7667, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_6987) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \BLINK_25HZ:PWMUDB:runmode_enable\ * 
              \BLINK_25HZ:PWMUDB:cmp1_eq\
            + \BLINK_25HZ:PWMUDB:runmode_enable\ * 
              \BLINK_25HZ:PWMUDB:cmp1_less\
        );
        Output = Net_7667 (fanout=1)

    MacroCell: Name=\COUNTER_ENC:CounterUDB:overflow_reg_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1308) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \COUNTER_ENC:CounterUDB:per_equal\
        );
        Output = \COUNTER_ENC:CounterUDB:overflow_reg_i\ (fanout=2)

    MacroCell: Name=\UART_RS485:BUART:rx_state_2_split\, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_2\ * Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_last\ * !Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_4\ * 
              !\UART_RS485:BUART:rx_count_3\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_state_2_split\ (fanout=1)

    MacroCell: Name=\COUNTER_ENC:CounterUDB:prevCompare\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1308) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \COUNTER_ENC:CounterUDB:cmp_out_i\
        );
        Output = \COUNTER_ENC:CounterUDB:prevCompare\ (fanout=2)

    MacroCell: Name=\COUNTER_ENC:CounterUDB:count_stored_i\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1308) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3376
        );
        Output = \COUNTER_ENC:CounterUDB:count_stored_i\ (fanout=1)

    MacroCell: Name=Net_3376, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1308) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_3376 (fanout=21)

    MacroCell: Name=Net_3426, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = !(Net_1308) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\COUNTER_ENC:CounterUDB:overflow_reg_i\ * 
              !\COUNTER_ENC:CounterUDB:prevCompare\
        );
        Output = Net_3426 (fanout=17)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\SPI_IMU_1:BSPIM:sR8:Dp:u0\
        PORT MAP (
            clock => \SPI_IMU_1:Net_276\ ,
            cs_addr_2 => \SPI_IMU_1:BSPIM:state_2\ ,
            cs_addr_1 => \SPI_IMU_1:BSPIM:state_1\ ,
            cs_addr_0 => \SPI_IMU_1:BSPIM:state_0\ ,
            route_si => Net_10734 ,
            f1_load => \SPI_IMU_1:BSPIM:load_rx_data\ ,
            so_comb => \SPI_IMU_1:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \SPI_IMU_1:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \SPI_IMU_1:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \SPI_IMU_1:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \SPI_IMU_1:BSPIM:rx_status_4\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001100111100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_MOTORS:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_2334 ,
            cs_addr_2 => \PWM_MOTORS:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_MOTORS:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_MOTORS:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_MOTORS:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_MOTORS:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_2334 ,
            cs_addr_2 => \PWM_MOTORS:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_MOTORS:PWMUDB:runmode_enable\ ,
            ce0_comb => \PWM_MOTORS:PWMUDB:cmp1_eq\ ,
            cl0_comb => \PWM_MOTORS:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_MOTORS:PWMUDB:tc_i\ ,
            ce1_comb => \PWM_MOTORS:PWMUDB:cmp2_eq\ ,
            cl1_comb => \PWM_MOTORS:PWMUDB:cmp2_less\ ,
            chain_in => \PWM_MOTORS:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_MOTORS:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\UART_RS485:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => Net_124 ,
            cs_addr_2 => \UART_RS485:BUART:tx_state_1\ ,
            cs_addr_1 => \UART_RS485:BUART:tx_state_0\ ,
            cs_addr_0 => \UART_RS485:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART_RS485:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART_RS485:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART_RS485:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => Net_124 ,
            cs_addr_0 => \UART_RS485:BUART:counter_load_not\ ,
            ce0_reg => \UART_RS485:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART_RS485:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART_RS485:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => Net_124 ,
            cs_addr_2 => \UART_RS485:BUART:rx_state_1\ ,
            cs_addr_1 => \UART_RS485:BUART:rx_state_0\ ,
            cs_addr_0 => \UART_RS485:BUART:rx_bitclk_enable\ ,
            route_si => Net_6196_SYNCOUT ,
            f0_load => \UART_RS485:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART_RS485:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART_RS485:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\SPI_IMU:BSPIM:sR8:Dp:u0\
        PORT MAP (
            clock => Net_2334 ,
            cs_addr_2 => \SPI_IMU:BSPIM:state_2\ ,
            cs_addr_1 => \SPI_IMU:BSPIM:state_1\ ,
            cs_addr_0 => \SPI_IMU:BSPIM:state_0\ ,
            route_si => Net_1469 ,
            f1_load => \SPI_IMU:BSPIM:load_rx_data\ ,
            so_comb => \SPI_IMU:BSPIM:mosi_from_dp\ ,
            f0_bus_stat_comb => \SPI_IMU:BSPIM:tx_status_2\ ,
            f0_blk_stat_comb => \SPI_IMU:BSPIM:tx_status_1\ ,
            f1_bus_stat_comb => \SPI_IMU:BSPIM:rx_status_5\ ,
            f1_blk_stat_comb => \SPI_IMU:BSPIM:rx_status_4\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001100111100000000000000000100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_6987 ,
            cs_addr_2 => \BLINK_05HZ:PWMUDB:tc_i\ ,
            cs_addr_1 => \BLINK_05HZ:PWMUDB:runmode_enable\ ,
            chain_out => \BLINK_05HZ:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_6987 ,
            cs_addr_2 => \BLINK_05HZ:PWMUDB:tc_i\ ,
            cs_addr_1 => \BLINK_05HZ:PWMUDB:runmode_enable\ ,
            ce0_comb => \BLINK_05HZ:PWMUDB:cmp1_eq\ ,
            cl0_comb => \BLINK_05HZ:PWMUDB:cmp1_less\ ,
            z0_comb => \BLINK_05HZ:PWMUDB:tc_i\ ,
            chain_in => \BLINK_05HZ:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\BLINK_25HZ:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_6987 ,
            cs_addr_2 => \BLINK_25HZ:PWMUDB:tc_i\ ,
            cs_addr_1 => \BLINK_25HZ:PWMUDB:runmode_enable\ ,
            ce0_comb => \BLINK_25HZ:PWMUDB:cmp1_eq\ ,
            cl0_comb => \BLINK_25HZ:PWMUDB:cmp1_less\ ,
            z0_comb => \BLINK_25HZ:PWMUDB:tc_i\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\
        PORT MAP (
            clock => Net_1308 ,
            cs_addr_2 => __ONE__ ,
            cs_addr_1 => \COUNTER_ENC:CounterUDB:count_enable\ ,
            cs_addr_0 => \COUNTER_ENC:CounterUDB:reload\ ,
            ce0_comb => \COUNTER_ENC:CounterUDB:per_equal\ ,
            z0_comb => \COUNTER_ENC:CounterUDB:status_1\ ,
            ce1_comb => \COUNTER_ENC:CounterUDB:cmp_out_i\ ,
            f0_bus_stat_comb => \COUNTER_ENC:CounterUDB:status_6\ ,
            f0_blk_stat_comb => \COUNTER_ENC:CounterUDB:status_5\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0\
        PORT MAP (
            clock => Net_1308 ,
            cs_addr_2 => \SHIFTREG_ENC_3:bSR:ctrl_clk_enable\ ,
            route_si => Net_1060_SYNCOUT ,
            f1_load => Net_3426 ,
            chain_out => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:carry0\ ,
            clk_en => Net_3376 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000011100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_3376)
        Next in chain : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1\

    datapathcell: Name =\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1\
        PORT MAP (
            clock => Net_1308 ,
            cs_addr_2 => \SHIFTREG_ENC_3:bSR:ctrl_clk_enable\ ,
            route_si => Net_1060_SYNCOUT ,
            f1_load => Net_3426 ,
            chain_in => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:carry0\ ,
            chain_out => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:carry1\ ,
            clk_en => Net_3376 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_3376)
        Previous in chain : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0\
        Next in chain : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2\

    datapathcell: Name =\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2\
        PORT MAP (
            clock => Net_1308 ,
            cs_addr_2 => \SHIFTREG_ENC_3:bSR:ctrl_clk_enable\ ,
            route_si => Net_1060_SYNCOUT ,
            f1_load => Net_3426 ,
            chain_in => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:carry1\ ,
            chain_out => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:carry2\ ,
            clk_en => Net_3376 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_3376)
        Previous in chain : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1\
        Next in chain : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u3\

    datapathcell: Name =\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u3\
        PORT MAP (
            clock => Net_1308 ,
            cs_addr_2 => \SHIFTREG_ENC_3:bSR:ctrl_clk_enable\ ,
            route_si => Net_1060_SYNCOUT ,
            f1_load => Net_3426 ,
            so_comb => Net_3506 ,
            f0_bus_stat_comb => \SHIFTREG_ENC_3:bSR:status_4\ ,
            f0_blk_stat_comb => \SHIFTREG_ENC_3:bSR:status_3\ ,
            f1_bus_stat_comb => \SHIFTREG_ENC_3:bSR:status_6\ ,
            f1_blk_stat_comb => \SHIFTREG_ENC_3:bSR:status_5\ ,
            chain_in => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:carry2\ ,
            clk_en => Net_3376 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000111100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_3376)
        Previous in chain : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2\

    datapathcell: Name =\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u0\
        PORT MAP (
            clock => Net_1308 ,
            cs_addr_2 => \SHIFTREG_ENC_2:bSR:ctrl_clk_enable\ ,
            route_si => Net_3506 ,
            f1_load => Net_3426 ,
            chain_out => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:carry0\ ,
            clk_en => Net_3376 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000011100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_3376)
        Next in chain : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1\

    datapathcell: Name =\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1\
        PORT MAP (
            clock => Net_1308 ,
            cs_addr_2 => \SHIFTREG_ENC_2:bSR:ctrl_clk_enable\ ,
            route_si => Net_3506 ,
            f1_load => Net_3426 ,
            chain_in => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:carry0\ ,
            chain_out => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:carry1\ ,
            clk_en => Net_3376 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_3376)
        Previous in chain : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u0\
        Next in chain : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2\

    datapathcell: Name =\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2\
        PORT MAP (
            clock => Net_1308 ,
            cs_addr_2 => \SHIFTREG_ENC_2:bSR:ctrl_clk_enable\ ,
            route_si => Net_3506 ,
            f1_load => Net_3426 ,
            chain_in => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:carry1\ ,
            chain_out => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:carry2\ ,
            clk_en => Net_3376 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_3376)
        Previous in chain : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1\
        Next in chain : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u3\

    datapathcell: Name =\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u3\
        PORT MAP (
            clock => Net_1308 ,
            cs_addr_2 => \SHIFTREG_ENC_2:bSR:ctrl_clk_enable\ ,
            route_si => Net_3506 ,
            f1_load => Net_3426 ,
            so_comb => Net_3505 ,
            f0_bus_stat_comb => \SHIFTREG_ENC_2:bSR:status_4\ ,
            f0_blk_stat_comb => \SHIFTREG_ENC_2:bSR:status_3\ ,
            f1_bus_stat_comb => \SHIFTREG_ENC_2:bSR:status_6\ ,
            f1_blk_stat_comb => \SHIFTREG_ENC_2:bSR:status_5\ ,
            chain_in => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:carry2\ ,
            clk_en => Net_3376 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000111100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_3376)
        Previous in chain : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2\

    datapathcell: Name =\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u0\
        PORT MAP (
            clock => Net_1308 ,
            cs_addr_2 => \SHIFTREG_ENC_1:bSR:ctrl_clk_enable\ ,
            route_si => Net_3505 ,
            f1_load => Net_3426 ,
            chain_out => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:carry0\ ,
            clk_en => Net_3376 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000011100000000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_3376)
        Next in chain : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1\

    datapathcell: Name =\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1\
        PORT MAP (
            clock => Net_1308 ,
            cs_addr_2 => \SHIFTREG_ENC_1:bSR:ctrl_clk_enable\ ,
            route_si => Net_3505 ,
            f1_load => Net_3426 ,
            chain_in => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:carry0\ ,
            chain_out => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:carry1\ ,
            clk_en => Net_3376 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_3376)
        Previous in chain : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u0\
        Next in chain : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2\

    datapathcell: Name =\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2\
        PORT MAP (
            clock => Net_1308 ,
            cs_addr_2 => \SHIFTREG_ENC_1:bSR:ctrl_clk_enable\ ,
            route_si => Net_3505 ,
            f1_load => Net_3426 ,
            chain_in => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:carry1\ ,
            chain_out => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:carry2\ ,
            clk_en => Net_3376 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_3376)
        Previous in chain : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1\
        Next in chain : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u3\

    datapathcell: Name =\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u3\
        PORT MAP (
            clock => Net_1308 ,
            cs_addr_2 => \SHIFTREG_ENC_1:bSR:ctrl_clk_enable\ ,
            route_si => Net_3505 ,
            f1_load => Net_3426 ,
            f0_bus_stat_comb => \SHIFTREG_ENC_1:bSR:status_4\ ,
            f0_blk_stat_comb => \SHIFTREG_ENC_1:bSR:status_3\ ,
            f1_bus_stat_comb => \SHIFTREG_ENC_1:bSR:status_6\ ,
            f1_blk_stat_comb => \SHIFTREG_ENC_1:bSR:status_5\ ,
            chain_in => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:carry2\ ,
            clk_en => Net_3376 );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000111100100000000000011100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_3376)
        Previous in chain : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\FF_STATUS:sts:sts_reg\
        PORT MAP (
            status_0 => cy_srff_1 );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\SPI_IMU_1:BSPIM:TxStsReg\
        PORT MAP (
            clock => \SPI_IMU_1:Net_276\ ,
            status_4 => \SPI_IMU_1:BSPIM:tx_status_4\ ,
            status_3 => \SPI_IMU_1:BSPIM:dpcounter_one\ ,
            status_2 => \SPI_IMU_1:BSPIM:tx_status_2\ ,
            status_1 => \SPI_IMU_1:BSPIM:tx_status_1\ ,
            status_0 => \SPI_IMU_1:BSPIM:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPI_IMU_1:BSPIM:RxStsReg\
        PORT MAP (
            clock => \SPI_IMU_1:Net_276\ ,
            status_6 => \SPI_IMU_1:BSPIM:rx_status_6\ ,
            status_5 => \SPI_IMU_1:BSPIM:rx_status_5\ ,
            status_4 => \SPI_IMU_1:BSPIM:rx_status_4\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_RS485:BUART:sTX:TxSts\
        PORT MAP (
            clock => Net_124 ,
            status_3 => \UART_RS485:BUART:tx_fifo_notfull\ ,
            status_2 => \UART_RS485:BUART:tx_status_2\ ,
            status_1 => \UART_RS485:BUART:tx_fifo_empty\ ,
            status_0 => \UART_RS485:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART_RS485:BUART:sRX:RxSts\
        PORT MAP (
            clock => Net_124 ,
            status_5 => \UART_RS485:BUART:rx_status_5\ ,
            status_4 => \UART_RS485:BUART:rx_status_4\ ,
            status_3 => \UART_RS485:BUART:rx_status_3\ ,
            status_1 => \UART_RS485:BUART:rx_status_1\ ,
            interrupt => Net_6117 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPI_IMU:BSPIM:TxStsReg\
        PORT MAP (
            clock => Net_2334 ,
            status_4 => \SPI_IMU:BSPIM:tx_status_4\ ,
            status_3 => \SPI_IMU:BSPIM:dpcounter_one\ ,
            status_2 => \SPI_IMU:BSPIM:tx_status_2\ ,
            status_1 => \SPI_IMU:BSPIM:tx_status_1\ ,
            status_0 => \SPI_IMU:BSPIM:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "0001001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SPI_IMU:BSPIM:RxStsReg\
        PORT MAP (
            clock => Net_2334 ,
            status_6 => \SPI_IMU:BSPIM:rx_status_6\ ,
            status_5 => \SPI_IMU:BSPIM:rx_status_5\ ,
            status_4 => \SPI_IMU:BSPIM:rx_status_4\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000000"
            cy_md_select = "1000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\COUNTER_ENC:CounterUDB:sSTSReg:stsreg\
        PORT MAP (
            reset => Net_8907 ,
            clock => Net_1308 ,
            status_6 => \COUNTER_ENC:CounterUDB:status_6\ ,
            status_5 => \COUNTER_ENC:CounterUDB:status_5\ ,
            status_2 => \COUNTER_ENC:CounterUDB:status_2\ ,
            status_1 => \COUNTER_ENC:CounterUDB:status_1\ ,
            status_0 => \COUNTER_ENC:CounterUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0011111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\SHIFTREG_ENC_3:bSR:StsReg\
        PORT MAP (
            clock => Net_1308 ,
            status_6 => \SHIFTREG_ENC_3:bSR:status_6\ ,
            status_5 => \SHIFTREG_ENC_3:bSR:status_5\ ,
            status_4 => \SHIFTREG_ENC_3:bSR:status_4\ ,
            status_3 => \SHIFTREG_ENC_3:bSR:status_3\ ,
            status_1 => Net_3426 ,
            clk_en => Net_3376 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_3376)

    statusicell: Name =\SHIFTREG_ENC_2:bSR:StsReg\
        PORT MAP (
            clock => Net_1308 ,
            status_6 => \SHIFTREG_ENC_2:bSR:status_6\ ,
            status_5 => \SHIFTREG_ENC_2:bSR:status_5\ ,
            status_4 => \SHIFTREG_ENC_2:bSR:status_4\ ,
            status_3 => \SHIFTREG_ENC_2:bSR:status_3\ ,
            status_1 => Net_3426 ,
            clk_en => Net_3376 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_3376)

    statusicell: Name =\SHIFTREG_ENC_1:bSR:StsReg\
        PORT MAP (
            clock => Net_1308 ,
            status_6 => \SHIFTREG_ENC_1:bSR:status_6\ ,
            status_5 => \SHIFTREG_ENC_1:bSR:status_5\ ,
            status_4 => \SHIFTREG_ENC_1:bSR:status_4\ ,
            status_3 => \SHIFTREG_ENC_1:bSR:status_3\ ,
            status_1 => Net_3426 ,
            clk_en => Net_3376 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "0000111"
            cy_md_select = "0000111"
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_3376)
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">

    ------------------------------------------------------------
    Sync listing
    ------------------------------------------------------------

    synccell: Name =MISO_ENCODER(0)_SYNC
        PORT MAP (
            in => Net_1060 ,
            out => Net_1060_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =RS485_RX(0)_SYNC
        PORT MAP (
            in => Net_6196 ,
            out => Net_6196_SYNCOUT ,
            clock => ClockBlock_BUS_CLK );
        Clock Polarity: Active High
        Clock Enable: True

    synccell: Name =\Sync_1:genblk1[0]:INST\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            in => Net_3264 ,
            out => Net_3240 );
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\Chip_Select_IMU_1:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Chip_Select_IMU_1:control_7\ ,
            control_6 => \Chip_Select_IMU_1:control_6\ ,
            control_5 => \Chip_Select_IMU_1:control_5\ ,
            control_4 => \Chip_Select_IMU_1:control_4\ ,
            control_3 => \Chip_Select_IMU_1:control_3\ ,
            control_2 => \Chip_Select_IMU_1:control_2\ ,
            control_1 => Net_10689_1 ,
            control_0 => Net_10689_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000001"
        }
        Clock Enable: True

    controlcell: Name =\Chip_Select_IMU:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Chip_Select_IMU:control_7\ ,
            control_6 => \Chip_Select_IMU:control_6\ ,
            control_5 => \Chip_Select_IMU:control_5\ ,
            control_4 => \Chip_Select_IMU:control_4\ ,
            control_3 => \Chip_Select_IMU:control_3\ ,
            control_2 => Net_3063_2 ,
            control_1 => Net_3063_1 ,
            control_0 => Net_3063_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\MOTOR_DIR_1:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \MOTOR_DIR_1:control_7\ ,
            control_6 => \MOTOR_DIR_1:control_6\ ,
            control_5 => \MOTOR_DIR_1:control_5\ ,
            control_4 => \MOTOR_DIR_1:control_4\ ,
            control_3 => \MOTOR_DIR_1:control_3\ ,
            control_2 => \MOTOR_DIR_1:control_2\ ,
            control_1 => \MOTOR_DIR_1:control_1\ ,
            control_0 => Net_2982 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\PWM_MOTORS:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_2334 ,
            control_7 => \PWM_MOTORS:PWMUDB:control_7\ ,
            control_6 => \PWM_MOTORS:PWMUDB:control_6\ ,
            control_5 => \PWM_MOTORS:PWMUDB:control_5\ ,
            control_4 => \PWM_MOTORS:PWMUDB:control_4\ ,
            control_3 => \PWM_MOTORS:PWMUDB:control_3\ ,
            control_2 => \PWM_MOTORS:PWMUDB:control_2\ ,
            control_1 => \PWM_MOTORS:PWMUDB:control_1\ ,
            control_0 => \PWM_MOTORS:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\RESET_FF:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \RESET_FF:control_7\ ,
            control_6 => \RESET_FF:control_6\ ,
            control_5 => \RESET_FF:control_5\ ,
            control_4 => \RESET_FF:control_4\ ,
            control_3 => \RESET_FF:control_3\ ,
            control_2 => \RESET_FF:control_2\ ,
            control_1 => \RESET_FF:control_1\ ,
            control_0 => Net_3334 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\MOTOR_DIR_2:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \MOTOR_DIR_2:control_7\ ,
            control_6 => \MOTOR_DIR_2:control_6\ ,
            control_5 => \MOTOR_DIR_2:control_5\ ,
            control_4 => \MOTOR_DIR_2:control_4\ ,
            control_3 => \MOTOR_DIR_2:control_3\ ,
            control_2 => \MOTOR_DIR_2:control_2\ ,
            control_1 => \MOTOR_DIR_2:control_1\ ,
            control_0 => Net_3021 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\BLINK_05HZ:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_6987 ,
            control_7 => \BLINK_05HZ:PWMUDB:control_7\ ,
            control_6 => \BLINK_05HZ:PWMUDB:control_6\ ,
            control_5 => \BLINK_05HZ:PWMUDB:control_5\ ,
            control_4 => \BLINK_05HZ:PWMUDB:control_4\ ,
            control_3 => \BLINK_05HZ:PWMUDB:control_3\ ,
            control_2 => \BLINK_05HZ:PWMUDB:control_2\ ,
            control_1 => \BLINK_05HZ:PWMUDB:control_1\ ,
            control_0 => \BLINK_05HZ:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\LED_CTRL:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \LED_CTRL:control_7\ ,
            control_6 => \LED_CTRL:control_6\ ,
            control_5 => \LED_CTRL:control_5\ ,
            control_4 => \LED_CTRL:control_4\ ,
            control_3 => \LED_CTRL:control_3\ ,
            control_2 => \LED_CTRL:control_2\ ,
            control_1 => Net_7694 ,
            control_0 => Net_7450 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\BLINK_CTRL_EN:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \BLINK_CTRL_EN:control_7\ ,
            control_6 => \BLINK_CTRL_EN:control_6\ ,
            control_5 => \BLINK_CTRL_EN:control_5\ ,
            control_4 => \BLINK_CTRL_EN:control_4\ ,
            control_3 => \BLINK_CTRL_EN:control_3\ ,
            control_2 => \BLINK_CTRL_EN:control_2\ ,
            control_1 => Net_5930 ,
            control_0 => Net_3925 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\BLINK_25HZ:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_6987 ,
            control_7 => \BLINK_25HZ:PWMUDB:control_7\ ,
            control_6 => \BLINK_25HZ:PWMUDB:control_6\ ,
            control_5 => \BLINK_25HZ:PWMUDB:control_5\ ,
            control_4 => \BLINK_25HZ:PWMUDB:control_4\ ,
            control_3 => \BLINK_25HZ:PWMUDB:control_3\ ,
            control_2 => \BLINK_25HZ:PWMUDB:control_2\ ,
            control_1 => \BLINK_25HZ:PWMUDB:control_1\ ,
            control_0 => \BLINK_25HZ:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\MOTOR_ON_OFF_1:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \MOTOR_ON_OFF_1:control_7\ ,
            control_6 => \MOTOR_ON_OFF_1:control_6\ ,
            control_5 => \MOTOR_ON_OFF_1:control_5\ ,
            control_4 => \MOTOR_ON_OFF_1:control_4\ ,
            control_3 => \MOTOR_ON_OFF_1:control_3\ ,
            control_2 => \MOTOR_ON_OFF_1:control_2\ ,
            control_1 => \MOTOR_ON_OFF_1:control_1\ ,
            control_0 => Net_10337 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\COUNTER_ENC:CounterUDB:sCTRLReg:ctrlreg\
        PORT MAP (
            clock => Net_1308 ,
            control_7 => \COUNTER_ENC:CounterUDB:control_7\ ,
            control_6 => \COUNTER_ENC:CounterUDB:control_6\ ,
            control_5 => \COUNTER_ENC:CounterUDB:control_5\ ,
            control_4 => \COUNTER_ENC:CounterUDB:control_4\ ,
            control_3 => \COUNTER_ENC:CounterUDB:control_3\ ,
            control_2 => \COUNTER_ENC:CounterUDB:control_2\ ,
            control_1 => \COUNTER_ENC:CounterUDB:control_1\ ,
            control_0 => \COUNTER_ENC:CounterUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => Net_1308 ,
            control_7 => \SHIFTREG_ENC_3:bSR:control_7\ ,
            control_6 => \SHIFTREG_ENC_3:bSR:control_6\ ,
            control_5 => \SHIFTREG_ENC_3:bSR:control_5\ ,
            control_4 => \SHIFTREG_ENC_3:bSR:control_4\ ,
            control_3 => \SHIFTREG_ENC_3:bSR:control_3\ ,
            control_2 => \SHIFTREG_ENC_3:bSR:control_2\ ,
            control_1 => \SHIFTREG_ENC_3:bSR:control_1\ ,
            control_0 => \SHIFTREG_ENC_3:bSR:ctrl_clk_enable\ ,
            clk_en => Net_3376 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_3376)

    controlcell: Name =\SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => Net_1308 ,
            control_7 => \SHIFTREG_ENC_2:bSR:control_7\ ,
            control_6 => \SHIFTREG_ENC_2:bSR:control_6\ ,
            control_5 => \SHIFTREG_ENC_2:bSR:control_5\ ,
            control_4 => \SHIFTREG_ENC_2:bSR:control_4\ ,
            control_3 => \SHIFTREG_ENC_2:bSR:control_3\ ,
            control_2 => \SHIFTREG_ENC_2:bSR:control_2\ ,
            control_1 => \SHIFTREG_ENC_2:bSR:control_1\ ,
            control_0 => \SHIFTREG_ENC_2:bSR:ctrl_clk_enable\ ,
            clk_en => Net_3376 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_3376)

    controlcell: Name =\SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\
        PORT MAP (
            clock => Net_1308 ,
            control_7 => \SHIFTREG_ENC_1:bSR:control_7\ ,
            control_6 => \SHIFTREG_ENC_1:bSR:control_6\ ,
            control_5 => \SHIFTREG_ENC_1:bSR:control_5\ ,
            control_4 => \SHIFTREG_ENC_1:bSR:control_4\ ,
            control_3 => \SHIFTREG_ENC_1:bSR:control_3\ ,
            control_2 => \SHIFTREG_ENC_1:bSR:control_2\ ,
            control_1 => \SHIFTREG_ENC_1:bSR:control_1\ ,
            control_0 => \SHIFTREG_ENC_1:bSR:ctrl_clk_enable\ ,
            clk_en => Net_3376 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000001"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active Low
        Clock Enable: PosEdge(Net_3376)

    controlcell: Name =\RESET_COUNTERS:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \RESET_COUNTERS:control_7\ ,
            control_6 => \RESET_COUNTERS:control_6\ ,
            control_5 => \RESET_COUNTERS:control_5\ ,
            control_4 => \RESET_COUNTERS:control_4\ ,
            control_3 => \RESET_COUNTERS:control_3\ ,
            control_2 => \RESET_COUNTERS:control_2\ ,
            control_1 => \RESET_COUNTERS:control_1\ ,
            control_0 => Net_8907 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000001"
        }
        Clock Enable: True

    controlcell: Name =\Chip_Select_ENCODER_LINE:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \Chip_Select_ENCODER_LINE:control_7\ ,
            control_6 => \Chip_Select_ENCODER_LINE:control_6\ ,
            control_5 => \Chip_Select_ENCODER_LINE:control_5\ ,
            control_4 => \Chip_Select_ENCODER_LINE:control_4\ ,
            control_3 => \Chip_Select_ENCODER_LINE:control_3\ ,
            control_2 => \Chip_Select_ENCODER_LINE:control_2\ ,
            control_1 => \Chip_Select_ENCODER_LINE:control_1\ ,
            control_0 => Net_7981 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000001"
        }
        Clock Enable: True

    controlcell: Name =\MY_TIMER_REG:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \MY_TIMER_REG:control_7\ ,
            control_6 => \MY_TIMER_REG:control_6\ ,
            control_5 => \MY_TIMER_REG:control_5\ ,
            control_4 => \MY_TIMER_REG:control_4\ ,
            control_3 => \MY_TIMER_REG:control_3\ ,
            control_2 => \MY_TIMER_REG:control_2\ ,
            control_1 => \MY_TIMER_REG:control_1\ ,
            control_0 => Net_4386 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\MOTOR_DRIVER_TYPE:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \MOTOR_DRIVER_TYPE:control_7\ ,
            control_6 => \MOTOR_DRIVER_TYPE:control_6\ ,
            control_5 => \MOTOR_DRIVER_TYPE:control_5\ ,
            control_4 => \MOTOR_DRIVER_TYPE:control_4\ ,
            control_3 => \MOTOR_DRIVER_TYPE:control_3\ ,
            control_2 => \MOTOR_DRIVER_TYPE:control_2\ ,
            control_1 => Net_10264 ,
            control_0 => Net_10233 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\MOTOR_ON_OFF_2:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \MOTOR_ON_OFF_2:control_7\ ,
            control_6 => \MOTOR_ON_OFF_2:control_6\ ,
            control_5 => \MOTOR_ON_OFF_2:control_5\ ,
            control_4 => \MOTOR_ON_OFF_2:control_4\ ,
            control_3 => \MOTOR_ON_OFF_2:control_3\ ,
            control_2 => \MOTOR_ON_OFF_2:control_2\ ,
            control_1 => \MOTOR_ON_OFF_2:control_1\ ,
            control_0 => Net_10313 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\SPI_IMU_1:BSPIM:BitCounter\
        PORT MAP (
            clock => \SPI_IMU_1:Net_276\ ,
            enable => \SPI_IMU_1:BSPIM:cnt_enable\ ,
            count_6 => \SPI_IMU_1:BSPIM:count_6\ ,
            count_5 => \SPI_IMU_1:BSPIM:count_5\ ,
            count_4 => \SPI_IMU_1:BSPIM:count_4\ ,
            count_3 => \SPI_IMU_1:BSPIM:count_3\ ,
            count_2 => \SPI_IMU_1:BSPIM:count_2\ ,
            count_1 => \SPI_IMU_1:BSPIM:count_1\ ,
            count_0 => \SPI_IMU_1:BSPIM:count_0\ ,
            tc => \SPI_IMU_1:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0001111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\UART_RS485:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => Net_124 ,
            load => \UART_RS485:BUART:rx_counter_load\ ,
            count_6 => \UART_RS485:BUART:rx_count_6\ ,
            count_5 => \UART_RS485:BUART:rx_count_5\ ,
            count_4 => \UART_RS485:BUART:rx_count_4\ ,
            count_3 => \UART_RS485:BUART:rx_count_3\ ,
            count_2 => \UART_RS485:BUART:rx_count_2\ ,
            count_1 => \UART_RS485:BUART:rx_count_1\ ,
            count_0 => \UART_RS485:BUART:rx_count_0\ ,
            tc => \UART_RS485:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1101001"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    count7cell: Name =\SPI_IMU:BSPIM:BitCounter\
        PORT MAP (
            clock => Net_2334 ,
            enable => \SPI_IMU:BSPIM:cnt_enable\ ,
            count_6 => \SPI_IMU:BSPIM:count_6\ ,
            count_5 => \SPI_IMU:BSPIM:count_5\ ,
            count_4 => \SPI_IMU:BSPIM:count_4\ ,
            count_3 => \SPI_IMU:BSPIM:count_3\ ,
            count_2 => \SPI_IMU:BSPIM:count_2\ ,
            count_1 => \SPI_IMU:BSPIM:count_1\ ,
            count_0 => \SPI_IMU:BSPIM:count_0\ ,
            tc => \SPI_IMU:BSPIM:cnt_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "0001111"
            cy_route_en = 1
            cy_route_ld = 0
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\UART_RS485:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_6117 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =ISR_RS485_RX
        PORT MAP (
            interrupt => Net_6117 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =ISR_CYCLES
        PORT MAP (
            interrupt => Net_345 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    7 :    1 :    8 : 87.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    3 :   29 :   32 :  9.38 %
IO                            :   30 :   18 :   48 : 62.50 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    3 :    1 :    4 : 75.00 %
UDB                           :      :      :      :        
  Macrocells                  :   96 :   96 :  192 : 50.00 %
  Unique P-terms              :  178 :  206 :  384 : 46.35 %
  Total P-terms               :  200 :      :      :        
  Datapath Cells              :   23 :    1 :   24 : 95.83 %
  Status Cells                :   15 :    9 :   24 : 62.50 %
    Status Registers          :    1 :      :      :        
    StatusI Registers         :   10 :      :      :        
    Sync Cells (x3)           :    1 :      :      :        
    Routed Count7 Load/Enable :    3 :      :      :        
  Control Cells               :   23 :    1 :   24 : 95.83 %
    Control Registers         :   20 :      :      :        
    Count7 Cells              :    3 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.282ms
Tech Mapping phase: Elapsed time ==> 0s.343ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_7@[IOP=(1)][IoId=(7)] : CLK_ENCODER(0) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : CS0(0) (fixed)
IO_2@[IOP=(2)][IoId=(2)] : CS1(0) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : CS2(0) (fixed)
IO_0@[IOP=(2)][IoId=(0)] : CS3(0) (fixed)
IO_3@[IOP=(1)][IoId=(3)] : CS4(0) (fixed)
IO_0@[IOP=(15)][IoId=(0)] : CS5(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : CS_ENCODER0(0) (fixed)
IO_1@[IOP=(1)][IoId=(1)] : CS_ENCODER1(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : CS_on_board_IMU(0) (fixed)
IO_2@[IOP=(1)][IoId=(2)] : FTDI_ENABLE(0) (fixed)
IO_1@[IOP=(12)][IoId=(1)] : LED_GREEN(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : LED_RED(0) (fixed)
IO_7@[IOP=(3)][IoId=(7)] : MISO(0) (fixed)
IO_0@[IOP=(1)][IoId=(0)] : MISO_1(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : MISO_ENCODER(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : MOSI(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : MOSI_1(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : MOTOR_1A(0) (fixed)
IO_2@[IOP=(3)][IoId=(2)] : MOTOR_1B(0) (fixed)
IO_4@[IOP=(3)][IoId=(4)] : MOTOR_2A(0) (fixed)
IO_5@[IOP=(3)][IoId=(5)] : MOTOR_2B(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : MOTOR_EN_1(0) (fixed)
IO_3@[IOP=(3)][IoId=(3)] : MOTOR_EN_2(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : RS485_CTS(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : RS485_RX(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : RS485_TX(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : RS_485_EN(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : SCLK(0) (fixed)
IO_6@[IOP=(2)][IoId=(6)] : SCLK_1(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.017ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.182ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 2.8 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   42 :    6 :   48 :  87.50%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            6.57
                   Pterms :            4.52
               Macrocells :            2.29
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.202ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         24 :       9.67 :       4.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART_RS485:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_RS485:BUART:rx_fifonotempty\ * 
              \UART_RS485:BUART:rx_state_stop1_reg\
        );
        Output = \UART_RS485:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2\
    PORT MAP (
        clock => Net_1308 ,
        cs_addr_2 => \SHIFTREG_ENC_3:bSR:ctrl_clk_enable\ ,
        route_si => Net_1060_SYNCOUT ,
        f1_load => Net_3426 ,
        chain_in => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:carry1\ ,
        chain_out => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:carry2\ ,
        clk_en => Net_3376 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(Net_3376)
    Previous in chain : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1\
    Next in chain : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u3\

controlcell: Name =\BLINK_25HZ:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_6987 ,
        control_7 => \BLINK_25HZ:PWMUDB:control_7\ ,
        control_6 => \BLINK_25HZ:PWMUDB:control_6\ ,
        control_5 => \BLINK_25HZ:PWMUDB:control_5\ ,
        control_4 => \BLINK_25HZ:PWMUDB:control_4\ ,
        control_3 => \BLINK_25HZ:PWMUDB:control_3\ ,
        control_2 => \BLINK_25HZ:PWMUDB:control_2\ ,
        control_1 => \BLINK_25HZ:PWMUDB:control_1\ ,
        control_0 => \BLINK_25HZ:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_7983, Mode=(Combinatorial) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_3426 * !Net_7981
        );
        Output = Net_7983 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1\
    PORT MAP (
        clock => Net_1308 ,
        cs_addr_2 => \SHIFTREG_ENC_3:bSR:ctrl_clk_enable\ ,
        route_si => Net_1060_SYNCOUT ,
        f1_load => Net_3426 ,
        chain_in => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:carry0\ ,
        chain_out => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:carry1\ ,
        clk_en => Net_3376 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(Net_3376)
    Previous in chain : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0\
    Next in chain : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2\

controlcell: Name =\MY_TIMER_REG:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \MY_TIMER_REG:control_7\ ,
        control_6 => \MY_TIMER_REG:control_6\ ,
        control_5 => \MY_TIMER_REG:control_5\ ,
        control_4 => \MY_TIMER_REG:control_4\ ,
        control_3 => \MY_TIMER_REG:control_3\ ,
        control_2 => \MY_TIMER_REG:control_2\ ,
        control_1 => \MY_TIMER_REG:control_1\ ,
        control_0 => Net_4386 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

synccell: Name =RS485_RX(0)_SYNC
    PORT MAP (
        in => Net_6196 ,
        out => Net_6196_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

synccell: Name =MISO_ENCODER(0)_SYNC
    PORT MAP (
        in => Net_1060 ,
        out => Net_1060_SYNCOUT ,
        clock => ClockBlock_BUS_CLK );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,2)] contents:
datapathcell: Name =\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u3\
    PORT MAP (
        clock => Net_1308 ,
        cs_addr_2 => \SHIFTREG_ENC_2:bSR:ctrl_clk_enable\ ,
        route_si => Net_3506 ,
        f1_load => Net_3426 ,
        so_comb => Net_3505 ,
        f0_bus_stat_comb => \SHIFTREG_ENC_2:bSR:status_4\ ,
        f0_blk_stat_comb => \SHIFTREG_ENC_2:bSR:status_3\ ,
        f1_bus_stat_comb => \SHIFTREG_ENC_2:bSR:status_6\ ,
        f1_blk_stat_comb => \SHIFTREG_ENC_2:bSR:status_5\ ,
        chain_in => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:carry2\ ,
        clk_en => Net_3376 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000111100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(Net_3376)
    Previous in chain : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2\

count7cell: Name =\SPI_IMU_1:BSPIM:BitCounter\
    PORT MAP (
        clock => \SPI_IMU_1:Net_276\ ,
        enable => \SPI_IMU_1:BSPIM:cnt_enable\ ,
        count_6 => \SPI_IMU_1:BSPIM:count_6\ ,
        count_5 => \SPI_IMU_1:BSPIM:count_5\ ,
        count_4 => \SPI_IMU_1:BSPIM:count_4\ ,
        count_3 => \SPI_IMU_1:BSPIM:count_3\ ,
        count_2 => \SPI_IMU_1:BSPIM:count_2\ ,
        count_1 => \SPI_IMU_1:BSPIM:count_1\ ,
        count_0 => \SPI_IMU_1:BSPIM:count_0\ ,
        tc => \SPI_IMU_1:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0001111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\COUNTER_ENC:CounterUDB:prevCompare\, Mode=(D-Register) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1308) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \COUNTER_ENC:CounterUDB:cmp_out_i\
        );
        Output = \COUNTER_ENC:CounterUDB:prevCompare\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=3, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_3064, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              Net_3063_2 * !Net_3063_1 * !Net_3063_0 * !Net_3044
        );
        Output = Net_3064 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_3039, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_3063_2 * !Net_3063_1 * Net_3063_0 * !Net_3044
        );
        Output = Net_3039 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=cy_srff_1, Mode=(D-Register) @ [UDB=(0,3)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              cy_srff_1 * !Net_3334
            + Net_3240 * !Net_3334
        );
        Output = cy_srff_1 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\SHIFTREG_ENC_2:bSR:StsReg\
    PORT MAP (
        clock => Net_1308 ,
        status_6 => \SHIFTREG_ENC_2:bSR:status_6\ ,
        status_5 => \SHIFTREG_ENC_2:bSR:status_5\ ,
        status_4 => \SHIFTREG_ENC_2:bSR:status_4\ ,
        status_3 => \SHIFTREG_ENC_2:bSR:status_3\ ,
        status_1 => Net_3426 ,
        clk_en => Net_3376 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(Net_3376)

controlcell: Name =\Chip_Select_IMU:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Chip_Select_IMU:control_7\ ,
        control_6 => \Chip_Select_IMU:control_6\ ,
        control_5 => \Chip_Select_IMU:control_5\ ,
        control_4 => \Chip_Select_IMU:control_4\ ,
        control_3 => \Chip_Select_IMU:control_3\ ,
        control_2 => Net_3063_2 ,
        control_1 => Net_3063_1 ,
        control_0 => Net_3063_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=1] #macrocells=3, #inputs=4, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_2501, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_3063_2 * Net_3063_1 * Net_3063_0 * !Net_3044
        );
        Output = Net_2501 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=Net_1630, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_3063_2 * !Net_3063_1 * !Net_3063_0 * !Net_3044
        );
        Output = Net_1630 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_1628, Mode=(Combinatorial) @ [UDB=(0,4)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_3063_2 * Net_3063_1 * !Net_3063_0 * !Net_3044
        );
        Output = Net_1628 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1\
    PORT MAP (
        clock => Net_1308 ,
        cs_addr_2 => \SHIFTREG_ENC_1:bSR:ctrl_clk_enable\ ,
        route_si => Net_3505 ,
        f1_load => Net_3426 ,
        chain_in => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:carry0\ ,
        chain_out => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:carry1\ ,
        clk_en => Net_3376 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(Net_3376)
    Previous in chain : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u0\
    Next in chain : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2\

statuscell: Name =\FF_STATUS:sts:sts_reg\
    PORT MAP (
        status_0 => cy_srff_1 );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\RESET_FF:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \RESET_FF:control_7\ ,
        control_6 => \RESET_FF:control_6\ ,
        control_5 => \RESET_FF:control_5\ ,
        control_4 => \RESET_FF:control_4\ ,
        control_3 => \RESET_FF:control_3\ ,
        control_2 => \RESET_FF:control_2\ ,
        control_1 => \RESET_FF:control_1\ ,
        control_0 => Net_3334 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=2, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_3376, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (Net_1308) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_3376 (fanout=21)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_7985, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_3426 * Net_7981
        );
        Output = Net_7985 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2\
    PORT MAP (
        clock => Net_1308 ,
        cs_addr_2 => \SHIFTREG_ENC_1:bSR:ctrl_clk_enable\ ,
        route_si => Net_3505 ,
        f1_load => Net_3426 ,
        chain_in => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:carry1\ ,
        chain_out => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:carry2\ ,
        clk_en => Net_3376 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(Net_3376)
    Previous in chain : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1\
    Next in chain : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u3\

statusicell: Name =\SHIFTREG_ENC_1:bSR:StsReg\
    PORT MAP (
        clock => Net_1308 ,
        status_6 => \SHIFTREG_ENC_1:bSR:status_6\ ,
        status_5 => \SHIFTREG_ENC_1:bSR:status_5\ ,
        status_4 => \SHIFTREG_ENC_1:bSR:status_4\ ,
        status_3 => \SHIFTREG_ENC_1:bSR:status_3\ ,
        status_1 => Net_3426 ,
        clk_en => Net_3376 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(Net_3376)

controlcell: Name =\SHIFTREG_ENC_1:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => Net_1308 ,
        control_7 => \SHIFTREG_ENC_1:bSR:control_7\ ,
        control_6 => \SHIFTREG_ENC_1:bSR:control_6\ ,
        control_5 => \SHIFTREG_ENC_1:bSR:control_5\ ,
        control_4 => \SHIFTREG_ENC_1:bSR:control_4\ ,
        control_3 => \SHIFTREG_ENC_1:bSR:control_3\ ,
        control_2 => \SHIFTREG_ENC_1:bSR:control_2\ ,
        control_1 => \SHIFTREG_ENC_1:bSR:control_1\ ,
        control_0 => \SHIFTREG_ENC_1:bSR:ctrl_clk_enable\ ,
        clk_en => Net_3376 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(Net_3376)

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=3, #inputs=11, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_RS485:BUART:rx_break_detect\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\ * !Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * Net_6196_SYNCOUT
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\ * 
              !\UART_RS485:BUART:rx_count_4\ * !\UART_RS485:BUART:rx_count_3\ * 
              !\UART_RS485:BUART:rx_break_detect\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_break_detect\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_RS485:BUART:rx_status_1\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\ * 
              !\UART_RS485:BUART:rx_count_4\ * !\UART_RS485:BUART:rx_count_3\ * 
              !\UART_RS485:BUART:rx_break_detect\
        );
        Output = \UART_RS485:BUART:rx_status_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_RS485:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,0)][LB=1] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_RS485:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * !Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_4\ * 
              !\UART_RS485:BUART:rx_count_3\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_state_0\ (fanout=12)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_RS485:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_4\ * 
              !\UART_RS485:BUART:rx_count_3\
        );
        Output = \UART_RS485:BUART:rx_state_3\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_RS485:BUART:rx_state_1\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=3]
        Total # of inputs        : 7
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_break_detect\ * !Net_6196_SYNCOUT
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_state_1\ (fanout=12)
        Properties               : 
        {
        }
}

datapathcell: Name =\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u3\
    PORT MAP (
        clock => Net_1308 ,
        cs_addr_2 => \SHIFTREG_ENC_3:bSR:ctrl_clk_enable\ ,
        route_si => Net_1060_SYNCOUT ,
        f1_load => Net_3426 ,
        so_comb => Net_3506 ,
        f0_bus_stat_comb => \SHIFTREG_ENC_3:bSR:status_4\ ,
        f0_blk_stat_comb => \SHIFTREG_ENC_3:bSR:status_3\ ,
        f1_bus_stat_comb => \SHIFTREG_ENC_3:bSR:status_6\ ,
        f1_blk_stat_comb => \SHIFTREG_ENC_3:bSR:status_5\ ,
        chain_in => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:carry2\ ,
        clk_en => Net_3376 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000111100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(Net_3376)
    Previous in chain : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u2\

statusicell: Name =\SHIFTREG_ENC_3:bSR:StsReg\
    PORT MAP (
        clock => Net_1308 ,
        status_6 => \SHIFTREG_ENC_3:bSR:status_6\ ,
        status_5 => \SHIFTREG_ENC_3:bSR:status_5\ ,
        status_4 => \SHIFTREG_ENC_3:bSR:status_4\ ,
        status_3 => \SHIFTREG_ENC_3:bSR:status_3\ ,
        status_1 => Net_3426 ,
        clk_en => Net_3376 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000111"
        cy_md_select = "0000111"
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(Net_3376)

controlcell: Name =\SHIFTREG_ENC_3:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => Net_1308 ,
        control_7 => \SHIFTREG_ENC_3:bSR:control_7\ ,
        control_6 => \SHIFTREG_ENC_3:bSR:control_6\ ,
        control_5 => \SHIFTREG_ENC_3:bSR:control_5\ ,
        control_4 => \SHIFTREG_ENC_3:bSR:control_4\ ,
        control_3 => \SHIFTREG_ENC_3:bSR:control_3\ ,
        control_2 => \SHIFTREG_ENC_3:bSR:control_2\ ,
        control_1 => \SHIFTREG_ENC_3:bSR:control_1\ ,
        control_0 => \SHIFTREG_ENC_3:bSR:ctrl_clk_enable\ ,
        clk_en => Net_3376 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(Net_3376)

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=4, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART_RS485:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\
        );
        Output = \UART_RS485:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_RS485:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\
            + \UART_RS485:BUART:rx_state_2_split\
        );
        Output = \UART_RS485:BUART:rx_state_2\ (fanout=11)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_RS485:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\
        );
        Output = \UART_RS485:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART_RS485:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:rx_count_2\ * !\UART_RS485:BUART:rx_count_1\ * 
              !\UART_RS485:BUART:rx_count_0\
        );
        Output = \UART_RS485:BUART:rx_bitclk_enable\ (fanout=10)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,1)][LB=1] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART_RS485:BUART:rx_state_2_split\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_2\ * Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_last\ * !Net_6196_SYNCOUT
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_4\ * 
              !\UART_RS485:BUART:rx_count_3\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              \UART_RS485:BUART:rx_break_detect\
            + \UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              !\UART_RS485:BUART:rx_state_3\ * \UART_RS485:BUART:rx_state_2\ * 
              Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_state_2_split\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_RS485:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART_RS485:BUART:rx_state_1\ * !\UART_RS485:BUART:rx_state_0\ * 
              \UART_RS485:BUART:rx_bitclk_enable\ * 
              \UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_5\
            + !\UART_RS485:BUART:rx_state_1\ * \UART_RS485:BUART:rx_state_0\ * 
              !\UART_RS485:BUART:rx_state_3\ * !\UART_RS485:BUART:rx_state_2\ * 
              !\UART_RS485:BUART:rx_count_6\ * !\UART_RS485:BUART:rx_count_4\ * 
              !\UART_RS485:BUART:rx_count_3\
        );
        Output = \UART_RS485:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u0\
    PORT MAP (
        clock => Net_1308 ,
        cs_addr_2 => \SHIFTREG_ENC_3:bSR:ctrl_clk_enable\ ,
        route_si => Net_1060_SYNCOUT ,
        f1_load => Net_3426 ,
        chain_out => \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:carry0\ ,
        clk_en => Net_3376 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000011100000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(Net_3376)
    Next in chain : \SHIFTREG_ENC_3:bSR:sC32:BShiftRegDp:u1\

count7cell: Name =\UART_RS485:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => Net_124 ,
        load => \UART_RS485:BUART:rx_counter_load\ ,
        count_6 => \UART_RS485:BUART:rx_count_6\ ,
        count_5 => \UART_RS485:BUART:rx_count_5\ ,
        count_4 => \UART_RS485:BUART:rx_count_4\ ,
        count_3 => \UART_RS485:BUART:rx_count_3\ ,
        count_2 => \UART_RS485:BUART:rx_count_2\ ,
        count_1 => \UART_RS485:BUART:rx_count_1\ ,
        count_0 => \UART_RS485:BUART:rx_count_0\ ,
        tc => \UART_RS485:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1101001"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=1, #inputs=11, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\SPI_IMU_1:BSPIM:mosi_pre_reg\, Mode=(T-Register) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 11
        Total # of product terms : 8
        List of special equations: 
            Clock  = (\SPI_IMU_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        !(
              !\SPI_IMU_1:BSPIM:state_2\ * \SPI_IMU_1:BSPIM:state_1\ * 
              !\SPI_IMU_1:BSPIM:count_4\ * !\SPI_IMU_1:BSPIM:count_3\ * 
              !\SPI_IMU_1:BSPIM:count_2\ * !\SPI_IMU_1:BSPIM:count_1\ * 
              \SPI_IMU_1:BSPIM:count_0\ * \SPI_IMU_1:BSPIM:ld_ident\
            + !\SPI_IMU_1:BSPIM:state_2\ * \SPI_IMU_1:BSPIM:state_0\
            + !\SPI_IMU_1:BSPIM:state_2\ * !\SPI_IMU_1:BSPIM:count_4\ * 
              !\SPI_IMU_1:BSPIM:count_3\ * !\SPI_IMU_1:BSPIM:count_2\ * 
              !\SPI_IMU_1:BSPIM:count_1\ * \SPI_IMU_1:BSPIM:count_0\ * 
              !\SPI_IMU_1:BSPIM:mosi_pre_reg\ * \SPI_IMU_1:BSPIM:ld_ident\
            + \SPI_IMU_1:BSPIM:state_2\ * !\SPI_IMU_1:BSPIM:state_1\ * 
              !\SPI_IMU_1:BSPIM:state_0\
            + !\SPI_IMU_1:BSPIM:state_1\ * !\SPI_IMU_1:BSPIM:mosi_pre_reg\
            + \SPI_IMU_1:BSPIM:state_1\ * !\SPI_IMU_1:BSPIM:state_0\ * 
              \SPI_IMU_1:BSPIM:mosi_from_dp\ * \SPI_IMU_1:BSPIM:mosi_pre_reg\
            + \SPI_IMU_1:BSPIM:state_0\ * !\SPI_IMU_1:BSPIM:mosi_pre_reg\
            + !\SPI_IMU_1:BSPIM:mosi_from_dp\ * 
              !\SPI_IMU_1:BSPIM:mosi_pre_reg\
        );
        Output = \SPI_IMU_1:BSPIM:mosi_pre_reg\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=2, #inputs=11, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\SPI_IMU_1:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPI_IMU_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPI_IMU_1:BSPIM:state_2\ * !\SPI_IMU_1:BSPIM:state_1\ * 
              !\SPI_IMU_1:BSPIM:state_0\ * \SPI_IMU_1:BSPIM:cnt_enable\
            + !\SPI_IMU_1:BSPIM:state_2\ * !\SPI_IMU_1:BSPIM:state_1\ * 
              \SPI_IMU_1:BSPIM:state_0\ * !\SPI_IMU_1:BSPIM:cnt_enable\
            + !\SPI_IMU_1:BSPIM:state_2\ * !\SPI_IMU_1:BSPIM:state_0\ * 
              !\SPI_IMU_1:BSPIM:count_4\ * !\SPI_IMU_1:BSPIM:count_3\ * 
              !\SPI_IMU_1:BSPIM:count_2\ * !\SPI_IMU_1:BSPIM:count_1\ * 
              \SPI_IMU_1:BSPIM:count_0\ * \SPI_IMU_1:BSPIM:is_spi_done\ * 
              \SPI_IMU_1:BSPIM:cnt_enable\
            + \SPI_IMU_1:BSPIM:state_2\ * \SPI_IMU_1:BSPIM:state_0\ * 
              \SPI_IMU_1:BSPIM:cnt_enable\
        );
        Output = \SPI_IMU_1:BSPIM:cnt_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\SPI_IMU_1:BSPIM:ld_ident\, Mode=(T-Register) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SPI_IMU_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \SPI_IMU_1:BSPIM:state_2\ * !\SPI_IMU_1:BSPIM:state_1\ * 
              !\SPI_IMU_1:BSPIM:state_0\ * !\SPI_IMU_1:BSPIM:ld_ident\
            + \SPI_IMU_1:BSPIM:state_2\ * \SPI_IMU_1:BSPIM:state_1\ * 
              \SPI_IMU_1:BSPIM:state_0\ * \SPI_IMU_1:BSPIM:ld_ident\
        );
        Output = \SPI_IMU_1:BSPIM:ld_ident\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2\
    PORT MAP (
        clock => Net_1308 ,
        cs_addr_2 => \SHIFTREG_ENC_2:bSR:ctrl_clk_enable\ ,
        route_si => Net_3506 ,
        f1_load => Net_3426 ,
        chain_in => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:carry1\ ,
        chain_out => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:carry2\ ,
        clk_en => Net_3376 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(Net_3376)
    Previous in chain : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1\
    Next in chain : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u3\

statusicell: Name =\UART_RS485:BUART:sRX:RxSts\
    PORT MAP (
        clock => Net_124 ,
        status_5 => \UART_RS485:BUART:rx_status_5\ ,
        status_4 => \UART_RS485:BUART:rx_status_4\ ,
        status_3 => \UART_RS485:BUART:rx_status_3\ ,
        status_1 => \UART_RS485:BUART:rx_status_1\ ,
        interrupt => Net_6117 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\MOTOR_DIR_1:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \MOTOR_DIR_1:control_7\ ,
        control_6 => \MOTOR_DIR_1:control_6\ ,
        control_5 => \MOTOR_DIR_1:control_5\ ,
        control_4 => \MOTOR_DIR_1:control_4\ ,
        control_3 => \MOTOR_DIR_1:control_3\ ,
        control_2 => \MOTOR_DIR_1:control_2\ ,
        control_1 => \MOTOR_DIR_1:control_1\ ,
        control_0 => Net_2982 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART_RS485:BUART:rx_last\, Mode=(D-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_6196_SYNCOUT
        );
        Output = \UART_RS485:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_10709, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_10689_1 * !Net_10689_0 * !Net_10751
        );
        Output = Net_10709 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\COUNTER_ENC:CounterUDB:reload\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_8907 * !\COUNTER_ENC:CounterUDB:per_equal\
        );
        Output = \COUNTER_ENC:CounterUDB:reload\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_10710, Mode=(Combinatorial) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_10689_1 * Net_10689_0 * !Net_10751
        );
        Output = Net_10710 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=3, #inputs=5, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_10806, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_10751 * \SPI_IMU_1:BSPIM:mosi_hs_reg\
        );
        Output = Net_10806 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_10751, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPI_IMU_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPI_IMU_1:BSPIM:state_2\ * !\SPI_IMU_1:BSPIM:state_1\ * 
              !\SPI_IMU_1:BSPIM:state_0\ * !Net_10751
            + !\SPI_IMU_1:BSPIM:state_2\ * !\SPI_IMU_1:BSPIM:state_1\ * 
              \SPI_IMU_1:BSPIM:state_0\ * Net_10751
            + \SPI_IMU_1:BSPIM:state_2\ * \SPI_IMU_1:BSPIM:state_1\ * 
              \SPI_IMU_1:BSPIM:state_0\ * !Net_10751
        );
        Output = Net_10751 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SPI_IMU_1:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPI_IMU_1:BSPIM:state_2\ * !\SPI_IMU_1:BSPIM:state_1\ * 
              \SPI_IMU_1:BSPIM:state_0\
        );
        Output = \SPI_IMU_1:BSPIM:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\COUNTER_ENC:CounterUDB:sC8:counterdp:u0\
    PORT MAP (
        clock => Net_1308 ,
        cs_addr_2 => __ONE__ ,
        cs_addr_1 => \COUNTER_ENC:CounterUDB:count_enable\ ,
        cs_addr_0 => \COUNTER_ENC:CounterUDB:reload\ ,
        ce0_comb => \COUNTER_ENC:CounterUDB:per_equal\ ,
        z0_comb => \COUNTER_ENC:CounterUDB:status_1\ ,
        ce1_comb => \COUNTER_ENC:CounterUDB:cmp_out_i\ ,
        f0_bus_stat_comb => \COUNTER_ENC:CounterUDB:status_6\ ,
        f0_blk_stat_comb => \COUNTER_ENC:CounterUDB:status_5\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001000000001000000010000000000000010000000000000000100000010101000010100000010000001000000101010000101000011111111000000001111111111111111101000000000000000000001000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Chip_Select_IMU_1:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Chip_Select_IMU_1:control_7\ ,
        control_6 => \Chip_Select_IMU_1:control_6\ ,
        control_5 => \Chip_Select_IMU_1:control_5\ ,
        control_4 => \Chip_Select_IMU_1:control_4\ ,
        control_3 => \Chip_Select_IMU_1:control_3\ ,
        control_2 => \Chip_Select_IMU_1:control_2\ ,
        control_1 => Net_10689_1 ,
        control_0 => Net_10689_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000001"
    }
    Clock Enable: True

synccell: Name =\Sync_1:genblk1[0]:INST\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        in => Net_3264 ,
        out => Net_3240 );
    Properties:
    {
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=3, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\SPI_IMU_1:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI_IMU_1:BSPIM:state_2\ * !\SPI_IMU_1:BSPIM:state_1\ * 
              !\SPI_IMU_1:BSPIM:state_0\
        );
        Output = \SPI_IMU_1:BSPIM:tx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\SPI_IMU_1:BSPIM:dpcounter_one\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI_IMU_1:BSPIM:count_4\ * !\SPI_IMU_1:BSPIM:count_3\ * 
              !\SPI_IMU_1:BSPIM:count_2\ * !\SPI_IMU_1:BSPIM:count_1\ * 
              \SPI_IMU_1:BSPIM:count_0\
        );
        Output = \SPI_IMU_1:BSPIM:dpcounter_one\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_10808, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPI_IMU_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !\SPI_IMU_1:BSPIM:state_2\ * \SPI_IMU_1:BSPIM:state_1\ * 
              \SPI_IMU_1:BSPIM:state_0\
            + !\SPI_IMU_1:BSPIM:state_2\ * \SPI_IMU_1:BSPIM:state_0\ * 
              !Net_10808
            + \SPI_IMU_1:BSPIM:state_2\ * \SPI_IMU_1:BSPIM:state_1\ * 
              !\SPI_IMU_1:BSPIM:state_0\
        );
        Output = Net_10808 (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,4)][LB=1] #macrocells=4, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SPI_IMU_1:BSPIM:is_spi_done\, Mode=(T-Register) @ [UDB=(1,4)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SPI_IMU_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SPI_IMU_1:BSPIM:state_2\ * \SPI_IMU_1:BSPIM:state_1\ * 
              \SPI_IMU_1:BSPIM:state_0\ * !\SPI_IMU_1:BSPIM:count_4\ * 
              !\SPI_IMU_1:BSPIM:count_3\ * \SPI_IMU_1:BSPIM:count_2\ * 
              !\SPI_IMU_1:BSPIM:count_1\ * !\SPI_IMU_1:BSPIM:count_0\ * 
              \SPI_IMU_1:BSPIM:tx_status_1\ * !\SPI_IMU_1:BSPIM:is_spi_done\
            + \SPI_IMU_1:BSPIM:state_2\ * !\SPI_IMU_1:BSPIM:state_1\ * 
              \SPI_IMU_1:BSPIM:state_0\ * \SPI_IMU_1:BSPIM:is_spi_done\
        );
        Output = \SPI_IMU_1:BSPIM:is_spi_done\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPI_IMU_1:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\SPI_IMU_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPI_IMU_1:BSPIM:state_2\ * !\SPI_IMU_1:BSPIM:state_1\ * 
              \SPI_IMU_1:BSPIM:state_0\
            + !\SPI_IMU_1:BSPIM:state_2\ * \SPI_IMU_1:BSPIM:state_1\ * 
              !\SPI_IMU_1:BSPIM:state_0\ * !\SPI_IMU_1:BSPIM:count_4\ * 
              !\SPI_IMU_1:BSPIM:count_3\ * !\SPI_IMU_1:BSPIM:count_2\ * 
              !\SPI_IMU_1:BSPIM:count_1\ * \SPI_IMU_1:BSPIM:count_0\ * 
              \SPI_IMU_1:BSPIM:is_spi_done\
            + !\SPI_IMU_1:BSPIM:state_2\ * \SPI_IMU_1:BSPIM:state_0\ * 
              !\SPI_IMU_1:BSPIM:count_4\ * !\SPI_IMU_1:BSPIM:count_3\ * 
              \SPI_IMU_1:BSPIM:count_2\ * !\SPI_IMU_1:BSPIM:count_1\ * 
              !\SPI_IMU_1:BSPIM:count_0\ * !\SPI_IMU_1:BSPIM:tx_status_1\
        );
        Output = \SPI_IMU_1:BSPIM:state_2\ (fanout=14)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\COUNTER_ENC:CounterUDB:status_0\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \COUNTER_ENC:CounterUDB:cmp_out_i\ * 
              !\COUNTER_ENC:CounterUDB:prevCompare\
        );
        Output = \COUNTER_ENC:CounterUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SPI_IMU_1:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(1,4)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\SPI_IMU_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\SPI_IMU_1:BSPIM:state_2\ * !\SPI_IMU_1:BSPIM:state_1\ * 
              !\SPI_IMU_1:BSPIM:state_0\ * \SPI_IMU_1:BSPIM:tx_status_1\
            + \SPI_IMU_1:BSPIM:state_2\ * \SPI_IMU_1:BSPIM:state_1\ * 
              !\SPI_IMU_1:BSPIM:state_0\
        );
        Output = \SPI_IMU_1:BSPIM:state_0\ (fanout=14)
        Properties               : 
        {
        }
}

datapathcell: Name =\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u0\
    PORT MAP (
        clock => Net_1308 ,
        cs_addr_2 => \SHIFTREG_ENC_1:bSR:ctrl_clk_enable\ ,
        route_si => Net_3505 ,
        f1_load => Net_3426 ,
        chain_out => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:carry0\ ,
        clk_en => Net_3376 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000011100000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(Net_3376)
    Next in chain : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u1\

statusicell: Name =\SPI_IMU_1:BSPIM:TxStsReg\
    PORT MAP (
        clock => \SPI_IMU_1:Net_276\ ,
        status_4 => \SPI_IMU_1:BSPIM:tx_status_4\ ,
        status_3 => \SPI_IMU_1:BSPIM:dpcounter_one\ ,
        status_2 => \SPI_IMU_1:BSPIM:tx_status_2\ ,
        status_1 => \SPI_IMU_1:BSPIM:tx_status_1\ ,
        status_0 => \SPI_IMU_1:BSPIM:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\RESET_COUNTERS:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \RESET_COUNTERS:control_7\ ,
        control_6 => \RESET_COUNTERS:control_6\ ,
        control_5 => \RESET_COUNTERS:control_5\ ,
        control_4 => \RESET_COUNTERS:control_4\ ,
        control_3 => \RESET_COUNTERS:control_3\ ,
        control_2 => \RESET_COUNTERS:control_2\ ,
        control_1 => \RESET_COUNTERS:control_1\ ,
        control_0 => Net_8907 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000001"
    }
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=2, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SPI_IMU_1:BSPIM:state_1\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPI_IMU_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SPI_IMU_1:BSPIM:state_2\ * !\SPI_IMU_1:BSPIM:state_1\ * 
              !\SPI_IMU_1:BSPIM:state_0\
            + !\SPI_IMU_1:BSPIM:state_2\ * !\SPI_IMU_1:BSPIM:state_0\ * 
              !\SPI_IMU_1:BSPIM:count_4\ * !\SPI_IMU_1:BSPIM:count_3\ * 
              !\SPI_IMU_1:BSPIM:count_2\ * !\SPI_IMU_1:BSPIM:count_1\ * 
              \SPI_IMU_1:BSPIM:count_0\ * \SPI_IMU_1:BSPIM:is_spi_done\
            + \SPI_IMU_1:BSPIM:state_2\ * \SPI_IMU_1:BSPIM:state_0\
            + \SPI_IMU_1:BSPIM:state_1\ * \SPI_IMU_1:BSPIM:state_0\ * 
              !\SPI_IMU_1:BSPIM:count_4\ * !\SPI_IMU_1:BSPIM:count_3\ * 
              \SPI_IMU_1:BSPIM:count_2\ * !\SPI_IMU_1:BSPIM:count_1\ * 
              !\SPI_IMU_1:BSPIM:count_0\ * !\SPI_IMU_1:BSPIM:tx_status_1\
        );
        Output = \SPI_IMU_1:BSPIM:state_1\ (fanout=14)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPI_IMU_1:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(1,5)][LB=0][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\SPI_IMU_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPI_IMU_1:BSPIM:state_2\ * !\SPI_IMU_1:BSPIM:count_4\ * 
              !\SPI_IMU_1:BSPIM:count_3\ * !\SPI_IMU_1:BSPIM:count_2\ * 
              !\SPI_IMU_1:BSPIM:count_1\ * !\SPI_IMU_1:BSPIM:count_0\ * 
              \SPI_IMU_1:BSPIM:load_cond\
            + \SPI_IMU_1:BSPIM:state_2\ * !\SPI_IMU_1:BSPIM:state_1\ * 
              !\SPI_IMU_1:BSPIM:state_0\ * !\SPI_IMU_1:BSPIM:load_cond\
            + \SPI_IMU_1:BSPIM:state_1\ * !\SPI_IMU_1:BSPIM:count_4\ * 
              !\SPI_IMU_1:BSPIM:count_3\ * !\SPI_IMU_1:BSPIM:count_2\ * 
              !\SPI_IMU_1:BSPIM:count_1\ * !\SPI_IMU_1:BSPIM:count_0\ * 
              \SPI_IMU_1:BSPIM:load_cond\
            + \SPI_IMU_1:BSPIM:state_0\ * !\SPI_IMU_1:BSPIM:count_4\ * 
              !\SPI_IMU_1:BSPIM:count_3\ * !\SPI_IMU_1:BSPIM:count_2\ * 
              !\SPI_IMU_1:BSPIM:count_1\ * !\SPI_IMU_1:BSPIM:count_0\ * 
              \SPI_IMU_1:BSPIM:load_cond\
        );
        Output = \SPI_IMU_1:BSPIM:load_cond\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,5)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\COUNTER_ENC:CounterUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \COUNTER_ENC:CounterUDB:per_equal\ * 
              !\COUNTER_ENC:CounterUDB:overflow_reg_i\
        );
        Output = \COUNTER_ENC:CounterUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_3426, Mode=(D-Register) @ [UDB=(1,5)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = !(Net_1308) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\COUNTER_ENC:CounterUDB:overflow_reg_i\ * 
              !\COUNTER_ENC:CounterUDB:prevCompare\
        );
        Output = Net_3426 (fanout=17)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u3\
    PORT MAP (
        clock => Net_1308 ,
        cs_addr_2 => \SHIFTREG_ENC_1:bSR:ctrl_clk_enable\ ,
        route_si => Net_3505 ,
        f1_load => Net_3426 ,
        f0_bus_stat_comb => \SHIFTREG_ENC_1:bSR:status_4\ ,
        f0_blk_stat_comb => \SHIFTREG_ENC_1:bSR:status_3\ ,
        f1_bus_stat_comb => \SHIFTREG_ENC_1:bSR:status_6\ ,
        f1_blk_stat_comb => \SHIFTREG_ENC_1:bSR:status_5\ ,
        chain_in => \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:carry2\ ,
        clk_en => Net_3376 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000111100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(Net_3376)
    Previous in chain : \SHIFTREG_ENC_1:bSR:sC32:BShiftRegDp:u2\

statusicell: Name =\COUNTER_ENC:CounterUDB:sSTSReg:stsreg\
    PORT MAP (
        reset => Net_8907 ,
        clock => Net_1308 ,
        status_6 => \COUNTER_ENC:CounterUDB:status_6\ ,
        status_5 => \COUNTER_ENC:CounterUDB:status_5\ ,
        status_2 => \COUNTER_ENC:CounterUDB:status_2\ ,
        status_1 => \COUNTER_ENC:CounterUDB:status_1\ ,
        status_0 => \COUNTER_ENC:CounterUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\Chip_Select_ENCODER_LINE:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \Chip_Select_ENCODER_LINE:control_7\ ,
        control_6 => \Chip_Select_ENCODER_LINE:control_6\ ,
        control_5 => \Chip_Select_ENCODER_LINE:control_5\ ,
        control_4 => \Chip_Select_ENCODER_LINE:control_4\ ,
        control_3 => \Chip_Select_ENCODER_LINE:control_3\ ,
        control_2 => \Chip_Select_ENCODER_LINE:control_2\ ,
        control_1 => \Chip_Select_ENCODER_LINE:control_1\ ,
        control_0 => Net_7981 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000001"
    }
    Clock Enable: True

UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\BLINK_05HZ:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6987) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \BLINK_05HZ:PWMUDB:control_7\ * Net_3925
        );
        Output = \BLINK_05HZ:PWMUDB:runmode_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=2, #inputs=11, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\SPI_IMU:BSPIM:state_2\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              \SPI_IMU:BSPIM:state_0\
            + !\SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:state_0\ * !\SPI_IMU:BSPIM:count_4\ * 
              !\SPI_IMU:BSPIM:count_3\ * !\SPI_IMU:BSPIM:count_2\ * 
              !\SPI_IMU:BSPIM:count_1\ * \SPI_IMU:BSPIM:count_0\ * 
              \SPI_IMU:BSPIM:is_spi_done\
            + !\SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_0\ * 
              !\SPI_IMU:BSPIM:count_4\ * !\SPI_IMU:BSPIM:count_3\ * 
              \SPI_IMU:BSPIM:count_2\ * !\SPI_IMU:BSPIM:count_1\ * 
              !\SPI_IMU:BSPIM:count_0\ * !\SPI_IMU:BSPIM:tx_status_1\
        );
        Output = \SPI_IMU:BSPIM:state_2\ (fanout=14)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\SPI_IMU:BSPIM:load_cond\, Mode=(T-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 9
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:count_4\ * 
              !\SPI_IMU:BSPIM:count_3\ * !\SPI_IMU:BSPIM:count_2\ * 
              !\SPI_IMU:BSPIM:count_1\ * !\SPI_IMU:BSPIM:count_0\ * 
              \SPI_IMU:BSPIM:load_cond\
            + \SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:state_0\ * !\SPI_IMU:BSPIM:load_cond\
            + \SPI_IMU:BSPIM:state_1\ * !\SPI_IMU:BSPIM:count_4\ * 
              !\SPI_IMU:BSPIM:count_3\ * !\SPI_IMU:BSPIM:count_2\ * 
              !\SPI_IMU:BSPIM:count_1\ * !\SPI_IMU:BSPIM:count_0\ * 
              \SPI_IMU:BSPIM:load_cond\
            + \SPI_IMU:BSPIM:state_0\ * !\SPI_IMU:BSPIM:count_4\ * 
              !\SPI_IMU:BSPIM:count_3\ * !\SPI_IMU:BSPIM:count_2\ * 
              !\SPI_IMU:BSPIM:count_1\ * !\SPI_IMU:BSPIM:count_0\ * 
              \SPI_IMU:BSPIM:load_cond\
        );
        Output = \SPI_IMU:BSPIM:load_cond\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_RS485:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => Net_124 ,
        cs_addr_2 => \UART_RS485:BUART:rx_state_1\ ,
        cs_addr_1 => \UART_RS485:BUART:rx_state_0\ ,
        cs_addr_0 => \UART_RS485:BUART:rx_bitclk_enable\ ,
        route_si => Net_6196_SYNCOUT ,
        f0_load => \UART_RS485:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART_RS485:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART_RS485:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\BLINK_05HZ:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_6987 ,
        control_7 => \BLINK_05HZ:PWMUDB:control_7\ ,
        control_6 => \BLINK_05HZ:PWMUDB:control_6\ ,
        control_5 => \BLINK_05HZ:PWMUDB:control_5\ ,
        control_4 => \BLINK_05HZ:PWMUDB:control_4\ ,
        control_3 => \BLINK_05HZ:PWMUDB:control_3\ ,
        control_2 => \BLINK_05HZ:PWMUDB:control_2\ ,
        control_1 => \BLINK_05HZ:PWMUDB:control_1\ ,
        control_0 => \BLINK_05HZ:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\SPI_IMU:BSPIM:mosi_from_dp_reg\, Mode=(D-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPI_IMU:BSPIM:mosi_from_dp\
        );
        Output = \SPI_IMU:BSPIM:mosi_from_dp_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,1)][LB=1] #macrocells=3, #inputs=8, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\SPI_IMU:BSPIM:mosi_hs_reg\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 6
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              \SPI_IMU:BSPIM:state_0\ * \SPI_IMU:BSPIM:mosi_from_dp\
            + !\SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_1\ * 
              \SPI_IMU:BSPIM:state_0\ * \SPI_IMU:BSPIM:mosi_from_dp_reg\
            + !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_0\ * 
              \SPI_IMU:BSPIM:mosi_hs_reg\
            + \SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:state_0\ * \SPI_IMU:BSPIM:mosi_from_dp\
            + \SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_0\ * 
              \SPI_IMU:BSPIM:mosi_hs_reg\
            + !\SPI_IMU:BSPIM:state_1\ * !\SPI_IMU:BSPIM:state_0\ * 
              \SPI_IMU:BSPIM:mosi_hs_reg\
        );
        Output = \SPI_IMU:BSPIM:mosi_hs_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPI_IMU:BSPIM:tx_status_0\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              \SPI_IMU:BSPIM:state_0\
        );
        Output = \SPI_IMU:BSPIM:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_RS485:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=1][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART_RS485:BUART:rx_load_fifo\ * 
              \UART_RS485:BUART:rx_fifofull\
        );
        Output = \UART_RS485:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\SPI_IMU_1:BSPIM:sR8:Dp:u0\
    PORT MAP (
        clock => \SPI_IMU_1:Net_276\ ,
        cs_addr_2 => \SPI_IMU_1:BSPIM:state_2\ ,
        cs_addr_1 => \SPI_IMU_1:BSPIM:state_1\ ,
        cs_addr_0 => \SPI_IMU_1:BSPIM:state_0\ ,
        route_si => Net_10734 ,
        f1_load => \SPI_IMU_1:BSPIM:load_rx_data\ ,
        so_comb => \SPI_IMU_1:BSPIM:mosi_from_dp\ ,
        f0_bus_stat_comb => \SPI_IMU_1:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \SPI_IMU_1:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \SPI_IMU_1:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \SPI_IMU_1:BSPIM:rx_status_4\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001100111100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\SPI_IMU_1:BSPIM:RxStsReg\
    PORT MAP (
        clock => \SPI_IMU_1:Net_276\ ,
        status_6 => \SPI_IMU_1:BSPIM:rx_status_6\ ,
        status_5 => \SPI_IMU_1:BSPIM:rx_status_5\ ,
        status_4 => \SPI_IMU_1:BSPIM:rx_status_4\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\MOTOR_DRIVER_TYPE:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \MOTOR_DRIVER_TYPE:control_7\ ,
        control_6 => \MOTOR_DRIVER_TYPE:control_6\ ,
        control_5 => \MOTOR_DRIVER_TYPE:control_5\ ,
        control_4 => \MOTOR_DRIVER_TYPE:control_4\ ,
        control_3 => \MOTOR_DRIVER_TYPE:control_3\ ,
        control_2 => \MOTOR_DRIVER_TYPE:control_2\ ,
        control_1 => Net_10264 ,
        control_0 => Net_10233 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=3, #inputs=9, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\SPI_IMU_1:BSPIM:load_rx_data\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SPI_IMU_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI_IMU_1:BSPIM:count_4\ * !\SPI_IMU_1:BSPIM:count_3\ * 
              !\SPI_IMU_1:BSPIM:count_2\ * !\SPI_IMU_1:BSPIM:count_1\ * 
              \SPI_IMU_1:BSPIM:count_0\
        );
        Output = \SPI_IMU_1:BSPIM:load_rx_data\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_7325, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_5579 * !Net_7450 * !Net_7667
        );
        Output = Net_7325 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPI_IMU_1:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI_IMU_1:BSPIM:count_4\ * !\SPI_IMU_1:BSPIM:count_3\ * 
              !\SPI_IMU_1:BSPIM:count_2\ * !\SPI_IMU_1:BSPIM:count_1\ * 
              \SPI_IMU_1:BSPIM:count_0\ * \SPI_IMU_1:BSPIM:rx_status_4\
        );
        Output = \SPI_IMU_1:BSPIM:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=2, #inputs=3, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_9772, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_2982 * Net_9969
            + Net_9969 * Net_10233
        );
        Output = Net_9772 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_9767, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !Net_2982 * Net_9969 * !Net_10233
            + Net_2982 * Net_10233
        );
        Output = Net_9767 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1\
    PORT MAP (
        clock => Net_1308 ,
        cs_addr_2 => \SHIFTREG_ENC_2:bSR:ctrl_clk_enable\ ,
        route_si => Net_3506 ,
        f1_load => Net_3426 ,
        chain_in => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:carry0\ ,
        chain_out => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:carry1\ ,
        clk_en => Net_3376 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110111100001000011100100000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(Net_3376)
    Previous in chain : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u0\
    Next in chain : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u2\

controlcell: Name =\COUNTER_ENC:CounterUDB:sCTRLReg:ctrlreg\
    PORT MAP (
        clock => Net_1308 ,
        control_7 => \COUNTER_ENC:CounterUDB:control_7\ ,
        control_6 => \COUNTER_ENC:CounterUDB:control_6\ ,
        control_5 => \COUNTER_ENC:CounterUDB:control_5\ ,
        control_4 => \COUNTER_ENC:CounterUDB:control_4\ ,
        control_3 => \COUNTER_ENC:CounterUDB:control_3\ ,
        control_2 => \COUNTER_ENC:CounterUDB:control_2\ ,
        control_1 => \COUNTER_ENC:CounterUDB:control_1\ ,
        control_0 => \COUNTER_ENC:CounterUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=3, #inputs=5, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_7353, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !Net_5579 * !Net_7694
        );
        Output = Net_7353 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\COUNTER_ENC:CounterUDB:count_stored_i\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1308) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_3376
        );
        Output = \COUNTER_ENC:CounterUDB:count_stored_i\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\COUNTER_ENC:CounterUDB:count_enable\, Mode=(Combinatorial) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \COUNTER_ENC:CounterUDB:control_7\ * 
              !\COUNTER_ENC:CounterUDB:count_stored_i\ * Net_3376
        );
        Output = \COUNTER_ENC:CounterUDB:count_enable\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=3, #inputs=6, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PWM_MOTORS:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_MOTORS:PWMUDB:control_7\
        );
        Output = \PWM_MOTORS:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_1458, Mode=(Combinatorial) @ [UDB=(2,3)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_3044 * \SPI_IMU:BSPIM:mosi_hs_reg\
        );
        Output = Net_1458 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_9969, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_MOTORS:PWMUDB:runmode_enable\ * 
              \PWM_MOTORS:PWMUDB:cmp1_eq\
            + \PWM_MOTORS:PWMUDB:runmode_enable\ * 
              \PWM_MOTORS:PWMUDB:cmp1_less\
        );
        Output = Net_9969 (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART_RS485:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => Net_124 ,
        cs_addr_0 => \UART_RS485:BUART:counter_load_not\ ,
        ce0_reg => \UART_RS485:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART_RS485:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_MOTORS:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_2334 ,
        control_7 => \PWM_MOTORS:PWMUDB:control_7\ ,
        control_6 => \PWM_MOTORS:PWMUDB:control_6\ ,
        control_5 => \PWM_MOTORS:PWMUDB:control_5\ ,
        control_4 => \PWM_MOTORS:PWMUDB:control_4\ ,
        control_3 => \PWM_MOTORS:PWMUDB:control_3\ ,
        control_2 => \PWM_MOTORS:PWMUDB:control_2\ ,
        control_1 => \PWM_MOTORS:PWMUDB:control_1\ ,
        control_0 => \PWM_MOTORS:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] contents:
LAB@[UDB=(2,4)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\COUNTER_ENC:CounterUDB:overflow_reg_i\, Mode=(D-Register) @ [UDB=(2,4)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_1308) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \COUNTER_ENC:CounterUDB:per_equal\
        );
        Output = \COUNTER_ENC:CounterUDB:overflow_reg_i\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,4)][LB=1] #macrocells=2, #inputs=5, #pterms=6
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_3044, Mode=(T-Register) @ [UDB=(2,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:state_0\ * !Net_3044
            + !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              \SPI_IMU:BSPIM:state_0\ * Net_3044
            + \SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_1\ * 
              \SPI_IMU:BSPIM:state_0\ * !Net_3044
        );
        Output = Net_3044 (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_1459, Mode=(D-Register) @ [UDB=(2,4)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              !Net_1459 * !\SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_0\
            + !\SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_1\ * 
              \SPI_IMU:BSPIM:state_0\
            + \SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:state_0\
        );
        Output = Net_1459 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_6987 ,
        cs_addr_2 => \BLINK_05HZ:PWMUDB:tc_i\ ,
        cs_addr_1 => \BLINK_05HZ:PWMUDB:runmode_enable\ ,
        ce0_comb => \BLINK_05HZ:PWMUDB:cmp1_eq\ ,
        cl0_comb => \BLINK_05HZ:PWMUDB:cmp1_less\ ,
        z0_comb => \BLINK_05HZ:PWMUDB:tc_i\ ,
        chain_in => \BLINK_05HZ:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\

controlcell: Name =\LED_CTRL:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \LED_CTRL:control_7\ ,
        control_6 => \LED_CTRL:control_6\ ,
        control_5 => \LED_CTRL:control_5\ ,
        control_4 => \LED_CTRL:control_4\ ,
        control_3 => \LED_CTRL:control_3\ ,
        control_2 => \LED_CTRL:control_2\ ,
        control_1 => Net_7694 ,
        control_0 => Net_7450 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(2,5)] contents:
LAB@[UDB=(2,5)][LB=0] #macrocells=2, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\SPI_IMU_1:BSPIM:mosi_hs_reg\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 6
        List of special equations: 
            Clock  = (\SPI_IMU_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 6 pterms
        (
              !\SPI_IMU_1:BSPIM:state_2\ * !\SPI_IMU_1:BSPIM:state_1\ * 
              \SPI_IMU_1:BSPIM:state_0\ * \SPI_IMU_1:BSPIM:mosi_from_dp\
            + !\SPI_IMU_1:BSPIM:state_2\ * \SPI_IMU_1:BSPIM:state_1\ * 
              \SPI_IMU_1:BSPIM:state_0\ * \SPI_IMU_1:BSPIM:mosi_from_dp_reg\
            + !\SPI_IMU_1:BSPIM:state_2\ * !\SPI_IMU_1:BSPIM:state_0\ * 
              \SPI_IMU_1:BSPIM:mosi_hs_reg\
            + \SPI_IMU_1:BSPIM:state_2\ * \SPI_IMU_1:BSPIM:state_1\ * 
              !\SPI_IMU_1:BSPIM:state_0\ * \SPI_IMU_1:BSPIM:mosi_from_dp\
            + \SPI_IMU_1:BSPIM:state_2\ * \SPI_IMU_1:BSPIM:state_0\ * 
              \SPI_IMU_1:BSPIM:mosi_hs_reg\
            + !\SPI_IMU_1:BSPIM:state_1\ * !\SPI_IMU_1:BSPIM:state_0\ * 
              \SPI_IMU_1:BSPIM:mosi_hs_reg\
        );
        Output = \SPI_IMU_1:BSPIM:mosi_hs_reg\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPI_IMU_1:BSPIM:mosi_from_dp_reg\, Mode=(D-Register) @ [UDB=(2,5)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\SPI_IMU_1:Net_276\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \SPI_IMU_1:BSPIM:mosi_from_dp\
        );
        Output = \SPI_IMU_1:BSPIM:mosi_from_dp_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,5)][LB=1] #macrocells=2, #inputs=9, #pterms=3
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=Net_5579, Mode=(D-Register) @ [UDB=(2,5)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_6987) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \BLINK_05HZ:PWMUDB:runmode_enable\ * 
              \BLINK_05HZ:PWMUDB:cmp1_eq\
            + \BLINK_05HZ:PWMUDB:runmode_enable\ * 
              \BLINK_05HZ:PWMUDB:cmp1_less\
        );
        Output = Net_5579 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\SPI_IMU:BSPIM:rx_status_6\, Mode=(Combinatorial) @ [UDB=(2,5)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI_IMU:BSPIM:count_4\ * !\SPI_IMU:BSPIM:count_3\ * 
              !\SPI_IMU:BSPIM:count_2\ * !\SPI_IMU:BSPIM:count_1\ * 
              \SPI_IMU:BSPIM:count_0\ * \SPI_IMU:BSPIM:rx_status_4\
        );
        Output = \SPI_IMU:BSPIM:rx_status_6\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_MOTORS:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_2334 ,
        cs_addr_2 => \PWM_MOTORS:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_MOTORS:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_MOTORS:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_MOTORS:PWMUDB:sP16:pwmdp:u1\

statusicell: Name =\SPI_IMU:BSPIM:RxStsReg\
    PORT MAP (
        clock => Net_2334 ,
        status_6 => \SPI_IMU:BSPIM:rx_status_6\ ,
        status_5 => \SPI_IMU:BSPIM:rx_status_5\ ,
        status_4 => \SPI_IMU:BSPIM:rx_status_4\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "1000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=2, #inputs=8, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_9749, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_9990 * !Net_3021 * !Net_10264
            + Net_3021 * Net_10264
        );
        Output = Net_9749 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\SPI_IMU:BSPIM:load_rx_data\, Mode=(D-Register) @ [UDB=(3,0)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI_IMU:BSPIM:count_4\ * !\SPI_IMU:BSPIM:count_3\ * 
              !\SPI_IMU:BSPIM:count_2\ * !\SPI_IMU:BSPIM:count_1\ * 
              \SPI_IMU:BSPIM:count_0\
        );
        Output = \SPI_IMU:BSPIM:load_rx_data\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,0)][LB=1] #macrocells=3, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_7667, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_6987) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \BLINK_25HZ:PWMUDB:runmode_enable\ * 
              \BLINK_25HZ:PWMUDB:cmp1_eq\
            + \BLINK_25HZ:PWMUDB:runmode_enable\ * 
              \BLINK_25HZ:PWMUDB:cmp1_less\
        );
        Output = Net_7667 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_9776, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_10313
        );
        Output = Net_9776 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\BLINK_25HZ:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,0)][LB=1][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_6987) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_5930 * \BLINK_25HZ:PWMUDB:control_7\
        );
        Output = \BLINK_25HZ:PWMUDB:runmode_enable\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\BLINK_25HZ:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_6987 ,
        cs_addr_2 => \BLINK_25HZ:PWMUDB:tc_i\ ,
        cs_addr_1 => \BLINK_25HZ:PWMUDB:runmode_enable\ ,
        ce0_comb => \BLINK_25HZ:PWMUDB:cmp1_eq\ ,
        cl0_comb => \BLINK_25HZ:PWMUDB:cmp1_less\ ,
        z0_comb => \BLINK_25HZ:PWMUDB:tc_i\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\BLINK_CTRL_EN:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \BLINK_CTRL_EN:control_7\ ,
        control_6 => \BLINK_CTRL_EN:control_6\ ,
        control_5 => \BLINK_CTRL_EN:control_5\ ,
        control_4 => \BLINK_CTRL_EN:control_4\ ,
        control_3 => \BLINK_CTRL_EN:control_3\ ,
        control_2 => \BLINK_CTRL_EN:control_2\ ,
        control_1 => Net_5930 ,
        control_0 => Net_3925 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=2, #inputs=7, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=Net_9759, Mode=(Combinatorial) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              Net_9990 * Net_3021
            + Net_9990 * Net_10264
        );
        Output = Net_9759 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_RS485:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_state_2\
            + !\UART_RS485:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART_RS485:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,1)][LB=1] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_9774, Mode=(Combinatorial) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !Net_10337
        );
        Output = Net_9774 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\SPI_IMU:BSPIM:sR8:Dp:u0\
    PORT MAP (
        clock => Net_2334 ,
        cs_addr_2 => \SPI_IMU:BSPIM:state_2\ ,
        cs_addr_1 => \SPI_IMU:BSPIM:state_1\ ,
        cs_addr_0 => \SPI_IMU:BSPIM:state_0\ ,
        route_si => Net_1469 ,
        f1_load => \SPI_IMU:BSPIM:load_rx_data\ ,
        so_comb => \SPI_IMU:BSPIM:mosi_from_dp\ ,
        f0_bus_stat_comb => \SPI_IMU:BSPIM:tx_status_2\ ,
        f0_blk_stat_comb => \SPI_IMU:BSPIM:tx_status_1\ ,
        f1_bus_stat_comb => \SPI_IMU:BSPIM:rx_status_5\ ,
        f1_blk_stat_comb => \SPI_IMU:BSPIM:rx_status_4\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000001000100010000000000011100000000010001000000000000000101000000000000010100000011111111000000001111111111111111000000000010001000001100111100000000000000000100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\MOTOR_DIR_2:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \MOTOR_DIR_2:control_7\ ,
        control_6 => \MOTOR_DIR_2:control_6\ ,
        control_5 => \MOTOR_DIR_2:control_5\ ,
        control_4 => \MOTOR_DIR_2:control_4\ ,
        control_3 => \MOTOR_DIR_2:control_3\ ,
        control_2 => \MOTOR_DIR_2:control_2\ ,
        control_1 => \MOTOR_DIR_2:control_1\ ,
        control_0 => Net_3021 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=2, #inputs=7, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Net_2627, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:txn\
        );
        Output = Net_2627 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART_RS485:BUART:txn\, Mode=(D-Register) @ [UDB=(3,2)][LB=0][MC=2]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART_RS485:BUART:txn\ * \UART_RS485:BUART:tx_state_1\ * 
              !\UART_RS485:BUART:tx_bitclk\
            + \UART_RS485:BUART:txn\ * \UART_RS485:BUART:tx_state_2\
            + !\UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_shift_out\ * 
              !\UART_RS485:BUART:tx_state_2\
            + !\UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_state_2\ * !\UART_RS485:BUART:tx_bitclk\
            + \UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_shift_out\ * 
              !\UART_RS485:BUART:tx_state_2\ * 
              !\UART_RS485:BUART:tx_counter_dp\ * 
              \UART_RS485:BUART:tx_bitclk\
        );
        Output = \UART_RS485:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=3, #inputs=6, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART_RS485:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_2\ * 
              \UART_RS485:BUART:tx_counter_dp\ * \UART_RS485:BUART:tx_bitclk\
            + \UART_RS485:BUART:tx_state_0\ * !\UART_RS485:BUART:tx_state_2\ * 
              \UART_RS485:BUART:tx_bitclk\
        );
        Output = \UART_RS485:BUART:tx_state_1\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART_RS485:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(3,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\
            + !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_state_2\
        );
        Output = \UART_RS485:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART_RS485:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(3,2)][LB=1][MC=3]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_state_2\ * \UART_RS485:BUART:tx_bitclk\
            + \UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_2\ * 
              \UART_RS485:BUART:tx_counter_dp\ * \UART_RS485:BUART:tx_bitclk\
        );
        Output = \UART_RS485:BUART:tx_state_2\ (fanout=8)
        Properties               : 
        {
        }
}

datapathcell: Name =\SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u0\
    PORT MAP (
        clock => Net_1308 ,
        cs_addr_2 => \SHIFTREG_ENC_2:bSR:ctrl_clk_enable\ ,
        route_si => Net_3506 ,
        f1_load => Net_3426 ,
        chain_out => \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:carry0\ ,
        clk_en => Net_3376 );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000100000000000000010000000000000001000000000000000100000000000000010010101000010101000010000000000000011000000101010000100000011111111000000001111111111111111010101011110101000001000011100000000000000011100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(Net_3376)
    Next in chain : \SHIFTREG_ENC_2:bSR:sC32:BShiftRegDp:u1\

statusicell: Name =\SPI_IMU:BSPIM:TxStsReg\
    PORT MAP (
        clock => Net_2334 ,
        status_4 => \SPI_IMU:BSPIM:tx_status_4\ ,
        status_3 => \SPI_IMU:BSPIM:dpcounter_one\ ,
        status_2 => \SPI_IMU:BSPIM:tx_status_2\ ,
        status_1 => \SPI_IMU:BSPIM:tx_status_1\ ,
        status_0 => \SPI_IMU:BSPIM:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "0000000"
        cy_md_select = "0001001"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\MOTOR_ON_OFF_2:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \MOTOR_ON_OFF_2:control_7\ ,
        control_6 => \MOTOR_ON_OFF_2:control_6\ ,
        control_5 => \MOTOR_ON_OFF_2:control_5\ ,
        control_4 => \MOTOR_ON_OFF_2:control_4\ ,
        control_3 => \MOTOR_ON_OFF_2:control_3\ ,
        control_2 => \MOTOR_ON_OFF_2:control_2\ ,
        control_1 => \MOTOR_ON_OFF_2:control_1\ ,
        control_0 => Net_10313 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=3, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART_RS485:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_fifo_empty\ * 
              \UART_RS485:BUART:tx_state_2\
        );
        Output = \UART_RS485:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_6020, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_state_2\
        );
        Output = Net_6020 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_RS485:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_124) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              !\UART_RS485:BUART:tx_fifo_empty\
            + !\UART_RS485:BUART:tx_state_1\ * !\UART_RS485:BUART:tx_state_0\ * 
              !\UART_RS485:BUART:tx_fifo_empty\ * 
              !\UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_1\ * \UART_RS485:BUART:tx_state_0\ * 
              \UART_RS485:BUART:tx_bitclk_enable_pre\ * 
              \UART_RS485:BUART:tx_fifo_empty\ * 
              \UART_RS485:BUART:tx_state_2\
            + \UART_RS485:BUART:tx_state_0\ * !\UART_RS485:BUART:tx_state_2\ * 
              \UART_RS485:BUART:tx_bitclk\
        );
        Output = \UART_RS485:BUART:tx_state_0\ (fanout=9)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,3)][LB=1] #macrocells=1, #inputs=11, #pterms=8
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\SPI_IMU:BSPIM:mosi_pre_reg\, Mode=(T-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 11
        Total # of product terms : 8
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 8 pterms
        !(
              !\SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:count_4\ * !\SPI_IMU:BSPIM:count_3\ * 
              !\SPI_IMU:BSPIM:count_2\ * !\SPI_IMU:BSPIM:count_1\ * 
              \SPI_IMU:BSPIM:count_0\ * \SPI_IMU:BSPIM:ld_ident\
            + !\SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_0\
            + !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:count_4\ * 
              !\SPI_IMU:BSPIM:count_3\ * !\SPI_IMU:BSPIM:count_2\ * 
              !\SPI_IMU:BSPIM:count_1\ * \SPI_IMU:BSPIM:count_0\ * 
              !\SPI_IMU:BSPIM:mosi_pre_reg\ * \SPI_IMU:BSPIM:ld_ident\
            + \SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:state_0\
            + !\SPI_IMU:BSPIM:state_1\ * !\SPI_IMU:BSPIM:mosi_pre_reg\
            + \SPI_IMU:BSPIM:state_1\ * !\SPI_IMU:BSPIM:state_0\ * 
              \SPI_IMU:BSPIM:mosi_from_dp\ * \SPI_IMU:BSPIM:mosi_pre_reg\
            + \SPI_IMU:BSPIM:state_0\ * !\SPI_IMU:BSPIM:mosi_pre_reg\
            + !\SPI_IMU:BSPIM:mosi_from_dp\ * !\SPI_IMU:BSPIM:mosi_pre_reg\
        );
        Output = \SPI_IMU:BSPIM:mosi_pre_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART_RS485:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => Net_124 ,
        cs_addr_2 => \UART_RS485:BUART:tx_state_1\ ,
        cs_addr_1 => \UART_RS485:BUART:tx_state_0\ ,
        cs_addr_0 => \UART_RS485:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART_RS485:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART_RS485:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART_RS485:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\SHIFTREG_ENC_2:bSR:SyncCtl:CtrlReg\
    PORT MAP (
        clock => Net_1308 ,
        control_7 => \SHIFTREG_ENC_2:bSR:control_7\ ,
        control_6 => \SHIFTREG_ENC_2:bSR:control_6\ ,
        control_5 => \SHIFTREG_ENC_2:bSR:control_5\ ,
        control_4 => \SHIFTREG_ENC_2:bSR:control_4\ ,
        control_3 => \SHIFTREG_ENC_2:bSR:control_3\ ,
        control_2 => \SHIFTREG_ENC_2:bSR:control_2\ ,
        control_1 => \SHIFTREG_ENC_2:bSR:control_1\ ,
        control_0 => \SHIFTREG_ENC_2:bSR:ctrl_clk_enable\ ,
        clk_en => Net_3376 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000001"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active Low
    Clock Enable: PosEdge(Net_3376)

UDB [UDB=(3,4)] contents:
LAB@[UDB=(3,4)][LB=0] #macrocells=3, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\SPI_IMU:BSPIM:state_1\, Mode=(D-Register) @ [UDB=(3,4)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        !(
              !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:state_0\
            + !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_0\ * 
              !\SPI_IMU:BSPIM:count_4\ * !\SPI_IMU:BSPIM:count_3\ * 
              !\SPI_IMU:BSPIM:count_2\ * !\SPI_IMU:BSPIM:count_1\ * 
              \SPI_IMU:BSPIM:count_0\ * \SPI_IMU:BSPIM:is_spi_done\
            + \SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_0\
            + \SPI_IMU:BSPIM:state_1\ * \SPI_IMU:BSPIM:state_0\ * 
              !\SPI_IMU:BSPIM:count_4\ * !\SPI_IMU:BSPIM:count_3\ * 
              \SPI_IMU:BSPIM:count_2\ * !\SPI_IMU:BSPIM:count_1\ * 
              !\SPI_IMU:BSPIM:count_0\ * !\SPI_IMU:BSPIM:tx_status_1\
        );
        Output = \SPI_IMU:BSPIM:state_1\ (fanout=14)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPI_IMU:BSPIM:is_spi_done\, Mode=(T-Register) @ [UDB=(3,4)][LB=0][MC=1]
        Total # of inputs        : 10
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_1\ * 
              \SPI_IMU:BSPIM:state_0\ * !\SPI_IMU:BSPIM:count_4\ * 
              !\SPI_IMU:BSPIM:count_3\ * \SPI_IMU:BSPIM:count_2\ * 
              !\SPI_IMU:BSPIM:count_1\ * !\SPI_IMU:BSPIM:count_0\ * 
              \SPI_IMU:BSPIM:tx_status_1\ * !\SPI_IMU:BSPIM:is_spi_done\
            + \SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              \SPI_IMU:BSPIM:state_0\ * \SPI_IMU:BSPIM:is_spi_done\
        );
        Output = \SPI_IMU:BSPIM:is_spi_done\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\SPI_IMU:BSPIM:dpcounter_one\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI_IMU:BSPIM:count_4\ * !\SPI_IMU:BSPIM:count_3\ * 
              !\SPI_IMU:BSPIM:count_2\ * !\SPI_IMU:BSPIM:count_1\ * 
              \SPI_IMU:BSPIM:count_0\
        );
        Output = \SPI_IMU:BSPIM:dpcounter_one\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,4)][LB=1] #macrocells=4, #inputs=8, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\SPI_IMU:BSPIM:tx_status_4\, Mode=(Combinatorial) @ [UDB=(3,4)][LB=1][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:state_0\
        );
        Output = \SPI_IMU:BSPIM:tx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\SPI_IMU:BSPIM:state_0\, Mode=(T-Register) @ [UDB=(3,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:state_0\ * \SPI_IMU:BSPIM:tx_status_1\
            + \SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:state_0\
        );
        Output = \SPI_IMU:BSPIM:state_0\ (fanout=14)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_9990, Mode=(D-Register) @ [UDB=(3,4)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \PWM_MOTORS:PWMUDB:runmode_enable\ * 
              \PWM_MOTORS:PWMUDB:cmp2_eq\
            + \PWM_MOTORS:PWMUDB:runmode_enable\ * 
              \PWM_MOTORS:PWMUDB:cmp2_less\
        );
        Output = Net_9990 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\SPI_IMU:BSPIM:ld_ident\, Mode=(T-Register) @ [UDB=(3,4)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:state_0\ * !\SPI_IMU:BSPIM:ld_ident\
            + \SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_1\ * 
              \SPI_IMU:BSPIM:state_0\ * \SPI_IMU:BSPIM:ld_ident\
        );
        Output = \SPI_IMU:BSPIM:ld_ident\ (fanout=2)
        Properties               : 
        {
        }
}

datapathcell: Name =\BLINK_05HZ:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_6987 ,
        cs_addr_2 => \BLINK_05HZ:PWMUDB:tc_i\ ,
        cs_addr_1 => \BLINK_05HZ:PWMUDB:runmode_enable\ ,
        chain_out => \BLINK_05HZ:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \BLINK_05HZ:PWMUDB:sP16:pwmdp:u1\

count7cell: Name =\SPI_IMU:BSPIM:BitCounter\
    PORT MAP (
        clock => Net_2334 ,
        enable => \SPI_IMU:BSPIM:cnt_enable\ ,
        count_6 => \SPI_IMU:BSPIM:count_6\ ,
        count_5 => \SPI_IMU:BSPIM:count_5\ ,
        count_4 => \SPI_IMU:BSPIM:count_4\ ,
        count_3 => \SPI_IMU:BSPIM:count_3\ ,
        count_2 => \SPI_IMU:BSPIM:count_2\ ,
        count_1 => \SPI_IMU:BSPIM:count_1\ ,
        count_0 => \SPI_IMU:BSPIM:count_0\ ,
        tc => \SPI_IMU:BSPIM:cnt_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "0001111"
        cy_route_en = 1
        cy_route_ld = 0
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,5)] contents:
LAB@[UDB=(3,5)][LB=0] #macrocells=2, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=__ONE__, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = __ONE__ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART_RS485:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(3,5)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART_RS485:BUART:tx_fifo_notfull\
        );
        Output = \UART_RS485:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,5)][LB=1] #macrocells=1, #inputs=10, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\SPI_IMU:BSPIM:cnt_enable\, Mode=(T-Register) @ [UDB=(3,5)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 4
        List of special equations: 
            Clock  = (Net_2334) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              !\SPI_IMU:BSPIM:state_0\ * \SPI_IMU:BSPIM:cnt_enable\
            + !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_1\ * 
              \SPI_IMU:BSPIM:state_0\ * !\SPI_IMU:BSPIM:cnt_enable\
            + !\SPI_IMU:BSPIM:state_2\ * !\SPI_IMU:BSPIM:state_0\ * 
              !\SPI_IMU:BSPIM:count_4\ * !\SPI_IMU:BSPIM:count_3\ * 
              !\SPI_IMU:BSPIM:count_2\ * !\SPI_IMU:BSPIM:count_1\ * 
              \SPI_IMU:BSPIM:count_0\ * \SPI_IMU:BSPIM:is_spi_done\ * 
              \SPI_IMU:BSPIM:cnt_enable\
            + \SPI_IMU:BSPIM:state_2\ * \SPI_IMU:BSPIM:state_0\ * 
              \SPI_IMU:BSPIM:cnt_enable\
        );
        Output = \SPI_IMU:BSPIM:cnt_enable\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_MOTORS:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_2334 ,
        cs_addr_2 => \PWM_MOTORS:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_MOTORS:PWMUDB:runmode_enable\ ,
        ce0_comb => \PWM_MOTORS:PWMUDB:cmp1_eq\ ,
        cl0_comb => \PWM_MOTORS:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_MOTORS:PWMUDB:tc_i\ ,
        ce1_comb => \PWM_MOTORS:PWMUDB:cmp2_eq\ ,
        cl1_comb => \PWM_MOTORS:PWMUDB:cmp2_less\ ,
        chain_in => \PWM_MOTORS:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_MOTORS:PWMUDB:sP16:pwmdp:u0\

statusicell: Name =\UART_RS485:BUART:sTX:TxSts\
    PORT MAP (
        clock => Net_124 ,
        status_3 => \UART_RS485:BUART:tx_fifo_notfull\ ,
        status_2 => \UART_RS485:BUART:tx_status_2\ ,
        status_1 => \UART_RS485:BUART:tx_fifo_empty\ ,
        status_0 => \UART_RS485:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\MOTOR_ON_OFF_1:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \MOTOR_ON_OFF_1:control_7\ ,
        control_6 => \MOTOR_ON_OFF_1:control_6\ ,
        control_5 => \MOTOR_ON_OFF_1:control_5\ ,
        control_4 => \MOTOR_ON_OFF_1:control_4\ ,
        control_3 => \MOTOR_ON_OFF_1:control_3\ ,
        control_2 => \MOTOR_ON_OFF_1:control_2\ ,
        control_1 => \MOTOR_ON_OFF_1:control_1\ ,
        control_0 => Net_10337 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =ISR_CYCLES
        PORT MAP (
            interrupt => Net_345 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =ISR_RS485_RX
        PORT MAP (
            interrupt => Net_6117 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\UART_RS485:RXInternalInterrupt\
        PORT MAP (
            interrupt => Net_6117 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=7]: 
Pin : Name = MOSI(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MOSI(0)__PA ,
        pin_input => Net_1458 ,
        pad => MOSI(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=0]: 
Pin : Name = MISO_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MISO_1(0)__PA ,
        fb => Net_10734 ,
        pad => MISO_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = CS_ENCODER1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CS_ENCODER1(0)__PA ,
        pin_input => Net_7985 ,
        pad => CS_ENCODER1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = FTDI_ENABLE(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => FTDI_ENABLE(0)__PA ,
        pad => FTDI_ENABLE(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = CS4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CS4(0)__PA ,
        pin_input => Net_10709 ,
        pad => CS4(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = RS485_CTS(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_DOWN
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RS485_CTS(0)__PA ,
        pad => RS485_CTS(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = CS_ENCODER0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CS_ENCODER0(0)__PA ,
        pin_input => Net_7983 ,
        pad => CS_ENCODER0(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = MISO_ENCODER(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => MISO_ENCODER(0)__PA ,
        fb => Net_1060 ,
        pad => MISO_ENCODER(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = CLK_ENCODER(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CLK_ENCODER(0)__PA ,
        pin_input => Net_3376 ,
        pad => CLK_ENCODER(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = CS3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CS3(0)__PA ,
        pin_input => Net_3064 ,
        pad => CS3(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = CS2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CS2(0)__PA ,
        pin_input => Net_2501 ,
        pad => CS2(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = CS1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CS1(0)__PA ,
        pin_input => Net_1628 ,
        pad => CS1(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = CS0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CS0(0)__PA ,
        pin_input => Net_3039 ,
        pad => CS0(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = SCLK(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCLK(0)__PA ,
        pin_input => Net_1459 ,
        pad => SCLK(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = SCLK_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCLK_1(0)__PA ,
        pin_input => Net_10808 ,
        pad => SCLK_1(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = MOSI_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MOSI_1(0)__PA ,
        pin_input => Net_10806 ,
        pad => MOSI_1(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = MOTOR_EN_1(0)
    Attributes:
        Alias: M1
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_LO
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 2
    PORT MAP (
        pa_out => MOTOR_EN_1(0)__PA ,
        pin_input => Net_9774 ,
        pad => MOTOR_EN_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = MOTOR_1A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_LO
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MOTOR_1A(0)__PA ,
        pin_input => Net_9772 ,
        pad => MOTOR_1A(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = MOTOR_1B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_LO
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MOTOR_1B(0)__PA ,
        pin_input => Net_9767 ,
        pad => MOTOR_1B(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = MOTOR_EN_2(0)
    Attributes:
        Alias: M1
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_LO
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 2
    PORT MAP (
        pa_out => MOTOR_EN_2(0)__PA ,
        pin_input => Net_9776 ,
        pad => MOTOR_EN_2(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = MOTOR_2A(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_LO
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MOTOR_2A(0)__PA ,
        pin_input => Net_9759 ,
        pad => MOTOR_2A(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = MOTOR_2B(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_LO
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MOTOR_2B(0)__PA ,
        pin_input => Net_9749 ,
        pad => MOTOR_2B(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = MISO(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MISO(0)__PA ,
        fb => Net_1469 ,
        pad => MISO(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = LED_RED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_RED(0)__PA ,
        pin_input => Net_7325 ,
        pad => LED_RED(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = LED_GREEN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_GREEN(0)__PA ,
        pin_input => Net_7353 ,
        pad => LED_GREEN(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = RS_485_EN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RS_485_EN(0)__PA ,
        pin_input => Net_6020 ,
        pad => RS_485_EN(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = CS_on_board_IMU(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CS_on_board_IMU(0)__PA ,
        pin_input => Net_1630 ,
        pad => CS_on_board_IMU(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = RS485_RX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RS485_RX(0)__PA ,
        fb => Net_6196 ,
        pad => RS485_RX(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = RS485_TX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: INP_DIS_HI_Z
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => RS485_TX(0)__PA ,
        pin_input => Net_2627 ,
        pad => RS485_TX(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=0]: 
Pin : Name = CS5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => CS5(0)__PA ,
        pin_input => Net_10710 ,
        pad => CS5(0)_PAD );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_124 ,
            dclk_0 => Net_124_local ,
            dclk_glb_1 => \SPI_IMU_1:Net_276\ ,
            dclk_1 => \SPI_IMU_1:Net_276_local\ ,
            dclk_glb_2 => Net_2334 ,
            dclk_2 => Net_2334_local ,
            dclk_glb_3 => Net_4387 ,
            dclk_3 => Net_4387_local ,
            dclk_glb_4 => Net_1308 ,
            dclk_4 => Net_1308_local ,
            dclk_glb_5 => Net_6987 ,
            dclk_5 => Net_6987_local ,
            dclk_glb_6 => Net_2711 ,
            dclk_6 => Net_2711_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: 
    Timer Block @ F(Timer,0): 
    timercell: Name =\CYCLES_TIMER:TimerHW\
        PORT MAP (
            clock => Net_2711 ,
            enable => __ONE__ ,
            tc => Net_345 ,
            cmp => \CYCLES_TIMER:Net_261\ ,
            irq => \CYCLES_TIMER:Net_57\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,1): 
    timercell: Name =\MY_TIMER:TimerHW\
        PORT MAP (
            clock => Net_4387 ,
            enable => __ONE__ ,
            timer_reset => Net_4386 ,
            tc => \MY_TIMER:Net_51\ ,
            cmp => \MY_TIMER:Net_261\ ,
            irq => \MY_TIMER:Net_57\ );
        Properties:
        {
            cy_registers = ""
        }
    Timer Block @ F(Timer,2): 
    timercell: Name =\PACER_TIMER:TimerHW\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            enable => __ONE__ ,
            tc => Net_3264 ,
            cmp => \PACER_TIMER:Net_261\ ,
            irq => \PACER_TIMER:Net_57\ );
        Properties:
        {
            cy_registers = ""
        }
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                    | 
Port | Pin | Fixed |      Type |       Drive Mode |               Name | Connections
-----+-----+-------+-----------+------------------+--------------------+--------------
   0 |   7 |     * |      NONE |         CMOS_OUT |            MOSI(0) | In(Net_1458)
-----+-----+-------+-----------+------------------+--------------------+--------------
   1 |   0 |     * |      NONE |     HI_Z_DIGITAL |          MISO_1(0) | FB(Net_10734)
     |   1 |     * |      NONE |         CMOS_OUT |     CS_ENCODER1(0) | In(Net_7985)
     |   2 |     * |      NONE |         CMOS_OUT |     FTDI_ENABLE(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |             CS4(0) | In(Net_10709)
     |   4 |     * |      NONE |    RES_PULL_DOWN |       RS485_CTS(0) | 
     |   5 |     * |      NONE |         CMOS_OUT |     CS_ENCODER0(0) | In(Net_7983)
     |   6 |     * |      NONE |      RES_PULL_UP |    MISO_ENCODER(0) | FB(Net_1060)
     |   7 |     * |      NONE |         CMOS_OUT |     CLK_ENCODER(0) | In(Net_3376)
-----+-----+-------+-----------+------------------+--------------------+--------------
   2 |   0 |     * |      NONE |         CMOS_OUT |             CS3(0) | In(Net_3064)
     |   1 |     * |      NONE |         CMOS_OUT |             CS2(0) | In(Net_2501)
     |   2 |     * |      NONE |         CMOS_OUT |             CS1(0) | In(Net_1628)
     |   3 |     * |      NONE |         CMOS_OUT |             CS0(0) | In(Net_3039)
     |   4 |     * |      NONE |         CMOS_OUT |            SCLK(0) | In(Net_1459)
     |   6 |     * |      NONE |         CMOS_OUT |          SCLK_1(0) | In(Net_10808)
     |   7 |     * |      NONE |         CMOS_OUT |          MOSI_1(0) | In(Net_10806)
-----+-----+-------+-----------+------------------+--------------------+--------------
   3 |   0 |     * |      NONE |         CMOS_OUT |      MOTOR_EN_1(0) | In(Net_9774)
     |   1 |     * |      NONE |         CMOS_OUT |        MOTOR_1A(0) | In(Net_9772)
     |   2 |     * |      NONE |         CMOS_OUT |        MOTOR_1B(0) | In(Net_9767)
     |   3 |     * |      NONE |         CMOS_OUT |      MOTOR_EN_2(0) | In(Net_9776)
     |   4 |     * |      NONE |         CMOS_OUT |        MOTOR_2A(0) | In(Net_9759)
     |   5 |     * |      NONE |         CMOS_OUT |        MOTOR_2B(0) | In(Net_9749)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |            MISO(0) | FB(Net_1469)
-----+-----+-------+-----------+------------------+--------------------+--------------
  12 |   0 |     * |      NONE |         CMOS_OUT |         LED_RED(0) | In(Net_7325)
     |   1 |     * |      NONE |         CMOS_OUT |       LED_GREEN(0) | In(Net_7353)
     |   4 |     * |      NONE |         CMOS_OUT |       RS_485_EN(0) | In(Net_6020)
     |   5 |     * |      NONE |         CMOS_OUT | CS_on_board_IMU(0) | In(Net_1630)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |        RS485_RX(0) | FB(Net_6196)
     |   7 |     * |      NONE |         CMOS_OUT |        RS485_TX(0) | In(Net_2627)
-----+-----+-------+-----------+------------------+--------------------+--------------
  15 |   0 |     * |      NONE |         CMOS_OUT |             CS5(0) | In(Net_10710)
--------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.148ms
Digital Placement phase: Elapsed time ==> 3s.385ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.4\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Generic_r.vh2" --pcf-path "Generic.pco" --des-name "Generic" --dsf-path "Generic.dsf" --sdc-path "Generic.sdc" --lib-path "Generic_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.881ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.405ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.073ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Generic_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.728ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.245ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 8s.356ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 8s.357ms
API generation phase: Elapsed time ==> 2s.455ms
Dependency generation phase: Elapsed time ==> 0s.014ms
Cleanup phase: Elapsed time ==> 0s.000ms
