-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
-- Date        : Wed Oct  9 15:30:41 2019
-- Host        : DESKTOP-3TNSMFC running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               e:/PhD_project/vivado_prjs/davisZynq/davis7z045AERandBiasCtrl/davis7z045AERandBiasCtrl.srcs/sources_1/bd/brd/ip/brd_testAERDVSSM_0_0/brd_testAERDVSSM_0_0_sim_netlist.vhdl
-- Design      : brd_testAERDVSSM_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z045ffg900-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_BufferClear is
  port (
    TimestampResetBuffer_S : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \State_DP_reg[2]\ : out STD_LOGIC;
    \Output_SO_reg[0]\ : in STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \State_DP_reg[1]\ : in STD_LOGIC;
    \State_DP_reg[1]_0\ : in STD_LOGIC;
    \StateTimestampNext_DP_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \OutFifoControl_SO_reg[Empty_S]\ : in STD_LOGIC;
    AERSMFifoAlmostFull_AI : in STD_LOGIC;
    \Count_DP_reg[3]\ : in STD_LOGIC;
    AERSMFifoFull_AI : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_BufferClear : entity is "BufferClear";
end brd_testAERDVSSM_0_0_BufferClear;

architecture STRUCTURE of brd_testAERDVSSM_0_0_BufferClear is
  signal \State_DP[0]_i_2_n_0\ : STD_LOGIC;
  signal \State_DP[2]_i_2_n_0\ : STD_LOGIC;
  signal \^state_dp_reg[2]\ : STD_LOGIC;
  signal \^timestampresetbuffer_s\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \State_DP[0]_i_2\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \State_DP[2]_i_5\ : label is "soft_lutpair34";
begin
  \State_DP_reg[2]\ <= \^state_dp_reg[2]\;
  TimestampResetBuffer_S <= \^timestampresetbuffer_s\;
Memory_SP_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => \Output_SO_reg[0]\,
      Q => \^timestampresetbuffer_s\
    );
\State_DP[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0154005501540054"
    )
        port map (
      I0 => Q(4),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(1),
      I5 => \State_DP[0]_i_2_n_0\,
      O => D(0)
    );
\State_DP[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^timestampresetbuffer_s\,
      I1 => AERSMFifoFull_AI,
      O => \State_DP[0]_i_2_n_0\
    );
\State_DP[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000001F100000101"
    )
        port map (
      I0 => \State_DP[2]_i_2_n_0\,
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(0),
      I4 => Q(4),
      I5 => \State_DP_reg[1]\,
      O => D(1)
    );
\State_DP[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7770777777777777"
    )
        port map (
      I0 => \State_DP_reg[1]_0\,
      I1 => \StateTimestampNext_DP_reg[2]\(0),
      I2 => \OutFifoControl_SO_reg[Empty_S]\,
      I3 => AERSMFifoAlmostFull_AI,
      I4 => \^state_dp_reg[2]\,
      I5 => \Count_DP_reg[3]\,
      O => \State_DP[2]_i_2_n_0\
    );
\State_DP[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => AERSMFifoFull_AI,
      I3 => \^timestampresetbuffer_s\,
      O => \^state_dp_reg[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_BufferClear_6 is
  port (
    AERSMOutFifoWrite_SO : out STD_LOGIC;
    AERSMOutFifoData_DO : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \AERSMOutFifoData_DO[14]\ : out STD_LOGIC;
    HighestTimestampSent_SP_reg : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__10\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    HighestTimestampSent_SP_reg_0 : in STD_LOGIC;
    \TimestampBuffer_D_reg[13]\ : in STD_LOGIC;
    \State_DP_reg[3]\ : in STD_LOGIC;
    \State_DP_reg[0]\ : in STD_LOGIC;
    \State_DP_reg[1]\ : in STD_LOGIC;
    \State_DP_reg[4]\ : in STD_LOGIC;
    \State_DP_reg[2]\ : in STD_LOGIC;
    \FifoData_DO_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \State_DP_reg[1]_0\ : in STD_LOGIC;
    \State_DP_reg[1]_1\ : in STD_LOGIC;
    HighestTimestampSent_SP : in STD_LOGIC;
    \Count_DP_reg[3]\ : in STD_LOGIC;
    \TimestampBuffer_D_reg[11]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \State_DP_reg[3]_0\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_BufferClear_6 : entity is "BufferClear";
end brd_testAERDVSSM_0_0_BufferClear_6;

architecture STRUCTURE of brd_testAERDVSSM_0_0_BufferClear_6 is
  signal \AERSMOutFifoData_DO[0]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \AERSMOutFifoData_DO[15]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal HighestTimestampSent_SP_i_5_n_0 : STD_LOGIC;
  signal \Memory_SP_i_1__0_n_0\ : STD_LOGIC;
  signal TimestampChanged_S : STD_LOGIC;
begin
\AERSMOutFifoData_DO[0]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80008888AAAAAAAA"
    )
        port map (
      I0 => \State_DP_reg[4]\,
      I1 => \State_DP_reg[2]\,
      I2 => \FifoData_DO_reg[0]\(0),
      I3 => \State_DP_reg[1]_0\,
      I4 => \AERSMOutFifoData_DO[0]_INST_0_i_3_n_0\,
      I5 => \State_DP_reg[1]_1\,
      O => AERSMOutFifoData_DO(0)
    );
\AERSMOutFifoData_DO[0]_INST_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDDDFFFD"
    )
        port map (
      I0 => TimestampChanged_S,
      I1 => \State_DP_reg[1]_0\,
      I2 => HighestTimestampSent_SP,
      I3 => \Count_DP_reg[3]\,
      I4 => \TimestampBuffer_D_reg[11]\(0),
      O => \AERSMOutFifoData_DO[0]_INST_0_i_3_n_0\
    );
\AERSMOutFifoData_DO[14]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDFFFDFFFFFFFF"
    )
        port map (
      I0 => Q(0),
      I1 => Q(4),
      I2 => Q(3),
      I3 => Q(2),
      I4 => Q(1),
      I5 => TimestampChanged_S,
      O => \AERSMOutFifoData_DO[14]\
    );
\AERSMOutFifoData_DO[15]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000800080000000"
    )
        port map (
      I0 => TimestampChanged_S,
      I1 => Q(0),
      I2 => Q(1),
      I3 => \AERSMOutFifoData_DO[15]_INST_0_i_1_n_0\,
      I4 => \TimestampBuffer_D_reg[13]\,
      I5 => HighestTimestampSent_SP_reg_0,
      O => AERSMOutFifoData_DO(1)
    );
\AERSMOutFifoData_DO[15]_INST_0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => Q(2),
      I1 => Q(4),
      I2 => Q(3),
      O => \AERSMOutFifoData_DO[15]_INST_0_i_1_n_0\
    );
AERSMOutFifoWrite_SO_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA80000FFFFFFFF"
    )
        port map (
      I0 => TimestampChanged_S,
      I1 => HighestTimestampSent_SP_reg_0,
      I2 => \TimestampBuffer_D_reg[13]\,
      I3 => \State_DP_reg[3]\,
      I4 => \State_DP_reg[0]\,
      I5 => \State_DP_reg[1]\,
      O => AERSMOutFifoWrite_SO
    );
HighestTimestampSent_SP_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBFFFFFFF"
    )
        port map (
      I0 => HighestTimestampSent_SP_i_5_n_0,
      I1 => \TimestampBuffer_D_reg[11]\(5),
      I2 => \TimestampBuffer_D_reg[11]\(4),
      I3 => \TimestampBuffer_D_reg[11]\(3),
      I4 => \TimestampBuffer_D_reg[11]\(1),
      I5 => \State_DP_reg[3]_0\,
      O => HighestTimestampSent_SP_reg
    );
HighestTimestampSent_SP_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => Q(0),
      I1 => \TimestampBuffer_D_reg[11]\(2),
      I2 => \TimestampBuffer_D_reg[11]\(6),
      I3 => TimestampChanged_S,
      O => HighestTimestampSent_SP_i_5_n_0
    );
\Memory_SP_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEEEEEEE"
    )
        port map (
      I0 => O(0),
      I1 => TimestampChanged_S,
      I2 => Q(0),
      I3 => Q(1),
      I4 => \AERSMOutFifoData_DO[15]_INST_0_i_1_n_0\,
      O => \Memory_SP_i_1__0_n_0\
    );
Memory_SP_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => \Memory_SP_i_1__0_n_0\,
      Q => TimestampChanged_S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \brd_testAERDVSSM_0_0_ContinuousCounter__parameterized1\ is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    StatisticsEventsRow_SN : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    DVSAERAckReg_SB : out STD_LOGIC;
    \FSM_sequential_State_DP_reg[2]\ : out STD_LOGIC;
    \FSM_sequential_State_DP_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_State_DP_reg[0]\ : out STD_LOGIC;
    \FSM_sequential_State_DP_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_State_DP_reg[1]_0\ : in STD_LOGIC;
    \FSM_sequential_State_DP_reg[0]_1\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_State_DP_reg[2]_0\ : in STD_LOGIC;
    \DVSAERConfigReg_D_reg[Run_S]\ : in STD_LOGIC;
    SyncSignalSyncFF_S_reg : in STD_LOGIC;
    DVSAERReq_ABI : in STD_LOGIC;
    \State_DN__0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    in0 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \DVSAERFifoControlOut_S[WriteSide][AlmostFull_S]\ : in STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    SyncSignalSyncFF_S_reg_rep : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \brd_testAERDVSSM_0_0_ContinuousCounter__parameterized1\ : entity is "ContinuousCounter";
end \brd_testAERDVSSM_0_0_ContinuousCounter__parameterized1\;

architecture STRUCTURE of \brd_testAERDVSSM_0_0_ContinuousCounter__parameterized1\ is
  signal AckCount_S : STD_LOGIC;
  signal Count_DN : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal Count_DP : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \Count_DP[0]_i_1__7_n_0\ : STD_LOGIC;
  signal \Count_DP[2]_i_2_n_0\ : STD_LOGIC;
  signal \Count_DP[3]_i_3_n_0\ : STD_LOGIC;
  signal \Count_DP[3]_i_4_n_0\ : STD_LOGIC;
  signal DVSAERAck_SBO_i_2_n_0 : STD_LOGIC;
  signal \FSM_sequential_State_DP[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_State_DP[2]_i_4__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Count_DP[0]_i_1__7\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \Count_DP[1]_i_1__1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \Count_DP[2]_i_1__0\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \Count_DP[3]_i_2\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of DVSAERAck_SBO_i_2 : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \FSM_sequential_State_DP[1]_i_1__1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \FSM_sequential_State_DP[2]_i_1__0\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \Output_SO[0]_i_1__4\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \Output_SO[13]_i_1__0\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \Output_SO[13]_i_2__0\ : label is "soft_lutpair3";
begin
\Count_DP[0]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Count_DP[3]_i_3_n_0\,
      I1 => Count_DP(0),
      O => \Count_DP[0]_i_1__7_n_0\
    );
\Count_DP[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \Count_DP[3]_i_3_n_0\,
      I1 => Count_DP(1),
      I2 => Count_DP(0),
      O => Count_DN(1)
    );
\Count_DP[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F8"
    )
        port map (
      I0 => Count_DP(0),
      I1 => Count_DP(1),
      I2 => Count_DP(2),
      I3 => \Count_DP[2]_i_2_n_0\,
      O => Count_DN(2)
    );
\Count_DP[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0E0AF0A0FFFFFFFF"
    )
        port map (
      I0 => Count_DP(3),
      I1 => \out\(0),
      I2 => \out\(2),
      I3 => Count_DP(2),
      I4 => \out\(1),
      I5 => \Count_DP[3]_i_4_n_0\,
      O => \Count_DP[2]_i_2_n_0\
    );
\Count_DP[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6066"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(1),
      I2 => DVSAERReq_ABI,
      I3 => \out\(0),
      O => AckCount_S
    );
\Count_DP[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2AAA8000"
    )
        port map (
      I0 => \Count_DP[3]_i_3_n_0\,
      I1 => Count_DP(1),
      I2 => Count_DP(0),
      I3 => Count_DP(2),
      I4 => Count_DP(3),
      O => Count_DN(3)
    );
\Count_DP[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88228822CE3BCEBB"
    )
        port map (
      I0 => \Count_DP[3]_i_4_n_0\,
      I1 => \out\(1),
      I2 => Count_DP(2),
      I3 => \out\(2),
      I4 => \out\(0),
      I5 => Count_DP(3),
      O => \Count_DP[3]_i_3_n_0\
    );
\Count_DP[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5105F10FF10FFD0F"
    )
        port map (
      I0 => Count_DP(2),
      I1 => \out\(0),
      I2 => \out\(2),
      I3 => \out\(1),
      I4 => Count_DP(0),
      I5 => Count_DP(1),
      O => \Count_DP[3]_i_4_n_0\
    );
\Count_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => AckCount_S,
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \Count_DP[0]_i_1__7_n_0\,
      Q => Count_DP(0)
    );
\Count_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => AckCount_S,
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => Count_DN(1),
      Q => Count_DP(1)
    );
\Count_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => AckCount_S,
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => Count_DN(2),
      Q => Count_DP(2)
    );
\Count_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => AckCount_S,
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => Count_DN(3),
      Q => Count_DP(3)
    );
DVSAERAck_SBO_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DVSAERAck_SBO_i_2_n_0,
      I1 => \FSM_sequential_State_DP_reg[2]_0\,
      O => DVSAERAckReg_SB
    );
DVSAERAck_SBO_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA3838FF"
    )
        port map (
      I0 => DVSAERReq_ABI,
      I1 => \out\(0),
      I2 => \Count_DP[3]_i_3_n_0\,
      I3 => \out\(1),
      I4 => \out\(2),
      O => DVSAERAck_SBO_i_2_n_0
    );
\FSM_sequential_State_DP[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0551FFFF05510000"
    )
        port map (
      I0 => \out\(0),
      I1 => \DVSAERFifoControlOut_S[WriteSide][AlmostFull_S]\,
      I2 => \out\(2),
      I3 => \out\(1),
      I4 => \FSM_sequential_State_DP[2]_i_3__0_n_0\,
      I5 => in0(0),
      O => \FSM_sequential_State_DP_reg[0]\
    );
\FSM_sequential_State_DP[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \State_DN__0\(0),
      I1 => \FSM_sequential_State_DP[2]_i_3__0_n_0\,
      I2 => in0(1),
      O => \FSM_sequential_State_DP_reg[1]\
    );
\FSM_sequential_State_DP[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \State_DN__0\(1),
      I1 => \FSM_sequential_State_DP[2]_i_3__0_n_0\,
      I2 => in0(2),
      O => \FSM_sequential_State_DP_reg[2]\
    );
\FSM_sequential_State_DP[2]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F9F9F9E871717160"
    )
        port map (
      I0 => \out\(2),
      I1 => \out\(1),
      I2 => \FSM_sequential_State_DP[2]_i_4__0_n_0\,
      I3 => \DVSAERConfigReg_D_reg[Run_S]\,
      I4 => \out\(0),
      I5 => SyncSignalSyncFF_S_reg,
      O => \FSM_sequential_State_DP[2]_i_3__0_n_0\
    );
\FSM_sequential_State_DP[2]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BA00FFAA"
    )
        port map (
      I0 => Count_DP(3),
      I1 => \FSM_sequential_State_DP_reg[0]_0\,
      I2 => Count_DP(2),
      I3 => \FSM_sequential_State_DP_reg[1]_0\,
      I4 => \Count_DP[3]_i_4_n_0\,
      I5 => \FSM_sequential_State_DP_reg[0]_1\,
      O => \FSM_sequential_State_DP[2]_i_4__0_n_0\
    );
\Output_SO[0]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => \out\(0),
      I1 => \Count_DP[3]_i_3_n_0\,
      I2 => \out\(1),
      I3 => \out\(2),
      O => StatisticsEventsRow_SN
    );
\Output_SO[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0110"
    )
        port map (
      I0 => \out\(0),
      I1 => \Count_DP[3]_i_3_n_0\,
      I2 => \out\(2),
      I3 => \out\(1),
      O => E(0)
    );
\Output_SO[13]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \out\(0),
      I1 => \Count_DP[3]_i_3_n_0\,
      I2 => \out\(1),
      I3 => \out\(2),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_Counter is
  port (
    D : out STD_LOGIC_VECTOR ( 39 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    NOTMultiplexerConfigReg_DRun_S : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \SyncSignalSyncFF_S_reg_rep__1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_6\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_7\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \SyncSignalSyncFF_S_reg_rep__9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_8\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_Counter : entity is "Counter";
end brd_testAERDVSSM_0_0_Counter;

architecture STRUCTURE of brd_testAERDVSSM_0_0_Counter is
  signal \^d\ : STD_LOGIC_VECTOR ( 39 downto 0 );
begin
  D(39 downto 0) <= \^d\(39 downto 0);
\Count_DP[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^d\(0),
      I1 => \DVSAERConfigReg_D_reg[Run_S]_rep__0_8\,
      O => S(0)
    );
\Count_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => O(0),
      Q => \^d\(0)
    );
\Count_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_0\(2),
      Q => \^d\(10)
    );
\Count_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_0\(3),
      Q => \^d\(11)
    );
\Count_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_1\(0),
      Q => \^d\(12)
    );
\Count_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_1\(1),
      Q => \^d\(13)
    );
\Count_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_1\(2),
      Q => \^d\(14)
    );
\Count_DP_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_1\(3),
      Q => \^d\(15)
    );
\Count_DP_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_2\(0),
      Q => \^d\(16)
    );
\Count_DP_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_2\(1),
      Q => \^d\(17)
    );
\Count_DP_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_2\(2),
      Q => \^d\(18)
    );
\Count_DP_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_2\(3),
      Q => \^d\(19)
    );
\Count_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => O(1),
      Q => \^d\(1)
    );
\Count_DP_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_3\(0),
      Q => \^d\(20)
    );
\Count_DP_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_3\(1),
      Q => \^d\(21)
    );
\Count_DP_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_3\(2),
      Q => \^d\(22)
    );
\Count_DP_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_3\(3),
      Q => \^d\(23)
    );
\Count_DP_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_4\(0),
      Q => \^d\(24)
    );
\Count_DP_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_4\(1),
      Q => \^d\(25)
    );
\Count_DP_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_4\(2),
      Q => \^d\(26)
    );
\Count_DP_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_4\(3),
      Q => \^d\(27)
    );
\Count_DP_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_5\(0),
      Q => \^d\(28)
    );
\Count_DP_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_5\(1),
      Q => \^d\(29)
    );
\Count_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => O(2),
      Q => \^d\(2)
    );
\Count_DP_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_5\(2),
      Q => \^d\(30)
    );
\Count_DP_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_5\(3),
      Q => \^d\(31)
    );
\Count_DP_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_6\(0),
      Q => \^d\(32)
    );
\Count_DP_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_6\(1),
      Q => \^d\(33)
    );
\Count_DP_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_6\(2),
      Q => \^d\(34)
    );
\Count_DP_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_6\(3),
      Q => \^d\(35)
    );
\Count_DP_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_7\(0),
      Q => \^d\(36)
    );
\Count_DP_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_7\(1),
      Q => \^d\(37)
    );
\Count_DP_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_7\(2),
      Q => \^d\(38)
    );
\Count_DP_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_7\(3),
      Q => \^d\(39)
    );
\Count_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => O(3),
      Q => \^d\(3)
    );
\Count_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0\(0),
      Q => \^d\(4)
    );
\Count_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0\(1),
      Q => \^d\(5)
    );
\Count_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0\(2),
      Q => \^d\(6)
    );
\Count_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0\(3),
      Q => \^d\(7)
    );
\Count_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_0\(0),
      Q => \^d\(8)
    );
\Count_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_0\(1),
      Q => \^d\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_Counter_15 is
  port (
    \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39]\ : out STD_LOGIC_VECTOR ( 39 downto 0 );
    \Output_SO_reg[0]\ : in STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    SyncSignalSyncFF_S_reg_rep : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SyncSignalSyncFF_S_reg_rep__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_Counter_15 : entity is "Counter";
end brd_testAERDVSSM_0_0_Counter_15;

architecture STRUCTURE of brd_testAERDVSSM_0_0_Counter_15 is
  signal \Count_DP[0]_i_3__4_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_4__4_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_5__1_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_6__1_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_2__4_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_3__4_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_4__4_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_5__4_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_2__4_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_3__4_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_4__4_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_5__4_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_2__4_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_3__4_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_4__4_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_5__4_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_2__4_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_3__4_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_4__4_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_5__4_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_2__4_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_3__4_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_4__4_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_5__4_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_2__4_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_3__4_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_4__4_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_5__4_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_2__4_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_3__4_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_4__4_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_5__4_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_2__4_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_3__4_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_4__4_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_5__4_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_2__4_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_3__4_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_4__4_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_5__4_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__1_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__1_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__1_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__1_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__1_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__1_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__1_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__4_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__4_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__4_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__4_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__4_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__4_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__4_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__4_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__4_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__4_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__4_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__4_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__4_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__4_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__4_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__4_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__4_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__4_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__4_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__4_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__4_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__4_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__4_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__4_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__4_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__4_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__4_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__4_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__4_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__4_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__4_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__4_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__4_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__4_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__4_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__4_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__4_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__4_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__4_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__4_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__4_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__4_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__4_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__4_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__4_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__4_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__4_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__4_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__4_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__4_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__4_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__4_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__4_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__4_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__4_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__4_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__4_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__4_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__4_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__4_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__4_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__4_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__4_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__4_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__4_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__4_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__4_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__4_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__4_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__4_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__4_n_7\ : STD_LOGIC;
  signal \^dvsaerconfiginfooutreg_d_reg[statisticseventscolumn_d][39]\ : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \NLW_Count_DP_reg[36]_i_1__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39]\(39 downto 0) <= \^dvsaerconfiginfooutreg_d_reg[statisticseventscolumn_d][39]\(39 downto 0);
\Count_DP[0]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticseventscolumn_d][39]\(3),
      O => \Count_DP[0]_i_3__4_n_0\
    );
\Count_DP[0]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticseventscolumn_d][39]\(2),
      O => \Count_DP[0]_i_4__4_n_0\
    );
\Count_DP[0]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticseventscolumn_d][39]\(1),
      O => \Count_DP[0]_i_5__1_n_0\
    );
\Count_DP[0]_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^dvsaerconfiginfooutreg_d_reg[statisticseventscolumn_d][39]\(0),
      I1 => DI(0),
      O => \Count_DP[0]_i_6__1_n_0\
    );
\Count_DP[12]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticseventscolumn_d][39]\(15),
      O => \Count_DP[12]_i_2__4_n_0\
    );
\Count_DP[12]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticseventscolumn_d][39]\(14),
      O => \Count_DP[12]_i_3__4_n_0\
    );
\Count_DP[12]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticseventscolumn_d][39]\(13),
      O => \Count_DP[12]_i_4__4_n_0\
    );
\Count_DP[12]_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticseventscolumn_d][39]\(12),
      O => \Count_DP[12]_i_5__4_n_0\
    );
\Count_DP[16]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticseventscolumn_d][39]\(19),
      O => \Count_DP[16]_i_2__4_n_0\
    );
\Count_DP[16]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticseventscolumn_d][39]\(18),
      O => \Count_DP[16]_i_3__4_n_0\
    );
\Count_DP[16]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticseventscolumn_d][39]\(17),
      O => \Count_DP[16]_i_4__4_n_0\
    );
\Count_DP[16]_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticseventscolumn_d][39]\(16),
      O => \Count_DP[16]_i_5__4_n_0\
    );
\Count_DP[20]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticseventscolumn_d][39]\(23),
      O => \Count_DP[20]_i_2__4_n_0\
    );
\Count_DP[20]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticseventscolumn_d][39]\(22),
      O => \Count_DP[20]_i_3__4_n_0\
    );
\Count_DP[20]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticseventscolumn_d][39]\(21),
      O => \Count_DP[20]_i_4__4_n_0\
    );
\Count_DP[20]_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticseventscolumn_d][39]\(20),
      O => \Count_DP[20]_i_5__4_n_0\
    );
\Count_DP[24]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticseventscolumn_d][39]\(27),
      O => \Count_DP[24]_i_2__4_n_0\
    );
\Count_DP[24]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticseventscolumn_d][39]\(26),
      O => \Count_DP[24]_i_3__4_n_0\
    );
\Count_DP[24]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticseventscolumn_d][39]\(25),
      O => \Count_DP[24]_i_4__4_n_0\
    );
\Count_DP[24]_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticseventscolumn_d][39]\(24),
      O => \Count_DP[24]_i_5__4_n_0\
    );
\Count_DP[28]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticseventscolumn_d][39]\(31),
      O => \Count_DP[28]_i_2__4_n_0\
    );
\Count_DP[28]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticseventscolumn_d][39]\(30),
      O => \Count_DP[28]_i_3__4_n_0\
    );
\Count_DP[28]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticseventscolumn_d][39]\(29),
      O => \Count_DP[28]_i_4__4_n_0\
    );
\Count_DP[28]_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticseventscolumn_d][39]\(28),
      O => \Count_DP[28]_i_5__4_n_0\
    );
\Count_DP[32]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticseventscolumn_d][39]\(35),
      O => \Count_DP[32]_i_2__4_n_0\
    );
\Count_DP[32]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticseventscolumn_d][39]\(34),
      O => \Count_DP[32]_i_3__4_n_0\
    );
\Count_DP[32]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticseventscolumn_d][39]\(33),
      O => \Count_DP[32]_i_4__4_n_0\
    );
\Count_DP[32]_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticseventscolumn_d][39]\(32),
      O => \Count_DP[32]_i_5__4_n_0\
    );
\Count_DP[36]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticseventscolumn_d][39]\(39),
      O => \Count_DP[36]_i_2__4_n_0\
    );
\Count_DP[36]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticseventscolumn_d][39]\(38),
      O => \Count_DP[36]_i_3__4_n_0\
    );
\Count_DP[36]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticseventscolumn_d][39]\(37),
      O => \Count_DP[36]_i_4__4_n_0\
    );
\Count_DP[36]_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticseventscolumn_d][39]\(36),
      O => \Count_DP[36]_i_5__4_n_0\
    );
\Count_DP[4]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticseventscolumn_d][39]\(7),
      O => \Count_DP[4]_i_2__4_n_0\
    );
\Count_DP[4]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticseventscolumn_d][39]\(6),
      O => \Count_DP[4]_i_3__4_n_0\
    );
\Count_DP[4]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticseventscolumn_d][39]\(5),
      O => \Count_DP[4]_i_4__4_n_0\
    );
\Count_DP[4]_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticseventscolumn_d][39]\(4),
      O => \Count_DP[4]_i_5__4_n_0\
    );
\Count_DP[8]_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticseventscolumn_d][39]\(11),
      O => \Count_DP[8]_i_2__4_n_0\
    );
\Count_DP[8]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticseventscolumn_d][39]\(10),
      O => \Count_DP[8]_i_3__4_n_0\
    );
\Count_DP[8]_i_4__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticseventscolumn_d][39]\(9),
      O => \Count_DP[8]_i_4__4_n_0\
    );
\Count_DP[8]_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticseventscolumn_d][39]\(8),
      O => \Count_DP[8]_i_5__4_n_0\
    );
\Count_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \Count_DP_reg[0]_i_2__1_n_7\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticseventscolumn_d][39]\(0)
    );
\Count_DP_reg[0]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Count_DP_reg[0]_i_2__1_n_0\,
      CO(2) => \Count_DP_reg[0]_i_2__1_n_1\,
      CO(1) => \Count_DP_reg[0]_i_2__1_n_2\,
      CO(0) => \Count_DP_reg[0]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => DI(0),
      O(3) => \Count_DP_reg[0]_i_2__1_n_4\,
      O(2) => \Count_DP_reg[0]_i_2__1_n_5\,
      O(1) => \Count_DP_reg[0]_i_2__1_n_6\,
      O(0) => \Count_DP_reg[0]_i_2__1_n_7\,
      S(3) => \Count_DP[0]_i_3__4_n_0\,
      S(2) => \Count_DP[0]_i_4__4_n_0\,
      S(1) => \Count_DP[0]_i_5__1_n_0\,
      S(0) => \Count_DP[0]_i_6__1_n_0\
    );
\Count_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \Count_DP_reg[8]_i_1__4_n_5\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticseventscolumn_d][39]\(10)
    );
\Count_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \Count_DP_reg[8]_i_1__4_n_4\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticseventscolumn_d][39]\(11)
    );
\Count_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \Count_DP_reg[12]_i_1__4_n_7\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticseventscolumn_d][39]\(12)
    );
\Count_DP_reg[12]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[8]_i_1__4_n_0\,
      CO(3) => \Count_DP_reg[12]_i_1__4_n_0\,
      CO(2) => \Count_DP_reg[12]_i_1__4_n_1\,
      CO(1) => \Count_DP_reg[12]_i_1__4_n_2\,
      CO(0) => \Count_DP_reg[12]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[12]_i_1__4_n_4\,
      O(2) => \Count_DP_reg[12]_i_1__4_n_5\,
      O(1) => \Count_DP_reg[12]_i_1__4_n_6\,
      O(0) => \Count_DP_reg[12]_i_1__4_n_7\,
      S(3) => \Count_DP[12]_i_2__4_n_0\,
      S(2) => \Count_DP[12]_i_3__4_n_0\,
      S(1) => \Count_DP[12]_i_4__4_n_0\,
      S(0) => \Count_DP[12]_i_5__4_n_0\
    );
\Count_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \Count_DP_reg[12]_i_1__4_n_6\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticseventscolumn_d][39]\(13)
    );
\Count_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \Count_DP_reg[12]_i_1__4_n_5\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticseventscolumn_d][39]\(14)
    );
\Count_DP_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \Count_DP_reg[12]_i_1__4_n_4\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticseventscolumn_d][39]\(15)
    );
\Count_DP_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \Count_DP_reg[16]_i_1__4_n_7\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticseventscolumn_d][39]\(16)
    );
\Count_DP_reg[16]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[12]_i_1__4_n_0\,
      CO(3) => \Count_DP_reg[16]_i_1__4_n_0\,
      CO(2) => \Count_DP_reg[16]_i_1__4_n_1\,
      CO(1) => \Count_DP_reg[16]_i_1__4_n_2\,
      CO(0) => \Count_DP_reg[16]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[16]_i_1__4_n_4\,
      O(2) => \Count_DP_reg[16]_i_1__4_n_5\,
      O(1) => \Count_DP_reg[16]_i_1__4_n_6\,
      O(0) => \Count_DP_reg[16]_i_1__4_n_7\,
      S(3) => \Count_DP[16]_i_2__4_n_0\,
      S(2) => \Count_DP[16]_i_3__4_n_0\,
      S(1) => \Count_DP[16]_i_4__4_n_0\,
      S(0) => \Count_DP[16]_i_5__4_n_0\
    );
\Count_DP_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \Count_DP_reg[16]_i_1__4_n_6\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticseventscolumn_d][39]\(17)
    );
\Count_DP_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \Count_DP_reg[16]_i_1__4_n_5\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticseventscolumn_d][39]\(18)
    );
\Count_DP_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \Count_DP_reg[16]_i_1__4_n_4\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticseventscolumn_d][39]\(19)
    );
\Count_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \Count_DP_reg[0]_i_2__1_n_6\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticseventscolumn_d][39]\(1)
    );
\Count_DP_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__0\(0),
      D => \Count_DP_reg[20]_i_1__4_n_7\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticseventscolumn_d][39]\(20)
    );
\Count_DP_reg[20]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[16]_i_1__4_n_0\,
      CO(3) => \Count_DP_reg[20]_i_1__4_n_0\,
      CO(2) => \Count_DP_reg[20]_i_1__4_n_1\,
      CO(1) => \Count_DP_reg[20]_i_1__4_n_2\,
      CO(0) => \Count_DP_reg[20]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[20]_i_1__4_n_4\,
      O(2) => \Count_DP_reg[20]_i_1__4_n_5\,
      O(1) => \Count_DP_reg[20]_i_1__4_n_6\,
      O(0) => \Count_DP_reg[20]_i_1__4_n_7\,
      S(3) => \Count_DP[20]_i_2__4_n_0\,
      S(2) => \Count_DP[20]_i_3__4_n_0\,
      S(1) => \Count_DP[20]_i_4__4_n_0\,
      S(0) => \Count_DP[20]_i_5__4_n_0\
    );
\Count_DP_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__0\(0),
      D => \Count_DP_reg[20]_i_1__4_n_6\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticseventscolumn_d][39]\(21)
    );
\Count_DP_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__0\(0),
      D => \Count_DP_reg[20]_i_1__4_n_5\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticseventscolumn_d][39]\(22)
    );
\Count_DP_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__0\(0),
      D => \Count_DP_reg[20]_i_1__4_n_4\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticseventscolumn_d][39]\(23)
    );
\Count_DP_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__0\(0),
      D => \Count_DP_reg[24]_i_1__4_n_7\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticseventscolumn_d][39]\(24)
    );
\Count_DP_reg[24]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[20]_i_1__4_n_0\,
      CO(3) => \Count_DP_reg[24]_i_1__4_n_0\,
      CO(2) => \Count_DP_reg[24]_i_1__4_n_1\,
      CO(1) => \Count_DP_reg[24]_i_1__4_n_2\,
      CO(0) => \Count_DP_reg[24]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[24]_i_1__4_n_4\,
      O(2) => \Count_DP_reg[24]_i_1__4_n_5\,
      O(1) => \Count_DP_reg[24]_i_1__4_n_6\,
      O(0) => \Count_DP_reg[24]_i_1__4_n_7\,
      S(3) => \Count_DP[24]_i_2__4_n_0\,
      S(2) => \Count_DP[24]_i_3__4_n_0\,
      S(1) => \Count_DP[24]_i_4__4_n_0\,
      S(0) => \Count_DP[24]_i_5__4_n_0\
    );
\Count_DP_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__0\(0),
      D => \Count_DP_reg[24]_i_1__4_n_6\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticseventscolumn_d][39]\(25)
    );
\Count_DP_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__0\(0),
      D => \Count_DP_reg[24]_i_1__4_n_5\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticseventscolumn_d][39]\(26)
    );
\Count_DP_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__0\(0),
      D => \Count_DP_reg[24]_i_1__4_n_4\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticseventscolumn_d][39]\(27)
    );
\Count_DP_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__0\(0),
      D => \Count_DP_reg[28]_i_1__4_n_7\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticseventscolumn_d][39]\(28)
    );
\Count_DP_reg[28]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[24]_i_1__4_n_0\,
      CO(3) => \Count_DP_reg[28]_i_1__4_n_0\,
      CO(2) => \Count_DP_reg[28]_i_1__4_n_1\,
      CO(1) => \Count_DP_reg[28]_i_1__4_n_2\,
      CO(0) => \Count_DP_reg[28]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[28]_i_1__4_n_4\,
      O(2) => \Count_DP_reg[28]_i_1__4_n_5\,
      O(1) => \Count_DP_reg[28]_i_1__4_n_6\,
      O(0) => \Count_DP_reg[28]_i_1__4_n_7\,
      S(3) => \Count_DP[28]_i_2__4_n_0\,
      S(2) => \Count_DP[28]_i_3__4_n_0\,
      S(1) => \Count_DP[28]_i_4__4_n_0\,
      S(0) => \Count_DP[28]_i_5__4_n_0\
    );
\Count_DP_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__0\(0),
      D => \Count_DP_reg[28]_i_1__4_n_6\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticseventscolumn_d][39]\(29)
    );
\Count_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \Count_DP_reg[0]_i_2__1_n_5\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticseventscolumn_d][39]\(2)
    );
\Count_DP_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__0\(0),
      D => \Count_DP_reg[28]_i_1__4_n_5\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticseventscolumn_d][39]\(30)
    );
\Count_DP_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__0\(0),
      D => \Count_DP_reg[28]_i_1__4_n_4\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticseventscolumn_d][39]\(31)
    );
\Count_DP_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__0\(0),
      D => \Count_DP_reg[32]_i_1__4_n_7\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticseventscolumn_d][39]\(32)
    );
\Count_DP_reg[32]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[28]_i_1__4_n_0\,
      CO(3) => \Count_DP_reg[32]_i_1__4_n_0\,
      CO(2) => \Count_DP_reg[32]_i_1__4_n_1\,
      CO(1) => \Count_DP_reg[32]_i_1__4_n_2\,
      CO(0) => \Count_DP_reg[32]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[32]_i_1__4_n_4\,
      O(2) => \Count_DP_reg[32]_i_1__4_n_5\,
      O(1) => \Count_DP_reg[32]_i_1__4_n_6\,
      O(0) => \Count_DP_reg[32]_i_1__4_n_7\,
      S(3) => \Count_DP[32]_i_2__4_n_0\,
      S(2) => \Count_DP[32]_i_3__4_n_0\,
      S(1) => \Count_DP[32]_i_4__4_n_0\,
      S(0) => \Count_DP[32]_i_5__4_n_0\
    );
\Count_DP_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__0\(0),
      D => \Count_DP_reg[32]_i_1__4_n_6\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticseventscolumn_d][39]\(33)
    );
\Count_DP_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__0\(0),
      D => \Count_DP_reg[32]_i_1__4_n_5\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticseventscolumn_d][39]\(34)
    );
\Count_DP_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__0\(0),
      D => \Count_DP_reg[32]_i_1__4_n_4\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticseventscolumn_d][39]\(35)
    );
\Count_DP_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__0\(0),
      D => \Count_DP_reg[36]_i_1__4_n_7\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticseventscolumn_d][39]\(36)
    );
\Count_DP_reg[36]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[32]_i_1__4_n_0\,
      CO(3) => \NLW_Count_DP_reg[36]_i_1__4_CO_UNCONNECTED\(3),
      CO(2) => \Count_DP_reg[36]_i_1__4_n_1\,
      CO(1) => \Count_DP_reg[36]_i_1__4_n_2\,
      CO(0) => \Count_DP_reg[36]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[36]_i_1__4_n_4\,
      O(2) => \Count_DP_reg[36]_i_1__4_n_5\,
      O(1) => \Count_DP_reg[36]_i_1__4_n_6\,
      O(0) => \Count_DP_reg[36]_i_1__4_n_7\,
      S(3) => \Count_DP[36]_i_2__4_n_0\,
      S(2) => \Count_DP[36]_i_3__4_n_0\,
      S(1) => \Count_DP[36]_i_4__4_n_0\,
      S(0) => \Count_DP[36]_i_5__4_n_0\
    );
\Count_DP_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__0\(0),
      D => \Count_DP_reg[36]_i_1__4_n_6\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticseventscolumn_d][39]\(37)
    );
\Count_DP_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__0\(0),
      D => \Count_DP_reg[36]_i_1__4_n_5\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticseventscolumn_d][39]\(38)
    );
\Count_DP_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__0\(0),
      D => \Count_DP_reg[36]_i_1__4_n_4\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticseventscolumn_d][39]\(39)
    );
\Count_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \Count_DP_reg[0]_i_2__1_n_4\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticseventscolumn_d][39]\(3)
    );
\Count_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \Count_DP_reg[4]_i_1__4_n_7\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticseventscolumn_d][39]\(4)
    );
\Count_DP_reg[4]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[0]_i_2__1_n_0\,
      CO(3) => \Count_DP_reg[4]_i_1__4_n_0\,
      CO(2) => \Count_DP_reg[4]_i_1__4_n_1\,
      CO(1) => \Count_DP_reg[4]_i_1__4_n_2\,
      CO(0) => \Count_DP_reg[4]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[4]_i_1__4_n_4\,
      O(2) => \Count_DP_reg[4]_i_1__4_n_5\,
      O(1) => \Count_DP_reg[4]_i_1__4_n_6\,
      O(0) => \Count_DP_reg[4]_i_1__4_n_7\,
      S(3) => \Count_DP[4]_i_2__4_n_0\,
      S(2) => \Count_DP[4]_i_3__4_n_0\,
      S(1) => \Count_DP[4]_i_4__4_n_0\,
      S(0) => \Count_DP[4]_i_5__4_n_0\
    );
\Count_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \Count_DP_reg[4]_i_1__4_n_6\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticseventscolumn_d][39]\(5)
    );
\Count_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \Count_DP_reg[4]_i_1__4_n_5\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticseventscolumn_d][39]\(6)
    );
\Count_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \Count_DP_reg[4]_i_1__4_n_4\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticseventscolumn_d][39]\(7)
    );
\Count_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \Count_DP_reg[8]_i_1__4_n_7\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticseventscolumn_d][39]\(8)
    );
\Count_DP_reg[8]_i_1__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[4]_i_1__4_n_0\,
      CO(3) => \Count_DP_reg[8]_i_1__4_n_0\,
      CO(2) => \Count_DP_reg[8]_i_1__4_n_1\,
      CO(1) => \Count_DP_reg[8]_i_1__4_n_2\,
      CO(0) => \Count_DP_reg[8]_i_1__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[8]_i_1__4_n_4\,
      O(2) => \Count_DP_reg[8]_i_1__4_n_5\,
      O(1) => \Count_DP_reg[8]_i_1__4_n_6\,
      O(0) => \Count_DP_reg[8]_i_1__4_n_7\,
      S(3) => \Count_DP[8]_i_2__4_n_0\,
      S(2) => \Count_DP[8]_i_3__4_n_0\,
      S(1) => \Count_DP[8]_i_4__4_n_0\,
      S(0) => \Count_DP[8]_i_5__4_n_0\
    );
\Count_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \Count_DP_reg[8]_i_1__4_n_6\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticseventscolumn_d][39]\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_Counter_17 is
  port (
    \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39]\ : out STD_LOGIC_VECTOR ( 39 downto 0 );
    \Output_SO_reg[0]\ : in STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_Counter_17 : entity is "Counter";
end brd_testAERDVSSM_0_0_Counter_17;

architecture STRUCTURE of brd_testAERDVSSM_0_0_Counter_17 is
  signal \Count_DP[0]_i_3__5_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_4__5_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_5__2_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_6__2_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_2__5_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_3__5_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_4__5_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_5__5_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_2__5_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_3__5_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_4__5_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_5__5_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_2__5_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_3__5_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_4__5_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_5__5_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_2__5_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_3__5_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_4__5_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_5__5_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_2__5_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_3__5_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_4__5_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_5__5_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_2__5_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_3__5_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_4__5_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_5__5_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_2__5_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_3__5_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_4__5_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_5__5_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_2__5_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_3__5_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_4__5_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_5__5_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_2__5_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_3__5_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_4__5_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_5__5_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__2_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__2_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__2_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__2_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__2_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__2_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__2_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__5_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__5_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__5_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__5_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__5_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__5_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__5_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__5_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__5_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__5_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__5_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__5_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__5_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__5_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__5_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__5_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__5_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__5_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__5_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__5_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__5_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__5_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__5_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__5_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__5_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__5_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__5_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__5_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__5_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__5_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__5_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__5_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__5_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__5_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__5_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__5_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__5_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__5_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__5_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__5_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__5_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__5_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__5_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__5_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__5_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__5_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__5_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__5_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__5_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__5_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__5_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__5_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__5_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__5_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__5_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__5_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__5_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__5_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__5_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__5_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__5_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__5_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__5_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__5_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__5_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__5_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__5_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__5_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__5_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__5_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__5_n_7\ : STD_LOGIC;
  signal \^dvsaerconfiginfooutreg_d_reg[statisticseventsdropped_d][39]\ : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \NLW_Count_DP_reg[36]_i_1__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39]\(39 downto 0) <= \^dvsaerconfiginfooutreg_d_reg[statisticseventsdropped_d][39]\(39 downto 0);
\Count_DP[0]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticseventsdropped_d][39]\(3),
      O => \Count_DP[0]_i_3__5_n_0\
    );
\Count_DP[0]_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticseventsdropped_d][39]\(2),
      O => \Count_DP[0]_i_4__5_n_0\
    );
\Count_DP[0]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticseventsdropped_d][39]\(1),
      O => \Count_DP[0]_i_5__2_n_0\
    );
\Count_DP[0]_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^dvsaerconfiginfooutreg_d_reg[statisticseventsdropped_d][39]\(0),
      I1 => DI(0),
      O => \Count_DP[0]_i_6__2_n_0\
    );
\Count_DP[12]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticseventsdropped_d][39]\(15),
      O => \Count_DP[12]_i_2__5_n_0\
    );
\Count_DP[12]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticseventsdropped_d][39]\(14),
      O => \Count_DP[12]_i_3__5_n_0\
    );
\Count_DP[12]_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticseventsdropped_d][39]\(13),
      O => \Count_DP[12]_i_4__5_n_0\
    );
\Count_DP[12]_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticseventsdropped_d][39]\(12),
      O => \Count_DP[12]_i_5__5_n_0\
    );
\Count_DP[16]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticseventsdropped_d][39]\(19),
      O => \Count_DP[16]_i_2__5_n_0\
    );
\Count_DP[16]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticseventsdropped_d][39]\(18),
      O => \Count_DP[16]_i_3__5_n_0\
    );
\Count_DP[16]_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticseventsdropped_d][39]\(17),
      O => \Count_DP[16]_i_4__5_n_0\
    );
\Count_DP[16]_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticseventsdropped_d][39]\(16),
      O => \Count_DP[16]_i_5__5_n_0\
    );
\Count_DP[20]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticseventsdropped_d][39]\(23),
      O => \Count_DP[20]_i_2__5_n_0\
    );
\Count_DP[20]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticseventsdropped_d][39]\(22),
      O => \Count_DP[20]_i_3__5_n_0\
    );
\Count_DP[20]_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticseventsdropped_d][39]\(21),
      O => \Count_DP[20]_i_4__5_n_0\
    );
\Count_DP[20]_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticseventsdropped_d][39]\(20),
      O => \Count_DP[20]_i_5__5_n_0\
    );
\Count_DP[24]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticseventsdropped_d][39]\(27),
      O => \Count_DP[24]_i_2__5_n_0\
    );
\Count_DP[24]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticseventsdropped_d][39]\(26),
      O => \Count_DP[24]_i_3__5_n_0\
    );
\Count_DP[24]_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticseventsdropped_d][39]\(25),
      O => \Count_DP[24]_i_4__5_n_0\
    );
\Count_DP[24]_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticseventsdropped_d][39]\(24),
      O => \Count_DP[24]_i_5__5_n_0\
    );
\Count_DP[28]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticseventsdropped_d][39]\(31),
      O => \Count_DP[28]_i_2__5_n_0\
    );
\Count_DP[28]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticseventsdropped_d][39]\(30),
      O => \Count_DP[28]_i_3__5_n_0\
    );
\Count_DP[28]_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticseventsdropped_d][39]\(29),
      O => \Count_DP[28]_i_4__5_n_0\
    );
\Count_DP[28]_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticseventsdropped_d][39]\(28),
      O => \Count_DP[28]_i_5__5_n_0\
    );
\Count_DP[32]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticseventsdropped_d][39]\(35),
      O => \Count_DP[32]_i_2__5_n_0\
    );
\Count_DP[32]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticseventsdropped_d][39]\(34),
      O => \Count_DP[32]_i_3__5_n_0\
    );
\Count_DP[32]_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticseventsdropped_d][39]\(33),
      O => \Count_DP[32]_i_4__5_n_0\
    );
\Count_DP[32]_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticseventsdropped_d][39]\(32),
      O => \Count_DP[32]_i_5__5_n_0\
    );
\Count_DP[36]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticseventsdropped_d][39]\(39),
      O => \Count_DP[36]_i_2__5_n_0\
    );
\Count_DP[36]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticseventsdropped_d][39]\(38),
      O => \Count_DP[36]_i_3__5_n_0\
    );
\Count_DP[36]_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticseventsdropped_d][39]\(37),
      O => \Count_DP[36]_i_4__5_n_0\
    );
\Count_DP[36]_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticseventsdropped_d][39]\(36),
      O => \Count_DP[36]_i_5__5_n_0\
    );
\Count_DP[4]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticseventsdropped_d][39]\(7),
      O => \Count_DP[4]_i_2__5_n_0\
    );
\Count_DP[4]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticseventsdropped_d][39]\(6),
      O => \Count_DP[4]_i_3__5_n_0\
    );
\Count_DP[4]_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticseventsdropped_d][39]\(5),
      O => \Count_DP[4]_i_4__5_n_0\
    );
\Count_DP[4]_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticseventsdropped_d][39]\(4),
      O => \Count_DP[4]_i_5__5_n_0\
    );
\Count_DP[8]_i_2__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticseventsdropped_d][39]\(11),
      O => \Count_DP[8]_i_2__5_n_0\
    );
\Count_DP[8]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticseventsdropped_d][39]\(10),
      O => \Count_DP[8]_i_3__5_n_0\
    );
\Count_DP[8]_i_4__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticseventsdropped_d][39]\(9),
      O => \Count_DP[8]_i_4__5_n_0\
    );
\Count_DP[8]_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticseventsdropped_d][39]\(8),
      O => \Count_DP[8]_i_5__5_n_0\
    );
\Count_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \Count_DP_reg[0]_i_2__2_n_7\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticseventsdropped_d][39]\(0)
    );
\Count_DP_reg[0]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Count_DP_reg[0]_i_2__2_n_0\,
      CO(2) => \Count_DP_reg[0]_i_2__2_n_1\,
      CO(1) => \Count_DP_reg[0]_i_2__2_n_2\,
      CO(0) => \Count_DP_reg[0]_i_2__2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => DI(0),
      O(3) => \Count_DP_reg[0]_i_2__2_n_4\,
      O(2) => \Count_DP_reg[0]_i_2__2_n_5\,
      O(1) => \Count_DP_reg[0]_i_2__2_n_6\,
      O(0) => \Count_DP_reg[0]_i_2__2_n_7\,
      S(3) => \Count_DP[0]_i_3__5_n_0\,
      S(2) => \Count_DP[0]_i_4__5_n_0\,
      S(1) => \Count_DP[0]_i_5__2_n_0\,
      S(0) => \Count_DP[0]_i_6__2_n_0\
    );
\Count_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \Count_DP_reg[8]_i_1__5_n_5\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticseventsdropped_d][39]\(10)
    );
\Count_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \Count_DP_reg[8]_i_1__5_n_4\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticseventsdropped_d][39]\(11)
    );
\Count_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \Count_DP_reg[12]_i_1__5_n_7\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticseventsdropped_d][39]\(12)
    );
\Count_DP_reg[12]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[8]_i_1__5_n_0\,
      CO(3) => \Count_DP_reg[12]_i_1__5_n_0\,
      CO(2) => \Count_DP_reg[12]_i_1__5_n_1\,
      CO(1) => \Count_DP_reg[12]_i_1__5_n_2\,
      CO(0) => \Count_DP_reg[12]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[12]_i_1__5_n_4\,
      O(2) => \Count_DP_reg[12]_i_1__5_n_5\,
      O(1) => \Count_DP_reg[12]_i_1__5_n_6\,
      O(0) => \Count_DP_reg[12]_i_1__5_n_7\,
      S(3) => \Count_DP[12]_i_2__5_n_0\,
      S(2) => \Count_DP[12]_i_3__5_n_0\,
      S(1) => \Count_DP[12]_i_4__5_n_0\,
      S(0) => \Count_DP[12]_i_5__5_n_0\
    );
\Count_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \Count_DP_reg[12]_i_1__5_n_6\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticseventsdropped_d][39]\(13)
    );
\Count_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \Count_DP_reg[12]_i_1__5_n_5\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticseventsdropped_d][39]\(14)
    );
\Count_DP_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \Count_DP_reg[12]_i_1__5_n_4\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticseventsdropped_d][39]\(15)
    );
\Count_DP_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \Count_DP_reg[16]_i_1__5_n_7\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticseventsdropped_d][39]\(16)
    );
\Count_DP_reg[16]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[12]_i_1__5_n_0\,
      CO(3) => \Count_DP_reg[16]_i_1__5_n_0\,
      CO(2) => \Count_DP_reg[16]_i_1__5_n_1\,
      CO(1) => \Count_DP_reg[16]_i_1__5_n_2\,
      CO(0) => \Count_DP_reg[16]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[16]_i_1__5_n_4\,
      O(2) => \Count_DP_reg[16]_i_1__5_n_5\,
      O(1) => \Count_DP_reg[16]_i_1__5_n_6\,
      O(0) => \Count_DP_reg[16]_i_1__5_n_7\,
      S(3) => \Count_DP[16]_i_2__5_n_0\,
      S(2) => \Count_DP[16]_i_3__5_n_0\,
      S(1) => \Count_DP[16]_i_4__5_n_0\,
      S(0) => \Count_DP[16]_i_5__5_n_0\
    );
\Count_DP_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \Count_DP_reg[16]_i_1__5_n_6\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticseventsdropped_d][39]\(17)
    );
\Count_DP_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \Count_DP_reg[16]_i_1__5_n_5\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticseventsdropped_d][39]\(18)
    );
\Count_DP_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \Count_DP_reg[16]_i_1__5_n_4\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticseventsdropped_d][39]\(19)
    );
\Count_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \Count_DP_reg[0]_i_2__2_n_6\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticseventsdropped_d][39]\(1)
    );
\Count_DP_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \Count_DP_reg[20]_i_1__5_n_7\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticseventsdropped_d][39]\(20)
    );
\Count_DP_reg[20]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[16]_i_1__5_n_0\,
      CO(3) => \Count_DP_reg[20]_i_1__5_n_0\,
      CO(2) => \Count_DP_reg[20]_i_1__5_n_1\,
      CO(1) => \Count_DP_reg[20]_i_1__5_n_2\,
      CO(0) => \Count_DP_reg[20]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[20]_i_1__5_n_4\,
      O(2) => \Count_DP_reg[20]_i_1__5_n_5\,
      O(1) => \Count_DP_reg[20]_i_1__5_n_6\,
      O(0) => \Count_DP_reg[20]_i_1__5_n_7\,
      S(3) => \Count_DP[20]_i_2__5_n_0\,
      S(2) => \Count_DP[20]_i_3__5_n_0\,
      S(1) => \Count_DP[20]_i_4__5_n_0\,
      S(0) => \Count_DP[20]_i_5__5_n_0\
    );
\Count_DP_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \Count_DP_reg[20]_i_1__5_n_6\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticseventsdropped_d][39]\(21)
    );
\Count_DP_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \Count_DP_reg[20]_i_1__5_n_5\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticseventsdropped_d][39]\(22)
    );
\Count_DP_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \Count_DP_reg[20]_i_1__5_n_4\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticseventsdropped_d][39]\(23)
    );
\Count_DP_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \Count_DP_reg[24]_i_1__5_n_7\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticseventsdropped_d][39]\(24)
    );
\Count_DP_reg[24]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[20]_i_1__5_n_0\,
      CO(3) => \Count_DP_reg[24]_i_1__5_n_0\,
      CO(2) => \Count_DP_reg[24]_i_1__5_n_1\,
      CO(1) => \Count_DP_reg[24]_i_1__5_n_2\,
      CO(0) => \Count_DP_reg[24]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[24]_i_1__5_n_4\,
      O(2) => \Count_DP_reg[24]_i_1__5_n_5\,
      O(1) => \Count_DP_reg[24]_i_1__5_n_6\,
      O(0) => \Count_DP_reg[24]_i_1__5_n_7\,
      S(3) => \Count_DP[24]_i_2__5_n_0\,
      S(2) => \Count_DP[24]_i_3__5_n_0\,
      S(1) => \Count_DP[24]_i_4__5_n_0\,
      S(0) => \Count_DP[24]_i_5__5_n_0\
    );
\Count_DP_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \Count_DP_reg[24]_i_1__5_n_6\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticseventsdropped_d][39]\(25)
    );
\Count_DP_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \Count_DP_reg[24]_i_1__5_n_5\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticseventsdropped_d][39]\(26)
    );
\Count_DP_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \Count_DP_reg[24]_i_1__5_n_4\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticseventsdropped_d][39]\(27)
    );
\Count_DP_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \Count_DP_reg[28]_i_1__5_n_7\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticseventsdropped_d][39]\(28)
    );
\Count_DP_reg[28]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[24]_i_1__5_n_0\,
      CO(3) => \Count_DP_reg[28]_i_1__5_n_0\,
      CO(2) => \Count_DP_reg[28]_i_1__5_n_1\,
      CO(1) => \Count_DP_reg[28]_i_1__5_n_2\,
      CO(0) => \Count_DP_reg[28]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[28]_i_1__5_n_4\,
      O(2) => \Count_DP_reg[28]_i_1__5_n_5\,
      O(1) => \Count_DP_reg[28]_i_1__5_n_6\,
      O(0) => \Count_DP_reg[28]_i_1__5_n_7\,
      S(3) => \Count_DP[28]_i_2__5_n_0\,
      S(2) => \Count_DP[28]_i_3__5_n_0\,
      S(1) => \Count_DP[28]_i_4__5_n_0\,
      S(0) => \Count_DP[28]_i_5__5_n_0\
    );
\Count_DP_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \Count_DP_reg[28]_i_1__5_n_6\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticseventsdropped_d][39]\(29)
    );
\Count_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \Count_DP_reg[0]_i_2__2_n_5\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticseventsdropped_d][39]\(2)
    );
\Count_DP_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \Count_DP_reg[28]_i_1__5_n_5\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticseventsdropped_d][39]\(30)
    );
\Count_DP_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \Count_DP_reg[28]_i_1__5_n_4\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticseventsdropped_d][39]\(31)
    );
\Count_DP_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \Count_DP_reg[32]_i_1__5_n_7\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticseventsdropped_d][39]\(32)
    );
\Count_DP_reg[32]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[28]_i_1__5_n_0\,
      CO(3) => \Count_DP_reg[32]_i_1__5_n_0\,
      CO(2) => \Count_DP_reg[32]_i_1__5_n_1\,
      CO(1) => \Count_DP_reg[32]_i_1__5_n_2\,
      CO(0) => \Count_DP_reg[32]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[32]_i_1__5_n_4\,
      O(2) => \Count_DP_reg[32]_i_1__5_n_5\,
      O(1) => \Count_DP_reg[32]_i_1__5_n_6\,
      O(0) => \Count_DP_reg[32]_i_1__5_n_7\,
      S(3) => \Count_DP[32]_i_2__5_n_0\,
      S(2) => \Count_DP[32]_i_3__5_n_0\,
      S(1) => \Count_DP[32]_i_4__5_n_0\,
      S(0) => \Count_DP[32]_i_5__5_n_0\
    );
\Count_DP_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \Count_DP_reg[32]_i_1__5_n_6\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticseventsdropped_d][39]\(33)
    );
\Count_DP_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \Count_DP_reg[32]_i_1__5_n_5\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticseventsdropped_d][39]\(34)
    );
\Count_DP_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \Count_DP_reg[32]_i_1__5_n_4\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticseventsdropped_d][39]\(35)
    );
\Count_DP_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \Count_DP_reg[36]_i_1__5_n_7\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticseventsdropped_d][39]\(36)
    );
\Count_DP_reg[36]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[32]_i_1__5_n_0\,
      CO(3) => \NLW_Count_DP_reg[36]_i_1__5_CO_UNCONNECTED\(3),
      CO(2) => \Count_DP_reg[36]_i_1__5_n_1\,
      CO(1) => \Count_DP_reg[36]_i_1__5_n_2\,
      CO(0) => \Count_DP_reg[36]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[36]_i_1__5_n_4\,
      O(2) => \Count_DP_reg[36]_i_1__5_n_5\,
      O(1) => \Count_DP_reg[36]_i_1__5_n_6\,
      O(0) => \Count_DP_reg[36]_i_1__5_n_7\,
      S(3) => \Count_DP[36]_i_2__5_n_0\,
      S(2) => \Count_DP[36]_i_3__5_n_0\,
      S(1) => \Count_DP[36]_i_4__5_n_0\,
      S(0) => \Count_DP[36]_i_5__5_n_0\
    );
\Count_DP_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \Count_DP_reg[36]_i_1__5_n_6\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticseventsdropped_d][39]\(37)
    );
\Count_DP_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \Count_DP_reg[36]_i_1__5_n_5\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticseventsdropped_d][39]\(38)
    );
\Count_DP_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \Count_DP_reg[36]_i_1__5_n_4\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticseventsdropped_d][39]\(39)
    );
\Count_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \Count_DP_reg[0]_i_2__2_n_4\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticseventsdropped_d][39]\(3)
    );
\Count_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \Count_DP_reg[4]_i_1__5_n_7\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticseventsdropped_d][39]\(4)
    );
\Count_DP_reg[4]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[0]_i_2__2_n_0\,
      CO(3) => \Count_DP_reg[4]_i_1__5_n_0\,
      CO(2) => \Count_DP_reg[4]_i_1__5_n_1\,
      CO(1) => \Count_DP_reg[4]_i_1__5_n_2\,
      CO(0) => \Count_DP_reg[4]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[4]_i_1__5_n_4\,
      O(2) => \Count_DP_reg[4]_i_1__5_n_5\,
      O(1) => \Count_DP_reg[4]_i_1__5_n_6\,
      O(0) => \Count_DP_reg[4]_i_1__5_n_7\,
      S(3) => \Count_DP[4]_i_2__5_n_0\,
      S(2) => \Count_DP[4]_i_3__5_n_0\,
      S(1) => \Count_DP[4]_i_4__5_n_0\,
      S(0) => \Count_DP[4]_i_5__5_n_0\
    );
\Count_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \Count_DP_reg[4]_i_1__5_n_6\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticseventsdropped_d][39]\(5)
    );
\Count_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \Count_DP_reg[4]_i_1__5_n_5\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticseventsdropped_d][39]\(6)
    );
\Count_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \Count_DP_reg[4]_i_1__5_n_4\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticseventsdropped_d][39]\(7)
    );
\Count_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \Count_DP_reg[8]_i_1__5_n_7\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticseventsdropped_d][39]\(8)
    );
\Count_DP_reg[8]_i_1__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[4]_i_1__5_n_0\,
      CO(3) => \Count_DP_reg[8]_i_1__5_n_0\,
      CO(2) => \Count_DP_reg[8]_i_1__5_n_1\,
      CO(1) => \Count_DP_reg[8]_i_1__5_n_2\,
      CO(0) => \Count_DP_reg[8]_i_1__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[8]_i_1__5_n_4\,
      O(2) => \Count_DP_reg[8]_i_1__5_n_5\,
      O(1) => \Count_DP_reg[8]_i_1__5_n_6\,
      O(0) => \Count_DP_reg[8]_i_1__5_n_7\,
      S(3) => \Count_DP[8]_i_2__5_n_0\,
      S(2) => \Count_DP[8]_i_3__5_n_0\,
      S(1) => \Count_DP[8]_i_4__5_n_0\,
      S(0) => \Count_DP[8]_i_5__5_n_0\
    );
\Count_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \Count_DP_reg[8]_i_1__5_n_6\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticseventsdropped_d][39]\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_Counter_19 is
  port (
    D : out STD_LOGIC_VECTOR ( 39 downto 0 );
    \Output_SO_reg[0]\ : in STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SyncSignalSyncFF_S_reg_rep__2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \SyncSignalSyncFF_S_reg_rep__9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_Counter_19 : entity is "Counter";
end brd_testAERDVSSM_0_0_Counter_19;

architecture STRUCTURE of brd_testAERDVSSM_0_0_Counter_19 is
  signal \Count_DP[0]_i_3__3_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_4__3_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_5__0_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_6__0_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_2__3_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_3__3_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_4__3_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_5__3_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_2__3_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_3__3_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_4__3_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_5__3_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_2__3_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_3__3_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_4__3_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_5__3_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_2__3_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_3__3_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_4__3_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_5__3_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_2__3_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_3__3_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_4__3_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_5__3_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_2__3_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_3__3_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_4__3_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_5__3_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_2__3_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_3__3_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_4__3_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_5__3_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_2__3_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_3__3_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_4__3_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_5__3_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_2__3_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_3__3_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_4__3_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_5__3_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__0_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__0_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__0_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__0_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__0_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__0_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__0_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__3_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__3_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__3_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__3_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__3_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__3_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__3_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__3_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__3_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__3_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__3_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__3_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__3_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__3_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__3_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__3_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__3_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__3_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__3_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__3_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__3_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__3_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__3_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__3_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__3_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__3_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__3_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__3_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__3_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__3_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__3_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__3_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__3_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__3_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__3_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__3_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__3_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__3_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__3_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__3_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__3_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__3_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__3_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__3_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__3_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__3_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__3_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__3_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__3_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__3_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__3_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__3_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__3_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__3_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__3_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__3_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__3_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__3_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__3_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__3_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__3_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__3_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__3_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__3_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__3_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__3_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__3_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__3_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__3_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__3_n_7\ : STD_LOGIC;
  signal \^d\ : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \NLW_Count_DP_reg[36]_i_1__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  D(39 downto 0) <= \^d\(39 downto 0);
\Count_DP[0]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^d\(3),
      O => \Count_DP[0]_i_3__3_n_0\
    );
\Count_DP[0]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^d\(2),
      O => \Count_DP[0]_i_4__3_n_0\
    );
\Count_DP[0]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^d\(1),
      O => \Count_DP[0]_i_5__0_n_0\
    );
\Count_DP[0]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^d\(0),
      I1 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      O => \Count_DP[0]_i_6__0_n_0\
    );
\Count_DP[12]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^d\(15),
      O => \Count_DP[12]_i_2__3_n_0\
    );
\Count_DP[12]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^d\(14),
      O => \Count_DP[12]_i_3__3_n_0\
    );
\Count_DP[12]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^d\(13),
      O => \Count_DP[12]_i_4__3_n_0\
    );
\Count_DP[12]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^d\(12),
      O => \Count_DP[12]_i_5__3_n_0\
    );
\Count_DP[16]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^d\(19),
      O => \Count_DP[16]_i_2__3_n_0\
    );
\Count_DP[16]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^d\(18),
      O => \Count_DP[16]_i_3__3_n_0\
    );
\Count_DP[16]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^d\(17),
      O => \Count_DP[16]_i_4__3_n_0\
    );
\Count_DP[16]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^d\(16),
      O => \Count_DP[16]_i_5__3_n_0\
    );
\Count_DP[20]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^d\(23),
      O => \Count_DP[20]_i_2__3_n_0\
    );
\Count_DP[20]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^d\(22),
      O => \Count_DP[20]_i_3__3_n_0\
    );
\Count_DP[20]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^d\(21),
      O => \Count_DP[20]_i_4__3_n_0\
    );
\Count_DP[20]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^d\(20),
      O => \Count_DP[20]_i_5__3_n_0\
    );
\Count_DP[24]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^d\(27),
      O => \Count_DP[24]_i_2__3_n_0\
    );
\Count_DP[24]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^d\(26),
      O => \Count_DP[24]_i_3__3_n_0\
    );
\Count_DP[24]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^d\(25),
      O => \Count_DP[24]_i_4__3_n_0\
    );
\Count_DP[24]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^d\(24),
      O => \Count_DP[24]_i_5__3_n_0\
    );
\Count_DP[28]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^d\(31),
      O => \Count_DP[28]_i_2__3_n_0\
    );
\Count_DP[28]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^d\(30),
      O => \Count_DP[28]_i_3__3_n_0\
    );
\Count_DP[28]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^d\(29),
      O => \Count_DP[28]_i_4__3_n_0\
    );
\Count_DP[28]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^d\(28),
      O => \Count_DP[28]_i_5__3_n_0\
    );
\Count_DP[32]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^d\(35),
      O => \Count_DP[32]_i_2__3_n_0\
    );
\Count_DP[32]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^d\(34),
      O => \Count_DP[32]_i_3__3_n_0\
    );
\Count_DP[32]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^d\(33),
      O => \Count_DP[32]_i_4__3_n_0\
    );
\Count_DP[32]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^d\(32),
      O => \Count_DP[32]_i_5__3_n_0\
    );
\Count_DP[36]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^d\(39),
      O => \Count_DP[36]_i_2__3_n_0\
    );
\Count_DP[36]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^d\(38),
      O => \Count_DP[36]_i_3__3_n_0\
    );
\Count_DP[36]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^d\(37),
      O => \Count_DP[36]_i_4__3_n_0\
    );
\Count_DP[36]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^d\(36),
      O => \Count_DP[36]_i_5__3_n_0\
    );
\Count_DP[4]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^d\(7),
      O => \Count_DP[4]_i_2__3_n_0\
    );
\Count_DP[4]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^d\(6),
      O => \Count_DP[4]_i_3__3_n_0\
    );
\Count_DP[4]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^d\(5),
      O => \Count_DP[4]_i_4__3_n_0\
    );
\Count_DP[4]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^d\(4),
      O => \Count_DP[4]_i_5__3_n_0\
    );
\Count_DP[8]_i_2__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^d\(11),
      O => \Count_DP[8]_i_2__3_n_0\
    );
\Count_DP[8]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^d\(10),
      O => \Count_DP[8]_i_3__3_n_0\
    );
\Count_DP[8]_i_4__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^d\(9),
      O => \Count_DP[8]_i_4__3_n_0\
    );
\Count_DP[8]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      I1 => \^d\(8),
      O => \Count_DP[8]_i_5__3_n_0\
    );
\Count_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \Count_DP_reg[0]_i_2__0_n_7\,
      Q => \^d\(0)
    );
\Count_DP_reg[0]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Count_DP_reg[0]_i_2__0_n_0\,
      CO(2) => \Count_DP_reg[0]_i_2__0_n_1\,
      CO(1) => \Count_DP_reg[0]_i_2__0_n_2\,
      CO(0) => \Count_DP_reg[0]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      O(3) => \Count_DP_reg[0]_i_2__0_n_4\,
      O(2) => \Count_DP_reg[0]_i_2__0_n_5\,
      O(1) => \Count_DP_reg[0]_i_2__0_n_6\,
      O(0) => \Count_DP_reg[0]_i_2__0_n_7\,
      S(3) => \Count_DP[0]_i_3__3_n_0\,
      S(2) => \Count_DP[0]_i_4__3_n_0\,
      S(1) => \Count_DP[0]_i_5__0_n_0\,
      S(0) => \Count_DP[0]_i_6__0_n_0\
    );
\Count_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(1),
      D => \Count_DP_reg[8]_i_1__3_n_5\,
      Q => \^d\(10)
    );
\Count_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(1),
      D => \Count_DP_reg[8]_i_1__3_n_4\,
      Q => \^d\(11)
    );
\Count_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => \Count_DP_reg[12]_i_1__3_n_7\,
      Q => \^d\(12)
    );
\Count_DP_reg[12]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[8]_i_1__3_n_0\,
      CO(3) => \Count_DP_reg[12]_i_1__3_n_0\,
      CO(2) => \Count_DP_reg[12]_i_1__3_n_1\,
      CO(1) => \Count_DP_reg[12]_i_1__3_n_2\,
      CO(0) => \Count_DP_reg[12]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[12]_i_1__3_n_4\,
      O(2) => \Count_DP_reg[12]_i_1__3_n_5\,
      O(1) => \Count_DP_reg[12]_i_1__3_n_6\,
      O(0) => \Count_DP_reg[12]_i_1__3_n_7\,
      S(3) => \Count_DP[12]_i_2__3_n_0\,
      S(2) => \Count_DP[12]_i_3__3_n_0\,
      S(1) => \Count_DP[12]_i_4__3_n_0\,
      S(0) => \Count_DP[12]_i_5__3_n_0\
    );
\Count_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => \Count_DP_reg[12]_i_1__3_n_6\,
      Q => \^d\(13)
    );
\Count_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => \Count_DP_reg[12]_i_1__3_n_5\,
      Q => \^d\(14)
    );
\Count_DP_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => \Count_DP_reg[12]_i_1__3_n_4\,
      Q => \^d\(15)
    );
\Count_DP_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => \Count_DP_reg[16]_i_1__3_n_7\,
      Q => \^d\(16)
    );
\Count_DP_reg[16]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[12]_i_1__3_n_0\,
      CO(3) => \Count_DP_reg[16]_i_1__3_n_0\,
      CO(2) => \Count_DP_reg[16]_i_1__3_n_1\,
      CO(1) => \Count_DP_reg[16]_i_1__3_n_2\,
      CO(0) => \Count_DP_reg[16]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[16]_i_1__3_n_4\,
      O(2) => \Count_DP_reg[16]_i_1__3_n_5\,
      O(1) => \Count_DP_reg[16]_i_1__3_n_6\,
      O(0) => \Count_DP_reg[16]_i_1__3_n_7\,
      S(3) => \Count_DP[16]_i_2__3_n_0\,
      S(2) => \Count_DP[16]_i_3__3_n_0\,
      S(1) => \Count_DP[16]_i_4__3_n_0\,
      S(0) => \Count_DP[16]_i_5__3_n_0\
    );
\Count_DP_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => \Count_DP_reg[16]_i_1__3_n_6\,
      Q => \^d\(17)
    );
\Count_DP_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => \Count_DP_reg[16]_i_1__3_n_5\,
      Q => \^d\(18)
    );
\Count_DP_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => \Count_DP_reg[16]_i_1__3_n_4\,
      Q => \^d\(19)
    );
\Count_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \Count_DP_reg[0]_i_2__0_n_6\,
      Q => \^d\(1)
    );
\Count_DP_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => \Count_DP_reg[20]_i_1__3_n_7\,
      Q => \^d\(20)
    );
\Count_DP_reg[20]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[16]_i_1__3_n_0\,
      CO(3) => \Count_DP_reg[20]_i_1__3_n_0\,
      CO(2) => \Count_DP_reg[20]_i_1__3_n_1\,
      CO(1) => \Count_DP_reg[20]_i_1__3_n_2\,
      CO(0) => \Count_DP_reg[20]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[20]_i_1__3_n_4\,
      O(2) => \Count_DP_reg[20]_i_1__3_n_5\,
      O(1) => \Count_DP_reg[20]_i_1__3_n_6\,
      O(0) => \Count_DP_reg[20]_i_1__3_n_7\,
      S(3) => \Count_DP[20]_i_2__3_n_0\,
      S(2) => \Count_DP[20]_i_3__3_n_0\,
      S(1) => \Count_DP[20]_i_4__3_n_0\,
      S(0) => \Count_DP[20]_i_5__3_n_0\
    );
\Count_DP_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => \Count_DP_reg[20]_i_1__3_n_6\,
      Q => \^d\(21)
    );
\Count_DP_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => \Count_DP_reg[20]_i_1__3_n_5\,
      Q => \^d\(22)
    );
\Count_DP_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => \Count_DP_reg[20]_i_1__3_n_4\,
      Q => \^d\(23)
    );
\Count_DP_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => \Count_DP_reg[24]_i_1__3_n_7\,
      Q => \^d\(24)
    );
\Count_DP_reg[24]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[20]_i_1__3_n_0\,
      CO(3) => \Count_DP_reg[24]_i_1__3_n_0\,
      CO(2) => \Count_DP_reg[24]_i_1__3_n_1\,
      CO(1) => \Count_DP_reg[24]_i_1__3_n_2\,
      CO(0) => \Count_DP_reg[24]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[24]_i_1__3_n_4\,
      O(2) => \Count_DP_reg[24]_i_1__3_n_5\,
      O(1) => \Count_DP_reg[24]_i_1__3_n_6\,
      O(0) => \Count_DP_reg[24]_i_1__3_n_7\,
      S(3) => \Count_DP[24]_i_2__3_n_0\,
      S(2) => \Count_DP[24]_i_3__3_n_0\,
      S(1) => \Count_DP[24]_i_4__3_n_0\,
      S(0) => \Count_DP[24]_i_5__3_n_0\
    );
\Count_DP_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => \Count_DP_reg[24]_i_1__3_n_6\,
      Q => \^d\(25)
    );
\Count_DP_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => \Count_DP_reg[24]_i_1__3_n_5\,
      Q => \^d\(26)
    );
\Count_DP_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => \Count_DP_reg[24]_i_1__3_n_4\,
      Q => \^d\(27)
    );
\Count_DP_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => \Count_DP_reg[28]_i_1__3_n_7\,
      Q => \^d\(28)
    );
\Count_DP_reg[28]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[24]_i_1__3_n_0\,
      CO(3) => \Count_DP_reg[28]_i_1__3_n_0\,
      CO(2) => \Count_DP_reg[28]_i_1__3_n_1\,
      CO(1) => \Count_DP_reg[28]_i_1__3_n_2\,
      CO(0) => \Count_DP_reg[28]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[28]_i_1__3_n_4\,
      O(2) => \Count_DP_reg[28]_i_1__3_n_5\,
      O(1) => \Count_DP_reg[28]_i_1__3_n_6\,
      O(0) => \Count_DP_reg[28]_i_1__3_n_7\,
      S(3) => \Count_DP[28]_i_2__3_n_0\,
      S(2) => \Count_DP[28]_i_3__3_n_0\,
      S(1) => \Count_DP[28]_i_4__3_n_0\,
      S(0) => \Count_DP[28]_i_5__3_n_0\
    );
\Count_DP_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => \Count_DP_reg[28]_i_1__3_n_6\,
      Q => \^d\(29)
    );
\Count_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \Count_DP_reg[0]_i_2__0_n_5\,
      Q => \^d\(2)
    );
\Count_DP_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => \Count_DP_reg[28]_i_1__3_n_5\,
      Q => \^d\(30)
    );
\Count_DP_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => \Count_DP_reg[28]_i_1__3_n_4\,
      Q => \^d\(31)
    );
\Count_DP_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(1),
      D => \Count_DP_reg[32]_i_1__3_n_7\,
      Q => \^d\(32)
    );
\Count_DP_reg[32]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[28]_i_1__3_n_0\,
      CO(3) => \Count_DP_reg[32]_i_1__3_n_0\,
      CO(2) => \Count_DP_reg[32]_i_1__3_n_1\,
      CO(1) => \Count_DP_reg[32]_i_1__3_n_2\,
      CO(0) => \Count_DP_reg[32]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[32]_i_1__3_n_4\,
      O(2) => \Count_DP_reg[32]_i_1__3_n_5\,
      O(1) => \Count_DP_reg[32]_i_1__3_n_6\,
      O(0) => \Count_DP_reg[32]_i_1__3_n_7\,
      S(3) => \Count_DP[32]_i_2__3_n_0\,
      S(2) => \Count_DP[32]_i_3__3_n_0\,
      S(1) => \Count_DP[32]_i_4__3_n_0\,
      S(0) => \Count_DP[32]_i_5__3_n_0\
    );
\Count_DP_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(1),
      D => \Count_DP_reg[32]_i_1__3_n_6\,
      Q => \^d\(33)
    );
\Count_DP_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(1),
      D => \Count_DP_reg[32]_i_1__3_n_5\,
      Q => \^d\(34)
    );
\Count_DP_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(1),
      D => \Count_DP_reg[32]_i_1__3_n_4\,
      Q => \^d\(35)
    );
\Count_DP_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(1),
      D => \Count_DP_reg[36]_i_1__3_n_7\,
      Q => \^d\(36)
    );
\Count_DP_reg[36]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[32]_i_1__3_n_0\,
      CO(3) => \NLW_Count_DP_reg[36]_i_1__3_CO_UNCONNECTED\(3),
      CO(2) => \Count_DP_reg[36]_i_1__3_n_1\,
      CO(1) => \Count_DP_reg[36]_i_1__3_n_2\,
      CO(0) => \Count_DP_reg[36]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[36]_i_1__3_n_4\,
      O(2) => \Count_DP_reg[36]_i_1__3_n_5\,
      O(1) => \Count_DP_reg[36]_i_1__3_n_6\,
      O(0) => \Count_DP_reg[36]_i_1__3_n_7\,
      S(3) => \Count_DP[36]_i_2__3_n_0\,
      S(2) => \Count_DP[36]_i_3__3_n_0\,
      S(1) => \Count_DP[36]_i_4__3_n_0\,
      S(0) => \Count_DP[36]_i_5__3_n_0\
    );
\Count_DP_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(1),
      D => \Count_DP_reg[36]_i_1__3_n_6\,
      Q => \^d\(37)
    );
\Count_DP_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(1),
      D => \Count_DP_reg[36]_i_1__3_n_5\,
      Q => \^d\(38)
    );
\Count_DP_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(1),
      D => \Count_DP_reg[36]_i_1__3_n_4\,
      Q => \^d\(39)
    );
\Count_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \Count_DP_reg[0]_i_2__0_n_4\,
      Q => \^d\(3)
    );
\Count_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \Count_DP_reg[4]_i_1__3_n_7\,
      Q => \^d\(4)
    );
\Count_DP_reg[4]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[0]_i_2__0_n_0\,
      CO(3) => \Count_DP_reg[4]_i_1__3_n_0\,
      CO(2) => \Count_DP_reg[4]_i_1__3_n_1\,
      CO(1) => \Count_DP_reg[4]_i_1__3_n_2\,
      CO(0) => \Count_DP_reg[4]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[4]_i_1__3_n_4\,
      O(2) => \Count_DP_reg[4]_i_1__3_n_5\,
      O(1) => \Count_DP_reg[4]_i_1__3_n_6\,
      O(0) => \Count_DP_reg[4]_i_1__3_n_7\,
      S(3) => \Count_DP[4]_i_2__3_n_0\,
      S(2) => \Count_DP[4]_i_3__3_n_0\,
      S(1) => \Count_DP[4]_i_4__3_n_0\,
      S(0) => \Count_DP[4]_i_5__3_n_0\
    );
\Count_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \Count_DP_reg[4]_i_1__3_n_6\,
      Q => \^d\(5)
    );
\Count_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \Count_DP_reg[4]_i_1__3_n_5\,
      Q => \^d\(6)
    );
\Count_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \Count_DP_reg[4]_i_1__3_n_4\,
      Q => \^d\(7)
    );
\Count_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \Count_DP_reg[8]_i_1__3_n_7\,
      Q => \^d\(8)
    );
\Count_DP_reg[8]_i_1__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[4]_i_1__3_n_0\,
      CO(3) => \Count_DP_reg[8]_i_1__3_n_0\,
      CO(2) => \Count_DP_reg[8]_i_1__3_n_1\,
      CO(1) => \Count_DP_reg[8]_i_1__3_n_2\,
      CO(0) => \Count_DP_reg[8]_i_1__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[8]_i_1__3_n_4\,
      O(2) => \Count_DP_reg[8]_i_1__3_n_5\,
      O(1) => \Count_DP_reg[8]_i_1__3_n_6\,
      O(0) => \Count_DP_reg[8]_i_1__3_n_7\,
      S(3) => \Count_DP[8]_i_2__3_n_0\,
      S(2) => \Count_DP[8]_i_3__3_n_0\,
      S(1) => \Count_DP[8]_i_4__3_n_0\,
      S(0) => \Count_DP[8]_i_5__3_n_0\
    );
\Count_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__3\(0),
      D => \Count_DP_reg[8]_i_1__3_n_6\,
      Q => \^d\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_Counter_2 is
  port (
    \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39]\ : out STD_LOGIC_VECTOR ( 39 downto 0 );
    \Count_DP_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    NOTMultiplexerConfigReg_DRun_S : in STD_LOGIC;
    \DVSAERConfigReg_D_reg[Run_S]_rep__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_6\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_7\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_8\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_9\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_Counter_2 : entity is "Counter";
end brd_testAERDVSSM_0_0_Counter_2;

architecture STRUCTURE of brd_testAERDVSSM_0_0_Counter_2 is
  signal \^multiplexerconfiginfooutreg_d_reg[statisticsinput2dropped_d][39]\ : STD_LOGIC_VECTOR ( 39 downto 0 );
begin
  \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39]\(39 downto 0) <= \^multiplexerconfiginfooutreg_d_reg[statisticsinput2dropped_d][39]\(39 downto 0);
\Count_DP[0]_i_5__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^multiplexerconfiginfooutreg_d_reg[statisticsinput2dropped_d][39]\(0),
      I1 => \DVSAERConfigReg_D_reg[Run_S]_rep__0_9\,
      O => \Count_DP_reg[3]_0\(0)
    );
\Count_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0\(0),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput2dropped_d][39]\(0)
    );
\Count_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_1\(2),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput2dropped_d][39]\(10)
    );
\Count_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_1\(3),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput2dropped_d][39]\(11)
    );
\Count_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_2\(0),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput2dropped_d][39]\(12)
    );
\Count_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_2\(1),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput2dropped_d][39]\(13)
    );
\Count_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_2\(2),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput2dropped_d][39]\(14)
    );
\Count_DP_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_2\(3),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput2dropped_d][39]\(15)
    );
\Count_DP_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_3\(0),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput2dropped_d][39]\(16)
    );
\Count_DP_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_3\(1),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput2dropped_d][39]\(17)
    );
\Count_DP_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_3\(2),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput2dropped_d][39]\(18)
    );
\Count_DP_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_3\(3),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput2dropped_d][39]\(19)
    );
\Count_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0\(1),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput2dropped_d][39]\(1)
    );
\Count_DP_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_4\(0),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput2dropped_d][39]\(20)
    );
\Count_DP_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_4\(1),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput2dropped_d][39]\(21)
    );
\Count_DP_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_4\(2),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput2dropped_d][39]\(22)
    );
\Count_DP_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_4\(3),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput2dropped_d][39]\(23)
    );
\Count_DP_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_5\(0),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput2dropped_d][39]\(24)
    );
\Count_DP_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_5\(1),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput2dropped_d][39]\(25)
    );
\Count_DP_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_5\(2),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput2dropped_d][39]\(26)
    );
\Count_DP_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_5\(3),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput2dropped_d][39]\(27)
    );
\Count_DP_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_6\(0),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput2dropped_d][39]\(28)
    );
\Count_DP_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_6\(1),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput2dropped_d][39]\(29)
    );
\Count_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0\(2),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput2dropped_d][39]\(2)
    );
\Count_DP_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_6\(2),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput2dropped_d][39]\(30)
    );
\Count_DP_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_6\(3),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput2dropped_d][39]\(31)
    );
\Count_DP_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_7\(0),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput2dropped_d][39]\(32)
    );
\Count_DP_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_7\(1),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput2dropped_d][39]\(33)
    );
\Count_DP_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_7\(2),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput2dropped_d][39]\(34)
    );
\Count_DP_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_7\(3),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput2dropped_d][39]\(35)
    );
\Count_DP_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_8\(0),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput2dropped_d][39]\(36)
    );
\Count_DP_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_8\(1),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput2dropped_d][39]\(37)
    );
\Count_DP_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_8\(2),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput2dropped_d][39]\(38)
    );
\Count_DP_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_8\(3),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput2dropped_d][39]\(39)
    );
\Count_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0\(3),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput2dropped_d][39]\(3)
    );
\Count_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_0\(0),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput2dropped_d][39]\(4)
    );
\Count_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_0\(1),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput2dropped_d][39]\(5)
    );
\Count_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_0\(2),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput2dropped_d][39]\(6)
    );
\Count_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_0\(3),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput2dropped_d][39]\(7)
    );
\Count_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_1\(0),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput2dropped_d][39]\(8)
    );
\Count_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__1\(1),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_1\(1),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput2dropped_d][39]\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_Counter_21 is
  port (
    \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39]\ : out STD_LOGIC_VECTOR ( 39 downto 0 );
    \Output_SO_reg[0]\ : in STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    SyncSignalSyncFF_S_reg_rep : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SyncSignalSyncFF_S_reg_rep__8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SyncSignalSyncFF_S_reg_rep__9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_Counter_21 : entity is "Counter";
end brd_testAERDVSSM_0_0_Counter_21;

architecture STRUCTURE of brd_testAERDVSSM_0_0_Counter_21 is
  signal \Count_DP[0]_i_3__6_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_4__6_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_5__3_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_6__3_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_2__6_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_3__6_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_4__6_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_5__6_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_2__6_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_3__6_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_4__6_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_5__6_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_2__6_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_3__6_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_4__6_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_5__6_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_2__6_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_3__6_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_4__6_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_5__6_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_2__6_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_3__6_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_4__6_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_5__6_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_2__6_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_3__6_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_4__6_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_5__6_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_2__6_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_3__6_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_4__6_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_5__6_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_2__6_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_3__6_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_4__6_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_5__6_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_2__6_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_3__6_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_4__6_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_5__6_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__3_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__3_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__3_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__3_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__3_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__3_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__3_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2__3_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__6_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__6_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__6_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__6_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__6_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__6_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__6_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__6_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__6_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__6_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__6_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__6_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__6_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__6_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__6_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__6_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__6_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__6_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__6_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__6_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__6_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__6_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__6_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__6_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__6_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__6_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__6_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__6_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__6_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__6_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__6_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__6_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__6_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__6_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__6_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__6_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__6_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__6_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__6_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__6_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__6_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__6_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__6_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__6_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__6_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__6_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__6_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__6_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__6_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__6_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__6_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__6_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__6_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__6_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__6_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__6_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__6_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__6_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__6_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__6_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__6_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__6_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__6_n_7\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__6_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__6_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__6_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__6_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__6_n_4\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__6_n_5\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__6_n_6\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__6_n_7\ : STD_LOGIC;
  signal \^dvsaerconfiginfooutreg_d_reg[statisticsfilteredpixels_d][39]\ : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \NLW_Count_DP_reg[36]_i_1__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
begin
  \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39]\(39 downto 0) <= \^dvsaerconfiginfooutreg_d_reg[statisticsfilteredpixels_d][39]\(39 downto 0);
\Count_DP[0]_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticsfilteredpixels_d][39]\(3),
      O => \Count_DP[0]_i_3__6_n_0\
    );
\Count_DP[0]_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticsfilteredpixels_d][39]\(2),
      O => \Count_DP[0]_i_4__6_n_0\
    );
\Count_DP[0]_i_5__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticsfilteredpixels_d][39]\(1),
      O => \Count_DP[0]_i_5__3_n_0\
    );
\Count_DP[0]_i_6__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^dvsaerconfiginfooutreg_d_reg[statisticsfilteredpixels_d][39]\(0),
      I1 => DI(0),
      O => \Count_DP[0]_i_6__3_n_0\
    );
\Count_DP[12]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticsfilteredpixels_d][39]\(15),
      O => \Count_DP[12]_i_2__6_n_0\
    );
\Count_DP[12]_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticsfilteredpixels_d][39]\(14),
      O => \Count_DP[12]_i_3__6_n_0\
    );
\Count_DP[12]_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticsfilteredpixels_d][39]\(13),
      O => \Count_DP[12]_i_4__6_n_0\
    );
\Count_DP[12]_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticsfilteredpixels_d][39]\(12),
      O => \Count_DP[12]_i_5__6_n_0\
    );
\Count_DP[16]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticsfilteredpixels_d][39]\(19),
      O => \Count_DP[16]_i_2__6_n_0\
    );
\Count_DP[16]_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticsfilteredpixels_d][39]\(18),
      O => \Count_DP[16]_i_3__6_n_0\
    );
\Count_DP[16]_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticsfilteredpixels_d][39]\(17),
      O => \Count_DP[16]_i_4__6_n_0\
    );
\Count_DP[16]_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticsfilteredpixels_d][39]\(16),
      O => \Count_DP[16]_i_5__6_n_0\
    );
\Count_DP[20]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticsfilteredpixels_d][39]\(23),
      O => \Count_DP[20]_i_2__6_n_0\
    );
\Count_DP[20]_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticsfilteredpixels_d][39]\(22),
      O => \Count_DP[20]_i_3__6_n_0\
    );
\Count_DP[20]_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticsfilteredpixels_d][39]\(21),
      O => \Count_DP[20]_i_4__6_n_0\
    );
\Count_DP[20]_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticsfilteredpixels_d][39]\(20),
      O => \Count_DP[20]_i_5__6_n_0\
    );
\Count_DP[24]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticsfilteredpixels_d][39]\(27),
      O => \Count_DP[24]_i_2__6_n_0\
    );
\Count_DP[24]_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticsfilteredpixels_d][39]\(26),
      O => \Count_DP[24]_i_3__6_n_0\
    );
\Count_DP[24]_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticsfilteredpixels_d][39]\(25),
      O => \Count_DP[24]_i_4__6_n_0\
    );
\Count_DP[24]_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticsfilteredpixels_d][39]\(24),
      O => \Count_DP[24]_i_5__6_n_0\
    );
\Count_DP[28]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticsfilteredpixels_d][39]\(31),
      O => \Count_DP[28]_i_2__6_n_0\
    );
\Count_DP[28]_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticsfilteredpixels_d][39]\(30),
      O => \Count_DP[28]_i_3__6_n_0\
    );
\Count_DP[28]_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticsfilteredpixels_d][39]\(29),
      O => \Count_DP[28]_i_4__6_n_0\
    );
\Count_DP[28]_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticsfilteredpixels_d][39]\(28),
      O => \Count_DP[28]_i_5__6_n_0\
    );
\Count_DP[32]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticsfilteredpixels_d][39]\(35),
      O => \Count_DP[32]_i_2__6_n_0\
    );
\Count_DP[32]_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticsfilteredpixels_d][39]\(34),
      O => \Count_DP[32]_i_3__6_n_0\
    );
\Count_DP[32]_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticsfilteredpixels_d][39]\(33),
      O => \Count_DP[32]_i_4__6_n_0\
    );
\Count_DP[32]_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticsfilteredpixels_d][39]\(32),
      O => \Count_DP[32]_i_5__6_n_0\
    );
\Count_DP[36]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticsfilteredpixels_d][39]\(39),
      O => \Count_DP[36]_i_2__6_n_0\
    );
\Count_DP[36]_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticsfilteredpixels_d][39]\(38),
      O => \Count_DP[36]_i_3__6_n_0\
    );
\Count_DP[36]_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticsfilteredpixels_d][39]\(37),
      O => \Count_DP[36]_i_4__6_n_0\
    );
\Count_DP[36]_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticsfilteredpixels_d][39]\(36),
      O => \Count_DP[36]_i_5__6_n_0\
    );
\Count_DP[4]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticsfilteredpixels_d][39]\(7),
      O => \Count_DP[4]_i_2__6_n_0\
    );
\Count_DP[4]_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticsfilteredpixels_d][39]\(6),
      O => \Count_DP[4]_i_3__6_n_0\
    );
\Count_DP[4]_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticsfilteredpixels_d][39]\(5),
      O => \Count_DP[4]_i_4__6_n_0\
    );
\Count_DP[4]_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticsfilteredpixels_d][39]\(4),
      O => \Count_DP[4]_i_5__6_n_0\
    );
\Count_DP[8]_i_2__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticsfilteredpixels_d][39]\(11),
      O => \Count_DP[8]_i_2__6_n_0\
    );
\Count_DP[8]_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticsfilteredpixels_d][39]\(10),
      O => \Count_DP[8]_i_3__6_n_0\
    );
\Count_DP[8]_i_4__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticsfilteredpixels_d][39]\(9),
      O => \Count_DP[8]_i_4__6_n_0\
    );
\Count_DP[8]_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => DI(0),
      I1 => \^dvsaerconfiginfooutreg_d_reg[statisticsfilteredpixels_d][39]\(8),
      O => \Count_DP[8]_i_5__6_n_0\
    );
\Count_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \Count_DP_reg[0]_i_2__3_n_7\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticsfilteredpixels_d][39]\(0)
    );
\Count_DP_reg[0]_i_2__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Count_DP_reg[0]_i_2__3_n_0\,
      CO(2) => \Count_DP_reg[0]_i_2__3_n_1\,
      CO(1) => \Count_DP_reg[0]_i_2__3_n_2\,
      CO(0) => \Count_DP_reg[0]_i_2__3_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => DI(0),
      O(3) => \Count_DP_reg[0]_i_2__3_n_4\,
      O(2) => \Count_DP_reg[0]_i_2__3_n_5\,
      O(1) => \Count_DP_reg[0]_i_2__3_n_6\,
      O(0) => \Count_DP_reg[0]_i_2__3_n_7\,
      S(3) => \Count_DP[0]_i_3__6_n_0\,
      S(2) => \Count_DP[0]_i_4__6_n_0\,
      S(1) => \Count_DP[0]_i_5__3_n_0\,
      S(0) => \Count_DP[0]_i_6__3_n_0\
    );
\Count_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \Count_DP_reg[8]_i_1__6_n_5\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticsfilteredpixels_d][39]\(10)
    );
\Count_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \Count_DP_reg[8]_i_1__6_n_4\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticsfilteredpixels_d][39]\(11)
    );
\Count_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \Count_DP_reg[12]_i_1__6_n_7\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticsfilteredpixels_d][39]\(12)
    );
\Count_DP_reg[12]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[8]_i_1__6_n_0\,
      CO(3) => \Count_DP_reg[12]_i_1__6_n_0\,
      CO(2) => \Count_DP_reg[12]_i_1__6_n_1\,
      CO(1) => \Count_DP_reg[12]_i_1__6_n_2\,
      CO(0) => \Count_DP_reg[12]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[12]_i_1__6_n_4\,
      O(2) => \Count_DP_reg[12]_i_1__6_n_5\,
      O(1) => \Count_DP_reg[12]_i_1__6_n_6\,
      O(0) => \Count_DP_reg[12]_i_1__6_n_7\,
      S(3) => \Count_DP[12]_i_2__6_n_0\,
      S(2) => \Count_DP[12]_i_3__6_n_0\,
      S(1) => \Count_DP[12]_i_4__6_n_0\,
      S(0) => \Count_DP[12]_i_5__6_n_0\
    );
\Count_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \Count_DP_reg[12]_i_1__6_n_6\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticsfilteredpixels_d][39]\(13)
    );
\Count_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \Count_DP_reg[12]_i_1__6_n_5\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticsfilteredpixels_d][39]\(14)
    );
\Count_DP_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \Count_DP_reg[12]_i_1__6_n_4\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticsfilteredpixels_d][39]\(15)
    );
\Count_DP_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \Count_DP_reg[16]_i_1__6_n_7\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticsfilteredpixels_d][39]\(16)
    );
\Count_DP_reg[16]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[12]_i_1__6_n_0\,
      CO(3) => \Count_DP_reg[16]_i_1__6_n_0\,
      CO(2) => \Count_DP_reg[16]_i_1__6_n_1\,
      CO(1) => \Count_DP_reg[16]_i_1__6_n_2\,
      CO(0) => \Count_DP_reg[16]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[16]_i_1__6_n_4\,
      O(2) => \Count_DP_reg[16]_i_1__6_n_5\,
      O(1) => \Count_DP_reg[16]_i_1__6_n_6\,
      O(0) => \Count_DP_reg[16]_i_1__6_n_7\,
      S(3) => \Count_DP[16]_i_2__6_n_0\,
      S(2) => \Count_DP[16]_i_3__6_n_0\,
      S(1) => \Count_DP[16]_i_4__6_n_0\,
      S(0) => \Count_DP[16]_i_5__6_n_0\
    );
\Count_DP_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \Count_DP_reg[16]_i_1__6_n_6\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticsfilteredpixels_d][39]\(17)
    );
\Count_DP_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \Count_DP_reg[16]_i_1__6_n_5\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticsfilteredpixels_d][39]\(18)
    );
\Count_DP_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \Count_DP_reg[16]_i_1__6_n_4\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticsfilteredpixels_d][39]\(19)
    );
\Count_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \Count_DP_reg[0]_i_2__3_n_6\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticsfilteredpixels_d][39]\(1)
    );
\Count_DP_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \Count_DP_reg[20]_i_1__6_n_7\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticsfilteredpixels_d][39]\(20)
    );
\Count_DP_reg[20]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[16]_i_1__6_n_0\,
      CO(3) => \Count_DP_reg[20]_i_1__6_n_0\,
      CO(2) => \Count_DP_reg[20]_i_1__6_n_1\,
      CO(1) => \Count_DP_reg[20]_i_1__6_n_2\,
      CO(0) => \Count_DP_reg[20]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[20]_i_1__6_n_4\,
      O(2) => \Count_DP_reg[20]_i_1__6_n_5\,
      O(1) => \Count_DP_reg[20]_i_1__6_n_6\,
      O(0) => \Count_DP_reg[20]_i_1__6_n_7\,
      S(3) => \Count_DP[20]_i_2__6_n_0\,
      S(2) => \Count_DP[20]_i_3__6_n_0\,
      S(1) => \Count_DP[20]_i_4__6_n_0\,
      S(0) => \Count_DP[20]_i_5__6_n_0\
    );
\Count_DP_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \Count_DP_reg[20]_i_1__6_n_6\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticsfilteredpixels_d][39]\(21)
    );
\Count_DP_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => \Count_DP_reg[20]_i_1__6_n_5\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticsfilteredpixels_d][39]\(22)
    );
\Count_DP_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => \Count_DP_reg[20]_i_1__6_n_4\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticsfilteredpixels_d][39]\(23)
    );
\Count_DP_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => \Count_DP_reg[24]_i_1__6_n_7\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticsfilteredpixels_d][39]\(24)
    );
\Count_DP_reg[24]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[20]_i_1__6_n_0\,
      CO(3) => \Count_DP_reg[24]_i_1__6_n_0\,
      CO(2) => \Count_DP_reg[24]_i_1__6_n_1\,
      CO(1) => \Count_DP_reg[24]_i_1__6_n_2\,
      CO(0) => \Count_DP_reg[24]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[24]_i_1__6_n_4\,
      O(2) => \Count_DP_reg[24]_i_1__6_n_5\,
      O(1) => \Count_DP_reg[24]_i_1__6_n_6\,
      O(0) => \Count_DP_reg[24]_i_1__6_n_7\,
      S(3) => \Count_DP[24]_i_2__6_n_0\,
      S(2) => \Count_DP[24]_i_3__6_n_0\,
      S(1) => \Count_DP[24]_i_4__6_n_0\,
      S(0) => \Count_DP[24]_i_5__6_n_0\
    );
\Count_DP_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => \Count_DP_reg[24]_i_1__6_n_6\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticsfilteredpixels_d][39]\(25)
    );
\Count_DP_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => \Count_DP_reg[24]_i_1__6_n_5\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticsfilteredpixels_d][39]\(26)
    );
\Count_DP_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => \Count_DP_reg[24]_i_1__6_n_4\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticsfilteredpixels_d][39]\(27)
    );
\Count_DP_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => \Count_DP_reg[28]_i_1__6_n_7\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticsfilteredpixels_d][39]\(28)
    );
\Count_DP_reg[28]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[24]_i_1__6_n_0\,
      CO(3) => \Count_DP_reg[28]_i_1__6_n_0\,
      CO(2) => \Count_DP_reg[28]_i_1__6_n_1\,
      CO(1) => \Count_DP_reg[28]_i_1__6_n_2\,
      CO(0) => \Count_DP_reg[28]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[28]_i_1__6_n_4\,
      O(2) => \Count_DP_reg[28]_i_1__6_n_5\,
      O(1) => \Count_DP_reg[28]_i_1__6_n_6\,
      O(0) => \Count_DP_reg[28]_i_1__6_n_7\,
      S(3) => \Count_DP[28]_i_2__6_n_0\,
      S(2) => \Count_DP[28]_i_3__6_n_0\,
      S(1) => \Count_DP[28]_i_4__6_n_0\,
      S(0) => \Count_DP[28]_i_5__6_n_0\
    );
\Count_DP_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => \Count_DP_reg[28]_i_1__6_n_6\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticsfilteredpixels_d][39]\(29)
    );
\Count_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \Count_DP_reg[0]_i_2__3_n_5\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticsfilteredpixels_d][39]\(2)
    );
\Count_DP_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => \Count_DP_reg[28]_i_1__6_n_5\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticsfilteredpixels_d][39]\(30)
    );
\Count_DP_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => \Count_DP_reg[28]_i_1__6_n_4\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticsfilteredpixels_d][39]\(31)
    );
\Count_DP_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \Count_DP_reg[32]_i_1__6_n_7\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticsfilteredpixels_d][39]\(32)
    );
\Count_DP_reg[32]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[28]_i_1__6_n_0\,
      CO(3) => \Count_DP_reg[32]_i_1__6_n_0\,
      CO(2) => \Count_DP_reg[32]_i_1__6_n_1\,
      CO(1) => \Count_DP_reg[32]_i_1__6_n_2\,
      CO(0) => \Count_DP_reg[32]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[32]_i_1__6_n_4\,
      O(2) => \Count_DP_reg[32]_i_1__6_n_5\,
      O(1) => \Count_DP_reg[32]_i_1__6_n_6\,
      O(0) => \Count_DP_reg[32]_i_1__6_n_7\,
      S(3) => \Count_DP[32]_i_2__6_n_0\,
      S(2) => \Count_DP[32]_i_3__6_n_0\,
      S(1) => \Count_DP[32]_i_4__6_n_0\,
      S(0) => \Count_DP[32]_i_5__6_n_0\
    );
\Count_DP_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \Count_DP_reg[32]_i_1__6_n_6\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticsfilteredpixels_d][39]\(33)
    );
\Count_DP_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \Count_DP_reg[32]_i_1__6_n_5\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticsfilteredpixels_d][39]\(34)
    );
\Count_DP_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \Count_DP_reg[32]_i_1__6_n_4\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticsfilteredpixels_d][39]\(35)
    );
\Count_DP_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \Count_DP_reg[36]_i_1__6_n_7\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticsfilteredpixels_d][39]\(36)
    );
\Count_DP_reg[36]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[32]_i_1__6_n_0\,
      CO(3) => \NLW_Count_DP_reg[36]_i_1__6_CO_UNCONNECTED\(3),
      CO(2) => \Count_DP_reg[36]_i_1__6_n_1\,
      CO(1) => \Count_DP_reg[36]_i_1__6_n_2\,
      CO(0) => \Count_DP_reg[36]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[36]_i_1__6_n_4\,
      O(2) => \Count_DP_reg[36]_i_1__6_n_5\,
      O(1) => \Count_DP_reg[36]_i_1__6_n_6\,
      O(0) => \Count_DP_reg[36]_i_1__6_n_7\,
      S(3) => \Count_DP[36]_i_2__6_n_0\,
      S(2) => \Count_DP[36]_i_3__6_n_0\,
      S(1) => \Count_DP[36]_i_4__6_n_0\,
      S(0) => \Count_DP[36]_i_5__6_n_0\
    );
\Count_DP_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \Count_DP_reg[36]_i_1__6_n_6\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticsfilteredpixels_d][39]\(37)
    );
\Count_DP_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \Count_DP_reg[36]_i_1__6_n_5\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticsfilteredpixels_d][39]\(38)
    );
\Count_DP_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \Count_DP_reg[36]_i_1__6_n_4\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticsfilteredpixels_d][39]\(39)
    );
\Count_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \Count_DP_reg[0]_i_2__3_n_4\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticsfilteredpixels_d][39]\(3)
    );
\Count_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \Count_DP_reg[4]_i_1__6_n_7\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticsfilteredpixels_d][39]\(4)
    );
\Count_DP_reg[4]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[0]_i_2__3_n_0\,
      CO(3) => \Count_DP_reg[4]_i_1__6_n_0\,
      CO(2) => \Count_DP_reg[4]_i_1__6_n_1\,
      CO(1) => \Count_DP_reg[4]_i_1__6_n_2\,
      CO(0) => \Count_DP_reg[4]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[4]_i_1__6_n_4\,
      O(2) => \Count_DP_reg[4]_i_1__6_n_5\,
      O(1) => \Count_DP_reg[4]_i_1__6_n_6\,
      O(0) => \Count_DP_reg[4]_i_1__6_n_7\,
      S(3) => \Count_DP[4]_i_2__6_n_0\,
      S(2) => \Count_DP[4]_i_3__6_n_0\,
      S(1) => \Count_DP[4]_i_4__6_n_0\,
      S(0) => \Count_DP[4]_i_5__6_n_0\
    );
\Count_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \Count_DP_reg[4]_i_1__6_n_6\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticsfilteredpixels_d][39]\(5)
    );
\Count_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \Count_DP_reg[4]_i_1__6_n_5\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticsfilteredpixels_d][39]\(6)
    );
\Count_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \Count_DP_reg[4]_i_1__6_n_4\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticsfilteredpixels_d][39]\(7)
    );
\Count_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \Count_DP_reg[8]_i_1__6_n_7\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticsfilteredpixels_d][39]\(8)
    );
\Count_DP_reg[8]_i_1__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[4]_i_1__6_n_0\,
      CO(3) => \Count_DP_reg[8]_i_1__6_n_0\,
      CO(2) => \Count_DP_reg[8]_i_1__6_n_1\,
      CO(1) => \Count_DP_reg[8]_i_1__6_n_2\,
      CO(0) => \Count_DP_reg[8]_i_1__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Count_DP_reg[8]_i_1__6_n_4\,
      O(2) => \Count_DP_reg[8]_i_1__6_n_5\,
      O(1) => \Count_DP_reg[8]_i_1__6_n_6\,
      O(0) => \Count_DP_reg[8]_i_1__6_n_7\,
      S(3) => \Count_DP[8]_i_2__6_n_0\,
      S(2) => \Count_DP[8]_i_3__6_n_0\,
      S(1) => \Count_DP[8]_i_4__6_n_0\,
      S(0) => \Count_DP[8]_i_5__6_n_0\
    );
\Count_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]\,
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \Count_DP_reg[8]_i_1__6_n_6\,
      Q => \^dvsaerconfiginfooutreg_d_reg[statisticsfilteredpixels_d][39]\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_Counter_3 is
  port (
    \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39]\ : out STD_LOGIC_VECTOR ( 39 downto 0 );
    \Count_DP_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    NOTMultiplexerConfigReg_DRun_S : in STD_LOGIC;
    \DVSAERConfigReg_D_reg[Run_S]_rep__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_6\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_7\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_8\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_9\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_Counter_3 : entity is "Counter";
end brd_testAERDVSSM_0_0_Counter_3;

architecture STRUCTURE of brd_testAERDVSSM_0_0_Counter_3 is
  signal \^multiplexerconfiginfooutreg_d_reg[statisticsinput3dropped_d][39]\ : STD_LOGIC_VECTOR ( 39 downto 0 );
begin
  \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39]\(39 downto 0) <= \^multiplexerconfiginfooutreg_d_reg[statisticsinput3dropped_d][39]\(39 downto 0);
\Count_DP[0]_i_5__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^multiplexerconfiginfooutreg_d_reg[statisticsinput3dropped_d][39]\(0),
      I1 => \DVSAERConfigReg_D_reg[Run_S]_rep__0_9\,
      O => \Count_DP_reg[3]_0\(0)
    );
\Count_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0\(0),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput3dropped_d][39]\(0)
    );
\Count_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_1\(2),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput3dropped_d][39]\(10)
    );
\Count_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_1\(3),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput3dropped_d][39]\(11)
    );
\Count_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_2\(0),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput3dropped_d][39]\(12)
    );
\Count_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_2\(1),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput3dropped_d][39]\(13)
    );
\Count_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_2\(2),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput3dropped_d][39]\(14)
    );
\Count_DP_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_2\(3),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput3dropped_d][39]\(15)
    );
\Count_DP_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_3\(0),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput3dropped_d][39]\(16)
    );
\Count_DP_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_3\(1),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput3dropped_d][39]\(17)
    );
\Count_DP_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_3\(2),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput3dropped_d][39]\(18)
    );
\Count_DP_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_3\(3),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput3dropped_d][39]\(19)
    );
\Count_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0\(1),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput3dropped_d][39]\(1)
    );
\Count_DP_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_4\(0),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput3dropped_d][39]\(20)
    );
\Count_DP_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_4\(1),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput3dropped_d][39]\(21)
    );
\Count_DP_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_4\(2),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput3dropped_d][39]\(22)
    );
\Count_DP_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_4\(3),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput3dropped_d][39]\(23)
    );
\Count_DP_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_5\(0),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput3dropped_d][39]\(24)
    );
\Count_DP_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_5\(1),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput3dropped_d][39]\(25)
    );
\Count_DP_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_5\(2),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput3dropped_d][39]\(26)
    );
\Count_DP_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_5\(3),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput3dropped_d][39]\(27)
    );
\Count_DP_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_6\(0),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput3dropped_d][39]\(28)
    );
\Count_DP_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_6\(1),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput3dropped_d][39]\(29)
    );
\Count_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0\(2),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput3dropped_d][39]\(2)
    );
\Count_DP_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_6\(2),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput3dropped_d][39]\(30)
    );
\Count_DP_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_6\(3),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput3dropped_d][39]\(31)
    );
\Count_DP_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_7\(0),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput3dropped_d][39]\(32)
    );
\Count_DP_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_7\(1),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput3dropped_d][39]\(33)
    );
\Count_DP_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_7\(2),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput3dropped_d][39]\(34)
    );
\Count_DP_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_7\(3),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput3dropped_d][39]\(35)
    );
\Count_DP_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_8\(0),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput3dropped_d][39]\(36)
    );
\Count_DP_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_8\(1),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput3dropped_d][39]\(37)
    );
\Count_DP_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_8\(2),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput3dropped_d][39]\(38)
    );
\Count_DP_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_8\(3),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput3dropped_d][39]\(39)
    );
\Count_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0\(3),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput3dropped_d][39]\(3)
    );
\Count_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_0\(0),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput3dropped_d][39]\(4)
    );
\Count_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_0\(1),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput3dropped_d][39]\(5)
    );
\Count_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_0\(2),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput3dropped_d][39]\(6)
    );
\Count_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_0\(3),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput3dropped_d][39]\(7)
    );
\Count_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_1\(0),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput3dropped_d][39]\(8)
    );
\Count_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__2\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_1\(1),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput3dropped_d][39]\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_Counter_4 is
  port (
    \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39]\ : out STD_LOGIC_VECTOR ( 39 downto 0 );
    \Count_DP_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    NOTMultiplexerConfigReg_DRun_S : in STD_LOGIC;
    \DVSAERConfigReg_D_reg[Run_S]_rep__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_6\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_7\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_8\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_9\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_Counter_4 : entity is "Counter";
end brd_testAERDVSSM_0_0_Counter_4;

architecture STRUCTURE of brd_testAERDVSSM_0_0_Counter_4 is
  signal \^multiplexerconfiginfooutreg_d_reg[statisticsinput4dropped_d][39]\ : STD_LOGIC_VECTOR ( 39 downto 0 );
begin
  \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39]\(39 downto 0) <= \^multiplexerconfiginfooutreg_d_reg[statisticsinput4dropped_d][39]\(39 downto 0);
\Count_DP[0]_i_5__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^multiplexerconfiginfooutreg_d_reg[statisticsinput4dropped_d][39]\(0),
      I1 => \DVSAERConfigReg_D_reg[Run_S]_rep__0_9\,
      O => \Count_DP_reg[3]_0\(0)
    );
\Count_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__0\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0\(0),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput4dropped_d][39]\(0)
    );
\Count_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__0\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_1\(2),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput4dropped_d][39]\(10)
    );
\Count_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__0\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_1\(3),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput4dropped_d][39]\(11)
    );
\Count_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__0\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_2\(0),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput4dropped_d][39]\(12)
    );
\Count_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__0\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_2\(1),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput4dropped_d][39]\(13)
    );
\Count_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__0\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_2\(2),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput4dropped_d][39]\(14)
    );
\Count_DP_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__0\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_2\(3),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput4dropped_d][39]\(15)
    );
\Count_DP_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__0\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_3\(0),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput4dropped_d][39]\(16)
    );
\Count_DP_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__0\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_3\(1),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput4dropped_d][39]\(17)
    );
\Count_DP_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__0\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_3\(2),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput4dropped_d][39]\(18)
    );
\Count_DP_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__0\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_3\(3),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput4dropped_d][39]\(19)
    );
\Count_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__0\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0\(1),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput4dropped_d][39]\(1)
    );
\Count_DP_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__0\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_4\(0),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput4dropped_d][39]\(20)
    );
\Count_DP_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__0\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_4\(1),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput4dropped_d][39]\(21)
    );
\Count_DP_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__0\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_4\(2),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput4dropped_d][39]\(22)
    );
\Count_DP_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__0\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_4\(3),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput4dropped_d][39]\(23)
    );
\Count_DP_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__0\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_5\(0),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput4dropped_d][39]\(24)
    );
\Count_DP_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__0\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_5\(1),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput4dropped_d][39]\(25)
    );
\Count_DP_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__0\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_5\(2),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput4dropped_d][39]\(26)
    );
\Count_DP_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__0\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_5\(3),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput4dropped_d][39]\(27)
    );
\Count_DP_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__0\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_6\(0),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput4dropped_d][39]\(28)
    );
\Count_DP_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__0\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_6\(1),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput4dropped_d][39]\(29)
    );
\Count_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__0\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0\(2),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput4dropped_d][39]\(2)
    );
\Count_DP_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__0\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_6\(2),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput4dropped_d][39]\(30)
    );
\Count_DP_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__0\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_6\(3),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput4dropped_d][39]\(31)
    );
\Count_DP_reg[32]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__0\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_7\(0),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput4dropped_d][39]\(32)
    );
\Count_DP_reg[33]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__0\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_7\(1),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput4dropped_d][39]\(33)
    );
\Count_DP_reg[34]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__0\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_7\(2),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput4dropped_d][39]\(34)
    );
\Count_DP_reg[35]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__0\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_7\(3),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput4dropped_d][39]\(35)
    );
\Count_DP_reg[36]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__0\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_8\(0),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput4dropped_d][39]\(36)
    );
\Count_DP_reg[37]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__0\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_8\(1),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput4dropped_d][39]\(37)
    );
\Count_DP_reg[38]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__0\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_8\(2),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput4dropped_d][39]\(38)
    );
\Count_DP_reg[39]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__0\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_8\(3),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput4dropped_d][39]\(39)
    );
\Count_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__0\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0\(3),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput4dropped_d][39]\(3)
    );
\Count_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__0\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_0\(0),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput4dropped_d][39]\(4)
    );
\Count_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__0\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_0\(1),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput4dropped_d][39]\(5)
    );
\Count_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__0\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_0\(2),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput4dropped_d][39]\(6)
    );
\Count_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__0\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_0\(3),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput4dropped_d][39]\(7)
    );
\Count_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__0\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_1\(0),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput4dropped_d][39]\(8)
    );
\Count_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => NOTMultiplexerConfigReg_DRun_S,
      CLR => \SyncSignalSyncFF_S_reg_rep__0\(0),
      D => \DVSAERConfigReg_D_reg[Run_S]_rep__0_1\(1),
      Q => \^multiplexerconfiginfooutreg_d_reg[statisticsinput4dropped_d][39]\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \brd_testAERDVSSM_0_0_Counter__parameterized0\ is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamInput_DP_reg[7]\ : out STD_LOGIC;
    \ParamAddressReg_DP_reg[0]_rep\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ShiftReg_DP_reg[0]\ : out STD_LOGIC;
    \State_DP_reg[1]\ : out STD_LOGIC;
    \State_DP_reg[0]\ : out STD_LOGIC;
    \ParamInput_DP_reg[8]\ : out STD_LOGIC;
    \State_DP_reg[0]_0\ : in STD_LOGIC;
    State_DP : in STD_LOGIC_VECTOR ( 0 to 0 );
    SPISlaveSelectSync_SB : in STD_LOGIC;
    SPIClockEdgeDetectorReg_S_reg : in STD_LOGIC;
    SPIClockSync_C : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    SPISlaveSelectEdgeDetectorReg_S : in STD_LOGIC;
    ReadOperationReg_SP : in STD_LOGIC;
    \ShiftReg_DP_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamInput_DP_reg[8]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__6\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \brd_testAERDVSSM_0_0_Counter__parameterized0\ : entity is "Counter";
end \brd_testAERDVSSM_0_0_Counter__parameterized0\;

architecture STRUCTURE of \brd_testAERDVSSM_0_0_Counter__parameterized0\ is
  signal Count_DN : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \Count_DP[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \Count_DP[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_DP[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_DP[5]_i_2_n_0\ : STD_LOGIC;
  signal \Count_DP[5]_i_3_n_0\ : STD_LOGIC;
  signal \ModuleAddressReg_DP[6]_i_2_n_0\ : STD_LOGIC;
  signal \ParamAddressReg_DP[7]_i_2_n_0\ : STD_LOGIC;
  signal \ParamInput_DP[7]_i_2_n_0\ : STD_LOGIC;
  signal SPIBitCount_D : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^shiftreg_dp_reg[0]\ : STD_LOGIC;
  signal \State_DN__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \State_DP[1]_i_2__0_n_0\ : STD_LOGIC;
  signal \State_DP[1]_i_3__0_n_0\ : STD_LOGIC;
  signal \State_DP[1]_i_4__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Count_DP[0]_i_1__6\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \Count_DP[1]_i_1__0\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \Count_DP[2]_i_1__1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \Count_DP[4]_i_2__7\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \Count_DP[5]_i_2\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \Count_DP[5]_i_3\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \ParamAddressReg_DP[7]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \ParamAddressReg_DP[7]_i_2\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \ParamInput_DP[7]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \ParamInput_DP[8]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \State_DP[0]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \State_DP[1]_i_1\ : label is "soft_lutpair48";
begin
  \ShiftReg_DP_reg[0]\ <= \^shiftreg_dp_reg[0]\;
\Count_DP[0]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => SPIBitCount_D(0),
      I1 => \State_DP_reg[0]_0\,
      I2 => State_DP(0),
      O => Count_DN(0)
    );
\Count_DP[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6660"
    )
        port map (
      I0 => SPIBitCount_D(1),
      I1 => SPIBitCount_D(0),
      I2 => \State_DP_reg[0]_0\,
      I3 => State_DP(0),
      O => Count_DN(1)
    );
\Count_DP[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0EEEE000"
    )
        port map (
      I0 => \State_DP_reg[0]_0\,
      I1 => State_DP(0),
      I2 => SPIBitCount_D(0),
      I3 => SPIBitCount_D(1),
      I4 => SPIBitCount_D(2),
      O => \Count_DP[2]_i_1__1_n_0\
    );
\Count_DP[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0EEEEEEEE0000000"
    )
        port map (
      I0 => \State_DP_reg[0]_0\,
      I1 => State_DP(0),
      I2 => SPIBitCount_D(1),
      I3 => SPIBitCount_D(0),
      I4 => SPIBitCount_D(2),
      I5 => SPIBitCount_D(3),
      O => \Count_DP[3]_i_1__1_n_0\
    );
\Count_DP[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1555555540000000"
    )
        port map (
      I0 => \State_DN__0\(0),
      I1 => SPIBitCount_D(2),
      I2 => SPIBitCount_D(0),
      I3 => SPIBitCount_D(1),
      I4 => SPIBitCount_D(3),
      I5 => SPIBitCount_D(4),
      O => \Count_DP[4]_i_1__0_n_0\
    );
\Count_DP[4]_i_2__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => State_DP(0),
      I1 => \State_DP_reg[0]_0\,
      O => \State_DN__0\(0)
    );
\Count_DP[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"040010FF"
    )
        port map (
      I0 => SPISlaveSelectSync_SB,
      I1 => SPIClockEdgeDetectorReg_S_reg,
      I2 => SPIClockSync_C,
      I3 => \State_DP_reg[0]_0\,
      I4 => State_DP(0),
      O => \Count_DP[5]_i_1__0_n_0\
    );
\Count_DP[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0EEEE000"
    )
        port map (
      I0 => \State_DP_reg[0]_0\,
      I1 => State_DP(0),
      I2 => \Count_DP[5]_i_3_n_0\,
      I3 => SPIBitCount_D(4),
      I4 => SPIBitCount_D(5),
      O => \Count_DP[5]_i_2_n_0\
    );
\Count_DP[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => SPIBitCount_D(2),
      I1 => SPIBitCount_D(0),
      I2 => SPIBitCount_D(1),
      I3 => SPIBitCount_D(3),
      O => \Count_DP[5]_i_3_n_0\
    );
\Count_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Count_DP[5]_i_1__0_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__6\(0),
      D => Count_DN(0),
      Q => SPIBitCount_D(0)
    );
\Count_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Count_DP[5]_i_1__0_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__6\(0),
      D => Count_DN(1),
      Q => SPIBitCount_D(1)
    );
\Count_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Count_DP[5]_i_1__0_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__6\(0),
      D => \Count_DP[2]_i_1__1_n_0\,
      Q => SPIBitCount_D(2)
    );
\Count_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Count_DP[5]_i_1__0_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__6\(0),
      D => \Count_DP[3]_i_1__1_n_0\,
      Q => SPIBitCount_D(3)
    );
\Count_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Count_DP[5]_i_1__0_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__6\(0),
      D => \Count_DP[4]_i_1__0_n_0\,
      Q => SPIBitCount_D(4)
    );
\Count_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Count_DP[5]_i_1__0_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__6\(0),
      D => \Count_DP[5]_i_2_n_0\,
      Q => SPIBitCount_D(5)
    );
\ModuleAddressReg_DP[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000020000"
    )
        port map (
      I0 => \ModuleAddressReg_DP[6]_i_2_n_0\,
      I1 => SPIBitCount_D(5),
      I2 => SPIBitCount_D(1),
      I3 => SPIBitCount_D(0),
      I4 => SPIBitCount_D(3),
      I5 => SPIBitCount_D(4),
      O => E(0)
    );
\ModuleAddressReg_DP[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => SPIBitCount_D(2),
      I1 => \State_DP_reg[0]_0\,
      I2 => State_DP(0),
      O => \ModuleAddressReg_DP[6]_i_2_n_0\
    );
\ParamAddressReg_DP[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \ParamAddressReg_DP[7]_i_2_n_0\,
      I1 => SPIBitCount_D(0),
      I2 => SPIBitCount_D(5),
      I3 => State_DP(0),
      I4 => \State_DP_reg[0]_0\,
      O => \ParamAddressReg_DP_reg[0]_rep\(0)
    );
\ParamAddressReg_DP[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => SPIBitCount_D(3),
      I1 => SPIBitCount_D(4),
      I2 => SPIBitCount_D(2),
      I3 => SPIBitCount_D(1),
      O => \ParamAddressReg_DP[7]_i_2_n_0\
    );
\ParamInput_DP[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => SPIBitCount_D(3),
      I1 => SPIBitCount_D(4),
      I2 => \ParamInput_DP[7]_i_2_n_0\,
      O => \ParamInput_DP_reg[7]\
    );
\ParamInput_DP[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFBFFFFFFFF"
    )
        port map (
      I0 => State_DP(0),
      I1 => \State_DP_reg[0]_0\,
      I2 => SPIBitCount_D(2),
      I3 => SPIBitCount_D(0),
      I4 => SPIBitCount_D(1),
      I5 => SPIBitCount_D(5),
      O => \ParamInput_DP[7]_i_2_n_0\
    );
\ParamInput_DP[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \ShiftReg_DP_reg[0]_0\(0),
      I1 => SPIBitCount_D(4),
      I2 => SPIBitCount_D(3),
      I3 => \ParamInput_DP[7]_i_2_n_0\,
      I4 => \ParamInput_DP_reg[8]_0\(0),
      O => \ParamInput_DP_reg[8]\
    );
\ShiftReg_DP[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^shiftreg_dp_reg[0]\,
      I1 => \SyncSignalSyncFF_S_reg[0]\,
      I2 => Q(0),
      O => D(0)
    );
\ShiftReg_DP[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => SPIBitCount_D(1),
      I1 => SPIBitCount_D(2),
      I2 => SPIBitCount_D(4),
      I3 => SPIBitCount_D(3),
      I4 => SPIBitCount_D(5),
      I5 => SPIBitCount_D(0),
      O => \^shiftreg_dp_reg[0]\
    );
\State_DP[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"34"
    )
        port map (
      I0 => State_DP(0),
      I1 => \State_DP[1]_i_2__0_n_0\,
      I2 => \State_DP_reg[0]_0\,
      O => \State_DP_reg[0]\
    );
\State_DP[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FFA800"
    )
        port map (
      I0 => \State_DP_reg[0]_0\,
      I1 => SPIBitCount_D(5),
      I2 => ReadOperationReg_SP,
      I3 => \State_DP[1]_i_2__0_n_0\,
      I4 => State_DP(0),
      O => \State_DP_reg[1]\
    );
\State_DP[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EAAAAAAA"
    )
        port map (
      I0 => \State_DP[1]_i_3__0_n_0\,
      I1 => SPIBitCount_D(0),
      I2 => State_DP(0),
      I3 => SPIBitCount_D(5),
      I4 => \ParamAddressReg_DP[7]_i_2_n_0\,
      O => \State_DP[1]_i_2__0_n_0\
    );
\State_DP[1]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F202F2F2F202F20"
    )
        port map (
      I0 => \ParamAddressReg_DP[7]_i_2_n_0\,
      I1 => \State_DP[1]_i_4__0_n_0\,
      I2 => \State_DP_reg[0]_0\,
      I3 => State_DP(0),
      I4 => SPISlaveSelectSync_SB,
      I5 => SPISlaveSelectEdgeDetectorReg_S,
      O => \State_DP[1]_i_3__0_n_0\
    );
\State_DP[1]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAB"
    )
        port map (
      I0 => SPIBitCount_D(0),
      I1 => SPIBitCount_D(5),
      I2 => ReadOperationReg_SP,
      I3 => State_DP(0),
      O => \State_DP[1]_i_4__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_DFFSynchronizer is
  port (
    SPISlaveSelectSync_SB : out STD_LOGIC;
    SPISlaveSelect_ABI : in STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__6\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_DFFSynchronizer : entity is "DFFSynchronizer";
end brd_testAERDVSSM_0_0_DFFSynchronizer;

architecture STRUCTURE of brd_testAERDVSSM_0_0_DFFSynchronizer is
  signal \SyncSignalDemetFF_S_reg_n_0_[0]\ : STD_LOGIC;
begin
\SyncSignalDemetFF_S_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SPISlaveSelect_ABI,
      PRE => \SyncSignalSyncFF_S_reg_rep__6\(0),
      Q => \SyncSignalDemetFF_S_reg_n_0_[0]\
    );
\SyncSignalSyncFF_S_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \SyncSignalDemetFF_S_reg_n_0_[0]\,
      PRE => \SyncSignalSyncFF_S_reg_rep__6\(0),
      Q => SPISlaveSelectSync_SB
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \brd_testAERDVSSM_0_0_DFFSynchronizer__parameterized0\ is
  port (
    SPIClockSync_C : out STD_LOGIC;
    SPIClock_AI : in STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__6\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \brd_testAERDVSSM_0_0_DFFSynchronizer__parameterized0\ : entity is "DFFSynchronizer";
end \brd_testAERDVSSM_0_0_DFFSynchronizer__parameterized0\;

architecture STRUCTURE of \brd_testAERDVSSM_0_0_DFFSynchronizer__parameterized0\ is
  signal \SyncSignalDemetFF_S_reg_n_0_[0]\ : STD_LOGIC;
begin
\SyncSignalDemetFF_S_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__6\(0),
      D => SPIClock_AI,
      Q => \SyncSignalDemetFF_S_reg_n_0_[0]\
    );
\SyncSignalSyncFF_S_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__6\(0),
      D => \SyncSignalDemetFF_S_reg_n_0_[0]\,
      Q => SPIClockSync_C
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \brd_testAERDVSSM_0_0_DFFSynchronizer__parameterized0_0\ is
  port (
    \ShiftReg_DP_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SPIMOSI_AI : in STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SPIMISOReg_DZ0 : in STD_LOGIC;
    SPIClockSync_C : in STD_LOGIC;
    SPIClockEdgeDetectorReg_S : in STD_LOGIC;
    SPISlaveSelectSync_SB : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \brd_testAERDVSSM_0_0_DFFSynchronizer__parameterized0_0\ : entity is "DFFSynchronizer";
end \brd_testAERDVSSM_0_0_DFFSynchronizer__parameterized0_0\;

architecture STRUCTURE of \brd_testAERDVSSM_0_0_DFFSynchronizer__parameterized0_0\ is
  signal SPIMOSISync_D : STD_LOGIC;
  signal \SyncSignalDemetFF_S_reg_n_0_[0]\ : STD_LOGIC;
begin
\ShiftReg_DP[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => SPIMOSISync_D,
      I1 => SPIMISOReg_DZ0,
      I2 => SPIClockSync_C,
      I3 => SPIClockEdgeDetectorReg_S,
      I4 => SPISlaveSelectSync_SB,
      O => \ShiftReg_DP_reg[0]\(0)
    );
\SyncSignalDemetFF_S_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__6\(0),
      D => SPIMOSI_AI,
      Q => \SyncSignalDemetFF_S_reg_n_0_[0]\
    );
\SyncSignalSyncFF_S_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__6\(0),
      D => \SyncSignalDemetFF_S_reg_n_0_[0]\,
      Q => SPIMOSISync_D
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \brd_testAERDVSSM_0_0_DFFSynchronizer__parameterized0_1\ is
  port (
    SyncInClockSync_C : out STD_LOGIC;
    SyncInClock_AI : in STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__10\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \brd_testAERDVSSM_0_0_DFFSynchronizer__parameterized0_1\ : entity is "DFFSynchronizer";
end \brd_testAERDVSSM_0_0_DFFSynchronizer__parameterized0_1\;

architecture STRUCTURE of \brd_testAERDVSSM_0_0_DFFSynchronizer__parameterized0_1\ is
  signal \SyncSignalDemetFF_S_reg_n_0_[0]\ : STD_LOGIC;
begin
\SyncSignalDemetFF_S_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => SyncInClock_AI,
      Q => \SyncSignalDemetFF_S_reg_n_0_[0]\
    );
\SyncSignalSyncFF_S_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => \SyncSignalDemetFF_S_reg_n_0_[0]\,
      Q => SyncInClockSync_C
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_DVSAERSPIConfig is
  port (
    \DVSAERConfigReg_DP_reg[Run_S]_0\ : out STD_LOGIC;
    \DVSAERConfigReg_DP_reg[WaitOnTransferStall_S]_0\ : out STD_LOGIC;
    \DVSAERConfigReg_DP_reg[FilterRowOnlyEvents_S]_0\ : out STD_LOGIC;
    \DVSAERConfigReg_DP_reg[ExternalAERControl_S]_0\ : out STD_LOGIC;
    \DVSAEROutput_DP_reg[0]_0\ : out STD_LOGIC;
    \DVSAEROutput_DP_reg[2]_0\ : out STD_LOGIC;
    \DVSAEROutput_DP_reg[3]_0\ : out STD_LOGIC;
    \DVSAEROutput_DP_reg[4]_0\ : out STD_LOGIC;
    \DVSAEROutput_DP_reg[6]_0\ : out STD_LOGIC;
    \DVSAEROutput_DP_reg[7]_0\ : out STD_LOGIC;
    \DVSAEROutput_DP_reg[7]_1\ : out STD_LOGIC;
    \DVSAEROutput_DP_reg[7]_2\ : out STD_LOGIC;
    \DVSAEROutput_DP_reg[6]_1\ : out STD_LOGIC;
    \DVSAEROutput_DP_reg[6]_2\ : out STD_LOGIC;
    \DVSAEROutput_DP_reg[5]_0\ : out STD_LOGIC;
    \DVSAEROutput_DP_reg[5]_1\ : out STD_LOGIC;
    \DVSAEROutput_DP_reg[5]_2\ : out STD_LOGIC;
    \DVSAEROutput_DP_reg[5]_3\ : out STD_LOGIC;
    \DVSAEROutput_DP_reg[5]_4\ : out STD_LOGIC;
    \DVSAEROutput_DP_reg[4]_1\ : out STD_LOGIC;
    \DVSAEROutput_DP_reg[4]_2\ : out STD_LOGIC;
    \DVSAEROutput_DP_reg[3]_1\ : out STD_LOGIC;
    \DVSAEROutput_DP_reg[2]_1\ : out STD_LOGIC;
    \DVSAEROutput_DP_reg[1]_0\ : out STD_LOGIC;
    \DVSAEROutput_DP_reg[1]_1\ : out STD_LOGIC;
    \DVSAEROutput_DP_reg[1]_2\ : out STD_LOGIC;
    \DVSAEROutput_DP_reg[1]_3\ : out STD_LOGIC;
    \DVSAEROutput_DP_reg[1]_4\ : out STD_LOGIC;
    \DVSAEROutput_DP_reg[1]_5\ : out STD_LOGIC;
    \DVSAEROutput_DP_reg[0]_1\ : out STD_LOGIC;
    \DVSAEROutput_DP_reg[0]_2\ : out STD_LOGIC;
    \DVSAEROutput_DP_reg[0]_3\ : out STD_LOGIC;
    \DVSAEROutput_DP_reg[0]_4\ : out STD_LOGIC;
    \DVSAEROutput_DP_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAEROutput_DP_reg[8]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAEROutput_DP_reg[8]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAEROutput_DP_reg[8]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAEROutput_DP_reg[8]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAEROutput_DP_reg[8]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAEROutput_DP_reg[8]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAEROutput_DP_reg[8]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAEROutput_DP_reg[8]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAEROutput_DP_reg[8]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamOutput_DP_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \ParamInput_DP_reg[0]\ : in STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ParamInput_DP_reg[0]_0\ : in STD_LOGIC;
    \ParamInput_DP_reg[0]_1\ : in STD_LOGIC;
    \ParamInput_DP_reg[0]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \ParamAddressReg_DP_reg[1]_rep\ : in STD_LOGIC;
    \ParamAddressReg_DP_reg[0]_rep\ : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 8 downto 0 );
    \SyncSignalSyncFF_S_reg_rep__7\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ParamAddressReg_DP_reg[0]_rep_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[0]_rep_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[1]_rep_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[1]_rep_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[0]_rep_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[4]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[0]_rep_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[2]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[3]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[1]_rep_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[3]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[3]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[0]_rep_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[0]_rep_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[0]_rep_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[5]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[1]_rep_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[4]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ParamAddressReg_DP_reg[2]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_DVSAERSPIConfig : entity is "DVSAERSPIConfig";
end brd_testAERDVSSM_0_0_DVSAERSPIConfig;

architecture STRUCTURE of brd_testAERDVSSM_0_0_DVSAERSPIConfig is
  signal \DVSAERConfigReg_DP_reg[AckDelayColumn_D_n_0_][0]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[AckDelayColumn_D_n_0_][1]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[AckDelayColumn_D_n_0_][2]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[AckDelayColumn_D_n_0_][3]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[AckDelayRow_D_n_0_][0]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[AckDelayRow_D_n_0_][1]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[AckDelayRow_D_n_0_][2]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[AckDelayRow_D_n_0_][3]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[AckExtensionColumn_D_n_0_][0]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[AckExtensionColumn_D_n_0_][1]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[AckExtensionColumn_D_n_0_][2]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[AckExtensionColumn_D_n_0_][3]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[AckExtensionRow_D_n_0_][0]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[AckExtensionRow_D_n_0_][1]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[AckExtensionRow_D_n_0_][2]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[AckExtensionRow_D_n_0_][3]\ : STD_LOGIC;
  signal \^dvsaerconfigreg_dp_reg[externalaercontrol_s]_0\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel0Column_D_n_0_][0]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel0Column_D_n_0_][1]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel0Column_D_n_0_][2]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel0Column_D_n_0_][3]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel0Column_D_n_0_][4]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel0Column_D_n_0_][5]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel0Column_D_n_0_][6]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel0Column_D_n_0_][7]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel0Row_D_n_0_][0]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel0Row_D_n_0_][1]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel0Row_D_n_0_][2]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel0Row_D_n_0_][3]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel0Row_D_n_0_][4]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel0Row_D_n_0_][5]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel0Row_D_n_0_][6]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel0Row_D_n_0_][7]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel1Column_D_n_0_][0]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel1Column_D_n_0_][1]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel1Column_D_n_0_][2]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel1Column_D_n_0_][3]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel1Column_D_n_0_][4]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel1Column_D_n_0_][5]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel1Column_D_n_0_][6]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel1Column_D_n_0_][7]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel1Row_D_n_0_][0]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel1Row_D_n_0_][1]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel1Row_D_n_0_][2]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel1Row_D_n_0_][3]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel1Row_D_n_0_][4]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel1Row_D_n_0_][5]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel1Row_D_n_0_][6]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel1Row_D_n_0_][7]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel2Column_D_n_0_][0]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel2Column_D_n_0_][1]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel2Column_D_n_0_][2]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel2Column_D_n_0_][3]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel2Column_D_n_0_][4]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel2Column_D_n_0_][5]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel2Column_D_n_0_][6]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel2Column_D_n_0_][7]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel2Row_D_n_0_][0]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel2Row_D_n_0_][1]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel2Row_D_n_0_][2]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel2Row_D_n_0_][3]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel2Row_D_n_0_][4]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel2Row_D_n_0_][5]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel2Row_D_n_0_][6]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel2Row_D_n_0_][7]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel3Column_D_n_0_][0]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel3Column_D_n_0_][1]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel3Column_D_n_0_][2]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel3Column_D_n_0_][3]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel3Column_D_n_0_][4]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel3Column_D_n_0_][5]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel3Column_D_n_0_][6]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel3Column_D_n_0_][7]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel3Row_D_n_0_][0]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel3Row_D_n_0_][1]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel3Row_D_n_0_][2]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel3Row_D_n_0_][3]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel3Row_D_n_0_][4]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel3Row_D_n_0_][5]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel3Row_D_n_0_][6]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel3Row_D_n_0_][7]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel4Column_D_n_0_][0]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel4Column_D_n_0_][1]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel4Column_D_n_0_][2]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel4Column_D_n_0_][3]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel4Column_D_n_0_][4]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel4Column_D_n_0_][5]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel4Column_D_n_0_][6]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel4Column_D_n_0_][7]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel4Row_D_n_0_][0]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel4Row_D_n_0_][1]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel4Row_D_n_0_][2]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel4Row_D_n_0_][3]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel4Row_D_n_0_][4]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel4Row_D_n_0_][5]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel4Row_D_n_0_][6]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel4Row_D_n_0_][7]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel5Column_D_n_0_][0]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel5Column_D_n_0_][1]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel5Column_D_n_0_][2]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel5Column_D_n_0_][3]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel5Column_D_n_0_][4]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel5Column_D_n_0_][5]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel5Column_D_n_0_][6]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel5Column_D_n_0_][7]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel5Row_D_n_0_][0]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel5Row_D_n_0_][1]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel5Row_D_n_0_][2]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel5Row_D_n_0_][3]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel5Row_D_n_0_][4]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel5Row_D_n_0_][5]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel5Row_D_n_0_][6]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel5Row_D_n_0_][7]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel6Column_D_n_0_][0]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel6Column_D_n_0_][1]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel6Column_D_n_0_][2]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel6Column_D_n_0_][3]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel6Column_D_n_0_][4]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel6Column_D_n_0_][5]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel6Column_D_n_0_][6]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel6Column_D_n_0_][7]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel6Row_D_n_0_][0]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel6Row_D_n_0_][1]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel6Row_D_n_0_][2]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel6Row_D_n_0_][3]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel6Row_D_n_0_][4]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel6Row_D_n_0_][5]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel6Row_D_n_0_][6]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel6Row_D_n_0_][7]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel7Column_D_n_0_][0]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel7Column_D_n_0_][1]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel7Column_D_n_0_][2]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel7Column_D_n_0_][3]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel7Column_D_n_0_][4]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel7Column_D_n_0_][5]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel7Column_D_n_0_][6]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel7Column_D_n_0_][7]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel7Row_D_n_0_][0]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel7Row_D_n_0_][1]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel7Row_D_n_0_][2]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel7Row_D_n_0_][3]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel7Row_D_n_0_][4]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel7Row_D_n_0_][5]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel7Row_D_n_0_][6]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterPixel7Row_D_n_0_][7]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D_n_0_][0]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D_n_0_][1]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D_n_0_][2]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D_n_0_][3]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D_n_0_][4]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D_n_0_][5]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D_n_0_][6]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D_n_0_][7]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterROIEndRow_D_n_0_][0]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterROIEndRow_D_n_0_][1]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterROIEndRow_D_n_0_][2]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterROIEndRow_D_n_0_][3]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterROIEndRow_D_n_0_][4]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterROIEndRow_D_n_0_][5]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterROIEndRow_D_n_0_][6]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterROIEndRow_D_n_0_][7]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D_n_0_][0]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D_n_0_][1]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D_n_0_][2]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D_n_0_][3]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D_n_0_][4]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D_n_0_][5]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D_n_0_][6]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D_n_0_][7]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterROIStartRow_D_n_0_][0]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterROIStartRow_D_n_0_][1]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterROIStartRow_D_n_0_][2]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterROIStartRow_D_n_0_][3]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterROIStartRow_D_n_0_][4]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterROIStartRow_D_n_0_][5]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterROIStartRow_D_n_0_][6]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP_reg[FilterROIStartRow_D_n_0_][7]\ : STD_LOGIC;
  signal \^dvsaerconfigreg_dp_reg[filterrowonlyevents_s]_0\ : STD_LOGIC;
  signal \^dvsaerconfigreg_dp_reg[waitontransferstall_s]_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[0]_i_14_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[0]_i_15_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[0]_i_16_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[2]_i_10_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[2]_i_11_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[2]_i_12_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[2]_i_13_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[2]_i_8_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[2]_i_9_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[3]_i_10_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[3]_i_11_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[3]_i_12_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[3]_i_13_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[3]_i_8_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[3]_i_9_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[4]_i_10_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[4]_i_8_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[4]_i_9_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[6]_i_10_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[6]_i_11_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[6]_i_12_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[7]_i_10_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[7]_i_8_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[7]_i_9_n_0\ : STD_LOGIC;
begin
  \DVSAERConfigReg_DP_reg[ExternalAERControl_S]_0\ <= \^dvsaerconfigreg_dp_reg[externalaercontrol_s]_0\;
  \DVSAERConfigReg_DP_reg[FilterRowOnlyEvents_S]_0\ <= \^dvsaerconfigreg_dp_reg[filterrowonlyevents_s]_0\;
  \DVSAERConfigReg_DP_reg[WaitOnTransferStall_S]_0\ <= \^dvsaerconfigreg_dp_reg[waitontransferstall_s]_0\;
\DVSAERConfigReg_DP_reg[AckDelayColumn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => D(0),
      Q => \DVSAERConfigReg_DP_reg[AckDelayColumn_D_n_0_][0]\
    );
\DVSAERConfigReg_DP_reg[AckDelayColumn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(1),
      D => D(1),
      Q => \DVSAERConfigReg_DP_reg[AckDelayColumn_D_n_0_][1]\
    );
\DVSAERConfigReg_DP_reg[AckDelayColumn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(1),
      D => D(2),
      Q => \DVSAERConfigReg_DP_reg[AckDelayColumn_D_n_0_][2]\
    );
\DVSAERConfigReg_DP_reg[AckDelayColumn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(1),
      D => D(3),
      Q => \DVSAERConfigReg_DP_reg[AckDelayColumn_D_n_0_][3]\
    );
\DVSAERConfigReg_DP_reg[AckDelayRow_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => D(0),
      Q => \DVSAERConfigReg_DP_reg[AckDelayRow_D_n_0_][0]\
    );
\DVSAERConfigReg_DP_reg[AckDelayRow_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(1),
      D => D(1),
      Q => \DVSAERConfigReg_DP_reg[AckDelayRow_D_n_0_][1]\
    );
\DVSAERConfigReg_DP_reg[AckDelayRow_D][2]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      D => D(2),
      PRE => \SyncSignalSyncFF_S_reg_rep__7\(1),
      Q => \DVSAERConfigReg_DP_reg[AckDelayRow_D_n_0_][2]\
    );
\DVSAERConfigReg_DP_reg[AckDelayRow_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(1),
      D => D(3),
      Q => \DVSAERConfigReg_DP_reg[AckDelayRow_D_n_0_][3]\
    );
\DVSAERConfigReg_DP_reg[AckExtensionColumn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => D(0),
      Q => \DVSAERConfigReg_DP_reg[AckExtensionColumn_D_n_0_][0]\
    );
\DVSAERConfigReg_DP_reg[AckExtensionColumn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(1),
      D => D(1),
      Q => \DVSAERConfigReg_DP_reg[AckExtensionColumn_D_n_0_][1]\
    );
\DVSAERConfigReg_DP_reg[AckExtensionColumn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(1),
      D => D(2),
      Q => \DVSAERConfigReg_DP_reg[AckExtensionColumn_D_n_0_][2]\
    );
\DVSAERConfigReg_DP_reg[AckExtensionColumn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(1),
      D => D(3),
      Q => \DVSAERConfigReg_DP_reg[AckExtensionColumn_D_n_0_][3]\
    );
\DVSAERConfigReg_DP_reg[AckExtensionRow_D][0]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]\(0),
      D => D(0),
      PRE => \SyncSignalSyncFF_S_reg_rep__7\(0),
      Q => \DVSAERConfigReg_DP_reg[AckExtensionRow_D_n_0_][0]\
    );
\DVSAERConfigReg_DP_reg[AckExtensionRow_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(1),
      D => D(1),
      Q => \DVSAERConfigReg_DP_reg[AckExtensionRow_D_n_0_][1]\
    );
\DVSAERConfigReg_DP_reg[AckExtensionRow_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(1),
      D => D(2),
      Q => \DVSAERConfigReg_DP_reg[AckExtensionRow_D_n_0_][2]\
    );
\DVSAERConfigReg_DP_reg[AckExtensionRow_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(1),
      D => D(3),
      Q => \DVSAERConfigReg_DP_reg[AckExtensionRow_D_n_0_][3]\
    );
\DVSAERConfigReg_DP_reg[ExternalAERControl_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \ParamInput_DP_reg[0]_2\,
      Q => \^dvsaerconfigreg_dp_reg[externalaercontrol_s]_0\
    );
\DVSAERConfigReg_DP_reg[FilterPixel0Column_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => D(0),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel0Column_D_n_0_][0]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel0Column_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(1),
      D => D(1),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel0Column_D_n_0_][1]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel0Column_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(1),
      D => D(2),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel0Column_D_n_0_][2]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel0Column_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(1),
      D => D(3),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel0Column_D_n_0_][3]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel0Column_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(1),
      D => D(4),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel0Column_D_n_0_][4]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel0Column_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep_0\(0),
      CLR => AR(0),
      D => D(5),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel0Column_D_n_0_][5]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel0Column_D][6]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep_0\(0),
      D => D(6),
      PRE => AR(0),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel0Column_D_n_0_][6]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel0Column_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep_0\(0),
      CLR => AR(0),
      D => D(7),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel0Column_D_n_0_][7]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel0Column_D][8]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep_0\(0),
      D => D(8),
      PRE => \SyncSignalSyncFF_S_reg_rep__7\(1),
      Q => \DVSAEROutput_DP_reg[8]_0\(0)
    );
\DVSAERConfigReg_DP_reg[FilterPixel0Row_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => D(0),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel0Row_D_n_0_][0]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel0Row_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(1),
      D => D(1),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel0Row_D_n_0_][1]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel0Row_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(1),
      D => D(2),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel0Row_D_n_0_][2]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel0Row_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(1),
      D => D(3),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel0Row_D_n_0_][3]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel0Row_D][4]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep_1\(0),
      D => D(4),
      PRE => \SyncSignalSyncFF_S_reg_rep__7\(1),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel0Row_D_n_0_][4]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel0Row_D][5]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep_1\(0),
      D => D(5),
      PRE => AR(0),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel0Row_D_n_0_][5]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel0Row_D][6]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep_1\(0),
      D => D(6),
      PRE => AR(0),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel0Row_D_n_0_][6]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel0Row_D][7]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep_1\(0),
      D => D(7),
      PRE => AR(0),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel0Row_D_n_0_][7]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel1Column_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => D(0),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel1Column_D_n_0_][0]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel1Column_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(1),
      D => D(1),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel1Column_D_n_0_][1]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel1Column_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(1),
      D => D(2),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel1Column_D_n_0_][2]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel1Column_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(1),
      D => D(3),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel1Column_D_n_0_][3]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel1Column_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(1),
      D => D(4),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel1Column_D_n_0_][4]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel1Column_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep_2\(0),
      CLR => AR(0),
      D => D(5),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel1Column_D_n_0_][5]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel1Column_D][6]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep_2\(0),
      D => D(6),
      PRE => AR(0),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel1Column_D_n_0_][6]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel1Column_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep_2\(0),
      CLR => AR(0),
      D => D(7),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel1Column_D_n_0_][7]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel1Column_D][8]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep_2\(0),
      D => D(8),
      PRE => \SyncSignalSyncFF_S_reg_rep__7\(1),
      Q => \DVSAEROutput_DP_reg[8]_1\(0)
    );
\DVSAERConfigReg_DP_reg[FilterPixel1Row_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => D(0),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel1Row_D_n_0_][0]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel1Row_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(1),
      D => D(1),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel1Row_D_n_0_][1]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel1Row_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(1),
      D => D(2),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel1Row_D_n_0_][2]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel1Row_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(1),
      D => D(3),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel1Row_D_n_0_][3]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel1Row_D][4]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep_1\(0),
      D => D(4),
      PRE => \SyncSignalSyncFF_S_reg_rep__7\(1),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel1Row_D_n_0_][4]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel1Row_D][5]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep_1\(0),
      D => D(5),
      PRE => AR(0),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel1Row_D_n_0_][5]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel1Row_D][6]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep_1\(0),
      D => D(6),
      PRE => AR(0),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel1Row_D_n_0_][6]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel1Row_D][7]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep_1\(0),
      D => D(7),
      PRE => AR(0),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel1Row_D_n_0_][7]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel2Column_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => D(0),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel2Column_D_n_0_][0]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel2Column_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(1),
      D => D(1),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel2Column_D_n_0_][1]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel2Column_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(1),
      D => D(2),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel2Column_D_n_0_][2]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel2Column_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(1),
      D => D(3),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel2Column_D_n_0_][3]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel2Column_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(1),
      D => D(4),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel2Column_D_n_0_][4]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel2Column_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]\(0),
      CLR => AR(0),
      D => D(5),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel2Column_D_n_0_][5]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel2Column_D][6]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]\(0),
      D => D(6),
      PRE => AR(0),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel2Column_D_n_0_][6]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel2Column_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]\(0),
      CLR => AR(0),
      D => D(7),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel2Column_D_n_0_][7]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel2Column_D][8]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]\(0),
      D => D(8),
      PRE => \SyncSignalSyncFF_S_reg_rep__7\(1),
      Q => \DVSAEROutput_DP_reg[8]_2\(0)
    );
\DVSAERConfigReg_DP_reg[FilterPixel2Row_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => D(0),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel2Row_D_n_0_][0]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel2Row_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(1),
      D => D(1),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel2Row_D_n_0_][1]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel2Row_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(1),
      D => D(2),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel2Row_D_n_0_][2]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel2Row_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(1),
      D => D(3),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel2Row_D_n_0_][3]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel2Row_D][4]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]\(0),
      D => D(4),
      PRE => \SyncSignalSyncFF_S_reg_rep__7\(1),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel2Row_D_n_0_][4]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel2Row_D][5]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]\(0),
      D => D(5),
      PRE => AR(0),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel2Row_D_n_0_][5]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel2Row_D][6]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]\(0),
      D => D(6),
      PRE => AR(0),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel2Row_D_n_0_][6]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel2Row_D][7]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]\(0),
      D => D(7),
      PRE => AR(0),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel2Row_D_n_0_][7]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel3Column_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => D(0),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel3Column_D_n_0_][0]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel3Column_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(1),
      D => D(1),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel3Column_D_n_0_][1]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel3Column_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(1),
      D => D(2),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel3Column_D_n_0_][2]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel3Column_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(1),
      D => D(3),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel3Column_D_n_0_][3]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel3Column_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(1),
      D => D(4),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel3Column_D_n_0_][4]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel3Column_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]\(0),
      CLR => AR(0),
      D => D(5),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel3Column_D_n_0_][5]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel3Column_D][6]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]\(0),
      D => D(6),
      PRE => AR(0),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel3Column_D_n_0_][6]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel3Column_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]\(0),
      CLR => AR(0),
      D => D(7),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel3Column_D_n_0_][7]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel3Column_D][8]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]\(0),
      D => D(8),
      PRE => \SyncSignalSyncFF_S_reg_rep__7\(1),
      Q => \DVSAEROutput_DP_reg[8]_3\(0)
    );
\DVSAERConfigReg_DP_reg[FilterPixel3Row_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => D(0),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel3Row_D_n_0_][0]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel3Row_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(1),
      D => D(1),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel3Row_D_n_0_][1]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel3Row_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(1),
      D => D(2),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel3Row_D_n_0_][2]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel3Row_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(1),
      D => D(3),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel3Row_D_n_0_][3]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel3Row_D][4]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep_3\(0),
      D => D(4),
      PRE => \SyncSignalSyncFF_S_reg_rep__7\(1),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel3Row_D_n_0_][4]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel3Row_D][5]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep_3\(0),
      D => D(5),
      PRE => AR(0),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel3Row_D_n_0_][5]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel3Row_D][6]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep_3\(0),
      D => D(6),
      PRE => AR(0),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel3Row_D_n_0_][6]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel3Row_D][7]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep_3\(0),
      D => D(7),
      PRE => AR(0),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel3Row_D_n_0_][7]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel4Column_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => D(0),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel4Column_D_n_0_][0]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel4Column_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(1),
      D => D(1),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel4Column_D_n_0_][1]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel4Column_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(1),
      D => D(2),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel4Column_D_n_0_][2]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel4Column_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(1),
      D => D(3),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel4Column_D_n_0_][3]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel4Column_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(1),
      D => D(4),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel4Column_D_n_0_][4]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel4Column_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep_2\(0),
      CLR => AR(0),
      D => D(5),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel4Column_D_n_0_][5]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel4Column_D][6]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep_2\(0),
      D => D(6),
      PRE => AR(0),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel4Column_D_n_0_][6]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel4Column_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep_2\(0),
      CLR => AR(0),
      D => D(7),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel4Column_D_n_0_][7]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel4Column_D][8]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep_2\(0),
      D => D(8),
      PRE => \SyncSignalSyncFF_S_reg_rep__7\(1),
      Q => \DVSAEROutput_DP_reg[8]_4\(0)
    );
\DVSAERConfigReg_DP_reg[FilterPixel4Row_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => D(0),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel4Row_D_n_0_][0]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel4Row_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(1),
      D => D(1),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel4Row_D_n_0_][1]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel4Row_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(1),
      D => D(2),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel4Row_D_n_0_][2]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel4Row_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_1\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(1),
      D => D(3),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel4Row_D_n_0_][3]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel4Row_D][4]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_1\(0),
      D => D(4),
      PRE => \SyncSignalSyncFF_S_reg_rep__7\(1),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel4Row_D_n_0_][4]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel4Row_D][5]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_1\(0),
      D => D(5),
      PRE => AR(0),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel4Row_D_n_0_][5]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel4Row_D][6]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_1\(0),
      D => D(6),
      PRE => AR(0),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel4Row_D_n_0_][6]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel4Row_D][7]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_1\(0),
      D => D(7),
      PRE => AR(0),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel4Row_D_n_0_][7]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel5Column_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => D(0),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel5Column_D_n_0_][0]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel5Column_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(1),
      D => D(1),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel5Column_D_n_0_][1]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel5Column_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(1),
      D => D(2),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel5Column_D_n_0_][2]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel5Column_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(1),
      D => D(3),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel5Column_D_n_0_][3]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel5Column_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(1),
      D => D(4),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel5Column_D_n_0_][4]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel5Column_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_3\(0),
      CLR => AR(0),
      D => D(5),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel5Column_D_n_0_][5]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel5Column_D][6]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_3\(0),
      D => D(6),
      PRE => AR(0),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel5Column_D_n_0_][6]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel5Column_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_3\(0),
      CLR => AR(0),
      D => D(7),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel5Column_D_n_0_][7]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel5Column_D][8]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_3\(0),
      D => D(8),
      PRE => \SyncSignalSyncFF_S_reg_rep__7\(1),
      Q => \DVSAEROutput_DP_reg[8]_5\(0)
    );
\DVSAERConfigReg_DP_reg[FilterPixel5Row_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => D(0),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel5Row_D_n_0_][0]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel5Row_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(1),
      D => D(1),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel5Row_D_n_0_][1]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel5Row_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(1),
      D => D(2),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel5Row_D_n_0_][2]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel5Row_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(1),
      D => D(3),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel5Row_D_n_0_][3]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel5Row_D][4]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_2\(0),
      D => D(4),
      PRE => \SyncSignalSyncFF_S_reg_rep__7\(1),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel5Row_D_n_0_][4]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel5Row_D][5]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_2\(0),
      D => D(5),
      PRE => AR(0),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel5Row_D_n_0_][5]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel5Row_D][6]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_2\(0),
      D => D(6),
      PRE => AR(0),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel5Row_D_n_0_][6]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel5Row_D][7]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[3]_2\(0),
      D => D(7),
      PRE => AR(0),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel5Row_D_n_0_][7]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel6Column_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep_5\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => D(0),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel6Column_D_n_0_][0]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel6Column_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep_5\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(1),
      D => D(1),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel6Column_D_n_0_][1]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel6Column_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep_5\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(1),
      D => D(2),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel6Column_D_n_0_][2]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel6Column_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep_5\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(1),
      D => D(3),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel6Column_D_n_0_][3]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel6Column_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep_5\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(1),
      D => D(4),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel6Column_D_n_0_][4]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel6Column_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep_5\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(1),
      D => D(5),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel6Column_D_n_0_][5]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel6Column_D][6]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep_5\(0),
      D => D(6),
      PRE => AR(0),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel6Column_D_n_0_][6]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel6Column_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep_5\(0),
      CLR => AR(0),
      D => D(7),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel6Column_D_n_0_][7]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel6Column_D][8]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep_5\(0),
      D => D(8),
      PRE => \SyncSignalSyncFF_S_reg_rep__7\(1),
      Q => \DVSAEROutput_DP_reg[8]_6\(0)
    );
\DVSAERConfigReg_DP_reg[FilterPixel6Row_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => D(0),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel6Row_D_n_0_][0]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel6Row_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(1),
      D => D(1),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel6Row_D_n_0_][1]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel6Row_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(1),
      D => D(2),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel6Row_D_n_0_][2]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel6Row_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep_4\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(1),
      D => D(3),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel6Row_D_n_0_][3]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel6Row_D][4]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep_4\(0),
      D => D(4),
      PRE => \SyncSignalSyncFF_S_reg_rep__7\(1),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel6Row_D_n_0_][4]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel6Row_D][5]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep_4\(0),
      D => D(5),
      PRE => \SyncSignalSyncFF_S_reg_rep__7\(1),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel6Row_D_n_0_][5]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel6Row_D][6]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep_4\(0),
      D => D(6),
      PRE => AR(0),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel6Row_D_n_0_][6]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel6Row_D][7]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep_4\(0),
      D => D(7),
      PRE => AR(0),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel6Row_D_n_0_][7]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel7Column_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => D(0),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel7Column_D_n_0_][0]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel7Column_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(1),
      D => D(1),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel7Column_D_n_0_][1]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel7Column_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(1),
      D => D(2),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel7Column_D_n_0_][2]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel7Column_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(1),
      D => D(3),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel7Column_D_n_0_][3]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel7Column_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(1),
      D => D(4),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel7Column_D_n_0_][4]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel7Column_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(1),
      D => D(5),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel7Column_D_n_0_][5]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel7Column_D][6]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_0\(0),
      D => D(6),
      PRE => AR(0),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel7Column_D_n_0_][6]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel7Column_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_0\(0),
      CLR => AR(0),
      D => D(7),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel7Column_D_n_0_][7]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel7Column_D][8]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_0\(0),
      D => D(8),
      PRE => \SyncSignalSyncFF_S_reg_rep__7\(1),
      Q => \DVSAEROutput_DP_reg[8]_7\(0)
    );
\DVSAERConfigReg_DP_reg[FilterPixel7Row_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep_6\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => D(0),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel7Row_D_n_0_][0]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel7Row_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep_6\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(1),
      D => D(1),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel7Row_D_n_0_][1]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel7Row_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep_6\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(1),
      D => D(2),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel7Row_D_n_0_][2]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel7Row_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep_6\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(1),
      D => D(3),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel7Row_D_n_0_][3]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel7Row_D][4]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep_6\(0),
      D => D(4),
      PRE => \SyncSignalSyncFF_S_reg_rep__7\(1),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel7Row_D_n_0_][4]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel7Row_D][5]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep_6\(0),
      D => D(5),
      PRE => \SyncSignalSyncFF_S_reg_rep__7\(1),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel7Row_D_n_0_][5]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel7Row_D][6]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep_6\(0),
      D => D(6),
      PRE => AR(0),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel7Row_D_n_0_][6]\
    );
\DVSAERConfigReg_DP_reg[FilterPixel7Row_D][7]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[0]_rep_6\(0),
      D => D(7),
      PRE => AR(0),
      Q => \DVSAERConfigReg_DP_reg[FilterPixel7Row_D_n_0_][7]\
    );
\DVSAERConfigReg_DP_reg[FilterROIEndColumn_D][0]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_1\(0),
      D => D(0),
      PRE => \SyncSignalSyncFF_S_reg_rep__7\(0),
      Q => \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D_n_0_][0]\
    );
\DVSAERConfigReg_DP_reg[FilterROIEndColumn_D][1]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_1\(0),
      D => D(1),
      PRE => \SyncSignalSyncFF_S_reg_rep__7\(1),
      Q => \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D_n_0_][1]\
    );
\DVSAERConfigReg_DP_reg[FilterROIEndColumn_D][2]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_1\(0),
      D => D(2),
      PRE => \SyncSignalSyncFF_S_reg_rep__7\(1),
      Q => \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D_n_0_][2]\
    );
\DVSAERConfigReg_DP_reg[FilterROIEndColumn_D][3]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_1\(0),
      D => D(3),
      PRE => \SyncSignalSyncFF_S_reg_rep__7\(1),
      Q => \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D_n_0_][3]\
    );
\DVSAERConfigReg_DP_reg[FilterROIEndColumn_D][4]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_1\(0),
      D => D(4),
      PRE => \SyncSignalSyncFF_S_reg_rep__7\(1),
      Q => \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D_n_0_][4]\
    );
\DVSAERConfigReg_DP_reg[FilterROIEndColumn_D][5]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_1\(0),
      D => D(5),
      PRE => \SyncSignalSyncFF_S_reg_rep__7\(1),
      Q => \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D_n_0_][5]\
    );
\DVSAERConfigReg_DP_reg[FilterROIEndColumn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_1\(0),
      CLR => AR(0),
      D => D(6),
      Q => \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D_n_0_][6]\
    );
\DVSAERConfigReg_DP_reg[FilterROIEndColumn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_1\(0),
      CLR => AR(0),
      D => D(7),
      Q => \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D_n_0_][7]\
    );
\DVSAERConfigReg_DP_reg[FilterROIEndColumn_D][8]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[4]_1\(0),
      D => D(8),
      PRE => \SyncSignalSyncFF_S_reg_rep__7\(1),
      Q => \DVSAEROutput_DP_reg[8]_9\(0)
    );
\DVSAERConfigReg_DP_reg[FilterROIEndRow_D][0]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_0\(0),
      D => D(0),
      PRE => \SyncSignalSyncFF_S_reg_rep__7\(0),
      Q => \DVSAERConfigReg_DP_reg[FilterROIEndRow_D_n_0_][0]\
    );
\DVSAERConfigReg_DP_reg[FilterROIEndRow_D][1]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_0\(0),
      D => D(1),
      PRE => \SyncSignalSyncFF_S_reg_rep__7\(1),
      Q => \DVSAERConfigReg_DP_reg[FilterROIEndRow_D_n_0_][1]\
    );
\DVSAERConfigReg_DP_reg[FilterROIEndRow_D][2]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_0\(0),
      D => D(2),
      PRE => \SyncSignalSyncFF_S_reg_rep__7\(1),
      Q => \DVSAERConfigReg_DP_reg[FilterROIEndRow_D_n_0_][2]\
    );
\DVSAERConfigReg_DP_reg[FilterROIEndRow_D][3]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_0\(0),
      D => D(3),
      PRE => \SyncSignalSyncFF_S_reg_rep__7\(1),
      Q => \DVSAERConfigReg_DP_reg[FilterROIEndRow_D_n_0_][3]\
    );
\DVSAERConfigReg_DP_reg[FilterROIEndRow_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(1),
      D => D(4),
      Q => \DVSAERConfigReg_DP_reg[FilterROIEndRow_D_n_0_][4]\
    );
\DVSAERConfigReg_DP_reg[FilterROIEndRow_D][5]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_0\(0),
      D => D(5),
      PRE => \SyncSignalSyncFF_S_reg_rep__7\(1),
      Q => \DVSAERConfigReg_DP_reg[FilterROIEndRow_D_n_0_][5]\
    );
\DVSAERConfigReg_DP_reg[FilterROIEndRow_D][6]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_0\(0),
      D => D(6),
      PRE => AR(0),
      Q => \DVSAERConfigReg_DP_reg[FilterROIEndRow_D_n_0_][6]\
    );
\DVSAERConfigReg_DP_reg[FilterROIEndRow_D][7]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[2]_0\(0),
      D => D(7),
      PRE => AR(0),
      Q => \DVSAERConfigReg_DP_reg[FilterROIEndRow_D_n_0_][7]\
    );
\DVSAERConfigReg_DP_reg[FilterROIStartColumn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => D(0),
      Q => \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D_n_0_][0]\
    );
\DVSAERConfigReg_DP_reg[FilterROIStartColumn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(1),
      D => D(1),
      Q => \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D_n_0_][1]\
    );
\DVSAERConfigReg_DP_reg[FilterROIStartColumn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(1),
      D => D(2),
      Q => \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D_n_0_][2]\
    );
\DVSAERConfigReg_DP_reg[FilterROIStartColumn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(1),
      D => D(3),
      Q => \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D_n_0_][3]\
    );
\DVSAERConfigReg_DP_reg[FilterROIStartColumn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(1),
      D => D(4),
      Q => \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D_n_0_][4]\
    );
\DVSAERConfigReg_DP_reg[FilterROIStartColumn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(1),
      D => D(5),
      Q => \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D_n_0_][5]\
    );
\DVSAERConfigReg_DP_reg[FilterROIStartColumn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_0\(0),
      CLR => AR(0),
      D => D(6),
      Q => \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D_n_0_][6]\
    );
\DVSAERConfigReg_DP_reg[FilterROIStartColumn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_0\(0),
      CLR => AR(0),
      D => D(7),
      Q => \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D_n_0_][7]\
    );
\DVSAERConfigReg_DP_reg[FilterROIStartColumn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[5]_0\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(1),
      D => D(8),
      Q => \DVSAEROutput_DP_reg[8]_8\(0)
    );
\DVSAERConfigReg_DP_reg[FilterROIStartRow_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => D(0),
      Q => \DVSAERConfigReg_DP_reg[FilterROIStartRow_D_n_0_][0]\
    );
\DVSAERConfigReg_DP_reg[FilterROIStartRow_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(1),
      D => D(1),
      Q => \DVSAERConfigReg_DP_reg[FilterROIStartRow_D_n_0_][1]\
    );
\DVSAERConfigReg_DP_reg[FilterROIStartRow_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(1),
      D => D(2),
      Q => \DVSAERConfigReg_DP_reg[FilterROIStartRow_D_n_0_][2]\
    );
\DVSAERConfigReg_DP_reg[FilterROIStartRow_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(1),
      D => D(3),
      Q => \DVSAERConfigReg_DP_reg[FilterROIStartRow_D_n_0_][3]\
    );
\DVSAERConfigReg_DP_reg[FilterROIStartRow_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(1),
      D => D(4),
      Q => \DVSAERConfigReg_DP_reg[FilterROIStartRow_D_n_0_][4]\
    );
\DVSAERConfigReg_DP_reg[FilterROIStartRow_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep_3\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(1),
      D => D(5),
      Q => \DVSAERConfigReg_DP_reg[FilterROIStartRow_D_n_0_][5]\
    );
\DVSAERConfigReg_DP_reg[FilterROIStartRow_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep_3\(0),
      CLR => AR(0),
      D => D(6),
      Q => \DVSAERConfigReg_DP_reg[FilterROIStartRow_D_n_0_][6]\
    );
\DVSAERConfigReg_DP_reg[FilterROIStartRow_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ParamAddressReg_DP_reg[1]_rep_3\(0),
      CLR => AR(0),
      D => D(7),
      Q => \DVSAERConfigReg_DP_reg[FilterROIStartRow_D_n_0_][7]\
    );
\DVSAERConfigReg_DP_reg[FilterRowOnlyEvents_S]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => \ParamInput_DP_reg[0]_1\,
      PRE => AR(1),
      Q => \^dvsaerconfigreg_dp_reg[filterrowonlyevents_s]_0\
    );
\DVSAERConfigReg_DP_reg[Run_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \ParamInput_DP_reg[0]\,
      Q => \DVSAERConfigReg_DP_reg[Run_S]_0\
    );
\DVSAERConfigReg_DP_reg[WaitOnTransferStall_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \ParamInput_DP_reg[0]_0\,
      Q => \^dvsaerconfigreg_dp_reg[waitontransferstall_s]_0\
    );
\DVSAEROutput_DP[0]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FCBBFC88"
    )
        port map (
      I0 => \^dvsaerconfigreg_dp_reg[externalaercontrol_s]_0\,
      I1 => \ParamAddressReg_DP_reg[1]_rep\,
      I2 => \^dvsaerconfigreg_dp_reg[filterrowonlyevents_s]_0\,
      I3 => \ParamAddressReg_DP_reg[0]_rep\,
      I4 => \^dvsaerconfigreg_dp_reg[waitontransferstall_s]_0\,
      O => \DVSAEROutput_DP_reg[0]_3\
    );
\DVSAEROutput_DP[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterPixel1Column_D_n_0_][0]\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel1Row_D_n_0_][0]\,
      I2 => \ParamAddressReg_DP_reg[1]_rep\,
      I3 => \DVSAERConfigReg_DP_reg[FilterPixel0Column_D_n_0_][0]\,
      I4 => \ParamAddressReg_DP_reg[0]_rep\,
      I5 => \DVSAERConfigReg_DP_reg[FilterPixel0Row_D_n_0_][0]\,
      O => \DVSAEROutput_DP_reg[0]_1\
    );
\DVSAEROutput_DP[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[AckExtensionColumn_D_n_0_][0]\,
      I1 => \DVSAERConfigReg_DP_reg[AckExtensionRow_D_n_0_][0]\,
      I2 => \ParamAddressReg_DP_reg[1]_rep\,
      I3 => \DVSAERConfigReg_DP_reg[AckDelayColumn_D_n_0_][0]\,
      I4 => \ParamAddressReg_DP_reg[0]_rep\,
      I5 => \DVSAERConfigReg_DP_reg[AckDelayRow_D_n_0_][0]\,
      O => \DVSAEROutput_DP_reg[0]_2\
    );
\DVSAEROutput_DP[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterPixel3Column_D_n_0_][0]\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel3Row_D_n_0_][0]\,
      I2 => \ParamAddressReg_DP_reg[1]_rep\,
      I3 => \DVSAERConfigReg_DP_reg[FilterPixel2Column_D_n_0_][0]\,
      I4 => \ParamAddressReg_DP_reg[0]_rep\,
      I5 => \DVSAERConfigReg_DP_reg[FilterPixel2Row_D_n_0_][0]\,
      O => \DVSAEROutput_DP[0]_i_14_n_0\
    );
\DVSAEROutput_DP[0]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterPixel5Column_D_n_0_][0]\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel5Row_D_n_0_][0]\,
      I2 => \ParamAddressReg_DP_reg[1]_rep\,
      I3 => \DVSAERConfigReg_DP_reg[FilterPixel4Column_D_n_0_][0]\,
      I4 => \ParamAddressReg_DP_reg[0]_rep\,
      I5 => \DVSAERConfigReg_DP_reg[FilterPixel4Row_D_n_0_][0]\,
      O => \DVSAEROutput_DP[0]_i_15_n_0\
    );
\DVSAEROutput_DP[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterPixel7Column_D_n_0_][0]\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel7Row_D_n_0_][0]\,
      I2 => \ParamAddressReg_DP_reg[1]_rep\,
      I3 => \DVSAERConfigReg_DP_reg[FilterPixel6Column_D_n_0_][0]\,
      I4 => \ParamAddressReg_DP_reg[0]_rep\,
      I5 => \DVSAERConfigReg_DP_reg[FilterPixel6Row_D_n_0_][0]\,
      O => \DVSAEROutput_DP[0]_i_16_n_0\
    );
\DVSAEROutput_DP[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CC000C44CCCC0C44"
    )
        port map (
      I0 => \DVSAEROutput_DP[0]_i_14_n_0\,
      I1 => Q(2),
      I2 => \DVSAEROutput_DP[0]_i_15_n_0\,
      I3 => Q(0),
      I4 => Q(1),
      I5 => \DVSAEROutput_DP[0]_i_16_n_0\,
      O => \DVSAEROutput_DP_reg[0]_0\
    );
\DVSAEROutput_DP[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterROIEndRow_D_n_0_][0]\,
      I1 => \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D_n_0_][0]\,
      I2 => \ParamAddressReg_DP_reg[1]_rep\,
      I3 => \DVSAERConfigReg_DP_reg[FilterROIStartRow_D_n_0_][0]\,
      I4 => \ParamAddressReg_DP_reg[0]_rep\,
      I5 => \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D_n_0_][0]\,
      O => \DVSAEROutput_DP_reg[0]_4\
    );
\DVSAEROutput_DP[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterPixel5Column_D_n_0_][1]\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel5Row_D_n_0_][1]\,
      I2 => \ParamAddressReg_DP_reg[1]_rep\,
      I3 => \DVSAERConfigReg_DP_reg[FilterPixel4Column_D_n_0_][1]\,
      I4 => \ParamAddressReg_DP_reg[0]_rep\,
      I5 => \DVSAERConfigReg_DP_reg[FilterPixel4Row_D_n_0_][1]\,
      O => \DVSAEROutput_DP_reg[1]_5\
    );
\DVSAEROutput_DP[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterROIEndRow_D_n_0_][1]\,
      I1 => \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D_n_0_][1]\,
      I2 => \ParamAddressReg_DP_reg[1]_rep\,
      I3 => \DVSAERConfigReg_DP_reg[FilterROIStartRow_D_n_0_][1]\,
      I4 => \ParamAddressReg_DP_reg[0]_rep\,
      I5 => \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D_n_0_][1]\,
      O => \DVSAEROutput_DP_reg[1]_0\
    );
\DVSAEROutput_DP[1]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[AckExtensionColumn_D_n_0_][1]\,
      I1 => \DVSAERConfigReg_DP_reg[AckExtensionRow_D_n_0_][1]\,
      I2 => \ParamAddressReg_DP_reg[1]_rep\,
      I3 => \DVSAERConfigReg_DP_reg[AckDelayColumn_D_n_0_][1]\,
      I4 => \ParamAddressReg_DP_reg[0]_rep\,
      I5 => \DVSAERConfigReg_DP_reg[AckDelayRow_D_n_0_][1]\,
      O => \DVSAEROutput_DP_reg[1]_1\
    );
\DVSAEROutput_DP[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterPixel1Column_D_n_0_][1]\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel1Row_D_n_0_][1]\,
      I2 => \ParamAddressReg_DP_reg[1]_rep\,
      I3 => \DVSAERConfigReg_DP_reg[FilterPixel0Column_D_n_0_][1]\,
      I4 => \ParamAddressReg_DP_reg[0]_rep\,
      I5 => \DVSAERConfigReg_DP_reg[FilterPixel0Row_D_n_0_][1]\,
      O => \DVSAEROutput_DP_reg[1]_2\
    );
\DVSAEROutput_DP[1]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterPixel7Column_D_n_0_][1]\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel7Row_D_n_0_][1]\,
      I2 => \ParamAddressReg_DP_reg[1]_rep\,
      I3 => \DVSAERConfigReg_DP_reg[FilterPixel6Column_D_n_0_][1]\,
      I4 => \ParamAddressReg_DP_reg[0]_rep\,
      I5 => \DVSAERConfigReg_DP_reg[FilterPixel6Row_D_n_0_][1]\,
      O => \DVSAEROutput_DP_reg[1]_4\
    );
\DVSAEROutput_DP[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterPixel3Column_D_n_0_][1]\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel3Row_D_n_0_][1]\,
      I2 => \ParamAddressReg_DP_reg[1]_rep\,
      I3 => \DVSAERConfigReg_DP_reg[FilterPixel2Column_D_n_0_][1]\,
      I4 => \ParamAddressReg_DP_reg[0]_rep\,
      I5 => \DVSAERConfigReg_DP_reg[FilterPixel2Row_D_n_0_][1]\,
      O => \DVSAEROutput_DP_reg[1]_3\
    );
\DVSAEROutput_DP[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterPixel1Column_D_n_0_][2]\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel1Row_D_n_0_][2]\,
      I2 => \ParamAddressReg_DP_reg[1]_rep\,
      I3 => \DVSAERConfigReg_DP_reg[FilterPixel0Column_D_n_0_][2]\,
      I4 => \ParamAddressReg_DP_reg[0]_rep\,
      I5 => \DVSAERConfigReg_DP_reg[FilterPixel0Row_D_n_0_][2]\,
      O => \DVSAEROutput_DP[2]_i_10_n_0\
    );
\DVSAEROutput_DP[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterPixel5Column_D_n_0_][2]\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel5Row_D_n_0_][2]\,
      I2 => \ParamAddressReg_DP_reg[1]_rep\,
      I3 => \DVSAERConfigReg_DP_reg[FilterPixel4Column_D_n_0_][2]\,
      I4 => \ParamAddressReg_DP_reg[0]_rep\,
      I5 => \DVSAERConfigReg_DP_reg[FilterPixel4Row_D_n_0_][2]\,
      O => \DVSAEROutput_DP[2]_i_11_n_0\
    );
\DVSAEROutput_DP[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterPixel3Column_D_n_0_][2]\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel3Row_D_n_0_][2]\,
      I2 => \ParamAddressReg_DP_reg[1]_rep\,
      I3 => \DVSAERConfigReg_DP_reg[FilterPixel2Column_D_n_0_][2]\,
      I4 => \ParamAddressReg_DP_reg[0]_rep\,
      I5 => \DVSAERConfigReg_DP_reg[FilterPixel2Row_D_n_0_][2]\,
      O => \DVSAEROutput_DP[2]_i_12_n_0\
    );
\DVSAEROutput_DP[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterPixel7Column_D_n_0_][2]\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel7Row_D_n_0_][2]\,
      I2 => \ParamAddressReg_DP_reg[1]_rep\,
      I3 => \DVSAERConfigReg_DP_reg[FilterPixel6Column_D_n_0_][2]\,
      I4 => \ParamAddressReg_DP_reg[0]_rep\,
      I5 => \DVSAERConfigReg_DP_reg[FilterPixel6Row_D_n_0_][2]\,
      O => \DVSAEROutput_DP[2]_i_13_n_0\
    );
\DVSAEROutput_DP[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88BB8BBBBBBB8BBB"
    )
        port map (
      I0 => \DVSAEROutput_DP[2]_i_8_n_0\,
      I1 => Q(2),
      I2 => \DVSAEROutput_DP[2]_i_9_n_0\,
      I3 => Q(0),
      I4 => Q(1),
      I5 => \DVSAEROutput_DP[2]_i_10_n_0\,
      O => \DVSAEROutput_DP_reg[2]_0\
    );
\DVSAEROutput_DP[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterROIEndRow_D_n_0_][2]\,
      I1 => \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D_n_0_][2]\,
      I2 => \ParamAddressReg_DP_reg[1]_rep\,
      I3 => \DVSAERConfigReg_DP_reg[FilterROIStartRow_D_n_0_][2]\,
      I4 => \ParamAddressReg_DP_reg[0]_rep\,
      I5 => \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D_n_0_][2]\,
      O => \DVSAEROutput_DP_reg[2]_1\
    );
\DVSAEROutput_DP[2]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F503F5F3"
    )
        port map (
      I0 => \DVSAEROutput_DP[2]_i_11_n_0\,
      I1 => \DVSAEROutput_DP[2]_i_12_n_0\,
      I2 => Q(1),
      I3 => Q(0),
      I4 => \DVSAEROutput_DP[2]_i_13_n_0\,
      O => \DVSAEROutput_DP[2]_i_8_n_0\
    );
\DVSAEROutput_DP[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[AckExtensionColumn_D_n_0_][2]\,
      I1 => \DVSAERConfigReg_DP_reg[AckExtensionRow_D_n_0_][2]\,
      I2 => \ParamAddressReg_DP_reg[1]_rep\,
      I3 => \DVSAERConfigReg_DP_reg[AckDelayColumn_D_n_0_][2]\,
      I4 => \ParamAddressReg_DP_reg[0]_rep\,
      I5 => \DVSAERConfigReg_DP_reg[AckDelayRow_D_n_0_][2]\,
      O => \DVSAEROutput_DP[2]_i_9_n_0\
    );
\DVSAEROutput_DP[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterPixel1Column_D_n_0_][3]\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel1Row_D_n_0_][3]\,
      I2 => \ParamAddressReg_DP_reg[1]_rep\,
      I3 => \DVSAERConfigReg_DP_reg[FilterPixel0Column_D_n_0_][3]\,
      I4 => \ParamAddressReg_DP_reg[0]_rep\,
      I5 => \DVSAERConfigReg_DP_reg[FilterPixel0Row_D_n_0_][3]\,
      O => \DVSAEROutput_DP[3]_i_10_n_0\
    );
\DVSAEROutput_DP[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterPixel5Column_D_n_0_][3]\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel5Row_D_n_0_][3]\,
      I2 => \ParamAddressReg_DP_reg[1]_rep\,
      I3 => \DVSAERConfigReg_DP_reg[FilterPixel4Column_D_n_0_][3]\,
      I4 => \ParamAddressReg_DP_reg[0]_rep\,
      I5 => \DVSAERConfigReg_DP_reg[FilterPixel4Row_D_n_0_][3]\,
      O => \DVSAEROutput_DP[3]_i_11_n_0\
    );
\DVSAEROutput_DP[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterPixel3Column_D_n_0_][3]\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel3Row_D_n_0_][3]\,
      I2 => \ParamAddressReg_DP_reg[1]_rep\,
      I3 => \DVSAERConfigReg_DP_reg[FilterPixel2Column_D_n_0_][3]\,
      I4 => \ParamAddressReg_DP_reg[0]_rep\,
      I5 => \DVSAERConfigReg_DP_reg[FilterPixel2Row_D_n_0_][3]\,
      O => \DVSAEROutput_DP[3]_i_12_n_0\
    );
\DVSAEROutput_DP[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterPixel7Column_D_n_0_][3]\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel7Row_D_n_0_][3]\,
      I2 => \ParamAddressReg_DP_reg[1]_rep\,
      I3 => \DVSAERConfigReg_DP_reg[FilterPixel6Column_D_n_0_][3]\,
      I4 => \ParamAddressReg_DP_reg[0]_rep\,
      I5 => \DVSAERConfigReg_DP_reg[FilterPixel6Row_D_n_0_][3]\,
      O => \DVSAEROutput_DP[3]_i_13_n_0\
    );
\DVSAEROutput_DP[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88BB8BBBBBBB8BBB"
    )
        port map (
      I0 => \DVSAEROutput_DP[3]_i_8_n_0\,
      I1 => Q(2),
      I2 => \DVSAEROutput_DP[3]_i_9_n_0\,
      I3 => Q(0),
      I4 => Q(1),
      I5 => \DVSAEROutput_DP[3]_i_10_n_0\,
      O => \DVSAEROutput_DP_reg[3]_0\
    );
\DVSAEROutput_DP[3]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterROIEndRow_D_n_0_][3]\,
      I1 => \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D_n_0_][3]\,
      I2 => \ParamAddressReg_DP_reg[1]_rep\,
      I3 => \DVSAERConfigReg_DP_reg[FilterROIStartRow_D_n_0_][3]\,
      I4 => \ParamAddressReg_DP_reg[0]_rep\,
      I5 => \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D_n_0_][3]\,
      O => \DVSAEROutput_DP_reg[3]_1\
    );
\DVSAEROutput_DP[3]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F503F5F3"
    )
        port map (
      I0 => \DVSAEROutput_DP[3]_i_11_n_0\,
      I1 => \DVSAEROutput_DP[3]_i_12_n_0\,
      I2 => Q(1),
      I3 => Q(0),
      I4 => \DVSAEROutput_DP[3]_i_13_n_0\,
      O => \DVSAEROutput_DP[3]_i_8_n_0\
    );
\DVSAEROutput_DP[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[AckExtensionColumn_D_n_0_][3]\,
      I1 => \DVSAERConfigReg_DP_reg[AckExtensionRow_D_n_0_][3]\,
      I2 => \ParamAddressReg_DP_reg[1]_rep\,
      I3 => \DVSAERConfigReg_DP_reg[AckDelayColumn_D_n_0_][3]\,
      I4 => \ParamAddressReg_DP_reg[0]_rep\,
      I5 => \DVSAERConfigReg_DP_reg[AckDelayRow_D_n_0_][3]\,
      O => \DVSAEROutput_DP[3]_i_9_n_0\
    );
\DVSAEROutput_DP[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterPixel3Column_D_n_0_][4]\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel3Row_D_n_0_][4]\,
      I2 => \ParamAddressReg_DP_reg[1]_rep\,
      I3 => \DVSAERConfigReg_DP_reg[FilterPixel2Column_D_n_0_][4]\,
      I4 => \ParamAddressReg_DP_reg[0]_rep\,
      I5 => \DVSAERConfigReg_DP_reg[FilterPixel2Row_D_n_0_][4]\,
      O => \DVSAEROutput_DP[4]_i_10_n_0\
    );
\DVSAEROutput_DP[4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterROIEndRow_D_n_0_][4]\,
      I1 => \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D_n_0_][4]\,
      I2 => \ParamAddressReg_DP_reg[1]_rep\,
      I3 => \DVSAERConfigReg_DP_reg[FilterROIStartRow_D_n_0_][4]\,
      I4 => \ParamAddressReg_DP_reg[0]_rep\,
      I5 => \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D_n_0_][4]\,
      O => \DVSAEROutput_DP_reg[4]_2\
    );
\DVSAEROutput_DP[4]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00AACCF0FFFFFFFF"
    )
        port map (
      I0 => \DVSAEROutput_DP[4]_i_8_n_0\,
      I1 => \DVSAEROutput_DP[4]_i_9_n_0\,
      I2 => \DVSAEROutput_DP[4]_i_10_n_0\,
      I3 => Q(1),
      I4 => Q(0),
      I5 => Q(2),
      O => \DVSAEROutput_DP_reg[4]_0\
    );
\DVSAEROutput_DP[4]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterPixel1Column_D_n_0_][4]\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel1Row_D_n_0_][4]\,
      I2 => \ParamAddressReg_DP_reg[1]_rep\,
      I3 => \DVSAERConfigReg_DP_reg[FilterPixel0Column_D_n_0_][4]\,
      I4 => \ParamAddressReg_DP_reg[0]_rep\,
      I5 => \DVSAERConfigReg_DP_reg[FilterPixel0Row_D_n_0_][4]\,
      O => \DVSAEROutput_DP_reg[4]_1\
    );
\DVSAEROutput_DP[4]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterPixel5Column_D_n_0_][4]\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel5Row_D_n_0_][4]\,
      I2 => \ParamAddressReg_DP_reg[1]_rep\,
      I3 => \DVSAERConfigReg_DP_reg[FilterPixel4Column_D_n_0_][4]\,
      I4 => \ParamAddressReg_DP_reg[0]_rep\,
      I5 => \DVSAERConfigReg_DP_reg[FilterPixel4Row_D_n_0_][4]\,
      O => \DVSAEROutput_DP[4]_i_8_n_0\
    );
\DVSAEROutput_DP[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterPixel7Column_D_n_0_][4]\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel7Row_D_n_0_][4]\,
      I2 => \ParamAddressReg_DP_reg[1]_rep\,
      I3 => \DVSAERConfigReg_DP_reg[FilterPixel6Column_D_n_0_][4]\,
      I4 => \ParamAddressReg_DP_reg[0]_rep\,
      I5 => \DVSAERConfigReg_DP_reg[FilterPixel6Row_D_n_0_][4]\,
      O => \DVSAEROutput_DP[4]_i_9_n_0\
    );
\DVSAEROutput_DP[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterPixel3Column_D_n_0_][5]\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel3Row_D_n_0_][5]\,
      I2 => \ParamAddressReg_DP_reg[1]_rep\,
      I3 => \DVSAERConfigReg_DP_reg[FilterPixel2Column_D_n_0_][5]\,
      I4 => \ParamAddressReg_DP_reg[0]_rep\,
      I5 => \DVSAERConfigReg_DP_reg[FilterPixel2Row_D_n_0_][5]\,
      O => \DVSAEROutput_DP_reg[5]_2\
    );
\DVSAEROutput_DP[5]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterROIEndRow_D_n_0_][5]\,
      I1 => \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D_n_0_][5]\,
      I2 => \ParamAddressReg_DP_reg[1]_rep\,
      I3 => \DVSAERConfigReg_DP_reg[FilterROIStartRow_D_n_0_][5]\,
      I4 => \ParamAddressReg_DP_reg[0]_rep\,
      I5 => \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D_n_0_][5]\,
      O => \DVSAEROutput_DP_reg[5]_4\
    );
\DVSAEROutput_DP[5]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterPixel1Column_D_n_0_][5]\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel1Row_D_n_0_][5]\,
      I2 => \ParamAddressReg_DP_reg[1]_rep\,
      I3 => \DVSAERConfigReg_DP_reg[FilterPixel0Column_D_n_0_][5]\,
      I4 => \ParamAddressReg_DP_reg[0]_rep\,
      I5 => \DVSAERConfigReg_DP_reg[FilterPixel0Row_D_n_0_][5]\,
      O => \DVSAEROutput_DP_reg[5]_0\
    );
\DVSAEROutput_DP[5]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterPixel7Column_D_n_0_][5]\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel7Row_D_n_0_][5]\,
      I2 => \ParamAddressReg_DP_reg[1]_rep\,
      I3 => \DVSAERConfigReg_DP_reg[FilterPixel6Column_D_n_0_][5]\,
      I4 => \ParamAddressReg_DP_reg[0]_rep\,
      I5 => \DVSAERConfigReg_DP_reg[FilterPixel6Row_D_n_0_][5]\,
      O => \DVSAEROutput_DP_reg[5]_3\
    );
\DVSAEROutput_DP[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterPixel5Column_D_n_0_][5]\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel5Row_D_n_0_][5]\,
      I2 => \ParamAddressReg_DP_reg[1]_rep\,
      I3 => \DVSAERConfigReg_DP_reg[FilterPixel4Column_D_n_0_][5]\,
      I4 => \ParamAddressReg_DP_reg[0]_rep\,
      I5 => \DVSAERConfigReg_DP_reg[FilterPixel4Row_D_n_0_][5]\,
      O => \DVSAEROutput_DP_reg[5]_1\
    );
\DVSAEROutput_DP[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterPixel3Column_D_n_0_][6]\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel3Row_D_n_0_][6]\,
      I2 => \ParamAddressReg_DP_reg[1]_rep\,
      I3 => \DVSAERConfigReg_DP_reg[FilterPixel2Column_D_n_0_][6]\,
      I4 => \ParamAddressReg_DP_reg[0]_rep\,
      I5 => \DVSAERConfigReg_DP_reg[FilterPixel2Row_D_n_0_][6]\,
      O => \DVSAEROutput_DP[6]_i_10_n_0\
    );
\DVSAEROutput_DP[6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterPixel7Column_D_n_0_][6]\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel7Row_D_n_0_][6]\,
      I2 => \ParamAddressReg_DP_reg[1]_rep\,
      I3 => \DVSAERConfigReg_DP_reg[FilterPixel6Column_D_n_0_][6]\,
      I4 => \ParamAddressReg_DP_reg[0]_rep\,
      I5 => \DVSAERConfigReg_DP_reg[FilterPixel6Row_D_n_0_][6]\,
      O => \DVSAEROutput_DP[6]_i_11_n_0\
    );
\DVSAEROutput_DP[6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterPixel5Column_D_n_0_][6]\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel5Row_D_n_0_][6]\,
      I2 => \ParamAddressReg_DP_reg[1]_rep\,
      I3 => \DVSAERConfigReg_DP_reg[FilterPixel4Column_D_n_0_][6]\,
      I4 => \ParamAddressReg_DP_reg[0]_rep\,
      I5 => \DVSAERConfigReg_DP_reg[FilterPixel4Row_D_n_0_][6]\,
      O => \DVSAEROutput_DP[6]_i_12_n_0\
    );
\DVSAEROutput_DP[6]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CCF0AAFFFFFFFF"
    )
        port map (
      I0 => \DVSAEROutput_DP[6]_i_10_n_0\,
      I1 => \DVSAEROutput_DP[6]_i_11_n_0\,
      I2 => \DVSAEROutput_DP[6]_i_12_n_0\,
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(2),
      O => \DVSAEROutput_DP_reg[6]_0\
    );
\DVSAEROutput_DP[6]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterROIEndRow_D_n_0_][6]\,
      I1 => \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D_n_0_][6]\,
      I2 => \ParamAddressReg_DP_reg[1]_rep\,
      I3 => \DVSAERConfigReg_DP_reg[FilterROIStartRow_D_n_0_][6]\,
      I4 => \ParamAddressReg_DP_reg[0]_rep\,
      I5 => \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D_n_0_][6]\,
      O => \DVSAEROutput_DP_reg[6]_2\
    );
\DVSAEROutput_DP[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterPixel1Column_D_n_0_][6]\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel1Row_D_n_0_][6]\,
      I2 => \ParamAddressReg_DP_reg[1]_rep\,
      I3 => \DVSAERConfigReg_DP_reg[FilterPixel0Column_D_n_0_][6]\,
      I4 => \ParamAddressReg_DP_reg[0]_rep\,
      I5 => \DVSAERConfigReg_DP_reg[FilterPixel0Row_D_n_0_][6]\,
      O => \DVSAEROutput_DP_reg[6]_1\
    );
\DVSAEROutput_DP[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterPixel5Column_D_n_0_][7]\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel5Row_D_n_0_][7]\,
      I2 => \ParamAddressReg_DP_reg[1]_rep\,
      I3 => \DVSAERConfigReg_DP_reg[FilterPixel4Column_D_n_0_][7]\,
      I4 => \ParamAddressReg_DP_reg[0]_rep\,
      I5 => \DVSAERConfigReg_DP_reg[FilterPixel4Row_D_n_0_][7]\,
      O => \DVSAEROutput_DP[7]_i_10_n_0\
    );
\DVSAEROutput_DP[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterROIEndRow_D_n_0_][7]\,
      I1 => \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D_n_0_][7]\,
      I2 => \ParamAddressReg_DP_reg[1]_rep\,
      I3 => \DVSAERConfigReg_DP_reg[FilterROIStartRow_D_n_0_][7]\,
      I4 => \ParamAddressReg_DP_reg[0]_rep\,
      I5 => \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D_n_0_][7]\,
      O => \DVSAEROutput_DP_reg[7]_2\
    );
\DVSAEROutput_DP[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00CCF0AAFFFFFFFF"
    )
        port map (
      I0 => \DVSAEROutput_DP[7]_i_8_n_0\,
      I1 => \DVSAEROutput_DP[7]_i_9_n_0\,
      I2 => \DVSAEROutput_DP[7]_i_10_n_0\,
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(2),
      O => \DVSAEROutput_DP_reg[7]_0\
    );
\DVSAEROutput_DP[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterPixel1Column_D_n_0_][7]\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel1Row_D_n_0_][7]\,
      I2 => \ParamAddressReg_DP_reg[1]_rep\,
      I3 => \DVSAERConfigReg_DP_reg[FilterPixel0Column_D_n_0_][7]\,
      I4 => \ParamAddressReg_DP_reg[0]_rep\,
      I5 => \DVSAERConfigReg_DP_reg[FilterPixel0Row_D_n_0_][7]\,
      O => \DVSAEROutput_DP_reg[7]_1\
    );
\DVSAEROutput_DP[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterPixel3Column_D_n_0_][7]\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel3Row_D_n_0_][7]\,
      I2 => \ParamAddressReg_DP_reg[1]_rep\,
      I3 => \DVSAERConfigReg_DP_reg[FilterPixel2Column_D_n_0_][7]\,
      I4 => \ParamAddressReg_DP_reg[0]_rep\,
      I5 => \DVSAERConfigReg_DP_reg[FilterPixel2Row_D_n_0_][7]\,
      O => \DVSAEROutput_DP[7]_i_8_n_0\
    );
\DVSAEROutput_DP[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterPixel7Column_D_n_0_][7]\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel7Row_D_n_0_][7]\,
      I2 => \ParamAddressReg_DP_reg[1]_rep\,
      I3 => \DVSAERConfigReg_DP_reg[FilterPixel6Column_D_n_0_][7]\,
      I4 => \ParamAddressReg_DP_reg[0]_rep\,
      I5 => \DVSAERConfigReg_DP_reg[FilterPixel6Row_D_n_0_][7]\,
      O => \DVSAEROutput_DP[7]_i_9_n_0\
    );
\DVSAEROutput_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31]\(0),
      Q => \ParamOutput_DP_reg[31]\(0)
    );
\DVSAEROutput_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31]\(10),
      Q => \ParamOutput_DP_reg[31]\(10)
    );
\DVSAEROutput_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31]\(11),
      Q => \ParamOutput_DP_reg[31]\(11)
    );
\DVSAEROutput_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31]\(12),
      Q => \ParamOutput_DP_reg[31]\(12)
    );
\DVSAEROutput_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31]\(13),
      Q => \ParamOutput_DP_reg[31]\(13)
    );
\DVSAEROutput_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31]\(14),
      Q => \ParamOutput_DP_reg[31]\(14)
    );
\DVSAEROutput_DP_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31]\(15),
      Q => \ParamOutput_DP_reg[31]\(15)
    );
\DVSAEROutput_DP_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31]\(16),
      Q => \ParamOutput_DP_reg[31]\(16)
    );
\DVSAEROutput_DP_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31]\(17),
      Q => \ParamOutput_DP_reg[31]\(17)
    );
\DVSAEROutput_DP_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31]\(18),
      Q => \ParamOutput_DP_reg[31]\(18)
    );
\DVSAEROutput_DP_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31]\(19),
      Q => \ParamOutput_DP_reg[31]\(19)
    );
\DVSAEROutput_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31]\(1),
      Q => \ParamOutput_DP_reg[31]\(1)
    );
\DVSAEROutput_DP_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31]\(20),
      Q => \ParamOutput_DP_reg[31]\(20)
    );
\DVSAEROutput_DP_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31]\(21),
      Q => \ParamOutput_DP_reg[31]\(21)
    );
\DVSAEROutput_DP_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31]\(22),
      Q => \ParamOutput_DP_reg[31]\(22)
    );
\DVSAEROutput_DP_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31]\(23),
      Q => \ParamOutput_DP_reg[31]\(23)
    );
\DVSAEROutput_DP_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31]\(24),
      Q => \ParamOutput_DP_reg[31]\(24)
    );
\DVSAEROutput_DP_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31]\(25),
      Q => \ParamOutput_DP_reg[31]\(25)
    );
\DVSAEROutput_DP_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31]\(26),
      Q => \ParamOutput_DP_reg[31]\(26)
    );
\DVSAEROutput_DP_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31]\(27),
      Q => \ParamOutput_DP_reg[31]\(27)
    );
\DVSAEROutput_DP_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31]\(28),
      Q => \ParamOutput_DP_reg[31]\(28)
    );
\DVSAEROutput_DP_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31]\(29),
      Q => \ParamOutput_DP_reg[31]\(29)
    );
\DVSAEROutput_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31]\(2),
      Q => \ParamOutput_DP_reg[31]\(2)
    );
\DVSAEROutput_DP_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31]\(30),
      Q => \ParamOutput_DP_reg[31]\(30)
    );
\DVSAEROutput_DP_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31]\(31),
      Q => \ParamOutput_DP_reg[31]\(31)
    );
\DVSAEROutput_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31]\(3),
      Q => \ParamOutput_DP_reg[31]\(3)
    );
\DVSAEROutput_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31]\(4),
      Q => \ParamOutput_DP_reg[31]\(4)
    );
\DVSAEROutput_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31]\(5),
      Q => \ParamOutput_DP_reg[31]\(5)
    );
\DVSAEROutput_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31]\(6),
      Q => \ParamOutput_DP_reg[31]\(6)
    );
\DVSAEROutput_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31]\(7),
      Q => \ParamOutput_DP_reg[31]\(7)
    );
\DVSAEROutput_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31]\(8),
      Q => \ParamOutput_DP_reg[31]\(8)
    );
\DVSAEROutput_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31]\(9),
      Q => \ParamOutput_DP_reg[31]\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_FIFOReadSideDelay is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \DVSAERFifoControlOut_S[ReadSide][Empty_S]\ : out STD_LOGIC;
    \DVSAERFifoControlOut_S[ReadSide][AlmostEmpty_S]\ : out STD_LOGIC;
    \FIFORead_S[Read_S]\ : out STD_LOGIC;
    \State_DP_reg[1]\ : out STD_LOGIC;
    \State_DP_reg[2]\ : out STD_LOGIC;
    \State_DP_reg[1]_0\ : out STD_LOGIC;
    \State_DP_reg[2]_0\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \State_DP_reg[2]_1\ : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    AlmostEmptyReg_S : in STD_LOGIC;
    \FIFOState_S[Empty_S]\ : in STD_LOGIC;
    \State_DP_reg[3]\ : in STD_LOGIC;
    AERSMFifoAlmostFull_AI : in STD_LOGIC;
    \State_DP_reg[3]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    D : in STD_LOGIC_VECTOR ( 14 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_FIFOReadSideDelay : entity is "FIFOReadSideDelay";
end brd_testAERDVSSM_0_0_FIFOReadSideDelay;

architecture STRUCTURE of brd_testAERDVSSM_0_0_FIFOReadSideDelay is
  signal \^dvsaerfifocontrolout_s[readside][almostempty_s]\ : STD_LOGIC;
  signal \^dvsaerfifocontrolout_s[readside][empty_s]\ : STD_LOGIC;
  signal DataInRegEnable_S : STD_LOGIC;
  signal EmptyReg_S : STD_LOGIC;
  signal \FSM_sequential_State_DP[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_State_DP[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \^state_dp_reg[2]_0\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \^out\ : signal is "yes";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_State_DP_reg[0]\ : label is "stwaitread:10,stinit:00,stgetdata:01";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_State_DP_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_State_DP_reg[1]\ : label is "stwaitread:10,stinit:00,stgetdata:01";
  attribute KEEP of \FSM_sequential_State_DP_reg[1]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \State_DP[1]_i_5\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \State_DP[2]_i_4\ : label is "soft_lutpair0";
begin
  \DVSAERFifoControlOut_S[ReadSide][AlmostEmpty_S]\ <= \^dvsaerfifocontrolout_s[readside][almostempty_s]\;
  \DVSAERFifoControlOut_S[ReadSide][Empty_S]\ <= \^dvsaerfifocontrolout_s[readside][empty_s]\;
  \State_DP_reg[2]_0\(14 downto 0) <= \^state_dp_reg[2]_0\(14 downto 0);
  \out\(1 downto 0) <= \^out\(1 downto 0);
\FSM_sequential_State_DP[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CE7F000B"
    )
        port map (
      I0 => \State_DP_reg[3]\,
      I1 => \^out\(1),
      I2 => \FIFOState_S[Empty_S]\,
      I3 => \^out\(0),
      I4 => \^out\(0),
      O => \FSM_sequential_State_DP[0]_i_1__1_n_0\
    );
\FSM_sequential_State_DP[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DF741100"
    )
        port map (
      I0 => \State_DP_reg[3]\,
      I1 => \^out\(1),
      I2 => \FIFOState_S[Empty_S]\,
      I3 => \^out\(0),
      I4 => \^out\(1),
      O => \FSM_sequential_State_DP[1]_i_1__0_n_0\
    );
\FSM_sequential_State_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \FSM_sequential_State_DP[0]_i_1__1_n_0\,
      Q => \^out\(0)
    );
\FSM_sequential_State_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \FSM_sequential_State_DP[1]_i_1__0_n_0\,
      Q => \^out\(1)
    );
\FifoData_DO[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^out\(0),
      I1 => \^out\(1),
      O => DataInRegEnable_S
    );
\FifoData_DO_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => DataInRegEnable_S,
      CLR => AR(0),
      D => D(0),
      Q => \^state_dp_reg[2]_0\(0)
    );
\FifoData_DO_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => DataInRegEnable_S,
      CLR => AR(1),
      D => D(10),
      Q => \^state_dp_reg[2]_0\(10)
    );
\FifoData_DO_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => DataInRegEnable_S,
      CLR => AR(1),
      D => D(11),
      Q => \^state_dp_reg[2]_0\(11)
    );
\FifoData_DO_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => DataInRegEnable_S,
      CLR => AR(1),
      D => D(12),
      Q => \^state_dp_reg[2]_0\(12)
    );
\FifoData_DO_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => DataInRegEnable_S,
      CLR => AR(1),
      D => D(13),
      Q => \^state_dp_reg[2]_0\(13)
    );
\FifoData_DO_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => DataInRegEnable_S,
      CLR => AR(1),
      D => D(14),
      Q => \^state_dp_reg[2]_0\(14)
    );
\FifoData_DO_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => DataInRegEnable_S,
      CLR => AR(1),
      D => D(1),
      Q => \^state_dp_reg[2]_0\(1)
    );
\FifoData_DO_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => DataInRegEnable_S,
      CLR => AR(1),
      D => D(2),
      Q => \^state_dp_reg[2]_0\(2)
    );
\FifoData_DO_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => DataInRegEnable_S,
      CLR => AR(1),
      D => D(3),
      Q => \^state_dp_reg[2]_0\(3)
    );
\FifoData_DO_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => DataInRegEnable_S,
      CLR => AR(1),
      D => D(4),
      Q => \^state_dp_reg[2]_0\(4)
    );
\FifoData_DO_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => DataInRegEnable_S,
      CLR => AR(1),
      D => D(5),
      Q => \^state_dp_reg[2]_0\(5)
    );
\FifoData_DO_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => DataInRegEnable_S,
      CLR => AR(1),
      D => D(6),
      Q => \^state_dp_reg[2]_0\(6)
    );
\FifoData_DO_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => DataInRegEnable_S,
      CLR => AR(1),
      D => D(7),
      Q => \^state_dp_reg[2]_0\(7)
    );
\FifoData_DO_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => DataInRegEnable_S,
      CLR => AR(1),
      D => D(8),
      Q => \^state_dp_reg[2]_0\(8)
    );
\FifoData_DO_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => DataInRegEnable_S,
      CLR => AR(1),
      D => D(9),
      Q => \^state_dp_reg[2]_0\(9)
    );
\OutFifoControl_SO[Empty_S]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2A02"
    )
        port map (
      I0 => \FIFOState_S[Empty_S]\,
      I1 => \^out\(1),
      I2 => \^out\(0),
      I3 => \State_DP_reg[3]\,
      O => EmptyReg_S
    );
\OutFifoControl_SO_reg[AlmostEmpty_S]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => AlmostEmptyReg_S,
      PRE => AR(1),
      Q => \^dvsaerfifocontrolout_s[readside][almostempty_s]\
    );
\OutFifoControl_SO_reg[Empty_S]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => EmptyReg_S,
      PRE => AR(1),
      Q => \^dvsaerfifocontrolout_s[readside][empty_s]\
    );
\StateTimestampNext_DP[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFEFF"
    )
        port map (
      I0 => \State_DP_reg[3]_0\(1),
      I1 => \State_DP_reg[3]_0\(2),
      I2 => \^state_dp_reg[2]_0\(13),
      I3 => \^state_dp_reg[2]_0\(12),
      I4 => \^state_dp_reg[2]_0\(14),
      O => \State_DP_reg[2]_1\
    );
\State_DP[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55550010"
    )
        port map (
      I0 => \State_DP_reg[3]_0\(0),
      I1 => \^state_dp_reg[2]_0\(13),
      I2 => \^state_dp_reg[2]_0\(12),
      I3 => \^state_dp_reg[2]_0\(14),
      I4 => \State_DP_reg[3]_0\(1),
      O => \State_DP_reg[1]_0\
    );
\State_DP[1]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^dvsaerfifocontrolout_s[readside][almostempty_s]\,
      I1 => \^dvsaerfifocontrolout_s[readside][empty_s]\,
      I2 => AERSMFifoAlmostFull_AI,
      O => \State_DP_reg[1]\
    );
\State_DP[2]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^dvsaerfifocontrolout_s[readside][empty_s]\,
      I1 => \^dvsaerfifocontrolout_s[readside][almostempty_s]\,
      O => \State_DP_reg[2]\
    );
\bl.fifo_18_inst_bl.fifo_18_bl_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1501"
    )
        port map (
      I0 => \FIFOState_S[Empty_S]\,
      I1 => \^out\(1),
      I2 => \^out\(0),
      I3 => \State_DP_reg[3]\,
      O => \FIFORead_S[Read_S]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_MultiplexerSPIConfig is
  port (
    \MultiplexerConfigReg_DP_reg[Run_S]_0\ : out STD_LOGIC;
    \MultiplexerConfigReg_DP_reg[TimestampRun_S]_0\ : out STD_LOGIC;
    \MultiplexerConfigReg_DP_reg[TimestampReset_S]_0\ : out STD_LOGIC;
    \MultiplexerConfigReg_DP_reg[ForceChipBiasEnable_S]_0\ : out STD_LOGIC;
    \MultiplexerConfigReg_DP_reg[DropInput1OnTransferStall_S]_0\ : out STD_LOGIC;
    \MultiplexerConfigReg_DP_reg[DropInput2OnTransferStall_S]_0\ : out STD_LOGIC;
    \MultiplexerConfigReg_DP_reg[DropInput3OnTransferStall_S]_0\ : out STD_LOGIC;
    \MultiplexerConfigReg_DP_reg[DropInput4OnTransferStall_S]_0\ : out STD_LOGIC;
    \MultiplexerOutput_DP_reg[0]_0\ : out STD_LOGIC;
    \MultiplexerOutput_DP_reg[0]_1\ : out STD_LOGIC;
    \ParamOutput_DP_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \ParamInput_DP_reg[0]\ : in STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ParamInput_DP_reg[0]_0\ : in STD_LOGIC;
    \ParamInput_DP_reg[0]_1\ : in STD_LOGIC;
    \ParamInput_DP_reg[0]_2\ : in STD_LOGIC;
    \ParamInput_DP_reg[0]_3\ : in STD_LOGIC;
    \ParamInput_DP_reg[0]_4\ : in STD_LOGIC;
    \ParamInput_DP_reg[0]_5\ : in STD_LOGIC;
    \ParamInput_DP_reg[0]_6\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_MultiplexerSPIConfig : entity is "MultiplexerSPIConfig";
end brd_testAERDVSSM_0_0_MultiplexerSPIConfig;

architecture STRUCTURE of brd_testAERDVSSM_0_0_MultiplexerSPIConfig is
  signal \^multiplexerconfigreg_dp_reg[dropinput1ontransferstall_s]_0\ : STD_LOGIC;
  signal \^multiplexerconfigreg_dp_reg[dropinput2ontransferstall_s]_0\ : STD_LOGIC;
  signal \^multiplexerconfigreg_dp_reg[dropinput3ontransferstall_s]_0\ : STD_LOGIC;
  signal \^multiplexerconfigreg_dp_reg[dropinput4ontransferstall_s]_0\ : STD_LOGIC;
  signal \^multiplexerconfigreg_dp_reg[forcechipbiasenable_s]_0\ : STD_LOGIC;
  signal \^multiplexerconfigreg_dp_reg[run_s]_0\ : STD_LOGIC;
  signal \^multiplexerconfigreg_dp_reg[timestampreset_s]_0\ : STD_LOGIC;
  signal \^multiplexerconfigreg_dp_reg[timestamprun_s]_0\ : STD_LOGIC;
begin
  \MultiplexerConfigReg_DP_reg[DropInput1OnTransferStall_S]_0\ <= \^multiplexerconfigreg_dp_reg[dropinput1ontransferstall_s]_0\;
  \MultiplexerConfigReg_DP_reg[DropInput2OnTransferStall_S]_0\ <= \^multiplexerconfigreg_dp_reg[dropinput2ontransferstall_s]_0\;
  \MultiplexerConfigReg_DP_reg[DropInput3OnTransferStall_S]_0\ <= \^multiplexerconfigreg_dp_reg[dropinput3ontransferstall_s]_0\;
  \MultiplexerConfigReg_DP_reg[DropInput4OnTransferStall_S]_0\ <= \^multiplexerconfigreg_dp_reg[dropinput4ontransferstall_s]_0\;
  \MultiplexerConfigReg_DP_reg[ForceChipBiasEnable_S]_0\ <= \^multiplexerconfigreg_dp_reg[forcechipbiasenable_s]_0\;
  \MultiplexerConfigReg_DP_reg[Run_S]_0\ <= \^multiplexerconfigreg_dp_reg[run_s]_0\;
  \MultiplexerConfigReg_DP_reg[TimestampReset_S]_0\ <= \^multiplexerconfigreg_dp_reg[timestampreset_s]_0\;
  \MultiplexerConfigReg_DP_reg[TimestampRun_S]_0\ <= \^multiplexerconfigreg_dp_reg[timestamprun_s]_0\;
\MultiplexerConfigReg_DP_reg[DropInput1OnTransferStall_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \ParamInput_DP_reg[0]_3\,
      Q => \^multiplexerconfigreg_dp_reg[dropinput1ontransferstall_s]_0\
    );
\MultiplexerConfigReg_DP_reg[DropInput2OnTransferStall_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \ParamInput_DP_reg[0]_4\,
      Q => \^multiplexerconfigreg_dp_reg[dropinput2ontransferstall_s]_0\
    );
\MultiplexerConfigReg_DP_reg[DropInput3OnTransferStall_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \ParamInput_DP_reg[0]_5\,
      Q => \^multiplexerconfigreg_dp_reg[dropinput3ontransferstall_s]_0\
    );
\MultiplexerConfigReg_DP_reg[DropInput4OnTransferStall_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \ParamInput_DP_reg[0]_6\,
      Q => \^multiplexerconfigreg_dp_reg[dropinput4ontransferstall_s]_0\
    );
\MultiplexerConfigReg_DP_reg[ForceChipBiasEnable_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \ParamInput_DP_reg[0]_2\,
      Q => \^multiplexerconfigreg_dp_reg[forcechipbiasenable_s]_0\
    );
\MultiplexerConfigReg_DP_reg[Run_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \ParamInput_DP_reg[0]\,
      Q => \^multiplexerconfigreg_dp_reg[run_s]_0\
    );
\MultiplexerConfigReg_DP_reg[TimestampReset_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \ParamInput_DP_reg[0]_1\,
      Q => \^multiplexerconfigreg_dp_reg[timestampreset_s]_0\
    );
\MultiplexerConfigReg_DP_reg[TimestampRun_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => \ParamInput_DP_reg[0]_0\,
      Q => \^multiplexerconfigreg_dp_reg[timestamprun_s]_0\
    );
\MultiplexerOutput_DP[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^multiplexerconfigreg_dp_reg[forcechipbiasenable_s]_0\,
      I1 => \^multiplexerconfigreg_dp_reg[timestampreset_s]_0\,
      I2 => Q(1),
      I3 => \^multiplexerconfigreg_dp_reg[timestamprun_s]_0\,
      I4 => Q(0),
      I5 => \^multiplexerconfigreg_dp_reg[run_s]_0\,
      O => \MultiplexerOutput_DP_reg[0]_1\
    );
\MultiplexerOutput_DP[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^multiplexerconfigreg_dp_reg[dropinput4ontransferstall_s]_0\,
      I1 => \^multiplexerconfigreg_dp_reg[dropinput3ontransferstall_s]_0\,
      I2 => Q(1),
      I3 => \^multiplexerconfigreg_dp_reg[dropinput2ontransferstall_s]_0\,
      I4 => Q(0),
      I5 => \^multiplexerconfigreg_dp_reg[dropinput1ontransferstall_s]_0\,
      O => \MultiplexerOutput_DP_reg[0]_0\
    );
\MultiplexerOutput_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => D(0),
      Q => \ParamOutput_DP_reg[31]\(0)
    );
\MultiplexerOutput_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => D(10),
      Q => \ParamOutput_DP_reg[31]\(10)
    );
\MultiplexerOutput_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => D(11),
      Q => \ParamOutput_DP_reg[31]\(11)
    );
\MultiplexerOutput_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => D(12),
      Q => \ParamOutput_DP_reg[31]\(12)
    );
\MultiplexerOutput_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => D(13),
      Q => \ParamOutput_DP_reg[31]\(13)
    );
\MultiplexerOutput_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => D(14),
      Q => \ParamOutput_DP_reg[31]\(14)
    );
\MultiplexerOutput_DP_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => D(15),
      Q => \ParamOutput_DP_reg[31]\(15)
    );
\MultiplexerOutput_DP_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => D(16),
      Q => \ParamOutput_DP_reg[31]\(16)
    );
\MultiplexerOutput_DP_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => D(17),
      Q => \ParamOutput_DP_reg[31]\(17)
    );
\MultiplexerOutput_DP_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => D(18),
      Q => \ParamOutput_DP_reg[31]\(18)
    );
\MultiplexerOutput_DP_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => D(19),
      Q => \ParamOutput_DP_reg[31]\(19)
    );
\MultiplexerOutput_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => D(1),
      Q => \ParamOutput_DP_reg[31]\(1)
    );
\MultiplexerOutput_DP_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => D(20),
      Q => \ParamOutput_DP_reg[31]\(20)
    );
\MultiplexerOutput_DP_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => D(21),
      Q => \ParamOutput_DP_reg[31]\(21)
    );
\MultiplexerOutput_DP_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => D(22),
      Q => \ParamOutput_DP_reg[31]\(22)
    );
\MultiplexerOutput_DP_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => D(23),
      Q => \ParamOutput_DP_reg[31]\(23)
    );
\MultiplexerOutput_DP_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => D(24),
      Q => \ParamOutput_DP_reg[31]\(24)
    );
\MultiplexerOutput_DP_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => D(25),
      Q => \ParamOutput_DP_reg[31]\(25)
    );
\MultiplexerOutput_DP_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => D(26),
      Q => \ParamOutput_DP_reg[31]\(26)
    );
\MultiplexerOutput_DP_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => D(27),
      Q => \ParamOutput_DP_reg[31]\(27)
    );
\MultiplexerOutput_DP_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => D(28),
      Q => \ParamOutput_DP_reg[31]\(28)
    );
\MultiplexerOutput_DP_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => D(29),
      Q => \ParamOutput_DP_reg[31]\(29)
    );
\MultiplexerOutput_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => D(2),
      Q => \ParamOutput_DP_reg[31]\(2)
    );
\MultiplexerOutput_DP_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => D(30),
      Q => \ParamOutput_DP_reg[31]\(30)
    );
\MultiplexerOutput_DP_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => D(31),
      Q => \ParamOutput_DP_reg[31]\(31)
    );
\MultiplexerOutput_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => D(3),
      Q => \ParamOutput_DP_reg[31]\(3)
    );
\MultiplexerOutput_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => D(4),
      Q => \ParamOutput_DP_reg[31]\(4)
    );
\MultiplexerOutput_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => D(5),
      Q => \ParamOutput_DP_reg[31]\(5)
    );
\MultiplexerOutput_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => D(6),
      Q => \ParamOutput_DP_reg[31]\(6)
    );
\MultiplexerOutput_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => D(7),
      Q => \ParamOutput_DP_reg[31]\(7)
    );
\MultiplexerOutput_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => D(8),
      Q => \ParamOutput_DP_reg[31]\(8)
    );
\MultiplexerOutput_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => D(9),
      Q => \ParamOutput_DP_reg[31]\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_PulseDetector is
  port (
    LogicClk_CI : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_PulseDetector : entity is "PulseDetector";
end brd_testAERDVSSM_0_0_PulseDetector;

architecture STRUCTURE of brd_testAERDVSSM_0_0_PulseDetector is
  signal \FSM_sequential_State_DP[0]_i_1_n_0\ : STD_LOGIC;
  signal State_DP : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of State_DP : signal is "yes";
  signal \__1/i__n_0\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_State_DP_reg[0]\ : label is "stpulsedetected:01,stwaitforpulse:00,stpulseoverflowwait:10";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_State_DP_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_State_DP_reg[1]\ : label is "stpulsedetected:01,stwaitforpulse:00,stpulseoverflowwait:10";
  attribute KEEP of \FSM_sequential_State_DP_reg[1]\ : label is "yes";
begin
\FSM_sequential_State_DP[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => State_DP(0),
      I1 => State_DP(1),
      I2 => State_DP(0),
      O => \FSM_sequential_State_DP[0]_i_1_n_0\
    );
\FSM_sequential_State_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \FSM_sequential_State_DP[0]_i_1_n_0\,
      Q => State_DP(0)
    );
\FSM_sequential_State_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \__1/i__n_0\,
      Q => State_DP(1)
    );
\__1/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => State_DP(0),
      I1 => State_DP(1),
      I2 => State_DP(1),
      O => \__1/i__n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_ResetSynchronizer is
  port (
    AR : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \Count_DP_reg[39]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \Count_DP_reg[0]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ShiftReg_DP_reg[0]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ReadOperationReg_SP_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \SyncSignalSyncFF_S_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    LogicClk_CI : in STD_LOGIC;
    Reset_RI : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_ResetSynchronizer : entity is "ResetSynchronizer";
end brd_testAERDVSSM_0_0_ResetSynchronizer;

architecture STRUCTURE of brd_testAERDVSSM_0_0_ResetSynchronizer is
  signal SyncSignalDemetFF_S : STD_LOGIC;
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of SyncSignalSyncFF_S_reg : label is "SyncSignalSyncFF_S_reg";
  attribute ORIG_CELL_NAME of SyncSignalSyncFF_S_reg_rep : label is "SyncSignalSyncFF_S_reg";
  attribute ORIG_CELL_NAME of \SyncSignalSyncFF_S_reg_rep__0\ : label is "SyncSignalSyncFF_S_reg";
  attribute ORIG_CELL_NAME of \SyncSignalSyncFF_S_reg_rep__1\ : label is "SyncSignalSyncFF_S_reg";
  attribute ORIG_CELL_NAME of \SyncSignalSyncFF_S_reg_rep__10\ : label is "SyncSignalSyncFF_S_reg";
  attribute ORIG_CELL_NAME of \SyncSignalSyncFF_S_reg_rep__2\ : label is "SyncSignalSyncFF_S_reg";
  attribute ORIG_CELL_NAME of \SyncSignalSyncFF_S_reg_rep__3\ : label is "SyncSignalSyncFF_S_reg";
  attribute ORIG_CELL_NAME of \SyncSignalSyncFF_S_reg_rep__4\ : label is "SyncSignalSyncFF_S_reg";
  attribute ORIG_CELL_NAME of \SyncSignalSyncFF_S_reg_rep__5\ : label is "SyncSignalSyncFF_S_reg";
  attribute ORIG_CELL_NAME of \SyncSignalSyncFF_S_reg_rep__6\ : label is "SyncSignalSyncFF_S_reg";
  attribute ORIG_CELL_NAME of \SyncSignalSyncFF_S_reg_rep__7\ : label is "SyncSignalSyncFF_S_reg";
  attribute ORIG_CELL_NAME of \SyncSignalSyncFF_S_reg_rep__8\ : label is "SyncSignalSyncFF_S_reg";
  attribute ORIG_CELL_NAME of \SyncSignalSyncFF_S_reg_rep__9\ : label is "SyncSignalSyncFF_S_reg";
begin
SyncSignalDemetFF_S_reg: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => '0',
      PRE => Reset_RI,
      Q => SyncSignalDemetFF_S
    );
SyncSignalSyncFF_S_reg: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SyncSignalDemetFF_S,
      PRE => Reset_RI,
      Q => AR(0)
    );
SyncSignalSyncFF_S_reg_rep: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SyncSignalDemetFF_S,
      PRE => Reset_RI,
      Q => AR(1)
    );
\SyncSignalSyncFF_S_reg_rep__0\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SyncSignalDemetFF_S,
      PRE => Reset_RI,
      Q => \Count_DP_reg[39]\(0)
    );
\SyncSignalSyncFF_S_reg_rep__1\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SyncSignalDemetFF_S,
      PRE => Reset_RI,
      Q => \Count_DP_reg[39]\(1)
    );
\SyncSignalSyncFF_S_reg_rep__10\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SyncSignalDemetFF_S,
      PRE => Reset_RI,
      Q => \SyncSignalSyncFF_S_reg[0]\(0)
    );
\SyncSignalSyncFF_S_reg_rep__2\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SyncSignalDemetFF_S,
      PRE => Reset_RI,
      Q => \Count_DP_reg[0]\(2)
    );
\SyncSignalSyncFF_S_reg_rep__3\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SyncSignalDemetFF_S,
      PRE => Reset_RI,
      Q => \Count_DP_reg[0]\(0)
    );
\SyncSignalSyncFF_S_reg_rep__4\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SyncSignalDemetFF_S,
      PRE => Reset_RI,
      Q => \ShiftReg_DP_reg[0]\(1)
    );
\SyncSignalSyncFF_S_reg_rep__5\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SyncSignalDemetFF_S,
      PRE => Reset_RI,
      Q => \ShiftReg_DP_reg[0]\(0)
    );
\SyncSignalSyncFF_S_reg_rep__6\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SyncSignalDemetFF_S,
      PRE => Reset_RI,
      Q => ReadOperationReg_SP_reg(0)
    );
\SyncSignalSyncFF_S_reg_rep__7\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SyncSignalDemetFF_S,
      PRE => Reset_RI,
      Q => ReadOperationReg_SP_reg(1)
    );
\SyncSignalSyncFF_S_reg_rep__8\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SyncSignalDemetFF_S,
      PRE => Reset_RI,
      Q => AR(2)
    );
\SyncSignalSyncFF_S_reg_rep__9\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SyncSignalDemetFF_S,
      PRE => Reset_RI,
      Q => \Count_DP_reg[0]\(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_ShiftRegister is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    SPIClockSync_C : in STD_LOGIC;
    SPIClockEdgeDetectorReg_S_reg : in STD_LOGIC;
    SPISlaveSelectSync_SB : in STD_LOGIC;
    \State_DP_reg[0]\ : in STD_LOGIC;
    State_DP : in STD_LOGIC_VECTOR ( 0 to 0 );
    LogicClk_CI : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SyncSignalSyncFF_S_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_ShiftRegister : entity is "ShiftRegister";
end brd_testAERDVSSM_0_0_ShiftRegister;

architecture STRUCTURE of brd_testAERDVSSM_0_0_ShiftRegister is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ShiftReg_DN : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \ShiftReg_DP[7]_i_1_n_0\ : STD_LOGIC;
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
\ShiftReg_DP[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \^q\(0),
      I1 => \State_DP_reg[0]\,
      I2 => SPIClockSync_C,
      I3 => SPIClockEdgeDetectorReg_S_reg,
      I4 => SPISlaveSelectSync_SB,
      O => ShiftReg_DN(1)
    );
\ShiftReg_DP[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \^q\(1),
      I1 => \State_DP_reg[0]\,
      I2 => SPIClockSync_C,
      I3 => SPIClockEdgeDetectorReg_S_reg,
      I4 => SPISlaveSelectSync_SB,
      O => ShiftReg_DN(2)
    );
\ShiftReg_DP[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \^q\(2),
      I1 => \State_DP_reg[0]\,
      I2 => SPIClockSync_C,
      I3 => SPIClockEdgeDetectorReg_S_reg,
      I4 => SPISlaveSelectSync_SB,
      O => ShiftReg_DN(3)
    );
\ShiftReg_DP[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \^q\(3),
      I1 => \State_DP_reg[0]\,
      I2 => SPIClockSync_C,
      I3 => SPIClockEdgeDetectorReg_S_reg,
      I4 => SPISlaveSelectSync_SB,
      O => ShiftReg_DN(4)
    );
\ShiftReg_DP[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \^q\(4),
      I1 => \State_DP_reg[0]\,
      I2 => SPIClockSync_C,
      I3 => SPIClockEdgeDetectorReg_S_reg,
      I4 => SPISlaveSelectSync_SB,
      O => ShiftReg_DN(5)
    );
\ShiftReg_DP[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \^q\(5),
      I1 => \State_DP_reg[0]\,
      I2 => SPIClockSync_C,
      I3 => SPIClockEdgeDetectorReg_S_reg,
      I4 => SPISlaveSelectSync_SB,
      O => ShiftReg_DN(6)
    );
\ShiftReg_DP[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000002FF"
    )
        port map (
      I0 => SPIClockSync_C,
      I1 => SPIClockEdgeDetectorReg_S_reg,
      I2 => SPISlaveSelectSync_SB,
      I3 => \State_DP_reg[0]\,
      I4 => State_DP(0),
      O => \ShiftReg_DP[7]_i_1_n_0\
    );
\ShiftReg_DP[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000080"
    )
        port map (
      I0 => \^q\(6),
      I1 => \State_DP_reg[0]\,
      I2 => SPIClockSync_C,
      I3 => SPIClockEdgeDetectorReg_S_reg,
      I4 => SPISlaveSelectSync_SB,
      O => ShiftReg_DN(7)
    );
\ShiftReg_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[7]_i_1_n_0\,
      CLR => AR(0),
      D => \SyncSignalSyncFF_S_reg[0]\(0),
      Q => \^q\(0)
    );
\ShiftReg_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[7]_i_1_n_0\,
      CLR => AR(0),
      D => ShiftReg_DN(1),
      Q => \^q\(1)
    );
\ShiftReg_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[7]_i_1_n_0\,
      CLR => AR(0),
      D => ShiftReg_DN(2),
      Q => \^q\(2)
    );
\ShiftReg_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[7]_i_1_n_0\,
      CLR => AR(0),
      D => ShiftReg_DN(3),
      Q => \^q\(3)
    );
\ShiftReg_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[7]_i_1_n_0\,
      CLR => AR(0),
      D => ShiftReg_DN(4),
      Q => \^q\(4)
    );
\ShiftReg_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[7]_i_1_n_0\,
      CLR => AR(0),
      D => ShiftReg_DN(5),
      Q => \^q\(5)
    );
\ShiftReg_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[7]_i_1_n_0\,
      CLR => AR(0),
      D => ShiftReg_DN(6),
      Q => \^q\(6)
    );
\ShiftReg_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[7]_i_1_n_0\,
      CLR => AR(0),
      D => ShiftReg_DN(7),
      Q => \^q\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \brd_testAERDVSSM_0_0_ShiftRegister__parameterized0\ is
  port (
    SPIMISOReg_DZ : out STD_LOGIC;
    \ShiftReg_DP_reg[31]_0\ : out STD_LOGIC;
    \State_DP_reg[0]\ : in STD_LOGIC;
    State_DP : in STD_LOGIC_VECTOR ( 0 to 0 );
    SPIClockSync_C : in STD_LOGIC;
    SPIClockEdgeDetectorReg_S_reg : in STD_LOGIC;
    SPISlaveSelectSync_SB : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 30 downto 0 );
    \Count_DP_reg[1]\ : in STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__8\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \brd_testAERDVSSM_0_0_ShiftRegister__parameterized0\ : entity is "ShiftRegister";
end \brd_testAERDVSSM_0_0_ShiftRegister__parameterized0\;

architecture STRUCTURE of \brd_testAERDVSSM_0_0_ShiftRegister__parameterized0\ is
  signal SPIMISO_DZO_i_2_n_0 : STD_LOGIC;
  signal SPIOutputContent_D : STD_LOGIC_VECTOR ( 31 to 31 );
  signal ShiftReg_DN : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \ShiftReg_DP[31]_i_1_n_0\ : STD_LOGIC;
  signal \^shiftreg_dp_reg[31]_0\ : STD_LOGIC;
  signal data4 : STD_LOGIC_VECTOR ( 31 downto 1 );
begin
  \ShiftReg_DP_reg[31]_0\ <= \^shiftreg_dp_reg[31]_0\;
SPIMISO_DZO_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => SPIMISO_DZO_i_2_n_0,
      I1 => \State_DP_reg[0]\,
      O => SPIMISOReg_DZ
    );
SPIMISO_DZO_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => SPIOutputContent_D(31),
      I1 => State_DP(0),
      O => SPIMISO_DZO_i_2_n_0
    );
\ShiftReg_DP[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => data4(10),
      I1 => \^shiftreg_dp_reg[31]_0\,
      I2 => \Count_DP_reg[1]\,
      I3 => Q(9),
      O => ShiftReg_DN(10)
    );
\ShiftReg_DP[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => data4(11),
      I1 => \^shiftreg_dp_reg[31]_0\,
      I2 => \Count_DP_reg[1]\,
      I3 => Q(10),
      O => ShiftReg_DN(11)
    );
\ShiftReg_DP[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => data4(12),
      I1 => \^shiftreg_dp_reg[31]_0\,
      I2 => \Count_DP_reg[1]\,
      I3 => Q(11),
      O => ShiftReg_DN(12)
    );
\ShiftReg_DP[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => data4(13),
      I1 => \^shiftreg_dp_reg[31]_0\,
      I2 => \Count_DP_reg[1]\,
      I3 => Q(12),
      O => ShiftReg_DN(13)
    );
\ShiftReg_DP[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => data4(14),
      I1 => \^shiftreg_dp_reg[31]_0\,
      I2 => \Count_DP_reg[1]\,
      I3 => Q(13),
      O => ShiftReg_DN(14)
    );
\ShiftReg_DP[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => data4(15),
      I1 => \^shiftreg_dp_reg[31]_0\,
      I2 => \Count_DP_reg[1]\,
      I3 => Q(14),
      O => ShiftReg_DN(15)
    );
\ShiftReg_DP[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => data4(16),
      I1 => \^shiftreg_dp_reg[31]_0\,
      I2 => \Count_DP_reg[1]\,
      I3 => Q(15),
      O => ShiftReg_DN(16)
    );
\ShiftReg_DP[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => data4(17),
      I1 => \^shiftreg_dp_reg[31]_0\,
      I2 => \Count_DP_reg[1]\,
      I3 => Q(16),
      O => ShiftReg_DN(17)
    );
\ShiftReg_DP[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => data4(18),
      I1 => \^shiftreg_dp_reg[31]_0\,
      I2 => \Count_DP_reg[1]\,
      I3 => Q(17),
      O => ShiftReg_DN(18)
    );
\ShiftReg_DP[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => data4(19),
      I1 => \^shiftreg_dp_reg[31]_0\,
      I2 => \Count_DP_reg[1]\,
      I3 => Q(18),
      O => ShiftReg_DN(19)
    );
\ShiftReg_DP[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => data4(1),
      I1 => \^shiftreg_dp_reg[31]_0\,
      I2 => \Count_DP_reg[1]\,
      I3 => Q(0),
      O => ShiftReg_DN(1)
    );
\ShiftReg_DP[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => data4(20),
      I1 => \^shiftreg_dp_reg[31]_0\,
      I2 => \Count_DP_reg[1]\,
      I3 => Q(19),
      O => ShiftReg_DN(20)
    );
\ShiftReg_DP[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => data4(21),
      I1 => \^shiftreg_dp_reg[31]_0\,
      I2 => \Count_DP_reg[1]\,
      I3 => Q(20),
      O => ShiftReg_DN(21)
    );
\ShiftReg_DP[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => data4(22),
      I1 => \^shiftreg_dp_reg[31]_0\,
      I2 => \Count_DP_reg[1]\,
      I3 => Q(21),
      O => ShiftReg_DN(22)
    );
\ShiftReg_DP[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => data4(23),
      I1 => \^shiftreg_dp_reg[31]_0\,
      I2 => \Count_DP_reg[1]\,
      I3 => Q(22),
      O => ShiftReg_DN(23)
    );
\ShiftReg_DP[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => data4(24),
      I1 => \^shiftreg_dp_reg[31]_0\,
      I2 => \Count_DP_reg[1]\,
      I3 => Q(23),
      O => ShiftReg_DN(24)
    );
\ShiftReg_DP[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => data4(25),
      I1 => \^shiftreg_dp_reg[31]_0\,
      I2 => \Count_DP_reg[1]\,
      I3 => Q(24),
      O => ShiftReg_DN(25)
    );
\ShiftReg_DP[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => data4(26),
      I1 => \^shiftreg_dp_reg[31]_0\,
      I2 => \Count_DP_reg[1]\,
      I3 => Q(25),
      O => ShiftReg_DN(26)
    );
\ShiftReg_DP[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => data4(27),
      I1 => \^shiftreg_dp_reg[31]_0\,
      I2 => \Count_DP_reg[1]\,
      I3 => Q(26),
      O => ShiftReg_DN(27)
    );
\ShiftReg_DP[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => data4(28),
      I1 => \^shiftreg_dp_reg[31]_0\,
      I2 => \Count_DP_reg[1]\,
      I3 => Q(27),
      O => ShiftReg_DN(28)
    );
\ShiftReg_DP[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => data4(29),
      I1 => \^shiftreg_dp_reg[31]_0\,
      I2 => \Count_DP_reg[1]\,
      I3 => Q(28),
      O => ShiftReg_DN(29)
    );
\ShiftReg_DP[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => data4(2),
      I1 => \^shiftreg_dp_reg[31]_0\,
      I2 => \Count_DP_reg[1]\,
      I3 => Q(1),
      O => ShiftReg_DN(2)
    );
\ShiftReg_DP[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => data4(30),
      I1 => \^shiftreg_dp_reg[31]_0\,
      I2 => \Count_DP_reg[1]\,
      I3 => Q(29),
      O => ShiftReg_DN(30)
    );
\ShiftReg_DP[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"11111911"
    )
        port map (
      I0 => State_DP(0),
      I1 => \State_DP_reg[0]\,
      I2 => SPIClockSync_C,
      I3 => SPIClockEdgeDetectorReg_S_reg,
      I4 => SPISlaveSelectSync_SB,
      O => \ShiftReg_DP[31]_i_1_n_0\
    );
\ShiftReg_DP[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0CC88888888"
    )
        port map (
      I0 => data4(31),
      I1 => \^shiftreg_dp_reg[31]_0\,
      I2 => Q(30),
      I3 => \State_DP_reg[0]\,
      I4 => State_DP(0),
      I5 => \Count_DP_reg[1]\,
      O => ShiftReg_DN(31)
    );
\ShiftReg_DP[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => SPISlaveSelectSync_SB,
      I1 => SPIClockEdgeDetectorReg_S_reg,
      I2 => SPIClockSync_C,
      I3 => \State_DP_reg[0]\,
      I4 => State_DP(0),
      O => \^shiftreg_dp_reg[31]_0\
    );
\ShiftReg_DP[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => data4(3),
      I1 => \^shiftreg_dp_reg[31]_0\,
      I2 => \Count_DP_reg[1]\,
      I3 => Q(2),
      O => ShiftReg_DN(3)
    );
\ShiftReg_DP[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => data4(4),
      I1 => \^shiftreg_dp_reg[31]_0\,
      I2 => \Count_DP_reg[1]\,
      I3 => Q(3),
      O => ShiftReg_DN(4)
    );
\ShiftReg_DP[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => data4(5),
      I1 => \^shiftreg_dp_reg[31]_0\,
      I2 => \Count_DP_reg[1]\,
      I3 => Q(4),
      O => ShiftReg_DN(5)
    );
\ShiftReg_DP[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => data4(6),
      I1 => \^shiftreg_dp_reg[31]_0\,
      I2 => \Count_DP_reg[1]\,
      I3 => Q(5),
      O => ShiftReg_DN(6)
    );
\ShiftReg_DP[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => data4(7),
      I1 => \^shiftreg_dp_reg[31]_0\,
      I2 => \Count_DP_reg[1]\,
      I3 => Q(6),
      O => ShiftReg_DN(7)
    );
\ShiftReg_DP[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => data4(8),
      I1 => \^shiftreg_dp_reg[31]_0\,
      I2 => \Count_DP_reg[1]\,
      I3 => Q(7),
      O => ShiftReg_DN(8)
    );
\ShiftReg_DP[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C808"
    )
        port map (
      I0 => data4(9),
      I1 => \^shiftreg_dp_reg[31]_0\,
      I2 => \Count_DP_reg[1]\,
      I3 => Q(8),
      O => ShiftReg_DN(9)
    );
\ShiftReg_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => D(0),
      Q => data4(1)
    );
\ShiftReg_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => ShiftReg_DN(10),
      Q => data4(11)
    );
\ShiftReg_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => ShiftReg_DN(11),
      Q => data4(12)
    );
\ShiftReg_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => ShiftReg_DN(12),
      Q => data4(13)
    );
\ShiftReg_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => ShiftReg_DN(13),
      Q => data4(14)
    );
\ShiftReg_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => ShiftReg_DN(14),
      Q => data4(15)
    );
\ShiftReg_DP_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => ShiftReg_DN(15),
      Q => data4(16)
    );
\ShiftReg_DP_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => ShiftReg_DN(16),
      Q => data4(17)
    );
\ShiftReg_DP_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => ShiftReg_DN(17),
      Q => data4(18)
    );
\ShiftReg_DP_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => ShiftReg_DN(18),
      Q => data4(19)
    );
\ShiftReg_DP_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => ShiftReg_DN(19),
      Q => data4(20)
    );
\ShiftReg_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => ShiftReg_DN(1),
      Q => data4(2)
    );
\ShiftReg_DP_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => ShiftReg_DN(20),
      Q => data4(21)
    );
\ShiftReg_DP_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => ShiftReg_DN(21),
      Q => data4(22)
    );
\ShiftReg_DP_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => ShiftReg_DN(22),
      Q => data4(23)
    );
\ShiftReg_DP_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => ShiftReg_DN(23),
      Q => data4(24)
    );
\ShiftReg_DP_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => ShiftReg_DN(24),
      Q => data4(25)
    );
\ShiftReg_DP_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => ShiftReg_DN(25),
      Q => data4(26)
    );
\ShiftReg_DP_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => ShiftReg_DN(26),
      Q => data4(27)
    );
\ShiftReg_DP_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => ShiftReg_DN(27),
      Q => data4(28)
    );
\ShiftReg_DP_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => ShiftReg_DN(28),
      Q => data4(29)
    );
\ShiftReg_DP_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => ShiftReg_DN(29),
      Q => data4(30)
    );
\ShiftReg_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => ShiftReg_DN(2),
      Q => data4(3)
    );
\ShiftReg_DP_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(2),
      D => ShiftReg_DN(30),
      Q => data4(31)
    );
\ShiftReg_DP_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(2),
      D => ShiftReg_DN(31),
      Q => SPIOutputContent_D(31)
    );
\ShiftReg_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => ShiftReg_DN(3),
      Q => data4(4)
    );
\ShiftReg_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => ShiftReg_DN(4),
      Q => data4(5)
    );
\ShiftReg_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => ShiftReg_DN(5),
      Q => data4(6)
    );
\ShiftReg_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => ShiftReg_DN(6),
      Q => data4(7)
    );
\ShiftReg_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => ShiftReg_DN(7),
      Q => data4(8)
    );
\ShiftReg_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => ShiftReg_DN(8),
      Q => data4(9)
    );
\ShiftReg_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \ShiftReg_DP[31]_i_1_n_0\,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => ShiftReg_DN(9),
      Q => data4(10)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_SimpleRegister is
  port (
    TimestampOverflowBufferOverflow_S : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__10\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \State_DP_reg[3]\ : in STD_LOGIC;
    TimestampOverflow_S : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_SimpleRegister : entity is "SimpleRegister";
end brd_testAERDVSSM_0_0_SimpleRegister;

architecture STRUCTURE of brd_testAERDVSSM_0_0_SimpleRegister is
  signal \Output_SO[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \Output_SO[0]_i_4_n_0\ : STD_LOGIC;
  signal \Output_SO[0]_i_5_n_0\ : STD_LOGIC;
  signal Overflow_S : STD_LOGIC;
begin
\Output_SO[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \State_DP_reg[3]\,
      I1 => \Output_SO[0]_i_3__0_n_0\,
      I2 => \Output_SO[0]_i_4_n_0\,
      I3 => \Output_SO[0]_i_5_n_0\,
      I4 => TimestampOverflow_S,
      O => Overflow_S
    );
\Output_SO[0]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => Q(10),
      I1 => Q(5),
      I2 => Q(2),
      I3 => Q(0),
      O => \Output_SO[0]_i_3__0_n_0\
    );
\Output_SO[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => Q(6),
      I1 => Q(1),
      I2 => Q(11),
      I3 => Q(4),
      O => \Output_SO[0]_i_4_n_0\
    );
\Output_SO[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => Q(9),
      I1 => Q(3),
      I2 => Q(8),
      I3 => Q(7),
      O => \Output_SO[0]_i_5_n_0\
    );
\Output_SO_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Overflow_S,
      Q => TimestampOverflowBufferOverflow_S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_SimpleRegister_12 is
  port (
    ROIFilterOutValidReg_S : out STD_LOGIC;
    \Output_SO_reg[7]\ : out STD_LOGIC;
    \Output_SO_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    LogicClk_CI : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_SimpleRegister_12 : entity is "SimpleRegister";
end brd_testAERDVSSM_0_0_SimpleRegister_12;

architecture STRUCTURE of brd_testAERDVSSM_0_0_SimpleRegister_12 is
  signal \^roifilteroutvalidreg_s\ : STD_LOGIC;
begin
  ROIFilterOutValidReg_S <= \^roifilteroutvalidreg_s\;
\Output_SO[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^roifilteroutvalidreg_s\,
      I1 => Q(0),
      O => \Output_SO_reg[7]\
    );
\Output_SO_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => \Output_SO_reg[0]_0\(0),
      Q => \^roifilteroutvalidreg_s\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_SimpleRegister_14 is
  port (
    RowOnlyFilterOutValidReg_S : out STD_LOGIC;
    RowOnlyFilterInValidReg_S : in STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_SimpleRegister_14 : entity is "SimpleRegister";
end brd_testAERDVSSM_0_0_SimpleRegister_14;

architecture STRUCTURE of brd_testAERDVSSM_0_0_SimpleRegister_14 is
begin
\Output_SO_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => RowOnlyFilterInValidReg_S,
      Q => RowOnlyFilterOutValidReg_S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_SimpleRegister_16 is
  port (
    \Count_DP_reg[39]\ : out STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_SimpleRegister_16 : entity is "SimpleRegister";
end brd_testAERDVSSM_0_0_SimpleRegister_16;

architecture STRUCTURE of brd_testAERDVSSM_0_0_SimpleRegister_16 is
  signal StatisticsEventsColumn_SP : STD_LOGIC;
begin
\Count_DP[0]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => StatisticsEventsColumn_SP,
      I1 => DI(0),
      O => \Count_DP_reg[39]\
    );
\Output_SO_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => D(0),
      Q => StatisticsEventsColumn_SP
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_SimpleRegister_18 is
  port (
    \Count_DP_reg[39]\ : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \out\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    DVSAERReq_ABI : in STD_LOGIC;
    \DVSAERFifoControlOut_S[WriteSide][AlmostFull_S]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_SimpleRegister_18 : entity is "SimpleRegister";
end brd_testAERDVSSM_0_0_SimpleRegister_18;

architecture STRUCTURE of brd_testAERDVSSM_0_0_SimpleRegister_18 is
  signal StatisticsEventsDropped_SN : STD_LOGIC;
  signal StatisticsEventsDropped_SP : STD_LOGIC;
begin
\Count_DP[0]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => StatisticsEventsDropped_SP,
      I1 => DI(0),
      O => \Count_DP_reg[39]\
    );
\Output_SO[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(1),
      I2 => \out\(2),
      I3 => DI(0),
      I4 => DVSAERReq_ABI,
      I5 => \DVSAERFifoControlOut_S[WriteSide][AlmostFull_S]\,
      O => StatisticsEventsDropped_SN
    );
\Output_SO_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => StatisticsEventsDropped_SN,
      Q => StatisticsEventsDropped_SP
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_SimpleRegister_20 is
  port (
    \Count_DP_reg[39]\ : out STD_LOGIC;
    StatisticsEventsRow_SN : in STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_SimpleRegister_20 : entity is "SimpleRegister";
end brd_testAERDVSSM_0_0_SimpleRegister_20;

architecture STRUCTURE of brd_testAERDVSSM_0_0_SimpleRegister_20 is
  signal StatisticsEventsRow_SP : STD_LOGIC;
begin
\Count_DP[0]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => StatisticsEventsRow_SP,
      I1 => \DVSAERConfigReg_D_reg[Run_S]_rep\,
      O => \Count_DP_reg[39]\
    );
\Output_SO_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => StatisticsEventsRow_SN,
      Q => StatisticsEventsRow_SP
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_SimpleRegister_22 is
  port (
    \Count_DP_reg[39]\ : out STD_LOGIC;
    StatisticsFilteredPixels_SN : in STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_SimpleRegister_22 : entity is "SimpleRegister";
end brd_testAERDVSSM_0_0_SimpleRegister_22;

architecture STRUCTURE of brd_testAERDVSSM_0_0_SimpleRegister_22 is
  signal \Output_SO_reg_n_0_[0]\ : STD_LOGIC;
begin
\Count_DP[0]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \Output_SO_reg_n_0_[0]\,
      I1 => DI(0),
      O => \Count_DP_reg[39]\
    );
\Output_SO_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => StatisticsFilteredPixels_SN,
      Q => \Output_SO_reg_n_0_[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_SimpleRegister_5 is
  port (
    \Count_DP_reg[11]\ : out STD_LOGIC;
    \AERSMOutFifoData_DO[11]\ : out STD_LOGIC;
    \Output_SO_reg[0]_0\ : out STD_LOGIC;
    \Count_DP_reg[14]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    HighestTimestampSent_SP_reg : out STD_LOGIC;
    HighestTimestampSent_SP_reg_0 : out STD_LOGIC;
    Overflow_S : in STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \State_DP_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \TimestampBuffer_D_reg[13]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 14 downto 0 );
    HighestTimestampSent_SP_reg_1 : in STD_LOGIC;
    \TimestampBuffer_D_reg[14]\ : in STD_LOGIC;
    \TimestampBuffer_D_reg[8]\ : in STD_LOGIC;
    HighestTimestampSent_SP : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_SimpleRegister_5 : entity is "SimpleRegister";
end brd_testAERDVSSM_0_0_SimpleRegister_5;

architecture STRUCTURE of brd_testAERDVSSM_0_0_SimpleRegister_5 is
  signal \Count_DP[14]_i_5_n_0\ : STD_LOGIC;
  signal \Count_DP[14]_i_6_n_0\ : STD_LOGIC;
  signal \Count_DP[14]_i_7_n_0\ : STD_LOGIC;
  signal \^count_dp_reg[11]\ : STD_LOGIC;
  signal \^count_dp_reg[14]\ : STD_LOGIC;
  signal HighestTimestampSent_SP_i_2_n_0 : STD_LOGIC;
  signal \^highesttimestampsent_sp_reg\ : STD_LOGIC;
begin
  \Count_DP_reg[11]\ <= \^count_dp_reg[11]\;
  \Count_DP_reg[14]\ <= \^count_dp_reg[14]\;
  HighestTimestampSent_SP_reg <= \^highesttimestampsent_sp_reg\;
AERSMOutFifoWrite_SO_INST_0_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFD"
    )
        port map (
      I0 => \State_DP_reg[4]\(1),
      I1 => \State_DP_reg[4]\(2),
      I2 => \State_DP_reg[4]\(3),
      I3 => \State_DP_reg[4]\(4),
      I4 => \State_DP_reg[4]\(0),
      I5 => \^count_dp_reg[11]\,
      O => \AERSMOutFifoData_DO[11]\
    );
\Count_DP[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCCCCCCCCCCCCDE"
    )
        port map (
      I0 => \State_DP_reg[4]\(0),
      I1 => \^count_dp_reg[11]\,
      I2 => \State_DP_reg[4]\(1),
      I3 => \State_DP_reg[4]\(2),
      I4 => \State_DP_reg[4]\(4),
      I5 => \State_DP_reg[4]\(3),
      O => E(0)
    );
\Count_DP[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \Count_DP[14]_i_5_n_0\,
      I1 => \Count_DP[14]_i_6_n_0\,
      I2 => \Count_DP[14]_i_7_n_0\,
      I3 => Q(3),
      I4 => Q(6),
      I5 => Q(5),
      O => \^count_dp_reg[14]\
    );
\Count_DP[14]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => Q(14),
      I1 => Q(13),
      I2 => Q(10),
      I3 => Q(8),
      O => \Count_DP[14]_i_5_n_0\
    );
\Count_DP[14]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => Q(12),
      I1 => Q(9),
      I2 => Q(11),
      I3 => Q(4),
      O => \Count_DP[14]_i_6_n_0\
    );
\Count_DP[14]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(7),
      I3 => Q(0),
      O => \Count_DP[14]_i_7_n_0\
    );
HighestTimestampSent_SP_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBA8888888A"
    )
        port map (
      I0 => HighestTimestampSent_SP_i_2_n_0,
      I1 => \^highesttimestampsent_sp_reg\,
      I2 => HighestTimestampSent_SP_reg_1,
      I3 => \TimestampBuffer_D_reg[14]\,
      I4 => \TimestampBuffer_D_reg[8]\,
      I5 => HighestTimestampSent_SP,
      O => HighestTimestampSent_SP_reg_0
    );
HighestTimestampSent_SP_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8C80"
    )
        port map (
      I0 => \TimestampBuffer_D_reg[13]\,
      I1 => \State_DP_reg[4]\(1),
      I2 => \State_DP_reg[4]\(0),
      I3 => \^count_dp_reg[11]\,
      O => HighestTimestampSent_SP_i_2_n_0
    );
\Output_SO[0]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000100000100"
    )
        port map (
      I0 => \State_DP_reg[4]\(3),
      I1 => \State_DP_reg[4]\(4),
      I2 => \State_DP_reg[4]\(2),
      I3 => \State_DP_reg[4]\(1),
      I4 => \^count_dp_reg[11]\,
      I5 => \State_DP_reg[4]\(0),
      O => \^highesttimestampsent_sp_reg\
    );
\Output_SO[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00000100"
    )
        port map (
      I0 => \State_DP_reg[4]\(1),
      I1 => \State_DP_reg[4]\(3),
      I2 => \State_DP_reg[4]\(2),
      I3 => \State_DP_reg[4]\(0),
      I4 => \State_DP_reg[4]\(4),
      I5 => \^count_dp_reg[14]\,
      O => \Output_SO_reg[0]_0\
    );
\Output_SO_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Overflow_S,
      Q => \^count_dp_reg[11]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_SimpleRegister_7 is
  port (
    DVSEventOutValidReg_S : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    LogicClk_CI : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_SimpleRegister_7 : entity is "SimpleRegister";
end brd_testAERDVSSM_0_0_SimpleRegister_7;

architecture STRUCTURE of brd_testAERDVSSM_0_0_SimpleRegister_7 is
begin
\Output_SO_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => E(0),
      Q => DVSEventOutValidReg_S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_SimpleRegister_9 is
  port (
    PixelFilterOutValidReg_S : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    LogicClk_CI : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_SimpleRegister_9 : entity is "SimpleRegister";
end brd_testAERDVSSM_0_0_SimpleRegister_9;

architecture STRUCTURE of brd_testAERDVSSM_0_0_SimpleRegister_9 is
begin
\Output_SO_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => E(0),
      Q => PixelFilterOutValidReg_S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0\ is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \Output_SO_reg[0]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Output_SO_reg[0]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Output_SO_reg[0]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Output_SO_reg[0]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    DVSAERData_AI : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    LogicClk_CI : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0\ : entity is "SimpleRegister";
end \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0\;

architecture STRUCTURE of \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0\ is
  signal DVSEventDataReg_D : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \Output_SO[7]_i_2_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Output_SO[0]_i_1__2\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \Output_SO[1]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \Output_SO[2]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \Output_SO[3]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \Output_SO[4]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \Output_SO[5]_i_1\ : label is "soft_lutpair6";
begin
  Q(10 downto 0) <= \^q\(10 downto 0);
\Output_SO[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0530"
    )
        port map (
      I0 => DVSAERData_AI(1),
      I1 => DVSAERData_AI(0),
      I2 => \out\(0),
      I3 => \out\(1),
      O => DVSEventDataReg_D(0)
    );
\Output_SO[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4A"
    )
        port map (
      I0 => \out\(0),
      I1 => DVSAERData_AI(0),
      I2 => \out\(1),
      O => DVSEventDataReg_D(12)
    );
\Output_SO[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0530"
    )
        port map (
      I0 => DVSAERData_AI(2),
      I1 => DVSAERData_AI(1),
      I2 => \out\(0),
      I3 => \out\(1),
      O => DVSEventDataReg_D(1)
    );
\Output_SO[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0530"
    )
        port map (
      I0 => DVSAERData_AI(3),
      I1 => DVSAERData_AI(2),
      I2 => \out\(0),
      I3 => \out\(1),
      O => DVSEventDataReg_D(2)
    );
\Output_SO[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0530"
    )
        port map (
      I0 => DVSAERData_AI(4),
      I1 => DVSAERData_AI(3),
      I2 => \out\(0),
      I3 => \out\(1),
      O => DVSEventDataReg_D(3)
    );
\Output_SO[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1C10"
    )
        port map (
      I0 => DVSAERData_AI(5),
      I1 => \out\(0),
      I2 => \out\(1),
      I3 => DVSAERData_AI(4),
      O => DVSEventDataReg_D(4)
    );
\Output_SO[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000F9900"
    )
        port map (
      I0 => DVSAERData_AI(5),
      I1 => DVSAERData_AI(4),
      I2 => DVSAERData_AI(6),
      I3 => \out\(0),
      I4 => \out\(1),
      O => DVSEventDataReg_D(5)
    );
\Output_SO[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF870000008700"
    )
        port map (
      I0 => DVSAERData_AI(4),
      I1 => DVSAERData_AI(5),
      I2 => DVSAERData_AI(6),
      I3 => \out\(0),
      I4 => \out\(1),
      I5 => DVSAERData_AI(7),
      O => DVSEventDataReg_D(6)
    );
\Output_SO[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0440FFFF"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(1),
      I2 => DVSAERData_AI(8),
      I3 => DVSAERData_AI(7),
      I4 => \Output_SO[7]_i_2_n_0\,
      O => DVSEventDataReg_D(7)
    );
\Output_SO[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFFFFFFFDDDDDDD"
    )
        port map (
      I0 => \out\(0),
      I1 => \out\(1),
      I2 => DVSAERData_AI(5),
      I3 => DVSAERData_AI(4),
      I4 => DVSAERData_AI(6),
      I5 => DVSAERData_AI(7),
      O => \Output_SO[7]_i_2_n_0\
    );
\Output_SO[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22200002"
    )
        port map (
      I0 => \out\(1),
      I1 => \out\(0),
      I2 => DVSAERData_AI(7),
      I3 => DVSAERData_AI(8),
      I4 => DVSAERData_AI(9),
      O => DVSEventDataReg_D(8)
    );
\Output_SO_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => AR(0),
      D => DVSEventDataReg_D(0),
      Q => \^q\(0)
    );
\Output_SO_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => AR(0),
      D => DVSEventDataReg_D(12),
      Q => \^q\(9)
    );
\Output_SO_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => AR(0),
      D => D(0),
      Q => \^q\(10)
    );
\Output_SO_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => AR(0),
      D => DVSEventDataReg_D(1),
      Q => \^q\(1)
    );
\Output_SO_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => AR(0),
      D => DVSEventDataReg_D(2),
      Q => \^q\(2)
    );
\Output_SO_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => AR(0),
      D => DVSEventDataReg_D(3),
      Q => \^q\(3)
    );
\Output_SO_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => AR(0),
      D => DVSEventDataReg_D(4),
      Q => \^q\(4)
    );
\Output_SO_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => AR(0),
      D => DVSEventDataReg_D(5),
      Q => \^q\(5)
    );
\Output_SO_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => AR(0),
      D => DVSEventDataReg_D(6),
      Q => \^q\(6)
    );
\Output_SO_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => AR(0),
      D => DVSEventDataReg_D(7),
      Q => \^q\(7)
    );
\Output_SO_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => AR(0),
      D => DVSEventDataReg_D(8),
      Q => \^q\(8)
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(8),
      O => \Output_SO_reg[0]_2\(0)
    );
\i__carry__0_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(8),
      O => \Output_SO_reg[0]_3\(0)
    );
\i__carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      O => \Output_SO_reg[0]_1\(3)
    );
\i__carry_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => DI(2)
    );
\i__carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \Output_SO_reg[0]_1\(2)
    );
\i__carry_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => DI(1)
    );
\i__carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \Output_SO_reg[0]_1\(1)
    );
\i__carry_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => DI(0)
    );
\i__carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \Output_SO_reg[0]_1\(0)
    );
\i__carry_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      O => \Output_SO_reg[0]_0\(3)
    );
\i__carry_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \Output_SO_reg[0]_0\(2)
    );
\i__carry_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(7),
      O => S(3)
    );
\i__carry_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \Output_SO_reg[0]_0\(1)
    );
\i__carry_i_6__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => S(2)
    );
\i__carry_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \Output_SO_reg[0]_0\(0)
    );
\i__carry_i_7__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => S(1)
    );
\i__carry_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_10\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    StatisticsFilteredPixels_SN : out STD_LOGIC;
    \Output_SO_reg[2]_0\ : in STD_LOGIC;
    ROIFilterOutValidReg_S : in STD_LOGIC;
    \Output_SO_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Output_SO_reg[13]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    LogicClk_CI : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_10\ : entity is "SimpleRegister";
end \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_10\;

architecture STRUCTURE of \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_10\ is
  signal \Output_SO[13]_i_14_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_15_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_16_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_17_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_18_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_19_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_20_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_21_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_22_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_23_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_24_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_25_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_26_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_27_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_28_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_29_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_30_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_31_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_32_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_33_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_34_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_35_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_36_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_37_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_3_n_0\ : STD_LOGIC;
  signal \Output_SO[13]_i_4_n_0\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_10_n_1\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_10_n_2\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_10_n_3\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_11_n_1\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_11_n_2\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_11_n_3\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_12_n_1\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_12_n_2\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_12_n_3\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_13_n_1\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_13_n_2\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_13_n_3\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_6_n_1\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_6_n_2\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_6_n_3\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_7_n_1\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_7_n_2\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_7_n_3\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_8_n_1\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_8_n_2\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_8_n_3\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_9_n_1\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_9_n_2\ : STD_LOGIC;
  signal \Output_SO_reg[13]_i_9_n_3\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \NLW_Output_SO_reg[13]_i_10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Output_SO_reg[13]_i_10_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Output_SO_reg[13]_i_11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Output_SO_reg[13]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Output_SO_reg[13]_i_12_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Output_SO_reg[13]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Output_SO_reg[13]_i_13_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Output_SO_reg[13]_i_13_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Output_SO_reg[13]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Output_SO_reg[13]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Output_SO_reg[13]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Output_SO_reg[13]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Output_SO_reg[13]_i_8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Output_SO_reg[13]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Output_SO_reg[13]_i_9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Output_SO_reg[13]_i_9_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Output_SO[0]_i_1__3\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \Output_SO[13]_i_1\ : label is "soft_lutpair9";
begin
  Q(10 downto 0) <= \^q\(10 downto 0);
\Output_SO[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008880"
    )
        port map (
      I0 => \^q\(10),
      I1 => ROIFilterOutValidReg_S,
      I2 => \Output_SO[13]_i_4_n_0\,
      I3 => \Output_SO[13]_i_3_n_0\,
      I4 => \Output_SO_reg[2]_0\,
      O => StatisticsFilteredPixels_SN
    );
\Output_SO[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AB00FF00"
    )
        port map (
      I0 => \Output_SO_reg[2]_0\,
      I1 => \Output_SO[13]_i_3_n_0\,
      I2 => \Output_SO[13]_i_4_n_0\,
      I3 => ROIFilterOutValidReg_S,
      I4 => \^q\(10),
      O => E(0)
    );
\Output_SO[13]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(8),
      I2 => \^q\(6),
      O => \Output_SO[13]_i_14_n_0\
    );
\Output_SO[13]_i_15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(3),
      O => \Output_SO[13]_i_15_n_0\
    );
\Output_SO[13]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \Output_SO[13]_i_16_n_0\
    );
\Output_SO[13]_i_17\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(8),
      I2 => \^q\(6),
      O => \Output_SO[13]_i_17_n_0\
    );
\Output_SO[13]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(3),
      O => \Output_SO[13]_i_18_n_0\
    );
\Output_SO[13]_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \Output_SO[13]_i_19_n_0\
    );
\Output_SO[13]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(8),
      I2 => \^q\(6),
      O => \Output_SO[13]_i_20_n_0\
    );
\Output_SO[13]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(3),
      O => \Output_SO[13]_i_21_n_0\
    );
\Output_SO[13]_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \Output_SO[13]_i_22_n_0\
    );
\Output_SO[13]_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(8),
      I2 => \^q\(6),
      O => \Output_SO[13]_i_23_n_0\
    );
\Output_SO[13]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(3),
      O => \Output_SO[13]_i_24_n_0\
    );
\Output_SO[13]_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \Output_SO[13]_i_25_n_0\
    );
\Output_SO[13]_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(8),
      I2 => \^q\(6),
      O => \Output_SO[13]_i_26_n_0\
    );
\Output_SO[13]_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(3),
      O => \Output_SO[13]_i_27_n_0\
    );
\Output_SO[13]_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \Output_SO[13]_i_28_n_0\
    );
\Output_SO[13]_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(8),
      I2 => \^q\(6),
      O => \Output_SO[13]_i_29_n_0\
    );
\Output_SO[13]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \Output_SO_reg[13]_i_6_n_1\,
      I1 => \Output_SO_reg[13]_i_7_n_1\,
      I2 => \Output_SO_reg[13]_i_8_n_1\,
      I3 => \Output_SO_reg[13]_i_9_n_1\,
      O => \Output_SO[13]_i_3_n_0\
    );
\Output_SO[13]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(3),
      O => \Output_SO[13]_i_30_n_0\
    );
\Output_SO[13]_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \Output_SO[13]_i_31_n_0\
    );
\Output_SO[13]_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(8),
      I2 => \^q\(6),
      O => \Output_SO[13]_i_32_n_0\
    );
\Output_SO[13]_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(3),
      O => \Output_SO[13]_i_33_n_0\
    );
\Output_SO[13]_i_34\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \Output_SO[13]_i_34_n_0\
    );
\Output_SO[13]_i_35\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(8),
      I2 => \^q\(6),
      O => \Output_SO[13]_i_35_n_0\
    );
\Output_SO[13]_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(4),
      I2 => \^q\(3),
      O => \Output_SO[13]_i_36_n_0\
    );
\Output_SO[13]_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      O => \Output_SO[13]_i_37_n_0\
    );
\Output_SO[13]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \Output_SO_reg[13]_i_10_n_1\,
      I1 => \Output_SO_reg[13]_i_11_n_1\,
      I2 => \Output_SO_reg[13]_i_12_n_1\,
      I3 => \Output_SO_reg[13]_i_13_n_1\,
      O => \Output_SO[13]_i_4_n_0\
    );
\Output_SO_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]_0\(0),
      CLR => AR(0),
      D => \Output_SO_reg[13]_0\(0),
      Q => \^q\(0)
    );
\Output_SO_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]_0\(0),
      CLR => AR(0),
      D => \Output_SO_reg[13]_0\(9),
      Q => \^q\(9)
    );
\Output_SO_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]_0\(0),
      CLR => AR(0),
      D => \Output_SO_reg[13]_0\(10),
      Q => \^q\(10)
    );
\Output_SO_reg[13]_i_10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_Output_SO_reg[13]_i_10_CO_UNCONNECTED\(3),
      CO(2) => \Output_SO_reg[13]_i_10_n_1\,
      CO(1) => \Output_SO_reg[13]_i_10_n_2\,
      CO(0) => \Output_SO_reg[13]_i_10_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_Output_SO_reg[13]_i_10_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \Output_SO[13]_i_26_n_0\,
      S(1) => \Output_SO[13]_i_27_n_0\,
      S(0) => \Output_SO[13]_i_28_n_0\
    );
\Output_SO_reg[13]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_Output_SO_reg[13]_i_11_CO_UNCONNECTED\(3),
      CO(2) => \Output_SO_reg[13]_i_11_n_1\,
      CO(1) => \Output_SO_reg[13]_i_11_n_2\,
      CO(0) => \Output_SO_reg[13]_i_11_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_Output_SO_reg[13]_i_11_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \Output_SO[13]_i_29_n_0\,
      S(1) => \Output_SO[13]_i_30_n_0\,
      S(0) => \Output_SO[13]_i_31_n_0\
    );
\Output_SO_reg[13]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_Output_SO_reg[13]_i_12_CO_UNCONNECTED\(3),
      CO(2) => \Output_SO_reg[13]_i_12_n_1\,
      CO(1) => \Output_SO_reg[13]_i_12_n_2\,
      CO(0) => \Output_SO_reg[13]_i_12_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_Output_SO_reg[13]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \Output_SO[13]_i_32_n_0\,
      S(1) => \Output_SO[13]_i_33_n_0\,
      S(0) => \Output_SO[13]_i_34_n_0\
    );
\Output_SO_reg[13]_i_13\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_Output_SO_reg[13]_i_13_CO_UNCONNECTED\(3),
      CO(2) => \Output_SO_reg[13]_i_13_n_1\,
      CO(1) => \Output_SO_reg[13]_i_13_n_2\,
      CO(0) => \Output_SO_reg[13]_i_13_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_Output_SO_reg[13]_i_13_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \Output_SO[13]_i_35_n_0\,
      S(1) => \Output_SO[13]_i_36_n_0\,
      S(0) => \Output_SO[13]_i_37_n_0\
    );
\Output_SO_reg[13]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_Output_SO_reg[13]_i_6_CO_UNCONNECTED\(3),
      CO(2) => \Output_SO_reg[13]_i_6_n_1\,
      CO(1) => \Output_SO_reg[13]_i_6_n_2\,
      CO(0) => \Output_SO_reg[13]_i_6_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_Output_SO_reg[13]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \Output_SO[13]_i_14_n_0\,
      S(1) => \Output_SO[13]_i_15_n_0\,
      S(0) => \Output_SO[13]_i_16_n_0\
    );
\Output_SO_reg[13]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_Output_SO_reg[13]_i_7_CO_UNCONNECTED\(3),
      CO(2) => \Output_SO_reg[13]_i_7_n_1\,
      CO(1) => \Output_SO_reg[13]_i_7_n_2\,
      CO(0) => \Output_SO_reg[13]_i_7_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_Output_SO_reg[13]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \Output_SO[13]_i_17_n_0\,
      S(1) => \Output_SO[13]_i_18_n_0\,
      S(0) => \Output_SO[13]_i_19_n_0\
    );
\Output_SO_reg[13]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_Output_SO_reg[13]_i_8_CO_UNCONNECTED\(3),
      CO(2) => \Output_SO_reg[13]_i_8_n_1\,
      CO(1) => \Output_SO_reg[13]_i_8_n_2\,
      CO(0) => \Output_SO_reg[13]_i_8_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_Output_SO_reg[13]_i_8_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \Output_SO[13]_i_20_n_0\,
      S(1) => \Output_SO[13]_i_21_n_0\,
      S(0) => \Output_SO[13]_i_22_n_0\
    );
\Output_SO_reg[13]_i_9\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \NLW_Output_SO_reg[13]_i_9_CO_UNCONNECTED\(3),
      CO(2) => \Output_SO_reg[13]_i_9_n_1\,
      CO(1) => \Output_SO_reg[13]_i_9_n_2\,
      CO(0) => \Output_SO_reg[13]_i_9_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_Output_SO_reg[13]_i_9_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \Output_SO[13]_i_23_n_0\,
      S(1) => \Output_SO[13]_i_24_n_0\,
      S(0) => \Output_SO[13]_i_25_n_0\
    );
\Output_SO_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]_0\(0),
      CLR => AR(0),
      D => \Output_SO_reg[13]_0\(1),
      Q => \^q\(1)
    );
\Output_SO_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]_0\(0),
      CLR => AR(0),
      D => \Output_SO_reg[13]_0\(2),
      Q => \^q\(2)
    );
\Output_SO_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]_0\(0),
      CLR => AR(0),
      D => \Output_SO_reg[13]_0\(3),
      Q => \^q\(3)
    );
\Output_SO_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]_0\(0),
      CLR => AR(0),
      D => \Output_SO_reg[13]_0\(4),
      Q => \^q\(4)
    );
\Output_SO_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]_0\(0),
      CLR => AR(0),
      D => \Output_SO_reg[13]_0\(5),
      Q => \^q\(5)
    );
\Output_SO_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]_0\(0),
      CLR => AR(0),
      D => \Output_SO_reg[13]_0\(6),
      Q => \^q\(6)
    );
\Output_SO_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]_0\(0),
      CLR => AR(0),
      D => \Output_SO_reg[13]_0\(7),
      Q => \^q\(7)
    );
\Output_SO_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]_0\(0),
      CLR => AR(0),
      D => \Output_SO_reg[13]_0\(8),
      Q => \^q\(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_13\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    D : in STD_LOGIC_VECTOR ( 10 downto 0 );
    LogicClk_CI : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_13\ : entity is "SimpleRegister";
end \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_13\;

architecture STRUCTURE of \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_13\ is
begin
\Output_SO_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => D(0),
      Q => Q(0)
    );
\Output_SO_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => D(9),
      Q => Q(9)
    );
\Output_SO_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => D(10),
      Q => Q(10)
    );
\Output_SO_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => D(1),
      Q => Q(1)
    );
\Output_SO_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => D(2),
      Q => Q(2)
    );
\Output_SO_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => D(3),
      Q => Q(3)
    );
\Output_SO_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => D(4),
      Q => Q(4)
    );
\Output_SO_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => D(5),
      Q => Q(5)
    );
\Output_SO_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => D(6),
      Q => Q(6)
    );
\Output_SO_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => D(7),
      Q => Q(7)
    );
\Output_SO_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => D(8),
      Q => Q(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_8\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Output_SO_reg[13]_0\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    LogicClk_CI : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_8\ : entity is "SimpleRegister";
end \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_8\;

architecture STRUCTURE of \brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_8\ is
begin
\Output_SO_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => AR(0),
      D => \Output_SO_reg[13]_0\(0),
      Q => Q(0)
    );
\Output_SO_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => AR(0),
      D => \Output_SO_reg[13]_0\(9),
      Q => Q(9)
    );
\Output_SO_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => AR(0),
      D => \Output_SO_reg[13]_0\(10),
      Q => Q(10)
    );
\Output_SO_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => AR(0),
      D => \Output_SO_reg[13]_0\(1),
      Q => Q(1)
    );
\Output_SO_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => AR(0),
      D => \Output_SO_reg[13]_0\(2),
      Q => Q(2)
    );
\Output_SO_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => AR(0),
      D => \Output_SO_reg[13]_0\(3),
      Q => Q(3)
    );
\Output_SO_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => AR(0),
      D => \Output_SO_reg[13]_0\(4),
      Q => Q(4)
    );
\Output_SO_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => AR(0),
      D => \Output_SO_reg[13]_0\(5),
      Q => Q(5)
    );
\Output_SO_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => AR(0),
      D => \Output_SO_reg[13]_0\(6),
      Q => Q(6)
    );
\Output_SO_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => AR(0),
      D => \Output_SO_reg[13]_0\(7),
      Q => Q(7)
    );
\Output_SO_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => E(0),
      CLR => AR(0),
      D => \Output_SO_reg[13]_0\(8),
      Q => Q(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \brd_testAERDVSSM_0_0_SimpleRegister__parameterized1\ is
  port (
    \Output_SO_reg[0]_0\ : out STD_LOGIC;
    \Output_SO_reg[0]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    LogicClk_CI : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \brd_testAERDVSSM_0_0_SimpleRegister__parameterized1\ : entity is "SimpleRegister";
end \brd_testAERDVSSM_0_0_SimpleRegister__parameterized1\;

architecture STRUCTURE of \brd_testAERDVSSM_0_0_SimpleRegister__parameterized1\ is
  signal \Output_SO[13]_i_5_n_0\ : STD_LOGIC;
  signal \Output_SO_reg_n_0_[0]\ : STD_LOGIC;
  signal \Output_SO_reg_n_0_[1]\ : STD_LOGIC;
  signal \Output_SO_reg_n_0_[2]\ : STD_LOGIC;
  signal \Output_SO_reg_n_0_[3]\ : STD_LOGIC;
  signal \Output_SO_reg_n_0_[4]\ : STD_LOGIC;
  signal \Output_SO_reg_n_0_[5]\ : STD_LOGIC;
  signal \Output_SO_reg_n_0_[6]\ : STD_LOGIC;
  signal \Output_SO_reg_n_0_[7]\ : STD_LOGIC;
begin
\Output_SO[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \Output_SO_reg_n_0_[2]\,
      I1 => \Output_SO_reg_n_0_[3]\,
      I2 => \Output_SO_reg_n_0_[0]\,
      I3 => \Output_SO_reg_n_0_[1]\,
      I4 => \Output_SO[13]_i_5_n_0\,
      O => \Output_SO_reg[0]_0\
    );
\Output_SO[13]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \Output_SO_reg_n_0_[5]\,
      I1 => \Output_SO_reg_n_0_[4]\,
      I2 => \Output_SO_reg_n_0_[7]\,
      I3 => \Output_SO_reg_n_0_[6]\,
      O => \Output_SO[13]_i_5_n_0\
    );
\Output_SO_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]_1\,
      CLR => AR(1),
      D => Q(0),
      Q => \Output_SO_reg_n_0_[0]\
    );
\Output_SO_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]_1\,
      CLR => AR(1),
      D => Q(1),
      Q => \Output_SO_reg_n_0_[1]\
    );
\Output_SO_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]_1\,
      CLR => AR(1),
      D => Q(2),
      Q => \Output_SO_reg_n_0_[2]\
    );
\Output_SO_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]_1\,
      CLR => AR(1),
      D => Q(3),
      Q => \Output_SO_reg_n_0_[3]\
    );
\Output_SO_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]_1\,
      CLR => AR(0),
      D => Q(4),
      Q => \Output_SO_reg_n_0_[4]\
    );
\Output_SO_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]_1\,
      CLR => AR(0),
      D => Q(5),
      Q => \Output_SO_reg_n_0_[5]\
    );
\Output_SO_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]_1\,
      CLR => AR(0),
      D => Q(6),
      Q => \Output_SO_reg_n_0_[6]\
    );
\Output_SO_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \Output_SO_reg[0]_1\,
      CLR => AR(0),
      D => Q(7),
      Q => \Output_SO_reg_n_0_[7]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \brd_testAERDVSSM_0_0_SimpleRegister__parameterized1_11\ is
  port (
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Output_SO : out STD_LOGIC_VECTOR ( 7 downto 0 );
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Output_SO_reg[0]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Output_SO_reg[0]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    DVSEventOutValidReg_S : in STD_LOGIC;
    \Output_SO_reg[7]_0\ : in STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Output_SO_reg[6]_0\ : in STD_LOGIC;
    \Output_SO_reg[5]_0\ : in STD_LOGIC;
    \Output_SO_reg[4]_0\ : in STD_LOGIC;
    \Output_SO_reg[3]_0\ : in STD_LOGIC;
    \Output_SO_reg[2]_0\ : in STD_LOGIC;
    \Output_SO_reg[1]_0\ : in STD_LOGIC;
    \Output_SO_reg[0]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \brd_testAERDVSSM_0_0_SimpleRegister__parameterized1_11\ : entity is "SimpleRegister";
end \brd_testAERDVSSM_0_0_SimpleRegister__parameterized1_11\;

architecture STRUCTURE of \brd_testAERDVSSM_0_0_SimpleRegister__parameterized1_11\ is
  signal \^output_so\ : STD_LOGIC_VECTOR ( 7 downto 0 );
begin
  Output_SO(7 downto 0) <= \^output_so\(7 downto 0);
\Output_SO_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => DVSEventOutValidReg_S,
      CLR => AR(0),
      D => \Output_SO_reg[0]_2\,
      Q => \^output_so\(0)
    );
\Output_SO_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => DVSEventOutValidReg_S,
      CLR => AR(0),
      D => \Output_SO_reg[1]_0\,
      Q => \^output_so\(1)
    );
\Output_SO_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => DVSEventOutValidReg_S,
      CLR => AR(0),
      D => \Output_SO_reg[2]_0\,
      Q => \^output_so\(2)
    );
\Output_SO_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => DVSEventOutValidReg_S,
      CLR => AR(0),
      D => \Output_SO_reg[3]_0\,
      Q => \^output_so\(3)
    );
\Output_SO_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => DVSEventOutValidReg_S,
      CLR => AR(0),
      D => \Output_SO_reg[4]_0\,
      Q => \^output_so\(4)
    );
\Output_SO_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => DVSEventOutValidReg_S,
      CLR => AR(0),
      D => \Output_SO_reg[5]_0\,
      Q => \^output_so\(5)
    );
\Output_SO_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => DVSEventOutValidReg_S,
      CLR => AR(0),
      D => \Output_SO_reg[6]_0\,
      Q => \^output_so\(6)
    );
\Output_SO_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => DVSEventOutValidReg_S,
      CLR => AR(0),
      D => \Output_SO_reg[7]_0\,
      Q => \^output_so\(7)
    );
\i__carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^output_so\(6),
      I1 => \^output_so\(7),
      O => \Output_SO_reg[0]_1\(3)
    );
\i__carry_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^output_so\(6),
      I1 => \^output_so\(7),
      O => DI(3)
    );
\i__carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^output_so\(4),
      I1 => \^output_so\(5),
      O => \Output_SO_reg[0]_1\(2)
    );
\i__carry_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^output_so\(5),
      O => DI(2)
    );
\i__carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^output_so\(2),
      I1 => \^output_so\(3),
      O => \Output_SO_reg[0]_1\(1)
    );
\i__carry_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^output_so\(2),
      I1 => \^output_so\(3),
      O => DI(1)
    );
\i__carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^output_so\(0),
      I1 => \^output_so\(1),
      O => \Output_SO_reg[0]_1\(0)
    );
\i__carry_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^output_so\(0),
      I1 => \^output_so\(1),
      O => DI(0)
    );
\i__carry_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^output_so\(6),
      I1 => \^output_so\(7),
      O => \Output_SO_reg[0]_0\(3)
    );
\i__carry_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^output_so\(6),
      I1 => \^output_so\(7),
      O => S(3)
    );
\i__carry_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^output_so\(5),
      I1 => \^output_so\(4),
      O => \Output_SO_reg[0]_0\(2)
    );
\i__carry_i_6__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^output_so\(4),
      I1 => \^output_so\(5),
      O => S(2)
    );
\i__carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^output_so\(2),
      I1 => \^output_so\(3),
      O => \Output_SO_reg[0]_0\(1)
    );
\i__carry_i_7__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^output_so\(2),
      I1 => \^output_so\(3),
      O => S(1)
    );
\i__carry_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^output_so\(0),
      I1 => \^output_so\(1),
      O => \Output_SO_reg[0]_0\(0)
    );
\i__carry_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^output_so\(0),
      I1 => \^output_so\(1),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_TimestampSynchronizer is
  port (
    SyncOutClock_CO : out STD_LOGIC;
    Overflow_S : out STD_LOGIC;
    \Count_DP_reg[14]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Memory_SP_reg : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    SyncInClockSync_C : in STD_LOGIC;
    \DVSAERConfigReg_D_reg[Run_S]\ : in STD_LOGIC;
    \State_DP_reg[1]\ : in STD_LOGIC;
    \State_DP_reg[4]\ : in STD_LOGIC;
    TimestampOverflowBufferOverflow_S : in STD_LOGIC;
    TimestampResetBuffer_S : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__10\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_TimestampSynchronizer : entity is "TimestampSynchronizer";
end brd_testAERDVSSM_0_0_TimestampSynchronizer;

architecture STRUCTURE of brd_testAERDVSSM_0_0_TimestampSynchronizer is
  signal Confirm_DN : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal Confirm_DP : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \Confirm_DP[12]_i_2_n_0\ : STD_LOGIC;
  signal \Confirm_DP[12]_i_4_n_0\ : STD_LOGIC;
  signal \Confirm_DP[12]_i_5_n_0\ : STD_LOGIC;
  signal \Confirm_DP_reg[12]_i_3_n_1\ : STD_LOGIC;
  signal \Confirm_DP_reg[12]_i_3_n_2\ : STD_LOGIC;
  signal \Confirm_DP_reg[12]_i_3_n_3\ : STD_LOGIC;
  signal \Confirm_DP_reg[12]_i_3_n_4\ : STD_LOGIC;
  signal \Confirm_DP_reg[12]_i_3_n_5\ : STD_LOGIC;
  signal \Confirm_DP_reg[12]_i_3_n_6\ : STD_LOGIC;
  signal \Confirm_DP_reg[12]_i_3_n_7\ : STD_LOGIC;
  signal \Confirm_DP_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \Confirm_DP_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \Confirm_DP_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \Confirm_DP_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \Confirm_DP_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \Confirm_DP_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \Confirm_DP_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \Confirm_DP_reg[4]_i_2_n_7\ : STD_LOGIC;
  signal \Confirm_DP_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \Confirm_DP_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \Confirm_DP_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \Confirm_DP_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \Confirm_DP_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \Confirm_DP_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \Confirm_DP_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \Confirm_DP_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \Counter_DP[0]_i_1_n_0\ : STD_LOGIC;
  signal \Counter_DP[10]_i_1_n_0\ : STD_LOGIC;
  signal \Counter_DP[11]_i_1_n_0\ : STD_LOGIC;
  signal \Counter_DP[12]_i_1_n_0\ : STD_LOGIC;
  signal \Counter_DP[13]_i_1_n_0\ : STD_LOGIC;
  signal \Counter_DP[14]_i_1_n_0\ : STD_LOGIC;
  signal \Counter_DP[14]_i_3_n_0\ : STD_LOGIC;
  signal \Counter_DP[14]_i_4_n_0\ : STD_LOGIC;
  signal \Counter_DP[14]_i_5_n_0\ : STD_LOGIC;
  signal \Counter_DP[14]_i_6_n_0\ : STD_LOGIC;
  signal \Counter_DP[14]_i_7_n_0\ : STD_LOGIC;
  signal \Counter_DP[14]_i_8_n_0\ : STD_LOGIC;
  signal \Counter_DP[1]_i_1_n_0\ : STD_LOGIC;
  signal \Counter_DP[2]_i_1_n_0\ : STD_LOGIC;
  signal \Counter_DP[3]_i_1_n_0\ : STD_LOGIC;
  signal \Counter_DP[4]_i_1_n_0\ : STD_LOGIC;
  signal \Counter_DP[5]_i_1_n_0\ : STD_LOGIC;
  signal \Counter_DP[6]_i_1_n_0\ : STD_LOGIC;
  signal \Counter_DP[7]_i_1_n_0\ : STD_LOGIC;
  signal \Counter_DP[8]_i_1_n_0\ : STD_LOGIC;
  signal \Counter_DP[9]_i_1_n_0\ : STD_LOGIC;
  signal \Counter_DP_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \Counter_DP_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \Counter_DP_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \Counter_DP_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \Counter_DP_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \Counter_DP_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \Counter_DP_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \Counter_DP_reg[12]_i_2_n_7\ : STD_LOGIC;
  signal \Counter_DP_reg[14]_i_2_n_3\ : STD_LOGIC;
  signal \Counter_DP_reg[14]_i_2_n_6\ : STD_LOGIC;
  signal \Counter_DP_reg[14]_i_2_n_7\ : STD_LOGIC;
  signal \Counter_DP_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \Counter_DP_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \Counter_DP_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \Counter_DP_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \Counter_DP_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \Counter_DP_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \Counter_DP_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \Counter_DP_reg[4]_i_2_n_7\ : STD_LOGIC;
  signal \Counter_DP_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \Counter_DP_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \Counter_DP_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \Counter_DP_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \Counter_DP_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \Counter_DP_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \Counter_DP_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \Counter_DP_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal \Counter_DP_reg_n_0_[0]\ : STD_LOGIC;
  signal \Counter_DP_reg_n_0_[10]\ : STD_LOGIC;
  signal \Counter_DP_reg_n_0_[11]\ : STD_LOGIC;
  signal \Counter_DP_reg_n_0_[12]\ : STD_LOGIC;
  signal \Counter_DP_reg_n_0_[13]\ : STD_LOGIC;
  signal \Counter_DP_reg_n_0_[14]\ : STD_LOGIC;
  signal \Counter_DP_reg_n_0_[1]\ : STD_LOGIC;
  signal \Counter_DP_reg_n_0_[2]\ : STD_LOGIC;
  signal \Counter_DP_reg_n_0_[3]\ : STD_LOGIC;
  signal \Counter_DP_reg_n_0_[4]\ : STD_LOGIC;
  signal \Counter_DP_reg_n_0_[5]\ : STD_LOGIC;
  signal \Counter_DP_reg_n_0_[6]\ : STD_LOGIC;
  signal \Counter_DP_reg_n_0_[7]\ : STD_LOGIC;
  signal \Counter_DP_reg_n_0_[8]\ : STD_LOGIC;
  signal \Counter_DP_reg_n_0_[9]\ : STD_LOGIC;
  signal Divider_DN : STD_LOGIC;
  signal Divider_DP : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \Divider_DP[0]_i_1_n_0\ : STD_LOGIC;
  signal \Divider_DP[1]_i_1_n_0\ : STD_LOGIC;
  signal \Divider_DP[2]_i_1_n_0\ : STD_LOGIC;
  signal \Divider_DP[3]_i_1_n_0\ : STD_LOGIC;
  signal \Divider_DP[3]_i_2_n_0\ : STD_LOGIC;
  signal \Divider_DP[4]_i_1_n_0\ : STD_LOGIC;
  signal \Divider_DP[4]_i_2_n_0\ : STD_LOGIC;
  signal \Divider_DP[5]_i_1_n_0\ : STD_LOGIC;
  signal \Divider_DP[5]_i_2_n_0\ : STD_LOGIC;
  signal \Divider_DP[6]_i_2_n_0\ : STD_LOGIC;
  signal \Divider_DP[6]_i_3_n_0\ : STD_LOGIC;
  signal \Divider_DP[6]_i_4_n_0\ : STD_LOGIC;
  signal \Divider_DP[6]_i_5_n_0\ : STD_LOGIC;
  signal \Divider_DP[6]_i_6_n_0\ : STD_LOGIC;
  signal \Divider_DP[6]_i_7_n_0\ : STD_LOGIC;
  signal \Divider_DP[6]_i_8_n_0\ : STD_LOGIC;
  signal \Divider_DP[6]_i_9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_State_DP[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_State_DP[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_State_DP[1]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_State_DP[1]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_State_DP[1]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_State_DP[2]_i_10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_State_DP[2]_i_11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_State_DP[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_State_DP[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_State_DP[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_State_DP[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_State_DP[2]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_State_DP[2]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_State_DP[2]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_State_DP[2]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_State_DP[2]_i_9_n_0\ : STD_LOGIC;
  signal \Output_SO[0]_i_2_n_0\ : STD_LOGIC;
  signal State_DP : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of State_DP : signal is "yes";
  signal SyncOutClockReg_C : STD_LOGIC;
  signal SyncOutClock_CO_i_2_n_0 : STD_LOGIC;
  signal SyncOutClock_CO_i_3_n_0 : STD_LOGIC;
  signal SyncOutClock_CO_i_4_n_0 : STD_LOGIC;
  signal \NLW_Confirm_DP_reg[12]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Counter_DP_reg[14]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Counter_DP_reg[14]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Counter_DP[14]_i_6\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \Divider_DP[6]_i_6\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \Divider_DP[6]_i_9\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \FSM_sequential_State_DP[2]_i_10\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \FSM_sequential_State_DP[2]_i_7\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \FSM_sequential_State_DP[2]_i_8\ : label is "soft_lutpair35";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_State_DP_reg[0]\ : label is "stslavewaitedge:011,stmasterresetslaves:001,ststlavewaitreset:100,stmasterrun:000,stslaverun:010";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_State_DP_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_State_DP_reg[1]\ : label is "stslavewaitedge:011,stmasterresetslaves:001,ststlavewaitreset:100,stmasterrun:000,stslaverun:010";
  attribute KEEP of \FSM_sequential_State_DP_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_State_DP_reg[2]\ : label is "stslavewaitedge:011,stmasterresetslaves:001,ststlavewaitreset:100,stmasterrun:000,stslaverun:010";
  attribute KEEP of \FSM_sequential_State_DP_reg[2]\ : label is "yes";
  attribute SOFT_HLUTNM of SyncOutClock_CO_i_3 : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of SyncOutClock_CO_i_4 : label is "soft_lutpair37";
begin
\Confirm_DP[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \Confirm_DP[12]_i_2_n_0\,
      I1 => SyncInClockSync_C,
      I2 => State_DP(1),
      I3 => State_DP(0),
      I4 => State_DP(2),
      I5 => Confirm_DP(0),
      O => Confirm_DN(0)
    );
\Confirm_DP[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \Confirm_DP[12]_i_2_n_0\,
      I1 => SyncInClockSync_C,
      I2 => State_DP(1),
      I3 => State_DP(0),
      I4 => State_DP(2),
      I5 => \Confirm_DP_reg[12]_i_3_n_6\,
      O => Confirm_DN(10)
    );
\Confirm_DP[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \Confirm_DP[12]_i_2_n_0\,
      I1 => SyncInClockSync_C,
      I2 => State_DP(1),
      I3 => State_DP(0),
      I4 => State_DP(2),
      I5 => \Confirm_DP_reg[12]_i_3_n_5\,
      O => Confirm_DN(11)
    );
\Confirm_DP[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \Confirm_DP[12]_i_2_n_0\,
      I1 => SyncInClockSync_C,
      I2 => State_DP(1),
      I3 => State_DP(0),
      I4 => State_DP(2),
      I5 => \Confirm_DP_reg[12]_i_3_n_4\,
      O => Confirm_DN(12)
    );
\Confirm_DP[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFFFFFF"
    )
        port map (
      I0 => \Confirm_DP[12]_i_4_n_0\,
      I1 => \Confirm_DP[12]_i_5_n_0\,
      I2 => Confirm_DP(12),
      I3 => Confirm_DP(5),
      I4 => Confirm_DP(1),
      O => \Confirm_DP[12]_i_2_n_0\
    );
\Confirm_DP[12]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFFFFFFFFFF"
    )
        port map (
      I0 => Confirm_DP(8),
      I1 => Confirm_DP(7),
      I2 => Confirm_DP(6),
      I3 => Confirm_DP(10),
      I4 => Confirm_DP(0),
      I5 => Confirm_DP(2),
      O => \Confirm_DP[12]_i_4_n_0\
    );
\Confirm_DP[12]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => Confirm_DP(11),
      I1 => Confirm_DP(4),
      I2 => Confirm_DP(9),
      I3 => Confirm_DP(3),
      O => \Confirm_DP[12]_i_5_n_0\
    );
\Confirm_DP[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \Confirm_DP[12]_i_2_n_0\,
      I1 => SyncInClockSync_C,
      I2 => State_DP(1),
      I3 => State_DP(0),
      I4 => State_DP(2),
      I5 => \Confirm_DP_reg[4]_i_2_n_7\,
      O => Confirm_DN(1)
    );
\Confirm_DP[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \Confirm_DP[12]_i_2_n_0\,
      I1 => SyncInClockSync_C,
      I2 => State_DP(1),
      I3 => State_DP(0),
      I4 => State_DP(2),
      I5 => \Confirm_DP_reg[4]_i_2_n_6\,
      O => Confirm_DN(2)
    );
\Confirm_DP[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \Confirm_DP[12]_i_2_n_0\,
      I1 => SyncInClockSync_C,
      I2 => State_DP(1),
      I3 => State_DP(0),
      I4 => State_DP(2),
      I5 => \Confirm_DP_reg[4]_i_2_n_5\,
      O => Confirm_DN(3)
    );
\Confirm_DP[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \Confirm_DP[12]_i_2_n_0\,
      I1 => SyncInClockSync_C,
      I2 => State_DP(1),
      I3 => State_DP(0),
      I4 => State_DP(2),
      I5 => \Confirm_DP_reg[4]_i_2_n_4\,
      O => Confirm_DN(4)
    );
\Confirm_DP[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \Confirm_DP[12]_i_2_n_0\,
      I1 => SyncInClockSync_C,
      I2 => State_DP(1),
      I3 => State_DP(0),
      I4 => State_DP(2),
      I5 => \Confirm_DP_reg[8]_i_2_n_7\,
      O => Confirm_DN(5)
    );
\Confirm_DP[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \Confirm_DP[12]_i_2_n_0\,
      I1 => SyncInClockSync_C,
      I2 => State_DP(1),
      I3 => State_DP(0),
      I4 => State_DP(2),
      I5 => \Confirm_DP_reg[8]_i_2_n_6\,
      O => Confirm_DN(6)
    );
\Confirm_DP[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \Confirm_DP[12]_i_2_n_0\,
      I1 => SyncInClockSync_C,
      I2 => State_DP(1),
      I3 => State_DP(0),
      I4 => State_DP(2),
      I5 => \Confirm_DP_reg[8]_i_2_n_5\,
      O => Confirm_DN(7)
    );
\Confirm_DP[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \Confirm_DP[12]_i_2_n_0\,
      I1 => SyncInClockSync_C,
      I2 => State_DP(1),
      I3 => State_DP(0),
      I4 => State_DP(2),
      I5 => \Confirm_DP_reg[8]_i_2_n_4\,
      O => Confirm_DN(8)
    );
\Confirm_DP[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => \Confirm_DP[12]_i_2_n_0\,
      I1 => SyncInClockSync_C,
      I2 => State_DP(1),
      I3 => State_DP(0),
      I4 => State_DP(2),
      I5 => \Confirm_DP_reg[12]_i_3_n_7\,
      O => Confirm_DN(9)
    );
\Confirm_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Confirm_DN(0),
      Q => Confirm_DP(0)
    );
\Confirm_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Confirm_DN(10),
      Q => Confirm_DP(10)
    );
\Confirm_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Confirm_DN(11),
      Q => Confirm_DP(11)
    );
\Confirm_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Confirm_DN(12),
      Q => Confirm_DP(12)
    );
\Confirm_DP_reg[12]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \Confirm_DP_reg[8]_i_2_n_0\,
      CO(3) => \NLW_Confirm_DP_reg[12]_i_3_CO_UNCONNECTED\(3),
      CO(2) => \Confirm_DP_reg[12]_i_3_n_1\,
      CO(1) => \Confirm_DP_reg[12]_i_3_n_2\,
      CO(0) => \Confirm_DP_reg[12]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Confirm_DP_reg[12]_i_3_n_4\,
      O(2) => \Confirm_DP_reg[12]_i_3_n_5\,
      O(1) => \Confirm_DP_reg[12]_i_3_n_6\,
      O(0) => \Confirm_DP_reg[12]_i_3_n_7\,
      S(3 downto 0) => Confirm_DP(12 downto 9)
    );
\Confirm_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Confirm_DN(1),
      Q => Confirm_DP(1)
    );
\Confirm_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Confirm_DN(2),
      Q => Confirm_DP(2)
    );
\Confirm_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Confirm_DN(3),
      Q => Confirm_DP(3)
    );
\Confirm_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Confirm_DN(4),
      Q => Confirm_DP(4)
    );
\Confirm_DP_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Confirm_DP_reg[4]_i_2_n_0\,
      CO(2) => \Confirm_DP_reg[4]_i_2_n_1\,
      CO(1) => \Confirm_DP_reg[4]_i_2_n_2\,
      CO(0) => \Confirm_DP_reg[4]_i_2_n_3\,
      CYINIT => Confirm_DP(0),
      DI(3 downto 0) => B"0000",
      O(3) => \Confirm_DP_reg[4]_i_2_n_4\,
      O(2) => \Confirm_DP_reg[4]_i_2_n_5\,
      O(1) => \Confirm_DP_reg[4]_i_2_n_6\,
      O(0) => \Confirm_DP_reg[4]_i_2_n_7\,
      S(3 downto 0) => Confirm_DP(4 downto 1)
    );
\Confirm_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Confirm_DN(5),
      Q => Confirm_DP(5)
    );
\Confirm_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Confirm_DN(6),
      Q => Confirm_DP(6)
    );
\Confirm_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Confirm_DN(7),
      Q => Confirm_DP(7)
    );
\Confirm_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Confirm_DN(8),
      Q => Confirm_DP(8)
    );
\Confirm_DP_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Confirm_DP_reg[4]_i_2_n_0\,
      CO(3) => \Confirm_DP_reg[8]_i_2_n_0\,
      CO(2) => \Confirm_DP_reg[8]_i_2_n_1\,
      CO(1) => \Confirm_DP_reg[8]_i_2_n_2\,
      CO(0) => \Confirm_DP_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Confirm_DP_reg[8]_i_2_n_4\,
      O(2) => \Confirm_DP_reg[8]_i_2_n_5\,
      O(1) => \Confirm_DP_reg[8]_i_2_n_6\,
      O(0) => \Confirm_DP_reg[8]_i_2_n_7\,
      S(3 downto 0) => Confirm_DP(8 downto 5)
    );
\Confirm_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => Confirm_DN(9),
      Q => Confirm_DP(9)
    );
\Count_DP[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF08C80000"
    )
        port map (
      I0 => \Output_SO[0]_i_2_n_0\,
      I1 => \DVSAERConfigReg_D_reg[Run_S]\,
      I2 => State_DP(0),
      I3 => SyncInClockSync_C,
      I4 => \FSM_sequential_State_DP[1]_i_2_n_0\,
      I5 => \State_DP_reg[4]\,
      O => \Count_DP_reg[14]\(0)
    );
\Counter_DP[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555454445444544"
    )
        port map (
      I0 => \Counter_DP_reg_n_0_[0]\,
      I1 => \Counter_DP[14]_i_3_n_0\,
      I2 => \FSM_sequential_State_DP[2]_i_4_n_0\,
      I3 => \FSM_sequential_State_DP[1]_i_4_n_0\,
      I4 => \Counter_DP[14]_i_4_n_0\,
      I5 => \Counter_DP[14]_i_5_n_0\,
      O => \Counter_DP[0]_i_1_n_0\
    );
\Counter_DP[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA8A888A888A88"
    )
        port map (
      I0 => \Counter_DP_reg[12]_i_2_n_6\,
      I1 => \Counter_DP[14]_i_3_n_0\,
      I2 => \FSM_sequential_State_DP[2]_i_4_n_0\,
      I3 => \FSM_sequential_State_DP[1]_i_4_n_0\,
      I4 => \Counter_DP[14]_i_4_n_0\,
      I5 => \Counter_DP[14]_i_5_n_0\,
      O => \Counter_DP[10]_i_1_n_0\
    );
\Counter_DP[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA8A888A888A88"
    )
        port map (
      I0 => \Counter_DP_reg[12]_i_2_n_5\,
      I1 => \Counter_DP[14]_i_3_n_0\,
      I2 => \FSM_sequential_State_DP[2]_i_4_n_0\,
      I3 => \FSM_sequential_State_DP[1]_i_4_n_0\,
      I4 => \Counter_DP[14]_i_4_n_0\,
      I5 => \Counter_DP[14]_i_5_n_0\,
      O => \Counter_DP[11]_i_1_n_0\
    );
\Counter_DP[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA8A888A888A88"
    )
        port map (
      I0 => \Counter_DP_reg[12]_i_2_n_4\,
      I1 => \Counter_DP[14]_i_3_n_0\,
      I2 => \FSM_sequential_State_DP[2]_i_4_n_0\,
      I3 => \FSM_sequential_State_DP[1]_i_4_n_0\,
      I4 => \Counter_DP[14]_i_4_n_0\,
      I5 => \Counter_DP[14]_i_5_n_0\,
      O => \Counter_DP[12]_i_1_n_0\
    );
\Counter_DP[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA8A888A888A88"
    )
        port map (
      I0 => \Counter_DP_reg[14]_i_2_n_7\,
      I1 => \Counter_DP[14]_i_3_n_0\,
      I2 => \FSM_sequential_State_DP[2]_i_4_n_0\,
      I3 => \FSM_sequential_State_DP[1]_i_4_n_0\,
      I4 => \Counter_DP[14]_i_4_n_0\,
      I5 => \Counter_DP[14]_i_5_n_0\,
      O => \Counter_DP[13]_i_1_n_0\
    );
\Counter_DP[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA8A888A888A88"
    )
        port map (
      I0 => \Counter_DP_reg[14]_i_2_n_6\,
      I1 => \Counter_DP[14]_i_3_n_0\,
      I2 => \FSM_sequential_State_DP[2]_i_4_n_0\,
      I3 => \FSM_sequential_State_DP[1]_i_4_n_0\,
      I4 => \Counter_DP[14]_i_4_n_0\,
      I5 => \Counter_DP[14]_i_5_n_0\,
      O => \Counter_DP[14]_i_1_n_0\
    );
\Counter_DP[14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AA200020"
    )
        port map (
      I0 => \FSM_sequential_State_DP[2]_i_6_n_0\,
      I1 => State_DP(1),
      I2 => State_DP(0),
      I3 => State_DP(2),
      I4 => SyncInClockSync_C,
      O => \Counter_DP[14]_i_3_n_0\
    );
\Counter_DP[14]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEE0EEEEEEEEE"
    )
        port map (
      I0 => \Confirm_DP[12]_i_2_n_0\,
      I1 => SyncInClockSync_C,
      I2 => \Counter_DP_reg_n_0_[11]\,
      I3 => \Counter_DP[14]_i_6_n_0\,
      I4 => \Counter_DP[14]_i_7_n_0\,
      I5 => \Counter_DP[14]_i_8_n_0\,
      O => \Counter_DP[14]_i_4_n_0\
    );
\Counter_DP[14]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => State_DP(2),
      I1 => State_DP(1),
      I2 => State_DP(0),
      O => \Counter_DP[14]_i_5_n_0\
    );
\Counter_DP[14]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \Counter_DP_reg_n_0_[4]\,
      I1 => \Counter_DP_reg_n_0_[3]\,
      O => \Counter_DP[14]_i_6_n_0\
    );
\Counter_DP[14]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF7FFFFFFFFF"
    )
        port map (
      I0 => \Counter_DP_reg_n_0_[8]\,
      I1 => \Counter_DP_reg_n_0_[9]\,
      I2 => \Counter_DP_reg_n_0_[10]\,
      I3 => \Counter_DP_reg_n_0_[12]\,
      I4 => \Counter_DP_reg_n_0_[7]\,
      I5 => \Counter_DP_reg_n_0_[13]\,
      O => \Counter_DP[14]_i_7_n_0\
    );
\Counter_DP[14]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => \Counter_DP_reg_n_0_[6]\,
      I1 => \Counter_DP_reg_n_0_[2]\,
      I2 => \Counter_DP_reg_n_0_[0]\,
      I3 => \Counter_DP_reg_n_0_[1]\,
      I4 => \Counter_DP_reg_n_0_[5]\,
      I5 => \Counter_DP_reg_n_0_[14]\,
      O => \Counter_DP[14]_i_8_n_0\
    );
\Counter_DP[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA8A888A888A88"
    )
        port map (
      I0 => \Counter_DP_reg[4]_i_2_n_7\,
      I1 => \Counter_DP[14]_i_3_n_0\,
      I2 => \FSM_sequential_State_DP[2]_i_4_n_0\,
      I3 => \FSM_sequential_State_DP[1]_i_4_n_0\,
      I4 => \Counter_DP[14]_i_4_n_0\,
      I5 => \Counter_DP[14]_i_5_n_0\,
      O => \Counter_DP[1]_i_1_n_0\
    );
\Counter_DP[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA8A888A888A88"
    )
        port map (
      I0 => \Counter_DP_reg[4]_i_2_n_6\,
      I1 => \Counter_DP[14]_i_3_n_0\,
      I2 => \FSM_sequential_State_DP[2]_i_4_n_0\,
      I3 => \FSM_sequential_State_DP[1]_i_4_n_0\,
      I4 => \Counter_DP[14]_i_4_n_0\,
      I5 => \Counter_DP[14]_i_5_n_0\,
      O => \Counter_DP[2]_i_1_n_0\
    );
\Counter_DP[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA8A888A888A88"
    )
        port map (
      I0 => \Counter_DP_reg[4]_i_2_n_5\,
      I1 => \Counter_DP[14]_i_3_n_0\,
      I2 => \FSM_sequential_State_DP[2]_i_4_n_0\,
      I3 => \FSM_sequential_State_DP[1]_i_4_n_0\,
      I4 => \Counter_DP[14]_i_4_n_0\,
      I5 => \Counter_DP[14]_i_5_n_0\,
      O => \Counter_DP[3]_i_1_n_0\
    );
\Counter_DP[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA8A888A888A88"
    )
        port map (
      I0 => \Counter_DP_reg[4]_i_2_n_4\,
      I1 => \Counter_DP[14]_i_3_n_0\,
      I2 => \FSM_sequential_State_DP[2]_i_4_n_0\,
      I3 => \FSM_sequential_State_DP[1]_i_4_n_0\,
      I4 => \Counter_DP[14]_i_4_n_0\,
      I5 => \Counter_DP[14]_i_5_n_0\,
      O => \Counter_DP[4]_i_1_n_0\
    );
\Counter_DP[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA8A888A888A88"
    )
        port map (
      I0 => \Counter_DP_reg[8]_i_2_n_7\,
      I1 => \Counter_DP[14]_i_3_n_0\,
      I2 => \FSM_sequential_State_DP[2]_i_4_n_0\,
      I3 => \FSM_sequential_State_DP[1]_i_4_n_0\,
      I4 => \Counter_DP[14]_i_4_n_0\,
      I5 => \Counter_DP[14]_i_5_n_0\,
      O => \Counter_DP[5]_i_1_n_0\
    );
\Counter_DP[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA8A888A888A88"
    )
        port map (
      I0 => \Counter_DP_reg[8]_i_2_n_6\,
      I1 => \Counter_DP[14]_i_3_n_0\,
      I2 => \FSM_sequential_State_DP[2]_i_4_n_0\,
      I3 => \FSM_sequential_State_DP[1]_i_4_n_0\,
      I4 => \Counter_DP[14]_i_4_n_0\,
      I5 => \Counter_DP[14]_i_5_n_0\,
      O => \Counter_DP[6]_i_1_n_0\
    );
\Counter_DP[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA8A888A888A88"
    )
        port map (
      I0 => \Counter_DP_reg[8]_i_2_n_5\,
      I1 => \Counter_DP[14]_i_3_n_0\,
      I2 => \FSM_sequential_State_DP[2]_i_4_n_0\,
      I3 => \FSM_sequential_State_DP[1]_i_4_n_0\,
      I4 => \Counter_DP[14]_i_4_n_0\,
      I5 => \Counter_DP[14]_i_5_n_0\,
      O => \Counter_DP[7]_i_1_n_0\
    );
\Counter_DP[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA8A888A888A88"
    )
        port map (
      I0 => \Counter_DP_reg[8]_i_2_n_4\,
      I1 => \Counter_DP[14]_i_3_n_0\,
      I2 => \FSM_sequential_State_DP[2]_i_4_n_0\,
      I3 => \FSM_sequential_State_DP[1]_i_4_n_0\,
      I4 => \Counter_DP[14]_i_4_n_0\,
      I5 => \Counter_DP[14]_i_5_n_0\,
      O => \Counter_DP[8]_i_1_n_0\
    );
\Counter_DP[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA8A888A888A88"
    )
        port map (
      I0 => \Counter_DP_reg[12]_i_2_n_7\,
      I1 => \Counter_DP[14]_i_3_n_0\,
      I2 => \FSM_sequential_State_DP[2]_i_4_n_0\,
      I3 => \FSM_sequential_State_DP[1]_i_4_n_0\,
      I4 => \Counter_DP[14]_i_4_n_0\,
      I5 => \Counter_DP[14]_i_5_n_0\,
      O => \Counter_DP[9]_i_1_n_0\
    );
\Counter_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => \Counter_DP[0]_i_1_n_0\,
      Q => \Counter_DP_reg_n_0_[0]\
    );
\Counter_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => \Counter_DP[10]_i_1_n_0\,
      Q => \Counter_DP_reg_n_0_[10]\
    );
\Counter_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => \Counter_DP[11]_i_1_n_0\,
      Q => \Counter_DP_reg_n_0_[11]\
    );
\Counter_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => \Counter_DP[12]_i_1_n_0\,
      Q => \Counter_DP_reg_n_0_[12]\
    );
\Counter_DP_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Counter_DP_reg[8]_i_2_n_0\,
      CO(3) => \Counter_DP_reg[12]_i_2_n_0\,
      CO(2) => \Counter_DP_reg[12]_i_2_n_1\,
      CO(1) => \Counter_DP_reg[12]_i_2_n_2\,
      CO(0) => \Counter_DP_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Counter_DP_reg[12]_i_2_n_4\,
      O(2) => \Counter_DP_reg[12]_i_2_n_5\,
      O(1) => \Counter_DP_reg[12]_i_2_n_6\,
      O(0) => \Counter_DP_reg[12]_i_2_n_7\,
      S(3) => \Counter_DP_reg_n_0_[12]\,
      S(2) => \Counter_DP_reg_n_0_[11]\,
      S(1) => \Counter_DP_reg_n_0_[10]\,
      S(0) => \Counter_DP_reg_n_0_[9]\
    );
\Counter_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => \Counter_DP[13]_i_1_n_0\,
      Q => \Counter_DP_reg_n_0_[13]\
    );
\Counter_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => \Counter_DP[14]_i_1_n_0\,
      Q => \Counter_DP_reg_n_0_[14]\
    );
\Counter_DP_reg[14]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Counter_DP_reg[12]_i_2_n_0\,
      CO(3 downto 1) => \NLW_Counter_DP_reg[14]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \Counter_DP_reg[14]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_Counter_DP_reg[14]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1) => \Counter_DP_reg[14]_i_2_n_6\,
      O(0) => \Counter_DP_reg[14]_i_2_n_7\,
      S(3 downto 2) => B"00",
      S(1) => \Counter_DP_reg_n_0_[14]\,
      S(0) => \Counter_DP_reg_n_0_[13]\
    );
\Counter_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => \Counter_DP[1]_i_1_n_0\,
      Q => \Counter_DP_reg_n_0_[1]\
    );
\Counter_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => \Counter_DP[2]_i_1_n_0\,
      Q => \Counter_DP_reg_n_0_[2]\
    );
\Counter_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => \Counter_DP[3]_i_1_n_0\,
      Q => \Counter_DP_reg_n_0_[3]\
    );
\Counter_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => \Counter_DP[4]_i_1_n_0\,
      Q => \Counter_DP_reg_n_0_[4]\
    );
\Counter_DP_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Counter_DP_reg[4]_i_2_n_0\,
      CO(2) => \Counter_DP_reg[4]_i_2_n_1\,
      CO(1) => \Counter_DP_reg[4]_i_2_n_2\,
      CO(0) => \Counter_DP_reg[4]_i_2_n_3\,
      CYINIT => \Counter_DP_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3) => \Counter_DP_reg[4]_i_2_n_4\,
      O(2) => \Counter_DP_reg[4]_i_2_n_5\,
      O(1) => \Counter_DP_reg[4]_i_2_n_6\,
      O(0) => \Counter_DP_reg[4]_i_2_n_7\,
      S(3) => \Counter_DP_reg_n_0_[4]\,
      S(2) => \Counter_DP_reg_n_0_[3]\,
      S(1) => \Counter_DP_reg_n_0_[2]\,
      S(0) => \Counter_DP_reg_n_0_[1]\
    );
\Counter_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => \Counter_DP[5]_i_1_n_0\,
      Q => \Counter_DP_reg_n_0_[5]\
    );
\Counter_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => \Counter_DP[6]_i_1_n_0\,
      Q => \Counter_DP_reg_n_0_[6]\
    );
\Counter_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => \Counter_DP[7]_i_1_n_0\,
      Q => \Counter_DP_reg_n_0_[7]\
    );
\Counter_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => \Counter_DP[8]_i_1_n_0\,
      Q => \Counter_DP_reg_n_0_[8]\
    );
\Counter_DP_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Counter_DP_reg[4]_i_2_n_0\,
      CO(3) => \Counter_DP_reg[8]_i_2_n_0\,
      CO(2) => \Counter_DP_reg[8]_i_2_n_1\,
      CO(1) => \Counter_DP_reg[8]_i_2_n_2\,
      CO(0) => \Counter_DP_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \Counter_DP_reg[8]_i_2_n_4\,
      O(2) => \Counter_DP_reg[8]_i_2_n_5\,
      O(1) => \Counter_DP_reg[8]_i_2_n_6\,
      O(0) => \Counter_DP_reg[8]_i_2_n_7\,
      S(3) => \Counter_DP_reg_n_0_[8]\,
      S(2) => \Counter_DP_reg_n_0_[7]\,
      S(1) => \Counter_DP_reg_n_0_[6]\,
      S(0) => \Counter_DP_reg_n_0_[5]\
    );
\Counter_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => \Counter_DP[9]_i_1_n_0\,
      Q => \Counter_DP_reg_n_0_[9]\
    );
\Divider_DP[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \Counter_DP[14]_i_4_n_0\,
      I1 => State_DP(1),
      I2 => \Divider_DP[6]_i_4_n_0\,
      I3 => Divider_DP(0),
      O => \Divider_DP[0]_i_1_n_0\
    );
\Divider_DP[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00E2E200"
    )
        port map (
      I0 => \Counter_DP[14]_i_4_n_0\,
      I1 => State_DP(1),
      I2 => \Divider_DP[6]_i_4_n_0\,
      I3 => Divider_DP(0),
      I4 => Divider_DP(1),
      O => \Divider_DP[1]_i_1_n_0\
    );
\Divider_DP[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7770007088800080"
    )
        port map (
      I0 => Divider_DP(0),
      I1 => Divider_DP(1),
      I2 => \Counter_DP[14]_i_4_n_0\,
      I3 => State_DP(1),
      I4 => \Divider_DP[6]_i_4_n_0\,
      I5 => Divider_DP(2),
      O => \Divider_DP[2]_i_1_n_0\
    );
\Divider_DP[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \Counter_DP[14]_i_4_n_0\,
      I1 => State_DP(1),
      I2 => \Divider_DP[6]_i_4_n_0\,
      I3 => \Divider_DP[3]_i_2_n_0\,
      O => \Divider_DP[3]_i_1_n_0\
    );
\Divider_DP[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00FFFF80"
    )
        port map (
      I0 => Divider_DP(5),
      I1 => Divider_DP(6),
      I2 => Divider_DP(4),
      I3 => \Divider_DP[6]_i_5_n_0\,
      I4 => Divider_DP(3),
      I5 => State_DP(2),
      O => \Divider_DP[3]_i_2_n_0\
    );
\Divider_DP[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \Counter_DP[14]_i_4_n_0\,
      I1 => State_DP(1),
      I2 => \Divider_DP[6]_i_4_n_0\,
      I3 => \Divider_DP[4]_i_2_n_0\,
      O => \Divider_DP[4]_i_1_n_0\
    );
\Divider_DP[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBABABAEFEFEFEF"
    )
        port map (
      I0 => State_DP(2),
      I1 => \Divider_DP[6]_i_5_n_0\,
      I2 => Divider_DP(3),
      I3 => Divider_DP(6),
      I4 => Divider_DP(5),
      I5 => Divider_DP(4),
      O => \Divider_DP[4]_i_2_n_0\
    );
\Divider_DP[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \Counter_DP[14]_i_4_n_0\,
      I1 => State_DP(1),
      I2 => \Divider_DP[6]_i_4_n_0\,
      I3 => \Divider_DP[5]_i_2_n_0\,
      O => \Divider_DP[5]_i_1_n_0\
    );
\Divider_DP[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBAAEFFFBAAAEFFF"
    )
        port map (
      I0 => State_DP(2),
      I1 => \Divider_DP[6]_i_5_n_0\,
      I2 => Divider_DP(3),
      I3 => Divider_DP(4),
      I4 => Divider_DP(5),
      I5 => Divider_DP(6),
      O => \Divider_DP[5]_i_2_n_0\
    );
\Divider_DP[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => State_DP(2),
      I1 => State_DP(0),
      O => Divider_DN
    );
\Divider_DP[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => \Divider_DP[6]_i_3_n_0\,
      I1 => \Counter_DP[14]_i_4_n_0\,
      I2 => State_DP(1),
      I3 => \Divider_DP[6]_i_4_n_0\,
      O => \Divider_DP[6]_i_2_n_0\
    );
\Divider_DP[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F0F038F0"
    )
        port map (
      I0 => Divider_DP(3),
      I1 => Divider_DP(5),
      I2 => Divider_DP(6),
      I3 => Divider_DP(4),
      I4 => \Divider_DP[6]_i_5_n_0\,
      I5 => State_DP(2),
      O => \Divider_DP[6]_i_3_n_0\
    );
\Divider_DP[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \Divider_DP[6]_i_6_n_0\,
      I1 => \Counter_DP_reg_n_0_[3]\,
      I2 => \Counter_DP_reg_n_0_[12]\,
      I3 => \Divider_DP[6]_i_7_n_0\,
      I4 => \Divider_DP[6]_i_8_n_0\,
      I5 => \Divider_DP[6]_i_9_n_0\,
      O => \Divider_DP[6]_i_4_n_0\
    );
\Divider_DP[6]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => Divider_DP(1),
      I1 => Divider_DP(0),
      I2 => Divider_DP(2),
      O => \Divider_DP[6]_i_5_n_0\
    );
\Divider_DP[6]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \Counter_DP_reg_n_0_[0]\,
      I1 => \Counter_DP_reg_n_0_[7]\,
      O => \Divider_DP[6]_i_6_n_0\
    );
\Divider_DP[6]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => \Counter_DP_reg_n_0_[6]\,
      I1 => \Counter_DP_reg_n_0_[5]\,
      I2 => \Counter_DP_reg_n_0_[13]\,
      I3 => \Counter_DP_reg_n_0_[1]\,
      O => \Divider_DP[6]_i_7_n_0\
    );
\Divider_DP[6]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => \Counter_DP_reg_n_0_[11]\,
      I1 => \Counter_DP_reg_n_0_[8]\,
      I2 => \Counter_DP_reg_n_0_[4]\,
      I3 => \Counter_DP_reg_n_0_[14]\,
      O => \Divider_DP[6]_i_8_n_0\
    );
\Divider_DP[6]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \Counter_DP_reg_n_0_[10]\,
      I1 => \Counter_DP_reg_n_0_[9]\,
      I2 => \Counter_DP_reg_n_0_[2]\,
      O => \Divider_DP[6]_i_9_n_0\
    );
\Divider_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => Divider_DN,
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => \Divider_DP[0]_i_1_n_0\,
      Q => Divider_DP(0)
    );
\Divider_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => Divider_DN,
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => \Divider_DP[1]_i_1_n_0\,
      Q => Divider_DP(1)
    );
\Divider_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => Divider_DN,
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => \Divider_DP[2]_i_1_n_0\,
      Q => Divider_DP(2)
    );
\Divider_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => Divider_DN,
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => \Divider_DP[3]_i_1_n_0\,
      Q => Divider_DP(3)
    );
\Divider_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => Divider_DN,
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => \Divider_DP[4]_i_1_n_0\,
      Q => Divider_DP(4)
    );
\Divider_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => Divider_DN,
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => \Divider_DP[5]_i_1_n_0\,
      Q => Divider_DP(5)
    );
\Divider_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => Divider_DN,
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => \Divider_DP[6]_i_2_n_0\,
      Q => Divider_DP(6)
    );
\FSM_sequential_State_DP[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3353337300500040"
    )
        port map (
      I0 => State_DP(0),
      I1 => \FSM_sequential_State_DP[2]_i_3_n_0\,
      I2 => State_DP(1),
      I3 => State_DP(2),
      I4 => \FSM_sequential_State_DP[2]_i_4_n_0\,
      I5 => State_DP(0),
      O => \FSM_sequential_State_DP[0]_i_1__0_n_0\
    );
\FSM_sequential_State_DP[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEFEFEFEEE0E0E0"
    )
        port map (
      I0 => \FSM_sequential_State_DP[1]_i_2_n_0\,
      I1 => \FSM_sequential_State_DP[1]_i_3_n_0\,
      I2 => \FSM_sequential_State_DP[2]_i_3_n_0\,
      I3 => \FSM_sequential_State_DP[1]_i_4_n_0\,
      I4 => \FSM_sequential_State_DP[2]_i_4_n_0\,
      I5 => State_DP(1),
      O => \FSM_sequential_State_DP[1]_i_1_n_0\
    );
\FSM_sequential_State_DP[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2033"
    )
        port map (
      I0 => State_DP(1),
      I1 => State_DP(2),
      I2 => \FSM_sequential_State_DP[2]_i_5_n_0\,
      I3 => State_DP(0),
      O => \FSM_sequential_State_DP[1]_i_2_n_0\
    );
\FSM_sequential_State_DP[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => State_DP(2),
      I1 => State_DP(0),
      I2 => State_DP(1),
      I3 => SyncInClockSync_C,
      O => \FSM_sequential_State_DP[1]_i_3_n_0\
    );
\FSM_sequential_State_DP[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => State_DP(1),
      I1 => State_DP(2),
      O => \FSM_sequential_State_DP[1]_i_4_n_0\
    );
\FSM_sequential_State_DP[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33A333B300A00080"
    )
        port map (
      I0 => \FSM_sequential_State_DP[2]_i_2_n_0\,
      I1 => \FSM_sequential_State_DP[2]_i_3_n_0\,
      I2 => State_DP(1),
      I3 => State_DP(2),
      I4 => \FSM_sequential_State_DP[2]_i_4_n_0\,
      I5 => State_DP(2),
      O => \FSM_sequential_State_DP[2]_i_1_n_0\
    );
\FSM_sequential_State_DP[2]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => \Counter_DP_reg_n_0_[13]\,
      I1 => \Counter_DP_reg_n_0_[8]\,
      I2 => \Counter_DP_reg_n_0_[1]\,
      I3 => \Counter_DP_reg_n_0_[0]\,
      O => \FSM_sequential_State_DP[2]_i_10_n_0\
    );
\FSM_sequential_State_DP[2]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \Counter_DP_reg_n_0_[5]\,
      I1 => \Counter_DP_reg_n_0_[14]\,
      I2 => \Counter_DP_reg_n_0_[12]\,
      I3 => \Counter_DP_reg_n_0_[11]\,
      O => \FSM_sequential_State_DP[2]_i_11_n_0\
    );
\FSM_sequential_State_DP[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => State_DP(0),
      I1 => \FSM_sequential_State_DP[2]_i_5_n_0\,
      O => \FSM_sequential_State_DP[2]_i_2_n_0\
    );
\FSM_sequential_State_DP[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22222223AFAAAFAB"
    )
        port map (
      I0 => State_DP(2),
      I1 => SyncInClockSync_C,
      I2 => State_DP(1),
      I3 => State_DP(0),
      I4 => \Confirm_DP[12]_i_2_n_0\,
      I5 => \FSM_sequential_State_DP[2]_i_6_n_0\,
      O => \FSM_sequential_State_DP[2]_i_3_n_0\
    );
\FSM_sequential_State_DP[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DDD"
    )
        port map (
      I0 => \Divider_DP[6]_i_4_n_0\,
      I1 => State_DP(0),
      I2 => SyncInClockSync_C,
      I3 => \FSM_sequential_State_DP[2]_i_5_n_0\,
      O => \FSM_sequential_State_DP[2]_i_4_n_0\
    );
\FSM_sequential_State_DP[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \FSM_sequential_State_DP[2]_i_7_n_0\,
      I1 => \FSM_sequential_State_DP[2]_i_8_n_0\,
      I2 => \FSM_sequential_State_DP[2]_i_9_n_0\,
      I3 => \Counter_DP_reg_n_0_[11]\,
      I4 => \Counter_DP_reg_n_0_[10]\,
      I5 => \Counter_DP_reg_n_0_[9]\,
      O => \FSM_sequential_State_DP[2]_i_5_n_0\
    );
\FSM_sequential_State_DP[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEFF"
    )
        port map (
      I0 => \Divider_DP[6]_i_9_n_0\,
      I1 => \FSM_sequential_State_DP[2]_i_10_n_0\,
      I2 => \Counter_DP[14]_i_6_n_0\,
      I3 => \Counter_DP_reg_n_0_[6]\,
      I4 => \Counter_DP_reg_n_0_[7]\,
      I5 => \FSM_sequential_State_DP[2]_i_11_n_0\,
      O => \FSM_sequential_State_DP[2]_i_6_n_0\
    );
\FSM_sequential_State_DP[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => \Counter_DP_reg_n_0_[3]\,
      I1 => \Counter_DP_reg_n_0_[4]\,
      I2 => \Counter_DP_reg_n_0_[5]\,
      I3 => \Counter_DP_reg_n_0_[14]\,
      O => \FSM_sequential_State_DP[2]_i_7_n_0\
    );
\FSM_sequential_State_DP[2]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFEF"
    )
        port map (
      I0 => \Counter_DP_reg_n_0_[13]\,
      I1 => \Counter_DP_reg_n_0_[8]\,
      I2 => \Counter_DP_reg_n_0_[7]\,
      I3 => \Counter_DP_reg_n_0_[0]\,
      O => \FSM_sequential_State_DP[2]_i_8_n_0\
    );
\FSM_sequential_State_DP[2]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \Counter_DP_reg_n_0_[6]\,
      I1 => \Counter_DP_reg_n_0_[2]\,
      I2 => \Counter_DP_reg_n_0_[1]\,
      I3 => \Counter_DP_reg_n_0_[12]\,
      O => \FSM_sequential_State_DP[2]_i_9_n_0\
    );
\FSM_sequential_State_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => \FSM_sequential_State_DP[0]_i_1__0_n_0\,
      Q => State_DP(0)
    );
\FSM_sequential_State_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => \FSM_sequential_State_DP[1]_i_1_n_0\,
      Q => State_DP(1)
    );
\FSM_sequential_State_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__10\(0),
      D => \FSM_sequential_State_DP[2]_i_1_n_0\,
      Q => State_DP(2)
    );
Memory_SP_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FDFC"
    )
        port map (
      I0 => \State_DP_reg[4]\,
      I1 => \FSM_sequential_State_DP[2]_i_3_n_0\,
      I2 => TimestampOverflowBufferOverflow_S,
      I3 => TimestampResetBuffer_S,
      O => Memory_SP_reg
    );
\Output_SO[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000008C80000"
    )
        port map (
      I0 => \Output_SO[0]_i_2_n_0\,
      I1 => \DVSAERConfigReg_D_reg[Run_S]\,
      I2 => State_DP(0),
      I3 => SyncInClockSync_C,
      I4 => \FSM_sequential_State_DP[1]_i_2_n_0\,
      I5 => \State_DP_reg[1]\,
      O => Overflow_S
    );
\Output_SO[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \Divider_DP[6]_i_5_n_0\,
      I1 => Divider_DP(3),
      I2 => Divider_DP(5),
      I3 => Divider_DP(6),
      I4 => Divider_DP(4),
      O => \Output_SO[0]_i_2_n_0\
    );
SyncOutClock_CO_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABABABABABABABA8"
    )
        port map (
      I0 => SyncInClockSync_C,
      I1 => State_DP(2),
      I2 => State_DP(1),
      I3 => \Counter_DP_reg_n_0_[13]\,
      I4 => \Counter_DP_reg_n_0_[14]\,
      I5 => SyncOutClock_CO_i_2_n_0,
      O => SyncOutClockReg_C
    );
SyncOutClock_CO_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFF444"
    )
        port map (
      I0 => SyncOutClock_CO_i_3_n_0,
      I1 => SyncOutClock_CO_i_4_n_0,
      I2 => \Counter_DP_reg_n_0_[11]\,
      I3 => \Counter_DP_reg_n_0_[12]\,
      I4 => State_DP(0),
      O => SyncOutClock_CO_i_2_n_0
    );
SyncOutClock_CO_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \Counter_DP_reg_n_0_[10]\,
      I1 => \Counter_DP_reg_n_0_[9]\,
      I2 => \Counter_DP_reg_n_0_[8]\,
      O => SyncOutClock_CO_i_3_n_0
    );
SyncOutClock_CO_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E000"
    )
        port map (
      I0 => \Counter_DP_reg_n_0_[5]\,
      I1 => \Counter_DP_reg_n_0_[6]\,
      I2 => \Counter_DP_reg_n_0_[7]\,
      I3 => \Counter_DP_reg_n_0_[12]\,
      O => SyncOutClock_CO_i_4_n_0
    );
SyncOutClock_CO_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => SyncOutClockReg_C,
      Q => SyncOutClock_CO
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_unimacro_FIFO_SYNC_MACRO is
  port (
    \DVSAERFifoControlOut_S[WriteSide][AlmostFull_S]\ : out STD_LOGIC;
    \FIFOState_S[Empty_S]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 14 downto 0 );
    AlmostEmptyReg_S : out STD_LOGIC;
    \FSM_sequential_State_DP_reg[0]\ : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \FIFORead_S[Read_S]\ : in STD_LOGIC;
    LogicReset_R : in STD_LOGIC;
    \DVSAERFifoControlIn_S[WriteSide][Write_S]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \State_DP_reg[3]\ : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    DVSAERReq_ABI : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_unimacro_FIFO_SYNC_MACRO : entity is "unimacro_FIFO_SYNC_MACRO";
end brd_testAERDVSSM_0_0_unimacro_FIFO_SYNC_MACRO;

architecture STRUCTURE of brd_testAERDVSSM_0_0_unimacro_FIFO_SYNC_MACRO is
  signal \^dvsaerfifocontrolout_s[writeside][almostfull_s]\ : STD_LOGIC;
  signal \DVSAERFifoControlOut_S[WriteSide][Full_S]\ : STD_LOGIC;
  signal \FIFOState_S[AlmostEmpty_S]\ : STD_LOGIC;
  signal \^fifostate_s[empty_s]\ : STD_LOGIC;
  signal \bl.fifo_18_inst_bl.fifo_18_bl_n_10\ : STD_LOGIC;
  signal \bl.fifo_18_inst_bl.fifo_18_bl_n_11\ : STD_LOGIC;
  signal \bl.fifo_18_inst_bl.fifo_18_bl_n_12\ : STD_LOGIC;
  signal \bl.fifo_18_inst_bl.fifo_18_bl_n_13\ : STD_LOGIC;
  signal \bl.fifo_18_inst_bl.fifo_18_bl_n_14\ : STD_LOGIC;
  signal \bl.fifo_18_inst_bl.fifo_18_bl_n_15\ : STD_LOGIC;
  signal \bl.fifo_18_inst_bl.fifo_18_bl_n_16\ : STD_LOGIC;
  signal \bl.fifo_18_inst_bl.fifo_18_bl_n_17\ : STD_LOGIC;
  signal \bl.fifo_18_inst_bl.fifo_18_bl_n_20\ : STD_LOGIC;
  signal \bl.fifo_18_inst_bl.fifo_18_bl_n_21\ : STD_LOGIC;
  signal \bl.fifo_18_inst_bl.fifo_18_bl_n_22\ : STD_LOGIC;
  signal \bl.fifo_18_inst_bl.fifo_18_bl_n_23\ : STD_LOGIC;
  signal \bl.fifo_18_inst_bl.fifo_18_bl_n_24\ : STD_LOGIC;
  signal \bl.fifo_18_inst_bl.fifo_18_bl_n_25\ : STD_LOGIC;
  signal \bl.fifo_18_inst_bl.fifo_18_bl_n_26\ : STD_LOGIC;
  signal \bl.fifo_18_inst_bl.fifo_18_bl_n_27\ : STD_LOGIC;
  signal \bl.fifo_18_inst_bl.fifo_18_bl_n_28\ : STD_LOGIC;
  signal \bl.fifo_18_inst_bl.fifo_18_bl_n_29\ : STD_LOGIC;
  signal \bl.fifo_18_inst_bl.fifo_18_bl_n_4\ : STD_LOGIC;
  signal \bl.fifo_18_inst_bl.fifo_18_bl_n_5\ : STD_LOGIC;
  signal \bl.fifo_18_inst_bl.fifo_18_bl_n_8\ : STD_LOGIC;
  signal \bl.fifo_18_inst_bl.fifo_18_bl_n_9\ : STD_LOGIC;
  signal \NLW_bl.fifo_18_inst_bl.fifo_18_bl_DO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 15 );
  signal \NLW_bl.fifo_18_inst_bl.fifo_18_bl_DOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_bl.fifo_18_inst_bl.fifo_18_bl_RDCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 11 downto 10 );
  signal \NLW_bl.fifo_18_inst_bl.fifo_18_bl_WRCOUNT_UNCONNECTED\ : STD_LOGIC_VECTOR ( 11 downto 10 );
  attribute box_type : string;
  attribute box_type of \bl.fifo_18_inst_bl.fifo_18_bl\ : label is "PRIMITIVE";
begin
  \DVSAERFifoControlOut_S[WriteSide][AlmostFull_S]\ <= \^dvsaerfifocontrolout_s[writeside][almostfull_s]\;
  \FIFOState_S[Empty_S]\ <= \^fifostate_s[empty_s]\;
\FSM_sequential_State_DP[2]_i_6__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => DVSAERReq_ABI,
      I1 => \^dvsaerfifocontrolout_s[writeside][almostfull_s]\,
      O => \FSM_sequential_State_DP_reg[0]\
    );
\OutFifoControl_SO[AlmostEmpty_S]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0EEF0AAA"
    )
        port map (
      I0 => \FIFOState_S[AlmostEmpty_S]\,
      I1 => \State_DP_reg[3]\,
      I2 => \out\(0),
      I3 => \out\(1),
      I4 => \^fifostate_s[empty_s]\,
      O => AlmostEmptyReg_S
    );
\bl.fifo_18_inst_bl.fifo_18_bl\: unisim.vcomponents.FIFO18E1
    generic map(
      ALMOST_EMPTY_OFFSET => X"0080",
      ALMOST_FULL_OFFSET => X"0080",
      DATA_WIDTH => 18,
      DO_REG => 0,
      EN_SYN => true,
      FIFO_MODE => "FIFO18",
      FIRST_WORD_FALL_THROUGH => false,
      INIT => X"000000000",
      IS_RDCLK_INVERTED => '0',
      IS_RDEN_INVERTED => '0',
      IS_RSTREG_INVERTED => '0',
      IS_RST_INVERTED => '0',
      IS_WRCLK_INVERTED => '0',
      IS_WREN_INVERTED => '0',
      SIM_DEVICE => "7SERIES",
      SRVAL => X"000000000"
    )
        port map (
      ALMOSTEMPTY => \FIFOState_S[AlmostEmpty_S]\,
      ALMOSTFULL => \^dvsaerfifocontrolout_s[writeside][almostfull_s]\,
      DI(31 downto 14) => B"000000000000000000",
      DI(13 downto 12) => Q(10 downto 9),
      DI(11 downto 9) => B"000",
      DI(8 downto 0) => Q(8 downto 0),
      DIP(3 downto 0) => B"0000",
      DO(31 downto 15) => \NLW_bl.fifo_18_inst_bl.fifo_18_bl_DO_UNCONNECTED\(31 downto 15),
      DO(14 downto 0) => D(14 downto 0),
      DOP(3 downto 0) => \NLW_bl.fifo_18_inst_bl.fifo_18_bl_DOP_UNCONNECTED\(3 downto 0),
      EMPTY => \^fifostate_s[empty_s]\,
      FULL => \DVSAERFifoControlOut_S[WriteSide][Full_S]\,
      RDCLK => LogicClk_CI,
      RDCOUNT(11 downto 10) => \NLW_bl.fifo_18_inst_bl.fifo_18_bl_RDCOUNT_UNCONNECTED\(11 downto 10),
      RDCOUNT(9) => \bl.fifo_18_inst_bl.fifo_18_bl_n_8\,
      RDCOUNT(8) => \bl.fifo_18_inst_bl.fifo_18_bl_n_9\,
      RDCOUNT(7) => \bl.fifo_18_inst_bl.fifo_18_bl_n_10\,
      RDCOUNT(6) => \bl.fifo_18_inst_bl.fifo_18_bl_n_11\,
      RDCOUNT(5) => \bl.fifo_18_inst_bl.fifo_18_bl_n_12\,
      RDCOUNT(4) => \bl.fifo_18_inst_bl.fifo_18_bl_n_13\,
      RDCOUNT(3) => \bl.fifo_18_inst_bl.fifo_18_bl_n_14\,
      RDCOUNT(2) => \bl.fifo_18_inst_bl.fifo_18_bl_n_15\,
      RDCOUNT(1) => \bl.fifo_18_inst_bl.fifo_18_bl_n_16\,
      RDCOUNT(0) => \bl.fifo_18_inst_bl.fifo_18_bl_n_17\,
      RDEN => \FIFORead_S[Read_S]\,
      RDERR => \bl.fifo_18_inst_bl.fifo_18_bl_n_4\,
      REGCE => '0',
      RST => LogicReset_R,
      RSTREG => '0',
      WRCLK => LogicClk_CI,
      WRCOUNT(11 downto 10) => \NLW_bl.fifo_18_inst_bl.fifo_18_bl_WRCOUNT_UNCONNECTED\(11 downto 10),
      WRCOUNT(9) => \bl.fifo_18_inst_bl.fifo_18_bl_n_20\,
      WRCOUNT(8) => \bl.fifo_18_inst_bl.fifo_18_bl_n_21\,
      WRCOUNT(7) => \bl.fifo_18_inst_bl.fifo_18_bl_n_22\,
      WRCOUNT(6) => \bl.fifo_18_inst_bl.fifo_18_bl_n_23\,
      WRCOUNT(5) => \bl.fifo_18_inst_bl.fifo_18_bl_n_24\,
      WRCOUNT(4) => \bl.fifo_18_inst_bl.fifo_18_bl_n_25\,
      WRCOUNT(3) => \bl.fifo_18_inst_bl.fifo_18_bl_n_26\,
      WRCOUNT(2) => \bl.fifo_18_inst_bl.fifo_18_bl_n_27\,
      WRCOUNT(1) => \bl.fifo_18_inst_bl.fifo_18_bl_n_28\,
      WRCOUNT(0) => \bl.fifo_18_inst_bl.fifo_18_bl_n_29\,
      WREN => \DVSAERFifoControlIn_S[WriteSide][Write_S]\,
      WRERR => \bl.fifo_18_inst_bl.fifo_18_bl_n_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_ChangeDetector is
  port (
    AERSMOutFifoWrite_SO : out STD_LOGIC;
    AERSMOutFifoData_DO : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \AERSMOutFifoData_DO[14]\ : out STD_LOGIC;
    HighestTimestampSent_SP_reg : out STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \TimestampBuffer_D_reg[13]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__10\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    HighestTimestampSent_SP_reg_0 : in STD_LOGIC;
    \TimestampBuffer_D_reg[13]_0\ : in STD_LOGIC;
    \State_DP_reg[3]\ : in STD_LOGIC;
    \State_DP_reg[0]\ : in STD_LOGIC;
    \State_DP_reg[1]\ : in STD_LOGIC;
    \State_DP_reg[4]\ : in STD_LOGIC;
    \State_DP_reg[2]\ : in STD_LOGIC;
    \FifoData_DO_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \State_DP_reg[1]_0\ : in STD_LOGIC;
    \State_DP_reg[1]_1\ : in STD_LOGIC;
    HighestTimestampSent_SP : in STD_LOGIC;
    \Count_DP_reg[3]\ : in STD_LOGIC;
    \TimestampBuffer_D_reg[11]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \State_DP_reg[3]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_ChangeDetector : entity is "ChangeDetector";
end brd_testAERDVSSM_0_0_ChangeDetector;

architecture STRUCTURE of brd_testAERDVSSM_0_0_ChangeDetector is
  signal ChangeDetected_S1 : STD_LOGIC;
  signal \ChangeDetected_S1_carry__0_n_6\ : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_0 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_1 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_2 : STD_LOGIC;
  signal ChangeDetected_S1_carry_n_3 : STD_LOGIC;
  signal NLW_ChangeDetected_S1_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
begin
ChangeDetected_S1_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => ChangeDetected_S1_carry_n_0,
      CO(2) => ChangeDetected_S1_carry_n_1,
      CO(1) => ChangeDetected_S1_carry_n_2,
      CO(0) => ChangeDetected_S1_carry_n_3,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_ChangeDetected_S1_carry_O_UNCONNECTED(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\ChangeDetected_S1_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => ChangeDetected_S1_carry_n_0,
      CO(3 downto 1) => \NLW_ChangeDetected_S1_carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => ChangeDetected_S1,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\(3 downto 2),
      O(1) => \ChangeDetected_S1_carry__0_n_6\,
      O(0) => \NLW_ChangeDetected_S1_carry__0_O_UNCONNECTED\(0),
      S(3 downto 1) => B"001",
      S(0) => \TimestampBuffer_D_reg[13]\(0)
    );
bufferChangeDetectedSignal: entity work.brd_testAERDVSSM_0_0_BufferClear_6
     port map (
      AERSMOutFifoData_DO(1 downto 0) => AERSMOutFifoData_DO(1 downto 0),
      \AERSMOutFifoData_DO[14]\ => \AERSMOutFifoData_DO[14]\,
      AERSMOutFifoWrite_SO => AERSMOutFifoWrite_SO,
      \Count_DP_reg[3]\ => \Count_DP_reg[3]\,
      \FifoData_DO_reg[0]\(0) => \FifoData_DO_reg[0]\(0),
      HighestTimestampSent_SP => HighestTimestampSent_SP,
      HighestTimestampSent_SP_reg => HighestTimestampSent_SP_reg,
      HighestTimestampSent_SP_reg_0 => HighestTimestampSent_SP_reg_0,
      LogicClk_CI => LogicClk_CI,
      O(0) => \ChangeDetected_S1_carry__0_n_6\,
      Q(4 downto 0) => Q(4 downto 0),
      \State_DP_reg[0]\ => \State_DP_reg[0]\,
      \State_DP_reg[1]\ => \State_DP_reg[1]\,
      \State_DP_reg[1]_0\ => \State_DP_reg[1]_0\,
      \State_DP_reg[1]_1\ => \State_DP_reg[1]_1\,
      \State_DP_reg[2]\ => \State_DP_reg[2]\,
      \State_DP_reg[3]\ => \State_DP_reg[3]\,
      \State_DP_reg[3]_0\ => \State_DP_reg[3]_0\,
      \State_DP_reg[4]\ => \State_DP_reg[4]\,
      \SyncSignalSyncFF_S_reg_rep__10\(0) => \SyncSignalSyncFF_S_reg_rep__10\(0),
      \TimestampBuffer_D_reg[11]\(6 downto 0) => \TimestampBuffer_D_reg[11]\(6 downto 0),
      \TimestampBuffer_D_reg[13]\ => \TimestampBuffer_D_reg[13]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_ContinuousCounter is
  port (
    TimestampOverflow_S : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \AERSMOutFifoData_DO[11]\ : out STD_LOGIC;
    \Count_DP_reg[1]_0\ : out STD_LOGIC;
    \Output_SO_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    HighestTimestampSent_SP_reg : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Memory_SP_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    HighestTimestampSent_SP_reg_0 : out STD_LOGIC;
    Overflow_S : in STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \State_DP_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \TimestampBuffer_D_reg[13]\ : in STD_LOGIC;
    \TimestampBuffer_D_reg[14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    HighestTimestampSent_SP_reg_1 : in STD_LOGIC;
    \TimestampBuffer_D_reg[14]_0\ : in STD_LOGIC;
    \TimestampBuffer_D_reg[8]\ : in STD_LOGIC;
    HighestTimestampSent_SP : in STD_LOGIC;
    \DVSAERConfigReg_D_reg[Run_S]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_ContinuousCounter : entity is "ContinuousCounter";
end brd_testAERDVSSM_0_0_ContinuousCounter;

architecture STRUCTURE of brd_testAERDVSSM_0_0_ContinuousCounter is
  signal Count_DN : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^count_dp_reg[1]_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \overflowLogicEnabled.overflowUnbufferedOnZero.zeroOverflowDelay_n_3\ : STD_LOGIC;
  signal \plusOp_carry__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_n_1\ : STD_LOGIC;
  signal \plusOp_carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_carry__0_n_3\ : STD_LOGIC;
  signal \plusOp_carry__0_n_4\ : STD_LOGIC;
  signal \plusOp_carry__0_n_5\ : STD_LOGIC;
  signal \plusOp_carry__0_n_6\ : STD_LOGIC;
  signal \plusOp_carry__0_n_7\ : STD_LOGIC;
  signal \plusOp_carry__1_n_0\ : STD_LOGIC;
  signal \plusOp_carry__1_n_1\ : STD_LOGIC;
  signal \plusOp_carry__1_n_2\ : STD_LOGIC;
  signal \plusOp_carry__1_n_3\ : STD_LOGIC;
  signal \plusOp_carry__1_n_4\ : STD_LOGIC;
  signal \plusOp_carry__1_n_5\ : STD_LOGIC;
  signal \plusOp_carry__1_n_6\ : STD_LOGIC;
  signal \plusOp_carry__1_n_7\ : STD_LOGIC;
  signal \plusOp_carry__2_n_3\ : STD_LOGIC;
  signal \plusOp_carry__2_n_6\ : STD_LOGIC;
  signal \plusOp_carry__2_n_7\ : STD_LOGIC;
  signal plusOp_carry_n_0 : STD_LOGIC;
  signal plusOp_carry_n_1 : STD_LOGIC;
  signal plusOp_carry_n_2 : STD_LOGIC;
  signal plusOp_carry_n_3 : STD_LOGIC;
  signal plusOp_carry_n_4 : STD_LOGIC;
  signal plusOp_carry_n_5 : STD_LOGIC;
  signal plusOp_carry_n_6 : STD_LOGIC;
  signal plusOp_carry_n_7 : STD_LOGIC;
  signal \NLW_plusOp_carry__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_plusOp_carry__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Count_DP[10]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \Count_DP[11]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \Count_DP[12]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \Count_DP[13]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \Count_DP[14]_i_2\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \Count_DP[1]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \Count_DP[2]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \Count_DP[3]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \Count_DP[4]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \Count_DP[5]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \Count_DP[6]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \Count_DP[7]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \Count_DP[8]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \Count_DP[9]_i_1\ : label is "soft_lutpair19";
begin
  \Count_DP_reg[1]_0\ <= \^count_dp_reg[1]_0\;
  Q(14 downto 0) <= \^q\(14 downto 0);
\ChangeDetected_S1_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \TimestampBuffer_D_reg[14]\(13),
      I1 => \^q\(13),
      I2 => \^q\(14),
      I3 => \TimestampBuffer_D_reg[14]\(14),
      I4 => \^q\(12),
      I5 => \TimestampBuffer_D_reg[14]\(12),
      O => Memory_SP_reg(0)
    );
ChangeDetected_S1_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \TimestampBuffer_D_reg[14]\(11),
      I1 => \^q\(11),
      I2 => \^q\(9),
      I3 => \TimestampBuffer_D_reg[14]\(9),
      I4 => \^q\(10),
      I5 => \TimestampBuffer_D_reg[14]\(10),
      O => S(3)
    );
ChangeDetected_S1_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \TimestampBuffer_D_reg[14]\(8),
      I1 => \^q\(8),
      I2 => \^q\(7),
      I3 => \TimestampBuffer_D_reg[14]\(7),
      I4 => \^q\(6),
      I5 => \TimestampBuffer_D_reg[14]\(6),
      O => S(2)
    );
ChangeDetected_S1_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \TimestampBuffer_D_reg[14]\(5),
      I1 => \^q\(5),
      I2 => \^q\(3),
      I3 => \TimestampBuffer_D_reg[14]\(3),
      I4 => \^q\(4),
      I5 => \TimestampBuffer_D_reg[14]\(4),
      O => S(1)
    );
ChangeDetected_S1_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \TimestampBuffer_D_reg[14]\(2),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \TimestampBuffer_D_reg[14]\(0),
      I4 => \^q\(1),
      I5 => \TimestampBuffer_D_reg[14]\(1),
      O => S(0)
    );
\Count_DP[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555545555"
    )
        port map (
      I0 => \^q\(0),
      I1 => \State_DP_reg[4]\(1),
      I2 => \State_DP_reg[4]\(3),
      I3 => \State_DP_reg[4]\(2),
      I4 => \State_DP_reg[4]\(0),
      I5 => \State_DP_reg[4]\(4),
      O => Count_DN(0)
    );
\Count_DP[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \overflowLogicEnabled.overflowUnbufferedOnZero.zeroOverflowDelay_n_3\,
      I1 => \plusOp_carry__1_n_6\,
      I2 => \^count_dp_reg[1]_0\,
      O => Count_DN(10)
    );
\Count_DP[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \overflowLogicEnabled.overflowUnbufferedOnZero.zeroOverflowDelay_n_3\,
      I1 => \plusOp_carry__1_n_5\,
      I2 => \^count_dp_reg[1]_0\,
      O => Count_DN(11)
    );
\Count_DP[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \overflowLogicEnabled.overflowUnbufferedOnZero.zeroOverflowDelay_n_3\,
      I1 => \plusOp_carry__1_n_4\,
      I2 => \^count_dp_reg[1]_0\,
      O => Count_DN(12)
    );
\Count_DP[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \overflowLogicEnabled.overflowUnbufferedOnZero.zeroOverflowDelay_n_3\,
      I1 => \plusOp_carry__2_n_7\,
      I2 => \^count_dp_reg[1]_0\,
      O => Count_DN(13)
    );
\Count_DP[14]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \overflowLogicEnabled.overflowUnbufferedOnZero.zeroOverflowDelay_n_3\,
      I1 => \plusOp_carry__2_n_6\,
      I2 => \^count_dp_reg[1]_0\,
      O => Count_DN(14)
    );
\Count_DP[14]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \State_DP_reg[4]\(4),
      I1 => \State_DP_reg[4]\(0),
      I2 => \State_DP_reg[4]\(2),
      I3 => \State_DP_reg[4]\(3),
      I4 => \State_DP_reg[4]\(1),
      O => \^count_dp_reg[1]_0\
    );
\Count_DP[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \overflowLogicEnabled.overflowUnbufferedOnZero.zeroOverflowDelay_n_3\,
      I1 => plusOp_carry_n_7,
      I2 => \^count_dp_reg[1]_0\,
      O => Count_DN(1)
    );
\Count_DP[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \overflowLogicEnabled.overflowUnbufferedOnZero.zeroOverflowDelay_n_3\,
      I1 => plusOp_carry_n_6,
      I2 => \^count_dp_reg[1]_0\,
      O => Count_DN(2)
    );
\Count_DP[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \overflowLogicEnabled.overflowUnbufferedOnZero.zeroOverflowDelay_n_3\,
      I1 => plusOp_carry_n_5,
      I2 => \^count_dp_reg[1]_0\,
      O => Count_DN(3)
    );
\Count_DP[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \overflowLogicEnabled.overflowUnbufferedOnZero.zeroOverflowDelay_n_3\,
      I1 => plusOp_carry_n_4,
      I2 => \^count_dp_reg[1]_0\,
      O => Count_DN(4)
    );
\Count_DP[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \overflowLogicEnabled.overflowUnbufferedOnZero.zeroOverflowDelay_n_3\,
      I1 => \plusOp_carry__0_n_7\,
      I2 => \^count_dp_reg[1]_0\,
      O => Count_DN(5)
    );
\Count_DP[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \overflowLogicEnabled.overflowUnbufferedOnZero.zeroOverflowDelay_n_3\,
      I1 => \plusOp_carry__0_n_6\,
      I2 => \^count_dp_reg[1]_0\,
      O => Count_DN(6)
    );
\Count_DP[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \overflowLogicEnabled.overflowUnbufferedOnZero.zeroOverflowDelay_n_3\,
      I1 => \plusOp_carry__0_n_5\,
      I2 => \^count_dp_reg[1]_0\,
      O => Count_DN(7)
    );
\Count_DP[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \overflowLogicEnabled.overflowUnbufferedOnZero.zeroOverflowDelay_n_3\,
      I1 => \plusOp_carry__0_n_4\,
      I2 => \^count_dp_reg[1]_0\,
      O => Count_DN(8)
    );
\Count_DP[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \overflowLogicEnabled.overflowUnbufferedOnZero.zeroOverflowDelay_n_3\,
      I1 => \plusOp_carry__1_n_7\,
      I2 => \^count_dp_reg[1]_0\,
      O => Count_DN(9)
    );
\Count_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \DVSAERConfigReg_D_reg[Run_S]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Count_DN(0),
      Q => \^q\(0)
    );
\Count_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \DVSAERConfigReg_D_reg[Run_S]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Count_DN(10),
      Q => \^q\(10)
    );
\Count_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \DVSAERConfigReg_D_reg[Run_S]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Count_DN(11),
      Q => \^q\(11)
    );
\Count_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \DVSAERConfigReg_D_reg[Run_S]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Count_DN(12),
      Q => \^q\(12)
    );
\Count_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \DVSAERConfigReg_D_reg[Run_S]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Count_DN(13),
      Q => \^q\(13)
    );
\Count_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \DVSAERConfigReg_D_reg[Run_S]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Count_DN(14),
      Q => \^q\(14)
    );
\Count_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \DVSAERConfigReg_D_reg[Run_S]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Count_DN(1),
      Q => \^q\(1)
    );
\Count_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \DVSAERConfigReg_D_reg[Run_S]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Count_DN(2),
      Q => \^q\(2)
    );
\Count_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \DVSAERConfigReg_D_reg[Run_S]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Count_DN(3),
      Q => \^q\(3)
    );
\Count_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \DVSAERConfigReg_D_reg[Run_S]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Count_DN(4),
      Q => \^q\(4)
    );
\Count_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \DVSAERConfigReg_D_reg[Run_S]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Count_DN(5),
      Q => \^q\(5)
    );
\Count_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \DVSAERConfigReg_D_reg[Run_S]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Count_DN(6),
      Q => \^q\(6)
    );
\Count_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \DVSAERConfigReg_D_reg[Run_S]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Count_DN(7),
      Q => \^q\(7)
    );
\Count_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \DVSAERConfigReg_D_reg[Run_S]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Count_DN(8),
      Q => \^q\(8)
    );
\Count_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \DVSAERConfigReg_D_reg[Run_S]\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => Count_DN(9),
      Q => \^q\(9)
    );
\overflowLogicEnabled.overflowUnbufferedOnZero.zeroOverflowDelay\: entity work.brd_testAERDVSSM_0_0_SimpleRegister_5
     port map (
      \AERSMOutFifoData_DO[11]\ => \AERSMOutFifoData_DO[11]\,
      \Count_DP_reg[11]\ => TimestampOverflow_S,
      \Count_DP_reg[14]\ => \overflowLogicEnabled.overflowUnbufferedOnZero.zeroOverflowDelay_n_3\,
      E(0) => E(0),
      HighestTimestampSent_SP => HighestTimestampSent_SP,
      HighestTimestampSent_SP_reg => HighestTimestampSent_SP_reg,
      HighestTimestampSent_SP_reg_0 => HighestTimestampSent_SP_reg_0,
      HighestTimestampSent_SP_reg_1 => HighestTimestampSent_SP_reg_1,
      LogicClk_CI => LogicClk_CI,
      \Output_SO_reg[0]_0\ => \Output_SO_reg[0]\,
      Overflow_S => Overflow_S,
      Q(14 downto 0) => \^q\(14 downto 0),
      \State_DP_reg[4]\(4 downto 0) => \State_DP_reg[4]\(4 downto 0),
      \SyncSignalSyncFF_S_reg_rep__9\(0) => \SyncSignalSyncFF_S_reg_rep__9\(0),
      \TimestampBuffer_D_reg[13]\ => \TimestampBuffer_D_reg[13]\,
      \TimestampBuffer_D_reg[14]\ => \TimestampBuffer_D_reg[14]_0\,
      \TimestampBuffer_D_reg[8]\ => \TimestampBuffer_D_reg[8]\
    );
plusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => plusOp_carry_n_0,
      CO(2) => plusOp_carry_n_1,
      CO(1) => plusOp_carry_n_2,
      CO(0) => plusOp_carry_n_3,
      CYINIT => \^q\(0),
      DI(3 downto 0) => B"0000",
      O(3) => plusOp_carry_n_4,
      O(2) => plusOp_carry_n_5,
      O(1) => plusOp_carry_n_6,
      O(0) => plusOp_carry_n_7,
      S(3 downto 0) => \^q\(4 downto 1)
    );
\plusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => plusOp_carry_n_0,
      CO(3) => \plusOp_carry__0_n_0\,
      CO(2) => \plusOp_carry__0_n_1\,
      CO(1) => \plusOp_carry__0_n_2\,
      CO(0) => \plusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__0_n_4\,
      O(2) => \plusOp_carry__0_n_5\,
      O(1) => \plusOp_carry__0_n_6\,
      O(0) => \plusOp_carry__0_n_7\,
      S(3 downto 0) => \^q\(8 downto 5)
    );
\plusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__0_n_0\,
      CO(3) => \plusOp_carry__1_n_0\,
      CO(2) => \plusOp_carry__1_n_1\,
      CO(1) => \plusOp_carry__1_n_2\,
      CO(0) => \plusOp_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__1_n_4\,
      O(2) => \plusOp_carry__1_n_5\,
      O(1) => \plusOp_carry__1_n_6\,
      O(0) => \plusOp_carry__1_n_7\,
      S(3 downto 0) => \^q\(12 downto 9)
    );
\plusOp_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__1_n_0\,
      CO(3 downto 1) => \NLW_plusOp_carry__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \plusOp_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 2) => \NLW_plusOp_carry__2_O_UNCONNECTED\(3 downto 2),
      O(1) => \plusOp_carry__2_n_6\,
      O(0) => \plusOp_carry__2_n_7\,
      S(3 downto 2) => B"00",
      S(1 downto 0) => \^q\(14 downto 13)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \brd_testAERDVSSM_0_0_ContinuousCounter__parameterized0\ is
  port (
    TimestampOverflowBufferOverflow_S : out STD_LOGIC;
    AERSMOutFifoData_DO : out STD_LOGIC_VECTOR ( 13 downto 0 );
    HighestTimestampSent_SP_reg : out STD_LOGIC;
    AERSMOutFifoData_DO_0_sp_1 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \State_DP_reg[4]\ : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__9\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \State_DP_reg[3]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 13 downto 0 );
    \State_DP_reg[0]\ : in STD_LOGIC;
    \FifoData_DO_reg[1]\ : in STD_LOGIC;
    \State_DP_reg[2]\ : in STD_LOGIC;
    \State_DP_reg[1]\ : in STD_LOGIC;
    \FifoData_DO_reg[2]\ : in STD_LOGIC;
    \FifoData_DO_reg[3]\ : in STD_LOGIC;
    \FifoData_DO_reg[4]\ : in STD_LOGIC;
    \FifoData_DO_reg[5]\ : in STD_LOGIC;
    \FifoData_DO_reg[6]\ : in STD_LOGIC;
    \FifoData_DO_reg[7]\ : in STD_LOGIC;
    \FifoData_DO_reg[8]\ : in STD_LOGIC;
    \FifoData_DO_reg[9]\ : in STD_LOGIC;
    \FifoData_DO_reg[10]\ : in STD_LOGIC;
    \FifoData_DO_reg[11]\ : in STD_LOGIC;
    \FifoData_DO_reg[12]\ : in STD_LOGIC;
    \FifoData_DO_reg[13]\ : in STD_LOGIC;
    \FifoData_DO_reg[14]\ : in STD_LOGIC;
    \State_DP_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]\ : in STD_LOGIC;
    \State_DP_reg[2]_0\ : in STD_LOGIC;
    AERSMFifoAlmostFull_AI : in STD_LOGIC;
    TimestampResetBuffer_S : in STD_LOGIC;
    AERSMFifoFull_AI : in STD_LOGIC;
    \State_DP_reg[2]_1\ : in STD_LOGIC;
    TimestampOverflow_S : in STD_LOGIC;
    \State_DP_reg[0]_0\ : in STD_LOGIC;
    \State_DP_reg[1]_0\ : in STD_LOGIC;
    \OutFifoControl_SO_reg[AlmostEmpty_S]\ : in STD_LOGIC;
    \State_DP_reg[0]_1\ : in STD_LOGIC;
    \StateTimestampNext_DP_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERFifoControlOut_S[ReadSide][AlmostEmpty_S]\ : in STD_LOGIC;
    \DVSAERFifoControlOut_S[ReadSide][Empty_S]\ : in STD_LOGIC;
    HighestTimestampSent_SP : in STD_LOGIC;
    \State_DP_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \brd_testAERDVSSM_0_0_ContinuousCounter__parameterized0\ : entity is "ContinuousCounter";
end \brd_testAERDVSSM_0_0_ContinuousCounter__parameterized0\;

architecture STRUCTURE of \brd_testAERDVSSM_0_0_ContinuousCounter__parameterized0\ is
  signal \AERSMOutFifoData_DO[0]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \AERSMOutFifoData_DO[10]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \AERSMOutFifoData_DO[11]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \AERSMOutFifoData_DO[1]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \AERSMOutFifoData_DO[2]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \AERSMOutFifoData_DO[3]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \AERSMOutFifoData_DO[4]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \AERSMOutFifoData_DO[5]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \AERSMOutFifoData_DO[6]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \AERSMOutFifoData_DO[7]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \AERSMOutFifoData_DO[8]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \AERSMOutFifoData_DO[9]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal AERSMOutFifoData_DO_0_sn_1 : STD_LOGIC;
  signal AERSMOutFifoWrite_SO_INST_0_i_10_n_0 : STD_LOGIC;
  signal AERSMOutFifoWrite_SO_INST_0_i_11_n_0 : STD_LOGIC;
  signal \Count_DP[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \Count_DP[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_DP[11]_i_2_n_0\ : STD_LOGIC;
  signal \Count_DP[11]_i_3_n_0\ : STD_LOGIC;
  signal \Count_DP[11]_i_4_n_0\ : STD_LOGIC;
  signal \Count_DP[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \Count_DP[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \Count_DP[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \Count_DP[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \Count_DP[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_DP[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_DP[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_DP_reg_n_0_[0]\ : STD_LOGIC;
  signal \Count_DP_reg_n_0_[10]\ : STD_LOGIC;
  signal \Count_DP_reg_n_0_[11]\ : STD_LOGIC;
  signal \Count_DP_reg_n_0_[1]\ : STD_LOGIC;
  signal \Count_DP_reg_n_0_[2]\ : STD_LOGIC;
  signal \Count_DP_reg_n_0_[3]\ : STD_LOGIC;
  signal \Count_DP_reg_n_0_[4]\ : STD_LOGIC;
  signal \Count_DP_reg_n_0_[5]\ : STD_LOGIC;
  signal \Count_DP_reg_n_0_[6]\ : STD_LOGIC;
  signal \Count_DP_reg_n_0_[7]\ : STD_LOGIC;
  signal \Count_DP_reg_n_0_[8]\ : STD_LOGIC;
  signal \Count_DP_reg_n_0_[9]\ : STD_LOGIC;
  signal \^highesttimestampsent_sp_reg\ : STD_LOGIC;
  signal \State_DP[1]_i_2_n_0\ : STD_LOGIC;
  signal \State_DP[4]_i_3_n_0\ : STD_LOGIC;
  signal \^state_dp_reg[4]\ : STD_LOGIC;
  signal \plusOp_carry__0_n_0\ : STD_LOGIC;
  signal \plusOp_carry__0_n_1\ : STD_LOGIC;
  signal \plusOp_carry__0_n_2\ : STD_LOGIC;
  signal \plusOp_carry__0_n_3\ : STD_LOGIC;
  signal \plusOp_carry__0_n_4\ : STD_LOGIC;
  signal \plusOp_carry__0_n_5\ : STD_LOGIC;
  signal \plusOp_carry__0_n_6\ : STD_LOGIC;
  signal \plusOp_carry__0_n_7\ : STD_LOGIC;
  signal \plusOp_carry__1_n_2\ : STD_LOGIC;
  signal \plusOp_carry__1_n_3\ : STD_LOGIC;
  signal \plusOp_carry__1_n_5\ : STD_LOGIC;
  signal \plusOp_carry__1_n_6\ : STD_LOGIC;
  signal \plusOp_carry__1_n_7\ : STD_LOGIC;
  signal plusOp_carry_n_0 : STD_LOGIC;
  signal plusOp_carry_n_1 : STD_LOGIC;
  signal plusOp_carry_n_2 : STD_LOGIC;
  signal plusOp_carry_n_3 : STD_LOGIC;
  signal plusOp_carry_n_4 : STD_LOGIC;
  signal plusOp_carry_n_5 : STD_LOGIC;
  signal plusOp_carry_n_6 : STD_LOGIC;
  signal plusOp_carry_n_7 : STD_LOGIC;
  signal \NLW_plusOp_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_plusOp_carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \AERSMOutFifoData_DO[10]_INST_0_i_2\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \AERSMOutFifoData_DO[11]_INST_0_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \AERSMOutFifoData_DO[1]_INST_0_i_2\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \AERSMOutFifoData_DO[2]_INST_0_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \AERSMOutFifoData_DO[3]_INST_0_i_2\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \AERSMOutFifoData_DO[4]_INST_0_i_2\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \AERSMOutFifoData_DO[5]_INST_0_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \AERSMOutFifoData_DO[6]_INST_0_i_2\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \AERSMOutFifoData_DO[8]_INST_0_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \AERSMOutFifoData_DO[9]_INST_0_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of AERSMOutFifoWrite_SO_INST_0_i_10 : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of AERSMOutFifoWrite_SO_INST_0_i_11 : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \Count_DP[0]_i_1__1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \Count_DP[10]_i_1__0\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \Count_DP[11]_i_2\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \Count_DP[1]_i_1__2\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \Count_DP[2]_i_1__2\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \Count_DP[3]_i_1__2\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \Count_DP[4]_i_1__1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \Count_DP[5]_i_1__1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \Count_DP[6]_i_1__0\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \Count_DP[7]_i_1__0\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \Count_DP[8]_i_1__0\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \Count_DP[9]_i_1__0\ : label is "soft_lutpair23";
begin
  AERSMOutFifoData_DO_0_sp_1 <= AERSMOutFifoData_DO_0_sn_1;
  HighestTimestampSent_SP_reg <= \^highesttimestampsent_sp_reg\;
  \State_DP_reg[4]\ <= \^state_dp_reg[4]\;
\AERSMOutFifoData_DO[0]_INST_0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF3FFCFFFFFFF7"
    )
        port map (
      I0 => \AERSMOutFifoData_DO[0]_INST_0_i_5_n_0\,
      I1 => \State_DP_reg[4]_0\(1),
      I2 => \State_DP_reg[4]_0\(2),
      I3 => \State_DP_reg[4]_0\(3),
      I4 => \State_DP_reg[4]_0\(4),
      I5 => \State_DP_reg[4]_0\(0),
      O => AERSMOutFifoData_DO_0_sn_1
    );
\AERSMOutFifoData_DO[0]_INST_0_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Count_DP_reg_n_0_[0]\,
      I1 => TimestampOverflow_S,
      O => \AERSMOutFifoData_DO[0]_INST_0_i_5_n_0\
    );
\AERSMOutFifoData_DO[10]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF0E0000"
    )
        port map (
      I0 => Q(9),
      I1 => \^highesttimestampsent_sp_reg\,
      I2 => \State_DP_reg[0]\,
      I3 => \FifoData_DO_reg[10]\,
      I4 => \State_DP_reg[2]\,
      I5 => \AERSMOutFifoData_DO[10]_INST_0_i_2_n_0\,
      O => AERSMOutFifoData_DO(9)
    );
\AERSMOutFifoData_DO[10]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Count_DP_reg_n_0_[10]\,
      I1 => \State_DP_reg[1]\,
      O => \AERSMOutFifoData_DO[10]_INST_0_i_2_n_0\
    );
\AERSMOutFifoData_DO[11]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAFEAAAAAAAA"
    )
        port map (
      I0 => \AERSMOutFifoData_DO[11]_INST_0_i_1_n_0\,
      I1 => Q(10),
      I2 => \^highesttimestampsent_sp_reg\,
      I3 => \State_DP_reg[0]\,
      I4 => \FifoData_DO_reg[11]\,
      I5 => \State_DP_reg[2]\,
      O => AERSMOutFifoData_DO(10)
    );
\AERSMOutFifoData_DO[11]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Count_DP_reg_n_0_[11]\,
      I1 => \State_DP_reg[1]\,
      O => \AERSMOutFifoData_DO[11]_INST_0_i_1_n_0\
    );
\AERSMOutFifoData_DO[12]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(11),
      I1 => \^highesttimestampsent_sp_reg\,
      I2 => \State_DP_reg[0]\,
      I3 => \FifoData_DO_reg[12]\,
      I4 => \State_DP_reg[2]\,
      I5 => \State_DP_reg[1]\,
      O => AERSMOutFifoData_DO(11)
    );
\AERSMOutFifoData_DO[13]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(12),
      I1 => \^highesttimestampsent_sp_reg\,
      I2 => \State_DP_reg[0]\,
      I3 => \FifoData_DO_reg[13]\,
      I4 => \State_DP_reg[2]\,
      I5 => \State_DP_reg[1]\,
      O => AERSMOutFifoData_DO(12)
    );
\AERSMOutFifoData_DO[14]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0E0000FFFFFFFF"
    )
        port map (
      I0 => Q(13),
      I1 => \^highesttimestampsent_sp_reg\,
      I2 => \State_DP_reg[0]\,
      I3 => \FifoData_DO_reg[14]\,
      I4 => \State_DP_reg[2]\,
      I5 => \State_DP_reg[1]\,
      O => AERSMOutFifoData_DO(13)
    );
\AERSMOutFifoData_DO[1]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF0E0000"
    )
        port map (
      I0 => Q(0),
      I1 => \^highesttimestampsent_sp_reg\,
      I2 => \State_DP_reg[0]\,
      I3 => \FifoData_DO_reg[1]\,
      I4 => \State_DP_reg[2]\,
      I5 => \AERSMOutFifoData_DO[1]_INST_0_i_2_n_0\,
      O => AERSMOutFifoData_DO(0)
    );
\AERSMOutFifoData_DO[1]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Count_DP_reg_n_0_[1]\,
      I1 => \State_DP_reg[1]\,
      O => \AERSMOutFifoData_DO[1]_INST_0_i_2_n_0\
    );
\AERSMOutFifoData_DO[2]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAFEAAAAAAAA"
    )
        port map (
      I0 => \AERSMOutFifoData_DO[2]_INST_0_i_1_n_0\,
      I1 => Q(1),
      I2 => \^highesttimestampsent_sp_reg\,
      I3 => \State_DP_reg[0]\,
      I4 => \FifoData_DO_reg[2]\,
      I5 => \State_DP_reg[2]\,
      O => AERSMOutFifoData_DO(1)
    );
\AERSMOutFifoData_DO[2]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Count_DP_reg_n_0_[2]\,
      I1 => \State_DP_reg[1]\,
      O => \AERSMOutFifoData_DO[2]_INST_0_i_1_n_0\
    );
\AERSMOutFifoData_DO[3]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF0E0000"
    )
        port map (
      I0 => Q(2),
      I1 => \^highesttimestampsent_sp_reg\,
      I2 => \State_DP_reg[0]\,
      I3 => \FifoData_DO_reg[3]\,
      I4 => \State_DP_reg[2]\,
      I5 => \AERSMOutFifoData_DO[3]_INST_0_i_2_n_0\,
      O => AERSMOutFifoData_DO(2)
    );
\AERSMOutFifoData_DO[3]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Count_DP_reg_n_0_[3]\,
      I1 => \State_DP_reg[1]\,
      O => \AERSMOutFifoData_DO[3]_INST_0_i_2_n_0\
    );
\AERSMOutFifoData_DO[4]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF0E0000"
    )
        port map (
      I0 => Q(3),
      I1 => \^highesttimestampsent_sp_reg\,
      I2 => \State_DP_reg[0]\,
      I3 => \FifoData_DO_reg[4]\,
      I4 => \State_DP_reg[2]\,
      I5 => \AERSMOutFifoData_DO[4]_INST_0_i_2_n_0\,
      O => AERSMOutFifoData_DO(3)
    );
\AERSMOutFifoData_DO[4]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Count_DP_reg_n_0_[4]\,
      I1 => \State_DP_reg[1]\,
      O => \AERSMOutFifoData_DO[4]_INST_0_i_2_n_0\
    );
\AERSMOutFifoData_DO[5]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAFEAAAAAAAA"
    )
        port map (
      I0 => \AERSMOutFifoData_DO[5]_INST_0_i_1_n_0\,
      I1 => Q(4),
      I2 => \^highesttimestampsent_sp_reg\,
      I3 => \State_DP_reg[0]\,
      I4 => \FifoData_DO_reg[5]\,
      I5 => \State_DP_reg[2]\,
      O => AERSMOutFifoData_DO(4)
    );
\AERSMOutFifoData_DO[5]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Count_DP_reg_n_0_[5]\,
      I1 => \State_DP_reg[1]\,
      O => \AERSMOutFifoData_DO[5]_INST_0_i_1_n_0\
    );
\AERSMOutFifoData_DO[6]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFF0E0000"
    )
        port map (
      I0 => Q(5),
      I1 => \^highesttimestampsent_sp_reg\,
      I2 => \State_DP_reg[0]\,
      I3 => \FifoData_DO_reg[6]\,
      I4 => \State_DP_reg[2]\,
      I5 => \AERSMOutFifoData_DO[6]_INST_0_i_2_n_0\,
      O => AERSMOutFifoData_DO(5)
    );
\AERSMOutFifoData_DO[6]_INST_0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Count_DP_reg_n_0_[6]\,
      I1 => \State_DP_reg[1]\,
      O => \AERSMOutFifoData_DO[6]_INST_0_i_2_n_0\
    );
\AERSMOutFifoData_DO[7]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAFEAAAAAAAA"
    )
        port map (
      I0 => \AERSMOutFifoData_DO[7]_INST_0_i_1_n_0\,
      I1 => Q(6),
      I2 => \^highesttimestampsent_sp_reg\,
      I3 => \State_DP_reg[0]\,
      I4 => \FifoData_DO_reg[7]\,
      I5 => \State_DP_reg[2]\,
      O => AERSMOutFifoData_DO(6)
    );
\AERSMOutFifoData_DO[7]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Count_DP_reg_n_0_[7]\,
      I1 => \State_DP_reg[1]\,
      O => \AERSMOutFifoData_DO[7]_INST_0_i_1_n_0\
    );
\AERSMOutFifoData_DO[8]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAFEAAAAAAAA"
    )
        port map (
      I0 => \AERSMOutFifoData_DO[8]_INST_0_i_1_n_0\,
      I1 => Q(7),
      I2 => \^highesttimestampsent_sp_reg\,
      I3 => \State_DP_reg[0]\,
      I4 => \FifoData_DO_reg[8]\,
      I5 => \State_DP_reg[2]\,
      O => AERSMOutFifoData_DO(7)
    );
\AERSMOutFifoData_DO[8]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Count_DP_reg_n_0_[8]\,
      I1 => \State_DP_reg[1]\,
      O => \AERSMOutFifoData_DO[8]_INST_0_i_1_n_0\
    );
\AERSMOutFifoData_DO[9]_INST_0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFAAFEAAAAAAAA"
    )
        port map (
      I0 => \AERSMOutFifoData_DO[9]_INST_0_i_1_n_0\,
      I1 => Q(8),
      I2 => \^highesttimestampsent_sp_reg\,
      I3 => \State_DP_reg[0]\,
      I4 => \FifoData_DO_reg[9]\,
      I5 => \State_DP_reg[2]\,
      O => AERSMOutFifoData_DO(8)
    );
\AERSMOutFifoData_DO[9]_INST_0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \Count_DP_reg_n_0_[9]\,
      I1 => \State_DP_reg[1]\,
      O => \AERSMOutFifoData_DO[9]_INST_0_i_1_n_0\
    );
AERSMOutFifoWrite_SO_INST_0_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => HighestTimestampSent_SP,
      I1 => \^state_dp_reg[4]\,
      O => \^highesttimestampsent_sp_reg\
    );
AERSMOutFifoWrite_SO_INST_0_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \Count_DP_reg_n_0_[9]\,
      I1 => \Count_DP_reg_n_0_[0]\,
      I2 => \Count_DP_reg_n_0_[8]\,
      I3 => \Count_DP_reg_n_0_[2]\,
      O => AERSMOutFifoWrite_SO_INST_0_i_10_n_0
    );
AERSMOutFifoWrite_SO_INST_0_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \Count_DP_reg_n_0_[11]\,
      I1 => \Count_DP_reg_n_0_[5]\,
      I2 => \Count_DP_reg_n_0_[1]\,
      I3 => \Count_DP_reg_n_0_[4]\,
      O => AERSMOutFifoWrite_SO_INST_0_i_11_n_0
    );
AERSMOutFifoWrite_SO_INST_0_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \Count_DP_reg_n_0_[3]\,
      I1 => \Count_DP_reg_n_0_[10]\,
      I2 => \Count_DP_reg_n_0_[7]\,
      I3 => \Count_DP_reg_n_0_[6]\,
      I4 => AERSMOutFifoWrite_SO_INST_0_i_10_n_0,
      I5 => AERSMOutFifoWrite_SO_INST_0_i_11_n_0,
      O => \^state_dp_reg[4]\
    );
\Count_DP[0]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Count_DP_reg_n_0_[0]\,
      I1 => \State_DP_reg[3]\,
      O => \Count_DP[0]_i_1__1_n_0\
    );
\Count_DP[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \Count_DP[11]_i_3_n_0\,
      I1 => \Count_DP[11]_i_4_n_0\,
      I2 => \plusOp_carry__1_n_6\,
      I3 => \State_DP_reg[3]\,
      O => \Count_DP[10]_i_1__0_n_0\
    );
\Count_DP[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \Count_DP[11]_i_3_n_0\,
      I1 => \Count_DP[11]_i_4_n_0\,
      I2 => \plusOp_carry__1_n_5\,
      I3 => \State_DP_reg[3]\,
      O => \Count_DP[11]_i_2_n_0\
    );
\Count_DP[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \Count_DP_reg_n_0_[0]\,
      I1 => \Count_DP_reg_n_0_[8]\,
      I2 => \Count_DP_reg_n_0_[1]\,
      I3 => \Count_DP_reg_n_0_[7]\,
      I4 => \Count_DP_reg_n_0_[10]\,
      I5 => \Count_DP_reg_n_0_[9]\,
      O => \Count_DP[11]_i_3_n_0\
    );
\Count_DP[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \Count_DP_reg_n_0_[5]\,
      I1 => \Count_DP_reg_n_0_[2]\,
      I2 => \Count_DP_reg_n_0_[4]\,
      I3 => \Count_DP_reg_n_0_[3]\,
      I4 => \Count_DP_reg_n_0_[11]\,
      I5 => \Count_DP_reg_n_0_[6]\,
      O => \Count_DP[11]_i_4_n_0\
    );
\Count_DP[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \Count_DP[11]_i_3_n_0\,
      I1 => \Count_DP[11]_i_4_n_0\,
      I2 => plusOp_carry_n_7,
      I3 => \State_DP_reg[3]\,
      O => \Count_DP[1]_i_1__2_n_0\
    );
\Count_DP[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \Count_DP[11]_i_3_n_0\,
      I1 => \Count_DP[11]_i_4_n_0\,
      I2 => plusOp_carry_n_6,
      I3 => \State_DP_reg[3]\,
      O => \Count_DP[2]_i_1__2_n_0\
    );
\Count_DP[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \Count_DP[11]_i_3_n_0\,
      I1 => \Count_DP[11]_i_4_n_0\,
      I2 => plusOp_carry_n_5,
      I3 => \State_DP_reg[3]\,
      O => \Count_DP[3]_i_1__2_n_0\
    );
\Count_DP[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \Count_DP[11]_i_3_n_0\,
      I1 => \Count_DP[11]_i_4_n_0\,
      I2 => plusOp_carry_n_4,
      I3 => \State_DP_reg[3]\,
      O => \Count_DP[4]_i_1__1_n_0\
    );
\Count_DP[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \Count_DP[11]_i_3_n_0\,
      I1 => \Count_DP[11]_i_4_n_0\,
      I2 => \plusOp_carry__0_n_7\,
      I3 => \State_DP_reg[3]\,
      O => \Count_DP[5]_i_1__1_n_0\
    );
\Count_DP[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \Count_DP[11]_i_3_n_0\,
      I1 => \Count_DP[11]_i_4_n_0\,
      I2 => \plusOp_carry__0_n_6\,
      I3 => \State_DP_reg[3]\,
      O => \Count_DP[6]_i_1__0_n_0\
    );
\Count_DP[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \Count_DP[11]_i_3_n_0\,
      I1 => \Count_DP[11]_i_4_n_0\,
      I2 => \plusOp_carry__0_n_5\,
      I3 => \State_DP_reg[3]\,
      O => \Count_DP[7]_i_1__0_n_0\
    );
\Count_DP[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \Count_DP[11]_i_3_n_0\,
      I1 => \Count_DP[11]_i_4_n_0\,
      I2 => \plusOp_carry__0_n_4\,
      I3 => \State_DP_reg[3]\,
      O => \Count_DP[8]_i_1__0_n_0\
    );
\Count_DP[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E0"
    )
        port map (
      I0 => \Count_DP[11]_i_3_n_0\,
      I1 => \Count_DP[11]_i_4_n_0\,
      I2 => \plusOp_carry__1_n_7\,
      I3 => \State_DP_reg[3]\,
      O => \Count_DP[9]_i_1__0_n_0\
    );
\Count_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \State_DP_reg[0]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(1),
      D => \Count_DP[0]_i_1__1_n_0\,
      Q => \Count_DP_reg_n_0_[0]\
    );
\Count_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \State_DP_reg[0]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(1),
      D => \Count_DP[10]_i_1__0_n_0\,
      Q => \Count_DP_reg_n_0_[10]\
    );
\Count_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \State_DP_reg[0]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(1),
      D => \Count_DP[11]_i_2_n_0\,
      Q => \Count_DP_reg_n_0_[11]\
    );
\Count_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \State_DP_reg[0]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(1),
      D => \Count_DP[1]_i_1__2_n_0\,
      Q => \Count_DP_reg_n_0_[1]\
    );
\Count_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \State_DP_reg[0]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(1),
      D => \Count_DP[2]_i_1__2_n_0\,
      Q => \Count_DP_reg_n_0_[2]\
    );
\Count_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \State_DP_reg[0]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(1),
      D => \Count_DP[3]_i_1__2_n_0\,
      Q => \Count_DP_reg_n_0_[3]\
    );
\Count_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \State_DP_reg[0]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(1),
      D => \Count_DP[4]_i_1__1_n_0\,
      Q => \Count_DP_reg_n_0_[4]\
    );
\Count_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \State_DP_reg[0]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(1),
      D => \Count_DP[5]_i_1__1_n_0\,
      Q => \Count_DP_reg_n_0_[5]\
    );
\Count_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \State_DP_reg[0]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(1),
      D => \Count_DP[6]_i_1__0_n_0\,
      Q => \Count_DP_reg_n_0_[6]\
    );
\Count_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \State_DP_reg[0]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(1),
      D => \Count_DP[7]_i_1__0_n_0\,
      Q => \Count_DP_reg_n_0_[7]\
    );
\Count_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \State_DP_reg[0]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(1),
      D => \Count_DP[8]_i_1__0_n_0\,
      Q => \Count_DP_reg_n_0_[8]\
    );
\Count_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => \State_DP_reg[0]_2\(0),
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(1),
      D => \Count_DP[9]_i_1__0_n_0\,
      Q => \Count_DP_reg_n_0_[9]\
    );
\State_DP[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFE200E2"
    )
        port map (
      I0 => \State_DP[1]_i_2_n_0\,
      I1 => \State_DP_reg[4]_0\(2),
      I2 => \State_DP_reg[0]_0\,
      I3 => \State_DP_reg[4]_0\(3),
      I4 => \State_DP_reg[1]_0\,
      I5 => \State_DP_reg[4]_0\(4),
      O => D(0)
    );
\State_DP[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFD0D0D0D0D0D0D0"
    )
        port map (
      I0 => \^state_dp_reg[4]\,
      I1 => \OutFifoControl_SO_reg[AlmostEmpty_S]\,
      I2 => \State_DP_reg[0]_1\,
      I3 => \State_DP_reg[4]_0\(1),
      I4 => \State_DP_reg[4]_0\(0),
      I5 => \StateTimestampNext_DP_reg[1]\(0),
      O => \State_DP[1]_i_2_n_0\
    );
\State_DP[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1010101110101010"
    )
        port map (
      I0 => \State_DP_reg[4]_0\(0),
      I1 => \State_DP_reg[4]_0\(4),
      I2 => \State_DP_reg[4]_0\(3),
      I3 => \State_DP_reg[4]_0\(1),
      I4 => \State_DP_reg[4]_0\(2),
      I5 => \State_DP[4]_i_3_n_0\,
      O => D(1)
    );
\State_DP[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000FFFFFFFF2"
    )
        port map (
      I0 => \DVSAERConfigReg_D_reg[Run_S]\,
      I1 => \State_DP[4]_i_3_n_0\,
      I2 => \State_DP_reg[2]_0\,
      I3 => \State_DP_reg[4]_0\(0),
      I4 => \State_DP_reg[4]_0\(1),
      I5 => \State_DP_reg[4]_0\(4),
      O => E(0)
    );
\State_DP[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF08"
    )
        port map (
      I0 => AERSMFifoAlmostFull_AI,
      I1 => \^state_dp_reg[4]\,
      I2 => TimestampResetBuffer_S,
      I3 => AERSMFifoFull_AI,
      I4 => \State_DP_reg[2]_1\,
      O => D(2)
    );
\State_DP[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \^state_dp_reg[4]\,
      I1 => \DVSAERFifoControlOut_S[ReadSide][AlmostEmpty_S]\,
      I2 => \DVSAERFifoControlOut_S[ReadSide][Empty_S]\,
      I3 => AERSMFifoAlmostFull_AI,
      I4 => TimestampResetBuffer_S,
      I5 => AERSMFifoFull_AI,
      O => \State_DP[4]_i_3_n_0\
    );
\overflowLogicEnabled.overflowUnbufferedOnZero.zeroOverflowDelay\: entity work.brd_testAERDVSSM_0_0_SimpleRegister
     port map (
      LogicClk_CI => LogicClk_CI,
      Q(11) => \Count_DP_reg_n_0_[11]\,
      Q(10) => \Count_DP_reg_n_0_[10]\,
      Q(9) => \Count_DP_reg_n_0_[9]\,
      Q(8) => \Count_DP_reg_n_0_[8]\,
      Q(7) => \Count_DP_reg_n_0_[7]\,
      Q(6) => \Count_DP_reg_n_0_[6]\,
      Q(5) => \Count_DP_reg_n_0_[5]\,
      Q(4) => \Count_DP_reg_n_0_[4]\,
      Q(3) => \Count_DP_reg_n_0_[3]\,
      Q(2) => \Count_DP_reg_n_0_[2]\,
      Q(1) => \Count_DP_reg_n_0_[1]\,
      Q(0) => \Count_DP_reg_n_0_[0]\,
      \State_DP_reg[3]\ => \State_DP_reg[3]\,
      \SyncSignalSyncFF_S_reg_rep__10\(0) => \SyncSignalSyncFF_S_reg_rep__9\(0),
      TimestampOverflowBufferOverflow_S => TimestampOverflowBufferOverflow_S,
      TimestampOverflow_S => TimestampOverflow_S
    );
plusOp_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => plusOp_carry_n_0,
      CO(2) => plusOp_carry_n_1,
      CO(1) => plusOp_carry_n_2,
      CO(0) => plusOp_carry_n_3,
      CYINIT => \Count_DP_reg_n_0_[0]\,
      DI(3 downto 0) => B"0000",
      O(3) => plusOp_carry_n_4,
      O(2) => plusOp_carry_n_5,
      O(1) => plusOp_carry_n_6,
      O(0) => plusOp_carry_n_7,
      S(3) => \Count_DP_reg_n_0_[4]\,
      S(2) => \Count_DP_reg_n_0_[3]\,
      S(1) => \Count_DP_reg_n_0_[2]\,
      S(0) => \Count_DP_reg_n_0_[1]\
    );
\plusOp_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => plusOp_carry_n_0,
      CO(3) => \plusOp_carry__0_n_0\,
      CO(2) => \plusOp_carry__0_n_1\,
      CO(1) => \plusOp_carry__0_n_2\,
      CO(0) => \plusOp_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \plusOp_carry__0_n_4\,
      O(2) => \plusOp_carry__0_n_5\,
      O(1) => \plusOp_carry__0_n_6\,
      O(0) => \plusOp_carry__0_n_7\,
      S(3) => \Count_DP_reg_n_0_[8]\,
      S(2) => \Count_DP_reg_n_0_[7]\,
      S(1) => \Count_DP_reg_n_0_[6]\,
      S(0) => \Count_DP_reg_n_0_[5]\
    );
\plusOp_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \plusOp_carry__0_n_0\,
      CO(3 downto 2) => \NLW_plusOp_carry__1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \plusOp_carry__1_n_2\,
      CO(0) => \plusOp_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_plusOp_carry__1_O_UNCONNECTED\(3),
      O(2) => \plusOp_carry__1_n_5\,
      O(1) => \plusOp_carry__1_n_6\,
      O(0) => \plusOp_carry__1_n_7\,
      S(3) => '0',
      S(2) => \Count_DP_reg_n_0_[11]\,
      S(1) => \Count_DP_reg_n_0_[10]\,
      S(0) => \Count_DP_reg_n_0_[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_DVSAERStateMachine is
  port (
    DVSAERAck_SBO : out STD_LOGIC;
    DVSAERReset_SBO : out STD_LOGIC;
    \Count_DP_reg[39]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 39 downto 0 );
    \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39]\ : out STD_LOGIC_VECTOR ( 39 downto 0 );
    \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39]\ : out STD_LOGIC_VECTOR ( 39 downto 0 );
    \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39]\ : out STD_LOGIC_VECTOR ( 39 downto 0 );
    \Count_DP_reg[3]\ : out STD_LOGIC;
    NOTMultiplexerConfigReg_DRun_S : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Count_DP_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Count_DP_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Count_DP_reg[15]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Count_DP_reg[19]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Count_DP_reg[23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Count_DP_reg[27]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Count_DP_reg[31]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Count_DP_reg[35]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Count_DP_reg[39]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Count_DP_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Count_DP_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Count_DP_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Count_DP_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Count_DP_reg[19]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Count_DP_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Count_DP_reg[27]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Count_DP_reg[31]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Count_DP_reg[35]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Count_DP_reg[39]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Count_DP_reg[3]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Count_DP_reg[7]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Count_DP_reg[11]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Count_DP_reg[15]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Count_DP_reg[19]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Count_DP_reg[23]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Count_DP_reg[27]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Count_DP_reg[31]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Count_DP_reg[35]_1\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Count_DP_reg[39]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Count_DP_reg[3]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Count_DP_reg[7]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Count_DP_reg[11]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Count_DP_reg[15]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Count_DP_reg[19]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Count_DP_reg[23]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Count_DP_reg[27]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Count_DP_reg[31]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Count_DP_reg[35]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Count_DP_reg[39]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \DVSAERFifoControlIn_S[WriteSide][Write_S]\ : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \SyncSignalSyncFF_S_reg_rep__9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \MultiplexerConfigReg2_D_reg[Run_S]\ : in STD_LOGIC;
    SyncSignalSyncFF_S_reg_rep : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SyncSignalSyncFF_S_reg_rep__3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SyncSignalSyncFF_S_reg_rep__2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \SyncSignalSyncFF_S_reg_rep__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DVSAERData_AI : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \Count_DP_reg[39]_4\ : in STD_LOGIC_VECTOR ( 38 downto 0 );
    \Count_DP_reg[39]_5\ : in STD_LOGIC_VECTOR ( 38 downto 0 );
    \Count_DP_reg[39]_6\ : in STD_LOGIC_VECTOR ( 38 downto 0 );
    \Count_DP_reg[39]_7\ : in STD_LOGIC_VECTOR ( 38 downto 0 );
    SyncSignalSyncFF_S_reg : in STD_LOGIC;
    DVSAERReq_ABI : in STD_LOGIC;
    \DVSAERFifoControlOut_S[WriteSide][AlmostFull_S]\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Count_DP_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Count_DP_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Count_DP_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_DVSAERStateMachine : entity is "DVSAERStateMachine";
end brd_testAERDVSSM_0_0_DVSAERStateMachine;

architecture STRUCTURE of brd_testAERDVSSM_0_0_DVSAERStateMachine is
  signal BOOL121_in : STD_LOGIC;
  signal BOOL122_in : STD_LOGIC;
  signal BOOL123_in : STD_LOGIC;
  signal BOOL124_in : STD_LOGIC;
  signal \BOOL1_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \BOOL1_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \BOOL1_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \BOOL1_inferred__2/i__carry_n_0\ : STD_LOGIC;
  signal \BOOL1_inferred__2/i__carry_n_1\ : STD_LOGIC;
  signal \BOOL1_inferred__2/i__carry_n_2\ : STD_LOGIC;
  signal \BOOL1_inferred__2/i__carry_n_3\ : STD_LOGIC;
  signal \BOOL1_inferred__3/i__carry_n_1\ : STD_LOGIC;
  signal \BOOL1_inferred__3/i__carry_n_2\ : STD_LOGIC;
  signal \BOOL1_inferred__3/i__carry_n_3\ : STD_LOGIC;
  signal \BOOL1_inferred__4/i__carry_n_0\ : STD_LOGIC;
  signal \BOOL1_inferred__4/i__carry_n_1\ : STD_LOGIC;
  signal \BOOL1_inferred__4/i__carry_n_2\ : STD_LOGIC;
  signal \BOOL1_inferred__4/i__carry_n_3\ : STD_LOGIC;
  signal \Count_DP[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_2_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_3__2_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_3_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_4__1_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_4__2_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_4_n_0\ : STD_LOGIC;
  signal \Count_DP[0]_i_5_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_2__1_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_2__2_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_2_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_3__0_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_3__1_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_3__2_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_3_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_4__0_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_4__1_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_4__2_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_4_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_5__0_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_5__1_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_5__2_n_0\ : STD_LOGIC;
  signal \Count_DP[12]_i_5_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_2__1_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_2__2_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_2_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_3__0_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_3__1_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_3__2_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_3_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_4__0_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_4__1_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_4__2_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_4_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_5__0_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_5__1_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_5__2_n_0\ : STD_LOGIC;
  signal \Count_DP[16]_i_5_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_2__0_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_2__1_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_2__2_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_2_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_3__0_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_3__1_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_3__2_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_3_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_4__0_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_4__1_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_4__2_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_4_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_5__0_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_5__1_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_5__2_n_0\ : STD_LOGIC;
  signal \Count_DP[20]_i_5_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_2__0_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_2__1_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_2__2_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_2_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_3__0_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_3__1_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_3__2_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_3_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_4__0_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_4__1_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_4__2_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_4_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_5__0_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_5__1_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_5__2_n_0\ : STD_LOGIC;
  signal \Count_DP[24]_i_5_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_2__0_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_2__1_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_2__2_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_2_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_3__0_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_3__1_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_3__2_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_3_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_4__0_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_4__1_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_4__2_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_4_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_5__0_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_5__1_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_5__2_n_0\ : STD_LOGIC;
  signal \Count_DP[28]_i_5_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_2__0_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_2__1_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_2__2_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_2_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_3__0_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_3__1_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_3__2_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_3_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_4__0_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_4__1_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_4__2_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_4_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_5__0_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_5__1_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_5__2_n_0\ : STD_LOGIC;
  signal \Count_DP[32]_i_5_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_2__0_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_2__1_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_2__2_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_2_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_3__0_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_3__1_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_3__2_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_3_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_4__0_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_4__1_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_4__2_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_4_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_5__0_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_5__1_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_5__2_n_0\ : STD_LOGIC;
  signal \Count_DP[36]_i_5_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_2__2_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_2_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_3__0_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_3__1_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_3__2_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_3_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_4__0_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_4__1_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_4__2_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_4_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_5__0_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_5__1_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_5__2_n_0\ : STD_LOGIC;
  signal \Count_DP[4]_i_5_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_2__2_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_2_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_3__0_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_3__1_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_3__2_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_3_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_4__0_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_4__1_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_4__2_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_4_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_5__0_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_5__1_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_5__2_n_0\ : STD_LOGIC;
  signal \Count_DP[8]_i_5_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_1__0_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_1__0_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_1__1_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_1__1_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_1__1_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_1_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_1_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__0_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__0_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__1_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__1_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__1_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__2_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__2_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__2_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1__2_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__0_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__0_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__1_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__1_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__1_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__1_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__2_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__2_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__2_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1__2_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__0_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__0_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__0_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__1_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__1_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__1_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__1_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__2_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__2_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__2_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1__2_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__0_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__0_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__0_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__1_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__1_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__1_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__1_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__2_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__2_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__2_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1__2_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__0_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__0_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__0_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__1_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__1_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__1_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__1_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__2_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__2_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__2_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1__2_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__0_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__0_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__0_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__1_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__1_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__1_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__1_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__2_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__2_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__2_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1__2_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[32]_i_1_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__0_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__0_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__0_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__1_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__1_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__1_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__2_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__2_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1__2_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[36]_i_1_n_3\ : STD_LOGIC;
  signal \^count_dp_reg[39]\ : STD_LOGIC;
  signal \^count_dp_reg[3]\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__0_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__0_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__1_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__1_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__1_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__2_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__2_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1__2_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__0_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__0_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__1_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__1_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__1_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__2_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__2_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1__2_n_3\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \Count_DP_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal DVSAERAckReg_SB : STD_LOGIC;
  signal DVSAERAck_SBO_i_3_n_0 : STD_LOGIC;
  signal \DVSAERConfigReg_D_reg[Run_S]_rep_n_0\ : STD_LOGIC;
  signal DVSAERResetReg_SB : STD_LOGIC;
  signal DVSEventDataReg_D : STD_LOGIC_VECTOR ( 13 to 13 );
  signal DVSEventOutDataReg_D : STD_LOGIC_VECTOR ( 13 to 13 );
  signal DVSEventOutValidReg_S : STD_LOGIC;
  signal DVSEventValidReg_S : STD_LOGIC;
  signal \FSM_sequential_State_DP[2]_i_5__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_State_DP[2]_i_7__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_State_DP[2]_i_8__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_State_DP[2]_i_9__0_n_0\ : STD_LOGIC;
  signal Output_SO : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \Output_SO[0]_i_1_n_0\ : STD_LOGIC;
  signal \Output_SO[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \Output_SO[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \Output_SO[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \Output_SO[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \Output_SO[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \Output_SO[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \Output_SO[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \Output_SO__0\ : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal PixelFilterInValidReg_S : STD_LOGIC;
  signal PixelFilterOutDataReg_D : STD_LOGIC_VECTOR ( 13 to 13 );
  signal PixelFilterOutValidReg_S : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \ROIFilterInValidReg_S__0\ : STD_LOGIC;
  signal ROIFilterOutDataReg_D : STD_LOGIC_VECTOR ( 13 to 13 );
  signal ROIFilterOutValidReg_S : STD_LOGIC;
  signal \RowOnlyFilterInValidReg_S__0\ : STD_LOGIC;
  signal RowOnlyFilterOutValidReg_S : STD_LOGIC;
  signal \State_DN__0\ : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal State_DP : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of State_DP : signal is "yes";
  signal StatisticsEventsRow_SN : STD_LOGIC;
  signal StatisticsFilteredPixels_SN : STD_LOGIC;
  signal aerAckCounter_n_4 : STD_LOGIC;
  signal aerAckCounter_n_5 : STD_LOGIC;
  signal aerAckCounter_n_6 : STD_LOGIC;
  signal dvsEventDataRegister_n_0 : STD_LOGIC;
  signal dvsEventDataRegister_n_1 : STD_LOGIC;
  signal dvsEventDataRegister_n_15 : STD_LOGIC;
  signal dvsEventDataRegister_n_16 : STD_LOGIC;
  signal dvsEventDataRegister_n_17 : STD_LOGIC;
  signal dvsEventDataRegister_n_18 : STD_LOGIC;
  signal dvsEventDataRegister_n_19 : STD_LOGIC;
  signal dvsEventDataRegister_n_2 : STD_LOGIC;
  signal dvsEventDataRegister_n_20 : STD_LOGIC;
  signal dvsEventDataRegister_n_21 : STD_LOGIC;
  signal dvsEventDataRegister_n_22 : STD_LOGIC;
  signal dvsEventDataRegister_n_23 : STD_LOGIC;
  signal dvsEventDataRegister_n_24 : STD_LOGIC;
  signal dvsEventDataRegister_n_25 : STD_LOGIC;
  signal dvsEventDataRegister_n_26 : STD_LOGIC;
  signal dvsEventDataRegister_n_27 : STD_LOGIC;
  signal dvsEventDataRegister_n_3 : STD_LOGIC;
  signal \pixelFilterSupportEnabled.pixelFilterDataRegister_n_1\ : STD_LOGIC;
  signal \pixelFilterSupportEnabled.pixelFilterDataRegister_n_10\ : STD_LOGIC;
  signal \pixelFilterSupportEnabled.pixelFilterDataRegister_n_2\ : STD_LOGIC;
  signal \pixelFilterSupportEnabled.pixelFilterDataRegister_n_3\ : STD_LOGIC;
  signal \pixelFilterSupportEnabled.pixelFilterDataRegister_n_4\ : STD_LOGIC;
  signal \pixelFilterSupportEnabled.pixelFilterDataRegister_n_5\ : STD_LOGIC;
  signal \pixelFilterSupportEnabled.pixelFilterDataRegister_n_6\ : STD_LOGIC;
  signal \pixelFilterSupportEnabled.pixelFilterDataRegister_n_7\ : STD_LOGIC;
  signal \pixelFilterSupportEnabled.pixelFilterDataRegister_n_8\ : STD_LOGIC;
  signal \pixelFilterSupportEnabled.pixelFilterDataRegister_n_9\ : STD_LOGIC;
  signal \pixelFilterSupportEnabled.pixelFilterLastRowAddressRegister_n_0\ : STD_LOGIC;
  signal \roiFilterSupportEnabled.roiFilterDataRegister_n_1\ : STD_LOGIC;
  signal \roiFilterSupportEnabled.roiFilterDataRegister_n_10\ : STD_LOGIC;
  signal \roiFilterSupportEnabled.roiFilterDataRegister_n_2\ : STD_LOGIC;
  signal \roiFilterSupportEnabled.roiFilterDataRegister_n_3\ : STD_LOGIC;
  signal \roiFilterSupportEnabled.roiFilterDataRegister_n_4\ : STD_LOGIC;
  signal \roiFilterSupportEnabled.roiFilterDataRegister_n_5\ : STD_LOGIC;
  signal \roiFilterSupportEnabled.roiFilterDataRegister_n_6\ : STD_LOGIC;
  signal \roiFilterSupportEnabled.roiFilterDataRegister_n_7\ : STD_LOGIC;
  signal \roiFilterSupportEnabled.roiFilterDataRegister_n_8\ : STD_LOGIC;
  signal \roiFilterSupportEnabled.roiFilterDataRegister_n_9\ : STD_LOGIC;
  signal \roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_0\ : STD_LOGIC;
  signal \roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_1\ : STD_LOGIC;
  signal \roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_12\ : STD_LOGIC;
  signal \roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_13\ : STD_LOGIC;
  signal \roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_14\ : STD_LOGIC;
  signal \roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_15\ : STD_LOGIC;
  signal \roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_16\ : STD_LOGIC;
  signal \roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_17\ : STD_LOGIC;
  signal \roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_18\ : STD_LOGIC;
  signal \roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_19\ : STD_LOGIC;
  signal \roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_2\ : STD_LOGIC;
  signal \roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_20\ : STD_LOGIC;
  signal \roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_21\ : STD_LOGIC;
  signal \roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_22\ : STD_LOGIC;
  signal \roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_23\ : STD_LOGIC;
  signal \roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_3\ : STD_LOGIC;
  signal \roiFilterSupportEnabled.roiFilterValidRegister_n_1\ : STD_LOGIC;
  signal \statisticsSupport.StatisticsEventsColumnReg_n_0\ : STD_LOGIC;
  signal \statisticsSupport.StatisticsEventsDroppedReg_n_0\ : STD_LOGIC;
  signal \statisticsSupport.StatisticsEventsRowReg_n_0\ : STD_LOGIC;
  signal \statisticsSupport.StatisticsFilteredPixels.StatisticsFilteredPixelsReg_n_0\ : STD_LOGIC;
  signal \NLW_BOOL1_inferred__1/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_BOOL1_inferred__2/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_BOOL1_inferred__2/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_BOOL1_inferred__2/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_BOOL1_inferred__3/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_BOOL1_inferred__4/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_BOOL1_inferred__4/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_BOOL1_inferred__4/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Count_DP_reg[36]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Count_DP_reg[36]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Count_DP_reg[36]_i_1__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_Count_DP_reg[36]_i_1__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \DVSAERConfigReg_D_reg[Run_S]\ : label is "DVSAERConfigReg_D_reg[Run_S]";
  attribute ORIG_CELL_NAME of \DVSAERConfigReg_D_reg[Run_S]_rep\ : label is "DVSAERConfigReg_D_reg[Run_S]";
  attribute ORIG_CELL_NAME of \DVSAERConfigReg_D_reg[Run_S]_rep__0\ : label is "DVSAERConfigReg_D_reg[Run_S]";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_State_DP_reg[0]\ : label is "stidle:000,staerackrow:011,staerackcol:101,stfifofull:110,stdifferentiaterowcol:001,staerhandlecol:100,staerhandlerow:010";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_State_DP_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_State_DP_reg[1]\ : label is "stidle:000,staerackrow:011,staerackcol:101,stfifofull:110,stdifferentiaterowcol:001,staerhandlecol:100,staerhandlerow:010";
  attribute KEEP of \FSM_sequential_State_DP_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_State_DP_reg[2]\ : label is "stidle:000,staerackrow:011,staerackcol:101,stfifofull:110,stdifferentiaterowcol:001,staerhandlecol:100,staerhandlerow:010";
  attribute KEEP of \FSM_sequential_State_DP_reg[2]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \OutFifoControl_SO[Write_S]\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \Output_SO[0]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \Output_SO[1]_i_1__0\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \Output_SO[2]_i_1__0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \Output_SO[3]_i_1__0\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \Output_SO[4]_i_1__0\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \Output_SO[5]_i_1__0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \Output_SO[6]_i_1__0\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \Output_SO[7]_i_1__1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of RowOnlyFilterInValidReg_S : label is "soft_lutpair10";
begin
  \Count_DP_reg[39]\ <= \^count_dp_reg[39]\;
  \Count_DP_reg[3]\ <= \^count_dp_reg[3]\;
  Q(10 downto 0) <= \^q\(10 downto 0);
\BOOL1_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => BOOL121_in,
      CO(2) => \BOOL1_inferred__1/i__carry_n_1\,
      CO(1) => \BOOL1_inferred__1/i__carry_n_2\,
      CO(0) => \BOOL1_inferred__1/i__carry_n_3\,
      CYINIT => '1',
      DI(3) => \roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_0\,
      DI(2) => \roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_1\,
      DI(1) => \roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_2\,
      DI(0) => \roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_3\,
      O(3 downto 0) => \NLW_BOOL1_inferred__1/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_16\,
      S(2) => \roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_17\,
      S(1) => \roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_18\,
      S(0) => \roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_19\
    );
\BOOL1_inferred__2/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \BOOL1_inferred__2/i__carry_n_0\,
      CO(2) => \BOOL1_inferred__2/i__carry_n_1\,
      CO(1) => \BOOL1_inferred__2/i__carry_n_2\,
      CO(0) => \BOOL1_inferred__2/i__carry_n_3\,
      CYINIT => '1',
      DI(3) => '0',
      DI(2) => dvsEventDataRegister_n_15,
      DI(1) => dvsEventDataRegister_n_16,
      DI(0) => dvsEventDataRegister_n_17,
      O(3 downto 0) => \NLW_BOOL1_inferred__2/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => dvsEventDataRegister_n_18,
      S(2) => dvsEventDataRegister_n_19,
      S(1) => dvsEventDataRegister_n_20,
      S(0) => dvsEventDataRegister_n_21
    );
\BOOL1_inferred__2/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \BOOL1_inferred__2/i__carry_n_0\,
      CO(3 downto 1) => \NLW_BOOL1_inferred__2/i__carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => BOOL122_in,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => dvsEventDataRegister_n_27,
      O(3 downto 0) => \NLW_BOOL1_inferred__2/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => \Output_SO__0\(8)
    );
\BOOL1_inferred__3/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => BOOL123_in,
      CO(2) => \BOOL1_inferred__3/i__carry_n_1\,
      CO(1) => \BOOL1_inferred__3/i__carry_n_2\,
      CO(0) => \BOOL1_inferred__3/i__carry_n_3\,
      CYINIT => '1',
      DI(3) => \roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_20\,
      DI(2) => \roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_21\,
      DI(1) => \roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_22\,
      DI(0) => \roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_23\,
      O(3 downto 0) => \NLW_BOOL1_inferred__3/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => \roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_12\,
      S(2) => \roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_13\,
      S(1) => \roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_14\,
      S(0) => \roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_15\
    );
\BOOL1_inferred__4/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \BOOL1_inferred__4/i__carry_n_0\,
      CO(2) => \BOOL1_inferred__4/i__carry_n_1\,
      CO(1) => \BOOL1_inferred__4/i__carry_n_2\,
      CO(0) => \BOOL1_inferred__4/i__carry_n_3\,
      CYINIT => '1',
      DI(3) => dvsEventDataRegister_n_22,
      DI(2) => dvsEventDataRegister_n_23,
      DI(1) => dvsEventDataRegister_n_24,
      DI(0) => dvsEventDataRegister_n_25,
      O(3 downto 0) => \NLW_BOOL1_inferred__4/i__carry_O_UNCONNECTED\(3 downto 0),
      S(3) => dvsEventDataRegister_n_0,
      S(2) => dvsEventDataRegister_n_1,
      S(1) => dvsEventDataRegister_n_2,
      S(0) => dvsEventDataRegister_n_3
    );
\BOOL1_inferred__4/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \BOOL1_inferred__4/i__carry_n_0\,
      CO(3 downto 1) => \NLW_BOOL1_inferred__4/i__carry__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => BOOL124_in,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \Output_SO__0\(8),
      O(3 downto 0) => \NLW_BOOL1_inferred__4/i__carry__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 1) => B"000",
      S(0) => dvsEventDataRegister_n_26
    );
\Count_DP[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      O => NOTMultiplexerConfigReg_DRun_S
    );
\Count_DP[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_5\(2),
      O => \Count_DP[0]_i_2_n_0\
    );
\Count_DP[0]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_6\(2),
      O => \Count_DP[0]_i_2__0_n_0\
    );
\Count_DP[0]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_7\(2),
      O => \Count_DP[0]_i_2__1_n_0\
    );
\Count_DP[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_4\(2),
      O => \Count_DP[0]_i_3_n_0\
    );
\Count_DP[0]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_5\(1),
      O => \Count_DP[0]_i_3__0_n_0\
    );
\Count_DP[0]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_6\(1),
      O => \Count_DP[0]_i_3__1_n_0\
    );
\Count_DP[0]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_7\(1),
      O => \Count_DP[0]_i_3__2_n_0\
    );
\Count_DP[0]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_4\(1),
      O => \Count_DP[0]_i_4_n_0\
    );
\Count_DP[0]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_5\(0),
      O => \Count_DP[0]_i_4__0_n_0\
    );
\Count_DP[0]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_6\(0),
      O => \Count_DP[0]_i_4__1_n_0\
    );
\Count_DP[0]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_7\(0),
      O => \Count_DP[0]_i_4__2_n_0\
    );
\Count_DP[0]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_4\(0),
      O => \Count_DP[0]_i_5_n_0\
    );
\Count_DP[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_4\(14),
      O => \Count_DP[12]_i_2_n_0\
    );
\Count_DP[12]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_5\(14),
      O => \Count_DP[12]_i_2__0_n_0\
    );
\Count_DP[12]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_6\(14),
      O => \Count_DP[12]_i_2__1_n_0\
    );
\Count_DP[12]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_7\(14),
      O => \Count_DP[12]_i_2__2_n_0\
    );
\Count_DP[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_4\(13),
      O => \Count_DP[12]_i_3_n_0\
    );
\Count_DP[12]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_5\(13),
      O => \Count_DP[12]_i_3__0_n_0\
    );
\Count_DP[12]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_6\(13),
      O => \Count_DP[12]_i_3__1_n_0\
    );
\Count_DP[12]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_7\(13),
      O => \Count_DP[12]_i_3__2_n_0\
    );
\Count_DP[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_4\(12),
      O => \Count_DP[12]_i_4_n_0\
    );
\Count_DP[12]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_5\(12),
      O => \Count_DP[12]_i_4__0_n_0\
    );
\Count_DP[12]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_6\(12),
      O => \Count_DP[12]_i_4__1_n_0\
    );
\Count_DP[12]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_7\(12),
      O => \Count_DP[12]_i_4__2_n_0\
    );
\Count_DP[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_4\(11),
      O => \Count_DP[12]_i_5_n_0\
    );
\Count_DP[12]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_5\(11),
      O => \Count_DP[12]_i_5__0_n_0\
    );
\Count_DP[12]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_6\(11),
      O => \Count_DP[12]_i_5__1_n_0\
    );
\Count_DP[12]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_7\(11),
      O => \Count_DP[12]_i_5__2_n_0\
    );
\Count_DP[16]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_4\(18),
      O => \Count_DP[16]_i_2_n_0\
    );
\Count_DP[16]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_5\(18),
      O => \Count_DP[16]_i_2__0_n_0\
    );
\Count_DP[16]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_6\(18),
      O => \Count_DP[16]_i_2__1_n_0\
    );
\Count_DP[16]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_7\(18),
      O => \Count_DP[16]_i_2__2_n_0\
    );
\Count_DP[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_4\(17),
      O => \Count_DP[16]_i_3_n_0\
    );
\Count_DP[16]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_5\(17),
      O => \Count_DP[16]_i_3__0_n_0\
    );
\Count_DP[16]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_6\(17),
      O => \Count_DP[16]_i_3__1_n_0\
    );
\Count_DP[16]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_7\(17),
      O => \Count_DP[16]_i_3__2_n_0\
    );
\Count_DP[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_4\(16),
      O => \Count_DP[16]_i_4_n_0\
    );
\Count_DP[16]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_5\(16),
      O => \Count_DP[16]_i_4__0_n_0\
    );
\Count_DP[16]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_6\(16),
      O => \Count_DP[16]_i_4__1_n_0\
    );
\Count_DP[16]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_7\(16),
      O => \Count_DP[16]_i_4__2_n_0\
    );
\Count_DP[16]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_4\(15),
      O => \Count_DP[16]_i_5_n_0\
    );
\Count_DP[16]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_5\(15),
      O => \Count_DP[16]_i_5__0_n_0\
    );
\Count_DP[16]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_6\(15),
      O => \Count_DP[16]_i_5__1_n_0\
    );
\Count_DP[16]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_7\(15),
      O => \Count_DP[16]_i_5__2_n_0\
    );
\Count_DP[20]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_4\(22),
      O => \Count_DP[20]_i_2_n_0\
    );
\Count_DP[20]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_5\(22),
      O => \Count_DP[20]_i_2__0_n_0\
    );
\Count_DP[20]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_6\(22),
      O => \Count_DP[20]_i_2__1_n_0\
    );
\Count_DP[20]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_7\(22),
      O => \Count_DP[20]_i_2__2_n_0\
    );
\Count_DP[20]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_4\(21),
      O => \Count_DP[20]_i_3_n_0\
    );
\Count_DP[20]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_5\(21),
      O => \Count_DP[20]_i_3__0_n_0\
    );
\Count_DP[20]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_6\(21),
      O => \Count_DP[20]_i_3__1_n_0\
    );
\Count_DP[20]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_7\(21),
      O => \Count_DP[20]_i_3__2_n_0\
    );
\Count_DP[20]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_4\(20),
      O => \Count_DP[20]_i_4_n_0\
    );
\Count_DP[20]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_5\(20),
      O => \Count_DP[20]_i_4__0_n_0\
    );
\Count_DP[20]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_6\(20),
      O => \Count_DP[20]_i_4__1_n_0\
    );
\Count_DP[20]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_7\(20),
      O => \Count_DP[20]_i_4__2_n_0\
    );
\Count_DP[20]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_4\(19),
      O => \Count_DP[20]_i_5_n_0\
    );
\Count_DP[20]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_5\(19),
      O => \Count_DP[20]_i_5__0_n_0\
    );
\Count_DP[20]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_6\(19),
      O => \Count_DP[20]_i_5__1_n_0\
    );
\Count_DP[20]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_7\(19),
      O => \Count_DP[20]_i_5__2_n_0\
    );
\Count_DP[24]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_4\(26),
      O => \Count_DP[24]_i_2_n_0\
    );
\Count_DP[24]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_5\(26),
      O => \Count_DP[24]_i_2__0_n_0\
    );
\Count_DP[24]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_6\(26),
      O => \Count_DP[24]_i_2__1_n_0\
    );
\Count_DP[24]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_7\(26),
      O => \Count_DP[24]_i_2__2_n_0\
    );
\Count_DP[24]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_4\(25),
      O => \Count_DP[24]_i_3_n_0\
    );
\Count_DP[24]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_5\(25),
      O => \Count_DP[24]_i_3__0_n_0\
    );
\Count_DP[24]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_6\(25),
      O => \Count_DP[24]_i_3__1_n_0\
    );
\Count_DP[24]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_7\(25),
      O => \Count_DP[24]_i_3__2_n_0\
    );
\Count_DP[24]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_4\(24),
      O => \Count_DP[24]_i_4_n_0\
    );
\Count_DP[24]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_5\(24),
      O => \Count_DP[24]_i_4__0_n_0\
    );
\Count_DP[24]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_6\(24),
      O => \Count_DP[24]_i_4__1_n_0\
    );
\Count_DP[24]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_7\(24),
      O => \Count_DP[24]_i_4__2_n_0\
    );
\Count_DP[24]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_4\(23),
      O => \Count_DP[24]_i_5_n_0\
    );
\Count_DP[24]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_5\(23),
      O => \Count_DP[24]_i_5__0_n_0\
    );
\Count_DP[24]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_6\(23),
      O => \Count_DP[24]_i_5__1_n_0\
    );
\Count_DP[24]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_7\(23),
      O => \Count_DP[24]_i_5__2_n_0\
    );
\Count_DP[28]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_4\(30),
      O => \Count_DP[28]_i_2_n_0\
    );
\Count_DP[28]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_5\(30),
      O => \Count_DP[28]_i_2__0_n_0\
    );
\Count_DP[28]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_6\(30),
      O => \Count_DP[28]_i_2__1_n_0\
    );
\Count_DP[28]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_7\(30),
      O => \Count_DP[28]_i_2__2_n_0\
    );
\Count_DP[28]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_4\(29),
      O => \Count_DP[28]_i_3_n_0\
    );
\Count_DP[28]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_5\(29),
      O => \Count_DP[28]_i_3__0_n_0\
    );
\Count_DP[28]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_6\(29),
      O => \Count_DP[28]_i_3__1_n_0\
    );
\Count_DP[28]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_7\(29),
      O => \Count_DP[28]_i_3__2_n_0\
    );
\Count_DP[28]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_4\(28),
      O => \Count_DP[28]_i_4_n_0\
    );
\Count_DP[28]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_5\(28),
      O => \Count_DP[28]_i_4__0_n_0\
    );
\Count_DP[28]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_6\(28),
      O => \Count_DP[28]_i_4__1_n_0\
    );
\Count_DP[28]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_7\(28),
      O => \Count_DP[28]_i_4__2_n_0\
    );
\Count_DP[28]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_4\(27),
      O => \Count_DP[28]_i_5_n_0\
    );
\Count_DP[28]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_5\(27),
      O => \Count_DP[28]_i_5__0_n_0\
    );
\Count_DP[28]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_6\(27),
      O => \Count_DP[28]_i_5__1_n_0\
    );
\Count_DP[28]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_7\(27),
      O => \Count_DP[28]_i_5__2_n_0\
    );
\Count_DP[32]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_4\(34),
      O => \Count_DP[32]_i_2_n_0\
    );
\Count_DP[32]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_5\(34),
      O => \Count_DP[32]_i_2__0_n_0\
    );
\Count_DP[32]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_6\(34),
      O => \Count_DP[32]_i_2__1_n_0\
    );
\Count_DP[32]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_7\(34),
      O => \Count_DP[32]_i_2__2_n_0\
    );
\Count_DP[32]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_4\(33),
      O => \Count_DP[32]_i_3_n_0\
    );
\Count_DP[32]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_5\(33),
      O => \Count_DP[32]_i_3__0_n_0\
    );
\Count_DP[32]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_6\(33),
      O => \Count_DP[32]_i_3__1_n_0\
    );
\Count_DP[32]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_7\(33),
      O => \Count_DP[32]_i_3__2_n_0\
    );
\Count_DP[32]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_4\(32),
      O => \Count_DP[32]_i_4_n_0\
    );
\Count_DP[32]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_5\(32),
      O => \Count_DP[32]_i_4__0_n_0\
    );
\Count_DP[32]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_6\(32),
      O => \Count_DP[32]_i_4__1_n_0\
    );
\Count_DP[32]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_7\(32),
      O => \Count_DP[32]_i_4__2_n_0\
    );
\Count_DP[32]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_4\(31),
      O => \Count_DP[32]_i_5_n_0\
    );
\Count_DP[32]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_5\(31),
      O => \Count_DP[32]_i_5__0_n_0\
    );
\Count_DP[32]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_6\(31),
      O => \Count_DP[32]_i_5__1_n_0\
    );
\Count_DP[32]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_7\(31),
      O => \Count_DP[32]_i_5__2_n_0\
    );
\Count_DP[36]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_4\(38),
      O => \Count_DP[36]_i_2_n_0\
    );
\Count_DP[36]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_5\(38),
      O => \Count_DP[36]_i_2__0_n_0\
    );
\Count_DP[36]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_6\(38),
      O => \Count_DP[36]_i_2__1_n_0\
    );
\Count_DP[36]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_7\(38),
      O => \Count_DP[36]_i_2__2_n_0\
    );
\Count_DP[36]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_4\(37),
      O => \Count_DP[36]_i_3_n_0\
    );
\Count_DP[36]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_5\(37),
      O => \Count_DP[36]_i_3__0_n_0\
    );
\Count_DP[36]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_6\(37),
      O => \Count_DP[36]_i_3__1_n_0\
    );
\Count_DP[36]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_7\(37),
      O => \Count_DP[36]_i_3__2_n_0\
    );
\Count_DP[36]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_4\(36),
      O => \Count_DP[36]_i_4_n_0\
    );
\Count_DP[36]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_5\(36),
      O => \Count_DP[36]_i_4__0_n_0\
    );
\Count_DP[36]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_6\(36),
      O => \Count_DP[36]_i_4__1_n_0\
    );
\Count_DP[36]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_7\(36),
      O => \Count_DP[36]_i_4__2_n_0\
    );
\Count_DP[36]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_4\(35),
      O => \Count_DP[36]_i_5_n_0\
    );
\Count_DP[36]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_5\(35),
      O => \Count_DP[36]_i_5__0_n_0\
    );
\Count_DP[36]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_6\(35),
      O => \Count_DP[36]_i_5__1_n_0\
    );
\Count_DP[36]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_7\(35),
      O => \Count_DP[36]_i_5__2_n_0\
    );
\Count_DP[4]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_4\(6),
      O => \Count_DP[4]_i_2_n_0\
    );
\Count_DP[4]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_5\(6),
      O => \Count_DP[4]_i_2__0_n_0\
    );
\Count_DP[4]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_6\(6),
      O => \Count_DP[4]_i_2__1_n_0\
    );
\Count_DP[4]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_7\(6),
      O => \Count_DP[4]_i_2__2_n_0\
    );
\Count_DP[4]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_4\(5),
      O => \Count_DP[4]_i_3_n_0\
    );
\Count_DP[4]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_5\(5),
      O => \Count_DP[4]_i_3__0_n_0\
    );
\Count_DP[4]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_6\(5),
      O => \Count_DP[4]_i_3__1_n_0\
    );
\Count_DP[4]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_7\(5),
      O => \Count_DP[4]_i_3__2_n_0\
    );
\Count_DP[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_4\(4),
      O => \Count_DP[4]_i_4_n_0\
    );
\Count_DP[4]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_5\(4),
      O => \Count_DP[4]_i_4__0_n_0\
    );
\Count_DP[4]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_6\(4),
      O => \Count_DP[4]_i_4__1_n_0\
    );
\Count_DP[4]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_7\(4),
      O => \Count_DP[4]_i_4__2_n_0\
    );
\Count_DP[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_4\(3),
      O => \Count_DP[4]_i_5_n_0\
    );
\Count_DP[4]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_5\(3),
      O => \Count_DP[4]_i_5__0_n_0\
    );
\Count_DP[4]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_6\(3),
      O => \Count_DP[4]_i_5__1_n_0\
    );
\Count_DP[4]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_7\(3),
      O => \Count_DP[4]_i_5__2_n_0\
    );
\Count_DP[8]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_4\(10),
      O => \Count_DP[8]_i_2_n_0\
    );
\Count_DP[8]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_5\(10),
      O => \Count_DP[8]_i_2__0_n_0\
    );
\Count_DP[8]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_6\(10),
      O => \Count_DP[8]_i_2__1_n_0\
    );
\Count_DP[8]_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_7\(10),
      O => \Count_DP[8]_i_2__2_n_0\
    );
\Count_DP[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_4\(9),
      O => \Count_DP[8]_i_3_n_0\
    );
\Count_DP[8]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_5\(9),
      O => \Count_DP[8]_i_3__0_n_0\
    );
\Count_DP[8]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_6\(9),
      O => \Count_DP[8]_i_3__1_n_0\
    );
\Count_DP[8]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_7\(9),
      O => \Count_DP[8]_i_3__2_n_0\
    );
\Count_DP[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_4\(8),
      O => \Count_DP[8]_i_4_n_0\
    );
\Count_DP[8]_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_5\(8),
      O => \Count_DP[8]_i_4__0_n_0\
    );
\Count_DP[8]_i_4__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_6\(8),
      O => \Count_DP[8]_i_4__1_n_0\
    );
\Count_DP[8]_i_4__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_7\(8),
      O => \Count_DP[8]_i_4__2_n_0\
    );
\Count_DP[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_4\(7),
      O => \Count_DP[8]_i_5_n_0\
    );
\Count_DP[8]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_5\(7),
      O => \Count_DP[8]_i_5__0_n_0\
    );
\Count_DP[8]_i_5__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_6\(7),
      O => \Count_DP[8]_i_5__1_n_0\
    );
\Count_DP[8]_i_5__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^count_dp_reg[3]\,
      I1 => \Count_DP_reg[39]_7\(7),
      O => \Count_DP[8]_i_5__2_n_0\
    );
\Count_DP_reg[0]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Count_DP_reg[0]_i_1_n_0\,
      CO(2) => \Count_DP_reg[0]_i_1_n_1\,
      CO(1) => \Count_DP_reg[0]_i_1_n_2\,
      CO(0) => \Count_DP_reg[0]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^count_dp_reg[3]\,
      O(3 downto 0) => \Count_DP_reg[3]_0\(3 downto 0),
      S(3) => \Count_DP[0]_i_2_n_0\,
      S(2) => \Count_DP[0]_i_3__0_n_0\,
      S(1) => \Count_DP[0]_i_4__0_n_0\,
      S(0) => \Count_DP_reg[0]\(0)
    );
\Count_DP_reg[0]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Count_DP_reg[0]_i_1__0_n_0\,
      CO(2) => \Count_DP_reg[0]_i_1__0_n_1\,
      CO(1) => \Count_DP_reg[0]_i_1__0_n_2\,
      CO(0) => \Count_DP_reg[0]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^count_dp_reg[3]\,
      O(3 downto 0) => \Count_DP_reg[3]_1\(3 downto 0),
      S(3) => \Count_DP[0]_i_2__0_n_0\,
      S(2) => \Count_DP[0]_i_3__1_n_0\,
      S(1) => \Count_DP[0]_i_4__1_n_0\,
      S(0) => \Count_DP_reg[0]_0\(0)
    );
\Count_DP_reg[0]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Count_DP_reg[0]_i_1__1_n_0\,
      CO(2) => \Count_DP_reg[0]_i_1__1_n_1\,
      CO(1) => \Count_DP_reg[0]_i_1__1_n_2\,
      CO(0) => \Count_DP_reg[0]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^count_dp_reg[3]\,
      O(3 downto 0) => \Count_DP_reg[3]_2\(3 downto 0),
      S(3) => \Count_DP[0]_i_2__1_n_0\,
      S(2) => \Count_DP[0]_i_3__2_n_0\,
      S(1) => \Count_DP[0]_i_4__2_n_0\,
      S(0) => \Count_DP_reg[0]_1\(0)
    );
\Count_DP_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Count_DP_reg[0]_i_2_n_0\,
      CO(2) => \Count_DP_reg[0]_i_2_n_1\,
      CO(1) => \Count_DP_reg[0]_i_2_n_2\,
      CO(0) => \Count_DP_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^count_dp_reg[3]\,
      O(3 downto 0) => O(3 downto 0),
      S(3) => \Count_DP[0]_i_3_n_0\,
      S(2) => \Count_DP[0]_i_4_n_0\,
      S(1) => \Count_DP[0]_i_5_n_0\,
      S(0) => S(0)
    );
\Count_DP_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[8]_i_1_n_0\,
      CO(3) => \Count_DP_reg[12]_i_1_n_0\,
      CO(2) => \Count_DP_reg[12]_i_1_n_1\,
      CO(1) => \Count_DP_reg[12]_i_1_n_2\,
      CO(0) => \Count_DP_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Count_DP_reg[15]\(3 downto 0),
      S(3) => \Count_DP[12]_i_2_n_0\,
      S(2) => \Count_DP[12]_i_3_n_0\,
      S(1) => \Count_DP[12]_i_4_n_0\,
      S(0) => \Count_DP[12]_i_5_n_0\
    );
\Count_DP_reg[12]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[8]_i_1__0_n_0\,
      CO(3) => \Count_DP_reg[12]_i_1__0_n_0\,
      CO(2) => \Count_DP_reg[12]_i_1__0_n_1\,
      CO(1) => \Count_DP_reg[12]_i_1__0_n_2\,
      CO(0) => \Count_DP_reg[12]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Count_DP_reg[15]_0\(3 downto 0),
      S(3) => \Count_DP[12]_i_2__0_n_0\,
      S(2) => \Count_DP[12]_i_3__0_n_0\,
      S(1) => \Count_DP[12]_i_4__0_n_0\,
      S(0) => \Count_DP[12]_i_5__0_n_0\
    );
\Count_DP_reg[12]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[8]_i_1__1_n_0\,
      CO(3) => \Count_DP_reg[12]_i_1__1_n_0\,
      CO(2) => \Count_DP_reg[12]_i_1__1_n_1\,
      CO(1) => \Count_DP_reg[12]_i_1__1_n_2\,
      CO(0) => \Count_DP_reg[12]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Count_DP_reg[15]_1\(3 downto 0),
      S(3) => \Count_DP[12]_i_2__1_n_0\,
      S(2) => \Count_DP[12]_i_3__1_n_0\,
      S(1) => \Count_DP[12]_i_4__1_n_0\,
      S(0) => \Count_DP[12]_i_5__1_n_0\
    );
\Count_DP_reg[12]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[8]_i_1__2_n_0\,
      CO(3) => \Count_DP_reg[12]_i_1__2_n_0\,
      CO(2) => \Count_DP_reg[12]_i_1__2_n_1\,
      CO(1) => \Count_DP_reg[12]_i_1__2_n_2\,
      CO(0) => \Count_DP_reg[12]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Count_DP_reg[15]_2\(3 downto 0),
      S(3) => \Count_DP[12]_i_2__2_n_0\,
      S(2) => \Count_DP[12]_i_3__2_n_0\,
      S(1) => \Count_DP[12]_i_4__2_n_0\,
      S(0) => \Count_DP[12]_i_5__2_n_0\
    );
\Count_DP_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[12]_i_1_n_0\,
      CO(3) => \Count_DP_reg[16]_i_1_n_0\,
      CO(2) => \Count_DP_reg[16]_i_1_n_1\,
      CO(1) => \Count_DP_reg[16]_i_1_n_2\,
      CO(0) => \Count_DP_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Count_DP_reg[19]\(3 downto 0),
      S(3) => \Count_DP[16]_i_2_n_0\,
      S(2) => \Count_DP[16]_i_3_n_0\,
      S(1) => \Count_DP[16]_i_4_n_0\,
      S(0) => \Count_DP[16]_i_5_n_0\
    );
\Count_DP_reg[16]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[12]_i_1__0_n_0\,
      CO(3) => \Count_DP_reg[16]_i_1__0_n_0\,
      CO(2) => \Count_DP_reg[16]_i_1__0_n_1\,
      CO(1) => \Count_DP_reg[16]_i_1__0_n_2\,
      CO(0) => \Count_DP_reg[16]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Count_DP_reg[19]_0\(3 downto 0),
      S(3) => \Count_DP[16]_i_2__0_n_0\,
      S(2) => \Count_DP[16]_i_3__0_n_0\,
      S(1) => \Count_DP[16]_i_4__0_n_0\,
      S(0) => \Count_DP[16]_i_5__0_n_0\
    );
\Count_DP_reg[16]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[12]_i_1__1_n_0\,
      CO(3) => \Count_DP_reg[16]_i_1__1_n_0\,
      CO(2) => \Count_DP_reg[16]_i_1__1_n_1\,
      CO(1) => \Count_DP_reg[16]_i_1__1_n_2\,
      CO(0) => \Count_DP_reg[16]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Count_DP_reg[19]_1\(3 downto 0),
      S(3) => \Count_DP[16]_i_2__1_n_0\,
      S(2) => \Count_DP[16]_i_3__1_n_0\,
      S(1) => \Count_DP[16]_i_4__1_n_0\,
      S(0) => \Count_DP[16]_i_5__1_n_0\
    );
\Count_DP_reg[16]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[12]_i_1__2_n_0\,
      CO(3) => \Count_DP_reg[16]_i_1__2_n_0\,
      CO(2) => \Count_DP_reg[16]_i_1__2_n_1\,
      CO(1) => \Count_DP_reg[16]_i_1__2_n_2\,
      CO(0) => \Count_DP_reg[16]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Count_DP_reg[19]_2\(3 downto 0),
      S(3) => \Count_DP[16]_i_2__2_n_0\,
      S(2) => \Count_DP[16]_i_3__2_n_0\,
      S(1) => \Count_DP[16]_i_4__2_n_0\,
      S(0) => \Count_DP[16]_i_5__2_n_0\
    );
\Count_DP_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[16]_i_1_n_0\,
      CO(3) => \Count_DP_reg[20]_i_1_n_0\,
      CO(2) => \Count_DP_reg[20]_i_1_n_1\,
      CO(1) => \Count_DP_reg[20]_i_1_n_2\,
      CO(0) => \Count_DP_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Count_DP_reg[23]\(3 downto 0),
      S(3) => \Count_DP[20]_i_2_n_0\,
      S(2) => \Count_DP[20]_i_3_n_0\,
      S(1) => \Count_DP[20]_i_4_n_0\,
      S(0) => \Count_DP[20]_i_5_n_0\
    );
\Count_DP_reg[20]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[16]_i_1__0_n_0\,
      CO(3) => \Count_DP_reg[20]_i_1__0_n_0\,
      CO(2) => \Count_DP_reg[20]_i_1__0_n_1\,
      CO(1) => \Count_DP_reg[20]_i_1__0_n_2\,
      CO(0) => \Count_DP_reg[20]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Count_DP_reg[23]_0\(3 downto 0),
      S(3) => \Count_DP[20]_i_2__0_n_0\,
      S(2) => \Count_DP[20]_i_3__0_n_0\,
      S(1) => \Count_DP[20]_i_4__0_n_0\,
      S(0) => \Count_DP[20]_i_5__0_n_0\
    );
\Count_DP_reg[20]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[16]_i_1__1_n_0\,
      CO(3) => \Count_DP_reg[20]_i_1__1_n_0\,
      CO(2) => \Count_DP_reg[20]_i_1__1_n_1\,
      CO(1) => \Count_DP_reg[20]_i_1__1_n_2\,
      CO(0) => \Count_DP_reg[20]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Count_DP_reg[23]_1\(3 downto 0),
      S(3) => \Count_DP[20]_i_2__1_n_0\,
      S(2) => \Count_DP[20]_i_3__1_n_0\,
      S(1) => \Count_DP[20]_i_4__1_n_0\,
      S(0) => \Count_DP[20]_i_5__1_n_0\
    );
\Count_DP_reg[20]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[16]_i_1__2_n_0\,
      CO(3) => \Count_DP_reg[20]_i_1__2_n_0\,
      CO(2) => \Count_DP_reg[20]_i_1__2_n_1\,
      CO(1) => \Count_DP_reg[20]_i_1__2_n_2\,
      CO(0) => \Count_DP_reg[20]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Count_DP_reg[23]_2\(3 downto 0),
      S(3) => \Count_DP[20]_i_2__2_n_0\,
      S(2) => \Count_DP[20]_i_3__2_n_0\,
      S(1) => \Count_DP[20]_i_4__2_n_0\,
      S(0) => \Count_DP[20]_i_5__2_n_0\
    );
\Count_DP_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[20]_i_1_n_0\,
      CO(3) => \Count_DP_reg[24]_i_1_n_0\,
      CO(2) => \Count_DP_reg[24]_i_1_n_1\,
      CO(1) => \Count_DP_reg[24]_i_1_n_2\,
      CO(0) => \Count_DP_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Count_DP_reg[27]\(3 downto 0),
      S(3) => \Count_DP[24]_i_2_n_0\,
      S(2) => \Count_DP[24]_i_3_n_0\,
      S(1) => \Count_DP[24]_i_4_n_0\,
      S(0) => \Count_DP[24]_i_5_n_0\
    );
\Count_DP_reg[24]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[20]_i_1__0_n_0\,
      CO(3) => \Count_DP_reg[24]_i_1__0_n_0\,
      CO(2) => \Count_DP_reg[24]_i_1__0_n_1\,
      CO(1) => \Count_DP_reg[24]_i_1__0_n_2\,
      CO(0) => \Count_DP_reg[24]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Count_DP_reg[27]_0\(3 downto 0),
      S(3) => \Count_DP[24]_i_2__0_n_0\,
      S(2) => \Count_DP[24]_i_3__0_n_0\,
      S(1) => \Count_DP[24]_i_4__0_n_0\,
      S(0) => \Count_DP[24]_i_5__0_n_0\
    );
\Count_DP_reg[24]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[20]_i_1__1_n_0\,
      CO(3) => \Count_DP_reg[24]_i_1__1_n_0\,
      CO(2) => \Count_DP_reg[24]_i_1__1_n_1\,
      CO(1) => \Count_DP_reg[24]_i_1__1_n_2\,
      CO(0) => \Count_DP_reg[24]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Count_DP_reg[27]_1\(3 downto 0),
      S(3) => \Count_DP[24]_i_2__1_n_0\,
      S(2) => \Count_DP[24]_i_3__1_n_0\,
      S(1) => \Count_DP[24]_i_4__1_n_0\,
      S(0) => \Count_DP[24]_i_5__1_n_0\
    );
\Count_DP_reg[24]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[20]_i_1__2_n_0\,
      CO(3) => \Count_DP_reg[24]_i_1__2_n_0\,
      CO(2) => \Count_DP_reg[24]_i_1__2_n_1\,
      CO(1) => \Count_DP_reg[24]_i_1__2_n_2\,
      CO(0) => \Count_DP_reg[24]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Count_DP_reg[27]_2\(3 downto 0),
      S(3) => \Count_DP[24]_i_2__2_n_0\,
      S(2) => \Count_DP[24]_i_3__2_n_0\,
      S(1) => \Count_DP[24]_i_4__2_n_0\,
      S(0) => \Count_DP[24]_i_5__2_n_0\
    );
\Count_DP_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[24]_i_1_n_0\,
      CO(3) => \Count_DP_reg[28]_i_1_n_0\,
      CO(2) => \Count_DP_reg[28]_i_1_n_1\,
      CO(1) => \Count_DP_reg[28]_i_1_n_2\,
      CO(0) => \Count_DP_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Count_DP_reg[31]\(3 downto 0),
      S(3) => \Count_DP[28]_i_2_n_0\,
      S(2) => \Count_DP[28]_i_3_n_0\,
      S(1) => \Count_DP[28]_i_4_n_0\,
      S(0) => \Count_DP[28]_i_5_n_0\
    );
\Count_DP_reg[28]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[24]_i_1__0_n_0\,
      CO(3) => \Count_DP_reg[28]_i_1__0_n_0\,
      CO(2) => \Count_DP_reg[28]_i_1__0_n_1\,
      CO(1) => \Count_DP_reg[28]_i_1__0_n_2\,
      CO(0) => \Count_DP_reg[28]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Count_DP_reg[31]_0\(3 downto 0),
      S(3) => \Count_DP[28]_i_2__0_n_0\,
      S(2) => \Count_DP[28]_i_3__0_n_0\,
      S(1) => \Count_DP[28]_i_4__0_n_0\,
      S(0) => \Count_DP[28]_i_5__0_n_0\
    );
\Count_DP_reg[28]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[24]_i_1__1_n_0\,
      CO(3) => \Count_DP_reg[28]_i_1__1_n_0\,
      CO(2) => \Count_DP_reg[28]_i_1__1_n_1\,
      CO(1) => \Count_DP_reg[28]_i_1__1_n_2\,
      CO(0) => \Count_DP_reg[28]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Count_DP_reg[31]_1\(3 downto 0),
      S(3) => \Count_DP[28]_i_2__1_n_0\,
      S(2) => \Count_DP[28]_i_3__1_n_0\,
      S(1) => \Count_DP[28]_i_4__1_n_0\,
      S(0) => \Count_DP[28]_i_5__1_n_0\
    );
\Count_DP_reg[28]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[24]_i_1__2_n_0\,
      CO(3) => \Count_DP_reg[28]_i_1__2_n_0\,
      CO(2) => \Count_DP_reg[28]_i_1__2_n_1\,
      CO(1) => \Count_DP_reg[28]_i_1__2_n_2\,
      CO(0) => \Count_DP_reg[28]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Count_DP_reg[31]_2\(3 downto 0),
      S(3) => \Count_DP[28]_i_2__2_n_0\,
      S(2) => \Count_DP[28]_i_3__2_n_0\,
      S(1) => \Count_DP[28]_i_4__2_n_0\,
      S(0) => \Count_DP[28]_i_5__2_n_0\
    );
\Count_DP_reg[32]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[28]_i_1_n_0\,
      CO(3) => \Count_DP_reg[32]_i_1_n_0\,
      CO(2) => \Count_DP_reg[32]_i_1_n_1\,
      CO(1) => \Count_DP_reg[32]_i_1_n_2\,
      CO(0) => \Count_DP_reg[32]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Count_DP_reg[35]\(3 downto 0),
      S(3) => \Count_DP[32]_i_2_n_0\,
      S(2) => \Count_DP[32]_i_3_n_0\,
      S(1) => \Count_DP[32]_i_4_n_0\,
      S(0) => \Count_DP[32]_i_5_n_0\
    );
\Count_DP_reg[32]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[28]_i_1__0_n_0\,
      CO(3) => \Count_DP_reg[32]_i_1__0_n_0\,
      CO(2) => \Count_DP_reg[32]_i_1__0_n_1\,
      CO(1) => \Count_DP_reg[32]_i_1__0_n_2\,
      CO(0) => \Count_DP_reg[32]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Count_DP_reg[35]_0\(3 downto 0),
      S(3) => \Count_DP[32]_i_2__0_n_0\,
      S(2) => \Count_DP[32]_i_3__0_n_0\,
      S(1) => \Count_DP[32]_i_4__0_n_0\,
      S(0) => \Count_DP[32]_i_5__0_n_0\
    );
\Count_DP_reg[32]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[28]_i_1__1_n_0\,
      CO(3) => \Count_DP_reg[32]_i_1__1_n_0\,
      CO(2) => \Count_DP_reg[32]_i_1__1_n_1\,
      CO(1) => \Count_DP_reg[32]_i_1__1_n_2\,
      CO(0) => \Count_DP_reg[32]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Count_DP_reg[35]_1\(3 downto 0),
      S(3) => \Count_DP[32]_i_2__1_n_0\,
      S(2) => \Count_DP[32]_i_3__1_n_0\,
      S(1) => \Count_DP[32]_i_4__1_n_0\,
      S(0) => \Count_DP[32]_i_5__1_n_0\
    );
\Count_DP_reg[32]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[28]_i_1__2_n_0\,
      CO(3) => \Count_DP_reg[32]_i_1__2_n_0\,
      CO(2) => \Count_DP_reg[32]_i_1__2_n_1\,
      CO(1) => \Count_DP_reg[32]_i_1__2_n_2\,
      CO(0) => \Count_DP_reg[32]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Count_DP_reg[35]_2\(3 downto 0),
      S(3) => \Count_DP[32]_i_2__2_n_0\,
      S(2) => \Count_DP[32]_i_3__2_n_0\,
      S(1) => \Count_DP[32]_i_4__2_n_0\,
      S(0) => \Count_DP[32]_i_5__2_n_0\
    );
\Count_DP_reg[36]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[32]_i_1_n_0\,
      CO(3) => \NLW_Count_DP_reg[36]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \Count_DP_reg[36]_i_1_n_1\,
      CO(1) => \Count_DP_reg[36]_i_1_n_2\,
      CO(0) => \Count_DP_reg[36]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Count_DP_reg[39]_0\(3 downto 0),
      S(3) => \Count_DP[36]_i_2_n_0\,
      S(2) => \Count_DP[36]_i_3_n_0\,
      S(1) => \Count_DP[36]_i_4_n_0\,
      S(0) => \Count_DP[36]_i_5_n_0\
    );
\Count_DP_reg[36]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[32]_i_1__0_n_0\,
      CO(3) => \NLW_Count_DP_reg[36]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \Count_DP_reg[36]_i_1__0_n_1\,
      CO(1) => \Count_DP_reg[36]_i_1__0_n_2\,
      CO(0) => \Count_DP_reg[36]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Count_DP_reg[39]_1\(3 downto 0),
      S(3) => \Count_DP[36]_i_2__0_n_0\,
      S(2) => \Count_DP[36]_i_3__0_n_0\,
      S(1) => \Count_DP[36]_i_4__0_n_0\,
      S(0) => \Count_DP[36]_i_5__0_n_0\
    );
\Count_DP_reg[36]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[32]_i_1__1_n_0\,
      CO(3) => \NLW_Count_DP_reg[36]_i_1__1_CO_UNCONNECTED\(3),
      CO(2) => \Count_DP_reg[36]_i_1__1_n_1\,
      CO(1) => \Count_DP_reg[36]_i_1__1_n_2\,
      CO(0) => \Count_DP_reg[36]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Count_DP_reg[39]_2\(3 downto 0),
      S(3) => \Count_DP[36]_i_2__1_n_0\,
      S(2) => \Count_DP[36]_i_3__1_n_0\,
      S(1) => \Count_DP[36]_i_4__1_n_0\,
      S(0) => \Count_DP[36]_i_5__1_n_0\
    );
\Count_DP_reg[36]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[32]_i_1__2_n_0\,
      CO(3) => \NLW_Count_DP_reg[36]_i_1__2_CO_UNCONNECTED\(3),
      CO(2) => \Count_DP_reg[36]_i_1__2_n_1\,
      CO(1) => \Count_DP_reg[36]_i_1__2_n_2\,
      CO(0) => \Count_DP_reg[36]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Count_DP_reg[39]_3\(3 downto 0),
      S(3) => \Count_DP[36]_i_2__2_n_0\,
      S(2) => \Count_DP[36]_i_3__2_n_0\,
      S(1) => \Count_DP[36]_i_4__2_n_0\,
      S(0) => \Count_DP[36]_i_5__2_n_0\
    );
\Count_DP_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[0]_i_2_n_0\,
      CO(3) => \Count_DP_reg[4]_i_1_n_0\,
      CO(2) => \Count_DP_reg[4]_i_1_n_1\,
      CO(1) => \Count_DP_reg[4]_i_1_n_2\,
      CO(0) => \Count_DP_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Count_DP_reg[7]\(3 downto 0),
      S(3) => \Count_DP[4]_i_2_n_0\,
      S(2) => \Count_DP[4]_i_3_n_0\,
      S(1) => \Count_DP[4]_i_4_n_0\,
      S(0) => \Count_DP[4]_i_5_n_0\
    );
\Count_DP_reg[4]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[0]_i_1_n_0\,
      CO(3) => \Count_DP_reg[4]_i_1__0_n_0\,
      CO(2) => \Count_DP_reg[4]_i_1__0_n_1\,
      CO(1) => \Count_DP_reg[4]_i_1__0_n_2\,
      CO(0) => \Count_DP_reg[4]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Count_DP_reg[7]_0\(3 downto 0),
      S(3) => \Count_DP[4]_i_2__0_n_0\,
      S(2) => \Count_DP[4]_i_3__0_n_0\,
      S(1) => \Count_DP[4]_i_4__0_n_0\,
      S(0) => \Count_DP[4]_i_5__0_n_0\
    );
\Count_DP_reg[4]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[0]_i_1__0_n_0\,
      CO(3) => \Count_DP_reg[4]_i_1__1_n_0\,
      CO(2) => \Count_DP_reg[4]_i_1__1_n_1\,
      CO(1) => \Count_DP_reg[4]_i_1__1_n_2\,
      CO(0) => \Count_DP_reg[4]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Count_DP_reg[7]_1\(3 downto 0),
      S(3) => \Count_DP[4]_i_2__1_n_0\,
      S(2) => \Count_DP[4]_i_3__1_n_0\,
      S(1) => \Count_DP[4]_i_4__1_n_0\,
      S(0) => \Count_DP[4]_i_5__1_n_0\
    );
\Count_DP_reg[4]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[0]_i_1__1_n_0\,
      CO(3) => \Count_DP_reg[4]_i_1__2_n_0\,
      CO(2) => \Count_DP_reg[4]_i_1__2_n_1\,
      CO(1) => \Count_DP_reg[4]_i_1__2_n_2\,
      CO(0) => \Count_DP_reg[4]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Count_DP_reg[7]_2\(3 downto 0),
      S(3) => \Count_DP[4]_i_2__2_n_0\,
      S(2) => \Count_DP[4]_i_3__2_n_0\,
      S(1) => \Count_DP[4]_i_4__2_n_0\,
      S(0) => \Count_DP[4]_i_5__2_n_0\
    );
\Count_DP_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[4]_i_1_n_0\,
      CO(3) => \Count_DP_reg[8]_i_1_n_0\,
      CO(2) => \Count_DP_reg[8]_i_1_n_1\,
      CO(1) => \Count_DP_reg[8]_i_1_n_2\,
      CO(0) => \Count_DP_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Count_DP_reg[11]\(3 downto 0),
      S(3) => \Count_DP[8]_i_2_n_0\,
      S(2) => \Count_DP[8]_i_3_n_0\,
      S(1) => \Count_DP[8]_i_4_n_0\,
      S(0) => \Count_DP[8]_i_5_n_0\
    );
\Count_DP_reg[8]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[4]_i_1__0_n_0\,
      CO(3) => \Count_DP_reg[8]_i_1__0_n_0\,
      CO(2) => \Count_DP_reg[8]_i_1__0_n_1\,
      CO(1) => \Count_DP_reg[8]_i_1__0_n_2\,
      CO(0) => \Count_DP_reg[8]_i_1__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Count_DP_reg[11]_0\(3 downto 0),
      S(3) => \Count_DP[8]_i_2__0_n_0\,
      S(2) => \Count_DP[8]_i_3__0_n_0\,
      S(1) => \Count_DP[8]_i_4__0_n_0\,
      S(0) => \Count_DP[8]_i_5__0_n_0\
    );
\Count_DP_reg[8]_i_1__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[4]_i_1__1_n_0\,
      CO(3) => \Count_DP_reg[8]_i_1__1_n_0\,
      CO(2) => \Count_DP_reg[8]_i_1__1_n_1\,
      CO(1) => \Count_DP_reg[8]_i_1__1_n_2\,
      CO(0) => \Count_DP_reg[8]_i_1__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Count_DP_reg[11]_1\(3 downto 0),
      S(3) => \Count_DP[8]_i_2__1_n_0\,
      S(2) => \Count_DP[8]_i_3__1_n_0\,
      S(1) => \Count_DP[8]_i_4__1_n_0\,
      S(0) => \Count_DP[8]_i_5__1_n_0\
    );
\Count_DP_reg[8]_i_1__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Count_DP_reg[4]_i_1__2_n_0\,
      CO(3) => \Count_DP_reg[8]_i_1__2_n_0\,
      CO(2) => \Count_DP_reg[8]_i_1__2_n_1\,
      CO(1) => \Count_DP_reg[8]_i_1__2_n_2\,
      CO(0) => \Count_DP_reg[8]_i_1__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \Count_DP_reg[11]_2\(3 downto 0),
      S(3) => \Count_DP[8]_i_2__2_n_0\,
      S(2) => \Count_DP[8]_i_3__2_n_0\,
      S(1) => \Count_DP[8]_i_4__2_n_0\,
      S(0) => \Count_DP[8]_i_5__2_n_0\
    );
DVSAERAck_SBO_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => State_DP(2),
      I1 => State_DP(1),
      I2 => State_DP(0),
      O => DVSAERAck_SBO_i_3_n_0
    );
DVSAERAck_SBO_reg: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => DVSAERAckReg_SB,
      PRE => AR(0),
      Q => DVSAERAck_SBO
    );
\DVSAERConfigReg_D_reg[Run_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \MultiplexerConfigReg2_D_reg[Run_S]\,
      Q => \^count_dp_reg[39]\
    );
\DVSAERConfigReg_D_reg[Run_S]_rep\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \MultiplexerConfigReg2_D_reg[Run_S]\,
      Q => \DVSAERConfigReg_D_reg[Run_S]_rep_n_0\
    );
\DVSAERConfigReg_D_reg[Run_S]_rep__0\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => \MultiplexerConfigReg2_D_reg[Run_S]\,
      Q => \^count_dp_reg[3]\
    );
DVSAERReset_SBO_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3FFE"
    )
        port map (
      I0 => \^count_dp_reg[39]\,
      I1 => State_DP(2),
      I2 => State_DP(1),
      I3 => State_DP(0),
      O => DVSAERResetReg_SB
    );
DVSAERReset_SBO_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(0),
      D => DVSAERResetReg_SB,
      Q => DVSAERReset_SBO
    );
\FSM_sequential_State_DP[1]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00033232"
    )
        port map (
      I0 => \DVSAERFifoControlOut_S[WriteSide][AlmostFull_S]\,
      I1 => State_DP(2),
      I2 => State_DP(1),
      I3 => DVSAERData_AI(10),
      I4 => State_DP(0),
      O => \State_DN__0\(1)
    );
\FSM_sequential_State_DP[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"003300E2"
    )
        port map (
      I0 => \DVSAERFifoControlOut_S[WriteSide][AlmostFull_S]\,
      I1 => State_DP(0),
      I2 => DVSAERData_AI(10),
      I3 => State_DP(1),
      I4 => State_DP(2),
      O => \State_DN__0\(2)
    );
\FSM_sequential_State_DP[2]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^count_dp_reg[39]\,
      I1 => DVSAERReq_ABI,
      O => \FSM_sequential_State_DP[2]_i_5__0_n_0\
    );
\FSM_sequential_State_DP[2]_i_7__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => State_DP(0),
      I1 => State_DP(2),
      O => \FSM_sequential_State_DP[2]_i_7__0_n_0\
    );
\FSM_sequential_State_DP[2]_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => State_DP(1),
      I1 => State_DP(2),
      O => \FSM_sequential_State_DP[2]_i_8__0_n_0\
    );
\FSM_sequential_State_DP[2]_i_9__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => State_DP(0),
      I1 => DVSAERReq_ABI,
      O => \FSM_sequential_State_DP[2]_i_9__0_n_0\
    );
\FSM_sequential_State_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => aerAckCounter_n_6,
      Q => State_DP(0)
    );
\FSM_sequential_State_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => aerAckCounter_n_5,
      Q => State_DP(1)
    );
\FSM_sequential_State_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => SyncSignalSyncFF_S_reg_rep(0),
      D => aerAckCounter_n_4,
      Q => State_DP(2)
    );
\OutFifoControl_SO[Write_S]\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
        port map (
      I0 => RowOnlyFilterOutValidReg_S,
      I1 => PixelFilterOutDataReg_D(13),
      I2 => \^q\(10),
      I3 => PixelFilterOutValidReg_S,
      O => \DVSAERFifoControlIn_S[WriteSide][Write_S]\
    );
\Output_SO[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Output_SO(0),
      I1 => DVSEventOutDataReg_D(13),
      I2 => \Output_SO__0\(0),
      O => \Output_SO[0]_i_1_n_0\
    );
\Output_SO[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Output_SO(1),
      I1 => DVSEventOutDataReg_D(13),
      I2 => \Output_SO__0\(1),
      O => \Output_SO[1]_i_1__0_n_0\
    );
\Output_SO[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Output_SO(2),
      I1 => DVSEventOutDataReg_D(13),
      I2 => \Output_SO__0\(2),
      O => \Output_SO[2]_i_1__0_n_0\
    );
\Output_SO[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Output_SO(3),
      I1 => DVSEventOutDataReg_D(13),
      I2 => \Output_SO__0\(3),
      O => \Output_SO[3]_i_1__0_n_0\
    );
\Output_SO[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Output_SO(4),
      I1 => DVSEventOutDataReg_D(13),
      I2 => \Output_SO__0\(4),
      O => \Output_SO[4]_i_1__0_n_0\
    );
\Output_SO[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Output_SO(5),
      I1 => DVSEventOutDataReg_D(13),
      I2 => \Output_SO__0\(5),
      O => \Output_SO[5]_i_1__0_n_0\
    );
\Output_SO[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Output_SO(6),
      I1 => DVSEventOutDataReg_D(13),
      I2 => \Output_SO__0\(6),
      O => \Output_SO[6]_i_1__0_n_0\
    );
\Output_SO[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Output_SO(7),
      I1 => DVSEventOutDataReg_D(13),
      I2 => \Output_SO__0\(7),
      O => \Output_SO[7]_i_1__1_n_0\
    );
ROIFilterInValidReg_S: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A222222222222222"
    )
        port map (
      I0 => DVSEventOutValidReg_S,
      I1 => DVSEventOutDataReg_D(13),
      I2 => BOOL122_in,
      I3 => BOOL121_in,
      I4 => BOOL124_in,
      I5 => BOOL123_in,
      O => \ROIFilterInValidReg_S__0\
    );
RowOnlyFilterInValidReg_S: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => PixelFilterOutValidReg_S,
      I1 => PixelFilterOutDataReg_D(13),
      O => \RowOnlyFilterInValidReg_S__0\
    );
aerAckCounter: entity work.\brd_testAERDVSSM_0_0_ContinuousCounter__parameterized1\
     port map (
      D(0) => DVSEventDataReg_D(13),
      DVSAERAckReg_SB => DVSAERAckReg_SB,
      \DVSAERConfigReg_D_reg[Run_S]\ => \FSM_sequential_State_DP[2]_i_5__0_n_0\,
      \DVSAERFifoControlOut_S[WriteSide][AlmostFull_S]\ => \DVSAERFifoControlOut_S[WriteSide][AlmostFull_S]\,
      DVSAERReq_ABI => DVSAERReq_ABI,
      E(0) => DVSEventValidReg_S,
      \FSM_sequential_State_DP_reg[0]\ => aerAckCounter_n_6,
      \FSM_sequential_State_DP_reg[0]_0\ => \FSM_sequential_State_DP[2]_i_7__0_n_0\,
      \FSM_sequential_State_DP_reg[0]_1\ => \FSM_sequential_State_DP[2]_i_9__0_n_0\,
      \FSM_sequential_State_DP_reg[1]\ => aerAckCounter_n_5,
      \FSM_sequential_State_DP_reg[1]_0\ => \FSM_sequential_State_DP[2]_i_8__0_n_0\,
      \FSM_sequential_State_DP_reg[2]\ => aerAckCounter_n_4,
      \FSM_sequential_State_DP_reg[2]_0\ => DVSAERAck_SBO_i_3_n_0,
      LogicClk_CI => LogicClk_CI,
      \State_DN__0\(1 downto 0) => \State_DN__0\(2 downto 1),
      StatisticsEventsRow_SN => StatisticsEventsRow_SN,
      SyncSignalSyncFF_S_reg => SyncSignalSyncFF_S_reg,
      SyncSignalSyncFF_S_reg_rep(0) => SyncSignalSyncFF_S_reg_rep(0),
      in0(2 downto 0) => State_DP(2 downto 0),
      \out\(2 downto 0) => State_DP(2 downto 0)
    );
dvsEventDataRegister: entity work.\brd_testAERDVSSM_0_0_SimpleRegister__parameterized0\
     port map (
      AR(0) => AR(1),
      D(0) => DVSEventDataReg_D(13),
      DI(2) => dvsEventDataRegister_n_15,
      DI(1) => dvsEventDataRegister_n_16,
      DI(0) => dvsEventDataRegister_n_17,
      DVSAERData_AI(9 downto 0) => DVSAERData_AI(9 downto 0),
      E(0) => DVSEventValidReg_S,
      LogicClk_CI => LogicClk_CI,
      \Output_SO_reg[0]_0\(3) => dvsEventDataRegister_n_18,
      \Output_SO_reg[0]_0\(2) => dvsEventDataRegister_n_19,
      \Output_SO_reg[0]_0\(1) => dvsEventDataRegister_n_20,
      \Output_SO_reg[0]_0\(0) => dvsEventDataRegister_n_21,
      \Output_SO_reg[0]_1\(3) => dvsEventDataRegister_n_22,
      \Output_SO_reg[0]_1\(2) => dvsEventDataRegister_n_23,
      \Output_SO_reg[0]_1\(1) => dvsEventDataRegister_n_24,
      \Output_SO_reg[0]_1\(0) => dvsEventDataRegister_n_25,
      \Output_SO_reg[0]_2\(0) => dvsEventDataRegister_n_26,
      \Output_SO_reg[0]_3\(0) => dvsEventDataRegister_n_27,
      Q(10) => DVSEventOutDataReg_D(13),
      Q(9) => \Output_SO__0\(12),
      Q(8 downto 0) => \Output_SO__0\(8 downto 0),
      S(3) => dvsEventDataRegister_n_0,
      S(2) => dvsEventDataRegister_n_1,
      S(1) => dvsEventDataRegister_n_2,
      S(0) => dvsEventDataRegister_n_3,
      \out\(1 downto 0) => State_DP(2 downto 1)
    );
dvsEventValidRegister: entity work.brd_testAERDVSSM_0_0_SimpleRegister_7
     port map (
      AR(0) => AR(1),
      DVSEventOutValidReg_S => DVSEventOutValidReg_S,
      E(0) => DVSEventValidReg_S,
      LogicClk_CI => LogicClk_CI
    );
\pixelFilterSupportEnabled.pixelFilterDataRegister\: entity work.\brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_8\
     port map (
      AR(0) => AR(1),
      E(0) => PixelFilterInValidReg_S,
      LogicClk_CI => LogicClk_CI,
      \Output_SO_reg[13]_0\(10) => ROIFilterOutDataReg_D(13),
      \Output_SO_reg[13]_0\(9) => \roiFilterSupportEnabled.roiFilterDataRegister_n_1\,
      \Output_SO_reg[13]_0\(8) => \roiFilterSupportEnabled.roiFilterDataRegister_n_2\,
      \Output_SO_reg[13]_0\(7) => \roiFilterSupportEnabled.roiFilterDataRegister_n_3\,
      \Output_SO_reg[13]_0\(6) => \roiFilterSupportEnabled.roiFilterDataRegister_n_4\,
      \Output_SO_reg[13]_0\(5) => \roiFilterSupportEnabled.roiFilterDataRegister_n_5\,
      \Output_SO_reg[13]_0\(4) => \roiFilterSupportEnabled.roiFilterDataRegister_n_6\,
      \Output_SO_reg[13]_0\(3) => \roiFilterSupportEnabled.roiFilterDataRegister_n_7\,
      \Output_SO_reg[13]_0\(2) => \roiFilterSupportEnabled.roiFilterDataRegister_n_8\,
      \Output_SO_reg[13]_0\(1) => \roiFilterSupportEnabled.roiFilterDataRegister_n_9\,
      \Output_SO_reg[13]_0\(0) => \roiFilterSupportEnabled.roiFilterDataRegister_n_10\,
      Q(10) => PixelFilterOutDataReg_D(13),
      Q(9) => \pixelFilterSupportEnabled.pixelFilterDataRegister_n_1\,
      Q(8) => \pixelFilterSupportEnabled.pixelFilterDataRegister_n_2\,
      Q(7) => \pixelFilterSupportEnabled.pixelFilterDataRegister_n_3\,
      Q(6) => \pixelFilterSupportEnabled.pixelFilterDataRegister_n_4\,
      Q(5) => \pixelFilterSupportEnabled.pixelFilterDataRegister_n_5\,
      Q(4) => \pixelFilterSupportEnabled.pixelFilterDataRegister_n_6\,
      Q(3) => \pixelFilterSupportEnabled.pixelFilterDataRegister_n_7\,
      Q(2) => \pixelFilterSupportEnabled.pixelFilterDataRegister_n_8\,
      Q(1) => \pixelFilterSupportEnabled.pixelFilterDataRegister_n_9\,
      Q(0) => \pixelFilterSupportEnabled.pixelFilterDataRegister_n_10\
    );
\pixelFilterSupportEnabled.pixelFilterLastRowAddressRegister\: entity work.\brd_testAERDVSSM_0_0_SimpleRegister__parameterized1\
     port map (
      AR(1 downto 0) => AR(1 downto 0),
      LogicClk_CI => LogicClk_CI,
      \Output_SO_reg[0]_0\ => \pixelFilterSupportEnabled.pixelFilterLastRowAddressRegister_n_0\,
      \Output_SO_reg[0]_1\ => \roiFilterSupportEnabled.roiFilterValidRegister_n_1\,
      Q(7) => \roiFilterSupportEnabled.roiFilterDataRegister_n_3\,
      Q(6) => \roiFilterSupportEnabled.roiFilterDataRegister_n_4\,
      Q(5) => \roiFilterSupportEnabled.roiFilterDataRegister_n_5\,
      Q(4) => \roiFilterSupportEnabled.roiFilterDataRegister_n_6\,
      Q(3) => \roiFilterSupportEnabled.roiFilterDataRegister_n_7\,
      Q(2) => \roiFilterSupportEnabled.roiFilterDataRegister_n_8\,
      Q(1) => \roiFilterSupportEnabled.roiFilterDataRegister_n_9\,
      Q(0) => \roiFilterSupportEnabled.roiFilterDataRegister_n_10\
    );
\pixelFilterSupportEnabled.pixelFilterValidRegister\: entity work.brd_testAERDVSSM_0_0_SimpleRegister_9
     port map (
      AR(0) => AR(1),
      E(0) => PixelFilterInValidReg_S,
      LogicClk_CI => LogicClk_CI,
      PixelFilterOutValidReg_S => PixelFilterOutValidReg_S
    );
\roiFilterSupportEnabled.roiFilterDataRegister\: entity work.\brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_10\
     port map (
      AR(0) => AR(1),
      E(0) => PixelFilterInValidReg_S,
      LogicClk_CI => LogicClk_CI,
      \Output_SO_reg[0]_0\(0) => \ROIFilterInValidReg_S__0\,
      \Output_SO_reg[13]_0\(10) => DVSEventOutDataReg_D(13),
      \Output_SO_reg[13]_0\(9) => \Output_SO__0\(12),
      \Output_SO_reg[13]_0\(8 downto 0) => \Output_SO__0\(8 downto 0),
      \Output_SO_reg[2]_0\ => \pixelFilterSupportEnabled.pixelFilterLastRowAddressRegister_n_0\,
      Q(10) => ROIFilterOutDataReg_D(13),
      Q(9) => \roiFilterSupportEnabled.roiFilterDataRegister_n_1\,
      Q(8) => \roiFilterSupportEnabled.roiFilterDataRegister_n_2\,
      Q(7) => \roiFilterSupportEnabled.roiFilterDataRegister_n_3\,
      Q(6) => \roiFilterSupportEnabled.roiFilterDataRegister_n_4\,
      Q(5) => \roiFilterSupportEnabled.roiFilterDataRegister_n_5\,
      Q(4) => \roiFilterSupportEnabled.roiFilterDataRegister_n_6\,
      Q(3) => \roiFilterSupportEnabled.roiFilterDataRegister_n_7\,
      Q(2) => \roiFilterSupportEnabled.roiFilterDataRegister_n_8\,
      Q(1) => \roiFilterSupportEnabled.roiFilterDataRegister_n_9\,
      Q(0) => \roiFilterSupportEnabled.roiFilterDataRegister_n_10\,
      ROIFilterOutValidReg_S => ROIFilterOutValidReg_S,
      StatisticsFilteredPixels_SN => StatisticsFilteredPixels_SN
    );
\roiFilterSupportEnabled.roiFilterLastRowAddressRegister\: entity work.\brd_testAERDVSSM_0_0_SimpleRegister__parameterized1_11\
     port map (
      AR(0) => AR(1),
      DI(3) => \roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_0\,
      DI(2) => \roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_1\,
      DI(1) => \roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_2\,
      DI(0) => \roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_3\,
      DVSEventOutValidReg_S => DVSEventOutValidReg_S,
      LogicClk_CI => LogicClk_CI,
      Output_SO(7 downto 0) => Output_SO(7 downto 0),
      \Output_SO_reg[0]_0\(3) => \roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_16\,
      \Output_SO_reg[0]_0\(2) => \roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_17\,
      \Output_SO_reg[0]_0\(1) => \roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_18\,
      \Output_SO_reg[0]_0\(0) => \roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_19\,
      \Output_SO_reg[0]_1\(3) => \roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_20\,
      \Output_SO_reg[0]_1\(2) => \roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_21\,
      \Output_SO_reg[0]_1\(1) => \roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_22\,
      \Output_SO_reg[0]_1\(0) => \roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_23\,
      \Output_SO_reg[0]_2\ => \Output_SO[0]_i_1_n_0\,
      \Output_SO_reg[1]_0\ => \Output_SO[1]_i_1__0_n_0\,
      \Output_SO_reg[2]_0\ => \Output_SO[2]_i_1__0_n_0\,
      \Output_SO_reg[3]_0\ => \Output_SO[3]_i_1__0_n_0\,
      \Output_SO_reg[4]_0\ => \Output_SO[4]_i_1__0_n_0\,
      \Output_SO_reg[5]_0\ => \Output_SO[5]_i_1__0_n_0\,
      \Output_SO_reg[6]_0\ => \Output_SO[6]_i_1__0_n_0\,
      \Output_SO_reg[7]_0\ => \Output_SO[7]_i_1__1_n_0\,
      S(3) => \roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_12\,
      S(2) => \roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_13\,
      S(1) => \roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_14\,
      S(0) => \roiFilterSupportEnabled.roiFilterLastRowAddressRegister_n_15\
    );
\roiFilterSupportEnabled.roiFilterValidRegister\: entity work.brd_testAERDVSSM_0_0_SimpleRegister_12
     port map (
      AR(0) => AR(1),
      LogicClk_CI => LogicClk_CI,
      \Output_SO_reg[0]_0\(0) => \ROIFilterInValidReg_S__0\,
      \Output_SO_reg[7]\ => \roiFilterSupportEnabled.roiFilterValidRegister_n_1\,
      Q(0) => ROIFilterOutDataReg_D(13),
      ROIFilterOutValidReg_S => ROIFilterOutValidReg_S
    );
rowOnlyFilterDataRegister: entity work.\brd_testAERDVSSM_0_0_SimpleRegister__parameterized0_13\
     port map (
      AR(1 downto 0) => AR(1 downto 0),
      D(10) => PixelFilterOutDataReg_D(13),
      D(9) => \pixelFilterSupportEnabled.pixelFilterDataRegister_n_1\,
      D(8) => \pixelFilterSupportEnabled.pixelFilterDataRegister_n_2\,
      D(7) => \pixelFilterSupportEnabled.pixelFilterDataRegister_n_3\,
      D(6) => \pixelFilterSupportEnabled.pixelFilterDataRegister_n_4\,
      D(5) => \pixelFilterSupportEnabled.pixelFilterDataRegister_n_5\,
      D(4) => \pixelFilterSupportEnabled.pixelFilterDataRegister_n_6\,
      D(3) => \pixelFilterSupportEnabled.pixelFilterDataRegister_n_7\,
      D(2) => \pixelFilterSupportEnabled.pixelFilterDataRegister_n_8\,
      D(1) => \pixelFilterSupportEnabled.pixelFilterDataRegister_n_9\,
      D(0) => \pixelFilterSupportEnabled.pixelFilterDataRegister_n_10\,
      LogicClk_CI => LogicClk_CI,
      Q(10 downto 0) => \^q\(10 downto 0)
    );
rowOnlyFilterValidRegister: entity work.brd_testAERDVSSM_0_0_SimpleRegister_14
     port map (
      AR(0) => AR(1),
      LogicClk_CI => LogicClk_CI,
      RowOnlyFilterInValidReg_S => \RowOnlyFilterInValidReg_S__0\,
      RowOnlyFilterOutValidReg_S => RowOnlyFilterOutValidReg_S
    );
\statisticsSupport.StatisticsEventsColumnCounter\: entity work.brd_testAERDVSSM_0_0_Counter_15
     port map (
      DI(0) => \^count_dp_reg[39]\,
      \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39]\(39 downto 0) => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39]\(39 downto 0),
      LogicClk_CI => LogicClk_CI,
      \Output_SO_reg[0]\ => \statisticsSupport.StatisticsEventsColumnReg_n_0\,
      SyncSignalSyncFF_S_reg_rep(0) => SyncSignalSyncFF_S_reg_rep(0),
      \SyncSignalSyncFF_S_reg_rep__0\(0) => \SyncSignalSyncFF_S_reg_rep__0\(0)
    );
\statisticsSupport.StatisticsEventsColumnReg\: entity work.brd_testAERDVSSM_0_0_SimpleRegister_16
     port map (
      \Count_DP_reg[39]\ => \statisticsSupport.StatisticsEventsColumnReg_n_0\,
      D(0) => DVSEventDataReg_D(13),
      DI(0) => \^count_dp_reg[39]\,
      LogicClk_CI => LogicClk_CI,
      \SyncSignalSyncFF_S_reg_rep__9\(0) => \SyncSignalSyncFF_S_reg_rep__9\(0)
    );
\statisticsSupport.StatisticsEventsDroppedCounter\: entity work.brd_testAERDVSSM_0_0_Counter_17
     port map (
      DI(0) => \^count_dp_reg[39]\,
      \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39]\(39 downto 0) => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39]\(39 downto 0),
      LogicClk_CI => LogicClk_CI,
      \Output_SO_reg[0]\ => \statisticsSupport.StatisticsEventsDroppedReg_n_0\,
      \SyncSignalSyncFF_S_reg_rep__3\(0) => \SyncSignalSyncFF_S_reg_rep__3\(0)
    );
\statisticsSupport.StatisticsEventsDroppedReg\: entity work.brd_testAERDVSSM_0_0_SimpleRegister_18
     port map (
      \Count_DP_reg[39]\ => \statisticsSupport.StatisticsEventsDroppedReg_n_0\,
      DI(0) => \^count_dp_reg[39]\,
      \DVSAERFifoControlOut_S[WriteSide][AlmostFull_S]\ => \DVSAERFifoControlOut_S[WriteSide][AlmostFull_S]\,
      DVSAERReq_ABI => DVSAERReq_ABI,
      LogicClk_CI => LogicClk_CI,
      \SyncSignalSyncFF_S_reg_rep__9\(0) => \SyncSignalSyncFF_S_reg_rep__9\(0),
      \out\(2 downto 0) => State_DP(2 downto 0)
    );
\statisticsSupport.StatisticsEventsRowCounter\: entity work.brd_testAERDVSSM_0_0_Counter_19
     port map (
      D(39 downto 0) => D(39 downto 0),
      \DVSAERConfigReg_D_reg[Run_S]_rep\ => \DVSAERConfigReg_D_reg[Run_S]_rep_n_0\,
      LogicClk_CI => LogicClk_CI,
      \Output_SO_reg[0]\ => \statisticsSupport.StatisticsEventsRowReg_n_0\,
      \SyncSignalSyncFF_S_reg_rep__2\(1 downto 0) => \SyncSignalSyncFF_S_reg_rep__2\(1 downto 0),
      \SyncSignalSyncFF_S_reg_rep__3\(0) => \SyncSignalSyncFF_S_reg_rep__3\(0),
      \SyncSignalSyncFF_S_reg_rep__9\(0) => \SyncSignalSyncFF_S_reg_rep__9\(0)
    );
\statisticsSupport.StatisticsEventsRowReg\: entity work.brd_testAERDVSSM_0_0_SimpleRegister_20
     port map (
      \Count_DP_reg[39]\ => \statisticsSupport.StatisticsEventsRowReg_n_0\,
      \DVSAERConfigReg_D_reg[Run_S]_rep\ => \DVSAERConfigReg_D_reg[Run_S]_rep_n_0\,
      LogicClk_CI => LogicClk_CI,
      StatisticsEventsRow_SN => StatisticsEventsRow_SN,
      \SyncSignalSyncFF_S_reg_rep__9\(0) => \SyncSignalSyncFF_S_reg_rep__9\(0)
    );
\statisticsSupport.StatisticsFilteredPixels.StatisticsFilteredPixelsCounter\: entity work.brd_testAERDVSSM_0_0_Counter_21
     port map (
      DI(0) => \^count_dp_reg[39]\,
      \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39]\(39 downto 0) => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39]\(39 downto 0),
      LogicClk_CI => LogicClk_CI,
      \Output_SO_reg[0]\ => \statisticsSupport.StatisticsFilteredPixels.StatisticsFilteredPixelsReg_n_0\,
      SyncSignalSyncFF_S_reg_rep(0) => SyncSignalSyncFF_S_reg_rep(0),
      \SyncSignalSyncFF_S_reg_rep__8\(0) => \SyncSignalSyncFF_S_reg_rep__2\(0),
      \SyncSignalSyncFF_S_reg_rep__9\(0) => \SyncSignalSyncFF_S_reg_rep__9\(0)
    );
\statisticsSupport.StatisticsFilteredPixels.StatisticsFilteredPixelsReg\: entity work.brd_testAERDVSSM_0_0_SimpleRegister_22
     port map (
      \Count_DP_reg[39]\ => \statisticsSupport.StatisticsFilteredPixels.StatisticsFilteredPixelsReg_n_0\,
      DI(0) => \^count_dp_reg[39]\,
      LogicClk_CI => LogicClk_CI,
      StatisticsFilteredPixels_SN => StatisticsFilteredPixels_SN,
      \SyncSignalSyncFF_S_reg_rep__9\(0) => \SyncSignalSyncFF_S_reg_rep__9\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_FIFO is
  port (
    \DVSAERFifoControlOut_S[WriteSide][AlmostFull_S]\ : out STD_LOGIC;
    \DVSAERFifoControlOut_S[ReadSide][Empty_S]\ : out STD_LOGIC;
    \DVSAERFifoControlOut_S[ReadSide][AlmostEmpty_S]\ : out STD_LOGIC;
    \State_DP_reg[1]\ : out STD_LOGIC;
    \State_DP_reg[2]\ : out STD_LOGIC;
    \State_DP_reg[1]_0\ : out STD_LOGIC;
    \State_DP_reg[2]_0\ : out STD_LOGIC_VECTOR ( 14 downto 0 );
    \State_DP_reg[2]_1\ : out STD_LOGIC;
    \FSM_sequential_State_DP_reg[0]\ : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    LogicReset_R : in STD_LOGIC;
    \DVSAERFifoControlIn_S[WriteSide][Write_S]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    AR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \State_DP_reg[3]\ : in STD_LOGIC;
    AERSMFifoAlmostFull_AI : in STD_LOGIC;
    \State_DP_reg[3]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    DVSAERReq_ABI : in STD_LOGIC;
    SyncSignalSyncFF_S_reg_rep : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_FIFO : entity is "FIFO";
end brd_testAERDVSSM_0_0_FIFO;

architecture STRUCTURE of brd_testAERDVSSM_0_0_FIFO is
  signal AlmostEmptyReg_S : STD_LOGIC;
  signal FIFOData_D : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \FIFORead_S[Read_S]\ : STD_LOGIC;
  signal \FIFOState_S[Empty_S]\ : STD_LOGIC;
  signal readSideOutputDelayReg_n_0 : STD_LOGIC;
  signal readSideOutputDelayReg_n_1 : STD_LOGIC;
begin
fifo: entity work.brd_testAERDVSSM_0_0_unimacro_FIFO_SYNC_MACRO
     port map (
      AlmostEmptyReg_S => AlmostEmptyReg_S,
      D(14 downto 0) => FIFOData_D(14 downto 0),
      \DVSAERFifoControlIn_S[WriteSide][Write_S]\ => \DVSAERFifoControlIn_S[WriteSide][Write_S]\,
      \DVSAERFifoControlOut_S[WriteSide][AlmostFull_S]\ => \DVSAERFifoControlOut_S[WriteSide][AlmostFull_S]\,
      DVSAERReq_ABI => DVSAERReq_ABI,
      \FIFORead_S[Read_S]\ => \FIFORead_S[Read_S]\,
      \FIFOState_S[Empty_S]\ => \FIFOState_S[Empty_S]\,
      \FSM_sequential_State_DP_reg[0]\ => \FSM_sequential_State_DP_reg[0]\,
      LogicClk_CI => LogicClk_CI,
      LogicReset_R => LogicReset_R,
      Q(10 downto 0) => Q(10 downto 0),
      \State_DP_reg[3]\ => \State_DP_reg[3]\,
      \out\(1) => readSideOutputDelayReg_n_0,
      \out\(0) => readSideOutputDelayReg_n_1
    );
readSideOutputDelayReg: entity work.brd_testAERDVSSM_0_0_FIFOReadSideDelay
     port map (
      AERSMFifoAlmostFull_AI => AERSMFifoAlmostFull_AI,
      AR(1) => AR(0),
      AR(0) => SyncSignalSyncFF_S_reg_rep(0),
      AlmostEmptyReg_S => AlmostEmptyReg_S,
      D(14 downto 0) => FIFOData_D(14 downto 0),
      \DVSAERFifoControlOut_S[ReadSide][AlmostEmpty_S]\ => \DVSAERFifoControlOut_S[ReadSide][AlmostEmpty_S]\,
      \DVSAERFifoControlOut_S[ReadSide][Empty_S]\ => \DVSAERFifoControlOut_S[ReadSide][Empty_S]\,
      \FIFORead_S[Read_S]\ => \FIFORead_S[Read_S]\,
      \FIFOState_S[Empty_S]\ => \FIFOState_S[Empty_S]\,
      LogicClk_CI => LogicClk_CI,
      \State_DP_reg[1]\ => \State_DP_reg[1]\,
      \State_DP_reg[1]_0\ => \State_DP_reg[1]_0\,
      \State_DP_reg[2]\ => \State_DP_reg[2]\,
      \State_DP_reg[2]_0\(14 downto 0) => \State_DP_reg[2]_0\(14 downto 0),
      \State_DP_reg[2]_1\ => \State_DP_reg[2]_1\,
      \State_DP_reg[3]\ => \State_DP_reg[3]\,
      \State_DP_reg[3]_0\(2 downto 0) => \State_DP_reg[3]_0\(2 downto 0),
      \out\(1) => readSideOutputDelayReg_n_0,
      \out\(0) => readSideOutputDelayReg_n_1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_LogicClockSynchronizer is
  port (
    SPISlaveSelectSync_SB : out STD_LOGIC;
    SPIClockSync_C : out STD_LOGIC;
    SyncInClockSync_C : out STD_LOGIC;
    \ShiftReg_DP_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SPISlaveSelect_ABI : in STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SPIClock_AI : in STD_LOGIC;
    SPIMOSI_AI : in STD_LOGIC;
    SyncInClock_AI : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__10\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    SPIMISOReg_DZ0 : in STD_LOGIC;
    SPIClockEdgeDetectorReg_S : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_LogicClockSynchronizer : entity is "LogicClockSynchronizer";
end brd_testAERDVSSM_0_0_LogicClockSynchronizer;

architecture STRUCTURE of brd_testAERDVSSM_0_0_LogicClockSynchronizer is
  signal \^spiclocksync_c\ : STD_LOGIC;
  signal \^spislaveselectsync_sb\ : STD_LOGIC;
begin
  SPIClockSync_C <= \^spiclocksync_c\;
  SPISlaveSelectSync_SB <= \^spislaveselectsync_sb\;
syncSPIClock: entity work.\brd_testAERDVSSM_0_0_DFFSynchronizer__parameterized0\
     port map (
      LogicClk_CI => LogicClk_CI,
      SPIClockSync_C => \^spiclocksync_c\,
      SPIClock_AI => SPIClock_AI,
      \SyncSignalSyncFF_S_reg_rep__6\(0) => \SyncSignalSyncFF_S_reg_rep__6\(0)
    );
syncSPIMOSI: entity work.\brd_testAERDVSSM_0_0_DFFSynchronizer__parameterized0_0\
     port map (
      LogicClk_CI => LogicClk_CI,
      SPIClockEdgeDetectorReg_S => SPIClockEdgeDetectorReg_S,
      SPIClockSync_C => \^spiclocksync_c\,
      SPIMISOReg_DZ0 => SPIMISOReg_DZ0,
      SPIMOSI_AI => SPIMOSI_AI,
      SPISlaveSelectSync_SB => \^spislaveselectsync_sb\,
      \ShiftReg_DP_reg[0]\(0) => \ShiftReg_DP_reg[0]\(0),
      \SyncSignalSyncFF_S_reg_rep__6\(0) => \SyncSignalSyncFF_S_reg_rep__6\(0)
    );
syncSPISlaveSelect: entity work.brd_testAERDVSSM_0_0_DFFSynchronizer
     port map (
      LogicClk_CI => LogicClk_CI,
      SPISlaveSelectSync_SB => \^spislaveselectsync_sb\,
      SPISlaveSelect_ABI => SPISlaveSelect_ABI,
      \SyncSignalSyncFF_S_reg_rep__6\(0) => \SyncSignalSyncFF_S_reg_rep__6\(0)
    );
syncSyncInClock: entity work.\brd_testAERDVSSM_0_0_DFFSynchronizer__parameterized0_1\
     port map (
      LogicClk_CI => LogicClk_CI,
      SyncInClockSync_C => SyncInClockSync_C,
      SyncInClock_AI => SyncInClock_AI,
      \SyncSignalSyncFF_S_reg_rep__10\(0) => \SyncSignalSyncFF_S_reg_rep__10\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_SPIConfig is
  port (
    SPIMISO_DZO : out STD_LOGIC;
    SPIClockEdgeDetectorReg_S : out STD_LOGIC;
    SPIMISOReg_DZ0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \DVSAERConfigReg_DP_reg[FilterPixel1Row_D][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_DP_reg[Run_S]\ : out STD_LOGIC;
    \DVSAERConfigReg_DP_reg[Run_S]_0\ : out STD_LOGIC;
    \DVSAERConfigReg_DP_reg[FilterPixel0Row_D][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_DP_reg[FilterPixel5Column_D][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_DP_reg[FilterPixel5Row_D][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_DP_reg[AckExtensionColumn_D][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_DP_reg[AckExtensionRow_D][0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \DVSAERConfigReg_DP_reg[FilterPixel3Row_D][7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_DP_reg[FilterPixel7Row_D][7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_DP_reg[FilterPixel0Column_D][8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_DP_reg[FilterPixel6Row_D][7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_DP_reg[FilterPixel4Row_D][7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_DP_reg[FilterPixel6Column_D][8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_DP_reg[FilterPixel4Column_D][8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_DP_reg[AckDelayColumn_D][3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_DP_reg[FilterPixel7Column_D][8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_DP_reg[FilterPixel3Column_D][8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_DP_reg[FilterPixel2Column_D][8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_DP_reg[FilterPixel2Row_D][7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D][8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D][8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_DP_reg[FilterROIStartRow_D][7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAEROutput_DP_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \MultiplexerConfigReg_DP_reg[Run_S]\ : out STD_LOGIC;
    \DVSAERConfigReg_DP_reg[FilterPixel0Column_D][8]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \MultiplexerConfigReg_DP_reg[TimestampRun_S]\ : out STD_LOGIC;
    \MultiplexerConfigReg_DP_reg[TimestampReset_S]\ : out STD_LOGIC;
    \MultiplexerConfigReg_DP_reg[ForceChipBiasEnable_S]\ : out STD_LOGIC;
    \MultiplexerConfigReg_DP_reg[DropInput1OnTransferStall_S]\ : out STD_LOGIC;
    \MultiplexerConfigReg_DP_reg[DropInput2OnTransferStall_S]\ : out STD_LOGIC;
    \MultiplexerConfigReg_DP_reg[DropInput3OnTransferStall_S]\ : out STD_LOGIC;
    \MultiplexerConfigReg_DP_reg[DropInput4OnTransferStall_S]\ : out STD_LOGIC;
    \DVSAERConfigReg_DP_reg[Run_S]_1\ : out STD_LOGIC;
    \DVSAERConfigReg_DP_reg[WaitOnTransferStall_S]\ : out STD_LOGIC;
    \DVSAERConfigReg_DP_reg[FilterRowOnlyEvents_S]\ : out STD_LOGIC;
    \DVSAERConfigReg_DP_reg[ExternalAERControl_S]\ : out STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    SPIClockSync_C : in STD_LOGIC;
    \SyncSignalSyncFF_S_reg_rep__7\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    SPISlaveSelectSync_SB : in STD_LOGIC;
    \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\ : in STD_LOGIC_VECTOR ( 39 downto 0 );
    \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\ : in STD_LOGIC_VECTOR ( 39 downto 0 );
    \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\ : in STD_LOGIC_VECTOR ( 39 downto 0 );
    \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\ : in STD_LOGIC_VECTOR ( 39 downto 0 );
    \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\ : in STD_LOGIC_VECTOR ( 39 downto 0 );
    \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\ : in STD_LOGIC_VECTOR ( 39 downto 0 );
    \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\ : in STD_LOGIC_VECTOR ( 39 downto 0 );
    \DVSAERConfigReg_DP_reg[AckExtensionColumn_D][1]\ : in STD_LOGIC;
    \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][1]\ : in STD_LOGIC;
    \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][8]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_DP_reg[FilterPixel0Column_D][8]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SyncSignalSyncFF_S_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \MultiplexerOutput_DP_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \DVSAEROutput_DP_reg[31]_0\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ParamAddressReg_DP_reg[4]_0\ : in STD_LOGIC;
    \ParamAddressReg_DP_reg[4]_1\ : in STD_LOGIC;
    \ParamAddressReg_DP_reg[4]_2\ : in STD_LOGIC;
    \ParamAddressReg_DP_reg[3]_0\ : in STD_LOGIC;
    \ParamAddressReg_DP_reg[2]_0\ : in STD_LOGIC;
    \ParamAddressReg_DP_reg[2]_1\ : in STD_LOGIC;
    \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\ : in STD_LOGIC_VECTOR ( 39 downto 0 );
    \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][6]\ : in STD_LOGIC;
    \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][4]\ : in STD_LOGIC;
    \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][5]\ : in STD_LOGIC;
    \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][7]\ : in STD_LOGIC;
    \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][0]\ : in STD_LOGIC;
    \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D][8]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D][8]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \MultiplexerConfigReg_DP_reg[ForceChipBiasEnable_S]_0\ : in STD_LOGIC;
    \MultiplexerConfigReg_DP_reg[DropInput4OnTransferStall_S]_0\ : in STD_LOGIC;
    \DVSAERConfigReg_DP_reg[ExternalAERControl_S]_0\ : in STD_LOGIC;
    \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][0]\ : in STD_LOGIC;
    \DVSAERConfigReg_DP_reg[AckExtensionColumn_D][0]_0\ : in STD_LOGIC;
    \DVSAERConfigReg_DP_reg[Run_S]_2\ : in STD_LOGIC;
    \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][3]\ : in STD_LOGIC;
    \DVSAERConfigReg_DP_reg[FilterPixel7Column_D][1]\ : in STD_LOGIC;
    \DVSAERConfigReg_DP_reg[FilterPixel3Column_D][1]\ : in STD_LOGIC;
    \DVSAERConfigReg_DP_reg[FilterPixel5Column_D][1]\ : in STD_LOGIC;
    \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][1]\ : in STD_LOGIC;
    \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][2]\ : in STD_LOGIC;
    \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][4]\ : in STD_LOGIC;
    \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][5]\ : in STD_LOGIC;
    \DVSAERConfigReg_DP_reg[FilterPixel7Column_D][5]\ : in STD_LOGIC;
    \DVSAERConfigReg_DP_reg[FilterPixel5Column_D][5]\ : in STD_LOGIC;
    \DVSAERConfigReg_DP_reg[FilterPixel3Column_D][5]\ : in STD_LOGIC;
    \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][6]\ : in STD_LOGIC;
    \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][7]_0\ : in STD_LOGIC;
    \DVSAERConfigReg_DP_reg[FilterPixel6Column_D][8]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_DP_reg[FilterPixel7Column_D][8]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_DP_reg[FilterPixel4Column_D][8]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_DP_reg[FilterPixel3Column_D][8]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_DP_reg[FilterPixel5Column_D][8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_DP_reg[FilterPixel2Column_D][8]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \MultiplexerConfigReg_DP_reg[Run_S]_0\ : in STD_LOGIC;
    \MultiplexerConfigReg_DP_reg[TimestampRun_S]_0\ : in STD_LOGIC;
    \MultiplexerConfigReg_DP_reg[TimestampReset_S]_0\ : in STD_LOGIC;
    \MultiplexerConfigReg_DP_reg[ForceChipBiasEnable_S]_1\ : in STD_LOGIC;
    \MultiplexerConfigReg_DP_reg[DropInput1OnTransferStall_S]_0\ : in STD_LOGIC;
    \MultiplexerConfigReg_DP_reg[DropInput2OnTransferStall_S]_0\ : in STD_LOGIC;
    \MultiplexerConfigReg_DP_reg[DropInput3OnTransferStall_S]_0\ : in STD_LOGIC;
    \MultiplexerConfigReg_DP_reg[DropInput4OnTransferStall_S]_1\ : in STD_LOGIC;
    \DVSAERConfigReg_DP_reg[WaitOnTransferStall_S]_0\ : in STD_LOGIC;
    \DVSAERConfigReg_DP_reg[FilterRowOnlyEvents_S]_0\ : in STD_LOGIC;
    \DVSAERConfigReg_DP_reg[ExternalAERControl_S]_1\ : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \SyncSignalSyncFF_S_reg_rep__8\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \SyncSignalSyncFF_S_reg_rep__5\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_SPIConfig : entity is "SPIConfig";
end brd_testAERDVSSM_0_0_SPIConfig;

architecture STRUCTURE of brd_testAERDVSSM_0_0_SPIConfig is
  signal ConfigLatchInput_S : STD_LOGIC;
  signal ConfigModuleAddress_D : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal ConfigParamAddress_D : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \DVSAERConfigReg_DP[AckDelayRow_D][3]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[FilterPixel0Row_D][7]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[FilterPixel1Column_D][8]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[FilterPixel1Column_D][8]_i_3_n_0\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[FilterPixel2Column_D][8]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[FilterPixel2Row_D][7]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[FilterPixel3Column_D][8]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[FilterROIStartColumn_D][8]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[FilterROIStartRow_D][7]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[FilterROIStartRow_D][7]_i_3_n_0\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[FilterRowOnlyEvents_S]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[Run_S]_i_2_n_0\ : STD_LOGIC;
  signal \^dvsaerconfigreg_dp_reg[filterpixel0column_d][8]_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \^dvsaerconfigreg_dp_reg[run_s]\ : STD_LOGIC;
  signal \^dvsaerconfigreg_dp_reg[run_s]_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[0]_i_10_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[0]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[0]_i_3_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[0]_i_4_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[0]_i_7_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[0]_i_8_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[0]_i_9_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[10]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[11]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[12]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[13]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[14]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[15]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[16]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[17]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[18]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[19]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[1]_i_11_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[1]_i_12_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[1]_i_14_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[1]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[1]_i_3_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[1]_i_4_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[1]_i_5_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[20]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[21]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[22]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[23]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[24]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[25]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[26]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[27]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[28]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[29]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[2]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[2]_i_3_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[2]_i_5_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[2]_i_7_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[30]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[31]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[31]_i_3_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[31]_i_4_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[3]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[3]_i_3_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[3]_i_6_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[3]_i_7_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[4]_i_11_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[4]_i_13_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[4]_i_3_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[4]_i_5_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[4]_i_6_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[5]_i_11_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[5]_i_13_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[5]_i_3_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[5]_i_4_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[5]_i_5_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[5]_i_6_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[6]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[6]_i_3_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[6]_i_4_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[6]_i_6_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[6]_i_8_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[7]_i_11_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[7]_i_13_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[7]_i_3_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[7]_i_5_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[7]_i_6_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[8]_i_10_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[8]_i_11_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[8]_i_3_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[8]_i_4_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[8]_i_5_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[8]_i_6_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[8]_i_7_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[8]_i_8_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[8]_i_9_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP[9]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP_reg[5]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \DVSAEROutput_DP_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal LatchInputReg_SN : STD_LOGIC;
  signal \MultiplexerConfigReg_DP[DropInput1OnTransferStall_S]_i_2_n_0\ : STD_LOGIC;
  signal \MultiplexerConfigReg_DP[DropInput3OnTransferStall_S]_i_2_n_0\ : STD_LOGIC;
  signal \MultiplexerConfigReg_DP[DropInput4OnTransferStall_S]_i_2_n_0\ : STD_LOGIC;
  signal \MultiplexerConfigReg_DP[Run_S]_i_2_n_0\ : STD_LOGIC;
  signal \MultiplexerConfigReg_DP[TimestampRun_S]_i_2_n_0\ : STD_LOGIC;
  signal \MultiplexerConfigReg_DP[TimestampRun_S]_i_3_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[0]_i_2_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[0]_i_3_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[0]_i_4_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[0]_i_7_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[10]_i_2_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[10]_i_3_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[11]_i_2_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[11]_i_3_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[12]_i_2_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[12]_i_3_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[13]_i_2_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[14]_i_2_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[14]_i_3_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[15]_i_2_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[15]_i_3_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[15]_i_4_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[15]_i_5_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[16]_i_2_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[17]_i_2_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[17]_i_3_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[18]_i_2_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[18]_i_3_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[19]_i_2_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[1]_i_2_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[1]_i_3_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[20]_i_2_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[20]_i_3_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[21]_i_2_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[21]_i_3_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[22]_i_2_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[23]_i_2_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[23]_i_3_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[24]_i_2_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[24]_i_3_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[25]_i_2_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[25]_i_3_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[25]_i_4_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[25]_i_5_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[26]_i_2_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[26]_i_3_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[27]_i_2_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[27]_i_3_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[28]_i_2_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[28]_i_3_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[29]_i_2_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[29]_i_3_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[2]_i_2_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[2]_i_3_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[30]_i_2_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[30]_i_3_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[30]_i_4_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[31]_i_2_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[31]_i_3_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[31]_i_4_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[3]_i_2_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[3]_i_3_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[4]_i_2_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[4]_i_3_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[5]_i_2_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[5]_i_3_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[6]_i_2_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[6]_i_3_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[7]_i_2_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[7]_i_3_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[7]_i_4_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[8]_i_2_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[8]_i_3_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[9]_i_2_n_0\ : STD_LOGIC;
  signal \MultiplexerOutput_DP[9]_i_3_n_0\ : STD_LOGIC;
  signal ParamAddressReg_DN : STD_LOGIC;
  signal ParamOutput_DP : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \ParamOutput_DP[0]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[10]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[11]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[12]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[13]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[14]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[15]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[16]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[17]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[18]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[19]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[1]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[20]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[21]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[22]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[23]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[24]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[25]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[26]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[27]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[28]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[29]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[2]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[30]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[31]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[31]_i_2_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[3]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[4]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[5]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[6]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[7]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[8]_i_1_n_0\ : STD_LOGIC;
  signal \ParamOutput_DP[9]_i_1_n_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ReadOperationReg_SN : STD_LOGIC;
  signal ReadOperationReg_SP : STD_LOGIC;
  signal \^spiclockedgedetectorreg_s\ : STD_LOGIC;
  signal SPIMISOReg_DZ : STD_LOGIC;
  signal \^spimisoreg_dz0\ : STD_LOGIC;
  signal SPISlaveSelectEdgeDetectorReg_S : STD_LOGIC;
  signal ShiftReg_DN : STD_LOGIC_VECTOR ( 0 to 0 );
  signal State_DP : STD_LOGIC_VECTOR ( 1 to 1 );
  signal data2 : STD_LOGIC_VECTOR ( 1 to 1 );
  signal data3 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal spiBitCounter_n_1 : STD_LOGIC;
  signal spiBitCounter_n_4 : STD_LOGIC;
  signal spiBitCounter_n_5 : STD_LOGIC;
  signal spiBitCounter_n_6 : STD_LOGIC;
  signal spiBitCounter_n_7 : STD_LOGIC;
  signal spiOutputShiftRegister_n_1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DVSAERConfigReg_DP[AckDelayColumn_D][3]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \DVSAERConfigReg_DP[AckDelayRow_D][3]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \DVSAERConfigReg_DP[AckDelayRow_D][3]_i_2\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \DVSAERConfigReg_DP[AckExtensionColumn_D][3]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \DVSAERConfigReg_DP[AckExtensionRow_D][3]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \DVSAERConfigReg_DP[FilterPixel0Row_D][7]_i_2\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \DVSAERConfigReg_DP[FilterPixel1Column_D][8]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \DVSAERConfigReg_DP[FilterPixel1Column_D][8]_i_2\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \DVSAERConfigReg_DP[FilterPixel2Column_D][8]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \DVSAERConfigReg_DP[FilterPixel2Column_D][8]_i_2\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \DVSAERConfigReg_DP[FilterPixel2Row_D][7]_i_2\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \DVSAERConfigReg_DP[FilterPixel3Column_D][8]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \DVSAERConfigReg_DP[FilterPixel3Column_D][8]_i_2\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \DVSAERConfigReg_DP[FilterPixel7Column_D][8]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \DVSAERConfigReg_DP[FilterROIStartRow_D][7]_i_3\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \DVSAERConfigReg_DP[FilterRowOnlyEvents_S]_i_2\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \DVSAERConfigReg_DP[Run_S]_i_2\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \DVSAEROutput_DP[0]_i_7\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \DVSAEROutput_DP[14]_i_2\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \DVSAEROutput_DP[1]_i_2\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \DVSAEROutput_DP[1]_i_3\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \DVSAEROutput_DP[2]_i_2\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \DVSAEROutput_DP[31]_i_2\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \DVSAEROutput_DP[3]_i_2\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \DVSAEROutput_DP[6]_i_2\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \MultiplexerConfigReg_DP[DropInput3OnTransferStall_S]_i_2\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \MultiplexerConfigReg_DP[DropInput4OnTransferStall_S]_i_2\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \MultiplexerConfigReg_DP[Run_S]_i_2\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \MultiplexerConfigReg_DP[TimestampRun_S]_i_2\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \MultiplexerOutput_DP[15]_i_3\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \MultiplexerOutput_DP[25]_i_4\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \MultiplexerOutput_DP[30]_i_3\ : label is "soft_lutpair55";
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \ParamAddressReg_DP_reg[0]\ : label is "ParamAddressReg_DP_reg[0]";
  attribute ORIG_CELL_NAME of \ParamAddressReg_DP_reg[0]_rep\ : label is "ParamAddressReg_DP_reg[0]";
  attribute ORIG_CELL_NAME of \ParamAddressReg_DP_reg[1]\ : label is "ParamAddressReg_DP_reg[1]";
  attribute ORIG_CELL_NAME of \ParamAddressReg_DP_reg[1]_rep\ : label is "ParamAddressReg_DP_reg[1]";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \State_DP_reg[0]\ : label is "stinput:01,stinputlatch:10,stidle:00,stoutput:11";
  attribute FSM_ENCODED_STATES of \State_DP_reg[1]\ : label is "stinput:01,stinputlatch:10,stidle:00,stoutput:11";
begin
  \DVSAERConfigReg_DP_reg[FilterPixel0Column_D][8]_0\(8 downto 0) <= \^dvsaerconfigreg_dp_reg[filterpixel0column_d][8]_0\(8 downto 0);
  \DVSAERConfigReg_DP_reg[Run_S]\ <= \^dvsaerconfigreg_dp_reg[run_s]\;
  \DVSAERConfigReg_DP_reg[Run_S]_0\ <= \^dvsaerconfigreg_dp_reg[run_s]_0\;
  Q(4 downto 0) <= \^q\(4 downto 0);
  SPIClockEdgeDetectorReg_S <= \^spiclockedgedetectorreg_s\;
  SPIMISOReg_DZ0 <= \^spimisoreg_dz0\;
\DVSAERConfigReg_DP[AckDelayColumn_D][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      I1 => \^dvsaerconfigreg_dp_reg[run_s]\,
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \DVSAERConfigReg_DP[AckDelayRow_D][3]_i_2_n_0\,
      O => \DVSAERConfigReg_DP_reg[AckDelayColumn_D][3]\(0)
    );
\DVSAERConfigReg_DP[AckDelayRow_D][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \DVSAERConfigReg_DP[AckDelayRow_D][3]_i_2_n_0\,
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      I4 => \^dvsaerconfigreg_dp_reg[run_s]\,
      O => E(0)
    );
\DVSAERConfigReg_DP[AckDelayRow_D][3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^q\(4),
      I1 => \DVSAERConfigReg_DP[FilterPixel1Column_D][8]_i_2_n_0\,
      I2 => ConfigParamAddress_D(5),
      I3 => ConfigParamAddress_D(7),
      I4 => ConfigParamAddress_D(6),
      O => \DVSAERConfigReg_DP[AckDelayRow_D][3]_i_2_n_0\
    );
\DVSAERConfigReg_DP[AckExtensionColumn_D][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      I3 => \^dvsaerconfigreg_dp_reg[run_s]\,
      I4 => \DVSAERConfigReg_DP[AckDelayRow_D][3]_i_2_n_0\,
      O => \DVSAERConfigReg_DP_reg[AckExtensionColumn_D][0]\(0)
    );
\DVSAERConfigReg_DP[AckExtensionRow_D][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000400"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      I3 => \^dvsaerconfigreg_dp_reg[run_s]\,
      I4 => \DVSAERConfigReg_DP[AckDelayRow_D][3]_i_2_n_0\,
      O => \DVSAERConfigReg_DP_reg[AckExtensionRow_D][0]\(0)
    );
\DVSAERConfigReg_DP[ExternalAERControl_S]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => \^dvsaerconfigreg_dp_reg[filterpixel0column_d][8]_0\(0),
      I1 => \DVSAERConfigReg_DP[AckDelayRow_D][3]_i_2_n_0\,
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \MultiplexerConfigReg_DP[DropInput3OnTransferStall_S]_i_2_n_0\,
      I5 => \DVSAERConfigReg_DP_reg[ExternalAERControl_S]_1\,
      O => \DVSAERConfigReg_DP_reg[ExternalAERControl_S]\
    );
\DVSAERConfigReg_DP[FilterPixel0Column_D][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004000"
    )
        port map (
      I0 => \^dvsaerconfigreg_dp_reg[run_s]\,
      I1 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(4),
      I5 => \DVSAERConfigReg_DP[FilterPixel0Row_D][7]_i_2_n_0\,
      O => \DVSAERConfigReg_DP_reg[FilterPixel0Column_D][8]\(0)
    );
\DVSAERConfigReg_DP[FilterPixel0Row_D][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \DVSAERConfigReg_DP[FilterPixel0Row_D][7]_i_2_n_0\,
      I1 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      I2 => \^dvsaerconfigreg_dp_reg[run_s]\,
      I3 => \^q\(4),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \DVSAERConfigReg_DP_reg[FilterPixel0Row_D][0]\(0)
    );
\DVSAERConfigReg_DP[FilterPixel0Row_D][7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ConfigParamAddress_D(6),
      I1 => ConfigParamAddress_D(7),
      I2 => ConfigParamAddress_D(5),
      I3 => \DVSAERConfigReg_DP[FilterPixel1Column_D][8]_i_2_n_0\,
      O => \DVSAERConfigReg_DP[FilterPixel0Row_D][7]_i_2_n_0\
    );
\DVSAERConfigReg_DP[FilterPixel1Column_D][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00400000"
    )
        port map (
      I0 => \DVSAERConfigReg_DP[FilterPixel1Column_D][8]_i_2_n_0\,
      I1 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      I2 => \^dvsaerconfigreg_dp_reg[run_s]\,
      I3 => \MultiplexerOutput_DP[31]_i_2_n_0\,
      I4 => \MultiplexerOutput_DP[15]_i_5_n_0\,
      O => \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][8]\(0)
    );
\DVSAERConfigReg_DP[FilterPixel1Column_D][8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBFF"
    )
        port map (
      I0 => ConfigModuleAddress_D(4),
      I1 => ConfigLatchInput_S,
      I2 => \DVSAERConfigReg_DP[FilterPixel1Column_D][8]_i_3_n_0\,
      I3 => ConfigModuleAddress_D(0),
      O => \DVSAERConfigReg_DP[FilterPixel1Column_D][8]_i_2_n_0\
    );
\DVSAERConfigReg_DP[FilterPixel1Column_D][8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => ConfigModuleAddress_D(5),
      I1 => ConfigModuleAddress_D(6),
      I2 => ConfigModuleAddress_D(1),
      I3 => ConfigModuleAddress_D(2),
      I4 => ConfigModuleAddress_D(3),
      O => \DVSAERConfigReg_DP[FilterPixel1Column_D][8]_i_3_n_0\
    );
\DVSAERConfigReg_DP[FilterPixel1Row_D][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => \^dvsaerconfigreg_dp_reg[run_s]\,
      I1 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^q\(4),
      I5 => \DVSAERConfigReg_DP[FilterPixel0Row_D][7]_i_2_n_0\,
      O => \DVSAERConfigReg_DP_reg[FilterPixel1Row_D][0]\(0)
    );
\DVSAERConfigReg_DP[FilterPixel2Column_D][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \DVSAERConfigReg_DP[FilterPixel2Column_D][8]_i_2_n_0\,
      I1 => ConfigParamAddress_D(5),
      I2 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      I3 => ConfigParamAddress_D(6),
      I4 => ConfigParamAddress_D(7),
      O => \DVSAERConfigReg_DP_reg[FilterPixel2Column_D][8]\(0)
    );
\DVSAERConfigReg_DP[FilterPixel2Column_D][8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => \DVSAERConfigReg_DP[FilterPixel1Column_D][8]_i_2_n_0\,
      I1 => \^q\(3),
      I2 => \^q\(4),
      I3 => \^dvsaerconfigreg_dp_reg[run_s]\,
      I4 => \^q\(2),
      O => \DVSAERConfigReg_DP[FilterPixel2Column_D][8]_i_2_n_0\
    );
\DVSAERConfigReg_DP[FilterPixel2Row_D][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \DVSAERConfigReg_DP[FilterPixel2Row_D][7]_i_2_n_0\,
      I1 => \^q\(4),
      I2 => \^q\(3),
      I3 => \DVSAERConfigReg_DP[FilterPixel1Column_D][8]_i_2_n_0\,
      I4 => \MultiplexerOutput_DP[31]_i_2_n_0\,
      I5 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      O => \DVSAERConfigReg_DP_reg[FilterPixel2Row_D][7]\(0)
    );
\DVSAERConfigReg_DP[FilterPixel2Row_D][7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^dvsaerconfigreg_dp_reg[run_s]\,
      I1 => \^q\(2),
      O => \DVSAERConfigReg_DP[FilterPixel2Row_D][7]_i_2_n_0\
    );
\DVSAERConfigReg_DP[FilterPixel3Column_D][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000200"
    )
        port map (
      I0 => \DVSAERConfigReg_DP[FilterPixel3Column_D][8]_i_2_n_0\,
      I1 => \MultiplexerOutput_DP[31]_i_2_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \^q\(3),
      O => \DVSAERConfigReg_DP_reg[FilterPixel3Column_D][8]\(0)
    );
\DVSAERConfigReg_DP[FilterPixel3Column_D][8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^dvsaerconfigreg_dp_reg[run_s]\,
      I1 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      I2 => \DVSAERConfigReg_DP[FilterPixel1Column_D][8]_i_2_n_0\,
      O => \DVSAERConfigReg_DP[FilterPixel3Column_D][8]_i_2_n_0\
    );
\DVSAERConfigReg_DP[FilterPixel3Row_D][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000100000"
    )
        port map (
      I0 => \DVSAERConfigReg_DP[FilterPixel0Row_D][7]_i_2_n_0\,
      I1 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      I2 => \^dvsaerconfigreg_dp_reg[run_s]\,
      I3 => \^q\(3),
      I4 => \^q\(4),
      I5 => \^q\(2),
      O => \DVSAERConfigReg_DP_reg[FilterPixel3Row_D][7]\(0)
    );
\DVSAERConfigReg_DP[FilterPixel4Column_D][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \DVSAERConfigReg_DP[FilterPixel0Row_D][7]_i_2_n_0\,
      I1 => \^dvsaerconfigreg_dp_reg[run_s]\,
      I2 => \^q\(2),
      I3 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      I4 => \^q\(3),
      I5 => \^q\(4),
      O => \DVSAERConfigReg_DP_reg[FilterPixel4Column_D][8]\(0)
    );
\DVSAERConfigReg_DP[FilterPixel4Row_D][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000040000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      I3 => \^dvsaerconfigreg_dp_reg[run_s]\,
      I4 => \^q\(4),
      I5 => \DVSAERConfigReg_DP[FilterPixel0Row_D][7]_i_2_n_0\,
      O => \DVSAERConfigReg_DP_reg[FilterPixel4Row_D][7]\(0)
    );
\DVSAERConfigReg_DP[FilterPixel5Column_D][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      I3 => \^dvsaerconfigreg_dp_reg[run_s]\,
      I4 => \^q\(4),
      I5 => \DVSAERConfigReg_DP[FilterPixel0Row_D][7]_i_2_n_0\,
      O => \DVSAERConfigReg_DP_reg[FilterPixel5Column_D][0]\(0)
    );
\DVSAERConfigReg_DP[FilterPixel5Row_D][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      I3 => \^dvsaerconfigreg_dp_reg[run_s]\,
      I4 => \^q\(4),
      I5 => \DVSAERConfigReg_DP[FilterPixel0Row_D][7]_i_2_n_0\,
      O => \DVSAERConfigReg_DP_reg[FilterPixel5Row_D][0]\(0)
    );
\DVSAERConfigReg_DP[FilterPixel6Column_D][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => \DVSAERConfigReg_DP[FilterPixel0Row_D][7]_i_2_n_0\,
      I1 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      I2 => \^dvsaerconfigreg_dp_reg[run_s]\,
      I3 => \^q\(4),
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => \DVSAERConfigReg_DP_reg[FilterPixel6Column_D][8]\(0)
    );
\DVSAERConfigReg_DP[FilterPixel6Row_D][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000000"
    )
        port map (
      I0 => \DVSAERConfigReg_DP[FilterPixel0Row_D][7]_i_2_n_0\,
      I1 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      I2 => \^dvsaerconfigreg_dp_reg[run_s]\,
      I3 => \^q\(3),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \DVSAERConfigReg_DP_reg[FilterPixel6Row_D][7]\(0)
    );
\DVSAERConfigReg_DP[FilterPixel7Column_D][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => \DVSAERConfigReg_DP[FilterPixel3Column_D][8]_i_2_n_0\,
      I1 => \^q\(4),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \MultiplexerOutput_DP[31]_i_2_n_0\,
      O => \DVSAERConfigReg_DP_reg[FilterPixel7Column_D][8]\(0)
    );
\DVSAERConfigReg_DP[FilterPixel7Row_D][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => \DVSAERConfigReg_DP[FilterPixel0Row_D][7]_i_2_n_0\,
      I1 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      I2 => \^dvsaerconfigreg_dp_reg[run_s]\,
      I3 => \^q\(3),
      I4 => \^q\(2),
      I5 => \^q\(4),
      O => \DVSAERConfigReg_DP_reg[FilterPixel7Row_D][7]\(0)
    );
\DVSAERConfigReg_DP[FilterROIEndColumn_D][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => \DVSAERConfigReg_DP[FilterROIStartRow_D][7]_i_2_n_0\,
      I1 => \^q\(4),
      I2 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      I3 => \^q\(2),
      I4 => \^dvsaerconfigreg_dp_reg[run_s]\,
      I5 => \DVSAERConfigReg_DP[FilterROIStartRow_D][7]_i_3_n_0\,
      O => \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D][8]\(0)
    );
\DVSAERConfigReg_DP[FilterROIEndRow_D][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \DVSAERConfigReg_DP[FilterPixel3Column_D][8]_i_2_n_0\,
      I1 => \^q\(2),
      I2 => ConfigParamAddress_D(5),
      I3 => \DVSAERConfigReg_DP[FilterROIStartRow_D][7]_i_3_n_0\,
      I4 => \^q\(4),
      I5 => \^q\(3),
      O => \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][7]\(0)
    );
\DVSAERConfigReg_DP[FilterROIStartColumn_D][8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \DVSAERConfigReg_DP[FilterROIStartColumn_D][8]_i_2_n_0\,
      I1 => ConfigParamAddress_D(5),
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      I5 => \DVSAERConfigReg_DP[FilterPixel1Column_D][8]_i_2_n_0\,
      O => \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D][8]\(0)
    );
\DVSAERConfigReg_DP[FilterROIStartColumn_D][8]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^dvsaerconfigreg_dp_reg[run_s]\,
      I1 => ConfigParamAddress_D(6),
      I2 => ConfigParamAddress_D(7),
      I3 => \^q\(4),
      O => \DVSAERConfigReg_DP[FilterROIStartColumn_D][8]_i_2_n_0\
    );
\DVSAERConfigReg_DP[FilterROIStartRow_D][7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0002000000000000"
    )
        port map (
      I0 => \DVSAERConfigReg_DP[FilterROIStartRow_D][7]_i_2_n_0\,
      I1 => \^dvsaerconfigreg_dp_reg[run_s]\,
      I2 => \DVSAERConfigReg_DP[FilterROIStartRow_D][7]_i_3_n_0\,
      I3 => \^q\(4),
      I4 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      I5 => \^q\(2),
      O => \DVSAERConfigReg_DP_reg[FilterROIStartRow_D][7]\(0)
    );
\DVSAERConfigReg_DP[FilterROIStartRow_D][7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(3),
      I1 => ConfigParamAddress_D(5),
      I2 => \DVSAERConfigReg_DP[FilterPixel1Column_D][8]_i_2_n_0\,
      O => \DVSAERConfigReg_DP[FilterROIStartRow_D][7]_i_2_n_0\
    );
\DVSAERConfigReg_DP[FilterROIStartRow_D][7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ConfigParamAddress_D(6),
      I1 => ConfigParamAddress_D(7),
      O => \DVSAERConfigReg_DP[FilterROIStartRow_D][7]_i_3_n_0\
    );
\DVSAERConfigReg_DP[FilterRowOnlyEvents_S]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => \^dvsaerconfigreg_dp_reg[filterpixel0column_d][8]_0\(0),
      I1 => \^dvsaerconfigreg_dp_reg[run_s]\,
      I2 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      I3 => \DVSAERConfigReg_DP[FilterRowOnlyEvents_S]_i_2_n_0\,
      I4 => \DVSAERConfigReg_DP[AckDelayRow_D][3]_i_2_n_0\,
      I5 => \DVSAERConfigReg_DP_reg[FilterRowOnlyEvents_S]_0\,
      O => \DVSAERConfigReg_DP_reg[FilterRowOnlyEvents_S]\
    );
\DVSAERConfigReg_DP[FilterRowOnlyEvents_S]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      O => \DVSAERConfigReg_DP[FilterRowOnlyEvents_S]_i_2_n_0\
    );
\DVSAERConfigReg_DP[Run_S]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBFFF00008000"
    )
        port map (
      I0 => \^dvsaerconfigreg_dp_reg[filterpixel0column_d][8]_0\(0),
      I1 => \DVSAERConfigReg_DP[Run_S]_i_2_n_0\,
      I2 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      I3 => \^dvsaerconfigreg_dp_reg[run_s]\,
      I4 => \DVSAERConfigReg_DP[AckDelayRow_D][3]_i_2_n_0\,
      I5 => \DVSAERConfigReg_DP_reg[Run_S]_2\,
      O => \DVSAERConfigReg_DP_reg[Run_S]_1\
    );
\DVSAERConfigReg_DP[Run_S]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => \DVSAERConfigReg_DP[Run_S]_i_2_n_0\
    );
\DVSAERConfigReg_DP[WaitOnTransferStall_S]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEF00000020"
    )
        port map (
      I0 => \^dvsaerconfigreg_dp_reg[filterpixel0column_d][8]_0\(0),
      I1 => \MultiplexerOutput_DP[25]_i_4_n_0\,
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \DVSAERConfigReg_DP[AckDelayRow_D][3]_i_2_n_0\,
      I5 => \DVSAERConfigReg_DP_reg[WaitOnTransferStall_S]_0\,
      O => \DVSAERConfigReg_DP_reg[WaitOnTransferStall_S]\
    );
\DVSAEROutput_DP[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D0D0D0D0D0D0D0FF"
    )
        port map (
      I0 => \DVSAEROutput_DP[0]_i_2_n_0\,
      I1 => \DVSAEROutput_DP[0]_i_3_n_0\,
      I2 => \DVSAEROutput_DP[31]_i_2_n_0\,
      I3 => \DVSAEROutput_DP[0]_i_4_n_0\,
      I4 => \ParamAddressReg_DP_reg[4]_0\,
      I5 => \MultiplexerOutput_DP[31]_i_2_n_0\,
      O => \DVSAEROutput_DP_reg[31]\(0)
    );
\DVSAEROutput_DP[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AABAAAAAAABAAABA"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(2),
      I2 => \^dvsaerconfigreg_dp_reg[run_s]\,
      I3 => \^q\(3),
      I4 => \DVSAERConfigReg_DP_reg[Run_S]_2\,
      I5 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      O => \DVSAEROutput_DP[0]_i_10_n_0\
    );
\DVSAEROutput_DP[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEFEEFFFFEFFFFF"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^dvsaerconfigreg_dp_reg[run_s]\,
      I3 => \^q\(2),
      I4 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      I5 => \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][0]\,
      O => \DVSAEROutput_DP[0]_i_2_n_0\
    );
\DVSAEROutput_DP[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB8888888B88888"
    )
        port map (
      I0 => \DVSAEROutput_DP[0]_i_7_n_0\,
      I1 => \^q\(4),
      I2 => \DVSAEROutput_DP[0]_i_8_n_0\,
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => \DVSAEROutput_DP[0]_i_9_n_0\,
      O => \DVSAEROutput_DP[0]_i_3_n_0\
    );
\DVSAEROutput_DP[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0500115505551155"
    )
        port map (
      I0 => \DVSAEROutput_DP[0]_i_10_n_0\,
      I1 => \DVSAERConfigReg_DP_reg[ExternalAERControl_S]_0\,
      I2 => \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][0]\,
      I3 => \^q\(3),
      I4 => \^q\(2),
      I5 => \DVSAERConfigReg_DP_reg[AckExtensionColumn_D][0]_0\,
      O => \DVSAEROutput_DP[0]_i_4_n_0\
    );
\DVSAEROutput_DP[0]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      I2 => \^dvsaerconfigreg_dp_reg[run_s]\,
      I3 => \^q\(2),
      I4 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(0),
      O => \DVSAEROutput_DP[0]_i_7_n_0\
    );
\DVSAEROutput_DP[0]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFA0CFCF"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(32),
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(0),
      I2 => \^dvsaerconfigreg_dp_reg[run_s]\,
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(32),
      I4 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      O => \DVSAEROutput_DP[0]_i_8_n_0\
    );
\DVSAEROutput_DP[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(32),
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(0),
      I2 => \^dvsaerconfigreg_dp_reg[run_s]\,
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(32),
      I4 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      I5 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(0),
      O => \DVSAEROutput_DP[0]_i_9_n_0\
    );
\DVSAEROutput_DP[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA20AAAAAA20AA20"
    )
        port map (
      I0 => \DVSAEROutput_DP[31]_i_2_n_0\,
      I1 => \MultiplexerOutput_DP[15]_i_3_n_0\,
      I2 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(10),
      I3 => \DVSAEROutput_DP[10]_i_2_n_0\,
      I4 => \DVSAEROutput_DP[31]_i_3_n_0\,
      I5 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(10),
      O => \DVSAEROutput_DP_reg[31]\(10)
    );
\DVSAEROutput_DP[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008A0080"
    )
        port map (
      I0 => \MultiplexerOutput_DP[15]_i_5_n_0\,
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(10),
      I2 => \^dvsaerconfigreg_dp_reg[run_s]\,
      I3 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      I4 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(10),
      O => \DVSAEROutput_DP[10]_i_2_n_0\
    );
\DVSAEROutput_DP[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20AA2020AAAAAAAA"
    )
        port map (
      I0 => \DVSAEROutput_DP[31]_i_2_n_0\,
      I1 => \DVSAEROutput_DP[31]_i_3_n_0\,
      I2 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(11),
      I3 => \MultiplexerOutput_DP[15]_i_3_n_0\,
      I4 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(11),
      I5 => \DVSAEROutput_DP[11]_i_2_n_0\,
      O => \DVSAEROutput_DP_reg[31]\(11)
    );
\DVSAEROutput_DP[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F7FFFF"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(11),
      I1 => \^dvsaerconfigreg_dp_reg[run_s]\,
      I2 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(11),
      I4 => \MultiplexerOutput_DP[15]_i_5_n_0\,
      O => \DVSAEROutput_DP[11]_i_2_n_0\
    );
\DVSAEROutput_DP[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA20AAAAAA20AA20"
    )
        port map (
      I0 => \DVSAEROutput_DP[31]_i_2_n_0\,
      I1 => \MultiplexerOutput_DP[15]_i_3_n_0\,
      I2 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(12),
      I3 => \DVSAEROutput_DP[12]_i_2_n_0\,
      I4 => \DVSAEROutput_DP[31]_i_3_n_0\,
      I5 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(12),
      O => \DVSAEROutput_DP_reg[31]\(12)
    );
\DVSAEROutput_DP[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008A0080"
    )
        port map (
      I0 => \MultiplexerOutput_DP[15]_i_5_n_0\,
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(12),
      I2 => \^dvsaerconfigreg_dp_reg[run_s]\,
      I3 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      I4 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(12),
      O => \DVSAEROutput_DP[12]_i_2_n_0\
    );
\DVSAEROutput_DP[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20AA2020AAAAAAAA"
    )
        port map (
      I0 => \DVSAEROutput_DP[31]_i_2_n_0\,
      I1 => \MultiplexerOutput_DP[15]_i_3_n_0\,
      I2 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(13),
      I3 => \DVSAEROutput_DP[31]_i_3_n_0\,
      I4 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(13),
      I5 => \DVSAEROutput_DP[13]_i_2_n_0\,
      O => \DVSAEROutput_DP_reg[31]\(13)
    );
\DVSAEROutput_DP[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F7FFFF"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(13),
      I1 => \^dvsaerconfigreg_dp_reg[run_s]\,
      I2 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(13),
      I4 => \MultiplexerOutput_DP[15]_i_5_n_0\,
      O => \DVSAEROutput_DP[13]_i_2_n_0\
    );
\DVSAEROutput_DP[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20AA2020AAAAAAAA"
    )
        port map (
      I0 => \DVSAEROutput_DP[31]_i_2_n_0\,
      I1 => \MultiplexerOutput_DP[15]_i_3_n_0\,
      I2 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(14),
      I3 => \DVSAEROutput_DP[31]_i_3_n_0\,
      I4 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(14),
      I5 => \DVSAEROutput_DP[14]_i_2_n_0\,
      O => \DVSAEROutput_DP_reg[31]\(14)
    );
\DVSAEROutput_DP[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F7FFFF"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(14),
      I1 => \^dvsaerconfigreg_dp_reg[run_s]\,
      I2 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(14),
      I4 => \MultiplexerOutput_DP[15]_i_5_n_0\,
      O => \DVSAEROutput_DP[14]_i_2_n_0\
    );
\DVSAEROutput_DP[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20AA2020AAAAAAAA"
    )
        port map (
      I0 => \DVSAEROutput_DP[31]_i_2_n_0\,
      I1 => \DVSAEROutput_DP[31]_i_3_n_0\,
      I2 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(15),
      I3 => \MultiplexerOutput_DP[15]_i_3_n_0\,
      I4 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(15),
      I5 => \DVSAEROutput_DP[15]_i_2_n_0\,
      O => \DVSAEROutput_DP_reg[31]\(15)
    );
\DVSAEROutput_DP[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F7FFFF"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(15),
      I1 => \^dvsaerconfigreg_dp_reg[run_s]\,
      I2 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(15),
      I4 => \MultiplexerOutput_DP[15]_i_5_n_0\,
      O => \DVSAEROutput_DP[15]_i_2_n_0\
    );
\DVSAEROutput_DP[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88AAAA8A888A88"
    )
        port map (
      I0 => \DVSAEROutput_DP[31]_i_2_n_0\,
      I1 => \DVSAEROutput_DP[16]_i_2_n_0\,
      I2 => \DVSAEROutput_DP[31]_i_3_n_0\,
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(16),
      I4 => \MultiplexerOutput_DP[15]_i_3_n_0\,
      I5 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(16),
      O => \DVSAEROutput_DP_reg[31]\(16)
    );
\DVSAEROutput_DP[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008A0080"
    )
        port map (
      I0 => \MultiplexerOutput_DP[15]_i_5_n_0\,
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(16),
      I2 => \^dvsaerconfigreg_dp_reg[run_s]\,
      I3 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      I4 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(16),
      O => \DVSAEROutput_DP[16]_i_2_n_0\
    );
\DVSAEROutput_DP[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88AAAA8A888A88"
    )
        port map (
      I0 => \DVSAEROutput_DP[31]_i_2_n_0\,
      I1 => \DVSAEROutput_DP[17]_i_2_n_0\,
      I2 => \MultiplexerOutput_DP[15]_i_3_n_0\,
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(17),
      I4 => \DVSAEROutput_DP[31]_i_3_n_0\,
      I5 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(17),
      O => \DVSAEROutput_DP_reg[31]\(17)
    );
\DVSAEROutput_DP[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008A0080"
    )
        port map (
      I0 => \MultiplexerOutput_DP[15]_i_5_n_0\,
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(17),
      I2 => \^dvsaerconfigreg_dp_reg[run_s]\,
      I3 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      I4 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(17),
      O => \DVSAEROutput_DP[17]_i_2_n_0\
    );
\DVSAEROutput_DP[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20AA2020AAAAAAAA"
    )
        port map (
      I0 => \DVSAEROutput_DP[31]_i_2_n_0\,
      I1 => \DVSAEROutput_DP[31]_i_3_n_0\,
      I2 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(18),
      I3 => \MultiplexerOutput_DP[15]_i_3_n_0\,
      I4 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(18),
      I5 => \DVSAEROutput_DP[18]_i_2_n_0\,
      O => \DVSAEROutput_DP_reg[31]\(18)
    );
\DVSAEROutput_DP[18]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F7FFFF"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(18),
      I1 => \^dvsaerconfigreg_dp_reg[run_s]\,
      I2 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(18),
      I4 => \MultiplexerOutput_DP[15]_i_5_n_0\,
      O => \DVSAEROutput_DP[18]_i_2_n_0\
    );
\DVSAEROutput_DP[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20AA2020AAAAAAAA"
    )
        port map (
      I0 => \DVSAEROutput_DP[31]_i_2_n_0\,
      I1 => \DVSAEROutput_DP[31]_i_3_n_0\,
      I2 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(19),
      I3 => \MultiplexerOutput_DP[15]_i_3_n_0\,
      I4 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(19),
      I5 => \DVSAEROutput_DP[19]_i_2_n_0\,
      O => \DVSAEROutput_DP_reg[31]\(19)
    );
\DVSAEROutput_DP[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F7FFFF"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(19),
      I1 => \^dvsaerconfigreg_dp_reg[run_s]\,
      I2 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(19),
      I4 => \MultiplexerOutput_DP[15]_i_5_n_0\,
      O => \DVSAEROutput_DP[19]_i_2_n_0\
    );
\DVSAEROutput_DP[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FFFE"
    )
        port map (
      I0 => \DVSAEROutput_DP[1]_i_2_n_0\,
      I1 => ConfigParamAddress_D(5),
      I2 => \DVSAEROutput_DP[1]_i_3_n_0\,
      I3 => \DVSAEROutput_DP[1]_i_4_n_0\,
      I4 => \DVSAEROutput_DP[1]_i_5_n_0\,
      O => \DVSAEROutput_DP_reg[31]\(1)
    );
\DVSAEROutput_DP[1]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"503F5F3F"
    )
        port map (
      I0 => \DVSAEROutput_DP[1]_i_12_n_0\,
      I1 => \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][1]\,
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \DVSAEROutput_DP[1]_i_14_n_0\,
      O => \DVSAEROutput_DP[1]_i_11_n_0\
    );
\DVSAEROutput_DP[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(33),
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(1),
      I2 => \^dvsaerconfigreg_dp_reg[run_s]\,
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(33),
      I4 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      I5 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(1),
      O => \DVSAEROutput_DP[1]_i_12_n_0\
    );
\DVSAEROutput_DP[1]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(33),
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(1),
      I2 => \^dvsaerconfigreg_dp_reg[run_s]\,
      I3 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      I4 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(33),
      O => \DVSAEROutput_DP[1]_i_14_n_0\
    );
\DVSAEROutput_DP[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      I3 => \^dvsaerconfigreg_dp_reg[run_s]\,
      I4 => \^q\(2),
      O => \DVSAEROutput_DP[1]_i_2_n_0\
    );
\DVSAEROutput_DP[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"50400040"
    )
        port map (
      I0 => \^q\(4),
      I1 => \DVSAERConfigReg_DP_reg[AckExtensionColumn_D][1]\,
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][1]\,
      O => \DVSAEROutput_DP[1]_i_3_n_0\
    );
\DVSAEROutput_DP[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08AA08A0080A0800"
    )
        port map (
      I0 => \^q\(4),
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel7Column_D][1]\,
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \DVSAERConfigReg_DP_reg[FilterPixel3Column_D][1]\,
      I5 => \DVSAERConfigReg_DP_reg[FilterPixel5Column_D][1]\,
      O => \DVSAEROutput_DP[1]_i_4_n_0\
    );
\DVSAEROutput_DP[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8A8A8A00"
    )
        port map (
      I0 => ConfigParamAddress_D(5),
      I1 => \MultiplexerOutput_DP[15]_i_3_n_0\,
      I2 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(1),
      I3 => \DVSAEROutput_DP[1]_i_11_n_0\,
      I4 => \^q\(4),
      I5 => \DVSAERConfigReg_DP[FilterROIStartRow_D][7]_i_3_n_0\,
      O => \DVSAEROutput_DP[1]_i_5_n_0\
    );
\DVSAEROutput_DP[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20AA2020AAAAAAAA"
    )
        port map (
      I0 => \DVSAEROutput_DP[31]_i_2_n_0\,
      I1 => \DVSAEROutput_DP[31]_i_3_n_0\,
      I2 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(20),
      I3 => \MultiplexerOutput_DP[15]_i_3_n_0\,
      I4 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(20),
      I5 => \DVSAEROutput_DP[20]_i_2_n_0\,
      O => \DVSAEROutput_DP_reg[31]\(20)
    );
\DVSAEROutput_DP[20]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F7FFFF"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(20),
      I1 => \^dvsaerconfigreg_dp_reg[run_s]\,
      I2 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(20),
      I4 => \MultiplexerOutput_DP[15]_i_5_n_0\,
      O => \DVSAEROutput_DP[20]_i_2_n_0\
    );
\DVSAEROutput_DP[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20AA2020AAAAAAAA"
    )
        port map (
      I0 => \DVSAEROutput_DP[31]_i_2_n_0\,
      I1 => \MultiplexerOutput_DP[15]_i_3_n_0\,
      I2 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(21),
      I3 => \DVSAEROutput_DP[31]_i_3_n_0\,
      I4 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(21),
      I5 => \DVSAEROutput_DP[21]_i_2_n_0\,
      O => \DVSAEROutput_DP_reg[31]\(21)
    );
\DVSAEROutput_DP[21]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F7FFFF"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(21),
      I1 => \^dvsaerconfigreg_dp_reg[run_s]\,
      I2 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(21),
      I4 => \MultiplexerOutput_DP[15]_i_5_n_0\,
      O => \DVSAEROutput_DP[21]_i_2_n_0\
    );
\DVSAEROutput_DP[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20AA2020AAAAAAAA"
    )
        port map (
      I0 => \DVSAEROutput_DP[31]_i_2_n_0\,
      I1 => \MultiplexerOutput_DP[15]_i_3_n_0\,
      I2 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(22),
      I3 => \DVSAEROutput_DP[31]_i_3_n_0\,
      I4 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(22),
      I5 => \DVSAEROutput_DP[22]_i_2_n_0\,
      O => \DVSAEROutput_DP_reg[31]\(22)
    );
\DVSAEROutput_DP[22]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F7FFFF"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(22),
      I1 => \^dvsaerconfigreg_dp_reg[run_s]\,
      I2 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(22),
      I4 => \MultiplexerOutput_DP[15]_i_5_n_0\,
      O => \DVSAEROutput_DP[22]_i_2_n_0\
    );
\DVSAEROutput_DP[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA20AAAAAA20AA20"
    )
        port map (
      I0 => \DVSAEROutput_DP[31]_i_2_n_0\,
      I1 => \DVSAEROutput_DP[31]_i_3_n_0\,
      I2 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(23),
      I3 => \DVSAEROutput_DP[23]_i_2_n_0\,
      I4 => \MultiplexerOutput_DP[15]_i_3_n_0\,
      I5 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(23),
      O => \DVSAEROutput_DP_reg[31]\(23)
    );
\DVSAEROutput_DP[23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008A0080"
    )
        port map (
      I0 => \MultiplexerOutput_DP[15]_i_5_n_0\,
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(23),
      I2 => \^dvsaerconfigreg_dp_reg[run_s]\,
      I3 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      I4 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(23),
      O => \DVSAEROutput_DP[23]_i_2_n_0\
    );
\DVSAEROutput_DP[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20AA2020AAAAAAAA"
    )
        port map (
      I0 => \DVSAEROutput_DP[31]_i_2_n_0\,
      I1 => \DVSAEROutput_DP[31]_i_3_n_0\,
      I2 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(24),
      I3 => \MultiplexerOutput_DP[15]_i_3_n_0\,
      I4 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(24),
      I5 => \DVSAEROutput_DP[24]_i_2_n_0\,
      O => \DVSAEROutput_DP_reg[31]\(24)
    );
\DVSAEROutput_DP[24]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F7FFFF"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(24),
      I1 => \^dvsaerconfigreg_dp_reg[run_s]\,
      I2 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(24),
      I4 => \MultiplexerOutput_DP[15]_i_5_n_0\,
      O => \DVSAEROutput_DP[24]_i_2_n_0\
    );
\DVSAEROutput_DP[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20AA2020AAAAAAAA"
    )
        port map (
      I0 => \DVSAEROutput_DP[31]_i_2_n_0\,
      I1 => \MultiplexerOutput_DP[15]_i_3_n_0\,
      I2 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(25),
      I3 => \DVSAEROutput_DP[31]_i_3_n_0\,
      I4 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(25),
      I5 => \DVSAEROutput_DP[25]_i_2_n_0\,
      O => \DVSAEROutput_DP_reg[31]\(25)
    );
\DVSAEROutput_DP[25]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F7FFFF"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(25),
      I1 => \^dvsaerconfigreg_dp_reg[run_s]\,
      I2 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(25),
      I4 => \MultiplexerOutput_DP[15]_i_5_n_0\,
      O => \DVSAEROutput_DP[25]_i_2_n_0\
    );
\DVSAEROutput_DP[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20AA2020AAAAAAAA"
    )
        port map (
      I0 => \DVSAEROutput_DP[31]_i_2_n_0\,
      I1 => \DVSAEROutput_DP[31]_i_3_n_0\,
      I2 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(26),
      I3 => \MultiplexerOutput_DP[15]_i_3_n_0\,
      I4 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(26),
      I5 => \DVSAEROutput_DP[26]_i_2_n_0\,
      O => \DVSAEROutput_DP_reg[31]\(26)
    );
\DVSAEROutput_DP[26]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F7FFFF"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(26),
      I1 => \^dvsaerconfigreg_dp_reg[run_s]\,
      I2 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(26),
      I4 => \MultiplexerOutput_DP[15]_i_5_n_0\,
      O => \DVSAEROutput_DP[26]_i_2_n_0\
    );
\DVSAEROutput_DP[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20AA2020AAAAAAAA"
    )
        port map (
      I0 => \DVSAEROutput_DP[31]_i_2_n_0\,
      I1 => \MultiplexerOutput_DP[15]_i_3_n_0\,
      I2 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(27),
      I3 => \DVSAEROutput_DP[31]_i_3_n_0\,
      I4 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(27),
      I5 => \DVSAEROutput_DP[27]_i_2_n_0\,
      O => \DVSAEROutput_DP_reg[31]\(27)
    );
\DVSAEROutput_DP[27]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F7FFFF"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(27),
      I1 => \^dvsaerconfigreg_dp_reg[run_s]\,
      I2 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(27),
      I4 => \MultiplexerOutput_DP[15]_i_5_n_0\,
      O => \DVSAEROutput_DP[27]_i_2_n_0\
    );
\DVSAEROutput_DP[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA20AAAAAA20AA20"
    )
        port map (
      I0 => \DVSAEROutput_DP[31]_i_2_n_0\,
      I1 => \MultiplexerOutput_DP[15]_i_3_n_0\,
      I2 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(28),
      I3 => \DVSAEROutput_DP[28]_i_2_n_0\,
      I4 => \DVSAEROutput_DP[31]_i_3_n_0\,
      I5 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(28),
      O => \DVSAEROutput_DP_reg[31]\(28)
    );
\DVSAEROutput_DP[28]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008A0080"
    )
        port map (
      I0 => \MultiplexerOutput_DP[15]_i_5_n_0\,
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(28),
      I2 => \^dvsaerconfigreg_dp_reg[run_s]\,
      I3 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      I4 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(28),
      O => \DVSAEROutput_DP[28]_i_2_n_0\
    );
\DVSAEROutput_DP[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A88AAAA8A888A88"
    )
        port map (
      I0 => \DVSAEROutput_DP[31]_i_2_n_0\,
      I1 => \DVSAEROutput_DP[29]_i_2_n_0\,
      I2 => \DVSAEROutput_DP[31]_i_3_n_0\,
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(29),
      I4 => \MultiplexerOutput_DP[15]_i_3_n_0\,
      I5 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(29),
      O => \DVSAEROutput_DP_reg[31]\(29)
    );
\DVSAEROutput_DP[29]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008A0080"
    )
        port map (
      I0 => \MultiplexerOutput_DP[15]_i_5_n_0\,
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(29),
      I2 => \^dvsaerconfigreg_dp_reg[run_s]\,
      I3 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      I4 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(29),
      O => \DVSAEROutput_DP[29]_i_2_n_0\
    );
\DVSAEROutput_DP[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"470047004700FFFF"
    )
        port map (
      I0 => \DVSAEROutput_DP[2]_i_2_n_0\,
      I1 => \^q\(4),
      I2 => \DVSAEROutput_DP[2]_i_3_n_0\,
      I3 => \DVSAEROutput_DP[31]_i_2_n_0\,
      I4 => \ParamAddressReg_DP_reg[4]_1\,
      I5 => \MultiplexerOutput_DP[31]_i_2_n_0\,
      O => \DVSAEROutput_DP_reg[31]\(2)
    );
\DVSAEROutput_DP[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      I2 => \^dvsaerconfigreg_dp_reg[run_s]\,
      I3 => \^q\(2),
      I4 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(2),
      O => \DVSAEROutput_DP[2]_i_2_n_0\
    );
\DVSAEROutput_DP[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"503F5F3F"
    )
        port map (
      I0 => \DVSAEROutput_DP[2]_i_5_n_0\,
      I1 => \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][2]\,
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \DVSAEROutput_DP[2]_i_7_n_0\,
      O => \DVSAEROutput_DP[2]_i_3_n_0\
    );
\DVSAEROutput_DP[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(34),
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(2),
      I2 => \^dvsaerconfigreg_dp_reg[run_s]\,
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(34),
      I4 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      I5 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(2),
      O => \DVSAEROutput_DP[2]_i_5_n_0\
    );
\DVSAEROutput_DP[2]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(34),
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(2),
      I2 => \^dvsaerconfigreg_dp_reg[run_s]\,
      I3 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      I4 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(34),
      O => \DVSAEROutput_DP[2]_i_7_n_0\
    );
\DVSAEROutput_DP[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20AA2020AAAAAAAA"
    )
        port map (
      I0 => \DVSAEROutput_DP[31]_i_2_n_0\,
      I1 => \MultiplexerOutput_DP[15]_i_3_n_0\,
      I2 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(30),
      I3 => \DVSAEROutput_DP[31]_i_3_n_0\,
      I4 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(30),
      I5 => \DVSAEROutput_DP[30]_i_2_n_0\,
      O => \DVSAEROutput_DP_reg[31]\(30)
    );
\DVSAEROutput_DP[30]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F7FFFF"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(30),
      I1 => \^dvsaerconfigreg_dp_reg[run_s]\,
      I2 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(30),
      I4 => \MultiplexerOutput_DP[15]_i_5_n_0\,
      O => \DVSAEROutput_DP[30]_i_2_n_0\
    );
\DVSAEROutput_DP[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA20AA2020"
    )
        port map (
      I0 => \DVSAEROutput_DP[31]_i_2_n_0\,
      I1 => \MultiplexerOutput_DP[15]_i_3_n_0\,
      I2 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(31),
      I3 => \DVSAEROutput_DP[31]_i_3_n_0\,
      I4 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(31),
      I5 => \DVSAEROutput_DP[31]_i_4_n_0\,
      O => \DVSAEROutput_DP_reg[31]\(31)
    );
\DVSAEROutput_DP[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => ConfigParamAddress_D(5),
      I1 => ConfigParamAddress_D(7),
      I2 => ConfigParamAddress_D(6),
      O => \DVSAEROutput_DP[31]_i_2_n_0\
    );
\DVSAEROutput_DP[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEFFFFF"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^dvsaerconfigreg_dp_reg[run_s]\,
      O => \DVSAEROutput_DP[31]_i_3_n_0\
    );
\DVSAEROutput_DP[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008A0080"
    )
        port map (
      I0 => \MultiplexerOutput_DP[15]_i_5_n_0\,
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(31),
      I2 => \^dvsaerconfigreg_dp_reg[run_s]\,
      I3 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      I4 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(31),
      O => \DVSAEROutput_DP[31]_i_4_n_0\
    );
\DVSAEROutput_DP[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"470047004700FFFF"
    )
        port map (
      I0 => \DVSAEROutput_DP[3]_i_2_n_0\,
      I1 => \^q\(4),
      I2 => \DVSAEROutput_DP[3]_i_3_n_0\,
      I3 => \DVSAEROutput_DP[31]_i_2_n_0\,
      I4 => \ParamAddressReg_DP_reg[4]_2\,
      I5 => \MultiplexerOutput_DP[31]_i_2_n_0\,
      O => \DVSAEROutput_DP_reg[31]\(3)
    );
\DVSAEROutput_DP[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      I2 => \^dvsaerconfigreg_dp_reg[run_s]\,
      I3 => \^q\(2),
      I4 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(3),
      O => \DVSAEROutput_DP[3]_i_2_n_0\
    );
\DVSAEROutput_DP[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"350F35FF"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][3]\,
      I1 => \DVSAEROutput_DP[3]_i_6_n_0\,
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \DVSAEROutput_DP[3]_i_7_n_0\,
      O => \DVSAEROutput_DP[3]_i_3_n_0\
    );
\DVSAEROutput_DP[3]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(35),
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(3),
      I2 => \^dvsaerconfigreg_dp_reg[run_s]\,
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(35),
      I4 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      I5 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(3),
      O => \DVSAEROutput_DP[3]_i_6_n_0\
    );
\DVSAEROutput_DP[3]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(35),
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(3),
      I2 => \^dvsaerconfigreg_dp_reg[run_s]\,
      I3 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      I4 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(35),
      O => \DVSAEROutput_DP[3]_i_7_n_0\
    );
\DVSAEROutput_DP[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100010301000100"
    )
        port map (
      I0 => \DVSAEROutput_DP_reg[4]_i_2_n_0\,
      I1 => ConfigParamAddress_D(6),
      I2 => ConfigParamAddress_D(7),
      I3 => ConfigParamAddress_D(5),
      I4 => \DVSAEROutput_DP[4]_i_3_n_0\,
      I5 => \ParamAddressReg_DP_reg[3]_0\,
      O => \DVSAEROutput_DP_reg[31]\(4)
    );
\DVSAEROutput_DP[4]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(36),
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(4),
      I2 => \^dvsaerconfigreg_dp_reg[run_s]\,
      I3 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      I4 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(36),
      O => \DVSAEROutput_DP[4]_i_11_n_0\
    );
\DVSAEROutput_DP[4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(36),
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(4),
      I2 => \^dvsaerconfigreg_dp_reg[run_s]\,
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(36),
      I4 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      I5 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(4),
      O => \DVSAEROutput_DP[4]_i_13_n_0\
    );
\DVSAEROutput_DP[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033333133333331"
    )
        port map (
      I0 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      I1 => \^q\(4),
      I2 => \^dvsaerconfigreg_dp_reg[run_s]\,
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][4]\,
      O => \DVSAEROutput_DP[4]_i_3_n_0\
    );
\DVSAEROutput_DP[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"053FF53F"
    )
        port map (
      I0 => \DVSAEROutput_DP[4]_i_11_n_0\,
      I1 => \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][4]\,
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \DVSAEROutput_DP[4]_i_13_n_0\,
      O => \DVSAEROutput_DP[4]_i_5_n_0\
    );
\DVSAEROutput_DP[4]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      I2 => \^dvsaerconfigreg_dp_reg[run_s]\,
      I3 => \^q\(2),
      I4 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(4),
      O => \DVSAEROutput_DP[4]_i_6_n_0\
    );
\DVSAEROutput_DP[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100010301000100"
    )
        port map (
      I0 => \DVSAEROutput_DP_reg[5]_i_2_n_0\,
      I1 => ConfigParamAddress_D(6),
      I2 => ConfigParamAddress_D(7),
      I3 => ConfigParamAddress_D(5),
      I4 => \DVSAEROutput_DP[5]_i_3_n_0\,
      I5 => \DVSAEROutput_DP[5]_i_4_n_0\,
      O => \DVSAEROutput_DP_reg[31]\(5)
    );
\DVSAEROutput_DP[5]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(37),
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(5),
      I2 => \^dvsaerconfigreg_dp_reg[run_s]\,
      I3 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      I4 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(37),
      O => \DVSAEROutput_DP[5]_i_11_n_0\
    );
\DVSAEROutput_DP[5]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(37),
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(5),
      I2 => \^dvsaerconfigreg_dp_reg[run_s]\,
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(37),
      I4 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      I5 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(5),
      O => \DVSAEROutput_DP[5]_i_13_n_0\
    );
\DVSAEROutput_DP[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033333133333331"
    )
        port map (
      I0 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      I1 => \^q\(4),
      I2 => \^dvsaerconfigreg_dp_reg[run_s]\,
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][5]\,
      O => \DVSAEROutput_DP[5]_i_3_n_0\
    );
\DVSAEROutput_DP[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55DDF5FF55DDF555"
    )
        port map (
      I0 => \^q\(4),
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel7Column_D][5]\,
      I2 => \DVSAERConfigReg_DP_reg[FilterPixel5Column_D][5]\,
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => \DVSAERConfigReg_DP_reg[FilterPixel3Column_D][5]\,
      O => \DVSAEROutput_DP[5]_i_4_n_0\
    );
\DVSAEROutput_DP[5]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"053FF53F"
    )
        port map (
      I0 => \DVSAEROutput_DP[5]_i_11_n_0\,
      I1 => \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][5]\,
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \DVSAEROutput_DP[5]_i_13_n_0\,
      O => \DVSAEROutput_DP[5]_i_5_n_0\
    );
\DVSAEROutput_DP[5]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      I2 => \^dvsaerconfigreg_dp_reg[run_s]\,
      I3 => \^q\(2),
      I4 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(5),
      O => \DVSAEROutput_DP[5]_i_6_n_0\
    );
\DVSAEROutput_DP[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700FFFF47004700"
    )
        port map (
      I0 => \DVSAEROutput_DP[6]_i_2_n_0\,
      I1 => \^q\(4),
      I2 => \DVSAEROutput_DP[6]_i_3_n_0\,
      I3 => \DVSAEROutput_DP[31]_i_2_n_0\,
      I4 => \DVSAEROutput_DP[6]_i_4_n_0\,
      I5 => \ParamAddressReg_DP_reg[2]_0\,
      O => \DVSAEROutput_DP_reg[31]\(6)
    );
\DVSAEROutput_DP[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      I2 => \^dvsaerconfigreg_dp_reg[run_s]\,
      I3 => \^q\(2),
      I4 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(6),
      O => \DVSAEROutput_DP[6]_i_2_n_0\
    );
\DVSAEROutput_DP[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"053FF53F"
    )
        port map (
      I0 => \DVSAEROutput_DP[6]_i_6_n_0\,
      I1 => \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][6]\,
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \DVSAEROutput_DP[6]_i_8_n_0\,
      O => \DVSAEROutput_DP[6]_i_3_n_0\
    );
\DVSAEROutput_DP[6]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAABFFFAAAABFFA"
    )
        port map (
      I0 => \MultiplexerOutput_DP[31]_i_2_n_0\,
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][6]\,
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^q\(4),
      I5 => \^dvsaerconfigreg_dp_reg[run_s]\,
      O => \DVSAEROutput_DP[6]_i_4_n_0\
    );
\DVSAEROutput_DP[6]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(38),
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(6),
      I2 => \^dvsaerconfigreg_dp_reg[run_s]\,
      I3 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      I4 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(38),
      O => \DVSAEROutput_DP[6]_i_6_n_0\
    );
\DVSAEROutput_DP[6]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(38),
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(6),
      I2 => \^dvsaerconfigreg_dp_reg[run_s]\,
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(38),
      I4 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      I5 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(6),
      O => \DVSAEROutput_DP[6]_i_8_n_0\
    );
\DVSAEROutput_DP[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0100010301000100"
    )
        port map (
      I0 => \DVSAEROutput_DP_reg[7]_i_2_n_0\,
      I1 => ConfigParamAddress_D(6),
      I2 => ConfigParamAddress_D(7),
      I3 => ConfigParamAddress_D(5),
      I4 => \DVSAEROutput_DP[7]_i_3_n_0\,
      I5 => \ParamAddressReg_DP_reg[2]_1\,
      O => \DVSAEROutput_DP_reg[31]\(7)
    );
\DVSAEROutput_DP[7]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(39),
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(7),
      I2 => \^dvsaerconfigreg_dp_reg[run_s]\,
      I3 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      I4 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(39),
      O => \DVSAEROutput_DP[7]_i_11_n_0\
    );
\DVSAEROutput_DP[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(39),
      I1 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(7),
      I2 => \^dvsaerconfigreg_dp_reg[run_s]\,
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(39),
      I4 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      I5 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(7),
      O => \DVSAEROutput_DP[7]_i_13_n_0\
    );
\DVSAEROutput_DP[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0033333133333331"
    )
        port map (
      I0 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      I1 => \^q\(4),
      I2 => \^dvsaerconfigreg_dp_reg[run_s]\,
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][7]\,
      O => \DVSAEROutput_DP[7]_i_3_n_0\
    );
\DVSAEROutput_DP[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"053FF53F"
    )
        port map (
      I0 => \DVSAEROutput_DP[7]_i_11_n_0\,
      I1 => \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][7]_0\,
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \DVSAEROutput_DP[7]_i_13_n_0\,
      O => \DVSAEROutput_DP[7]_i_5_n_0\
    );
\DVSAEROutput_DP[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      I2 => \^dvsaerconfigreg_dp_reg[run_s]\,
      I3 => \^q\(2),
      I4 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(7),
      O => \DVSAEROutput_DP[7]_i_6_n_0\
    );
\DVSAEROutput_DP[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F4F444F4F4F4F4F"
    )
        port map (
      I0 => \DVSAEROutput_DP_reg[8]_i_2_n_0\,
      I1 => \DVSAEROutput_DP[31]_i_2_n_0\,
      I2 => \DVSAEROutput_DP[8]_i_3_n_0\,
      I3 => \^q\(4),
      I4 => \DVSAEROutput_DP[8]_i_4_n_0\,
      I5 => \DVSAEROutput_DP[8]_i_5_n_0\,
      O => \DVSAEROutput_DP_reg[31]\(8)
    );
\DVSAEROutput_DP[8]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000B0000000800"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D][8]_0\(0),
      I1 => \^dvsaerconfigreg_dp_reg[run_s]\,
      I2 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D][8]_0\(0),
      O => \DVSAEROutput_DP[8]_i_10_n_0\
    );
\DVSAEROutput_DP[8]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000808800008000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(8),
      I3 => \^dvsaerconfigreg_dp_reg[run_s]\,
      I4 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      I5 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(8),
      O => \DVSAEROutput_DP[8]_i_11_n_0\
    );
\DVSAEROutput_DP[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBAAAAAAAAA"
    )
        port map (
      I0 => \MultiplexerOutput_DP[31]_i_2_n_0\,
      I1 => \^q\(4),
      I2 => \DVSAERConfigReg_DP[FilterPixel2Row_D][7]_i_2_n_0\,
      I3 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      I4 => \^q\(3),
      I5 => \DVSAEROutput_DP[8]_i_8_n_0\,
      O => \DVSAEROutput_DP[8]_i_3_n_0\
    );
\DVSAEROutput_DP[8]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000A0000C00"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterPixel5Column_D][8]\(0),
      I1 => \DVSAERConfigReg_DP_reg[FilterPixel2Column_D][8]_0\(0),
      I2 => \^dvsaerconfigreg_dp_reg[run_s]\,
      I3 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      I4 => \^q\(2),
      I5 => \^q\(3),
      O => \DVSAEROutput_DP[8]_i_4_n_0\
    );
\DVSAEROutput_DP[8]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000003F7FBFFF"
    )
        port map (
      I0 => \^dvsaerconfigreg_dp_reg[run_s]\,
      I1 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      I2 => \DVSAERConfigReg_DP[FilterRowOnlyEvents_S]_i_2_n_0\,
      I3 => \DVSAERConfigReg_DP_reg[FilterPixel6Column_D][8]_0\(0),
      I4 => \DVSAERConfigReg_DP_reg[FilterPixel7Column_D][8]_0\(0),
      I5 => \DVSAEROutput_DP[8]_i_9_n_0\,
      O => \DVSAEROutput_DP[8]_i_5_n_0\
    );
\DVSAEROutput_DP[8]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000FDFF"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(8),
      I1 => \MultiplexerConfigReg_DP[DropInput3OnTransferStall_S]_i_2_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(3),
      I4 => \DVSAEROutput_DP[8]_i_10_n_0\,
      I5 => \DVSAEROutput_DP[8]_i_11_n_0\,
      O => \DVSAEROutput_DP[8]_i_6_n_0\
    );
\DVSAEROutput_DP[8]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      I2 => \^dvsaerconfigreg_dp_reg[run_s]\,
      I3 => \^q\(2),
      I4 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(8),
      O => \DVSAEROutput_DP[8]_i_7_n_0\
    );
\DVSAEROutput_DP[8]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F7FFFFFFFFFFFFF"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][8]_0\(0),
      I1 => \^dvsaerconfigreg_dp_reg[run_s]\,
      I2 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      I3 => \DVSAERConfigReg_DP_reg[FilterPixel0Column_D][8]_1\(0),
      I4 => \^q\(3),
      I5 => \^q\(2),
      O => \DVSAEROutput_DP[8]_i_8_n_0\
    );
\DVSAEROutput_DP[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"002000C000200000"
    )
        port map (
      I0 => \DVSAERConfigReg_DP_reg[FilterPixel4Column_D][8]_0\(0),
      I1 => \^dvsaerconfigreg_dp_reg[run_s]\,
      I2 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      I3 => \^q\(3),
      I4 => \^q\(2),
      I5 => \DVSAERConfigReg_DP_reg[FilterPixel3Column_D][8]_0\(0),
      O => \DVSAEROutput_DP[8]_i_9_n_0\
    );
\DVSAEROutput_DP[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20AA2020AAAAAAAA"
    )
        port map (
      I0 => \DVSAEROutput_DP[31]_i_2_n_0\,
      I1 => \MultiplexerOutput_DP[15]_i_3_n_0\,
      I2 => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(9),
      I3 => \DVSAEROutput_DP[31]_i_3_n_0\,
      I4 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(9),
      I5 => \DVSAEROutput_DP[9]_i_2_n_0\,
      O => \DVSAEROutput_DP_reg[31]\(9)
    );
\DVSAEROutput_DP[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F7FFFF"
    )
        port map (
      I0 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(9),
      I1 => \^dvsaerconfigreg_dp_reg[run_s]\,
      I2 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      I3 => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(9),
      I4 => \MultiplexerOutput_DP[15]_i_5_n_0\,
      O => \DVSAEROutput_DP[9]_i_2_n_0\
    );
\DVSAEROutput_DP_reg[4]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \DVSAEROutput_DP[4]_i_5_n_0\,
      I1 => \DVSAEROutput_DP[4]_i_6_n_0\,
      O => \DVSAEROutput_DP_reg[4]_i_2_n_0\,
      S => \^q\(4)
    );
\DVSAEROutput_DP_reg[5]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \DVSAEROutput_DP[5]_i_5_n_0\,
      I1 => \DVSAEROutput_DP[5]_i_6_n_0\,
      O => \DVSAEROutput_DP_reg[5]_i_2_n_0\,
      S => \^q\(4)
    );
\DVSAEROutput_DP_reg[7]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \DVSAEROutput_DP[7]_i_5_n_0\,
      I1 => \DVSAEROutput_DP[7]_i_6_n_0\,
      O => \DVSAEROutput_DP_reg[7]_i_2_n_0\,
      S => \^q\(4)
    );
\DVSAEROutput_DP_reg[8]_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \DVSAEROutput_DP[8]_i_6_n_0\,
      I1 => \DVSAEROutput_DP[8]_i_7_n_0\,
      O => \DVSAEROutput_DP_reg[8]_i_2_n_0\,
      S => \^q\(4)
    );
LatchInputReg_SP_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => State_DP(1),
      I1 => \^spimisoreg_dz0\,
      O => LatchInputReg_SN
    );
LatchInputReg_SP_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(1),
      D => LatchInputReg_SN,
      Q => ConfigLatchInput_S
    );
\ModuleAddressReg_DP_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => ReadOperationReg_SN,
      D => data2(1),
      PRE => \SyncSignalSyncFF_S_reg_rep__7\(1),
      Q => ConfigModuleAddress_D(0)
    );
\ModuleAddressReg_DP_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => ReadOperationReg_SN,
      D => data3(0),
      PRE => \SyncSignalSyncFF_S_reg_rep__7\(1),
      Q => ConfigModuleAddress_D(1)
    );
\ModuleAddressReg_DP_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => ReadOperationReg_SN,
      D => data3(1),
      PRE => \SyncSignalSyncFF_S_reg_rep__7\(1),
      Q => ConfigModuleAddress_D(2)
    );
\ModuleAddressReg_DP_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => ReadOperationReg_SN,
      D => data3(2),
      PRE => \SyncSignalSyncFF_S_reg_rep__7\(1),
      Q => ConfigModuleAddress_D(3)
    );
\ModuleAddressReg_DP_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => ReadOperationReg_SN,
      D => data3(3),
      PRE => \SyncSignalSyncFF_S_reg_rep__7\(1),
      Q => ConfigModuleAddress_D(4)
    );
\ModuleAddressReg_DP_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => ReadOperationReg_SN,
      D => data3(4),
      PRE => \SyncSignalSyncFF_S_reg_rep__7\(1),
      Q => ConfigModuleAddress_D(5)
    );
\ModuleAddressReg_DP_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => ReadOperationReg_SN,
      D => data3(5),
      PRE => \SyncSignalSyncFF_S_reg_rep__7\(1),
      Q => ConfigModuleAddress_D(6)
    );
\MultiplexerConfigReg_DP[DropInput1OnTransferStall_S]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \^dvsaerconfigreg_dp_reg[filterpixel0column_d][8]_0\(0),
      I1 => \MultiplexerConfigReg_DP[TimestampRun_S]_i_2_n_0\,
      I2 => \MultiplexerConfigReg_DP[DropInput1OnTransferStall_S]_i_2_n_0\,
      I3 => \MultiplexerConfigReg_DP_reg[DropInput1OnTransferStall_S]_0\,
      O => \MultiplexerConfigReg_DP_reg[DropInput1OnTransferStall_S]\
    );
\MultiplexerConfigReg_DP[DropInput1OnTransferStall_S]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFB"
    )
        port map (
      I0 => \MultiplexerOutput_DP[31]_i_2_n_0\,
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^q\(4),
      I5 => \^q\(3),
      O => \MultiplexerConfigReg_DP[DropInput1OnTransferStall_S]_i_2_n_0\
    );
\MultiplexerConfigReg_DP[DropInput2OnTransferStall_S]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
        port map (
      I0 => \^dvsaerconfigreg_dp_reg[filterpixel0column_d][8]_0\(0),
      I1 => \MultiplexerConfigReg_DP[TimestampRun_S]_i_2_n_0\,
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => \MultiplexerConfigReg_DP[TimestampRun_S]_i_3_n_0\,
      I5 => \MultiplexerConfigReg_DP_reg[DropInput2OnTransferStall_S]_0\,
      O => \MultiplexerConfigReg_DP_reg[DropInput2OnTransferStall_S]\
    );
\MultiplexerConfigReg_DP[DropInput3OnTransferStall_S]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
        port map (
      I0 => \^dvsaerconfigreg_dp_reg[filterpixel0column_d][8]_0\(0),
      I1 => \MultiplexerConfigReg_DP[Run_S]_i_2_n_0\,
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \MultiplexerConfigReg_DP[DropInput3OnTransferStall_S]_i_2_n_0\,
      I5 => \MultiplexerConfigReg_DP_reg[DropInput3OnTransferStall_S]_0\,
      O => \MultiplexerConfigReg_DP_reg[DropInput3OnTransferStall_S]\
    );
\MultiplexerConfigReg_DP[DropInput3OnTransferStall_S]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      I1 => \^dvsaerconfigreg_dp_reg[run_s]\,
      O => \MultiplexerConfigReg_DP[DropInput3OnTransferStall_S]_i_2_n_0\
    );
\MultiplexerConfigReg_DP[DropInput4OnTransferStall_S]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFF08000000"
    )
        port map (
      I0 => \^dvsaerconfigreg_dp_reg[filterpixel0column_d][8]_0\(0),
      I1 => \MultiplexerConfigReg_DP[Run_S]_i_2_n_0\,
      I2 => \MultiplexerConfigReg_DP[DropInput4OnTransferStall_S]_i_2_n_0\,
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \MultiplexerConfigReg_DP_reg[DropInput4OnTransferStall_S]_1\,
      O => \MultiplexerConfigReg_DP_reg[DropInput4OnTransferStall_S]\
    );
\MultiplexerConfigReg_DP[DropInput4OnTransferStall_S]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      O => \MultiplexerConfigReg_DP[DropInput4OnTransferStall_S]_i_2_n_0\
    );
\MultiplexerConfigReg_DP[ForceChipBiasEnable_S]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFBFF00000800"
    )
        port map (
      I0 => \^dvsaerconfigreg_dp_reg[filterpixel0column_d][8]_0\(0),
      I1 => \MultiplexerConfigReg_DP[TimestampRun_S]_i_2_n_0\,
      I2 => \^q\(2),
      I3 => \^q\(1),
      I4 => \MultiplexerConfigReg_DP[TimestampRun_S]_i_3_n_0\,
      I5 => \MultiplexerConfigReg_DP_reg[ForceChipBiasEnable_S]_1\,
      O => \MultiplexerConfigReg_DP_reg[ForceChipBiasEnable_S]\
    );
\MultiplexerConfigReg_DP[Run_S]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF00020000"
    )
        port map (
      I0 => \^dvsaerconfigreg_dp_reg[filterpixel0column_d][8]_0\(0),
      I1 => \DVSAERConfigReg_DP[FilterPixel2Row_D][7]_i_2_n_0\,
      I2 => \^q\(0),
      I3 => \^q\(3),
      I4 => \MultiplexerConfigReg_DP[Run_S]_i_2_n_0\,
      I5 => \MultiplexerConfigReg_DP_reg[Run_S]_0\,
      O => \MultiplexerConfigReg_DP_reg[Run_S]\
    );
\MultiplexerConfigReg_DP[Run_S]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \^q\(4),
      I1 => \MultiplexerConfigReg_DP[TimestampRun_S]_i_2_n_0\,
      I2 => ConfigParamAddress_D(5),
      I3 => ConfigParamAddress_D(7),
      I4 => ConfigParamAddress_D(6),
      O => \MultiplexerConfigReg_DP[Run_S]_i_2_n_0\
    );
\MultiplexerConfigReg_DP[TimestampReset_S]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBF0080"
    )
        port map (
      I0 => \^dvsaerconfigreg_dp_reg[filterpixel0column_d][8]_0\(0),
      I1 => \DVSAEROutput_DP[1]_i_2_n_0\,
      I2 => \MultiplexerConfigReg_DP[TimestampRun_S]_i_2_n_0\,
      I3 => \MultiplexerOutput_DP[31]_i_2_n_0\,
      I4 => \MultiplexerConfigReg_DP_reg[TimestampReset_S]_0\,
      O => \MultiplexerConfigReg_DP_reg[TimestampReset_S]\
    );
\MultiplexerConfigReg_DP[TimestampRun_S]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFB00000008"
    )
        port map (
      I0 => \^dvsaerconfigreg_dp_reg[filterpixel0column_d][8]_0\(0),
      I1 => \MultiplexerConfigReg_DP[TimestampRun_S]_i_2_n_0\,
      I2 => \MultiplexerConfigReg_DP[TimestampRun_S]_i_3_n_0\,
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \MultiplexerConfigReg_DP_reg[TimestampRun_S]_0\,
      O => \MultiplexerConfigReg_DP_reg[TimestampRun_S]\
    );
\MultiplexerConfigReg_DP[TimestampRun_S]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => ConfigModuleAddress_D(0),
      I1 => ConfigModuleAddress_D(4),
      I2 => ConfigLatchInput_S,
      I3 => \DVSAERConfigReg_DP[FilterPixel1Column_D][8]_i_3_n_0\,
      O => \MultiplexerConfigReg_DP[TimestampRun_S]_i_2_n_0\
    );
\MultiplexerConfigReg_DP[TimestampRun_S]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      I2 => ConfigParamAddress_D(6),
      I3 => ConfigParamAddress_D(7),
      I4 => \^q\(0),
      I5 => ConfigParamAddress_D(5),
      O => \MultiplexerConfigReg_DP[TimestampRun_S]_i_3_n_0\
    );
\MultiplexerOutput_DP[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000002FF00000200"
    )
        port map (
      I0 => \MultiplexerOutput_DP[0]_i_2_n_0\,
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(4),
      I4 => \MultiplexerOutput_DP[31]_i_2_n_0\,
      I5 => \MultiplexerOutput_DP[0]_i_3_n_0\,
      O => D(0)
    );
\MultiplexerOutput_DP[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(0),
      I1 => \^q\(1),
      I2 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(32),
      I3 => \^q\(0),
      I4 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(0),
      O => \MultiplexerOutput_DP[0]_i_2_n_0\
    );
\MultiplexerOutput_DP[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFAAFAEEAAAAFAEE"
    )
        port map (
      I0 => \MultiplexerOutput_DP[0]_i_4_n_0\,
      I1 => \MultiplexerConfigReg_DP_reg[ForceChipBiasEnable_S]_0\,
      I2 => \MultiplexerConfigReg_DP_reg[DropInput4OnTransferStall_S]_0\,
      I3 => \^q\(2),
      I4 => \^q\(3),
      I5 => \MultiplexerOutput_DP[0]_i_7_n_0\,
      O => \MultiplexerOutput_DP[0]_i_3_n_0\
    );
\MultiplexerOutput_DP[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00D00000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(32),
      I2 => \^q\(3),
      I3 => \^q\(2),
      I4 => \^q\(1),
      O => \MultiplexerOutput_DP[0]_i_4_n_0\
    );
\MultiplexerOutput_DP[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(32),
      I1 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(0),
      I2 => \^q\(1),
      I3 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(32),
      I4 => \^q\(0),
      I5 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(0),
      O => \MultiplexerOutput_DP[0]_i_7_n_0\
    );
\MultiplexerOutput_DP[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001004000410"
    )
        port map (
      I0 => \MultiplexerOutput_DP[31]_i_2_n_0\,
      I1 => \^q\(3),
      I2 => \^q\(4),
      I3 => \^q\(2),
      I4 => \MultiplexerOutput_DP[10]_i_2_n_0\,
      I5 => \MultiplexerOutput_DP[10]_i_3_n_0\,
      O => D(10)
    );
\MultiplexerOutput_DP[10]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DCDF"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(10),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(10),
      O => \MultiplexerOutput_DP[10]_i_2_n_0\
    );
\MultiplexerOutput_DP[10]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDFD"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(10),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(10),
      O => \MultiplexerOutput_DP[10]_i_3_n_0\
    );
\MultiplexerOutput_DP[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001004000410"
    )
        port map (
      I0 => \MultiplexerOutput_DP[31]_i_2_n_0\,
      I1 => \^q\(3),
      I2 => \^q\(4),
      I3 => \^q\(2),
      I4 => \MultiplexerOutput_DP[11]_i_2_n_0\,
      I5 => \MultiplexerOutput_DP[11]_i_3_n_0\,
      O => D(11)
    );
\MultiplexerOutput_DP[11]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DCDF"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(11),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(11),
      O => \MultiplexerOutput_DP[11]_i_2_n_0\
    );
\MultiplexerOutput_DP[11]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDFD"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(11),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(11),
      O => \MultiplexerOutput_DP[11]_i_3_n_0\
    );
\MultiplexerOutput_DP[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001004000410"
    )
        port map (
      I0 => \MultiplexerOutput_DP[31]_i_2_n_0\,
      I1 => \^q\(3),
      I2 => \^q\(4),
      I3 => \^q\(2),
      I4 => \MultiplexerOutput_DP[12]_i_2_n_0\,
      I5 => \MultiplexerOutput_DP[12]_i_3_n_0\,
      O => D(12)
    );
\MultiplexerOutput_DP[12]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DCDF"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(12),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(12),
      O => \MultiplexerOutput_DP[12]_i_2_n_0\
    );
\MultiplexerOutput_DP[12]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDFD"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(12),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(12),
      O => \MultiplexerOutput_DP[12]_i_3_n_0\
    );
\MultiplexerOutput_DP[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAEAAAEAAAAAAAA"
    )
        port map (
      I0 => \MultiplexerOutput_DP[13]_i_2_n_0\,
      I1 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(13),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(13),
      I5 => \MultiplexerOutput_DP[25]_i_2_n_0\,
      O => D(13)
    );
\MultiplexerOutput_DP[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000404400004000"
    )
        port map (
      I0 => \MultiplexerOutput_DP[31]_i_2_n_0\,
      I1 => \MultiplexerOutput_DP[15]_i_5_n_0\,
      I2 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(13),
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(13),
      O => \MultiplexerOutput_DP[13]_i_2_n_0\
    );
\MultiplexerOutput_DP[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4544555545444544"
    )
        port map (
      I0 => \MultiplexerOutput_DP[31]_i_2_n_0\,
      I1 => \MultiplexerOutput_DP[14]_i_2_n_0\,
      I2 => \MultiplexerOutput_DP[15]_i_3_n_0\,
      I3 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(14),
      I4 => \MultiplexerOutput_DP[14]_i_3_n_0\,
      I5 => \MultiplexerOutput_DP[15]_i_5_n_0\,
      O => D(14)
    );
\MultiplexerOutput_DP[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      I2 => \^q\(2),
      I3 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(14),
      I4 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      I5 => \^dvsaerconfigreg_dp_reg[run_s]\,
      O => \MultiplexerOutput_DP[14]_i_2_n_0\
    );
\MultiplexerOutput_DP[14]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDFD"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(14),
      I1 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      I2 => \^dvsaerconfigreg_dp_reg[run_s]\,
      I3 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(14),
      O => \MultiplexerOutput_DP[14]_i_3_n_0\
    );
\MultiplexerOutput_DP[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4544555545444544"
    )
        port map (
      I0 => \MultiplexerOutput_DP[31]_i_2_n_0\,
      I1 => \MultiplexerOutput_DP[15]_i_2_n_0\,
      I2 => \MultiplexerOutput_DP[15]_i_3_n_0\,
      I3 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(15),
      I4 => \MultiplexerOutput_DP[15]_i_4_n_0\,
      I5 => \MultiplexerOutput_DP[15]_i_5_n_0\,
      O => D(15)
    );
\MultiplexerOutput_DP[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      I2 => \^q\(2),
      I3 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(15),
      I4 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      I5 => \^dvsaerconfigreg_dp_reg[run_s]\,
      O => \MultiplexerOutput_DP[15]_i_2_n_0\
    );
\MultiplexerOutput_DP[15]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFEF"
    )
        port map (
      I0 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      I1 => \^q\(3),
      I2 => \^q\(4),
      I3 => \^dvsaerconfigreg_dp_reg[run_s]\,
      I4 => \^q\(2),
      O => \MultiplexerOutput_DP[15]_i_3_n_0\
    );
\MultiplexerOutput_DP[15]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDFD"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(15),
      I1 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      I2 => \^dvsaerconfigreg_dp_reg[run_s]\,
      I3 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(15),
      O => \MultiplexerOutput_DP[15]_i_4_n_0\
    );
\MultiplexerOutput_DP[15]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \^q\(4),
      O => \MultiplexerOutput_DP[15]_i_5_n_0\
    );
\MultiplexerOutput_DP[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAEAAAEAAAAAAAA"
    )
        port map (
      I0 => \MultiplexerOutput_DP[16]_i_2_n_0\,
      I1 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(16),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(16),
      I5 => \MultiplexerOutput_DP[25]_i_2_n_0\,
      O => D(16)
    );
\MultiplexerOutput_DP[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000404400004000"
    )
        port map (
      I0 => \MultiplexerOutput_DP[31]_i_2_n_0\,
      I1 => \MultiplexerOutput_DP[15]_i_5_n_0\,
      I2 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(16),
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(16),
      O => \MultiplexerOutput_DP[16]_i_2_n_0\
    );
\MultiplexerOutput_DP[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005D555555"
    )
        port map (
      I0 => \MultiplexerOutput_DP[17]_i_2_n_0\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(17),
      I4 => \MultiplexerOutput_DP[30]_i_3_n_0\,
      I5 => \MultiplexerOutput_DP[31]_i_2_n_0\,
      O => D(17)
    );
\MultiplexerOutput_DP[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F5F7FFF7"
    )
        port map (
      I0 => \MultiplexerOutput_DP[15]_i_5_n_0\,
      I1 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(17),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(17),
      I5 => \MultiplexerOutput_DP[17]_i_3_n_0\,
      O => \MultiplexerOutput_DP[17]_i_2_n_0\
    );
\MultiplexerOutput_DP[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(17),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(4),
      I4 => \^q\(3),
      I5 => \^q\(0),
      O => \MultiplexerOutput_DP[17]_i_3_n_0\
    );
\MultiplexerOutput_DP[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005D555555"
    )
        port map (
      I0 => \MultiplexerOutput_DP[18]_i_2_n_0\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(18),
      I4 => \MultiplexerOutput_DP[30]_i_3_n_0\,
      I5 => \MultiplexerOutput_DP[31]_i_2_n_0\,
      O => D(18)
    );
\MultiplexerOutput_DP[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F5F7FFF7"
    )
        port map (
      I0 => \MultiplexerOutput_DP[15]_i_5_n_0\,
      I1 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(18),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(18),
      I5 => \MultiplexerOutput_DP[18]_i_3_n_0\,
      O => \MultiplexerOutput_DP[18]_i_2_n_0\
    );
\MultiplexerOutput_DP[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(18),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(4),
      I4 => \^q\(3),
      I5 => \^q\(0),
      O => \MultiplexerOutput_DP[18]_i_3_n_0\
    );
\MultiplexerOutput_DP[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAEAAAEAAAAAAAA"
    )
        port map (
      I0 => \MultiplexerOutput_DP[19]_i_2_n_0\,
      I1 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(19),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(19),
      I5 => \MultiplexerOutput_DP[25]_i_2_n_0\,
      O => D(19)
    );
\MultiplexerOutput_DP[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000404400004000"
    )
        port map (
      I0 => \MultiplexerOutput_DP[31]_i_2_n_0\,
      I1 => \MultiplexerOutput_DP[15]_i_5_n_0\,
      I2 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(19),
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(19),
      O => \MultiplexerOutput_DP[19]_i_2_n_0\
    );
\MultiplexerOutput_DP[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4055555540554055"
    )
        port map (
      I0 => \MultiplexerOutput_DP[31]_i_2_n_0\,
      I1 => \MultiplexerOutput_DP[1]_i_2_n_0\,
      I2 => \MultiplexerOutput_DP[15]_i_5_n_0\,
      I3 => \MultiplexerOutput_DP[1]_i_3_n_0\,
      I4 => \MultiplexerOutput_DP[7]_i_4_n_0\,
      I5 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(33),
      O => D(1)
    );
\MultiplexerOutput_DP[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(33),
      I1 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(1),
      I2 => \^q\(1),
      I3 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(33),
      I4 => \^q\(0),
      I5 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(1),
      O => \MultiplexerOutput_DP[1]_i_2_n_0\
    );
\MultiplexerOutput_DP[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F557F7FFFF57F7"
    )
        port map (
      I0 => \MultiplexerOutput_DP[30]_i_3_n_0\,
      I1 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(1),
      I2 => \^q\(0),
      I3 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(33),
      I4 => \^q\(1),
      I5 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(1),
      O => \MultiplexerOutput_DP[1]_i_3_n_0\
    );
\MultiplexerOutput_DP[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001004000410"
    )
        port map (
      I0 => \MultiplexerOutput_DP[31]_i_2_n_0\,
      I1 => \^q\(3),
      I2 => \^q\(4),
      I3 => \^q\(2),
      I4 => \MultiplexerOutput_DP[20]_i_2_n_0\,
      I5 => \MultiplexerOutput_DP[20]_i_3_n_0\,
      O => D(20)
    );
\MultiplexerOutput_DP[20]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DCDF"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(20),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(20),
      O => \MultiplexerOutput_DP[20]_i_2_n_0\
    );
\MultiplexerOutput_DP[20]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDFD"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(20),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(20),
      O => \MultiplexerOutput_DP[20]_i_3_n_0\
    );
\MultiplexerOutput_DP[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001004000410"
    )
        port map (
      I0 => \MultiplexerOutput_DP[31]_i_2_n_0\,
      I1 => \^q\(3),
      I2 => \^q\(4),
      I3 => \^q\(2),
      I4 => \MultiplexerOutput_DP[21]_i_2_n_0\,
      I5 => \MultiplexerOutput_DP[21]_i_3_n_0\,
      O => D(21)
    );
\MultiplexerOutput_DP[21]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DCDF"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(21),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(21),
      O => \MultiplexerOutput_DP[21]_i_2_n_0\
    );
\MultiplexerOutput_DP[21]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDFD"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(21),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(21),
      O => \MultiplexerOutput_DP[21]_i_3_n_0\
    );
\MultiplexerOutput_DP[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAEAAAEAAAAAAAA"
    )
        port map (
      I0 => \MultiplexerOutput_DP[22]_i_2_n_0\,
      I1 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(22),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(22),
      I5 => \MultiplexerOutput_DP[25]_i_2_n_0\,
      O => D(22)
    );
\MultiplexerOutput_DP[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000404400004000"
    )
        port map (
      I0 => \MultiplexerOutput_DP[31]_i_2_n_0\,
      I1 => \MultiplexerOutput_DP[15]_i_5_n_0\,
      I2 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(22),
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(22),
      O => \MultiplexerOutput_DP[22]_i_2_n_0\
    );
\MultiplexerOutput_DP[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001004000410"
    )
        port map (
      I0 => \MultiplexerOutput_DP[31]_i_2_n_0\,
      I1 => \^q\(3),
      I2 => \^q\(4),
      I3 => \^q\(2),
      I4 => \MultiplexerOutput_DP[23]_i_2_n_0\,
      I5 => \MultiplexerOutput_DP[23]_i_3_n_0\,
      O => D(23)
    );
\MultiplexerOutput_DP[23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DCDF"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(23),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(23),
      O => \MultiplexerOutput_DP[23]_i_2_n_0\
    );
\MultiplexerOutput_DP[23]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDFD"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(23),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(23),
      O => \MultiplexerOutput_DP[23]_i_3_n_0\
    );
\MultiplexerOutput_DP[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001004000410"
    )
        port map (
      I0 => \MultiplexerOutput_DP[31]_i_2_n_0\,
      I1 => \^q\(3),
      I2 => \^q\(4),
      I3 => \^q\(2),
      I4 => \MultiplexerOutput_DP[24]_i_2_n_0\,
      I5 => \MultiplexerOutput_DP[24]_i_3_n_0\,
      O => D(24)
    );
\MultiplexerOutput_DP[24]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DCDF"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(24),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(24),
      O => \MultiplexerOutput_DP[24]_i_2_n_0\
    );
\MultiplexerOutput_DP[24]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDFD"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(24),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(24),
      O => \MultiplexerOutput_DP[24]_i_3_n_0\
    );
\MultiplexerOutput_DP[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0000F888"
    )
        port map (
      I0 => \MultiplexerOutput_DP[25]_i_2_n_0\,
      I1 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(25),
      I2 => \MultiplexerOutput_DP[25]_i_3_n_0\,
      I3 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(25),
      I4 => \MultiplexerOutput_DP[25]_i_4_n_0\,
      I5 => \MultiplexerOutput_DP[25]_i_5_n_0\,
      O => D(25)
    );
\MultiplexerOutput_DP[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      I2 => \^q\(2),
      I3 => ConfigParamAddress_D(6),
      I4 => ConfigParamAddress_D(7),
      I5 => ConfigParamAddress_D(5),
      O => \MultiplexerOutput_DP[25]_i_2_n_0\
    );
\MultiplexerOutput_DP[25]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000040"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => ConfigParamAddress_D(6),
      I4 => ConfigParamAddress_D(7),
      I5 => ConfigParamAddress_D(5),
      O => \MultiplexerOutput_DP[25]_i_3_n_0\
    );
\MultiplexerOutput_DP[25]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      I1 => \^dvsaerconfigreg_dp_reg[run_s]\,
      O => \MultiplexerOutput_DP[25]_i_4_n_0\
    );
\MultiplexerOutput_DP[25]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0505040004000400"
    )
        port map (
      I0 => \MultiplexerConfigReg_DP[DropInput3OnTransferStall_S]_i_2_n_0\,
      I1 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(25),
      I2 => \MultiplexerOutput_DP[31]_i_2_n_0\,
      I3 => \MultiplexerOutput_DP[15]_i_5_n_0\,
      I4 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(25),
      I5 => \MultiplexerOutput_DP[30]_i_3_n_0\,
      O => \MultiplexerOutput_DP[25]_i_5_n_0\
    );
\MultiplexerOutput_DP[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005D555555"
    )
        port map (
      I0 => \MultiplexerOutput_DP[26]_i_2_n_0\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(26),
      I4 => \MultiplexerOutput_DP[30]_i_3_n_0\,
      I5 => \MultiplexerOutput_DP[31]_i_2_n_0\,
      O => D(26)
    );
\MultiplexerOutput_DP[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F5F7FFF7"
    )
        port map (
      I0 => \MultiplexerOutput_DP[15]_i_5_n_0\,
      I1 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(26),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(26),
      I5 => \MultiplexerOutput_DP[26]_i_3_n_0\,
      O => \MultiplexerOutput_DP[26]_i_2_n_0\
    );
\MultiplexerOutput_DP[26]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(26),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(4),
      I4 => \^q\(3),
      I5 => \^q\(0),
      O => \MultiplexerOutput_DP[26]_i_3_n_0\
    );
\MultiplexerOutput_DP[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001004000410"
    )
        port map (
      I0 => \MultiplexerOutput_DP[31]_i_2_n_0\,
      I1 => \^q\(3),
      I2 => \^q\(4),
      I3 => \^q\(2),
      I4 => \MultiplexerOutput_DP[27]_i_2_n_0\,
      I5 => \MultiplexerOutput_DP[27]_i_3_n_0\,
      O => D(27)
    );
\MultiplexerOutput_DP[27]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DCDF"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(27),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(27),
      O => \MultiplexerOutput_DP[27]_i_2_n_0\
    );
\MultiplexerOutput_DP[27]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDFD"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(27),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(27),
      O => \MultiplexerOutput_DP[27]_i_3_n_0\
    );
\MultiplexerOutput_DP[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005D555555"
    )
        port map (
      I0 => \MultiplexerOutput_DP[28]_i_2_n_0\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(28),
      I4 => \MultiplexerOutput_DP[30]_i_3_n_0\,
      I5 => \MultiplexerOutput_DP[31]_i_2_n_0\,
      O => D(28)
    );
\MultiplexerOutput_DP[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F5F7FFF7"
    )
        port map (
      I0 => \MultiplexerOutput_DP[15]_i_5_n_0\,
      I1 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(28),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(28),
      I5 => \MultiplexerOutput_DP[28]_i_3_n_0\,
      O => \MultiplexerOutput_DP[28]_i_2_n_0\
    );
\MultiplexerOutput_DP[28]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(28),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(4),
      I4 => \^q\(3),
      I5 => \^q\(0),
      O => \MultiplexerOutput_DP[28]_i_3_n_0\
    );
\MultiplexerOutput_DP[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005D555555"
    )
        port map (
      I0 => \MultiplexerOutput_DP[29]_i_2_n_0\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(29),
      I4 => \MultiplexerOutput_DP[30]_i_3_n_0\,
      I5 => \MultiplexerOutput_DP[31]_i_2_n_0\,
      O => D(29)
    );
\MultiplexerOutput_DP[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F5F7FFF7"
    )
        port map (
      I0 => \MultiplexerOutput_DP[15]_i_5_n_0\,
      I1 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(29),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(29),
      I5 => \MultiplexerOutput_DP[29]_i_3_n_0\,
      O => \MultiplexerOutput_DP[29]_i_2_n_0\
    );
\MultiplexerOutput_DP[29]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(29),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(4),
      I4 => \^q\(3),
      I5 => \^q\(0),
      O => \MultiplexerOutput_DP[29]_i_3_n_0\
    );
\MultiplexerOutput_DP[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4055555540554055"
    )
        port map (
      I0 => \MultiplexerOutput_DP[31]_i_2_n_0\,
      I1 => \MultiplexerOutput_DP[2]_i_2_n_0\,
      I2 => \MultiplexerOutput_DP[15]_i_5_n_0\,
      I3 => \MultiplexerOutput_DP[2]_i_3_n_0\,
      I4 => \MultiplexerOutput_DP[7]_i_4_n_0\,
      I5 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(34),
      O => D(2)
    );
\MultiplexerOutput_DP[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(34),
      I1 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(2),
      I2 => \^q\(1),
      I3 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(34),
      I4 => \^q\(0),
      I5 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(2),
      O => \MultiplexerOutput_DP[2]_i_2_n_0\
    );
\MultiplexerOutput_DP[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F557F7FFFF57F7"
    )
        port map (
      I0 => \MultiplexerOutput_DP[30]_i_3_n_0\,
      I1 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(2),
      I2 => \^q\(0),
      I3 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(34),
      I4 => \^q\(1),
      I5 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(2),
      O => \MultiplexerOutput_DP[2]_i_3_n_0\
    );
\MultiplexerOutput_DP[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005D555555"
    )
        port map (
      I0 => \MultiplexerOutput_DP[30]_i_2_n_0\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(30),
      I4 => \MultiplexerOutput_DP[30]_i_3_n_0\,
      I5 => \MultiplexerOutput_DP[31]_i_2_n_0\,
      O => D(30)
    );
\MultiplexerOutput_DP[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F5F7FFF7"
    )
        port map (
      I0 => \MultiplexerOutput_DP[15]_i_5_n_0\,
      I1 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(30),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(30),
      I5 => \MultiplexerOutput_DP[30]_i_4_n_0\,
      O => \MultiplexerOutput_DP[30]_i_2_n_0\
    );
\MultiplexerOutput_DP[30]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(4),
      I2 => \^q\(3),
      O => \MultiplexerOutput_DP[30]_i_3_n_0\
    );
\MultiplexerOutput_DP[30]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(30),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(4),
      I4 => \^q\(3),
      I5 => \^q\(0),
      O => \MultiplexerOutput_DP[30]_i_4_n_0\
    );
\MultiplexerOutput_DP[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001004000410"
    )
        port map (
      I0 => \MultiplexerOutput_DP[31]_i_2_n_0\,
      I1 => \^q\(3),
      I2 => \^q\(4),
      I3 => \^q\(2),
      I4 => \MultiplexerOutput_DP[31]_i_3_n_0\,
      I5 => \MultiplexerOutput_DP[31]_i_4_n_0\,
      O => D(31)
    );
\MultiplexerOutput_DP[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => ConfigParamAddress_D(5),
      I1 => ConfigParamAddress_D(7),
      I2 => ConfigParamAddress_D(6),
      O => \MultiplexerOutput_DP[31]_i_2_n_0\
    );
\MultiplexerOutput_DP[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DCDF"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(31),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(31),
      O => \MultiplexerOutput_DP[31]_i_3_n_0\
    );
\MultiplexerOutput_DP[31]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDFD"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(31),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(31),
      O => \MultiplexerOutput_DP[31]_i_4_n_0\
    );
\MultiplexerOutput_DP[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4055555540554055"
    )
        port map (
      I0 => \MultiplexerOutput_DP[31]_i_2_n_0\,
      I1 => \MultiplexerOutput_DP[3]_i_2_n_0\,
      I2 => \MultiplexerOutput_DP[15]_i_5_n_0\,
      I3 => \MultiplexerOutput_DP[3]_i_3_n_0\,
      I4 => \MultiplexerOutput_DP[7]_i_4_n_0\,
      I5 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(35),
      O => D(3)
    );
\MultiplexerOutput_DP[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(35),
      I1 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(3),
      I2 => \^q\(1),
      I3 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(35),
      I4 => \^q\(0),
      I5 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(3),
      O => \MultiplexerOutput_DP[3]_i_2_n_0\
    );
\MultiplexerOutput_DP[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F557F7FFFF57F7"
    )
        port map (
      I0 => \MultiplexerOutput_DP[30]_i_3_n_0\,
      I1 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(3),
      I2 => \^q\(0),
      I3 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(35),
      I4 => \^q\(1),
      I5 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(3),
      O => \MultiplexerOutput_DP[3]_i_3_n_0\
    );
\MultiplexerOutput_DP[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4055555540554055"
    )
        port map (
      I0 => \MultiplexerOutput_DP[31]_i_2_n_0\,
      I1 => \MultiplexerOutput_DP[4]_i_2_n_0\,
      I2 => \MultiplexerOutput_DP[15]_i_5_n_0\,
      I3 => \MultiplexerOutput_DP[4]_i_3_n_0\,
      I4 => \MultiplexerOutput_DP[7]_i_4_n_0\,
      I5 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(36),
      O => D(4)
    );
\MultiplexerOutput_DP[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(36),
      I1 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(4),
      I2 => \^q\(1),
      I3 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(36),
      I4 => \^q\(0),
      I5 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(4),
      O => \MultiplexerOutput_DP[4]_i_2_n_0\
    );
\MultiplexerOutput_DP[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F557F7FFFF57F7"
    )
        port map (
      I0 => \MultiplexerOutput_DP[30]_i_3_n_0\,
      I1 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(4),
      I2 => \^q\(0),
      I3 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(36),
      I4 => \^q\(1),
      I5 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(4),
      O => \MultiplexerOutput_DP[4]_i_3_n_0\
    );
\MultiplexerOutput_DP[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FF757575"
    )
        port map (
      I0 => \MultiplexerOutput_DP[5]_i_2_n_0\,
      I1 => \MultiplexerOutput_DP[7]_i_4_n_0\,
      I2 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(37),
      I3 => \MultiplexerOutput_DP[5]_i_3_n_0\,
      I4 => \MultiplexerOutput_DP[15]_i_5_n_0\,
      I5 => \MultiplexerOutput_DP[31]_i_2_n_0\,
      O => D(5)
    );
\MultiplexerOutput_DP[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F557F7FFFF57F7"
    )
        port map (
      I0 => \MultiplexerOutput_DP[30]_i_3_n_0\,
      I1 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(5),
      I2 => \^q\(0),
      I3 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(37),
      I4 => \^q\(1),
      I5 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(5),
      O => \MultiplexerOutput_DP[5]_i_2_n_0\
    );
\MultiplexerOutput_DP[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(37),
      I1 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(5),
      I2 => \^q\(1),
      I3 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(37),
      I4 => \^q\(0),
      I5 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(5),
      O => \MultiplexerOutput_DP[5]_i_3_n_0\
    );
\MultiplexerOutput_DP[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4055555540554055"
    )
        port map (
      I0 => \MultiplexerOutput_DP[31]_i_2_n_0\,
      I1 => \MultiplexerOutput_DP[6]_i_2_n_0\,
      I2 => \MultiplexerOutput_DP[15]_i_5_n_0\,
      I3 => \MultiplexerOutput_DP[6]_i_3_n_0\,
      I4 => \MultiplexerOutput_DP[7]_i_4_n_0\,
      I5 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(38),
      O => D(6)
    );
\MultiplexerOutput_DP[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(38),
      I1 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(6),
      I2 => \^q\(1),
      I3 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(38),
      I4 => \^q\(0),
      I5 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(6),
      O => \MultiplexerOutput_DP[6]_i_2_n_0\
    );
\MultiplexerOutput_DP[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F5F557F7FFFF57F7"
    )
        port map (
      I0 => \MultiplexerOutput_DP[30]_i_3_n_0\,
      I1 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(6),
      I2 => \^q\(0),
      I3 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(38),
      I4 => \^q\(1),
      I5 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(6),
      O => \MultiplexerOutput_DP[6]_i_3_n_0\
    );
\MultiplexerOutput_DP[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5444555554445444"
    )
        port map (
      I0 => \MultiplexerOutput_DP[31]_i_2_n_0\,
      I1 => \MultiplexerOutput_DP[7]_i_2_n_0\,
      I2 => \MultiplexerOutput_DP[15]_i_5_n_0\,
      I3 => \MultiplexerOutput_DP[7]_i_3_n_0\,
      I4 => \MultiplexerOutput_DP[7]_i_4_n_0\,
      I5 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(39),
      O => D(7)
    );
\MultiplexerOutput_DP[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0A0AA8080000A808"
    )
        port map (
      I0 => \MultiplexerOutput_DP[30]_i_3_n_0\,
      I1 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(7),
      I2 => \^q\(0),
      I3 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(39),
      I4 => \^q\(1),
      I5 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(7),
      O => \MultiplexerOutput_DP[7]_i_2_n_0\
    );
\MultiplexerOutput_DP[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(39),
      I1 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(7),
      I2 => \^q\(1),
      I3 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(39),
      I4 => \^q\(0),
      I5 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(7),
      O => \MultiplexerOutput_DP[7]_i_3_n_0\
    );
\MultiplexerOutput_DP[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDFFF"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \^q\(4),
      O => \MultiplexerOutput_DP[7]_i_4_n_0\
    );
\MultiplexerOutput_DP[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005D555555"
    )
        port map (
      I0 => \MultiplexerOutput_DP[8]_i_2_n_0\,
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(8),
      I4 => \MultiplexerOutput_DP[30]_i_3_n_0\,
      I5 => \MultiplexerOutput_DP[31]_i_2_n_0\,
      O => D(8)
    );
\MultiplexerOutput_DP[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000F5F7FFF7"
    )
        port map (
      I0 => \MultiplexerOutput_DP[15]_i_5_n_0\,
      I1 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(8),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(8),
      I5 => \MultiplexerOutput_DP[8]_i_3_n_0\,
      O => \MultiplexerOutput_DP[8]_i_2_n_0\
    );
\MultiplexerOutput_DP[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000200"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(8),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(4),
      I4 => \^q\(3),
      I5 => \^q\(0),
      O => \MultiplexerOutput_DP[8]_i_3_n_0\
    );
\MultiplexerOutput_DP[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4544555545444544"
    )
        port map (
      I0 => \MultiplexerOutput_DP[31]_i_2_n_0\,
      I1 => \MultiplexerOutput_DP[9]_i_2_n_0\,
      I2 => \MultiplexerOutput_DP[15]_i_3_n_0\,
      I3 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(9),
      I4 => \MultiplexerOutput_DP[9]_i_3_n_0\,
      I5 => \MultiplexerOutput_DP[15]_i_5_n_0\,
      O => D(9)
    );
\MultiplexerOutput_DP[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000040000000000"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      I2 => \^q\(2),
      I3 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(9),
      I4 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      I5 => \^dvsaerconfigreg_dp_reg[run_s]\,
      O => \MultiplexerOutput_DP[9]_i_2_n_0\
    );
\MultiplexerOutput_DP[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CDFD"
    )
        port map (
      I0 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(9),
      I1 => \^dvsaerconfigreg_dp_reg[run_s]_0\,
      I2 => \^dvsaerconfigreg_dp_reg[run_s]\,
      I3 => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(9),
      O => \MultiplexerOutput_DP[9]_i_3_n_0\
    );
\ParamAddressReg_DP_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => ParamAddressReg_DN,
      D => data2(1),
      PRE => AR(0),
      Q => \^q\(0)
    );
\ParamAddressReg_DP_reg[0]_rep\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => ParamAddressReg_DN,
      D => data2(1),
      PRE => \SyncSignalSyncFF_S_reg_rep__7\(0),
      Q => \^dvsaerconfigreg_dp_reg[run_s]_0\
    );
\ParamAddressReg_DP_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => ParamAddressReg_DN,
      D => data3(0),
      PRE => AR(0),
      Q => \^q\(1)
    );
\ParamAddressReg_DP_reg[1]_rep\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => ParamAddressReg_DN,
      D => data3(0),
      PRE => \SyncSignalSyncFF_S_reg_rep__7\(0),
      Q => \^dvsaerconfigreg_dp_reg[run_s]\
    );
\ParamAddressReg_DP_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => ParamAddressReg_DN,
      D => data3(1),
      PRE => AR(0),
      Q => \^q\(2)
    );
\ParamAddressReg_DP_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => ParamAddressReg_DN,
      D => data3(2),
      PRE => AR(0),
      Q => \^q\(3)
    );
\ParamAddressReg_DP_reg[4]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => ParamAddressReg_DN,
      D => data3(3),
      PRE => AR(0),
      Q => \^q\(4)
    );
\ParamAddressReg_DP_reg[5]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => ParamAddressReg_DN,
      D => data3(4),
      PRE => AR(0),
      Q => ConfigParamAddress_D(5)
    );
\ParamAddressReg_DP_reg[6]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => ParamAddressReg_DN,
      D => data3(5),
      PRE => AR(0),
      Q => ConfigParamAddress_D(6)
    );
\ParamAddressReg_DP_reg[7]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => ParamAddressReg_DN,
      D => data3(6),
      PRE => AR(0),
      Q => ConfigParamAddress_D(7)
    );
\ParamInput_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => spiBitCounter_n_1,
      CLR => \SyncSignalSyncFF_S_reg_rep__5\(0),
      D => data2(1),
      Q => \^dvsaerconfigreg_dp_reg[filterpixel0column_d][8]_0\(0)
    );
\ParamInput_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => spiBitCounter_n_1,
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(1),
      D => data3(0),
      Q => \^dvsaerconfigreg_dp_reg[filterpixel0column_d][8]_0\(1)
    );
\ParamInput_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => spiBitCounter_n_1,
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(1),
      D => data3(1),
      Q => \^dvsaerconfigreg_dp_reg[filterpixel0column_d][8]_0\(2)
    );
\ParamInput_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => spiBitCounter_n_1,
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(1),
      D => data3(2),
      Q => \^dvsaerconfigreg_dp_reg[filterpixel0column_d][8]_0\(3)
    );
\ParamInput_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => spiBitCounter_n_1,
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(1),
      D => data3(3),
      Q => \^dvsaerconfigreg_dp_reg[filterpixel0column_d][8]_0\(4)
    );
\ParamInput_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => spiBitCounter_n_1,
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(1),
      D => data3(4),
      Q => \^dvsaerconfigreg_dp_reg[filterpixel0column_d][8]_0\(5)
    );
\ParamInput_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => spiBitCounter_n_1,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(2),
      D => data3(5),
      Q => \^dvsaerconfigreg_dp_reg[filterpixel0column_d][8]_0\(6)
    );
\ParamInput_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => spiBitCounter_n_1,
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(2),
      D => data3(6),
      Q => \^dvsaerconfigreg_dp_reg[filterpixel0column_d][8]_0\(7)
    );
\ParamInput_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => spiBitCounter_n_7,
      Q => \^dvsaerconfigreg_dp_reg[filterpixel0column_d][8]_0\(8)
    );
\ParamOutput_DP[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \MultiplexerOutput_DP_reg[31]\(0),
      I1 => ConfigModuleAddress_D(0),
      I2 => \DVSAEROutput_DP_reg[31]_0\(0),
      I3 => \ParamOutput_DP[31]_i_2_n_0\,
      O => \ParamOutput_DP[0]_i_1_n_0\
    );
\ParamOutput_DP[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \MultiplexerOutput_DP_reg[31]\(10),
      I1 => ConfigModuleAddress_D(0),
      I2 => \DVSAEROutput_DP_reg[31]_0\(10),
      I3 => \ParamOutput_DP[31]_i_2_n_0\,
      O => \ParamOutput_DP[10]_i_1_n_0\
    );
\ParamOutput_DP[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \MultiplexerOutput_DP_reg[31]\(11),
      I1 => ConfigModuleAddress_D(0),
      I2 => \DVSAEROutput_DP_reg[31]_0\(11),
      I3 => \ParamOutput_DP[31]_i_2_n_0\,
      O => \ParamOutput_DP[11]_i_1_n_0\
    );
\ParamOutput_DP[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \MultiplexerOutput_DP_reg[31]\(12),
      I1 => ConfigModuleAddress_D(0),
      I2 => \DVSAEROutput_DP_reg[31]_0\(12),
      I3 => \ParamOutput_DP[31]_i_2_n_0\,
      O => \ParamOutput_DP[12]_i_1_n_0\
    );
\ParamOutput_DP[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \MultiplexerOutput_DP_reg[31]\(13),
      I1 => ConfigModuleAddress_D(0),
      I2 => \DVSAEROutput_DP_reg[31]_0\(13),
      I3 => \ParamOutput_DP[31]_i_2_n_0\,
      O => \ParamOutput_DP[13]_i_1_n_0\
    );
\ParamOutput_DP[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \MultiplexerOutput_DP_reg[31]\(14),
      I1 => ConfigModuleAddress_D(0),
      I2 => \DVSAEROutput_DP_reg[31]_0\(14),
      I3 => \ParamOutput_DP[31]_i_2_n_0\,
      O => \ParamOutput_DP[14]_i_1_n_0\
    );
\ParamOutput_DP[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \MultiplexerOutput_DP_reg[31]\(15),
      I1 => ConfigModuleAddress_D(0),
      I2 => \DVSAEROutput_DP_reg[31]_0\(15),
      I3 => \ParamOutput_DP[31]_i_2_n_0\,
      O => \ParamOutput_DP[15]_i_1_n_0\
    );
\ParamOutput_DP[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \MultiplexerOutput_DP_reg[31]\(16),
      I1 => ConfigModuleAddress_D(0),
      I2 => \DVSAEROutput_DP_reg[31]_0\(16),
      I3 => \ParamOutput_DP[31]_i_2_n_0\,
      O => \ParamOutput_DP[16]_i_1_n_0\
    );
\ParamOutput_DP[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \MultiplexerOutput_DP_reg[31]\(17),
      I1 => ConfigModuleAddress_D(0),
      I2 => \DVSAEROutput_DP_reg[31]_0\(17),
      I3 => \ParamOutput_DP[31]_i_2_n_0\,
      O => \ParamOutput_DP[17]_i_1_n_0\
    );
\ParamOutput_DP[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \MultiplexerOutput_DP_reg[31]\(18),
      I1 => ConfigModuleAddress_D(0),
      I2 => \DVSAEROutput_DP_reg[31]_0\(18),
      I3 => \ParamOutput_DP[31]_i_2_n_0\,
      O => \ParamOutput_DP[18]_i_1_n_0\
    );
\ParamOutput_DP[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \MultiplexerOutput_DP_reg[31]\(19),
      I1 => ConfigModuleAddress_D(0),
      I2 => \DVSAEROutput_DP_reg[31]_0\(19),
      I3 => \ParamOutput_DP[31]_i_2_n_0\,
      O => \ParamOutput_DP[19]_i_1_n_0\
    );
\ParamOutput_DP[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \MultiplexerOutput_DP_reg[31]\(1),
      I1 => ConfigModuleAddress_D(0),
      I2 => \DVSAEROutput_DP_reg[31]_0\(1),
      I3 => \ParamOutput_DP[31]_i_2_n_0\,
      O => \ParamOutput_DP[1]_i_1_n_0\
    );
\ParamOutput_DP[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \MultiplexerOutput_DP_reg[31]\(20),
      I1 => ConfigModuleAddress_D(0),
      I2 => \DVSAEROutput_DP_reg[31]_0\(20),
      I3 => \ParamOutput_DP[31]_i_2_n_0\,
      O => \ParamOutput_DP[20]_i_1_n_0\
    );
\ParamOutput_DP[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \MultiplexerOutput_DP_reg[31]\(21),
      I1 => ConfigModuleAddress_D(0),
      I2 => \DVSAEROutput_DP_reg[31]_0\(21),
      I3 => \ParamOutput_DP[31]_i_2_n_0\,
      O => \ParamOutput_DP[21]_i_1_n_0\
    );
\ParamOutput_DP[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \MultiplexerOutput_DP_reg[31]\(22),
      I1 => ConfigModuleAddress_D(0),
      I2 => \DVSAEROutput_DP_reg[31]_0\(22),
      I3 => \ParamOutput_DP[31]_i_2_n_0\,
      O => \ParamOutput_DP[22]_i_1_n_0\
    );
\ParamOutput_DP[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \MultiplexerOutput_DP_reg[31]\(23),
      I1 => ConfigModuleAddress_D(0),
      I2 => \DVSAEROutput_DP_reg[31]_0\(23),
      I3 => \ParamOutput_DP[31]_i_2_n_0\,
      O => \ParamOutput_DP[23]_i_1_n_0\
    );
\ParamOutput_DP[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \MultiplexerOutput_DP_reg[31]\(24),
      I1 => ConfigModuleAddress_D(0),
      I2 => \DVSAEROutput_DP_reg[31]_0\(24),
      I3 => \ParamOutput_DP[31]_i_2_n_0\,
      O => \ParamOutput_DP[24]_i_1_n_0\
    );
\ParamOutput_DP[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \MultiplexerOutput_DP_reg[31]\(25),
      I1 => ConfigModuleAddress_D(0),
      I2 => \DVSAEROutput_DP_reg[31]_0\(25),
      I3 => \ParamOutput_DP[31]_i_2_n_0\,
      O => \ParamOutput_DP[25]_i_1_n_0\
    );
\ParamOutput_DP[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \MultiplexerOutput_DP_reg[31]\(26),
      I1 => ConfigModuleAddress_D(0),
      I2 => \DVSAEROutput_DP_reg[31]_0\(26),
      I3 => \ParamOutput_DP[31]_i_2_n_0\,
      O => \ParamOutput_DP[26]_i_1_n_0\
    );
\ParamOutput_DP[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \MultiplexerOutput_DP_reg[31]\(27),
      I1 => ConfigModuleAddress_D(0),
      I2 => \DVSAEROutput_DP_reg[31]_0\(27),
      I3 => \ParamOutput_DP[31]_i_2_n_0\,
      O => \ParamOutput_DP[27]_i_1_n_0\
    );
\ParamOutput_DP[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \MultiplexerOutput_DP_reg[31]\(28),
      I1 => ConfigModuleAddress_D(0),
      I2 => \DVSAEROutput_DP_reg[31]_0\(28),
      I3 => \ParamOutput_DP[31]_i_2_n_0\,
      O => \ParamOutput_DP[28]_i_1_n_0\
    );
\ParamOutput_DP[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \MultiplexerOutput_DP_reg[31]\(29),
      I1 => ConfigModuleAddress_D(0),
      I2 => \DVSAEROutput_DP_reg[31]_0\(29),
      I3 => \ParamOutput_DP[31]_i_2_n_0\,
      O => \ParamOutput_DP[29]_i_1_n_0\
    );
\ParamOutput_DP[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \MultiplexerOutput_DP_reg[31]\(2),
      I1 => ConfigModuleAddress_D(0),
      I2 => \DVSAEROutput_DP_reg[31]_0\(2),
      I3 => \ParamOutput_DP[31]_i_2_n_0\,
      O => \ParamOutput_DP[2]_i_1_n_0\
    );
\ParamOutput_DP[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \MultiplexerOutput_DP_reg[31]\(30),
      I1 => ConfigModuleAddress_D(0),
      I2 => \DVSAEROutput_DP_reg[31]_0\(30),
      I3 => \ParamOutput_DP[31]_i_2_n_0\,
      O => \ParamOutput_DP[30]_i_1_n_0\
    );
\ParamOutput_DP[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \MultiplexerOutput_DP_reg[31]\(31),
      I1 => ConfigModuleAddress_D(0),
      I2 => \DVSAEROutput_DP_reg[31]_0\(31),
      I3 => \ParamOutput_DP[31]_i_2_n_0\,
      O => \ParamOutput_DP[31]_i_1_n_0\
    );
\ParamOutput_DP[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => ConfigModuleAddress_D(4),
      I1 => ConfigModuleAddress_D(3),
      I2 => ConfigModuleAddress_D(2),
      I3 => ConfigModuleAddress_D(1),
      I4 => ConfigModuleAddress_D(6),
      I5 => ConfigModuleAddress_D(5),
      O => \ParamOutput_DP[31]_i_2_n_0\
    );
\ParamOutput_DP[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \MultiplexerOutput_DP_reg[31]\(3),
      I1 => ConfigModuleAddress_D(0),
      I2 => \DVSAEROutput_DP_reg[31]_0\(3),
      I3 => \ParamOutput_DP[31]_i_2_n_0\,
      O => \ParamOutput_DP[3]_i_1_n_0\
    );
\ParamOutput_DP[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \MultiplexerOutput_DP_reg[31]\(4),
      I1 => ConfigModuleAddress_D(0),
      I2 => \DVSAEROutput_DP_reg[31]_0\(4),
      I3 => \ParamOutput_DP[31]_i_2_n_0\,
      O => \ParamOutput_DP[4]_i_1_n_0\
    );
\ParamOutput_DP[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \MultiplexerOutput_DP_reg[31]\(5),
      I1 => ConfigModuleAddress_D(0),
      I2 => \DVSAEROutput_DP_reg[31]_0\(5),
      I3 => \ParamOutput_DP[31]_i_2_n_0\,
      O => \ParamOutput_DP[5]_i_1_n_0\
    );
\ParamOutput_DP[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \MultiplexerOutput_DP_reg[31]\(6),
      I1 => ConfigModuleAddress_D(0),
      I2 => \DVSAEROutput_DP_reg[31]_0\(6),
      I3 => \ParamOutput_DP[31]_i_2_n_0\,
      O => \ParamOutput_DP[6]_i_1_n_0\
    );
\ParamOutput_DP[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \MultiplexerOutput_DP_reg[31]\(7),
      I1 => ConfigModuleAddress_D(0),
      I2 => \DVSAEROutput_DP_reg[31]_0\(7),
      I3 => \ParamOutput_DP[31]_i_2_n_0\,
      O => \ParamOutput_DP[7]_i_1_n_0\
    );
\ParamOutput_DP[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \MultiplexerOutput_DP_reg[31]\(8),
      I1 => ConfigModuleAddress_D(0),
      I2 => \DVSAEROutput_DP_reg[31]_0\(8),
      I3 => \ParamOutput_DP[31]_i_2_n_0\,
      O => \ParamOutput_DP[8]_i_1_n_0\
    );
\ParamOutput_DP[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => \MultiplexerOutput_DP_reg[31]\(9),
      I1 => ConfigModuleAddress_D(0),
      I2 => \DVSAEROutput_DP_reg[31]_0\(9),
      I3 => \ParamOutput_DP[31]_i_2_n_0\,
      O => \ParamOutput_DP[9]_i_1_n_0\
    );
\ParamOutput_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \ParamOutput_DP[0]_i_1_n_0\,
      Q => ParamOutput_DP(0)
    );
\ParamOutput_DP_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \ParamOutput_DP[10]_i_1_n_0\,
      Q => ParamOutput_DP(10)
    );
\ParamOutput_DP_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \ParamOutput_DP[11]_i_1_n_0\,
      Q => ParamOutput_DP(11)
    );
\ParamOutput_DP_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \ParamOutput_DP[12]_i_1_n_0\,
      Q => ParamOutput_DP(12)
    );
\ParamOutput_DP_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \ParamOutput_DP[13]_i_1_n_0\,
      Q => ParamOutput_DP(13)
    );
\ParamOutput_DP_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \ParamOutput_DP[14]_i_1_n_0\,
      Q => ParamOutput_DP(14)
    );
\ParamOutput_DP_reg[15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \ParamOutput_DP[15]_i_1_n_0\,
      Q => ParamOutput_DP(15)
    );
\ParamOutput_DP_reg[16]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => \ParamOutput_DP[16]_i_1_n_0\,
      Q => ParamOutput_DP(16)
    );
\ParamOutput_DP_reg[17]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => \ParamOutput_DP[17]_i_1_n_0\,
      Q => ParamOutput_DP(17)
    );
\ParamOutput_DP_reg[18]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => \ParamOutput_DP[18]_i_1_n_0\,
      Q => ParamOutput_DP(18)
    );
\ParamOutput_DP_reg[19]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => \ParamOutput_DP[19]_i_1_n_0\,
      Q => ParamOutput_DP(19)
    );
\ParamOutput_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \ParamOutput_DP[1]_i_1_n_0\,
      Q => ParamOutput_DP(1)
    );
\ParamOutput_DP_reg[20]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => \ParamOutput_DP[20]_i_1_n_0\,
      Q => ParamOutput_DP(20)
    );
\ParamOutput_DP_reg[21]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => \ParamOutput_DP[21]_i_1_n_0\,
      Q => ParamOutput_DP(21)
    );
\ParamOutput_DP_reg[22]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => \ParamOutput_DP[22]_i_1_n_0\,
      Q => ParamOutput_DP(22)
    );
\ParamOutput_DP_reg[23]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => \ParamOutput_DP[23]_i_1_n_0\,
      Q => ParamOutput_DP(23)
    );
\ParamOutput_DP_reg[24]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => \ParamOutput_DP[24]_i_1_n_0\,
      Q => ParamOutput_DP(24)
    );
\ParamOutput_DP_reg[25]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => \ParamOutput_DP[25]_i_1_n_0\,
      Q => ParamOutput_DP(25)
    );
\ParamOutput_DP_reg[26]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => \ParamOutput_DP[26]_i_1_n_0\,
      Q => ParamOutput_DP(26)
    );
\ParamOutput_DP_reg[27]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => \ParamOutput_DP[27]_i_1_n_0\,
      Q => ParamOutput_DP(27)
    );
\ParamOutput_DP_reg[28]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => \ParamOutput_DP[28]_i_1_n_0\,
      Q => ParamOutput_DP(28)
    );
\ParamOutput_DP_reg[29]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => \ParamOutput_DP[29]_i_1_n_0\,
      Q => ParamOutput_DP(29)
    );
\ParamOutput_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \ParamOutput_DP[2]_i_1_n_0\,
      Q => ParamOutput_DP(2)
    );
\ParamOutput_DP_reg[30]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(1),
      D => \ParamOutput_DP[30]_i_1_n_0\,
      Q => ParamOutput_DP(30)
    );
\ParamOutput_DP_reg[31]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(2),
      D => \ParamOutput_DP[31]_i_1_n_0\,
      Q => ParamOutput_DP(31)
    );
\ParamOutput_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \ParamOutput_DP[3]_i_1_n_0\,
      Q => ParamOutput_DP(3)
    );
\ParamOutput_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \ParamOutput_DP[4]_i_1_n_0\,
      Q => ParamOutput_DP(4)
    );
\ParamOutput_DP_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \ParamOutput_DP[5]_i_1_n_0\,
      Q => ParamOutput_DP(5)
    );
\ParamOutput_DP_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \ParamOutput_DP[6]_i_1_n_0\,
      Q => ParamOutput_DP(6)
    );
\ParamOutput_DP_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \ParamOutput_DP[7]_i_1_n_0\,
      Q => ParamOutput_DP(7)
    );
\ParamOutput_DP_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \ParamOutput_DP[8]_i_1_n_0\,
      Q => ParamOutput_DP(8)
    );
\ParamOutput_DP_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__8\(0),
      D => \ParamOutput_DP[9]_i_1_n_0\,
      Q => ParamOutput_DP(9)
    );
ReadOperationReg_SP_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => ReadOperationReg_SN,
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(1),
      D => data3(6),
      Q => ReadOperationReg_SP
    );
SPIClockEdgeDetectorReg_S_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__7\(0),
      D => SPIClockSync_C,
      Q => \^spiclockedgedetectorreg_s\
    );
SPIMISO_DZO_reg: unisim.vcomponents.FDRE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SPIMISOReg_DZ,
      Q => SPIMISO_DZO,
      R => '0'
    );
SPISlaveSelectEdgeDetectorReg_S_reg: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => SPISlaveSelectSync_SB,
      PRE => \SyncSignalSyncFF_S_reg_rep__7\(0),
      Q => SPISlaveSelectEdgeDetectorReg_S
    );
\State_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => spiBitCounter_n_6,
      Q => \^spimisoreg_dz0\
    );
\State_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => spiBitCounter_n_5,
      Q => State_DP(1)
    );
spiBitCounter: entity work.\brd_testAERDVSSM_0_0_Counter__parameterized0\
     port map (
      D(0) => ShiftReg_DN(0),
      E(0) => ReadOperationReg_SN,
      LogicClk_CI => LogicClk_CI,
      \ParamAddressReg_DP_reg[0]_rep\(0) => ParamAddressReg_DN,
      \ParamInput_DP_reg[7]\ => spiBitCounter_n_1,
      \ParamInput_DP_reg[8]\ => spiBitCounter_n_7,
      \ParamInput_DP_reg[8]_0\(0) => \^dvsaerconfigreg_dp_reg[filterpixel0column_d][8]_0\(8),
      Q(0) => ParamOutput_DP(0),
      ReadOperationReg_SP => ReadOperationReg_SP,
      SPIClockEdgeDetectorReg_S_reg => \^spiclockedgedetectorreg_s\,
      SPIClockSync_C => SPIClockSync_C,
      SPISlaveSelectEdgeDetectorReg_S => SPISlaveSelectEdgeDetectorReg_S,
      SPISlaveSelectSync_SB => SPISlaveSelectSync_SB,
      \ShiftReg_DP_reg[0]\ => spiBitCounter_n_4,
      \ShiftReg_DP_reg[0]_0\(0) => data2(1),
      State_DP(0) => State_DP(1),
      \State_DP_reg[0]\ => spiBitCounter_n_6,
      \State_DP_reg[0]_0\ => \^spimisoreg_dz0\,
      \State_DP_reg[1]\ => spiBitCounter_n_5,
      \SyncSignalSyncFF_S_reg[0]\ => spiOutputShiftRegister_n_1,
      \SyncSignalSyncFF_S_reg_rep__6\(0) => \SyncSignalSyncFF_S_reg_rep__7\(0)
    );
spiInputShiftRegister: entity work.brd_testAERDVSSM_0_0_ShiftRegister
     port map (
      AR(0) => AR(0),
      LogicClk_CI => LogicClk_CI,
      Q(7 downto 1) => data3(6 downto 0),
      Q(0) => data2(1),
      SPIClockEdgeDetectorReg_S_reg => \^spiclockedgedetectorreg_s\,
      SPIClockSync_C => SPIClockSync_C,
      SPISlaveSelectSync_SB => SPISlaveSelectSync_SB,
      State_DP(0) => State_DP(1),
      \State_DP_reg[0]\ => \^spimisoreg_dz0\,
      \SyncSignalSyncFF_S_reg[0]\(0) => \SyncSignalSyncFF_S_reg[0]\(0)
    );
spiOutputShiftRegister: entity work.\brd_testAERDVSSM_0_0_ShiftRegister__parameterized0\
     port map (
      \Count_DP_reg[1]\ => spiBitCounter_n_4,
      D(0) => ShiftReg_DN(0),
      LogicClk_CI => LogicClk_CI,
      Q(30 downto 0) => ParamOutput_DP(31 downto 1),
      SPIClockEdgeDetectorReg_S_reg => \^spiclockedgedetectorreg_s\,
      SPIClockSync_C => SPIClockSync_C,
      SPIMISOReg_DZ => SPIMISOReg_DZ,
      SPISlaveSelectSync_SB => SPISlaveSelectSync_SB,
      \ShiftReg_DP_reg[31]_0\ => spiOutputShiftRegister_n_1,
      State_DP(0) => State_DP(1),
      \State_DP_reg[0]\ => \^spimisoreg_dz0\,
      \SyncSignalSyncFF_S_reg_rep__8\(2 downto 0) => \SyncSignalSyncFF_S_reg_rep__8\(2 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_MultiplexerStateMachine is
  port (
    SyncOutClock_CO : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 39 downto 0 );
    \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39]\ : out STD_LOGIC_VECTOR ( 39 downto 0 );
    \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39]\ : out STD_LOGIC_VECTOR ( 39 downto 0 );
    \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39]\ : out STD_LOGIC_VECTOR ( 39 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    AERSMOutFifoData_DO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    AERSMOutFifoWrite_SO : out STD_LOGIC;
    \OutFifoControl_SO_reg[Empty_S]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Count_DP_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Count_DP_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Count_DP_reg[3]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    LogicClk_CI : in STD_LOGIC;
    AR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \SyncSignalSyncFF_S_reg_rep__9\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    NOTMultiplexerConfigReg_DRun_S : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \SyncSignalSyncFF_S_reg_rep__2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep__0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \SyncSignalSyncFF_S_reg_rep__1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_2\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_3\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_5\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_6\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_7\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_8\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_9\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_10\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_11\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_12\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_13\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_14\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_15\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_16\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_17\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_18\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_19\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_20\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_21\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_22\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_23\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_24\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_25\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_26\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_27\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_28\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_29\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_30\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_31\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_32\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_33\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_34\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_35\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_36\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_37\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    SyncInClockSync_C : in STD_LOGIC;
    \FifoData_DO_reg[14]\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    \DVSAERConfigReg_D_reg[Run_S]\ : in STD_LOGIC;
    AERSMFifoAlmostFull_AI : in STD_LOGIC;
    AERSMFifoFull_AI : in STD_LOGIC;
    \DVSAERFifoControlOut_S[ReadSide][Empty_S]\ : in STD_LOGIC;
    \State_DP_reg[1]_0\ : in STD_LOGIC;
    \State_DP_reg[0]_0\ : in STD_LOGIC;
    \OutFifoControl_SO_reg[AlmostEmpty_S]\ : in STD_LOGIC;
    \OutFifoControl_SO_reg[Empty_S]_0\ : in STD_LOGIC;
    \DVSAERFifoControlOut_S[ReadSide][AlmostEmpty_S]\ : in STD_LOGIC;
    \DVSAERConfigReg_D_reg[Run_S]_rep__0_38\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_MultiplexerStateMachine : entity is "MultiplexerStateMachine";
end brd_testAERDVSSM_0_0_MultiplexerStateMachine;

architecture STRUCTURE of brd_testAERDVSSM_0_0_MultiplexerStateMachine is
  signal \AERSMOutFifoData_DO[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \AERSMOutFifoData_DO[0]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \AERSMOutFifoData_DO[10]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \AERSMOutFifoData_DO[11]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \AERSMOutFifoData_DO[12]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \AERSMOutFifoData_DO[13]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \AERSMOutFifoData_DO[14]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \AERSMOutFifoData_DO[14]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \AERSMOutFifoData_DO[1]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \AERSMOutFifoData_DO[2]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \AERSMOutFifoData_DO[3]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \AERSMOutFifoData_DO[4]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \AERSMOutFifoData_DO[5]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \AERSMOutFifoData_DO[6]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \AERSMOutFifoData_DO[7]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \AERSMOutFifoData_DO[8]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \AERSMOutFifoData_DO[9]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal AERSMOutFifoWrite_SO_INST_0_i_2_n_0 : STD_LOGIC;
  signal AERSMOutFifoWrite_SO_INST_0_i_3_n_0 : STD_LOGIC;
  signal AERSMOutFifoWrite_SO_INST_0_i_4_n_0 : STD_LOGIC;
  signal AERSMOutFifoWrite_SO_INST_0_i_7_n_0 : STD_LOGIC;
  signal AERSMOutFifoWrite_SO_INST_0_i_8_n_0 : STD_LOGIC;
  signal AERSMOutFifoWrite_SO_INST_0_i_9_n_0 : STD_LOGIC;
  signal HighestTimestampSent_SP : STD_LOGIC;
  signal HighestTimestampSent_SP_i_3_n_0 : STD_LOGIC;
  signal HighestTimestampSent_SP_i_6_n_0 : STD_LOGIC;
  signal Overflow_S : STD_LOGIC;
  signal PreviousData_DP : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal StateTimestampNext_DN : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal StateTimestampNext_DP : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal State_DN : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal State_DP : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal \State_DP[1]_i_4_n_0\ : STD_LOGIC;
  signal \State_DP[2]_i_3_n_0\ : STD_LOGIC;
  signal \State_DP[4]_i_4_n_0\ : STD_LOGIC;
  signal \State_DP[4]_i_5_n_0\ : STD_LOGIC;
  signal TimestampOverflowBufferOverflow_S : STD_LOGIC;
  signal TimestampOverflow_S : STD_LOGIC;
  signal TimestampResetBuffer_S : STD_LOGIC;
  signal \bl.fifo_18_inst_bl.fifo_18_bl_i_3_n_0\ : STD_LOGIC;
  signal timestampChangeDetector_n_3 : STD_LOGIC;
  signal timestampChangeDetector_n_4 : STD_LOGIC;
  signal tsGenerator_n_1 : STD_LOGIC;
  signal tsGenerator_n_10 : STD_LOGIC;
  signal tsGenerator_n_11 : STD_LOGIC;
  signal tsGenerator_n_12 : STD_LOGIC;
  signal tsGenerator_n_13 : STD_LOGIC;
  signal tsGenerator_n_14 : STD_LOGIC;
  signal tsGenerator_n_15 : STD_LOGIC;
  signal tsGenerator_n_16 : STD_LOGIC;
  signal tsGenerator_n_17 : STD_LOGIC;
  signal tsGenerator_n_18 : STD_LOGIC;
  signal tsGenerator_n_19 : STD_LOGIC;
  signal tsGenerator_n_2 : STD_LOGIC;
  signal tsGenerator_n_20 : STD_LOGIC;
  signal tsGenerator_n_21 : STD_LOGIC;
  signal tsGenerator_n_22 : STD_LOGIC;
  signal tsGenerator_n_23 : STD_LOGIC;
  signal tsGenerator_n_24 : STD_LOGIC;
  signal tsGenerator_n_25 : STD_LOGIC;
  signal tsGenerator_n_26 : STD_LOGIC;
  signal tsGenerator_n_3 : STD_LOGIC;
  signal tsGenerator_n_4 : STD_LOGIC;
  signal tsGenerator_n_5 : STD_LOGIC;
  signal tsGenerator_n_6 : STD_LOGIC;
  signal tsGenerator_n_7 : STD_LOGIC;
  signal tsGenerator_n_8 : STD_LOGIC;
  signal tsGenerator_n_9 : STD_LOGIC;
  signal tsOverflowBuffer_n_15 : STD_LOGIC;
  signal tsOverflowBuffer_n_16 : STD_LOGIC;
  signal tsOverflowBuffer_n_17 : STD_LOGIC;
  signal tsOverflowBuffer_n_21 : STD_LOGIC;
  signal tsResetBuffer_n_3 : STD_LOGIC;
  signal tsSynchronizer_n_2 : STD_LOGIC;
  signal tsSynchronizer_n_3 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \AERSMOutFifoData_DO[0]_INST_0_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \AERSMOutFifoData_DO[0]_INST_0_i_2\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \AERSMOutFifoData_DO[14]_INST_0_i_3\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of AERSMOutFifoWrite_SO_INST_0_i_3 : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of AERSMOutFifoWrite_SO_INST_0_i_4 : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \StateTimestampNext_DP[1]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \StateTimestampNext_DP[2]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \State_DP[2]_i_3\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \State_DP[4]_i_4\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \State_DP[4]_i_5\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \bl.fifo_18_inst_bl.fifo_18_bl_i_2\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \bl.fifo_18_inst_bl.fifo_18_bl_i_3\ : label is "soft_lutpair41";
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
\AERSMOutFifoData_DO[0]_INST_0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBFFFFF"
    )
        port map (
      I0 => State_DP(4),
      I1 => \^q\(0),
      I2 => State_DP(2),
      I3 => \^q\(1),
      I4 => \^q\(2),
      O => \AERSMOutFifoData_DO[0]_INST_0_i_1_n_0\
    );
\AERSMOutFifoData_DO[0]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF54FFFF"
    )
        port map (
      I0 => \^q\(1),
      I1 => State_DP(2),
      I2 => \^q\(2),
      I3 => State_DP(4),
      I4 => \^q\(0),
      O => \AERSMOutFifoData_DO[0]_INST_0_i_2_n_0\
    );
\AERSMOutFifoData_DO[10]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2AAAAAAA2"
    )
        port map (
      I0 => \FifoData_DO_reg[14]\(10),
      I1 => \^q\(0),
      I2 => State_DP(4),
      I3 => \^q\(2),
      I4 => State_DP(2),
      I5 => \^q\(1),
      O => \AERSMOutFifoData_DO[10]_INST_0_i_1_n_0\
    );
\AERSMOutFifoData_DO[11]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2AAAAAAA2"
    )
        port map (
      I0 => \FifoData_DO_reg[14]\(11),
      I1 => \^q\(0),
      I2 => State_DP(4),
      I3 => \^q\(2),
      I4 => State_DP(2),
      I5 => \^q\(1),
      O => \AERSMOutFifoData_DO[11]_INST_0_i_2_n_0\
    );
\AERSMOutFifoData_DO[12]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2AAAAAAA2"
    )
        port map (
      I0 => \FifoData_DO_reg[14]\(12),
      I1 => \^q\(0),
      I2 => State_DP(4),
      I3 => \^q\(2),
      I4 => State_DP(2),
      I5 => \^q\(1),
      O => \AERSMOutFifoData_DO[12]_INST_0_i_1_n_0\
    );
\AERSMOutFifoData_DO[13]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2AAAAAAA2"
    )
        port map (
      I0 => \FifoData_DO_reg[14]\(13),
      I1 => \^q\(0),
      I2 => State_DP(4),
      I3 => \^q\(2),
      I4 => State_DP(2),
      I5 => \^q\(1),
      O => \AERSMOutFifoData_DO[13]_INST_0_i_1_n_0\
    );
\AERSMOutFifoData_DO[14]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2AAAAAAA2"
    )
        port map (
      I0 => \FifoData_DO_reg[14]\(14),
      I1 => \^q\(0),
      I2 => State_DP(4),
      I3 => \^q\(2),
      I4 => State_DP(2),
      I5 => \^q\(1),
      O => \AERSMOutFifoData_DO[14]_INST_0_i_2_n_0\
    );
\AERSMOutFifoData_DO[14]_INST_0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00060000"
    )
        port map (
      I0 => State_DP(2),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => State_DP(4),
      I4 => \^q\(0),
      O => \AERSMOutFifoData_DO[14]_INST_0_i_3_n_0\
    );
\AERSMOutFifoData_DO[1]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2AAAAAAA2"
    )
        port map (
      I0 => \FifoData_DO_reg[14]\(1),
      I1 => \^q\(0),
      I2 => State_DP(4),
      I3 => \^q\(2),
      I4 => State_DP(2),
      I5 => \^q\(1),
      O => \AERSMOutFifoData_DO[1]_INST_0_i_1_n_0\
    );
\AERSMOutFifoData_DO[2]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2AAAAAAA2"
    )
        port map (
      I0 => \FifoData_DO_reg[14]\(2),
      I1 => \^q\(0),
      I2 => State_DP(4),
      I3 => \^q\(2),
      I4 => State_DP(2),
      I5 => \^q\(1),
      O => \AERSMOutFifoData_DO[2]_INST_0_i_2_n_0\
    );
\AERSMOutFifoData_DO[3]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2AAAAAAA2"
    )
        port map (
      I0 => \FifoData_DO_reg[14]\(3),
      I1 => \^q\(0),
      I2 => State_DP(4),
      I3 => \^q\(2),
      I4 => State_DP(2),
      I5 => \^q\(1),
      O => \AERSMOutFifoData_DO[3]_INST_0_i_1_n_0\
    );
\AERSMOutFifoData_DO[4]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2AAAAAAA2"
    )
        port map (
      I0 => \FifoData_DO_reg[14]\(4),
      I1 => \^q\(0),
      I2 => State_DP(4),
      I3 => \^q\(2),
      I4 => State_DP(2),
      I5 => \^q\(1),
      O => \AERSMOutFifoData_DO[4]_INST_0_i_1_n_0\
    );
\AERSMOutFifoData_DO[5]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2AAAAAAA2"
    )
        port map (
      I0 => \FifoData_DO_reg[14]\(5),
      I1 => \^q\(0),
      I2 => State_DP(4),
      I3 => \^q\(2),
      I4 => State_DP(2),
      I5 => \^q\(1),
      O => \AERSMOutFifoData_DO[5]_INST_0_i_2_n_0\
    );
\AERSMOutFifoData_DO[6]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2AAAAAAA2"
    )
        port map (
      I0 => \FifoData_DO_reg[14]\(6),
      I1 => \^q\(0),
      I2 => State_DP(4),
      I3 => \^q\(2),
      I4 => State_DP(2),
      I5 => \^q\(1),
      O => \AERSMOutFifoData_DO[6]_INST_0_i_1_n_0\
    );
\AERSMOutFifoData_DO[7]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2AAAAAAA2"
    )
        port map (
      I0 => \FifoData_DO_reg[14]\(7),
      I1 => \^q\(0),
      I2 => State_DP(4),
      I3 => \^q\(2),
      I4 => State_DP(2),
      I5 => \^q\(1),
      O => \AERSMOutFifoData_DO[7]_INST_0_i_2_n_0\
    );
\AERSMOutFifoData_DO[8]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2AAAAAAA2"
    )
        port map (
      I0 => \FifoData_DO_reg[14]\(8),
      I1 => \^q\(0),
      I2 => State_DP(4),
      I3 => \^q\(2),
      I4 => State_DP(2),
      I5 => \^q\(1),
      O => \AERSMOutFifoData_DO[8]_INST_0_i_2_n_0\
    );
\AERSMOutFifoData_DO[9]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A2A2A2A2AAAAAAA2"
    )
        port map (
      I0 => \FifoData_DO_reg[14]\(9),
      I1 => \^q\(0),
      I2 => State_DP(4),
      I3 => \^q\(2),
      I4 => State_DP(2),
      I5 => \^q\(1),
      O => \AERSMOutFifoData_DO[9]_INST_0_i_2_n_0\
    );
AERSMOutFifoWrite_SO_INST_0_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => PreviousData_DP(13),
      I1 => PreviousData_DP(14),
      I2 => PreviousData_DP(12),
      I3 => AERSMOutFifoWrite_SO_INST_0_i_7_n_0,
      I4 => AERSMOutFifoWrite_SO_INST_0_i_8_n_0,
      I5 => AERSMOutFifoWrite_SO_INST_0_i_9_n_0,
      O => AERSMOutFifoWrite_SO_INST_0_i_2_n_0
    );
AERSMOutFifoWrite_SO_INST_0_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => \^q\(2),
      I1 => State_DP(2),
      I2 => \^q\(1),
      O => AERSMOutFifoWrite_SO_INST_0_i_3_n_0
    );
AERSMOutFifoWrite_SO_INST_0_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(0),
      I1 => State_DP(4),
      O => AERSMOutFifoWrite_SO_INST_0_i_4_n_0
    );
AERSMOutFifoWrite_SO_INST_0_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => PreviousData_DP(11),
      I1 => PreviousData_DP(10),
      I2 => PreviousData_DP(9),
      I3 => PreviousData_DP(8),
      O => AERSMOutFifoWrite_SO_INST_0_i_7_n_0
    );
AERSMOutFifoWrite_SO_INST_0_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => PreviousData_DP(7),
      I1 => PreviousData_DP(6),
      I2 => PreviousData_DP(5),
      I3 => PreviousData_DP(4),
      O => AERSMOutFifoWrite_SO_INST_0_i_8_n_0
    );
AERSMOutFifoWrite_SO_INST_0_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => PreviousData_DP(3),
      I1 => PreviousData_DP(2),
      I2 => PreviousData_DP(1),
      I3 => PreviousData_DP(0),
      O => AERSMOutFifoWrite_SO_INST_0_i_9_n_0
    );
HighestTimestampSent_SP_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => PreviousData_DP(14),
      I1 => PreviousData_DP(12),
      I2 => PreviousData_DP(0),
      I3 => PreviousData_DP(13),
      I4 => PreviousData_DP(3),
      I5 => PreviousData_DP(6),
      O => HighestTimestampSent_SP_i_3_n_0
    );
HighestTimestampSent_SP_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \^q\(2),
      I1 => State_DP(4),
      I2 => State_DP(2),
      I3 => PreviousData_DP(2),
      I4 => PreviousData_DP(10),
      I5 => PreviousData_DP(9),
      O => HighestTimestampSent_SP_i_6_n_0
    );
HighestTimestampSent_SP_reg: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => tsGenerator_n_26,
      Q => HighestTimestampSent_SP
    );
\StateTimestampNext_DP[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => State_DP(2),
      I1 => \^q\(0),
      I2 => State_DP(4),
      I3 => \State_DP_reg[1]_0\,
      O => StateTimestampNext_DN(1)
    );
\StateTimestampNext_DP[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \State_DP_reg[1]_0\,
      I1 => State_DP(4),
      I2 => \^q\(0),
      I3 => State_DP(2),
      O => StateTimestampNext_DN(2)
    );
\StateTimestampNext_DP_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => LogicClk_CI,
      CE => '1',
      D => StateTimestampNext_DN(1),
      PRE => \SyncSignalSyncFF_S_reg_rep__9\(0),
      Q => StateTimestampNext_DP(1)
    );
\StateTimestampNext_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => AR(1),
      D => StateTimestampNext_DN(2),
      Q => StateTimestampNext_DP(2)
    );
\State_DP[1]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \State_DP[1]_i_4_n_0\
    );
\State_DP[2]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      O => \State_DP[2]_i_3_n_0\
    );
\State_DP[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => State_DP(2),
      I1 => \^q\(2),
      O => \State_DP[4]_i_4_n_0\
    );
\State_DP[4]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => State_DP(2),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => State_DP(4),
      O => \State_DP[4]_i_5_n_0\
    );
\State_DP_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => tsOverflowBuffer_n_17,
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => State_DN(0),
      Q => \^q\(0)
    );
\State_DP_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => tsOverflowBuffer_n_17,
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => State_DN(1),
      Q => \^q\(1)
    );
\State_DP_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => tsOverflowBuffer_n_17,
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => State_DN(2),
      Q => State_DP(2)
    );
\State_DP_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => tsOverflowBuffer_n_17,
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => State_DN(3),
      Q => \^q\(2)
    );
\State_DP_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => tsOverflowBuffer_n_17,
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => State_DN(4),
      Q => State_DP(4)
    );
\TimestampBuffer_D_reg[0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => tsGenerator_n_15,
      Q => PreviousData_DP(0)
    );
\TimestampBuffer_D_reg[10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(1),
      D => tsGenerator_n_5,
      Q => PreviousData_DP(10)
    );
\TimestampBuffer_D_reg[11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(1),
      D => tsGenerator_n_4,
      Q => PreviousData_DP(11)
    );
\TimestampBuffer_D_reg[12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(1),
      D => tsGenerator_n_3,
      Q => PreviousData_DP(12)
    );
\TimestampBuffer_D_reg[13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(1),
      D => tsGenerator_n_2,
      Q => PreviousData_DP(13)
    );
\TimestampBuffer_D_reg[14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(1),
      D => tsGenerator_n_1,
      Q => PreviousData_DP(14)
    );
\TimestampBuffer_D_reg[1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => tsGenerator_n_14,
      Q => PreviousData_DP(1)
    );
\TimestampBuffer_D_reg[2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => tsGenerator_n_13,
      Q => PreviousData_DP(2)
    );
\TimestampBuffer_D_reg[3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => tsGenerator_n_12,
      Q => PreviousData_DP(3)
    );
\TimestampBuffer_D_reg[4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(0),
      D => tsGenerator_n_11,
      Q => PreviousData_DP(4)
    );
\TimestampBuffer_D_reg[5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(1),
      D => tsGenerator_n_10,
      Q => PreviousData_DP(5)
    );
\TimestampBuffer_D_reg[6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(1),
      D => tsGenerator_n_9,
      Q => PreviousData_DP(6)
    );
\TimestampBuffer_D_reg[7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(1),
      D => tsGenerator_n_8,
      Q => PreviousData_DP(7)
    );
\TimestampBuffer_D_reg[8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(1),
      D => tsGenerator_n_7,
      Q => PreviousData_DP(8)
    );
\TimestampBuffer_D_reg[9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => \SyncSignalSyncFF_S_reg_rep__9\(1),
      D => tsGenerator_n_6,
      Q => PreviousData_DP(9)
    );
\bl.fifo_18_inst_bl.fifo_18_bl_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^q\(2),
      I1 => State_DP(4),
      I2 => \^q\(1),
      I3 => \bl.fifo_18_inst_bl.fifo_18_bl_i_3_n_0\,
      O => \OutFifoControl_SO_reg[Empty_S]\
    );
\bl.fifo_18_inst_bl.fifo_18_bl_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFBFBFBC"
    )
        port map (
      I0 => State_DP(4),
      I1 => State_DP(2),
      I2 => \^q\(0),
      I3 => \DVSAERConfigReg_D_reg[Run_S]\,
      I4 => \DVSAERFifoControlOut_S[ReadSide][Empty_S]\,
      O => \bl.fifo_18_inst_bl.fifo_18_bl_i_3_n_0\
    );
\statisticsSupport.StatisticsInput1DroppedCounter\: entity work.brd_testAERDVSSM_0_0_Counter
     port map (
      D(39 downto 0) => D(39 downto 0),
      \DVSAERConfigReg_D_reg[Run_S]_rep__0\(3 downto 0) => \DVSAERConfigReg_D_reg[Run_S]_rep__0\(3 downto 0),
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_0\(3 downto 0) => \DVSAERConfigReg_D_reg[Run_S]_rep__0_0\(3 downto 0),
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_1\(3 downto 0) => \DVSAERConfigReg_D_reg[Run_S]_rep__0_1\(3 downto 0),
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_2\(3 downto 0) => \DVSAERConfigReg_D_reg[Run_S]_rep__0_2\(3 downto 0),
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_3\(3 downto 0) => \DVSAERConfigReg_D_reg[Run_S]_rep__0_3\(3 downto 0),
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_4\(3 downto 0) => \DVSAERConfigReg_D_reg[Run_S]_rep__0_4\(3 downto 0),
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_5\(3 downto 0) => \DVSAERConfigReg_D_reg[Run_S]_rep__0_5\(3 downto 0),
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_6\(3 downto 0) => \DVSAERConfigReg_D_reg[Run_S]_rep__0_6\(3 downto 0),
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_7\(3 downto 0) => \DVSAERConfigReg_D_reg[Run_S]_rep__0_7\(3 downto 0),
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_8\ => \DVSAERConfigReg_D_reg[Run_S]_rep__0_38\,
      LogicClk_CI => LogicClk_CI,
      NOTMultiplexerConfigReg_DRun_S => NOTMultiplexerConfigReg_DRun_S,
      O(3 downto 0) => O(3 downto 0),
      S(0) => S(0),
      \SyncSignalSyncFF_S_reg_rep__1\(0) => \SyncSignalSyncFF_S_reg_rep__1\(1),
      \SyncSignalSyncFF_S_reg_rep__2\(0) => \SyncSignalSyncFF_S_reg_rep__2\(0),
      \SyncSignalSyncFF_S_reg_rep__9\(0) => \SyncSignalSyncFF_S_reg_rep__9\(1)
    );
\statisticsSupport.StatisticsInput2DroppedCounter\: entity work.brd_testAERDVSSM_0_0_Counter_2
     port map (
      \Count_DP_reg[3]_0\(0) => \Count_DP_reg[3]\(0),
      \DVSAERConfigReg_D_reg[Run_S]_rep__0\(3 downto 0) => \DVSAERConfigReg_D_reg[Run_S]_rep__0_8\(3 downto 0),
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_0\(3 downto 0) => \DVSAERConfigReg_D_reg[Run_S]_rep__0_9\(3 downto 0),
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_1\(3 downto 0) => \DVSAERConfigReg_D_reg[Run_S]_rep__0_10\(3 downto 0),
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_2\(3 downto 0) => \DVSAERConfigReg_D_reg[Run_S]_rep__0_11\(3 downto 0),
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_3\(3 downto 0) => \DVSAERConfigReg_D_reg[Run_S]_rep__0_12\(3 downto 0),
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_4\(3 downto 0) => \DVSAERConfigReg_D_reg[Run_S]_rep__0_13\(3 downto 0),
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_5\(3 downto 0) => \DVSAERConfigReg_D_reg[Run_S]_rep__0_14\(3 downto 0),
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_6\(3 downto 0) => \DVSAERConfigReg_D_reg[Run_S]_rep__0_15\(3 downto 0),
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_7\(3 downto 0) => \DVSAERConfigReg_D_reg[Run_S]_rep__0_16\(3 downto 0),
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_8\(3 downto 0) => \DVSAERConfigReg_D_reg[Run_S]_rep__0_17\(3 downto 0),
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_9\ => \DVSAERConfigReg_D_reg[Run_S]_rep__0_38\,
      LogicClk_CI => LogicClk_CI,
      \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39]\(39 downto 0) => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39]\(39 downto 0),
      NOTMultiplexerConfigReg_DRun_S => NOTMultiplexerConfigReg_DRun_S,
      \SyncSignalSyncFF_S_reg_rep__1\(1 downto 0) => \SyncSignalSyncFF_S_reg_rep__1\(1 downto 0)
    );
\statisticsSupport.StatisticsInput3DroppedCounter\: entity work.brd_testAERDVSSM_0_0_Counter_3
     port map (
      \Count_DP_reg[3]_0\(0) => \Count_DP_reg[3]_0\(0),
      \DVSAERConfigReg_D_reg[Run_S]_rep__0\(3 downto 0) => \DVSAERConfigReg_D_reg[Run_S]_rep__0_18\(3 downto 0),
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_0\(3 downto 0) => \DVSAERConfigReg_D_reg[Run_S]_rep__0_19\(3 downto 0),
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_1\(3 downto 0) => \DVSAERConfigReg_D_reg[Run_S]_rep__0_20\(3 downto 0),
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_2\(3 downto 0) => \DVSAERConfigReg_D_reg[Run_S]_rep__0_21\(3 downto 0),
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_3\(3 downto 0) => \DVSAERConfigReg_D_reg[Run_S]_rep__0_22\(3 downto 0),
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_4\(3 downto 0) => \DVSAERConfigReg_D_reg[Run_S]_rep__0_23\(3 downto 0),
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_5\(3 downto 0) => \DVSAERConfigReg_D_reg[Run_S]_rep__0_24\(3 downto 0),
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_6\(3 downto 0) => \DVSAERConfigReg_D_reg[Run_S]_rep__0_25\(3 downto 0),
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_7\(3 downto 0) => \DVSAERConfigReg_D_reg[Run_S]_rep__0_26\(3 downto 0),
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_8\(3 downto 0) => \DVSAERConfigReg_D_reg[Run_S]_rep__0_27\(3 downto 0),
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_9\ => \DVSAERConfigReg_D_reg[Run_S]_rep__0_38\,
      LogicClk_CI => LogicClk_CI,
      \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39]\(39 downto 0) => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39]\(39 downto 0),
      NOTMultiplexerConfigReg_DRun_S => NOTMultiplexerConfigReg_DRun_S,
      \SyncSignalSyncFF_S_reg_rep__2\(0) => \SyncSignalSyncFF_S_reg_rep__2\(0)
    );
\statisticsSupport.StatisticsInput4DroppedCounter\: entity work.brd_testAERDVSSM_0_0_Counter_4
     port map (
      \Count_DP_reg[3]_0\(0) => \Count_DP_reg[3]_1\(0),
      \DVSAERConfigReg_D_reg[Run_S]_rep__0\(3 downto 0) => \DVSAERConfigReg_D_reg[Run_S]_rep__0_28\(3 downto 0),
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_0\(3 downto 0) => \DVSAERConfigReg_D_reg[Run_S]_rep__0_29\(3 downto 0),
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_1\(3 downto 0) => \DVSAERConfigReg_D_reg[Run_S]_rep__0_30\(3 downto 0),
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_2\(3 downto 0) => \DVSAERConfigReg_D_reg[Run_S]_rep__0_31\(3 downto 0),
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_3\(3 downto 0) => \DVSAERConfigReg_D_reg[Run_S]_rep__0_32\(3 downto 0),
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_4\(3 downto 0) => \DVSAERConfigReg_D_reg[Run_S]_rep__0_33\(3 downto 0),
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_5\(3 downto 0) => \DVSAERConfigReg_D_reg[Run_S]_rep__0_34\(3 downto 0),
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_6\(3 downto 0) => \DVSAERConfigReg_D_reg[Run_S]_rep__0_35\(3 downto 0),
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_7\(3 downto 0) => \DVSAERConfigReg_D_reg[Run_S]_rep__0_36\(3 downto 0),
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_8\(3 downto 0) => \DVSAERConfigReg_D_reg[Run_S]_rep__0_37\(3 downto 0),
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_9\ => \DVSAERConfigReg_D_reg[Run_S]_rep__0_38\,
      LogicClk_CI => LogicClk_CI,
      \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39]\(39 downto 0) => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39]\(39 downto 0),
      NOTMultiplexerConfigReg_DRun_S => NOTMultiplexerConfigReg_DRun_S,
      \SyncSignalSyncFF_S_reg_rep__0\(0) => \SyncSignalSyncFF_S_reg_rep__1\(0)
    );
timestampChangeDetector: entity work.brd_testAERDVSSM_0_0_ChangeDetector
     port map (
      AERSMOutFifoData_DO(1) => AERSMOutFifoData_DO(15),
      AERSMOutFifoData_DO(0) => AERSMOutFifoData_DO(0),
      \AERSMOutFifoData_DO[14]\ => timestampChangeDetector_n_3,
      AERSMOutFifoWrite_SO => AERSMOutFifoWrite_SO,
      \Count_DP_reg[3]\ => tsOverflowBuffer_n_21,
      \FifoData_DO_reg[0]\(0) => \FifoData_DO_reg[14]\(0),
      HighestTimestampSent_SP => HighestTimestampSent_SP,
      HighestTimestampSent_SP_reg => timestampChangeDetector_n_4,
      HighestTimestampSent_SP_reg_0 => tsOverflowBuffer_n_15,
      LogicClk_CI => LogicClk_CI,
      Q(4) => State_DP(4),
      Q(3) => \^q\(2),
      Q(2) => State_DP(2),
      Q(1 downto 0) => \^q\(1 downto 0),
      S(3) => tsGenerator_n_21,
      S(2) => tsGenerator_n_22,
      S(1) => tsGenerator_n_23,
      S(0) => tsGenerator_n_24,
      \State_DP_reg[0]\ => AERSMOutFifoWrite_SO_INST_0_i_4_n_0,
      \State_DP_reg[1]\ => tsGenerator_n_16,
      \State_DP_reg[1]_0\ => \AERSMOutFifoData_DO[0]_INST_0_i_2_n_0\,
      \State_DP_reg[1]_1\ => tsOverflowBuffer_n_16,
      \State_DP_reg[2]\ => \AERSMOutFifoData_DO[14]_INST_0_i_3_n_0\,
      \State_DP_reg[3]\ => AERSMOutFifoWrite_SO_INST_0_i_3_n_0,
      \State_DP_reg[3]_0\ => HighestTimestampSent_SP_i_6_n_0,
      \State_DP_reg[4]\ => \AERSMOutFifoData_DO[0]_INST_0_i_1_n_0\,
      \SyncSignalSyncFF_S_reg_rep__10\(0) => \SyncSignalSyncFF_S_reg_rep__9\(0),
      \TimestampBuffer_D_reg[11]\(6) => PreviousData_DP(11),
      \TimestampBuffer_D_reg[11]\(5 downto 4) => PreviousData_DP(8 downto 7),
      \TimestampBuffer_D_reg[11]\(3 downto 2) => PreviousData_DP(5 downto 4),
      \TimestampBuffer_D_reg[11]\(1 downto 0) => PreviousData_DP(1 downto 0),
      \TimestampBuffer_D_reg[13]\(0) => tsGenerator_n_25,
      \TimestampBuffer_D_reg[13]_0\ => AERSMOutFifoWrite_SO_INST_0_i_2_n_0
    );
tsGenerator: entity work.brd_testAERDVSSM_0_0_ContinuousCounter
     port map (
      \AERSMOutFifoData_DO[11]\ => tsGenerator_n_16,
      \Count_DP_reg[1]_0\ => tsGenerator_n_17,
      \DVSAERConfigReg_D_reg[Run_S]\(0) => tsSynchronizer_n_2,
      E(0) => tsGenerator_n_19,
      HighestTimestampSent_SP => HighestTimestampSent_SP,
      HighestTimestampSent_SP_reg => tsGenerator_n_20,
      HighestTimestampSent_SP_reg_0 => tsGenerator_n_26,
      HighestTimestampSent_SP_reg_1 => tsOverflowBuffer_n_15,
      LogicClk_CI => LogicClk_CI,
      Memory_SP_reg(0) => tsGenerator_n_25,
      \Output_SO_reg[0]\ => tsGenerator_n_18,
      Overflow_S => Overflow_S,
      Q(14) => tsGenerator_n_1,
      Q(13) => tsGenerator_n_2,
      Q(12) => tsGenerator_n_3,
      Q(11) => tsGenerator_n_4,
      Q(10) => tsGenerator_n_5,
      Q(9) => tsGenerator_n_6,
      Q(8) => tsGenerator_n_7,
      Q(7) => tsGenerator_n_8,
      Q(6) => tsGenerator_n_9,
      Q(5) => tsGenerator_n_10,
      Q(4) => tsGenerator_n_11,
      Q(3) => tsGenerator_n_12,
      Q(2) => tsGenerator_n_13,
      Q(1) => tsGenerator_n_14,
      Q(0) => tsGenerator_n_15,
      S(3) => tsGenerator_n_21,
      S(2) => tsGenerator_n_22,
      S(1) => tsGenerator_n_23,
      S(0) => tsGenerator_n_24,
      \State_DP_reg[4]\(4) => State_DP(4),
      \State_DP_reg[4]\(3) => \^q\(2),
      \State_DP_reg[4]\(2) => State_DP(2),
      \State_DP_reg[4]\(1 downto 0) => \^q\(1 downto 0),
      \SyncSignalSyncFF_S_reg_rep__9\(0) => \SyncSignalSyncFF_S_reg_rep__9\(1),
      \TimestampBuffer_D_reg[13]\ => AERSMOutFifoWrite_SO_INST_0_i_2_n_0,
      \TimestampBuffer_D_reg[14]\(14 downto 0) => PreviousData_DP(14 downto 0),
      \TimestampBuffer_D_reg[14]_0\ => HighestTimestampSent_SP_i_3_n_0,
      \TimestampBuffer_D_reg[8]\ => timestampChangeDetector_n_4,
      TimestampOverflow_S => TimestampOverflow_S
    );
tsOverflowBuffer: entity work.\brd_testAERDVSSM_0_0_ContinuousCounter__parameterized0\
     port map (
      AERSMFifoAlmostFull_AI => AERSMFifoAlmostFull_AI,
      AERSMFifoFull_AI => AERSMFifoFull_AI,
      AERSMOutFifoData_DO(13 downto 0) => AERSMOutFifoData_DO(14 downto 1),
      AERSMOutFifoData_DO_0_sp_1 => tsOverflowBuffer_n_16,
      D(2 downto 1) => State_DN(4 downto 3),
      D(0) => State_DN(1),
      \DVSAERConfigReg_D_reg[Run_S]\ => \DVSAERConfigReg_D_reg[Run_S]\,
      \DVSAERFifoControlOut_S[ReadSide][AlmostEmpty_S]\ => \DVSAERFifoControlOut_S[ReadSide][AlmostEmpty_S]\,
      \DVSAERFifoControlOut_S[ReadSide][Empty_S]\ => \DVSAERFifoControlOut_S[ReadSide][Empty_S]\,
      E(0) => tsOverflowBuffer_n_17,
      \FifoData_DO_reg[10]\ => \AERSMOutFifoData_DO[10]_INST_0_i_1_n_0\,
      \FifoData_DO_reg[11]\ => \AERSMOutFifoData_DO[11]_INST_0_i_2_n_0\,
      \FifoData_DO_reg[12]\ => \AERSMOutFifoData_DO[12]_INST_0_i_1_n_0\,
      \FifoData_DO_reg[13]\ => \AERSMOutFifoData_DO[13]_INST_0_i_1_n_0\,
      \FifoData_DO_reg[14]\ => \AERSMOutFifoData_DO[14]_INST_0_i_2_n_0\,
      \FifoData_DO_reg[1]\ => \AERSMOutFifoData_DO[1]_INST_0_i_1_n_0\,
      \FifoData_DO_reg[2]\ => \AERSMOutFifoData_DO[2]_INST_0_i_2_n_0\,
      \FifoData_DO_reg[3]\ => \AERSMOutFifoData_DO[3]_INST_0_i_1_n_0\,
      \FifoData_DO_reg[4]\ => \AERSMOutFifoData_DO[4]_INST_0_i_1_n_0\,
      \FifoData_DO_reg[5]\ => \AERSMOutFifoData_DO[5]_INST_0_i_2_n_0\,
      \FifoData_DO_reg[6]\ => \AERSMOutFifoData_DO[6]_INST_0_i_1_n_0\,
      \FifoData_DO_reg[7]\ => \AERSMOutFifoData_DO[7]_INST_0_i_2_n_0\,
      \FifoData_DO_reg[8]\ => \AERSMOutFifoData_DO[8]_INST_0_i_2_n_0\,
      \FifoData_DO_reg[9]\ => \AERSMOutFifoData_DO[9]_INST_0_i_2_n_0\,
      HighestTimestampSent_SP => HighestTimestampSent_SP,
      HighestTimestampSent_SP_reg => tsOverflowBuffer_n_15,
      LogicClk_CI => LogicClk_CI,
      \OutFifoControl_SO_reg[AlmostEmpty_S]\ => \OutFifoControl_SO_reg[AlmostEmpty_S]\,
      Q(13 downto 0) => PreviousData_DP(14 downto 1),
      \StateTimestampNext_DP_reg[1]\(0) => StateTimestampNext_DP(1),
      \State_DP_reg[0]\ => timestampChangeDetector_n_3,
      \State_DP_reg[0]_0\ => \State_DP_reg[0]_0\,
      \State_DP_reg[0]_1\ => tsResetBuffer_n_3,
      \State_DP_reg[0]_2\(0) => tsGenerator_n_19,
      \State_DP_reg[1]\ => tsGenerator_n_16,
      \State_DP_reg[1]_0\ => \State_DP[1]_i_4_n_0\,
      \State_DP_reg[2]\ => \AERSMOutFifoData_DO[14]_INST_0_i_3_n_0\,
      \State_DP_reg[2]_0\ => \State_DP[4]_i_4_n_0\,
      \State_DP_reg[2]_1\ => \State_DP[4]_i_5_n_0\,
      \State_DP_reg[3]\ => tsGenerator_n_20,
      \State_DP_reg[4]\ => tsOverflowBuffer_n_21,
      \State_DP_reg[4]_0\(4) => State_DP(4),
      \State_DP_reg[4]_0\(3) => \^q\(2),
      \State_DP_reg[4]_0\(2) => State_DP(2),
      \State_DP_reg[4]_0\(1 downto 0) => \^q\(1 downto 0),
      \SyncSignalSyncFF_S_reg_rep__9\(1 downto 0) => \SyncSignalSyncFF_S_reg_rep__9\(1 downto 0),
      TimestampOverflowBufferOverflow_S => TimestampOverflowBufferOverflow_S,
      TimestampOverflow_S => TimestampOverflow_S,
      TimestampResetBuffer_S => TimestampResetBuffer_S
    );
tsResetBuffer: entity work.brd_testAERDVSSM_0_0_BufferClear
     port map (
      AERSMFifoAlmostFull_AI => AERSMFifoAlmostFull_AI,
      AERSMFifoFull_AI => AERSMFifoFull_AI,
      \Count_DP_reg[3]\ => tsOverflowBuffer_n_21,
      D(1) => State_DN(2),
      D(0) => State_DN(0),
      LogicClk_CI => LogicClk_CI,
      \OutFifoControl_SO_reg[Empty_S]\ => \OutFifoControl_SO_reg[Empty_S]_0\,
      \Output_SO_reg[0]\ => tsSynchronizer_n_3,
      Q(4) => State_DP(4),
      Q(3) => \^q\(2),
      Q(2) => State_DP(2),
      Q(1 downto 0) => \^q\(1 downto 0),
      \StateTimestampNext_DP_reg[2]\(0) => StateTimestampNext_DP(2),
      \State_DP_reg[1]\ => \State_DP_reg[1]_0\,
      \State_DP_reg[1]_0\ => \State_DP[2]_i_3_n_0\,
      \State_DP_reg[2]\ => tsResetBuffer_n_3,
      \SyncSignalSyncFF_S_reg_rep__9\(0) => \SyncSignalSyncFF_S_reg_rep__9\(1),
      TimestampResetBuffer_S => TimestampResetBuffer_S
    );
tsResetExternalDetector: entity work.brd_testAERDVSSM_0_0_PulseDetector
     port map (
      AR(0) => AR(0),
      LogicClk_CI => LogicClk_CI
    );
tsSynchronizer: entity work.brd_testAERDVSSM_0_0_TimestampSynchronizer
     port map (
      AR(0) => AR(0),
      \Count_DP_reg[14]\(0) => tsSynchronizer_n_2,
      \DVSAERConfigReg_D_reg[Run_S]\ => \DVSAERConfigReg_D_reg[Run_S]\,
      LogicClk_CI => LogicClk_CI,
      Memory_SP_reg => tsSynchronizer_n_3,
      Overflow_S => Overflow_S,
      \State_DP_reg[1]\ => tsGenerator_n_18,
      \State_DP_reg[4]\ => tsGenerator_n_17,
      SyncInClockSync_C => SyncInClockSync_C,
      SyncOutClock_CO => SyncOutClock_CO,
      \SyncSignalSyncFF_S_reg_rep__10\(0) => \SyncSignalSyncFF_S_reg_rep__9\(0),
      TimestampOverflowBufferOverflow_S => TimestampOverflowBufferOverflow_S,
      TimestampResetBuffer_S => TimestampResetBuffer_S
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0_testAERDVSSM is
  port (
    SyncOutClock_CO : out STD_LOGIC;
    DVSAERAck_SBO : out STD_LOGIC;
    DVSAERReset_SBO : out STD_LOGIC;
    SPIMISO_DZO : out STD_LOGIC;
    AERSMOutFifoData_DO : out STD_LOGIC_VECTOR ( 15 downto 0 );
    AERSMOutFifoWrite_SO : out STD_LOGIC;
    DVSAERData_AI : in STD_LOGIC_VECTOR ( 10 downto 0 );
    LogicClk_CI : in STD_LOGIC;
    Reset_RI : in STD_LOGIC;
    SPISlaveSelect_ABI : in STD_LOGIC;
    SPIClock_AI : in STD_LOGIC;
    SPIMOSI_AI : in STD_LOGIC;
    SyncInClock_AI : in STD_LOGIC;
    AERSMFifoAlmostFull_AI : in STD_LOGIC;
    AERSMFifoFull_AI : in STD_LOGIC;
    DVSAERReq_ABI : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of brd_testAERDVSSM_0_0_testAERDVSSM : entity is "testAERDVSSM";
end brd_testAERDVSSM_0_0_testAERDVSSM;

architecture STRUCTURE of brd_testAERDVSSM_0_0_testAERDVSSM is
  signal ConfigParamAddress_D : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ConfigParamInput_D : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\ : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\ : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\ : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\ : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\ : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\ : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\ : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\ : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][0]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][10]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][11]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][12]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][13]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][14]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][15]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][16]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][17]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][18]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][19]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][1]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][20]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][21]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][22]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][23]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][24]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][25]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][26]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][27]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][28]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][29]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][2]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][30]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][31]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][32]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][33]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][34]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][35]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][36]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][37]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][38]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][39]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][3]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][4]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][5]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][6]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][7]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][8]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][9]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][0]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][10]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][11]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][12]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][13]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][14]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][15]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][16]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][17]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][18]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][19]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][1]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][20]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][21]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][22]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][23]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][24]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][25]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][26]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][27]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][28]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][29]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][2]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][30]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][31]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][32]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][33]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][34]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][35]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][36]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][37]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][38]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][39]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][3]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][4]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][5]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][6]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][7]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][8]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][9]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][0]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][10]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][11]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][12]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][13]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][14]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][15]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][16]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][17]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][18]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][19]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][1]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][20]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][21]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][22]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][23]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][24]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][25]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][26]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][27]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][28]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][29]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][2]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][30]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][31]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][32]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][33]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][34]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][35]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][36]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][37]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][38]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][39]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][3]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][4]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][5]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][6]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][7]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][8]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][9]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][0]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][10]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][11]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][12]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][13]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][14]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][15]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][16]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][17]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][18]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][19]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][1]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][20]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][21]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][22]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][23]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][24]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][25]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][26]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][27]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][28]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][29]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][2]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][30]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][31]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][32]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][33]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][34]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][35]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][36]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][37]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][38]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][39]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][3]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][4]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][5]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][6]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][7]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][8]\ : STD_LOGIC;
  signal \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][9]\ : STD_LOGIC;
  signal DVSAERConfigParamOutput_D : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \DVSAERConfigReg_DP[AckDelayColumn_D]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[AckDelayRow_D]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[FilterPixel0Column_D]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[FilterPixel1Column_D]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[FilterPixel2Column_D]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[FilterPixel2Row_D]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[FilterPixel3Column_D]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[FilterPixel3Row_D]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[FilterPixel4Column_D]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[FilterPixel4Row_D]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[FilterPixel6Column_D]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[FilterPixel6Row_D]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[FilterPixel7Column_D]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[FilterPixel7Row_D]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[FilterROIEndColumn_D]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[FilterROIEndRow_D]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[FilterROIStartColumn_D]\ : STD_LOGIC;
  signal \DVSAERConfigReg_DP[FilterROIStartRow_D]\ : STD_LOGIC;
  signal \DVSAERConfigReg_D_reg[Run_S]\ : STD_LOGIC;
  signal \DVSAERFifoControlIn_S[WriteSide][Write_S]\ : STD_LOGIC;
  signal \DVSAERFifoControlOut_S[ReadSide][AlmostEmpty_S]\ : STD_LOGIC;
  signal \DVSAERFifoControlOut_S[ReadSide][Empty_S]\ : STD_LOGIC;
  signal \DVSAERFifoControlOut_S[WriteSide][AlmostFull_S]\ : STD_LOGIC;
  signal DVSAERFifoDataIn_D : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal DVSAERFifoDataOut_D : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal LogicReset_R : STD_LOGIC;
  signal \MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D]\ : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D]\ : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D]\ : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D]\ : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\ : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\ : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\ : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\ : STD_LOGIC_VECTOR ( 39 downto 0 );
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][0]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][10]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][11]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][12]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][13]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][14]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][15]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][16]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][17]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][18]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][19]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][1]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][20]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][21]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][22]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][23]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][24]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][25]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][26]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][27]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][28]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][29]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][2]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][30]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][31]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][32]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][33]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][34]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][35]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][36]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][37]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][38]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][39]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][3]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][4]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][5]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][6]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][7]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][8]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][9]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][0]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][10]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][11]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][12]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][13]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][14]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][15]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][16]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][17]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][18]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][19]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][1]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][20]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][21]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][22]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][23]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][24]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][25]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][26]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][27]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][28]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][29]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][2]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][30]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][31]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][32]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][33]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][34]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][35]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][36]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][37]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][38]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][39]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][3]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][4]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][5]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][6]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][7]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][8]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][9]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][0]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][10]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][11]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][12]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][13]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][14]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][15]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][16]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][17]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][18]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][19]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][1]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][20]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][21]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][22]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][23]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][24]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][25]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][26]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][27]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][28]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][29]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][2]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][30]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][31]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][32]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][33]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][34]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][35]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][36]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][37]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][38]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][39]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][3]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][4]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][5]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][6]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][7]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][8]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][9]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][0]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][10]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][11]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][12]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][13]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][14]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][15]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][16]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][17]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][18]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][19]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][1]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][20]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][21]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][22]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][23]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][24]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][25]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][26]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][27]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][28]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][29]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][2]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][30]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][31]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][32]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][33]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][34]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][35]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][36]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][37]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][38]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][39]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][3]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][4]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][5]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][6]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][7]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][8]\ : STD_LOGIC;
  signal \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][9]\ : STD_LOGIC;
  signal MultiplexerConfigParamOutput_D : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \MultiplexerConfigReg2_D_reg[Run_S_n_0_]\ : STD_LOGIC;
  signal \MultiplexerConfigReg_D_reg[Run_S]__0\ : STD_LOGIC;
  signal NOTMultiplexerConfigReg_DRun_S : STD_LOGIC;
  signal SPIClockEdgeDetectorReg_S : STD_LOGIC;
  signal SPIClockSync_C : STD_LOGIC;
  signal SPIMISOReg_DZ0 : STD_LOGIC;
  signal SPISlaveSelectSync_SB : STD_LOGIC;
  signal State_DP : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal SyncInClockSync_C : STD_LOGIC;
  signal dvsAerFifo_n_21 : STD_LOGIC;
  signal dvsAerFifo_n_22 : STD_LOGIC;
  signal dvsAerFifo_n_3 : STD_LOGIC;
  signal dvsAerFifo_n_4 : STD_LOGIC;
  signal dvsAerFifo_n_5 : STD_LOGIC;
  signal dvsAerSMTest_n_163 : STD_LOGIC;
  signal dvsAerSMTest_n_165 : STD_LOGIC;
  signal dvsAerSMTest_n_166 : STD_LOGIC;
  signal dvsAerSMTest_n_167 : STD_LOGIC;
  signal dvsAerSMTest_n_168 : STD_LOGIC;
  signal dvsAerSMTest_n_169 : STD_LOGIC;
  signal dvsAerSMTest_n_170 : STD_LOGIC;
  signal dvsAerSMTest_n_171 : STD_LOGIC;
  signal dvsAerSMTest_n_172 : STD_LOGIC;
  signal dvsAerSMTest_n_173 : STD_LOGIC;
  signal dvsAerSMTest_n_174 : STD_LOGIC;
  signal dvsAerSMTest_n_175 : STD_LOGIC;
  signal dvsAerSMTest_n_176 : STD_LOGIC;
  signal dvsAerSMTest_n_177 : STD_LOGIC;
  signal dvsAerSMTest_n_178 : STD_LOGIC;
  signal dvsAerSMTest_n_179 : STD_LOGIC;
  signal dvsAerSMTest_n_180 : STD_LOGIC;
  signal dvsAerSMTest_n_181 : STD_LOGIC;
  signal dvsAerSMTest_n_182 : STD_LOGIC;
  signal dvsAerSMTest_n_183 : STD_LOGIC;
  signal dvsAerSMTest_n_184 : STD_LOGIC;
  signal dvsAerSMTest_n_185 : STD_LOGIC;
  signal dvsAerSMTest_n_186 : STD_LOGIC;
  signal dvsAerSMTest_n_187 : STD_LOGIC;
  signal dvsAerSMTest_n_188 : STD_LOGIC;
  signal dvsAerSMTest_n_189 : STD_LOGIC;
  signal dvsAerSMTest_n_190 : STD_LOGIC;
  signal dvsAerSMTest_n_191 : STD_LOGIC;
  signal dvsAerSMTest_n_192 : STD_LOGIC;
  signal dvsAerSMTest_n_193 : STD_LOGIC;
  signal dvsAerSMTest_n_194 : STD_LOGIC;
  signal dvsAerSMTest_n_195 : STD_LOGIC;
  signal dvsAerSMTest_n_196 : STD_LOGIC;
  signal dvsAerSMTest_n_197 : STD_LOGIC;
  signal dvsAerSMTest_n_198 : STD_LOGIC;
  signal dvsAerSMTest_n_199 : STD_LOGIC;
  signal dvsAerSMTest_n_200 : STD_LOGIC;
  signal dvsAerSMTest_n_201 : STD_LOGIC;
  signal dvsAerSMTest_n_202 : STD_LOGIC;
  signal dvsAerSMTest_n_203 : STD_LOGIC;
  signal dvsAerSMTest_n_204 : STD_LOGIC;
  signal dvsAerSMTest_n_205 : STD_LOGIC;
  signal dvsAerSMTest_n_206 : STD_LOGIC;
  signal dvsAerSMTest_n_207 : STD_LOGIC;
  signal dvsAerSMTest_n_208 : STD_LOGIC;
  signal dvsAerSMTest_n_209 : STD_LOGIC;
  signal dvsAerSMTest_n_210 : STD_LOGIC;
  signal dvsAerSMTest_n_211 : STD_LOGIC;
  signal dvsAerSMTest_n_212 : STD_LOGIC;
  signal dvsAerSMTest_n_213 : STD_LOGIC;
  signal dvsAerSMTest_n_214 : STD_LOGIC;
  signal dvsAerSMTest_n_215 : STD_LOGIC;
  signal dvsAerSMTest_n_216 : STD_LOGIC;
  signal dvsAerSMTest_n_217 : STD_LOGIC;
  signal dvsAerSMTest_n_218 : STD_LOGIC;
  signal dvsAerSMTest_n_219 : STD_LOGIC;
  signal dvsAerSMTest_n_220 : STD_LOGIC;
  signal dvsAerSMTest_n_221 : STD_LOGIC;
  signal dvsAerSMTest_n_222 : STD_LOGIC;
  signal dvsAerSMTest_n_223 : STD_LOGIC;
  signal dvsAerSMTest_n_224 : STD_LOGIC;
  signal dvsAerSMTest_n_225 : STD_LOGIC;
  signal dvsAerSMTest_n_226 : STD_LOGIC;
  signal dvsAerSMTest_n_227 : STD_LOGIC;
  signal dvsAerSMTest_n_228 : STD_LOGIC;
  signal dvsAerSMTest_n_229 : STD_LOGIC;
  signal dvsAerSMTest_n_230 : STD_LOGIC;
  signal dvsAerSMTest_n_231 : STD_LOGIC;
  signal dvsAerSMTest_n_232 : STD_LOGIC;
  signal dvsAerSMTest_n_233 : STD_LOGIC;
  signal dvsAerSMTest_n_234 : STD_LOGIC;
  signal dvsAerSMTest_n_235 : STD_LOGIC;
  signal dvsAerSMTest_n_236 : STD_LOGIC;
  signal dvsAerSMTest_n_237 : STD_LOGIC;
  signal dvsAerSMTest_n_238 : STD_LOGIC;
  signal dvsAerSMTest_n_239 : STD_LOGIC;
  signal dvsAerSMTest_n_240 : STD_LOGIC;
  signal dvsAerSMTest_n_241 : STD_LOGIC;
  signal dvsAerSMTest_n_242 : STD_LOGIC;
  signal dvsAerSMTest_n_243 : STD_LOGIC;
  signal dvsAerSMTest_n_244 : STD_LOGIC;
  signal dvsAerSMTest_n_245 : STD_LOGIC;
  signal dvsAerSMTest_n_246 : STD_LOGIC;
  signal dvsAerSMTest_n_247 : STD_LOGIC;
  signal dvsAerSMTest_n_248 : STD_LOGIC;
  signal dvsAerSMTest_n_249 : STD_LOGIC;
  signal dvsAerSMTest_n_250 : STD_LOGIC;
  signal dvsAerSMTest_n_251 : STD_LOGIC;
  signal dvsAerSMTest_n_252 : STD_LOGIC;
  signal dvsAerSMTest_n_253 : STD_LOGIC;
  signal dvsAerSMTest_n_254 : STD_LOGIC;
  signal dvsAerSMTest_n_255 : STD_LOGIC;
  signal dvsAerSMTest_n_256 : STD_LOGIC;
  signal dvsAerSMTest_n_257 : STD_LOGIC;
  signal dvsAerSMTest_n_258 : STD_LOGIC;
  signal dvsAerSMTest_n_259 : STD_LOGIC;
  signal dvsAerSMTest_n_260 : STD_LOGIC;
  signal dvsAerSMTest_n_261 : STD_LOGIC;
  signal dvsAerSMTest_n_262 : STD_LOGIC;
  signal dvsAerSMTest_n_263 : STD_LOGIC;
  signal dvsAerSMTest_n_264 : STD_LOGIC;
  signal dvsAerSMTest_n_265 : STD_LOGIC;
  signal dvsAerSMTest_n_266 : STD_LOGIC;
  signal dvsAerSMTest_n_267 : STD_LOGIC;
  signal dvsAerSMTest_n_268 : STD_LOGIC;
  signal dvsAerSMTest_n_269 : STD_LOGIC;
  signal dvsAerSMTest_n_270 : STD_LOGIC;
  signal dvsAerSMTest_n_271 : STD_LOGIC;
  signal dvsAerSMTest_n_272 : STD_LOGIC;
  signal dvsAerSMTest_n_273 : STD_LOGIC;
  signal dvsAerSMTest_n_274 : STD_LOGIC;
  signal dvsAerSMTest_n_275 : STD_LOGIC;
  signal dvsAerSMTest_n_276 : STD_LOGIC;
  signal dvsAerSMTest_n_277 : STD_LOGIC;
  signal dvsAerSMTest_n_278 : STD_LOGIC;
  signal dvsAerSMTest_n_279 : STD_LOGIC;
  signal dvsAerSMTest_n_280 : STD_LOGIC;
  signal dvsAerSMTest_n_281 : STD_LOGIC;
  signal dvsAerSMTest_n_282 : STD_LOGIC;
  signal dvsAerSMTest_n_283 : STD_LOGIC;
  signal dvsAerSMTest_n_284 : STD_LOGIC;
  signal dvsAerSMTest_n_285 : STD_LOGIC;
  signal dvsAerSMTest_n_286 : STD_LOGIC;
  signal dvsAerSMTest_n_287 : STD_LOGIC;
  signal dvsAerSMTest_n_288 : STD_LOGIC;
  signal dvsAerSMTest_n_289 : STD_LOGIC;
  signal dvsAerSMTest_n_290 : STD_LOGIC;
  signal dvsAerSMTest_n_291 : STD_LOGIC;
  signal dvsAerSMTest_n_292 : STD_LOGIC;
  signal dvsAerSMTest_n_293 : STD_LOGIC;
  signal dvsAerSMTest_n_294 : STD_LOGIC;
  signal dvsAerSMTest_n_295 : STD_LOGIC;
  signal dvsAerSMTest_n_296 : STD_LOGIC;
  signal dvsAerSMTest_n_297 : STD_LOGIC;
  signal dvsAerSMTest_n_298 : STD_LOGIC;
  signal dvsAerSMTest_n_299 : STD_LOGIC;
  signal dvsAerSMTest_n_300 : STD_LOGIC;
  signal dvsAerSMTest_n_301 : STD_LOGIC;
  signal dvsAerSMTest_n_302 : STD_LOGIC;
  signal dvsAerSMTest_n_303 : STD_LOGIC;
  signal dvsAerSMTest_n_304 : STD_LOGIC;
  signal dvsAerSMTest_n_305 : STD_LOGIC;
  signal dvsAerSMTest_n_306 : STD_LOGIC;
  signal dvsAerSMTest_n_307 : STD_LOGIC;
  signal dvsAerSMTest_n_308 : STD_LOGIC;
  signal dvsAerSMTest_n_309 : STD_LOGIC;
  signal dvsAerSMTest_n_310 : STD_LOGIC;
  signal dvsAerSMTest_n_311 : STD_LOGIC;
  signal dvsAerSMTest_n_312 : STD_LOGIC;
  signal dvsAerSMTest_n_313 : STD_LOGIC;
  signal dvsAerSMTest_n_314 : STD_LOGIC;
  signal dvsAerSMTest_n_315 : STD_LOGIC;
  signal dvsAerSMTest_n_316 : STD_LOGIC;
  signal dvsAerSMTest_n_317 : STD_LOGIC;
  signal dvsAerSMTest_n_318 : STD_LOGIC;
  signal dvsAerSMTest_n_319 : STD_LOGIC;
  signal dvsAerSMTest_n_320 : STD_LOGIC;
  signal dvsAerSMTest_n_321 : STD_LOGIC;
  signal dvsAerSMTest_n_322 : STD_LOGIC;
  signal dvsAerSMTest_n_323 : STD_LOGIC;
  signal dvsAerSMTest_n_324 : STD_LOGIC;
  signal dvsaerSPIConfig_n_0 : STD_LOGIC;
  signal dvsaerSPIConfig_n_1 : STD_LOGIC;
  signal dvsaerSPIConfig_n_10 : STD_LOGIC;
  signal dvsaerSPIConfig_n_11 : STD_LOGIC;
  signal dvsaerSPIConfig_n_12 : STD_LOGIC;
  signal dvsaerSPIConfig_n_13 : STD_LOGIC;
  signal dvsaerSPIConfig_n_14 : STD_LOGIC;
  signal dvsaerSPIConfig_n_15 : STD_LOGIC;
  signal dvsaerSPIConfig_n_16 : STD_LOGIC;
  signal dvsaerSPIConfig_n_17 : STD_LOGIC;
  signal dvsaerSPIConfig_n_18 : STD_LOGIC;
  signal dvsaerSPIConfig_n_19 : STD_LOGIC;
  signal dvsaerSPIConfig_n_2 : STD_LOGIC;
  signal dvsaerSPIConfig_n_20 : STD_LOGIC;
  signal dvsaerSPIConfig_n_21 : STD_LOGIC;
  signal dvsaerSPIConfig_n_22 : STD_LOGIC;
  signal dvsaerSPIConfig_n_23 : STD_LOGIC;
  signal dvsaerSPIConfig_n_24 : STD_LOGIC;
  signal dvsaerSPIConfig_n_25 : STD_LOGIC;
  signal dvsaerSPIConfig_n_26 : STD_LOGIC;
  signal dvsaerSPIConfig_n_27 : STD_LOGIC;
  signal dvsaerSPIConfig_n_28 : STD_LOGIC;
  signal dvsaerSPIConfig_n_29 : STD_LOGIC;
  signal dvsaerSPIConfig_n_3 : STD_LOGIC;
  signal dvsaerSPIConfig_n_30 : STD_LOGIC;
  signal dvsaerSPIConfig_n_31 : STD_LOGIC;
  signal dvsaerSPIConfig_n_32 : STD_LOGIC;
  signal dvsaerSPIConfig_n_33 : STD_LOGIC;
  signal dvsaerSPIConfig_n_34 : STD_LOGIC;
  signal dvsaerSPIConfig_n_35 : STD_LOGIC;
  signal dvsaerSPIConfig_n_36 : STD_LOGIC;
  signal dvsaerSPIConfig_n_37 : STD_LOGIC;
  signal dvsaerSPIConfig_n_38 : STD_LOGIC;
  signal dvsaerSPIConfig_n_39 : STD_LOGIC;
  signal dvsaerSPIConfig_n_4 : STD_LOGIC;
  signal dvsaerSPIConfig_n_40 : STD_LOGIC;
  signal dvsaerSPIConfig_n_41 : STD_LOGIC;
  signal dvsaerSPIConfig_n_42 : STD_LOGIC;
  signal dvsaerSPIConfig_n_5 : STD_LOGIC;
  signal dvsaerSPIConfig_n_6 : STD_LOGIC;
  signal dvsaerSPIConfig_n_7 : STD_LOGIC;
  signal dvsaerSPIConfig_n_8 : STD_LOGIC;
  signal dvsaerSPIConfig_n_9 : STD_LOGIC;
  signal logiecResetSync_n_0 : STD_LOGIC;
  signal logiecResetSync_n_1 : STD_LOGIC;
  signal logiecResetSync_n_10 : STD_LOGIC;
  signal logiecResetSync_n_11 : STD_LOGIC;
  signal logiecResetSync_n_12 : STD_LOGIC;
  signal logiecResetSync_n_3 : STD_LOGIC;
  signal logiecResetSync_n_4 : STD_LOGIC;
  signal logiecResetSync_n_5 : STD_LOGIC;
  signal logiecResetSync_n_6 : STD_LOGIC;
  signal logiecResetSync_n_7 : STD_LOGIC;
  signal logiecResetSync_n_8 : STD_LOGIC;
  signal logiecResetSync_n_9 : STD_LOGIC;
  signal multiplexerSM_n_181 : STD_LOGIC;
  signal multiplexerSM_n_182 : STD_LOGIC;
  signal multiplexerSM_n_183 : STD_LOGIC;
  signal multiplexerSM_n_184 : STD_LOGIC;
  signal multiplexerSM_n_185 : STD_LOGIC;
  signal multiplexerSPIConfig_n_0 : STD_LOGIC;
  signal multiplexerSPIConfig_n_1 : STD_LOGIC;
  signal multiplexerSPIConfig_n_2 : STD_LOGIC;
  signal multiplexerSPIConfig_n_3 : STD_LOGIC;
  signal multiplexerSPIConfig_n_4 : STD_LOGIC;
  signal multiplexerSPIConfig_n_5 : STD_LOGIC;
  signal multiplexerSPIConfig_n_6 : STD_LOGIC;
  signal multiplexerSPIConfig_n_7 : STD_LOGIC;
  signal multiplexerSPIConfig_n_8 : STD_LOGIC;
  signal multiplexerSPIConfig_n_9 : STD_LOGIC;
  signal spiConfiguration_n_10 : STD_LOGIC;
  signal spiConfiguration_n_108 : STD_LOGIC;
  signal spiConfiguration_n_109 : STD_LOGIC;
  signal spiConfiguration_n_11 : STD_LOGIC;
  signal spiConfiguration_n_110 : STD_LOGIC;
  signal spiConfiguration_n_111 : STD_LOGIC;
  signal spiConfiguration_n_112 : STD_LOGIC;
  signal spiConfiguration_n_113 : STD_LOGIC;
  signal spiConfiguration_n_114 : STD_LOGIC;
  signal spiConfiguration_n_115 : STD_LOGIC;
  signal spiConfiguration_n_116 : STD_LOGIC;
  signal spiConfiguration_n_117 : STD_LOGIC;
  signal spiConfiguration_n_118 : STD_LOGIC;
  signal spiConfiguration_n_12 : STD_LOGIC;
  signal spiConfiguration_n_13 : STD_LOGIC;
  signal spiConfiguration_n_14 : STD_LOGIC;
  signal spiConfiguration_n_15 : STD_LOGIC;
  signal spiConfiguration_n_16 : STD_LOGIC;
  signal spiConfiguration_n_17 : STD_LOGIC;
  signal spiConfiguration_n_18 : STD_LOGIC;
  signal spiConfiguration_n_19 : STD_LOGIC;
  signal spiConfiguration_n_20 : STD_LOGIC;
  signal spiConfiguration_n_21 : STD_LOGIC;
  signal spiConfiguration_n_22 : STD_LOGIC;
  signal spiConfiguration_n_23 : STD_LOGIC;
  signal spiConfiguration_n_24 : STD_LOGIC;
  signal spiConfiguration_n_25 : STD_LOGIC;
  signal spiConfiguration_n_26 : STD_LOGIC;
  signal spiConfiguration_n_27 : STD_LOGIC;
  signal spiConfiguration_n_28 : STD_LOGIC;
  signal spiConfiguration_n_29 : STD_LOGIC;
  signal spiConfiguration_n_30 : STD_LOGIC;
  signal spiConfiguration_n_31 : STD_LOGIC;
  signal spiConfiguration_n_32 : STD_LOGIC;
  signal spiConfiguration_n_33 : STD_LOGIC;
  signal spiConfiguration_n_34 : STD_LOGIC;
  signal spiConfiguration_n_35 : STD_LOGIC;
  signal spiConfiguration_n_36 : STD_LOGIC;
  signal spiConfiguration_n_37 : STD_LOGIC;
  signal spiConfiguration_n_38 : STD_LOGIC;
  signal spiConfiguration_n_39 : STD_LOGIC;
  signal spiConfiguration_n_40 : STD_LOGIC;
  signal spiConfiguration_n_41 : STD_LOGIC;
  signal spiConfiguration_n_42 : STD_LOGIC;
  signal spiConfiguration_n_43 : STD_LOGIC;
  signal spiConfiguration_n_44 : STD_LOGIC;
  signal spiConfiguration_n_45 : STD_LOGIC;
  signal spiConfiguration_n_46 : STD_LOGIC;
  signal spiConfiguration_n_47 : STD_LOGIC;
  signal spiConfiguration_n_66 : STD_LOGIC;
  signal spiConfiguration_n_67 : STD_LOGIC;
  signal spiConfiguration_n_68 : STD_LOGIC;
  signal spiConfiguration_n_69 : STD_LOGIC;
  signal spiConfiguration_n_70 : STD_LOGIC;
  signal spiConfiguration_n_71 : STD_LOGIC;
  signal spiConfiguration_n_72 : STD_LOGIC;
  signal spiConfiguration_n_73 : STD_LOGIC;
  signal spiConfiguration_n_74 : STD_LOGIC;
  signal spiConfiguration_n_75 : STD_LOGIC;
  signal spiConfiguration_n_76 : STD_LOGIC;
  signal spiConfiguration_n_77 : STD_LOGIC;
  signal spiConfiguration_n_78 : STD_LOGIC;
  signal spiConfiguration_n_79 : STD_LOGIC;
  signal spiConfiguration_n_8 : STD_LOGIC;
  signal spiConfiguration_n_80 : STD_LOGIC;
  signal spiConfiguration_n_81 : STD_LOGIC;
  signal spiConfiguration_n_82 : STD_LOGIC;
  signal spiConfiguration_n_83 : STD_LOGIC;
  signal spiConfiguration_n_84 : STD_LOGIC;
  signal spiConfiguration_n_85 : STD_LOGIC;
  signal spiConfiguration_n_86 : STD_LOGIC;
  signal spiConfiguration_n_87 : STD_LOGIC;
  signal spiConfiguration_n_88 : STD_LOGIC;
  signal spiConfiguration_n_89 : STD_LOGIC;
  signal spiConfiguration_n_9 : STD_LOGIC;
  signal spiConfiguration_n_90 : STD_LOGIC;
  signal spiConfiguration_n_91 : STD_LOGIC;
  signal spiConfiguration_n_92 : STD_LOGIC;
  signal spiConfiguration_n_93 : STD_LOGIC;
  signal spiConfiguration_n_94 : STD_LOGIC;
  signal spiConfiguration_n_95 : STD_LOGIC;
  signal spiConfiguration_n_96 : STD_LOGIC;
  signal spiConfiguration_n_97 : STD_LOGIC;
  signal spiConfiguration_n_98 : STD_LOGIC;
  signal \spiInputShiftRegister/ShiftReg_DN\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_1,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(0),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(0)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_1,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(10),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(10)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_1,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(11),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(11)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_1,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(12),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(12)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_1,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(13),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(13)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_1,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(14),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(14)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_1,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(15),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(15)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][16]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_1,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(16),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(16)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][17]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_1,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(17),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(17)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][18]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_1,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(18),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(18)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][19]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_1,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(19),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(19)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_1,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(1),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(1)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][20]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_4,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(20),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(20)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][21]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_4,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(21),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(21)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][22]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_4,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(22),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(22)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][23]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_4,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(23),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(23)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][24]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_4,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(24),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(24)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][25]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_4,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(25),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(25)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][26]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_4,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(26),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(26)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][27]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_4,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(27),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(27)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][28]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_4,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(28),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(28)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][29]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_4,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(29),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(29)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_1,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(2),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(2)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][30]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_4,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(30),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(30)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][31]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_4,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(31),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(31)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][32]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_4,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(32),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(32)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][33]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_4,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(33),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(33)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][34]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_4,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(34),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(34)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][35]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_4,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(35),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(35)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][36]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_4,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(36),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(36)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][37]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_4,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(37),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(37)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][38]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_4,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(38),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(38)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_4,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(39),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(39)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_1,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(3),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(3)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_1,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(4),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(4)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_1,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(5),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(5)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_1,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(6),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(6)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_1,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(7),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(7)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_1,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(8),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(8)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_1,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(9),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(9)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_7,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(0),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(0)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_7,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(10),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(10)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_7,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(11),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(11)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_7,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(12),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(12)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_7,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(13),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(13)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_7,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(14),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(14)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_7,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(15),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(15)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][16]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_7,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(16),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(16)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][17]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_7,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(17),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(17)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][18]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_7,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(18),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(18)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][19]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_7,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(19),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(19)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_7,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(1),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(1)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][20]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_7,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(20),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(20)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][21]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_7,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(21),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(21)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][22]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_7,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(22),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(22)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][23]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_7,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(23),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(23)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][24]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_7,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(24),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(24)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][25]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_7,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(25),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(25)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][26]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_7,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(26),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(26)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][27]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_7,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(27),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(27)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][28]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_7,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(28),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(28)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][29]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_7,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(29),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(29)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_7,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(2),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(2)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][30]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_7,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(30),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(30)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][31]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_7,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(31),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(31)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][32]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_7,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(32),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(32)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][33]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_7,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(33),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(33)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][34]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_7,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(34),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(34)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][35]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_7,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(35),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(35)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][36]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_7,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(36),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(36)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][37]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_7,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(37),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(37)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][38]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_7,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(38),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(38)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_7,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(39),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(39)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_7,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(3),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(3)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_7,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(4),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(4)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_7,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(5),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(5)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_7,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(6),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(6)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_7,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(7),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(7)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_7,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(8),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(8)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_7,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(9),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(9)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_7,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(0),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(0)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_5,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(10),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(10)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_5,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(11),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(11)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_0,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(12),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(12)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_0,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(13),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(13)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_0,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(14),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(14)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_0,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(15),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(15)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][16]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_0,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(16),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(16)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][17]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_0,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(17),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(17)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][18]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_0,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(18),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(18)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][19]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_0,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(19),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(19)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_7,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(1),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(1)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][20]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_6,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(20),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(20)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][21]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_6,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(21),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(21)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][22]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_6,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(22),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(22)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][23]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_6,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(23),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(23)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][24]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_6,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(24),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(24)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][25]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_6,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(25),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(25)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][26]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_6,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(26),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(26)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][27]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_6,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(27),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(27)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][28]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_6,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(28),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(28)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][29]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_6,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(29),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(29)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_7,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(2),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(2)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][30]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_6,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(30),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(30)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][31]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_6,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(31),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(31)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][32]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_5,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(32),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(32)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][33]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_5,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(33),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(33)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][34]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_5,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(34),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(34)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][35]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_5,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(35),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(35)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][36]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_5,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(36),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(36)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][37]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_5,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(37),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(37)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][38]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_5,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(38),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(38)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][39]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_5,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(39),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(39)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_7,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(3),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(3)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_7,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(4),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(4)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_7,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(5),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(5)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_7,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(6),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(6)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_7,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(7),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(7)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_7,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(8),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(8)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_7,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(9),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(9)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_1,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(0),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(0)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_1,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(10),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(10)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_1,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(11),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(11)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_0,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(12),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(12)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_0,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(13),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(13)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_0,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(14),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(14)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_0,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(15),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(15)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][16]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_0,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(16),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(16)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][17]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_0,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(17),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(17)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][18]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_0,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(18),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(18)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][19]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_0,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(19),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(19)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_1,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(1),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(1)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][20]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_0,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(20),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(20)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][21]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_6,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(21),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(21)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][22]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_6,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(22),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(22)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][23]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_6,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(23),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(23)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][24]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_6,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(24),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(24)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][25]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_6,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(25),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(25)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][26]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_6,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(26),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(26)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][27]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_6,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(27),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(27)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][28]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_6,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(28),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(28)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][29]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_6,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(29),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(29)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_1,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(2),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(2)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][30]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_6,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(30),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(30)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][31]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_6,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(31),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(31)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][32]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_1,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(32),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(32)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][33]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_1,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(33),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(33)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][34]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_1,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(34),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(34)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][35]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_1,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(35),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(35)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][36]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_1,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(36),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(36)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][37]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_1,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(37),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(37)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][38]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_1,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(38),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(38)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_1,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(39),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(39)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_1,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(3),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(3)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_1,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(4),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(4)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_1,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(5),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(5)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_1,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(6),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(6)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_1,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(7),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(7)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_1,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(8),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(8)
    );
\DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_1,
      D => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(9),
      Q => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(9)
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(0),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][0]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(10),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][10]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(11),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][11]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(12),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][12]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(13),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][13]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(14),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][14]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(15),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][15]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][16]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(16),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][16]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][17]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(17),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][17]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][18]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(18),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][18]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][19]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(19),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][19]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(1),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][1]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][20]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(20),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][20]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][21]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(21),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][21]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][22]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(22),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][22]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][23]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(23),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][23]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][24]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(24),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][24]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][25]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(25),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][25]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][26]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(26),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][26]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][27]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(27),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][27]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][28]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(28),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][28]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][29]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(29),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][29]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(2),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][2]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][30]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(30),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][30]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][31]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(31),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][31]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][32]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(32),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][32]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][33]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(33),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][33]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][34]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(34),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][34]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][35]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(35),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][35]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][36]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(36),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][36]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][37]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(37),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][37]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][38]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(38),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][38]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(39),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][39]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(3),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][3]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(4),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][4]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(5),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][5]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(6),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][6]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(7),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][7]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(8),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][8]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D]__0\(9),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][9]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(0),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][0]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(10),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][10]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(11),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][11]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(12),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][12]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(13),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][13]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(14),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][14]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(15),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][15]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][16]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(16),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][16]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][17]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(17),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][17]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][18]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(18),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][18]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][19]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(19),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][19]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(1),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][1]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][20]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(20),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][20]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][21]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(21),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][21]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][22]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(22),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][22]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][23]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(23),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][23]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][24]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(24),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][24]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][25]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(25),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][25]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][26]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(26),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][26]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][27]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(27),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][27]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][28]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(28),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][28]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][29]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(29),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][29]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(2),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][2]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][30]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(30),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][30]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][31]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(31),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][31]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][32]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(32),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][32]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][33]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(33),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][33]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][34]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(34),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][34]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][35]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(35),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][35]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][36]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(36),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][36]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][37]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(37),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][37]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][38]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(38),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][38]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(39),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][39]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(3),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][3]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(4),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][4]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(5),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][5]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(6),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][6]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(7),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][7]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(8),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][8]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D]__0\(9),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][9]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(0),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][0]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_0,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(10),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][10]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_0,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(11),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][11]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_0,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(12),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][12]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_0,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(13),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][13]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_0,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(14),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][14]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_0,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(15),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][15]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][16]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_0,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(16),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][16]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][17]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_0,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(17),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][17]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][18]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_0,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(18),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][18]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][19]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_0,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(19),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][19]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(1),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][1]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][20]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_6,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(20),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][20]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][21]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_6,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(21),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][21]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][22]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_6,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(22),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][22]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][23]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_6,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(23),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][23]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][24]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_6,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(24),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][24]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][25]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_6,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(25),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][25]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][26]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_6,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(26),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][26]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][27]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_6,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(27),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][27]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][28]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_6,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(28),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][28]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][29]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_6,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(29),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][29]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(2),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][2]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][30]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_6,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(30),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][30]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][31]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_6,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(31),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][31]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][32]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(32),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][32]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][33]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(33),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][33]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][34]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(34),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][34]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][35]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(35),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][35]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][36]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(36),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][36]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][37]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(37),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][37]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][38]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(38),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][38]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(39),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][39]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(3),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][3]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(4),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][4]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(5),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][5]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(6),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][6]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(7),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][7]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(8),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][8]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_0,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsRow_D]__0\(9),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][9]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(0),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][0]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_0,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(10),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][10]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_0,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(11),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][11]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_0,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(12),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][12]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_0,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(13),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][13]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_0,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(14),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][14]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_0,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(15),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][15]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][16]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_0,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(16),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][16]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][17]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_0,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(17),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][17]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][18]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_0,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(18),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][18]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][19]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_0,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(19),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][19]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(1),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][1]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][20]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_6,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(20),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][20]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][21]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_6,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(21),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][21]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][22]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_6,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(22),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][22]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][23]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_6,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(23),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][23]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][24]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_6,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(24),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][24]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][25]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_6,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(25),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][25]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][26]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_6,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(26),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][26]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][27]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_6,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(27),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][27]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][28]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_6,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(28),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][28]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][29]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_6,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(29),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][29]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(2),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][2]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][30]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_6,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(30),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][30]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_6,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(31),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][31]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][32]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(32),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][32]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][33]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(33),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][33]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][34]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(34),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][34]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][35]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(35),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][35]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][36]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(36),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][36]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][37]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(37),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][37]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][38]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(38),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][38]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(39),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][39]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(3),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][3]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(4),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][4]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(5),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][5]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(6),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][6]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(7),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][7]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_11,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(8),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][8]\
    );
\DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_0,
      D => \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D]__0\(9),
      Q => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][9]\
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_5,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D]\(0),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(0)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_5,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D]\(10),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(10)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_5,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D]\(11),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(11)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_3,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D]\(12),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(12)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_3,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D]\(13),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(13)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_3,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D]\(14),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(14)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_3,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D]\(15),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(15)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][16]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_3,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D]\(16),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(16)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][17]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_3,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D]\(17),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(17)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][18]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_3,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D]\(18),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(18)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][19]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_3,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D]\(19),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(19)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_5,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D]\(1),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(1)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][20]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_3,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D]\(20),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(20)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][21]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_3,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D]\(21),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(21)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][22]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_3,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D]\(22),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(22)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][23]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_3,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D]\(23),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(23)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][24]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_3,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D]\(24),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(24)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][25]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_3,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D]\(25),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(25)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][26]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_3,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D]\(26),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(26)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][27]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_3,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D]\(27),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(27)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][28]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_3,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D]\(28),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(28)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][29]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_3,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D]\(29),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(29)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_5,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D]\(2),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(2)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][30]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_3,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D]\(30),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(30)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][31]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_3,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D]\(31),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(31)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][32]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_3,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D]\(32),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(32)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][33]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_3,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D]\(33),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(33)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][34]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_3,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D]\(34),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(34)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][35]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_3,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D]\(35),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(35)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][36]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_6,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D]\(36),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(36)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][37]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_6,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D]\(37),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(37)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][38]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_6,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D]\(38),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(38)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][39]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_6,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D]\(39),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(39)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_5,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D]\(3),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(3)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_5,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D]\(4),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(4)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_5,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D]\(5),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(5)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_5,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D]\(6),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(6)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_5,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D]\(7),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(7)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_5,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D]\(8),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(8)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_5,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D]\(9),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(9)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_4,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D]\(0),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(0)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_3,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D]\(10),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(10)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_3,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D]\(11),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(11)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_3,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D]\(12),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(12)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_3,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D]\(13),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(13)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_3,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D]\(14),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(14)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_3,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D]\(15),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(15)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][16]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_3,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D]\(16),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(16)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][17]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_3,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D]\(17),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(17)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][18]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_3,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D]\(18),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(18)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][19]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_3,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D]\(19),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(19)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_4,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D]\(1),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(1)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][20]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_3,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D]\(20),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(20)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][21]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_3,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D]\(21),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(21)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][22]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_3,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D]\(22),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(22)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][23]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_3,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D]\(23),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(23)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][24]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_3,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D]\(24),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(24)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][25]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_3,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D]\(25),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(25)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][26]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_3,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D]\(26),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(26)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][27]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_3,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D]\(27),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(27)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][28]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_3,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D]\(28),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(28)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][29]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_3,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D]\(29),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(29)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_3,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D]\(2),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(2)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][30]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_3,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D]\(30),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(30)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][31]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_3,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D]\(31),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(31)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][32]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_3,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D]\(32),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(32)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][33]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_3,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D]\(33),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(33)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][34]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_3,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D]\(34),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(34)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][35]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_3,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D]\(35),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(35)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][36]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_3,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D]\(36),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(36)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][37]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_3,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D]\(37),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(37)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][38]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_3,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D]\(38),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(38)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_3,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D]\(39),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(39)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_3,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D]\(3),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(3)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_3,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D]\(4),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(4)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_3,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D]\(5),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(5)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_3,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D]\(6),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(6)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_3,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D]\(7),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(7)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_3,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D]\(8),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(8)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_3,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D]\(9),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(9)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_5,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D]\(0),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(0)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_5,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D]\(10),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(10)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_5,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D]\(11),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(11)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_5,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D]\(12),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(12)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_5,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D]\(13),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(13)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_5,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D]\(14),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(14)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_5,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D]\(15),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(15)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][16]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_5,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D]\(16),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(16)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][17]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_5,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D]\(17),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(17)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][18]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_5,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D]\(18),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(18)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][19]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_5,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D]\(19),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(19)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_5,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D]\(1),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(1)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][20]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_5,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D]\(20),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(20)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][21]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_5,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D]\(21),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(21)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][22]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_5,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D]\(22),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(22)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][23]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_5,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D]\(23),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(23)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][24]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_5,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D]\(24),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(24)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][25]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_5,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D]\(25),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(25)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][26]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_5,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D]\(26),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(26)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][27]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_5,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D]\(27),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(27)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][28]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_5,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D]\(28),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(28)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][29]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_5,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D]\(29),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(29)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_5,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D]\(2),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(2)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][30]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_5,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D]\(30),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(30)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][31]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_5,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D]\(31),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(31)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][32]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_5,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D]\(32),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(32)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][33]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_5,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D]\(33),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(33)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][34]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_5,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D]\(34),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(34)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][35]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_5,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D]\(35),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(35)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][36]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_5,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D]\(36),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(36)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][37]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_5,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D]\(37),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(37)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][38]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_5,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D]\(38),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(38)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_5,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D]\(39),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(39)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_5,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D]\(3),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(3)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_5,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D]\(4),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(4)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_5,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D]\(5),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(5)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_5,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D]\(6),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(6)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_5,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D]\(7),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(7)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_5,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D]\(8),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(8)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_5,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D]\(9),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(9)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_4,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D]\(0),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(0)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_4,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D]\(10),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(10)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_4,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D]\(11),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(11)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_4,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D]\(12),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(12)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_4,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D]\(13),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(13)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_4,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D]\(14),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(14)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_4,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D]\(15),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(15)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][16]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_4,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D]\(16),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(16)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][17]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_4,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D]\(17),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(17)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][18]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_4,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D]\(18),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(18)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][19]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_4,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D]\(19),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(19)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_4,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D]\(1),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(1)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][20]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_4,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D]\(20),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(20)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][21]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_4,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D]\(21),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(21)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][22]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_4,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D]\(22),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(22)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][23]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_4,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D]\(23),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(23)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][24]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_4,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D]\(24),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(24)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][25]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_4,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D]\(25),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(25)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][26]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_4,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D]\(26),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(26)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][27]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_4,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D]\(27),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(27)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][28]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_4,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D]\(28),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(28)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][29]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_4,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D]\(29),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(29)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_4,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D]\(2),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(2)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][30]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_4,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D]\(30),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(30)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][31]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_4,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D]\(31),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(31)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][32]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_4,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D]\(32),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(32)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][33]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_4,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D]\(33),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(33)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][34]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_4,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D]\(34),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(34)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][35]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_4,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D]\(35),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(35)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][36]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_4,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D]\(36),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(36)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][37]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_4,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D]\(37),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(37)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][38]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_4,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D]\(38),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(38)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_4,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D]\(39),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(39)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_4,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D]\(3),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(3)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_4,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D]\(4),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(4)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_4,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D]\(5),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(5)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_4,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D]\(6),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(6)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_4,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D]\(7),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(7)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_4,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D]\(8),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(8)
    );
\MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_4,
      D => \MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D]\(9),
      Q => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(9)
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(0),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][0]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(10),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][10]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(11),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][11]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(12),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][12]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(13),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][13]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(14),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][14]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(15),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][15]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][16]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(16),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][16]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][17]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(17),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][17]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][18]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(18),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][18]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][19]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(19),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][19]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(1),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][1]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][20]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(20),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][20]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][21]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(21),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][21]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][22]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(22),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][22]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][23]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(23),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][23]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][24]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(24),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][24]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][25]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_0,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(25),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][25]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][26]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(26),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][26]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][27]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(27),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][27]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][28]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(28),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][28]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][29]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(29),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][29]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(2),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][2]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][30]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(30),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][30]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][31]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(31),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][31]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][32]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(32),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][32]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][33]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_0,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(33),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][33]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][34]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_0,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(34),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][34]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][35]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_0,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(35),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][35]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][36]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_6,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(36),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][36]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][37]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_6,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(37),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][37]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][38]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_6,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(38),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][38]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_6,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(39),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][39]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(3),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][3]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(4),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][4]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(5),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][5]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(6),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][6]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(7),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][7]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(8),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][8]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput1Dropped_D]__0\(9),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][9]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(0),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][0]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(10),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][10]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(11),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][11]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(12),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][12]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(13),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][13]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(14),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][14]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(15),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][15]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][16]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(16),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][16]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][17]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(17),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][17]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][18]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(18),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][18]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][19]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(19),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][19]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(1),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][1]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][20]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(20),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][20]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][21]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(21),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][21]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][22]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(22),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][22]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][23]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(23),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][23]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][24]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(24),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][24]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][25]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_0,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(25),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][25]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][26]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(26),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][26]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][27]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(27),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][27]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][28]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(28),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][28]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][29]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(29),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][29]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(2),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][2]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][30]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(30),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][30]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][31]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(31),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][31]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][32]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(32),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][32]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][33]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(33),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][33]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][34]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(34),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][34]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][35]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(35),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][35]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][36]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(36),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][36]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][37]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(37),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][37]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][38]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(38),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][38]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(39),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][39]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(3),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][3]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(4),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][4]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(5),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][5]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(6),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][6]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(7),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][7]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(8),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][8]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D]__0\(9),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][9]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(0),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][0]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(10),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][10]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(11),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][11]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(12),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][12]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(13),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][13]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_0,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(14),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][14]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_0,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(15),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][15]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][16]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(16),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][16]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][17]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(17),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][17]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][18]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(18),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][18]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][19]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(19),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][19]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(1),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][1]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][20]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(20),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][20]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][21]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(21),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][21]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][22]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(22),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][22]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][23]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(23),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][23]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][24]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(24),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][24]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][25]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_0,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(25),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][25]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][26]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(26),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][26]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][27]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(27),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][27]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][28]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(28),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][28]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][29]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(29),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][29]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(2),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][2]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][30]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(30),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][30]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][31]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(31),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][31]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][32]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(32),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][32]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][33]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(33),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][33]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][34]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(34),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][34]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][35]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(35),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][35]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][36]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(36),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][36]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][37]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(37),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][37]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][38]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(38),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][38]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(39),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][39]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(3),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][3]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(4),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][4]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(5),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][5]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(6),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][6]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(7),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][7]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(8),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][8]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_0,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D]__0\(9),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][9]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][0]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(0),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][0]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][10]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(10),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][10]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][11]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(11),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][11]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][12]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(12),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][12]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][13]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(13),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][13]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][14]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(14),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][14]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][15]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(15),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][15]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][16]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(16),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][16]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][17]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(17),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][17]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][18]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(18),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][18]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][19]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(19),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][19]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][1]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(1),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][1]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][20]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(20),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][20]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][21]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(21),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][21]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][22]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(22),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][22]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][23]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(23),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][23]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][24]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(24),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][24]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][25]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_0,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(25),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][25]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][26]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(26),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][26]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][27]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(27),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][27]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][28]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(28),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][28]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][29]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(29),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][29]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][2]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(2),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][2]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][30]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(30),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][30]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][31]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(31),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][31]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][32]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(32),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][32]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][33]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(33),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][33]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][34]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(34),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][34]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][35]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(35),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][35]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][36]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(36),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][36]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][37]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(37),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][37]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][38]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(38),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][38]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(39),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][39]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][3]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(3),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][3]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][4]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(4),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][4]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][5]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(5),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][5]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][6]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_8,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(6),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][6]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][7]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(7),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][7]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][8]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(8),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][8]\
    );
\MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][9]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_9,
      D => \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D]__0\(9),
      Q => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][9]\
    );
\MultiplexerConfigReg2_D_reg[Run_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_1,
      D => \MultiplexerConfigReg_D_reg[Run_S]__0\,
      Q => \MultiplexerConfigReg2_D_reg[Run_S_n_0_]\
    );
\MultiplexerConfigReg_D_reg[Run_S]\: unisim.vcomponents.FDCE
     port map (
      C => LogicClk_CI,
      CE => '1',
      CLR => logiecResetSync_n_1,
      D => '1',
      Q => \MultiplexerConfigReg_D_reg[Run_S]__0\
    );
dvsAerFifo: entity work.brd_testAERDVSSM_0_0_FIFO
     port map (
      AERSMFifoAlmostFull_AI => AERSMFifoAlmostFull_AI,
      AR(0) => logiecResetSync_n_12,
      \DVSAERFifoControlIn_S[WriteSide][Write_S]\ => \DVSAERFifoControlIn_S[WriteSide][Write_S]\,
      \DVSAERFifoControlOut_S[ReadSide][AlmostEmpty_S]\ => \DVSAERFifoControlOut_S[ReadSide][AlmostEmpty_S]\,
      \DVSAERFifoControlOut_S[ReadSide][Empty_S]\ => \DVSAERFifoControlOut_S[ReadSide][Empty_S]\,
      \DVSAERFifoControlOut_S[WriteSide][AlmostFull_S]\ => \DVSAERFifoControlOut_S[WriteSide][AlmostFull_S]\,
      DVSAERReq_ABI => DVSAERReq_ABI,
      \FSM_sequential_State_DP_reg[0]\ => dvsAerFifo_n_22,
      LogicClk_CI => LogicClk_CI,
      LogicReset_R => LogicReset_R,
      Q(10 downto 9) => DVSAERFifoDataIn_D(13 downto 12),
      Q(8 downto 0) => DVSAERFifoDataIn_D(8 downto 0),
      \State_DP_reg[1]\ => dvsAerFifo_n_3,
      \State_DP_reg[1]_0\ => dvsAerFifo_n_5,
      \State_DP_reg[2]\ => dvsAerFifo_n_4,
      \State_DP_reg[2]_0\(14 downto 0) => DVSAERFifoDataOut_D(14 downto 0),
      \State_DP_reg[2]_1\ => dvsAerFifo_n_21,
      \State_DP_reg[3]\ => multiplexerSM_n_181,
      \State_DP_reg[3]_0\(2) => State_DP(3),
      \State_DP_reg[3]_0\(1 downto 0) => State_DP(1 downto 0),
      SyncSignalSyncFF_S_reg_rep(0) => logiecResetSync_n_1
    );
dvsAerSMTest: entity work.brd_testAERDVSSM_0_0_DVSAERStateMachine
     port map (
      AR(1) => logiecResetSync_n_12,
      AR(0) => LogicReset_R,
      \Count_DP_reg[0]\(0) => multiplexerSM_n_183,
      \Count_DP_reg[0]_0\(0) => multiplexerSM_n_184,
      \Count_DP_reg[0]_1\(0) => multiplexerSM_n_185,
      \Count_DP_reg[11]\(3) => dvsAerSMTest_n_173,
      \Count_DP_reg[11]\(2) => dvsAerSMTest_n_174,
      \Count_DP_reg[11]\(1) => dvsAerSMTest_n_175,
      \Count_DP_reg[11]\(0) => dvsAerSMTest_n_176,
      \Count_DP_reg[11]_0\(3) => dvsAerSMTest_n_213,
      \Count_DP_reg[11]_0\(2) => dvsAerSMTest_n_214,
      \Count_DP_reg[11]_0\(1) => dvsAerSMTest_n_215,
      \Count_DP_reg[11]_0\(0) => dvsAerSMTest_n_216,
      \Count_DP_reg[11]_1\(3) => dvsAerSMTest_n_253,
      \Count_DP_reg[11]_1\(2) => dvsAerSMTest_n_254,
      \Count_DP_reg[11]_1\(1) => dvsAerSMTest_n_255,
      \Count_DP_reg[11]_1\(0) => dvsAerSMTest_n_256,
      \Count_DP_reg[11]_2\(3) => dvsAerSMTest_n_293,
      \Count_DP_reg[11]_2\(2) => dvsAerSMTest_n_294,
      \Count_DP_reg[11]_2\(1) => dvsAerSMTest_n_295,
      \Count_DP_reg[11]_2\(0) => dvsAerSMTest_n_296,
      \Count_DP_reg[15]\(3) => dvsAerSMTest_n_177,
      \Count_DP_reg[15]\(2) => dvsAerSMTest_n_178,
      \Count_DP_reg[15]\(1) => dvsAerSMTest_n_179,
      \Count_DP_reg[15]\(0) => dvsAerSMTest_n_180,
      \Count_DP_reg[15]_0\(3) => dvsAerSMTest_n_217,
      \Count_DP_reg[15]_0\(2) => dvsAerSMTest_n_218,
      \Count_DP_reg[15]_0\(1) => dvsAerSMTest_n_219,
      \Count_DP_reg[15]_0\(0) => dvsAerSMTest_n_220,
      \Count_DP_reg[15]_1\(3) => dvsAerSMTest_n_257,
      \Count_DP_reg[15]_1\(2) => dvsAerSMTest_n_258,
      \Count_DP_reg[15]_1\(1) => dvsAerSMTest_n_259,
      \Count_DP_reg[15]_1\(0) => dvsAerSMTest_n_260,
      \Count_DP_reg[15]_2\(3) => dvsAerSMTest_n_297,
      \Count_DP_reg[15]_2\(2) => dvsAerSMTest_n_298,
      \Count_DP_reg[15]_2\(1) => dvsAerSMTest_n_299,
      \Count_DP_reg[15]_2\(0) => dvsAerSMTest_n_300,
      \Count_DP_reg[19]\(3) => dvsAerSMTest_n_181,
      \Count_DP_reg[19]\(2) => dvsAerSMTest_n_182,
      \Count_DP_reg[19]\(1) => dvsAerSMTest_n_183,
      \Count_DP_reg[19]\(0) => dvsAerSMTest_n_184,
      \Count_DP_reg[19]_0\(3) => dvsAerSMTest_n_221,
      \Count_DP_reg[19]_0\(2) => dvsAerSMTest_n_222,
      \Count_DP_reg[19]_0\(1) => dvsAerSMTest_n_223,
      \Count_DP_reg[19]_0\(0) => dvsAerSMTest_n_224,
      \Count_DP_reg[19]_1\(3) => dvsAerSMTest_n_261,
      \Count_DP_reg[19]_1\(2) => dvsAerSMTest_n_262,
      \Count_DP_reg[19]_1\(1) => dvsAerSMTest_n_263,
      \Count_DP_reg[19]_1\(0) => dvsAerSMTest_n_264,
      \Count_DP_reg[19]_2\(3) => dvsAerSMTest_n_301,
      \Count_DP_reg[19]_2\(2) => dvsAerSMTest_n_302,
      \Count_DP_reg[19]_2\(1) => dvsAerSMTest_n_303,
      \Count_DP_reg[19]_2\(0) => dvsAerSMTest_n_304,
      \Count_DP_reg[23]\(3) => dvsAerSMTest_n_185,
      \Count_DP_reg[23]\(2) => dvsAerSMTest_n_186,
      \Count_DP_reg[23]\(1) => dvsAerSMTest_n_187,
      \Count_DP_reg[23]\(0) => dvsAerSMTest_n_188,
      \Count_DP_reg[23]_0\(3) => dvsAerSMTest_n_225,
      \Count_DP_reg[23]_0\(2) => dvsAerSMTest_n_226,
      \Count_DP_reg[23]_0\(1) => dvsAerSMTest_n_227,
      \Count_DP_reg[23]_0\(0) => dvsAerSMTest_n_228,
      \Count_DP_reg[23]_1\(3) => dvsAerSMTest_n_265,
      \Count_DP_reg[23]_1\(2) => dvsAerSMTest_n_266,
      \Count_DP_reg[23]_1\(1) => dvsAerSMTest_n_267,
      \Count_DP_reg[23]_1\(0) => dvsAerSMTest_n_268,
      \Count_DP_reg[23]_2\(3) => dvsAerSMTest_n_305,
      \Count_DP_reg[23]_2\(2) => dvsAerSMTest_n_306,
      \Count_DP_reg[23]_2\(1) => dvsAerSMTest_n_307,
      \Count_DP_reg[23]_2\(0) => dvsAerSMTest_n_308,
      \Count_DP_reg[27]\(3) => dvsAerSMTest_n_189,
      \Count_DP_reg[27]\(2) => dvsAerSMTest_n_190,
      \Count_DP_reg[27]\(1) => dvsAerSMTest_n_191,
      \Count_DP_reg[27]\(0) => dvsAerSMTest_n_192,
      \Count_DP_reg[27]_0\(3) => dvsAerSMTest_n_229,
      \Count_DP_reg[27]_0\(2) => dvsAerSMTest_n_230,
      \Count_DP_reg[27]_0\(1) => dvsAerSMTest_n_231,
      \Count_DP_reg[27]_0\(0) => dvsAerSMTest_n_232,
      \Count_DP_reg[27]_1\(3) => dvsAerSMTest_n_269,
      \Count_DP_reg[27]_1\(2) => dvsAerSMTest_n_270,
      \Count_DP_reg[27]_1\(1) => dvsAerSMTest_n_271,
      \Count_DP_reg[27]_1\(0) => dvsAerSMTest_n_272,
      \Count_DP_reg[27]_2\(3) => dvsAerSMTest_n_309,
      \Count_DP_reg[27]_2\(2) => dvsAerSMTest_n_310,
      \Count_DP_reg[27]_2\(1) => dvsAerSMTest_n_311,
      \Count_DP_reg[27]_2\(0) => dvsAerSMTest_n_312,
      \Count_DP_reg[31]\(3) => dvsAerSMTest_n_193,
      \Count_DP_reg[31]\(2) => dvsAerSMTest_n_194,
      \Count_DP_reg[31]\(1) => dvsAerSMTest_n_195,
      \Count_DP_reg[31]\(0) => dvsAerSMTest_n_196,
      \Count_DP_reg[31]_0\(3) => dvsAerSMTest_n_233,
      \Count_DP_reg[31]_0\(2) => dvsAerSMTest_n_234,
      \Count_DP_reg[31]_0\(1) => dvsAerSMTest_n_235,
      \Count_DP_reg[31]_0\(0) => dvsAerSMTest_n_236,
      \Count_DP_reg[31]_1\(3) => dvsAerSMTest_n_273,
      \Count_DP_reg[31]_1\(2) => dvsAerSMTest_n_274,
      \Count_DP_reg[31]_1\(1) => dvsAerSMTest_n_275,
      \Count_DP_reg[31]_1\(0) => dvsAerSMTest_n_276,
      \Count_DP_reg[31]_2\(3) => dvsAerSMTest_n_313,
      \Count_DP_reg[31]_2\(2) => dvsAerSMTest_n_314,
      \Count_DP_reg[31]_2\(1) => dvsAerSMTest_n_315,
      \Count_DP_reg[31]_2\(0) => dvsAerSMTest_n_316,
      \Count_DP_reg[35]\(3) => dvsAerSMTest_n_197,
      \Count_DP_reg[35]\(2) => dvsAerSMTest_n_198,
      \Count_DP_reg[35]\(1) => dvsAerSMTest_n_199,
      \Count_DP_reg[35]\(0) => dvsAerSMTest_n_200,
      \Count_DP_reg[35]_0\(3) => dvsAerSMTest_n_237,
      \Count_DP_reg[35]_0\(2) => dvsAerSMTest_n_238,
      \Count_DP_reg[35]_0\(1) => dvsAerSMTest_n_239,
      \Count_DP_reg[35]_0\(0) => dvsAerSMTest_n_240,
      \Count_DP_reg[35]_1\(3) => dvsAerSMTest_n_277,
      \Count_DP_reg[35]_1\(2) => dvsAerSMTest_n_278,
      \Count_DP_reg[35]_1\(1) => dvsAerSMTest_n_279,
      \Count_DP_reg[35]_1\(0) => dvsAerSMTest_n_280,
      \Count_DP_reg[35]_2\(3) => dvsAerSMTest_n_317,
      \Count_DP_reg[35]_2\(2) => dvsAerSMTest_n_318,
      \Count_DP_reg[35]_2\(1) => dvsAerSMTest_n_319,
      \Count_DP_reg[35]_2\(0) => dvsAerSMTest_n_320,
      \Count_DP_reg[39]\ => \DVSAERConfigReg_D_reg[Run_S]\,
      \Count_DP_reg[39]_0\(3) => dvsAerSMTest_n_201,
      \Count_DP_reg[39]_0\(2) => dvsAerSMTest_n_202,
      \Count_DP_reg[39]_0\(1) => dvsAerSMTest_n_203,
      \Count_DP_reg[39]_0\(0) => dvsAerSMTest_n_204,
      \Count_DP_reg[39]_1\(3) => dvsAerSMTest_n_241,
      \Count_DP_reg[39]_1\(2) => dvsAerSMTest_n_242,
      \Count_DP_reg[39]_1\(1) => dvsAerSMTest_n_243,
      \Count_DP_reg[39]_1\(0) => dvsAerSMTest_n_244,
      \Count_DP_reg[39]_2\(3) => dvsAerSMTest_n_281,
      \Count_DP_reg[39]_2\(2) => dvsAerSMTest_n_282,
      \Count_DP_reg[39]_2\(1) => dvsAerSMTest_n_283,
      \Count_DP_reg[39]_2\(0) => dvsAerSMTest_n_284,
      \Count_DP_reg[39]_3\(3) => dvsAerSMTest_n_321,
      \Count_DP_reg[39]_3\(2) => dvsAerSMTest_n_322,
      \Count_DP_reg[39]_3\(1) => dvsAerSMTest_n_323,
      \Count_DP_reg[39]_3\(0) => dvsAerSMTest_n_324,
      \Count_DP_reg[39]_4\(38 downto 0) => \MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D]\(39 downto 1),
      \Count_DP_reg[39]_5\(38 downto 0) => \MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D]\(39 downto 1),
      \Count_DP_reg[39]_6\(38 downto 0) => \MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D]\(39 downto 1),
      \Count_DP_reg[39]_7\(38 downto 0) => \MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D]\(39 downto 1),
      \Count_DP_reg[3]\ => dvsAerSMTest_n_163,
      \Count_DP_reg[3]_0\(3) => dvsAerSMTest_n_205,
      \Count_DP_reg[3]_0\(2) => dvsAerSMTest_n_206,
      \Count_DP_reg[3]_0\(1) => dvsAerSMTest_n_207,
      \Count_DP_reg[3]_0\(0) => dvsAerSMTest_n_208,
      \Count_DP_reg[3]_1\(3) => dvsAerSMTest_n_245,
      \Count_DP_reg[3]_1\(2) => dvsAerSMTest_n_246,
      \Count_DP_reg[3]_1\(1) => dvsAerSMTest_n_247,
      \Count_DP_reg[3]_1\(0) => dvsAerSMTest_n_248,
      \Count_DP_reg[3]_2\(3) => dvsAerSMTest_n_285,
      \Count_DP_reg[3]_2\(2) => dvsAerSMTest_n_286,
      \Count_DP_reg[3]_2\(1) => dvsAerSMTest_n_287,
      \Count_DP_reg[3]_2\(0) => dvsAerSMTest_n_288,
      \Count_DP_reg[7]\(3) => dvsAerSMTest_n_169,
      \Count_DP_reg[7]\(2) => dvsAerSMTest_n_170,
      \Count_DP_reg[7]\(1) => dvsAerSMTest_n_171,
      \Count_DP_reg[7]\(0) => dvsAerSMTest_n_172,
      \Count_DP_reg[7]_0\(3) => dvsAerSMTest_n_209,
      \Count_DP_reg[7]_0\(2) => dvsAerSMTest_n_210,
      \Count_DP_reg[7]_0\(1) => dvsAerSMTest_n_211,
      \Count_DP_reg[7]_0\(0) => dvsAerSMTest_n_212,
      \Count_DP_reg[7]_1\(3) => dvsAerSMTest_n_249,
      \Count_DP_reg[7]_1\(2) => dvsAerSMTest_n_250,
      \Count_DP_reg[7]_1\(1) => dvsAerSMTest_n_251,
      \Count_DP_reg[7]_1\(0) => dvsAerSMTest_n_252,
      \Count_DP_reg[7]_2\(3) => dvsAerSMTest_n_289,
      \Count_DP_reg[7]_2\(2) => dvsAerSMTest_n_290,
      \Count_DP_reg[7]_2\(1) => dvsAerSMTest_n_291,
      \Count_DP_reg[7]_2\(0) => dvsAerSMTest_n_292,
      D(39 downto 0) => \DVSAERConfigInfoOutReg2_D[StatisticsEventsRow_D]\(39 downto 0),
      DVSAERAck_SBO => DVSAERAck_SBO,
      \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsColumn_D][39]\(39 downto 0) => \DVSAERConfigInfoOutReg2_D[StatisticsEventsColumn_D]\(39 downto 0),
      \DVSAERConfigInfoOutReg_D_reg[StatisticsEventsDropped_D][39]\(39 downto 0) => \DVSAERConfigInfoOutReg2_D[StatisticsEventsDropped_D]\(39 downto 0),
      \DVSAERConfigInfoOutReg_D_reg[StatisticsFilteredPixels_D][39]\(39 downto 0) => \DVSAERConfigInfoOutReg2_D[StatisticsFilteredPixels_D]\(39 downto 0),
      DVSAERData_AI(10 downto 0) => DVSAERData_AI(10 downto 0),
      \DVSAERFifoControlIn_S[WriteSide][Write_S]\ => \DVSAERFifoControlIn_S[WriteSide][Write_S]\,
      \DVSAERFifoControlOut_S[WriteSide][AlmostFull_S]\ => \DVSAERFifoControlOut_S[WriteSide][AlmostFull_S]\,
      DVSAERReq_ABI => DVSAERReq_ABI,
      DVSAERReset_SBO => DVSAERReset_SBO,
      LogicClk_CI => LogicClk_CI,
      \MultiplexerConfigReg2_D_reg[Run_S]\ => \MultiplexerConfigReg2_D_reg[Run_S_n_0_]\,
      NOTMultiplexerConfigReg_DRun_S => NOTMultiplexerConfigReg_DRun_S,
      O(3) => dvsAerSMTest_n_165,
      O(2) => dvsAerSMTest_n_166,
      O(1) => dvsAerSMTest_n_167,
      O(0) => dvsAerSMTest_n_168,
      Q(10 downto 9) => DVSAERFifoDataIn_D(13 downto 12),
      Q(8 downto 0) => DVSAERFifoDataIn_D(8 downto 0),
      S(0) => multiplexerSM_n_182,
      SyncSignalSyncFF_S_reg => dvsAerFifo_n_22,
      SyncSignalSyncFF_S_reg_rep(0) => logiecResetSync_n_1,
      \SyncSignalSyncFF_S_reg_rep__0\(0) => logiecResetSync_n_4,
      \SyncSignalSyncFF_S_reg_rep__2\(1) => logiecResetSync_n_5,
      \SyncSignalSyncFF_S_reg_rep__2\(0) => logiecResetSync_n_0,
      \SyncSignalSyncFF_S_reg_rep__3\(0) => logiecResetSync_n_7,
      \SyncSignalSyncFF_S_reg_rep__9\(0) => logiecResetSync_n_6
    );
dvsaerSPIConfig: entity work.brd_testAERDVSSM_0_0_DVSAERSPIConfig
     port map (
      AR(1) => logiecResetSync_n_8,
      AR(0) => logiecResetSync_n_0,
      D(8 downto 0) => ConfigParamInput_D(8 downto 0),
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31]\(31) => spiConfiguration_n_66,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31]\(30) => spiConfiguration_n_67,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31]\(29) => spiConfiguration_n_68,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31]\(28) => spiConfiguration_n_69,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31]\(27) => spiConfiguration_n_70,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31]\(26) => spiConfiguration_n_71,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31]\(25) => spiConfiguration_n_72,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31]\(24) => spiConfiguration_n_73,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31]\(23) => spiConfiguration_n_74,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31]\(22) => spiConfiguration_n_75,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31]\(21) => spiConfiguration_n_76,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31]\(20) => spiConfiguration_n_77,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31]\(19) => spiConfiguration_n_78,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31]\(18) => spiConfiguration_n_79,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31]\(17) => spiConfiguration_n_80,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31]\(16) => spiConfiguration_n_81,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31]\(15) => spiConfiguration_n_82,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31]\(14) => spiConfiguration_n_83,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31]\(13) => spiConfiguration_n_84,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31]\(12) => spiConfiguration_n_85,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31]\(11) => spiConfiguration_n_86,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31]\(10) => spiConfiguration_n_87,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31]\(9) => spiConfiguration_n_88,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31]\(8) => spiConfiguration_n_89,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31]\(7) => spiConfiguration_n_90,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31]\(6) => spiConfiguration_n_91,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31]\(5) => spiConfiguration_n_92,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31]\(4) => spiConfiguration_n_93,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31]\(3) => spiConfiguration_n_94,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31]\(2) => spiConfiguration_n_95,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31]\(1) => spiConfiguration_n_96,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][31]\(0) => spiConfiguration_n_97,
      \DVSAERConfigReg_DP_reg[ExternalAERControl_S]_0\ => dvsaerSPIConfig_n_3,
      \DVSAERConfigReg_DP_reg[FilterRowOnlyEvents_S]_0\ => dvsaerSPIConfig_n_2,
      \DVSAERConfigReg_DP_reg[Run_S]_0\ => dvsaerSPIConfig_n_0,
      \DVSAERConfigReg_DP_reg[WaitOnTransferStall_S]_0\ => dvsaerSPIConfig_n_1,
      \DVSAEROutput_DP_reg[0]_0\ => dvsaerSPIConfig_n_4,
      \DVSAEROutput_DP_reg[0]_1\ => dvsaerSPIConfig_n_29,
      \DVSAEROutput_DP_reg[0]_2\ => dvsaerSPIConfig_n_30,
      \DVSAEROutput_DP_reg[0]_3\ => dvsaerSPIConfig_n_31,
      \DVSAEROutput_DP_reg[0]_4\ => dvsaerSPIConfig_n_32,
      \DVSAEROutput_DP_reg[1]_0\ => dvsaerSPIConfig_n_23,
      \DVSAEROutput_DP_reg[1]_1\ => dvsaerSPIConfig_n_24,
      \DVSAEROutput_DP_reg[1]_2\ => dvsaerSPIConfig_n_25,
      \DVSAEROutput_DP_reg[1]_3\ => dvsaerSPIConfig_n_26,
      \DVSAEROutput_DP_reg[1]_4\ => dvsaerSPIConfig_n_27,
      \DVSAEROutput_DP_reg[1]_5\ => dvsaerSPIConfig_n_28,
      \DVSAEROutput_DP_reg[2]_0\ => dvsaerSPIConfig_n_5,
      \DVSAEROutput_DP_reg[2]_1\ => dvsaerSPIConfig_n_22,
      \DVSAEROutput_DP_reg[3]_0\ => dvsaerSPIConfig_n_6,
      \DVSAEROutput_DP_reg[3]_1\ => dvsaerSPIConfig_n_21,
      \DVSAEROutput_DP_reg[4]_0\ => dvsaerSPIConfig_n_7,
      \DVSAEROutput_DP_reg[4]_1\ => dvsaerSPIConfig_n_19,
      \DVSAEROutput_DP_reg[4]_2\ => dvsaerSPIConfig_n_20,
      \DVSAEROutput_DP_reg[5]_0\ => dvsaerSPIConfig_n_14,
      \DVSAEROutput_DP_reg[5]_1\ => dvsaerSPIConfig_n_15,
      \DVSAEROutput_DP_reg[5]_2\ => dvsaerSPIConfig_n_16,
      \DVSAEROutput_DP_reg[5]_3\ => dvsaerSPIConfig_n_17,
      \DVSAEROutput_DP_reg[5]_4\ => dvsaerSPIConfig_n_18,
      \DVSAEROutput_DP_reg[6]_0\ => dvsaerSPIConfig_n_8,
      \DVSAEROutput_DP_reg[6]_1\ => dvsaerSPIConfig_n_12,
      \DVSAEROutput_DP_reg[6]_2\ => dvsaerSPIConfig_n_13,
      \DVSAEROutput_DP_reg[7]_0\ => dvsaerSPIConfig_n_9,
      \DVSAEROutput_DP_reg[7]_1\ => dvsaerSPIConfig_n_10,
      \DVSAEROutput_DP_reg[7]_2\ => dvsaerSPIConfig_n_11,
      \DVSAEROutput_DP_reg[8]_0\(0) => dvsaerSPIConfig_n_33,
      \DVSAEROutput_DP_reg[8]_1\(0) => dvsaerSPIConfig_n_34,
      \DVSAEROutput_DP_reg[8]_2\(0) => dvsaerSPIConfig_n_35,
      \DVSAEROutput_DP_reg[8]_3\(0) => dvsaerSPIConfig_n_36,
      \DVSAEROutput_DP_reg[8]_4\(0) => dvsaerSPIConfig_n_37,
      \DVSAEROutput_DP_reg[8]_5\(0) => dvsaerSPIConfig_n_38,
      \DVSAEROutput_DP_reg[8]_6\(0) => dvsaerSPIConfig_n_39,
      \DVSAEROutput_DP_reg[8]_7\(0) => dvsaerSPIConfig_n_40,
      \DVSAEROutput_DP_reg[8]_8\(0) => dvsaerSPIConfig_n_41,
      \DVSAEROutput_DP_reg[8]_9\(0) => dvsaerSPIConfig_n_42,
      E(0) => \DVSAERConfigReg_DP[AckDelayRow_D]\,
      LogicClk_CI => LogicClk_CI,
      \ParamAddressReg_DP_reg[0]_rep\ => spiConfiguration_n_10,
      \ParamAddressReg_DP_reg[0]_rep_0\(0) => \DVSAERConfigReg_DP[AckDelayColumn_D]\,
      \ParamAddressReg_DP_reg[0]_rep_1\(0) => spiConfiguration_n_11,
      \ParamAddressReg_DP_reg[0]_rep_2\(0) => \DVSAERConfigReg_DP[FilterPixel1Column_D]\,
      \ParamAddressReg_DP_reg[0]_rep_3\(0) => \DVSAERConfigReg_DP[FilterPixel3Row_D]\,
      \ParamAddressReg_DP_reg[0]_rep_4\(0) => \DVSAERConfigReg_DP[FilterPixel6Row_D]\,
      \ParamAddressReg_DP_reg[0]_rep_5\(0) => \DVSAERConfigReg_DP[FilterPixel6Column_D]\,
      \ParamAddressReg_DP_reg[0]_rep_6\(0) => \DVSAERConfigReg_DP[FilterPixel7Row_D]\,
      \ParamAddressReg_DP_reg[1]_rep\ => spiConfiguration_n_9,
      \ParamAddressReg_DP_reg[1]_rep_0\(0) => \DVSAERConfigReg_DP[FilterPixel0Column_D]\,
      \ParamAddressReg_DP_reg[1]_rep_1\(0) => spiConfiguration_n_8,
      \ParamAddressReg_DP_reg[1]_rep_2\(0) => \DVSAERConfigReg_DP[FilterPixel4Column_D]\,
      \ParamAddressReg_DP_reg[1]_rep_3\(0) => \DVSAERConfigReg_DP[FilterROIStartRow_D]\,
      \ParamAddressReg_DP_reg[2]\(0) => \DVSAERConfigReg_DP[FilterPixel3Column_D]\,
      \ParamAddressReg_DP_reg[2]_0\(0) => \DVSAERConfigReg_DP[FilterROIEndRow_D]\,
      \ParamAddressReg_DP_reg[3]\(0) => spiConfiguration_n_15,
      \ParamAddressReg_DP_reg[3]_0\(0) => spiConfiguration_n_14,
      \ParamAddressReg_DP_reg[3]_1\(0) => \DVSAERConfigReg_DP[FilterPixel4Row_D]\,
      \ParamAddressReg_DP_reg[3]_2\(0) => spiConfiguration_n_13,
      \ParamAddressReg_DP_reg[3]_3\(0) => spiConfiguration_n_12,
      \ParamAddressReg_DP_reg[4]\(0) => \DVSAERConfigReg_DP[FilterPixel2Row_D]\,
      \ParamAddressReg_DP_reg[4]_0\(0) => \DVSAERConfigReg_DP[FilterPixel7Column_D]\,
      \ParamAddressReg_DP_reg[4]_1\(0) => \DVSAERConfigReg_DP[FilterROIEndColumn_D]\,
      \ParamAddressReg_DP_reg[5]\(0) => \DVSAERConfigReg_DP[FilterPixel2Column_D]\,
      \ParamAddressReg_DP_reg[5]_0\(0) => \DVSAERConfigReg_DP[FilterROIStartColumn_D]\,
      \ParamInput_DP_reg[0]\ => spiConfiguration_n_115,
      \ParamInput_DP_reg[0]_0\ => spiConfiguration_n_116,
      \ParamInput_DP_reg[0]_1\ => spiConfiguration_n_117,
      \ParamInput_DP_reg[0]_2\ => spiConfiguration_n_118,
      \ParamOutput_DP_reg[31]\(31 downto 0) => DVSAERConfigParamOutput_D(31 downto 0),
      Q(2 downto 0) => ConfigParamAddress_D(4 downto 2),
      \SyncSignalSyncFF_S_reg_rep__7\(1) => logiecResetSync_n_10,
      \SyncSignalSyncFF_S_reg_rep__7\(0) => logiecResetSync_n_11
    );
logiecResetSync: entity work.brd_testAERDVSSM_0_0_ResetSynchronizer
     port map (
      AR(2) => logiecResetSync_n_0,
      AR(1) => logiecResetSync_n_1,
      AR(0) => LogicReset_R,
      \Count_DP_reg[0]\(2) => logiecResetSync_n_5,
      \Count_DP_reg[0]\(1) => logiecResetSync_n_6,
      \Count_DP_reg[0]\(0) => logiecResetSync_n_7,
      \Count_DP_reg[39]\(1) => logiecResetSync_n_3,
      \Count_DP_reg[39]\(0) => logiecResetSync_n_4,
      LogicClk_CI => LogicClk_CI,
      ReadOperationReg_SP_reg(1) => logiecResetSync_n_10,
      ReadOperationReg_SP_reg(0) => logiecResetSync_n_11,
      Reset_RI => Reset_RI,
      \ShiftReg_DP_reg[0]\(1) => logiecResetSync_n_8,
      \ShiftReg_DP_reg[0]\(0) => logiecResetSync_n_9,
      \SyncSignalSyncFF_S_reg[0]\(0) => logiecResetSync_n_12
    );
multiplexerSM: entity work.brd_testAERDVSSM_0_0_MultiplexerStateMachine
     port map (
      AERSMFifoAlmostFull_AI => AERSMFifoAlmostFull_AI,
      AERSMFifoFull_AI => AERSMFifoFull_AI,
      AERSMOutFifoData_DO(15 downto 0) => AERSMOutFifoData_DO(15 downto 0),
      AERSMOutFifoWrite_SO => AERSMOutFifoWrite_SO,
      AR(1) => logiecResetSync_n_1,
      AR(0) => LogicReset_R,
      \Count_DP_reg[3]\(0) => multiplexerSM_n_183,
      \Count_DP_reg[3]_0\(0) => multiplexerSM_n_184,
      \Count_DP_reg[3]_1\(0) => multiplexerSM_n_185,
      D(39 downto 0) => \MultiplexerConfigInfoOutReg2_D[StatisticsInput1Dropped_D]\(39 downto 0),
      \DVSAERConfigReg_D_reg[Run_S]\ => \DVSAERConfigReg_D_reg[Run_S]\,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0\(3) => dvsAerSMTest_n_169,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0\(2) => dvsAerSMTest_n_170,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0\(1) => dvsAerSMTest_n_171,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0\(0) => dvsAerSMTest_n_172,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_0\(3) => dvsAerSMTest_n_173,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_0\(2) => dvsAerSMTest_n_174,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_0\(1) => dvsAerSMTest_n_175,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_0\(0) => dvsAerSMTest_n_176,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_1\(3) => dvsAerSMTest_n_177,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_1\(2) => dvsAerSMTest_n_178,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_1\(1) => dvsAerSMTest_n_179,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_1\(0) => dvsAerSMTest_n_180,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_10\(3) => dvsAerSMTest_n_213,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_10\(2) => dvsAerSMTest_n_214,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_10\(1) => dvsAerSMTest_n_215,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_10\(0) => dvsAerSMTest_n_216,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_11\(3) => dvsAerSMTest_n_217,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_11\(2) => dvsAerSMTest_n_218,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_11\(1) => dvsAerSMTest_n_219,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_11\(0) => dvsAerSMTest_n_220,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_12\(3) => dvsAerSMTest_n_221,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_12\(2) => dvsAerSMTest_n_222,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_12\(1) => dvsAerSMTest_n_223,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_12\(0) => dvsAerSMTest_n_224,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_13\(3) => dvsAerSMTest_n_225,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_13\(2) => dvsAerSMTest_n_226,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_13\(1) => dvsAerSMTest_n_227,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_13\(0) => dvsAerSMTest_n_228,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_14\(3) => dvsAerSMTest_n_229,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_14\(2) => dvsAerSMTest_n_230,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_14\(1) => dvsAerSMTest_n_231,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_14\(0) => dvsAerSMTest_n_232,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_15\(3) => dvsAerSMTest_n_233,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_15\(2) => dvsAerSMTest_n_234,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_15\(1) => dvsAerSMTest_n_235,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_15\(0) => dvsAerSMTest_n_236,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_16\(3) => dvsAerSMTest_n_237,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_16\(2) => dvsAerSMTest_n_238,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_16\(1) => dvsAerSMTest_n_239,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_16\(0) => dvsAerSMTest_n_240,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_17\(3) => dvsAerSMTest_n_241,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_17\(2) => dvsAerSMTest_n_242,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_17\(1) => dvsAerSMTest_n_243,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_17\(0) => dvsAerSMTest_n_244,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_18\(3) => dvsAerSMTest_n_245,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_18\(2) => dvsAerSMTest_n_246,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_18\(1) => dvsAerSMTest_n_247,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_18\(0) => dvsAerSMTest_n_248,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_19\(3) => dvsAerSMTest_n_249,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_19\(2) => dvsAerSMTest_n_250,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_19\(1) => dvsAerSMTest_n_251,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_19\(0) => dvsAerSMTest_n_252,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_2\(3) => dvsAerSMTest_n_181,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_2\(2) => dvsAerSMTest_n_182,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_2\(1) => dvsAerSMTest_n_183,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_2\(0) => dvsAerSMTest_n_184,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_20\(3) => dvsAerSMTest_n_253,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_20\(2) => dvsAerSMTest_n_254,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_20\(1) => dvsAerSMTest_n_255,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_20\(0) => dvsAerSMTest_n_256,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_21\(3) => dvsAerSMTest_n_257,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_21\(2) => dvsAerSMTest_n_258,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_21\(1) => dvsAerSMTest_n_259,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_21\(0) => dvsAerSMTest_n_260,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_22\(3) => dvsAerSMTest_n_261,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_22\(2) => dvsAerSMTest_n_262,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_22\(1) => dvsAerSMTest_n_263,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_22\(0) => dvsAerSMTest_n_264,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_23\(3) => dvsAerSMTest_n_265,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_23\(2) => dvsAerSMTest_n_266,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_23\(1) => dvsAerSMTest_n_267,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_23\(0) => dvsAerSMTest_n_268,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_24\(3) => dvsAerSMTest_n_269,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_24\(2) => dvsAerSMTest_n_270,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_24\(1) => dvsAerSMTest_n_271,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_24\(0) => dvsAerSMTest_n_272,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_25\(3) => dvsAerSMTest_n_273,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_25\(2) => dvsAerSMTest_n_274,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_25\(1) => dvsAerSMTest_n_275,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_25\(0) => dvsAerSMTest_n_276,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_26\(3) => dvsAerSMTest_n_277,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_26\(2) => dvsAerSMTest_n_278,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_26\(1) => dvsAerSMTest_n_279,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_26\(0) => dvsAerSMTest_n_280,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_27\(3) => dvsAerSMTest_n_281,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_27\(2) => dvsAerSMTest_n_282,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_27\(1) => dvsAerSMTest_n_283,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_27\(0) => dvsAerSMTest_n_284,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_28\(3) => dvsAerSMTest_n_285,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_28\(2) => dvsAerSMTest_n_286,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_28\(1) => dvsAerSMTest_n_287,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_28\(0) => dvsAerSMTest_n_288,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_29\(3) => dvsAerSMTest_n_289,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_29\(2) => dvsAerSMTest_n_290,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_29\(1) => dvsAerSMTest_n_291,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_29\(0) => dvsAerSMTest_n_292,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_3\(3) => dvsAerSMTest_n_185,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_3\(2) => dvsAerSMTest_n_186,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_3\(1) => dvsAerSMTest_n_187,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_3\(0) => dvsAerSMTest_n_188,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_30\(3) => dvsAerSMTest_n_293,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_30\(2) => dvsAerSMTest_n_294,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_30\(1) => dvsAerSMTest_n_295,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_30\(0) => dvsAerSMTest_n_296,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_31\(3) => dvsAerSMTest_n_297,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_31\(2) => dvsAerSMTest_n_298,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_31\(1) => dvsAerSMTest_n_299,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_31\(0) => dvsAerSMTest_n_300,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_32\(3) => dvsAerSMTest_n_301,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_32\(2) => dvsAerSMTest_n_302,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_32\(1) => dvsAerSMTest_n_303,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_32\(0) => dvsAerSMTest_n_304,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_33\(3) => dvsAerSMTest_n_305,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_33\(2) => dvsAerSMTest_n_306,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_33\(1) => dvsAerSMTest_n_307,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_33\(0) => dvsAerSMTest_n_308,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_34\(3) => dvsAerSMTest_n_309,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_34\(2) => dvsAerSMTest_n_310,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_34\(1) => dvsAerSMTest_n_311,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_34\(0) => dvsAerSMTest_n_312,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_35\(3) => dvsAerSMTest_n_313,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_35\(2) => dvsAerSMTest_n_314,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_35\(1) => dvsAerSMTest_n_315,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_35\(0) => dvsAerSMTest_n_316,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_36\(3) => dvsAerSMTest_n_317,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_36\(2) => dvsAerSMTest_n_318,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_36\(1) => dvsAerSMTest_n_319,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_36\(0) => dvsAerSMTest_n_320,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_37\(3) => dvsAerSMTest_n_321,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_37\(2) => dvsAerSMTest_n_322,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_37\(1) => dvsAerSMTest_n_323,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_37\(0) => dvsAerSMTest_n_324,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_38\ => dvsAerSMTest_n_163,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_4\(3) => dvsAerSMTest_n_189,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_4\(2) => dvsAerSMTest_n_190,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_4\(1) => dvsAerSMTest_n_191,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_4\(0) => dvsAerSMTest_n_192,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_5\(3) => dvsAerSMTest_n_193,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_5\(2) => dvsAerSMTest_n_194,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_5\(1) => dvsAerSMTest_n_195,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_5\(0) => dvsAerSMTest_n_196,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_6\(3) => dvsAerSMTest_n_197,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_6\(2) => dvsAerSMTest_n_198,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_6\(1) => dvsAerSMTest_n_199,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_6\(0) => dvsAerSMTest_n_200,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_7\(3) => dvsAerSMTest_n_201,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_7\(2) => dvsAerSMTest_n_202,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_7\(1) => dvsAerSMTest_n_203,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_7\(0) => dvsAerSMTest_n_204,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_8\(3) => dvsAerSMTest_n_205,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_8\(2) => dvsAerSMTest_n_206,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_8\(1) => dvsAerSMTest_n_207,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_8\(0) => dvsAerSMTest_n_208,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_9\(3) => dvsAerSMTest_n_209,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_9\(2) => dvsAerSMTest_n_210,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_9\(1) => dvsAerSMTest_n_211,
      \DVSAERConfigReg_D_reg[Run_S]_rep__0_9\(0) => dvsAerSMTest_n_212,
      \DVSAERFifoControlOut_S[ReadSide][AlmostEmpty_S]\ => \DVSAERFifoControlOut_S[ReadSide][AlmostEmpty_S]\,
      \DVSAERFifoControlOut_S[ReadSide][Empty_S]\ => \DVSAERFifoControlOut_S[ReadSide][Empty_S]\,
      \FifoData_DO_reg[14]\(14 downto 0) => DVSAERFifoDataOut_D(14 downto 0),
      LogicClk_CI => LogicClk_CI,
      \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput2Dropped_D][39]\(39 downto 0) => \MultiplexerConfigInfoOutReg2_D[StatisticsInput2Dropped_D]\(39 downto 0),
      \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput3Dropped_D][39]\(39 downto 0) => \MultiplexerConfigInfoOutReg2_D[StatisticsInput3Dropped_D]\(39 downto 0),
      \MultiplexerConfigInfoOutReg_D_reg[StatisticsInput4Dropped_D][39]\(39 downto 0) => \MultiplexerConfigInfoOutReg2_D[StatisticsInput4Dropped_D]\(39 downto 0),
      NOTMultiplexerConfigReg_DRun_S => NOTMultiplexerConfigReg_DRun_S,
      O(3) => dvsAerSMTest_n_165,
      O(2) => dvsAerSMTest_n_166,
      O(1) => dvsAerSMTest_n_167,
      O(0) => dvsAerSMTest_n_168,
      \OutFifoControl_SO_reg[AlmostEmpty_S]\ => dvsAerFifo_n_3,
      \OutFifoControl_SO_reg[Empty_S]\ => multiplexerSM_n_181,
      \OutFifoControl_SO_reg[Empty_S]_0\ => dvsAerFifo_n_4,
      Q(2) => State_DP(3),
      Q(1 downto 0) => State_DP(1 downto 0),
      S(0) => multiplexerSM_n_182,
      \State_DP_reg[0]_0\ => dvsAerFifo_n_5,
      \State_DP_reg[1]_0\ => dvsAerFifo_n_21,
      SyncInClockSync_C => SyncInClockSync_C,
      SyncOutClock_CO => SyncOutClock_CO,
      \SyncSignalSyncFF_S_reg_rep__1\(1) => logiecResetSync_n_3,
      \SyncSignalSyncFF_S_reg_rep__1\(0) => logiecResetSync_n_4,
      \SyncSignalSyncFF_S_reg_rep__2\(0) => logiecResetSync_n_5,
      \SyncSignalSyncFF_S_reg_rep__9\(1) => logiecResetSync_n_6,
      \SyncSignalSyncFF_S_reg_rep__9\(0) => logiecResetSync_n_12
    );
multiplexerSPIConfig: entity work.brd_testAERDVSSM_0_0_MultiplexerSPIConfig
     port map (
      AR(1) => logiecResetSync_n_7,
      AR(0) => logiecResetSync_n_8,
      D(31) => spiConfiguration_n_16,
      D(30) => spiConfiguration_n_17,
      D(29) => spiConfiguration_n_18,
      D(28) => spiConfiguration_n_19,
      D(27) => spiConfiguration_n_20,
      D(26) => spiConfiguration_n_21,
      D(25) => spiConfiguration_n_22,
      D(24) => spiConfiguration_n_23,
      D(23) => spiConfiguration_n_24,
      D(22) => spiConfiguration_n_25,
      D(21) => spiConfiguration_n_26,
      D(20) => spiConfiguration_n_27,
      D(19) => spiConfiguration_n_28,
      D(18) => spiConfiguration_n_29,
      D(17) => spiConfiguration_n_30,
      D(16) => spiConfiguration_n_31,
      D(15) => spiConfiguration_n_32,
      D(14) => spiConfiguration_n_33,
      D(13) => spiConfiguration_n_34,
      D(12) => spiConfiguration_n_35,
      D(11) => spiConfiguration_n_36,
      D(10) => spiConfiguration_n_37,
      D(9) => spiConfiguration_n_38,
      D(8) => spiConfiguration_n_39,
      D(7) => spiConfiguration_n_40,
      D(6) => spiConfiguration_n_41,
      D(5) => spiConfiguration_n_42,
      D(4) => spiConfiguration_n_43,
      D(3) => spiConfiguration_n_44,
      D(2) => spiConfiguration_n_45,
      D(1) => spiConfiguration_n_46,
      D(0) => spiConfiguration_n_47,
      LogicClk_CI => LogicClk_CI,
      \MultiplexerConfigReg_DP_reg[DropInput1OnTransferStall_S]_0\ => multiplexerSPIConfig_n_4,
      \MultiplexerConfigReg_DP_reg[DropInput2OnTransferStall_S]_0\ => multiplexerSPIConfig_n_5,
      \MultiplexerConfigReg_DP_reg[DropInput3OnTransferStall_S]_0\ => multiplexerSPIConfig_n_6,
      \MultiplexerConfigReg_DP_reg[DropInput4OnTransferStall_S]_0\ => multiplexerSPIConfig_n_7,
      \MultiplexerConfigReg_DP_reg[ForceChipBiasEnable_S]_0\ => multiplexerSPIConfig_n_3,
      \MultiplexerConfigReg_DP_reg[Run_S]_0\ => multiplexerSPIConfig_n_0,
      \MultiplexerConfigReg_DP_reg[TimestampReset_S]_0\ => multiplexerSPIConfig_n_2,
      \MultiplexerConfigReg_DP_reg[TimestampRun_S]_0\ => multiplexerSPIConfig_n_1,
      \MultiplexerOutput_DP_reg[0]_0\ => multiplexerSPIConfig_n_8,
      \MultiplexerOutput_DP_reg[0]_1\ => multiplexerSPIConfig_n_9,
      \ParamInput_DP_reg[0]\ => spiConfiguration_n_98,
      \ParamInput_DP_reg[0]_0\ => spiConfiguration_n_108,
      \ParamInput_DP_reg[0]_1\ => spiConfiguration_n_109,
      \ParamInput_DP_reg[0]_2\ => spiConfiguration_n_110,
      \ParamInput_DP_reg[0]_3\ => spiConfiguration_n_111,
      \ParamInput_DP_reg[0]_4\ => spiConfiguration_n_112,
      \ParamInput_DP_reg[0]_5\ => spiConfiguration_n_113,
      \ParamInput_DP_reg[0]_6\ => spiConfiguration_n_114,
      \ParamOutput_DP_reg[31]\(31 downto 0) => MultiplexerConfigParamOutput_D(31 downto 0),
      Q(1 downto 0) => ConfigParamAddress_D(1 downto 0)
    );
spiConfiguration: entity work.brd_testAERDVSSM_0_0_SPIConfig
     port map (
      AR(1) => logiecResetSync_n_7,
      AR(0) => logiecResetSync_n_8,
      D(31) => spiConfiguration_n_16,
      D(30) => spiConfiguration_n_17,
      D(29) => spiConfiguration_n_18,
      D(28) => spiConfiguration_n_19,
      D(27) => spiConfiguration_n_20,
      D(26) => spiConfiguration_n_21,
      D(25) => spiConfiguration_n_22,
      D(24) => spiConfiguration_n_23,
      D(23) => spiConfiguration_n_24,
      D(22) => spiConfiguration_n_25,
      D(21) => spiConfiguration_n_26,
      D(20) => spiConfiguration_n_27,
      D(19) => spiConfiguration_n_28,
      D(18) => spiConfiguration_n_29,
      D(17) => spiConfiguration_n_30,
      D(16) => spiConfiguration_n_31,
      D(15) => spiConfiguration_n_32,
      D(14) => spiConfiguration_n_33,
      D(13) => spiConfiguration_n_34,
      D(12) => spiConfiguration_n_35,
      D(11) => spiConfiguration_n_36,
      D(10) => spiConfiguration_n_37,
      D(9) => spiConfiguration_n_38,
      D(8) => spiConfiguration_n_39,
      D(7) => spiConfiguration_n_40,
      D(6) => spiConfiguration_n_41,
      D(5) => spiConfiguration_n_42,
      D(4) => spiConfiguration_n_43,
      D(3) => spiConfiguration_n_44,
      D(2) => spiConfiguration_n_45,
      D(1) => spiConfiguration_n_46,
      D(0) => spiConfiguration_n_47,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(39) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][39]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(38) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][38]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(37) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][37]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(36) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][36]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(35) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][35]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(34) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][34]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(33) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][33]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(32) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][32]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(31) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][31]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(30) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][30]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(29) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][29]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(28) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][28]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(27) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][27]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(26) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][26]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(25) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][25]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(24) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][24]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(23) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][23]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(22) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][22]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(21) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][21]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(20) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][20]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(19) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][19]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(18) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][18]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(17) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][17]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(16) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][16]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(15) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][15]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(14) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][14]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(13) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][13]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(12) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][12]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(11) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][11]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(10) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][10]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(9) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][9]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(8) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][8]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(7) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][7]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(6) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][6]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(5) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][5]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(4) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][4]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(3) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][3]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(2) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][2]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(1) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][1]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D][39]\(0) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsColumn_D_n_0_][0]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(39) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][39]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(38) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][38]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(37) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][37]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(36) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][36]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(35) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][35]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(34) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][34]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(33) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][33]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(32) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][32]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(31) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][31]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(30) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][30]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(29) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][29]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(28) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][28]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(27) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][27]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(26) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][26]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(25) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][25]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(24) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][24]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(23) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][23]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(22) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][22]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(21) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][21]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(20) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][20]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(19) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][19]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(18) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][18]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(17) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][17]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(16) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][16]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(15) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][15]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(14) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][14]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(13) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][13]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(12) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][12]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(11) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][11]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(10) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][10]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(9) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][9]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(8) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][8]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(7) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][7]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(6) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][6]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(5) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][5]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(4) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][4]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(3) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][3]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(2) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][2]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(1) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][1]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D][39]\(0) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsDropped_D_n_0_][0]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(39) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][39]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(38) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][38]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(37) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][37]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(36) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][36]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(35) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][35]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(34) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][34]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(33) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][33]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(32) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][32]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(31) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][31]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(30) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][30]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(29) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][29]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(28) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][28]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(27) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][27]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(26) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][26]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(25) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][25]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(24) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][24]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(23) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][23]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(22) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][22]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(21) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][21]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(20) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][20]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(19) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][19]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(18) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][18]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(17) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][17]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(16) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][16]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(15) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][15]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(14) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][14]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(13) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][13]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(12) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][12]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(11) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][11]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(10) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][10]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(9) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][9]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(8) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][8]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(7) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][7]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(6) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][6]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(5) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][5]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(4) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][4]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(3) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][3]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(2) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][2]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(1) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][1]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D][39]\(0) => \DVSAERConfigInfoOut_D_reg[StatisticsEventsRow_D_n_0_][0]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(39) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][39]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(38) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][38]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(37) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][37]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(36) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][36]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(35) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][35]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(34) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][34]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(33) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][33]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(32) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][32]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(31) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][31]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(30) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][30]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(29) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][29]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(28) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][28]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(27) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][27]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(26) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][26]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(25) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][25]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(24) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][24]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(23) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][23]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(22) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][22]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(21) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][21]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(20) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][20]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(19) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][19]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(18) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][18]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(17) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][17]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(16) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][16]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(15) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][15]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(14) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][14]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(13) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][13]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(12) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][12]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(11) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][11]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(10) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][10]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(9) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][9]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(8) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][8]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(7) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][7]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(6) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][6]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(5) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][5]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(4) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][4]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(3) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][3]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(2) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][2]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(1) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][1]\,
      \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D][39]\(0) => \DVSAERConfigInfoOut_D_reg[StatisticsFilteredPixels_D_n_0_][0]\,
      \DVSAERConfigReg_DP_reg[AckDelayColumn_D][3]\(0) => \DVSAERConfigReg_DP[AckDelayColumn_D]\,
      \DVSAERConfigReg_DP_reg[AckExtensionColumn_D][0]\(0) => spiConfiguration_n_14,
      \DVSAERConfigReg_DP_reg[AckExtensionColumn_D][0]_0\ => dvsaerSPIConfig_n_30,
      \DVSAERConfigReg_DP_reg[AckExtensionColumn_D][1]\ => dvsaerSPIConfig_n_24,
      \DVSAERConfigReg_DP_reg[AckExtensionRow_D][0]\(0) => spiConfiguration_n_15,
      \DVSAERConfigReg_DP_reg[ExternalAERControl_S]\ => spiConfiguration_n_118,
      \DVSAERConfigReg_DP_reg[ExternalAERControl_S]_0\ => dvsaerSPIConfig_n_31,
      \DVSAERConfigReg_DP_reg[ExternalAERControl_S]_1\ => dvsaerSPIConfig_n_3,
      \DVSAERConfigReg_DP_reg[FilterPixel0Column_D][8]\(0) => \DVSAERConfigReg_DP[FilterPixel0Column_D]\,
      \DVSAERConfigReg_DP_reg[FilterPixel0Column_D][8]_0\(8 downto 0) => ConfigParamInput_D(8 downto 0),
      \DVSAERConfigReg_DP_reg[FilterPixel0Column_D][8]_1\(0) => dvsaerSPIConfig_n_33,
      \DVSAERConfigReg_DP_reg[FilterPixel0Row_D][0]\(0) => spiConfiguration_n_11,
      \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][0]\ => dvsaerSPIConfig_n_29,
      \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][1]\ => dvsaerSPIConfig_n_25,
      \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][4]\ => dvsaerSPIConfig_n_19,
      \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][5]\ => dvsaerSPIConfig_n_14,
      \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][6]\ => dvsaerSPIConfig_n_12,
      \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][7]\ => dvsaerSPIConfig_n_10,
      \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][8]\(0) => \DVSAERConfigReg_DP[FilterPixel1Column_D]\,
      \DVSAERConfigReg_DP_reg[FilterPixel1Column_D][8]_0\(0) => dvsaerSPIConfig_n_34,
      \DVSAERConfigReg_DP_reg[FilterPixel1Row_D][0]\(0) => spiConfiguration_n_8,
      \DVSAERConfigReg_DP_reg[FilterPixel2Column_D][8]\(0) => \DVSAERConfigReg_DP[FilterPixel2Column_D]\,
      \DVSAERConfigReg_DP_reg[FilterPixel2Column_D][8]_0\(0) => dvsaerSPIConfig_n_35,
      \DVSAERConfigReg_DP_reg[FilterPixel2Row_D][7]\(0) => \DVSAERConfigReg_DP[FilterPixel2Row_D]\,
      \DVSAERConfigReg_DP_reg[FilterPixel3Column_D][1]\ => dvsaerSPIConfig_n_26,
      \DVSAERConfigReg_DP_reg[FilterPixel3Column_D][5]\ => dvsaerSPIConfig_n_16,
      \DVSAERConfigReg_DP_reg[FilterPixel3Column_D][8]\(0) => \DVSAERConfigReg_DP[FilterPixel3Column_D]\,
      \DVSAERConfigReg_DP_reg[FilterPixel3Column_D][8]_0\(0) => dvsaerSPIConfig_n_36,
      \DVSAERConfigReg_DP_reg[FilterPixel3Row_D][7]\(0) => \DVSAERConfigReg_DP[FilterPixel3Row_D]\,
      \DVSAERConfigReg_DP_reg[FilterPixel4Column_D][8]\(0) => \DVSAERConfigReg_DP[FilterPixel4Column_D]\,
      \DVSAERConfigReg_DP_reg[FilterPixel4Column_D][8]_0\(0) => dvsaerSPIConfig_n_37,
      \DVSAERConfigReg_DP_reg[FilterPixel4Row_D][7]\(0) => \DVSAERConfigReg_DP[FilterPixel4Row_D]\,
      \DVSAERConfigReg_DP_reg[FilterPixel5Column_D][0]\(0) => spiConfiguration_n_12,
      \DVSAERConfigReg_DP_reg[FilterPixel5Column_D][1]\ => dvsaerSPIConfig_n_28,
      \DVSAERConfigReg_DP_reg[FilterPixel5Column_D][5]\ => dvsaerSPIConfig_n_15,
      \DVSAERConfigReg_DP_reg[FilterPixel5Column_D][8]\(0) => dvsaerSPIConfig_n_38,
      \DVSAERConfigReg_DP_reg[FilterPixel5Row_D][0]\(0) => spiConfiguration_n_13,
      \DVSAERConfigReg_DP_reg[FilterPixel6Column_D][8]\(0) => \DVSAERConfigReg_DP[FilterPixel6Column_D]\,
      \DVSAERConfigReg_DP_reg[FilterPixel6Column_D][8]_0\(0) => dvsaerSPIConfig_n_39,
      \DVSAERConfigReg_DP_reg[FilterPixel6Row_D][7]\(0) => \DVSAERConfigReg_DP[FilterPixel6Row_D]\,
      \DVSAERConfigReg_DP_reg[FilterPixel7Column_D][1]\ => dvsaerSPIConfig_n_27,
      \DVSAERConfigReg_DP_reg[FilterPixel7Column_D][5]\ => dvsaerSPIConfig_n_17,
      \DVSAERConfigReg_DP_reg[FilterPixel7Column_D][8]\(0) => \DVSAERConfigReg_DP[FilterPixel7Column_D]\,
      \DVSAERConfigReg_DP_reg[FilterPixel7Column_D][8]_0\(0) => dvsaerSPIConfig_n_40,
      \DVSAERConfigReg_DP_reg[FilterPixel7Row_D][7]\(0) => \DVSAERConfigReg_DP[FilterPixel7Row_D]\,
      \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D][8]\(0) => \DVSAERConfigReg_DP[FilterROIEndColumn_D]\,
      \DVSAERConfigReg_DP_reg[FilterROIEndColumn_D][8]_0\(0) => dvsaerSPIConfig_n_42,
      \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][0]\ => dvsaerSPIConfig_n_32,
      \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][1]\ => dvsaerSPIConfig_n_23,
      \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][2]\ => dvsaerSPIConfig_n_22,
      \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][3]\ => dvsaerSPIConfig_n_21,
      \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][4]\ => dvsaerSPIConfig_n_20,
      \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][5]\ => dvsaerSPIConfig_n_18,
      \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][6]\ => dvsaerSPIConfig_n_13,
      \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][7]\(0) => \DVSAERConfigReg_DP[FilterROIEndRow_D]\,
      \DVSAERConfigReg_DP_reg[FilterROIEndRow_D][7]_0\ => dvsaerSPIConfig_n_11,
      \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D][8]\(0) => \DVSAERConfigReg_DP[FilterROIStartColumn_D]\,
      \DVSAERConfigReg_DP_reg[FilterROIStartColumn_D][8]_0\(0) => dvsaerSPIConfig_n_41,
      \DVSAERConfigReg_DP_reg[FilterROIStartRow_D][7]\(0) => \DVSAERConfigReg_DP[FilterROIStartRow_D]\,
      \DVSAERConfigReg_DP_reg[FilterRowOnlyEvents_S]\ => spiConfiguration_n_117,
      \DVSAERConfigReg_DP_reg[FilterRowOnlyEvents_S]_0\ => dvsaerSPIConfig_n_2,
      \DVSAERConfigReg_DP_reg[Run_S]\ => spiConfiguration_n_9,
      \DVSAERConfigReg_DP_reg[Run_S]_0\ => spiConfiguration_n_10,
      \DVSAERConfigReg_DP_reg[Run_S]_1\ => spiConfiguration_n_115,
      \DVSAERConfigReg_DP_reg[Run_S]_2\ => dvsaerSPIConfig_n_0,
      \DVSAERConfigReg_DP_reg[WaitOnTransferStall_S]\ => spiConfiguration_n_116,
      \DVSAERConfigReg_DP_reg[WaitOnTransferStall_S]_0\ => dvsaerSPIConfig_n_1,
      \DVSAEROutput_DP_reg[31]\(31) => spiConfiguration_n_66,
      \DVSAEROutput_DP_reg[31]\(30) => spiConfiguration_n_67,
      \DVSAEROutput_DP_reg[31]\(29) => spiConfiguration_n_68,
      \DVSAEROutput_DP_reg[31]\(28) => spiConfiguration_n_69,
      \DVSAEROutput_DP_reg[31]\(27) => spiConfiguration_n_70,
      \DVSAEROutput_DP_reg[31]\(26) => spiConfiguration_n_71,
      \DVSAEROutput_DP_reg[31]\(25) => spiConfiguration_n_72,
      \DVSAEROutput_DP_reg[31]\(24) => spiConfiguration_n_73,
      \DVSAEROutput_DP_reg[31]\(23) => spiConfiguration_n_74,
      \DVSAEROutput_DP_reg[31]\(22) => spiConfiguration_n_75,
      \DVSAEROutput_DP_reg[31]\(21) => spiConfiguration_n_76,
      \DVSAEROutput_DP_reg[31]\(20) => spiConfiguration_n_77,
      \DVSAEROutput_DP_reg[31]\(19) => spiConfiguration_n_78,
      \DVSAEROutput_DP_reg[31]\(18) => spiConfiguration_n_79,
      \DVSAEROutput_DP_reg[31]\(17) => spiConfiguration_n_80,
      \DVSAEROutput_DP_reg[31]\(16) => spiConfiguration_n_81,
      \DVSAEROutput_DP_reg[31]\(15) => spiConfiguration_n_82,
      \DVSAEROutput_DP_reg[31]\(14) => spiConfiguration_n_83,
      \DVSAEROutput_DP_reg[31]\(13) => spiConfiguration_n_84,
      \DVSAEROutput_DP_reg[31]\(12) => spiConfiguration_n_85,
      \DVSAEROutput_DP_reg[31]\(11) => spiConfiguration_n_86,
      \DVSAEROutput_DP_reg[31]\(10) => spiConfiguration_n_87,
      \DVSAEROutput_DP_reg[31]\(9) => spiConfiguration_n_88,
      \DVSAEROutput_DP_reg[31]\(8) => spiConfiguration_n_89,
      \DVSAEROutput_DP_reg[31]\(7) => spiConfiguration_n_90,
      \DVSAEROutput_DP_reg[31]\(6) => spiConfiguration_n_91,
      \DVSAEROutput_DP_reg[31]\(5) => spiConfiguration_n_92,
      \DVSAEROutput_DP_reg[31]\(4) => spiConfiguration_n_93,
      \DVSAEROutput_DP_reg[31]\(3) => spiConfiguration_n_94,
      \DVSAEROutput_DP_reg[31]\(2) => spiConfiguration_n_95,
      \DVSAEROutput_DP_reg[31]\(1) => spiConfiguration_n_96,
      \DVSAEROutput_DP_reg[31]\(0) => spiConfiguration_n_97,
      \DVSAEROutput_DP_reg[31]_0\(31 downto 0) => DVSAERConfigParamOutput_D(31 downto 0),
      E(0) => \DVSAERConfigReg_DP[AckDelayRow_D]\,
      LogicClk_CI => LogicClk_CI,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(39) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][39]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(38) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][38]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(37) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][37]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(36) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][36]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(35) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][35]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(34) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][34]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(33) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][33]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(32) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][32]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(31) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][31]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(30) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][30]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(29) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][29]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(28) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][28]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(27) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][27]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(26) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][26]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(25) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][25]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(24) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][24]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(23) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][23]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(22) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][22]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(21) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][21]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(20) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][20]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(19) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][19]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(18) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][18]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(17) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][17]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(16) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][16]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(15) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][15]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(14) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][14]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(13) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][13]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(12) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][12]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(11) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][11]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(10) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][10]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(9) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][9]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(8) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][8]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(7) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][7]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(6) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][6]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(5) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][5]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(4) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][4]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(3) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][3]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(2) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][2]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(1) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][1]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D][39]\(0) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput1Dropped_D_n_0_][0]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(39) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][39]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(38) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][38]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(37) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][37]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(36) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][36]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(35) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][35]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(34) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][34]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(33) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][33]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(32) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][32]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(31) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][31]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(30) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][30]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(29) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][29]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(28) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][28]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(27) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][27]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(26) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][26]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(25) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][25]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(24) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][24]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(23) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][23]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(22) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][22]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(21) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][21]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(20) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][20]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(19) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][19]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(18) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][18]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(17) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][17]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(16) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][16]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(15) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][15]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(14) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][14]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(13) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][13]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(12) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][12]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(11) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][11]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(10) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][10]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(9) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][9]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(8) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][8]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(7) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][7]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(6) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][6]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(5) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][5]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(4) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][4]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(3) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][3]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(2) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][2]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(1) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][1]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D][39]\(0) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput2Dropped_D_n_0_][0]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(39) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][39]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(38) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][38]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(37) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][37]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(36) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][36]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(35) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][35]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(34) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][34]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(33) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][33]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(32) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][32]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(31) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][31]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(30) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][30]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(29) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][29]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(28) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][28]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(27) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][27]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(26) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][26]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(25) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][25]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(24) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][24]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(23) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][23]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(22) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][22]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(21) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][21]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(20) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][20]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(19) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][19]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(18) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][18]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(17) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][17]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(16) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][16]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(15) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][15]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(14) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][14]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(13) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][13]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(12) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][12]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(11) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][11]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(10) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][10]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(9) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][9]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(8) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][8]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(7) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][7]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(6) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][6]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(5) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][5]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(4) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][4]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(3) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][3]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(2) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][2]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(1) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][1]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D][39]\(0) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput3Dropped_D_n_0_][0]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(39) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][39]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(38) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][38]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(37) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][37]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(36) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][36]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(35) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][35]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(34) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][34]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(33) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][33]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(32) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][32]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(31) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][31]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(30) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][30]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(29) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][29]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(28) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][28]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(27) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][27]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(26) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][26]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(25) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][25]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(24) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][24]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(23) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][23]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(22) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][22]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(21) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][21]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(20) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][20]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(19) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][19]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(18) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][18]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(17) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][17]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(16) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][16]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(15) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][15]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(14) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][14]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(13) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][13]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(12) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][12]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(11) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][11]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(10) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][10]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(9) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][9]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(8) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][8]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(7) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][7]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(6) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][6]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(5) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][5]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(4) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][4]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(3) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][3]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(2) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][2]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(1) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][1]\,
      \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D][39]\(0) => \MultiplexerConfigInfoOut_D_reg[StatisticsInput4Dropped_D_n_0_][0]\,
      \MultiplexerConfigReg_DP_reg[DropInput1OnTransferStall_S]\ => spiConfiguration_n_111,
      \MultiplexerConfigReg_DP_reg[DropInput1OnTransferStall_S]_0\ => multiplexerSPIConfig_n_4,
      \MultiplexerConfigReg_DP_reg[DropInput2OnTransferStall_S]\ => spiConfiguration_n_112,
      \MultiplexerConfigReg_DP_reg[DropInput2OnTransferStall_S]_0\ => multiplexerSPIConfig_n_5,
      \MultiplexerConfigReg_DP_reg[DropInput3OnTransferStall_S]\ => spiConfiguration_n_113,
      \MultiplexerConfigReg_DP_reg[DropInput3OnTransferStall_S]_0\ => multiplexerSPIConfig_n_6,
      \MultiplexerConfigReg_DP_reg[DropInput4OnTransferStall_S]\ => spiConfiguration_n_114,
      \MultiplexerConfigReg_DP_reg[DropInput4OnTransferStall_S]_0\ => multiplexerSPIConfig_n_8,
      \MultiplexerConfigReg_DP_reg[DropInput4OnTransferStall_S]_1\ => multiplexerSPIConfig_n_7,
      \MultiplexerConfigReg_DP_reg[ForceChipBiasEnable_S]\ => spiConfiguration_n_110,
      \MultiplexerConfigReg_DP_reg[ForceChipBiasEnable_S]_0\ => multiplexerSPIConfig_n_9,
      \MultiplexerConfigReg_DP_reg[ForceChipBiasEnable_S]_1\ => multiplexerSPIConfig_n_3,
      \MultiplexerConfigReg_DP_reg[Run_S]\ => spiConfiguration_n_98,
      \MultiplexerConfigReg_DP_reg[Run_S]_0\ => multiplexerSPIConfig_n_0,
      \MultiplexerConfigReg_DP_reg[TimestampReset_S]\ => spiConfiguration_n_109,
      \MultiplexerConfigReg_DP_reg[TimestampReset_S]_0\ => multiplexerSPIConfig_n_2,
      \MultiplexerConfigReg_DP_reg[TimestampRun_S]\ => spiConfiguration_n_108,
      \MultiplexerConfigReg_DP_reg[TimestampRun_S]_0\ => multiplexerSPIConfig_n_1,
      \MultiplexerOutput_DP_reg[31]\(31 downto 0) => MultiplexerConfigParamOutput_D(31 downto 0),
      \ParamAddressReg_DP_reg[2]_0\ => dvsaerSPIConfig_n_8,
      \ParamAddressReg_DP_reg[2]_1\ => dvsaerSPIConfig_n_9,
      \ParamAddressReg_DP_reg[3]_0\ => dvsaerSPIConfig_n_7,
      \ParamAddressReg_DP_reg[4]_0\ => dvsaerSPIConfig_n_4,
      \ParamAddressReg_DP_reg[4]_1\ => dvsaerSPIConfig_n_5,
      \ParamAddressReg_DP_reg[4]_2\ => dvsaerSPIConfig_n_6,
      Q(4 downto 0) => ConfigParamAddress_D(4 downto 0),
      SPIClockEdgeDetectorReg_S => SPIClockEdgeDetectorReg_S,
      SPIClockSync_C => SPIClockSync_C,
      SPIMISOReg_DZ0 => SPIMISOReg_DZ0,
      SPIMISO_DZO => SPIMISO_DZO,
      SPISlaveSelectSync_SB => SPISlaveSelectSync_SB,
      \SyncSignalSyncFF_S_reg[0]\(0) => \spiInputShiftRegister/ShiftReg_DN\(0),
      \SyncSignalSyncFF_S_reg_rep__5\(0) => logiecResetSync_n_9,
      \SyncSignalSyncFF_S_reg_rep__7\(1) => logiecResetSync_n_10,
      \SyncSignalSyncFF_S_reg_rep__7\(0) => logiecResetSync_n_11,
      \SyncSignalSyncFF_S_reg_rep__8\(2) => logiecResetSync_n_0,
      \SyncSignalSyncFF_S_reg_rep__8\(1) => logiecResetSync_n_1,
      \SyncSignalSyncFF_S_reg_rep__8\(0) => LogicReset_R
    );
syncInputsToLogicClock: entity work.brd_testAERDVSSM_0_0_LogicClockSynchronizer
     port map (
      LogicClk_CI => LogicClk_CI,
      SPIClockEdgeDetectorReg_S => SPIClockEdgeDetectorReg_S,
      SPIClockSync_C => SPIClockSync_C,
      SPIClock_AI => SPIClock_AI,
      SPIMISOReg_DZ0 => SPIMISOReg_DZ0,
      SPIMOSI_AI => SPIMOSI_AI,
      SPISlaveSelectSync_SB => SPISlaveSelectSync_SB,
      SPISlaveSelect_ABI => SPISlaveSelect_ABI,
      \ShiftReg_DP_reg[0]\(0) => \spiInputShiftRegister/ShiftReg_DN\(0),
      SyncInClockSync_C => SyncInClockSync_C,
      SyncInClock_AI => SyncInClock_AI,
      \SyncSignalSyncFF_S_reg_rep__10\(0) => logiecResetSync_n_12,
      \SyncSignalSyncFF_S_reg_rep__6\(0) => logiecResetSync_n_11
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity brd_testAERDVSSM_0_0 is
  port (
    USBClock_CI : in STD_LOGIC;
    LogicClk_CI : in STD_LOGIC;
    ADCClk_CI : in STD_LOGIC;
    Reset_RI : in STD_LOGIC;
    SPISlaveSelect_ABI : in STD_LOGIC;
    SPIClock_AI : in STD_LOGIC;
    SPIMOSI_AI : in STD_LOGIC;
    SPIMISO_DZO : out STD_LOGIC;
    ChipBiasEnable_SO : out STD_LOGIC;
    ChipBiasDiagSelect_SO : out STD_LOGIC;
    ChipBiasAddrSelect_SBO : out STD_LOGIC;
    ChipBiasClock_CBO : out STD_LOGIC;
    ChipBiasBitIn_DO : out STD_LOGIC;
    ChipBiasLatch_SBO : out STD_LOGIC;
    DVSAERData_AI : in STD_LOGIC_VECTOR ( 10 downto 0 );
    DVSAERReq_ABI : in STD_LOGIC;
    DVSAERAck_SBO : out STD_LOGIC;
    DVSAERReset_SBO : out STD_LOGIC;
    IMUClock_CZO : out STD_LOGIC;
    IMUData_DZIO : inout STD_LOGIC;
    IMUInterrupt_AI : in STD_LOGIC;
    IMUFSync_SO : out STD_LOGIC;
    SyncOutClock_CO : out STD_LOGIC;
    SyncOutSignal_SO : out STD_LOGIC;
    SyncInClock_AI : in STD_LOGIC;
    SyncInSignal_AI : in STD_LOGIC;
    SyncInSignal1_AI : in STD_LOGIC;
    SyncInSignal2_AI : in STD_LOGIC;
    AERSMFifoAlmostFull_AI : in STD_LOGIC;
    AERSMFifoFull_AI : in STD_LOGIC;
    AERSMOutFifoWrite_SO : out STD_LOGIC;
    AERSMOutFifoData_DO : out STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of brd_testAERDVSSM_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of brd_testAERDVSSM_0_0 : entity is "brd_testAERDVSSM_0_0,testAERDVSSM,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of brd_testAERDVSSM_0_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of brd_testAERDVSSM_0_0 : entity is "testAERDVSSM,Vivado 2018.1";
end brd_testAERDVSSM_0_0;

architecture STRUCTURE of brd_testAERDVSSM_0_0 is
  attribute x_interface_info : string;
  attribute x_interface_info of Reset_RI : signal is "xilinx.com:signal:reset:1.0 Reset_RI RST";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of Reset_RI : signal is "XIL_INTERFACENAME Reset_RI, POLARITY ACTIVE_LOW";
begin
  ChipBiasAddrSelect_SBO <= 'Z';
  ChipBiasBitIn_DO <= 'Z';
  ChipBiasClock_CBO <= 'Z';
  ChipBiasDiagSelect_SO <= 'Z';
  ChipBiasEnable_SO <= 'Z';
  ChipBiasLatch_SBO <= 'Z';
  IMUClock_CZO <= 'Z';
  IMUFSync_SO <= 'Z';
  SyncOutSignal_SO <= 'Z';
U0: entity work.brd_testAERDVSSM_0_0_testAERDVSSM
     port map (
      AERSMFifoAlmostFull_AI => AERSMFifoAlmostFull_AI,
      AERSMFifoFull_AI => AERSMFifoFull_AI,
      AERSMOutFifoData_DO(15 downto 0) => AERSMOutFifoData_DO(15 downto 0),
      AERSMOutFifoWrite_SO => AERSMOutFifoWrite_SO,
      DVSAERAck_SBO => DVSAERAck_SBO,
      DVSAERData_AI(10 downto 0) => DVSAERData_AI(10 downto 0),
      DVSAERReq_ABI => DVSAERReq_ABI,
      DVSAERReset_SBO => DVSAERReset_SBO,
      LogicClk_CI => LogicClk_CI,
      Reset_RI => Reset_RI,
      SPIClock_AI => SPIClock_AI,
      SPIMISO_DZO => SPIMISO_DZO,
      SPIMOSI_AI => SPIMOSI_AI,
      SPISlaveSelect_ABI => SPISlaveSelect_ABI,
      SyncInClock_AI => SyncInClock_AI,
      SyncOutClock_CO => SyncOutClock_CO
    );
end STRUCTURE;
