# This viminfo file was generated by Vim 7.4.
# You may edit it if you're careful!

# Value of 'encoding' when this file was written
*encoding=utf-8


# hlsearch on (H) or off (h):
~h
# Last Search Pattern:
~MSle0~/questa_home

# Last Substitute Search Pattern:
~MSle0&uif

# Last Substitute String:
$llk

# Command Line History (newest to oldest):
:wq
:w
:q
:146
:160
:152
:172
:.!
:.,.+4!4
:'<,'>!v!.
:qiuuuu
:101
:1,$s;devcabin_full;devcabin_ahb;gc
:1,$s;devcabin_full_ahb_example;devcabin_ahb_command;gc
:1,$s;devcabin;;gc
:1,$s;devcabin_full_reg_model_block;devcabin_reg_model_block;gc
:1,$s;PRJNAME;PRJ_NAME;gc
:1,$s;PROJECT_NAME;PRJNAME;gc
:303
:250
:536
:1,$s;uif;llk;gc
:12,
:,1$s;uif;llk;gc
:1,$s;ubox/;;gc
:1,$s;PANGU_VOB;LIEZHEN_DIR;gc
:1,$s;refbox;devcabin;gc
:1,$s;;
:1,$s;utb_;lzn_;gc
:1,$s;vc_sram_if;lvc_sram;gc
:1,$s;rk_ioc;lvc_ioc2;gc
:1,$s;utb_;la;;gc
:1,$s;lvc_jtag;;gc
:1,$s;vc_jta;;gc
:1,$s;TBIC_IO_VC_JTAG;LZN_IO_VC_JTAG;gc
:1,$s; vc_jtag; lvc_jtag;gc
:1,$s;vc_jtag;lvc_jtag;gc
:1,$s;vc_ioc;lvc_ioc;gc
:1,$s;rkv_ioc;lvc_ioc2;gc
:1,$s;clocks_verimod;lvc_cr;gc
:1,$s;UTB_IOC;LVC_IOC;gc
:1,$s;llvc_;lvc_;gc
:13dd:w
:290
:1,$s;svt_axi_uvm;svt_amba_uvm;gc
:1,$s;svt_apb_uvm;svt_amba_uvm;gc
:1,$s;svt_ahb_uvm;svt_amba_uvm;gc
:1,$;svt_ahb_uvm;svt_amba_uvm;sg
:221
:22

# Search String History (newest to oldest):
?/reg_predict
?/success
?/questa_home
?/questa
?/mgls
?/infact
?/simhdlsim
?/msimhdl
?/qhsim
? \<tplanfile\>
?/vplan
?/export
? \<UCDBFILE\>
?/\$
?/$
? \<OVM_HOME\>
? \<REF_SRC\>
?/tb_src
?/dut_src
?/dur_src
?/launch
?/postscript
?/vrun
? \<vm\>
? \<mergeoptions\>
?/mergefile
?/merge
?/mergescript
? \<WORK_LIB\>
? \<VSIMARGS\>
?/vsim
? \<ITERATION\>
?/ovm_testname
? \<DUT_LIB\>
? \<DATADIR\>
?/vlib
?/work
?/instance
? \<TESTNAME\>
?/rmdbdir
?/parameter 
?/paramter
? \<ELAB\>
?/checker
?/license_file
?/licnese_
?/lm_licen
?/snpslmd
?/environment variable
? \<NOVAS_HOME\>

# Expression History (newest to oldest):

# Input Line History (newest to oldest):

# Input Line History (newest to oldest):

# å¯„å­˜å™¨:
""1	LINE	0
	    queue bit que
"2	LINE	0
	|- tb.sv
"3	LINE	0
	/home/liubin/project/rkv_labs/v2_labs/v2.2_uvm_basic/lab5/
"4	LINE	0
	" ? : toggle long help
	
	.. (up a directory)
	/home/liubin/project/rkv_labs/v2_labs/v2.2_uvm_basic/lab5/ {{{
	|- AN.DB/
	|- Makefile
	|- Makefile.xrun
	|- arb_pkg.sv
	|- chnl_pkg.sv
	|- comp.log
	|- fmt_pkg.sv
	|- mcdf_pkg.sv
	|- mcdf_pkg_ref.sv
	|- mcdf_rgm_pkg.sv
	|- mcdf_rgm_pkg_ref.sv
	|- param_def.v
	|- reg_pkg.sv
	`- tb.sv }}}
	
"5	LINE	0
	|- tb.sv
"6	LINE	0
	/home/liubin/project/rkv_labs/v2_labs/v2.2_uvm_basic/lab5/
"7	LINE	0
	|  |     |- vplan_word.xml
"8	LINE	0
	|  |  `- vplan/ }}}
"9	LINE	0
	|  |  |- vplan/
"r@	CHAR	0
	$bbbla€kb€kbrkv0j
"-	CHAR	0
	/opt/cadence/installs/VMANAGER1903/bin

# æ–‡ä»¶æ ‡è®°:
'A  1  0  ~/mtlab_demo1/mtcall.c
'B  1  0  ~/mtlab_demo1/mtcall.c
'C  1  0  ~/mtlab_demo1/mtcall.c
'D  1  0  ~/mtlab_demo1/mtcall.c
'E  1  0  ~/mtlab_demo1/mtcall.c
'F  1  0  ~/mtlab_demo1/mtcall.c
'G  1  0  ~/mtlab_demo1/mtcall.c
'H  1  0  ~/mtlab_demo1/mtcall.c
'I  1  0  ~/mtlab_demo1/mtcall.c
'J  1  0  ~/mtlab_demo1/mtcall.c
'K  1  0  ~/mtlab_demo1/mtcall.c
'L  1  0  ~/mtlab_demo1/mtcall.c
'M  1  0  ~/mtlab_demo1/mtcall.c
'N  1  0  ~/mtlab_demo1/mtcall.c
'O  1  0  ~/mtlab_demo1/mtcall.c
'P  1  0  ~/mtlab_demo1/mtcall.c
'Q  1  0  ~/mtlab_demo1/mtcall.c
'R  1  0  ~/mtlab_demo1/mtcall.c
'S  1  0  ~/mtlab_demo1/mtcall.c
'T  1  0  ~/mtlab_demo1/mtcall.c
'U  1  0  ~/mtlab_demo1/mtcall.c
'V  1  0  ~/mtlab_demo1/mtcall.c
'W  1  0  ~/mtlab_demo1/mtcall.c
'X  1  0  ~/mtlab_demo1/mtcall.c
'Y  1  0  ~/mtlab_demo1/mtcall.c
'Z  1  0  ~/mtlab_demo1/mtcall.c
'0  6  14  ~/project/trial/tb.sv
'1  15  123  ~/project/rkv_labs/v2_labs/v2.2_uvm_basic/lab5/Makefile
'2  61  0  /etc/profile.d/eda.csh
'3  46  11  /etc/profile.d/eda.csh
'4  1  0  /opt/mentor/infact2019/infact/linux_x86_64/license.src
'5  1553  0  /opt/mentor/questasim10.7/questasim/linux_x86_64/license.src
'6  9  3  /etc/rc.d/rc.local
'7  2003  0  /opt/license/Mentor.dat
'8  3009  12  /opt/license/Mentor.dat.bak
'9  32  23  ~/project/vrm/fpu_ovm/sim1/fpu_conf.rmdb

# è·³è½¬åˆ—è¡¨ (ä»Žæ–°åˆ°æ—§):
-'  6  14  ~/project/trial/tb.sv
-'  1  0  ~/project/trial/tb.sv
-'  15  123  ~/project/rkv_labs/v2_labs/v2.2_uvm_basic/lab5/Makefile
-'  8  0  ~/project/rkv_labs/v2_labs/v2.2_uvm_basic/lab5/Makefile
-'  1  0  ~/project/rkv_labs/v2_labs/v2.2_uvm_basic/lab5/Makefile
-'  61  0  /etc/profile.d/eda.csh
-'  40  7  /etc/profile.d/eda.csh
-'  52  0  /etc/profile.d/eda.csh
-'  46  0  /etc/profile.d/eda.csh
-'  45  15  /etc/profile.d/eda.csh
-'  15  0  /etc/profile.d/eda.csh
-'  1  0  /opt/mentor/infact2019/infact/linux_x86_64/license.src
-'  1556  0  /opt/mentor/infact2019/infact/linux_x86_64/license.src
-'  1553  0  /opt/mentor/questasim10.7/questasim/linux_x86_64/license.src
-'  1  0  /opt/mentor/questasim10.7/questasim/linux_x86_64/license.src
-'  9  3  /etc/rc.d/rc.local
-'  8  0  /etc/rc.d/rc.local
-'  2003  0  /opt/license/Mentor.dat
-'  2  0  /opt/license/Mentor.dat
-'  3009  12  /opt/license/Mentor.dat.bak
-'  3013  10  /opt/license/Mentor.dat.bak
-'  3005  10  /opt/license/Mentor.dat.bak
-'  3001  10  /opt/license/Mentor.dat.bak
-'  2997  10  /opt/license/Mentor.dat.bak
-'  6175  37  /opt/license/Mentor.dat.bak
-'  4660  22  /opt/license/Mentor.dat.bak
-'  1  0  /opt/license/Mentor.dat.bak
-'  32  23  ~/project/vrm/fpu_ovm/sim1/fpu_conf.rmdb
-'  28  38  ~/project/vrm/fpu_ovm/sim1/fpu_conf.rmdb
-'  207  31  ~/project/vrm/fpu_ovm/sim1/fpu_conf.rmdb
-'  209  12  ~/project/vrm/fpu_ovm/sim1/fpu_conf.rmdb
-'  77  33  ~/project/vrm/fpu_ovm/sim1/fpu_conf.rmdb
-'  75  33  ~/project/vrm/fpu_ovm/sim1/fpu_conf.rmdb
-'  74  33  ~/project/vrm/fpu_ovm/sim1/fpu_conf.rmdb
-'  213  36  ~/project/vrm/fpu_ovm/sim1/fpu_conf.rmdb
-'  211  73  ~/project/vrm/fpu_ovm/sim1/fpu_conf.rmdb
-'  22  72  ~/project/vrm/fpu_ovm/sim1/fpu_conf.rmdb
-'  21  14  ~/project/vrm/fpu_ovm/sim1/fpu_conf.rmdb
-'  16  54  ~/project/vrm/fpu_ovm/sim1/fpu_conf.rmdb
-'  15  14  ~/project/vrm/fpu_ovm/sim1/fpu_conf.rmdb
-'  212  23  ~/project/vrm/fpu_ovm/sim1/fpu_conf.rmdb
-'  35  26  ~/project/vrm/fpu_ovm/sim1/fpu_conf.rmdb
-'  306  11  ~/project/vrm/fpu_ovm/sim1/fpu_conf.rmdb
-'  293  11  ~/project/vrm/fpu_ovm/sim1/fpu_conf.rmdb
-'  285  12  ~/project/vrm/fpu_ovm/sim1/fpu_conf.rmdb
-'  284  23  ~/project/vrm/fpu_ovm/sim1/fpu_conf.rmdb
-'  283  11  ~/project/vrm/fpu_ovm/sim1/fpu_conf.rmdb
-'  36  59  ~/project/vrm/fpu_ovm/sim1/fpu_conf.rmdb
-'  33  74  ~/project/vrm/fpu_ovm/sim1/fpu_conf.rmdb
-'  159  73  ~/project/vrm/fpu_ovm/sim1/fpu_conf.rmdb
-'  76  23  ~/project/vrm/fpu_ovm/sim1/fpu_conf.rmdb
-'  139  4  ~/project/vrm/fpu_ovm/sim1/fpu_conf.rmdb
-'  13  13  ~/project/vrm/simple/default.rmdb
-'  1  0  ~/project/vrm/simple/default.rmdb
-'  64  15  ~/project/vrm/simple/default.rmdb
-'  26  13  ~/project/vrm/simple/default.rmdb
-'  42  38  ~/project/vrm/simple/default.rmdb
-'  54  52  ~/project/vrm/simple/default.rmdb
-'  32  40  ~/project/vrm/simple/default.rmdb
-'  59  40  ~/project/vrm/simple/default.rmdb
-'  44  32  ~/project/vrm/simple/default.rmdb
-'  35  3  ~/project/vrm/simple/default.rmdb
-'  5  6  ~/project/vrm/simple/default.rmdb
-'  18  3  ~/project/vrm/simple/default.rmdb
-'  3  3  ~/project/vrm/simple/default.rmdb
-'  32  23  ~/project/vrm/fpu_ovm/sim1/fpu_conf.rmdb
-'  28  38  ~/project/vrm/fpu_ovm/sim1/fpu_conf.rmdb
-'  207  31  ~/project/vrm/fpu_ovm/sim1/fpu_conf.rmdb
-'  209  12  ~/project/vrm/fpu_ovm/sim1/fpu_conf.rmdb
-'  77  33  ~/project/vrm/fpu_ovm/sim1/fpu_conf.rmdb
-'  75  33  ~/project/vrm/fpu_ovm/sim1/fpu_conf.rmdb
-'  74  33  ~/project/vrm/fpu_ovm/sim1/fpu_conf.rmdb
-'  213  36  ~/project/vrm/fpu_ovm/sim1/fpu_conf.rmdb
-'  211  73  ~/project/vrm/fpu_ovm/sim1/fpu_conf.rmdb
-'  22  72  ~/project/vrm/fpu_ovm/sim1/fpu_conf.rmdb
-'  21  14  ~/project/vrm/fpu_ovm/sim1/fpu_conf.rmdb
-'  16  54  ~/project/vrm/fpu_ovm/sim1/fpu_conf.rmdb
-'  15  14  ~/project/vrm/fpu_ovm/sim1/fpu_conf.rmdb
-'  212  23  ~/project/vrm/fpu_ovm/sim1/fpu_conf.rmdb
-'  35  26  ~/project/vrm/fpu_ovm/sim1/fpu_conf.rmdb
-'  306  11  ~/project/vrm/fpu_ovm/sim1/fpu_conf.rmdb
-'  293  11  ~/project/vrm/fpu_ovm/sim1/fpu_conf.rmdb
-'  285  12  ~/project/vrm/fpu_ovm/sim1/fpu_conf.rmdb
-'  284  23  ~/project/vrm/fpu_ovm/sim1/fpu_conf.rmdb
-'  283  11  ~/project/vrm/fpu_ovm/sim1/fpu_conf.rmdb
-'  36  59  ~/project/vrm/fpu_ovm/sim1/fpu_conf.rmdb
-'  33  74  ~/project/vrm/fpu_ovm/sim1/fpu_conf.rmdb
-'  159  73  ~/project/vrm/fpu_ovm/sim1/fpu_conf.rmdb
-'  76  23  ~/project/vrm/fpu_ovm/sim1/fpu_conf.rmdb
-'  139  4  ~/project/vrm/fpu_ovm/sim1/fpu_conf.rmdb
-'  13  13  ~/project/vrm/simple/default.rmdb
-'  1  0  ~/project/vrm/simple/default.rmdb
-'  64  15  ~/project/vrm/simple/default.rmdb
-'  26  13  ~/project/vrm/simple/default.rmdb
-'  42  38  ~/project/vrm/simple/default.rmdb
-'  54  52  ~/project/vrm/simple/default.rmdb
-'  32  40  ~/project/vrm/simple/default.rmdb
-'  59  40  ~/project/vrm/simple/default.rmdb
-'  44  32  ~/project/vrm/simple/default.rmdb

# æ–‡ä»¶å†…çš„æ ‡è®°åŽ†å²è®°å½• (ä»Žæ–°åˆ°æ—§):

> ~/project/trial/tb.sv
	"	6	14
	^	6	15
	.	6	15
	+	10	8
	+	7	9
	+	5	21
	+	4	8
	+	5	17
	+	4	0
	+	6	15

> ~/project/rkv_labs/v2_labs/v2.2_uvm_basic/lab5/Makefile
	"	15	123
	^	8	88
	.	8	87
	+	8	87

> ~/project/rkv_labs/v2_labs/v2.2_uvm_basic/lab5/TreeExplorer
	"	4	0
	.	18	0
	+	18	0

> ~/project/rkv_labs/v2_labs/v2.2_uvm_basic/lab5/run.log
	"	55	165

> ~/project/rkv_labs/v2_labs/v2.2_uvm_basic/lab5/chnl_pkg.sv
	"	232	0

> ~/project/rkv_labs/v2_labs/v2.2_uvm_basic/lab3/chnl_pkg_ref.sv
	"	242	0

> /etc/profile.d/eda.csh
	"	61	0
	.	18	0
	+	18	0

> /etc/rc.d/rc.local
	"	9	0

> /opt/license/Mentor.dat
	"	1	0

> /opt/mentor/infact2019/infact/linux_x86_64/license.src
	"	1	0

> /opt/mentor/questasim10.7/questasim/linux_x86_64/license.src
	"	1553	0

> /opt/license/Mentor.dat.bak
	"	3009	12

> ~/project/vrm/multi-level-merge/src/mlm_par.sv
	"	1	0

> ~/project/vrm/TreeExplorer
	"	19	15
	.	13	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	38	0
	+	37	0
	+	34	0
	+	28	0
	+	22	0
	+	18	0
	+	14	0
	+	13	0

> ~/project/vrm/multi-level-merge/src/mlm_sys.sv
	"	1	0

> ~/project/vrm/multi-level-merge/src/mlm_uni.sv
	"	45	8

> ~/project/vrm/simple/src/top.sv
	"	11	26

> ~/project/vrm/simple/default.rmdb
	"	13	13

> ~/project/vrm/fpu_ovm/fpu/vplan/vplan_calc.xml
	"	1	0

> ~/project/vrm/fpu_ovm/fpu/vplan/vplan_excel.xml
	"	238	0

> ~/project/vrm/fpu_ovm/fpu/vplan/vplan_word.xml
	"	1	0

> ~/project/vrm/fpu_ovm/example_guiproj.sh
	"	1	0

> ~/project/vrm/fpu_ovm/README.txt
	"	38	0

> ~/project/vrm/fpu_ovm/sim1/vhdl.f
	"	16	5

> ~/project/vrm/fpu_ovm/sim1/vlog.f
	"	6	10

> ~/project/vrm/fpu_ovm/sim1/scripts/vsim.do
	"	14	0

> ~/project/vrm/fpu_ovm/sim1/scripts/wave.do
	"	57	0

> ~/project/vrm/fpu_ovm/sim1/scripts/wave_batch.do
	"	10	8

> ~/project/vrm/fpu_ovm/sim1/fpu_conf.rmdb
	"	32	23

> ~/project/vrm/fpu_ovm/tb/golden/pattern_set_ultra_small.pat
	"	1	0

> ~/project/vrm/fpu_ovm/tb/sv/fpu_environment.svh
	"	1	0

> ~/project/vrm/fpu_ovm/tb/sv/fpu_coverage.svh
	"	97	0

> ~/project/vrm/fpu_ovm/tb/sv/fpu_test_sequence_fair.svh
	"	1	0

> ~/project/vrm/fpu_ovm/tb/sv/fpu_test_random_sequence.svh
	"	1	0

> ~/project/vrm/fpu_ovm/tb/sv/fpu_test_patternset.svh
	"	1	0

> ~/project/vrm/fpu_ovm/tb/sv/fpu_test_neg_sqr_sequence.svh
	"	1	0

> ~/project/vrm/fpu_ovm/tb/sv/fpu_tr.svh
	"	265	0

> ~/project/vrm/parallel-merge/generate.rmdb
	"	1	0

> ~/project/vrm/fpu_ovm/transcript
	"	79	0

> ~/project/vrm/fpu_ovm/fpu/tlm/c/fpu_tlm_dpi_c.cpp
	"	27	15

> ~/project/vrm/fpu_ovm/fpu/rtl/vhdl/fpu.vhd
	"	55	0

> ~/project/vrm/fpu_ovm/fpu/rtl/vhdl/addsub_28.vhd
	"	46	0

> ~/project/vrm/fpu_ovm/fpu/rtl/vhdl/pre_norm_div.vhd
	"	1	0

> ~/project/vrm/fpu_ovm/fpu/rtl/vhdl/pre_norm_sqrt.vhd
	"	1	0

> ~/project/vrm/fpu_ovm/fpu/rtl/vhdl/serial_mul.vhd
	"	1	0

> ~/project/vrm/fpu_ovm/fpu/rtl/vhdl/sqrt.vhd
	"	1	0

> ~/project/vrm/fpu_ovm/fpu/rtl/vhdl/post_norm_addsub.vhd
	"	1	0

> ~/project/vrm/fpu_ovm/fpu/rtl/vhdl/mul_24.vhd
	"	19	1

> ~/project/vrm/simple/transcript
	"	13	0

> ~/project/vrm/simple/README
	"	14	0

> ~/project/rkv_labs/v2_labs/v2.1_sv/lab5/Makefile.mti
	"	24	9
	^	21	10
	.	21	9
	+	14	59
	+	15	0
	+	20	0
	+	24	9
	+	26	0
	+	15	36
	+	14	29
	+	21	9

> ~/project/rkv_labs/v2_labs/v2.1_sv/lab5/TreeExplorer
	"	4	0
	.	15	0
	+	2	0
	+	71	0
	+	70	0
	+	69	0
	+	68	0
	+	57	0
	+	54	0
	+	32	0
	+	15	0

> ~/project/reguvm/labs/RUVM_Flow/Entry/Generic/basic_reg_description.csv
	"	1	0

> ~/project/reguvm/TreeExplorer
	"	16	17
	.	14	0
	+	45	0
	+	39	0
	+	45	0
	+	44	0
	+	39	0
	+	39	0
	+	39	0
	+	38	0
	+	36	0
	+	34	0
	+	34	0
	+	31	0
	+	33	0
	+	20	0
	+	20	0
	+	20	0
	+	20	0
	+	20	0
	+	20	0
	+	20	0
	+	20	0
	+	20	0
	+	20	0
	+	20	0
	+	19	0
	+	17	0
	+	15	0
	+	12	0
	+	14	0

> ~/project/reguvm/labs/RUVM_Flow/Entry/Generic/basic_mem_description.csv
	"	1	0

> ~/project/reguvm/labs/RUVM_Flow/Entry/Generic/basic_map_description.csv
	"	1	0

> ~/project/reguvm/labs/RUVM_Flow/Entry/Generic/basic_block_description.csv
	"	1	5

> ~/project/reguvm/labs/RUVM_Flow/Completed/CSV/rsp_blocks.csv
	"	3	58

> ~/project/reguvm/labs/RUVM_Flow/Completed/CSV/rsp_maps.csv
	"	1	0

> ~/project/reguvm/labs/RUVM_Flow/Completed/CSV/rsp_regs.csv
	"	1	0

> ~/project/reguvm/labs/RUVM_Flow/Completed/Output/vreguvm_pkg_uvm.sv
	"	1	0

> /usr/bin/evince
	"	917	0

> /opt/license/Synopsys.dat
	"	1011	34

> ~/vc_static/vc_static_INSTALL_README.txt
	"	292	14

> ~/.cshrc
	"	3	0
	^	3	1
	.	4	0
	+	9	0
	+	2	43
	+	3	0
	+	2	42
	+	3	16
	+	2	0
	+	4	0
	+	6	41
	+	7	30
	+	4	0

> ~/synopsys_scl/scl_INSTALL_README.txt
	"	152	53

> /etc/rc.d/TreeExplorer
	"	13	4
	.	15	0
	+	15	0

> /etc/rc.d/rc.sysinit
	"	691	0

> /etc/rc.d/rc
	"	86	25

> /opt/synopsys/scl_11.11/install.log
	"	21	21

> /opt/TreeExplorer
	"	23	0
	.	32	0
	+	34	0
	+	33	0
	+	33	0
	+	33	0
	+	33	0
	+	33	0
	+	32	0

> /etc/profile
	"	76	0

> ~/tb.sv
	"	4	24
	^	4	25
	.	4	24
	+	7	8
	+	1	9
	+	5	0
	+	4	24

> ~/VCS 2020.3/vcs_INSTALL_README.txt
	"	165	27

> /opt/synopsys/svt_vip/TreeExplorer
	"	61	15
	.	80	0
	+	82	0
	+	82	0
	+	82	0
	+	82	0
	+	82	0
	+	82	0
	+	82	0
	+	82	0
	+	82	0
	+	57	0
	+	55	0
	+	82	0
	+	81	0
	+	80	0

> ~/project/rkv_labs/v2_labs/v2.1_sv/lab5/Makefile.xrun
	"	23	8
	^	14	42
	.	14	0
	+	7	21
	+	8	74
	+	14	130
	+	14	0

> ~/project/rkv_labs/v2_labs/v2.1_sv/lab5/tb.sv
	"	163	26
	^	170	38
	.	172	0
	+	160	14
	+	173	13
	+	173	15
	+	173	97
	+	173	9
	+	174	0
	+	173	0
	+	160	0
	+	173	87
	+	173	0
	+	171	0
	+	172	0
	+	171	9
	+	170	37
	+	172	0

> ~/project/rkv_labs/v2_labs/v2.1_sv/lab5/comp.log
	"	6	5

> ~/project/rkv_labs/v2_labs/v2.1_sv/lab5/fmt_pkg.sv
	"	163	10
	^	158	11
	.	158	10
	+	76	24
	+	158	10

> ~/project/rkv_labs/v2_labs/v2.1_sv/lab5/chnl_pkg.sv
	"	146	14

> ~/project/rkv_labs/v2_labs/v2.1_sv/lab4/tb.sv
	"	147	40

> ~/project/rkv_labs/v2_labs/v2.1_sv/lab5/mcdf_pkg.sv
	"	17	0

> ~/project/rkv_labs/v2_labs/v2.2_uvm_basic/lab5/Makefile.xrun
	"	15	105

> /opt/dvt_eclipse-19.1.41/license.dat
	"	13	9

> ~/TreeExplorer
	"	24	12
	.	25	0
	+	132	0
	+	123	0
	+	113	0
	+	93	0
	+	84	0
	+	57	0
	+	2	0
	+	2	0
	+	40	0
	+	25	0

> /opt/dvt_eclipse-19.1.22/license.dat
	"	35	28

> ~/project/liezhen/.gitignore
	"	13	0
	^	14	12
	.	14	11
	+	11	12
	+	12	8
	+	13	21
	+	14	11

> ~/project/liezhen/TreeExplorer
	"	13	23
	.	16	0
	+	20	0
	+	19	0
	+	17	0
	+	16	0

> ~/project/liezhen/devcabin/sim/Makefile
	"	329	37
	^	329	38
	.	329	0
	+	86	0
	+	86	15
	+	87	0
	+	9	11
	+	164	36
	+	163	0
	+	165	63
	+	166	33
	+	164	0
	+	165	63
	+	166	33
	+	118	0
	+	163	0
	+	165	82
	+	166	25
	+	315	0
	+	40	0
	+	316	29
	+	320	29
	+	316	18
	+	320	26
	+	316	26
	+	315	0
	+	315	0
	+	313	2
	+	165	84
	+	5	16
	+	6	29
	+	5	6
	+	6	0
	+	118	21
	+	78	25
	+	158	79
	+	119	38
	+	155	38
	+	155	23
	+	155	38
	+	157	0
	+	155	73
	+	155	38
	+	157	0
	+	155	38
	+	206	31
	+	206	0
	+	207	13
	+	208	13
	+	205	35
	+	206	35
	+	207	34
	+	208	34
	+	4	0
	+	6	0
	+	205	0
	+	206	0
	+	207	0
	+	208	0
	+	4	0
	+	6	0
	+	205	0
	+	206	0
	+	207	0
	+	208	0
	+	181	20
	+	201	0
	+	156	49
	+	155	22
	+	201	62
	+	155	21
	+	206	61
	+	205	61
	+	117	49
	+	183	20
	+	182	19
	+	45	0
	+	45	110
	+	47	0
	+	45	0
	+	45	117
	+	72	101
	+	117	48
	+	183	19
	+	184	19
	+	329	11
	+	45	98
	+	45	92
	+	47	0
	+	45	0
	+	45	92
	+	46	39
	+	73	10
	+	74	24
	+	74	28
	+	74	74
	+	11	41
	+	48	13
	+	51	0
	+	50	0
	+	34	0
	+	330	53
	+	329	0

> ~/project/vrm/simple/TreeExplorer
	"	9	0
	.	15	0
	+	20	0
	+	18	0
	+	16	0
	+	8	0
	+	15	0

> ~/project/arm_m3/rtc_pl031/logical/rtc_pl031/verilog/Rtc.v
	"	41	20

> ~/project/arm_m3/TreeExplorer
	"	28	0
	.	16	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	2	0
	+	118	0
	+	117	0
	+	116	0
	+	103	0
	+	97	0
	+	95	0
	+	81	0
	+	81	0
	+	61	0
	+	60	0
	+	58	0
	+	57	0
	+	71	0
	+	66	0
	+	65	0
	+	70	0
	+	81	0
	+	81	0
	+	81	0
	+	80	0
	+	78	0
	+	77	0
	+	48	0
	+	47	0
	+	36	0
	+	35	0
	+	27	0
	+	23	0
	+	18	0
	+	17	0
	+	13	0
	+	43	0
	+	42	0
	+	16	0

> ~/project/arm_m3/trng/logical/top/dx_trng_top.v
	"	29	20

> ~/project/arm_m3/smm/logical/spi2apb3/verilog/spi2apb3.v
	"	42	7

> ~/project/arm_m3/smm/logical/ds703_scc_r0p3/verilog/scc.v
	"	112	0

> ~/project/arm_m3/smm/logical/apb_i2s/verilog/apb_i2s_top.v
	"	30	7

> ~/project/arm_m3/smm/logical/mps2_ahb_decoder/verilog/mps2_ahb_decoder.v
	"	19	0

> ~/project/arm_m3/smm/logical/pl022_ssp/verilog/Ssp.v
	"	17	8

> ~/project/arm_m3/cmsdk/logical/cmsdk_apb_uart/verilog/cmsdk_apb_uart.v
	"	84	10

> ~/project/arm_m3/cmsdk/logical/cmsdk_apb_timer/verilog/cmsdk_apb_timer.v
	"	42	12
