vendor_name = ModelSim
source_file = 1, C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/FU.vhd
source_file = 1, C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/components.vhd
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/intelfpga_lite/16.1/quartus/libraries/vhdl/ieee/timing_p.vhd
source_file = 1, C:/Users/Om/Desktop/Microprocessor-EE337/Project-2/vhdl_files/qsim/db/test.cbx.xml
design_name = FU
instance = comp, \mux_memd~output , mux_memd~output, FU, 1
instance = comp, \mux_dr~output , mux_dr~output, FU, 1
instance = comp, \stall_bit~output , stall_bit~output, FU, 1
instance = comp, \mux_op1[0]~output , mux_op1[0]~output, FU, 1
instance = comp, \mux_op1[1]~output , mux_op1[1]~output, FU, 1
instance = comp, \mux_op2[0]~output , mux_op2[0]~output, FU, 1
instance = comp, \mux_op2[1]~output , mux_op2[1]~output, FU, 1
instance = comp, \mux_d1[0]~output , mux_d1[0]~output, FU, 1
instance = comp, \mux_d1[1]~output , mux_d1[1]~output, FU, 1
instance = comp, \mux_d2[0]~output , mux_d2[0]~output, FU, 1
instance = comp, \mux_d2[1]~output , mux_d2[1]~output, FU, 1
instance = comp, \op1_check~input , op1_check~input, FU, 1
instance = comp, \op2_check~input , op2_check~input, FU, 1
instance = comp, \process_0~11 , process_0~11, FU, 1
instance = comp, \source2_cycle[0]~input , source2_cycle[0]~input, FU, 1
instance = comp, \source2_cycle[1]~input , source2_cycle[1]~input, FU, 1
instance = comp, \Equal9~0 , Equal9~0, FU, 1
instance = comp, \p4_dest~input , p4_dest~input, FU, 1
instance = comp, \p4_a3[0]~input , p4_a3[0]~input, FU, 1
instance = comp, \p4_valid~input , p4_valid~input, FU, 1
instance = comp, \p4_lm_sm_bit~input , p4_lm_sm_bit~input, FU, 1
instance = comp, \lm_sm_bit~input , lm_sm_bit~input, FU, 1
instance = comp, \process_0~5 , process_0~5, FU, 1
instance = comp, \p4_a3[1]~input , p4_a3[1]~input, FU, 1
instance = comp, \p4_a3[2]~input , p4_a3[2]~input, FU, 1
instance = comp, \A2[1]~input , A2[1]~input, FU, 1
instance = comp, \A2[2]~input , A2[2]~input, FU, 1
instance = comp, \process_0~6 , process_0~6, FU, 1
instance = comp, \A2[0]~input , A2[0]~input, FU, 1
instance = comp, \process_0~7 , process_0~7, FU, 1
instance = comp, \mux_memd~6 , mux_memd~6, FU, 1
instance = comp, \p3_a3[2]~input , p3_a3[2]~input, FU, 1
instance = comp, \A1[2]~input , A1[2]~input, FU, 1
instance = comp, \p3_valid~input , p3_valid~input, FU, 1
instance = comp, \p3_lm_sm_bit~input , p3_lm_sm_bit~input, FU, 1
instance = comp, \process_0~1 , process_0~1, FU, 1
instance = comp, \p3_a3[0]~input , p3_a3[0]~input, FU, 1
instance = comp, \p3_a3[1]~input , p3_a3[1]~input, FU, 1
instance = comp, \A1[1]~input , A1[1]~input, FU, 1
instance = comp, \A1[0]~input , A1[0]~input, FU, 1
instance = comp, \process_0~0 , process_0~0, FU, 1
instance = comp, \process_0~2 , process_0~2, FU, 1
instance = comp, \process_0~3 , process_0~3, FU, 1
instance = comp, \process_0~4 , process_0~4, FU, 1
instance = comp, \mux_memd~2 , mux_memd~2, FU, 1
instance = comp, \Equal1~0 , Equal1~0, FU, 1
instance = comp, \process_0~9 , process_0~9, FU, 1
instance = comp, \process_0~10 , process_0~10, FU, 1
instance = comp, \mux_memd~4 , mux_memd~4, FU, 1
instance = comp, \source1_cycle[0]~input , source1_cycle[0]~input, FU, 1
instance = comp, \source1_cycle[1]~input , source1_cycle[1]~input, FU, 1
instance = comp, \mux_dr~0 , mux_dr~0, FU, 1
instance = comp, \process_0~8 , process_0~8, FU, 1
instance = comp, \stall_bit~2 , stall_bit~2, FU, 1
instance = comp, \mux_memd~3 , mux_memd~3, FU, 1
instance = comp, \mux_memd~5 , mux_memd~5, FU, 1
instance = comp, \mux_dr~1 , mux_dr~1, FU, 1
instance = comp, \mux_dr~2 , mux_dr~2, FU, 1
instance = comp, \mux_dr~3 , mux_dr~3, FU, 1
instance = comp, \mux_dr~4 , mux_dr~4, FU, 1
instance = comp, \stall_bit~9 , stall_bit~9, FU, 1
instance = comp, \stall_bit~10 , stall_bit~10, FU, 1
instance = comp, \p3_dest~input , p3_dest~input, FU, 1
instance = comp, \stall_bit~11 , stall_bit~11, FU, 1
instance = comp, \stall_bit~15 , stall_bit~15, FU, 1
instance = comp, \mux_d2[1]~2 , mux_d2[1]~2, FU, 1
instance = comp, \stall_bit~4 , stall_bit~4, FU, 1
instance = comp, \stall_bit~7 , stall_bit~7, FU, 1
instance = comp, \stall_bit~5 , stall_bit~5, FU, 1
instance = comp, \Equal3~0 , Equal3~0, FU, 1
instance = comp, \stall_bit~6 , stall_bit~6, FU, 1
instance = comp, \stall_bit~8 , stall_bit~8, FU, 1
instance = comp, \stall_bit~3 , stall_bit~3, FU, 1
instance = comp, \stall_bit~12 , stall_bit~12, FU, 1
instance = comp, \stall_bit~13 , stall_bit~13, FU, 1
instance = comp, \mux_d2[1]~3 , mux_d2[1]~3, FU, 1
instance = comp, \stall_bit~14 , stall_bit~14, FU, 1
instance = comp, \mux_op1[0]~7 , mux_op1[0]~7, FU, 1
instance = comp, \mux_op1[1]~8 , mux_op1[1]~8, FU, 1
instance = comp, \mux_op1[1]~6 , mux_op1[1]~6, FU, 1
instance = comp, \mux_op1[1]~6clkctrl , mux_op1[1]~6clkctrl, FU, 1
instance = comp, \mux_op1[0]$latch , mux_op1[0]$latch, FU, 1
instance = comp, \mux_op1[1]~9 , mux_op1[1]~9, FU, 1
instance = comp, \mux_op1[1]$latch , mux_op1[1]$latch, FU, 1
instance = comp, \mux_op2[0]~4 , mux_op2[0]~4, FU, 1
instance = comp, \mux_op2[1]~2 , mux_op2[1]~2, FU, 1
instance = comp, \mux_op2[1]~2clkctrl , mux_op2[1]~2clkctrl, FU, 1
instance = comp, \mux_op2[0]$latch , mux_op2[0]$latch, FU, 1
instance = comp, \Equal9~1 , Equal9~1, FU, 1
instance = comp, \mux_op2[1]~3 , mux_op2[1]~3, FU, 1
instance = comp, \mux_op2[1]$latch , mux_op2[1]$latch, FU, 1
instance = comp, \mux_d1[0]~2 , mux_d1[0]~2, FU, 1
instance = comp, \mux_d1[1]~7 , mux_d1[1]~7, FU, 1
instance = comp, \mux_d1[1]~7clkctrl , mux_d1[1]~7clkctrl, FU, 1
instance = comp, \mux_d1[0]$latch , mux_d1[0]$latch, FU, 1
instance = comp, \p5_a3[1]~input , p5_a3[1]~input, FU, 1
instance = comp, \p5_a3[0]~input , p5_a3[0]~input, FU, 1
instance = comp, \mux_d1[1]~3 , mux_d1[1]~3, FU, 1
instance = comp, \p5_a3[2]~input , p5_a3[2]~input, FU, 1
instance = comp, \p5_lm_sm_bit~input , p5_lm_sm_bit~input, FU, 1
instance = comp, \p5_valid~input , p5_valid~input, FU, 1
instance = comp, \process_0~12 , process_0~12, FU, 1
instance = comp, \mux_d1[1]~4 , mux_d1[1]~4, FU, 1
instance = comp, \mux_d1[1]~5 , mux_d1[1]~5, FU, 1
instance = comp, \mux_d1[1]~6 , mux_d1[1]~6, FU, 1
instance = comp, \mux_d1[1]$latch , mux_d1[1]$latch, FU, 1
instance = comp, \mux_d2[0]~4 , mux_d2[0]~4, FU, 1
instance = comp, \mux_d2[1]~5 , mux_d2[1]~5, FU, 1
instance = comp, \mux_d2[1]~5clkctrl , mux_d2[1]~5clkctrl, FU, 1
instance = comp, \mux_d2[0]$latch , mux_d2[0]$latch, FU, 1
instance = comp, \mux_d2[1]~7 , mux_d2[1]~7, FU, 1
instance = comp, \mux_d2[1]~6 , mux_d2[1]~6, FU, 1
instance = comp, \mux_d2[1]~8 , mux_d2[1]~8, FU, 1
instance = comp, \mux_d2[1]~9 , mux_d2[1]~9, FU, 1
instance = comp, \mux_d2[1]$latch , mux_d2[1]$latch, FU, 1
instance = comp, \p5_dest~input , p5_dest~input, FU, 1
instance = comp, \flush_bit_pipe2~input , flush_bit_pipe2~input, FU, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
