#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Apr 18 10:14:53 2024
# Process ID: 4364
# Current directory: D:/MyVivado/experiment2/IF_ID
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6864 D:\MyVivado\experiment2\IF_ID\IF_ID.xpr
# Log file: D:/MyVivado/experiment2/IF_ID/vivado.log
# Journal file: D:/MyVivado/experiment2/IF_ID\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/MyVivado/experiment2/IF_ID/IF_ID.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Vivado/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 832.051 ; gain = 217.996
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/MyVivado/experiment2/IF_ID/IF_ID.srcs/sources_1/new/debkey.v] -no_script -reset -force -quiet
remove_files  D:/MyVivado/experiment2/IF_ID/IF_ID.srcs/sources_1/new/debkey.v
close [ open D:/MyVivado/experiment2/IF_ID/IF_ID.srcs/sources_1/new/divider.v w ]
add_files D:/MyVivado/experiment2/IF_ID/IF_ID.srcs/sources_1/new/divider.v
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MyVivado/experiment2/IF_ID/IF_ID.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MyVivado/experiment2/IF_ID/IF_ID.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'IF_ID_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MyVivado/experiment2/IF_ID/IF_ID.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/MyVivado/experiment2/IF_ID/IF_ID.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MyVivado/experiment2/IF_ID/IF_ID.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj IF_ID_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyVivado/experiment2/IF_ID/IF_ID.srcs/sources_1/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyVivado/experiment2/IF_ID/IF_ID.srcs/sources_1/new/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyVivado/experiment2/IF_ID/IF_ID.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyVivado/experiment2/IF_ID/IF_ID.srcs/sources_1/new/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyVivado/experiment2/IF_ID/IF_ID.srcs/sources_1/new/pc_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyVivado/experiment2/IF_ID/IF_ID.srcs/sources_1/new/pc_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_model
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyVivado/experiment2/IF_ID/IF_ID.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyVivado/experiment2/IF_ID/IF_ID.srcs/sim_1/new/IF_ID_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_tb
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 998.020 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MyVivado/experiment2/IF_ID/IF_ID.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd2e3e2a8ff34b51a7975463d890e2d0 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot IF_ID_tb_behav xil_defaultlib.IF_ID_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3180] cannot find port 'regwirte' on this module [D:/MyVivado/experiment2/IF_ID/IF_ID.srcs/sim_1/new/IF_ID_tb.v:18]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'D:/MyVivado/experiment2/IF_ID/IF_ID.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/MyVivado/experiment2/IF_ID/IF_ID.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 998.020 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MyVivado/experiment2/IF_ID/IF_ID.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MyVivado/experiment2/IF_ID/IF_ID.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'IF_ID_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MyVivado/experiment2/IF_ID/IF_ID.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/MyVivado/experiment2/IF_ID/IF_ID.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MyVivado/experiment2/IF_ID/IF_ID.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj IF_ID_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyVivado/experiment2/IF_ID/IF_ID.srcs/sources_1/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyVivado/experiment2/IF_ID/IF_ID.srcs/sources_1/new/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyVivado/experiment2/IF_ID/IF_ID.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyVivado/experiment2/IF_ID/IF_ID.srcs/sources_1/new/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyVivado/experiment2/IF_ID/IF_ID.srcs/sources_1/new/pc_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyVivado/experiment2/IF_ID/IF_ID.srcs/sources_1/new/pc_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_model
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyVivado/experiment2/IF_ID/IF_ID.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyVivado/experiment2/IF_ID/IF_ID.srcs/sim_1/new/IF_ID_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MyVivado/experiment2/IF_ID/IF_ID.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd2e3e2a8ff34b51a7975463d890e2d0 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot IF_ID_tb_behav xil_defaultlib.IF_ID_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'pc' [D:/MyVivado/experiment2/IF_ID/IF_ID.srcs/sources_1/new/top.v:21]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'wea' [D:/MyVivado/experiment2/IF_ID/IF_ID.srcs/sources_1/new/top.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_add
Compiling module xil_defaultlib.pc_model
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.IF_ID_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot IF_ID_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/MyVivado/experiment2/IF_ID/IF_ID.sim/sim_1/behav/xsim/xsim.dir/IF_ID_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu Apr 18 10:37:36 2024...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:15 . Memory (MB): peak = 998.020 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '15' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MyVivado/experiment2/IF_ID/IF_ID.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "IF_ID_tb_behav -key {Behavioral:sim_1:Functional:IF_ID_tb} -tclbatch {IF_ID_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source IF_ID_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module IF_ID_tb.top.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
instruction:32'h xxxxxxxx, jump:0,branch:0,alusrc:0,memwrite:0,memtoreg:0,regwrite:0,regdst:0,alucontrol:3'b010
instruction:32'h xxxxxxxx, jump:0,branch:0,alusrc:0,memwrite:0,memtoreg:0,regwrite:0,regdst:0,alucontrol:3'b010
instruction:32'h xxxxxxxx, jump:0,branch:0,alusrc:0,memwrite:0,memtoreg:0,regwrite:0,regdst:0,alucontrol:3'b010
instruction:32'h xxxxxxxx, jump:0,branch:0,alusrc:0,memwrite:0,memtoreg:0,regwrite:0,regdst:0,alucontrol:3'b010
instruction:32'h xxxxxxxx, jump:0,branch:0,alusrc:0,memwrite:0,memtoreg:0,regwrite:0,regdst:0,alucontrol:3'b010
instruction:32'h xxxxxxxx, jump:0,branch:0,alusrc:0,memwrite:0,memtoreg:0,regwrite:0,regdst:0,alucontrol:3'b010
xsim: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 998.020 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'IF_ID_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:25 . Memory (MB): peak = 998.020 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 998.020 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MyVivado/experiment2/IF_ID/IF_ID.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MyVivado/experiment2/IF_ID/IF_ID.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'IF_ID_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MyVivado/experiment2/IF_ID/IF_ID.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/MyVivado/experiment2/IF_ID/IF_ID.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MyVivado/experiment2/IF_ID/IF_ID.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj IF_ID_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyVivado/experiment2/IF_ID/IF_ID.srcs/sources_1/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyVivado/experiment2/IF_ID/IF_ID.srcs/sources_1/new/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyVivado/experiment2/IF_ID/IF_ID.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyVivado/experiment2/IF_ID/IF_ID.srcs/sources_1/new/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyVivado/experiment2/IF_ID/IF_ID.srcs/sources_1/new/pc_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyVivado/experiment2/IF_ID/IF_ID.srcs/sources_1/new/pc_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_model
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyVivado/experiment2/IF_ID/IF_ID.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyVivado/experiment2/IF_ID/IF_ID.srcs/sim_1/new/IF_ID_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MyVivado/experiment2/IF_ID/IF_ID.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd2e3e2a8ff34b51a7975463d890e2d0 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot IF_ID_tb_behav xil_defaultlib.IF_ID_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 1 for port 'pc' [D:/MyVivado/experiment2/IF_ID/IF_ID.srcs/sources_1/new/top.v:21]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'wea' [D:/MyVivado/experiment2/IF_ID/IF_ID.srcs/sources_1/new/top.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_add
Compiling module xil_defaultlib.pc_model
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.IF_ID_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot IF_ID_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MyVivado/experiment2/IF_ID/IF_ID.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "IF_ID_tb_behav -key {Behavioral:sim_1:Functional:IF_ID_tb} -tclbatch {IF_ID_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source IF_ID_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module IF_ID_tb.top.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
instruction:32'h xxxxxxxx, jump:0,branch:0,alusrc:0,memwrite:0,memtoreg:0,regwrite:0,regdst:0,alucontrol:3'b010
instruction:32'h xxxxxxxx, jump:0,branch:0,alusrc:0,memwrite:0,memtoreg:0,regwrite:0,regdst:0,alucontrol:3'b010
instruction:32'h xxxxxxxx, jump:0,branch:0,alusrc:0,memwrite:0,memtoreg:0,regwrite:0,regdst:0,alucontrol:3'b010
instruction:32'h xxxxxxxx, jump:0,branch:0,alusrc:0,memwrite:0,memtoreg:0,regwrite:0,regdst:0,alucontrol:3'b010
instruction:32'h xxxxxxxx, jump:0,branch:0,alusrc:0,memwrite:0,memtoreg:0,regwrite:0,regdst:0,alucontrol:3'b010
instruction:32'h xxxxxxxx, jump:0,branch:0,alusrc:0,memwrite:0,memtoreg:0,regwrite:0,regdst:0,alucontrol:3'b010
INFO: [USF-XSim-96] XSim completed. Design snapshot 'IF_ID_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 998.020 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 8
[Thu Apr 18 10:40:56 2024] Launched synth_1...
Run output will be captured here: D:/MyVivado/experiment2/IF_ID/IF_ID.runs/synth_1/runme.log
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MyVivado/experiment2/IF_ID/IF_ID.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MyVivado/experiment2/IF_ID/IF_ID.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'IF_ID_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MyVivado/experiment2/IF_ID/IF_ID.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/MyVivado/experiment2/IF_ID/IF_ID.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MyVivado/experiment2/IF_ID/IF_ID.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj IF_ID_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyVivado/experiment2/IF_ID/IF_ID.srcs/sources_1/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyVivado/experiment2/IF_ID/IF_ID.srcs/sources_1/new/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyVivado/experiment2/IF_ID/IF_ID.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyVivado/experiment2/IF_ID/IF_ID.srcs/sources_1/new/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyVivado/experiment2/IF_ID/IF_ID.srcs/sources_1/new/pc_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyVivado/experiment2/IF_ID/IF_ID.srcs/sources_1/new/pc_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_model
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyVivado/experiment2/IF_ID/IF_ID.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyVivado/experiment2/IF_ID/IF_ID.srcs/sim_1/new/IF_ID_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MyVivado/experiment2/IF_ID/IF_ID.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd2e3e2a8ff34b51a7975463d890e2d0 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot IF_ID_tb_behav xil_defaultlib.IF_ID_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'wea' [D:/MyVivado/experiment2/IF_ID/IF_ID.srcs/sources_1/new/top.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_add
Compiling module xil_defaultlib.pc_model
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.IF_ID_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot IF_ID_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MyVivado/experiment2/IF_ID/IF_ID.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "IF_ID_tb_behav -key {Behavioral:sim_1:Functional:IF_ID_tb} -tclbatch {IF_ID_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source IF_ID_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module IF_ID_tb.top.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
instruction:32'h 20020005, jump:0,branch:0,alusrc:1,memwrite:0,memtoreg:0,regwrite:1,regdst:0,alucontrol:3'b010
instruction:32'h 00a42820, jump:0,branch:0,alusrc:0,memwrite:0,memtoreg:0,regwrite:1,regdst:1,alucontrol:3'b010
instruction:32'h 8c020050, jump:0,branch:0,alusrc:1,memwrite:0,memtoreg:1,regwrite:1,regdst:0,alucontrol:3'b010
instruction:32'h ac020054, jump:0,branch:0,alusrc:1,memwrite:1,memtoreg:0,regwrite:0,regdst:0,alucontrol:3'b010
instruction:32'h 10a7000c, jump:0,branch:1,alusrc:0,memwrite:0,memtoreg:0,regwrite:0,regdst:0,alucontrol:3'b110
instruction:32'h 08000013, jump:1,branch:0,alusrc:0,memwrite:0,memtoreg:0,regwrite:0,regdst:0,alucontrol:3'b010
INFO: [USF-XSim-96] XSim completed. Design snapshot 'IF_ID_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1184.129 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1184.129 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 8
[Thu Apr 18 10:45:36 2024] Launched synth_1...
Run output will be captured here: D:/MyVivado/experiment2/IF_ID/IF_ID.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Thu Apr 18 10:46:15 2024] Launched impl_1...
Run output will be captured here: D:/MyVivado/experiment2/IF_ID/IF_ID.runs/impl_1/runme.log
open_run impl_1
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1841.891 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 1841.891 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1841.891 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 1996.453 ; gain = 812.324
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
close_design
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MyVivado/experiment2/IF_ID/IF_ID.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'E:/Vivado/Vivado/2018.3/data/xsim/xsim.ini' copied to run dir:'D:/MyVivado/experiment2/IF_ID/IF_ID.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'IF_ID_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'D:/MyVivado/experiment2/IF_ID/IF_ID.sim/sim_1/behav/xsim/inst_ram.mif'
INFO: [SIM-utils-43] Exported 'D:/MyVivado/experiment2/IF_ID/IF_ID.sim/sim_1/behav/xsim/inst_ram.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MyVivado/experiment2/IF_ID/IF_ID.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj IF_ID_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyVivado/experiment2/IF_ID/IF_ID.srcs/sources_1/ip/inst_ram/sim/inst_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyVivado/experiment2/IF_ID/IF_ID.srcs/sources_1/new/aludec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module aludec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyVivado/experiment2/IF_ID/IF_ID.srcs/sources_1/new/controller.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyVivado/experiment2/IF_ID/IF_ID.srcs/sources_1/new/maindec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module maindec
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyVivado/experiment2/IF_ID/IF_ID.srcs/sources_1/new/pc_add.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_add
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyVivado/experiment2/IF_ID/IF_ID.srcs/sources_1/new/pc_model.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pc_model
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyVivado/experiment2/IF_ID/IF_ID.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MyVivado/experiment2/IF_ID/IF_ID.srcs/sim_1/new/IF_ID_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module IF_ID_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MyVivado/experiment2/IF_ID/IF_ID.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Vivado/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cd2e3e2a8ff34b51a7975463d890e2d0 --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot IF_ID_tb_behav xil_defaultlib.IF_ID_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'wea' [D:/MyVivado/experiment2/IF_ID/IF_ID.srcs/sources_1/new/top.v:36]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.pc_add
Compiling module xil_defaultlib.pc_model
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_output_stage(...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_softecc_outpu...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2_mem_module(C_...
Compiling module blk_mem_gen_v8_4_2.blk_mem_gen_v8_4_2(C_FAMILY="art...
Compiling module xil_defaultlib.inst_ram
Compiling module xil_defaultlib.maindec
Compiling module xil_defaultlib.aludec
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.IF_ID_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot IF_ID_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MyVivado/experiment2/IF_ID/IF_ID.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "IF_ID_tb_behav -key {Behavioral:sim_1:Functional:IF_ID_tb} -tclbatch {IF_ID_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source IF_ID_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module IF_ID_tb.top.inst_ram.inst.native_mem_module.blk_mem_gen_v8_4_2_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
instruction:32'h 20020005, jump:0,branch:0,alusrc:1,memwrite:0,memtoreg:0,regwrite:1,regdst:0,alucontrol:3'b010
instruction:32'h 00a42820, jump:0,branch:0,alusrc:0,memwrite:0,memtoreg:0,regwrite:1,regdst:1,alucontrol:3'b010
instruction:32'h 8c020050, jump:0,branch:0,alusrc:1,memwrite:0,memtoreg:1,regwrite:1,regdst:0,alucontrol:3'b010
instruction:32'h ac020054, jump:0,branch:0,alusrc:1,memwrite:1,memtoreg:0,regwrite:0,regdst:0,alucontrol:3'b010
instruction:32'h 10a7000c, jump:0,branch:1,alusrc:0,memwrite:0,memtoreg:0,regwrite:0,regdst:0,alucontrol:3'b110
instruction:32'h 08000013, jump:1,branch:0,alusrc:0,memwrite:0,memtoreg:0,regwrite:0,regdst:0,alucontrol:3'b010
xsim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2588.465 ; gain = 0.000
INFO: [USF-XSim-96] XSim completed. Design snapshot 'IF_ID_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 2588.465 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 8
[Thu Apr 18 10:52:57 2024] Launched synth_1...
Run output will be captured here: D:/MyVivado/experiment2/IF_ID/IF_ID.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 8
[Thu Apr 18 10:55:41 2024] Launched synth_1...
Run output will be captured here: D:/MyVivado/experiment2/IF_ID/IF_ID.runs/synth_1/runme.log
launch_runs impl_1 -jobs 8
[Thu Apr 18 10:56:19 2024] Launched impl_1...
Run output will be captured here: D:/MyVivado/experiment2/IF_ID/IF_ID.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Thu Apr 18 10:57:43 2024] Launched impl_1...
Run output will be captured here: D:/MyVivado/experiment2/IF_ID/IF_ID.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292AA7A4AA
set_property PROGRAM.FILE {D:/MyVivado/experiment2/IF_ID/IF_ID.runs/impl_1/FinalTop.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/MyVivado/experiment2/IF_ID/IF_ID.runs/impl_1/FinalTop.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw
exit
INFO: [Common 17-206] Exiting Vivado at Thu Apr 18 13:53:29 2024...
