{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1446794411509 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition " "Version 15.0.2 Build 153 07/15/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1446794411509 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 06 01:20:11 2015 " "Processing started: Fri Nov 06 01:20:11 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1446794411509 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1446794411509 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VHDL -c VHDL " "Command: quartus_map --read_settings_files=on --write_settings_files=off VHDL -c VHDL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1446794411509 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1446794411982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_libraries/adders/carry_la/clc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file custom_libraries/adders/carry_la/clc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLC-dataflow " "Found design unit 1: CLC-dataflow" {  } { { "custom_libraries/adders/carry_la/CLC.vhd" "" { Text "C:/Users/97wes/Altera Projects/VHDL/custom_libraries/adders/carry_la/CLC.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446794427668 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLC " "Found entity 1: CLC" {  } { { "custom_libraries/adders/carry_la/CLC.vhd" "" { Text "C:/Users/97wes/Altera Projects/VHDL/custom_libraries/adders/carry_la/CLC.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446794427668 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446794427668 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_libraries/multiplexers/mux4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file custom_libraries/multiplexers/mux4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX4TO1-DEFAULT " "Found design unit 1: MUX4TO1-DEFAULT" {  } { { "custom_libraries/multiplexers/MUX4TO1.vhd" "" { Text "C:/Users/97wes/Altera Projects/VHDL/custom_libraries/multiplexers/MUX4TO1.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446794427684 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX4TO1 " "Found entity 1: MUX4TO1" {  } { { "custom_libraries/multiplexers/MUX4TO1.vhd" "" { Text "C:/Users/97wes/Altera Projects/VHDL/custom_libraries/multiplexers/MUX4TO1.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446794427684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446794427684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_libraries/multiplexers/mux2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file custom_libraries/multiplexers/mux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX2TO1-DEFAULT " "Found design unit 1: MUX2TO1-DEFAULT" {  } { { "custom_libraries/multiplexers/MUX2TO1.vhd" "" { Text "C:/Users/97wes/Altera Projects/VHDL/custom_libraries/multiplexers/MUX2TO1.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446794427684 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX2TO1 " "Found entity 1: MUX2TO1" {  } { { "custom_libraries/multiplexers/MUX2TO1.vhd" "" { Text "C:/Users/97wes/Altera Projects/VHDL/custom_libraries/multiplexers/MUX2TO1.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446794427684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446794427684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_libraries/adders/halfadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file custom_libraries/adders/halfadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 halfadder-behavioural " "Found design unit 1: halfadder-behavioural" {  } { { "custom_libraries/adders/halfadder.vhd" "" { Text "C:/Users/97wes/Altera Projects/VHDL/custom_libraries/adders/halfadder.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446794427684 ""} { "Info" "ISGN_ENTITY_NAME" "1 halfadder " "Found entity 1: halfadder" {  } { { "custom_libraries/adders/halfadder.vhd" "" { Text "C:/Users/97wes/Altera Projects/VHDL/custom_libraries/adders/halfadder.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446794427684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446794427684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_libraries/adders/fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file custom_libraries/adders/fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-behavioural " "Found design unit 1: fulladder-behavioural" {  } { { "custom_libraries/adders/fulladder.vhd" "" { Text "C:/Users/97wes/Altera Projects/VHDL/custom_libraries/adders/fulladder.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446794427684 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "custom_libraries/adders/fulladder.vhd" "" { Text "C:/Users/97wes/Altera Projects/VHDL/custom_libraries/adders/fulladder.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446794427684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446794427684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labs/lab_week6/prelab1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file labs/lab_week6/prelab1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Prelab1-behavioural " "Found design unit 1: Prelab1-behavioural" {  } { { "labs/lab_week6/Prelab1.vhd" "" { Text "C:/Users/97wes/Altera Projects/VHDL/labs/lab_week6/Prelab1.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446794427684 ""} { "Info" "ISGN_ENTITY_NAME" "1 Prelab1 " "Found entity 1: Prelab1" {  } { { "labs/lab_week6/Prelab1.vhd" "" { Text "C:/Users/97wes/Altera Projects/VHDL/labs/lab_week6/Prelab1.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446794427684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446794427684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labs/lab_week6/palendrome.vhd 2 1 " "Found 2 design units, including 1 entities, in source file labs/lab_week6/palendrome.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Palendrome-behavioural " "Found design unit 1: Palendrome-behavioural" {  } { { "labs/lab_week6/Palendrome.vhd" "" { Text "C:/Users/97wes/Altera Projects/VHDL/labs/lab_week6/Palendrome.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446794427684 ""} { "Info" "ISGN_ENTITY_NAME" "1 Palendrome " "Found entity 1: Palendrome" {  } { { "labs/lab_week6/Palendrome.vhd" "" { Text "C:/Users/97wes/Altera Projects/VHDL/labs/lab_week6/Palendrome.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446794427684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446794427684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labs/lab_week6/lab.vhd 2 1 " "Found 2 design units, including 1 entities, in source file labs/lab_week6/lab.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab-dataflow " "Found design unit 1: Lab-dataflow" {  } { { "labs/lab_week6/Lab.vhd" "" { Text "C:/Users/97wes/Altera Projects/VHDL/labs/lab_week6/Lab.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446794427684 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab " "Found entity 1: Lab" {  } { { "labs/lab_week6/Lab.vhd" "" { Text "C:/Users/97wes/Altera Projects/VHDL/labs/lab_week6/Lab.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446794427684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446794427684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labs/lab_week6/energypack.vhd 2 1 " "Found 2 design units, including 1 entities, in source file labs/lab_week6/energypack.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EnergyPack-behavioural " "Found design unit 1: EnergyPack-behavioural" {  } { { "labs/lab_week6/EnergyPack.vhd" "" { Text "C:/Users/97wes/Altera Projects/VHDL/labs/lab_week6/EnergyPack.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446794427700 ""} { "Info" "ISGN_ENTITY_NAME" "1 EnergyPack " "Found entity 1: EnergyPack" {  } { { "labs/lab_week6/EnergyPack.vhd" "" { Text "C:/Users/97wes/Altera Projects/VHDL/labs/lab_week6/EnergyPack.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446794427700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446794427700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labs/lab_week6/energy.vhd 2 1 " "Found 2 design units, including 1 entities, in source file labs/lab_week6/energy.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Energy-behavioural " "Found design unit 1: Energy-behavioural" {  } { { "labs/lab_week6/Energy.vhd" "" { Text "C:/Users/97wes/Altera Projects/VHDL/labs/lab_week6/Energy.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446794427700 ""} { "Info" "ISGN_ENTITY_NAME" "1 Energy " "Found entity 1: Energy" {  } { { "labs/lab_week6/Energy.vhd" "" { Text "C:/Users/97wes/Altera Projects/VHDL/labs/lab_week6/Energy.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446794427700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446794427700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_libraries/multiplexers/mux8to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file custom_libraries/multiplexers/mux8to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX8TO1-structural " "Found design unit 1: MUX8TO1-structural" {  } { { "custom_libraries/multiplexers/MUX8TO1.vhd" "" { Text "C:/Users/97wes/Altera Projects/VHDL/custom_libraries/multiplexers/MUX8TO1.vhd" 37 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446794427700 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX8TO1 " "Found entity 1: MUX8TO1" {  } { { "custom_libraries/multiplexers/MUX8TO1.vhd" "" { Text "C:/Users/97wes/Altera Projects/VHDL/custom_libraries/multiplexers/MUX8TO1.vhd" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446794427700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446794427700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_libraries/multiplexers/mux16to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file custom_libraries/multiplexers/mux16to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX16TO1-structural " "Found design unit 1: MUX16TO1-structural" {  } { { "custom_libraries/multiplexers/MUX16TO1.vhd" "" { Text "C:/Users/97wes/Altera Projects/VHDL/custom_libraries/multiplexers/MUX16TO1.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446794427700 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX16TO1 " "Found entity 1: MUX16TO1" {  } { { "custom_libraries/multiplexers/MUX16TO1.vhd" "" { Text "C:/Users/97wes/Altera Projects/VHDL/custom_libraries/multiplexers/MUX16TO1.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446794427700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446794427700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labs/lab_week7/lab7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file labs/lab_week7/lab7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab7-structural " "Found design unit 1: lab7-structural" {  } { { "labs/lab_week7/lab7.vhd" "" { Text "C:/Users/97wes/Altera Projects/VHDL/labs/lab_week7/lab7.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446794427700 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab7 " "Found entity 1: lab7" {  } { { "labs/lab_week7/lab7.vhd" "" { Text "C:/Users/97wes/Altera Projects/VHDL/labs/lab_week7/lab7.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446794427700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446794427700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_libraries/adders/ripple_carry/rca4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file custom_libraries/adders/ripple_carry/rca4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RCA4-STRUCTURAL " "Found design unit 1: RCA4-STRUCTURAL" {  } { { "custom_libraries/adders/ripple_carry/RCA4.vhd" "" { Text "C:/Users/97wes/Altera Projects/VHDL/custom_libraries/adders/ripple_carry/RCA4.vhd" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446794427700 ""} { "Info" "ISGN_ENTITY_NAME" "1 RCA4 " "Found entity 1: RCA4" {  } { { "custom_libraries/adders/ripple_carry/RCA4.vhd" "" { Text "C:/Users/97wes/Altera Projects/VHDL/custom_libraries/adders/ripple_carry/RCA4.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446794427700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446794427700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_libraries/adders/ripple_carry/rca8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file custom_libraries/adders/ripple_carry/rca8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RCA8-STRUCTURAL " "Found design unit 1: RCA8-STRUCTURAL" {  } { { "custom_libraries/adders/ripple_carry/RCA8.vhd" "" { Text "C:/Users/97wes/Altera Projects/VHDL/custom_libraries/adders/ripple_carry/RCA8.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446794427700 ""} { "Info" "ISGN_ENTITY_NAME" "1 RCA8 " "Found entity 1: RCA8" {  } { { "custom_libraries/adders/ripple_carry/RCA8.vhd" "" { Text "C:/Users/97wes/Altera Projects/VHDL/custom_libraries/adders/ripple_carry/RCA8.vhd" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446794427700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446794427700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_libraries/adders/ripple_carry/rca32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file custom_libraries/adders/ripple_carry/rca32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RCA32-STRUCTURAL " "Found design unit 1: RCA32-STRUCTURAL" {  } { { "custom_libraries/adders/ripple_carry/RCA32.vhd" "" { Text "C:/Users/97wes/Altera Projects/VHDL/custom_libraries/adders/ripple_carry/RCA32.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446794427700 ""} { "Info" "ISGN_ENTITY_NAME" "1 RCA32 " "Found entity 1: RCA32" {  } { { "custom_libraries/adders/ripple_carry/RCA32.vhd" "" { Text "C:/Users/97wes/Altera Projects/VHDL/custom_libraries/adders/ripple_carry/RCA32.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446794427700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446794427700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labs/lab_week8/prelab.vhd 2 1 " "Found 2 design units, including 1 entities, in source file labs/lab_week8/prelab.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Prelab-structural " "Found design unit 1: Prelab-structural" {  } { { "labs/lab_week8/Prelab.vhd" "" { Text "C:/Users/97wes/Altera Projects/VHDL/labs/lab_week8/Prelab.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446794427700 ""} { "Info" "ISGN_ENTITY_NAME" "1 Prelab " "Found entity 1: Prelab" {  } { { "labs/lab_week8/Prelab.vhd" "" { Text "C:/Users/97wes/Altera Projects/VHDL/labs/lab_week8/Prelab.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446794427700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446794427700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_libraries/adders/carry_la/cla4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file custom_libraries/adders/carry_la/cla4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CLA4-structural " "Found design unit 1: CLA4-structural" {  } { { "custom_libraries/adders/carry_la/CLA4.vhd" "" { Text "C:/Users/97wes/Altera Projects/VHDL/custom_libraries/adders/carry_la/CLA4.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446794427715 ""} { "Info" "ISGN_ENTITY_NAME" "1 CLA4 " "Found entity 1: CLA4" {  } { { "custom_libraries/adders/carry_la/CLA4.vhd" "" { Text "C:/Users/97wes/Altera Projects/VHDL/custom_libraries/adders/carry_la/CLA4.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446794427715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446794427715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_libraries/adders/carry_sel/csa8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file custom_libraries/adders/carry_sel/csa8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CSA8-structural " "Found design unit 1: CSA8-structural" {  } { { "custom_libraries/adders/carry_sel/CSA8.vhd" "" { Text "C:/Users/97wes/Altera Projects/VHDL/custom_libraries/adders/carry_sel/CSA8.vhd" 36 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446794427715 ""} { "Info" "ISGN_ENTITY_NAME" "1 CSA8 " "Found entity 1: CSA8" {  } { { "custom_libraries/adders/carry_sel/CSA8.vhd" "" { Text "C:/Users/97wes/Altera Projects/VHDL/custom_libraries/adders/carry_sel/CSA8.vhd" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446794427715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446794427715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "labs/lab_week9/prelab9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file labs/lab_week9/prelab9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Prelab9-structural " "Found design unit 1: Prelab9-structural" {  } { { "labs/lab_week9/Prelab9.vhd" "" { Text "C:/Users/97wes/Altera Projects/VHDL/labs/lab_week9/Prelab9.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446794427715 ""} { "Info" "ISGN_ENTITY_NAME" "1 Prelab9 " "Found entity 1: Prelab9" {  } { { "labs/lab_week9/Prelab9.vhd" "" { Text "C:/Users/97wes/Altera Projects/VHDL/labs/lab_week9/Prelab9.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446794427715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446794427715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_libraries/alu4/lextndr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file custom_libraries/alu4/lextndr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LEXTNDR-STRUCTURAL " "Found design unit 1: LEXTNDR-STRUCTURAL" {  } { { "custom_libraries/ALU4/LEXTNDR.vhd" "" { Text "C:/Users/97wes/Altera Projects/VHDL/custom_libraries/ALU4/LEXTNDR.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446794427715 ""} { "Info" "ISGN_ENTITY_NAME" "1 LEXTNDR " "Found entity 1: LEXTNDR" {  } { { "custom_libraries/ALU4/LEXTNDR.vhd" "" { Text "C:/Users/97wes/Altera Projects/VHDL/custom_libraries/ALU4/LEXTNDR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446794427715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446794427715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_libraries/alu4/arextndr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file custom_libraries/alu4/arextndr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AREXTNDR-STRUCTURAL " "Found design unit 1: AREXTNDR-STRUCTURAL" {  } { { "custom_libraries/ALU4/AREXTNDR.vhd" "" { Text "C:/Users/97wes/Altera Projects/VHDL/custom_libraries/ALU4/AREXTNDR.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446794427715 ""} { "Info" "ISGN_ENTITY_NAME" "1 AREXTNDR " "Found entity 1: AREXTNDR" {  } { { "custom_libraries/ALU4/AREXTNDR.vhd" "" { Text "C:/Users/97wes/Altera Projects/VHDL/custom_libraries/ALU4/AREXTNDR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446794427715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446794427715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_libraries/alu4/crextndr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file custom_libraries/alu4/crextndr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CREXTNDR-DATAFLOW " "Found design unit 1: CREXTNDR-DATAFLOW" {  } { { "custom_libraries/ALU4/CREXTNDR.vhd" "" { Text "C:/Users/97wes/Altera Projects/VHDL/custom_libraries/ALU4/CREXTNDR.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446794427715 ""} { "Info" "ISGN_ENTITY_NAME" "1 CREXTNDR " "Found entity 1: CREXTNDR" {  } { { "custom_libraries/ALU4/CREXTNDR.vhd" "" { Text "C:/Users/97wes/Altera Projects/VHDL/custom_libraries/ALU4/CREXTNDR.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446794427715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446794427715 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "custom_libraries/alu4/alu4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file custom_libraries/alu4/alu4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU4-STRUCTURAL " "Found design unit 1: ALU4-STRUCTURAL" {  } { { "custom_libraries/ALU4/ALU4.vhd" "" { Text "C:/Users/97wes/Altera Projects/VHDL/custom_libraries/ALU4/ALU4.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446794427715 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU4 " "Found entity 1: ALU4" {  } { { "custom_libraries/ALU4/ALU4.vhd" "" { Text "C:/Users/97wes/Altera Projects/VHDL/custom_libraries/ALU4/ALU4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1446794427715 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1446794427715 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU4 " "Elaborating entity \"ALU4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1446794427778 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "OVFLW ALU4.vhd(10) " "VHDL Signal Declaration warning at ALU4.vhd(10): used implicit default value for signal \"OVFLW\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "custom_libraries/ALU4/ALU4.vhd" "" { Text "C:/Users/97wes/Altera Projects/VHDL/custom_libraries/ALU4/ALU4.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1446794427778 "|ALU4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CREXTNDR CREXTNDR:CREXTNDR " "Elaborating entity \"CREXTNDR\" for hierarchy \"CREXTNDR:CREXTNDR\"" {  } { { "custom_libraries/ALU4/ALU4.vhd" "CREXTNDR" { Text "C:/Users/97wes/Altera Projects/VHDL/custom_libraries/ALU4/ALU4.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446794427794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LEXTNDR LEXTNDR:\\ALU4_GEN:3:LEXTNDRX " "Elaborating entity \"LEXTNDR\" for hierarchy \"LEXTNDR:\\ALU4_GEN:3:LEXTNDRX\"" {  } { { "custom_libraries/ALU4/ALU4.vhd" "\\ALU4_GEN:3:LEXTNDRX" { Text "C:/Users/97wes/Altera Projects/VHDL/custom_libraries/ALU4/ALU4.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446794427794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX8TO1 LEXTNDR:\\ALU4_GEN:3:LEXTNDRX\|MUX8TO1:MUX8_0 " "Elaborating entity \"MUX8TO1\" for hierarchy \"LEXTNDR:\\ALU4_GEN:3:LEXTNDRX\|MUX8TO1:MUX8_0\"" {  } { { "custom_libraries/ALU4/LEXTNDR.vhd" "MUX8_0" { Text "C:/Users/97wes/Altera Projects/VHDL/custom_libraries/ALU4/LEXTNDR.vhd" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446794427794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2TO1 LEXTNDR:\\ALU4_GEN:3:LEXTNDRX\|MUX8TO1:MUX8_0\|MUX2TO1:MUX0 " "Elaborating entity \"MUX2TO1\" for hierarchy \"LEXTNDR:\\ALU4_GEN:3:LEXTNDRX\|MUX8TO1:MUX8_0\|MUX2TO1:MUX0\"" {  } { { "custom_libraries/multiplexers/MUX8TO1.vhd" "MUX0" { Text "C:/Users/97wes/Altera Projects/VHDL/custom_libraries/multiplexers/MUX8TO1.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446794427794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AREXTNDR AREXTNDR:\\ALU4_GEN:3:AREXTNDRX " "Elaborating entity \"AREXTNDR\" for hierarchy \"AREXTNDR:\\ALU4_GEN:3:AREXTNDRX\"" {  } { { "custom_libraries/ALU4/ALU4.vhd" "\\ALU4_GEN:3:AREXTNDRX" { Text "C:/Users/97wes/Altera Projects/VHDL/custom_libraries/ALU4/ALU4.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446794427794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder fulladder:\\ALU4_GEN:3:FADDRX " "Elaborating entity \"fulladder\" for hierarchy \"fulladder:\\ALU4_GEN:3:FADDRX\"" {  } { { "custom_libraries/ALU4/ALU4.vhd" "\\ALU4_GEN:3:FADDRX" { Text "C:/Users/97wes/Altera Projects/VHDL/custom_libraries/ALU4/ALU4.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446794427794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "halfadder fulladder:\\ALU4_GEN:3:FADDRX\|halfadder:HA1 " "Elaborating entity \"halfadder\" for hierarchy \"fulladder:\\ALU4_GEN:3:FADDRX\|halfadder:HA1\"" {  } { { "custom_libraries/adders/fulladder.vhd" "HA1" { Text "C:/Users/97wes/Altera Projects/VHDL/custom_libraries/adders/fulladder.vhd" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1446794427794 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "OVFLW GND " "Pin \"OVFLW\" is stuck at GND" {  } { { "custom_libraries/ALU4/ALU4.vhd" "" { Text "C:/Users/97wes/Altera Projects/VHDL/custom_libraries/ALU4/ALU4.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1446794428465 "|ALU4|OVFLW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1446794428465 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1446794428575 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1446794428934 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1446794428934 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "31 " "Implemented 31 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1446794428981 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1446794428981 ""} { "Info" "ICUT_CUT_TM_LCELLS" "14 " "Implemented 14 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1446794428981 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1446794428981 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "783 " "Peak virtual memory: 783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1446794429012 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 06 01:20:29 2015 " "Processing ended: Fri Nov 06 01:20:29 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1446794429012 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1446794429012 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1446794429012 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1446794429012 ""}
