|8bitbrain
pin_name12 <= s2p:inst.cs
clk => s2p:inst.clk
clk => p2s:inst5.clk
clk => filter:inst4.clk
clk => modulator:inst3.clk
clk => controller:inst1.clk
clk => wavegenerator:inst6.clk
data_in[0] => s2p:inst.data_in[0]
data_in[1] => s2p:inst.data_in[1]
data_in[2] => s2p:inst.data_in[2]
data_in[3] => s2p:inst.data_in[3]
data_in[4] => s2p:inst.data_in[4]
data_in[5] => s2p:inst.data_in[5]
data_in[6] => s2p:inst.data_in[6]
data_in[7] => s2p:inst.data_in[7]
data_in[8] => s2p:inst.data_in[8]
data_in[9] => s2p:inst.data_in[9]
pin_name13 <= s2p:inst.ioclk
pin_name14 <= p2s:inst5.ioclk
btn_vec[0] => controller:inst1.btn_vec[0]
btn_vec[1] => controller:inst1.btn_vec[1]
btn_vec[2] => controller:inst1.btn_vec[2]
btn_vec[3] => controller:inst1.btn_vec[3]
btn_vec[4] => controller:inst1.btn_vec[4]
btn_vec[5] => controller:inst1.btn_vec[5]
btn_vec[6] => controller:inst1.btn_vec[6]
edit_change_rot[0] => controller:inst1.edit_change_rot[0]
edit_change_rot[1] => controller:inst1.edit_change_rot[1]
edit_select_rot[0] => controller:inst1.edit_select_rot[0]
edit_select_rot[1] => controller:inst1.edit_select_rot[1]
wave_bank_rot[0] => controller:inst1.wave_bank_rot[0]
wave_bank_rot[1] => controller:inst1.wave_bank_rot[1]
waveform_rot[0] => controller:inst1.waveform_rot[0]
waveform_rot[1] => controller:inst1.waveform_rot[1]
pin_name15 <= p2s:inst5.cs
pin_name16 <= p2s:inst5.data_out


|8bitbrain|s2p:inst
clk => io_clk_cnt[3].CLK
clk => io_clk_cnt[2].CLK
clk => io_clk_cnt[1].CLK
clk => io_clk_cnt[0].CLK
clk => ioclk~reg0.CLK
clk => i_ioclk.CLK
clk => io_en[4].CLK
clk => io_en[3].CLK
clk => io_en[2].CLK
clk => io_en[1].CLK
clk => io_en[0].CLK
clk => cs_cnt[9].CLK
clk => cs_cnt[8].CLK
clk => cs_cnt[7].CLK
clk => cs_cnt[6].CLK
clk => cs_cnt[5].CLK
clk => cs_cnt[4].CLK
clk => cs_cnt[3].CLK
clk => cs_cnt[2].CLK
clk => cs_cnt[1].CLK
clk => cs_cnt[0].CLK
clk => cs~reg0.CLK
data_in[0] => ~NO_FANOUT~
data_in[1] => ~NO_FANOUT~
data_in[2] => ~NO_FANOUT~
data_in[3] => ~NO_FANOUT~
data_in[4] => ~NO_FANOUT~
data_in[5] => ~NO_FANOUT~
data_in[6] => ~NO_FANOUT~
data_in[7] => tmp_data~7.DATAB
data_in[7] => tmp_data~6.DATAB
data_in[7] => tmp_data~5.DATAB
data_in[7] => tmp_data~4.DATAB
data_in[7] => tmp_data~3.DATAB
data_in[7] => tmp_data~2.DATAB
data_in[7] => tmp_data~1.DATAB
data_in[7] => tmp_data~0.DATAB
data_in[8] => tmp_data~15.DATAB
data_in[8] => tmp_data~14.DATAB
data_in[8] => tmp_data~13.DATAB
data_in[8] => tmp_data~12.DATAB
data_in[8] => tmp_data~11.DATAB
data_in[8] => tmp_data~10.DATAB
data_in[8] => tmp_data~9.DATAB
data_in[8] => tmp_data~8.DATAB
data_in[9] => tmp_data~23.DATAB
data_in[9] => tmp_data~22.DATAB
data_in[9] => tmp_data~21.DATAB
data_in[9] => tmp_data~20.DATAB
data_in[9] => tmp_data~19.DATAB
data_in[9] => tmp_data~18.DATAB
data_in[9] => tmp_data~17.DATAB
data_in[9] => tmp_data~16.DATAB
cs <= cs~reg0.DB_MAX_OUTPUT_PORT_TYPE
ioclk <= ioclk~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1[0] <= s1[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1[1] <= s1[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1[2] <= s1[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1[3] <= s1[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1[4] <= s1[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1[5] <= s1[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1[6] <= s1[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s1[7] <= s1[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s2[0] <= s2[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s2[1] <= s2[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s2[2] <= s2[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s2[3] <= s2[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s2[4] <= s2[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s2[5] <= s2[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s2[6] <= s2[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s2[7] <= s2[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s3[0] <= s3[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s3[1] <= s3[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s3[2] <= s3[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s3[3] <= s3[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s3[4] <= s3[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s3[5] <= s3[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s3[6] <= s3[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
s3[7] <= s3[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|p2s:inst5
clk => ~NO_FANOUT~
data_in[0] => ~NO_FANOUT~
data_in[1] => ~NO_FANOUT~
data_in[2] => ~NO_FANOUT~
data_in[3] => ~NO_FANOUT~
data_in[4] => ~NO_FANOUT~
data_in[5] => ~NO_FANOUT~
data_in[6] => ~NO_FANOUT~
data_in[7] => ~NO_FANOUT~
data_in[8] => ~NO_FANOUT~
data_in[9] => ~NO_FANOUT~
data_in[10] => ~NO_FANOUT~
data_in[11] => ~NO_FANOUT~
data_out <= comb~0.DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4
wave_out[0] <= lpm_dff0:inst3.q[0]
wave_out[1] <= lpm_dff0:inst3.q[1]
wave_out[2] <= lpm_dff0:inst3.q[2]
wave_out[3] <= lpm_dff0:inst3.q[3]
wave_out[4] <= lpm_dff0:inst3.q[4]
wave_out[5] <= lpm_dff0:inst3.q[5]
wave_out[6] <= lpm_dff0:inst3.q[6]
wave_out[7] <= lpm_dff0:inst3.q[7]
wave_out[8] <= lpm_dff0:inst3.q[8]
wave_out[9] <= lpm_dff0:inst3.q[9]
wave_out[10] <= lpm_dff0:inst3.q[10]
wave_out[11] <= lpm_dff0:inst3.q[11]
clk => filter2:inst.clk
clk => inst4.IN1
wave_in[0] => filter2:inst.ast_sink_data[0]
wave_in[1] => filter2:inst.ast_sink_data[1]
wave_in[2] => filter2:inst.ast_sink_data[2]
wave_in[3] => filter2:inst.ast_sink_data[3]
wave_in[4] => filter2:inst.ast_sink_data[4]
wave_in[5] => filter2:inst.ast_sink_data[5]
wave_in[6] => filter2:inst.ast_sink_data[6]
wave_in[7] => filter2:inst.ast_sink_data[7]
wave_in[8] => filter2:inst.ast_sink_data[8]
wave_in[9] => filter2:inst.ast_sink_data[9]
wave_in[10] => filter2:inst.ast_sink_data[10]
wave_in[11] => filter2:inst.ast_sink_data[11]


|8bitbrain|filter:inst4|lpm_dff0:inst3
clock => lpm_ff:lpm_ff_component.clock
data[0] => lpm_ff:lpm_ff_component.data[0]
data[1] => lpm_ff:lpm_ff_component.data[1]
data[2] => lpm_ff:lpm_ff_component.data[2]
data[3] => lpm_ff:lpm_ff_component.data[3]
data[4] => lpm_ff:lpm_ff_component.data[4]
data[5] => lpm_ff:lpm_ff_component.data[5]
data[6] => lpm_ff:lpm_ff_component.data[6]
data[7] => lpm_ff:lpm_ff_component.data[7]
data[8] => lpm_ff:lpm_ff_component.data[8]
data[9] => lpm_ff:lpm_ff_component.data[9]
data[10] => lpm_ff:lpm_ff_component.data[10]
data[11] => lpm_ff:lpm_ff_component.data[11]
q[0] <= lpm_ff:lpm_ff_component.q[0]
q[1] <= lpm_ff:lpm_ff_component.q[1]
q[2] <= lpm_ff:lpm_ff_component.q[2]
q[3] <= lpm_ff:lpm_ff_component.q[3]
q[4] <= lpm_ff:lpm_ff_component.q[4]
q[5] <= lpm_ff:lpm_ff_component.q[5]
q[6] <= lpm_ff:lpm_ff_component.q[6]
q[7] <= lpm_ff:lpm_ff_component.q[7]
q[8] <= lpm_ff:lpm_ff_component.q[8]
q[9] <= lpm_ff:lpm_ff_component.q[9]
q[10] <= lpm_ff:lpm_ff_component.q[10]
q[11] <= lpm_ff:lpm_ff_component.q[11]


|8bitbrain|filter:inst4|lpm_dff0:inst3|lpm_ff:lpm_ff_component
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst
clk => filter2_ast:filter2_ast_inst.clk
reset_n => filter2_ast:filter2_ast_inst.reset_n
ast_sink_data[0] => filter2_ast:filter2_ast_inst.ast_sink_data[0]
ast_sink_data[1] => filter2_ast:filter2_ast_inst.ast_sink_data[1]
ast_sink_data[2] => filter2_ast:filter2_ast_inst.ast_sink_data[2]
ast_sink_data[3] => filter2_ast:filter2_ast_inst.ast_sink_data[3]
ast_sink_data[4] => filter2_ast:filter2_ast_inst.ast_sink_data[4]
ast_sink_data[5] => filter2_ast:filter2_ast_inst.ast_sink_data[5]
ast_sink_data[6] => filter2_ast:filter2_ast_inst.ast_sink_data[6]
ast_sink_data[7] => filter2_ast:filter2_ast_inst.ast_sink_data[7]
ast_sink_data[8] => filter2_ast:filter2_ast_inst.ast_sink_data[8]
ast_sink_data[9] => filter2_ast:filter2_ast_inst.ast_sink_data[9]
ast_sink_data[10] => filter2_ast:filter2_ast_inst.ast_sink_data[10]
ast_sink_data[11] => filter2_ast:filter2_ast_inst.ast_sink_data[11]
ast_sink_valid => filter2_ast:filter2_ast_inst.ast_sink_valid
ast_source_ready => filter2_ast:filter2_ast_inst.ast_source_ready
ast_sink_error[0] => filter2_ast:filter2_ast_inst.ast_sink_error[0]
ast_sink_error[1] => filter2_ast:filter2_ast_inst.ast_sink_error[1]
ast_source_data[0] <= filter2_ast:filter2_ast_inst.ast_source_data[0]
ast_source_data[1] <= filter2_ast:filter2_ast_inst.ast_source_data[1]
ast_source_data[2] <= filter2_ast:filter2_ast_inst.ast_source_data[2]
ast_source_data[3] <= filter2_ast:filter2_ast_inst.ast_source_data[3]
ast_source_data[4] <= filter2_ast:filter2_ast_inst.ast_source_data[4]
ast_source_data[5] <= filter2_ast:filter2_ast_inst.ast_source_data[5]
ast_source_data[6] <= filter2_ast:filter2_ast_inst.ast_source_data[6]
ast_source_data[7] <= filter2_ast:filter2_ast_inst.ast_source_data[7]
ast_source_data[8] <= filter2_ast:filter2_ast_inst.ast_source_data[8]
ast_source_data[9] <= filter2_ast:filter2_ast_inst.ast_source_data[9]
ast_source_data[10] <= filter2_ast:filter2_ast_inst.ast_source_data[10]
ast_source_data[11] <= filter2_ast:filter2_ast_inst.ast_source_data[11]
ast_sink_ready <= filter2_ast:filter2_ast_inst.ast_sink_ready
ast_source_valid <= filter2_ast:filter2_ast_inst.ast_source_valid
ast_source_error[0] <= filter2_ast:filter2_ast_inst.ast_source_error[0]
ast_source_error[1] <= filter2_ast:filter2_ast_inst.ast_source_error[1]


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst
clk => filter2_st:fircore.clk
clk => auk_dspip_avalon_streaming_controller_fir_90:intf_ctrl.clk
clk => auk_dspip_avalon_streaming_source_fir_90:source.clk
clk => auk_dspip_avalon_streaming_sink_fir_90:sink.clk
reset_n => auk_dspip_avalon_streaming_controller_fir_90:intf_ctrl.reset_n
reset_n => auk_dspip_avalon_streaming_source_fir_90:source.reset_n
reset_n => auk_dspip_avalon_streaming_sink_fir_90:sink.reset_n
ast_sink_ready <= auk_dspip_avalon_streaming_sink_fir_90:sink.at_sink_ready
ast_source_data[0] <= auk_dspip_avalon_streaming_source_fir_90:source.at_source_data[0]
ast_source_data[1] <= auk_dspip_avalon_streaming_source_fir_90:source.at_source_data[1]
ast_source_data[2] <= auk_dspip_avalon_streaming_source_fir_90:source.at_source_data[2]
ast_source_data[3] <= auk_dspip_avalon_streaming_source_fir_90:source.at_source_data[3]
ast_source_data[4] <= auk_dspip_avalon_streaming_source_fir_90:source.at_source_data[4]
ast_source_data[5] <= auk_dspip_avalon_streaming_source_fir_90:source.at_source_data[5]
ast_source_data[6] <= auk_dspip_avalon_streaming_source_fir_90:source.at_source_data[6]
ast_source_data[7] <= auk_dspip_avalon_streaming_source_fir_90:source.at_source_data[7]
ast_source_data[8] <= auk_dspip_avalon_streaming_source_fir_90:source.at_source_data[8]
ast_source_data[9] <= auk_dspip_avalon_streaming_source_fir_90:source.at_source_data[9]
ast_source_data[10] <= auk_dspip_avalon_streaming_source_fir_90:source.at_source_data[10]
ast_source_data[11] <= auk_dspip_avalon_streaming_source_fir_90:source.at_source_data[11]
ast_sink_data[0] => auk_dspip_avalon_streaming_sink_fir_90:sink.at_sink_data[0]
ast_sink_data[1] => auk_dspip_avalon_streaming_sink_fir_90:sink.at_sink_data[1]
ast_sink_data[2] => auk_dspip_avalon_streaming_sink_fir_90:sink.at_sink_data[2]
ast_sink_data[3] => auk_dspip_avalon_streaming_sink_fir_90:sink.at_sink_data[3]
ast_sink_data[4] => auk_dspip_avalon_streaming_sink_fir_90:sink.at_sink_data[4]
ast_sink_data[5] => auk_dspip_avalon_streaming_sink_fir_90:sink.at_sink_data[5]
ast_sink_data[6] => auk_dspip_avalon_streaming_sink_fir_90:sink.at_sink_data[6]
ast_sink_data[7] => auk_dspip_avalon_streaming_sink_fir_90:sink.at_sink_data[7]
ast_sink_data[8] => auk_dspip_avalon_streaming_sink_fir_90:sink.at_sink_data[8]
ast_sink_data[9] => auk_dspip_avalon_streaming_sink_fir_90:sink.at_sink_data[9]
ast_sink_data[10] => auk_dspip_avalon_streaming_sink_fir_90:sink.at_sink_data[10]
ast_sink_data[11] => auk_dspip_avalon_streaming_sink_fir_90:sink.at_sink_data[11]
ast_sink_valid => auk_dspip_avalon_streaming_sink_fir_90:sink.at_sink_valid
ast_source_valid <= auk_dspip_avalon_streaming_source_fir_90:source.at_source_valid
ast_source_ready => auk_dspip_avalon_streaming_source_fir_90:source.at_source_ready
ast_sink_error[0] => auk_dspip_avalon_streaming_sink_fir_90:sink.at_sink_error[0]
ast_sink_error[1] => auk_dspip_avalon_streaming_sink_fir_90:sink.at_sink_error[1]
ast_source_error[0] <= auk_dspip_avalon_streaming_source_fir_90:source.at_source_error[0]
ast_source_error[1] <= auk_dspip_avalon_streaming_source_fir_90:source.at_source_error[1]


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink
clk => packet_error_s[1].CLK
clk => packet_error_s[0].CLK
clk => at_sink_ready_s.CLK
clk => sink_stall_s.CLK
clk => at_sink_sop_int.CLK
clk => at_sink_eop_int.CLK
clk => at_sink_data_int[11].CLK
clk => at_sink_data_int[10].CLK
clk => at_sink_data_int[9].CLK
clk => at_sink_data_int[8].CLK
clk => at_sink_data_int[7].CLK
clk => at_sink_data_int[6].CLK
clk => at_sink_data_int[5].CLK
clk => at_sink_data_int[4].CLK
clk => at_sink_data_int[3].CLK
clk => at_sink_data_int[2].CLK
clk => at_sink_data_int[1].CLK
clk => at_sink_data_int[0].CLK
clk => sink_start.CLK
clk => scfifo:normal_fifo:fifo_eab_off:in_fifo.clock
reset_n => sink_start.ACLR
reset_n => at_sink_eop_int.ACLR
reset_n => at_sink_sop_int.ACLR
reset_n => sink_stall_s.ACLR
reset_n => at_sink_ready_s.ACLR
reset_n => packet_error_s[1].ACLR
reset_n => packet_error_s[0].ACLR
reset_n => at_sink_data_int[11].ACLR
reset_n => at_sink_data_int[10].ACLR
reset_n => at_sink_data_int[9].ACLR
reset_n => at_sink_data_int[8].ACLR
reset_n => at_sink_data_int[7].ACLR
reset_n => at_sink_data_int[6].ACLR
reset_n => at_sink_data_int[5].ACLR
reset_n => at_sink_data_int[4].ACLR
reset_n => at_sink_data_int[3].ACLR
reset_n => at_sink_data_int[2].ACLR
reset_n => at_sink_data_int[1].ACLR
reset_n => at_sink_data_int[0].ACLR
reset_n => scfifo:normal_fifo:fifo_eab_off:in_fifo.aclr
data[0] <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[0]
data[1] <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[1]
data[2] <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[2]
data[3] <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[3]
data[4] <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[4]
data[5] <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[5]
data[6] <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[6]
data[7] <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[7]
data[8] <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[8]
data[9] <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[9]
data[10] <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[10]
data[11] <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[11]
sink_ready_ctrl => sink_out_comb~1.IN1
sink_ready_ctrl => fifo_rdreq~0.IN1
sink_ready_ctrl => sink_out_comb~3.IN1
sink_stall <= sink_stall_int~0.DB_MAX_OUTPUT_PORT_TYPE
packet_error[0] <= packet_error_s[0].DB_MAX_OUTPUT_PORT_TYPE
packet_error[1] <= packet_error_s[1].DB_MAX_OUTPUT_PORT_TYPE
send_sop <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[12]
send_eop <= scfifo:normal_fifo:fifo_eab_off:in_fifo.q[13]
at_sink_ready <= at_sink_ready_s.DB_MAX_OUTPUT_PORT_TYPE
at_sink_valid => sink_comb_update_1~3.IN1
at_sink_valid => sink_comb_update_1~1.IN1
at_sink_valid => sink_comb_update_1~0.IN1
at_sink_valid => sink_comb_update_1~2.IN1
at_sink_data[0] => at_sink_data_int[0].DATAIN
at_sink_data[1] => at_sink_data_int[1].DATAIN
at_sink_data[2] => at_sink_data_int[2].DATAIN
at_sink_data[3] => at_sink_data_int[3].DATAIN
at_sink_data[4] => at_sink_data_int[4].DATAIN
at_sink_data[5] => at_sink_data_int[5].DATAIN
at_sink_data[6] => at_sink_data_int[6].DATAIN
at_sink_data[7] => at_sink_data_int[7].DATAIN
at_sink_data[8] => at_sink_data_int[8].DATAIN
at_sink_data[9] => at_sink_data_int[9].DATAIN
at_sink_data[10] => at_sink_data_int[10].DATAIN
at_sink_data[11] => at_sink_data_int[11].DATAIN
at_sink_sop => at_sink_sop_int.DATAIN
at_sink_eop => at_sink_eop_int.DATAIN
at_sink_error[0] => sink_next_state~12.OUTPUTSELECT
at_sink_error[0] => sink_next_state~11.OUTPUTSELECT
at_sink_error[0] => sink_next_state~10.OUTPUTSELECT
at_sink_error[0] => sink_next_state~9.OUTPUTSELECT
at_sink_error[0] => packet_error0~0.IN0
at_sink_error[1] => ~NO_FANOUT~


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo
data[0] => a_fffifo:subfifo.data[0]
data[1] => a_fffifo:subfifo.data[1]
data[2] => a_fffifo:subfifo.data[2]
data[3] => a_fffifo:subfifo.data[3]
data[4] => a_fffifo:subfifo.data[4]
data[5] => a_fffifo:subfifo.data[5]
data[6] => a_fffifo:subfifo.data[6]
data[7] => a_fffifo:subfifo.data[7]
data[8] => a_fffifo:subfifo.data[8]
data[9] => a_fffifo:subfifo.data[9]
data[10] => a_fffifo:subfifo.data[10]
data[11] => a_fffifo:subfifo.data[11]
data[12] => a_fffifo:subfifo.data[12]
data[13] => a_fffifo:subfifo.data[13]
q[0] <= a_fffifo:subfifo.q[0]
q[1] <= a_fffifo:subfifo.q[1]
q[2] <= a_fffifo:subfifo.q[2]
q[3] <= a_fffifo:subfifo.q[3]
q[4] <= a_fffifo:subfifo.q[4]
q[5] <= a_fffifo:subfifo.q[5]
q[6] <= a_fffifo:subfifo.q[6]
q[7] <= a_fffifo:subfifo.q[7]
q[8] <= a_fffifo:subfifo.q[8]
q[9] <= a_fffifo:subfifo.q[9]
q[10] <= a_fffifo:subfifo.q[10]
q[11] <= a_fffifo:subfifo.q[11]
q[12] <= a_fffifo:subfifo.q[12]
q[13] <= a_fffifo:subfifo.q[13]
wrreq => a_fffifo:subfifo.wreq
rdreq => a_fffifo:subfifo.rreq
clock => a_fffifo:subfifo.clock
clock => sm_almost_full~0.IN1
aclr => a_fffifo:subfifo.aclr
aclr => sm_almost_full~2.IN1
sclr => a_fffifo:subfifo.sclr
empty <= a_fffifo:subfifo.empty
full <= full~0.DB_MAX_OUTPUT_PORT_TYPE
almost_full <= state_af.DB_MAX_OUTPUT_PORT_TYPE
almost_empty <= <GND>
usedw[0] <= a_fffifo:subfifo.usedw[0]
usedw[1] <= a_fffifo:subfifo.usedw[1]
usedw[2] <= a_fffifo:subfifo.usedw[2]


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo
data[0] => lpm_ff:data_node[0][0].data[0]
data[0] => lpm_ff:data_node[0][1].data[0]
data[1] => lpm_ff:data_node[0][0].data[1]
data[1] => lpm_ff:data_node[0][1].data[1]
data[2] => lpm_ff:data_node[0][0].data[2]
data[2] => lpm_ff:data_node[0][1].data[2]
data[3] => lpm_ff:data_node[0][0].data[3]
data[3] => lpm_ff:data_node[0][1].data[3]
data[4] => lpm_ff:data_node[0][0].data[4]
data[4] => lpm_ff:data_node[0][1].data[4]
data[5] => lpm_ff:data_node[0][0].data[5]
data[5] => lpm_ff:data_node[0][1].data[5]
data[6] => lpm_ff:data_node[0][0].data[6]
data[6] => lpm_ff:data_node[0][1].data[6]
data[7] => lpm_ff:data_node[0][0].data[7]
data[7] => lpm_ff:data_node[0][1].data[7]
data[8] => lpm_ff:data_node[0][0].data[8]
data[8] => lpm_ff:data_node[0][1].data[8]
data[9] => lpm_ff:data_node[0][0].data[9]
data[9] => lpm_ff:data_node[0][1].data[9]
data[10] => lpm_ff:data_node[0][0].data[10]
data[10] => lpm_ff:data_node[0][1].data[10]
data[11] => lpm_ff:data_node[0][0].data[11]
data[11] => lpm_ff:data_node[0][1].data[11]
data[12] => lpm_ff:data_node[0][0].data[12]
data[12] => lpm_ff:data_node[0][1].data[12]
data[13] => lpm_ff:data_node[0][0].data[13]
data[13] => lpm_ff:data_node[0][1].data[13]
q[0] <= lpm_ff:output_buffer.q[0]
q[1] <= lpm_ff:output_buffer.q[1]
q[2] <= lpm_ff:output_buffer.q[2]
q[3] <= lpm_ff:output_buffer.q[3]
q[4] <= lpm_ff:output_buffer.q[4]
q[5] <= lpm_ff:output_buffer.q[5]
q[6] <= lpm_ff:output_buffer.q[6]
q[7] <= lpm_ff:output_buffer.q[7]
q[8] <= lpm_ff:output_buffer.q[8]
q[9] <= lpm_ff:output_buffer.q[9]
q[10] <= lpm_ff:output_buffer.q[10]
q[11] <= lpm_ff:output_buffer.q[11]
q[12] <= lpm_ff:output_buffer.q[12]
q[13] <= lpm_ff:output_buffer.q[13]
wreq => a_fefifo:fifo_state.wreq
wreq => lpm_ff:data_node[0][3].enable
wreq => lpm_ff:data_node[0][2].enable
wreq => lpm_ff:data_node[0][1].enable
wreq => lpm_ff:data_node[0][0].enable
wreq => lpm_ff:last_data_node[3].enable
wreq => lpm_ff:last_data_node[2].enable
wreq => lpm_ff:last_data_node[1].enable
wreq => lpm_ff:last_data_node[0].enable
wreq => lpm_counter:rd_ptr.updown
rreq => a_fefifo:fifo_state.rreq
rreq => lpm_ff:output_buffer.enable
clock => lpm_ff:data_node[0][3].clock
clock => lpm_ff:data_node[0][2].clock
clock => lpm_ff:data_node[0][1].clock
clock => lpm_ff:data_node[0][0].clock
clock => lpm_ff:last_data_node[3].clock
clock => lpm_ff:last_data_node[2].clock
clock => lpm_ff:last_data_node[1].clock
clock => lpm_ff:last_data_node[0].clock
clock => lpm_counter:rd_ptr.clock
clock => lpm_ff:output_buffer.clock
clock => a_fefifo:fifo_state.clock
aclr => a_fefifo:fifo_state.aclr
aclr => lpm_ff:data_node[0][3].aclr
aclr => lpm_ff:data_node[0][2].aclr
aclr => lpm_ff:data_node[0][1].aclr
aclr => lpm_ff:data_node[0][0].aclr
aclr => lpm_ff:last_data_node[3].aclr
aclr => lpm_ff:last_data_node[2].aclr
aclr => lpm_ff:last_data_node[1].aclr
aclr => lpm_ff:last_data_node[0].aclr
aclr => lpm_counter:rd_ptr.aclr
aclr => lpm_ff:output_buffer.aclr
sclr => lpm_counter:rd_ptr.sclr
sclr => a_fefifo:fifo_state.sclr
threshlevel[0] => ~NO_FANOUT~
threshlevel[1] => ~NO_FANOUT~
threshlevel[2] => ~NO_FANOUT~
threshold <= threshold~0.DB_MAX_OUTPUT_PORT_TYPE
empty <= a_fefifo:fifo_state.empty
full <= a_fefifo:fifo_state.full
usedw[0] <= lpm_counter:rd_ptr.q[0]
usedw[1] <= lpm_counter:rd_ptr.q[1]
usedw[2] <= lpm_counter:rd_ptr.q[2]


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][3]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][2]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][1]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:data_node[0][0]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:row_data_out_mux[0]
data[0][0] => mux_coc:auto_generated.data[0]
data[0][1] => mux_coc:auto_generated.data[1]
data[0][2] => mux_coc:auto_generated.data[2]
data[0][3] => mux_coc:auto_generated.data[3]
data[0][4] => mux_coc:auto_generated.data[4]
data[0][5] => mux_coc:auto_generated.data[5]
data[0][6] => mux_coc:auto_generated.data[6]
data[0][7] => mux_coc:auto_generated.data[7]
data[0][8] => mux_coc:auto_generated.data[8]
data[0][9] => mux_coc:auto_generated.data[9]
data[0][10] => mux_coc:auto_generated.data[10]
data[0][11] => mux_coc:auto_generated.data[11]
data[0][12] => mux_coc:auto_generated.data[12]
data[0][13] => mux_coc:auto_generated.data[13]
data[1][0] => mux_coc:auto_generated.data[14]
data[1][1] => mux_coc:auto_generated.data[15]
data[1][2] => mux_coc:auto_generated.data[16]
data[1][3] => mux_coc:auto_generated.data[17]
data[1][4] => mux_coc:auto_generated.data[18]
data[1][5] => mux_coc:auto_generated.data[19]
data[1][6] => mux_coc:auto_generated.data[20]
data[1][7] => mux_coc:auto_generated.data[21]
data[1][8] => mux_coc:auto_generated.data[22]
data[1][9] => mux_coc:auto_generated.data[23]
data[1][10] => mux_coc:auto_generated.data[24]
data[1][11] => mux_coc:auto_generated.data[25]
data[1][12] => mux_coc:auto_generated.data[26]
data[1][13] => mux_coc:auto_generated.data[27]
data[2][0] => mux_coc:auto_generated.data[28]
data[2][1] => mux_coc:auto_generated.data[29]
data[2][2] => mux_coc:auto_generated.data[30]
data[2][3] => mux_coc:auto_generated.data[31]
data[2][4] => mux_coc:auto_generated.data[32]
data[2][5] => mux_coc:auto_generated.data[33]
data[2][6] => mux_coc:auto_generated.data[34]
data[2][7] => mux_coc:auto_generated.data[35]
data[2][8] => mux_coc:auto_generated.data[36]
data[2][9] => mux_coc:auto_generated.data[37]
data[2][10] => mux_coc:auto_generated.data[38]
data[2][11] => mux_coc:auto_generated.data[39]
data[2][12] => mux_coc:auto_generated.data[40]
data[2][13] => mux_coc:auto_generated.data[41]
data[3][0] => mux_coc:auto_generated.data[42]
data[3][1] => mux_coc:auto_generated.data[43]
data[3][2] => mux_coc:auto_generated.data[44]
data[3][3] => mux_coc:auto_generated.data[45]
data[3][4] => mux_coc:auto_generated.data[46]
data[3][5] => mux_coc:auto_generated.data[47]
data[3][6] => mux_coc:auto_generated.data[48]
data[3][7] => mux_coc:auto_generated.data[49]
data[3][8] => mux_coc:auto_generated.data[50]
data[3][9] => mux_coc:auto_generated.data[51]
data[3][10] => mux_coc:auto_generated.data[52]
data[3][11] => mux_coc:auto_generated.data[53]
data[3][12] => mux_coc:auto_generated.data[54]
data[3][13] => mux_coc:auto_generated.data[55]
sel[0] => mux_coc:auto_generated.sel[0]
sel[1] => mux_coc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_coc:auto_generated.result[0]
result[1] <= mux_coc:auto_generated.result[1]
result[2] <= mux_coc:auto_generated.result[2]
result[3] <= mux_coc:auto_generated.result[3]
result[4] <= mux_coc:auto_generated.result[4]
result[5] <= mux_coc:auto_generated.result[5]
result[6] <= mux_coc:auto_generated.result[6]
result[7] <= mux_coc:auto_generated.result[7]
result[8] <= mux_coc:auto_generated.result[8]
result[9] <= mux_coc:auto_generated.result[9]
result[10] <= mux_coc:auto_generated.result[10]
result[11] <= mux_coc:auto_generated.result[11]
result[12] <= mux_coc:auto_generated.result[12]
result[13] <= mux_coc:auto_generated.result[13]


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:row_data_out_mux[0]|mux_coc:auto_generated
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:col_data_out_mux
data[0][0] => mux_9oc:auto_generated.data[0]
data[0][1] => mux_9oc:auto_generated.data[1]
data[0][2] => mux_9oc:auto_generated.data[2]
data[0][3] => mux_9oc:auto_generated.data[3]
data[0][4] => mux_9oc:auto_generated.data[4]
data[0][5] => mux_9oc:auto_generated.data[5]
data[0][6] => mux_9oc:auto_generated.data[6]
data[0][7] => mux_9oc:auto_generated.data[7]
data[0][8] => mux_9oc:auto_generated.data[8]
data[0][9] => mux_9oc:auto_generated.data[9]
data[0][10] => mux_9oc:auto_generated.data[10]
data[0][11] => mux_9oc:auto_generated.data[11]
data[0][12] => mux_9oc:auto_generated.data[12]
data[0][13] => mux_9oc:auto_generated.data[13]
data[1][0] => mux_9oc:auto_generated.data[14]
data[1][1] => mux_9oc:auto_generated.data[15]
data[1][2] => mux_9oc:auto_generated.data[16]
data[1][3] => mux_9oc:auto_generated.data[17]
data[1][4] => mux_9oc:auto_generated.data[18]
data[1][5] => mux_9oc:auto_generated.data[19]
data[1][6] => mux_9oc:auto_generated.data[20]
data[1][7] => mux_9oc:auto_generated.data[21]
data[1][8] => mux_9oc:auto_generated.data[22]
data[1][9] => mux_9oc:auto_generated.data[23]
data[1][10] => mux_9oc:auto_generated.data[24]
data[1][11] => mux_9oc:auto_generated.data[25]
data[1][12] => mux_9oc:auto_generated.data[26]
data[1][13] => mux_9oc:auto_generated.data[27]
sel[0] => mux_9oc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_9oc:auto_generated.result[0]
result[1] <= mux_9oc:auto_generated.result[1]
result[2] <= mux_9oc:auto_generated.result[2]
result[3] <= mux_9oc:auto_generated.result[3]
result[4] <= mux_9oc:auto_generated.result[4]
result[5] <= mux_9oc:auto_generated.result[5]
result[6] <= mux_9oc:auto_generated.result[6]
result[7] <= mux_9oc:auto_generated.result[7]
result[8] <= mux_9oc:auto_generated.result[8]
result[9] <= mux_9oc:auto_generated.result[9]
result[10] <= mux_9oc:auto_generated.result[10]
result[11] <= mux_9oc:auto_generated.result[11]
result[12] <= mux_9oc:auto_generated.result[12]
result[13] <= mux_9oc:auto_generated.result[13]


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:col_data_out_mux|mux_9oc:auto_generated
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[3]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[2]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[1]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:last_data_node[0]
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux
data[0][0] => mux_coc:auto_generated.data[0]
data[0][1] => mux_coc:auto_generated.data[1]
data[0][2] => mux_coc:auto_generated.data[2]
data[0][3] => mux_coc:auto_generated.data[3]
data[0][4] => mux_coc:auto_generated.data[4]
data[0][5] => mux_coc:auto_generated.data[5]
data[0][6] => mux_coc:auto_generated.data[6]
data[0][7] => mux_coc:auto_generated.data[7]
data[0][8] => mux_coc:auto_generated.data[8]
data[0][9] => mux_coc:auto_generated.data[9]
data[0][10] => mux_coc:auto_generated.data[10]
data[0][11] => mux_coc:auto_generated.data[11]
data[0][12] => mux_coc:auto_generated.data[12]
data[0][13] => mux_coc:auto_generated.data[13]
data[1][0] => mux_coc:auto_generated.data[14]
data[1][1] => mux_coc:auto_generated.data[15]
data[1][2] => mux_coc:auto_generated.data[16]
data[1][3] => mux_coc:auto_generated.data[17]
data[1][4] => mux_coc:auto_generated.data[18]
data[1][5] => mux_coc:auto_generated.data[19]
data[1][6] => mux_coc:auto_generated.data[20]
data[1][7] => mux_coc:auto_generated.data[21]
data[1][8] => mux_coc:auto_generated.data[22]
data[1][9] => mux_coc:auto_generated.data[23]
data[1][10] => mux_coc:auto_generated.data[24]
data[1][11] => mux_coc:auto_generated.data[25]
data[1][12] => mux_coc:auto_generated.data[26]
data[1][13] => mux_coc:auto_generated.data[27]
data[2][0] => mux_coc:auto_generated.data[28]
data[2][1] => mux_coc:auto_generated.data[29]
data[2][2] => mux_coc:auto_generated.data[30]
data[2][3] => mux_coc:auto_generated.data[31]
data[2][4] => mux_coc:auto_generated.data[32]
data[2][5] => mux_coc:auto_generated.data[33]
data[2][6] => mux_coc:auto_generated.data[34]
data[2][7] => mux_coc:auto_generated.data[35]
data[2][8] => mux_coc:auto_generated.data[36]
data[2][9] => mux_coc:auto_generated.data[37]
data[2][10] => mux_coc:auto_generated.data[38]
data[2][11] => mux_coc:auto_generated.data[39]
data[2][12] => mux_coc:auto_generated.data[40]
data[2][13] => mux_coc:auto_generated.data[41]
data[3][0] => mux_coc:auto_generated.data[42]
data[3][1] => mux_coc:auto_generated.data[43]
data[3][2] => mux_coc:auto_generated.data[44]
data[3][3] => mux_coc:auto_generated.data[45]
data[3][4] => mux_coc:auto_generated.data[46]
data[3][5] => mux_coc:auto_generated.data[47]
data[3][6] => mux_coc:auto_generated.data[48]
data[3][7] => mux_coc:auto_generated.data[49]
data[3][8] => mux_coc:auto_generated.data[50]
data[3][9] => mux_coc:auto_generated.data[51]
data[3][10] => mux_coc:auto_generated.data[52]
data[3][11] => mux_coc:auto_generated.data[53]
data[3][12] => mux_coc:auto_generated.data[54]
data[3][13] => mux_coc:auto_generated.data[55]
sel[0] => mux_coc:auto_generated.sel[0]
sel[1] => mux_coc:auto_generated.sel[1]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_coc:auto_generated.result[0]
result[1] <= mux_coc:auto_generated.result[1]
result[2] <= mux_coc:auto_generated.result[2]
result[3] <= mux_coc:auto_generated.result[3]
result[4] <= mux_coc:auto_generated.result[4]
result[5] <= mux_coc:auto_generated.result[5]
result[6] <= mux_coc:auto_generated.result[6]
result[7] <= mux_coc:auto_generated.result[7]
result[8] <= mux_coc:auto_generated.result[8]
result[9] <= mux_coc:auto_generated.result[9]
result[10] <= mux_coc:auto_generated.result[10]
result[11] <= mux_coc:auto_generated.result[11]
result[12] <= mux_coc:auto_generated.result[12]
result[13] <= mux_coc:auto_generated.result[13]


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_mux:last_row_data_out_mux|mux_coc:auto_generated
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr
clock => cntr_g6f:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => cntr_g6f:auto_generated.cnt_en
updown => cntr_g6f:auto_generated.updown
aclr => cntr_g6f:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => cntr_g6f:auto_generated.sclr
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_g6f:auto_generated.q[0]
q[1] <= cntr_g6f:auto_generated.q[1]
q[2] <= cntr_g6f:auto_generated.q[2]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_counter:rd_ptr|cntr_g6f:auto_generated
aclr => counter_reg_bit1a[2].ACLR
aclr => counter_reg_bit1a[1].ACLR
aclr => counter_reg_bit1a[0].ACLR
clock => counter_reg_bit1a[2].CLK
clock => counter_reg_bit1a[1].CLK
clock => counter_reg_bit1a[0].CLK
q[0] <= counter_reg_bit1a[0].REGOUT
q[1] <= counter_reg_bit1a[1].REGOUT
q[2] <= counter_reg_bit1a[2].REGOUT
updown => counter_comb_bita0.DATAB
updown => counter_comb_bita1.DATAB
updown => counter_comb_bita2.DATAB


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|lpm_ff:output_buffer
data[0] => dffs[0].DATAIN
data[1] => dffs[1].DATAIN
data[2] => dffs[2].DATAIN
data[3] => dffs[3].DATAIN
data[4] => dffs[4].DATAIN
data[5] => dffs[5].DATAIN
data[6] => dffs[6].DATAIN
data[7] => dffs[7].DATAIN
data[8] => dffs[8].DATAIN
data[9] => dffs[9].DATAIN
data[10] => dffs[10].DATAIN
data[11] => dffs[11].DATAIN
data[12] => dffs[12].DATAIN
data[13] => dffs[13].DATAIN
clock => dffs[13].CLK
clock => dffs[12].CLK
clock => dffs[11].CLK
clock => dffs[10].CLK
clock => dffs[9].CLK
clock => dffs[8].CLK
clock => dffs[7].CLK
clock => dffs[6].CLK
clock => dffs[5].CLK
clock => dffs[4].CLK
clock => dffs[3].CLK
clock => dffs[2].CLK
clock => dffs[1].CLK
clock => dffs[0].CLK
enable => dffs[13].ENA
enable => dffs[12].ENA
enable => dffs[11].ENA
enable => dffs[10].ENA
enable => dffs[9].ENA
enable => dffs[8].ENA
enable => dffs[7].ENA
enable => dffs[6].ENA
enable => dffs[5].ENA
enable => dffs[4].ENA
enable => dffs[3].ENA
enable => dffs[2].ENA
enable => dffs[1].ENA
enable => dffs[0].ENA
aset => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sload => ~NO_FANOUT~
q[0] <= dffs[0].DB_MAX_OUTPUT_PORT_TYPE
q[1] <= dffs[1].DB_MAX_OUTPUT_PORT_TYPE
q[2] <= dffs[2].DB_MAX_OUTPUT_PORT_TYPE
q[3] <= dffs[3].DB_MAX_OUTPUT_PORT_TYPE
q[4] <= dffs[4].DB_MAX_OUTPUT_PORT_TYPE
q[5] <= dffs[5].DB_MAX_OUTPUT_PORT_TYPE
q[6] <= dffs[6].DB_MAX_OUTPUT_PORT_TYPE
q[7] <= dffs[7].DB_MAX_OUTPUT_PORT_TYPE
q[8] <= dffs[8].DB_MAX_OUTPUT_PORT_TYPE
q[9] <= dffs[9].DB_MAX_OUTPUT_PORT_TYPE
q[10] <= dffs[10].DB_MAX_OUTPUT_PORT_TYPE
q[11] <= dffs[11].DB_MAX_OUTPUT_PORT_TYPE
q[12] <= dffs[12].DB_MAX_OUTPUT_PORT_TYPE
q[13] <= dffs[13].DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state
usedw_in[0] => lpm_compare:is_almost_empty_compare.dataa[0]
usedw_in[0] => lpm_compare:is_almost_full_compare.dataa[0]
usedw_in[0] => usedw_out[0]~2.IN0
usedw_in[1] => lpm_compare:is_almost_empty_compare.dataa[1]
usedw_in[1] => lpm_compare:is_almost_full_compare.dataa[1]
usedw_in[1] => usedw_out[1]~1.IN0
usedw_in[2] => lpm_compare:is_almost_empty_compare.dataa[2]
usedw_in[2] => lpm_compare:is_almost_full_compare.dataa[2]
usedw_in[2] => usedw_out[2]~0.IN0
usedw_out[0] <= usedw_out[0]~2.DB_MAX_OUTPUT_PORT_TYPE
usedw_out[1] <= usedw_out[1]~1.DB_MAX_OUTPUT_PORT_TYPE
usedw_out[2] <= usedw_out[2]~0.DB_MAX_OUTPUT_PORT_TYPE
full <= b_full.DB_MAX_OUTPUT_PORT_TYPE
threshlevel[0] => ~NO_FANOUT~
threshlevel[1] => ~NO_FANOUT~
threshlevel[2] => ~NO_FANOUT~
threshold <= b_full.DB_MAX_OUTPUT_PORT_TYPE
clock => sm_emptyfull~0.IN1
aclr => sm_emptyfull~2.IN1
usedw_is_1 => ~NO_FANOUT~


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare
dataa[0] => cmpr_mag:auto_generated.dataa[0]
dataa[1] => cmpr_mag:auto_generated.dataa[1]
dataa[2] => cmpr_mag:auto_generated.dataa[2]
datab[0] => cmpr_mag:auto_generated.datab[0]
datab[1] => cmpr_mag:auto_generated.datab[1]
datab[2] => cmpr_mag:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_mag:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_empty_compare|cmpr_mag:auto_generated
aeb <= eq_wire.DB_MAX_OUTPUT_PORT_TYPE
dataa[2] => data_wire[1].IN0
datab[2] => data_wire[1].IN1


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare
dataa[0] => cmpr_mag:auto_generated.dataa[0]
dataa[1] => cmpr_mag:auto_generated.dataa[1]
dataa[2] => cmpr_mag:auto_generated.dataa[2]
datab[0] => cmpr_mag:auto_generated.datab[0]
datab[1] => cmpr_mag:auto_generated.datab[1]
datab[2] => cmpr_mag:auto_generated.datab[2]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
alb <= <GND>
aeb <= cmpr_mag:auto_generated.aeb
agb <= <GND>
aleb <= <GND>
aneb <= <GND>
ageb <= <GND>


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_sink_fir_90:sink|scfifo:\normal_fifo:fifo_eab_off:in_fifo|a_fffifo:subfifo|a_fefifo:fifo_state|lpm_compare:is_almost_full_compare|cmpr_mag:auto_generated
aeb <= eq_wire.DB_MAX_OUTPUT_PORT_TYPE
dataa[2] => data_wire[1].IN0
datab[2] => data_wire[1].IN1


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_source_fir_90:source
clk => at_source_data[11]~reg0.CLK
clk => at_source_data[10]~reg0.CLK
clk => at_source_data[9]~reg0.CLK
clk => at_source_data[8]~reg0.CLK
clk => at_source_data[7]~reg0.CLK
clk => at_source_data[6]~reg0.CLK
clk => at_source_data[5]~reg0.CLK
clk => at_source_data[4]~reg0.CLK
clk => at_source_data[3]~reg0.CLK
clk => at_source_data[2]~reg0.CLK
clk => at_source_data[1]~reg0.CLK
clk => at_source_data[0]~reg0.CLK
clk => at_source_valid_s.CLK
clk => valid_ctrl_int.CLK
clk => valid_ctrl_int1.CLK
clk => at_source_sop_s.CLK
clk => at_source_eop_s.CLK
clk => at_source_error[1]~reg0.CLK
clk => at_source_error[0]~reg0.CLK
clk => data_int[11].CLK
clk => data_int[10].CLK
clk => data_int[9].CLK
clk => data_int[8].CLK
clk => data_int[7].CLK
clk => data_int[6].CLK
clk => data_int[5].CLK
clk => data_int[4].CLK
clk => data_int[3].CLK
clk => data_int[2].CLK
clk => data_int[1].CLK
clk => data_int[0].CLK
clk => data_int1[11].CLK
clk => data_int1[10].CLK
clk => data_int1[9].CLK
clk => data_int1[8].CLK
clk => data_int1[7].CLK
clk => data_int1[6].CLK
clk => data_int1[5].CLK
clk => data_int1[4].CLK
clk => data_int1[3].CLK
clk => data_int1[2].CLK
clk => data_int1[1].CLK
clk => data_int1[0].CLK
clk => first_data.CLK
clk => source_stall_int_d.CLK
clk => was_stalled.CLK
reset_n => first_data.ACLR
reset_n => was_stalled.ACLR
reset_n => source_stall_int_d.ACLR
reset_n => data_int1[0].ACLR
reset_n => data_int1[1].ACLR
reset_n => data_int1[2].ACLR
reset_n => data_int1[3].ACLR
reset_n => data_int1[4].ACLR
reset_n => data_int1[5].ACLR
reset_n => data_int1[6].ACLR
reset_n => data_int1[7].ACLR
reset_n => data_int1[8].ACLR
reset_n => data_int1[9].ACLR
reset_n => data_int1[10].ACLR
reset_n => data_int1[11].ACLR
reset_n => data_int[0].ACLR
reset_n => data_int[1].ACLR
reset_n => data_int[2].ACLR
reset_n => data_int[3].ACLR
reset_n => data_int[4].ACLR
reset_n => data_int[5].ACLR
reset_n => data_int[6].ACLR
reset_n => data_int[7].ACLR
reset_n => data_int[8].ACLR
reset_n => data_int[9].ACLR
reset_n => data_int[10].ACLR
reset_n => data_int[11].ACLR
reset_n => at_source_eop_s.ACLR
reset_n => at_source_sop_s.ACLR
reset_n => at_source_error[0]~reg0.ACLR
reset_n => at_source_error[1]~reg0.ACLR
reset_n => valid_ctrl_int1.ACLR
reset_n => valid_ctrl_int.ACLR
reset_n => at_source_valid_s.ACLR
reset_n => at_source_data[11]~reg0.ACLR
reset_n => at_source_data[10]~reg0.ACLR
reset_n => at_source_data[9]~reg0.ACLR
reset_n => at_source_data[8]~reg0.ACLR
reset_n => at_source_data[7]~reg0.ACLR
reset_n => at_source_data[6]~reg0.ACLR
reset_n => at_source_data[5]~reg0.ACLR
reset_n => at_source_data[4]~reg0.ACLR
reset_n => at_source_data[3]~reg0.ACLR
reset_n => at_source_data[2]~reg0.ACLR
reset_n => at_source_data[1]~reg0.ACLR
reset_n => at_source_data[0]~reg0.ACLR
data[0] => data_int[0].DATAIN
data[0] => data_int1[0].DATAIN
data[1] => data_int[1].DATAIN
data[1] => data_int1[1].DATAIN
data[2] => data_int[2].DATAIN
data[2] => data_int1[2].DATAIN
data[3] => data_int[3].DATAIN
data[3] => data_int1[3].DATAIN
data[4] => data_int[4].DATAIN
data[4] => data_int1[4].DATAIN
data[5] => data_int[5].DATAIN
data[5] => data_int1[5].DATAIN
data[6] => data_int[6].DATAIN
data[6] => data_int1[6].DATAIN
data[7] => data_int[7].DATAIN
data[7] => data_int1[7].DATAIN
data[8] => data_int[8].DATAIN
data[8] => data_int1[8].DATAIN
data[9] => data_int[9].DATAIN
data[9] => data_int1[9].DATAIN
data[10] => data_int[10].DATAIN
data[10] => data_int1[10].DATAIN
data[11] => data_int[11].DATAIN
data[11] => data_int1[11].DATAIN
data_count[0] => ~NO_FANOUT~
source_valid_ctrl => stall_controller_comb~0.IN1
design_stall => source_stall_s.IN1
source_stall <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
packet_error[0] => source_next_state.st_err.IN0
packet_error[0] => at_source_error[0]~reg0.DATAIN
packet_error[1] => ~NO_FANOUT~
at_source_ready => Mux1.IN2
at_source_ready => Mux1.IN3
at_source_ready => data_wr_enb1~1.OUTPUTSELECT
at_source_ready => data_wr_enb0~2.OUTPUTSELECT
at_source_ready => source_stall_int~2.OUTPUTSELECT
at_source_ready => stall_controller_comb~1.IN1
at_source_valid <= at_source_valid_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[0] <= at_source_data[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[1] <= at_source_data[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[2] <= at_source_data[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[3] <= at_source_data[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[4] <= at_source_data[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[5] <= at_source_data[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[6] <= at_source_data[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[7] <= at_source_data[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[8] <= at_source_data[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[9] <= at_source_data[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[10] <= at_source_data[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_data[11] <= at_source_data[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_channel[0] <= <GND>
at_source_error[0] <= at_source_error[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_error[1] <= at_source_error[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
at_source_sop <= at_source_sop_s.DB_MAX_OUTPUT_PORT_TYPE
at_source_eop <= at_source_eop_s.DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|auk_dspip_avalon_streaming_controller_fir_90:intf_ctrl
clk => sink_stall_reg.CLK
clk => source_stall_reg.CLK
clk => stall_reg.CLK
clk => source_packet_error[1]~reg0.CLK
clk => source_packet_error[0]~reg0.CLK
clk_en => stall~0.OUTPUTSELECT
clk_en => sink_ready_ctrl~1.IN1
clk_en => source_valid_ctrl~1.IN0
reset_n => source_packet_error[0]~reg0.ACLR
reset_n => source_packet_error[1]~reg0.ACLR
reset_n => stall_reg.PRESET
reset_n => source_stall_reg.PRESET
reset_n => sink_stall_reg.PRESET
reset_n => reset_design.DATAIN
ready => sink_ready_ctrl~2.DATAA
ready => sink_ready_ctrl~0.IN1
sink_packet_error[0] => source_packet_error[0]~reg0.DATAIN
sink_packet_error[1] => source_packet_error[1]~reg0.DATAIN
sink_stall => sink_stall_reg.DATAIN
sink_stall => stall_int.IN0
source_stall => source_stall_reg.DATAIN
source_stall => stall_int.IN1
valid => source_valid_ctrl~2.DATAA
valid => source_valid_ctrl~0.IN1
reset_design <= reset_n.DB_MAX_OUTPUT_PORT_TYPE
sink_ready_ctrl <= sink_ready_ctrl~2.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[0] <= source_packet_error[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_packet_error[1] <= source_packet_error[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
source_valid_ctrl <= source_valid_ctrl~2.DB_MAX_OUTPUT_PORT_TYPE
stall <= stall~0.DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore
clk => clk~0.IN181
rst => rst~0.IN38
data_in[0] => data_in[0]~11.IN1
data_in[1] => data_in[1]~10.IN1
data_in[2] => data_in[2]~9.IN1
data_in[3] => data_in[3]~8.IN1
data_in[4] => data_in[4]~7.IN1
data_in[5] => data_in[5]~6.IN1
data_in[6] => data_in[6]~5.IN1
data_in[7] => data_in[7]~4.IN1
data_in[8] => data_in[8]~3.IN1
data_in[9] => data_in[9]~2.IN1
data_in[10] => data_in[10]~1.IN1
data_in[11] => data_in[11]~0.IN1
clk_en => clk_en~0.IN104
rdy_to_ld <= par_ctrl:Uctrl.rdy_to_ld
done <= par_ctrl:Uctrl.done
fir_result[0] <= rnd_dat:Urnd.data_out
fir_result[1] <= rnd_dat:Urnd.data_out
fir_result[2] <= rnd_dat:Urnd.data_out
fir_result[3] <= rnd_dat:Urnd.data_out
fir_result[4] <= rnd_dat:Urnd.data_out
fir_result[5] <= rnd_dat:Urnd.data_out
fir_result[6] <= rnd_dat:Urnd.data_out
fir_result[7] <= rnd_dat:Urnd.data_out
fir_result[8] <= rnd_dat:Urnd.data_out
fir_result[9] <= rnd_dat:Urnd.data_out
fir_result[10] <= rnd_dat:Urnd.data_out
fir_result[11] <= rnd_dat:Urnd.data_out


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc0n
clk => data_out[11]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[0]~reg0.CLK
rst => data_out~23.OUTPUTSELECT
rst => data_out~22.OUTPUTSELECT
rst => data_out~21.OUTPUTSELECT
rst => data_out~20.OUTPUTSELECT
rst => data_out~19.OUTPUTSELECT
rst => data_out~18.OUTPUTSELECT
rst => data_out~17.OUTPUTSELECT
rst => data_out~16.OUTPUTSELECT
rst => data_out~15.OUTPUTSELECT
rst => data_out~14.OUTPUTSELECT
rst => data_out~13.OUTPUTSELECT
rst => data_out~12.OUTPUTSELECT
clk_en => data_out~11.OUTPUTSELECT
clk_en => data_out~10.OUTPUTSELECT
clk_en => data_out~9.OUTPUTSELECT
clk_en => data_out~8.OUTPUTSELECT
clk_en => data_out~7.OUTPUTSELECT
clk_en => data_out~6.OUTPUTSELECT
clk_en => data_out~5.OUTPUTSELECT
clk_en => data_out~4.OUTPUTSELECT
clk_en => data_out~3.OUTPUTSELECT
clk_en => data_out~2.OUTPUTSELECT
clk_en => data_out~1.OUTPUTSELECT
clk_en => data_out~0.OUTPUTSELECT
data_in[0] => data_out~11.DATAB
data_in[1] => data_out~10.DATAB
data_in[2] => data_out~9.DATAB
data_in[3] => data_out~8.DATAB
data_in[4] => data_out~7.DATAB
data_in[5] => data_out~6.DATAB
data_in[6] => data_out~5.DATAB
data_in[7] => data_out~4.DATAB
data_in[8] => data_out~3.DATAB
data_in[9] => data_out~2.DATAB
data_in[10] => data_out~1.DATAB
data_in[11] => data_out~0.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc1n
clk => data_out[11]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[0]~reg0.CLK
rst => data_out~23.OUTPUTSELECT
rst => data_out~22.OUTPUTSELECT
rst => data_out~21.OUTPUTSELECT
rst => data_out~20.OUTPUTSELECT
rst => data_out~19.OUTPUTSELECT
rst => data_out~18.OUTPUTSELECT
rst => data_out~17.OUTPUTSELECT
rst => data_out~16.OUTPUTSELECT
rst => data_out~15.OUTPUTSELECT
rst => data_out~14.OUTPUTSELECT
rst => data_out~13.OUTPUTSELECT
rst => data_out~12.OUTPUTSELECT
clk_en => data_out~11.OUTPUTSELECT
clk_en => data_out~10.OUTPUTSELECT
clk_en => data_out~9.OUTPUTSELECT
clk_en => data_out~8.OUTPUTSELECT
clk_en => data_out~7.OUTPUTSELECT
clk_en => data_out~6.OUTPUTSELECT
clk_en => data_out~5.OUTPUTSELECT
clk_en => data_out~4.OUTPUTSELECT
clk_en => data_out~3.OUTPUTSELECT
clk_en => data_out~2.OUTPUTSELECT
clk_en => data_out~1.OUTPUTSELECT
clk_en => data_out~0.OUTPUTSELECT
data_in[0] => data_out~11.DATAB
data_in[1] => data_out~10.DATAB
data_in[2] => data_out~9.DATAB
data_in[3] => data_out~8.DATAB
data_in[4] => data_out~7.DATAB
data_in[5] => data_out~6.DATAB
data_in[6] => data_out~5.DATAB
data_in[7] => data_out~4.DATAB
data_in[8] => data_out~3.DATAB
data_in[9] => data_out~2.DATAB
data_in[10] => data_out~1.DATAB
data_in[11] => data_out~0.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc2n
clk => data_out[11]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[0]~reg0.CLK
rst => data_out~23.OUTPUTSELECT
rst => data_out~22.OUTPUTSELECT
rst => data_out~21.OUTPUTSELECT
rst => data_out~20.OUTPUTSELECT
rst => data_out~19.OUTPUTSELECT
rst => data_out~18.OUTPUTSELECT
rst => data_out~17.OUTPUTSELECT
rst => data_out~16.OUTPUTSELECT
rst => data_out~15.OUTPUTSELECT
rst => data_out~14.OUTPUTSELECT
rst => data_out~13.OUTPUTSELECT
rst => data_out~12.OUTPUTSELECT
clk_en => data_out~11.OUTPUTSELECT
clk_en => data_out~10.OUTPUTSELECT
clk_en => data_out~9.OUTPUTSELECT
clk_en => data_out~8.OUTPUTSELECT
clk_en => data_out~7.OUTPUTSELECT
clk_en => data_out~6.OUTPUTSELECT
clk_en => data_out~5.OUTPUTSELECT
clk_en => data_out~4.OUTPUTSELECT
clk_en => data_out~3.OUTPUTSELECT
clk_en => data_out~2.OUTPUTSELECT
clk_en => data_out~1.OUTPUTSELECT
clk_en => data_out~0.OUTPUTSELECT
data_in[0] => data_out~11.DATAB
data_in[1] => data_out~10.DATAB
data_in[2] => data_out~9.DATAB
data_in[3] => data_out~8.DATAB
data_in[4] => data_out~7.DATAB
data_in[5] => data_out~6.DATAB
data_in[6] => data_out~5.DATAB
data_in[7] => data_out~4.DATAB
data_in[8] => data_out~3.DATAB
data_in[9] => data_out~2.DATAB
data_in[10] => data_out~1.DATAB
data_in[11] => data_out~0.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc3n
clk => data_out[11]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[0]~reg0.CLK
rst => data_out~23.OUTPUTSELECT
rst => data_out~22.OUTPUTSELECT
rst => data_out~21.OUTPUTSELECT
rst => data_out~20.OUTPUTSELECT
rst => data_out~19.OUTPUTSELECT
rst => data_out~18.OUTPUTSELECT
rst => data_out~17.OUTPUTSELECT
rst => data_out~16.OUTPUTSELECT
rst => data_out~15.OUTPUTSELECT
rst => data_out~14.OUTPUTSELECT
rst => data_out~13.OUTPUTSELECT
rst => data_out~12.OUTPUTSELECT
clk_en => data_out~11.OUTPUTSELECT
clk_en => data_out~10.OUTPUTSELECT
clk_en => data_out~9.OUTPUTSELECT
clk_en => data_out~8.OUTPUTSELECT
clk_en => data_out~7.OUTPUTSELECT
clk_en => data_out~6.OUTPUTSELECT
clk_en => data_out~5.OUTPUTSELECT
clk_en => data_out~4.OUTPUTSELECT
clk_en => data_out~3.OUTPUTSELECT
clk_en => data_out~2.OUTPUTSELECT
clk_en => data_out~1.OUTPUTSELECT
clk_en => data_out~0.OUTPUTSELECT
data_in[0] => data_out~11.DATAB
data_in[1] => data_out~10.DATAB
data_in[2] => data_out~9.DATAB
data_in[3] => data_out~8.DATAB
data_in[4] => data_out~7.DATAB
data_in[5] => data_out~6.DATAB
data_in[6] => data_out~5.DATAB
data_in[7] => data_out~4.DATAB
data_in[8] => data_out~3.DATAB
data_in[9] => data_out~2.DATAB
data_in[10] => data_out~1.DATAB
data_in[11] => data_out~0.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc4n
clk => data_out[11]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[0]~reg0.CLK
rst => data_out~23.OUTPUTSELECT
rst => data_out~22.OUTPUTSELECT
rst => data_out~21.OUTPUTSELECT
rst => data_out~20.OUTPUTSELECT
rst => data_out~19.OUTPUTSELECT
rst => data_out~18.OUTPUTSELECT
rst => data_out~17.OUTPUTSELECT
rst => data_out~16.OUTPUTSELECT
rst => data_out~15.OUTPUTSELECT
rst => data_out~14.OUTPUTSELECT
rst => data_out~13.OUTPUTSELECT
rst => data_out~12.OUTPUTSELECT
clk_en => data_out~11.OUTPUTSELECT
clk_en => data_out~10.OUTPUTSELECT
clk_en => data_out~9.OUTPUTSELECT
clk_en => data_out~8.OUTPUTSELECT
clk_en => data_out~7.OUTPUTSELECT
clk_en => data_out~6.OUTPUTSELECT
clk_en => data_out~5.OUTPUTSELECT
clk_en => data_out~4.OUTPUTSELECT
clk_en => data_out~3.OUTPUTSELECT
clk_en => data_out~2.OUTPUTSELECT
clk_en => data_out~1.OUTPUTSELECT
clk_en => data_out~0.OUTPUTSELECT
data_in[0] => data_out~11.DATAB
data_in[1] => data_out~10.DATAB
data_in[2] => data_out~9.DATAB
data_in[3] => data_out~8.DATAB
data_in[4] => data_out~7.DATAB
data_in[5] => data_out~6.DATAB
data_in[6] => data_out~5.DATAB
data_in[7] => data_out~4.DATAB
data_in[8] => data_out~3.DATAB
data_in[9] => data_out~2.DATAB
data_in[10] => data_out~1.DATAB
data_in[11] => data_out~0.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc5n
clk => data_out[11]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[0]~reg0.CLK
rst => data_out~23.OUTPUTSELECT
rst => data_out~22.OUTPUTSELECT
rst => data_out~21.OUTPUTSELECT
rst => data_out~20.OUTPUTSELECT
rst => data_out~19.OUTPUTSELECT
rst => data_out~18.OUTPUTSELECT
rst => data_out~17.OUTPUTSELECT
rst => data_out~16.OUTPUTSELECT
rst => data_out~15.OUTPUTSELECT
rst => data_out~14.OUTPUTSELECT
rst => data_out~13.OUTPUTSELECT
rst => data_out~12.OUTPUTSELECT
clk_en => data_out~11.OUTPUTSELECT
clk_en => data_out~10.OUTPUTSELECT
clk_en => data_out~9.OUTPUTSELECT
clk_en => data_out~8.OUTPUTSELECT
clk_en => data_out~7.OUTPUTSELECT
clk_en => data_out~6.OUTPUTSELECT
clk_en => data_out~5.OUTPUTSELECT
clk_en => data_out~4.OUTPUTSELECT
clk_en => data_out~3.OUTPUTSELECT
clk_en => data_out~2.OUTPUTSELECT
clk_en => data_out~1.OUTPUTSELECT
clk_en => data_out~0.OUTPUTSELECT
data_in[0] => data_out~11.DATAB
data_in[1] => data_out~10.DATAB
data_in[2] => data_out~9.DATAB
data_in[3] => data_out~8.DATAB
data_in[4] => data_out~7.DATAB
data_in[5] => data_out~6.DATAB
data_in[6] => data_out~5.DATAB
data_in[7] => data_out~4.DATAB
data_in[8] => data_out~3.DATAB
data_in[9] => data_out~2.DATAB
data_in[10] => data_out~1.DATAB
data_in[11] => data_out~0.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc6n
clk => data_out[11]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[0]~reg0.CLK
rst => data_out~23.OUTPUTSELECT
rst => data_out~22.OUTPUTSELECT
rst => data_out~21.OUTPUTSELECT
rst => data_out~20.OUTPUTSELECT
rst => data_out~19.OUTPUTSELECT
rst => data_out~18.OUTPUTSELECT
rst => data_out~17.OUTPUTSELECT
rst => data_out~16.OUTPUTSELECT
rst => data_out~15.OUTPUTSELECT
rst => data_out~14.OUTPUTSELECT
rst => data_out~13.OUTPUTSELECT
rst => data_out~12.OUTPUTSELECT
clk_en => data_out~11.OUTPUTSELECT
clk_en => data_out~10.OUTPUTSELECT
clk_en => data_out~9.OUTPUTSELECT
clk_en => data_out~8.OUTPUTSELECT
clk_en => data_out~7.OUTPUTSELECT
clk_en => data_out~6.OUTPUTSELECT
clk_en => data_out~5.OUTPUTSELECT
clk_en => data_out~4.OUTPUTSELECT
clk_en => data_out~3.OUTPUTSELECT
clk_en => data_out~2.OUTPUTSELECT
clk_en => data_out~1.OUTPUTSELECT
clk_en => data_out~0.OUTPUTSELECT
data_in[0] => data_out~11.DATAB
data_in[1] => data_out~10.DATAB
data_in[2] => data_out~9.DATAB
data_in[3] => data_out~8.DATAB
data_in[4] => data_out~7.DATAB
data_in[5] => data_out~6.DATAB
data_in[6] => data_out~5.DATAB
data_in[7] => data_out~4.DATAB
data_in[8] => data_out~3.DATAB
data_in[9] => data_out~2.DATAB
data_in[10] => data_out~1.DATAB
data_in[11] => data_out~0.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc7n
clk => data_out[11]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[0]~reg0.CLK
rst => data_out~23.OUTPUTSELECT
rst => data_out~22.OUTPUTSELECT
rst => data_out~21.OUTPUTSELECT
rst => data_out~20.OUTPUTSELECT
rst => data_out~19.OUTPUTSELECT
rst => data_out~18.OUTPUTSELECT
rst => data_out~17.OUTPUTSELECT
rst => data_out~16.OUTPUTSELECT
rst => data_out~15.OUTPUTSELECT
rst => data_out~14.OUTPUTSELECT
rst => data_out~13.OUTPUTSELECT
rst => data_out~12.OUTPUTSELECT
clk_en => data_out~11.OUTPUTSELECT
clk_en => data_out~10.OUTPUTSELECT
clk_en => data_out~9.OUTPUTSELECT
clk_en => data_out~8.OUTPUTSELECT
clk_en => data_out~7.OUTPUTSELECT
clk_en => data_out~6.OUTPUTSELECT
clk_en => data_out~5.OUTPUTSELECT
clk_en => data_out~4.OUTPUTSELECT
clk_en => data_out~3.OUTPUTSELECT
clk_en => data_out~2.OUTPUTSELECT
clk_en => data_out~1.OUTPUTSELECT
clk_en => data_out~0.OUTPUTSELECT
data_in[0] => data_out~11.DATAB
data_in[1] => data_out~10.DATAB
data_in[2] => data_out~9.DATAB
data_in[3] => data_out~8.DATAB
data_in[4] => data_out~7.DATAB
data_in[5] => data_out~6.DATAB
data_in[6] => data_out~5.DATAB
data_in[7] => data_out~4.DATAB
data_in[8] => data_out~3.DATAB
data_in[9] => data_out~2.DATAB
data_in[10] => data_out~1.DATAB
data_in[11] => data_out~0.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc8n
clk => data_out[11]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[0]~reg0.CLK
rst => data_out~23.OUTPUTSELECT
rst => data_out~22.OUTPUTSELECT
rst => data_out~21.OUTPUTSELECT
rst => data_out~20.OUTPUTSELECT
rst => data_out~19.OUTPUTSELECT
rst => data_out~18.OUTPUTSELECT
rst => data_out~17.OUTPUTSELECT
rst => data_out~16.OUTPUTSELECT
rst => data_out~15.OUTPUTSELECT
rst => data_out~14.OUTPUTSELECT
rst => data_out~13.OUTPUTSELECT
rst => data_out~12.OUTPUTSELECT
clk_en => data_out~11.OUTPUTSELECT
clk_en => data_out~10.OUTPUTSELECT
clk_en => data_out~9.OUTPUTSELECT
clk_en => data_out~8.OUTPUTSELECT
clk_en => data_out~7.OUTPUTSELECT
clk_en => data_out~6.OUTPUTSELECT
clk_en => data_out~5.OUTPUTSELECT
clk_en => data_out~4.OUTPUTSELECT
clk_en => data_out~3.OUTPUTSELECT
clk_en => data_out~2.OUTPUTSELECT
clk_en => data_out~1.OUTPUTSELECT
clk_en => data_out~0.OUTPUTSELECT
data_in[0] => data_out~11.DATAB
data_in[1] => data_out~10.DATAB
data_in[2] => data_out~9.DATAB
data_in[3] => data_out~8.DATAB
data_in[4] => data_out~7.DATAB
data_in[5] => data_out~6.DATAB
data_in[6] => data_out~5.DATAB
data_in[7] => data_out~4.DATAB
data_in[8] => data_out~3.DATAB
data_in[9] => data_out~2.DATAB
data_in[10] => data_out~1.DATAB
data_in[11] => data_out~0.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc9n
clk => data_out[11]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[0]~reg0.CLK
rst => data_out~23.OUTPUTSELECT
rst => data_out~22.OUTPUTSELECT
rst => data_out~21.OUTPUTSELECT
rst => data_out~20.OUTPUTSELECT
rst => data_out~19.OUTPUTSELECT
rst => data_out~18.OUTPUTSELECT
rst => data_out~17.OUTPUTSELECT
rst => data_out~16.OUTPUTSELECT
rst => data_out~15.OUTPUTSELECT
rst => data_out~14.OUTPUTSELECT
rst => data_out~13.OUTPUTSELECT
rst => data_out~12.OUTPUTSELECT
clk_en => data_out~11.OUTPUTSELECT
clk_en => data_out~10.OUTPUTSELECT
clk_en => data_out~9.OUTPUTSELECT
clk_en => data_out~8.OUTPUTSELECT
clk_en => data_out~7.OUTPUTSELECT
clk_en => data_out~6.OUTPUTSELECT
clk_en => data_out~5.OUTPUTSELECT
clk_en => data_out~4.OUTPUTSELECT
clk_en => data_out~3.OUTPUTSELECT
clk_en => data_out~2.OUTPUTSELECT
clk_en => data_out~1.OUTPUTSELECT
clk_en => data_out~0.OUTPUTSELECT
data_in[0] => data_out~11.DATAB
data_in[1] => data_out~10.DATAB
data_in[2] => data_out~9.DATAB
data_in[3] => data_out~8.DATAB
data_in[4] => data_out~7.DATAB
data_in[5] => data_out~6.DATAB
data_in[6] => data_out~5.DATAB
data_in[7] => data_out~4.DATAB
data_in[8] => data_out~3.DATAB
data_in[9] => data_out~2.DATAB
data_in[10] => data_out~1.DATAB
data_in[11] => data_out~0.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc10n
clk => data_out[11]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[0]~reg0.CLK
rst => data_out~23.OUTPUTSELECT
rst => data_out~22.OUTPUTSELECT
rst => data_out~21.OUTPUTSELECT
rst => data_out~20.OUTPUTSELECT
rst => data_out~19.OUTPUTSELECT
rst => data_out~18.OUTPUTSELECT
rst => data_out~17.OUTPUTSELECT
rst => data_out~16.OUTPUTSELECT
rst => data_out~15.OUTPUTSELECT
rst => data_out~14.OUTPUTSELECT
rst => data_out~13.OUTPUTSELECT
rst => data_out~12.OUTPUTSELECT
clk_en => data_out~11.OUTPUTSELECT
clk_en => data_out~10.OUTPUTSELECT
clk_en => data_out~9.OUTPUTSELECT
clk_en => data_out~8.OUTPUTSELECT
clk_en => data_out~7.OUTPUTSELECT
clk_en => data_out~6.OUTPUTSELECT
clk_en => data_out~5.OUTPUTSELECT
clk_en => data_out~4.OUTPUTSELECT
clk_en => data_out~3.OUTPUTSELECT
clk_en => data_out~2.OUTPUTSELECT
clk_en => data_out~1.OUTPUTSELECT
clk_en => data_out~0.OUTPUTSELECT
data_in[0] => data_out~11.DATAB
data_in[1] => data_out~10.DATAB
data_in[2] => data_out~9.DATAB
data_in[3] => data_out~8.DATAB
data_in[4] => data_out~7.DATAB
data_in[5] => data_out~6.DATAB
data_in[6] => data_out~5.DATAB
data_in[7] => data_out~4.DATAB
data_in[8] => data_out~3.DATAB
data_in[9] => data_out~2.DATAB
data_in[10] => data_out~1.DATAB
data_in[11] => data_out~0.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc11n
clk => data_out[11]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[0]~reg0.CLK
rst => data_out~23.OUTPUTSELECT
rst => data_out~22.OUTPUTSELECT
rst => data_out~21.OUTPUTSELECT
rst => data_out~20.OUTPUTSELECT
rst => data_out~19.OUTPUTSELECT
rst => data_out~18.OUTPUTSELECT
rst => data_out~17.OUTPUTSELECT
rst => data_out~16.OUTPUTSELECT
rst => data_out~15.OUTPUTSELECT
rst => data_out~14.OUTPUTSELECT
rst => data_out~13.OUTPUTSELECT
rst => data_out~12.OUTPUTSELECT
clk_en => data_out~11.OUTPUTSELECT
clk_en => data_out~10.OUTPUTSELECT
clk_en => data_out~9.OUTPUTSELECT
clk_en => data_out~8.OUTPUTSELECT
clk_en => data_out~7.OUTPUTSELECT
clk_en => data_out~6.OUTPUTSELECT
clk_en => data_out~5.OUTPUTSELECT
clk_en => data_out~4.OUTPUTSELECT
clk_en => data_out~3.OUTPUTSELECT
clk_en => data_out~2.OUTPUTSELECT
clk_en => data_out~1.OUTPUTSELECT
clk_en => data_out~0.OUTPUTSELECT
data_in[0] => data_out~11.DATAB
data_in[1] => data_out~10.DATAB
data_in[2] => data_out~9.DATAB
data_in[3] => data_out~8.DATAB
data_in[4] => data_out~7.DATAB
data_in[5] => data_out~6.DATAB
data_in[6] => data_out~5.DATAB
data_in[7] => data_out~4.DATAB
data_in[8] => data_out~3.DATAB
data_in[9] => data_out~2.DATAB
data_in[10] => data_out~1.DATAB
data_in[11] => data_out~0.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc12n
clk => data_out[11]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[0]~reg0.CLK
rst => data_out~23.OUTPUTSELECT
rst => data_out~22.OUTPUTSELECT
rst => data_out~21.OUTPUTSELECT
rst => data_out~20.OUTPUTSELECT
rst => data_out~19.OUTPUTSELECT
rst => data_out~18.OUTPUTSELECT
rst => data_out~17.OUTPUTSELECT
rst => data_out~16.OUTPUTSELECT
rst => data_out~15.OUTPUTSELECT
rst => data_out~14.OUTPUTSELECT
rst => data_out~13.OUTPUTSELECT
rst => data_out~12.OUTPUTSELECT
clk_en => data_out~11.OUTPUTSELECT
clk_en => data_out~10.OUTPUTSELECT
clk_en => data_out~9.OUTPUTSELECT
clk_en => data_out~8.OUTPUTSELECT
clk_en => data_out~7.OUTPUTSELECT
clk_en => data_out~6.OUTPUTSELECT
clk_en => data_out~5.OUTPUTSELECT
clk_en => data_out~4.OUTPUTSELECT
clk_en => data_out~3.OUTPUTSELECT
clk_en => data_out~2.OUTPUTSELECT
clk_en => data_out~1.OUTPUTSELECT
clk_en => data_out~0.OUTPUTSELECT
data_in[0] => data_out~11.DATAB
data_in[1] => data_out~10.DATAB
data_in[2] => data_out~9.DATAB
data_in[3] => data_out~8.DATAB
data_in[4] => data_out~7.DATAB
data_in[5] => data_out~6.DATAB
data_in[6] => data_out~5.DATAB
data_in[7] => data_out~4.DATAB
data_in[8] => data_out~3.DATAB
data_in[9] => data_out~2.DATAB
data_in[10] => data_out~1.DATAB
data_in[11] => data_out~0.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc13n
clk => data_out[11]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[0]~reg0.CLK
rst => data_out~23.OUTPUTSELECT
rst => data_out~22.OUTPUTSELECT
rst => data_out~21.OUTPUTSELECT
rst => data_out~20.OUTPUTSELECT
rst => data_out~19.OUTPUTSELECT
rst => data_out~18.OUTPUTSELECT
rst => data_out~17.OUTPUTSELECT
rst => data_out~16.OUTPUTSELECT
rst => data_out~15.OUTPUTSELECT
rst => data_out~14.OUTPUTSELECT
rst => data_out~13.OUTPUTSELECT
rst => data_out~12.OUTPUTSELECT
clk_en => data_out~11.OUTPUTSELECT
clk_en => data_out~10.OUTPUTSELECT
clk_en => data_out~9.OUTPUTSELECT
clk_en => data_out~8.OUTPUTSELECT
clk_en => data_out~7.OUTPUTSELECT
clk_en => data_out~6.OUTPUTSELECT
clk_en => data_out~5.OUTPUTSELECT
clk_en => data_out~4.OUTPUTSELECT
clk_en => data_out~3.OUTPUTSELECT
clk_en => data_out~2.OUTPUTSELECT
clk_en => data_out~1.OUTPUTSELECT
clk_en => data_out~0.OUTPUTSELECT
data_in[0] => data_out~11.DATAB
data_in[1] => data_out~10.DATAB
data_in[2] => data_out~9.DATAB
data_in[3] => data_out~8.DATAB
data_in[4] => data_out~7.DATAB
data_in[5] => data_out~6.DATAB
data_in[6] => data_out~5.DATAB
data_in[7] => data_out~4.DATAB
data_in[8] => data_out~3.DATAB
data_in[9] => data_out~2.DATAB
data_in[10] => data_out~1.DATAB
data_in[11] => data_out~0.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc14n
clk => data_out[11]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[0]~reg0.CLK
rst => data_out~23.OUTPUTSELECT
rst => data_out~22.OUTPUTSELECT
rst => data_out~21.OUTPUTSELECT
rst => data_out~20.OUTPUTSELECT
rst => data_out~19.OUTPUTSELECT
rst => data_out~18.OUTPUTSELECT
rst => data_out~17.OUTPUTSELECT
rst => data_out~16.OUTPUTSELECT
rst => data_out~15.OUTPUTSELECT
rst => data_out~14.OUTPUTSELECT
rst => data_out~13.OUTPUTSELECT
rst => data_out~12.OUTPUTSELECT
clk_en => data_out~11.OUTPUTSELECT
clk_en => data_out~10.OUTPUTSELECT
clk_en => data_out~9.OUTPUTSELECT
clk_en => data_out~8.OUTPUTSELECT
clk_en => data_out~7.OUTPUTSELECT
clk_en => data_out~6.OUTPUTSELECT
clk_en => data_out~5.OUTPUTSELECT
clk_en => data_out~4.OUTPUTSELECT
clk_en => data_out~3.OUTPUTSELECT
clk_en => data_out~2.OUTPUTSELECT
clk_en => data_out~1.OUTPUTSELECT
clk_en => data_out~0.OUTPUTSELECT
data_in[0] => data_out~11.DATAB
data_in[1] => data_out~10.DATAB
data_in[2] => data_out~9.DATAB
data_in[3] => data_out~8.DATAB
data_in[4] => data_out~7.DATAB
data_in[5] => data_out~6.DATAB
data_in[6] => data_out~5.DATAB
data_in[7] => data_out~4.DATAB
data_in[8] => data_out~3.DATAB
data_in[9] => data_out~2.DATAB
data_in[10] => data_out~1.DATAB
data_in[11] => data_out~0.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc15n
clk => data_out[11]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[0]~reg0.CLK
rst => data_out~23.OUTPUTSELECT
rst => data_out~22.OUTPUTSELECT
rst => data_out~21.OUTPUTSELECT
rst => data_out~20.OUTPUTSELECT
rst => data_out~19.OUTPUTSELECT
rst => data_out~18.OUTPUTSELECT
rst => data_out~17.OUTPUTSELECT
rst => data_out~16.OUTPUTSELECT
rst => data_out~15.OUTPUTSELECT
rst => data_out~14.OUTPUTSELECT
rst => data_out~13.OUTPUTSELECT
rst => data_out~12.OUTPUTSELECT
clk_en => data_out~11.OUTPUTSELECT
clk_en => data_out~10.OUTPUTSELECT
clk_en => data_out~9.OUTPUTSELECT
clk_en => data_out~8.OUTPUTSELECT
clk_en => data_out~7.OUTPUTSELECT
clk_en => data_out~6.OUTPUTSELECT
clk_en => data_out~5.OUTPUTSELECT
clk_en => data_out~4.OUTPUTSELECT
clk_en => data_out~3.OUTPUTSELECT
clk_en => data_out~2.OUTPUTSELECT
clk_en => data_out~1.OUTPUTSELECT
clk_en => data_out~0.OUTPUTSELECT
data_in[0] => data_out~11.DATAB
data_in[1] => data_out~10.DATAB
data_in[2] => data_out~9.DATAB
data_in[3] => data_out~8.DATAB
data_in[4] => data_out~7.DATAB
data_in[5] => data_out~6.DATAB
data_in[6] => data_out~5.DATAB
data_in[7] => data_out~4.DATAB
data_in[8] => data_out~3.DATAB
data_in[9] => data_out~2.DATAB
data_in[10] => data_out~1.DATAB
data_in[11] => data_out~0.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc16n
clk => data_out[11]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[0]~reg0.CLK
rst => data_out~23.OUTPUTSELECT
rst => data_out~22.OUTPUTSELECT
rst => data_out~21.OUTPUTSELECT
rst => data_out~20.OUTPUTSELECT
rst => data_out~19.OUTPUTSELECT
rst => data_out~18.OUTPUTSELECT
rst => data_out~17.OUTPUTSELECT
rst => data_out~16.OUTPUTSELECT
rst => data_out~15.OUTPUTSELECT
rst => data_out~14.OUTPUTSELECT
rst => data_out~13.OUTPUTSELECT
rst => data_out~12.OUTPUTSELECT
clk_en => data_out~11.OUTPUTSELECT
clk_en => data_out~10.OUTPUTSELECT
clk_en => data_out~9.OUTPUTSELECT
clk_en => data_out~8.OUTPUTSELECT
clk_en => data_out~7.OUTPUTSELECT
clk_en => data_out~6.OUTPUTSELECT
clk_en => data_out~5.OUTPUTSELECT
clk_en => data_out~4.OUTPUTSELECT
clk_en => data_out~3.OUTPUTSELECT
clk_en => data_out~2.OUTPUTSELECT
clk_en => data_out~1.OUTPUTSELECT
clk_en => data_out~0.OUTPUTSELECT
data_in[0] => data_out~11.DATAB
data_in[1] => data_out~10.DATAB
data_in[2] => data_out~9.DATAB
data_in[3] => data_out~8.DATAB
data_in[4] => data_out~7.DATAB
data_in[5] => data_out~6.DATAB
data_in[6] => data_out~5.DATAB
data_in[7] => data_out~4.DATAB
data_in[8] => data_out~3.DATAB
data_in[9] => data_out~2.DATAB
data_in[10] => data_out~1.DATAB
data_in[11] => data_out~0.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc17n
clk => data_out[11]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[0]~reg0.CLK
rst => data_out~23.OUTPUTSELECT
rst => data_out~22.OUTPUTSELECT
rst => data_out~21.OUTPUTSELECT
rst => data_out~20.OUTPUTSELECT
rst => data_out~19.OUTPUTSELECT
rst => data_out~18.OUTPUTSELECT
rst => data_out~17.OUTPUTSELECT
rst => data_out~16.OUTPUTSELECT
rst => data_out~15.OUTPUTSELECT
rst => data_out~14.OUTPUTSELECT
rst => data_out~13.OUTPUTSELECT
rst => data_out~12.OUTPUTSELECT
clk_en => data_out~11.OUTPUTSELECT
clk_en => data_out~10.OUTPUTSELECT
clk_en => data_out~9.OUTPUTSELECT
clk_en => data_out~8.OUTPUTSELECT
clk_en => data_out~7.OUTPUTSELECT
clk_en => data_out~6.OUTPUTSELECT
clk_en => data_out~5.OUTPUTSELECT
clk_en => data_out~4.OUTPUTSELECT
clk_en => data_out~3.OUTPUTSELECT
clk_en => data_out~2.OUTPUTSELECT
clk_en => data_out~1.OUTPUTSELECT
clk_en => data_out~0.OUTPUTSELECT
data_in[0] => data_out~11.DATAB
data_in[1] => data_out~10.DATAB
data_in[2] => data_out~9.DATAB
data_in[3] => data_out~8.DATAB
data_in[4] => data_out~7.DATAB
data_in[5] => data_out~6.DATAB
data_in[6] => data_out~5.DATAB
data_in[7] => data_out~4.DATAB
data_in[8] => data_out~3.DATAB
data_in[9] => data_out~2.DATAB
data_in[10] => data_out~1.DATAB
data_in[11] => data_out~0.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc18n
clk => data_out[11]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[0]~reg0.CLK
rst => data_out~23.OUTPUTSELECT
rst => data_out~22.OUTPUTSELECT
rst => data_out~21.OUTPUTSELECT
rst => data_out~20.OUTPUTSELECT
rst => data_out~19.OUTPUTSELECT
rst => data_out~18.OUTPUTSELECT
rst => data_out~17.OUTPUTSELECT
rst => data_out~16.OUTPUTSELECT
rst => data_out~15.OUTPUTSELECT
rst => data_out~14.OUTPUTSELECT
rst => data_out~13.OUTPUTSELECT
rst => data_out~12.OUTPUTSELECT
clk_en => data_out~11.OUTPUTSELECT
clk_en => data_out~10.OUTPUTSELECT
clk_en => data_out~9.OUTPUTSELECT
clk_en => data_out~8.OUTPUTSELECT
clk_en => data_out~7.OUTPUTSELECT
clk_en => data_out~6.OUTPUTSELECT
clk_en => data_out~5.OUTPUTSELECT
clk_en => data_out~4.OUTPUTSELECT
clk_en => data_out~3.OUTPUTSELECT
clk_en => data_out~2.OUTPUTSELECT
clk_en => data_out~1.OUTPUTSELECT
clk_en => data_out~0.OUTPUTSELECT
data_in[0] => data_out~11.DATAB
data_in[1] => data_out~10.DATAB
data_in[2] => data_out~9.DATAB
data_in[3] => data_out~8.DATAB
data_in[4] => data_out~7.DATAB
data_in[5] => data_out~6.DATAB
data_in[6] => data_out~5.DATAB
data_in[7] => data_out~4.DATAB
data_in[8] => data_out~3.DATAB
data_in[9] => data_out~2.DATAB
data_in[10] => data_out~1.DATAB
data_in[11] => data_out~0.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc19n
clk => data_out[11]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[0]~reg0.CLK
rst => data_out~23.OUTPUTSELECT
rst => data_out~22.OUTPUTSELECT
rst => data_out~21.OUTPUTSELECT
rst => data_out~20.OUTPUTSELECT
rst => data_out~19.OUTPUTSELECT
rst => data_out~18.OUTPUTSELECT
rst => data_out~17.OUTPUTSELECT
rst => data_out~16.OUTPUTSELECT
rst => data_out~15.OUTPUTSELECT
rst => data_out~14.OUTPUTSELECT
rst => data_out~13.OUTPUTSELECT
rst => data_out~12.OUTPUTSELECT
clk_en => data_out~11.OUTPUTSELECT
clk_en => data_out~10.OUTPUTSELECT
clk_en => data_out~9.OUTPUTSELECT
clk_en => data_out~8.OUTPUTSELECT
clk_en => data_out~7.OUTPUTSELECT
clk_en => data_out~6.OUTPUTSELECT
clk_en => data_out~5.OUTPUTSELECT
clk_en => data_out~4.OUTPUTSELECT
clk_en => data_out~3.OUTPUTSELECT
clk_en => data_out~2.OUTPUTSELECT
clk_en => data_out~1.OUTPUTSELECT
clk_en => data_out~0.OUTPUTSELECT
data_in[0] => data_out~11.DATAB
data_in[1] => data_out~10.DATAB
data_in[2] => data_out~9.DATAB
data_in[3] => data_out~8.DATAB
data_in[4] => data_out~7.DATAB
data_in[5] => data_out~6.DATAB
data_in[6] => data_out~5.DATAB
data_in[7] => data_out~4.DATAB
data_in[8] => data_out~3.DATAB
data_in[9] => data_out~2.DATAB
data_in[10] => data_out~1.DATAB
data_in[11] => data_out~0.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc20n
clk => data_out[11]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[0]~reg0.CLK
rst => data_out~23.OUTPUTSELECT
rst => data_out~22.OUTPUTSELECT
rst => data_out~21.OUTPUTSELECT
rst => data_out~20.OUTPUTSELECT
rst => data_out~19.OUTPUTSELECT
rst => data_out~18.OUTPUTSELECT
rst => data_out~17.OUTPUTSELECT
rst => data_out~16.OUTPUTSELECT
rst => data_out~15.OUTPUTSELECT
rst => data_out~14.OUTPUTSELECT
rst => data_out~13.OUTPUTSELECT
rst => data_out~12.OUTPUTSELECT
clk_en => data_out~11.OUTPUTSELECT
clk_en => data_out~10.OUTPUTSELECT
clk_en => data_out~9.OUTPUTSELECT
clk_en => data_out~8.OUTPUTSELECT
clk_en => data_out~7.OUTPUTSELECT
clk_en => data_out~6.OUTPUTSELECT
clk_en => data_out~5.OUTPUTSELECT
clk_en => data_out~4.OUTPUTSELECT
clk_en => data_out~3.OUTPUTSELECT
clk_en => data_out~2.OUTPUTSELECT
clk_en => data_out~1.OUTPUTSELECT
clk_en => data_out~0.OUTPUTSELECT
data_in[0] => data_out~11.DATAB
data_in[1] => data_out~10.DATAB
data_in[2] => data_out~9.DATAB
data_in[3] => data_out~8.DATAB
data_in[4] => data_out~7.DATAB
data_in[5] => data_out~6.DATAB
data_in[6] => data_out~5.DATAB
data_in[7] => data_out~4.DATAB
data_in[8] => data_out~3.DATAB
data_in[9] => data_out~2.DATAB
data_in[10] => data_out~1.DATAB
data_in[11] => data_out~0.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc21n
clk => data_out[11]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[0]~reg0.CLK
rst => data_out~23.OUTPUTSELECT
rst => data_out~22.OUTPUTSELECT
rst => data_out~21.OUTPUTSELECT
rst => data_out~20.OUTPUTSELECT
rst => data_out~19.OUTPUTSELECT
rst => data_out~18.OUTPUTSELECT
rst => data_out~17.OUTPUTSELECT
rst => data_out~16.OUTPUTSELECT
rst => data_out~15.OUTPUTSELECT
rst => data_out~14.OUTPUTSELECT
rst => data_out~13.OUTPUTSELECT
rst => data_out~12.OUTPUTSELECT
clk_en => data_out~11.OUTPUTSELECT
clk_en => data_out~10.OUTPUTSELECT
clk_en => data_out~9.OUTPUTSELECT
clk_en => data_out~8.OUTPUTSELECT
clk_en => data_out~7.OUTPUTSELECT
clk_en => data_out~6.OUTPUTSELECT
clk_en => data_out~5.OUTPUTSELECT
clk_en => data_out~4.OUTPUTSELECT
clk_en => data_out~3.OUTPUTSELECT
clk_en => data_out~2.OUTPUTSELECT
clk_en => data_out~1.OUTPUTSELECT
clk_en => data_out~0.OUTPUTSELECT
data_in[0] => data_out~11.DATAB
data_in[1] => data_out~10.DATAB
data_in[2] => data_out~9.DATAB
data_in[3] => data_out~8.DATAB
data_in[4] => data_out~7.DATAB
data_in[5] => data_out~6.DATAB
data_in[6] => data_out~5.DATAB
data_in[7] => data_out~4.DATAB
data_in[8] => data_out~3.DATAB
data_in[9] => data_out~2.DATAB
data_in[10] => data_out~1.DATAB
data_in[11] => data_out~0.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc22n
clk => data_out[11]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[0]~reg0.CLK
rst => data_out~23.OUTPUTSELECT
rst => data_out~22.OUTPUTSELECT
rst => data_out~21.OUTPUTSELECT
rst => data_out~20.OUTPUTSELECT
rst => data_out~19.OUTPUTSELECT
rst => data_out~18.OUTPUTSELECT
rst => data_out~17.OUTPUTSELECT
rst => data_out~16.OUTPUTSELECT
rst => data_out~15.OUTPUTSELECT
rst => data_out~14.OUTPUTSELECT
rst => data_out~13.OUTPUTSELECT
rst => data_out~12.OUTPUTSELECT
clk_en => data_out~11.OUTPUTSELECT
clk_en => data_out~10.OUTPUTSELECT
clk_en => data_out~9.OUTPUTSELECT
clk_en => data_out~8.OUTPUTSELECT
clk_en => data_out~7.OUTPUTSELECT
clk_en => data_out~6.OUTPUTSELECT
clk_en => data_out~5.OUTPUTSELECT
clk_en => data_out~4.OUTPUTSELECT
clk_en => data_out~3.OUTPUTSELECT
clk_en => data_out~2.OUTPUTSELECT
clk_en => data_out~1.OUTPUTSELECT
clk_en => data_out~0.OUTPUTSELECT
data_in[0] => data_out~11.DATAB
data_in[1] => data_out~10.DATAB
data_in[2] => data_out~9.DATAB
data_in[3] => data_out~8.DATAB
data_in[4] => data_out~7.DATAB
data_in[5] => data_out~6.DATAB
data_in[6] => data_out~5.DATAB
data_in[7] => data_out~4.DATAB
data_in[8] => data_out~3.DATAB
data_in[9] => data_out~2.DATAB
data_in[10] => data_out~1.DATAB
data_in[11] => data_out~0.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc23n
clk => data_out[11]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[0]~reg0.CLK
rst => data_out~23.OUTPUTSELECT
rst => data_out~22.OUTPUTSELECT
rst => data_out~21.OUTPUTSELECT
rst => data_out~20.OUTPUTSELECT
rst => data_out~19.OUTPUTSELECT
rst => data_out~18.OUTPUTSELECT
rst => data_out~17.OUTPUTSELECT
rst => data_out~16.OUTPUTSELECT
rst => data_out~15.OUTPUTSELECT
rst => data_out~14.OUTPUTSELECT
rst => data_out~13.OUTPUTSELECT
rst => data_out~12.OUTPUTSELECT
clk_en => data_out~11.OUTPUTSELECT
clk_en => data_out~10.OUTPUTSELECT
clk_en => data_out~9.OUTPUTSELECT
clk_en => data_out~8.OUTPUTSELECT
clk_en => data_out~7.OUTPUTSELECT
clk_en => data_out~6.OUTPUTSELECT
clk_en => data_out~5.OUTPUTSELECT
clk_en => data_out~4.OUTPUTSELECT
clk_en => data_out~3.OUTPUTSELECT
clk_en => data_out~2.OUTPUTSELECT
clk_en => data_out~1.OUTPUTSELECT
clk_en => data_out~0.OUTPUTSELECT
data_in[0] => data_out~11.DATAB
data_in[1] => data_out~10.DATAB
data_in[2] => data_out~9.DATAB
data_in[3] => data_out~8.DATAB
data_in[4] => data_out~7.DATAB
data_in[5] => data_out~6.DATAB
data_in[6] => data_out~5.DATAB
data_in[7] => data_out~4.DATAB
data_in[8] => data_out~3.DATAB
data_in[9] => data_out~2.DATAB
data_in[10] => data_out~1.DATAB
data_in[11] => data_out~0.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc24n
clk => data_out[11]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[0]~reg0.CLK
rst => data_out~23.OUTPUTSELECT
rst => data_out~22.OUTPUTSELECT
rst => data_out~21.OUTPUTSELECT
rst => data_out~20.OUTPUTSELECT
rst => data_out~19.OUTPUTSELECT
rst => data_out~18.OUTPUTSELECT
rst => data_out~17.OUTPUTSELECT
rst => data_out~16.OUTPUTSELECT
rst => data_out~15.OUTPUTSELECT
rst => data_out~14.OUTPUTSELECT
rst => data_out~13.OUTPUTSELECT
rst => data_out~12.OUTPUTSELECT
clk_en => data_out~11.OUTPUTSELECT
clk_en => data_out~10.OUTPUTSELECT
clk_en => data_out~9.OUTPUTSELECT
clk_en => data_out~8.OUTPUTSELECT
clk_en => data_out~7.OUTPUTSELECT
clk_en => data_out~6.OUTPUTSELECT
clk_en => data_out~5.OUTPUTSELECT
clk_en => data_out~4.OUTPUTSELECT
clk_en => data_out~3.OUTPUTSELECT
clk_en => data_out~2.OUTPUTSELECT
clk_en => data_out~1.OUTPUTSELECT
clk_en => data_out~0.OUTPUTSELECT
data_in[0] => data_out~11.DATAB
data_in[1] => data_out~10.DATAB
data_in[2] => data_out~9.DATAB
data_in[3] => data_out~8.DATAB
data_in[4] => data_out~7.DATAB
data_in[5] => data_out~6.DATAB
data_in[6] => data_out~5.DATAB
data_in[7] => data_out~4.DATAB
data_in[8] => data_out~3.DATAB
data_in[9] => data_out~2.DATAB
data_in[10] => data_out~1.DATAB
data_in[11] => data_out~0.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc25n
clk => data_out[11]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[0]~reg0.CLK
rst => data_out~23.OUTPUTSELECT
rst => data_out~22.OUTPUTSELECT
rst => data_out~21.OUTPUTSELECT
rst => data_out~20.OUTPUTSELECT
rst => data_out~19.OUTPUTSELECT
rst => data_out~18.OUTPUTSELECT
rst => data_out~17.OUTPUTSELECT
rst => data_out~16.OUTPUTSELECT
rst => data_out~15.OUTPUTSELECT
rst => data_out~14.OUTPUTSELECT
rst => data_out~13.OUTPUTSELECT
rst => data_out~12.OUTPUTSELECT
clk_en => data_out~11.OUTPUTSELECT
clk_en => data_out~10.OUTPUTSELECT
clk_en => data_out~9.OUTPUTSELECT
clk_en => data_out~8.OUTPUTSELECT
clk_en => data_out~7.OUTPUTSELECT
clk_en => data_out~6.OUTPUTSELECT
clk_en => data_out~5.OUTPUTSELECT
clk_en => data_out~4.OUTPUTSELECT
clk_en => data_out~3.OUTPUTSELECT
clk_en => data_out~2.OUTPUTSELECT
clk_en => data_out~1.OUTPUTSELECT
clk_en => data_out~0.OUTPUTSELECT
data_in[0] => data_out~11.DATAB
data_in[1] => data_out~10.DATAB
data_in[2] => data_out~9.DATAB
data_in[3] => data_out~8.DATAB
data_in[4] => data_out~7.DATAB
data_in[5] => data_out~6.DATAB
data_in[6] => data_out~5.DATAB
data_in[7] => data_out~4.DATAB
data_in[8] => data_out~3.DATAB
data_in[9] => data_out~2.DATAB
data_in[10] => data_out~1.DATAB
data_in[11] => data_out~0.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc26n
clk => data_out[11]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[0]~reg0.CLK
rst => data_out~23.OUTPUTSELECT
rst => data_out~22.OUTPUTSELECT
rst => data_out~21.OUTPUTSELECT
rst => data_out~20.OUTPUTSELECT
rst => data_out~19.OUTPUTSELECT
rst => data_out~18.OUTPUTSELECT
rst => data_out~17.OUTPUTSELECT
rst => data_out~16.OUTPUTSELECT
rst => data_out~15.OUTPUTSELECT
rst => data_out~14.OUTPUTSELECT
rst => data_out~13.OUTPUTSELECT
rst => data_out~12.OUTPUTSELECT
clk_en => data_out~11.OUTPUTSELECT
clk_en => data_out~10.OUTPUTSELECT
clk_en => data_out~9.OUTPUTSELECT
clk_en => data_out~8.OUTPUTSELECT
clk_en => data_out~7.OUTPUTSELECT
clk_en => data_out~6.OUTPUTSELECT
clk_en => data_out~5.OUTPUTSELECT
clk_en => data_out~4.OUTPUTSELECT
clk_en => data_out~3.OUTPUTSELECT
clk_en => data_out~2.OUTPUTSELECT
clk_en => data_out~1.OUTPUTSELECT
clk_en => data_out~0.OUTPUTSELECT
data_in[0] => data_out~11.DATAB
data_in[1] => data_out~10.DATAB
data_in[2] => data_out~9.DATAB
data_in[3] => data_out~8.DATAB
data_in[4] => data_out~7.DATAB
data_in[5] => data_out~6.DATAB
data_in[6] => data_out~5.DATAB
data_in[7] => data_out~4.DATAB
data_in[8] => data_out~3.DATAB
data_in[9] => data_out~2.DATAB
data_in[10] => data_out~1.DATAB
data_in[11] => data_out~0.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc27n
clk => data_out[11]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[0]~reg0.CLK
rst => data_out~23.OUTPUTSELECT
rst => data_out~22.OUTPUTSELECT
rst => data_out~21.OUTPUTSELECT
rst => data_out~20.OUTPUTSELECT
rst => data_out~19.OUTPUTSELECT
rst => data_out~18.OUTPUTSELECT
rst => data_out~17.OUTPUTSELECT
rst => data_out~16.OUTPUTSELECT
rst => data_out~15.OUTPUTSELECT
rst => data_out~14.OUTPUTSELECT
rst => data_out~13.OUTPUTSELECT
rst => data_out~12.OUTPUTSELECT
clk_en => data_out~11.OUTPUTSELECT
clk_en => data_out~10.OUTPUTSELECT
clk_en => data_out~9.OUTPUTSELECT
clk_en => data_out~8.OUTPUTSELECT
clk_en => data_out~7.OUTPUTSELECT
clk_en => data_out~6.OUTPUTSELECT
clk_en => data_out~5.OUTPUTSELECT
clk_en => data_out~4.OUTPUTSELECT
clk_en => data_out~3.OUTPUTSELECT
clk_en => data_out~2.OUTPUTSELECT
clk_en => data_out~1.OUTPUTSELECT
clk_en => data_out~0.OUTPUTSELECT
data_in[0] => data_out~11.DATAB
data_in[1] => data_out~10.DATAB
data_in[2] => data_out~9.DATAB
data_in[3] => data_out~8.DATAB
data_in[4] => data_out~7.DATAB
data_in[5] => data_out~6.DATAB
data_in[6] => data_out~5.DATAB
data_in[7] => data_out~4.DATAB
data_in[8] => data_out~3.DATAB
data_in[9] => data_out~2.DATAB
data_in[10] => data_out~1.DATAB
data_in[11] => data_out~0.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc28n
clk => data_out[11]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[0]~reg0.CLK
rst => data_out~23.OUTPUTSELECT
rst => data_out~22.OUTPUTSELECT
rst => data_out~21.OUTPUTSELECT
rst => data_out~20.OUTPUTSELECT
rst => data_out~19.OUTPUTSELECT
rst => data_out~18.OUTPUTSELECT
rst => data_out~17.OUTPUTSELECT
rst => data_out~16.OUTPUTSELECT
rst => data_out~15.OUTPUTSELECT
rst => data_out~14.OUTPUTSELECT
rst => data_out~13.OUTPUTSELECT
rst => data_out~12.OUTPUTSELECT
clk_en => data_out~11.OUTPUTSELECT
clk_en => data_out~10.OUTPUTSELECT
clk_en => data_out~9.OUTPUTSELECT
clk_en => data_out~8.OUTPUTSELECT
clk_en => data_out~7.OUTPUTSELECT
clk_en => data_out~6.OUTPUTSELECT
clk_en => data_out~5.OUTPUTSELECT
clk_en => data_out~4.OUTPUTSELECT
clk_en => data_out~3.OUTPUTSELECT
clk_en => data_out~2.OUTPUTSELECT
clk_en => data_out~1.OUTPUTSELECT
clk_en => data_out~0.OUTPUTSELECT
data_in[0] => data_out~11.DATAB
data_in[1] => data_out~10.DATAB
data_in[2] => data_out~9.DATAB
data_in[3] => data_out~8.DATAB
data_in[4] => data_out~7.DATAB
data_in[5] => data_out~6.DATAB
data_in[6] => data_out~5.DATAB
data_in[7] => data_out~4.DATAB
data_in[8] => data_out~3.DATAB
data_in[9] => data_out~2.DATAB
data_in[10] => data_out~1.DATAB
data_in[11] => data_out~0.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc29n
clk => data_out[11]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[0]~reg0.CLK
rst => data_out~23.OUTPUTSELECT
rst => data_out~22.OUTPUTSELECT
rst => data_out~21.OUTPUTSELECT
rst => data_out~20.OUTPUTSELECT
rst => data_out~19.OUTPUTSELECT
rst => data_out~18.OUTPUTSELECT
rst => data_out~17.OUTPUTSELECT
rst => data_out~16.OUTPUTSELECT
rst => data_out~15.OUTPUTSELECT
rst => data_out~14.OUTPUTSELECT
rst => data_out~13.OUTPUTSELECT
rst => data_out~12.OUTPUTSELECT
clk_en => data_out~11.OUTPUTSELECT
clk_en => data_out~10.OUTPUTSELECT
clk_en => data_out~9.OUTPUTSELECT
clk_en => data_out~8.OUTPUTSELECT
clk_en => data_out~7.OUTPUTSELECT
clk_en => data_out~6.OUTPUTSELECT
clk_en => data_out~5.OUTPUTSELECT
clk_en => data_out~4.OUTPUTSELECT
clk_en => data_out~3.OUTPUTSELECT
clk_en => data_out~2.OUTPUTSELECT
clk_en => data_out~1.OUTPUTSELECT
clk_en => data_out~0.OUTPUTSELECT
data_in[0] => data_out~11.DATAB
data_in[1] => data_out~10.DATAB
data_in[2] => data_out~9.DATAB
data_in[3] => data_out~8.DATAB
data_in[4] => data_out~7.DATAB
data_in[5] => data_out~6.DATAB
data_in[6] => data_out~5.DATAB
data_in[7] => data_out~4.DATAB
data_in[8] => data_out~3.DATAB
data_in[9] => data_out~2.DATAB
data_in[10] => data_out~1.DATAB
data_in[11] => data_out~0.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc30n
clk => data_out[11]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[0]~reg0.CLK
rst => data_out~23.OUTPUTSELECT
rst => data_out~22.OUTPUTSELECT
rst => data_out~21.OUTPUTSELECT
rst => data_out~20.OUTPUTSELECT
rst => data_out~19.OUTPUTSELECT
rst => data_out~18.OUTPUTSELECT
rst => data_out~17.OUTPUTSELECT
rst => data_out~16.OUTPUTSELECT
rst => data_out~15.OUTPUTSELECT
rst => data_out~14.OUTPUTSELECT
rst => data_out~13.OUTPUTSELECT
rst => data_out~12.OUTPUTSELECT
clk_en => data_out~11.OUTPUTSELECT
clk_en => data_out~10.OUTPUTSELECT
clk_en => data_out~9.OUTPUTSELECT
clk_en => data_out~8.OUTPUTSELECT
clk_en => data_out~7.OUTPUTSELECT
clk_en => data_out~6.OUTPUTSELECT
clk_en => data_out~5.OUTPUTSELECT
clk_en => data_out~4.OUTPUTSELECT
clk_en => data_out~3.OUTPUTSELECT
clk_en => data_out~2.OUTPUTSELECT
clk_en => data_out~1.OUTPUTSELECT
clk_en => data_out~0.OUTPUTSELECT
data_in[0] => data_out~11.DATAB
data_in[1] => data_out~10.DATAB
data_in[2] => data_out~9.DATAB
data_in[3] => data_out~8.DATAB
data_in[4] => data_out~7.DATAB
data_in[5] => data_out~6.DATAB
data_in[6] => data_out~5.DATAB
data_in[7] => data_out~4.DATAB
data_in[8] => data_out~3.DATAB
data_in[9] => data_out~2.DATAB
data_in[10] => data_out~1.DATAB
data_in[11] => data_out~0.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc31n
clk => data_out[11]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[0]~reg0.CLK
rst => data_out~23.OUTPUTSELECT
rst => data_out~22.OUTPUTSELECT
rst => data_out~21.OUTPUTSELECT
rst => data_out~20.OUTPUTSELECT
rst => data_out~19.OUTPUTSELECT
rst => data_out~18.OUTPUTSELECT
rst => data_out~17.OUTPUTSELECT
rst => data_out~16.OUTPUTSELECT
rst => data_out~15.OUTPUTSELECT
rst => data_out~14.OUTPUTSELECT
rst => data_out~13.OUTPUTSELECT
rst => data_out~12.OUTPUTSELECT
clk_en => data_out~11.OUTPUTSELECT
clk_en => data_out~10.OUTPUTSELECT
clk_en => data_out~9.OUTPUTSELECT
clk_en => data_out~8.OUTPUTSELECT
clk_en => data_out~7.OUTPUTSELECT
clk_en => data_out~6.OUTPUTSELECT
clk_en => data_out~5.OUTPUTSELECT
clk_en => data_out~4.OUTPUTSELECT
clk_en => data_out~3.OUTPUTSELECT
clk_en => data_out~2.OUTPUTSELECT
clk_en => data_out~1.OUTPUTSELECT
clk_en => data_out~0.OUTPUTSELECT
data_in[0] => data_out~11.DATAB
data_in[1] => data_out~10.DATAB
data_in[2] => data_out~9.DATAB
data_in[3] => data_out~8.DATAB
data_in[4] => data_out~7.DATAB
data_in[5] => data_out~6.DATAB
data_in[6] => data_out~5.DATAB
data_in[7] => data_out~4.DATAB
data_in[8] => data_out~3.DATAB
data_in[9] => data_out~2.DATAB
data_in[10] => data_out~1.DATAB
data_in[11] => data_out~0.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc32n
clk => data_out[11]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[0]~reg0.CLK
rst => data_out~23.OUTPUTSELECT
rst => data_out~22.OUTPUTSELECT
rst => data_out~21.OUTPUTSELECT
rst => data_out~20.OUTPUTSELECT
rst => data_out~19.OUTPUTSELECT
rst => data_out~18.OUTPUTSELECT
rst => data_out~17.OUTPUTSELECT
rst => data_out~16.OUTPUTSELECT
rst => data_out~15.OUTPUTSELECT
rst => data_out~14.OUTPUTSELECT
rst => data_out~13.OUTPUTSELECT
rst => data_out~12.OUTPUTSELECT
clk_en => data_out~11.OUTPUTSELECT
clk_en => data_out~10.OUTPUTSELECT
clk_en => data_out~9.OUTPUTSELECT
clk_en => data_out~8.OUTPUTSELECT
clk_en => data_out~7.OUTPUTSELECT
clk_en => data_out~6.OUTPUTSELECT
clk_en => data_out~5.OUTPUTSELECT
clk_en => data_out~4.OUTPUTSELECT
clk_en => data_out~3.OUTPUTSELECT
clk_en => data_out~2.OUTPUTSELECT
clk_en => data_out~1.OUTPUTSELECT
clk_en => data_out~0.OUTPUTSELECT
data_in[0] => data_out~11.DATAB
data_in[1] => data_out~10.DATAB
data_in[2] => data_out~9.DATAB
data_in[3] => data_out~8.DATAB
data_in[4] => data_out~7.DATAB
data_in[5] => data_out~6.DATAB
data_in[6] => data_out~5.DATAB
data_in[7] => data_out~4.DATAB
data_in[8] => data_out~3.DATAB
data_in[9] => data_out~2.DATAB
data_in[10] => data_out~1.DATAB
data_in[11] => data_out~0.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc33n
clk => data_out[11]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[0]~reg0.CLK
rst => data_out~23.OUTPUTSELECT
rst => data_out~22.OUTPUTSELECT
rst => data_out~21.OUTPUTSELECT
rst => data_out~20.OUTPUTSELECT
rst => data_out~19.OUTPUTSELECT
rst => data_out~18.OUTPUTSELECT
rst => data_out~17.OUTPUTSELECT
rst => data_out~16.OUTPUTSELECT
rst => data_out~15.OUTPUTSELECT
rst => data_out~14.OUTPUTSELECT
rst => data_out~13.OUTPUTSELECT
rst => data_out~12.OUTPUTSELECT
clk_en => data_out~11.OUTPUTSELECT
clk_en => data_out~10.OUTPUTSELECT
clk_en => data_out~9.OUTPUTSELECT
clk_en => data_out~8.OUTPUTSELECT
clk_en => data_out~7.OUTPUTSELECT
clk_en => data_out~6.OUTPUTSELECT
clk_en => data_out~5.OUTPUTSELECT
clk_en => data_out~4.OUTPUTSELECT
clk_en => data_out~3.OUTPUTSELECT
clk_en => data_out~2.OUTPUTSELECT
clk_en => data_out~1.OUTPUTSELECT
clk_en => data_out~0.OUTPUTSELECT
data_in[0] => data_out~11.DATAB
data_in[1] => data_out~10.DATAB
data_in[2] => data_out~9.DATAB
data_in[3] => data_out~8.DATAB
data_in[4] => data_out~7.DATAB
data_in[5] => data_out~6.DATAB
data_in[6] => data_out~5.DATAB
data_in[7] => data_out~4.DATAB
data_in[8] => data_out~3.DATAB
data_in[9] => data_out~2.DATAB
data_in[10] => data_out~1.DATAB
data_in[11] => data_out~0.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc34n
clk => data_out[11]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[0]~reg0.CLK
rst => data_out~23.OUTPUTSELECT
rst => data_out~22.OUTPUTSELECT
rst => data_out~21.OUTPUTSELECT
rst => data_out~20.OUTPUTSELECT
rst => data_out~19.OUTPUTSELECT
rst => data_out~18.OUTPUTSELECT
rst => data_out~17.OUTPUTSELECT
rst => data_out~16.OUTPUTSELECT
rst => data_out~15.OUTPUTSELECT
rst => data_out~14.OUTPUTSELECT
rst => data_out~13.OUTPUTSELECT
rst => data_out~12.OUTPUTSELECT
clk_en => data_out~11.OUTPUTSELECT
clk_en => data_out~10.OUTPUTSELECT
clk_en => data_out~9.OUTPUTSELECT
clk_en => data_out~8.OUTPUTSELECT
clk_en => data_out~7.OUTPUTSELECT
clk_en => data_out~6.OUTPUTSELECT
clk_en => data_out~5.OUTPUTSELECT
clk_en => data_out~4.OUTPUTSELECT
clk_en => data_out~3.OUTPUTSELECT
clk_en => data_out~2.OUTPUTSELECT
clk_en => data_out~1.OUTPUTSELECT
clk_en => data_out~0.OUTPUTSELECT
data_in[0] => data_out~11.DATAB
data_in[1] => data_out~10.DATAB
data_in[2] => data_out~9.DATAB
data_in[3] => data_out~8.DATAB
data_in[4] => data_out~7.DATAB
data_in[5] => data_out~6.DATAB
data_in[6] => data_out~5.DATAB
data_in[7] => data_out~4.DATAB
data_in[8] => data_out~3.DATAB
data_in[9] => data_out~2.DATAB
data_in[10] => data_out~1.DATAB
data_in[11] => data_out~0.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc35n
clk => data_out[11]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[0]~reg0.CLK
rst => data_out~23.OUTPUTSELECT
rst => data_out~22.OUTPUTSELECT
rst => data_out~21.OUTPUTSELECT
rst => data_out~20.OUTPUTSELECT
rst => data_out~19.OUTPUTSELECT
rst => data_out~18.OUTPUTSELECT
rst => data_out~17.OUTPUTSELECT
rst => data_out~16.OUTPUTSELECT
rst => data_out~15.OUTPUTSELECT
rst => data_out~14.OUTPUTSELECT
rst => data_out~13.OUTPUTSELECT
rst => data_out~12.OUTPUTSELECT
clk_en => data_out~11.OUTPUTSELECT
clk_en => data_out~10.OUTPUTSELECT
clk_en => data_out~9.OUTPUTSELECT
clk_en => data_out~8.OUTPUTSELECT
clk_en => data_out~7.OUTPUTSELECT
clk_en => data_out~6.OUTPUTSELECT
clk_en => data_out~5.OUTPUTSELECT
clk_en => data_out~4.OUTPUTSELECT
clk_en => data_out~3.OUTPUTSELECT
clk_en => data_out~2.OUTPUTSELECT
clk_en => data_out~1.OUTPUTSELECT
clk_en => data_out~0.OUTPUTSELECT
data_in[0] => data_out~11.DATAB
data_in[1] => data_out~10.DATAB
data_in[2] => data_out~9.DATAB
data_in[3] => data_out~8.DATAB
data_in[4] => data_out~7.DATAB
data_in[5] => data_out~6.DATAB
data_in[6] => data_out~5.DATAB
data_in[7] => data_out~4.DATAB
data_in[8] => data_out~3.DATAB
data_in[9] => data_out~2.DATAB
data_in[10] => data_out~1.DATAB
data_in[11] => data_out~0.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|tdl_da_lc:Utdldalc36n
clk => data_out[11]~reg0.CLK
clk => data_out[10]~reg0.CLK
clk => data_out[9]~reg0.CLK
clk => data_out[8]~reg0.CLK
clk => data_out[7]~reg0.CLK
clk => data_out[6]~reg0.CLK
clk => data_out[5]~reg0.CLK
clk => data_out[4]~reg0.CLK
clk => data_out[3]~reg0.CLK
clk => data_out[2]~reg0.CLK
clk => data_out[1]~reg0.CLK
clk => data_out[0]~reg0.CLK
rst => data_out~23.OUTPUTSELECT
rst => data_out~22.OUTPUTSELECT
rst => data_out~21.OUTPUTSELECT
rst => data_out~20.OUTPUTSELECT
rst => data_out~19.OUTPUTSELECT
rst => data_out~18.OUTPUTSELECT
rst => data_out~17.OUTPUTSELECT
rst => data_out~16.OUTPUTSELECT
rst => data_out~15.OUTPUTSELECT
rst => data_out~14.OUTPUTSELECT
rst => data_out~13.OUTPUTSELECT
rst => data_out~12.OUTPUTSELECT
clk_en => data_out~11.OUTPUTSELECT
clk_en => data_out~10.OUTPUTSELECT
clk_en => data_out~9.OUTPUTSELECT
clk_en => data_out~8.OUTPUTSELECT
clk_en => data_out~7.OUTPUTSELECT
clk_en => data_out~6.OUTPUTSELECT
clk_en => data_out~5.OUTPUTSELECT
clk_en => data_out~4.OUTPUTSELECT
clk_en => data_out~3.OUTPUTSELECT
clk_en => data_out~2.OUTPUTSELECT
clk_en => data_out~1.OUTPUTSELECT
clk_en => data_out~0.OUTPUTSELECT
data_in[0] => data_out~11.DATAB
data_in[1] => data_out~10.DATAB
data_in[2] => data_out~9.DATAB
data_in[3] => data_out~8.DATAB
data_in[4] => data_out~7.DATAB
data_in[5] => data_out~6.DATAB
data_in[6] => data_out~5.DATAB
data_in[7] => data_out~4.DATAB
data_in[8] => data_out~3.DATAB
data_in[9] => data_out~2.DATAB
data_in[10] => data_out~1.DATAB
data_in[11] => data_out~0.DATAB
data_out[0] <= data_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_out[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_out[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_out[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_out[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_0_sym_add
clk => res[12]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[0]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
ain[0] => Add0.IN12
ain[1] => Add0.IN11
ain[2] => Add0.IN10
ain[3] => Add0.IN9
ain[4] => Add0.IN8
ain[5] => Add0.IN7
ain[6] => Add0.IN6
ain[7] => Add0.IN5
ain[8] => Add0.IN4
ain[9] => Add0.IN3
ain[10] => Add0.IN2
ain[11] => Add0.IN1
bin[0] => Add0.IN24
bin[1] => Add0.IN23
bin[2] => Add0.IN22
bin[3] => Add0.IN21
bin[4] => Add0.IN20
bin[5] => Add0.IN19
bin[6] => Add0.IN18
bin[7] => Add0.IN17
bin[8] => Add0.IN16
bin[9] => Add0.IN15
bin[10] => Add0.IN14
bin[11] => Add0.IN13
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_1_sym_add
clk => res[12]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[0]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
ain[0] => Add0.IN12
ain[1] => Add0.IN11
ain[2] => Add0.IN10
ain[3] => Add0.IN9
ain[4] => Add0.IN8
ain[5] => Add0.IN7
ain[6] => Add0.IN6
ain[7] => Add0.IN5
ain[8] => Add0.IN4
ain[9] => Add0.IN3
ain[10] => Add0.IN2
ain[11] => Add0.IN1
bin[0] => Add0.IN24
bin[1] => Add0.IN23
bin[2] => Add0.IN22
bin[3] => Add0.IN21
bin[4] => Add0.IN20
bin[5] => Add0.IN19
bin[6] => Add0.IN18
bin[7] => Add0.IN17
bin[8] => Add0.IN16
bin[9] => Add0.IN15
bin[10] => Add0.IN14
bin[11] => Add0.IN13
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_2_sym_add
clk => res[12]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[0]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
ain[0] => Add0.IN12
ain[1] => Add0.IN11
ain[2] => Add0.IN10
ain[3] => Add0.IN9
ain[4] => Add0.IN8
ain[5] => Add0.IN7
ain[6] => Add0.IN6
ain[7] => Add0.IN5
ain[8] => Add0.IN4
ain[9] => Add0.IN3
ain[10] => Add0.IN2
ain[11] => Add0.IN1
bin[0] => Add0.IN24
bin[1] => Add0.IN23
bin[2] => Add0.IN22
bin[3] => Add0.IN21
bin[4] => Add0.IN20
bin[5] => Add0.IN19
bin[6] => Add0.IN18
bin[7] => Add0.IN17
bin[8] => Add0.IN16
bin[9] => Add0.IN15
bin[10] => Add0.IN14
bin[11] => Add0.IN13
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_3_sym_add
clk => res[12]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[0]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
ain[0] => Add0.IN12
ain[1] => Add0.IN11
ain[2] => Add0.IN10
ain[3] => Add0.IN9
ain[4] => Add0.IN8
ain[5] => Add0.IN7
ain[6] => Add0.IN6
ain[7] => Add0.IN5
ain[8] => Add0.IN4
ain[9] => Add0.IN3
ain[10] => Add0.IN2
ain[11] => Add0.IN1
bin[0] => Add0.IN24
bin[1] => Add0.IN23
bin[2] => Add0.IN22
bin[3] => Add0.IN21
bin[4] => Add0.IN20
bin[5] => Add0.IN19
bin[6] => Add0.IN18
bin[7] => Add0.IN17
bin[8] => Add0.IN16
bin[9] => Add0.IN15
bin[10] => Add0.IN14
bin[11] => Add0.IN13
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_4_sym_add
clk => res[12]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[0]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
ain[0] => Add0.IN12
ain[1] => Add0.IN11
ain[2] => Add0.IN10
ain[3] => Add0.IN9
ain[4] => Add0.IN8
ain[5] => Add0.IN7
ain[6] => Add0.IN6
ain[7] => Add0.IN5
ain[8] => Add0.IN4
ain[9] => Add0.IN3
ain[10] => Add0.IN2
ain[11] => Add0.IN1
bin[0] => Add0.IN24
bin[1] => Add0.IN23
bin[2] => Add0.IN22
bin[3] => Add0.IN21
bin[4] => Add0.IN20
bin[5] => Add0.IN19
bin[6] => Add0.IN18
bin[7] => Add0.IN17
bin[8] => Add0.IN16
bin[9] => Add0.IN15
bin[10] => Add0.IN14
bin[11] => Add0.IN13
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_5_sym_add
clk => res[12]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[0]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
ain[0] => Add0.IN12
ain[1] => Add0.IN11
ain[2] => Add0.IN10
ain[3] => Add0.IN9
ain[4] => Add0.IN8
ain[5] => Add0.IN7
ain[6] => Add0.IN6
ain[7] => Add0.IN5
ain[8] => Add0.IN4
ain[9] => Add0.IN3
ain[10] => Add0.IN2
ain[11] => Add0.IN1
bin[0] => Add0.IN24
bin[1] => Add0.IN23
bin[2] => Add0.IN22
bin[3] => Add0.IN21
bin[4] => Add0.IN20
bin[5] => Add0.IN19
bin[6] => Add0.IN18
bin[7] => Add0.IN17
bin[8] => Add0.IN16
bin[9] => Add0.IN15
bin[10] => Add0.IN14
bin[11] => Add0.IN13
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_6_sym_add
clk => res[12]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[0]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
ain[0] => Add0.IN12
ain[1] => Add0.IN11
ain[2] => Add0.IN10
ain[3] => Add0.IN9
ain[4] => Add0.IN8
ain[5] => Add0.IN7
ain[6] => Add0.IN6
ain[7] => Add0.IN5
ain[8] => Add0.IN4
ain[9] => Add0.IN3
ain[10] => Add0.IN2
ain[11] => Add0.IN1
bin[0] => Add0.IN24
bin[1] => Add0.IN23
bin[2] => Add0.IN22
bin[3] => Add0.IN21
bin[4] => Add0.IN20
bin[5] => Add0.IN19
bin[6] => Add0.IN18
bin[7] => Add0.IN17
bin[8] => Add0.IN16
bin[9] => Add0.IN15
bin[10] => Add0.IN14
bin[11] => Add0.IN13
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_7_sym_add
clk => res[12]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[0]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
ain[0] => Add0.IN12
ain[1] => Add0.IN11
ain[2] => Add0.IN10
ain[3] => Add0.IN9
ain[4] => Add0.IN8
ain[5] => Add0.IN7
ain[6] => Add0.IN6
ain[7] => Add0.IN5
ain[8] => Add0.IN4
ain[9] => Add0.IN3
ain[10] => Add0.IN2
ain[11] => Add0.IN1
bin[0] => Add0.IN24
bin[1] => Add0.IN23
bin[2] => Add0.IN22
bin[3] => Add0.IN21
bin[4] => Add0.IN20
bin[5] => Add0.IN19
bin[6] => Add0.IN18
bin[7] => Add0.IN17
bin[8] => Add0.IN16
bin[9] => Add0.IN15
bin[10] => Add0.IN14
bin[11] => Add0.IN13
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_8_sym_add
clk => res[12]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[0]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
ain[0] => Add0.IN12
ain[1] => Add0.IN11
ain[2] => Add0.IN10
ain[3] => Add0.IN9
ain[4] => Add0.IN8
ain[5] => Add0.IN7
ain[6] => Add0.IN6
ain[7] => Add0.IN5
ain[8] => Add0.IN4
ain[9] => Add0.IN3
ain[10] => Add0.IN2
ain[11] => Add0.IN1
bin[0] => Add0.IN24
bin[1] => Add0.IN23
bin[2] => Add0.IN22
bin[3] => Add0.IN21
bin[4] => Add0.IN20
bin[5] => Add0.IN19
bin[6] => Add0.IN18
bin[7] => Add0.IN17
bin[8] => Add0.IN16
bin[9] => Add0.IN15
bin[10] => Add0.IN14
bin[11] => Add0.IN13
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_9_sym_add
clk => res[12]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[0]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
ain[0] => Add0.IN12
ain[1] => Add0.IN11
ain[2] => Add0.IN10
ain[3] => Add0.IN9
ain[4] => Add0.IN8
ain[5] => Add0.IN7
ain[6] => Add0.IN6
ain[7] => Add0.IN5
ain[8] => Add0.IN4
ain[9] => Add0.IN3
ain[10] => Add0.IN2
ain[11] => Add0.IN1
bin[0] => Add0.IN24
bin[1] => Add0.IN23
bin[2] => Add0.IN22
bin[3] => Add0.IN21
bin[4] => Add0.IN20
bin[5] => Add0.IN19
bin[6] => Add0.IN18
bin[7] => Add0.IN17
bin[8] => Add0.IN16
bin[9] => Add0.IN15
bin[10] => Add0.IN14
bin[11] => Add0.IN13
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_10_sym_add
clk => res[12]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[0]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
ain[0] => Add0.IN12
ain[1] => Add0.IN11
ain[2] => Add0.IN10
ain[3] => Add0.IN9
ain[4] => Add0.IN8
ain[5] => Add0.IN7
ain[6] => Add0.IN6
ain[7] => Add0.IN5
ain[8] => Add0.IN4
ain[9] => Add0.IN3
ain[10] => Add0.IN2
ain[11] => Add0.IN1
bin[0] => Add0.IN24
bin[1] => Add0.IN23
bin[2] => Add0.IN22
bin[3] => Add0.IN21
bin[4] => Add0.IN20
bin[5] => Add0.IN19
bin[6] => Add0.IN18
bin[7] => Add0.IN17
bin[8] => Add0.IN16
bin[9] => Add0.IN15
bin[10] => Add0.IN14
bin[11] => Add0.IN13
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_11_sym_add
clk => res[12]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[0]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
ain[0] => Add0.IN12
ain[1] => Add0.IN11
ain[2] => Add0.IN10
ain[3] => Add0.IN9
ain[4] => Add0.IN8
ain[5] => Add0.IN7
ain[6] => Add0.IN6
ain[7] => Add0.IN5
ain[8] => Add0.IN4
ain[9] => Add0.IN3
ain[10] => Add0.IN2
ain[11] => Add0.IN1
bin[0] => Add0.IN24
bin[1] => Add0.IN23
bin[2] => Add0.IN22
bin[3] => Add0.IN21
bin[4] => Add0.IN20
bin[5] => Add0.IN19
bin[6] => Add0.IN18
bin[7] => Add0.IN17
bin[8] => Add0.IN16
bin[9] => Add0.IN15
bin[10] => Add0.IN14
bin[11] => Add0.IN13
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_12_sym_add
clk => res[12]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[0]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
ain[0] => Add0.IN12
ain[1] => Add0.IN11
ain[2] => Add0.IN10
ain[3] => Add0.IN9
ain[4] => Add0.IN8
ain[5] => Add0.IN7
ain[6] => Add0.IN6
ain[7] => Add0.IN5
ain[8] => Add0.IN4
ain[9] => Add0.IN3
ain[10] => Add0.IN2
ain[11] => Add0.IN1
bin[0] => Add0.IN24
bin[1] => Add0.IN23
bin[2] => Add0.IN22
bin[3] => Add0.IN21
bin[4] => Add0.IN20
bin[5] => Add0.IN19
bin[6] => Add0.IN18
bin[7] => Add0.IN17
bin[8] => Add0.IN16
bin[9] => Add0.IN15
bin[10] => Add0.IN14
bin[11] => Add0.IN13
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_13_sym_add
clk => res[12]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[0]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
ain[0] => Add0.IN12
ain[1] => Add0.IN11
ain[2] => Add0.IN10
ain[3] => Add0.IN9
ain[4] => Add0.IN8
ain[5] => Add0.IN7
ain[6] => Add0.IN6
ain[7] => Add0.IN5
ain[8] => Add0.IN4
ain[9] => Add0.IN3
ain[10] => Add0.IN2
ain[11] => Add0.IN1
bin[0] => Add0.IN24
bin[1] => Add0.IN23
bin[2] => Add0.IN22
bin[3] => Add0.IN21
bin[4] => Add0.IN20
bin[5] => Add0.IN19
bin[6] => Add0.IN18
bin[7] => Add0.IN17
bin[8] => Add0.IN16
bin[9] => Add0.IN15
bin[10] => Add0.IN14
bin[11] => Add0.IN13
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_14_sym_add
clk => res[12]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[0]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
ain[0] => Add0.IN12
ain[1] => Add0.IN11
ain[2] => Add0.IN10
ain[3] => Add0.IN9
ain[4] => Add0.IN8
ain[5] => Add0.IN7
ain[6] => Add0.IN6
ain[7] => Add0.IN5
ain[8] => Add0.IN4
ain[9] => Add0.IN3
ain[10] => Add0.IN2
ain[11] => Add0.IN1
bin[0] => Add0.IN24
bin[1] => Add0.IN23
bin[2] => Add0.IN22
bin[3] => Add0.IN21
bin[4] => Add0.IN20
bin[5] => Add0.IN19
bin[6] => Add0.IN18
bin[7] => Add0.IN17
bin[8] => Add0.IN16
bin[9] => Add0.IN15
bin[10] => Add0.IN14
bin[11] => Add0.IN13
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_15_sym_add
clk => res[12]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[0]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
ain[0] => Add0.IN12
ain[1] => Add0.IN11
ain[2] => Add0.IN10
ain[3] => Add0.IN9
ain[4] => Add0.IN8
ain[5] => Add0.IN7
ain[6] => Add0.IN6
ain[7] => Add0.IN5
ain[8] => Add0.IN4
ain[9] => Add0.IN3
ain[10] => Add0.IN2
ain[11] => Add0.IN1
bin[0] => Add0.IN24
bin[1] => Add0.IN23
bin[2] => Add0.IN22
bin[3] => Add0.IN21
bin[4] => Add0.IN20
bin[5] => Add0.IN19
bin[6] => Add0.IN18
bin[7] => Add0.IN17
bin[8] => Add0.IN16
bin[9] => Add0.IN15
bin[10] => Add0.IN14
bin[11] => Add0.IN13
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_16_sym_add
clk => res[12]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[0]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
ain[0] => Add0.IN12
ain[1] => Add0.IN11
ain[2] => Add0.IN10
ain[3] => Add0.IN9
ain[4] => Add0.IN8
ain[5] => Add0.IN7
ain[6] => Add0.IN6
ain[7] => Add0.IN5
ain[8] => Add0.IN4
ain[9] => Add0.IN3
ain[10] => Add0.IN2
ain[11] => Add0.IN1
bin[0] => Add0.IN24
bin[1] => Add0.IN23
bin[2] => Add0.IN22
bin[3] => Add0.IN21
bin[4] => Add0.IN20
bin[5] => Add0.IN19
bin[6] => Add0.IN18
bin[7] => Add0.IN17
bin[8] => Add0.IN16
bin[9] => Add0.IN15
bin[10] => Add0.IN14
bin[11] => Add0.IN13
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_17_sym_add
clk => res[12]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[0]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
ain[0] => Add0.IN12
ain[1] => Add0.IN11
ain[2] => Add0.IN10
ain[3] => Add0.IN9
ain[4] => Add0.IN8
ain[5] => Add0.IN7
ain[6] => Add0.IN6
ain[7] => Add0.IN5
ain[8] => Add0.IN4
ain[9] => Add0.IN3
ain[10] => Add0.IN2
ain[11] => Add0.IN1
bin[0] => Add0.IN24
bin[1] => Add0.IN23
bin[2] => Add0.IN22
bin[3] => Add0.IN21
bin[4] => Add0.IN20
bin[5] => Add0.IN19
bin[6] => Add0.IN18
bin[7] => Add0.IN17
bin[8] => Add0.IN16
bin[9] => Add0.IN15
bin[10] => Add0.IN14
bin[11] => Add0.IN13
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|uadd_cen:U_18_sym_add
clk => res[12]~reg0.CLK
clk => res[11]~reg0.CLK
clk => res[10]~reg0.CLK
clk => res[9]~reg0.CLK
clk => res[8]~reg0.CLK
clk => res[7]~reg0.CLK
clk => res[6]~reg0.CLK
clk => res[5]~reg0.CLK
clk => res[4]~reg0.CLK
clk => res[3]~reg0.CLK
clk => res[2]~reg0.CLK
clk => res[1]~reg0.CLK
clk => res[0]~reg0.CLK
gclk_en => res[0]~reg0.ENA
gclk_en => res[1]~reg0.ENA
gclk_en => res[2]~reg0.ENA
gclk_en => res[3]~reg0.ENA
gclk_en => res[4]~reg0.ENA
gclk_en => res[5]~reg0.ENA
gclk_en => res[6]~reg0.ENA
gclk_en => res[7]~reg0.ENA
gclk_en => res[8]~reg0.ENA
gclk_en => res[9]~reg0.ENA
gclk_en => res[10]~reg0.ENA
gclk_en => res[11]~reg0.ENA
gclk_en => res[12]~reg0.ENA
ain[0] => Add0.IN12
ain[1] => Add0.IN11
ain[2] => Add0.IN10
ain[3] => Add0.IN9
ain[4] => Add0.IN8
ain[5] => Add0.IN7
ain[6] => Add0.IN6
ain[7] => Add0.IN5
ain[8] => Add0.IN4
ain[9] => Add0.IN3
ain[10] => Add0.IN2
ain[11] => Add0.IN1
bin[0] => Add0.IN24
bin[1] => Add0.IN23
bin[2] => Add0.IN22
bin[3] => Add0.IN21
bin[4] => Add0.IN20
bin[5] => Add0.IN19
bin[6] => Add0.IN18
bin[7] => Add0.IN17
bin[8] => Add0.IN16
bin[9] => Add0.IN15
bin[10] => Add0.IN14
bin[11] => Add0.IN13
res[0] <= res[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[1] <= res[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[2] <= res[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[3] <= res[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[4] <= res[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[5] <= res[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[6] <= res[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[7] <= res[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[8] <= res[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[9] <= res[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[10] <= res[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[11] <= res[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
res[12] <= res[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_0_pp
data_in[0] => data_in[0]~8.IN1
data_in[1] => data_in[1]~7.IN1
data_in[2] => data_in[2]~6.IN1
data_in[3] => data_in[3]~5.IN1
data_in[4] => data_in[4]~4.IN1
data_in[5] => data_in[5]~3.IN1
data_in[6] => data_in[6]~2.IN1
data_in[7] => data_in[7]~1.IN1
data_in[8] => data_in[8]~0.IN1
wr_en => wr_en~0.IN1
addr_in[0] => addr_in[0]~7.IN1
addr_in[1] => addr_in[1]~6.IN1
addr_in[2] => addr_in[2]~5.IN1
addr_in[3] => addr_in[3]~4.IN1
addr_in[4] => addr_in[4]~3.IN1
addr_in[5] => addr_in[5]~2.IN1
addr_in[6] => addr_in[6]~1.IN1
addr_in[7] => addr_in[7]~0.IN1
wr_addr[0] => wr_addr[0]~7.IN1
wr_addr[1] => wr_addr[1]~6.IN1
wr_addr[2] => wr_addr[2]~5.IN1
wr_addr[3] => wr_addr[3]~4.IN1
wr_addr[4] => wr_addr[4]~3.IN1
wr_addr[5] => wr_addr[5]~2.IN1
wr_addr[6] => wr_addr[6]~1.IN1
wr_addr[7] => wr_addr[7]~0.IN1
gclk_en => gclk_en~0.IN1
clk_in => clk_in~0.IN1
clk_out => clk_out~0.IN1
data_out[0] <= ram_2pt_var_cen:ram.q
data_out[1] <= ram_2pt_var_cen:ram.q
data_out[2] <= ram_2pt_var_cen:ram.q
data_out[3] <= ram_2pt_var_cen:ram.q
data_out[4] <= ram_2pt_var_cen:ram.q
data_out[5] <= ram_2pt_var_cen:ram.q
data_out[6] <= ram_2pt_var_cen:ram.q
data_out[7] <= ram_2pt_var_cen:ram.q
data_out[8] <= ram_2pt_var_cen:ram.q


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_0_pp|ram_2pt_var_cen:ram
data[0] => data[0]~8.IN1
data[1] => data[1]~7.IN1
data[2] => data[2]~6.IN1
data[3] => data[3]~5.IN1
data[4] => data[4]~4.IN1
data[5] => data[5]~3.IN1
data[6] => data[6]~2.IN1
data[7] => data[7]~1.IN1
data[8] => data[8]~0.IN1
wren => wren~0.IN1
wraddress[0] => wraddress[0]~7.IN1
wraddress[1] => wraddress[1]~6.IN1
wraddress[2] => wraddress[2]~5.IN1
wraddress[3] => wraddress[3]~4.IN1
wraddress[4] => wraddress[4]~3.IN1
wraddress[5] => wraddress[5]~2.IN1
wraddress[6] => wraddress[6]~1.IN1
wraddress[7] => wraddress[7]~0.IN1
rdaddress[0] => rdaddress[0]~7.IN1
rdaddress[1] => rdaddress[1]~6.IN1
rdaddress[2] => rdaddress[2]~5.IN1
rdaddress[3] => rdaddress[3]~4.IN1
rdaddress[4] => rdaddress[4]~3.IN1
rdaddress[5] => rdaddress[5]~2.IN1
rdaddress[6] => rdaddress[6]~1.IN1
rdaddress[7] => rdaddress[7]~0.IN1
rden => ~NO_FANOUT~
wrclock => wrclock~0.IN1
wrclocken => wrclocken~0.IN1
rdclock => rdclock~0.IN1
rdclocken => rdclocken~0.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_0_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
wren_a => altsyncram_i1t1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_i1t1:auto_generated.data_a[0]
data_a[1] => altsyncram_i1t1:auto_generated.data_a[1]
data_a[2] => altsyncram_i1t1:auto_generated.data_a[2]
data_a[3] => altsyncram_i1t1:auto_generated.data_a[3]
data_a[4] => altsyncram_i1t1:auto_generated.data_a[4]
data_a[5] => altsyncram_i1t1:auto_generated.data_a[5]
data_a[6] => altsyncram_i1t1:auto_generated.data_a[6]
data_a[7] => altsyncram_i1t1:auto_generated.data_a[7]
data_a[8] => altsyncram_i1t1:auto_generated.data_a[8]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
address_a[0] => altsyncram_i1t1:auto_generated.address_a[0]
address_a[1] => altsyncram_i1t1:auto_generated.address_a[1]
address_a[2] => altsyncram_i1t1:auto_generated.address_a[2]
address_a[3] => altsyncram_i1t1:auto_generated.address_a[3]
address_a[4] => altsyncram_i1t1:auto_generated.address_a[4]
address_a[5] => altsyncram_i1t1:auto_generated.address_a[5]
address_a[6] => altsyncram_i1t1:auto_generated.address_a[6]
address_a[7] => altsyncram_i1t1:auto_generated.address_a[7]
address_b[0] => altsyncram_i1t1:auto_generated.address_b[0]
address_b[1] => altsyncram_i1t1:auto_generated.address_b[1]
address_b[2] => altsyncram_i1t1:auto_generated.address_b[2]
address_b[3] => altsyncram_i1t1:auto_generated.address_b[3]
address_b[4] => altsyncram_i1t1:auto_generated.address_b[4]
address_b[5] => altsyncram_i1t1:auto_generated.address_b[5]
address_b[6] => altsyncram_i1t1:auto_generated.address_b[6]
address_b[7] => altsyncram_i1t1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_i1t1:auto_generated.clock0
clock1 => altsyncram_i1t1:auto_generated.clock1
clocken0 => altsyncram_i1t1:auto_generated.clocken0
clocken1 => altsyncram_i1t1:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_b[0] <= altsyncram_i1t1:auto_generated.q_b[0]
q_b[1] <= altsyncram_i1t1:auto_generated.q_b[1]
q_b[2] <= altsyncram_i1t1:auto_generated.q_b[2]
q_b[3] <= altsyncram_i1t1:auto_generated.q_b[3]
q_b[4] <= altsyncram_i1t1:auto_generated.q_b[4]
q_b[5] <= altsyncram_i1t1:auto_generated.q_b[5]
q_b[6] <= altsyncram_i1t1:auto_generated.q_b[6]
q_b[7] <= altsyncram_i1t1:auto_generated.q_b[7]
q_b[8] <= altsyncram_i1t1:auto_generated.q_b[8]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_0_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated
address_a[0] => altsyncram_ljr1:altsyncram1.address_b[0]
address_a[1] => altsyncram_ljr1:altsyncram1.address_b[1]
address_a[2] => altsyncram_ljr1:altsyncram1.address_b[2]
address_a[3] => altsyncram_ljr1:altsyncram1.address_b[3]
address_a[4] => altsyncram_ljr1:altsyncram1.address_b[4]
address_a[5] => altsyncram_ljr1:altsyncram1.address_b[5]
address_a[6] => altsyncram_ljr1:altsyncram1.address_b[6]
address_a[7] => altsyncram_ljr1:altsyncram1.address_b[7]
address_b[0] => altsyncram_ljr1:altsyncram1.address_a[0]
address_b[1] => altsyncram_ljr1:altsyncram1.address_a[1]
address_b[2] => altsyncram_ljr1:altsyncram1.address_a[2]
address_b[3] => altsyncram_ljr1:altsyncram1.address_a[3]
address_b[4] => altsyncram_ljr1:altsyncram1.address_a[4]
address_b[5] => altsyncram_ljr1:altsyncram1.address_a[5]
address_b[6] => altsyncram_ljr1:altsyncram1.address_a[6]
address_b[7] => altsyncram_ljr1:altsyncram1.address_a[7]
clock0 => altsyncram_ljr1:altsyncram1.clock1
clock1 => altsyncram_ljr1:altsyncram1.clock0
clocken0 => altsyncram_ljr1:altsyncram1.clocken1
clocken1 => altsyncram_ljr1:altsyncram1.clocken0
data_a[0] => altsyncram_ljr1:altsyncram1.data_b[0]
data_a[1] => altsyncram_ljr1:altsyncram1.data_b[1]
data_a[2] => altsyncram_ljr1:altsyncram1.data_b[2]
data_a[3] => altsyncram_ljr1:altsyncram1.data_b[3]
data_a[4] => altsyncram_ljr1:altsyncram1.data_b[4]
data_a[5] => altsyncram_ljr1:altsyncram1.data_b[5]
data_a[6] => altsyncram_ljr1:altsyncram1.data_b[6]
data_a[7] => altsyncram_ljr1:altsyncram1.data_b[7]
data_a[8] => altsyncram_ljr1:altsyncram1.data_b[8]
q_b[0] <= altsyncram_ljr1:altsyncram1.q_a[0]
q_b[1] <= altsyncram_ljr1:altsyncram1.q_a[1]
q_b[2] <= altsyncram_ljr1:altsyncram1.q_a[2]
q_b[3] <= altsyncram_ljr1:altsyncram1.q_a[3]
q_b[4] <= altsyncram_ljr1:altsyncram1.q_a[4]
q_b[5] <= altsyncram_ljr1:altsyncram1.q_a[5]
q_b[6] <= altsyncram_ljr1:altsyncram1.q_a[6]
q_b[7] <= altsyncram_ljr1:altsyncram1.q_a[7]
q_b[8] <= altsyncram_ljr1:altsyncram1.q_a[8]
wren_a => altsyncram_ljr1:altsyncram1.wren_b


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_0_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated|altsyncram_ljr1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[0] => ram_block2a8.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[1] => ram_block2a8.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[2] => ram_block2a8.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[3] => ram_block2a8.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[4] => ram_block2a8.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[5] => ram_block2a8.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[6] => ram_block2a8.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[7] => ram_block2a8.PORTAADDR7
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[0] => ram_block2a8.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[1] => ram_block2a8.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[2] => ram_block2a8.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[3] => ram_block2a8.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[4] => ram_block2a8.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[5] => ram_block2a8.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[6] => ram_block2a8.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[7] => ram_block2a1.PORTBADDR7
address_b[7] => ram_block2a2.PORTBADDR7
address_b[7] => ram_block2a3.PORTBADDR7
address_b[7] => ram_block2a4.PORTBADDR7
address_b[7] => ram_block2a5.PORTBADDR7
address_b[7] => ram_block2a6.PORTBADDR7
address_b[7] => ram_block2a7.PORTBADDR7
address_b[7] => ram_block2a8.PORTBADDR7
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock0 => ram_block2a8.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clock1 => ram_block2a8.CLK1
clocken0 => ram_block2a0.ENA0
clocken0 => ram_block2a1.ENA0
clocken0 => ram_block2a2.ENA0
clocken0 => ram_block2a3.ENA0
clocken0 => ram_block2a4.ENA0
clocken0 => ram_block2a5.ENA0
clocken0 => ram_block2a6.ENA0
clocken0 => ram_block2a7.ENA0
clocken0 => ram_block2a8.ENA0
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
clocken1 => ram_block2a8.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
data_a[8] => ram_block2a8.PORTADATAIN
data_b[0] => ram_block2a0.PORTBDATAIN
data_b[1] => ram_block2a1.PORTBDATAIN
data_b[2] => ram_block2a2.PORTBDATAIN
data_b[3] => ram_block2a3.PORTBDATAIN
data_b[4] => ram_block2a4.PORTBDATAIN
data_b[5] => ram_block2a5.PORTBDATAIN
data_b[6] => ram_block2a6.PORTBDATAIN
data_b[7] => ram_block2a7.PORTBDATAIN
data_b[8] => ram_block2a8.PORTBDATAIN
q_a[0] <= ram_block2a0.PORTADATAOUT
q_a[1] <= ram_block2a1.PORTADATAOUT
q_a[2] <= ram_block2a2.PORTADATAOUT
q_a[3] <= ram_block2a3.PORTADATAOUT
q_a[4] <= ram_block2a4.PORTADATAOUT
q_a[5] <= ram_block2a5.PORTADATAOUT
q_a[6] <= ram_block2a6.PORTADATAOUT
q_a[7] <= ram_block2a7.PORTADATAOUT
q_a[8] <= ram_block2a8.PORTADATAOUT
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
q_b[8] <= ram_block2a8.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a8.PORTAWE
wren_b => ram_block2a0.PORTBRE
wren_b => ram_block2a1.PORTBRE
wren_b => ram_block2a2.PORTBRE
wren_b => ram_block2a3.PORTBRE
wren_b => ram_block2a4.PORTBRE
wren_b => ram_block2a5.PORTBRE
wren_b => ram_block2a6.PORTBRE
wren_b => ram_block2a7.PORTBRE
wren_b => ram_block2a8.PORTBRE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_1_pp
data_in[0] => data_in[0]~8.IN1
data_in[1] => data_in[1]~7.IN1
data_in[2] => data_in[2]~6.IN1
data_in[3] => data_in[3]~5.IN1
data_in[4] => data_in[4]~4.IN1
data_in[5] => data_in[5]~3.IN1
data_in[6] => data_in[6]~2.IN1
data_in[7] => data_in[7]~1.IN1
data_in[8] => data_in[8]~0.IN1
wr_en => wr_en~0.IN1
addr_in[0] => addr_in[0]~7.IN1
addr_in[1] => addr_in[1]~6.IN1
addr_in[2] => addr_in[2]~5.IN1
addr_in[3] => addr_in[3]~4.IN1
addr_in[4] => addr_in[4]~3.IN1
addr_in[5] => addr_in[5]~2.IN1
addr_in[6] => addr_in[6]~1.IN1
addr_in[7] => addr_in[7]~0.IN1
wr_addr[0] => wr_addr[0]~7.IN1
wr_addr[1] => wr_addr[1]~6.IN1
wr_addr[2] => wr_addr[2]~5.IN1
wr_addr[3] => wr_addr[3]~4.IN1
wr_addr[4] => wr_addr[4]~3.IN1
wr_addr[5] => wr_addr[5]~2.IN1
wr_addr[6] => wr_addr[6]~1.IN1
wr_addr[7] => wr_addr[7]~0.IN1
gclk_en => gclk_en~0.IN1
clk_in => clk_in~0.IN1
clk_out => clk_out~0.IN1
data_out[0] <= ram_2pt_var_cen:ram.q
data_out[1] <= ram_2pt_var_cen:ram.q
data_out[2] <= ram_2pt_var_cen:ram.q
data_out[3] <= ram_2pt_var_cen:ram.q
data_out[4] <= ram_2pt_var_cen:ram.q
data_out[5] <= ram_2pt_var_cen:ram.q
data_out[6] <= ram_2pt_var_cen:ram.q
data_out[7] <= ram_2pt_var_cen:ram.q
data_out[8] <= ram_2pt_var_cen:ram.q


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_1_pp|ram_2pt_var_cen:ram
data[0] => data[0]~8.IN1
data[1] => data[1]~7.IN1
data[2] => data[2]~6.IN1
data[3] => data[3]~5.IN1
data[4] => data[4]~4.IN1
data[5] => data[5]~3.IN1
data[6] => data[6]~2.IN1
data[7] => data[7]~1.IN1
data[8] => data[8]~0.IN1
wren => wren~0.IN1
wraddress[0] => wraddress[0]~7.IN1
wraddress[1] => wraddress[1]~6.IN1
wraddress[2] => wraddress[2]~5.IN1
wraddress[3] => wraddress[3]~4.IN1
wraddress[4] => wraddress[4]~3.IN1
wraddress[5] => wraddress[5]~2.IN1
wraddress[6] => wraddress[6]~1.IN1
wraddress[7] => wraddress[7]~0.IN1
rdaddress[0] => rdaddress[0]~7.IN1
rdaddress[1] => rdaddress[1]~6.IN1
rdaddress[2] => rdaddress[2]~5.IN1
rdaddress[3] => rdaddress[3]~4.IN1
rdaddress[4] => rdaddress[4]~3.IN1
rdaddress[5] => rdaddress[5]~2.IN1
rdaddress[6] => rdaddress[6]~1.IN1
rdaddress[7] => rdaddress[7]~0.IN1
rden => ~NO_FANOUT~
wrclock => wrclock~0.IN1
wrclocken => wrclocken~0.IN1
rdclock => rdclock~0.IN1
rdclocken => rdclocken~0.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_1_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
wren_a => altsyncram_i1t1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_i1t1:auto_generated.data_a[0]
data_a[1] => altsyncram_i1t1:auto_generated.data_a[1]
data_a[2] => altsyncram_i1t1:auto_generated.data_a[2]
data_a[3] => altsyncram_i1t1:auto_generated.data_a[3]
data_a[4] => altsyncram_i1t1:auto_generated.data_a[4]
data_a[5] => altsyncram_i1t1:auto_generated.data_a[5]
data_a[6] => altsyncram_i1t1:auto_generated.data_a[6]
data_a[7] => altsyncram_i1t1:auto_generated.data_a[7]
data_a[8] => altsyncram_i1t1:auto_generated.data_a[8]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
address_a[0] => altsyncram_i1t1:auto_generated.address_a[0]
address_a[1] => altsyncram_i1t1:auto_generated.address_a[1]
address_a[2] => altsyncram_i1t1:auto_generated.address_a[2]
address_a[3] => altsyncram_i1t1:auto_generated.address_a[3]
address_a[4] => altsyncram_i1t1:auto_generated.address_a[4]
address_a[5] => altsyncram_i1t1:auto_generated.address_a[5]
address_a[6] => altsyncram_i1t1:auto_generated.address_a[6]
address_a[7] => altsyncram_i1t1:auto_generated.address_a[7]
address_b[0] => altsyncram_i1t1:auto_generated.address_b[0]
address_b[1] => altsyncram_i1t1:auto_generated.address_b[1]
address_b[2] => altsyncram_i1t1:auto_generated.address_b[2]
address_b[3] => altsyncram_i1t1:auto_generated.address_b[3]
address_b[4] => altsyncram_i1t1:auto_generated.address_b[4]
address_b[5] => altsyncram_i1t1:auto_generated.address_b[5]
address_b[6] => altsyncram_i1t1:auto_generated.address_b[6]
address_b[7] => altsyncram_i1t1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_i1t1:auto_generated.clock0
clock1 => altsyncram_i1t1:auto_generated.clock1
clocken0 => altsyncram_i1t1:auto_generated.clocken0
clocken1 => altsyncram_i1t1:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_b[0] <= altsyncram_i1t1:auto_generated.q_b[0]
q_b[1] <= altsyncram_i1t1:auto_generated.q_b[1]
q_b[2] <= altsyncram_i1t1:auto_generated.q_b[2]
q_b[3] <= altsyncram_i1t1:auto_generated.q_b[3]
q_b[4] <= altsyncram_i1t1:auto_generated.q_b[4]
q_b[5] <= altsyncram_i1t1:auto_generated.q_b[5]
q_b[6] <= altsyncram_i1t1:auto_generated.q_b[6]
q_b[7] <= altsyncram_i1t1:auto_generated.q_b[7]
q_b[8] <= altsyncram_i1t1:auto_generated.q_b[8]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_1_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated
address_a[0] => altsyncram_ljr1:altsyncram1.address_b[0]
address_a[1] => altsyncram_ljr1:altsyncram1.address_b[1]
address_a[2] => altsyncram_ljr1:altsyncram1.address_b[2]
address_a[3] => altsyncram_ljr1:altsyncram1.address_b[3]
address_a[4] => altsyncram_ljr1:altsyncram1.address_b[4]
address_a[5] => altsyncram_ljr1:altsyncram1.address_b[5]
address_a[6] => altsyncram_ljr1:altsyncram1.address_b[6]
address_a[7] => altsyncram_ljr1:altsyncram1.address_b[7]
address_b[0] => altsyncram_ljr1:altsyncram1.address_a[0]
address_b[1] => altsyncram_ljr1:altsyncram1.address_a[1]
address_b[2] => altsyncram_ljr1:altsyncram1.address_a[2]
address_b[3] => altsyncram_ljr1:altsyncram1.address_a[3]
address_b[4] => altsyncram_ljr1:altsyncram1.address_a[4]
address_b[5] => altsyncram_ljr1:altsyncram1.address_a[5]
address_b[6] => altsyncram_ljr1:altsyncram1.address_a[6]
address_b[7] => altsyncram_ljr1:altsyncram1.address_a[7]
clock0 => altsyncram_ljr1:altsyncram1.clock1
clock1 => altsyncram_ljr1:altsyncram1.clock0
clocken0 => altsyncram_ljr1:altsyncram1.clocken1
clocken1 => altsyncram_ljr1:altsyncram1.clocken0
data_a[0] => altsyncram_ljr1:altsyncram1.data_b[0]
data_a[1] => altsyncram_ljr1:altsyncram1.data_b[1]
data_a[2] => altsyncram_ljr1:altsyncram1.data_b[2]
data_a[3] => altsyncram_ljr1:altsyncram1.data_b[3]
data_a[4] => altsyncram_ljr1:altsyncram1.data_b[4]
data_a[5] => altsyncram_ljr1:altsyncram1.data_b[5]
data_a[6] => altsyncram_ljr1:altsyncram1.data_b[6]
data_a[7] => altsyncram_ljr1:altsyncram1.data_b[7]
data_a[8] => altsyncram_ljr1:altsyncram1.data_b[8]
q_b[0] <= altsyncram_ljr1:altsyncram1.q_a[0]
q_b[1] <= altsyncram_ljr1:altsyncram1.q_a[1]
q_b[2] <= altsyncram_ljr1:altsyncram1.q_a[2]
q_b[3] <= altsyncram_ljr1:altsyncram1.q_a[3]
q_b[4] <= altsyncram_ljr1:altsyncram1.q_a[4]
q_b[5] <= altsyncram_ljr1:altsyncram1.q_a[5]
q_b[6] <= altsyncram_ljr1:altsyncram1.q_a[6]
q_b[7] <= altsyncram_ljr1:altsyncram1.q_a[7]
q_b[8] <= altsyncram_ljr1:altsyncram1.q_a[8]
wren_a => altsyncram_ljr1:altsyncram1.wren_b


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_1_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated|altsyncram_ljr1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[0] => ram_block2a8.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[1] => ram_block2a8.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[2] => ram_block2a8.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[3] => ram_block2a8.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[4] => ram_block2a8.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[5] => ram_block2a8.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[6] => ram_block2a8.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[7] => ram_block2a8.PORTAADDR7
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[0] => ram_block2a8.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[1] => ram_block2a8.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[2] => ram_block2a8.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[3] => ram_block2a8.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[4] => ram_block2a8.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[5] => ram_block2a8.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[6] => ram_block2a8.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[7] => ram_block2a1.PORTBADDR7
address_b[7] => ram_block2a2.PORTBADDR7
address_b[7] => ram_block2a3.PORTBADDR7
address_b[7] => ram_block2a4.PORTBADDR7
address_b[7] => ram_block2a5.PORTBADDR7
address_b[7] => ram_block2a6.PORTBADDR7
address_b[7] => ram_block2a7.PORTBADDR7
address_b[7] => ram_block2a8.PORTBADDR7
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock0 => ram_block2a8.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clock1 => ram_block2a8.CLK1
clocken0 => ram_block2a0.ENA0
clocken0 => ram_block2a1.ENA0
clocken0 => ram_block2a2.ENA0
clocken0 => ram_block2a3.ENA0
clocken0 => ram_block2a4.ENA0
clocken0 => ram_block2a5.ENA0
clocken0 => ram_block2a6.ENA0
clocken0 => ram_block2a7.ENA0
clocken0 => ram_block2a8.ENA0
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
clocken1 => ram_block2a8.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
data_a[8] => ram_block2a8.PORTADATAIN
data_b[0] => ram_block2a0.PORTBDATAIN
data_b[1] => ram_block2a1.PORTBDATAIN
data_b[2] => ram_block2a2.PORTBDATAIN
data_b[3] => ram_block2a3.PORTBDATAIN
data_b[4] => ram_block2a4.PORTBDATAIN
data_b[5] => ram_block2a5.PORTBDATAIN
data_b[6] => ram_block2a6.PORTBDATAIN
data_b[7] => ram_block2a7.PORTBDATAIN
data_b[8] => ram_block2a8.PORTBDATAIN
q_a[0] <= ram_block2a0.PORTADATAOUT
q_a[1] <= ram_block2a1.PORTADATAOUT
q_a[2] <= ram_block2a2.PORTADATAOUT
q_a[3] <= ram_block2a3.PORTADATAOUT
q_a[4] <= ram_block2a4.PORTADATAOUT
q_a[5] <= ram_block2a5.PORTADATAOUT
q_a[6] <= ram_block2a6.PORTADATAOUT
q_a[7] <= ram_block2a7.PORTADATAOUT
q_a[8] <= ram_block2a8.PORTADATAOUT
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
q_b[8] <= ram_block2a8.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a8.PORTAWE
wren_b => ram_block2a0.PORTBRE
wren_b => ram_block2a1.PORTBRE
wren_b => ram_block2a2.PORTBRE
wren_b => ram_block2a3.PORTBRE
wren_b => ram_block2a4.PORTBRE
wren_b => ram_block2a5.PORTBRE
wren_b => ram_block2a6.PORTBRE
wren_b => ram_block2a7.PORTBRE
wren_b => ram_block2a8.PORTBRE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_2_pp
data_in[0] => data_in[0]~8.IN1
data_in[1] => data_in[1]~7.IN1
data_in[2] => data_in[2]~6.IN1
data_in[3] => data_in[3]~5.IN1
data_in[4] => data_in[4]~4.IN1
data_in[5] => data_in[5]~3.IN1
data_in[6] => data_in[6]~2.IN1
data_in[7] => data_in[7]~1.IN1
data_in[8] => data_in[8]~0.IN1
wr_en => wr_en~0.IN1
addr_in[0] => addr_in[0]~7.IN1
addr_in[1] => addr_in[1]~6.IN1
addr_in[2] => addr_in[2]~5.IN1
addr_in[3] => addr_in[3]~4.IN1
addr_in[4] => addr_in[4]~3.IN1
addr_in[5] => addr_in[5]~2.IN1
addr_in[6] => addr_in[6]~1.IN1
addr_in[7] => addr_in[7]~0.IN1
wr_addr[0] => wr_addr[0]~7.IN1
wr_addr[1] => wr_addr[1]~6.IN1
wr_addr[2] => wr_addr[2]~5.IN1
wr_addr[3] => wr_addr[3]~4.IN1
wr_addr[4] => wr_addr[4]~3.IN1
wr_addr[5] => wr_addr[5]~2.IN1
wr_addr[6] => wr_addr[6]~1.IN1
wr_addr[7] => wr_addr[7]~0.IN1
gclk_en => gclk_en~0.IN1
clk_in => clk_in~0.IN1
clk_out => clk_out~0.IN1
data_out[0] <= ram_2pt_var_cen:ram.q
data_out[1] <= ram_2pt_var_cen:ram.q
data_out[2] <= ram_2pt_var_cen:ram.q
data_out[3] <= ram_2pt_var_cen:ram.q
data_out[4] <= ram_2pt_var_cen:ram.q
data_out[5] <= ram_2pt_var_cen:ram.q
data_out[6] <= ram_2pt_var_cen:ram.q
data_out[7] <= ram_2pt_var_cen:ram.q
data_out[8] <= ram_2pt_var_cen:ram.q


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_2_pp|ram_2pt_var_cen:ram
data[0] => data[0]~8.IN1
data[1] => data[1]~7.IN1
data[2] => data[2]~6.IN1
data[3] => data[3]~5.IN1
data[4] => data[4]~4.IN1
data[5] => data[5]~3.IN1
data[6] => data[6]~2.IN1
data[7] => data[7]~1.IN1
data[8] => data[8]~0.IN1
wren => wren~0.IN1
wraddress[0] => wraddress[0]~7.IN1
wraddress[1] => wraddress[1]~6.IN1
wraddress[2] => wraddress[2]~5.IN1
wraddress[3] => wraddress[3]~4.IN1
wraddress[4] => wraddress[4]~3.IN1
wraddress[5] => wraddress[5]~2.IN1
wraddress[6] => wraddress[6]~1.IN1
wraddress[7] => wraddress[7]~0.IN1
rdaddress[0] => rdaddress[0]~7.IN1
rdaddress[1] => rdaddress[1]~6.IN1
rdaddress[2] => rdaddress[2]~5.IN1
rdaddress[3] => rdaddress[3]~4.IN1
rdaddress[4] => rdaddress[4]~3.IN1
rdaddress[5] => rdaddress[5]~2.IN1
rdaddress[6] => rdaddress[6]~1.IN1
rdaddress[7] => rdaddress[7]~0.IN1
rden => ~NO_FANOUT~
wrclock => wrclock~0.IN1
wrclocken => wrclocken~0.IN1
rdclock => rdclock~0.IN1
rdclocken => rdclocken~0.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_2_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
wren_a => altsyncram_i1t1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_i1t1:auto_generated.data_a[0]
data_a[1] => altsyncram_i1t1:auto_generated.data_a[1]
data_a[2] => altsyncram_i1t1:auto_generated.data_a[2]
data_a[3] => altsyncram_i1t1:auto_generated.data_a[3]
data_a[4] => altsyncram_i1t1:auto_generated.data_a[4]
data_a[5] => altsyncram_i1t1:auto_generated.data_a[5]
data_a[6] => altsyncram_i1t1:auto_generated.data_a[6]
data_a[7] => altsyncram_i1t1:auto_generated.data_a[7]
data_a[8] => altsyncram_i1t1:auto_generated.data_a[8]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
address_a[0] => altsyncram_i1t1:auto_generated.address_a[0]
address_a[1] => altsyncram_i1t1:auto_generated.address_a[1]
address_a[2] => altsyncram_i1t1:auto_generated.address_a[2]
address_a[3] => altsyncram_i1t1:auto_generated.address_a[3]
address_a[4] => altsyncram_i1t1:auto_generated.address_a[4]
address_a[5] => altsyncram_i1t1:auto_generated.address_a[5]
address_a[6] => altsyncram_i1t1:auto_generated.address_a[6]
address_a[7] => altsyncram_i1t1:auto_generated.address_a[7]
address_b[0] => altsyncram_i1t1:auto_generated.address_b[0]
address_b[1] => altsyncram_i1t1:auto_generated.address_b[1]
address_b[2] => altsyncram_i1t1:auto_generated.address_b[2]
address_b[3] => altsyncram_i1t1:auto_generated.address_b[3]
address_b[4] => altsyncram_i1t1:auto_generated.address_b[4]
address_b[5] => altsyncram_i1t1:auto_generated.address_b[5]
address_b[6] => altsyncram_i1t1:auto_generated.address_b[6]
address_b[7] => altsyncram_i1t1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_i1t1:auto_generated.clock0
clock1 => altsyncram_i1t1:auto_generated.clock1
clocken0 => altsyncram_i1t1:auto_generated.clocken0
clocken1 => altsyncram_i1t1:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_b[0] <= altsyncram_i1t1:auto_generated.q_b[0]
q_b[1] <= altsyncram_i1t1:auto_generated.q_b[1]
q_b[2] <= altsyncram_i1t1:auto_generated.q_b[2]
q_b[3] <= altsyncram_i1t1:auto_generated.q_b[3]
q_b[4] <= altsyncram_i1t1:auto_generated.q_b[4]
q_b[5] <= altsyncram_i1t1:auto_generated.q_b[5]
q_b[6] <= altsyncram_i1t1:auto_generated.q_b[6]
q_b[7] <= altsyncram_i1t1:auto_generated.q_b[7]
q_b[8] <= altsyncram_i1t1:auto_generated.q_b[8]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_2_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated
address_a[0] => altsyncram_ljr1:altsyncram1.address_b[0]
address_a[1] => altsyncram_ljr1:altsyncram1.address_b[1]
address_a[2] => altsyncram_ljr1:altsyncram1.address_b[2]
address_a[3] => altsyncram_ljr1:altsyncram1.address_b[3]
address_a[4] => altsyncram_ljr1:altsyncram1.address_b[4]
address_a[5] => altsyncram_ljr1:altsyncram1.address_b[5]
address_a[6] => altsyncram_ljr1:altsyncram1.address_b[6]
address_a[7] => altsyncram_ljr1:altsyncram1.address_b[7]
address_b[0] => altsyncram_ljr1:altsyncram1.address_a[0]
address_b[1] => altsyncram_ljr1:altsyncram1.address_a[1]
address_b[2] => altsyncram_ljr1:altsyncram1.address_a[2]
address_b[3] => altsyncram_ljr1:altsyncram1.address_a[3]
address_b[4] => altsyncram_ljr1:altsyncram1.address_a[4]
address_b[5] => altsyncram_ljr1:altsyncram1.address_a[5]
address_b[6] => altsyncram_ljr1:altsyncram1.address_a[6]
address_b[7] => altsyncram_ljr1:altsyncram1.address_a[7]
clock0 => altsyncram_ljr1:altsyncram1.clock1
clock1 => altsyncram_ljr1:altsyncram1.clock0
clocken0 => altsyncram_ljr1:altsyncram1.clocken1
clocken1 => altsyncram_ljr1:altsyncram1.clocken0
data_a[0] => altsyncram_ljr1:altsyncram1.data_b[0]
data_a[1] => altsyncram_ljr1:altsyncram1.data_b[1]
data_a[2] => altsyncram_ljr1:altsyncram1.data_b[2]
data_a[3] => altsyncram_ljr1:altsyncram1.data_b[3]
data_a[4] => altsyncram_ljr1:altsyncram1.data_b[4]
data_a[5] => altsyncram_ljr1:altsyncram1.data_b[5]
data_a[6] => altsyncram_ljr1:altsyncram1.data_b[6]
data_a[7] => altsyncram_ljr1:altsyncram1.data_b[7]
data_a[8] => altsyncram_ljr1:altsyncram1.data_b[8]
q_b[0] <= altsyncram_ljr1:altsyncram1.q_a[0]
q_b[1] <= altsyncram_ljr1:altsyncram1.q_a[1]
q_b[2] <= altsyncram_ljr1:altsyncram1.q_a[2]
q_b[3] <= altsyncram_ljr1:altsyncram1.q_a[3]
q_b[4] <= altsyncram_ljr1:altsyncram1.q_a[4]
q_b[5] <= altsyncram_ljr1:altsyncram1.q_a[5]
q_b[6] <= altsyncram_ljr1:altsyncram1.q_a[6]
q_b[7] <= altsyncram_ljr1:altsyncram1.q_a[7]
q_b[8] <= altsyncram_ljr1:altsyncram1.q_a[8]
wren_a => altsyncram_ljr1:altsyncram1.wren_b


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_2_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated|altsyncram_ljr1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[0] => ram_block2a8.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[1] => ram_block2a8.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[2] => ram_block2a8.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[3] => ram_block2a8.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[4] => ram_block2a8.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[5] => ram_block2a8.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[6] => ram_block2a8.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[7] => ram_block2a8.PORTAADDR7
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[0] => ram_block2a8.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[1] => ram_block2a8.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[2] => ram_block2a8.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[3] => ram_block2a8.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[4] => ram_block2a8.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[5] => ram_block2a8.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[6] => ram_block2a8.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[7] => ram_block2a1.PORTBADDR7
address_b[7] => ram_block2a2.PORTBADDR7
address_b[7] => ram_block2a3.PORTBADDR7
address_b[7] => ram_block2a4.PORTBADDR7
address_b[7] => ram_block2a5.PORTBADDR7
address_b[7] => ram_block2a6.PORTBADDR7
address_b[7] => ram_block2a7.PORTBADDR7
address_b[7] => ram_block2a8.PORTBADDR7
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock0 => ram_block2a8.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clock1 => ram_block2a8.CLK1
clocken0 => ram_block2a0.ENA0
clocken0 => ram_block2a1.ENA0
clocken0 => ram_block2a2.ENA0
clocken0 => ram_block2a3.ENA0
clocken0 => ram_block2a4.ENA0
clocken0 => ram_block2a5.ENA0
clocken0 => ram_block2a6.ENA0
clocken0 => ram_block2a7.ENA0
clocken0 => ram_block2a8.ENA0
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
clocken1 => ram_block2a8.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
data_a[8] => ram_block2a8.PORTADATAIN
data_b[0] => ram_block2a0.PORTBDATAIN
data_b[1] => ram_block2a1.PORTBDATAIN
data_b[2] => ram_block2a2.PORTBDATAIN
data_b[3] => ram_block2a3.PORTBDATAIN
data_b[4] => ram_block2a4.PORTBDATAIN
data_b[5] => ram_block2a5.PORTBDATAIN
data_b[6] => ram_block2a6.PORTBDATAIN
data_b[7] => ram_block2a7.PORTBDATAIN
data_b[8] => ram_block2a8.PORTBDATAIN
q_a[0] <= ram_block2a0.PORTADATAOUT
q_a[1] <= ram_block2a1.PORTADATAOUT
q_a[2] <= ram_block2a2.PORTADATAOUT
q_a[3] <= ram_block2a3.PORTADATAOUT
q_a[4] <= ram_block2a4.PORTADATAOUT
q_a[5] <= ram_block2a5.PORTADATAOUT
q_a[6] <= ram_block2a6.PORTADATAOUT
q_a[7] <= ram_block2a7.PORTADATAOUT
q_a[8] <= ram_block2a8.PORTADATAOUT
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
q_b[8] <= ram_block2a8.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a8.PORTAWE
wren_b => ram_block2a0.PORTBRE
wren_b => ram_block2a1.PORTBRE
wren_b => ram_block2a2.PORTBRE
wren_b => ram_block2a3.PORTBRE
wren_b => ram_block2a4.PORTBRE
wren_b => ram_block2a5.PORTBRE
wren_b => ram_block2a6.PORTBRE
wren_b => ram_block2a7.PORTBRE
wren_b => ram_block2a8.PORTBRE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_3_pp
data_in[0] => data_in[0]~8.IN1
data_in[1] => data_in[1]~7.IN1
data_in[2] => data_in[2]~6.IN1
data_in[3] => data_in[3]~5.IN1
data_in[4] => data_in[4]~4.IN1
data_in[5] => data_in[5]~3.IN1
data_in[6] => data_in[6]~2.IN1
data_in[7] => data_in[7]~1.IN1
data_in[8] => data_in[8]~0.IN1
wr_en => wr_en~0.IN1
addr_in[0] => addr_in[0]~7.IN1
addr_in[1] => addr_in[1]~6.IN1
addr_in[2] => addr_in[2]~5.IN1
addr_in[3] => addr_in[3]~4.IN1
addr_in[4] => addr_in[4]~3.IN1
addr_in[5] => addr_in[5]~2.IN1
addr_in[6] => addr_in[6]~1.IN1
addr_in[7] => addr_in[7]~0.IN1
wr_addr[0] => wr_addr[0]~7.IN1
wr_addr[1] => wr_addr[1]~6.IN1
wr_addr[2] => wr_addr[2]~5.IN1
wr_addr[3] => wr_addr[3]~4.IN1
wr_addr[4] => wr_addr[4]~3.IN1
wr_addr[5] => wr_addr[5]~2.IN1
wr_addr[6] => wr_addr[6]~1.IN1
wr_addr[7] => wr_addr[7]~0.IN1
gclk_en => gclk_en~0.IN1
clk_in => clk_in~0.IN1
clk_out => clk_out~0.IN1
data_out[0] <= ram_2pt_var_cen:ram.q
data_out[1] <= ram_2pt_var_cen:ram.q
data_out[2] <= ram_2pt_var_cen:ram.q
data_out[3] <= ram_2pt_var_cen:ram.q
data_out[4] <= ram_2pt_var_cen:ram.q
data_out[5] <= ram_2pt_var_cen:ram.q
data_out[6] <= ram_2pt_var_cen:ram.q
data_out[7] <= ram_2pt_var_cen:ram.q
data_out[8] <= ram_2pt_var_cen:ram.q


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_3_pp|ram_2pt_var_cen:ram
data[0] => data[0]~8.IN1
data[1] => data[1]~7.IN1
data[2] => data[2]~6.IN1
data[3] => data[3]~5.IN1
data[4] => data[4]~4.IN1
data[5] => data[5]~3.IN1
data[6] => data[6]~2.IN1
data[7] => data[7]~1.IN1
data[8] => data[8]~0.IN1
wren => wren~0.IN1
wraddress[0] => wraddress[0]~7.IN1
wraddress[1] => wraddress[1]~6.IN1
wraddress[2] => wraddress[2]~5.IN1
wraddress[3] => wraddress[3]~4.IN1
wraddress[4] => wraddress[4]~3.IN1
wraddress[5] => wraddress[5]~2.IN1
wraddress[6] => wraddress[6]~1.IN1
wraddress[7] => wraddress[7]~0.IN1
rdaddress[0] => rdaddress[0]~7.IN1
rdaddress[1] => rdaddress[1]~6.IN1
rdaddress[2] => rdaddress[2]~5.IN1
rdaddress[3] => rdaddress[3]~4.IN1
rdaddress[4] => rdaddress[4]~3.IN1
rdaddress[5] => rdaddress[5]~2.IN1
rdaddress[6] => rdaddress[6]~1.IN1
rdaddress[7] => rdaddress[7]~0.IN1
rden => ~NO_FANOUT~
wrclock => wrclock~0.IN1
wrclocken => wrclocken~0.IN1
rdclock => rdclock~0.IN1
rdclocken => rdclocken~0.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_3_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
wren_a => altsyncram_i1t1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_i1t1:auto_generated.data_a[0]
data_a[1] => altsyncram_i1t1:auto_generated.data_a[1]
data_a[2] => altsyncram_i1t1:auto_generated.data_a[2]
data_a[3] => altsyncram_i1t1:auto_generated.data_a[3]
data_a[4] => altsyncram_i1t1:auto_generated.data_a[4]
data_a[5] => altsyncram_i1t1:auto_generated.data_a[5]
data_a[6] => altsyncram_i1t1:auto_generated.data_a[6]
data_a[7] => altsyncram_i1t1:auto_generated.data_a[7]
data_a[8] => altsyncram_i1t1:auto_generated.data_a[8]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
address_a[0] => altsyncram_i1t1:auto_generated.address_a[0]
address_a[1] => altsyncram_i1t1:auto_generated.address_a[1]
address_a[2] => altsyncram_i1t1:auto_generated.address_a[2]
address_a[3] => altsyncram_i1t1:auto_generated.address_a[3]
address_a[4] => altsyncram_i1t1:auto_generated.address_a[4]
address_a[5] => altsyncram_i1t1:auto_generated.address_a[5]
address_a[6] => altsyncram_i1t1:auto_generated.address_a[6]
address_a[7] => altsyncram_i1t1:auto_generated.address_a[7]
address_b[0] => altsyncram_i1t1:auto_generated.address_b[0]
address_b[1] => altsyncram_i1t1:auto_generated.address_b[1]
address_b[2] => altsyncram_i1t1:auto_generated.address_b[2]
address_b[3] => altsyncram_i1t1:auto_generated.address_b[3]
address_b[4] => altsyncram_i1t1:auto_generated.address_b[4]
address_b[5] => altsyncram_i1t1:auto_generated.address_b[5]
address_b[6] => altsyncram_i1t1:auto_generated.address_b[6]
address_b[7] => altsyncram_i1t1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_i1t1:auto_generated.clock0
clock1 => altsyncram_i1t1:auto_generated.clock1
clocken0 => altsyncram_i1t1:auto_generated.clocken0
clocken1 => altsyncram_i1t1:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_b[0] <= altsyncram_i1t1:auto_generated.q_b[0]
q_b[1] <= altsyncram_i1t1:auto_generated.q_b[1]
q_b[2] <= altsyncram_i1t1:auto_generated.q_b[2]
q_b[3] <= altsyncram_i1t1:auto_generated.q_b[3]
q_b[4] <= altsyncram_i1t1:auto_generated.q_b[4]
q_b[5] <= altsyncram_i1t1:auto_generated.q_b[5]
q_b[6] <= altsyncram_i1t1:auto_generated.q_b[6]
q_b[7] <= altsyncram_i1t1:auto_generated.q_b[7]
q_b[8] <= altsyncram_i1t1:auto_generated.q_b[8]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_3_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated
address_a[0] => altsyncram_ljr1:altsyncram1.address_b[0]
address_a[1] => altsyncram_ljr1:altsyncram1.address_b[1]
address_a[2] => altsyncram_ljr1:altsyncram1.address_b[2]
address_a[3] => altsyncram_ljr1:altsyncram1.address_b[3]
address_a[4] => altsyncram_ljr1:altsyncram1.address_b[4]
address_a[5] => altsyncram_ljr1:altsyncram1.address_b[5]
address_a[6] => altsyncram_ljr1:altsyncram1.address_b[6]
address_a[7] => altsyncram_ljr1:altsyncram1.address_b[7]
address_b[0] => altsyncram_ljr1:altsyncram1.address_a[0]
address_b[1] => altsyncram_ljr1:altsyncram1.address_a[1]
address_b[2] => altsyncram_ljr1:altsyncram1.address_a[2]
address_b[3] => altsyncram_ljr1:altsyncram1.address_a[3]
address_b[4] => altsyncram_ljr1:altsyncram1.address_a[4]
address_b[5] => altsyncram_ljr1:altsyncram1.address_a[5]
address_b[6] => altsyncram_ljr1:altsyncram1.address_a[6]
address_b[7] => altsyncram_ljr1:altsyncram1.address_a[7]
clock0 => altsyncram_ljr1:altsyncram1.clock1
clock1 => altsyncram_ljr1:altsyncram1.clock0
clocken0 => altsyncram_ljr1:altsyncram1.clocken1
clocken1 => altsyncram_ljr1:altsyncram1.clocken0
data_a[0] => altsyncram_ljr1:altsyncram1.data_b[0]
data_a[1] => altsyncram_ljr1:altsyncram1.data_b[1]
data_a[2] => altsyncram_ljr1:altsyncram1.data_b[2]
data_a[3] => altsyncram_ljr1:altsyncram1.data_b[3]
data_a[4] => altsyncram_ljr1:altsyncram1.data_b[4]
data_a[5] => altsyncram_ljr1:altsyncram1.data_b[5]
data_a[6] => altsyncram_ljr1:altsyncram1.data_b[6]
data_a[7] => altsyncram_ljr1:altsyncram1.data_b[7]
data_a[8] => altsyncram_ljr1:altsyncram1.data_b[8]
q_b[0] <= altsyncram_ljr1:altsyncram1.q_a[0]
q_b[1] <= altsyncram_ljr1:altsyncram1.q_a[1]
q_b[2] <= altsyncram_ljr1:altsyncram1.q_a[2]
q_b[3] <= altsyncram_ljr1:altsyncram1.q_a[3]
q_b[4] <= altsyncram_ljr1:altsyncram1.q_a[4]
q_b[5] <= altsyncram_ljr1:altsyncram1.q_a[5]
q_b[6] <= altsyncram_ljr1:altsyncram1.q_a[6]
q_b[7] <= altsyncram_ljr1:altsyncram1.q_a[7]
q_b[8] <= altsyncram_ljr1:altsyncram1.q_a[8]
wren_a => altsyncram_ljr1:altsyncram1.wren_b


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_3_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated|altsyncram_ljr1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[0] => ram_block2a8.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[1] => ram_block2a8.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[2] => ram_block2a8.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[3] => ram_block2a8.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[4] => ram_block2a8.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[5] => ram_block2a8.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[6] => ram_block2a8.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[7] => ram_block2a8.PORTAADDR7
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[0] => ram_block2a8.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[1] => ram_block2a8.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[2] => ram_block2a8.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[3] => ram_block2a8.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[4] => ram_block2a8.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[5] => ram_block2a8.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[6] => ram_block2a8.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[7] => ram_block2a1.PORTBADDR7
address_b[7] => ram_block2a2.PORTBADDR7
address_b[7] => ram_block2a3.PORTBADDR7
address_b[7] => ram_block2a4.PORTBADDR7
address_b[7] => ram_block2a5.PORTBADDR7
address_b[7] => ram_block2a6.PORTBADDR7
address_b[7] => ram_block2a7.PORTBADDR7
address_b[7] => ram_block2a8.PORTBADDR7
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock0 => ram_block2a8.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clock1 => ram_block2a8.CLK1
clocken0 => ram_block2a0.ENA0
clocken0 => ram_block2a1.ENA0
clocken0 => ram_block2a2.ENA0
clocken0 => ram_block2a3.ENA0
clocken0 => ram_block2a4.ENA0
clocken0 => ram_block2a5.ENA0
clocken0 => ram_block2a6.ENA0
clocken0 => ram_block2a7.ENA0
clocken0 => ram_block2a8.ENA0
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
clocken1 => ram_block2a8.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
data_a[8] => ram_block2a8.PORTADATAIN
data_b[0] => ram_block2a0.PORTBDATAIN
data_b[1] => ram_block2a1.PORTBDATAIN
data_b[2] => ram_block2a2.PORTBDATAIN
data_b[3] => ram_block2a3.PORTBDATAIN
data_b[4] => ram_block2a4.PORTBDATAIN
data_b[5] => ram_block2a5.PORTBDATAIN
data_b[6] => ram_block2a6.PORTBDATAIN
data_b[7] => ram_block2a7.PORTBDATAIN
data_b[8] => ram_block2a8.PORTBDATAIN
q_a[0] <= ram_block2a0.PORTADATAOUT
q_a[1] <= ram_block2a1.PORTADATAOUT
q_a[2] <= ram_block2a2.PORTADATAOUT
q_a[3] <= ram_block2a3.PORTADATAOUT
q_a[4] <= ram_block2a4.PORTADATAOUT
q_a[5] <= ram_block2a5.PORTADATAOUT
q_a[6] <= ram_block2a6.PORTADATAOUT
q_a[7] <= ram_block2a7.PORTADATAOUT
q_a[8] <= ram_block2a8.PORTADATAOUT
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
q_b[8] <= ram_block2a8.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a8.PORTAWE
wren_b => ram_block2a0.PORTBRE
wren_b => ram_block2a1.PORTBRE
wren_b => ram_block2a2.PORTBRE
wren_b => ram_block2a3.PORTBRE
wren_b => ram_block2a4.PORTBRE
wren_b => ram_block2a5.PORTBRE
wren_b => ram_block2a6.PORTBRE
wren_b => ram_block2a7.PORTBRE
wren_b => ram_block2a8.PORTBRE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_4_pp
data_in[0] => data_in[0]~8.IN1
data_in[1] => data_in[1]~7.IN1
data_in[2] => data_in[2]~6.IN1
data_in[3] => data_in[3]~5.IN1
data_in[4] => data_in[4]~4.IN1
data_in[5] => data_in[5]~3.IN1
data_in[6] => data_in[6]~2.IN1
data_in[7] => data_in[7]~1.IN1
data_in[8] => data_in[8]~0.IN1
wr_en => wr_en~0.IN1
addr_in[0] => addr_in[0]~7.IN1
addr_in[1] => addr_in[1]~6.IN1
addr_in[2] => addr_in[2]~5.IN1
addr_in[3] => addr_in[3]~4.IN1
addr_in[4] => addr_in[4]~3.IN1
addr_in[5] => addr_in[5]~2.IN1
addr_in[6] => addr_in[6]~1.IN1
addr_in[7] => addr_in[7]~0.IN1
wr_addr[0] => wr_addr[0]~7.IN1
wr_addr[1] => wr_addr[1]~6.IN1
wr_addr[2] => wr_addr[2]~5.IN1
wr_addr[3] => wr_addr[3]~4.IN1
wr_addr[4] => wr_addr[4]~3.IN1
wr_addr[5] => wr_addr[5]~2.IN1
wr_addr[6] => wr_addr[6]~1.IN1
wr_addr[7] => wr_addr[7]~0.IN1
gclk_en => gclk_en~0.IN1
clk_in => clk_in~0.IN1
clk_out => clk_out~0.IN1
data_out[0] <= ram_2pt_var_cen:ram.q
data_out[1] <= ram_2pt_var_cen:ram.q
data_out[2] <= ram_2pt_var_cen:ram.q
data_out[3] <= ram_2pt_var_cen:ram.q
data_out[4] <= ram_2pt_var_cen:ram.q
data_out[5] <= ram_2pt_var_cen:ram.q
data_out[6] <= ram_2pt_var_cen:ram.q
data_out[7] <= ram_2pt_var_cen:ram.q
data_out[8] <= ram_2pt_var_cen:ram.q


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_4_pp|ram_2pt_var_cen:ram
data[0] => data[0]~8.IN1
data[1] => data[1]~7.IN1
data[2] => data[2]~6.IN1
data[3] => data[3]~5.IN1
data[4] => data[4]~4.IN1
data[5] => data[5]~3.IN1
data[6] => data[6]~2.IN1
data[7] => data[7]~1.IN1
data[8] => data[8]~0.IN1
wren => wren~0.IN1
wraddress[0] => wraddress[0]~7.IN1
wraddress[1] => wraddress[1]~6.IN1
wraddress[2] => wraddress[2]~5.IN1
wraddress[3] => wraddress[3]~4.IN1
wraddress[4] => wraddress[4]~3.IN1
wraddress[5] => wraddress[5]~2.IN1
wraddress[6] => wraddress[6]~1.IN1
wraddress[7] => wraddress[7]~0.IN1
rdaddress[0] => rdaddress[0]~7.IN1
rdaddress[1] => rdaddress[1]~6.IN1
rdaddress[2] => rdaddress[2]~5.IN1
rdaddress[3] => rdaddress[3]~4.IN1
rdaddress[4] => rdaddress[4]~3.IN1
rdaddress[5] => rdaddress[5]~2.IN1
rdaddress[6] => rdaddress[6]~1.IN1
rdaddress[7] => rdaddress[7]~0.IN1
rden => ~NO_FANOUT~
wrclock => wrclock~0.IN1
wrclocken => wrclocken~0.IN1
rdclock => rdclock~0.IN1
rdclocken => rdclocken~0.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_4_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
wren_a => altsyncram_i1t1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_i1t1:auto_generated.data_a[0]
data_a[1] => altsyncram_i1t1:auto_generated.data_a[1]
data_a[2] => altsyncram_i1t1:auto_generated.data_a[2]
data_a[3] => altsyncram_i1t1:auto_generated.data_a[3]
data_a[4] => altsyncram_i1t1:auto_generated.data_a[4]
data_a[5] => altsyncram_i1t1:auto_generated.data_a[5]
data_a[6] => altsyncram_i1t1:auto_generated.data_a[6]
data_a[7] => altsyncram_i1t1:auto_generated.data_a[7]
data_a[8] => altsyncram_i1t1:auto_generated.data_a[8]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
address_a[0] => altsyncram_i1t1:auto_generated.address_a[0]
address_a[1] => altsyncram_i1t1:auto_generated.address_a[1]
address_a[2] => altsyncram_i1t1:auto_generated.address_a[2]
address_a[3] => altsyncram_i1t1:auto_generated.address_a[3]
address_a[4] => altsyncram_i1t1:auto_generated.address_a[4]
address_a[5] => altsyncram_i1t1:auto_generated.address_a[5]
address_a[6] => altsyncram_i1t1:auto_generated.address_a[6]
address_a[7] => altsyncram_i1t1:auto_generated.address_a[7]
address_b[0] => altsyncram_i1t1:auto_generated.address_b[0]
address_b[1] => altsyncram_i1t1:auto_generated.address_b[1]
address_b[2] => altsyncram_i1t1:auto_generated.address_b[2]
address_b[3] => altsyncram_i1t1:auto_generated.address_b[3]
address_b[4] => altsyncram_i1t1:auto_generated.address_b[4]
address_b[5] => altsyncram_i1t1:auto_generated.address_b[5]
address_b[6] => altsyncram_i1t1:auto_generated.address_b[6]
address_b[7] => altsyncram_i1t1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_i1t1:auto_generated.clock0
clock1 => altsyncram_i1t1:auto_generated.clock1
clocken0 => altsyncram_i1t1:auto_generated.clocken0
clocken1 => altsyncram_i1t1:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_b[0] <= altsyncram_i1t1:auto_generated.q_b[0]
q_b[1] <= altsyncram_i1t1:auto_generated.q_b[1]
q_b[2] <= altsyncram_i1t1:auto_generated.q_b[2]
q_b[3] <= altsyncram_i1t1:auto_generated.q_b[3]
q_b[4] <= altsyncram_i1t1:auto_generated.q_b[4]
q_b[5] <= altsyncram_i1t1:auto_generated.q_b[5]
q_b[6] <= altsyncram_i1t1:auto_generated.q_b[6]
q_b[7] <= altsyncram_i1t1:auto_generated.q_b[7]
q_b[8] <= altsyncram_i1t1:auto_generated.q_b[8]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_4_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated
address_a[0] => altsyncram_ljr1:altsyncram1.address_b[0]
address_a[1] => altsyncram_ljr1:altsyncram1.address_b[1]
address_a[2] => altsyncram_ljr1:altsyncram1.address_b[2]
address_a[3] => altsyncram_ljr1:altsyncram1.address_b[3]
address_a[4] => altsyncram_ljr1:altsyncram1.address_b[4]
address_a[5] => altsyncram_ljr1:altsyncram1.address_b[5]
address_a[6] => altsyncram_ljr1:altsyncram1.address_b[6]
address_a[7] => altsyncram_ljr1:altsyncram1.address_b[7]
address_b[0] => altsyncram_ljr1:altsyncram1.address_a[0]
address_b[1] => altsyncram_ljr1:altsyncram1.address_a[1]
address_b[2] => altsyncram_ljr1:altsyncram1.address_a[2]
address_b[3] => altsyncram_ljr1:altsyncram1.address_a[3]
address_b[4] => altsyncram_ljr1:altsyncram1.address_a[4]
address_b[5] => altsyncram_ljr1:altsyncram1.address_a[5]
address_b[6] => altsyncram_ljr1:altsyncram1.address_a[6]
address_b[7] => altsyncram_ljr1:altsyncram1.address_a[7]
clock0 => altsyncram_ljr1:altsyncram1.clock1
clock1 => altsyncram_ljr1:altsyncram1.clock0
clocken0 => altsyncram_ljr1:altsyncram1.clocken1
clocken1 => altsyncram_ljr1:altsyncram1.clocken0
data_a[0] => altsyncram_ljr1:altsyncram1.data_b[0]
data_a[1] => altsyncram_ljr1:altsyncram1.data_b[1]
data_a[2] => altsyncram_ljr1:altsyncram1.data_b[2]
data_a[3] => altsyncram_ljr1:altsyncram1.data_b[3]
data_a[4] => altsyncram_ljr1:altsyncram1.data_b[4]
data_a[5] => altsyncram_ljr1:altsyncram1.data_b[5]
data_a[6] => altsyncram_ljr1:altsyncram1.data_b[6]
data_a[7] => altsyncram_ljr1:altsyncram1.data_b[7]
data_a[8] => altsyncram_ljr1:altsyncram1.data_b[8]
q_b[0] <= altsyncram_ljr1:altsyncram1.q_a[0]
q_b[1] <= altsyncram_ljr1:altsyncram1.q_a[1]
q_b[2] <= altsyncram_ljr1:altsyncram1.q_a[2]
q_b[3] <= altsyncram_ljr1:altsyncram1.q_a[3]
q_b[4] <= altsyncram_ljr1:altsyncram1.q_a[4]
q_b[5] <= altsyncram_ljr1:altsyncram1.q_a[5]
q_b[6] <= altsyncram_ljr1:altsyncram1.q_a[6]
q_b[7] <= altsyncram_ljr1:altsyncram1.q_a[7]
q_b[8] <= altsyncram_ljr1:altsyncram1.q_a[8]
wren_a => altsyncram_ljr1:altsyncram1.wren_b


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_4_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated|altsyncram_ljr1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[0] => ram_block2a8.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[1] => ram_block2a8.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[2] => ram_block2a8.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[3] => ram_block2a8.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[4] => ram_block2a8.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[5] => ram_block2a8.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[6] => ram_block2a8.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[7] => ram_block2a8.PORTAADDR7
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[0] => ram_block2a8.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[1] => ram_block2a8.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[2] => ram_block2a8.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[3] => ram_block2a8.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[4] => ram_block2a8.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[5] => ram_block2a8.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[6] => ram_block2a8.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[7] => ram_block2a1.PORTBADDR7
address_b[7] => ram_block2a2.PORTBADDR7
address_b[7] => ram_block2a3.PORTBADDR7
address_b[7] => ram_block2a4.PORTBADDR7
address_b[7] => ram_block2a5.PORTBADDR7
address_b[7] => ram_block2a6.PORTBADDR7
address_b[7] => ram_block2a7.PORTBADDR7
address_b[7] => ram_block2a8.PORTBADDR7
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock0 => ram_block2a8.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clock1 => ram_block2a8.CLK1
clocken0 => ram_block2a0.ENA0
clocken0 => ram_block2a1.ENA0
clocken0 => ram_block2a2.ENA0
clocken0 => ram_block2a3.ENA0
clocken0 => ram_block2a4.ENA0
clocken0 => ram_block2a5.ENA0
clocken0 => ram_block2a6.ENA0
clocken0 => ram_block2a7.ENA0
clocken0 => ram_block2a8.ENA0
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
clocken1 => ram_block2a8.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
data_a[8] => ram_block2a8.PORTADATAIN
data_b[0] => ram_block2a0.PORTBDATAIN
data_b[1] => ram_block2a1.PORTBDATAIN
data_b[2] => ram_block2a2.PORTBDATAIN
data_b[3] => ram_block2a3.PORTBDATAIN
data_b[4] => ram_block2a4.PORTBDATAIN
data_b[5] => ram_block2a5.PORTBDATAIN
data_b[6] => ram_block2a6.PORTBDATAIN
data_b[7] => ram_block2a7.PORTBDATAIN
data_b[8] => ram_block2a8.PORTBDATAIN
q_a[0] <= ram_block2a0.PORTADATAOUT
q_a[1] <= ram_block2a1.PORTADATAOUT
q_a[2] <= ram_block2a2.PORTADATAOUT
q_a[3] <= ram_block2a3.PORTADATAOUT
q_a[4] <= ram_block2a4.PORTADATAOUT
q_a[5] <= ram_block2a5.PORTADATAOUT
q_a[6] <= ram_block2a6.PORTADATAOUT
q_a[7] <= ram_block2a7.PORTADATAOUT
q_a[8] <= ram_block2a8.PORTADATAOUT
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
q_b[8] <= ram_block2a8.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a8.PORTAWE
wren_b => ram_block2a0.PORTBRE
wren_b => ram_block2a1.PORTBRE
wren_b => ram_block2a2.PORTBRE
wren_b => ram_block2a3.PORTBRE
wren_b => ram_block2a4.PORTBRE
wren_b => ram_block2a5.PORTBRE
wren_b => ram_block2a6.PORTBRE
wren_b => ram_block2a7.PORTBRE
wren_b => ram_block2a8.PORTBRE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_5_pp
data_in[0] => data_in[0]~8.IN1
data_in[1] => data_in[1]~7.IN1
data_in[2] => data_in[2]~6.IN1
data_in[3] => data_in[3]~5.IN1
data_in[4] => data_in[4]~4.IN1
data_in[5] => data_in[5]~3.IN1
data_in[6] => data_in[6]~2.IN1
data_in[7] => data_in[7]~1.IN1
data_in[8] => data_in[8]~0.IN1
wr_en => wr_en~0.IN1
addr_in[0] => addr_in[0]~7.IN1
addr_in[1] => addr_in[1]~6.IN1
addr_in[2] => addr_in[2]~5.IN1
addr_in[3] => addr_in[3]~4.IN1
addr_in[4] => addr_in[4]~3.IN1
addr_in[5] => addr_in[5]~2.IN1
addr_in[6] => addr_in[6]~1.IN1
addr_in[7] => addr_in[7]~0.IN1
wr_addr[0] => wr_addr[0]~7.IN1
wr_addr[1] => wr_addr[1]~6.IN1
wr_addr[2] => wr_addr[2]~5.IN1
wr_addr[3] => wr_addr[3]~4.IN1
wr_addr[4] => wr_addr[4]~3.IN1
wr_addr[5] => wr_addr[5]~2.IN1
wr_addr[6] => wr_addr[6]~1.IN1
wr_addr[7] => wr_addr[7]~0.IN1
gclk_en => gclk_en~0.IN1
clk_in => clk_in~0.IN1
clk_out => clk_out~0.IN1
data_out[0] <= ram_2pt_var_cen:ram.q
data_out[1] <= ram_2pt_var_cen:ram.q
data_out[2] <= ram_2pt_var_cen:ram.q
data_out[3] <= ram_2pt_var_cen:ram.q
data_out[4] <= ram_2pt_var_cen:ram.q
data_out[5] <= ram_2pt_var_cen:ram.q
data_out[6] <= ram_2pt_var_cen:ram.q
data_out[7] <= ram_2pt_var_cen:ram.q
data_out[8] <= ram_2pt_var_cen:ram.q


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_5_pp|ram_2pt_var_cen:ram
data[0] => data[0]~8.IN1
data[1] => data[1]~7.IN1
data[2] => data[2]~6.IN1
data[3] => data[3]~5.IN1
data[4] => data[4]~4.IN1
data[5] => data[5]~3.IN1
data[6] => data[6]~2.IN1
data[7] => data[7]~1.IN1
data[8] => data[8]~0.IN1
wren => wren~0.IN1
wraddress[0] => wraddress[0]~7.IN1
wraddress[1] => wraddress[1]~6.IN1
wraddress[2] => wraddress[2]~5.IN1
wraddress[3] => wraddress[3]~4.IN1
wraddress[4] => wraddress[4]~3.IN1
wraddress[5] => wraddress[5]~2.IN1
wraddress[6] => wraddress[6]~1.IN1
wraddress[7] => wraddress[7]~0.IN1
rdaddress[0] => rdaddress[0]~7.IN1
rdaddress[1] => rdaddress[1]~6.IN1
rdaddress[2] => rdaddress[2]~5.IN1
rdaddress[3] => rdaddress[3]~4.IN1
rdaddress[4] => rdaddress[4]~3.IN1
rdaddress[5] => rdaddress[5]~2.IN1
rdaddress[6] => rdaddress[6]~1.IN1
rdaddress[7] => rdaddress[7]~0.IN1
rden => ~NO_FANOUT~
wrclock => wrclock~0.IN1
wrclocken => wrclocken~0.IN1
rdclock => rdclock~0.IN1
rdclocken => rdclocken~0.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_5_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
wren_a => altsyncram_i1t1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_i1t1:auto_generated.data_a[0]
data_a[1] => altsyncram_i1t1:auto_generated.data_a[1]
data_a[2] => altsyncram_i1t1:auto_generated.data_a[2]
data_a[3] => altsyncram_i1t1:auto_generated.data_a[3]
data_a[4] => altsyncram_i1t1:auto_generated.data_a[4]
data_a[5] => altsyncram_i1t1:auto_generated.data_a[5]
data_a[6] => altsyncram_i1t1:auto_generated.data_a[6]
data_a[7] => altsyncram_i1t1:auto_generated.data_a[7]
data_a[8] => altsyncram_i1t1:auto_generated.data_a[8]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
address_a[0] => altsyncram_i1t1:auto_generated.address_a[0]
address_a[1] => altsyncram_i1t1:auto_generated.address_a[1]
address_a[2] => altsyncram_i1t1:auto_generated.address_a[2]
address_a[3] => altsyncram_i1t1:auto_generated.address_a[3]
address_a[4] => altsyncram_i1t1:auto_generated.address_a[4]
address_a[5] => altsyncram_i1t1:auto_generated.address_a[5]
address_a[6] => altsyncram_i1t1:auto_generated.address_a[6]
address_a[7] => altsyncram_i1t1:auto_generated.address_a[7]
address_b[0] => altsyncram_i1t1:auto_generated.address_b[0]
address_b[1] => altsyncram_i1t1:auto_generated.address_b[1]
address_b[2] => altsyncram_i1t1:auto_generated.address_b[2]
address_b[3] => altsyncram_i1t1:auto_generated.address_b[3]
address_b[4] => altsyncram_i1t1:auto_generated.address_b[4]
address_b[5] => altsyncram_i1t1:auto_generated.address_b[5]
address_b[6] => altsyncram_i1t1:auto_generated.address_b[6]
address_b[7] => altsyncram_i1t1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_i1t1:auto_generated.clock0
clock1 => altsyncram_i1t1:auto_generated.clock1
clocken0 => altsyncram_i1t1:auto_generated.clocken0
clocken1 => altsyncram_i1t1:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_b[0] <= altsyncram_i1t1:auto_generated.q_b[0]
q_b[1] <= altsyncram_i1t1:auto_generated.q_b[1]
q_b[2] <= altsyncram_i1t1:auto_generated.q_b[2]
q_b[3] <= altsyncram_i1t1:auto_generated.q_b[3]
q_b[4] <= altsyncram_i1t1:auto_generated.q_b[4]
q_b[5] <= altsyncram_i1t1:auto_generated.q_b[5]
q_b[6] <= altsyncram_i1t1:auto_generated.q_b[6]
q_b[7] <= altsyncram_i1t1:auto_generated.q_b[7]
q_b[8] <= altsyncram_i1t1:auto_generated.q_b[8]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_5_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated
address_a[0] => altsyncram_ljr1:altsyncram1.address_b[0]
address_a[1] => altsyncram_ljr1:altsyncram1.address_b[1]
address_a[2] => altsyncram_ljr1:altsyncram1.address_b[2]
address_a[3] => altsyncram_ljr1:altsyncram1.address_b[3]
address_a[4] => altsyncram_ljr1:altsyncram1.address_b[4]
address_a[5] => altsyncram_ljr1:altsyncram1.address_b[5]
address_a[6] => altsyncram_ljr1:altsyncram1.address_b[6]
address_a[7] => altsyncram_ljr1:altsyncram1.address_b[7]
address_b[0] => altsyncram_ljr1:altsyncram1.address_a[0]
address_b[1] => altsyncram_ljr1:altsyncram1.address_a[1]
address_b[2] => altsyncram_ljr1:altsyncram1.address_a[2]
address_b[3] => altsyncram_ljr1:altsyncram1.address_a[3]
address_b[4] => altsyncram_ljr1:altsyncram1.address_a[4]
address_b[5] => altsyncram_ljr1:altsyncram1.address_a[5]
address_b[6] => altsyncram_ljr1:altsyncram1.address_a[6]
address_b[7] => altsyncram_ljr1:altsyncram1.address_a[7]
clock0 => altsyncram_ljr1:altsyncram1.clock1
clock1 => altsyncram_ljr1:altsyncram1.clock0
clocken0 => altsyncram_ljr1:altsyncram1.clocken1
clocken1 => altsyncram_ljr1:altsyncram1.clocken0
data_a[0] => altsyncram_ljr1:altsyncram1.data_b[0]
data_a[1] => altsyncram_ljr1:altsyncram1.data_b[1]
data_a[2] => altsyncram_ljr1:altsyncram1.data_b[2]
data_a[3] => altsyncram_ljr1:altsyncram1.data_b[3]
data_a[4] => altsyncram_ljr1:altsyncram1.data_b[4]
data_a[5] => altsyncram_ljr1:altsyncram1.data_b[5]
data_a[6] => altsyncram_ljr1:altsyncram1.data_b[6]
data_a[7] => altsyncram_ljr1:altsyncram1.data_b[7]
data_a[8] => altsyncram_ljr1:altsyncram1.data_b[8]
q_b[0] <= altsyncram_ljr1:altsyncram1.q_a[0]
q_b[1] <= altsyncram_ljr1:altsyncram1.q_a[1]
q_b[2] <= altsyncram_ljr1:altsyncram1.q_a[2]
q_b[3] <= altsyncram_ljr1:altsyncram1.q_a[3]
q_b[4] <= altsyncram_ljr1:altsyncram1.q_a[4]
q_b[5] <= altsyncram_ljr1:altsyncram1.q_a[5]
q_b[6] <= altsyncram_ljr1:altsyncram1.q_a[6]
q_b[7] <= altsyncram_ljr1:altsyncram1.q_a[7]
q_b[8] <= altsyncram_ljr1:altsyncram1.q_a[8]
wren_a => altsyncram_ljr1:altsyncram1.wren_b


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_5_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated|altsyncram_ljr1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[0] => ram_block2a8.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[1] => ram_block2a8.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[2] => ram_block2a8.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[3] => ram_block2a8.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[4] => ram_block2a8.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[5] => ram_block2a8.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[6] => ram_block2a8.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[7] => ram_block2a8.PORTAADDR7
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[0] => ram_block2a8.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[1] => ram_block2a8.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[2] => ram_block2a8.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[3] => ram_block2a8.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[4] => ram_block2a8.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[5] => ram_block2a8.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[6] => ram_block2a8.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[7] => ram_block2a1.PORTBADDR7
address_b[7] => ram_block2a2.PORTBADDR7
address_b[7] => ram_block2a3.PORTBADDR7
address_b[7] => ram_block2a4.PORTBADDR7
address_b[7] => ram_block2a5.PORTBADDR7
address_b[7] => ram_block2a6.PORTBADDR7
address_b[7] => ram_block2a7.PORTBADDR7
address_b[7] => ram_block2a8.PORTBADDR7
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock0 => ram_block2a8.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clock1 => ram_block2a8.CLK1
clocken0 => ram_block2a0.ENA0
clocken0 => ram_block2a1.ENA0
clocken0 => ram_block2a2.ENA0
clocken0 => ram_block2a3.ENA0
clocken0 => ram_block2a4.ENA0
clocken0 => ram_block2a5.ENA0
clocken0 => ram_block2a6.ENA0
clocken0 => ram_block2a7.ENA0
clocken0 => ram_block2a8.ENA0
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
clocken1 => ram_block2a8.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
data_a[8] => ram_block2a8.PORTADATAIN
data_b[0] => ram_block2a0.PORTBDATAIN
data_b[1] => ram_block2a1.PORTBDATAIN
data_b[2] => ram_block2a2.PORTBDATAIN
data_b[3] => ram_block2a3.PORTBDATAIN
data_b[4] => ram_block2a4.PORTBDATAIN
data_b[5] => ram_block2a5.PORTBDATAIN
data_b[6] => ram_block2a6.PORTBDATAIN
data_b[7] => ram_block2a7.PORTBDATAIN
data_b[8] => ram_block2a8.PORTBDATAIN
q_a[0] <= ram_block2a0.PORTADATAOUT
q_a[1] <= ram_block2a1.PORTADATAOUT
q_a[2] <= ram_block2a2.PORTADATAOUT
q_a[3] <= ram_block2a3.PORTADATAOUT
q_a[4] <= ram_block2a4.PORTADATAOUT
q_a[5] <= ram_block2a5.PORTADATAOUT
q_a[6] <= ram_block2a6.PORTADATAOUT
q_a[7] <= ram_block2a7.PORTADATAOUT
q_a[8] <= ram_block2a8.PORTADATAOUT
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
q_b[8] <= ram_block2a8.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a8.PORTAWE
wren_b => ram_block2a0.PORTBRE
wren_b => ram_block2a1.PORTBRE
wren_b => ram_block2a2.PORTBRE
wren_b => ram_block2a3.PORTBRE
wren_b => ram_block2a4.PORTBRE
wren_b => ram_block2a5.PORTBRE
wren_b => ram_block2a6.PORTBRE
wren_b => ram_block2a7.PORTBRE
wren_b => ram_block2a8.PORTBRE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_6_pp
data_in[0] => data_in[0]~8.IN1
data_in[1] => data_in[1]~7.IN1
data_in[2] => data_in[2]~6.IN1
data_in[3] => data_in[3]~5.IN1
data_in[4] => data_in[4]~4.IN1
data_in[5] => data_in[5]~3.IN1
data_in[6] => data_in[6]~2.IN1
data_in[7] => data_in[7]~1.IN1
data_in[8] => data_in[8]~0.IN1
wr_en => wr_en~0.IN1
addr_in[0] => addr_in[0]~7.IN1
addr_in[1] => addr_in[1]~6.IN1
addr_in[2] => addr_in[2]~5.IN1
addr_in[3] => addr_in[3]~4.IN1
addr_in[4] => addr_in[4]~3.IN1
addr_in[5] => addr_in[5]~2.IN1
addr_in[6] => addr_in[6]~1.IN1
addr_in[7] => addr_in[7]~0.IN1
wr_addr[0] => wr_addr[0]~7.IN1
wr_addr[1] => wr_addr[1]~6.IN1
wr_addr[2] => wr_addr[2]~5.IN1
wr_addr[3] => wr_addr[3]~4.IN1
wr_addr[4] => wr_addr[4]~3.IN1
wr_addr[5] => wr_addr[5]~2.IN1
wr_addr[6] => wr_addr[6]~1.IN1
wr_addr[7] => wr_addr[7]~0.IN1
gclk_en => gclk_en~0.IN1
clk_in => clk_in~0.IN1
clk_out => clk_out~0.IN1
data_out[0] <= ram_2pt_var_cen:ram.q
data_out[1] <= ram_2pt_var_cen:ram.q
data_out[2] <= ram_2pt_var_cen:ram.q
data_out[3] <= ram_2pt_var_cen:ram.q
data_out[4] <= ram_2pt_var_cen:ram.q
data_out[5] <= ram_2pt_var_cen:ram.q
data_out[6] <= ram_2pt_var_cen:ram.q
data_out[7] <= ram_2pt_var_cen:ram.q
data_out[8] <= ram_2pt_var_cen:ram.q


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_6_pp|ram_2pt_var_cen:ram
data[0] => data[0]~8.IN1
data[1] => data[1]~7.IN1
data[2] => data[2]~6.IN1
data[3] => data[3]~5.IN1
data[4] => data[4]~4.IN1
data[5] => data[5]~3.IN1
data[6] => data[6]~2.IN1
data[7] => data[7]~1.IN1
data[8] => data[8]~0.IN1
wren => wren~0.IN1
wraddress[0] => wraddress[0]~7.IN1
wraddress[1] => wraddress[1]~6.IN1
wraddress[2] => wraddress[2]~5.IN1
wraddress[3] => wraddress[3]~4.IN1
wraddress[4] => wraddress[4]~3.IN1
wraddress[5] => wraddress[5]~2.IN1
wraddress[6] => wraddress[6]~1.IN1
wraddress[7] => wraddress[7]~0.IN1
rdaddress[0] => rdaddress[0]~7.IN1
rdaddress[1] => rdaddress[1]~6.IN1
rdaddress[2] => rdaddress[2]~5.IN1
rdaddress[3] => rdaddress[3]~4.IN1
rdaddress[4] => rdaddress[4]~3.IN1
rdaddress[5] => rdaddress[5]~2.IN1
rdaddress[6] => rdaddress[6]~1.IN1
rdaddress[7] => rdaddress[7]~0.IN1
rden => ~NO_FANOUT~
wrclock => wrclock~0.IN1
wrclocken => wrclocken~0.IN1
rdclock => rdclock~0.IN1
rdclocken => rdclocken~0.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_6_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
wren_a => altsyncram_i1t1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_i1t1:auto_generated.data_a[0]
data_a[1] => altsyncram_i1t1:auto_generated.data_a[1]
data_a[2] => altsyncram_i1t1:auto_generated.data_a[2]
data_a[3] => altsyncram_i1t1:auto_generated.data_a[3]
data_a[4] => altsyncram_i1t1:auto_generated.data_a[4]
data_a[5] => altsyncram_i1t1:auto_generated.data_a[5]
data_a[6] => altsyncram_i1t1:auto_generated.data_a[6]
data_a[7] => altsyncram_i1t1:auto_generated.data_a[7]
data_a[8] => altsyncram_i1t1:auto_generated.data_a[8]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
address_a[0] => altsyncram_i1t1:auto_generated.address_a[0]
address_a[1] => altsyncram_i1t1:auto_generated.address_a[1]
address_a[2] => altsyncram_i1t1:auto_generated.address_a[2]
address_a[3] => altsyncram_i1t1:auto_generated.address_a[3]
address_a[4] => altsyncram_i1t1:auto_generated.address_a[4]
address_a[5] => altsyncram_i1t1:auto_generated.address_a[5]
address_a[6] => altsyncram_i1t1:auto_generated.address_a[6]
address_a[7] => altsyncram_i1t1:auto_generated.address_a[7]
address_b[0] => altsyncram_i1t1:auto_generated.address_b[0]
address_b[1] => altsyncram_i1t1:auto_generated.address_b[1]
address_b[2] => altsyncram_i1t1:auto_generated.address_b[2]
address_b[3] => altsyncram_i1t1:auto_generated.address_b[3]
address_b[4] => altsyncram_i1t1:auto_generated.address_b[4]
address_b[5] => altsyncram_i1t1:auto_generated.address_b[5]
address_b[6] => altsyncram_i1t1:auto_generated.address_b[6]
address_b[7] => altsyncram_i1t1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_i1t1:auto_generated.clock0
clock1 => altsyncram_i1t1:auto_generated.clock1
clocken0 => altsyncram_i1t1:auto_generated.clocken0
clocken1 => altsyncram_i1t1:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_b[0] <= altsyncram_i1t1:auto_generated.q_b[0]
q_b[1] <= altsyncram_i1t1:auto_generated.q_b[1]
q_b[2] <= altsyncram_i1t1:auto_generated.q_b[2]
q_b[3] <= altsyncram_i1t1:auto_generated.q_b[3]
q_b[4] <= altsyncram_i1t1:auto_generated.q_b[4]
q_b[5] <= altsyncram_i1t1:auto_generated.q_b[5]
q_b[6] <= altsyncram_i1t1:auto_generated.q_b[6]
q_b[7] <= altsyncram_i1t1:auto_generated.q_b[7]
q_b[8] <= altsyncram_i1t1:auto_generated.q_b[8]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_6_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated
address_a[0] => altsyncram_ljr1:altsyncram1.address_b[0]
address_a[1] => altsyncram_ljr1:altsyncram1.address_b[1]
address_a[2] => altsyncram_ljr1:altsyncram1.address_b[2]
address_a[3] => altsyncram_ljr1:altsyncram1.address_b[3]
address_a[4] => altsyncram_ljr1:altsyncram1.address_b[4]
address_a[5] => altsyncram_ljr1:altsyncram1.address_b[5]
address_a[6] => altsyncram_ljr1:altsyncram1.address_b[6]
address_a[7] => altsyncram_ljr1:altsyncram1.address_b[7]
address_b[0] => altsyncram_ljr1:altsyncram1.address_a[0]
address_b[1] => altsyncram_ljr1:altsyncram1.address_a[1]
address_b[2] => altsyncram_ljr1:altsyncram1.address_a[2]
address_b[3] => altsyncram_ljr1:altsyncram1.address_a[3]
address_b[4] => altsyncram_ljr1:altsyncram1.address_a[4]
address_b[5] => altsyncram_ljr1:altsyncram1.address_a[5]
address_b[6] => altsyncram_ljr1:altsyncram1.address_a[6]
address_b[7] => altsyncram_ljr1:altsyncram1.address_a[7]
clock0 => altsyncram_ljr1:altsyncram1.clock1
clock1 => altsyncram_ljr1:altsyncram1.clock0
clocken0 => altsyncram_ljr1:altsyncram1.clocken1
clocken1 => altsyncram_ljr1:altsyncram1.clocken0
data_a[0] => altsyncram_ljr1:altsyncram1.data_b[0]
data_a[1] => altsyncram_ljr1:altsyncram1.data_b[1]
data_a[2] => altsyncram_ljr1:altsyncram1.data_b[2]
data_a[3] => altsyncram_ljr1:altsyncram1.data_b[3]
data_a[4] => altsyncram_ljr1:altsyncram1.data_b[4]
data_a[5] => altsyncram_ljr1:altsyncram1.data_b[5]
data_a[6] => altsyncram_ljr1:altsyncram1.data_b[6]
data_a[7] => altsyncram_ljr1:altsyncram1.data_b[7]
data_a[8] => altsyncram_ljr1:altsyncram1.data_b[8]
q_b[0] <= altsyncram_ljr1:altsyncram1.q_a[0]
q_b[1] <= altsyncram_ljr1:altsyncram1.q_a[1]
q_b[2] <= altsyncram_ljr1:altsyncram1.q_a[2]
q_b[3] <= altsyncram_ljr1:altsyncram1.q_a[3]
q_b[4] <= altsyncram_ljr1:altsyncram1.q_a[4]
q_b[5] <= altsyncram_ljr1:altsyncram1.q_a[5]
q_b[6] <= altsyncram_ljr1:altsyncram1.q_a[6]
q_b[7] <= altsyncram_ljr1:altsyncram1.q_a[7]
q_b[8] <= altsyncram_ljr1:altsyncram1.q_a[8]
wren_a => altsyncram_ljr1:altsyncram1.wren_b


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_6_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated|altsyncram_ljr1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[0] => ram_block2a8.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[1] => ram_block2a8.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[2] => ram_block2a8.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[3] => ram_block2a8.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[4] => ram_block2a8.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[5] => ram_block2a8.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[6] => ram_block2a8.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[7] => ram_block2a8.PORTAADDR7
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[0] => ram_block2a8.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[1] => ram_block2a8.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[2] => ram_block2a8.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[3] => ram_block2a8.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[4] => ram_block2a8.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[5] => ram_block2a8.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[6] => ram_block2a8.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[7] => ram_block2a1.PORTBADDR7
address_b[7] => ram_block2a2.PORTBADDR7
address_b[7] => ram_block2a3.PORTBADDR7
address_b[7] => ram_block2a4.PORTBADDR7
address_b[7] => ram_block2a5.PORTBADDR7
address_b[7] => ram_block2a6.PORTBADDR7
address_b[7] => ram_block2a7.PORTBADDR7
address_b[7] => ram_block2a8.PORTBADDR7
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock0 => ram_block2a8.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clock1 => ram_block2a8.CLK1
clocken0 => ram_block2a0.ENA0
clocken0 => ram_block2a1.ENA0
clocken0 => ram_block2a2.ENA0
clocken0 => ram_block2a3.ENA0
clocken0 => ram_block2a4.ENA0
clocken0 => ram_block2a5.ENA0
clocken0 => ram_block2a6.ENA0
clocken0 => ram_block2a7.ENA0
clocken0 => ram_block2a8.ENA0
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
clocken1 => ram_block2a8.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
data_a[8] => ram_block2a8.PORTADATAIN
data_b[0] => ram_block2a0.PORTBDATAIN
data_b[1] => ram_block2a1.PORTBDATAIN
data_b[2] => ram_block2a2.PORTBDATAIN
data_b[3] => ram_block2a3.PORTBDATAIN
data_b[4] => ram_block2a4.PORTBDATAIN
data_b[5] => ram_block2a5.PORTBDATAIN
data_b[6] => ram_block2a6.PORTBDATAIN
data_b[7] => ram_block2a7.PORTBDATAIN
data_b[8] => ram_block2a8.PORTBDATAIN
q_a[0] <= ram_block2a0.PORTADATAOUT
q_a[1] <= ram_block2a1.PORTADATAOUT
q_a[2] <= ram_block2a2.PORTADATAOUT
q_a[3] <= ram_block2a3.PORTADATAOUT
q_a[4] <= ram_block2a4.PORTADATAOUT
q_a[5] <= ram_block2a5.PORTADATAOUT
q_a[6] <= ram_block2a6.PORTADATAOUT
q_a[7] <= ram_block2a7.PORTADATAOUT
q_a[8] <= ram_block2a8.PORTADATAOUT
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
q_b[8] <= ram_block2a8.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a8.PORTAWE
wren_b => ram_block2a0.PORTBRE
wren_b => ram_block2a1.PORTBRE
wren_b => ram_block2a2.PORTBRE
wren_b => ram_block2a3.PORTBRE
wren_b => ram_block2a4.PORTBRE
wren_b => ram_block2a5.PORTBRE
wren_b => ram_block2a6.PORTBRE
wren_b => ram_block2a7.PORTBRE
wren_b => ram_block2a8.PORTBRE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_7_pp
data_in[0] => data_in[0]~8.IN1
data_in[1] => data_in[1]~7.IN1
data_in[2] => data_in[2]~6.IN1
data_in[3] => data_in[3]~5.IN1
data_in[4] => data_in[4]~4.IN1
data_in[5] => data_in[5]~3.IN1
data_in[6] => data_in[6]~2.IN1
data_in[7] => data_in[7]~1.IN1
data_in[8] => data_in[8]~0.IN1
wr_en => wr_en~0.IN1
addr_in[0] => addr_in[0]~7.IN1
addr_in[1] => addr_in[1]~6.IN1
addr_in[2] => addr_in[2]~5.IN1
addr_in[3] => addr_in[3]~4.IN1
addr_in[4] => addr_in[4]~3.IN1
addr_in[5] => addr_in[5]~2.IN1
addr_in[6] => addr_in[6]~1.IN1
addr_in[7] => addr_in[7]~0.IN1
wr_addr[0] => wr_addr[0]~7.IN1
wr_addr[1] => wr_addr[1]~6.IN1
wr_addr[2] => wr_addr[2]~5.IN1
wr_addr[3] => wr_addr[3]~4.IN1
wr_addr[4] => wr_addr[4]~3.IN1
wr_addr[5] => wr_addr[5]~2.IN1
wr_addr[6] => wr_addr[6]~1.IN1
wr_addr[7] => wr_addr[7]~0.IN1
gclk_en => gclk_en~0.IN1
clk_in => clk_in~0.IN1
clk_out => clk_out~0.IN1
data_out[0] <= ram_2pt_var_cen:ram.q
data_out[1] <= ram_2pt_var_cen:ram.q
data_out[2] <= ram_2pt_var_cen:ram.q
data_out[3] <= ram_2pt_var_cen:ram.q
data_out[4] <= ram_2pt_var_cen:ram.q
data_out[5] <= ram_2pt_var_cen:ram.q
data_out[6] <= ram_2pt_var_cen:ram.q
data_out[7] <= ram_2pt_var_cen:ram.q
data_out[8] <= ram_2pt_var_cen:ram.q


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_7_pp|ram_2pt_var_cen:ram
data[0] => data[0]~8.IN1
data[1] => data[1]~7.IN1
data[2] => data[2]~6.IN1
data[3] => data[3]~5.IN1
data[4] => data[4]~4.IN1
data[5] => data[5]~3.IN1
data[6] => data[6]~2.IN1
data[7] => data[7]~1.IN1
data[8] => data[8]~0.IN1
wren => wren~0.IN1
wraddress[0] => wraddress[0]~7.IN1
wraddress[1] => wraddress[1]~6.IN1
wraddress[2] => wraddress[2]~5.IN1
wraddress[3] => wraddress[3]~4.IN1
wraddress[4] => wraddress[4]~3.IN1
wraddress[5] => wraddress[5]~2.IN1
wraddress[6] => wraddress[6]~1.IN1
wraddress[7] => wraddress[7]~0.IN1
rdaddress[0] => rdaddress[0]~7.IN1
rdaddress[1] => rdaddress[1]~6.IN1
rdaddress[2] => rdaddress[2]~5.IN1
rdaddress[3] => rdaddress[3]~4.IN1
rdaddress[4] => rdaddress[4]~3.IN1
rdaddress[5] => rdaddress[5]~2.IN1
rdaddress[6] => rdaddress[6]~1.IN1
rdaddress[7] => rdaddress[7]~0.IN1
rden => ~NO_FANOUT~
wrclock => wrclock~0.IN1
wrclocken => wrclocken~0.IN1
rdclock => rdclock~0.IN1
rdclocken => rdclocken~0.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_7_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
wren_a => altsyncram_i1t1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_i1t1:auto_generated.data_a[0]
data_a[1] => altsyncram_i1t1:auto_generated.data_a[1]
data_a[2] => altsyncram_i1t1:auto_generated.data_a[2]
data_a[3] => altsyncram_i1t1:auto_generated.data_a[3]
data_a[4] => altsyncram_i1t1:auto_generated.data_a[4]
data_a[5] => altsyncram_i1t1:auto_generated.data_a[5]
data_a[6] => altsyncram_i1t1:auto_generated.data_a[6]
data_a[7] => altsyncram_i1t1:auto_generated.data_a[7]
data_a[8] => altsyncram_i1t1:auto_generated.data_a[8]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
address_a[0] => altsyncram_i1t1:auto_generated.address_a[0]
address_a[1] => altsyncram_i1t1:auto_generated.address_a[1]
address_a[2] => altsyncram_i1t1:auto_generated.address_a[2]
address_a[3] => altsyncram_i1t1:auto_generated.address_a[3]
address_a[4] => altsyncram_i1t1:auto_generated.address_a[4]
address_a[5] => altsyncram_i1t1:auto_generated.address_a[5]
address_a[6] => altsyncram_i1t1:auto_generated.address_a[6]
address_a[7] => altsyncram_i1t1:auto_generated.address_a[7]
address_b[0] => altsyncram_i1t1:auto_generated.address_b[0]
address_b[1] => altsyncram_i1t1:auto_generated.address_b[1]
address_b[2] => altsyncram_i1t1:auto_generated.address_b[2]
address_b[3] => altsyncram_i1t1:auto_generated.address_b[3]
address_b[4] => altsyncram_i1t1:auto_generated.address_b[4]
address_b[5] => altsyncram_i1t1:auto_generated.address_b[5]
address_b[6] => altsyncram_i1t1:auto_generated.address_b[6]
address_b[7] => altsyncram_i1t1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_i1t1:auto_generated.clock0
clock1 => altsyncram_i1t1:auto_generated.clock1
clocken0 => altsyncram_i1t1:auto_generated.clocken0
clocken1 => altsyncram_i1t1:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_b[0] <= altsyncram_i1t1:auto_generated.q_b[0]
q_b[1] <= altsyncram_i1t1:auto_generated.q_b[1]
q_b[2] <= altsyncram_i1t1:auto_generated.q_b[2]
q_b[3] <= altsyncram_i1t1:auto_generated.q_b[3]
q_b[4] <= altsyncram_i1t1:auto_generated.q_b[4]
q_b[5] <= altsyncram_i1t1:auto_generated.q_b[5]
q_b[6] <= altsyncram_i1t1:auto_generated.q_b[6]
q_b[7] <= altsyncram_i1t1:auto_generated.q_b[7]
q_b[8] <= altsyncram_i1t1:auto_generated.q_b[8]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_7_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated
address_a[0] => altsyncram_ljr1:altsyncram1.address_b[0]
address_a[1] => altsyncram_ljr1:altsyncram1.address_b[1]
address_a[2] => altsyncram_ljr1:altsyncram1.address_b[2]
address_a[3] => altsyncram_ljr1:altsyncram1.address_b[3]
address_a[4] => altsyncram_ljr1:altsyncram1.address_b[4]
address_a[5] => altsyncram_ljr1:altsyncram1.address_b[5]
address_a[6] => altsyncram_ljr1:altsyncram1.address_b[6]
address_a[7] => altsyncram_ljr1:altsyncram1.address_b[7]
address_b[0] => altsyncram_ljr1:altsyncram1.address_a[0]
address_b[1] => altsyncram_ljr1:altsyncram1.address_a[1]
address_b[2] => altsyncram_ljr1:altsyncram1.address_a[2]
address_b[3] => altsyncram_ljr1:altsyncram1.address_a[3]
address_b[4] => altsyncram_ljr1:altsyncram1.address_a[4]
address_b[5] => altsyncram_ljr1:altsyncram1.address_a[5]
address_b[6] => altsyncram_ljr1:altsyncram1.address_a[6]
address_b[7] => altsyncram_ljr1:altsyncram1.address_a[7]
clock0 => altsyncram_ljr1:altsyncram1.clock1
clock1 => altsyncram_ljr1:altsyncram1.clock0
clocken0 => altsyncram_ljr1:altsyncram1.clocken1
clocken1 => altsyncram_ljr1:altsyncram1.clocken0
data_a[0] => altsyncram_ljr1:altsyncram1.data_b[0]
data_a[1] => altsyncram_ljr1:altsyncram1.data_b[1]
data_a[2] => altsyncram_ljr1:altsyncram1.data_b[2]
data_a[3] => altsyncram_ljr1:altsyncram1.data_b[3]
data_a[4] => altsyncram_ljr1:altsyncram1.data_b[4]
data_a[5] => altsyncram_ljr1:altsyncram1.data_b[5]
data_a[6] => altsyncram_ljr1:altsyncram1.data_b[6]
data_a[7] => altsyncram_ljr1:altsyncram1.data_b[7]
data_a[8] => altsyncram_ljr1:altsyncram1.data_b[8]
q_b[0] <= altsyncram_ljr1:altsyncram1.q_a[0]
q_b[1] <= altsyncram_ljr1:altsyncram1.q_a[1]
q_b[2] <= altsyncram_ljr1:altsyncram1.q_a[2]
q_b[3] <= altsyncram_ljr1:altsyncram1.q_a[3]
q_b[4] <= altsyncram_ljr1:altsyncram1.q_a[4]
q_b[5] <= altsyncram_ljr1:altsyncram1.q_a[5]
q_b[6] <= altsyncram_ljr1:altsyncram1.q_a[6]
q_b[7] <= altsyncram_ljr1:altsyncram1.q_a[7]
q_b[8] <= altsyncram_ljr1:altsyncram1.q_a[8]
wren_a => altsyncram_ljr1:altsyncram1.wren_b


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_7_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated|altsyncram_ljr1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[0] => ram_block2a8.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[1] => ram_block2a8.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[2] => ram_block2a8.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[3] => ram_block2a8.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[4] => ram_block2a8.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[5] => ram_block2a8.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[6] => ram_block2a8.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[7] => ram_block2a8.PORTAADDR7
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[0] => ram_block2a8.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[1] => ram_block2a8.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[2] => ram_block2a8.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[3] => ram_block2a8.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[4] => ram_block2a8.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[5] => ram_block2a8.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[6] => ram_block2a8.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[7] => ram_block2a1.PORTBADDR7
address_b[7] => ram_block2a2.PORTBADDR7
address_b[7] => ram_block2a3.PORTBADDR7
address_b[7] => ram_block2a4.PORTBADDR7
address_b[7] => ram_block2a5.PORTBADDR7
address_b[7] => ram_block2a6.PORTBADDR7
address_b[7] => ram_block2a7.PORTBADDR7
address_b[7] => ram_block2a8.PORTBADDR7
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock0 => ram_block2a8.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clock1 => ram_block2a8.CLK1
clocken0 => ram_block2a0.ENA0
clocken0 => ram_block2a1.ENA0
clocken0 => ram_block2a2.ENA0
clocken0 => ram_block2a3.ENA0
clocken0 => ram_block2a4.ENA0
clocken0 => ram_block2a5.ENA0
clocken0 => ram_block2a6.ENA0
clocken0 => ram_block2a7.ENA0
clocken0 => ram_block2a8.ENA0
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
clocken1 => ram_block2a8.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
data_a[8] => ram_block2a8.PORTADATAIN
data_b[0] => ram_block2a0.PORTBDATAIN
data_b[1] => ram_block2a1.PORTBDATAIN
data_b[2] => ram_block2a2.PORTBDATAIN
data_b[3] => ram_block2a3.PORTBDATAIN
data_b[4] => ram_block2a4.PORTBDATAIN
data_b[5] => ram_block2a5.PORTBDATAIN
data_b[6] => ram_block2a6.PORTBDATAIN
data_b[7] => ram_block2a7.PORTBDATAIN
data_b[8] => ram_block2a8.PORTBDATAIN
q_a[0] <= ram_block2a0.PORTADATAOUT
q_a[1] <= ram_block2a1.PORTADATAOUT
q_a[2] <= ram_block2a2.PORTADATAOUT
q_a[3] <= ram_block2a3.PORTADATAOUT
q_a[4] <= ram_block2a4.PORTADATAOUT
q_a[5] <= ram_block2a5.PORTADATAOUT
q_a[6] <= ram_block2a6.PORTADATAOUT
q_a[7] <= ram_block2a7.PORTADATAOUT
q_a[8] <= ram_block2a8.PORTADATAOUT
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
q_b[8] <= ram_block2a8.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a8.PORTAWE
wren_b => ram_block2a0.PORTBRE
wren_b => ram_block2a1.PORTBRE
wren_b => ram_block2a2.PORTBRE
wren_b => ram_block2a3.PORTBRE
wren_b => ram_block2a4.PORTBRE
wren_b => ram_block2a5.PORTBRE
wren_b => ram_block2a6.PORTBRE
wren_b => ram_block2a7.PORTBRE
wren_b => ram_block2a8.PORTBRE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_8_pp
data_in[0] => data_in[0]~8.IN1
data_in[1] => data_in[1]~7.IN1
data_in[2] => data_in[2]~6.IN1
data_in[3] => data_in[3]~5.IN1
data_in[4] => data_in[4]~4.IN1
data_in[5] => data_in[5]~3.IN1
data_in[6] => data_in[6]~2.IN1
data_in[7] => data_in[7]~1.IN1
data_in[8] => data_in[8]~0.IN1
wr_en => wr_en~0.IN1
addr_in[0] => addr_in[0]~7.IN1
addr_in[1] => addr_in[1]~6.IN1
addr_in[2] => addr_in[2]~5.IN1
addr_in[3] => addr_in[3]~4.IN1
addr_in[4] => addr_in[4]~3.IN1
addr_in[5] => addr_in[5]~2.IN1
addr_in[6] => addr_in[6]~1.IN1
addr_in[7] => addr_in[7]~0.IN1
wr_addr[0] => wr_addr[0]~7.IN1
wr_addr[1] => wr_addr[1]~6.IN1
wr_addr[2] => wr_addr[2]~5.IN1
wr_addr[3] => wr_addr[3]~4.IN1
wr_addr[4] => wr_addr[4]~3.IN1
wr_addr[5] => wr_addr[5]~2.IN1
wr_addr[6] => wr_addr[6]~1.IN1
wr_addr[7] => wr_addr[7]~0.IN1
gclk_en => gclk_en~0.IN1
clk_in => clk_in~0.IN1
clk_out => clk_out~0.IN1
data_out[0] <= ram_2pt_var_cen:ram.q
data_out[1] <= ram_2pt_var_cen:ram.q
data_out[2] <= ram_2pt_var_cen:ram.q
data_out[3] <= ram_2pt_var_cen:ram.q
data_out[4] <= ram_2pt_var_cen:ram.q
data_out[5] <= ram_2pt_var_cen:ram.q
data_out[6] <= ram_2pt_var_cen:ram.q
data_out[7] <= ram_2pt_var_cen:ram.q
data_out[8] <= ram_2pt_var_cen:ram.q


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_8_pp|ram_2pt_var_cen:ram
data[0] => data[0]~8.IN1
data[1] => data[1]~7.IN1
data[2] => data[2]~6.IN1
data[3] => data[3]~5.IN1
data[4] => data[4]~4.IN1
data[5] => data[5]~3.IN1
data[6] => data[6]~2.IN1
data[7] => data[7]~1.IN1
data[8] => data[8]~0.IN1
wren => wren~0.IN1
wraddress[0] => wraddress[0]~7.IN1
wraddress[1] => wraddress[1]~6.IN1
wraddress[2] => wraddress[2]~5.IN1
wraddress[3] => wraddress[3]~4.IN1
wraddress[4] => wraddress[4]~3.IN1
wraddress[5] => wraddress[5]~2.IN1
wraddress[6] => wraddress[6]~1.IN1
wraddress[7] => wraddress[7]~0.IN1
rdaddress[0] => rdaddress[0]~7.IN1
rdaddress[1] => rdaddress[1]~6.IN1
rdaddress[2] => rdaddress[2]~5.IN1
rdaddress[3] => rdaddress[3]~4.IN1
rdaddress[4] => rdaddress[4]~3.IN1
rdaddress[5] => rdaddress[5]~2.IN1
rdaddress[6] => rdaddress[6]~1.IN1
rdaddress[7] => rdaddress[7]~0.IN1
rden => ~NO_FANOUT~
wrclock => wrclock~0.IN1
wrclocken => wrclocken~0.IN1
rdclock => rdclock~0.IN1
rdclocken => rdclocken~0.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_8_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
wren_a => altsyncram_i1t1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_i1t1:auto_generated.data_a[0]
data_a[1] => altsyncram_i1t1:auto_generated.data_a[1]
data_a[2] => altsyncram_i1t1:auto_generated.data_a[2]
data_a[3] => altsyncram_i1t1:auto_generated.data_a[3]
data_a[4] => altsyncram_i1t1:auto_generated.data_a[4]
data_a[5] => altsyncram_i1t1:auto_generated.data_a[5]
data_a[6] => altsyncram_i1t1:auto_generated.data_a[6]
data_a[7] => altsyncram_i1t1:auto_generated.data_a[7]
data_a[8] => altsyncram_i1t1:auto_generated.data_a[8]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
address_a[0] => altsyncram_i1t1:auto_generated.address_a[0]
address_a[1] => altsyncram_i1t1:auto_generated.address_a[1]
address_a[2] => altsyncram_i1t1:auto_generated.address_a[2]
address_a[3] => altsyncram_i1t1:auto_generated.address_a[3]
address_a[4] => altsyncram_i1t1:auto_generated.address_a[4]
address_a[5] => altsyncram_i1t1:auto_generated.address_a[5]
address_a[6] => altsyncram_i1t1:auto_generated.address_a[6]
address_a[7] => altsyncram_i1t1:auto_generated.address_a[7]
address_b[0] => altsyncram_i1t1:auto_generated.address_b[0]
address_b[1] => altsyncram_i1t1:auto_generated.address_b[1]
address_b[2] => altsyncram_i1t1:auto_generated.address_b[2]
address_b[3] => altsyncram_i1t1:auto_generated.address_b[3]
address_b[4] => altsyncram_i1t1:auto_generated.address_b[4]
address_b[5] => altsyncram_i1t1:auto_generated.address_b[5]
address_b[6] => altsyncram_i1t1:auto_generated.address_b[6]
address_b[7] => altsyncram_i1t1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_i1t1:auto_generated.clock0
clock1 => altsyncram_i1t1:auto_generated.clock1
clocken0 => altsyncram_i1t1:auto_generated.clocken0
clocken1 => altsyncram_i1t1:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_b[0] <= altsyncram_i1t1:auto_generated.q_b[0]
q_b[1] <= altsyncram_i1t1:auto_generated.q_b[1]
q_b[2] <= altsyncram_i1t1:auto_generated.q_b[2]
q_b[3] <= altsyncram_i1t1:auto_generated.q_b[3]
q_b[4] <= altsyncram_i1t1:auto_generated.q_b[4]
q_b[5] <= altsyncram_i1t1:auto_generated.q_b[5]
q_b[6] <= altsyncram_i1t1:auto_generated.q_b[6]
q_b[7] <= altsyncram_i1t1:auto_generated.q_b[7]
q_b[8] <= altsyncram_i1t1:auto_generated.q_b[8]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_8_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated
address_a[0] => altsyncram_ljr1:altsyncram1.address_b[0]
address_a[1] => altsyncram_ljr1:altsyncram1.address_b[1]
address_a[2] => altsyncram_ljr1:altsyncram1.address_b[2]
address_a[3] => altsyncram_ljr1:altsyncram1.address_b[3]
address_a[4] => altsyncram_ljr1:altsyncram1.address_b[4]
address_a[5] => altsyncram_ljr1:altsyncram1.address_b[5]
address_a[6] => altsyncram_ljr1:altsyncram1.address_b[6]
address_a[7] => altsyncram_ljr1:altsyncram1.address_b[7]
address_b[0] => altsyncram_ljr1:altsyncram1.address_a[0]
address_b[1] => altsyncram_ljr1:altsyncram1.address_a[1]
address_b[2] => altsyncram_ljr1:altsyncram1.address_a[2]
address_b[3] => altsyncram_ljr1:altsyncram1.address_a[3]
address_b[4] => altsyncram_ljr1:altsyncram1.address_a[4]
address_b[5] => altsyncram_ljr1:altsyncram1.address_a[5]
address_b[6] => altsyncram_ljr1:altsyncram1.address_a[6]
address_b[7] => altsyncram_ljr1:altsyncram1.address_a[7]
clock0 => altsyncram_ljr1:altsyncram1.clock1
clock1 => altsyncram_ljr1:altsyncram1.clock0
clocken0 => altsyncram_ljr1:altsyncram1.clocken1
clocken1 => altsyncram_ljr1:altsyncram1.clocken0
data_a[0] => altsyncram_ljr1:altsyncram1.data_b[0]
data_a[1] => altsyncram_ljr1:altsyncram1.data_b[1]
data_a[2] => altsyncram_ljr1:altsyncram1.data_b[2]
data_a[3] => altsyncram_ljr1:altsyncram1.data_b[3]
data_a[4] => altsyncram_ljr1:altsyncram1.data_b[4]
data_a[5] => altsyncram_ljr1:altsyncram1.data_b[5]
data_a[6] => altsyncram_ljr1:altsyncram1.data_b[6]
data_a[7] => altsyncram_ljr1:altsyncram1.data_b[7]
data_a[8] => altsyncram_ljr1:altsyncram1.data_b[8]
q_b[0] <= altsyncram_ljr1:altsyncram1.q_a[0]
q_b[1] <= altsyncram_ljr1:altsyncram1.q_a[1]
q_b[2] <= altsyncram_ljr1:altsyncram1.q_a[2]
q_b[3] <= altsyncram_ljr1:altsyncram1.q_a[3]
q_b[4] <= altsyncram_ljr1:altsyncram1.q_a[4]
q_b[5] <= altsyncram_ljr1:altsyncram1.q_a[5]
q_b[6] <= altsyncram_ljr1:altsyncram1.q_a[6]
q_b[7] <= altsyncram_ljr1:altsyncram1.q_a[7]
q_b[8] <= altsyncram_ljr1:altsyncram1.q_a[8]
wren_a => altsyncram_ljr1:altsyncram1.wren_b


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_8_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated|altsyncram_ljr1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[0] => ram_block2a8.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[1] => ram_block2a8.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[2] => ram_block2a8.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[3] => ram_block2a8.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[4] => ram_block2a8.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[5] => ram_block2a8.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[6] => ram_block2a8.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[7] => ram_block2a8.PORTAADDR7
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[0] => ram_block2a8.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[1] => ram_block2a8.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[2] => ram_block2a8.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[3] => ram_block2a8.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[4] => ram_block2a8.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[5] => ram_block2a8.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[6] => ram_block2a8.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[7] => ram_block2a1.PORTBADDR7
address_b[7] => ram_block2a2.PORTBADDR7
address_b[7] => ram_block2a3.PORTBADDR7
address_b[7] => ram_block2a4.PORTBADDR7
address_b[7] => ram_block2a5.PORTBADDR7
address_b[7] => ram_block2a6.PORTBADDR7
address_b[7] => ram_block2a7.PORTBADDR7
address_b[7] => ram_block2a8.PORTBADDR7
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock0 => ram_block2a8.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clock1 => ram_block2a8.CLK1
clocken0 => ram_block2a0.ENA0
clocken0 => ram_block2a1.ENA0
clocken0 => ram_block2a2.ENA0
clocken0 => ram_block2a3.ENA0
clocken0 => ram_block2a4.ENA0
clocken0 => ram_block2a5.ENA0
clocken0 => ram_block2a6.ENA0
clocken0 => ram_block2a7.ENA0
clocken0 => ram_block2a8.ENA0
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
clocken1 => ram_block2a8.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
data_a[8] => ram_block2a8.PORTADATAIN
data_b[0] => ram_block2a0.PORTBDATAIN
data_b[1] => ram_block2a1.PORTBDATAIN
data_b[2] => ram_block2a2.PORTBDATAIN
data_b[3] => ram_block2a3.PORTBDATAIN
data_b[4] => ram_block2a4.PORTBDATAIN
data_b[5] => ram_block2a5.PORTBDATAIN
data_b[6] => ram_block2a6.PORTBDATAIN
data_b[7] => ram_block2a7.PORTBDATAIN
data_b[8] => ram_block2a8.PORTBDATAIN
q_a[0] <= ram_block2a0.PORTADATAOUT
q_a[1] <= ram_block2a1.PORTADATAOUT
q_a[2] <= ram_block2a2.PORTADATAOUT
q_a[3] <= ram_block2a3.PORTADATAOUT
q_a[4] <= ram_block2a4.PORTADATAOUT
q_a[5] <= ram_block2a5.PORTADATAOUT
q_a[6] <= ram_block2a6.PORTADATAOUT
q_a[7] <= ram_block2a7.PORTADATAOUT
q_a[8] <= ram_block2a8.PORTADATAOUT
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
q_b[8] <= ram_block2a8.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a8.PORTAWE
wren_b => ram_block2a0.PORTBRE
wren_b => ram_block2a1.PORTBRE
wren_b => ram_block2a2.PORTBRE
wren_b => ram_block2a3.PORTBRE
wren_b => ram_block2a4.PORTBRE
wren_b => ram_block2a5.PORTBRE
wren_b => ram_block2a6.PORTBRE
wren_b => ram_block2a7.PORTBRE
wren_b => ram_block2a8.PORTBRE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_9_pp
data_in[0] => data_in[0]~8.IN1
data_in[1] => data_in[1]~7.IN1
data_in[2] => data_in[2]~6.IN1
data_in[3] => data_in[3]~5.IN1
data_in[4] => data_in[4]~4.IN1
data_in[5] => data_in[5]~3.IN1
data_in[6] => data_in[6]~2.IN1
data_in[7] => data_in[7]~1.IN1
data_in[8] => data_in[8]~0.IN1
wr_en => wr_en~0.IN1
addr_in[0] => addr_in[0]~7.IN1
addr_in[1] => addr_in[1]~6.IN1
addr_in[2] => addr_in[2]~5.IN1
addr_in[3] => addr_in[3]~4.IN1
addr_in[4] => addr_in[4]~3.IN1
addr_in[5] => addr_in[5]~2.IN1
addr_in[6] => addr_in[6]~1.IN1
addr_in[7] => addr_in[7]~0.IN1
wr_addr[0] => wr_addr[0]~7.IN1
wr_addr[1] => wr_addr[1]~6.IN1
wr_addr[2] => wr_addr[2]~5.IN1
wr_addr[3] => wr_addr[3]~4.IN1
wr_addr[4] => wr_addr[4]~3.IN1
wr_addr[5] => wr_addr[5]~2.IN1
wr_addr[6] => wr_addr[6]~1.IN1
wr_addr[7] => wr_addr[7]~0.IN1
gclk_en => gclk_en~0.IN1
clk_in => clk_in~0.IN1
clk_out => clk_out~0.IN1
data_out[0] <= ram_2pt_var_cen:ram.q
data_out[1] <= ram_2pt_var_cen:ram.q
data_out[2] <= ram_2pt_var_cen:ram.q
data_out[3] <= ram_2pt_var_cen:ram.q
data_out[4] <= ram_2pt_var_cen:ram.q
data_out[5] <= ram_2pt_var_cen:ram.q
data_out[6] <= ram_2pt_var_cen:ram.q
data_out[7] <= ram_2pt_var_cen:ram.q
data_out[8] <= ram_2pt_var_cen:ram.q


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_9_pp|ram_2pt_var_cen:ram
data[0] => data[0]~8.IN1
data[1] => data[1]~7.IN1
data[2] => data[2]~6.IN1
data[3] => data[3]~5.IN1
data[4] => data[4]~4.IN1
data[5] => data[5]~3.IN1
data[6] => data[6]~2.IN1
data[7] => data[7]~1.IN1
data[8] => data[8]~0.IN1
wren => wren~0.IN1
wraddress[0] => wraddress[0]~7.IN1
wraddress[1] => wraddress[1]~6.IN1
wraddress[2] => wraddress[2]~5.IN1
wraddress[3] => wraddress[3]~4.IN1
wraddress[4] => wraddress[4]~3.IN1
wraddress[5] => wraddress[5]~2.IN1
wraddress[6] => wraddress[6]~1.IN1
wraddress[7] => wraddress[7]~0.IN1
rdaddress[0] => rdaddress[0]~7.IN1
rdaddress[1] => rdaddress[1]~6.IN1
rdaddress[2] => rdaddress[2]~5.IN1
rdaddress[3] => rdaddress[3]~4.IN1
rdaddress[4] => rdaddress[4]~3.IN1
rdaddress[5] => rdaddress[5]~2.IN1
rdaddress[6] => rdaddress[6]~1.IN1
rdaddress[7] => rdaddress[7]~0.IN1
rden => ~NO_FANOUT~
wrclock => wrclock~0.IN1
wrclocken => wrclocken~0.IN1
rdclock => rdclock~0.IN1
rdclocken => rdclocken~0.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_9_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
wren_a => altsyncram_i1t1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_i1t1:auto_generated.data_a[0]
data_a[1] => altsyncram_i1t1:auto_generated.data_a[1]
data_a[2] => altsyncram_i1t1:auto_generated.data_a[2]
data_a[3] => altsyncram_i1t1:auto_generated.data_a[3]
data_a[4] => altsyncram_i1t1:auto_generated.data_a[4]
data_a[5] => altsyncram_i1t1:auto_generated.data_a[5]
data_a[6] => altsyncram_i1t1:auto_generated.data_a[6]
data_a[7] => altsyncram_i1t1:auto_generated.data_a[7]
data_a[8] => altsyncram_i1t1:auto_generated.data_a[8]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
address_a[0] => altsyncram_i1t1:auto_generated.address_a[0]
address_a[1] => altsyncram_i1t1:auto_generated.address_a[1]
address_a[2] => altsyncram_i1t1:auto_generated.address_a[2]
address_a[3] => altsyncram_i1t1:auto_generated.address_a[3]
address_a[4] => altsyncram_i1t1:auto_generated.address_a[4]
address_a[5] => altsyncram_i1t1:auto_generated.address_a[5]
address_a[6] => altsyncram_i1t1:auto_generated.address_a[6]
address_a[7] => altsyncram_i1t1:auto_generated.address_a[7]
address_b[0] => altsyncram_i1t1:auto_generated.address_b[0]
address_b[1] => altsyncram_i1t1:auto_generated.address_b[1]
address_b[2] => altsyncram_i1t1:auto_generated.address_b[2]
address_b[3] => altsyncram_i1t1:auto_generated.address_b[3]
address_b[4] => altsyncram_i1t1:auto_generated.address_b[4]
address_b[5] => altsyncram_i1t1:auto_generated.address_b[5]
address_b[6] => altsyncram_i1t1:auto_generated.address_b[6]
address_b[7] => altsyncram_i1t1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_i1t1:auto_generated.clock0
clock1 => altsyncram_i1t1:auto_generated.clock1
clocken0 => altsyncram_i1t1:auto_generated.clocken0
clocken1 => altsyncram_i1t1:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_b[0] <= altsyncram_i1t1:auto_generated.q_b[0]
q_b[1] <= altsyncram_i1t1:auto_generated.q_b[1]
q_b[2] <= altsyncram_i1t1:auto_generated.q_b[2]
q_b[3] <= altsyncram_i1t1:auto_generated.q_b[3]
q_b[4] <= altsyncram_i1t1:auto_generated.q_b[4]
q_b[5] <= altsyncram_i1t1:auto_generated.q_b[5]
q_b[6] <= altsyncram_i1t1:auto_generated.q_b[6]
q_b[7] <= altsyncram_i1t1:auto_generated.q_b[7]
q_b[8] <= altsyncram_i1t1:auto_generated.q_b[8]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_9_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated
address_a[0] => altsyncram_ljr1:altsyncram1.address_b[0]
address_a[1] => altsyncram_ljr1:altsyncram1.address_b[1]
address_a[2] => altsyncram_ljr1:altsyncram1.address_b[2]
address_a[3] => altsyncram_ljr1:altsyncram1.address_b[3]
address_a[4] => altsyncram_ljr1:altsyncram1.address_b[4]
address_a[5] => altsyncram_ljr1:altsyncram1.address_b[5]
address_a[6] => altsyncram_ljr1:altsyncram1.address_b[6]
address_a[7] => altsyncram_ljr1:altsyncram1.address_b[7]
address_b[0] => altsyncram_ljr1:altsyncram1.address_a[0]
address_b[1] => altsyncram_ljr1:altsyncram1.address_a[1]
address_b[2] => altsyncram_ljr1:altsyncram1.address_a[2]
address_b[3] => altsyncram_ljr1:altsyncram1.address_a[3]
address_b[4] => altsyncram_ljr1:altsyncram1.address_a[4]
address_b[5] => altsyncram_ljr1:altsyncram1.address_a[5]
address_b[6] => altsyncram_ljr1:altsyncram1.address_a[6]
address_b[7] => altsyncram_ljr1:altsyncram1.address_a[7]
clock0 => altsyncram_ljr1:altsyncram1.clock1
clock1 => altsyncram_ljr1:altsyncram1.clock0
clocken0 => altsyncram_ljr1:altsyncram1.clocken1
clocken1 => altsyncram_ljr1:altsyncram1.clocken0
data_a[0] => altsyncram_ljr1:altsyncram1.data_b[0]
data_a[1] => altsyncram_ljr1:altsyncram1.data_b[1]
data_a[2] => altsyncram_ljr1:altsyncram1.data_b[2]
data_a[3] => altsyncram_ljr1:altsyncram1.data_b[3]
data_a[4] => altsyncram_ljr1:altsyncram1.data_b[4]
data_a[5] => altsyncram_ljr1:altsyncram1.data_b[5]
data_a[6] => altsyncram_ljr1:altsyncram1.data_b[6]
data_a[7] => altsyncram_ljr1:altsyncram1.data_b[7]
data_a[8] => altsyncram_ljr1:altsyncram1.data_b[8]
q_b[0] <= altsyncram_ljr1:altsyncram1.q_a[0]
q_b[1] <= altsyncram_ljr1:altsyncram1.q_a[1]
q_b[2] <= altsyncram_ljr1:altsyncram1.q_a[2]
q_b[3] <= altsyncram_ljr1:altsyncram1.q_a[3]
q_b[4] <= altsyncram_ljr1:altsyncram1.q_a[4]
q_b[5] <= altsyncram_ljr1:altsyncram1.q_a[5]
q_b[6] <= altsyncram_ljr1:altsyncram1.q_a[6]
q_b[7] <= altsyncram_ljr1:altsyncram1.q_a[7]
q_b[8] <= altsyncram_ljr1:altsyncram1.q_a[8]
wren_a => altsyncram_ljr1:altsyncram1.wren_b


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_9_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated|altsyncram_ljr1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[0] => ram_block2a8.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[1] => ram_block2a8.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[2] => ram_block2a8.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[3] => ram_block2a8.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[4] => ram_block2a8.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[5] => ram_block2a8.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[6] => ram_block2a8.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[7] => ram_block2a8.PORTAADDR7
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[0] => ram_block2a8.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[1] => ram_block2a8.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[2] => ram_block2a8.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[3] => ram_block2a8.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[4] => ram_block2a8.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[5] => ram_block2a8.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[6] => ram_block2a8.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[7] => ram_block2a1.PORTBADDR7
address_b[7] => ram_block2a2.PORTBADDR7
address_b[7] => ram_block2a3.PORTBADDR7
address_b[7] => ram_block2a4.PORTBADDR7
address_b[7] => ram_block2a5.PORTBADDR7
address_b[7] => ram_block2a6.PORTBADDR7
address_b[7] => ram_block2a7.PORTBADDR7
address_b[7] => ram_block2a8.PORTBADDR7
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock0 => ram_block2a8.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clock1 => ram_block2a8.CLK1
clocken0 => ram_block2a0.ENA0
clocken0 => ram_block2a1.ENA0
clocken0 => ram_block2a2.ENA0
clocken0 => ram_block2a3.ENA0
clocken0 => ram_block2a4.ENA0
clocken0 => ram_block2a5.ENA0
clocken0 => ram_block2a6.ENA0
clocken0 => ram_block2a7.ENA0
clocken0 => ram_block2a8.ENA0
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
clocken1 => ram_block2a8.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
data_a[8] => ram_block2a8.PORTADATAIN
data_b[0] => ram_block2a0.PORTBDATAIN
data_b[1] => ram_block2a1.PORTBDATAIN
data_b[2] => ram_block2a2.PORTBDATAIN
data_b[3] => ram_block2a3.PORTBDATAIN
data_b[4] => ram_block2a4.PORTBDATAIN
data_b[5] => ram_block2a5.PORTBDATAIN
data_b[6] => ram_block2a6.PORTBDATAIN
data_b[7] => ram_block2a7.PORTBDATAIN
data_b[8] => ram_block2a8.PORTBDATAIN
q_a[0] <= ram_block2a0.PORTADATAOUT
q_a[1] <= ram_block2a1.PORTADATAOUT
q_a[2] <= ram_block2a2.PORTADATAOUT
q_a[3] <= ram_block2a3.PORTADATAOUT
q_a[4] <= ram_block2a4.PORTADATAOUT
q_a[5] <= ram_block2a5.PORTADATAOUT
q_a[6] <= ram_block2a6.PORTADATAOUT
q_a[7] <= ram_block2a7.PORTADATAOUT
q_a[8] <= ram_block2a8.PORTADATAOUT
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
q_b[8] <= ram_block2a8.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a8.PORTAWE
wren_b => ram_block2a0.PORTBRE
wren_b => ram_block2a1.PORTBRE
wren_b => ram_block2a2.PORTBRE
wren_b => ram_block2a3.PORTBRE
wren_b => ram_block2a4.PORTBRE
wren_b => ram_block2a5.PORTBRE
wren_b => ram_block2a6.PORTBRE
wren_b => ram_block2a7.PORTBRE
wren_b => ram_block2a8.PORTBRE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_10_pp
data_in[0] => data_in[0]~8.IN1
data_in[1] => data_in[1]~7.IN1
data_in[2] => data_in[2]~6.IN1
data_in[3] => data_in[3]~5.IN1
data_in[4] => data_in[4]~4.IN1
data_in[5] => data_in[5]~3.IN1
data_in[6] => data_in[6]~2.IN1
data_in[7] => data_in[7]~1.IN1
data_in[8] => data_in[8]~0.IN1
wr_en => wr_en~0.IN1
addr_in[0] => addr_in[0]~7.IN1
addr_in[1] => addr_in[1]~6.IN1
addr_in[2] => addr_in[2]~5.IN1
addr_in[3] => addr_in[3]~4.IN1
addr_in[4] => addr_in[4]~3.IN1
addr_in[5] => addr_in[5]~2.IN1
addr_in[6] => addr_in[6]~1.IN1
addr_in[7] => addr_in[7]~0.IN1
wr_addr[0] => wr_addr[0]~7.IN1
wr_addr[1] => wr_addr[1]~6.IN1
wr_addr[2] => wr_addr[2]~5.IN1
wr_addr[3] => wr_addr[3]~4.IN1
wr_addr[4] => wr_addr[4]~3.IN1
wr_addr[5] => wr_addr[5]~2.IN1
wr_addr[6] => wr_addr[6]~1.IN1
wr_addr[7] => wr_addr[7]~0.IN1
gclk_en => gclk_en~0.IN1
clk_in => clk_in~0.IN1
clk_out => clk_out~0.IN1
data_out[0] <= ram_2pt_var_cen:ram.q
data_out[1] <= ram_2pt_var_cen:ram.q
data_out[2] <= ram_2pt_var_cen:ram.q
data_out[3] <= ram_2pt_var_cen:ram.q
data_out[4] <= ram_2pt_var_cen:ram.q
data_out[5] <= ram_2pt_var_cen:ram.q
data_out[6] <= ram_2pt_var_cen:ram.q
data_out[7] <= ram_2pt_var_cen:ram.q
data_out[8] <= ram_2pt_var_cen:ram.q


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_10_pp|ram_2pt_var_cen:ram
data[0] => data[0]~8.IN1
data[1] => data[1]~7.IN1
data[2] => data[2]~6.IN1
data[3] => data[3]~5.IN1
data[4] => data[4]~4.IN1
data[5] => data[5]~3.IN1
data[6] => data[6]~2.IN1
data[7] => data[7]~1.IN1
data[8] => data[8]~0.IN1
wren => wren~0.IN1
wraddress[0] => wraddress[0]~7.IN1
wraddress[1] => wraddress[1]~6.IN1
wraddress[2] => wraddress[2]~5.IN1
wraddress[3] => wraddress[3]~4.IN1
wraddress[4] => wraddress[4]~3.IN1
wraddress[5] => wraddress[5]~2.IN1
wraddress[6] => wraddress[6]~1.IN1
wraddress[7] => wraddress[7]~0.IN1
rdaddress[0] => rdaddress[0]~7.IN1
rdaddress[1] => rdaddress[1]~6.IN1
rdaddress[2] => rdaddress[2]~5.IN1
rdaddress[3] => rdaddress[3]~4.IN1
rdaddress[4] => rdaddress[4]~3.IN1
rdaddress[5] => rdaddress[5]~2.IN1
rdaddress[6] => rdaddress[6]~1.IN1
rdaddress[7] => rdaddress[7]~0.IN1
rden => ~NO_FANOUT~
wrclock => wrclock~0.IN1
wrclocken => wrclocken~0.IN1
rdclock => rdclock~0.IN1
rdclocken => rdclocken~0.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_10_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
wren_a => altsyncram_i1t1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_i1t1:auto_generated.data_a[0]
data_a[1] => altsyncram_i1t1:auto_generated.data_a[1]
data_a[2] => altsyncram_i1t1:auto_generated.data_a[2]
data_a[3] => altsyncram_i1t1:auto_generated.data_a[3]
data_a[4] => altsyncram_i1t1:auto_generated.data_a[4]
data_a[5] => altsyncram_i1t1:auto_generated.data_a[5]
data_a[6] => altsyncram_i1t1:auto_generated.data_a[6]
data_a[7] => altsyncram_i1t1:auto_generated.data_a[7]
data_a[8] => altsyncram_i1t1:auto_generated.data_a[8]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
address_a[0] => altsyncram_i1t1:auto_generated.address_a[0]
address_a[1] => altsyncram_i1t1:auto_generated.address_a[1]
address_a[2] => altsyncram_i1t1:auto_generated.address_a[2]
address_a[3] => altsyncram_i1t1:auto_generated.address_a[3]
address_a[4] => altsyncram_i1t1:auto_generated.address_a[4]
address_a[5] => altsyncram_i1t1:auto_generated.address_a[5]
address_a[6] => altsyncram_i1t1:auto_generated.address_a[6]
address_a[7] => altsyncram_i1t1:auto_generated.address_a[7]
address_b[0] => altsyncram_i1t1:auto_generated.address_b[0]
address_b[1] => altsyncram_i1t1:auto_generated.address_b[1]
address_b[2] => altsyncram_i1t1:auto_generated.address_b[2]
address_b[3] => altsyncram_i1t1:auto_generated.address_b[3]
address_b[4] => altsyncram_i1t1:auto_generated.address_b[4]
address_b[5] => altsyncram_i1t1:auto_generated.address_b[5]
address_b[6] => altsyncram_i1t1:auto_generated.address_b[6]
address_b[7] => altsyncram_i1t1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_i1t1:auto_generated.clock0
clock1 => altsyncram_i1t1:auto_generated.clock1
clocken0 => altsyncram_i1t1:auto_generated.clocken0
clocken1 => altsyncram_i1t1:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_b[0] <= altsyncram_i1t1:auto_generated.q_b[0]
q_b[1] <= altsyncram_i1t1:auto_generated.q_b[1]
q_b[2] <= altsyncram_i1t1:auto_generated.q_b[2]
q_b[3] <= altsyncram_i1t1:auto_generated.q_b[3]
q_b[4] <= altsyncram_i1t1:auto_generated.q_b[4]
q_b[5] <= altsyncram_i1t1:auto_generated.q_b[5]
q_b[6] <= altsyncram_i1t1:auto_generated.q_b[6]
q_b[7] <= altsyncram_i1t1:auto_generated.q_b[7]
q_b[8] <= altsyncram_i1t1:auto_generated.q_b[8]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_10_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated
address_a[0] => altsyncram_ljr1:altsyncram1.address_b[0]
address_a[1] => altsyncram_ljr1:altsyncram1.address_b[1]
address_a[2] => altsyncram_ljr1:altsyncram1.address_b[2]
address_a[3] => altsyncram_ljr1:altsyncram1.address_b[3]
address_a[4] => altsyncram_ljr1:altsyncram1.address_b[4]
address_a[5] => altsyncram_ljr1:altsyncram1.address_b[5]
address_a[6] => altsyncram_ljr1:altsyncram1.address_b[6]
address_a[7] => altsyncram_ljr1:altsyncram1.address_b[7]
address_b[0] => altsyncram_ljr1:altsyncram1.address_a[0]
address_b[1] => altsyncram_ljr1:altsyncram1.address_a[1]
address_b[2] => altsyncram_ljr1:altsyncram1.address_a[2]
address_b[3] => altsyncram_ljr1:altsyncram1.address_a[3]
address_b[4] => altsyncram_ljr1:altsyncram1.address_a[4]
address_b[5] => altsyncram_ljr1:altsyncram1.address_a[5]
address_b[6] => altsyncram_ljr1:altsyncram1.address_a[6]
address_b[7] => altsyncram_ljr1:altsyncram1.address_a[7]
clock0 => altsyncram_ljr1:altsyncram1.clock1
clock1 => altsyncram_ljr1:altsyncram1.clock0
clocken0 => altsyncram_ljr1:altsyncram1.clocken1
clocken1 => altsyncram_ljr1:altsyncram1.clocken0
data_a[0] => altsyncram_ljr1:altsyncram1.data_b[0]
data_a[1] => altsyncram_ljr1:altsyncram1.data_b[1]
data_a[2] => altsyncram_ljr1:altsyncram1.data_b[2]
data_a[3] => altsyncram_ljr1:altsyncram1.data_b[3]
data_a[4] => altsyncram_ljr1:altsyncram1.data_b[4]
data_a[5] => altsyncram_ljr1:altsyncram1.data_b[5]
data_a[6] => altsyncram_ljr1:altsyncram1.data_b[6]
data_a[7] => altsyncram_ljr1:altsyncram1.data_b[7]
data_a[8] => altsyncram_ljr1:altsyncram1.data_b[8]
q_b[0] <= altsyncram_ljr1:altsyncram1.q_a[0]
q_b[1] <= altsyncram_ljr1:altsyncram1.q_a[1]
q_b[2] <= altsyncram_ljr1:altsyncram1.q_a[2]
q_b[3] <= altsyncram_ljr1:altsyncram1.q_a[3]
q_b[4] <= altsyncram_ljr1:altsyncram1.q_a[4]
q_b[5] <= altsyncram_ljr1:altsyncram1.q_a[5]
q_b[6] <= altsyncram_ljr1:altsyncram1.q_a[6]
q_b[7] <= altsyncram_ljr1:altsyncram1.q_a[7]
q_b[8] <= altsyncram_ljr1:altsyncram1.q_a[8]
wren_a => altsyncram_ljr1:altsyncram1.wren_b


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_10_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated|altsyncram_ljr1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[0] => ram_block2a8.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[1] => ram_block2a8.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[2] => ram_block2a8.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[3] => ram_block2a8.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[4] => ram_block2a8.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[5] => ram_block2a8.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[6] => ram_block2a8.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[7] => ram_block2a8.PORTAADDR7
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[0] => ram_block2a8.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[1] => ram_block2a8.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[2] => ram_block2a8.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[3] => ram_block2a8.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[4] => ram_block2a8.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[5] => ram_block2a8.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[6] => ram_block2a8.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[7] => ram_block2a1.PORTBADDR7
address_b[7] => ram_block2a2.PORTBADDR7
address_b[7] => ram_block2a3.PORTBADDR7
address_b[7] => ram_block2a4.PORTBADDR7
address_b[7] => ram_block2a5.PORTBADDR7
address_b[7] => ram_block2a6.PORTBADDR7
address_b[7] => ram_block2a7.PORTBADDR7
address_b[7] => ram_block2a8.PORTBADDR7
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock0 => ram_block2a8.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clock1 => ram_block2a8.CLK1
clocken0 => ram_block2a0.ENA0
clocken0 => ram_block2a1.ENA0
clocken0 => ram_block2a2.ENA0
clocken0 => ram_block2a3.ENA0
clocken0 => ram_block2a4.ENA0
clocken0 => ram_block2a5.ENA0
clocken0 => ram_block2a6.ENA0
clocken0 => ram_block2a7.ENA0
clocken0 => ram_block2a8.ENA0
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
clocken1 => ram_block2a8.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
data_a[8] => ram_block2a8.PORTADATAIN
data_b[0] => ram_block2a0.PORTBDATAIN
data_b[1] => ram_block2a1.PORTBDATAIN
data_b[2] => ram_block2a2.PORTBDATAIN
data_b[3] => ram_block2a3.PORTBDATAIN
data_b[4] => ram_block2a4.PORTBDATAIN
data_b[5] => ram_block2a5.PORTBDATAIN
data_b[6] => ram_block2a6.PORTBDATAIN
data_b[7] => ram_block2a7.PORTBDATAIN
data_b[8] => ram_block2a8.PORTBDATAIN
q_a[0] <= ram_block2a0.PORTADATAOUT
q_a[1] <= ram_block2a1.PORTADATAOUT
q_a[2] <= ram_block2a2.PORTADATAOUT
q_a[3] <= ram_block2a3.PORTADATAOUT
q_a[4] <= ram_block2a4.PORTADATAOUT
q_a[5] <= ram_block2a5.PORTADATAOUT
q_a[6] <= ram_block2a6.PORTADATAOUT
q_a[7] <= ram_block2a7.PORTADATAOUT
q_a[8] <= ram_block2a8.PORTADATAOUT
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
q_b[8] <= ram_block2a8.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a8.PORTAWE
wren_b => ram_block2a0.PORTBRE
wren_b => ram_block2a1.PORTBRE
wren_b => ram_block2a2.PORTBRE
wren_b => ram_block2a3.PORTBRE
wren_b => ram_block2a4.PORTBRE
wren_b => ram_block2a5.PORTBRE
wren_b => ram_block2a6.PORTBRE
wren_b => ram_block2a7.PORTBRE
wren_b => ram_block2a8.PORTBRE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_11_pp
data_in[0] => data_in[0]~8.IN1
data_in[1] => data_in[1]~7.IN1
data_in[2] => data_in[2]~6.IN1
data_in[3] => data_in[3]~5.IN1
data_in[4] => data_in[4]~4.IN1
data_in[5] => data_in[5]~3.IN1
data_in[6] => data_in[6]~2.IN1
data_in[7] => data_in[7]~1.IN1
data_in[8] => data_in[8]~0.IN1
wr_en => wr_en~0.IN1
addr_in[0] => addr_in[0]~7.IN1
addr_in[1] => addr_in[1]~6.IN1
addr_in[2] => addr_in[2]~5.IN1
addr_in[3] => addr_in[3]~4.IN1
addr_in[4] => addr_in[4]~3.IN1
addr_in[5] => addr_in[5]~2.IN1
addr_in[6] => addr_in[6]~1.IN1
addr_in[7] => addr_in[7]~0.IN1
wr_addr[0] => wr_addr[0]~7.IN1
wr_addr[1] => wr_addr[1]~6.IN1
wr_addr[2] => wr_addr[2]~5.IN1
wr_addr[3] => wr_addr[3]~4.IN1
wr_addr[4] => wr_addr[4]~3.IN1
wr_addr[5] => wr_addr[5]~2.IN1
wr_addr[6] => wr_addr[6]~1.IN1
wr_addr[7] => wr_addr[7]~0.IN1
gclk_en => gclk_en~0.IN1
clk_in => clk_in~0.IN1
clk_out => clk_out~0.IN1
data_out[0] <= ram_2pt_var_cen:ram.q
data_out[1] <= ram_2pt_var_cen:ram.q
data_out[2] <= ram_2pt_var_cen:ram.q
data_out[3] <= ram_2pt_var_cen:ram.q
data_out[4] <= ram_2pt_var_cen:ram.q
data_out[5] <= ram_2pt_var_cen:ram.q
data_out[6] <= ram_2pt_var_cen:ram.q
data_out[7] <= ram_2pt_var_cen:ram.q
data_out[8] <= ram_2pt_var_cen:ram.q


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_11_pp|ram_2pt_var_cen:ram
data[0] => data[0]~8.IN1
data[1] => data[1]~7.IN1
data[2] => data[2]~6.IN1
data[3] => data[3]~5.IN1
data[4] => data[4]~4.IN1
data[5] => data[5]~3.IN1
data[6] => data[6]~2.IN1
data[7] => data[7]~1.IN1
data[8] => data[8]~0.IN1
wren => wren~0.IN1
wraddress[0] => wraddress[0]~7.IN1
wraddress[1] => wraddress[1]~6.IN1
wraddress[2] => wraddress[2]~5.IN1
wraddress[3] => wraddress[3]~4.IN1
wraddress[4] => wraddress[4]~3.IN1
wraddress[5] => wraddress[5]~2.IN1
wraddress[6] => wraddress[6]~1.IN1
wraddress[7] => wraddress[7]~0.IN1
rdaddress[0] => rdaddress[0]~7.IN1
rdaddress[1] => rdaddress[1]~6.IN1
rdaddress[2] => rdaddress[2]~5.IN1
rdaddress[3] => rdaddress[3]~4.IN1
rdaddress[4] => rdaddress[4]~3.IN1
rdaddress[5] => rdaddress[5]~2.IN1
rdaddress[6] => rdaddress[6]~1.IN1
rdaddress[7] => rdaddress[7]~0.IN1
rden => ~NO_FANOUT~
wrclock => wrclock~0.IN1
wrclocken => wrclocken~0.IN1
rdclock => rdclock~0.IN1
rdclocken => rdclocken~0.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_11_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
wren_a => altsyncram_i1t1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_i1t1:auto_generated.data_a[0]
data_a[1] => altsyncram_i1t1:auto_generated.data_a[1]
data_a[2] => altsyncram_i1t1:auto_generated.data_a[2]
data_a[3] => altsyncram_i1t1:auto_generated.data_a[3]
data_a[4] => altsyncram_i1t1:auto_generated.data_a[4]
data_a[5] => altsyncram_i1t1:auto_generated.data_a[5]
data_a[6] => altsyncram_i1t1:auto_generated.data_a[6]
data_a[7] => altsyncram_i1t1:auto_generated.data_a[7]
data_a[8] => altsyncram_i1t1:auto_generated.data_a[8]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
address_a[0] => altsyncram_i1t1:auto_generated.address_a[0]
address_a[1] => altsyncram_i1t1:auto_generated.address_a[1]
address_a[2] => altsyncram_i1t1:auto_generated.address_a[2]
address_a[3] => altsyncram_i1t1:auto_generated.address_a[3]
address_a[4] => altsyncram_i1t1:auto_generated.address_a[4]
address_a[5] => altsyncram_i1t1:auto_generated.address_a[5]
address_a[6] => altsyncram_i1t1:auto_generated.address_a[6]
address_a[7] => altsyncram_i1t1:auto_generated.address_a[7]
address_b[0] => altsyncram_i1t1:auto_generated.address_b[0]
address_b[1] => altsyncram_i1t1:auto_generated.address_b[1]
address_b[2] => altsyncram_i1t1:auto_generated.address_b[2]
address_b[3] => altsyncram_i1t1:auto_generated.address_b[3]
address_b[4] => altsyncram_i1t1:auto_generated.address_b[4]
address_b[5] => altsyncram_i1t1:auto_generated.address_b[5]
address_b[6] => altsyncram_i1t1:auto_generated.address_b[6]
address_b[7] => altsyncram_i1t1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_i1t1:auto_generated.clock0
clock1 => altsyncram_i1t1:auto_generated.clock1
clocken0 => altsyncram_i1t1:auto_generated.clocken0
clocken1 => altsyncram_i1t1:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_b[0] <= altsyncram_i1t1:auto_generated.q_b[0]
q_b[1] <= altsyncram_i1t1:auto_generated.q_b[1]
q_b[2] <= altsyncram_i1t1:auto_generated.q_b[2]
q_b[3] <= altsyncram_i1t1:auto_generated.q_b[3]
q_b[4] <= altsyncram_i1t1:auto_generated.q_b[4]
q_b[5] <= altsyncram_i1t1:auto_generated.q_b[5]
q_b[6] <= altsyncram_i1t1:auto_generated.q_b[6]
q_b[7] <= altsyncram_i1t1:auto_generated.q_b[7]
q_b[8] <= altsyncram_i1t1:auto_generated.q_b[8]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_11_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated
address_a[0] => altsyncram_ljr1:altsyncram1.address_b[0]
address_a[1] => altsyncram_ljr1:altsyncram1.address_b[1]
address_a[2] => altsyncram_ljr1:altsyncram1.address_b[2]
address_a[3] => altsyncram_ljr1:altsyncram1.address_b[3]
address_a[4] => altsyncram_ljr1:altsyncram1.address_b[4]
address_a[5] => altsyncram_ljr1:altsyncram1.address_b[5]
address_a[6] => altsyncram_ljr1:altsyncram1.address_b[6]
address_a[7] => altsyncram_ljr1:altsyncram1.address_b[7]
address_b[0] => altsyncram_ljr1:altsyncram1.address_a[0]
address_b[1] => altsyncram_ljr1:altsyncram1.address_a[1]
address_b[2] => altsyncram_ljr1:altsyncram1.address_a[2]
address_b[3] => altsyncram_ljr1:altsyncram1.address_a[3]
address_b[4] => altsyncram_ljr1:altsyncram1.address_a[4]
address_b[5] => altsyncram_ljr1:altsyncram1.address_a[5]
address_b[6] => altsyncram_ljr1:altsyncram1.address_a[6]
address_b[7] => altsyncram_ljr1:altsyncram1.address_a[7]
clock0 => altsyncram_ljr1:altsyncram1.clock1
clock1 => altsyncram_ljr1:altsyncram1.clock0
clocken0 => altsyncram_ljr1:altsyncram1.clocken1
clocken1 => altsyncram_ljr1:altsyncram1.clocken0
data_a[0] => altsyncram_ljr1:altsyncram1.data_b[0]
data_a[1] => altsyncram_ljr1:altsyncram1.data_b[1]
data_a[2] => altsyncram_ljr1:altsyncram1.data_b[2]
data_a[3] => altsyncram_ljr1:altsyncram1.data_b[3]
data_a[4] => altsyncram_ljr1:altsyncram1.data_b[4]
data_a[5] => altsyncram_ljr1:altsyncram1.data_b[5]
data_a[6] => altsyncram_ljr1:altsyncram1.data_b[6]
data_a[7] => altsyncram_ljr1:altsyncram1.data_b[7]
data_a[8] => altsyncram_ljr1:altsyncram1.data_b[8]
q_b[0] <= altsyncram_ljr1:altsyncram1.q_a[0]
q_b[1] <= altsyncram_ljr1:altsyncram1.q_a[1]
q_b[2] <= altsyncram_ljr1:altsyncram1.q_a[2]
q_b[3] <= altsyncram_ljr1:altsyncram1.q_a[3]
q_b[4] <= altsyncram_ljr1:altsyncram1.q_a[4]
q_b[5] <= altsyncram_ljr1:altsyncram1.q_a[5]
q_b[6] <= altsyncram_ljr1:altsyncram1.q_a[6]
q_b[7] <= altsyncram_ljr1:altsyncram1.q_a[7]
q_b[8] <= altsyncram_ljr1:altsyncram1.q_a[8]
wren_a => altsyncram_ljr1:altsyncram1.wren_b


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_11_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated|altsyncram_ljr1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[0] => ram_block2a8.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[1] => ram_block2a8.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[2] => ram_block2a8.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[3] => ram_block2a8.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[4] => ram_block2a8.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[5] => ram_block2a8.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[6] => ram_block2a8.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[7] => ram_block2a8.PORTAADDR7
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[0] => ram_block2a8.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[1] => ram_block2a8.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[2] => ram_block2a8.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[3] => ram_block2a8.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[4] => ram_block2a8.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[5] => ram_block2a8.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[6] => ram_block2a8.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[7] => ram_block2a1.PORTBADDR7
address_b[7] => ram_block2a2.PORTBADDR7
address_b[7] => ram_block2a3.PORTBADDR7
address_b[7] => ram_block2a4.PORTBADDR7
address_b[7] => ram_block2a5.PORTBADDR7
address_b[7] => ram_block2a6.PORTBADDR7
address_b[7] => ram_block2a7.PORTBADDR7
address_b[7] => ram_block2a8.PORTBADDR7
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock0 => ram_block2a8.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clock1 => ram_block2a8.CLK1
clocken0 => ram_block2a0.ENA0
clocken0 => ram_block2a1.ENA0
clocken0 => ram_block2a2.ENA0
clocken0 => ram_block2a3.ENA0
clocken0 => ram_block2a4.ENA0
clocken0 => ram_block2a5.ENA0
clocken0 => ram_block2a6.ENA0
clocken0 => ram_block2a7.ENA0
clocken0 => ram_block2a8.ENA0
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
clocken1 => ram_block2a8.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
data_a[8] => ram_block2a8.PORTADATAIN
data_b[0] => ram_block2a0.PORTBDATAIN
data_b[1] => ram_block2a1.PORTBDATAIN
data_b[2] => ram_block2a2.PORTBDATAIN
data_b[3] => ram_block2a3.PORTBDATAIN
data_b[4] => ram_block2a4.PORTBDATAIN
data_b[5] => ram_block2a5.PORTBDATAIN
data_b[6] => ram_block2a6.PORTBDATAIN
data_b[7] => ram_block2a7.PORTBDATAIN
data_b[8] => ram_block2a8.PORTBDATAIN
q_a[0] <= ram_block2a0.PORTADATAOUT
q_a[1] <= ram_block2a1.PORTADATAOUT
q_a[2] <= ram_block2a2.PORTADATAOUT
q_a[3] <= ram_block2a3.PORTADATAOUT
q_a[4] <= ram_block2a4.PORTADATAOUT
q_a[5] <= ram_block2a5.PORTADATAOUT
q_a[6] <= ram_block2a6.PORTADATAOUT
q_a[7] <= ram_block2a7.PORTADATAOUT
q_a[8] <= ram_block2a8.PORTADATAOUT
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
q_b[8] <= ram_block2a8.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a8.PORTAWE
wren_b => ram_block2a0.PORTBRE
wren_b => ram_block2a1.PORTBRE
wren_b => ram_block2a2.PORTBRE
wren_b => ram_block2a3.PORTBRE
wren_b => ram_block2a4.PORTBRE
wren_b => ram_block2a5.PORTBRE
wren_b => ram_block2a6.PORTBRE
wren_b => ram_block2a7.PORTBRE
wren_b => ram_block2a8.PORTBRE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_12_pp
data_in[0] => data_in[0]~8.IN1
data_in[1] => data_in[1]~7.IN1
data_in[2] => data_in[2]~6.IN1
data_in[3] => data_in[3]~5.IN1
data_in[4] => data_in[4]~4.IN1
data_in[5] => data_in[5]~3.IN1
data_in[6] => data_in[6]~2.IN1
data_in[7] => data_in[7]~1.IN1
data_in[8] => data_in[8]~0.IN1
wr_en => wr_en~0.IN1
addr_in[0] => addr_in[0]~7.IN1
addr_in[1] => addr_in[1]~6.IN1
addr_in[2] => addr_in[2]~5.IN1
addr_in[3] => addr_in[3]~4.IN1
addr_in[4] => addr_in[4]~3.IN1
addr_in[5] => addr_in[5]~2.IN1
addr_in[6] => addr_in[6]~1.IN1
addr_in[7] => addr_in[7]~0.IN1
wr_addr[0] => wr_addr[0]~7.IN1
wr_addr[1] => wr_addr[1]~6.IN1
wr_addr[2] => wr_addr[2]~5.IN1
wr_addr[3] => wr_addr[3]~4.IN1
wr_addr[4] => wr_addr[4]~3.IN1
wr_addr[5] => wr_addr[5]~2.IN1
wr_addr[6] => wr_addr[6]~1.IN1
wr_addr[7] => wr_addr[7]~0.IN1
gclk_en => gclk_en~0.IN1
clk_in => clk_in~0.IN1
clk_out => clk_out~0.IN1
data_out[0] <= ram_2pt_var_cen:ram.q
data_out[1] <= ram_2pt_var_cen:ram.q
data_out[2] <= ram_2pt_var_cen:ram.q
data_out[3] <= ram_2pt_var_cen:ram.q
data_out[4] <= ram_2pt_var_cen:ram.q
data_out[5] <= ram_2pt_var_cen:ram.q
data_out[6] <= ram_2pt_var_cen:ram.q
data_out[7] <= ram_2pt_var_cen:ram.q
data_out[8] <= ram_2pt_var_cen:ram.q


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_12_pp|ram_2pt_var_cen:ram
data[0] => data[0]~8.IN1
data[1] => data[1]~7.IN1
data[2] => data[2]~6.IN1
data[3] => data[3]~5.IN1
data[4] => data[4]~4.IN1
data[5] => data[5]~3.IN1
data[6] => data[6]~2.IN1
data[7] => data[7]~1.IN1
data[8] => data[8]~0.IN1
wren => wren~0.IN1
wraddress[0] => wraddress[0]~7.IN1
wraddress[1] => wraddress[1]~6.IN1
wraddress[2] => wraddress[2]~5.IN1
wraddress[3] => wraddress[3]~4.IN1
wraddress[4] => wraddress[4]~3.IN1
wraddress[5] => wraddress[5]~2.IN1
wraddress[6] => wraddress[6]~1.IN1
wraddress[7] => wraddress[7]~0.IN1
rdaddress[0] => rdaddress[0]~7.IN1
rdaddress[1] => rdaddress[1]~6.IN1
rdaddress[2] => rdaddress[2]~5.IN1
rdaddress[3] => rdaddress[3]~4.IN1
rdaddress[4] => rdaddress[4]~3.IN1
rdaddress[5] => rdaddress[5]~2.IN1
rdaddress[6] => rdaddress[6]~1.IN1
rdaddress[7] => rdaddress[7]~0.IN1
rden => ~NO_FANOUT~
wrclock => wrclock~0.IN1
wrclocken => wrclocken~0.IN1
rdclock => rdclock~0.IN1
rdclocken => rdclocken~0.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_12_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
wren_a => altsyncram_i1t1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_i1t1:auto_generated.data_a[0]
data_a[1] => altsyncram_i1t1:auto_generated.data_a[1]
data_a[2] => altsyncram_i1t1:auto_generated.data_a[2]
data_a[3] => altsyncram_i1t1:auto_generated.data_a[3]
data_a[4] => altsyncram_i1t1:auto_generated.data_a[4]
data_a[5] => altsyncram_i1t1:auto_generated.data_a[5]
data_a[6] => altsyncram_i1t1:auto_generated.data_a[6]
data_a[7] => altsyncram_i1t1:auto_generated.data_a[7]
data_a[8] => altsyncram_i1t1:auto_generated.data_a[8]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
address_a[0] => altsyncram_i1t1:auto_generated.address_a[0]
address_a[1] => altsyncram_i1t1:auto_generated.address_a[1]
address_a[2] => altsyncram_i1t1:auto_generated.address_a[2]
address_a[3] => altsyncram_i1t1:auto_generated.address_a[3]
address_a[4] => altsyncram_i1t1:auto_generated.address_a[4]
address_a[5] => altsyncram_i1t1:auto_generated.address_a[5]
address_a[6] => altsyncram_i1t1:auto_generated.address_a[6]
address_a[7] => altsyncram_i1t1:auto_generated.address_a[7]
address_b[0] => altsyncram_i1t1:auto_generated.address_b[0]
address_b[1] => altsyncram_i1t1:auto_generated.address_b[1]
address_b[2] => altsyncram_i1t1:auto_generated.address_b[2]
address_b[3] => altsyncram_i1t1:auto_generated.address_b[3]
address_b[4] => altsyncram_i1t1:auto_generated.address_b[4]
address_b[5] => altsyncram_i1t1:auto_generated.address_b[5]
address_b[6] => altsyncram_i1t1:auto_generated.address_b[6]
address_b[7] => altsyncram_i1t1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_i1t1:auto_generated.clock0
clock1 => altsyncram_i1t1:auto_generated.clock1
clocken0 => altsyncram_i1t1:auto_generated.clocken0
clocken1 => altsyncram_i1t1:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_b[0] <= altsyncram_i1t1:auto_generated.q_b[0]
q_b[1] <= altsyncram_i1t1:auto_generated.q_b[1]
q_b[2] <= altsyncram_i1t1:auto_generated.q_b[2]
q_b[3] <= altsyncram_i1t1:auto_generated.q_b[3]
q_b[4] <= altsyncram_i1t1:auto_generated.q_b[4]
q_b[5] <= altsyncram_i1t1:auto_generated.q_b[5]
q_b[6] <= altsyncram_i1t1:auto_generated.q_b[6]
q_b[7] <= altsyncram_i1t1:auto_generated.q_b[7]
q_b[8] <= altsyncram_i1t1:auto_generated.q_b[8]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_12_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated
address_a[0] => altsyncram_ljr1:altsyncram1.address_b[0]
address_a[1] => altsyncram_ljr1:altsyncram1.address_b[1]
address_a[2] => altsyncram_ljr1:altsyncram1.address_b[2]
address_a[3] => altsyncram_ljr1:altsyncram1.address_b[3]
address_a[4] => altsyncram_ljr1:altsyncram1.address_b[4]
address_a[5] => altsyncram_ljr1:altsyncram1.address_b[5]
address_a[6] => altsyncram_ljr1:altsyncram1.address_b[6]
address_a[7] => altsyncram_ljr1:altsyncram1.address_b[7]
address_b[0] => altsyncram_ljr1:altsyncram1.address_a[0]
address_b[1] => altsyncram_ljr1:altsyncram1.address_a[1]
address_b[2] => altsyncram_ljr1:altsyncram1.address_a[2]
address_b[3] => altsyncram_ljr1:altsyncram1.address_a[3]
address_b[4] => altsyncram_ljr1:altsyncram1.address_a[4]
address_b[5] => altsyncram_ljr1:altsyncram1.address_a[5]
address_b[6] => altsyncram_ljr1:altsyncram1.address_a[6]
address_b[7] => altsyncram_ljr1:altsyncram1.address_a[7]
clock0 => altsyncram_ljr1:altsyncram1.clock1
clock1 => altsyncram_ljr1:altsyncram1.clock0
clocken0 => altsyncram_ljr1:altsyncram1.clocken1
clocken1 => altsyncram_ljr1:altsyncram1.clocken0
data_a[0] => altsyncram_ljr1:altsyncram1.data_b[0]
data_a[1] => altsyncram_ljr1:altsyncram1.data_b[1]
data_a[2] => altsyncram_ljr1:altsyncram1.data_b[2]
data_a[3] => altsyncram_ljr1:altsyncram1.data_b[3]
data_a[4] => altsyncram_ljr1:altsyncram1.data_b[4]
data_a[5] => altsyncram_ljr1:altsyncram1.data_b[5]
data_a[6] => altsyncram_ljr1:altsyncram1.data_b[6]
data_a[7] => altsyncram_ljr1:altsyncram1.data_b[7]
data_a[8] => altsyncram_ljr1:altsyncram1.data_b[8]
q_b[0] <= altsyncram_ljr1:altsyncram1.q_a[0]
q_b[1] <= altsyncram_ljr1:altsyncram1.q_a[1]
q_b[2] <= altsyncram_ljr1:altsyncram1.q_a[2]
q_b[3] <= altsyncram_ljr1:altsyncram1.q_a[3]
q_b[4] <= altsyncram_ljr1:altsyncram1.q_a[4]
q_b[5] <= altsyncram_ljr1:altsyncram1.q_a[5]
q_b[6] <= altsyncram_ljr1:altsyncram1.q_a[6]
q_b[7] <= altsyncram_ljr1:altsyncram1.q_a[7]
q_b[8] <= altsyncram_ljr1:altsyncram1.q_a[8]
wren_a => altsyncram_ljr1:altsyncram1.wren_b


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur0_n_12_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_i1t1:auto_generated|altsyncram_ljr1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[0] => ram_block2a8.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[1] => ram_block2a8.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[2] => ram_block2a8.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[3] => ram_block2a8.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[4] => ram_block2a8.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[5] => ram_block2a8.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[6] => ram_block2a8.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[7] => ram_block2a8.PORTAADDR7
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[0] => ram_block2a8.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[1] => ram_block2a8.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[2] => ram_block2a8.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[3] => ram_block2a8.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[4] => ram_block2a8.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[5] => ram_block2a8.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[6] => ram_block2a8.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[7] => ram_block2a1.PORTBADDR7
address_b[7] => ram_block2a2.PORTBADDR7
address_b[7] => ram_block2a3.PORTBADDR7
address_b[7] => ram_block2a4.PORTBADDR7
address_b[7] => ram_block2a5.PORTBADDR7
address_b[7] => ram_block2a6.PORTBADDR7
address_b[7] => ram_block2a7.PORTBADDR7
address_b[7] => ram_block2a8.PORTBADDR7
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock0 => ram_block2a8.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clock1 => ram_block2a8.CLK1
clocken0 => ram_block2a0.ENA0
clocken0 => ram_block2a1.ENA0
clocken0 => ram_block2a2.ENA0
clocken0 => ram_block2a3.ENA0
clocken0 => ram_block2a4.ENA0
clocken0 => ram_block2a5.ENA0
clocken0 => ram_block2a6.ENA0
clocken0 => ram_block2a7.ENA0
clocken0 => ram_block2a8.ENA0
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
clocken1 => ram_block2a8.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
data_a[8] => ram_block2a8.PORTADATAIN
data_b[0] => ram_block2a0.PORTBDATAIN
data_b[1] => ram_block2a1.PORTBDATAIN
data_b[2] => ram_block2a2.PORTBDATAIN
data_b[3] => ram_block2a3.PORTBDATAIN
data_b[4] => ram_block2a4.PORTBDATAIN
data_b[5] => ram_block2a5.PORTBDATAIN
data_b[6] => ram_block2a6.PORTBDATAIN
data_b[7] => ram_block2a7.PORTBDATAIN
data_b[8] => ram_block2a8.PORTBDATAIN
q_a[0] <= ram_block2a0.PORTADATAOUT
q_a[1] <= ram_block2a1.PORTADATAOUT
q_a[2] <= ram_block2a2.PORTADATAOUT
q_a[3] <= ram_block2a3.PORTADATAOUT
q_a[4] <= ram_block2a4.PORTADATAOUT
q_a[5] <= ram_block2a5.PORTADATAOUT
q_a[6] <= ram_block2a6.PORTADATAOUT
q_a[7] <= ram_block2a7.PORTADATAOUT
q_a[8] <= ram_block2a8.PORTADATAOUT
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
q_b[8] <= ram_block2a8.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a8.PORTAWE
wren_b => ram_block2a0.PORTBRE
wren_b => ram_block2a1.PORTBRE
wren_b => ram_block2a2.PORTBRE
wren_b => ram_block2a3.PORTBRE
wren_b => ram_block2a4.PORTBRE
wren_b => ram_block2a5.PORTBRE
wren_b => ram_block2a6.PORTBRE
wren_b => ram_block2a7.PORTBRE
wren_b => ram_block2a8.PORTBRE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_0_pp
data_in[0] => data_in[0]~12.IN1
data_in[1] => data_in[1]~11.IN1
data_in[2] => data_in[2]~10.IN1
data_in[3] => data_in[3]~9.IN1
data_in[4] => data_in[4]~8.IN1
data_in[5] => data_in[5]~7.IN1
data_in[6] => data_in[6]~6.IN1
data_in[7] => data_in[7]~5.IN1
data_in[8] => data_in[8]~4.IN1
data_in[9] => data_in[9]~3.IN1
data_in[10] => data_in[10]~2.IN1
data_in[11] => data_in[11]~1.IN1
data_in[12] => data_in[12]~0.IN1
wr_en => wr_en~0.IN1
addr_in[0] => addr_in[0]~7.IN1
addr_in[1] => addr_in[1]~6.IN1
addr_in[2] => addr_in[2]~5.IN1
addr_in[3] => addr_in[3]~4.IN1
addr_in[4] => addr_in[4]~3.IN1
addr_in[5] => addr_in[5]~2.IN1
addr_in[6] => addr_in[6]~1.IN1
addr_in[7] => addr_in[7]~0.IN1
wr_addr[0] => wr_addr[0]~7.IN1
wr_addr[1] => wr_addr[1]~6.IN1
wr_addr[2] => wr_addr[2]~5.IN1
wr_addr[3] => wr_addr[3]~4.IN1
wr_addr[4] => wr_addr[4]~3.IN1
wr_addr[5] => wr_addr[5]~2.IN1
wr_addr[6] => wr_addr[6]~1.IN1
wr_addr[7] => wr_addr[7]~0.IN1
gclk_en => gclk_en~0.IN1
clk_in => clk_in~0.IN1
clk_out => clk_out~0.IN1
data_out[0] <= ram_2pt_var_cen:ram.q
data_out[1] <= ram_2pt_var_cen:ram.q
data_out[2] <= ram_2pt_var_cen:ram.q
data_out[3] <= ram_2pt_var_cen:ram.q
data_out[4] <= ram_2pt_var_cen:ram.q
data_out[5] <= ram_2pt_var_cen:ram.q
data_out[6] <= ram_2pt_var_cen:ram.q
data_out[7] <= ram_2pt_var_cen:ram.q
data_out[8] <= ram_2pt_var_cen:ram.q
data_out[9] <= ram_2pt_var_cen:ram.q
data_out[10] <= ram_2pt_var_cen:ram.q
data_out[11] <= ram_2pt_var_cen:ram.q
data_out[12] <= ram_2pt_var_cen:ram.q


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_0_pp|ram_2pt_var_cen:ram
data[0] => data[0]~12.IN1
data[1] => data[1]~11.IN1
data[2] => data[2]~10.IN1
data[3] => data[3]~9.IN1
data[4] => data[4]~8.IN1
data[5] => data[5]~7.IN1
data[6] => data[6]~6.IN1
data[7] => data[7]~5.IN1
data[8] => data[8]~4.IN1
data[9] => data[9]~3.IN1
data[10] => data[10]~2.IN1
data[11] => data[11]~1.IN1
data[12] => data[12]~0.IN1
wren => wren~0.IN1
wraddress[0] => wraddress[0]~7.IN1
wraddress[1] => wraddress[1]~6.IN1
wraddress[2] => wraddress[2]~5.IN1
wraddress[3] => wraddress[3]~4.IN1
wraddress[4] => wraddress[4]~3.IN1
wraddress[5] => wraddress[5]~2.IN1
wraddress[6] => wraddress[6]~1.IN1
wraddress[7] => wraddress[7]~0.IN1
rdaddress[0] => rdaddress[0]~7.IN1
rdaddress[1] => rdaddress[1]~6.IN1
rdaddress[2] => rdaddress[2]~5.IN1
rdaddress[3] => rdaddress[3]~4.IN1
rdaddress[4] => rdaddress[4]~3.IN1
rdaddress[5] => rdaddress[5]~2.IN1
rdaddress[6] => rdaddress[6]~1.IN1
rdaddress[7] => rdaddress[7]~0.IN1
rden => ~NO_FANOUT~
wrclock => wrclock~0.IN1
wrclocken => wrclocken~0.IN1
rdclock => rdclock~0.IN1
rdclocken => rdclocken~0.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_0_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
wren_a => altsyncram_94t1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_94t1:auto_generated.data_a[0]
data_a[1] => altsyncram_94t1:auto_generated.data_a[1]
data_a[2] => altsyncram_94t1:auto_generated.data_a[2]
data_a[3] => altsyncram_94t1:auto_generated.data_a[3]
data_a[4] => altsyncram_94t1:auto_generated.data_a[4]
data_a[5] => altsyncram_94t1:auto_generated.data_a[5]
data_a[6] => altsyncram_94t1:auto_generated.data_a[6]
data_a[7] => altsyncram_94t1:auto_generated.data_a[7]
data_a[8] => altsyncram_94t1:auto_generated.data_a[8]
data_a[9] => altsyncram_94t1:auto_generated.data_a[9]
data_a[10] => altsyncram_94t1:auto_generated.data_a[10]
data_a[11] => altsyncram_94t1:auto_generated.data_a[11]
data_a[12] => altsyncram_94t1:auto_generated.data_a[12]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
address_a[0] => altsyncram_94t1:auto_generated.address_a[0]
address_a[1] => altsyncram_94t1:auto_generated.address_a[1]
address_a[2] => altsyncram_94t1:auto_generated.address_a[2]
address_a[3] => altsyncram_94t1:auto_generated.address_a[3]
address_a[4] => altsyncram_94t1:auto_generated.address_a[4]
address_a[5] => altsyncram_94t1:auto_generated.address_a[5]
address_a[6] => altsyncram_94t1:auto_generated.address_a[6]
address_a[7] => altsyncram_94t1:auto_generated.address_a[7]
address_b[0] => altsyncram_94t1:auto_generated.address_b[0]
address_b[1] => altsyncram_94t1:auto_generated.address_b[1]
address_b[2] => altsyncram_94t1:auto_generated.address_b[2]
address_b[3] => altsyncram_94t1:auto_generated.address_b[3]
address_b[4] => altsyncram_94t1:auto_generated.address_b[4]
address_b[5] => altsyncram_94t1:auto_generated.address_b[5]
address_b[6] => altsyncram_94t1:auto_generated.address_b[6]
address_b[7] => altsyncram_94t1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_94t1:auto_generated.clock0
clock1 => altsyncram_94t1:auto_generated.clock1
clocken0 => altsyncram_94t1:auto_generated.clocken0
clocken1 => altsyncram_94t1:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_b[0] <= altsyncram_94t1:auto_generated.q_b[0]
q_b[1] <= altsyncram_94t1:auto_generated.q_b[1]
q_b[2] <= altsyncram_94t1:auto_generated.q_b[2]
q_b[3] <= altsyncram_94t1:auto_generated.q_b[3]
q_b[4] <= altsyncram_94t1:auto_generated.q_b[4]
q_b[5] <= altsyncram_94t1:auto_generated.q_b[5]
q_b[6] <= altsyncram_94t1:auto_generated.q_b[6]
q_b[7] <= altsyncram_94t1:auto_generated.q_b[7]
q_b[8] <= altsyncram_94t1:auto_generated.q_b[8]
q_b[9] <= altsyncram_94t1:auto_generated.q_b[9]
q_b[10] <= altsyncram_94t1:auto_generated.q_b[10]
q_b[11] <= altsyncram_94t1:auto_generated.q_b[11]
q_b[12] <= altsyncram_94t1:auto_generated.q_b[12]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_0_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated
address_a[0] => altsyncram_cmr1:altsyncram1.address_b[0]
address_a[1] => altsyncram_cmr1:altsyncram1.address_b[1]
address_a[2] => altsyncram_cmr1:altsyncram1.address_b[2]
address_a[3] => altsyncram_cmr1:altsyncram1.address_b[3]
address_a[4] => altsyncram_cmr1:altsyncram1.address_b[4]
address_a[5] => altsyncram_cmr1:altsyncram1.address_b[5]
address_a[6] => altsyncram_cmr1:altsyncram1.address_b[6]
address_a[7] => altsyncram_cmr1:altsyncram1.address_b[7]
address_b[0] => altsyncram_cmr1:altsyncram1.address_a[0]
address_b[1] => altsyncram_cmr1:altsyncram1.address_a[1]
address_b[2] => altsyncram_cmr1:altsyncram1.address_a[2]
address_b[3] => altsyncram_cmr1:altsyncram1.address_a[3]
address_b[4] => altsyncram_cmr1:altsyncram1.address_a[4]
address_b[5] => altsyncram_cmr1:altsyncram1.address_a[5]
address_b[6] => altsyncram_cmr1:altsyncram1.address_a[6]
address_b[7] => altsyncram_cmr1:altsyncram1.address_a[7]
clock0 => altsyncram_cmr1:altsyncram1.clock1
clock1 => altsyncram_cmr1:altsyncram1.clock0
clocken0 => altsyncram_cmr1:altsyncram1.clocken1
clocken1 => altsyncram_cmr1:altsyncram1.clocken0
data_a[0] => altsyncram_cmr1:altsyncram1.data_b[0]
data_a[1] => altsyncram_cmr1:altsyncram1.data_b[1]
data_a[2] => altsyncram_cmr1:altsyncram1.data_b[2]
data_a[3] => altsyncram_cmr1:altsyncram1.data_b[3]
data_a[4] => altsyncram_cmr1:altsyncram1.data_b[4]
data_a[5] => altsyncram_cmr1:altsyncram1.data_b[5]
data_a[6] => altsyncram_cmr1:altsyncram1.data_b[6]
data_a[7] => altsyncram_cmr1:altsyncram1.data_b[7]
data_a[8] => altsyncram_cmr1:altsyncram1.data_b[8]
data_a[9] => altsyncram_cmr1:altsyncram1.data_b[9]
data_a[10] => altsyncram_cmr1:altsyncram1.data_b[10]
data_a[11] => altsyncram_cmr1:altsyncram1.data_b[11]
data_a[12] => altsyncram_cmr1:altsyncram1.data_b[12]
q_b[0] <= altsyncram_cmr1:altsyncram1.q_a[0]
q_b[1] <= altsyncram_cmr1:altsyncram1.q_a[1]
q_b[2] <= altsyncram_cmr1:altsyncram1.q_a[2]
q_b[3] <= altsyncram_cmr1:altsyncram1.q_a[3]
q_b[4] <= altsyncram_cmr1:altsyncram1.q_a[4]
q_b[5] <= altsyncram_cmr1:altsyncram1.q_a[5]
q_b[6] <= altsyncram_cmr1:altsyncram1.q_a[6]
q_b[7] <= altsyncram_cmr1:altsyncram1.q_a[7]
q_b[8] <= altsyncram_cmr1:altsyncram1.q_a[8]
q_b[9] <= altsyncram_cmr1:altsyncram1.q_a[9]
q_b[10] <= altsyncram_cmr1:altsyncram1.q_a[10]
q_b[11] <= altsyncram_cmr1:altsyncram1.q_a[11]
q_b[12] <= altsyncram_cmr1:altsyncram1.q_a[12]
wren_a => altsyncram_cmr1:altsyncram1.wren_b


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_0_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated|altsyncram_cmr1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[0] => ram_block2a8.PORTAADDR
address_a[0] => ram_block2a9.PORTAADDR
address_a[0] => ram_block2a10.PORTAADDR
address_a[0] => ram_block2a11.PORTAADDR
address_a[0] => ram_block2a12.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[1] => ram_block2a8.PORTAADDR1
address_a[1] => ram_block2a9.PORTAADDR1
address_a[1] => ram_block2a10.PORTAADDR1
address_a[1] => ram_block2a11.PORTAADDR1
address_a[1] => ram_block2a12.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[2] => ram_block2a8.PORTAADDR2
address_a[2] => ram_block2a9.PORTAADDR2
address_a[2] => ram_block2a10.PORTAADDR2
address_a[2] => ram_block2a11.PORTAADDR2
address_a[2] => ram_block2a12.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[3] => ram_block2a8.PORTAADDR3
address_a[3] => ram_block2a9.PORTAADDR3
address_a[3] => ram_block2a10.PORTAADDR3
address_a[3] => ram_block2a11.PORTAADDR3
address_a[3] => ram_block2a12.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[4] => ram_block2a8.PORTAADDR4
address_a[4] => ram_block2a9.PORTAADDR4
address_a[4] => ram_block2a10.PORTAADDR4
address_a[4] => ram_block2a11.PORTAADDR4
address_a[4] => ram_block2a12.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[5] => ram_block2a8.PORTAADDR5
address_a[5] => ram_block2a9.PORTAADDR5
address_a[5] => ram_block2a10.PORTAADDR5
address_a[5] => ram_block2a11.PORTAADDR5
address_a[5] => ram_block2a12.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[6] => ram_block2a8.PORTAADDR6
address_a[6] => ram_block2a9.PORTAADDR6
address_a[6] => ram_block2a10.PORTAADDR6
address_a[6] => ram_block2a11.PORTAADDR6
address_a[6] => ram_block2a12.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[7] => ram_block2a8.PORTAADDR7
address_a[7] => ram_block2a9.PORTAADDR7
address_a[7] => ram_block2a10.PORTAADDR7
address_a[7] => ram_block2a11.PORTAADDR7
address_a[7] => ram_block2a12.PORTAADDR7
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[0] => ram_block2a8.PORTBADDR
address_b[0] => ram_block2a9.PORTBADDR
address_b[0] => ram_block2a10.PORTBADDR
address_b[0] => ram_block2a11.PORTBADDR
address_b[0] => ram_block2a12.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[1] => ram_block2a8.PORTBADDR1
address_b[1] => ram_block2a9.PORTBADDR1
address_b[1] => ram_block2a10.PORTBADDR1
address_b[1] => ram_block2a11.PORTBADDR1
address_b[1] => ram_block2a12.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[2] => ram_block2a8.PORTBADDR2
address_b[2] => ram_block2a9.PORTBADDR2
address_b[2] => ram_block2a10.PORTBADDR2
address_b[2] => ram_block2a11.PORTBADDR2
address_b[2] => ram_block2a12.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[3] => ram_block2a8.PORTBADDR3
address_b[3] => ram_block2a9.PORTBADDR3
address_b[3] => ram_block2a10.PORTBADDR3
address_b[3] => ram_block2a11.PORTBADDR3
address_b[3] => ram_block2a12.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[4] => ram_block2a8.PORTBADDR4
address_b[4] => ram_block2a9.PORTBADDR4
address_b[4] => ram_block2a10.PORTBADDR4
address_b[4] => ram_block2a11.PORTBADDR4
address_b[4] => ram_block2a12.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[5] => ram_block2a8.PORTBADDR5
address_b[5] => ram_block2a9.PORTBADDR5
address_b[5] => ram_block2a10.PORTBADDR5
address_b[5] => ram_block2a11.PORTBADDR5
address_b[5] => ram_block2a12.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[6] => ram_block2a8.PORTBADDR6
address_b[6] => ram_block2a9.PORTBADDR6
address_b[6] => ram_block2a10.PORTBADDR6
address_b[6] => ram_block2a11.PORTBADDR6
address_b[6] => ram_block2a12.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[7] => ram_block2a1.PORTBADDR7
address_b[7] => ram_block2a2.PORTBADDR7
address_b[7] => ram_block2a3.PORTBADDR7
address_b[7] => ram_block2a4.PORTBADDR7
address_b[7] => ram_block2a5.PORTBADDR7
address_b[7] => ram_block2a6.PORTBADDR7
address_b[7] => ram_block2a7.PORTBADDR7
address_b[7] => ram_block2a8.PORTBADDR7
address_b[7] => ram_block2a9.PORTBADDR7
address_b[7] => ram_block2a10.PORTBADDR7
address_b[7] => ram_block2a11.PORTBADDR7
address_b[7] => ram_block2a12.PORTBADDR7
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock0 => ram_block2a8.CLK0
clock0 => ram_block2a9.CLK0
clock0 => ram_block2a10.CLK0
clock0 => ram_block2a11.CLK0
clock0 => ram_block2a12.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clock1 => ram_block2a8.CLK1
clock1 => ram_block2a9.CLK1
clock1 => ram_block2a10.CLK1
clock1 => ram_block2a11.CLK1
clock1 => ram_block2a12.CLK1
clocken0 => ram_block2a0.ENA0
clocken0 => ram_block2a1.ENA0
clocken0 => ram_block2a2.ENA0
clocken0 => ram_block2a3.ENA0
clocken0 => ram_block2a4.ENA0
clocken0 => ram_block2a5.ENA0
clocken0 => ram_block2a6.ENA0
clocken0 => ram_block2a7.ENA0
clocken0 => ram_block2a8.ENA0
clocken0 => ram_block2a9.ENA0
clocken0 => ram_block2a10.ENA0
clocken0 => ram_block2a11.ENA0
clocken0 => ram_block2a12.ENA0
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
clocken1 => ram_block2a8.ENA1
clocken1 => ram_block2a9.ENA1
clocken1 => ram_block2a10.ENA1
clocken1 => ram_block2a11.ENA1
clocken1 => ram_block2a12.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
data_a[8] => ram_block2a8.PORTADATAIN
data_a[9] => ram_block2a9.PORTADATAIN
data_a[10] => ram_block2a10.PORTADATAIN
data_a[11] => ram_block2a11.PORTADATAIN
data_a[12] => ram_block2a12.PORTADATAIN
data_b[0] => ram_block2a0.PORTBDATAIN
data_b[1] => ram_block2a1.PORTBDATAIN
data_b[2] => ram_block2a2.PORTBDATAIN
data_b[3] => ram_block2a3.PORTBDATAIN
data_b[4] => ram_block2a4.PORTBDATAIN
data_b[5] => ram_block2a5.PORTBDATAIN
data_b[6] => ram_block2a6.PORTBDATAIN
data_b[7] => ram_block2a7.PORTBDATAIN
data_b[8] => ram_block2a8.PORTBDATAIN
data_b[9] => ram_block2a9.PORTBDATAIN
data_b[10] => ram_block2a10.PORTBDATAIN
data_b[11] => ram_block2a11.PORTBDATAIN
data_b[12] => ram_block2a12.PORTBDATAIN
q_a[0] <= ram_block2a0.PORTADATAOUT
q_a[1] <= ram_block2a1.PORTADATAOUT
q_a[2] <= ram_block2a2.PORTADATAOUT
q_a[3] <= ram_block2a3.PORTADATAOUT
q_a[4] <= ram_block2a4.PORTADATAOUT
q_a[5] <= ram_block2a5.PORTADATAOUT
q_a[6] <= ram_block2a6.PORTADATAOUT
q_a[7] <= ram_block2a7.PORTADATAOUT
q_a[8] <= ram_block2a8.PORTADATAOUT
q_a[9] <= ram_block2a9.PORTADATAOUT
q_a[10] <= ram_block2a10.PORTADATAOUT
q_a[11] <= ram_block2a11.PORTADATAOUT
q_a[12] <= ram_block2a12.PORTADATAOUT
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
q_b[8] <= ram_block2a8.PORTBDATAOUT
q_b[9] <= ram_block2a9.PORTBDATAOUT
q_b[10] <= ram_block2a10.PORTBDATAOUT
q_b[11] <= ram_block2a11.PORTBDATAOUT
q_b[12] <= ram_block2a12.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a8.PORTAWE
wren_a => ram_block2a9.PORTAWE
wren_a => ram_block2a10.PORTAWE
wren_a => ram_block2a11.PORTAWE
wren_a => ram_block2a12.PORTAWE
wren_b => ram_block2a0.PORTBRE
wren_b => ram_block2a1.PORTBRE
wren_b => ram_block2a2.PORTBRE
wren_b => ram_block2a3.PORTBRE
wren_b => ram_block2a4.PORTBRE
wren_b => ram_block2a5.PORTBRE
wren_b => ram_block2a6.PORTBRE
wren_b => ram_block2a7.PORTBRE
wren_b => ram_block2a8.PORTBRE
wren_b => ram_block2a9.PORTBRE
wren_b => ram_block2a10.PORTBRE
wren_b => ram_block2a11.PORTBRE
wren_b => ram_block2a12.PORTBRE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_1_pp
data_in[0] => data_in[0]~12.IN1
data_in[1] => data_in[1]~11.IN1
data_in[2] => data_in[2]~10.IN1
data_in[3] => data_in[3]~9.IN1
data_in[4] => data_in[4]~8.IN1
data_in[5] => data_in[5]~7.IN1
data_in[6] => data_in[6]~6.IN1
data_in[7] => data_in[7]~5.IN1
data_in[8] => data_in[8]~4.IN1
data_in[9] => data_in[9]~3.IN1
data_in[10] => data_in[10]~2.IN1
data_in[11] => data_in[11]~1.IN1
data_in[12] => data_in[12]~0.IN1
wr_en => wr_en~0.IN1
addr_in[0] => addr_in[0]~7.IN1
addr_in[1] => addr_in[1]~6.IN1
addr_in[2] => addr_in[2]~5.IN1
addr_in[3] => addr_in[3]~4.IN1
addr_in[4] => addr_in[4]~3.IN1
addr_in[5] => addr_in[5]~2.IN1
addr_in[6] => addr_in[6]~1.IN1
addr_in[7] => addr_in[7]~0.IN1
wr_addr[0] => wr_addr[0]~7.IN1
wr_addr[1] => wr_addr[1]~6.IN1
wr_addr[2] => wr_addr[2]~5.IN1
wr_addr[3] => wr_addr[3]~4.IN1
wr_addr[4] => wr_addr[4]~3.IN1
wr_addr[5] => wr_addr[5]~2.IN1
wr_addr[6] => wr_addr[6]~1.IN1
wr_addr[7] => wr_addr[7]~0.IN1
gclk_en => gclk_en~0.IN1
clk_in => clk_in~0.IN1
clk_out => clk_out~0.IN1
data_out[0] <= ram_2pt_var_cen:ram.q
data_out[1] <= ram_2pt_var_cen:ram.q
data_out[2] <= ram_2pt_var_cen:ram.q
data_out[3] <= ram_2pt_var_cen:ram.q
data_out[4] <= ram_2pt_var_cen:ram.q
data_out[5] <= ram_2pt_var_cen:ram.q
data_out[6] <= ram_2pt_var_cen:ram.q
data_out[7] <= ram_2pt_var_cen:ram.q
data_out[8] <= ram_2pt_var_cen:ram.q
data_out[9] <= ram_2pt_var_cen:ram.q
data_out[10] <= ram_2pt_var_cen:ram.q
data_out[11] <= ram_2pt_var_cen:ram.q
data_out[12] <= ram_2pt_var_cen:ram.q


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_1_pp|ram_2pt_var_cen:ram
data[0] => data[0]~12.IN1
data[1] => data[1]~11.IN1
data[2] => data[2]~10.IN1
data[3] => data[3]~9.IN1
data[4] => data[4]~8.IN1
data[5] => data[5]~7.IN1
data[6] => data[6]~6.IN1
data[7] => data[7]~5.IN1
data[8] => data[8]~4.IN1
data[9] => data[9]~3.IN1
data[10] => data[10]~2.IN1
data[11] => data[11]~1.IN1
data[12] => data[12]~0.IN1
wren => wren~0.IN1
wraddress[0] => wraddress[0]~7.IN1
wraddress[1] => wraddress[1]~6.IN1
wraddress[2] => wraddress[2]~5.IN1
wraddress[3] => wraddress[3]~4.IN1
wraddress[4] => wraddress[4]~3.IN1
wraddress[5] => wraddress[5]~2.IN1
wraddress[6] => wraddress[6]~1.IN1
wraddress[7] => wraddress[7]~0.IN1
rdaddress[0] => rdaddress[0]~7.IN1
rdaddress[1] => rdaddress[1]~6.IN1
rdaddress[2] => rdaddress[2]~5.IN1
rdaddress[3] => rdaddress[3]~4.IN1
rdaddress[4] => rdaddress[4]~3.IN1
rdaddress[5] => rdaddress[5]~2.IN1
rdaddress[6] => rdaddress[6]~1.IN1
rdaddress[7] => rdaddress[7]~0.IN1
rden => ~NO_FANOUT~
wrclock => wrclock~0.IN1
wrclocken => wrclocken~0.IN1
rdclock => rdclock~0.IN1
rdclocken => rdclocken~0.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_1_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
wren_a => altsyncram_94t1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_94t1:auto_generated.data_a[0]
data_a[1] => altsyncram_94t1:auto_generated.data_a[1]
data_a[2] => altsyncram_94t1:auto_generated.data_a[2]
data_a[3] => altsyncram_94t1:auto_generated.data_a[3]
data_a[4] => altsyncram_94t1:auto_generated.data_a[4]
data_a[5] => altsyncram_94t1:auto_generated.data_a[5]
data_a[6] => altsyncram_94t1:auto_generated.data_a[6]
data_a[7] => altsyncram_94t1:auto_generated.data_a[7]
data_a[8] => altsyncram_94t1:auto_generated.data_a[8]
data_a[9] => altsyncram_94t1:auto_generated.data_a[9]
data_a[10] => altsyncram_94t1:auto_generated.data_a[10]
data_a[11] => altsyncram_94t1:auto_generated.data_a[11]
data_a[12] => altsyncram_94t1:auto_generated.data_a[12]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
address_a[0] => altsyncram_94t1:auto_generated.address_a[0]
address_a[1] => altsyncram_94t1:auto_generated.address_a[1]
address_a[2] => altsyncram_94t1:auto_generated.address_a[2]
address_a[3] => altsyncram_94t1:auto_generated.address_a[3]
address_a[4] => altsyncram_94t1:auto_generated.address_a[4]
address_a[5] => altsyncram_94t1:auto_generated.address_a[5]
address_a[6] => altsyncram_94t1:auto_generated.address_a[6]
address_a[7] => altsyncram_94t1:auto_generated.address_a[7]
address_b[0] => altsyncram_94t1:auto_generated.address_b[0]
address_b[1] => altsyncram_94t1:auto_generated.address_b[1]
address_b[2] => altsyncram_94t1:auto_generated.address_b[2]
address_b[3] => altsyncram_94t1:auto_generated.address_b[3]
address_b[4] => altsyncram_94t1:auto_generated.address_b[4]
address_b[5] => altsyncram_94t1:auto_generated.address_b[5]
address_b[6] => altsyncram_94t1:auto_generated.address_b[6]
address_b[7] => altsyncram_94t1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_94t1:auto_generated.clock0
clock1 => altsyncram_94t1:auto_generated.clock1
clocken0 => altsyncram_94t1:auto_generated.clocken0
clocken1 => altsyncram_94t1:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_b[0] <= altsyncram_94t1:auto_generated.q_b[0]
q_b[1] <= altsyncram_94t1:auto_generated.q_b[1]
q_b[2] <= altsyncram_94t1:auto_generated.q_b[2]
q_b[3] <= altsyncram_94t1:auto_generated.q_b[3]
q_b[4] <= altsyncram_94t1:auto_generated.q_b[4]
q_b[5] <= altsyncram_94t1:auto_generated.q_b[5]
q_b[6] <= altsyncram_94t1:auto_generated.q_b[6]
q_b[7] <= altsyncram_94t1:auto_generated.q_b[7]
q_b[8] <= altsyncram_94t1:auto_generated.q_b[8]
q_b[9] <= altsyncram_94t1:auto_generated.q_b[9]
q_b[10] <= altsyncram_94t1:auto_generated.q_b[10]
q_b[11] <= altsyncram_94t1:auto_generated.q_b[11]
q_b[12] <= altsyncram_94t1:auto_generated.q_b[12]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_1_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated
address_a[0] => altsyncram_cmr1:altsyncram1.address_b[0]
address_a[1] => altsyncram_cmr1:altsyncram1.address_b[1]
address_a[2] => altsyncram_cmr1:altsyncram1.address_b[2]
address_a[3] => altsyncram_cmr1:altsyncram1.address_b[3]
address_a[4] => altsyncram_cmr1:altsyncram1.address_b[4]
address_a[5] => altsyncram_cmr1:altsyncram1.address_b[5]
address_a[6] => altsyncram_cmr1:altsyncram1.address_b[6]
address_a[7] => altsyncram_cmr1:altsyncram1.address_b[7]
address_b[0] => altsyncram_cmr1:altsyncram1.address_a[0]
address_b[1] => altsyncram_cmr1:altsyncram1.address_a[1]
address_b[2] => altsyncram_cmr1:altsyncram1.address_a[2]
address_b[3] => altsyncram_cmr1:altsyncram1.address_a[3]
address_b[4] => altsyncram_cmr1:altsyncram1.address_a[4]
address_b[5] => altsyncram_cmr1:altsyncram1.address_a[5]
address_b[6] => altsyncram_cmr1:altsyncram1.address_a[6]
address_b[7] => altsyncram_cmr1:altsyncram1.address_a[7]
clock0 => altsyncram_cmr1:altsyncram1.clock1
clock1 => altsyncram_cmr1:altsyncram1.clock0
clocken0 => altsyncram_cmr1:altsyncram1.clocken1
clocken1 => altsyncram_cmr1:altsyncram1.clocken0
data_a[0] => altsyncram_cmr1:altsyncram1.data_b[0]
data_a[1] => altsyncram_cmr1:altsyncram1.data_b[1]
data_a[2] => altsyncram_cmr1:altsyncram1.data_b[2]
data_a[3] => altsyncram_cmr1:altsyncram1.data_b[3]
data_a[4] => altsyncram_cmr1:altsyncram1.data_b[4]
data_a[5] => altsyncram_cmr1:altsyncram1.data_b[5]
data_a[6] => altsyncram_cmr1:altsyncram1.data_b[6]
data_a[7] => altsyncram_cmr1:altsyncram1.data_b[7]
data_a[8] => altsyncram_cmr1:altsyncram1.data_b[8]
data_a[9] => altsyncram_cmr1:altsyncram1.data_b[9]
data_a[10] => altsyncram_cmr1:altsyncram1.data_b[10]
data_a[11] => altsyncram_cmr1:altsyncram1.data_b[11]
data_a[12] => altsyncram_cmr1:altsyncram1.data_b[12]
q_b[0] <= altsyncram_cmr1:altsyncram1.q_a[0]
q_b[1] <= altsyncram_cmr1:altsyncram1.q_a[1]
q_b[2] <= altsyncram_cmr1:altsyncram1.q_a[2]
q_b[3] <= altsyncram_cmr1:altsyncram1.q_a[3]
q_b[4] <= altsyncram_cmr1:altsyncram1.q_a[4]
q_b[5] <= altsyncram_cmr1:altsyncram1.q_a[5]
q_b[6] <= altsyncram_cmr1:altsyncram1.q_a[6]
q_b[7] <= altsyncram_cmr1:altsyncram1.q_a[7]
q_b[8] <= altsyncram_cmr1:altsyncram1.q_a[8]
q_b[9] <= altsyncram_cmr1:altsyncram1.q_a[9]
q_b[10] <= altsyncram_cmr1:altsyncram1.q_a[10]
q_b[11] <= altsyncram_cmr1:altsyncram1.q_a[11]
q_b[12] <= altsyncram_cmr1:altsyncram1.q_a[12]
wren_a => altsyncram_cmr1:altsyncram1.wren_b


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_1_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated|altsyncram_cmr1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[0] => ram_block2a8.PORTAADDR
address_a[0] => ram_block2a9.PORTAADDR
address_a[0] => ram_block2a10.PORTAADDR
address_a[0] => ram_block2a11.PORTAADDR
address_a[0] => ram_block2a12.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[1] => ram_block2a8.PORTAADDR1
address_a[1] => ram_block2a9.PORTAADDR1
address_a[1] => ram_block2a10.PORTAADDR1
address_a[1] => ram_block2a11.PORTAADDR1
address_a[1] => ram_block2a12.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[2] => ram_block2a8.PORTAADDR2
address_a[2] => ram_block2a9.PORTAADDR2
address_a[2] => ram_block2a10.PORTAADDR2
address_a[2] => ram_block2a11.PORTAADDR2
address_a[2] => ram_block2a12.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[3] => ram_block2a8.PORTAADDR3
address_a[3] => ram_block2a9.PORTAADDR3
address_a[3] => ram_block2a10.PORTAADDR3
address_a[3] => ram_block2a11.PORTAADDR3
address_a[3] => ram_block2a12.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[4] => ram_block2a8.PORTAADDR4
address_a[4] => ram_block2a9.PORTAADDR4
address_a[4] => ram_block2a10.PORTAADDR4
address_a[4] => ram_block2a11.PORTAADDR4
address_a[4] => ram_block2a12.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[5] => ram_block2a8.PORTAADDR5
address_a[5] => ram_block2a9.PORTAADDR5
address_a[5] => ram_block2a10.PORTAADDR5
address_a[5] => ram_block2a11.PORTAADDR5
address_a[5] => ram_block2a12.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[6] => ram_block2a8.PORTAADDR6
address_a[6] => ram_block2a9.PORTAADDR6
address_a[6] => ram_block2a10.PORTAADDR6
address_a[6] => ram_block2a11.PORTAADDR6
address_a[6] => ram_block2a12.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[7] => ram_block2a8.PORTAADDR7
address_a[7] => ram_block2a9.PORTAADDR7
address_a[7] => ram_block2a10.PORTAADDR7
address_a[7] => ram_block2a11.PORTAADDR7
address_a[7] => ram_block2a12.PORTAADDR7
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[0] => ram_block2a8.PORTBADDR
address_b[0] => ram_block2a9.PORTBADDR
address_b[0] => ram_block2a10.PORTBADDR
address_b[0] => ram_block2a11.PORTBADDR
address_b[0] => ram_block2a12.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[1] => ram_block2a8.PORTBADDR1
address_b[1] => ram_block2a9.PORTBADDR1
address_b[1] => ram_block2a10.PORTBADDR1
address_b[1] => ram_block2a11.PORTBADDR1
address_b[1] => ram_block2a12.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[2] => ram_block2a8.PORTBADDR2
address_b[2] => ram_block2a9.PORTBADDR2
address_b[2] => ram_block2a10.PORTBADDR2
address_b[2] => ram_block2a11.PORTBADDR2
address_b[2] => ram_block2a12.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[3] => ram_block2a8.PORTBADDR3
address_b[3] => ram_block2a9.PORTBADDR3
address_b[3] => ram_block2a10.PORTBADDR3
address_b[3] => ram_block2a11.PORTBADDR3
address_b[3] => ram_block2a12.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[4] => ram_block2a8.PORTBADDR4
address_b[4] => ram_block2a9.PORTBADDR4
address_b[4] => ram_block2a10.PORTBADDR4
address_b[4] => ram_block2a11.PORTBADDR4
address_b[4] => ram_block2a12.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[5] => ram_block2a8.PORTBADDR5
address_b[5] => ram_block2a9.PORTBADDR5
address_b[5] => ram_block2a10.PORTBADDR5
address_b[5] => ram_block2a11.PORTBADDR5
address_b[5] => ram_block2a12.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[6] => ram_block2a8.PORTBADDR6
address_b[6] => ram_block2a9.PORTBADDR6
address_b[6] => ram_block2a10.PORTBADDR6
address_b[6] => ram_block2a11.PORTBADDR6
address_b[6] => ram_block2a12.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[7] => ram_block2a1.PORTBADDR7
address_b[7] => ram_block2a2.PORTBADDR7
address_b[7] => ram_block2a3.PORTBADDR7
address_b[7] => ram_block2a4.PORTBADDR7
address_b[7] => ram_block2a5.PORTBADDR7
address_b[7] => ram_block2a6.PORTBADDR7
address_b[7] => ram_block2a7.PORTBADDR7
address_b[7] => ram_block2a8.PORTBADDR7
address_b[7] => ram_block2a9.PORTBADDR7
address_b[7] => ram_block2a10.PORTBADDR7
address_b[7] => ram_block2a11.PORTBADDR7
address_b[7] => ram_block2a12.PORTBADDR7
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock0 => ram_block2a8.CLK0
clock0 => ram_block2a9.CLK0
clock0 => ram_block2a10.CLK0
clock0 => ram_block2a11.CLK0
clock0 => ram_block2a12.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clock1 => ram_block2a8.CLK1
clock1 => ram_block2a9.CLK1
clock1 => ram_block2a10.CLK1
clock1 => ram_block2a11.CLK1
clock1 => ram_block2a12.CLK1
clocken0 => ram_block2a0.ENA0
clocken0 => ram_block2a1.ENA0
clocken0 => ram_block2a2.ENA0
clocken0 => ram_block2a3.ENA0
clocken0 => ram_block2a4.ENA0
clocken0 => ram_block2a5.ENA0
clocken0 => ram_block2a6.ENA0
clocken0 => ram_block2a7.ENA0
clocken0 => ram_block2a8.ENA0
clocken0 => ram_block2a9.ENA0
clocken0 => ram_block2a10.ENA0
clocken0 => ram_block2a11.ENA0
clocken0 => ram_block2a12.ENA0
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
clocken1 => ram_block2a8.ENA1
clocken1 => ram_block2a9.ENA1
clocken1 => ram_block2a10.ENA1
clocken1 => ram_block2a11.ENA1
clocken1 => ram_block2a12.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
data_a[8] => ram_block2a8.PORTADATAIN
data_a[9] => ram_block2a9.PORTADATAIN
data_a[10] => ram_block2a10.PORTADATAIN
data_a[11] => ram_block2a11.PORTADATAIN
data_a[12] => ram_block2a12.PORTADATAIN
data_b[0] => ram_block2a0.PORTBDATAIN
data_b[1] => ram_block2a1.PORTBDATAIN
data_b[2] => ram_block2a2.PORTBDATAIN
data_b[3] => ram_block2a3.PORTBDATAIN
data_b[4] => ram_block2a4.PORTBDATAIN
data_b[5] => ram_block2a5.PORTBDATAIN
data_b[6] => ram_block2a6.PORTBDATAIN
data_b[7] => ram_block2a7.PORTBDATAIN
data_b[8] => ram_block2a8.PORTBDATAIN
data_b[9] => ram_block2a9.PORTBDATAIN
data_b[10] => ram_block2a10.PORTBDATAIN
data_b[11] => ram_block2a11.PORTBDATAIN
data_b[12] => ram_block2a12.PORTBDATAIN
q_a[0] <= ram_block2a0.PORTADATAOUT
q_a[1] <= ram_block2a1.PORTADATAOUT
q_a[2] <= ram_block2a2.PORTADATAOUT
q_a[3] <= ram_block2a3.PORTADATAOUT
q_a[4] <= ram_block2a4.PORTADATAOUT
q_a[5] <= ram_block2a5.PORTADATAOUT
q_a[6] <= ram_block2a6.PORTADATAOUT
q_a[7] <= ram_block2a7.PORTADATAOUT
q_a[8] <= ram_block2a8.PORTADATAOUT
q_a[9] <= ram_block2a9.PORTADATAOUT
q_a[10] <= ram_block2a10.PORTADATAOUT
q_a[11] <= ram_block2a11.PORTADATAOUT
q_a[12] <= ram_block2a12.PORTADATAOUT
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
q_b[8] <= ram_block2a8.PORTBDATAOUT
q_b[9] <= ram_block2a9.PORTBDATAOUT
q_b[10] <= ram_block2a10.PORTBDATAOUT
q_b[11] <= ram_block2a11.PORTBDATAOUT
q_b[12] <= ram_block2a12.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a8.PORTAWE
wren_a => ram_block2a9.PORTAWE
wren_a => ram_block2a10.PORTAWE
wren_a => ram_block2a11.PORTAWE
wren_a => ram_block2a12.PORTAWE
wren_b => ram_block2a0.PORTBRE
wren_b => ram_block2a1.PORTBRE
wren_b => ram_block2a2.PORTBRE
wren_b => ram_block2a3.PORTBRE
wren_b => ram_block2a4.PORTBRE
wren_b => ram_block2a5.PORTBRE
wren_b => ram_block2a6.PORTBRE
wren_b => ram_block2a7.PORTBRE
wren_b => ram_block2a8.PORTBRE
wren_b => ram_block2a9.PORTBRE
wren_b => ram_block2a10.PORTBRE
wren_b => ram_block2a11.PORTBRE
wren_b => ram_block2a12.PORTBRE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_2_pp
data_in[0] => data_in[0]~12.IN1
data_in[1] => data_in[1]~11.IN1
data_in[2] => data_in[2]~10.IN1
data_in[3] => data_in[3]~9.IN1
data_in[4] => data_in[4]~8.IN1
data_in[5] => data_in[5]~7.IN1
data_in[6] => data_in[6]~6.IN1
data_in[7] => data_in[7]~5.IN1
data_in[8] => data_in[8]~4.IN1
data_in[9] => data_in[9]~3.IN1
data_in[10] => data_in[10]~2.IN1
data_in[11] => data_in[11]~1.IN1
data_in[12] => data_in[12]~0.IN1
wr_en => wr_en~0.IN1
addr_in[0] => addr_in[0]~7.IN1
addr_in[1] => addr_in[1]~6.IN1
addr_in[2] => addr_in[2]~5.IN1
addr_in[3] => addr_in[3]~4.IN1
addr_in[4] => addr_in[4]~3.IN1
addr_in[5] => addr_in[5]~2.IN1
addr_in[6] => addr_in[6]~1.IN1
addr_in[7] => addr_in[7]~0.IN1
wr_addr[0] => wr_addr[0]~7.IN1
wr_addr[1] => wr_addr[1]~6.IN1
wr_addr[2] => wr_addr[2]~5.IN1
wr_addr[3] => wr_addr[3]~4.IN1
wr_addr[4] => wr_addr[4]~3.IN1
wr_addr[5] => wr_addr[5]~2.IN1
wr_addr[6] => wr_addr[6]~1.IN1
wr_addr[7] => wr_addr[7]~0.IN1
gclk_en => gclk_en~0.IN1
clk_in => clk_in~0.IN1
clk_out => clk_out~0.IN1
data_out[0] <= ram_2pt_var_cen:ram.q
data_out[1] <= ram_2pt_var_cen:ram.q
data_out[2] <= ram_2pt_var_cen:ram.q
data_out[3] <= ram_2pt_var_cen:ram.q
data_out[4] <= ram_2pt_var_cen:ram.q
data_out[5] <= ram_2pt_var_cen:ram.q
data_out[6] <= ram_2pt_var_cen:ram.q
data_out[7] <= ram_2pt_var_cen:ram.q
data_out[8] <= ram_2pt_var_cen:ram.q
data_out[9] <= ram_2pt_var_cen:ram.q
data_out[10] <= ram_2pt_var_cen:ram.q
data_out[11] <= ram_2pt_var_cen:ram.q
data_out[12] <= ram_2pt_var_cen:ram.q


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_2_pp|ram_2pt_var_cen:ram
data[0] => data[0]~12.IN1
data[1] => data[1]~11.IN1
data[2] => data[2]~10.IN1
data[3] => data[3]~9.IN1
data[4] => data[4]~8.IN1
data[5] => data[5]~7.IN1
data[6] => data[6]~6.IN1
data[7] => data[7]~5.IN1
data[8] => data[8]~4.IN1
data[9] => data[9]~3.IN1
data[10] => data[10]~2.IN1
data[11] => data[11]~1.IN1
data[12] => data[12]~0.IN1
wren => wren~0.IN1
wraddress[0] => wraddress[0]~7.IN1
wraddress[1] => wraddress[1]~6.IN1
wraddress[2] => wraddress[2]~5.IN1
wraddress[3] => wraddress[3]~4.IN1
wraddress[4] => wraddress[4]~3.IN1
wraddress[5] => wraddress[5]~2.IN1
wraddress[6] => wraddress[6]~1.IN1
wraddress[7] => wraddress[7]~0.IN1
rdaddress[0] => rdaddress[0]~7.IN1
rdaddress[1] => rdaddress[1]~6.IN1
rdaddress[2] => rdaddress[2]~5.IN1
rdaddress[3] => rdaddress[3]~4.IN1
rdaddress[4] => rdaddress[4]~3.IN1
rdaddress[5] => rdaddress[5]~2.IN1
rdaddress[6] => rdaddress[6]~1.IN1
rdaddress[7] => rdaddress[7]~0.IN1
rden => ~NO_FANOUT~
wrclock => wrclock~0.IN1
wrclocken => wrclocken~0.IN1
rdclock => rdclock~0.IN1
rdclocken => rdclocken~0.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_2_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
wren_a => altsyncram_94t1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_94t1:auto_generated.data_a[0]
data_a[1] => altsyncram_94t1:auto_generated.data_a[1]
data_a[2] => altsyncram_94t1:auto_generated.data_a[2]
data_a[3] => altsyncram_94t1:auto_generated.data_a[3]
data_a[4] => altsyncram_94t1:auto_generated.data_a[4]
data_a[5] => altsyncram_94t1:auto_generated.data_a[5]
data_a[6] => altsyncram_94t1:auto_generated.data_a[6]
data_a[7] => altsyncram_94t1:auto_generated.data_a[7]
data_a[8] => altsyncram_94t1:auto_generated.data_a[8]
data_a[9] => altsyncram_94t1:auto_generated.data_a[9]
data_a[10] => altsyncram_94t1:auto_generated.data_a[10]
data_a[11] => altsyncram_94t1:auto_generated.data_a[11]
data_a[12] => altsyncram_94t1:auto_generated.data_a[12]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
address_a[0] => altsyncram_94t1:auto_generated.address_a[0]
address_a[1] => altsyncram_94t1:auto_generated.address_a[1]
address_a[2] => altsyncram_94t1:auto_generated.address_a[2]
address_a[3] => altsyncram_94t1:auto_generated.address_a[3]
address_a[4] => altsyncram_94t1:auto_generated.address_a[4]
address_a[5] => altsyncram_94t1:auto_generated.address_a[5]
address_a[6] => altsyncram_94t1:auto_generated.address_a[6]
address_a[7] => altsyncram_94t1:auto_generated.address_a[7]
address_b[0] => altsyncram_94t1:auto_generated.address_b[0]
address_b[1] => altsyncram_94t1:auto_generated.address_b[1]
address_b[2] => altsyncram_94t1:auto_generated.address_b[2]
address_b[3] => altsyncram_94t1:auto_generated.address_b[3]
address_b[4] => altsyncram_94t1:auto_generated.address_b[4]
address_b[5] => altsyncram_94t1:auto_generated.address_b[5]
address_b[6] => altsyncram_94t1:auto_generated.address_b[6]
address_b[7] => altsyncram_94t1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_94t1:auto_generated.clock0
clock1 => altsyncram_94t1:auto_generated.clock1
clocken0 => altsyncram_94t1:auto_generated.clocken0
clocken1 => altsyncram_94t1:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_b[0] <= altsyncram_94t1:auto_generated.q_b[0]
q_b[1] <= altsyncram_94t1:auto_generated.q_b[1]
q_b[2] <= altsyncram_94t1:auto_generated.q_b[2]
q_b[3] <= altsyncram_94t1:auto_generated.q_b[3]
q_b[4] <= altsyncram_94t1:auto_generated.q_b[4]
q_b[5] <= altsyncram_94t1:auto_generated.q_b[5]
q_b[6] <= altsyncram_94t1:auto_generated.q_b[6]
q_b[7] <= altsyncram_94t1:auto_generated.q_b[7]
q_b[8] <= altsyncram_94t1:auto_generated.q_b[8]
q_b[9] <= altsyncram_94t1:auto_generated.q_b[9]
q_b[10] <= altsyncram_94t1:auto_generated.q_b[10]
q_b[11] <= altsyncram_94t1:auto_generated.q_b[11]
q_b[12] <= altsyncram_94t1:auto_generated.q_b[12]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_2_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated
address_a[0] => altsyncram_cmr1:altsyncram1.address_b[0]
address_a[1] => altsyncram_cmr1:altsyncram1.address_b[1]
address_a[2] => altsyncram_cmr1:altsyncram1.address_b[2]
address_a[3] => altsyncram_cmr1:altsyncram1.address_b[3]
address_a[4] => altsyncram_cmr1:altsyncram1.address_b[4]
address_a[5] => altsyncram_cmr1:altsyncram1.address_b[5]
address_a[6] => altsyncram_cmr1:altsyncram1.address_b[6]
address_a[7] => altsyncram_cmr1:altsyncram1.address_b[7]
address_b[0] => altsyncram_cmr1:altsyncram1.address_a[0]
address_b[1] => altsyncram_cmr1:altsyncram1.address_a[1]
address_b[2] => altsyncram_cmr1:altsyncram1.address_a[2]
address_b[3] => altsyncram_cmr1:altsyncram1.address_a[3]
address_b[4] => altsyncram_cmr1:altsyncram1.address_a[4]
address_b[5] => altsyncram_cmr1:altsyncram1.address_a[5]
address_b[6] => altsyncram_cmr1:altsyncram1.address_a[6]
address_b[7] => altsyncram_cmr1:altsyncram1.address_a[7]
clock0 => altsyncram_cmr1:altsyncram1.clock1
clock1 => altsyncram_cmr1:altsyncram1.clock0
clocken0 => altsyncram_cmr1:altsyncram1.clocken1
clocken1 => altsyncram_cmr1:altsyncram1.clocken0
data_a[0] => altsyncram_cmr1:altsyncram1.data_b[0]
data_a[1] => altsyncram_cmr1:altsyncram1.data_b[1]
data_a[2] => altsyncram_cmr1:altsyncram1.data_b[2]
data_a[3] => altsyncram_cmr1:altsyncram1.data_b[3]
data_a[4] => altsyncram_cmr1:altsyncram1.data_b[4]
data_a[5] => altsyncram_cmr1:altsyncram1.data_b[5]
data_a[6] => altsyncram_cmr1:altsyncram1.data_b[6]
data_a[7] => altsyncram_cmr1:altsyncram1.data_b[7]
data_a[8] => altsyncram_cmr1:altsyncram1.data_b[8]
data_a[9] => altsyncram_cmr1:altsyncram1.data_b[9]
data_a[10] => altsyncram_cmr1:altsyncram1.data_b[10]
data_a[11] => altsyncram_cmr1:altsyncram1.data_b[11]
data_a[12] => altsyncram_cmr1:altsyncram1.data_b[12]
q_b[0] <= altsyncram_cmr1:altsyncram1.q_a[0]
q_b[1] <= altsyncram_cmr1:altsyncram1.q_a[1]
q_b[2] <= altsyncram_cmr1:altsyncram1.q_a[2]
q_b[3] <= altsyncram_cmr1:altsyncram1.q_a[3]
q_b[4] <= altsyncram_cmr1:altsyncram1.q_a[4]
q_b[5] <= altsyncram_cmr1:altsyncram1.q_a[5]
q_b[6] <= altsyncram_cmr1:altsyncram1.q_a[6]
q_b[7] <= altsyncram_cmr1:altsyncram1.q_a[7]
q_b[8] <= altsyncram_cmr1:altsyncram1.q_a[8]
q_b[9] <= altsyncram_cmr1:altsyncram1.q_a[9]
q_b[10] <= altsyncram_cmr1:altsyncram1.q_a[10]
q_b[11] <= altsyncram_cmr1:altsyncram1.q_a[11]
q_b[12] <= altsyncram_cmr1:altsyncram1.q_a[12]
wren_a => altsyncram_cmr1:altsyncram1.wren_b


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_2_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated|altsyncram_cmr1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[0] => ram_block2a8.PORTAADDR
address_a[0] => ram_block2a9.PORTAADDR
address_a[0] => ram_block2a10.PORTAADDR
address_a[0] => ram_block2a11.PORTAADDR
address_a[0] => ram_block2a12.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[1] => ram_block2a8.PORTAADDR1
address_a[1] => ram_block2a9.PORTAADDR1
address_a[1] => ram_block2a10.PORTAADDR1
address_a[1] => ram_block2a11.PORTAADDR1
address_a[1] => ram_block2a12.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[2] => ram_block2a8.PORTAADDR2
address_a[2] => ram_block2a9.PORTAADDR2
address_a[2] => ram_block2a10.PORTAADDR2
address_a[2] => ram_block2a11.PORTAADDR2
address_a[2] => ram_block2a12.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[3] => ram_block2a8.PORTAADDR3
address_a[3] => ram_block2a9.PORTAADDR3
address_a[3] => ram_block2a10.PORTAADDR3
address_a[3] => ram_block2a11.PORTAADDR3
address_a[3] => ram_block2a12.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[4] => ram_block2a8.PORTAADDR4
address_a[4] => ram_block2a9.PORTAADDR4
address_a[4] => ram_block2a10.PORTAADDR4
address_a[4] => ram_block2a11.PORTAADDR4
address_a[4] => ram_block2a12.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[5] => ram_block2a8.PORTAADDR5
address_a[5] => ram_block2a9.PORTAADDR5
address_a[5] => ram_block2a10.PORTAADDR5
address_a[5] => ram_block2a11.PORTAADDR5
address_a[5] => ram_block2a12.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[6] => ram_block2a8.PORTAADDR6
address_a[6] => ram_block2a9.PORTAADDR6
address_a[6] => ram_block2a10.PORTAADDR6
address_a[6] => ram_block2a11.PORTAADDR6
address_a[6] => ram_block2a12.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[7] => ram_block2a8.PORTAADDR7
address_a[7] => ram_block2a9.PORTAADDR7
address_a[7] => ram_block2a10.PORTAADDR7
address_a[7] => ram_block2a11.PORTAADDR7
address_a[7] => ram_block2a12.PORTAADDR7
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[0] => ram_block2a8.PORTBADDR
address_b[0] => ram_block2a9.PORTBADDR
address_b[0] => ram_block2a10.PORTBADDR
address_b[0] => ram_block2a11.PORTBADDR
address_b[0] => ram_block2a12.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[1] => ram_block2a8.PORTBADDR1
address_b[1] => ram_block2a9.PORTBADDR1
address_b[1] => ram_block2a10.PORTBADDR1
address_b[1] => ram_block2a11.PORTBADDR1
address_b[1] => ram_block2a12.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[2] => ram_block2a8.PORTBADDR2
address_b[2] => ram_block2a9.PORTBADDR2
address_b[2] => ram_block2a10.PORTBADDR2
address_b[2] => ram_block2a11.PORTBADDR2
address_b[2] => ram_block2a12.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[3] => ram_block2a8.PORTBADDR3
address_b[3] => ram_block2a9.PORTBADDR3
address_b[3] => ram_block2a10.PORTBADDR3
address_b[3] => ram_block2a11.PORTBADDR3
address_b[3] => ram_block2a12.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[4] => ram_block2a8.PORTBADDR4
address_b[4] => ram_block2a9.PORTBADDR4
address_b[4] => ram_block2a10.PORTBADDR4
address_b[4] => ram_block2a11.PORTBADDR4
address_b[4] => ram_block2a12.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[5] => ram_block2a8.PORTBADDR5
address_b[5] => ram_block2a9.PORTBADDR5
address_b[5] => ram_block2a10.PORTBADDR5
address_b[5] => ram_block2a11.PORTBADDR5
address_b[5] => ram_block2a12.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[6] => ram_block2a8.PORTBADDR6
address_b[6] => ram_block2a9.PORTBADDR6
address_b[6] => ram_block2a10.PORTBADDR6
address_b[6] => ram_block2a11.PORTBADDR6
address_b[6] => ram_block2a12.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[7] => ram_block2a1.PORTBADDR7
address_b[7] => ram_block2a2.PORTBADDR7
address_b[7] => ram_block2a3.PORTBADDR7
address_b[7] => ram_block2a4.PORTBADDR7
address_b[7] => ram_block2a5.PORTBADDR7
address_b[7] => ram_block2a6.PORTBADDR7
address_b[7] => ram_block2a7.PORTBADDR7
address_b[7] => ram_block2a8.PORTBADDR7
address_b[7] => ram_block2a9.PORTBADDR7
address_b[7] => ram_block2a10.PORTBADDR7
address_b[7] => ram_block2a11.PORTBADDR7
address_b[7] => ram_block2a12.PORTBADDR7
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock0 => ram_block2a8.CLK0
clock0 => ram_block2a9.CLK0
clock0 => ram_block2a10.CLK0
clock0 => ram_block2a11.CLK0
clock0 => ram_block2a12.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clock1 => ram_block2a8.CLK1
clock1 => ram_block2a9.CLK1
clock1 => ram_block2a10.CLK1
clock1 => ram_block2a11.CLK1
clock1 => ram_block2a12.CLK1
clocken0 => ram_block2a0.ENA0
clocken0 => ram_block2a1.ENA0
clocken0 => ram_block2a2.ENA0
clocken0 => ram_block2a3.ENA0
clocken0 => ram_block2a4.ENA0
clocken0 => ram_block2a5.ENA0
clocken0 => ram_block2a6.ENA0
clocken0 => ram_block2a7.ENA0
clocken0 => ram_block2a8.ENA0
clocken0 => ram_block2a9.ENA0
clocken0 => ram_block2a10.ENA0
clocken0 => ram_block2a11.ENA0
clocken0 => ram_block2a12.ENA0
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
clocken1 => ram_block2a8.ENA1
clocken1 => ram_block2a9.ENA1
clocken1 => ram_block2a10.ENA1
clocken1 => ram_block2a11.ENA1
clocken1 => ram_block2a12.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
data_a[8] => ram_block2a8.PORTADATAIN
data_a[9] => ram_block2a9.PORTADATAIN
data_a[10] => ram_block2a10.PORTADATAIN
data_a[11] => ram_block2a11.PORTADATAIN
data_a[12] => ram_block2a12.PORTADATAIN
data_b[0] => ram_block2a0.PORTBDATAIN
data_b[1] => ram_block2a1.PORTBDATAIN
data_b[2] => ram_block2a2.PORTBDATAIN
data_b[3] => ram_block2a3.PORTBDATAIN
data_b[4] => ram_block2a4.PORTBDATAIN
data_b[5] => ram_block2a5.PORTBDATAIN
data_b[6] => ram_block2a6.PORTBDATAIN
data_b[7] => ram_block2a7.PORTBDATAIN
data_b[8] => ram_block2a8.PORTBDATAIN
data_b[9] => ram_block2a9.PORTBDATAIN
data_b[10] => ram_block2a10.PORTBDATAIN
data_b[11] => ram_block2a11.PORTBDATAIN
data_b[12] => ram_block2a12.PORTBDATAIN
q_a[0] <= ram_block2a0.PORTADATAOUT
q_a[1] <= ram_block2a1.PORTADATAOUT
q_a[2] <= ram_block2a2.PORTADATAOUT
q_a[3] <= ram_block2a3.PORTADATAOUT
q_a[4] <= ram_block2a4.PORTADATAOUT
q_a[5] <= ram_block2a5.PORTADATAOUT
q_a[6] <= ram_block2a6.PORTADATAOUT
q_a[7] <= ram_block2a7.PORTADATAOUT
q_a[8] <= ram_block2a8.PORTADATAOUT
q_a[9] <= ram_block2a9.PORTADATAOUT
q_a[10] <= ram_block2a10.PORTADATAOUT
q_a[11] <= ram_block2a11.PORTADATAOUT
q_a[12] <= ram_block2a12.PORTADATAOUT
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
q_b[8] <= ram_block2a8.PORTBDATAOUT
q_b[9] <= ram_block2a9.PORTBDATAOUT
q_b[10] <= ram_block2a10.PORTBDATAOUT
q_b[11] <= ram_block2a11.PORTBDATAOUT
q_b[12] <= ram_block2a12.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a8.PORTAWE
wren_a => ram_block2a9.PORTAWE
wren_a => ram_block2a10.PORTAWE
wren_a => ram_block2a11.PORTAWE
wren_a => ram_block2a12.PORTAWE
wren_b => ram_block2a0.PORTBRE
wren_b => ram_block2a1.PORTBRE
wren_b => ram_block2a2.PORTBRE
wren_b => ram_block2a3.PORTBRE
wren_b => ram_block2a4.PORTBRE
wren_b => ram_block2a5.PORTBRE
wren_b => ram_block2a6.PORTBRE
wren_b => ram_block2a7.PORTBRE
wren_b => ram_block2a8.PORTBRE
wren_b => ram_block2a9.PORTBRE
wren_b => ram_block2a10.PORTBRE
wren_b => ram_block2a11.PORTBRE
wren_b => ram_block2a12.PORTBRE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_3_pp
data_in[0] => data_in[0]~12.IN1
data_in[1] => data_in[1]~11.IN1
data_in[2] => data_in[2]~10.IN1
data_in[3] => data_in[3]~9.IN1
data_in[4] => data_in[4]~8.IN1
data_in[5] => data_in[5]~7.IN1
data_in[6] => data_in[6]~6.IN1
data_in[7] => data_in[7]~5.IN1
data_in[8] => data_in[8]~4.IN1
data_in[9] => data_in[9]~3.IN1
data_in[10] => data_in[10]~2.IN1
data_in[11] => data_in[11]~1.IN1
data_in[12] => data_in[12]~0.IN1
wr_en => wr_en~0.IN1
addr_in[0] => addr_in[0]~7.IN1
addr_in[1] => addr_in[1]~6.IN1
addr_in[2] => addr_in[2]~5.IN1
addr_in[3] => addr_in[3]~4.IN1
addr_in[4] => addr_in[4]~3.IN1
addr_in[5] => addr_in[5]~2.IN1
addr_in[6] => addr_in[6]~1.IN1
addr_in[7] => addr_in[7]~0.IN1
wr_addr[0] => wr_addr[0]~7.IN1
wr_addr[1] => wr_addr[1]~6.IN1
wr_addr[2] => wr_addr[2]~5.IN1
wr_addr[3] => wr_addr[3]~4.IN1
wr_addr[4] => wr_addr[4]~3.IN1
wr_addr[5] => wr_addr[5]~2.IN1
wr_addr[6] => wr_addr[6]~1.IN1
wr_addr[7] => wr_addr[7]~0.IN1
gclk_en => gclk_en~0.IN1
clk_in => clk_in~0.IN1
clk_out => clk_out~0.IN1
data_out[0] <= ram_2pt_var_cen:ram.q
data_out[1] <= ram_2pt_var_cen:ram.q
data_out[2] <= ram_2pt_var_cen:ram.q
data_out[3] <= ram_2pt_var_cen:ram.q
data_out[4] <= ram_2pt_var_cen:ram.q
data_out[5] <= ram_2pt_var_cen:ram.q
data_out[6] <= ram_2pt_var_cen:ram.q
data_out[7] <= ram_2pt_var_cen:ram.q
data_out[8] <= ram_2pt_var_cen:ram.q
data_out[9] <= ram_2pt_var_cen:ram.q
data_out[10] <= ram_2pt_var_cen:ram.q
data_out[11] <= ram_2pt_var_cen:ram.q
data_out[12] <= ram_2pt_var_cen:ram.q


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_3_pp|ram_2pt_var_cen:ram
data[0] => data[0]~12.IN1
data[1] => data[1]~11.IN1
data[2] => data[2]~10.IN1
data[3] => data[3]~9.IN1
data[4] => data[4]~8.IN1
data[5] => data[5]~7.IN1
data[6] => data[6]~6.IN1
data[7] => data[7]~5.IN1
data[8] => data[8]~4.IN1
data[9] => data[9]~3.IN1
data[10] => data[10]~2.IN1
data[11] => data[11]~1.IN1
data[12] => data[12]~0.IN1
wren => wren~0.IN1
wraddress[0] => wraddress[0]~7.IN1
wraddress[1] => wraddress[1]~6.IN1
wraddress[2] => wraddress[2]~5.IN1
wraddress[3] => wraddress[3]~4.IN1
wraddress[4] => wraddress[4]~3.IN1
wraddress[5] => wraddress[5]~2.IN1
wraddress[6] => wraddress[6]~1.IN1
wraddress[7] => wraddress[7]~0.IN1
rdaddress[0] => rdaddress[0]~7.IN1
rdaddress[1] => rdaddress[1]~6.IN1
rdaddress[2] => rdaddress[2]~5.IN1
rdaddress[3] => rdaddress[3]~4.IN1
rdaddress[4] => rdaddress[4]~3.IN1
rdaddress[5] => rdaddress[5]~2.IN1
rdaddress[6] => rdaddress[6]~1.IN1
rdaddress[7] => rdaddress[7]~0.IN1
rden => ~NO_FANOUT~
wrclock => wrclock~0.IN1
wrclocken => wrclocken~0.IN1
rdclock => rdclock~0.IN1
rdclocken => rdclocken~0.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_3_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
wren_a => altsyncram_94t1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_94t1:auto_generated.data_a[0]
data_a[1] => altsyncram_94t1:auto_generated.data_a[1]
data_a[2] => altsyncram_94t1:auto_generated.data_a[2]
data_a[3] => altsyncram_94t1:auto_generated.data_a[3]
data_a[4] => altsyncram_94t1:auto_generated.data_a[4]
data_a[5] => altsyncram_94t1:auto_generated.data_a[5]
data_a[6] => altsyncram_94t1:auto_generated.data_a[6]
data_a[7] => altsyncram_94t1:auto_generated.data_a[7]
data_a[8] => altsyncram_94t1:auto_generated.data_a[8]
data_a[9] => altsyncram_94t1:auto_generated.data_a[9]
data_a[10] => altsyncram_94t1:auto_generated.data_a[10]
data_a[11] => altsyncram_94t1:auto_generated.data_a[11]
data_a[12] => altsyncram_94t1:auto_generated.data_a[12]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
address_a[0] => altsyncram_94t1:auto_generated.address_a[0]
address_a[1] => altsyncram_94t1:auto_generated.address_a[1]
address_a[2] => altsyncram_94t1:auto_generated.address_a[2]
address_a[3] => altsyncram_94t1:auto_generated.address_a[3]
address_a[4] => altsyncram_94t1:auto_generated.address_a[4]
address_a[5] => altsyncram_94t1:auto_generated.address_a[5]
address_a[6] => altsyncram_94t1:auto_generated.address_a[6]
address_a[7] => altsyncram_94t1:auto_generated.address_a[7]
address_b[0] => altsyncram_94t1:auto_generated.address_b[0]
address_b[1] => altsyncram_94t1:auto_generated.address_b[1]
address_b[2] => altsyncram_94t1:auto_generated.address_b[2]
address_b[3] => altsyncram_94t1:auto_generated.address_b[3]
address_b[4] => altsyncram_94t1:auto_generated.address_b[4]
address_b[5] => altsyncram_94t1:auto_generated.address_b[5]
address_b[6] => altsyncram_94t1:auto_generated.address_b[6]
address_b[7] => altsyncram_94t1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_94t1:auto_generated.clock0
clock1 => altsyncram_94t1:auto_generated.clock1
clocken0 => altsyncram_94t1:auto_generated.clocken0
clocken1 => altsyncram_94t1:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_b[0] <= altsyncram_94t1:auto_generated.q_b[0]
q_b[1] <= altsyncram_94t1:auto_generated.q_b[1]
q_b[2] <= altsyncram_94t1:auto_generated.q_b[2]
q_b[3] <= altsyncram_94t1:auto_generated.q_b[3]
q_b[4] <= altsyncram_94t1:auto_generated.q_b[4]
q_b[5] <= altsyncram_94t1:auto_generated.q_b[5]
q_b[6] <= altsyncram_94t1:auto_generated.q_b[6]
q_b[7] <= altsyncram_94t1:auto_generated.q_b[7]
q_b[8] <= altsyncram_94t1:auto_generated.q_b[8]
q_b[9] <= altsyncram_94t1:auto_generated.q_b[9]
q_b[10] <= altsyncram_94t1:auto_generated.q_b[10]
q_b[11] <= altsyncram_94t1:auto_generated.q_b[11]
q_b[12] <= altsyncram_94t1:auto_generated.q_b[12]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_3_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated
address_a[0] => altsyncram_cmr1:altsyncram1.address_b[0]
address_a[1] => altsyncram_cmr1:altsyncram1.address_b[1]
address_a[2] => altsyncram_cmr1:altsyncram1.address_b[2]
address_a[3] => altsyncram_cmr1:altsyncram1.address_b[3]
address_a[4] => altsyncram_cmr1:altsyncram1.address_b[4]
address_a[5] => altsyncram_cmr1:altsyncram1.address_b[5]
address_a[6] => altsyncram_cmr1:altsyncram1.address_b[6]
address_a[7] => altsyncram_cmr1:altsyncram1.address_b[7]
address_b[0] => altsyncram_cmr1:altsyncram1.address_a[0]
address_b[1] => altsyncram_cmr1:altsyncram1.address_a[1]
address_b[2] => altsyncram_cmr1:altsyncram1.address_a[2]
address_b[3] => altsyncram_cmr1:altsyncram1.address_a[3]
address_b[4] => altsyncram_cmr1:altsyncram1.address_a[4]
address_b[5] => altsyncram_cmr1:altsyncram1.address_a[5]
address_b[6] => altsyncram_cmr1:altsyncram1.address_a[6]
address_b[7] => altsyncram_cmr1:altsyncram1.address_a[7]
clock0 => altsyncram_cmr1:altsyncram1.clock1
clock1 => altsyncram_cmr1:altsyncram1.clock0
clocken0 => altsyncram_cmr1:altsyncram1.clocken1
clocken1 => altsyncram_cmr1:altsyncram1.clocken0
data_a[0] => altsyncram_cmr1:altsyncram1.data_b[0]
data_a[1] => altsyncram_cmr1:altsyncram1.data_b[1]
data_a[2] => altsyncram_cmr1:altsyncram1.data_b[2]
data_a[3] => altsyncram_cmr1:altsyncram1.data_b[3]
data_a[4] => altsyncram_cmr1:altsyncram1.data_b[4]
data_a[5] => altsyncram_cmr1:altsyncram1.data_b[5]
data_a[6] => altsyncram_cmr1:altsyncram1.data_b[6]
data_a[7] => altsyncram_cmr1:altsyncram1.data_b[7]
data_a[8] => altsyncram_cmr1:altsyncram1.data_b[8]
data_a[9] => altsyncram_cmr1:altsyncram1.data_b[9]
data_a[10] => altsyncram_cmr1:altsyncram1.data_b[10]
data_a[11] => altsyncram_cmr1:altsyncram1.data_b[11]
data_a[12] => altsyncram_cmr1:altsyncram1.data_b[12]
q_b[0] <= altsyncram_cmr1:altsyncram1.q_a[0]
q_b[1] <= altsyncram_cmr1:altsyncram1.q_a[1]
q_b[2] <= altsyncram_cmr1:altsyncram1.q_a[2]
q_b[3] <= altsyncram_cmr1:altsyncram1.q_a[3]
q_b[4] <= altsyncram_cmr1:altsyncram1.q_a[4]
q_b[5] <= altsyncram_cmr1:altsyncram1.q_a[5]
q_b[6] <= altsyncram_cmr1:altsyncram1.q_a[6]
q_b[7] <= altsyncram_cmr1:altsyncram1.q_a[7]
q_b[8] <= altsyncram_cmr1:altsyncram1.q_a[8]
q_b[9] <= altsyncram_cmr1:altsyncram1.q_a[9]
q_b[10] <= altsyncram_cmr1:altsyncram1.q_a[10]
q_b[11] <= altsyncram_cmr1:altsyncram1.q_a[11]
q_b[12] <= altsyncram_cmr1:altsyncram1.q_a[12]
wren_a => altsyncram_cmr1:altsyncram1.wren_b


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_3_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated|altsyncram_cmr1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[0] => ram_block2a8.PORTAADDR
address_a[0] => ram_block2a9.PORTAADDR
address_a[0] => ram_block2a10.PORTAADDR
address_a[0] => ram_block2a11.PORTAADDR
address_a[0] => ram_block2a12.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[1] => ram_block2a8.PORTAADDR1
address_a[1] => ram_block2a9.PORTAADDR1
address_a[1] => ram_block2a10.PORTAADDR1
address_a[1] => ram_block2a11.PORTAADDR1
address_a[1] => ram_block2a12.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[2] => ram_block2a8.PORTAADDR2
address_a[2] => ram_block2a9.PORTAADDR2
address_a[2] => ram_block2a10.PORTAADDR2
address_a[2] => ram_block2a11.PORTAADDR2
address_a[2] => ram_block2a12.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[3] => ram_block2a8.PORTAADDR3
address_a[3] => ram_block2a9.PORTAADDR3
address_a[3] => ram_block2a10.PORTAADDR3
address_a[3] => ram_block2a11.PORTAADDR3
address_a[3] => ram_block2a12.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[4] => ram_block2a8.PORTAADDR4
address_a[4] => ram_block2a9.PORTAADDR4
address_a[4] => ram_block2a10.PORTAADDR4
address_a[4] => ram_block2a11.PORTAADDR4
address_a[4] => ram_block2a12.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[5] => ram_block2a8.PORTAADDR5
address_a[5] => ram_block2a9.PORTAADDR5
address_a[5] => ram_block2a10.PORTAADDR5
address_a[5] => ram_block2a11.PORTAADDR5
address_a[5] => ram_block2a12.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[6] => ram_block2a8.PORTAADDR6
address_a[6] => ram_block2a9.PORTAADDR6
address_a[6] => ram_block2a10.PORTAADDR6
address_a[6] => ram_block2a11.PORTAADDR6
address_a[6] => ram_block2a12.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[7] => ram_block2a8.PORTAADDR7
address_a[7] => ram_block2a9.PORTAADDR7
address_a[7] => ram_block2a10.PORTAADDR7
address_a[7] => ram_block2a11.PORTAADDR7
address_a[7] => ram_block2a12.PORTAADDR7
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[0] => ram_block2a8.PORTBADDR
address_b[0] => ram_block2a9.PORTBADDR
address_b[0] => ram_block2a10.PORTBADDR
address_b[0] => ram_block2a11.PORTBADDR
address_b[0] => ram_block2a12.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[1] => ram_block2a8.PORTBADDR1
address_b[1] => ram_block2a9.PORTBADDR1
address_b[1] => ram_block2a10.PORTBADDR1
address_b[1] => ram_block2a11.PORTBADDR1
address_b[1] => ram_block2a12.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[2] => ram_block2a8.PORTBADDR2
address_b[2] => ram_block2a9.PORTBADDR2
address_b[2] => ram_block2a10.PORTBADDR2
address_b[2] => ram_block2a11.PORTBADDR2
address_b[2] => ram_block2a12.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[3] => ram_block2a8.PORTBADDR3
address_b[3] => ram_block2a9.PORTBADDR3
address_b[3] => ram_block2a10.PORTBADDR3
address_b[3] => ram_block2a11.PORTBADDR3
address_b[3] => ram_block2a12.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[4] => ram_block2a8.PORTBADDR4
address_b[4] => ram_block2a9.PORTBADDR4
address_b[4] => ram_block2a10.PORTBADDR4
address_b[4] => ram_block2a11.PORTBADDR4
address_b[4] => ram_block2a12.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[5] => ram_block2a8.PORTBADDR5
address_b[5] => ram_block2a9.PORTBADDR5
address_b[5] => ram_block2a10.PORTBADDR5
address_b[5] => ram_block2a11.PORTBADDR5
address_b[5] => ram_block2a12.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[6] => ram_block2a8.PORTBADDR6
address_b[6] => ram_block2a9.PORTBADDR6
address_b[6] => ram_block2a10.PORTBADDR6
address_b[6] => ram_block2a11.PORTBADDR6
address_b[6] => ram_block2a12.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[7] => ram_block2a1.PORTBADDR7
address_b[7] => ram_block2a2.PORTBADDR7
address_b[7] => ram_block2a3.PORTBADDR7
address_b[7] => ram_block2a4.PORTBADDR7
address_b[7] => ram_block2a5.PORTBADDR7
address_b[7] => ram_block2a6.PORTBADDR7
address_b[7] => ram_block2a7.PORTBADDR7
address_b[7] => ram_block2a8.PORTBADDR7
address_b[7] => ram_block2a9.PORTBADDR7
address_b[7] => ram_block2a10.PORTBADDR7
address_b[7] => ram_block2a11.PORTBADDR7
address_b[7] => ram_block2a12.PORTBADDR7
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock0 => ram_block2a8.CLK0
clock0 => ram_block2a9.CLK0
clock0 => ram_block2a10.CLK0
clock0 => ram_block2a11.CLK0
clock0 => ram_block2a12.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clock1 => ram_block2a8.CLK1
clock1 => ram_block2a9.CLK1
clock1 => ram_block2a10.CLK1
clock1 => ram_block2a11.CLK1
clock1 => ram_block2a12.CLK1
clocken0 => ram_block2a0.ENA0
clocken0 => ram_block2a1.ENA0
clocken0 => ram_block2a2.ENA0
clocken0 => ram_block2a3.ENA0
clocken0 => ram_block2a4.ENA0
clocken0 => ram_block2a5.ENA0
clocken0 => ram_block2a6.ENA0
clocken0 => ram_block2a7.ENA0
clocken0 => ram_block2a8.ENA0
clocken0 => ram_block2a9.ENA0
clocken0 => ram_block2a10.ENA0
clocken0 => ram_block2a11.ENA0
clocken0 => ram_block2a12.ENA0
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
clocken1 => ram_block2a8.ENA1
clocken1 => ram_block2a9.ENA1
clocken1 => ram_block2a10.ENA1
clocken1 => ram_block2a11.ENA1
clocken1 => ram_block2a12.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
data_a[8] => ram_block2a8.PORTADATAIN
data_a[9] => ram_block2a9.PORTADATAIN
data_a[10] => ram_block2a10.PORTADATAIN
data_a[11] => ram_block2a11.PORTADATAIN
data_a[12] => ram_block2a12.PORTADATAIN
data_b[0] => ram_block2a0.PORTBDATAIN
data_b[1] => ram_block2a1.PORTBDATAIN
data_b[2] => ram_block2a2.PORTBDATAIN
data_b[3] => ram_block2a3.PORTBDATAIN
data_b[4] => ram_block2a4.PORTBDATAIN
data_b[5] => ram_block2a5.PORTBDATAIN
data_b[6] => ram_block2a6.PORTBDATAIN
data_b[7] => ram_block2a7.PORTBDATAIN
data_b[8] => ram_block2a8.PORTBDATAIN
data_b[9] => ram_block2a9.PORTBDATAIN
data_b[10] => ram_block2a10.PORTBDATAIN
data_b[11] => ram_block2a11.PORTBDATAIN
data_b[12] => ram_block2a12.PORTBDATAIN
q_a[0] <= ram_block2a0.PORTADATAOUT
q_a[1] <= ram_block2a1.PORTADATAOUT
q_a[2] <= ram_block2a2.PORTADATAOUT
q_a[3] <= ram_block2a3.PORTADATAOUT
q_a[4] <= ram_block2a4.PORTADATAOUT
q_a[5] <= ram_block2a5.PORTADATAOUT
q_a[6] <= ram_block2a6.PORTADATAOUT
q_a[7] <= ram_block2a7.PORTADATAOUT
q_a[8] <= ram_block2a8.PORTADATAOUT
q_a[9] <= ram_block2a9.PORTADATAOUT
q_a[10] <= ram_block2a10.PORTADATAOUT
q_a[11] <= ram_block2a11.PORTADATAOUT
q_a[12] <= ram_block2a12.PORTADATAOUT
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
q_b[8] <= ram_block2a8.PORTBDATAOUT
q_b[9] <= ram_block2a9.PORTBDATAOUT
q_b[10] <= ram_block2a10.PORTBDATAOUT
q_b[11] <= ram_block2a11.PORTBDATAOUT
q_b[12] <= ram_block2a12.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a8.PORTAWE
wren_a => ram_block2a9.PORTAWE
wren_a => ram_block2a10.PORTAWE
wren_a => ram_block2a11.PORTAWE
wren_a => ram_block2a12.PORTAWE
wren_b => ram_block2a0.PORTBRE
wren_b => ram_block2a1.PORTBRE
wren_b => ram_block2a2.PORTBRE
wren_b => ram_block2a3.PORTBRE
wren_b => ram_block2a4.PORTBRE
wren_b => ram_block2a5.PORTBRE
wren_b => ram_block2a6.PORTBRE
wren_b => ram_block2a7.PORTBRE
wren_b => ram_block2a8.PORTBRE
wren_b => ram_block2a9.PORTBRE
wren_b => ram_block2a10.PORTBRE
wren_b => ram_block2a11.PORTBRE
wren_b => ram_block2a12.PORTBRE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_4_pp
data_in[0] => data_in[0]~12.IN1
data_in[1] => data_in[1]~11.IN1
data_in[2] => data_in[2]~10.IN1
data_in[3] => data_in[3]~9.IN1
data_in[4] => data_in[4]~8.IN1
data_in[5] => data_in[5]~7.IN1
data_in[6] => data_in[6]~6.IN1
data_in[7] => data_in[7]~5.IN1
data_in[8] => data_in[8]~4.IN1
data_in[9] => data_in[9]~3.IN1
data_in[10] => data_in[10]~2.IN1
data_in[11] => data_in[11]~1.IN1
data_in[12] => data_in[12]~0.IN1
wr_en => wr_en~0.IN1
addr_in[0] => addr_in[0]~7.IN1
addr_in[1] => addr_in[1]~6.IN1
addr_in[2] => addr_in[2]~5.IN1
addr_in[3] => addr_in[3]~4.IN1
addr_in[4] => addr_in[4]~3.IN1
addr_in[5] => addr_in[5]~2.IN1
addr_in[6] => addr_in[6]~1.IN1
addr_in[7] => addr_in[7]~0.IN1
wr_addr[0] => wr_addr[0]~7.IN1
wr_addr[1] => wr_addr[1]~6.IN1
wr_addr[2] => wr_addr[2]~5.IN1
wr_addr[3] => wr_addr[3]~4.IN1
wr_addr[4] => wr_addr[4]~3.IN1
wr_addr[5] => wr_addr[5]~2.IN1
wr_addr[6] => wr_addr[6]~1.IN1
wr_addr[7] => wr_addr[7]~0.IN1
gclk_en => gclk_en~0.IN1
clk_in => clk_in~0.IN1
clk_out => clk_out~0.IN1
data_out[0] <= ram_2pt_var_cen:ram.q
data_out[1] <= ram_2pt_var_cen:ram.q
data_out[2] <= ram_2pt_var_cen:ram.q
data_out[3] <= ram_2pt_var_cen:ram.q
data_out[4] <= ram_2pt_var_cen:ram.q
data_out[5] <= ram_2pt_var_cen:ram.q
data_out[6] <= ram_2pt_var_cen:ram.q
data_out[7] <= ram_2pt_var_cen:ram.q
data_out[8] <= ram_2pt_var_cen:ram.q
data_out[9] <= ram_2pt_var_cen:ram.q
data_out[10] <= ram_2pt_var_cen:ram.q
data_out[11] <= ram_2pt_var_cen:ram.q
data_out[12] <= ram_2pt_var_cen:ram.q


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_4_pp|ram_2pt_var_cen:ram
data[0] => data[0]~12.IN1
data[1] => data[1]~11.IN1
data[2] => data[2]~10.IN1
data[3] => data[3]~9.IN1
data[4] => data[4]~8.IN1
data[5] => data[5]~7.IN1
data[6] => data[6]~6.IN1
data[7] => data[7]~5.IN1
data[8] => data[8]~4.IN1
data[9] => data[9]~3.IN1
data[10] => data[10]~2.IN1
data[11] => data[11]~1.IN1
data[12] => data[12]~0.IN1
wren => wren~0.IN1
wraddress[0] => wraddress[0]~7.IN1
wraddress[1] => wraddress[1]~6.IN1
wraddress[2] => wraddress[2]~5.IN1
wraddress[3] => wraddress[3]~4.IN1
wraddress[4] => wraddress[4]~3.IN1
wraddress[5] => wraddress[5]~2.IN1
wraddress[6] => wraddress[6]~1.IN1
wraddress[7] => wraddress[7]~0.IN1
rdaddress[0] => rdaddress[0]~7.IN1
rdaddress[1] => rdaddress[1]~6.IN1
rdaddress[2] => rdaddress[2]~5.IN1
rdaddress[3] => rdaddress[3]~4.IN1
rdaddress[4] => rdaddress[4]~3.IN1
rdaddress[5] => rdaddress[5]~2.IN1
rdaddress[6] => rdaddress[6]~1.IN1
rdaddress[7] => rdaddress[7]~0.IN1
rden => ~NO_FANOUT~
wrclock => wrclock~0.IN1
wrclocken => wrclocken~0.IN1
rdclock => rdclock~0.IN1
rdclocken => rdclocken~0.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_4_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
wren_a => altsyncram_94t1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_94t1:auto_generated.data_a[0]
data_a[1] => altsyncram_94t1:auto_generated.data_a[1]
data_a[2] => altsyncram_94t1:auto_generated.data_a[2]
data_a[3] => altsyncram_94t1:auto_generated.data_a[3]
data_a[4] => altsyncram_94t1:auto_generated.data_a[4]
data_a[5] => altsyncram_94t1:auto_generated.data_a[5]
data_a[6] => altsyncram_94t1:auto_generated.data_a[6]
data_a[7] => altsyncram_94t1:auto_generated.data_a[7]
data_a[8] => altsyncram_94t1:auto_generated.data_a[8]
data_a[9] => altsyncram_94t1:auto_generated.data_a[9]
data_a[10] => altsyncram_94t1:auto_generated.data_a[10]
data_a[11] => altsyncram_94t1:auto_generated.data_a[11]
data_a[12] => altsyncram_94t1:auto_generated.data_a[12]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
address_a[0] => altsyncram_94t1:auto_generated.address_a[0]
address_a[1] => altsyncram_94t1:auto_generated.address_a[1]
address_a[2] => altsyncram_94t1:auto_generated.address_a[2]
address_a[3] => altsyncram_94t1:auto_generated.address_a[3]
address_a[4] => altsyncram_94t1:auto_generated.address_a[4]
address_a[5] => altsyncram_94t1:auto_generated.address_a[5]
address_a[6] => altsyncram_94t1:auto_generated.address_a[6]
address_a[7] => altsyncram_94t1:auto_generated.address_a[7]
address_b[0] => altsyncram_94t1:auto_generated.address_b[0]
address_b[1] => altsyncram_94t1:auto_generated.address_b[1]
address_b[2] => altsyncram_94t1:auto_generated.address_b[2]
address_b[3] => altsyncram_94t1:auto_generated.address_b[3]
address_b[4] => altsyncram_94t1:auto_generated.address_b[4]
address_b[5] => altsyncram_94t1:auto_generated.address_b[5]
address_b[6] => altsyncram_94t1:auto_generated.address_b[6]
address_b[7] => altsyncram_94t1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_94t1:auto_generated.clock0
clock1 => altsyncram_94t1:auto_generated.clock1
clocken0 => altsyncram_94t1:auto_generated.clocken0
clocken1 => altsyncram_94t1:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_b[0] <= altsyncram_94t1:auto_generated.q_b[0]
q_b[1] <= altsyncram_94t1:auto_generated.q_b[1]
q_b[2] <= altsyncram_94t1:auto_generated.q_b[2]
q_b[3] <= altsyncram_94t1:auto_generated.q_b[3]
q_b[4] <= altsyncram_94t1:auto_generated.q_b[4]
q_b[5] <= altsyncram_94t1:auto_generated.q_b[5]
q_b[6] <= altsyncram_94t1:auto_generated.q_b[6]
q_b[7] <= altsyncram_94t1:auto_generated.q_b[7]
q_b[8] <= altsyncram_94t1:auto_generated.q_b[8]
q_b[9] <= altsyncram_94t1:auto_generated.q_b[9]
q_b[10] <= altsyncram_94t1:auto_generated.q_b[10]
q_b[11] <= altsyncram_94t1:auto_generated.q_b[11]
q_b[12] <= altsyncram_94t1:auto_generated.q_b[12]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_4_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated
address_a[0] => altsyncram_cmr1:altsyncram1.address_b[0]
address_a[1] => altsyncram_cmr1:altsyncram1.address_b[1]
address_a[2] => altsyncram_cmr1:altsyncram1.address_b[2]
address_a[3] => altsyncram_cmr1:altsyncram1.address_b[3]
address_a[4] => altsyncram_cmr1:altsyncram1.address_b[4]
address_a[5] => altsyncram_cmr1:altsyncram1.address_b[5]
address_a[6] => altsyncram_cmr1:altsyncram1.address_b[6]
address_a[7] => altsyncram_cmr1:altsyncram1.address_b[7]
address_b[0] => altsyncram_cmr1:altsyncram1.address_a[0]
address_b[1] => altsyncram_cmr1:altsyncram1.address_a[1]
address_b[2] => altsyncram_cmr1:altsyncram1.address_a[2]
address_b[3] => altsyncram_cmr1:altsyncram1.address_a[3]
address_b[4] => altsyncram_cmr1:altsyncram1.address_a[4]
address_b[5] => altsyncram_cmr1:altsyncram1.address_a[5]
address_b[6] => altsyncram_cmr1:altsyncram1.address_a[6]
address_b[7] => altsyncram_cmr1:altsyncram1.address_a[7]
clock0 => altsyncram_cmr1:altsyncram1.clock1
clock1 => altsyncram_cmr1:altsyncram1.clock0
clocken0 => altsyncram_cmr1:altsyncram1.clocken1
clocken1 => altsyncram_cmr1:altsyncram1.clocken0
data_a[0] => altsyncram_cmr1:altsyncram1.data_b[0]
data_a[1] => altsyncram_cmr1:altsyncram1.data_b[1]
data_a[2] => altsyncram_cmr1:altsyncram1.data_b[2]
data_a[3] => altsyncram_cmr1:altsyncram1.data_b[3]
data_a[4] => altsyncram_cmr1:altsyncram1.data_b[4]
data_a[5] => altsyncram_cmr1:altsyncram1.data_b[5]
data_a[6] => altsyncram_cmr1:altsyncram1.data_b[6]
data_a[7] => altsyncram_cmr1:altsyncram1.data_b[7]
data_a[8] => altsyncram_cmr1:altsyncram1.data_b[8]
data_a[9] => altsyncram_cmr1:altsyncram1.data_b[9]
data_a[10] => altsyncram_cmr1:altsyncram1.data_b[10]
data_a[11] => altsyncram_cmr1:altsyncram1.data_b[11]
data_a[12] => altsyncram_cmr1:altsyncram1.data_b[12]
q_b[0] <= altsyncram_cmr1:altsyncram1.q_a[0]
q_b[1] <= altsyncram_cmr1:altsyncram1.q_a[1]
q_b[2] <= altsyncram_cmr1:altsyncram1.q_a[2]
q_b[3] <= altsyncram_cmr1:altsyncram1.q_a[3]
q_b[4] <= altsyncram_cmr1:altsyncram1.q_a[4]
q_b[5] <= altsyncram_cmr1:altsyncram1.q_a[5]
q_b[6] <= altsyncram_cmr1:altsyncram1.q_a[6]
q_b[7] <= altsyncram_cmr1:altsyncram1.q_a[7]
q_b[8] <= altsyncram_cmr1:altsyncram1.q_a[8]
q_b[9] <= altsyncram_cmr1:altsyncram1.q_a[9]
q_b[10] <= altsyncram_cmr1:altsyncram1.q_a[10]
q_b[11] <= altsyncram_cmr1:altsyncram1.q_a[11]
q_b[12] <= altsyncram_cmr1:altsyncram1.q_a[12]
wren_a => altsyncram_cmr1:altsyncram1.wren_b


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_4_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated|altsyncram_cmr1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[0] => ram_block2a8.PORTAADDR
address_a[0] => ram_block2a9.PORTAADDR
address_a[0] => ram_block2a10.PORTAADDR
address_a[0] => ram_block2a11.PORTAADDR
address_a[0] => ram_block2a12.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[1] => ram_block2a8.PORTAADDR1
address_a[1] => ram_block2a9.PORTAADDR1
address_a[1] => ram_block2a10.PORTAADDR1
address_a[1] => ram_block2a11.PORTAADDR1
address_a[1] => ram_block2a12.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[2] => ram_block2a8.PORTAADDR2
address_a[2] => ram_block2a9.PORTAADDR2
address_a[2] => ram_block2a10.PORTAADDR2
address_a[2] => ram_block2a11.PORTAADDR2
address_a[2] => ram_block2a12.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[3] => ram_block2a8.PORTAADDR3
address_a[3] => ram_block2a9.PORTAADDR3
address_a[3] => ram_block2a10.PORTAADDR3
address_a[3] => ram_block2a11.PORTAADDR3
address_a[3] => ram_block2a12.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[4] => ram_block2a8.PORTAADDR4
address_a[4] => ram_block2a9.PORTAADDR4
address_a[4] => ram_block2a10.PORTAADDR4
address_a[4] => ram_block2a11.PORTAADDR4
address_a[4] => ram_block2a12.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[5] => ram_block2a8.PORTAADDR5
address_a[5] => ram_block2a9.PORTAADDR5
address_a[5] => ram_block2a10.PORTAADDR5
address_a[5] => ram_block2a11.PORTAADDR5
address_a[5] => ram_block2a12.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[6] => ram_block2a8.PORTAADDR6
address_a[6] => ram_block2a9.PORTAADDR6
address_a[6] => ram_block2a10.PORTAADDR6
address_a[6] => ram_block2a11.PORTAADDR6
address_a[6] => ram_block2a12.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[7] => ram_block2a8.PORTAADDR7
address_a[7] => ram_block2a9.PORTAADDR7
address_a[7] => ram_block2a10.PORTAADDR7
address_a[7] => ram_block2a11.PORTAADDR7
address_a[7] => ram_block2a12.PORTAADDR7
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[0] => ram_block2a8.PORTBADDR
address_b[0] => ram_block2a9.PORTBADDR
address_b[0] => ram_block2a10.PORTBADDR
address_b[0] => ram_block2a11.PORTBADDR
address_b[0] => ram_block2a12.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[1] => ram_block2a8.PORTBADDR1
address_b[1] => ram_block2a9.PORTBADDR1
address_b[1] => ram_block2a10.PORTBADDR1
address_b[1] => ram_block2a11.PORTBADDR1
address_b[1] => ram_block2a12.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[2] => ram_block2a8.PORTBADDR2
address_b[2] => ram_block2a9.PORTBADDR2
address_b[2] => ram_block2a10.PORTBADDR2
address_b[2] => ram_block2a11.PORTBADDR2
address_b[2] => ram_block2a12.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[3] => ram_block2a8.PORTBADDR3
address_b[3] => ram_block2a9.PORTBADDR3
address_b[3] => ram_block2a10.PORTBADDR3
address_b[3] => ram_block2a11.PORTBADDR3
address_b[3] => ram_block2a12.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[4] => ram_block2a8.PORTBADDR4
address_b[4] => ram_block2a9.PORTBADDR4
address_b[4] => ram_block2a10.PORTBADDR4
address_b[4] => ram_block2a11.PORTBADDR4
address_b[4] => ram_block2a12.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[5] => ram_block2a8.PORTBADDR5
address_b[5] => ram_block2a9.PORTBADDR5
address_b[5] => ram_block2a10.PORTBADDR5
address_b[5] => ram_block2a11.PORTBADDR5
address_b[5] => ram_block2a12.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[6] => ram_block2a8.PORTBADDR6
address_b[6] => ram_block2a9.PORTBADDR6
address_b[6] => ram_block2a10.PORTBADDR6
address_b[6] => ram_block2a11.PORTBADDR6
address_b[6] => ram_block2a12.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[7] => ram_block2a1.PORTBADDR7
address_b[7] => ram_block2a2.PORTBADDR7
address_b[7] => ram_block2a3.PORTBADDR7
address_b[7] => ram_block2a4.PORTBADDR7
address_b[7] => ram_block2a5.PORTBADDR7
address_b[7] => ram_block2a6.PORTBADDR7
address_b[7] => ram_block2a7.PORTBADDR7
address_b[7] => ram_block2a8.PORTBADDR7
address_b[7] => ram_block2a9.PORTBADDR7
address_b[7] => ram_block2a10.PORTBADDR7
address_b[7] => ram_block2a11.PORTBADDR7
address_b[7] => ram_block2a12.PORTBADDR7
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock0 => ram_block2a8.CLK0
clock0 => ram_block2a9.CLK0
clock0 => ram_block2a10.CLK0
clock0 => ram_block2a11.CLK0
clock0 => ram_block2a12.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clock1 => ram_block2a8.CLK1
clock1 => ram_block2a9.CLK1
clock1 => ram_block2a10.CLK1
clock1 => ram_block2a11.CLK1
clock1 => ram_block2a12.CLK1
clocken0 => ram_block2a0.ENA0
clocken0 => ram_block2a1.ENA0
clocken0 => ram_block2a2.ENA0
clocken0 => ram_block2a3.ENA0
clocken0 => ram_block2a4.ENA0
clocken0 => ram_block2a5.ENA0
clocken0 => ram_block2a6.ENA0
clocken0 => ram_block2a7.ENA0
clocken0 => ram_block2a8.ENA0
clocken0 => ram_block2a9.ENA0
clocken0 => ram_block2a10.ENA0
clocken0 => ram_block2a11.ENA0
clocken0 => ram_block2a12.ENA0
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
clocken1 => ram_block2a8.ENA1
clocken1 => ram_block2a9.ENA1
clocken1 => ram_block2a10.ENA1
clocken1 => ram_block2a11.ENA1
clocken1 => ram_block2a12.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
data_a[8] => ram_block2a8.PORTADATAIN
data_a[9] => ram_block2a9.PORTADATAIN
data_a[10] => ram_block2a10.PORTADATAIN
data_a[11] => ram_block2a11.PORTADATAIN
data_a[12] => ram_block2a12.PORTADATAIN
data_b[0] => ram_block2a0.PORTBDATAIN
data_b[1] => ram_block2a1.PORTBDATAIN
data_b[2] => ram_block2a2.PORTBDATAIN
data_b[3] => ram_block2a3.PORTBDATAIN
data_b[4] => ram_block2a4.PORTBDATAIN
data_b[5] => ram_block2a5.PORTBDATAIN
data_b[6] => ram_block2a6.PORTBDATAIN
data_b[7] => ram_block2a7.PORTBDATAIN
data_b[8] => ram_block2a8.PORTBDATAIN
data_b[9] => ram_block2a9.PORTBDATAIN
data_b[10] => ram_block2a10.PORTBDATAIN
data_b[11] => ram_block2a11.PORTBDATAIN
data_b[12] => ram_block2a12.PORTBDATAIN
q_a[0] <= ram_block2a0.PORTADATAOUT
q_a[1] <= ram_block2a1.PORTADATAOUT
q_a[2] <= ram_block2a2.PORTADATAOUT
q_a[3] <= ram_block2a3.PORTADATAOUT
q_a[4] <= ram_block2a4.PORTADATAOUT
q_a[5] <= ram_block2a5.PORTADATAOUT
q_a[6] <= ram_block2a6.PORTADATAOUT
q_a[7] <= ram_block2a7.PORTADATAOUT
q_a[8] <= ram_block2a8.PORTADATAOUT
q_a[9] <= ram_block2a9.PORTADATAOUT
q_a[10] <= ram_block2a10.PORTADATAOUT
q_a[11] <= ram_block2a11.PORTADATAOUT
q_a[12] <= ram_block2a12.PORTADATAOUT
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
q_b[8] <= ram_block2a8.PORTBDATAOUT
q_b[9] <= ram_block2a9.PORTBDATAOUT
q_b[10] <= ram_block2a10.PORTBDATAOUT
q_b[11] <= ram_block2a11.PORTBDATAOUT
q_b[12] <= ram_block2a12.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a8.PORTAWE
wren_a => ram_block2a9.PORTAWE
wren_a => ram_block2a10.PORTAWE
wren_a => ram_block2a11.PORTAWE
wren_a => ram_block2a12.PORTAWE
wren_b => ram_block2a0.PORTBRE
wren_b => ram_block2a1.PORTBRE
wren_b => ram_block2a2.PORTBRE
wren_b => ram_block2a3.PORTBRE
wren_b => ram_block2a4.PORTBRE
wren_b => ram_block2a5.PORTBRE
wren_b => ram_block2a6.PORTBRE
wren_b => ram_block2a7.PORTBRE
wren_b => ram_block2a8.PORTBRE
wren_b => ram_block2a9.PORTBRE
wren_b => ram_block2a10.PORTBRE
wren_b => ram_block2a11.PORTBRE
wren_b => ram_block2a12.PORTBRE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_5_pp
data_in[0] => data_in[0]~12.IN1
data_in[1] => data_in[1]~11.IN1
data_in[2] => data_in[2]~10.IN1
data_in[3] => data_in[3]~9.IN1
data_in[4] => data_in[4]~8.IN1
data_in[5] => data_in[5]~7.IN1
data_in[6] => data_in[6]~6.IN1
data_in[7] => data_in[7]~5.IN1
data_in[8] => data_in[8]~4.IN1
data_in[9] => data_in[9]~3.IN1
data_in[10] => data_in[10]~2.IN1
data_in[11] => data_in[11]~1.IN1
data_in[12] => data_in[12]~0.IN1
wr_en => wr_en~0.IN1
addr_in[0] => addr_in[0]~7.IN1
addr_in[1] => addr_in[1]~6.IN1
addr_in[2] => addr_in[2]~5.IN1
addr_in[3] => addr_in[3]~4.IN1
addr_in[4] => addr_in[4]~3.IN1
addr_in[5] => addr_in[5]~2.IN1
addr_in[6] => addr_in[6]~1.IN1
addr_in[7] => addr_in[7]~0.IN1
wr_addr[0] => wr_addr[0]~7.IN1
wr_addr[1] => wr_addr[1]~6.IN1
wr_addr[2] => wr_addr[2]~5.IN1
wr_addr[3] => wr_addr[3]~4.IN1
wr_addr[4] => wr_addr[4]~3.IN1
wr_addr[5] => wr_addr[5]~2.IN1
wr_addr[6] => wr_addr[6]~1.IN1
wr_addr[7] => wr_addr[7]~0.IN1
gclk_en => gclk_en~0.IN1
clk_in => clk_in~0.IN1
clk_out => clk_out~0.IN1
data_out[0] <= ram_2pt_var_cen:ram.q
data_out[1] <= ram_2pt_var_cen:ram.q
data_out[2] <= ram_2pt_var_cen:ram.q
data_out[3] <= ram_2pt_var_cen:ram.q
data_out[4] <= ram_2pt_var_cen:ram.q
data_out[5] <= ram_2pt_var_cen:ram.q
data_out[6] <= ram_2pt_var_cen:ram.q
data_out[7] <= ram_2pt_var_cen:ram.q
data_out[8] <= ram_2pt_var_cen:ram.q
data_out[9] <= ram_2pt_var_cen:ram.q
data_out[10] <= ram_2pt_var_cen:ram.q
data_out[11] <= ram_2pt_var_cen:ram.q
data_out[12] <= ram_2pt_var_cen:ram.q


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_5_pp|ram_2pt_var_cen:ram
data[0] => data[0]~12.IN1
data[1] => data[1]~11.IN1
data[2] => data[2]~10.IN1
data[3] => data[3]~9.IN1
data[4] => data[4]~8.IN1
data[5] => data[5]~7.IN1
data[6] => data[6]~6.IN1
data[7] => data[7]~5.IN1
data[8] => data[8]~4.IN1
data[9] => data[9]~3.IN1
data[10] => data[10]~2.IN1
data[11] => data[11]~1.IN1
data[12] => data[12]~0.IN1
wren => wren~0.IN1
wraddress[0] => wraddress[0]~7.IN1
wraddress[1] => wraddress[1]~6.IN1
wraddress[2] => wraddress[2]~5.IN1
wraddress[3] => wraddress[3]~4.IN1
wraddress[4] => wraddress[4]~3.IN1
wraddress[5] => wraddress[5]~2.IN1
wraddress[6] => wraddress[6]~1.IN1
wraddress[7] => wraddress[7]~0.IN1
rdaddress[0] => rdaddress[0]~7.IN1
rdaddress[1] => rdaddress[1]~6.IN1
rdaddress[2] => rdaddress[2]~5.IN1
rdaddress[3] => rdaddress[3]~4.IN1
rdaddress[4] => rdaddress[4]~3.IN1
rdaddress[5] => rdaddress[5]~2.IN1
rdaddress[6] => rdaddress[6]~1.IN1
rdaddress[7] => rdaddress[7]~0.IN1
rden => ~NO_FANOUT~
wrclock => wrclock~0.IN1
wrclocken => wrclocken~0.IN1
rdclock => rdclock~0.IN1
rdclocken => rdclocken~0.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_5_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
wren_a => altsyncram_94t1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_94t1:auto_generated.data_a[0]
data_a[1] => altsyncram_94t1:auto_generated.data_a[1]
data_a[2] => altsyncram_94t1:auto_generated.data_a[2]
data_a[3] => altsyncram_94t1:auto_generated.data_a[3]
data_a[4] => altsyncram_94t1:auto_generated.data_a[4]
data_a[5] => altsyncram_94t1:auto_generated.data_a[5]
data_a[6] => altsyncram_94t1:auto_generated.data_a[6]
data_a[7] => altsyncram_94t1:auto_generated.data_a[7]
data_a[8] => altsyncram_94t1:auto_generated.data_a[8]
data_a[9] => altsyncram_94t1:auto_generated.data_a[9]
data_a[10] => altsyncram_94t1:auto_generated.data_a[10]
data_a[11] => altsyncram_94t1:auto_generated.data_a[11]
data_a[12] => altsyncram_94t1:auto_generated.data_a[12]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
address_a[0] => altsyncram_94t1:auto_generated.address_a[0]
address_a[1] => altsyncram_94t1:auto_generated.address_a[1]
address_a[2] => altsyncram_94t1:auto_generated.address_a[2]
address_a[3] => altsyncram_94t1:auto_generated.address_a[3]
address_a[4] => altsyncram_94t1:auto_generated.address_a[4]
address_a[5] => altsyncram_94t1:auto_generated.address_a[5]
address_a[6] => altsyncram_94t1:auto_generated.address_a[6]
address_a[7] => altsyncram_94t1:auto_generated.address_a[7]
address_b[0] => altsyncram_94t1:auto_generated.address_b[0]
address_b[1] => altsyncram_94t1:auto_generated.address_b[1]
address_b[2] => altsyncram_94t1:auto_generated.address_b[2]
address_b[3] => altsyncram_94t1:auto_generated.address_b[3]
address_b[4] => altsyncram_94t1:auto_generated.address_b[4]
address_b[5] => altsyncram_94t1:auto_generated.address_b[5]
address_b[6] => altsyncram_94t1:auto_generated.address_b[6]
address_b[7] => altsyncram_94t1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_94t1:auto_generated.clock0
clock1 => altsyncram_94t1:auto_generated.clock1
clocken0 => altsyncram_94t1:auto_generated.clocken0
clocken1 => altsyncram_94t1:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_b[0] <= altsyncram_94t1:auto_generated.q_b[0]
q_b[1] <= altsyncram_94t1:auto_generated.q_b[1]
q_b[2] <= altsyncram_94t1:auto_generated.q_b[2]
q_b[3] <= altsyncram_94t1:auto_generated.q_b[3]
q_b[4] <= altsyncram_94t1:auto_generated.q_b[4]
q_b[5] <= altsyncram_94t1:auto_generated.q_b[5]
q_b[6] <= altsyncram_94t1:auto_generated.q_b[6]
q_b[7] <= altsyncram_94t1:auto_generated.q_b[7]
q_b[8] <= altsyncram_94t1:auto_generated.q_b[8]
q_b[9] <= altsyncram_94t1:auto_generated.q_b[9]
q_b[10] <= altsyncram_94t1:auto_generated.q_b[10]
q_b[11] <= altsyncram_94t1:auto_generated.q_b[11]
q_b[12] <= altsyncram_94t1:auto_generated.q_b[12]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_5_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated
address_a[0] => altsyncram_cmr1:altsyncram1.address_b[0]
address_a[1] => altsyncram_cmr1:altsyncram1.address_b[1]
address_a[2] => altsyncram_cmr1:altsyncram1.address_b[2]
address_a[3] => altsyncram_cmr1:altsyncram1.address_b[3]
address_a[4] => altsyncram_cmr1:altsyncram1.address_b[4]
address_a[5] => altsyncram_cmr1:altsyncram1.address_b[5]
address_a[6] => altsyncram_cmr1:altsyncram1.address_b[6]
address_a[7] => altsyncram_cmr1:altsyncram1.address_b[7]
address_b[0] => altsyncram_cmr1:altsyncram1.address_a[0]
address_b[1] => altsyncram_cmr1:altsyncram1.address_a[1]
address_b[2] => altsyncram_cmr1:altsyncram1.address_a[2]
address_b[3] => altsyncram_cmr1:altsyncram1.address_a[3]
address_b[4] => altsyncram_cmr1:altsyncram1.address_a[4]
address_b[5] => altsyncram_cmr1:altsyncram1.address_a[5]
address_b[6] => altsyncram_cmr1:altsyncram1.address_a[6]
address_b[7] => altsyncram_cmr1:altsyncram1.address_a[7]
clock0 => altsyncram_cmr1:altsyncram1.clock1
clock1 => altsyncram_cmr1:altsyncram1.clock0
clocken0 => altsyncram_cmr1:altsyncram1.clocken1
clocken1 => altsyncram_cmr1:altsyncram1.clocken0
data_a[0] => altsyncram_cmr1:altsyncram1.data_b[0]
data_a[1] => altsyncram_cmr1:altsyncram1.data_b[1]
data_a[2] => altsyncram_cmr1:altsyncram1.data_b[2]
data_a[3] => altsyncram_cmr1:altsyncram1.data_b[3]
data_a[4] => altsyncram_cmr1:altsyncram1.data_b[4]
data_a[5] => altsyncram_cmr1:altsyncram1.data_b[5]
data_a[6] => altsyncram_cmr1:altsyncram1.data_b[6]
data_a[7] => altsyncram_cmr1:altsyncram1.data_b[7]
data_a[8] => altsyncram_cmr1:altsyncram1.data_b[8]
data_a[9] => altsyncram_cmr1:altsyncram1.data_b[9]
data_a[10] => altsyncram_cmr1:altsyncram1.data_b[10]
data_a[11] => altsyncram_cmr1:altsyncram1.data_b[11]
data_a[12] => altsyncram_cmr1:altsyncram1.data_b[12]
q_b[0] <= altsyncram_cmr1:altsyncram1.q_a[0]
q_b[1] <= altsyncram_cmr1:altsyncram1.q_a[1]
q_b[2] <= altsyncram_cmr1:altsyncram1.q_a[2]
q_b[3] <= altsyncram_cmr1:altsyncram1.q_a[3]
q_b[4] <= altsyncram_cmr1:altsyncram1.q_a[4]
q_b[5] <= altsyncram_cmr1:altsyncram1.q_a[5]
q_b[6] <= altsyncram_cmr1:altsyncram1.q_a[6]
q_b[7] <= altsyncram_cmr1:altsyncram1.q_a[7]
q_b[8] <= altsyncram_cmr1:altsyncram1.q_a[8]
q_b[9] <= altsyncram_cmr1:altsyncram1.q_a[9]
q_b[10] <= altsyncram_cmr1:altsyncram1.q_a[10]
q_b[11] <= altsyncram_cmr1:altsyncram1.q_a[11]
q_b[12] <= altsyncram_cmr1:altsyncram1.q_a[12]
wren_a => altsyncram_cmr1:altsyncram1.wren_b


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_5_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated|altsyncram_cmr1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[0] => ram_block2a8.PORTAADDR
address_a[0] => ram_block2a9.PORTAADDR
address_a[0] => ram_block2a10.PORTAADDR
address_a[0] => ram_block2a11.PORTAADDR
address_a[0] => ram_block2a12.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[1] => ram_block2a8.PORTAADDR1
address_a[1] => ram_block2a9.PORTAADDR1
address_a[1] => ram_block2a10.PORTAADDR1
address_a[1] => ram_block2a11.PORTAADDR1
address_a[1] => ram_block2a12.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[2] => ram_block2a8.PORTAADDR2
address_a[2] => ram_block2a9.PORTAADDR2
address_a[2] => ram_block2a10.PORTAADDR2
address_a[2] => ram_block2a11.PORTAADDR2
address_a[2] => ram_block2a12.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[3] => ram_block2a8.PORTAADDR3
address_a[3] => ram_block2a9.PORTAADDR3
address_a[3] => ram_block2a10.PORTAADDR3
address_a[3] => ram_block2a11.PORTAADDR3
address_a[3] => ram_block2a12.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[4] => ram_block2a8.PORTAADDR4
address_a[4] => ram_block2a9.PORTAADDR4
address_a[4] => ram_block2a10.PORTAADDR4
address_a[4] => ram_block2a11.PORTAADDR4
address_a[4] => ram_block2a12.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[5] => ram_block2a8.PORTAADDR5
address_a[5] => ram_block2a9.PORTAADDR5
address_a[5] => ram_block2a10.PORTAADDR5
address_a[5] => ram_block2a11.PORTAADDR5
address_a[5] => ram_block2a12.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[6] => ram_block2a8.PORTAADDR6
address_a[6] => ram_block2a9.PORTAADDR6
address_a[6] => ram_block2a10.PORTAADDR6
address_a[6] => ram_block2a11.PORTAADDR6
address_a[6] => ram_block2a12.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[7] => ram_block2a8.PORTAADDR7
address_a[7] => ram_block2a9.PORTAADDR7
address_a[7] => ram_block2a10.PORTAADDR7
address_a[7] => ram_block2a11.PORTAADDR7
address_a[7] => ram_block2a12.PORTAADDR7
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[0] => ram_block2a8.PORTBADDR
address_b[0] => ram_block2a9.PORTBADDR
address_b[0] => ram_block2a10.PORTBADDR
address_b[0] => ram_block2a11.PORTBADDR
address_b[0] => ram_block2a12.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[1] => ram_block2a8.PORTBADDR1
address_b[1] => ram_block2a9.PORTBADDR1
address_b[1] => ram_block2a10.PORTBADDR1
address_b[1] => ram_block2a11.PORTBADDR1
address_b[1] => ram_block2a12.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[2] => ram_block2a8.PORTBADDR2
address_b[2] => ram_block2a9.PORTBADDR2
address_b[2] => ram_block2a10.PORTBADDR2
address_b[2] => ram_block2a11.PORTBADDR2
address_b[2] => ram_block2a12.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[3] => ram_block2a8.PORTBADDR3
address_b[3] => ram_block2a9.PORTBADDR3
address_b[3] => ram_block2a10.PORTBADDR3
address_b[3] => ram_block2a11.PORTBADDR3
address_b[3] => ram_block2a12.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[4] => ram_block2a8.PORTBADDR4
address_b[4] => ram_block2a9.PORTBADDR4
address_b[4] => ram_block2a10.PORTBADDR4
address_b[4] => ram_block2a11.PORTBADDR4
address_b[4] => ram_block2a12.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[5] => ram_block2a8.PORTBADDR5
address_b[5] => ram_block2a9.PORTBADDR5
address_b[5] => ram_block2a10.PORTBADDR5
address_b[5] => ram_block2a11.PORTBADDR5
address_b[5] => ram_block2a12.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[6] => ram_block2a8.PORTBADDR6
address_b[6] => ram_block2a9.PORTBADDR6
address_b[6] => ram_block2a10.PORTBADDR6
address_b[6] => ram_block2a11.PORTBADDR6
address_b[6] => ram_block2a12.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[7] => ram_block2a1.PORTBADDR7
address_b[7] => ram_block2a2.PORTBADDR7
address_b[7] => ram_block2a3.PORTBADDR7
address_b[7] => ram_block2a4.PORTBADDR7
address_b[7] => ram_block2a5.PORTBADDR7
address_b[7] => ram_block2a6.PORTBADDR7
address_b[7] => ram_block2a7.PORTBADDR7
address_b[7] => ram_block2a8.PORTBADDR7
address_b[7] => ram_block2a9.PORTBADDR7
address_b[7] => ram_block2a10.PORTBADDR7
address_b[7] => ram_block2a11.PORTBADDR7
address_b[7] => ram_block2a12.PORTBADDR7
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock0 => ram_block2a8.CLK0
clock0 => ram_block2a9.CLK0
clock0 => ram_block2a10.CLK0
clock0 => ram_block2a11.CLK0
clock0 => ram_block2a12.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clock1 => ram_block2a8.CLK1
clock1 => ram_block2a9.CLK1
clock1 => ram_block2a10.CLK1
clock1 => ram_block2a11.CLK1
clock1 => ram_block2a12.CLK1
clocken0 => ram_block2a0.ENA0
clocken0 => ram_block2a1.ENA0
clocken0 => ram_block2a2.ENA0
clocken0 => ram_block2a3.ENA0
clocken0 => ram_block2a4.ENA0
clocken0 => ram_block2a5.ENA0
clocken0 => ram_block2a6.ENA0
clocken0 => ram_block2a7.ENA0
clocken0 => ram_block2a8.ENA0
clocken0 => ram_block2a9.ENA0
clocken0 => ram_block2a10.ENA0
clocken0 => ram_block2a11.ENA0
clocken0 => ram_block2a12.ENA0
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
clocken1 => ram_block2a8.ENA1
clocken1 => ram_block2a9.ENA1
clocken1 => ram_block2a10.ENA1
clocken1 => ram_block2a11.ENA1
clocken1 => ram_block2a12.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
data_a[8] => ram_block2a8.PORTADATAIN
data_a[9] => ram_block2a9.PORTADATAIN
data_a[10] => ram_block2a10.PORTADATAIN
data_a[11] => ram_block2a11.PORTADATAIN
data_a[12] => ram_block2a12.PORTADATAIN
data_b[0] => ram_block2a0.PORTBDATAIN
data_b[1] => ram_block2a1.PORTBDATAIN
data_b[2] => ram_block2a2.PORTBDATAIN
data_b[3] => ram_block2a3.PORTBDATAIN
data_b[4] => ram_block2a4.PORTBDATAIN
data_b[5] => ram_block2a5.PORTBDATAIN
data_b[6] => ram_block2a6.PORTBDATAIN
data_b[7] => ram_block2a7.PORTBDATAIN
data_b[8] => ram_block2a8.PORTBDATAIN
data_b[9] => ram_block2a9.PORTBDATAIN
data_b[10] => ram_block2a10.PORTBDATAIN
data_b[11] => ram_block2a11.PORTBDATAIN
data_b[12] => ram_block2a12.PORTBDATAIN
q_a[0] <= ram_block2a0.PORTADATAOUT
q_a[1] <= ram_block2a1.PORTADATAOUT
q_a[2] <= ram_block2a2.PORTADATAOUT
q_a[3] <= ram_block2a3.PORTADATAOUT
q_a[4] <= ram_block2a4.PORTADATAOUT
q_a[5] <= ram_block2a5.PORTADATAOUT
q_a[6] <= ram_block2a6.PORTADATAOUT
q_a[7] <= ram_block2a7.PORTADATAOUT
q_a[8] <= ram_block2a8.PORTADATAOUT
q_a[9] <= ram_block2a9.PORTADATAOUT
q_a[10] <= ram_block2a10.PORTADATAOUT
q_a[11] <= ram_block2a11.PORTADATAOUT
q_a[12] <= ram_block2a12.PORTADATAOUT
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
q_b[8] <= ram_block2a8.PORTBDATAOUT
q_b[9] <= ram_block2a9.PORTBDATAOUT
q_b[10] <= ram_block2a10.PORTBDATAOUT
q_b[11] <= ram_block2a11.PORTBDATAOUT
q_b[12] <= ram_block2a12.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a8.PORTAWE
wren_a => ram_block2a9.PORTAWE
wren_a => ram_block2a10.PORTAWE
wren_a => ram_block2a11.PORTAWE
wren_a => ram_block2a12.PORTAWE
wren_b => ram_block2a0.PORTBRE
wren_b => ram_block2a1.PORTBRE
wren_b => ram_block2a2.PORTBRE
wren_b => ram_block2a3.PORTBRE
wren_b => ram_block2a4.PORTBRE
wren_b => ram_block2a5.PORTBRE
wren_b => ram_block2a6.PORTBRE
wren_b => ram_block2a7.PORTBRE
wren_b => ram_block2a8.PORTBRE
wren_b => ram_block2a9.PORTBRE
wren_b => ram_block2a10.PORTBRE
wren_b => ram_block2a11.PORTBRE
wren_b => ram_block2a12.PORTBRE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_6_pp
data_in[0] => data_in[0]~12.IN1
data_in[1] => data_in[1]~11.IN1
data_in[2] => data_in[2]~10.IN1
data_in[3] => data_in[3]~9.IN1
data_in[4] => data_in[4]~8.IN1
data_in[5] => data_in[5]~7.IN1
data_in[6] => data_in[6]~6.IN1
data_in[7] => data_in[7]~5.IN1
data_in[8] => data_in[8]~4.IN1
data_in[9] => data_in[9]~3.IN1
data_in[10] => data_in[10]~2.IN1
data_in[11] => data_in[11]~1.IN1
data_in[12] => data_in[12]~0.IN1
wr_en => wr_en~0.IN1
addr_in[0] => addr_in[0]~7.IN1
addr_in[1] => addr_in[1]~6.IN1
addr_in[2] => addr_in[2]~5.IN1
addr_in[3] => addr_in[3]~4.IN1
addr_in[4] => addr_in[4]~3.IN1
addr_in[5] => addr_in[5]~2.IN1
addr_in[6] => addr_in[6]~1.IN1
addr_in[7] => addr_in[7]~0.IN1
wr_addr[0] => wr_addr[0]~7.IN1
wr_addr[1] => wr_addr[1]~6.IN1
wr_addr[2] => wr_addr[2]~5.IN1
wr_addr[3] => wr_addr[3]~4.IN1
wr_addr[4] => wr_addr[4]~3.IN1
wr_addr[5] => wr_addr[5]~2.IN1
wr_addr[6] => wr_addr[6]~1.IN1
wr_addr[7] => wr_addr[7]~0.IN1
gclk_en => gclk_en~0.IN1
clk_in => clk_in~0.IN1
clk_out => clk_out~0.IN1
data_out[0] <= ram_2pt_var_cen:ram.q
data_out[1] <= ram_2pt_var_cen:ram.q
data_out[2] <= ram_2pt_var_cen:ram.q
data_out[3] <= ram_2pt_var_cen:ram.q
data_out[4] <= ram_2pt_var_cen:ram.q
data_out[5] <= ram_2pt_var_cen:ram.q
data_out[6] <= ram_2pt_var_cen:ram.q
data_out[7] <= ram_2pt_var_cen:ram.q
data_out[8] <= ram_2pt_var_cen:ram.q
data_out[9] <= ram_2pt_var_cen:ram.q
data_out[10] <= ram_2pt_var_cen:ram.q
data_out[11] <= ram_2pt_var_cen:ram.q
data_out[12] <= ram_2pt_var_cen:ram.q


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_6_pp|ram_2pt_var_cen:ram
data[0] => data[0]~12.IN1
data[1] => data[1]~11.IN1
data[2] => data[2]~10.IN1
data[3] => data[3]~9.IN1
data[4] => data[4]~8.IN1
data[5] => data[5]~7.IN1
data[6] => data[6]~6.IN1
data[7] => data[7]~5.IN1
data[8] => data[8]~4.IN1
data[9] => data[9]~3.IN1
data[10] => data[10]~2.IN1
data[11] => data[11]~1.IN1
data[12] => data[12]~0.IN1
wren => wren~0.IN1
wraddress[0] => wraddress[0]~7.IN1
wraddress[1] => wraddress[1]~6.IN1
wraddress[2] => wraddress[2]~5.IN1
wraddress[3] => wraddress[3]~4.IN1
wraddress[4] => wraddress[4]~3.IN1
wraddress[5] => wraddress[5]~2.IN1
wraddress[6] => wraddress[6]~1.IN1
wraddress[7] => wraddress[7]~0.IN1
rdaddress[0] => rdaddress[0]~7.IN1
rdaddress[1] => rdaddress[1]~6.IN1
rdaddress[2] => rdaddress[2]~5.IN1
rdaddress[3] => rdaddress[3]~4.IN1
rdaddress[4] => rdaddress[4]~3.IN1
rdaddress[5] => rdaddress[5]~2.IN1
rdaddress[6] => rdaddress[6]~1.IN1
rdaddress[7] => rdaddress[7]~0.IN1
rden => ~NO_FANOUT~
wrclock => wrclock~0.IN1
wrclocken => wrclocken~0.IN1
rdclock => rdclock~0.IN1
rdclocken => rdclocken~0.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_6_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
wren_a => altsyncram_94t1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_94t1:auto_generated.data_a[0]
data_a[1] => altsyncram_94t1:auto_generated.data_a[1]
data_a[2] => altsyncram_94t1:auto_generated.data_a[2]
data_a[3] => altsyncram_94t1:auto_generated.data_a[3]
data_a[4] => altsyncram_94t1:auto_generated.data_a[4]
data_a[5] => altsyncram_94t1:auto_generated.data_a[5]
data_a[6] => altsyncram_94t1:auto_generated.data_a[6]
data_a[7] => altsyncram_94t1:auto_generated.data_a[7]
data_a[8] => altsyncram_94t1:auto_generated.data_a[8]
data_a[9] => altsyncram_94t1:auto_generated.data_a[9]
data_a[10] => altsyncram_94t1:auto_generated.data_a[10]
data_a[11] => altsyncram_94t1:auto_generated.data_a[11]
data_a[12] => altsyncram_94t1:auto_generated.data_a[12]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
address_a[0] => altsyncram_94t1:auto_generated.address_a[0]
address_a[1] => altsyncram_94t1:auto_generated.address_a[1]
address_a[2] => altsyncram_94t1:auto_generated.address_a[2]
address_a[3] => altsyncram_94t1:auto_generated.address_a[3]
address_a[4] => altsyncram_94t1:auto_generated.address_a[4]
address_a[5] => altsyncram_94t1:auto_generated.address_a[5]
address_a[6] => altsyncram_94t1:auto_generated.address_a[6]
address_a[7] => altsyncram_94t1:auto_generated.address_a[7]
address_b[0] => altsyncram_94t1:auto_generated.address_b[0]
address_b[1] => altsyncram_94t1:auto_generated.address_b[1]
address_b[2] => altsyncram_94t1:auto_generated.address_b[2]
address_b[3] => altsyncram_94t1:auto_generated.address_b[3]
address_b[4] => altsyncram_94t1:auto_generated.address_b[4]
address_b[5] => altsyncram_94t1:auto_generated.address_b[5]
address_b[6] => altsyncram_94t1:auto_generated.address_b[6]
address_b[7] => altsyncram_94t1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_94t1:auto_generated.clock0
clock1 => altsyncram_94t1:auto_generated.clock1
clocken0 => altsyncram_94t1:auto_generated.clocken0
clocken1 => altsyncram_94t1:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_b[0] <= altsyncram_94t1:auto_generated.q_b[0]
q_b[1] <= altsyncram_94t1:auto_generated.q_b[1]
q_b[2] <= altsyncram_94t1:auto_generated.q_b[2]
q_b[3] <= altsyncram_94t1:auto_generated.q_b[3]
q_b[4] <= altsyncram_94t1:auto_generated.q_b[4]
q_b[5] <= altsyncram_94t1:auto_generated.q_b[5]
q_b[6] <= altsyncram_94t1:auto_generated.q_b[6]
q_b[7] <= altsyncram_94t1:auto_generated.q_b[7]
q_b[8] <= altsyncram_94t1:auto_generated.q_b[8]
q_b[9] <= altsyncram_94t1:auto_generated.q_b[9]
q_b[10] <= altsyncram_94t1:auto_generated.q_b[10]
q_b[11] <= altsyncram_94t1:auto_generated.q_b[11]
q_b[12] <= altsyncram_94t1:auto_generated.q_b[12]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_6_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated
address_a[0] => altsyncram_cmr1:altsyncram1.address_b[0]
address_a[1] => altsyncram_cmr1:altsyncram1.address_b[1]
address_a[2] => altsyncram_cmr1:altsyncram1.address_b[2]
address_a[3] => altsyncram_cmr1:altsyncram1.address_b[3]
address_a[4] => altsyncram_cmr1:altsyncram1.address_b[4]
address_a[5] => altsyncram_cmr1:altsyncram1.address_b[5]
address_a[6] => altsyncram_cmr1:altsyncram1.address_b[6]
address_a[7] => altsyncram_cmr1:altsyncram1.address_b[7]
address_b[0] => altsyncram_cmr1:altsyncram1.address_a[0]
address_b[1] => altsyncram_cmr1:altsyncram1.address_a[1]
address_b[2] => altsyncram_cmr1:altsyncram1.address_a[2]
address_b[3] => altsyncram_cmr1:altsyncram1.address_a[3]
address_b[4] => altsyncram_cmr1:altsyncram1.address_a[4]
address_b[5] => altsyncram_cmr1:altsyncram1.address_a[5]
address_b[6] => altsyncram_cmr1:altsyncram1.address_a[6]
address_b[7] => altsyncram_cmr1:altsyncram1.address_a[7]
clock0 => altsyncram_cmr1:altsyncram1.clock1
clock1 => altsyncram_cmr1:altsyncram1.clock0
clocken0 => altsyncram_cmr1:altsyncram1.clocken1
clocken1 => altsyncram_cmr1:altsyncram1.clocken0
data_a[0] => altsyncram_cmr1:altsyncram1.data_b[0]
data_a[1] => altsyncram_cmr1:altsyncram1.data_b[1]
data_a[2] => altsyncram_cmr1:altsyncram1.data_b[2]
data_a[3] => altsyncram_cmr1:altsyncram1.data_b[3]
data_a[4] => altsyncram_cmr1:altsyncram1.data_b[4]
data_a[5] => altsyncram_cmr1:altsyncram1.data_b[5]
data_a[6] => altsyncram_cmr1:altsyncram1.data_b[6]
data_a[7] => altsyncram_cmr1:altsyncram1.data_b[7]
data_a[8] => altsyncram_cmr1:altsyncram1.data_b[8]
data_a[9] => altsyncram_cmr1:altsyncram1.data_b[9]
data_a[10] => altsyncram_cmr1:altsyncram1.data_b[10]
data_a[11] => altsyncram_cmr1:altsyncram1.data_b[11]
data_a[12] => altsyncram_cmr1:altsyncram1.data_b[12]
q_b[0] <= altsyncram_cmr1:altsyncram1.q_a[0]
q_b[1] <= altsyncram_cmr1:altsyncram1.q_a[1]
q_b[2] <= altsyncram_cmr1:altsyncram1.q_a[2]
q_b[3] <= altsyncram_cmr1:altsyncram1.q_a[3]
q_b[4] <= altsyncram_cmr1:altsyncram1.q_a[4]
q_b[5] <= altsyncram_cmr1:altsyncram1.q_a[5]
q_b[6] <= altsyncram_cmr1:altsyncram1.q_a[6]
q_b[7] <= altsyncram_cmr1:altsyncram1.q_a[7]
q_b[8] <= altsyncram_cmr1:altsyncram1.q_a[8]
q_b[9] <= altsyncram_cmr1:altsyncram1.q_a[9]
q_b[10] <= altsyncram_cmr1:altsyncram1.q_a[10]
q_b[11] <= altsyncram_cmr1:altsyncram1.q_a[11]
q_b[12] <= altsyncram_cmr1:altsyncram1.q_a[12]
wren_a => altsyncram_cmr1:altsyncram1.wren_b


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_6_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated|altsyncram_cmr1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[0] => ram_block2a8.PORTAADDR
address_a[0] => ram_block2a9.PORTAADDR
address_a[0] => ram_block2a10.PORTAADDR
address_a[0] => ram_block2a11.PORTAADDR
address_a[0] => ram_block2a12.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[1] => ram_block2a8.PORTAADDR1
address_a[1] => ram_block2a9.PORTAADDR1
address_a[1] => ram_block2a10.PORTAADDR1
address_a[1] => ram_block2a11.PORTAADDR1
address_a[1] => ram_block2a12.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[2] => ram_block2a8.PORTAADDR2
address_a[2] => ram_block2a9.PORTAADDR2
address_a[2] => ram_block2a10.PORTAADDR2
address_a[2] => ram_block2a11.PORTAADDR2
address_a[2] => ram_block2a12.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[3] => ram_block2a8.PORTAADDR3
address_a[3] => ram_block2a9.PORTAADDR3
address_a[3] => ram_block2a10.PORTAADDR3
address_a[3] => ram_block2a11.PORTAADDR3
address_a[3] => ram_block2a12.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[4] => ram_block2a8.PORTAADDR4
address_a[4] => ram_block2a9.PORTAADDR4
address_a[4] => ram_block2a10.PORTAADDR4
address_a[4] => ram_block2a11.PORTAADDR4
address_a[4] => ram_block2a12.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[5] => ram_block2a8.PORTAADDR5
address_a[5] => ram_block2a9.PORTAADDR5
address_a[5] => ram_block2a10.PORTAADDR5
address_a[5] => ram_block2a11.PORTAADDR5
address_a[5] => ram_block2a12.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[6] => ram_block2a8.PORTAADDR6
address_a[6] => ram_block2a9.PORTAADDR6
address_a[6] => ram_block2a10.PORTAADDR6
address_a[6] => ram_block2a11.PORTAADDR6
address_a[6] => ram_block2a12.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[7] => ram_block2a8.PORTAADDR7
address_a[7] => ram_block2a9.PORTAADDR7
address_a[7] => ram_block2a10.PORTAADDR7
address_a[7] => ram_block2a11.PORTAADDR7
address_a[7] => ram_block2a12.PORTAADDR7
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[0] => ram_block2a8.PORTBADDR
address_b[0] => ram_block2a9.PORTBADDR
address_b[0] => ram_block2a10.PORTBADDR
address_b[0] => ram_block2a11.PORTBADDR
address_b[0] => ram_block2a12.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[1] => ram_block2a8.PORTBADDR1
address_b[1] => ram_block2a9.PORTBADDR1
address_b[1] => ram_block2a10.PORTBADDR1
address_b[1] => ram_block2a11.PORTBADDR1
address_b[1] => ram_block2a12.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[2] => ram_block2a8.PORTBADDR2
address_b[2] => ram_block2a9.PORTBADDR2
address_b[2] => ram_block2a10.PORTBADDR2
address_b[2] => ram_block2a11.PORTBADDR2
address_b[2] => ram_block2a12.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[3] => ram_block2a8.PORTBADDR3
address_b[3] => ram_block2a9.PORTBADDR3
address_b[3] => ram_block2a10.PORTBADDR3
address_b[3] => ram_block2a11.PORTBADDR3
address_b[3] => ram_block2a12.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[4] => ram_block2a8.PORTBADDR4
address_b[4] => ram_block2a9.PORTBADDR4
address_b[4] => ram_block2a10.PORTBADDR4
address_b[4] => ram_block2a11.PORTBADDR4
address_b[4] => ram_block2a12.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[5] => ram_block2a8.PORTBADDR5
address_b[5] => ram_block2a9.PORTBADDR5
address_b[5] => ram_block2a10.PORTBADDR5
address_b[5] => ram_block2a11.PORTBADDR5
address_b[5] => ram_block2a12.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[6] => ram_block2a8.PORTBADDR6
address_b[6] => ram_block2a9.PORTBADDR6
address_b[6] => ram_block2a10.PORTBADDR6
address_b[6] => ram_block2a11.PORTBADDR6
address_b[6] => ram_block2a12.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[7] => ram_block2a1.PORTBADDR7
address_b[7] => ram_block2a2.PORTBADDR7
address_b[7] => ram_block2a3.PORTBADDR7
address_b[7] => ram_block2a4.PORTBADDR7
address_b[7] => ram_block2a5.PORTBADDR7
address_b[7] => ram_block2a6.PORTBADDR7
address_b[7] => ram_block2a7.PORTBADDR7
address_b[7] => ram_block2a8.PORTBADDR7
address_b[7] => ram_block2a9.PORTBADDR7
address_b[7] => ram_block2a10.PORTBADDR7
address_b[7] => ram_block2a11.PORTBADDR7
address_b[7] => ram_block2a12.PORTBADDR7
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock0 => ram_block2a8.CLK0
clock0 => ram_block2a9.CLK0
clock0 => ram_block2a10.CLK0
clock0 => ram_block2a11.CLK0
clock0 => ram_block2a12.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clock1 => ram_block2a8.CLK1
clock1 => ram_block2a9.CLK1
clock1 => ram_block2a10.CLK1
clock1 => ram_block2a11.CLK1
clock1 => ram_block2a12.CLK1
clocken0 => ram_block2a0.ENA0
clocken0 => ram_block2a1.ENA0
clocken0 => ram_block2a2.ENA0
clocken0 => ram_block2a3.ENA0
clocken0 => ram_block2a4.ENA0
clocken0 => ram_block2a5.ENA0
clocken0 => ram_block2a6.ENA0
clocken0 => ram_block2a7.ENA0
clocken0 => ram_block2a8.ENA0
clocken0 => ram_block2a9.ENA0
clocken0 => ram_block2a10.ENA0
clocken0 => ram_block2a11.ENA0
clocken0 => ram_block2a12.ENA0
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
clocken1 => ram_block2a8.ENA1
clocken1 => ram_block2a9.ENA1
clocken1 => ram_block2a10.ENA1
clocken1 => ram_block2a11.ENA1
clocken1 => ram_block2a12.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
data_a[8] => ram_block2a8.PORTADATAIN
data_a[9] => ram_block2a9.PORTADATAIN
data_a[10] => ram_block2a10.PORTADATAIN
data_a[11] => ram_block2a11.PORTADATAIN
data_a[12] => ram_block2a12.PORTADATAIN
data_b[0] => ram_block2a0.PORTBDATAIN
data_b[1] => ram_block2a1.PORTBDATAIN
data_b[2] => ram_block2a2.PORTBDATAIN
data_b[3] => ram_block2a3.PORTBDATAIN
data_b[4] => ram_block2a4.PORTBDATAIN
data_b[5] => ram_block2a5.PORTBDATAIN
data_b[6] => ram_block2a6.PORTBDATAIN
data_b[7] => ram_block2a7.PORTBDATAIN
data_b[8] => ram_block2a8.PORTBDATAIN
data_b[9] => ram_block2a9.PORTBDATAIN
data_b[10] => ram_block2a10.PORTBDATAIN
data_b[11] => ram_block2a11.PORTBDATAIN
data_b[12] => ram_block2a12.PORTBDATAIN
q_a[0] <= ram_block2a0.PORTADATAOUT
q_a[1] <= ram_block2a1.PORTADATAOUT
q_a[2] <= ram_block2a2.PORTADATAOUT
q_a[3] <= ram_block2a3.PORTADATAOUT
q_a[4] <= ram_block2a4.PORTADATAOUT
q_a[5] <= ram_block2a5.PORTADATAOUT
q_a[6] <= ram_block2a6.PORTADATAOUT
q_a[7] <= ram_block2a7.PORTADATAOUT
q_a[8] <= ram_block2a8.PORTADATAOUT
q_a[9] <= ram_block2a9.PORTADATAOUT
q_a[10] <= ram_block2a10.PORTADATAOUT
q_a[11] <= ram_block2a11.PORTADATAOUT
q_a[12] <= ram_block2a12.PORTADATAOUT
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
q_b[8] <= ram_block2a8.PORTBDATAOUT
q_b[9] <= ram_block2a9.PORTBDATAOUT
q_b[10] <= ram_block2a10.PORTBDATAOUT
q_b[11] <= ram_block2a11.PORTBDATAOUT
q_b[12] <= ram_block2a12.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a8.PORTAWE
wren_a => ram_block2a9.PORTAWE
wren_a => ram_block2a10.PORTAWE
wren_a => ram_block2a11.PORTAWE
wren_a => ram_block2a12.PORTAWE
wren_b => ram_block2a0.PORTBRE
wren_b => ram_block2a1.PORTBRE
wren_b => ram_block2a2.PORTBRE
wren_b => ram_block2a3.PORTBRE
wren_b => ram_block2a4.PORTBRE
wren_b => ram_block2a5.PORTBRE
wren_b => ram_block2a6.PORTBRE
wren_b => ram_block2a7.PORTBRE
wren_b => ram_block2a8.PORTBRE
wren_b => ram_block2a9.PORTBRE
wren_b => ram_block2a10.PORTBRE
wren_b => ram_block2a11.PORTBRE
wren_b => ram_block2a12.PORTBRE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_7_pp
data_in[0] => data_in[0]~12.IN1
data_in[1] => data_in[1]~11.IN1
data_in[2] => data_in[2]~10.IN1
data_in[3] => data_in[3]~9.IN1
data_in[4] => data_in[4]~8.IN1
data_in[5] => data_in[5]~7.IN1
data_in[6] => data_in[6]~6.IN1
data_in[7] => data_in[7]~5.IN1
data_in[8] => data_in[8]~4.IN1
data_in[9] => data_in[9]~3.IN1
data_in[10] => data_in[10]~2.IN1
data_in[11] => data_in[11]~1.IN1
data_in[12] => data_in[12]~0.IN1
wr_en => wr_en~0.IN1
addr_in[0] => addr_in[0]~7.IN1
addr_in[1] => addr_in[1]~6.IN1
addr_in[2] => addr_in[2]~5.IN1
addr_in[3] => addr_in[3]~4.IN1
addr_in[4] => addr_in[4]~3.IN1
addr_in[5] => addr_in[5]~2.IN1
addr_in[6] => addr_in[6]~1.IN1
addr_in[7] => addr_in[7]~0.IN1
wr_addr[0] => wr_addr[0]~7.IN1
wr_addr[1] => wr_addr[1]~6.IN1
wr_addr[2] => wr_addr[2]~5.IN1
wr_addr[3] => wr_addr[3]~4.IN1
wr_addr[4] => wr_addr[4]~3.IN1
wr_addr[5] => wr_addr[5]~2.IN1
wr_addr[6] => wr_addr[6]~1.IN1
wr_addr[7] => wr_addr[7]~0.IN1
gclk_en => gclk_en~0.IN1
clk_in => clk_in~0.IN1
clk_out => clk_out~0.IN1
data_out[0] <= ram_2pt_var_cen:ram.q
data_out[1] <= ram_2pt_var_cen:ram.q
data_out[2] <= ram_2pt_var_cen:ram.q
data_out[3] <= ram_2pt_var_cen:ram.q
data_out[4] <= ram_2pt_var_cen:ram.q
data_out[5] <= ram_2pt_var_cen:ram.q
data_out[6] <= ram_2pt_var_cen:ram.q
data_out[7] <= ram_2pt_var_cen:ram.q
data_out[8] <= ram_2pt_var_cen:ram.q
data_out[9] <= ram_2pt_var_cen:ram.q
data_out[10] <= ram_2pt_var_cen:ram.q
data_out[11] <= ram_2pt_var_cen:ram.q
data_out[12] <= ram_2pt_var_cen:ram.q


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_7_pp|ram_2pt_var_cen:ram
data[0] => data[0]~12.IN1
data[1] => data[1]~11.IN1
data[2] => data[2]~10.IN1
data[3] => data[3]~9.IN1
data[4] => data[4]~8.IN1
data[5] => data[5]~7.IN1
data[6] => data[6]~6.IN1
data[7] => data[7]~5.IN1
data[8] => data[8]~4.IN1
data[9] => data[9]~3.IN1
data[10] => data[10]~2.IN1
data[11] => data[11]~1.IN1
data[12] => data[12]~0.IN1
wren => wren~0.IN1
wraddress[0] => wraddress[0]~7.IN1
wraddress[1] => wraddress[1]~6.IN1
wraddress[2] => wraddress[2]~5.IN1
wraddress[3] => wraddress[3]~4.IN1
wraddress[4] => wraddress[4]~3.IN1
wraddress[5] => wraddress[5]~2.IN1
wraddress[6] => wraddress[6]~1.IN1
wraddress[7] => wraddress[7]~0.IN1
rdaddress[0] => rdaddress[0]~7.IN1
rdaddress[1] => rdaddress[1]~6.IN1
rdaddress[2] => rdaddress[2]~5.IN1
rdaddress[3] => rdaddress[3]~4.IN1
rdaddress[4] => rdaddress[4]~3.IN1
rdaddress[5] => rdaddress[5]~2.IN1
rdaddress[6] => rdaddress[6]~1.IN1
rdaddress[7] => rdaddress[7]~0.IN1
rden => ~NO_FANOUT~
wrclock => wrclock~0.IN1
wrclocken => wrclocken~0.IN1
rdclock => rdclock~0.IN1
rdclocken => rdclocken~0.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_7_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
wren_a => altsyncram_94t1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_94t1:auto_generated.data_a[0]
data_a[1] => altsyncram_94t1:auto_generated.data_a[1]
data_a[2] => altsyncram_94t1:auto_generated.data_a[2]
data_a[3] => altsyncram_94t1:auto_generated.data_a[3]
data_a[4] => altsyncram_94t1:auto_generated.data_a[4]
data_a[5] => altsyncram_94t1:auto_generated.data_a[5]
data_a[6] => altsyncram_94t1:auto_generated.data_a[6]
data_a[7] => altsyncram_94t1:auto_generated.data_a[7]
data_a[8] => altsyncram_94t1:auto_generated.data_a[8]
data_a[9] => altsyncram_94t1:auto_generated.data_a[9]
data_a[10] => altsyncram_94t1:auto_generated.data_a[10]
data_a[11] => altsyncram_94t1:auto_generated.data_a[11]
data_a[12] => altsyncram_94t1:auto_generated.data_a[12]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
address_a[0] => altsyncram_94t1:auto_generated.address_a[0]
address_a[1] => altsyncram_94t1:auto_generated.address_a[1]
address_a[2] => altsyncram_94t1:auto_generated.address_a[2]
address_a[3] => altsyncram_94t1:auto_generated.address_a[3]
address_a[4] => altsyncram_94t1:auto_generated.address_a[4]
address_a[5] => altsyncram_94t1:auto_generated.address_a[5]
address_a[6] => altsyncram_94t1:auto_generated.address_a[6]
address_a[7] => altsyncram_94t1:auto_generated.address_a[7]
address_b[0] => altsyncram_94t1:auto_generated.address_b[0]
address_b[1] => altsyncram_94t1:auto_generated.address_b[1]
address_b[2] => altsyncram_94t1:auto_generated.address_b[2]
address_b[3] => altsyncram_94t1:auto_generated.address_b[3]
address_b[4] => altsyncram_94t1:auto_generated.address_b[4]
address_b[5] => altsyncram_94t1:auto_generated.address_b[5]
address_b[6] => altsyncram_94t1:auto_generated.address_b[6]
address_b[7] => altsyncram_94t1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_94t1:auto_generated.clock0
clock1 => altsyncram_94t1:auto_generated.clock1
clocken0 => altsyncram_94t1:auto_generated.clocken0
clocken1 => altsyncram_94t1:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_b[0] <= altsyncram_94t1:auto_generated.q_b[0]
q_b[1] <= altsyncram_94t1:auto_generated.q_b[1]
q_b[2] <= altsyncram_94t1:auto_generated.q_b[2]
q_b[3] <= altsyncram_94t1:auto_generated.q_b[3]
q_b[4] <= altsyncram_94t1:auto_generated.q_b[4]
q_b[5] <= altsyncram_94t1:auto_generated.q_b[5]
q_b[6] <= altsyncram_94t1:auto_generated.q_b[6]
q_b[7] <= altsyncram_94t1:auto_generated.q_b[7]
q_b[8] <= altsyncram_94t1:auto_generated.q_b[8]
q_b[9] <= altsyncram_94t1:auto_generated.q_b[9]
q_b[10] <= altsyncram_94t1:auto_generated.q_b[10]
q_b[11] <= altsyncram_94t1:auto_generated.q_b[11]
q_b[12] <= altsyncram_94t1:auto_generated.q_b[12]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_7_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated
address_a[0] => altsyncram_cmr1:altsyncram1.address_b[0]
address_a[1] => altsyncram_cmr1:altsyncram1.address_b[1]
address_a[2] => altsyncram_cmr1:altsyncram1.address_b[2]
address_a[3] => altsyncram_cmr1:altsyncram1.address_b[3]
address_a[4] => altsyncram_cmr1:altsyncram1.address_b[4]
address_a[5] => altsyncram_cmr1:altsyncram1.address_b[5]
address_a[6] => altsyncram_cmr1:altsyncram1.address_b[6]
address_a[7] => altsyncram_cmr1:altsyncram1.address_b[7]
address_b[0] => altsyncram_cmr1:altsyncram1.address_a[0]
address_b[1] => altsyncram_cmr1:altsyncram1.address_a[1]
address_b[2] => altsyncram_cmr1:altsyncram1.address_a[2]
address_b[3] => altsyncram_cmr1:altsyncram1.address_a[3]
address_b[4] => altsyncram_cmr1:altsyncram1.address_a[4]
address_b[5] => altsyncram_cmr1:altsyncram1.address_a[5]
address_b[6] => altsyncram_cmr1:altsyncram1.address_a[6]
address_b[7] => altsyncram_cmr1:altsyncram1.address_a[7]
clock0 => altsyncram_cmr1:altsyncram1.clock1
clock1 => altsyncram_cmr1:altsyncram1.clock0
clocken0 => altsyncram_cmr1:altsyncram1.clocken1
clocken1 => altsyncram_cmr1:altsyncram1.clocken0
data_a[0] => altsyncram_cmr1:altsyncram1.data_b[0]
data_a[1] => altsyncram_cmr1:altsyncram1.data_b[1]
data_a[2] => altsyncram_cmr1:altsyncram1.data_b[2]
data_a[3] => altsyncram_cmr1:altsyncram1.data_b[3]
data_a[4] => altsyncram_cmr1:altsyncram1.data_b[4]
data_a[5] => altsyncram_cmr1:altsyncram1.data_b[5]
data_a[6] => altsyncram_cmr1:altsyncram1.data_b[6]
data_a[7] => altsyncram_cmr1:altsyncram1.data_b[7]
data_a[8] => altsyncram_cmr1:altsyncram1.data_b[8]
data_a[9] => altsyncram_cmr1:altsyncram1.data_b[9]
data_a[10] => altsyncram_cmr1:altsyncram1.data_b[10]
data_a[11] => altsyncram_cmr1:altsyncram1.data_b[11]
data_a[12] => altsyncram_cmr1:altsyncram1.data_b[12]
q_b[0] <= altsyncram_cmr1:altsyncram1.q_a[0]
q_b[1] <= altsyncram_cmr1:altsyncram1.q_a[1]
q_b[2] <= altsyncram_cmr1:altsyncram1.q_a[2]
q_b[3] <= altsyncram_cmr1:altsyncram1.q_a[3]
q_b[4] <= altsyncram_cmr1:altsyncram1.q_a[4]
q_b[5] <= altsyncram_cmr1:altsyncram1.q_a[5]
q_b[6] <= altsyncram_cmr1:altsyncram1.q_a[6]
q_b[7] <= altsyncram_cmr1:altsyncram1.q_a[7]
q_b[8] <= altsyncram_cmr1:altsyncram1.q_a[8]
q_b[9] <= altsyncram_cmr1:altsyncram1.q_a[9]
q_b[10] <= altsyncram_cmr1:altsyncram1.q_a[10]
q_b[11] <= altsyncram_cmr1:altsyncram1.q_a[11]
q_b[12] <= altsyncram_cmr1:altsyncram1.q_a[12]
wren_a => altsyncram_cmr1:altsyncram1.wren_b


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_7_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated|altsyncram_cmr1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[0] => ram_block2a8.PORTAADDR
address_a[0] => ram_block2a9.PORTAADDR
address_a[0] => ram_block2a10.PORTAADDR
address_a[0] => ram_block2a11.PORTAADDR
address_a[0] => ram_block2a12.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[1] => ram_block2a8.PORTAADDR1
address_a[1] => ram_block2a9.PORTAADDR1
address_a[1] => ram_block2a10.PORTAADDR1
address_a[1] => ram_block2a11.PORTAADDR1
address_a[1] => ram_block2a12.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[2] => ram_block2a8.PORTAADDR2
address_a[2] => ram_block2a9.PORTAADDR2
address_a[2] => ram_block2a10.PORTAADDR2
address_a[2] => ram_block2a11.PORTAADDR2
address_a[2] => ram_block2a12.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[3] => ram_block2a8.PORTAADDR3
address_a[3] => ram_block2a9.PORTAADDR3
address_a[3] => ram_block2a10.PORTAADDR3
address_a[3] => ram_block2a11.PORTAADDR3
address_a[3] => ram_block2a12.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[4] => ram_block2a8.PORTAADDR4
address_a[4] => ram_block2a9.PORTAADDR4
address_a[4] => ram_block2a10.PORTAADDR4
address_a[4] => ram_block2a11.PORTAADDR4
address_a[4] => ram_block2a12.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[5] => ram_block2a8.PORTAADDR5
address_a[5] => ram_block2a9.PORTAADDR5
address_a[5] => ram_block2a10.PORTAADDR5
address_a[5] => ram_block2a11.PORTAADDR5
address_a[5] => ram_block2a12.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[6] => ram_block2a8.PORTAADDR6
address_a[6] => ram_block2a9.PORTAADDR6
address_a[6] => ram_block2a10.PORTAADDR6
address_a[6] => ram_block2a11.PORTAADDR6
address_a[6] => ram_block2a12.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[7] => ram_block2a8.PORTAADDR7
address_a[7] => ram_block2a9.PORTAADDR7
address_a[7] => ram_block2a10.PORTAADDR7
address_a[7] => ram_block2a11.PORTAADDR7
address_a[7] => ram_block2a12.PORTAADDR7
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[0] => ram_block2a8.PORTBADDR
address_b[0] => ram_block2a9.PORTBADDR
address_b[0] => ram_block2a10.PORTBADDR
address_b[0] => ram_block2a11.PORTBADDR
address_b[0] => ram_block2a12.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[1] => ram_block2a8.PORTBADDR1
address_b[1] => ram_block2a9.PORTBADDR1
address_b[1] => ram_block2a10.PORTBADDR1
address_b[1] => ram_block2a11.PORTBADDR1
address_b[1] => ram_block2a12.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[2] => ram_block2a8.PORTBADDR2
address_b[2] => ram_block2a9.PORTBADDR2
address_b[2] => ram_block2a10.PORTBADDR2
address_b[2] => ram_block2a11.PORTBADDR2
address_b[2] => ram_block2a12.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[3] => ram_block2a8.PORTBADDR3
address_b[3] => ram_block2a9.PORTBADDR3
address_b[3] => ram_block2a10.PORTBADDR3
address_b[3] => ram_block2a11.PORTBADDR3
address_b[3] => ram_block2a12.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[4] => ram_block2a8.PORTBADDR4
address_b[4] => ram_block2a9.PORTBADDR4
address_b[4] => ram_block2a10.PORTBADDR4
address_b[4] => ram_block2a11.PORTBADDR4
address_b[4] => ram_block2a12.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[5] => ram_block2a8.PORTBADDR5
address_b[5] => ram_block2a9.PORTBADDR5
address_b[5] => ram_block2a10.PORTBADDR5
address_b[5] => ram_block2a11.PORTBADDR5
address_b[5] => ram_block2a12.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[6] => ram_block2a8.PORTBADDR6
address_b[6] => ram_block2a9.PORTBADDR6
address_b[6] => ram_block2a10.PORTBADDR6
address_b[6] => ram_block2a11.PORTBADDR6
address_b[6] => ram_block2a12.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[7] => ram_block2a1.PORTBADDR7
address_b[7] => ram_block2a2.PORTBADDR7
address_b[7] => ram_block2a3.PORTBADDR7
address_b[7] => ram_block2a4.PORTBADDR7
address_b[7] => ram_block2a5.PORTBADDR7
address_b[7] => ram_block2a6.PORTBADDR7
address_b[7] => ram_block2a7.PORTBADDR7
address_b[7] => ram_block2a8.PORTBADDR7
address_b[7] => ram_block2a9.PORTBADDR7
address_b[7] => ram_block2a10.PORTBADDR7
address_b[7] => ram_block2a11.PORTBADDR7
address_b[7] => ram_block2a12.PORTBADDR7
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock0 => ram_block2a8.CLK0
clock0 => ram_block2a9.CLK0
clock0 => ram_block2a10.CLK0
clock0 => ram_block2a11.CLK0
clock0 => ram_block2a12.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clock1 => ram_block2a8.CLK1
clock1 => ram_block2a9.CLK1
clock1 => ram_block2a10.CLK1
clock1 => ram_block2a11.CLK1
clock1 => ram_block2a12.CLK1
clocken0 => ram_block2a0.ENA0
clocken0 => ram_block2a1.ENA0
clocken0 => ram_block2a2.ENA0
clocken0 => ram_block2a3.ENA0
clocken0 => ram_block2a4.ENA0
clocken0 => ram_block2a5.ENA0
clocken0 => ram_block2a6.ENA0
clocken0 => ram_block2a7.ENA0
clocken0 => ram_block2a8.ENA0
clocken0 => ram_block2a9.ENA0
clocken0 => ram_block2a10.ENA0
clocken0 => ram_block2a11.ENA0
clocken0 => ram_block2a12.ENA0
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
clocken1 => ram_block2a8.ENA1
clocken1 => ram_block2a9.ENA1
clocken1 => ram_block2a10.ENA1
clocken1 => ram_block2a11.ENA1
clocken1 => ram_block2a12.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
data_a[8] => ram_block2a8.PORTADATAIN
data_a[9] => ram_block2a9.PORTADATAIN
data_a[10] => ram_block2a10.PORTADATAIN
data_a[11] => ram_block2a11.PORTADATAIN
data_a[12] => ram_block2a12.PORTADATAIN
data_b[0] => ram_block2a0.PORTBDATAIN
data_b[1] => ram_block2a1.PORTBDATAIN
data_b[2] => ram_block2a2.PORTBDATAIN
data_b[3] => ram_block2a3.PORTBDATAIN
data_b[4] => ram_block2a4.PORTBDATAIN
data_b[5] => ram_block2a5.PORTBDATAIN
data_b[6] => ram_block2a6.PORTBDATAIN
data_b[7] => ram_block2a7.PORTBDATAIN
data_b[8] => ram_block2a8.PORTBDATAIN
data_b[9] => ram_block2a9.PORTBDATAIN
data_b[10] => ram_block2a10.PORTBDATAIN
data_b[11] => ram_block2a11.PORTBDATAIN
data_b[12] => ram_block2a12.PORTBDATAIN
q_a[0] <= ram_block2a0.PORTADATAOUT
q_a[1] <= ram_block2a1.PORTADATAOUT
q_a[2] <= ram_block2a2.PORTADATAOUT
q_a[3] <= ram_block2a3.PORTADATAOUT
q_a[4] <= ram_block2a4.PORTADATAOUT
q_a[5] <= ram_block2a5.PORTADATAOUT
q_a[6] <= ram_block2a6.PORTADATAOUT
q_a[7] <= ram_block2a7.PORTADATAOUT
q_a[8] <= ram_block2a8.PORTADATAOUT
q_a[9] <= ram_block2a9.PORTADATAOUT
q_a[10] <= ram_block2a10.PORTADATAOUT
q_a[11] <= ram_block2a11.PORTADATAOUT
q_a[12] <= ram_block2a12.PORTADATAOUT
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
q_b[8] <= ram_block2a8.PORTBDATAOUT
q_b[9] <= ram_block2a9.PORTBDATAOUT
q_b[10] <= ram_block2a10.PORTBDATAOUT
q_b[11] <= ram_block2a11.PORTBDATAOUT
q_b[12] <= ram_block2a12.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a8.PORTAWE
wren_a => ram_block2a9.PORTAWE
wren_a => ram_block2a10.PORTAWE
wren_a => ram_block2a11.PORTAWE
wren_a => ram_block2a12.PORTAWE
wren_b => ram_block2a0.PORTBRE
wren_b => ram_block2a1.PORTBRE
wren_b => ram_block2a2.PORTBRE
wren_b => ram_block2a3.PORTBRE
wren_b => ram_block2a4.PORTBRE
wren_b => ram_block2a5.PORTBRE
wren_b => ram_block2a6.PORTBRE
wren_b => ram_block2a7.PORTBRE
wren_b => ram_block2a8.PORTBRE
wren_b => ram_block2a9.PORTBRE
wren_b => ram_block2a10.PORTBRE
wren_b => ram_block2a11.PORTBRE
wren_b => ram_block2a12.PORTBRE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_8_pp
data_in[0] => data_in[0]~12.IN1
data_in[1] => data_in[1]~11.IN1
data_in[2] => data_in[2]~10.IN1
data_in[3] => data_in[3]~9.IN1
data_in[4] => data_in[4]~8.IN1
data_in[5] => data_in[5]~7.IN1
data_in[6] => data_in[6]~6.IN1
data_in[7] => data_in[7]~5.IN1
data_in[8] => data_in[8]~4.IN1
data_in[9] => data_in[9]~3.IN1
data_in[10] => data_in[10]~2.IN1
data_in[11] => data_in[11]~1.IN1
data_in[12] => data_in[12]~0.IN1
wr_en => wr_en~0.IN1
addr_in[0] => addr_in[0]~7.IN1
addr_in[1] => addr_in[1]~6.IN1
addr_in[2] => addr_in[2]~5.IN1
addr_in[3] => addr_in[3]~4.IN1
addr_in[4] => addr_in[4]~3.IN1
addr_in[5] => addr_in[5]~2.IN1
addr_in[6] => addr_in[6]~1.IN1
addr_in[7] => addr_in[7]~0.IN1
wr_addr[0] => wr_addr[0]~7.IN1
wr_addr[1] => wr_addr[1]~6.IN1
wr_addr[2] => wr_addr[2]~5.IN1
wr_addr[3] => wr_addr[3]~4.IN1
wr_addr[4] => wr_addr[4]~3.IN1
wr_addr[5] => wr_addr[5]~2.IN1
wr_addr[6] => wr_addr[6]~1.IN1
wr_addr[7] => wr_addr[7]~0.IN1
gclk_en => gclk_en~0.IN1
clk_in => clk_in~0.IN1
clk_out => clk_out~0.IN1
data_out[0] <= ram_2pt_var_cen:ram.q
data_out[1] <= ram_2pt_var_cen:ram.q
data_out[2] <= ram_2pt_var_cen:ram.q
data_out[3] <= ram_2pt_var_cen:ram.q
data_out[4] <= ram_2pt_var_cen:ram.q
data_out[5] <= ram_2pt_var_cen:ram.q
data_out[6] <= ram_2pt_var_cen:ram.q
data_out[7] <= ram_2pt_var_cen:ram.q
data_out[8] <= ram_2pt_var_cen:ram.q
data_out[9] <= ram_2pt_var_cen:ram.q
data_out[10] <= ram_2pt_var_cen:ram.q
data_out[11] <= ram_2pt_var_cen:ram.q
data_out[12] <= ram_2pt_var_cen:ram.q


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_8_pp|ram_2pt_var_cen:ram
data[0] => data[0]~12.IN1
data[1] => data[1]~11.IN1
data[2] => data[2]~10.IN1
data[3] => data[3]~9.IN1
data[4] => data[4]~8.IN1
data[5] => data[5]~7.IN1
data[6] => data[6]~6.IN1
data[7] => data[7]~5.IN1
data[8] => data[8]~4.IN1
data[9] => data[9]~3.IN1
data[10] => data[10]~2.IN1
data[11] => data[11]~1.IN1
data[12] => data[12]~0.IN1
wren => wren~0.IN1
wraddress[0] => wraddress[0]~7.IN1
wraddress[1] => wraddress[1]~6.IN1
wraddress[2] => wraddress[2]~5.IN1
wraddress[3] => wraddress[3]~4.IN1
wraddress[4] => wraddress[4]~3.IN1
wraddress[5] => wraddress[5]~2.IN1
wraddress[6] => wraddress[6]~1.IN1
wraddress[7] => wraddress[7]~0.IN1
rdaddress[0] => rdaddress[0]~7.IN1
rdaddress[1] => rdaddress[1]~6.IN1
rdaddress[2] => rdaddress[2]~5.IN1
rdaddress[3] => rdaddress[3]~4.IN1
rdaddress[4] => rdaddress[4]~3.IN1
rdaddress[5] => rdaddress[5]~2.IN1
rdaddress[6] => rdaddress[6]~1.IN1
rdaddress[7] => rdaddress[7]~0.IN1
rden => ~NO_FANOUT~
wrclock => wrclock~0.IN1
wrclocken => wrclocken~0.IN1
rdclock => rdclock~0.IN1
rdclocken => rdclocken~0.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_8_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
wren_a => altsyncram_94t1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_94t1:auto_generated.data_a[0]
data_a[1] => altsyncram_94t1:auto_generated.data_a[1]
data_a[2] => altsyncram_94t1:auto_generated.data_a[2]
data_a[3] => altsyncram_94t1:auto_generated.data_a[3]
data_a[4] => altsyncram_94t1:auto_generated.data_a[4]
data_a[5] => altsyncram_94t1:auto_generated.data_a[5]
data_a[6] => altsyncram_94t1:auto_generated.data_a[6]
data_a[7] => altsyncram_94t1:auto_generated.data_a[7]
data_a[8] => altsyncram_94t1:auto_generated.data_a[8]
data_a[9] => altsyncram_94t1:auto_generated.data_a[9]
data_a[10] => altsyncram_94t1:auto_generated.data_a[10]
data_a[11] => altsyncram_94t1:auto_generated.data_a[11]
data_a[12] => altsyncram_94t1:auto_generated.data_a[12]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
address_a[0] => altsyncram_94t1:auto_generated.address_a[0]
address_a[1] => altsyncram_94t1:auto_generated.address_a[1]
address_a[2] => altsyncram_94t1:auto_generated.address_a[2]
address_a[3] => altsyncram_94t1:auto_generated.address_a[3]
address_a[4] => altsyncram_94t1:auto_generated.address_a[4]
address_a[5] => altsyncram_94t1:auto_generated.address_a[5]
address_a[6] => altsyncram_94t1:auto_generated.address_a[6]
address_a[7] => altsyncram_94t1:auto_generated.address_a[7]
address_b[0] => altsyncram_94t1:auto_generated.address_b[0]
address_b[1] => altsyncram_94t1:auto_generated.address_b[1]
address_b[2] => altsyncram_94t1:auto_generated.address_b[2]
address_b[3] => altsyncram_94t1:auto_generated.address_b[3]
address_b[4] => altsyncram_94t1:auto_generated.address_b[4]
address_b[5] => altsyncram_94t1:auto_generated.address_b[5]
address_b[6] => altsyncram_94t1:auto_generated.address_b[6]
address_b[7] => altsyncram_94t1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_94t1:auto_generated.clock0
clock1 => altsyncram_94t1:auto_generated.clock1
clocken0 => altsyncram_94t1:auto_generated.clocken0
clocken1 => altsyncram_94t1:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_b[0] <= altsyncram_94t1:auto_generated.q_b[0]
q_b[1] <= altsyncram_94t1:auto_generated.q_b[1]
q_b[2] <= altsyncram_94t1:auto_generated.q_b[2]
q_b[3] <= altsyncram_94t1:auto_generated.q_b[3]
q_b[4] <= altsyncram_94t1:auto_generated.q_b[4]
q_b[5] <= altsyncram_94t1:auto_generated.q_b[5]
q_b[6] <= altsyncram_94t1:auto_generated.q_b[6]
q_b[7] <= altsyncram_94t1:auto_generated.q_b[7]
q_b[8] <= altsyncram_94t1:auto_generated.q_b[8]
q_b[9] <= altsyncram_94t1:auto_generated.q_b[9]
q_b[10] <= altsyncram_94t1:auto_generated.q_b[10]
q_b[11] <= altsyncram_94t1:auto_generated.q_b[11]
q_b[12] <= altsyncram_94t1:auto_generated.q_b[12]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_8_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated
address_a[0] => altsyncram_cmr1:altsyncram1.address_b[0]
address_a[1] => altsyncram_cmr1:altsyncram1.address_b[1]
address_a[2] => altsyncram_cmr1:altsyncram1.address_b[2]
address_a[3] => altsyncram_cmr1:altsyncram1.address_b[3]
address_a[4] => altsyncram_cmr1:altsyncram1.address_b[4]
address_a[5] => altsyncram_cmr1:altsyncram1.address_b[5]
address_a[6] => altsyncram_cmr1:altsyncram1.address_b[6]
address_a[7] => altsyncram_cmr1:altsyncram1.address_b[7]
address_b[0] => altsyncram_cmr1:altsyncram1.address_a[0]
address_b[1] => altsyncram_cmr1:altsyncram1.address_a[1]
address_b[2] => altsyncram_cmr1:altsyncram1.address_a[2]
address_b[3] => altsyncram_cmr1:altsyncram1.address_a[3]
address_b[4] => altsyncram_cmr1:altsyncram1.address_a[4]
address_b[5] => altsyncram_cmr1:altsyncram1.address_a[5]
address_b[6] => altsyncram_cmr1:altsyncram1.address_a[6]
address_b[7] => altsyncram_cmr1:altsyncram1.address_a[7]
clock0 => altsyncram_cmr1:altsyncram1.clock1
clock1 => altsyncram_cmr1:altsyncram1.clock0
clocken0 => altsyncram_cmr1:altsyncram1.clocken1
clocken1 => altsyncram_cmr1:altsyncram1.clocken0
data_a[0] => altsyncram_cmr1:altsyncram1.data_b[0]
data_a[1] => altsyncram_cmr1:altsyncram1.data_b[1]
data_a[2] => altsyncram_cmr1:altsyncram1.data_b[2]
data_a[3] => altsyncram_cmr1:altsyncram1.data_b[3]
data_a[4] => altsyncram_cmr1:altsyncram1.data_b[4]
data_a[5] => altsyncram_cmr1:altsyncram1.data_b[5]
data_a[6] => altsyncram_cmr1:altsyncram1.data_b[6]
data_a[7] => altsyncram_cmr1:altsyncram1.data_b[7]
data_a[8] => altsyncram_cmr1:altsyncram1.data_b[8]
data_a[9] => altsyncram_cmr1:altsyncram1.data_b[9]
data_a[10] => altsyncram_cmr1:altsyncram1.data_b[10]
data_a[11] => altsyncram_cmr1:altsyncram1.data_b[11]
data_a[12] => altsyncram_cmr1:altsyncram1.data_b[12]
q_b[0] <= altsyncram_cmr1:altsyncram1.q_a[0]
q_b[1] <= altsyncram_cmr1:altsyncram1.q_a[1]
q_b[2] <= altsyncram_cmr1:altsyncram1.q_a[2]
q_b[3] <= altsyncram_cmr1:altsyncram1.q_a[3]
q_b[4] <= altsyncram_cmr1:altsyncram1.q_a[4]
q_b[5] <= altsyncram_cmr1:altsyncram1.q_a[5]
q_b[6] <= altsyncram_cmr1:altsyncram1.q_a[6]
q_b[7] <= altsyncram_cmr1:altsyncram1.q_a[7]
q_b[8] <= altsyncram_cmr1:altsyncram1.q_a[8]
q_b[9] <= altsyncram_cmr1:altsyncram1.q_a[9]
q_b[10] <= altsyncram_cmr1:altsyncram1.q_a[10]
q_b[11] <= altsyncram_cmr1:altsyncram1.q_a[11]
q_b[12] <= altsyncram_cmr1:altsyncram1.q_a[12]
wren_a => altsyncram_cmr1:altsyncram1.wren_b


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_8_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated|altsyncram_cmr1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[0] => ram_block2a8.PORTAADDR
address_a[0] => ram_block2a9.PORTAADDR
address_a[0] => ram_block2a10.PORTAADDR
address_a[0] => ram_block2a11.PORTAADDR
address_a[0] => ram_block2a12.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[1] => ram_block2a8.PORTAADDR1
address_a[1] => ram_block2a9.PORTAADDR1
address_a[1] => ram_block2a10.PORTAADDR1
address_a[1] => ram_block2a11.PORTAADDR1
address_a[1] => ram_block2a12.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[2] => ram_block2a8.PORTAADDR2
address_a[2] => ram_block2a9.PORTAADDR2
address_a[2] => ram_block2a10.PORTAADDR2
address_a[2] => ram_block2a11.PORTAADDR2
address_a[2] => ram_block2a12.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[3] => ram_block2a8.PORTAADDR3
address_a[3] => ram_block2a9.PORTAADDR3
address_a[3] => ram_block2a10.PORTAADDR3
address_a[3] => ram_block2a11.PORTAADDR3
address_a[3] => ram_block2a12.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[4] => ram_block2a8.PORTAADDR4
address_a[4] => ram_block2a9.PORTAADDR4
address_a[4] => ram_block2a10.PORTAADDR4
address_a[4] => ram_block2a11.PORTAADDR4
address_a[4] => ram_block2a12.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[5] => ram_block2a8.PORTAADDR5
address_a[5] => ram_block2a9.PORTAADDR5
address_a[5] => ram_block2a10.PORTAADDR5
address_a[5] => ram_block2a11.PORTAADDR5
address_a[5] => ram_block2a12.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[6] => ram_block2a8.PORTAADDR6
address_a[6] => ram_block2a9.PORTAADDR6
address_a[6] => ram_block2a10.PORTAADDR6
address_a[6] => ram_block2a11.PORTAADDR6
address_a[6] => ram_block2a12.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[7] => ram_block2a8.PORTAADDR7
address_a[7] => ram_block2a9.PORTAADDR7
address_a[7] => ram_block2a10.PORTAADDR7
address_a[7] => ram_block2a11.PORTAADDR7
address_a[7] => ram_block2a12.PORTAADDR7
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[0] => ram_block2a8.PORTBADDR
address_b[0] => ram_block2a9.PORTBADDR
address_b[0] => ram_block2a10.PORTBADDR
address_b[0] => ram_block2a11.PORTBADDR
address_b[0] => ram_block2a12.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[1] => ram_block2a8.PORTBADDR1
address_b[1] => ram_block2a9.PORTBADDR1
address_b[1] => ram_block2a10.PORTBADDR1
address_b[1] => ram_block2a11.PORTBADDR1
address_b[1] => ram_block2a12.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[2] => ram_block2a8.PORTBADDR2
address_b[2] => ram_block2a9.PORTBADDR2
address_b[2] => ram_block2a10.PORTBADDR2
address_b[2] => ram_block2a11.PORTBADDR2
address_b[2] => ram_block2a12.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[3] => ram_block2a8.PORTBADDR3
address_b[3] => ram_block2a9.PORTBADDR3
address_b[3] => ram_block2a10.PORTBADDR3
address_b[3] => ram_block2a11.PORTBADDR3
address_b[3] => ram_block2a12.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[4] => ram_block2a8.PORTBADDR4
address_b[4] => ram_block2a9.PORTBADDR4
address_b[4] => ram_block2a10.PORTBADDR4
address_b[4] => ram_block2a11.PORTBADDR4
address_b[4] => ram_block2a12.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[5] => ram_block2a8.PORTBADDR5
address_b[5] => ram_block2a9.PORTBADDR5
address_b[5] => ram_block2a10.PORTBADDR5
address_b[5] => ram_block2a11.PORTBADDR5
address_b[5] => ram_block2a12.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[6] => ram_block2a8.PORTBADDR6
address_b[6] => ram_block2a9.PORTBADDR6
address_b[6] => ram_block2a10.PORTBADDR6
address_b[6] => ram_block2a11.PORTBADDR6
address_b[6] => ram_block2a12.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[7] => ram_block2a1.PORTBADDR7
address_b[7] => ram_block2a2.PORTBADDR7
address_b[7] => ram_block2a3.PORTBADDR7
address_b[7] => ram_block2a4.PORTBADDR7
address_b[7] => ram_block2a5.PORTBADDR7
address_b[7] => ram_block2a6.PORTBADDR7
address_b[7] => ram_block2a7.PORTBADDR7
address_b[7] => ram_block2a8.PORTBADDR7
address_b[7] => ram_block2a9.PORTBADDR7
address_b[7] => ram_block2a10.PORTBADDR7
address_b[7] => ram_block2a11.PORTBADDR7
address_b[7] => ram_block2a12.PORTBADDR7
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock0 => ram_block2a8.CLK0
clock0 => ram_block2a9.CLK0
clock0 => ram_block2a10.CLK0
clock0 => ram_block2a11.CLK0
clock0 => ram_block2a12.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clock1 => ram_block2a8.CLK1
clock1 => ram_block2a9.CLK1
clock1 => ram_block2a10.CLK1
clock1 => ram_block2a11.CLK1
clock1 => ram_block2a12.CLK1
clocken0 => ram_block2a0.ENA0
clocken0 => ram_block2a1.ENA0
clocken0 => ram_block2a2.ENA0
clocken0 => ram_block2a3.ENA0
clocken0 => ram_block2a4.ENA0
clocken0 => ram_block2a5.ENA0
clocken0 => ram_block2a6.ENA0
clocken0 => ram_block2a7.ENA0
clocken0 => ram_block2a8.ENA0
clocken0 => ram_block2a9.ENA0
clocken0 => ram_block2a10.ENA0
clocken0 => ram_block2a11.ENA0
clocken0 => ram_block2a12.ENA0
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
clocken1 => ram_block2a8.ENA1
clocken1 => ram_block2a9.ENA1
clocken1 => ram_block2a10.ENA1
clocken1 => ram_block2a11.ENA1
clocken1 => ram_block2a12.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
data_a[8] => ram_block2a8.PORTADATAIN
data_a[9] => ram_block2a9.PORTADATAIN
data_a[10] => ram_block2a10.PORTADATAIN
data_a[11] => ram_block2a11.PORTADATAIN
data_a[12] => ram_block2a12.PORTADATAIN
data_b[0] => ram_block2a0.PORTBDATAIN
data_b[1] => ram_block2a1.PORTBDATAIN
data_b[2] => ram_block2a2.PORTBDATAIN
data_b[3] => ram_block2a3.PORTBDATAIN
data_b[4] => ram_block2a4.PORTBDATAIN
data_b[5] => ram_block2a5.PORTBDATAIN
data_b[6] => ram_block2a6.PORTBDATAIN
data_b[7] => ram_block2a7.PORTBDATAIN
data_b[8] => ram_block2a8.PORTBDATAIN
data_b[9] => ram_block2a9.PORTBDATAIN
data_b[10] => ram_block2a10.PORTBDATAIN
data_b[11] => ram_block2a11.PORTBDATAIN
data_b[12] => ram_block2a12.PORTBDATAIN
q_a[0] <= ram_block2a0.PORTADATAOUT
q_a[1] <= ram_block2a1.PORTADATAOUT
q_a[2] <= ram_block2a2.PORTADATAOUT
q_a[3] <= ram_block2a3.PORTADATAOUT
q_a[4] <= ram_block2a4.PORTADATAOUT
q_a[5] <= ram_block2a5.PORTADATAOUT
q_a[6] <= ram_block2a6.PORTADATAOUT
q_a[7] <= ram_block2a7.PORTADATAOUT
q_a[8] <= ram_block2a8.PORTADATAOUT
q_a[9] <= ram_block2a9.PORTADATAOUT
q_a[10] <= ram_block2a10.PORTADATAOUT
q_a[11] <= ram_block2a11.PORTADATAOUT
q_a[12] <= ram_block2a12.PORTADATAOUT
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
q_b[8] <= ram_block2a8.PORTBDATAOUT
q_b[9] <= ram_block2a9.PORTBDATAOUT
q_b[10] <= ram_block2a10.PORTBDATAOUT
q_b[11] <= ram_block2a11.PORTBDATAOUT
q_b[12] <= ram_block2a12.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a8.PORTAWE
wren_a => ram_block2a9.PORTAWE
wren_a => ram_block2a10.PORTAWE
wren_a => ram_block2a11.PORTAWE
wren_a => ram_block2a12.PORTAWE
wren_b => ram_block2a0.PORTBRE
wren_b => ram_block2a1.PORTBRE
wren_b => ram_block2a2.PORTBRE
wren_b => ram_block2a3.PORTBRE
wren_b => ram_block2a4.PORTBRE
wren_b => ram_block2a5.PORTBRE
wren_b => ram_block2a6.PORTBRE
wren_b => ram_block2a7.PORTBRE
wren_b => ram_block2a8.PORTBRE
wren_b => ram_block2a9.PORTBRE
wren_b => ram_block2a10.PORTBRE
wren_b => ram_block2a11.PORTBRE
wren_b => ram_block2a12.PORTBRE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_9_pp
data_in[0] => data_in[0]~12.IN1
data_in[1] => data_in[1]~11.IN1
data_in[2] => data_in[2]~10.IN1
data_in[3] => data_in[3]~9.IN1
data_in[4] => data_in[4]~8.IN1
data_in[5] => data_in[5]~7.IN1
data_in[6] => data_in[6]~6.IN1
data_in[7] => data_in[7]~5.IN1
data_in[8] => data_in[8]~4.IN1
data_in[9] => data_in[9]~3.IN1
data_in[10] => data_in[10]~2.IN1
data_in[11] => data_in[11]~1.IN1
data_in[12] => data_in[12]~0.IN1
wr_en => wr_en~0.IN1
addr_in[0] => addr_in[0]~7.IN1
addr_in[1] => addr_in[1]~6.IN1
addr_in[2] => addr_in[2]~5.IN1
addr_in[3] => addr_in[3]~4.IN1
addr_in[4] => addr_in[4]~3.IN1
addr_in[5] => addr_in[5]~2.IN1
addr_in[6] => addr_in[6]~1.IN1
addr_in[7] => addr_in[7]~0.IN1
wr_addr[0] => wr_addr[0]~7.IN1
wr_addr[1] => wr_addr[1]~6.IN1
wr_addr[2] => wr_addr[2]~5.IN1
wr_addr[3] => wr_addr[3]~4.IN1
wr_addr[4] => wr_addr[4]~3.IN1
wr_addr[5] => wr_addr[5]~2.IN1
wr_addr[6] => wr_addr[6]~1.IN1
wr_addr[7] => wr_addr[7]~0.IN1
gclk_en => gclk_en~0.IN1
clk_in => clk_in~0.IN1
clk_out => clk_out~0.IN1
data_out[0] <= ram_2pt_var_cen:ram.q
data_out[1] <= ram_2pt_var_cen:ram.q
data_out[2] <= ram_2pt_var_cen:ram.q
data_out[3] <= ram_2pt_var_cen:ram.q
data_out[4] <= ram_2pt_var_cen:ram.q
data_out[5] <= ram_2pt_var_cen:ram.q
data_out[6] <= ram_2pt_var_cen:ram.q
data_out[7] <= ram_2pt_var_cen:ram.q
data_out[8] <= ram_2pt_var_cen:ram.q
data_out[9] <= ram_2pt_var_cen:ram.q
data_out[10] <= ram_2pt_var_cen:ram.q
data_out[11] <= ram_2pt_var_cen:ram.q
data_out[12] <= ram_2pt_var_cen:ram.q


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_9_pp|ram_2pt_var_cen:ram
data[0] => data[0]~12.IN1
data[1] => data[1]~11.IN1
data[2] => data[2]~10.IN1
data[3] => data[3]~9.IN1
data[4] => data[4]~8.IN1
data[5] => data[5]~7.IN1
data[6] => data[6]~6.IN1
data[7] => data[7]~5.IN1
data[8] => data[8]~4.IN1
data[9] => data[9]~3.IN1
data[10] => data[10]~2.IN1
data[11] => data[11]~1.IN1
data[12] => data[12]~0.IN1
wren => wren~0.IN1
wraddress[0] => wraddress[0]~7.IN1
wraddress[1] => wraddress[1]~6.IN1
wraddress[2] => wraddress[2]~5.IN1
wraddress[3] => wraddress[3]~4.IN1
wraddress[4] => wraddress[4]~3.IN1
wraddress[5] => wraddress[5]~2.IN1
wraddress[6] => wraddress[6]~1.IN1
wraddress[7] => wraddress[7]~0.IN1
rdaddress[0] => rdaddress[0]~7.IN1
rdaddress[1] => rdaddress[1]~6.IN1
rdaddress[2] => rdaddress[2]~5.IN1
rdaddress[3] => rdaddress[3]~4.IN1
rdaddress[4] => rdaddress[4]~3.IN1
rdaddress[5] => rdaddress[5]~2.IN1
rdaddress[6] => rdaddress[6]~1.IN1
rdaddress[7] => rdaddress[7]~0.IN1
rden => ~NO_FANOUT~
wrclock => wrclock~0.IN1
wrclocken => wrclocken~0.IN1
rdclock => rdclock~0.IN1
rdclocken => rdclocken~0.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_9_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
wren_a => altsyncram_94t1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_94t1:auto_generated.data_a[0]
data_a[1] => altsyncram_94t1:auto_generated.data_a[1]
data_a[2] => altsyncram_94t1:auto_generated.data_a[2]
data_a[3] => altsyncram_94t1:auto_generated.data_a[3]
data_a[4] => altsyncram_94t1:auto_generated.data_a[4]
data_a[5] => altsyncram_94t1:auto_generated.data_a[5]
data_a[6] => altsyncram_94t1:auto_generated.data_a[6]
data_a[7] => altsyncram_94t1:auto_generated.data_a[7]
data_a[8] => altsyncram_94t1:auto_generated.data_a[8]
data_a[9] => altsyncram_94t1:auto_generated.data_a[9]
data_a[10] => altsyncram_94t1:auto_generated.data_a[10]
data_a[11] => altsyncram_94t1:auto_generated.data_a[11]
data_a[12] => altsyncram_94t1:auto_generated.data_a[12]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
address_a[0] => altsyncram_94t1:auto_generated.address_a[0]
address_a[1] => altsyncram_94t1:auto_generated.address_a[1]
address_a[2] => altsyncram_94t1:auto_generated.address_a[2]
address_a[3] => altsyncram_94t1:auto_generated.address_a[3]
address_a[4] => altsyncram_94t1:auto_generated.address_a[4]
address_a[5] => altsyncram_94t1:auto_generated.address_a[5]
address_a[6] => altsyncram_94t1:auto_generated.address_a[6]
address_a[7] => altsyncram_94t1:auto_generated.address_a[7]
address_b[0] => altsyncram_94t1:auto_generated.address_b[0]
address_b[1] => altsyncram_94t1:auto_generated.address_b[1]
address_b[2] => altsyncram_94t1:auto_generated.address_b[2]
address_b[3] => altsyncram_94t1:auto_generated.address_b[3]
address_b[4] => altsyncram_94t1:auto_generated.address_b[4]
address_b[5] => altsyncram_94t1:auto_generated.address_b[5]
address_b[6] => altsyncram_94t1:auto_generated.address_b[6]
address_b[7] => altsyncram_94t1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_94t1:auto_generated.clock0
clock1 => altsyncram_94t1:auto_generated.clock1
clocken0 => altsyncram_94t1:auto_generated.clocken0
clocken1 => altsyncram_94t1:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_b[0] <= altsyncram_94t1:auto_generated.q_b[0]
q_b[1] <= altsyncram_94t1:auto_generated.q_b[1]
q_b[2] <= altsyncram_94t1:auto_generated.q_b[2]
q_b[3] <= altsyncram_94t1:auto_generated.q_b[3]
q_b[4] <= altsyncram_94t1:auto_generated.q_b[4]
q_b[5] <= altsyncram_94t1:auto_generated.q_b[5]
q_b[6] <= altsyncram_94t1:auto_generated.q_b[6]
q_b[7] <= altsyncram_94t1:auto_generated.q_b[7]
q_b[8] <= altsyncram_94t1:auto_generated.q_b[8]
q_b[9] <= altsyncram_94t1:auto_generated.q_b[9]
q_b[10] <= altsyncram_94t1:auto_generated.q_b[10]
q_b[11] <= altsyncram_94t1:auto_generated.q_b[11]
q_b[12] <= altsyncram_94t1:auto_generated.q_b[12]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_9_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated
address_a[0] => altsyncram_cmr1:altsyncram1.address_b[0]
address_a[1] => altsyncram_cmr1:altsyncram1.address_b[1]
address_a[2] => altsyncram_cmr1:altsyncram1.address_b[2]
address_a[3] => altsyncram_cmr1:altsyncram1.address_b[3]
address_a[4] => altsyncram_cmr1:altsyncram1.address_b[4]
address_a[5] => altsyncram_cmr1:altsyncram1.address_b[5]
address_a[6] => altsyncram_cmr1:altsyncram1.address_b[6]
address_a[7] => altsyncram_cmr1:altsyncram1.address_b[7]
address_b[0] => altsyncram_cmr1:altsyncram1.address_a[0]
address_b[1] => altsyncram_cmr1:altsyncram1.address_a[1]
address_b[2] => altsyncram_cmr1:altsyncram1.address_a[2]
address_b[3] => altsyncram_cmr1:altsyncram1.address_a[3]
address_b[4] => altsyncram_cmr1:altsyncram1.address_a[4]
address_b[5] => altsyncram_cmr1:altsyncram1.address_a[5]
address_b[6] => altsyncram_cmr1:altsyncram1.address_a[6]
address_b[7] => altsyncram_cmr1:altsyncram1.address_a[7]
clock0 => altsyncram_cmr1:altsyncram1.clock1
clock1 => altsyncram_cmr1:altsyncram1.clock0
clocken0 => altsyncram_cmr1:altsyncram1.clocken1
clocken1 => altsyncram_cmr1:altsyncram1.clocken0
data_a[0] => altsyncram_cmr1:altsyncram1.data_b[0]
data_a[1] => altsyncram_cmr1:altsyncram1.data_b[1]
data_a[2] => altsyncram_cmr1:altsyncram1.data_b[2]
data_a[3] => altsyncram_cmr1:altsyncram1.data_b[3]
data_a[4] => altsyncram_cmr1:altsyncram1.data_b[4]
data_a[5] => altsyncram_cmr1:altsyncram1.data_b[5]
data_a[6] => altsyncram_cmr1:altsyncram1.data_b[6]
data_a[7] => altsyncram_cmr1:altsyncram1.data_b[7]
data_a[8] => altsyncram_cmr1:altsyncram1.data_b[8]
data_a[9] => altsyncram_cmr1:altsyncram1.data_b[9]
data_a[10] => altsyncram_cmr1:altsyncram1.data_b[10]
data_a[11] => altsyncram_cmr1:altsyncram1.data_b[11]
data_a[12] => altsyncram_cmr1:altsyncram1.data_b[12]
q_b[0] <= altsyncram_cmr1:altsyncram1.q_a[0]
q_b[1] <= altsyncram_cmr1:altsyncram1.q_a[1]
q_b[2] <= altsyncram_cmr1:altsyncram1.q_a[2]
q_b[3] <= altsyncram_cmr1:altsyncram1.q_a[3]
q_b[4] <= altsyncram_cmr1:altsyncram1.q_a[4]
q_b[5] <= altsyncram_cmr1:altsyncram1.q_a[5]
q_b[6] <= altsyncram_cmr1:altsyncram1.q_a[6]
q_b[7] <= altsyncram_cmr1:altsyncram1.q_a[7]
q_b[8] <= altsyncram_cmr1:altsyncram1.q_a[8]
q_b[9] <= altsyncram_cmr1:altsyncram1.q_a[9]
q_b[10] <= altsyncram_cmr1:altsyncram1.q_a[10]
q_b[11] <= altsyncram_cmr1:altsyncram1.q_a[11]
q_b[12] <= altsyncram_cmr1:altsyncram1.q_a[12]
wren_a => altsyncram_cmr1:altsyncram1.wren_b


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_9_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated|altsyncram_cmr1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[0] => ram_block2a8.PORTAADDR
address_a[0] => ram_block2a9.PORTAADDR
address_a[0] => ram_block2a10.PORTAADDR
address_a[0] => ram_block2a11.PORTAADDR
address_a[0] => ram_block2a12.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[1] => ram_block2a8.PORTAADDR1
address_a[1] => ram_block2a9.PORTAADDR1
address_a[1] => ram_block2a10.PORTAADDR1
address_a[1] => ram_block2a11.PORTAADDR1
address_a[1] => ram_block2a12.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[2] => ram_block2a8.PORTAADDR2
address_a[2] => ram_block2a9.PORTAADDR2
address_a[2] => ram_block2a10.PORTAADDR2
address_a[2] => ram_block2a11.PORTAADDR2
address_a[2] => ram_block2a12.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[3] => ram_block2a8.PORTAADDR3
address_a[3] => ram_block2a9.PORTAADDR3
address_a[3] => ram_block2a10.PORTAADDR3
address_a[3] => ram_block2a11.PORTAADDR3
address_a[3] => ram_block2a12.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[4] => ram_block2a8.PORTAADDR4
address_a[4] => ram_block2a9.PORTAADDR4
address_a[4] => ram_block2a10.PORTAADDR4
address_a[4] => ram_block2a11.PORTAADDR4
address_a[4] => ram_block2a12.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[5] => ram_block2a8.PORTAADDR5
address_a[5] => ram_block2a9.PORTAADDR5
address_a[5] => ram_block2a10.PORTAADDR5
address_a[5] => ram_block2a11.PORTAADDR5
address_a[5] => ram_block2a12.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[6] => ram_block2a8.PORTAADDR6
address_a[6] => ram_block2a9.PORTAADDR6
address_a[6] => ram_block2a10.PORTAADDR6
address_a[6] => ram_block2a11.PORTAADDR6
address_a[6] => ram_block2a12.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[7] => ram_block2a8.PORTAADDR7
address_a[7] => ram_block2a9.PORTAADDR7
address_a[7] => ram_block2a10.PORTAADDR7
address_a[7] => ram_block2a11.PORTAADDR7
address_a[7] => ram_block2a12.PORTAADDR7
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[0] => ram_block2a8.PORTBADDR
address_b[0] => ram_block2a9.PORTBADDR
address_b[0] => ram_block2a10.PORTBADDR
address_b[0] => ram_block2a11.PORTBADDR
address_b[0] => ram_block2a12.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[1] => ram_block2a8.PORTBADDR1
address_b[1] => ram_block2a9.PORTBADDR1
address_b[1] => ram_block2a10.PORTBADDR1
address_b[1] => ram_block2a11.PORTBADDR1
address_b[1] => ram_block2a12.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[2] => ram_block2a8.PORTBADDR2
address_b[2] => ram_block2a9.PORTBADDR2
address_b[2] => ram_block2a10.PORTBADDR2
address_b[2] => ram_block2a11.PORTBADDR2
address_b[2] => ram_block2a12.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[3] => ram_block2a8.PORTBADDR3
address_b[3] => ram_block2a9.PORTBADDR3
address_b[3] => ram_block2a10.PORTBADDR3
address_b[3] => ram_block2a11.PORTBADDR3
address_b[3] => ram_block2a12.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[4] => ram_block2a8.PORTBADDR4
address_b[4] => ram_block2a9.PORTBADDR4
address_b[4] => ram_block2a10.PORTBADDR4
address_b[4] => ram_block2a11.PORTBADDR4
address_b[4] => ram_block2a12.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[5] => ram_block2a8.PORTBADDR5
address_b[5] => ram_block2a9.PORTBADDR5
address_b[5] => ram_block2a10.PORTBADDR5
address_b[5] => ram_block2a11.PORTBADDR5
address_b[5] => ram_block2a12.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[6] => ram_block2a8.PORTBADDR6
address_b[6] => ram_block2a9.PORTBADDR6
address_b[6] => ram_block2a10.PORTBADDR6
address_b[6] => ram_block2a11.PORTBADDR6
address_b[6] => ram_block2a12.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[7] => ram_block2a1.PORTBADDR7
address_b[7] => ram_block2a2.PORTBADDR7
address_b[7] => ram_block2a3.PORTBADDR7
address_b[7] => ram_block2a4.PORTBADDR7
address_b[7] => ram_block2a5.PORTBADDR7
address_b[7] => ram_block2a6.PORTBADDR7
address_b[7] => ram_block2a7.PORTBADDR7
address_b[7] => ram_block2a8.PORTBADDR7
address_b[7] => ram_block2a9.PORTBADDR7
address_b[7] => ram_block2a10.PORTBADDR7
address_b[7] => ram_block2a11.PORTBADDR7
address_b[7] => ram_block2a12.PORTBADDR7
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock0 => ram_block2a8.CLK0
clock0 => ram_block2a9.CLK0
clock0 => ram_block2a10.CLK0
clock0 => ram_block2a11.CLK0
clock0 => ram_block2a12.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clock1 => ram_block2a8.CLK1
clock1 => ram_block2a9.CLK1
clock1 => ram_block2a10.CLK1
clock1 => ram_block2a11.CLK1
clock1 => ram_block2a12.CLK1
clocken0 => ram_block2a0.ENA0
clocken0 => ram_block2a1.ENA0
clocken0 => ram_block2a2.ENA0
clocken0 => ram_block2a3.ENA0
clocken0 => ram_block2a4.ENA0
clocken0 => ram_block2a5.ENA0
clocken0 => ram_block2a6.ENA0
clocken0 => ram_block2a7.ENA0
clocken0 => ram_block2a8.ENA0
clocken0 => ram_block2a9.ENA0
clocken0 => ram_block2a10.ENA0
clocken0 => ram_block2a11.ENA0
clocken0 => ram_block2a12.ENA0
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
clocken1 => ram_block2a8.ENA1
clocken1 => ram_block2a9.ENA1
clocken1 => ram_block2a10.ENA1
clocken1 => ram_block2a11.ENA1
clocken1 => ram_block2a12.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
data_a[8] => ram_block2a8.PORTADATAIN
data_a[9] => ram_block2a9.PORTADATAIN
data_a[10] => ram_block2a10.PORTADATAIN
data_a[11] => ram_block2a11.PORTADATAIN
data_a[12] => ram_block2a12.PORTADATAIN
data_b[0] => ram_block2a0.PORTBDATAIN
data_b[1] => ram_block2a1.PORTBDATAIN
data_b[2] => ram_block2a2.PORTBDATAIN
data_b[3] => ram_block2a3.PORTBDATAIN
data_b[4] => ram_block2a4.PORTBDATAIN
data_b[5] => ram_block2a5.PORTBDATAIN
data_b[6] => ram_block2a6.PORTBDATAIN
data_b[7] => ram_block2a7.PORTBDATAIN
data_b[8] => ram_block2a8.PORTBDATAIN
data_b[9] => ram_block2a9.PORTBDATAIN
data_b[10] => ram_block2a10.PORTBDATAIN
data_b[11] => ram_block2a11.PORTBDATAIN
data_b[12] => ram_block2a12.PORTBDATAIN
q_a[0] <= ram_block2a0.PORTADATAOUT
q_a[1] <= ram_block2a1.PORTADATAOUT
q_a[2] <= ram_block2a2.PORTADATAOUT
q_a[3] <= ram_block2a3.PORTADATAOUT
q_a[4] <= ram_block2a4.PORTADATAOUT
q_a[5] <= ram_block2a5.PORTADATAOUT
q_a[6] <= ram_block2a6.PORTADATAOUT
q_a[7] <= ram_block2a7.PORTADATAOUT
q_a[8] <= ram_block2a8.PORTADATAOUT
q_a[9] <= ram_block2a9.PORTADATAOUT
q_a[10] <= ram_block2a10.PORTADATAOUT
q_a[11] <= ram_block2a11.PORTADATAOUT
q_a[12] <= ram_block2a12.PORTADATAOUT
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
q_b[8] <= ram_block2a8.PORTBDATAOUT
q_b[9] <= ram_block2a9.PORTBDATAOUT
q_b[10] <= ram_block2a10.PORTBDATAOUT
q_b[11] <= ram_block2a11.PORTBDATAOUT
q_b[12] <= ram_block2a12.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a8.PORTAWE
wren_a => ram_block2a9.PORTAWE
wren_a => ram_block2a10.PORTAWE
wren_a => ram_block2a11.PORTAWE
wren_a => ram_block2a12.PORTAWE
wren_b => ram_block2a0.PORTBRE
wren_b => ram_block2a1.PORTBRE
wren_b => ram_block2a2.PORTBRE
wren_b => ram_block2a3.PORTBRE
wren_b => ram_block2a4.PORTBRE
wren_b => ram_block2a5.PORTBRE
wren_b => ram_block2a6.PORTBRE
wren_b => ram_block2a7.PORTBRE
wren_b => ram_block2a8.PORTBRE
wren_b => ram_block2a9.PORTBRE
wren_b => ram_block2a10.PORTBRE
wren_b => ram_block2a11.PORTBRE
wren_b => ram_block2a12.PORTBRE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_10_pp
data_in[0] => data_in[0]~12.IN1
data_in[1] => data_in[1]~11.IN1
data_in[2] => data_in[2]~10.IN1
data_in[3] => data_in[3]~9.IN1
data_in[4] => data_in[4]~8.IN1
data_in[5] => data_in[5]~7.IN1
data_in[6] => data_in[6]~6.IN1
data_in[7] => data_in[7]~5.IN1
data_in[8] => data_in[8]~4.IN1
data_in[9] => data_in[9]~3.IN1
data_in[10] => data_in[10]~2.IN1
data_in[11] => data_in[11]~1.IN1
data_in[12] => data_in[12]~0.IN1
wr_en => wr_en~0.IN1
addr_in[0] => addr_in[0]~7.IN1
addr_in[1] => addr_in[1]~6.IN1
addr_in[2] => addr_in[2]~5.IN1
addr_in[3] => addr_in[3]~4.IN1
addr_in[4] => addr_in[4]~3.IN1
addr_in[5] => addr_in[5]~2.IN1
addr_in[6] => addr_in[6]~1.IN1
addr_in[7] => addr_in[7]~0.IN1
wr_addr[0] => wr_addr[0]~7.IN1
wr_addr[1] => wr_addr[1]~6.IN1
wr_addr[2] => wr_addr[2]~5.IN1
wr_addr[3] => wr_addr[3]~4.IN1
wr_addr[4] => wr_addr[4]~3.IN1
wr_addr[5] => wr_addr[5]~2.IN1
wr_addr[6] => wr_addr[6]~1.IN1
wr_addr[7] => wr_addr[7]~0.IN1
gclk_en => gclk_en~0.IN1
clk_in => clk_in~0.IN1
clk_out => clk_out~0.IN1
data_out[0] <= ram_2pt_var_cen:ram.q
data_out[1] <= ram_2pt_var_cen:ram.q
data_out[2] <= ram_2pt_var_cen:ram.q
data_out[3] <= ram_2pt_var_cen:ram.q
data_out[4] <= ram_2pt_var_cen:ram.q
data_out[5] <= ram_2pt_var_cen:ram.q
data_out[6] <= ram_2pt_var_cen:ram.q
data_out[7] <= ram_2pt_var_cen:ram.q
data_out[8] <= ram_2pt_var_cen:ram.q
data_out[9] <= ram_2pt_var_cen:ram.q
data_out[10] <= ram_2pt_var_cen:ram.q
data_out[11] <= ram_2pt_var_cen:ram.q
data_out[12] <= ram_2pt_var_cen:ram.q


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_10_pp|ram_2pt_var_cen:ram
data[0] => data[0]~12.IN1
data[1] => data[1]~11.IN1
data[2] => data[2]~10.IN1
data[3] => data[3]~9.IN1
data[4] => data[4]~8.IN1
data[5] => data[5]~7.IN1
data[6] => data[6]~6.IN1
data[7] => data[7]~5.IN1
data[8] => data[8]~4.IN1
data[9] => data[9]~3.IN1
data[10] => data[10]~2.IN1
data[11] => data[11]~1.IN1
data[12] => data[12]~0.IN1
wren => wren~0.IN1
wraddress[0] => wraddress[0]~7.IN1
wraddress[1] => wraddress[1]~6.IN1
wraddress[2] => wraddress[2]~5.IN1
wraddress[3] => wraddress[3]~4.IN1
wraddress[4] => wraddress[4]~3.IN1
wraddress[5] => wraddress[5]~2.IN1
wraddress[6] => wraddress[6]~1.IN1
wraddress[7] => wraddress[7]~0.IN1
rdaddress[0] => rdaddress[0]~7.IN1
rdaddress[1] => rdaddress[1]~6.IN1
rdaddress[2] => rdaddress[2]~5.IN1
rdaddress[3] => rdaddress[3]~4.IN1
rdaddress[4] => rdaddress[4]~3.IN1
rdaddress[5] => rdaddress[5]~2.IN1
rdaddress[6] => rdaddress[6]~1.IN1
rdaddress[7] => rdaddress[7]~0.IN1
rden => ~NO_FANOUT~
wrclock => wrclock~0.IN1
wrclocken => wrclocken~0.IN1
rdclock => rdclock~0.IN1
rdclocken => rdclocken~0.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_10_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
wren_a => altsyncram_94t1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_94t1:auto_generated.data_a[0]
data_a[1] => altsyncram_94t1:auto_generated.data_a[1]
data_a[2] => altsyncram_94t1:auto_generated.data_a[2]
data_a[3] => altsyncram_94t1:auto_generated.data_a[3]
data_a[4] => altsyncram_94t1:auto_generated.data_a[4]
data_a[5] => altsyncram_94t1:auto_generated.data_a[5]
data_a[6] => altsyncram_94t1:auto_generated.data_a[6]
data_a[7] => altsyncram_94t1:auto_generated.data_a[7]
data_a[8] => altsyncram_94t1:auto_generated.data_a[8]
data_a[9] => altsyncram_94t1:auto_generated.data_a[9]
data_a[10] => altsyncram_94t1:auto_generated.data_a[10]
data_a[11] => altsyncram_94t1:auto_generated.data_a[11]
data_a[12] => altsyncram_94t1:auto_generated.data_a[12]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
address_a[0] => altsyncram_94t1:auto_generated.address_a[0]
address_a[1] => altsyncram_94t1:auto_generated.address_a[1]
address_a[2] => altsyncram_94t1:auto_generated.address_a[2]
address_a[3] => altsyncram_94t1:auto_generated.address_a[3]
address_a[4] => altsyncram_94t1:auto_generated.address_a[4]
address_a[5] => altsyncram_94t1:auto_generated.address_a[5]
address_a[6] => altsyncram_94t1:auto_generated.address_a[6]
address_a[7] => altsyncram_94t1:auto_generated.address_a[7]
address_b[0] => altsyncram_94t1:auto_generated.address_b[0]
address_b[1] => altsyncram_94t1:auto_generated.address_b[1]
address_b[2] => altsyncram_94t1:auto_generated.address_b[2]
address_b[3] => altsyncram_94t1:auto_generated.address_b[3]
address_b[4] => altsyncram_94t1:auto_generated.address_b[4]
address_b[5] => altsyncram_94t1:auto_generated.address_b[5]
address_b[6] => altsyncram_94t1:auto_generated.address_b[6]
address_b[7] => altsyncram_94t1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_94t1:auto_generated.clock0
clock1 => altsyncram_94t1:auto_generated.clock1
clocken0 => altsyncram_94t1:auto_generated.clocken0
clocken1 => altsyncram_94t1:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_b[0] <= altsyncram_94t1:auto_generated.q_b[0]
q_b[1] <= altsyncram_94t1:auto_generated.q_b[1]
q_b[2] <= altsyncram_94t1:auto_generated.q_b[2]
q_b[3] <= altsyncram_94t1:auto_generated.q_b[3]
q_b[4] <= altsyncram_94t1:auto_generated.q_b[4]
q_b[5] <= altsyncram_94t1:auto_generated.q_b[5]
q_b[6] <= altsyncram_94t1:auto_generated.q_b[6]
q_b[7] <= altsyncram_94t1:auto_generated.q_b[7]
q_b[8] <= altsyncram_94t1:auto_generated.q_b[8]
q_b[9] <= altsyncram_94t1:auto_generated.q_b[9]
q_b[10] <= altsyncram_94t1:auto_generated.q_b[10]
q_b[11] <= altsyncram_94t1:auto_generated.q_b[11]
q_b[12] <= altsyncram_94t1:auto_generated.q_b[12]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_10_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated
address_a[0] => altsyncram_cmr1:altsyncram1.address_b[0]
address_a[1] => altsyncram_cmr1:altsyncram1.address_b[1]
address_a[2] => altsyncram_cmr1:altsyncram1.address_b[2]
address_a[3] => altsyncram_cmr1:altsyncram1.address_b[3]
address_a[4] => altsyncram_cmr1:altsyncram1.address_b[4]
address_a[5] => altsyncram_cmr1:altsyncram1.address_b[5]
address_a[6] => altsyncram_cmr1:altsyncram1.address_b[6]
address_a[7] => altsyncram_cmr1:altsyncram1.address_b[7]
address_b[0] => altsyncram_cmr1:altsyncram1.address_a[0]
address_b[1] => altsyncram_cmr1:altsyncram1.address_a[1]
address_b[2] => altsyncram_cmr1:altsyncram1.address_a[2]
address_b[3] => altsyncram_cmr1:altsyncram1.address_a[3]
address_b[4] => altsyncram_cmr1:altsyncram1.address_a[4]
address_b[5] => altsyncram_cmr1:altsyncram1.address_a[5]
address_b[6] => altsyncram_cmr1:altsyncram1.address_a[6]
address_b[7] => altsyncram_cmr1:altsyncram1.address_a[7]
clock0 => altsyncram_cmr1:altsyncram1.clock1
clock1 => altsyncram_cmr1:altsyncram1.clock0
clocken0 => altsyncram_cmr1:altsyncram1.clocken1
clocken1 => altsyncram_cmr1:altsyncram1.clocken0
data_a[0] => altsyncram_cmr1:altsyncram1.data_b[0]
data_a[1] => altsyncram_cmr1:altsyncram1.data_b[1]
data_a[2] => altsyncram_cmr1:altsyncram1.data_b[2]
data_a[3] => altsyncram_cmr1:altsyncram1.data_b[3]
data_a[4] => altsyncram_cmr1:altsyncram1.data_b[4]
data_a[5] => altsyncram_cmr1:altsyncram1.data_b[5]
data_a[6] => altsyncram_cmr1:altsyncram1.data_b[6]
data_a[7] => altsyncram_cmr1:altsyncram1.data_b[7]
data_a[8] => altsyncram_cmr1:altsyncram1.data_b[8]
data_a[9] => altsyncram_cmr1:altsyncram1.data_b[9]
data_a[10] => altsyncram_cmr1:altsyncram1.data_b[10]
data_a[11] => altsyncram_cmr1:altsyncram1.data_b[11]
data_a[12] => altsyncram_cmr1:altsyncram1.data_b[12]
q_b[0] <= altsyncram_cmr1:altsyncram1.q_a[0]
q_b[1] <= altsyncram_cmr1:altsyncram1.q_a[1]
q_b[2] <= altsyncram_cmr1:altsyncram1.q_a[2]
q_b[3] <= altsyncram_cmr1:altsyncram1.q_a[3]
q_b[4] <= altsyncram_cmr1:altsyncram1.q_a[4]
q_b[5] <= altsyncram_cmr1:altsyncram1.q_a[5]
q_b[6] <= altsyncram_cmr1:altsyncram1.q_a[6]
q_b[7] <= altsyncram_cmr1:altsyncram1.q_a[7]
q_b[8] <= altsyncram_cmr1:altsyncram1.q_a[8]
q_b[9] <= altsyncram_cmr1:altsyncram1.q_a[9]
q_b[10] <= altsyncram_cmr1:altsyncram1.q_a[10]
q_b[11] <= altsyncram_cmr1:altsyncram1.q_a[11]
q_b[12] <= altsyncram_cmr1:altsyncram1.q_a[12]
wren_a => altsyncram_cmr1:altsyncram1.wren_b


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_10_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated|altsyncram_cmr1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[0] => ram_block2a8.PORTAADDR
address_a[0] => ram_block2a9.PORTAADDR
address_a[0] => ram_block2a10.PORTAADDR
address_a[0] => ram_block2a11.PORTAADDR
address_a[0] => ram_block2a12.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[1] => ram_block2a8.PORTAADDR1
address_a[1] => ram_block2a9.PORTAADDR1
address_a[1] => ram_block2a10.PORTAADDR1
address_a[1] => ram_block2a11.PORTAADDR1
address_a[1] => ram_block2a12.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[2] => ram_block2a8.PORTAADDR2
address_a[2] => ram_block2a9.PORTAADDR2
address_a[2] => ram_block2a10.PORTAADDR2
address_a[2] => ram_block2a11.PORTAADDR2
address_a[2] => ram_block2a12.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[3] => ram_block2a8.PORTAADDR3
address_a[3] => ram_block2a9.PORTAADDR3
address_a[3] => ram_block2a10.PORTAADDR3
address_a[3] => ram_block2a11.PORTAADDR3
address_a[3] => ram_block2a12.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[4] => ram_block2a8.PORTAADDR4
address_a[4] => ram_block2a9.PORTAADDR4
address_a[4] => ram_block2a10.PORTAADDR4
address_a[4] => ram_block2a11.PORTAADDR4
address_a[4] => ram_block2a12.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[5] => ram_block2a8.PORTAADDR5
address_a[5] => ram_block2a9.PORTAADDR5
address_a[5] => ram_block2a10.PORTAADDR5
address_a[5] => ram_block2a11.PORTAADDR5
address_a[5] => ram_block2a12.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[6] => ram_block2a8.PORTAADDR6
address_a[6] => ram_block2a9.PORTAADDR6
address_a[6] => ram_block2a10.PORTAADDR6
address_a[6] => ram_block2a11.PORTAADDR6
address_a[6] => ram_block2a12.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[7] => ram_block2a8.PORTAADDR7
address_a[7] => ram_block2a9.PORTAADDR7
address_a[7] => ram_block2a10.PORTAADDR7
address_a[7] => ram_block2a11.PORTAADDR7
address_a[7] => ram_block2a12.PORTAADDR7
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[0] => ram_block2a8.PORTBADDR
address_b[0] => ram_block2a9.PORTBADDR
address_b[0] => ram_block2a10.PORTBADDR
address_b[0] => ram_block2a11.PORTBADDR
address_b[0] => ram_block2a12.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[1] => ram_block2a8.PORTBADDR1
address_b[1] => ram_block2a9.PORTBADDR1
address_b[1] => ram_block2a10.PORTBADDR1
address_b[1] => ram_block2a11.PORTBADDR1
address_b[1] => ram_block2a12.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[2] => ram_block2a8.PORTBADDR2
address_b[2] => ram_block2a9.PORTBADDR2
address_b[2] => ram_block2a10.PORTBADDR2
address_b[2] => ram_block2a11.PORTBADDR2
address_b[2] => ram_block2a12.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[3] => ram_block2a8.PORTBADDR3
address_b[3] => ram_block2a9.PORTBADDR3
address_b[3] => ram_block2a10.PORTBADDR3
address_b[3] => ram_block2a11.PORTBADDR3
address_b[3] => ram_block2a12.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[4] => ram_block2a8.PORTBADDR4
address_b[4] => ram_block2a9.PORTBADDR4
address_b[4] => ram_block2a10.PORTBADDR4
address_b[4] => ram_block2a11.PORTBADDR4
address_b[4] => ram_block2a12.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[5] => ram_block2a8.PORTBADDR5
address_b[5] => ram_block2a9.PORTBADDR5
address_b[5] => ram_block2a10.PORTBADDR5
address_b[5] => ram_block2a11.PORTBADDR5
address_b[5] => ram_block2a12.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[6] => ram_block2a8.PORTBADDR6
address_b[6] => ram_block2a9.PORTBADDR6
address_b[6] => ram_block2a10.PORTBADDR6
address_b[6] => ram_block2a11.PORTBADDR6
address_b[6] => ram_block2a12.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[7] => ram_block2a1.PORTBADDR7
address_b[7] => ram_block2a2.PORTBADDR7
address_b[7] => ram_block2a3.PORTBADDR7
address_b[7] => ram_block2a4.PORTBADDR7
address_b[7] => ram_block2a5.PORTBADDR7
address_b[7] => ram_block2a6.PORTBADDR7
address_b[7] => ram_block2a7.PORTBADDR7
address_b[7] => ram_block2a8.PORTBADDR7
address_b[7] => ram_block2a9.PORTBADDR7
address_b[7] => ram_block2a10.PORTBADDR7
address_b[7] => ram_block2a11.PORTBADDR7
address_b[7] => ram_block2a12.PORTBADDR7
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock0 => ram_block2a8.CLK0
clock0 => ram_block2a9.CLK0
clock0 => ram_block2a10.CLK0
clock0 => ram_block2a11.CLK0
clock0 => ram_block2a12.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clock1 => ram_block2a8.CLK1
clock1 => ram_block2a9.CLK1
clock1 => ram_block2a10.CLK1
clock1 => ram_block2a11.CLK1
clock1 => ram_block2a12.CLK1
clocken0 => ram_block2a0.ENA0
clocken0 => ram_block2a1.ENA0
clocken0 => ram_block2a2.ENA0
clocken0 => ram_block2a3.ENA0
clocken0 => ram_block2a4.ENA0
clocken0 => ram_block2a5.ENA0
clocken0 => ram_block2a6.ENA0
clocken0 => ram_block2a7.ENA0
clocken0 => ram_block2a8.ENA0
clocken0 => ram_block2a9.ENA0
clocken0 => ram_block2a10.ENA0
clocken0 => ram_block2a11.ENA0
clocken0 => ram_block2a12.ENA0
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
clocken1 => ram_block2a8.ENA1
clocken1 => ram_block2a9.ENA1
clocken1 => ram_block2a10.ENA1
clocken1 => ram_block2a11.ENA1
clocken1 => ram_block2a12.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
data_a[8] => ram_block2a8.PORTADATAIN
data_a[9] => ram_block2a9.PORTADATAIN
data_a[10] => ram_block2a10.PORTADATAIN
data_a[11] => ram_block2a11.PORTADATAIN
data_a[12] => ram_block2a12.PORTADATAIN
data_b[0] => ram_block2a0.PORTBDATAIN
data_b[1] => ram_block2a1.PORTBDATAIN
data_b[2] => ram_block2a2.PORTBDATAIN
data_b[3] => ram_block2a3.PORTBDATAIN
data_b[4] => ram_block2a4.PORTBDATAIN
data_b[5] => ram_block2a5.PORTBDATAIN
data_b[6] => ram_block2a6.PORTBDATAIN
data_b[7] => ram_block2a7.PORTBDATAIN
data_b[8] => ram_block2a8.PORTBDATAIN
data_b[9] => ram_block2a9.PORTBDATAIN
data_b[10] => ram_block2a10.PORTBDATAIN
data_b[11] => ram_block2a11.PORTBDATAIN
data_b[12] => ram_block2a12.PORTBDATAIN
q_a[0] <= ram_block2a0.PORTADATAOUT
q_a[1] <= ram_block2a1.PORTADATAOUT
q_a[2] <= ram_block2a2.PORTADATAOUT
q_a[3] <= ram_block2a3.PORTADATAOUT
q_a[4] <= ram_block2a4.PORTADATAOUT
q_a[5] <= ram_block2a5.PORTADATAOUT
q_a[6] <= ram_block2a6.PORTADATAOUT
q_a[7] <= ram_block2a7.PORTADATAOUT
q_a[8] <= ram_block2a8.PORTADATAOUT
q_a[9] <= ram_block2a9.PORTADATAOUT
q_a[10] <= ram_block2a10.PORTADATAOUT
q_a[11] <= ram_block2a11.PORTADATAOUT
q_a[12] <= ram_block2a12.PORTADATAOUT
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
q_b[8] <= ram_block2a8.PORTBDATAOUT
q_b[9] <= ram_block2a9.PORTBDATAOUT
q_b[10] <= ram_block2a10.PORTBDATAOUT
q_b[11] <= ram_block2a11.PORTBDATAOUT
q_b[12] <= ram_block2a12.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a8.PORTAWE
wren_a => ram_block2a9.PORTAWE
wren_a => ram_block2a10.PORTAWE
wren_a => ram_block2a11.PORTAWE
wren_a => ram_block2a12.PORTAWE
wren_b => ram_block2a0.PORTBRE
wren_b => ram_block2a1.PORTBRE
wren_b => ram_block2a2.PORTBRE
wren_b => ram_block2a3.PORTBRE
wren_b => ram_block2a4.PORTBRE
wren_b => ram_block2a5.PORTBRE
wren_b => ram_block2a6.PORTBRE
wren_b => ram_block2a7.PORTBRE
wren_b => ram_block2a8.PORTBRE
wren_b => ram_block2a9.PORTBRE
wren_b => ram_block2a10.PORTBRE
wren_b => ram_block2a11.PORTBRE
wren_b => ram_block2a12.PORTBRE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_11_pp
data_in[0] => data_in[0]~12.IN1
data_in[1] => data_in[1]~11.IN1
data_in[2] => data_in[2]~10.IN1
data_in[3] => data_in[3]~9.IN1
data_in[4] => data_in[4]~8.IN1
data_in[5] => data_in[5]~7.IN1
data_in[6] => data_in[6]~6.IN1
data_in[7] => data_in[7]~5.IN1
data_in[8] => data_in[8]~4.IN1
data_in[9] => data_in[9]~3.IN1
data_in[10] => data_in[10]~2.IN1
data_in[11] => data_in[11]~1.IN1
data_in[12] => data_in[12]~0.IN1
wr_en => wr_en~0.IN1
addr_in[0] => addr_in[0]~7.IN1
addr_in[1] => addr_in[1]~6.IN1
addr_in[2] => addr_in[2]~5.IN1
addr_in[3] => addr_in[3]~4.IN1
addr_in[4] => addr_in[4]~3.IN1
addr_in[5] => addr_in[5]~2.IN1
addr_in[6] => addr_in[6]~1.IN1
addr_in[7] => addr_in[7]~0.IN1
wr_addr[0] => wr_addr[0]~7.IN1
wr_addr[1] => wr_addr[1]~6.IN1
wr_addr[2] => wr_addr[2]~5.IN1
wr_addr[3] => wr_addr[3]~4.IN1
wr_addr[4] => wr_addr[4]~3.IN1
wr_addr[5] => wr_addr[5]~2.IN1
wr_addr[6] => wr_addr[6]~1.IN1
wr_addr[7] => wr_addr[7]~0.IN1
gclk_en => gclk_en~0.IN1
clk_in => clk_in~0.IN1
clk_out => clk_out~0.IN1
data_out[0] <= ram_2pt_var_cen:ram.q
data_out[1] <= ram_2pt_var_cen:ram.q
data_out[2] <= ram_2pt_var_cen:ram.q
data_out[3] <= ram_2pt_var_cen:ram.q
data_out[4] <= ram_2pt_var_cen:ram.q
data_out[5] <= ram_2pt_var_cen:ram.q
data_out[6] <= ram_2pt_var_cen:ram.q
data_out[7] <= ram_2pt_var_cen:ram.q
data_out[8] <= ram_2pt_var_cen:ram.q
data_out[9] <= ram_2pt_var_cen:ram.q
data_out[10] <= ram_2pt_var_cen:ram.q
data_out[11] <= ram_2pt_var_cen:ram.q
data_out[12] <= ram_2pt_var_cen:ram.q


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_11_pp|ram_2pt_var_cen:ram
data[0] => data[0]~12.IN1
data[1] => data[1]~11.IN1
data[2] => data[2]~10.IN1
data[3] => data[3]~9.IN1
data[4] => data[4]~8.IN1
data[5] => data[5]~7.IN1
data[6] => data[6]~6.IN1
data[7] => data[7]~5.IN1
data[8] => data[8]~4.IN1
data[9] => data[9]~3.IN1
data[10] => data[10]~2.IN1
data[11] => data[11]~1.IN1
data[12] => data[12]~0.IN1
wren => wren~0.IN1
wraddress[0] => wraddress[0]~7.IN1
wraddress[1] => wraddress[1]~6.IN1
wraddress[2] => wraddress[2]~5.IN1
wraddress[3] => wraddress[3]~4.IN1
wraddress[4] => wraddress[4]~3.IN1
wraddress[5] => wraddress[5]~2.IN1
wraddress[6] => wraddress[6]~1.IN1
wraddress[7] => wraddress[7]~0.IN1
rdaddress[0] => rdaddress[0]~7.IN1
rdaddress[1] => rdaddress[1]~6.IN1
rdaddress[2] => rdaddress[2]~5.IN1
rdaddress[3] => rdaddress[3]~4.IN1
rdaddress[4] => rdaddress[4]~3.IN1
rdaddress[5] => rdaddress[5]~2.IN1
rdaddress[6] => rdaddress[6]~1.IN1
rdaddress[7] => rdaddress[7]~0.IN1
rden => ~NO_FANOUT~
wrclock => wrclock~0.IN1
wrclocken => wrclocken~0.IN1
rdclock => rdclock~0.IN1
rdclocken => rdclocken~0.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_11_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
wren_a => altsyncram_94t1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_94t1:auto_generated.data_a[0]
data_a[1] => altsyncram_94t1:auto_generated.data_a[1]
data_a[2] => altsyncram_94t1:auto_generated.data_a[2]
data_a[3] => altsyncram_94t1:auto_generated.data_a[3]
data_a[4] => altsyncram_94t1:auto_generated.data_a[4]
data_a[5] => altsyncram_94t1:auto_generated.data_a[5]
data_a[6] => altsyncram_94t1:auto_generated.data_a[6]
data_a[7] => altsyncram_94t1:auto_generated.data_a[7]
data_a[8] => altsyncram_94t1:auto_generated.data_a[8]
data_a[9] => altsyncram_94t1:auto_generated.data_a[9]
data_a[10] => altsyncram_94t1:auto_generated.data_a[10]
data_a[11] => altsyncram_94t1:auto_generated.data_a[11]
data_a[12] => altsyncram_94t1:auto_generated.data_a[12]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
address_a[0] => altsyncram_94t1:auto_generated.address_a[0]
address_a[1] => altsyncram_94t1:auto_generated.address_a[1]
address_a[2] => altsyncram_94t1:auto_generated.address_a[2]
address_a[3] => altsyncram_94t1:auto_generated.address_a[3]
address_a[4] => altsyncram_94t1:auto_generated.address_a[4]
address_a[5] => altsyncram_94t1:auto_generated.address_a[5]
address_a[6] => altsyncram_94t1:auto_generated.address_a[6]
address_a[7] => altsyncram_94t1:auto_generated.address_a[7]
address_b[0] => altsyncram_94t1:auto_generated.address_b[0]
address_b[1] => altsyncram_94t1:auto_generated.address_b[1]
address_b[2] => altsyncram_94t1:auto_generated.address_b[2]
address_b[3] => altsyncram_94t1:auto_generated.address_b[3]
address_b[4] => altsyncram_94t1:auto_generated.address_b[4]
address_b[5] => altsyncram_94t1:auto_generated.address_b[5]
address_b[6] => altsyncram_94t1:auto_generated.address_b[6]
address_b[7] => altsyncram_94t1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_94t1:auto_generated.clock0
clock1 => altsyncram_94t1:auto_generated.clock1
clocken0 => altsyncram_94t1:auto_generated.clocken0
clocken1 => altsyncram_94t1:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_b[0] <= altsyncram_94t1:auto_generated.q_b[0]
q_b[1] <= altsyncram_94t1:auto_generated.q_b[1]
q_b[2] <= altsyncram_94t1:auto_generated.q_b[2]
q_b[3] <= altsyncram_94t1:auto_generated.q_b[3]
q_b[4] <= altsyncram_94t1:auto_generated.q_b[4]
q_b[5] <= altsyncram_94t1:auto_generated.q_b[5]
q_b[6] <= altsyncram_94t1:auto_generated.q_b[6]
q_b[7] <= altsyncram_94t1:auto_generated.q_b[7]
q_b[8] <= altsyncram_94t1:auto_generated.q_b[8]
q_b[9] <= altsyncram_94t1:auto_generated.q_b[9]
q_b[10] <= altsyncram_94t1:auto_generated.q_b[10]
q_b[11] <= altsyncram_94t1:auto_generated.q_b[11]
q_b[12] <= altsyncram_94t1:auto_generated.q_b[12]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_11_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated
address_a[0] => altsyncram_cmr1:altsyncram1.address_b[0]
address_a[1] => altsyncram_cmr1:altsyncram1.address_b[1]
address_a[2] => altsyncram_cmr1:altsyncram1.address_b[2]
address_a[3] => altsyncram_cmr1:altsyncram1.address_b[3]
address_a[4] => altsyncram_cmr1:altsyncram1.address_b[4]
address_a[5] => altsyncram_cmr1:altsyncram1.address_b[5]
address_a[6] => altsyncram_cmr1:altsyncram1.address_b[6]
address_a[7] => altsyncram_cmr1:altsyncram1.address_b[7]
address_b[0] => altsyncram_cmr1:altsyncram1.address_a[0]
address_b[1] => altsyncram_cmr1:altsyncram1.address_a[1]
address_b[2] => altsyncram_cmr1:altsyncram1.address_a[2]
address_b[3] => altsyncram_cmr1:altsyncram1.address_a[3]
address_b[4] => altsyncram_cmr1:altsyncram1.address_a[4]
address_b[5] => altsyncram_cmr1:altsyncram1.address_a[5]
address_b[6] => altsyncram_cmr1:altsyncram1.address_a[6]
address_b[7] => altsyncram_cmr1:altsyncram1.address_a[7]
clock0 => altsyncram_cmr1:altsyncram1.clock1
clock1 => altsyncram_cmr1:altsyncram1.clock0
clocken0 => altsyncram_cmr1:altsyncram1.clocken1
clocken1 => altsyncram_cmr1:altsyncram1.clocken0
data_a[0] => altsyncram_cmr1:altsyncram1.data_b[0]
data_a[1] => altsyncram_cmr1:altsyncram1.data_b[1]
data_a[2] => altsyncram_cmr1:altsyncram1.data_b[2]
data_a[3] => altsyncram_cmr1:altsyncram1.data_b[3]
data_a[4] => altsyncram_cmr1:altsyncram1.data_b[4]
data_a[5] => altsyncram_cmr1:altsyncram1.data_b[5]
data_a[6] => altsyncram_cmr1:altsyncram1.data_b[6]
data_a[7] => altsyncram_cmr1:altsyncram1.data_b[7]
data_a[8] => altsyncram_cmr1:altsyncram1.data_b[8]
data_a[9] => altsyncram_cmr1:altsyncram1.data_b[9]
data_a[10] => altsyncram_cmr1:altsyncram1.data_b[10]
data_a[11] => altsyncram_cmr1:altsyncram1.data_b[11]
data_a[12] => altsyncram_cmr1:altsyncram1.data_b[12]
q_b[0] <= altsyncram_cmr1:altsyncram1.q_a[0]
q_b[1] <= altsyncram_cmr1:altsyncram1.q_a[1]
q_b[2] <= altsyncram_cmr1:altsyncram1.q_a[2]
q_b[3] <= altsyncram_cmr1:altsyncram1.q_a[3]
q_b[4] <= altsyncram_cmr1:altsyncram1.q_a[4]
q_b[5] <= altsyncram_cmr1:altsyncram1.q_a[5]
q_b[6] <= altsyncram_cmr1:altsyncram1.q_a[6]
q_b[7] <= altsyncram_cmr1:altsyncram1.q_a[7]
q_b[8] <= altsyncram_cmr1:altsyncram1.q_a[8]
q_b[9] <= altsyncram_cmr1:altsyncram1.q_a[9]
q_b[10] <= altsyncram_cmr1:altsyncram1.q_a[10]
q_b[11] <= altsyncram_cmr1:altsyncram1.q_a[11]
q_b[12] <= altsyncram_cmr1:altsyncram1.q_a[12]
wren_a => altsyncram_cmr1:altsyncram1.wren_b


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_11_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated|altsyncram_cmr1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[0] => ram_block2a8.PORTAADDR
address_a[0] => ram_block2a9.PORTAADDR
address_a[0] => ram_block2a10.PORTAADDR
address_a[0] => ram_block2a11.PORTAADDR
address_a[0] => ram_block2a12.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[1] => ram_block2a8.PORTAADDR1
address_a[1] => ram_block2a9.PORTAADDR1
address_a[1] => ram_block2a10.PORTAADDR1
address_a[1] => ram_block2a11.PORTAADDR1
address_a[1] => ram_block2a12.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[2] => ram_block2a8.PORTAADDR2
address_a[2] => ram_block2a9.PORTAADDR2
address_a[2] => ram_block2a10.PORTAADDR2
address_a[2] => ram_block2a11.PORTAADDR2
address_a[2] => ram_block2a12.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[3] => ram_block2a8.PORTAADDR3
address_a[3] => ram_block2a9.PORTAADDR3
address_a[3] => ram_block2a10.PORTAADDR3
address_a[3] => ram_block2a11.PORTAADDR3
address_a[3] => ram_block2a12.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[4] => ram_block2a8.PORTAADDR4
address_a[4] => ram_block2a9.PORTAADDR4
address_a[4] => ram_block2a10.PORTAADDR4
address_a[4] => ram_block2a11.PORTAADDR4
address_a[4] => ram_block2a12.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[5] => ram_block2a8.PORTAADDR5
address_a[5] => ram_block2a9.PORTAADDR5
address_a[5] => ram_block2a10.PORTAADDR5
address_a[5] => ram_block2a11.PORTAADDR5
address_a[5] => ram_block2a12.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[6] => ram_block2a8.PORTAADDR6
address_a[6] => ram_block2a9.PORTAADDR6
address_a[6] => ram_block2a10.PORTAADDR6
address_a[6] => ram_block2a11.PORTAADDR6
address_a[6] => ram_block2a12.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[7] => ram_block2a8.PORTAADDR7
address_a[7] => ram_block2a9.PORTAADDR7
address_a[7] => ram_block2a10.PORTAADDR7
address_a[7] => ram_block2a11.PORTAADDR7
address_a[7] => ram_block2a12.PORTAADDR7
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[0] => ram_block2a8.PORTBADDR
address_b[0] => ram_block2a9.PORTBADDR
address_b[0] => ram_block2a10.PORTBADDR
address_b[0] => ram_block2a11.PORTBADDR
address_b[0] => ram_block2a12.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[1] => ram_block2a8.PORTBADDR1
address_b[1] => ram_block2a9.PORTBADDR1
address_b[1] => ram_block2a10.PORTBADDR1
address_b[1] => ram_block2a11.PORTBADDR1
address_b[1] => ram_block2a12.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[2] => ram_block2a8.PORTBADDR2
address_b[2] => ram_block2a9.PORTBADDR2
address_b[2] => ram_block2a10.PORTBADDR2
address_b[2] => ram_block2a11.PORTBADDR2
address_b[2] => ram_block2a12.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[3] => ram_block2a8.PORTBADDR3
address_b[3] => ram_block2a9.PORTBADDR3
address_b[3] => ram_block2a10.PORTBADDR3
address_b[3] => ram_block2a11.PORTBADDR3
address_b[3] => ram_block2a12.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[4] => ram_block2a8.PORTBADDR4
address_b[4] => ram_block2a9.PORTBADDR4
address_b[4] => ram_block2a10.PORTBADDR4
address_b[4] => ram_block2a11.PORTBADDR4
address_b[4] => ram_block2a12.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[5] => ram_block2a8.PORTBADDR5
address_b[5] => ram_block2a9.PORTBADDR5
address_b[5] => ram_block2a10.PORTBADDR5
address_b[5] => ram_block2a11.PORTBADDR5
address_b[5] => ram_block2a12.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[6] => ram_block2a8.PORTBADDR6
address_b[6] => ram_block2a9.PORTBADDR6
address_b[6] => ram_block2a10.PORTBADDR6
address_b[6] => ram_block2a11.PORTBADDR6
address_b[6] => ram_block2a12.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[7] => ram_block2a1.PORTBADDR7
address_b[7] => ram_block2a2.PORTBADDR7
address_b[7] => ram_block2a3.PORTBADDR7
address_b[7] => ram_block2a4.PORTBADDR7
address_b[7] => ram_block2a5.PORTBADDR7
address_b[7] => ram_block2a6.PORTBADDR7
address_b[7] => ram_block2a7.PORTBADDR7
address_b[7] => ram_block2a8.PORTBADDR7
address_b[7] => ram_block2a9.PORTBADDR7
address_b[7] => ram_block2a10.PORTBADDR7
address_b[7] => ram_block2a11.PORTBADDR7
address_b[7] => ram_block2a12.PORTBADDR7
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock0 => ram_block2a8.CLK0
clock0 => ram_block2a9.CLK0
clock0 => ram_block2a10.CLK0
clock0 => ram_block2a11.CLK0
clock0 => ram_block2a12.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clock1 => ram_block2a8.CLK1
clock1 => ram_block2a9.CLK1
clock1 => ram_block2a10.CLK1
clock1 => ram_block2a11.CLK1
clock1 => ram_block2a12.CLK1
clocken0 => ram_block2a0.ENA0
clocken0 => ram_block2a1.ENA0
clocken0 => ram_block2a2.ENA0
clocken0 => ram_block2a3.ENA0
clocken0 => ram_block2a4.ENA0
clocken0 => ram_block2a5.ENA0
clocken0 => ram_block2a6.ENA0
clocken0 => ram_block2a7.ENA0
clocken0 => ram_block2a8.ENA0
clocken0 => ram_block2a9.ENA0
clocken0 => ram_block2a10.ENA0
clocken0 => ram_block2a11.ENA0
clocken0 => ram_block2a12.ENA0
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
clocken1 => ram_block2a8.ENA1
clocken1 => ram_block2a9.ENA1
clocken1 => ram_block2a10.ENA1
clocken1 => ram_block2a11.ENA1
clocken1 => ram_block2a12.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
data_a[8] => ram_block2a8.PORTADATAIN
data_a[9] => ram_block2a9.PORTADATAIN
data_a[10] => ram_block2a10.PORTADATAIN
data_a[11] => ram_block2a11.PORTADATAIN
data_a[12] => ram_block2a12.PORTADATAIN
data_b[0] => ram_block2a0.PORTBDATAIN
data_b[1] => ram_block2a1.PORTBDATAIN
data_b[2] => ram_block2a2.PORTBDATAIN
data_b[3] => ram_block2a3.PORTBDATAIN
data_b[4] => ram_block2a4.PORTBDATAIN
data_b[5] => ram_block2a5.PORTBDATAIN
data_b[6] => ram_block2a6.PORTBDATAIN
data_b[7] => ram_block2a7.PORTBDATAIN
data_b[8] => ram_block2a8.PORTBDATAIN
data_b[9] => ram_block2a9.PORTBDATAIN
data_b[10] => ram_block2a10.PORTBDATAIN
data_b[11] => ram_block2a11.PORTBDATAIN
data_b[12] => ram_block2a12.PORTBDATAIN
q_a[0] <= ram_block2a0.PORTADATAOUT
q_a[1] <= ram_block2a1.PORTADATAOUT
q_a[2] <= ram_block2a2.PORTADATAOUT
q_a[3] <= ram_block2a3.PORTADATAOUT
q_a[4] <= ram_block2a4.PORTADATAOUT
q_a[5] <= ram_block2a5.PORTADATAOUT
q_a[6] <= ram_block2a6.PORTADATAOUT
q_a[7] <= ram_block2a7.PORTADATAOUT
q_a[8] <= ram_block2a8.PORTADATAOUT
q_a[9] <= ram_block2a9.PORTADATAOUT
q_a[10] <= ram_block2a10.PORTADATAOUT
q_a[11] <= ram_block2a11.PORTADATAOUT
q_a[12] <= ram_block2a12.PORTADATAOUT
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
q_b[8] <= ram_block2a8.PORTBDATAOUT
q_b[9] <= ram_block2a9.PORTBDATAOUT
q_b[10] <= ram_block2a10.PORTBDATAOUT
q_b[11] <= ram_block2a11.PORTBDATAOUT
q_b[12] <= ram_block2a12.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a8.PORTAWE
wren_a => ram_block2a9.PORTAWE
wren_a => ram_block2a10.PORTAWE
wren_a => ram_block2a11.PORTAWE
wren_a => ram_block2a12.PORTAWE
wren_b => ram_block2a0.PORTBRE
wren_b => ram_block2a1.PORTBRE
wren_b => ram_block2a2.PORTBRE
wren_b => ram_block2a3.PORTBRE
wren_b => ram_block2a4.PORTBRE
wren_b => ram_block2a5.PORTBRE
wren_b => ram_block2a6.PORTBRE
wren_b => ram_block2a7.PORTBRE
wren_b => ram_block2a8.PORTBRE
wren_b => ram_block2a9.PORTBRE
wren_b => ram_block2a10.PORTBRE
wren_b => ram_block2a11.PORTBRE
wren_b => ram_block2a12.PORTBRE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_12_pp
data_in[0] => data_in[0]~12.IN1
data_in[1] => data_in[1]~11.IN1
data_in[2] => data_in[2]~10.IN1
data_in[3] => data_in[3]~9.IN1
data_in[4] => data_in[4]~8.IN1
data_in[5] => data_in[5]~7.IN1
data_in[6] => data_in[6]~6.IN1
data_in[7] => data_in[7]~5.IN1
data_in[8] => data_in[8]~4.IN1
data_in[9] => data_in[9]~3.IN1
data_in[10] => data_in[10]~2.IN1
data_in[11] => data_in[11]~1.IN1
data_in[12] => data_in[12]~0.IN1
wr_en => wr_en~0.IN1
addr_in[0] => addr_in[0]~7.IN1
addr_in[1] => addr_in[1]~6.IN1
addr_in[2] => addr_in[2]~5.IN1
addr_in[3] => addr_in[3]~4.IN1
addr_in[4] => addr_in[4]~3.IN1
addr_in[5] => addr_in[5]~2.IN1
addr_in[6] => addr_in[6]~1.IN1
addr_in[7] => addr_in[7]~0.IN1
wr_addr[0] => wr_addr[0]~7.IN1
wr_addr[1] => wr_addr[1]~6.IN1
wr_addr[2] => wr_addr[2]~5.IN1
wr_addr[3] => wr_addr[3]~4.IN1
wr_addr[4] => wr_addr[4]~3.IN1
wr_addr[5] => wr_addr[5]~2.IN1
wr_addr[6] => wr_addr[6]~1.IN1
wr_addr[7] => wr_addr[7]~0.IN1
gclk_en => gclk_en~0.IN1
clk_in => clk_in~0.IN1
clk_out => clk_out~0.IN1
data_out[0] <= ram_2pt_var_cen:ram.q
data_out[1] <= ram_2pt_var_cen:ram.q
data_out[2] <= ram_2pt_var_cen:ram.q
data_out[3] <= ram_2pt_var_cen:ram.q
data_out[4] <= ram_2pt_var_cen:ram.q
data_out[5] <= ram_2pt_var_cen:ram.q
data_out[6] <= ram_2pt_var_cen:ram.q
data_out[7] <= ram_2pt_var_cen:ram.q
data_out[8] <= ram_2pt_var_cen:ram.q
data_out[9] <= ram_2pt_var_cen:ram.q
data_out[10] <= ram_2pt_var_cen:ram.q
data_out[11] <= ram_2pt_var_cen:ram.q
data_out[12] <= ram_2pt_var_cen:ram.q


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_12_pp|ram_2pt_var_cen:ram
data[0] => data[0]~12.IN1
data[1] => data[1]~11.IN1
data[2] => data[2]~10.IN1
data[3] => data[3]~9.IN1
data[4] => data[4]~8.IN1
data[5] => data[5]~7.IN1
data[6] => data[6]~6.IN1
data[7] => data[7]~5.IN1
data[8] => data[8]~4.IN1
data[9] => data[9]~3.IN1
data[10] => data[10]~2.IN1
data[11] => data[11]~1.IN1
data[12] => data[12]~0.IN1
wren => wren~0.IN1
wraddress[0] => wraddress[0]~7.IN1
wraddress[1] => wraddress[1]~6.IN1
wraddress[2] => wraddress[2]~5.IN1
wraddress[3] => wraddress[3]~4.IN1
wraddress[4] => wraddress[4]~3.IN1
wraddress[5] => wraddress[5]~2.IN1
wraddress[6] => wraddress[6]~1.IN1
wraddress[7] => wraddress[7]~0.IN1
rdaddress[0] => rdaddress[0]~7.IN1
rdaddress[1] => rdaddress[1]~6.IN1
rdaddress[2] => rdaddress[2]~5.IN1
rdaddress[3] => rdaddress[3]~4.IN1
rdaddress[4] => rdaddress[4]~3.IN1
rdaddress[5] => rdaddress[5]~2.IN1
rdaddress[6] => rdaddress[6]~1.IN1
rdaddress[7] => rdaddress[7]~0.IN1
rden => ~NO_FANOUT~
wrclock => wrclock~0.IN1
wrclocken => wrclocken~0.IN1
rdclock => rdclock~0.IN1
rdclocken => rdclocken~0.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_12_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
wren_a => altsyncram_94t1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_94t1:auto_generated.data_a[0]
data_a[1] => altsyncram_94t1:auto_generated.data_a[1]
data_a[2] => altsyncram_94t1:auto_generated.data_a[2]
data_a[3] => altsyncram_94t1:auto_generated.data_a[3]
data_a[4] => altsyncram_94t1:auto_generated.data_a[4]
data_a[5] => altsyncram_94t1:auto_generated.data_a[5]
data_a[6] => altsyncram_94t1:auto_generated.data_a[6]
data_a[7] => altsyncram_94t1:auto_generated.data_a[7]
data_a[8] => altsyncram_94t1:auto_generated.data_a[8]
data_a[9] => altsyncram_94t1:auto_generated.data_a[9]
data_a[10] => altsyncram_94t1:auto_generated.data_a[10]
data_a[11] => altsyncram_94t1:auto_generated.data_a[11]
data_a[12] => altsyncram_94t1:auto_generated.data_a[12]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
address_a[0] => altsyncram_94t1:auto_generated.address_a[0]
address_a[1] => altsyncram_94t1:auto_generated.address_a[1]
address_a[2] => altsyncram_94t1:auto_generated.address_a[2]
address_a[3] => altsyncram_94t1:auto_generated.address_a[3]
address_a[4] => altsyncram_94t1:auto_generated.address_a[4]
address_a[5] => altsyncram_94t1:auto_generated.address_a[5]
address_a[6] => altsyncram_94t1:auto_generated.address_a[6]
address_a[7] => altsyncram_94t1:auto_generated.address_a[7]
address_b[0] => altsyncram_94t1:auto_generated.address_b[0]
address_b[1] => altsyncram_94t1:auto_generated.address_b[1]
address_b[2] => altsyncram_94t1:auto_generated.address_b[2]
address_b[3] => altsyncram_94t1:auto_generated.address_b[3]
address_b[4] => altsyncram_94t1:auto_generated.address_b[4]
address_b[5] => altsyncram_94t1:auto_generated.address_b[5]
address_b[6] => altsyncram_94t1:auto_generated.address_b[6]
address_b[7] => altsyncram_94t1:auto_generated.address_b[7]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_94t1:auto_generated.clock0
clock1 => altsyncram_94t1:auto_generated.clock1
clocken0 => altsyncram_94t1:auto_generated.clocken0
clocken1 => altsyncram_94t1:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_b[0] <= altsyncram_94t1:auto_generated.q_b[0]
q_b[1] <= altsyncram_94t1:auto_generated.q_b[1]
q_b[2] <= altsyncram_94t1:auto_generated.q_b[2]
q_b[3] <= altsyncram_94t1:auto_generated.q_b[3]
q_b[4] <= altsyncram_94t1:auto_generated.q_b[4]
q_b[5] <= altsyncram_94t1:auto_generated.q_b[5]
q_b[6] <= altsyncram_94t1:auto_generated.q_b[6]
q_b[7] <= altsyncram_94t1:auto_generated.q_b[7]
q_b[8] <= altsyncram_94t1:auto_generated.q_b[8]
q_b[9] <= altsyncram_94t1:auto_generated.q_b[9]
q_b[10] <= altsyncram_94t1:auto_generated.q_b[10]
q_b[11] <= altsyncram_94t1:auto_generated.q_b[11]
q_b[12] <= altsyncram_94t1:auto_generated.q_b[12]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_12_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated
address_a[0] => altsyncram_cmr1:altsyncram1.address_b[0]
address_a[1] => altsyncram_cmr1:altsyncram1.address_b[1]
address_a[2] => altsyncram_cmr1:altsyncram1.address_b[2]
address_a[3] => altsyncram_cmr1:altsyncram1.address_b[3]
address_a[4] => altsyncram_cmr1:altsyncram1.address_b[4]
address_a[5] => altsyncram_cmr1:altsyncram1.address_b[5]
address_a[6] => altsyncram_cmr1:altsyncram1.address_b[6]
address_a[7] => altsyncram_cmr1:altsyncram1.address_b[7]
address_b[0] => altsyncram_cmr1:altsyncram1.address_a[0]
address_b[1] => altsyncram_cmr1:altsyncram1.address_a[1]
address_b[2] => altsyncram_cmr1:altsyncram1.address_a[2]
address_b[3] => altsyncram_cmr1:altsyncram1.address_a[3]
address_b[4] => altsyncram_cmr1:altsyncram1.address_a[4]
address_b[5] => altsyncram_cmr1:altsyncram1.address_a[5]
address_b[6] => altsyncram_cmr1:altsyncram1.address_a[6]
address_b[7] => altsyncram_cmr1:altsyncram1.address_a[7]
clock0 => altsyncram_cmr1:altsyncram1.clock1
clock1 => altsyncram_cmr1:altsyncram1.clock0
clocken0 => altsyncram_cmr1:altsyncram1.clocken1
clocken1 => altsyncram_cmr1:altsyncram1.clocken0
data_a[0] => altsyncram_cmr1:altsyncram1.data_b[0]
data_a[1] => altsyncram_cmr1:altsyncram1.data_b[1]
data_a[2] => altsyncram_cmr1:altsyncram1.data_b[2]
data_a[3] => altsyncram_cmr1:altsyncram1.data_b[3]
data_a[4] => altsyncram_cmr1:altsyncram1.data_b[4]
data_a[5] => altsyncram_cmr1:altsyncram1.data_b[5]
data_a[6] => altsyncram_cmr1:altsyncram1.data_b[6]
data_a[7] => altsyncram_cmr1:altsyncram1.data_b[7]
data_a[8] => altsyncram_cmr1:altsyncram1.data_b[8]
data_a[9] => altsyncram_cmr1:altsyncram1.data_b[9]
data_a[10] => altsyncram_cmr1:altsyncram1.data_b[10]
data_a[11] => altsyncram_cmr1:altsyncram1.data_b[11]
data_a[12] => altsyncram_cmr1:altsyncram1.data_b[12]
q_b[0] <= altsyncram_cmr1:altsyncram1.q_a[0]
q_b[1] <= altsyncram_cmr1:altsyncram1.q_a[1]
q_b[2] <= altsyncram_cmr1:altsyncram1.q_a[2]
q_b[3] <= altsyncram_cmr1:altsyncram1.q_a[3]
q_b[4] <= altsyncram_cmr1:altsyncram1.q_a[4]
q_b[5] <= altsyncram_cmr1:altsyncram1.q_a[5]
q_b[6] <= altsyncram_cmr1:altsyncram1.q_a[6]
q_b[7] <= altsyncram_cmr1:altsyncram1.q_a[7]
q_b[8] <= altsyncram_cmr1:altsyncram1.q_a[8]
q_b[9] <= altsyncram_cmr1:altsyncram1.q_a[9]
q_b[10] <= altsyncram_cmr1:altsyncram1.q_a[10]
q_b[11] <= altsyncram_cmr1:altsyncram1.q_a[11]
q_b[12] <= altsyncram_cmr1:altsyncram1.q_a[12]
wren_a => altsyncram_cmr1:altsyncram1.wren_b


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur1_n_12_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_94t1:auto_generated|altsyncram_cmr1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[0] => ram_block2a8.PORTAADDR
address_a[0] => ram_block2a9.PORTAADDR
address_a[0] => ram_block2a10.PORTAADDR
address_a[0] => ram_block2a11.PORTAADDR
address_a[0] => ram_block2a12.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[1] => ram_block2a8.PORTAADDR1
address_a[1] => ram_block2a9.PORTAADDR1
address_a[1] => ram_block2a10.PORTAADDR1
address_a[1] => ram_block2a11.PORTAADDR1
address_a[1] => ram_block2a12.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[2] => ram_block2a8.PORTAADDR2
address_a[2] => ram_block2a9.PORTAADDR2
address_a[2] => ram_block2a10.PORTAADDR2
address_a[2] => ram_block2a11.PORTAADDR2
address_a[2] => ram_block2a12.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[3] => ram_block2a8.PORTAADDR3
address_a[3] => ram_block2a9.PORTAADDR3
address_a[3] => ram_block2a10.PORTAADDR3
address_a[3] => ram_block2a11.PORTAADDR3
address_a[3] => ram_block2a12.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[4] => ram_block2a8.PORTAADDR4
address_a[4] => ram_block2a9.PORTAADDR4
address_a[4] => ram_block2a10.PORTAADDR4
address_a[4] => ram_block2a11.PORTAADDR4
address_a[4] => ram_block2a12.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[5] => ram_block2a8.PORTAADDR5
address_a[5] => ram_block2a9.PORTAADDR5
address_a[5] => ram_block2a10.PORTAADDR5
address_a[5] => ram_block2a11.PORTAADDR5
address_a[5] => ram_block2a12.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[6] => ram_block2a8.PORTAADDR6
address_a[6] => ram_block2a9.PORTAADDR6
address_a[6] => ram_block2a10.PORTAADDR6
address_a[6] => ram_block2a11.PORTAADDR6
address_a[6] => ram_block2a12.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[7] => ram_block2a8.PORTAADDR7
address_a[7] => ram_block2a9.PORTAADDR7
address_a[7] => ram_block2a10.PORTAADDR7
address_a[7] => ram_block2a11.PORTAADDR7
address_a[7] => ram_block2a12.PORTAADDR7
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[0] => ram_block2a8.PORTBADDR
address_b[0] => ram_block2a9.PORTBADDR
address_b[0] => ram_block2a10.PORTBADDR
address_b[0] => ram_block2a11.PORTBADDR
address_b[0] => ram_block2a12.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[1] => ram_block2a8.PORTBADDR1
address_b[1] => ram_block2a9.PORTBADDR1
address_b[1] => ram_block2a10.PORTBADDR1
address_b[1] => ram_block2a11.PORTBADDR1
address_b[1] => ram_block2a12.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[2] => ram_block2a8.PORTBADDR2
address_b[2] => ram_block2a9.PORTBADDR2
address_b[2] => ram_block2a10.PORTBADDR2
address_b[2] => ram_block2a11.PORTBADDR2
address_b[2] => ram_block2a12.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[3] => ram_block2a8.PORTBADDR3
address_b[3] => ram_block2a9.PORTBADDR3
address_b[3] => ram_block2a10.PORTBADDR3
address_b[3] => ram_block2a11.PORTBADDR3
address_b[3] => ram_block2a12.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[4] => ram_block2a8.PORTBADDR4
address_b[4] => ram_block2a9.PORTBADDR4
address_b[4] => ram_block2a10.PORTBADDR4
address_b[4] => ram_block2a11.PORTBADDR4
address_b[4] => ram_block2a12.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[5] => ram_block2a8.PORTBADDR5
address_b[5] => ram_block2a9.PORTBADDR5
address_b[5] => ram_block2a10.PORTBADDR5
address_b[5] => ram_block2a11.PORTBADDR5
address_b[5] => ram_block2a12.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[6] => ram_block2a8.PORTBADDR6
address_b[6] => ram_block2a9.PORTBADDR6
address_b[6] => ram_block2a10.PORTBADDR6
address_b[6] => ram_block2a11.PORTBADDR6
address_b[6] => ram_block2a12.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[7] => ram_block2a1.PORTBADDR7
address_b[7] => ram_block2a2.PORTBADDR7
address_b[7] => ram_block2a3.PORTBADDR7
address_b[7] => ram_block2a4.PORTBADDR7
address_b[7] => ram_block2a5.PORTBADDR7
address_b[7] => ram_block2a6.PORTBADDR7
address_b[7] => ram_block2a7.PORTBADDR7
address_b[7] => ram_block2a8.PORTBADDR7
address_b[7] => ram_block2a9.PORTBADDR7
address_b[7] => ram_block2a10.PORTBADDR7
address_b[7] => ram_block2a11.PORTBADDR7
address_b[7] => ram_block2a12.PORTBADDR7
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock0 => ram_block2a8.CLK0
clock0 => ram_block2a9.CLK0
clock0 => ram_block2a10.CLK0
clock0 => ram_block2a11.CLK0
clock0 => ram_block2a12.CLK0
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clock1 => ram_block2a8.CLK1
clock1 => ram_block2a9.CLK1
clock1 => ram_block2a10.CLK1
clock1 => ram_block2a11.CLK1
clock1 => ram_block2a12.CLK1
clocken0 => ram_block2a0.ENA0
clocken0 => ram_block2a1.ENA0
clocken0 => ram_block2a2.ENA0
clocken0 => ram_block2a3.ENA0
clocken0 => ram_block2a4.ENA0
clocken0 => ram_block2a5.ENA0
clocken0 => ram_block2a6.ENA0
clocken0 => ram_block2a7.ENA0
clocken0 => ram_block2a8.ENA0
clocken0 => ram_block2a9.ENA0
clocken0 => ram_block2a10.ENA0
clocken0 => ram_block2a11.ENA0
clocken0 => ram_block2a12.ENA0
clocken1 => ram_block2a0.ENA1
clocken1 => ram_block2a1.ENA1
clocken1 => ram_block2a2.ENA1
clocken1 => ram_block2a3.ENA1
clocken1 => ram_block2a4.ENA1
clocken1 => ram_block2a5.ENA1
clocken1 => ram_block2a6.ENA1
clocken1 => ram_block2a7.ENA1
clocken1 => ram_block2a8.ENA1
clocken1 => ram_block2a9.ENA1
clocken1 => ram_block2a10.ENA1
clocken1 => ram_block2a11.ENA1
clocken1 => ram_block2a12.ENA1
data_a[0] => ram_block2a0.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[6] => ram_block2a6.PORTADATAIN
data_a[7] => ram_block2a7.PORTADATAIN
data_a[8] => ram_block2a8.PORTADATAIN
data_a[9] => ram_block2a9.PORTADATAIN
data_a[10] => ram_block2a10.PORTADATAIN
data_a[11] => ram_block2a11.PORTADATAIN
data_a[12] => ram_block2a12.PORTADATAIN
data_b[0] => ram_block2a0.PORTBDATAIN
data_b[1] => ram_block2a1.PORTBDATAIN
data_b[2] => ram_block2a2.PORTBDATAIN
data_b[3] => ram_block2a3.PORTBDATAIN
data_b[4] => ram_block2a4.PORTBDATAIN
data_b[5] => ram_block2a5.PORTBDATAIN
data_b[6] => ram_block2a6.PORTBDATAIN
data_b[7] => ram_block2a7.PORTBDATAIN
data_b[8] => ram_block2a8.PORTBDATAIN
data_b[9] => ram_block2a9.PORTBDATAIN
data_b[10] => ram_block2a10.PORTBDATAIN
data_b[11] => ram_block2a11.PORTBDATAIN
data_b[12] => ram_block2a12.PORTBDATAIN
q_a[0] <= ram_block2a0.PORTADATAOUT
q_a[1] <= ram_block2a1.PORTADATAOUT
q_a[2] <= ram_block2a2.PORTADATAOUT
q_a[3] <= ram_block2a3.PORTADATAOUT
q_a[4] <= ram_block2a4.PORTADATAOUT
q_a[5] <= ram_block2a5.PORTADATAOUT
q_a[6] <= ram_block2a6.PORTADATAOUT
q_a[7] <= ram_block2a7.PORTADATAOUT
q_a[8] <= ram_block2a8.PORTADATAOUT
q_a[9] <= ram_block2a9.PORTADATAOUT
q_a[10] <= ram_block2a10.PORTADATAOUT
q_a[11] <= ram_block2a11.PORTADATAOUT
q_a[12] <= ram_block2a12.PORTADATAOUT
q_b[0] <= ram_block2a0.PORTBDATAOUT
q_b[1] <= ram_block2a1.PORTBDATAOUT
q_b[2] <= ram_block2a2.PORTBDATAOUT
q_b[3] <= ram_block2a3.PORTBDATAOUT
q_b[4] <= ram_block2a4.PORTBDATAOUT
q_b[5] <= ram_block2a5.PORTBDATAOUT
q_b[6] <= ram_block2a6.PORTBDATAOUT
q_b[7] <= ram_block2a7.PORTBDATAOUT
q_b[8] <= ram_block2a8.PORTBDATAOUT
q_b[9] <= ram_block2a9.PORTBDATAOUT
q_b[10] <= ram_block2a10.PORTBDATAOUT
q_b[11] <= ram_block2a11.PORTBDATAOUT
q_b[12] <= ram_block2a12.PORTBDATAOUT
wren_a => ram_block2a0.PORTAWE
wren_a => ram_block2a1.PORTAWE
wren_a => ram_block2a2.PORTAWE
wren_a => ram_block2a3.PORTAWE
wren_a => ram_block2a4.PORTAWE
wren_a => ram_block2a5.PORTAWE
wren_a => ram_block2a6.PORTAWE
wren_a => ram_block2a7.PORTAWE
wren_a => ram_block2a8.PORTAWE
wren_a => ram_block2a9.PORTAWE
wren_a => ram_block2a10.PORTAWE
wren_a => ram_block2a11.PORTAWE
wren_a => ram_block2a12.PORTAWE
wren_b => ram_block2a0.PORTBRE
wren_b => ram_block2a1.PORTBRE
wren_b => ram_block2a2.PORTBRE
wren_b => ram_block2a3.PORTBRE
wren_b => ram_block2a4.PORTBRE
wren_b => ram_block2a5.PORTBRE
wren_b => ram_block2a6.PORTBRE
wren_b => ram_block2a7.PORTBRE
wren_b => ram_block2a8.PORTBRE
wren_b => ram_block2a9.PORTBRE
wren_b => ram_block2a10.PORTBRE
wren_b => ram_block2a11.PORTBRE
wren_b => ram_block2a12.PORTBRE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_0_pp
data_in[0] => data_in[0]~12.IN1
data_in[1] => data_in[1]~11.IN1
data_in[2] => data_in[2]~10.IN1
data_in[3] => data_in[3]~9.IN1
data_in[4] => data_in[4]~8.IN1
data_in[5] => data_in[5]~7.IN1
data_in[6] => data_in[6]~6.IN1
data_in[7] => data_in[7]~5.IN1
data_in[8] => data_in[8]~4.IN1
data_in[9] => data_in[9]~3.IN1
data_in[10] => data_in[10]~2.IN1
data_in[11] => data_in[11]~1.IN1
data_in[12] => data_in[12]~0.IN1
wr_en => wr_en~0.IN1
addr_in[0] => addr_in[0]~1.IN1
addr_in[1] => addr_in[1]~0.IN1
wr_addr[0] => wr_addr[0]~1.IN1
wr_addr[1] => wr_addr[1]~0.IN1
gclk_en => gclk_en~0.IN1
clk_in => clk_in~0.IN1
clk_out => clk_out~0.IN1
data_out[0] <= ram_2pt_var_cen:ram.q
data_out[1] <= ram_2pt_var_cen:ram.q
data_out[2] <= ram_2pt_var_cen:ram.q
data_out[3] <= ram_2pt_var_cen:ram.q
data_out[4] <= ram_2pt_var_cen:ram.q
data_out[5] <= ram_2pt_var_cen:ram.q
data_out[6] <= ram_2pt_var_cen:ram.q
data_out[7] <= ram_2pt_var_cen:ram.q
data_out[8] <= ram_2pt_var_cen:ram.q
data_out[9] <= ram_2pt_var_cen:ram.q
data_out[10] <= ram_2pt_var_cen:ram.q
data_out[11] <= ram_2pt_var_cen:ram.q
data_out[12] <= ram_2pt_var_cen:ram.q


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_0_pp|ram_2pt_var_cen:ram
data[0] => data[0]~12.IN1
data[1] => data[1]~11.IN1
data[2] => data[2]~10.IN1
data[3] => data[3]~9.IN1
data[4] => data[4]~8.IN1
data[5] => data[5]~7.IN1
data[6] => data[6]~6.IN1
data[7] => data[7]~5.IN1
data[8] => data[8]~4.IN1
data[9] => data[9]~3.IN1
data[10] => data[10]~2.IN1
data[11] => data[11]~1.IN1
data[12] => data[12]~0.IN1
wren => wren~0.IN1
wraddress[0] => wraddress[0]~1.IN1
wraddress[1] => wraddress[1]~0.IN1
rdaddress[0] => rdaddress[0]~1.IN1
rdaddress[1] => rdaddress[1]~0.IN1
rden => ~NO_FANOUT~
wrclock => wrclock~0.IN1
wrclocken => wrclocken~0.IN1
rdclock => rdclock~0.IN1
rdclocken => rdclocken~0.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_0_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
wren_a => altsyncram_cts1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_cts1:auto_generated.data_a[0]
data_a[1] => altsyncram_cts1:auto_generated.data_a[1]
data_a[2] => altsyncram_cts1:auto_generated.data_a[2]
data_a[3] => altsyncram_cts1:auto_generated.data_a[3]
data_a[4] => altsyncram_cts1:auto_generated.data_a[4]
data_a[5] => altsyncram_cts1:auto_generated.data_a[5]
data_a[6] => altsyncram_cts1:auto_generated.data_a[6]
data_a[7] => altsyncram_cts1:auto_generated.data_a[7]
data_a[8] => altsyncram_cts1:auto_generated.data_a[8]
data_a[9] => altsyncram_cts1:auto_generated.data_a[9]
data_a[10] => altsyncram_cts1:auto_generated.data_a[10]
data_a[11] => altsyncram_cts1:auto_generated.data_a[11]
data_a[12] => altsyncram_cts1:auto_generated.data_a[12]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
address_a[0] => altsyncram_cts1:auto_generated.address_a[0]
address_a[1] => altsyncram_cts1:auto_generated.address_a[1]
address_b[0] => altsyncram_cts1:auto_generated.address_b[0]
address_b[1] => altsyncram_cts1:auto_generated.address_b[1]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_cts1:auto_generated.clock0
clock1 => altsyncram_cts1:auto_generated.clock1
clocken0 => altsyncram_cts1:auto_generated.clocken0
clocken1 => altsyncram_cts1:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_b[0] <= altsyncram_cts1:auto_generated.q_b[0]
q_b[1] <= altsyncram_cts1:auto_generated.q_b[1]
q_b[2] <= altsyncram_cts1:auto_generated.q_b[2]
q_b[3] <= altsyncram_cts1:auto_generated.q_b[3]
q_b[4] <= altsyncram_cts1:auto_generated.q_b[4]
q_b[5] <= altsyncram_cts1:auto_generated.q_b[5]
q_b[6] <= altsyncram_cts1:auto_generated.q_b[6]
q_b[7] <= altsyncram_cts1:auto_generated.q_b[7]
q_b[8] <= altsyncram_cts1:auto_generated.q_b[8]
q_b[9] <= altsyncram_cts1:auto_generated.q_b[9]
q_b[10] <= altsyncram_cts1:auto_generated.q_b[10]
q_b[11] <= altsyncram_cts1:auto_generated.q_b[11]
q_b[12] <= altsyncram_cts1:auto_generated.q_b[12]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_0_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_cts1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_1_pp
data_in[0] => data_in[0]~12.IN1
data_in[1] => data_in[1]~11.IN1
data_in[2] => data_in[2]~10.IN1
data_in[3] => data_in[3]~9.IN1
data_in[4] => data_in[4]~8.IN1
data_in[5] => data_in[5]~7.IN1
data_in[6] => data_in[6]~6.IN1
data_in[7] => data_in[7]~5.IN1
data_in[8] => data_in[8]~4.IN1
data_in[9] => data_in[9]~3.IN1
data_in[10] => data_in[10]~2.IN1
data_in[11] => data_in[11]~1.IN1
data_in[12] => data_in[12]~0.IN1
wr_en => wr_en~0.IN1
addr_in[0] => addr_in[0]~1.IN1
addr_in[1] => addr_in[1]~0.IN1
wr_addr[0] => wr_addr[0]~1.IN1
wr_addr[1] => wr_addr[1]~0.IN1
gclk_en => gclk_en~0.IN1
clk_in => clk_in~0.IN1
clk_out => clk_out~0.IN1
data_out[0] <= ram_2pt_var_cen:ram.q
data_out[1] <= ram_2pt_var_cen:ram.q
data_out[2] <= ram_2pt_var_cen:ram.q
data_out[3] <= ram_2pt_var_cen:ram.q
data_out[4] <= ram_2pt_var_cen:ram.q
data_out[5] <= ram_2pt_var_cen:ram.q
data_out[6] <= ram_2pt_var_cen:ram.q
data_out[7] <= ram_2pt_var_cen:ram.q
data_out[8] <= ram_2pt_var_cen:ram.q
data_out[9] <= ram_2pt_var_cen:ram.q
data_out[10] <= ram_2pt_var_cen:ram.q
data_out[11] <= ram_2pt_var_cen:ram.q
data_out[12] <= ram_2pt_var_cen:ram.q


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_1_pp|ram_2pt_var_cen:ram
data[0] => data[0]~12.IN1
data[1] => data[1]~11.IN1
data[2] => data[2]~10.IN1
data[3] => data[3]~9.IN1
data[4] => data[4]~8.IN1
data[5] => data[5]~7.IN1
data[6] => data[6]~6.IN1
data[7] => data[7]~5.IN1
data[8] => data[8]~4.IN1
data[9] => data[9]~3.IN1
data[10] => data[10]~2.IN1
data[11] => data[11]~1.IN1
data[12] => data[12]~0.IN1
wren => wren~0.IN1
wraddress[0] => wraddress[0]~1.IN1
wraddress[1] => wraddress[1]~0.IN1
rdaddress[0] => rdaddress[0]~1.IN1
rdaddress[1] => rdaddress[1]~0.IN1
rden => ~NO_FANOUT~
wrclock => wrclock~0.IN1
wrclocken => wrclocken~0.IN1
rdclock => rdclock~0.IN1
rdclocken => rdclocken~0.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_1_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
wren_a => altsyncram_cts1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_cts1:auto_generated.data_a[0]
data_a[1] => altsyncram_cts1:auto_generated.data_a[1]
data_a[2] => altsyncram_cts1:auto_generated.data_a[2]
data_a[3] => altsyncram_cts1:auto_generated.data_a[3]
data_a[4] => altsyncram_cts1:auto_generated.data_a[4]
data_a[5] => altsyncram_cts1:auto_generated.data_a[5]
data_a[6] => altsyncram_cts1:auto_generated.data_a[6]
data_a[7] => altsyncram_cts1:auto_generated.data_a[7]
data_a[8] => altsyncram_cts1:auto_generated.data_a[8]
data_a[9] => altsyncram_cts1:auto_generated.data_a[9]
data_a[10] => altsyncram_cts1:auto_generated.data_a[10]
data_a[11] => altsyncram_cts1:auto_generated.data_a[11]
data_a[12] => altsyncram_cts1:auto_generated.data_a[12]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
address_a[0] => altsyncram_cts1:auto_generated.address_a[0]
address_a[1] => altsyncram_cts1:auto_generated.address_a[1]
address_b[0] => altsyncram_cts1:auto_generated.address_b[0]
address_b[1] => altsyncram_cts1:auto_generated.address_b[1]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_cts1:auto_generated.clock0
clock1 => altsyncram_cts1:auto_generated.clock1
clocken0 => altsyncram_cts1:auto_generated.clocken0
clocken1 => altsyncram_cts1:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_b[0] <= altsyncram_cts1:auto_generated.q_b[0]
q_b[1] <= altsyncram_cts1:auto_generated.q_b[1]
q_b[2] <= altsyncram_cts1:auto_generated.q_b[2]
q_b[3] <= altsyncram_cts1:auto_generated.q_b[3]
q_b[4] <= altsyncram_cts1:auto_generated.q_b[4]
q_b[5] <= altsyncram_cts1:auto_generated.q_b[5]
q_b[6] <= altsyncram_cts1:auto_generated.q_b[6]
q_b[7] <= altsyncram_cts1:auto_generated.q_b[7]
q_b[8] <= altsyncram_cts1:auto_generated.q_b[8]
q_b[9] <= altsyncram_cts1:auto_generated.q_b[9]
q_b[10] <= altsyncram_cts1:auto_generated.q_b[10]
q_b[11] <= altsyncram_cts1:auto_generated.q_b[11]
q_b[12] <= altsyncram_cts1:auto_generated.q_b[12]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_1_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_cts1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_2_pp
data_in[0] => data_in[0]~12.IN1
data_in[1] => data_in[1]~11.IN1
data_in[2] => data_in[2]~10.IN1
data_in[3] => data_in[3]~9.IN1
data_in[4] => data_in[4]~8.IN1
data_in[5] => data_in[5]~7.IN1
data_in[6] => data_in[6]~6.IN1
data_in[7] => data_in[7]~5.IN1
data_in[8] => data_in[8]~4.IN1
data_in[9] => data_in[9]~3.IN1
data_in[10] => data_in[10]~2.IN1
data_in[11] => data_in[11]~1.IN1
data_in[12] => data_in[12]~0.IN1
wr_en => wr_en~0.IN1
addr_in[0] => addr_in[0]~1.IN1
addr_in[1] => addr_in[1]~0.IN1
wr_addr[0] => wr_addr[0]~1.IN1
wr_addr[1] => wr_addr[1]~0.IN1
gclk_en => gclk_en~0.IN1
clk_in => clk_in~0.IN1
clk_out => clk_out~0.IN1
data_out[0] <= ram_2pt_var_cen:ram.q
data_out[1] <= ram_2pt_var_cen:ram.q
data_out[2] <= ram_2pt_var_cen:ram.q
data_out[3] <= ram_2pt_var_cen:ram.q
data_out[4] <= ram_2pt_var_cen:ram.q
data_out[5] <= ram_2pt_var_cen:ram.q
data_out[6] <= ram_2pt_var_cen:ram.q
data_out[7] <= ram_2pt_var_cen:ram.q
data_out[8] <= ram_2pt_var_cen:ram.q
data_out[9] <= ram_2pt_var_cen:ram.q
data_out[10] <= ram_2pt_var_cen:ram.q
data_out[11] <= ram_2pt_var_cen:ram.q
data_out[12] <= ram_2pt_var_cen:ram.q


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_2_pp|ram_2pt_var_cen:ram
data[0] => data[0]~12.IN1
data[1] => data[1]~11.IN1
data[2] => data[2]~10.IN1
data[3] => data[3]~9.IN1
data[4] => data[4]~8.IN1
data[5] => data[5]~7.IN1
data[6] => data[6]~6.IN1
data[7] => data[7]~5.IN1
data[8] => data[8]~4.IN1
data[9] => data[9]~3.IN1
data[10] => data[10]~2.IN1
data[11] => data[11]~1.IN1
data[12] => data[12]~0.IN1
wren => wren~0.IN1
wraddress[0] => wraddress[0]~1.IN1
wraddress[1] => wraddress[1]~0.IN1
rdaddress[0] => rdaddress[0]~1.IN1
rdaddress[1] => rdaddress[1]~0.IN1
rden => ~NO_FANOUT~
wrclock => wrclock~0.IN1
wrclocken => wrclocken~0.IN1
rdclock => rdclock~0.IN1
rdclocken => rdclocken~0.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_2_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
wren_a => altsyncram_cts1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_cts1:auto_generated.data_a[0]
data_a[1] => altsyncram_cts1:auto_generated.data_a[1]
data_a[2] => altsyncram_cts1:auto_generated.data_a[2]
data_a[3] => altsyncram_cts1:auto_generated.data_a[3]
data_a[4] => altsyncram_cts1:auto_generated.data_a[4]
data_a[5] => altsyncram_cts1:auto_generated.data_a[5]
data_a[6] => altsyncram_cts1:auto_generated.data_a[6]
data_a[7] => altsyncram_cts1:auto_generated.data_a[7]
data_a[8] => altsyncram_cts1:auto_generated.data_a[8]
data_a[9] => altsyncram_cts1:auto_generated.data_a[9]
data_a[10] => altsyncram_cts1:auto_generated.data_a[10]
data_a[11] => altsyncram_cts1:auto_generated.data_a[11]
data_a[12] => altsyncram_cts1:auto_generated.data_a[12]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
address_a[0] => altsyncram_cts1:auto_generated.address_a[0]
address_a[1] => altsyncram_cts1:auto_generated.address_a[1]
address_b[0] => altsyncram_cts1:auto_generated.address_b[0]
address_b[1] => altsyncram_cts1:auto_generated.address_b[1]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_cts1:auto_generated.clock0
clock1 => altsyncram_cts1:auto_generated.clock1
clocken0 => altsyncram_cts1:auto_generated.clocken0
clocken1 => altsyncram_cts1:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_b[0] <= altsyncram_cts1:auto_generated.q_b[0]
q_b[1] <= altsyncram_cts1:auto_generated.q_b[1]
q_b[2] <= altsyncram_cts1:auto_generated.q_b[2]
q_b[3] <= altsyncram_cts1:auto_generated.q_b[3]
q_b[4] <= altsyncram_cts1:auto_generated.q_b[4]
q_b[5] <= altsyncram_cts1:auto_generated.q_b[5]
q_b[6] <= altsyncram_cts1:auto_generated.q_b[6]
q_b[7] <= altsyncram_cts1:auto_generated.q_b[7]
q_b[8] <= altsyncram_cts1:auto_generated.q_b[8]
q_b[9] <= altsyncram_cts1:auto_generated.q_b[9]
q_b[10] <= altsyncram_cts1:auto_generated.q_b[10]
q_b[11] <= altsyncram_cts1:auto_generated.q_b[11]
q_b[12] <= altsyncram_cts1:auto_generated.q_b[12]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_2_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_cts1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_3_pp
data_in[0] => data_in[0]~12.IN1
data_in[1] => data_in[1]~11.IN1
data_in[2] => data_in[2]~10.IN1
data_in[3] => data_in[3]~9.IN1
data_in[4] => data_in[4]~8.IN1
data_in[5] => data_in[5]~7.IN1
data_in[6] => data_in[6]~6.IN1
data_in[7] => data_in[7]~5.IN1
data_in[8] => data_in[8]~4.IN1
data_in[9] => data_in[9]~3.IN1
data_in[10] => data_in[10]~2.IN1
data_in[11] => data_in[11]~1.IN1
data_in[12] => data_in[12]~0.IN1
wr_en => wr_en~0.IN1
addr_in[0] => addr_in[0]~1.IN1
addr_in[1] => addr_in[1]~0.IN1
wr_addr[0] => wr_addr[0]~1.IN1
wr_addr[1] => wr_addr[1]~0.IN1
gclk_en => gclk_en~0.IN1
clk_in => clk_in~0.IN1
clk_out => clk_out~0.IN1
data_out[0] <= ram_2pt_var_cen:ram.q
data_out[1] <= ram_2pt_var_cen:ram.q
data_out[2] <= ram_2pt_var_cen:ram.q
data_out[3] <= ram_2pt_var_cen:ram.q
data_out[4] <= ram_2pt_var_cen:ram.q
data_out[5] <= ram_2pt_var_cen:ram.q
data_out[6] <= ram_2pt_var_cen:ram.q
data_out[7] <= ram_2pt_var_cen:ram.q
data_out[8] <= ram_2pt_var_cen:ram.q
data_out[9] <= ram_2pt_var_cen:ram.q
data_out[10] <= ram_2pt_var_cen:ram.q
data_out[11] <= ram_2pt_var_cen:ram.q
data_out[12] <= ram_2pt_var_cen:ram.q


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_3_pp|ram_2pt_var_cen:ram
data[0] => data[0]~12.IN1
data[1] => data[1]~11.IN1
data[2] => data[2]~10.IN1
data[3] => data[3]~9.IN1
data[4] => data[4]~8.IN1
data[5] => data[5]~7.IN1
data[6] => data[6]~6.IN1
data[7] => data[7]~5.IN1
data[8] => data[8]~4.IN1
data[9] => data[9]~3.IN1
data[10] => data[10]~2.IN1
data[11] => data[11]~1.IN1
data[12] => data[12]~0.IN1
wren => wren~0.IN1
wraddress[0] => wraddress[0]~1.IN1
wraddress[1] => wraddress[1]~0.IN1
rdaddress[0] => rdaddress[0]~1.IN1
rdaddress[1] => rdaddress[1]~0.IN1
rden => ~NO_FANOUT~
wrclock => wrclock~0.IN1
wrclocken => wrclocken~0.IN1
rdclock => rdclock~0.IN1
rdclocken => rdclocken~0.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_3_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
wren_a => altsyncram_cts1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_cts1:auto_generated.data_a[0]
data_a[1] => altsyncram_cts1:auto_generated.data_a[1]
data_a[2] => altsyncram_cts1:auto_generated.data_a[2]
data_a[3] => altsyncram_cts1:auto_generated.data_a[3]
data_a[4] => altsyncram_cts1:auto_generated.data_a[4]
data_a[5] => altsyncram_cts1:auto_generated.data_a[5]
data_a[6] => altsyncram_cts1:auto_generated.data_a[6]
data_a[7] => altsyncram_cts1:auto_generated.data_a[7]
data_a[8] => altsyncram_cts1:auto_generated.data_a[8]
data_a[9] => altsyncram_cts1:auto_generated.data_a[9]
data_a[10] => altsyncram_cts1:auto_generated.data_a[10]
data_a[11] => altsyncram_cts1:auto_generated.data_a[11]
data_a[12] => altsyncram_cts1:auto_generated.data_a[12]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
address_a[0] => altsyncram_cts1:auto_generated.address_a[0]
address_a[1] => altsyncram_cts1:auto_generated.address_a[1]
address_b[0] => altsyncram_cts1:auto_generated.address_b[0]
address_b[1] => altsyncram_cts1:auto_generated.address_b[1]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_cts1:auto_generated.clock0
clock1 => altsyncram_cts1:auto_generated.clock1
clocken0 => altsyncram_cts1:auto_generated.clocken0
clocken1 => altsyncram_cts1:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_b[0] <= altsyncram_cts1:auto_generated.q_b[0]
q_b[1] <= altsyncram_cts1:auto_generated.q_b[1]
q_b[2] <= altsyncram_cts1:auto_generated.q_b[2]
q_b[3] <= altsyncram_cts1:auto_generated.q_b[3]
q_b[4] <= altsyncram_cts1:auto_generated.q_b[4]
q_b[5] <= altsyncram_cts1:auto_generated.q_b[5]
q_b[6] <= altsyncram_cts1:auto_generated.q_b[6]
q_b[7] <= altsyncram_cts1:auto_generated.q_b[7]
q_b[8] <= altsyncram_cts1:auto_generated.q_b[8]
q_b[9] <= altsyncram_cts1:auto_generated.q_b[9]
q_b[10] <= altsyncram_cts1:auto_generated.q_b[10]
q_b[11] <= altsyncram_cts1:auto_generated.q_b[11]
q_b[12] <= altsyncram_cts1:auto_generated.q_b[12]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_3_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_cts1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_4_pp
data_in[0] => data_in[0]~12.IN1
data_in[1] => data_in[1]~11.IN1
data_in[2] => data_in[2]~10.IN1
data_in[3] => data_in[3]~9.IN1
data_in[4] => data_in[4]~8.IN1
data_in[5] => data_in[5]~7.IN1
data_in[6] => data_in[6]~6.IN1
data_in[7] => data_in[7]~5.IN1
data_in[8] => data_in[8]~4.IN1
data_in[9] => data_in[9]~3.IN1
data_in[10] => data_in[10]~2.IN1
data_in[11] => data_in[11]~1.IN1
data_in[12] => data_in[12]~0.IN1
wr_en => wr_en~0.IN1
addr_in[0] => addr_in[0]~1.IN1
addr_in[1] => addr_in[1]~0.IN1
wr_addr[0] => wr_addr[0]~1.IN1
wr_addr[1] => wr_addr[1]~0.IN1
gclk_en => gclk_en~0.IN1
clk_in => clk_in~0.IN1
clk_out => clk_out~0.IN1
data_out[0] <= ram_2pt_var_cen:ram.q
data_out[1] <= ram_2pt_var_cen:ram.q
data_out[2] <= ram_2pt_var_cen:ram.q
data_out[3] <= ram_2pt_var_cen:ram.q
data_out[4] <= ram_2pt_var_cen:ram.q
data_out[5] <= ram_2pt_var_cen:ram.q
data_out[6] <= ram_2pt_var_cen:ram.q
data_out[7] <= ram_2pt_var_cen:ram.q
data_out[8] <= ram_2pt_var_cen:ram.q
data_out[9] <= ram_2pt_var_cen:ram.q
data_out[10] <= ram_2pt_var_cen:ram.q
data_out[11] <= ram_2pt_var_cen:ram.q
data_out[12] <= ram_2pt_var_cen:ram.q


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_4_pp|ram_2pt_var_cen:ram
data[0] => data[0]~12.IN1
data[1] => data[1]~11.IN1
data[2] => data[2]~10.IN1
data[3] => data[3]~9.IN1
data[4] => data[4]~8.IN1
data[5] => data[5]~7.IN1
data[6] => data[6]~6.IN1
data[7] => data[7]~5.IN1
data[8] => data[8]~4.IN1
data[9] => data[9]~3.IN1
data[10] => data[10]~2.IN1
data[11] => data[11]~1.IN1
data[12] => data[12]~0.IN1
wren => wren~0.IN1
wraddress[0] => wraddress[0]~1.IN1
wraddress[1] => wraddress[1]~0.IN1
rdaddress[0] => rdaddress[0]~1.IN1
rdaddress[1] => rdaddress[1]~0.IN1
rden => ~NO_FANOUT~
wrclock => wrclock~0.IN1
wrclocken => wrclocken~0.IN1
rdclock => rdclock~0.IN1
rdclocken => rdclocken~0.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_4_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
wren_a => altsyncram_cts1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_cts1:auto_generated.data_a[0]
data_a[1] => altsyncram_cts1:auto_generated.data_a[1]
data_a[2] => altsyncram_cts1:auto_generated.data_a[2]
data_a[3] => altsyncram_cts1:auto_generated.data_a[3]
data_a[4] => altsyncram_cts1:auto_generated.data_a[4]
data_a[5] => altsyncram_cts1:auto_generated.data_a[5]
data_a[6] => altsyncram_cts1:auto_generated.data_a[6]
data_a[7] => altsyncram_cts1:auto_generated.data_a[7]
data_a[8] => altsyncram_cts1:auto_generated.data_a[8]
data_a[9] => altsyncram_cts1:auto_generated.data_a[9]
data_a[10] => altsyncram_cts1:auto_generated.data_a[10]
data_a[11] => altsyncram_cts1:auto_generated.data_a[11]
data_a[12] => altsyncram_cts1:auto_generated.data_a[12]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
address_a[0] => altsyncram_cts1:auto_generated.address_a[0]
address_a[1] => altsyncram_cts1:auto_generated.address_a[1]
address_b[0] => altsyncram_cts1:auto_generated.address_b[0]
address_b[1] => altsyncram_cts1:auto_generated.address_b[1]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_cts1:auto_generated.clock0
clock1 => altsyncram_cts1:auto_generated.clock1
clocken0 => altsyncram_cts1:auto_generated.clocken0
clocken1 => altsyncram_cts1:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_b[0] <= altsyncram_cts1:auto_generated.q_b[0]
q_b[1] <= altsyncram_cts1:auto_generated.q_b[1]
q_b[2] <= altsyncram_cts1:auto_generated.q_b[2]
q_b[3] <= altsyncram_cts1:auto_generated.q_b[3]
q_b[4] <= altsyncram_cts1:auto_generated.q_b[4]
q_b[5] <= altsyncram_cts1:auto_generated.q_b[5]
q_b[6] <= altsyncram_cts1:auto_generated.q_b[6]
q_b[7] <= altsyncram_cts1:auto_generated.q_b[7]
q_b[8] <= altsyncram_cts1:auto_generated.q_b[8]
q_b[9] <= altsyncram_cts1:auto_generated.q_b[9]
q_b[10] <= altsyncram_cts1:auto_generated.q_b[10]
q_b[11] <= altsyncram_cts1:auto_generated.q_b[11]
q_b[12] <= altsyncram_cts1:auto_generated.q_b[12]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_4_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_cts1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_5_pp
data_in[0] => data_in[0]~12.IN1
data_in[1] => data_in[1]~11.IN1
data_in[2] => data_in[2]~10.IN1
data_in[3] => data_in[3]~9.IN1
data_in[4] => data_in[4]~8.IN1
data_in[5] => data_in[5]~7.IN1
data_in[6] => data_in[6]~6.IN1
data_in[7] => data_in[7]~5.IN1
data_in[8] => data_in[8]~4.IN1
data_in[9] => data_in[9]~3.IN1
data_in[10] => data_in[10]~2.IN1
data_in[11] => data_in[11]~1.IN1
data_in[12] => data_in[12]~0.IN1
wr_en => wr_en~0.IN1
addr_in[0] => addr_in[0]~1.IN1
addr_in[1] => addr_in[1]~0.IN1
wr_addr[0] => wr_addr[0]~1.IN1
wr_addr[1] => wr_addr[1]~0.IN1
gclk_en => gclk_en~0.IN1
clk_in => clk_in~0.IN1
clk_out => clk_out~0.IN1
data_out[0] <= ram_2pt_var_cen:ram.q
data_out[1] <= ram_2pt_var_cen:ram.q
data_out[2] <= ram_2pt_var_cen:ram.q
data_out[3] <= ram_2pt_var_cen:ram.q
data_out[4] <= ram_2pt_var_cen:ram.q
data_out[5] <= ram_2pt_var_cen:ram.q
data_out[6] <= ram_2pt_var_cen:ram.q
data_out[7] <= ram_2pt_var_cen:ram.q
data_out[8] <= ram_2pt_var_cen:ram.q
data_out[9] <= ram_2pt_var_cen:ram.q
data_out[10] <= ram_2pt_var_cen:ram.q
data_out[11] <= ram_2pt_var_cen:ram.q
data_out[12] <= ram_2pt_var_cen:ram.q


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_5_pp|ram_2pt_var_cen:ram
data[0] => data[0]~12.IN1
data[1] => data[1]~11.IN1
data[2] => data[2]~10.IN1
data[3] => data[3]~9.IN1
data[4] => data[4]~8.IN1
data[5] => data[5]~7.IN1
data[6] => data[6]~6.IN1
data[7] => data[7]~5.IN1
data[8] => data[8]~4.IN1
data[9] => data[9]~3.IN1
data[10] => data[10]~2.IN1
data[11] => data[11]~1.IN1
data[12] => data[12]~0.IN1
wren => wren~0.IN1
wraddress[0] => wraddress[0]~1.IN1
wraddress[1] => wraddress[1]~0.IN1
rdaddress[0] => rdaddress[0]~1.IN1
rdaddress[1] => rdaddress[1]~0.IN1
rden => ~NO_FANOUT~
wrclock => wrclock~0.IN1
wrclocken => wrclocken~0.IN1
rdclock => rdclock~0.IN1
rdclocken => rdclocken~0.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_5_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
wren_a => altsyncram_cts1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_cts1:auto_generated.data_a[0]
data_a[1] => altsyncram_cts1:auto_generated.data_a[1]
data_a[2] => altsyncram_cts1:auto_generated.data_a[2]
data_a[3] => altsyncram_cts1:auto_generated.data_a[3]
data_a[4] => altsyncram_cts1:auto_generated.data_a[4]
data_a[5] => altsyncram_cts1:auto_generated.data_a[5]
data_a[6] => altsyncram_cts1:auto_generated.data_a[6]
data_a[7] => altsyncram_cts1:auto_generated.data_a[7]
data_a[8] => altsyncram_cts1:auto_generated.data_a[8]
data_a[9] => altsyncram_cts1:auto_generated.data_a[9]
data_a[10] => altsyncram_cts1:auto_generated.data_a[10]
data_a[11] => altsyncram_cts1:auto_generated.data_a[11]
data_a[12] => altsyncram_cts1:auto_generated.data_a[12]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
address_a[0] => altsyncram_cts1:auto_generated.address_a[0]
address_a[1] => altsyncram_cts1:auto_generated.address_a[1]
address_b[0] => altsyncram_cts1:auto_generated.address_b[0]
address_b[1] => altsyncram_cts1:auto_generated.address_b[1]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_cts1:auto_generated.clock0
clock1 => altsyncram_cts1:auto_generated.clock1
clocken0 => altsyncram_cts1:auto_generated.clocken0
clocken1 => altsyncram_cts1:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_b[0] <= altsyncram_cts1:auto_generated.q_b[0]
q_b[1] <= altsyncram_cts1:auto_generated.q_b[1]
q_b[2] <= altsyncram_cts1:auto_generated.q_b[2]
q_b[3] <= altsyncram_cts1:auto_generated.q_b[3]
q_b[4] <= altsyncram_cts1:auto_generated.q_b[4]
q_b[5] <= altsyncram_cts1:auto_generated.q_b[5]
q_b[6] <= altsyncram_cts1:auto_generated.q_b[6]
q_b[7] <= altsyncram_cts1:auto_generated.q_b[7]
q_b[8] <= altsyncram_cts1:auto_generated.q_b[8]
q_b[9] <= altsyncram_cts1:auto_generated.q_b[9]
q_b[10] <= altsyncram_cts1:auto_generated.q_b[10]
q_b[11] <= altsyncram_cts1:auto_generated.q_b[11]
q_b[12] <= altsyncram_cts1:auto_generated.q_b[12]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_5_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_cts1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_6_pp
data_in[0] => data_in[0]~12.IN1
data_in[1] => data_in[1]~11.IN1
data_in[2] => data_in[2]~10.IN1
data_in[3] => data_in[3]~9.IN1
data_in[4] => data_in[4]~8.IN1
data_in[5] => data_in[5]~7.IN1
data_in[6] => data_in[6]~6.IN1
data_in[7] => data_in[7]~5.IN1
data_in[8] => data_in[8]~4.IN1
data_in[9] => data_in[9]~3.IN1
data_in[10] => data_in[10]~2.IN1
data_in[11] => data_in[11]~1.IN1
data_in[12] => data_in[12]~0.IN1
wr_en => wr_en~0.IN1
addr_in[0] => addr_in[0]~1.IN1
addr_in[1] => addr_in[1]~0.IN1
wr_addr[0] => wr_addr[0]~1.IN1
wr_addr[1] => wr_addr[1]~0.IN1
gclk_en => gclk_en~0.IN1
clk_in => clk_in~0.IN1
clk_out => clk_out~0.IN1
data_out[0] <= ram_2pt_var_cen:ram.q
data_out[1] <= ram_2pt_var_cen:ram.q
data_out[2] <= ram_2pt_var_cen:ram.q
data_out[3] <= ram_2pt_var_cen:ram.q
data_out[4] <= ram_2pt_var_cen:ram.q
data_out[5] <= ram_2pt_var_cen:ram.q
data_out[6] <= ram_2pt_var_cen:ram.q
data_out[7] <= ram_2pt_var_cen:ram.q
data_out[8] <= ram_2pt_var_cen:ram.q
data_out[9] <= ram_2pt_var_cen:ram.q
data_out[10] <= ram_2pt_var_cen:ram.q
data_out[11] <= ram_2pt_var_cen:ram.q
data_out[12] <= ram_2pt_var_cen:ram.q


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_6_pp|ram_2pt_var_cen:ram
data[0] => data[0]~12.IN1
data[1] => data[1]~11.IN1
data[2] => data[2]~10.IN1
data[3] => data[3]~9.IN1
data[4] => data[4]~8.IN1
data[5] => data[5]~7.IN1
data[6] => data[6]~6.IN1
data[7] => data[7]~5.IN1
data[8] => data[8]~4.IN1
data[9] => data[9]~3.IN1
data[10] => data[10]~2.IN1
data[11] => data[11]~1.IN1
data[12] => data[12]~0.IN1
wren => wren~0.IN1
wraddress[0] => wraddress[0]~1.IN1
wraddress[1] => wraddress[1]~0.IN1
rdaddress[0] => rdaddress[0]~1.IN1
rdaddress[1] => rdaddress[1]~0.IN1
rden => ~NO_FANOUT~
wrclock => wrclock~0.IN1
wrclocken => wrclocken~0.IN1
rdclock => rdclock~0.IN1
rdclocken => rdclocken~0.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_6_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
wren_a => altsyncram_cts1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_cts1:auto_generated.data_a[0]
data_a[1] => altsyncram_cts1:auto_generated.data_a[1]
data_a[2] => altsyncram_cts1:auto_generated.data_a[2]
data_a[3] => altsyncram_cts1:auto_generated.data_a[3]
data_a[4] => altsyncram_cts1:auto_generated.data_a[4]
data_a[5] => altsyncram_cts1:auto_generated.data_a[5]
data_a[6] => altsyncram_cts1:auto_generated.data_a[6]
data_a[7] => altsyncram_cts1:auto_generated.data_a[7]
data_a[8] => altsyncram_cts1:auto_generated.data_a[8]
data_a[9] => altsyncram_cts1:auto_generated.data_a[9]
data_a[10] => altsyncram_cts1:auto_generated.data_a[10]
data_a[11] => altsyncram_cts1:auto_generated.data_a[11]
data_a[12] => altsyncram_cts1:auto_generated.data_a[12]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
address_a[0] => altsyncram_cts1:auto_generated.address_a[0]
address_a[1] => altsyncram_cts1:auto_generated.address_a[1]
address_b[0] => altsyncram_cts1:auto_generated.address_b[0]
address_b[1] => altsyncram_cts1:auto_generated.address_b[1]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_cts1:auto_generated.clock0
clock1 => altsyncram_cts1:auto_generated.clock1
clocken0 => altsyncram_cts1:auto_generated.clocken0
clocken1 => altsyncram_cts1:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_b[0] <= altsyncram_cts1:auto_generated.q_b[0]
q_b[1] <= altsyncram_cts1:auto_generated.q_b[1]
q_b[2] <= altsyncram_cts1:auto_generated.q_b[2]
q_b[3] <= altsyncram_cts1:auto_generated.q_b[3]
q_b[4] <= altsyncram_cts1:auto_generated.q_b[4]
q_b[5] <= altsyncram_cts1:auto_generated.q_b[5]
q_b[6] <= altsyncram_cts1:auto_generated.q_b[6]
q_b[7] <= altsyncram_cts1:auto_generated.q_b[7]
q_b[8] <= altsyncram_cts1:auto_generated.q_b[8]
q_b[9] <= altsyncram_cts1:auto_generated.q_b[9]
q_b[10] <= altsyncram_cts1:auto_generated.q_b[10]
q_b[11] <= altsyncram_cts1:auto_generated.q_b[11]
q_b[12] <= altsyncram_cts1:auto_generated.q_b[12]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_6_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_cts1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_7_pp
data_in[0] => data_in[0]~12.IN1
data_in[1] => data_in[1]~11.IN1
data_in[2] => data_in[2]~10.IN1
data_in[3] => data_in[3]~9.IN1
data_in[4] => data_in[4]~8.IN1
data_in[5] => data_in[5]~7.IN1
data_in[6] => data_in[6]~6.IN1
data_in[7] => data_in[7]~5.IN1
data_in[8] => data_in[8]~4.IN1
data_in[9] => data_in[9]~3.IN1
data_in[10] => data_in[10]~2.IN1
data_in[11] => data_in[11]~1.IN1
data_in[12] => data_in[12]~0.IN1
wr_en => wr_en~0.IN1
addr_in[0] => addr_in[0]~1.IN1
addr_in[1] => addr_in[1]~0.IN1
wr_addr[0] => wr_addr[0]~1.IN1
wr_addr[1] => wr_addr[1]~0.IN1
gclk_en => gclk_en~0.IN1
clk_in => clk_in~0.IN1
clk_out => clk_out~0.IN1
data_out[0] <= ram_2pt_var_cen:ram.q
data_out[1] <= ram_2pt_var_cen:ram.q
data_out[2] <= ram_2pt_var_cen:ram.q
data_out[3] <= ram_2pt_var_cen:ram.q
data_out[4] <= ram_2pt_var_cen:ram.q
data_out[5] <= ram_2pt_var_cen:ram.q
data_out[6] <= ram_2pt_var_cen:ram.q
data_out[7] <= ram_2pt_var_cen:ram.q
data_out[8] <= ram_2pt_var_cen:ram.q
data_out[9] <= ram_2pt_var_cen:ram.q
data_out[10] <= ram_2pt_var_cen:ram.q
data_out[11] <= ram_2pt_var_cen:ram.q
data_out[12] <= ram_2pt_var_cen:ram.q


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_7_pp|ram_2pt_var_cen:ram
data[0] => data[0]~12.IN1
data[1] => data[1]~11.IN1
data[2] => data[2]~10.IN1
data[3] => data[3]~9.IN1
data[4] => data[4]~8.IN1
data[5] => data[5]~7.IN1
data[6] => data[6]~6.IN1
data[7] => data[7]~5.IN1
data[8] => data[8]~4.IN1
data[9] => data[9]~3.IN1
data[10] => data[10]~2.IN1
data[11] => data[11]~1.IN1
data[12] => data[12]~0.IN1
wren => wren~0.IN1
wraddress[0] => wraddress[0]~1.IN1
wraddress[1] => wraddress[1]~0.IN1
rdaddress[0] => rdaddress[0]~1.IN1
rdaddress[1] => rdaddress[1]~0.IN1
rden => ~NO_FANOUT~
wrclock => wrclock~0.IN1
wrclocken => wrclocken~0.IN1
rdclock => rdclock~0.IN1
rdclocken => rdclocken~0.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_7_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
wren_a => altsyncram_cts1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_cts1:auto_generated.data_a[0]
data_a[1] => altsyncram_cts1:auto_generated.data_a[1]
data_a[2] => altsyncram_cts1:auto_generated.data_a[2]
data_a[3] => altsyncram_cts1:auto_generated.data_a[3]
data_a[4] => altsyncram_cts1:auto_generated.data_a[4]
data_a[5] => altsyncram_cts1:auto_generated.data_a[5]
data_a[6] => altsyncram_cts1:auto_generated.data_a[6]
data_a[7] => altsyncram_cts1:auto_generated.data_a[7]
data_a[8] => altsyncram_cts1:auto_generated.data_a[8]
data_a[9] => altsyncram_cts1:auto_generated.data_a[9]
data_a[10] => altsyncram_cts1:auto_generated.data_a[10]
data_a[11] => altsyncram_cts1:auto_generated.data_a[11]
data_a[12] => altsyncram_cts1:auto_generated.data_a[12]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
address_a[0] => altsyncram_cts1:auto_generated.address_a[0]
address_a[1] => altsyncram_cts1:auto_generated.address_a[1]
address_b[0] => altsyncram_cts1:auto_generated.address_b[0]
address_b[1] => altsyncram_cts1:auto_generated.address_b[1]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_cts1:auto_generated.clock0
clock1 => altsyncram_cts1:auto_generated.clock1
clocken0 => altsyncram_cts1:auto_generated.clocken0
clocken1 => altsyncram_cts1:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_b[0] <= altsyncram_cts1:auto_generated.q_b[0]
q_b[1] <= altsyncram_cts1:auto_generated.q_b[1]
q_b[2] <= altsyncram_cts1:auto_generated.q_b[2]
q_b[3] <= altsyncram_cts1:auto_generated.q_b[3]
q_b[4] <= altsyncram_cts1:auto_generated.q_b[4]
q_b[5] <= altsyncram_cts1:auto_generated.q_b[5]
q_b[6] <= altsyncram_cts1:auto_generated.q_b[6]
q_b[7] <= altsyncram_cts1:auto_generated.q_b[7]
q_b[8] <= altsyncram_cts1:auto_generated.q_b[8]
q_b[9] <= altsyncram_cts1:auto_generated.q_b[9]
q_b[10] <= altsyncram_cts1:auto_generated.q_b[10]
q_b[11] <= altsyncram_cts1:auto_generated.q_b[11]
q_b[12] <= altsyncram_cts1:auto_generated.q_b[12]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_7_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_cts1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_8_pp
data_in[0] => data_in[0]~12.IN1
data_in[1] => data_in[1]~11.IN1
data_in[2] => data_in[2]~10.IN1
data_in[3] => data_in[3]~9.IN1
data_in[4] => data_in[4]~8.IN1
data_in[5] => data_in[5]~7.IN1
data_in[6] => data_in[6]~6.IN1
data_in[7] => data_in[7]~5.IN1
data_in[8] => data_in[8]~4.IN1
data_in[9] => data_in[9]~3.IN1
data_in[10] => data_in[10]~2.IN1
data_in[11] => data_in[11]~1.IN1
data_in[12] => data_in[12]~0.IN1
wr_en => wr_en~0.IN1
addr_in[0] => addr_in[0]~1.IN1
addr_in[1] => addr_in[1]~0.IN1
wr_addr[0] => wr_addr[0]~1.IN1
wr_addr[1] => wr_addr[1]~0.IN1
gclk_en => gclk_en~0.IN1
clk_in => clk_in~0.IN1
clk_out => clk_out~0.IN1
data_out[0] <= ram_2pt_var_cen:ram.q
data_out[1] <= ram_2pt_var_cen:ram.q
data_out[2] <= ram_2pt_var_cen:ram.q
data_out[3] <= ram_2pt_var_cen:ram.q
data_out[4] <= ram_2pt_var_cen:ram.q
data_out[5] <= ram_2pt_var_cen:ram.q
data_out[6] <= ram_2pt_var_cen:ram.q
data_out[7] <= ram_2pt_var_cen:ram.q
data_out[8] <= ram_2pt_var_cen:ram.q
data_out[9] <= ram_2pt_var_cen:ram.q
data_out[10] <= ram_2pt_var_cen:ram.q
data_out[11] <= ram_2pt_var_cen:ram.q
data_out[12] <= ram_2pt_var_cen:ram.q


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_8_pp|ram_2pt_var_cen:ram
data[0] => data[0]~12.IN1
data[1] => data[1]~11.IN1
data[2] => data[2]~10.IN1
data[3] => data[3]~9.IN1
data[4] => data[4]~8.IN1
data[5] => data[5]~7.IN1
data[6] => data[6]~6.IN1
data[7] => data[7]~5.IN1
data[8] => data[8]~4.IN1
data[9] => data[9]~3.IN1
data[10] => data[10]~2.IN1
data[11] => data[11]~1.IN1
data[12] => data[12]~0.IN1
wren => wren~0.IN1
wraddress[0] => wraddress[0]~1.IN1
wraddress[1] => wraddress[1]~0.IN1
rdaddress[0] => rdaddress[0]~1.IN1
rdaddress[1] => rdaddress[1]~0.IN1
rden => ~NO_FANOUT~
wrclock => wrclock~0.IN1
wrclocken => wrclocken~0.IN1
rdclock => rdclock~0.IN1
rdclocken => rdclocken~0.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_8_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
wren_a => altsyncram_cts1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_cts1:auto_generated.data_a[0]
data_a[1] => altsyncram_cts1:auto_generated.data_a[1]
data_a[2] => altsyncram_cts1:auto_generated.data_a[2]
data_a[3] => altsyncram_cts1:auto_generated.data_a[3]
data_a[4] => altsyncram_cts1:auto_generated.data_a[4]
data_a[5] => altsyncram_cts1:auto_generated.data_a[5]
data_a[6] => altsyncram_cts1:auto_generated.data_a[6]
data_a[7] => altsyncram_cts1:auto_generated.data_a[7]
data_a[8] => altsyncram_cts1:auto_generated.data_a[8]
data_a[9] => altsyncram_cts1:auto_generated.data_a[9]
data_a[10] => altsyncram_cts1:auto_generated.data_a[10]
data_a[11] => altsyncram_cts1:auto_generated.data_a[11]
data_a[12] => altsyncram_cts1:auto_generated.data_a[12]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
address_a[0] => altsyncram_cts1:auto_generated.address_a[0]
address_a[1] => altsyncram_cts1:auto_generated.address_a[1]
address_b[0] => altsyncram_cts1:auto_generated.address_b[0]
address_b[1] => altsyncram_cts1:auto_generated.address_b[1]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_cts1:auto_generated.clock0
clock1 => altsyncram_cts1:auto_generated.clock1
clocken0 => altsyncram_cts1:auto_generated.clocken0
clocken1 => altsyncram_cts1:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_b[0] <= altsyncram_cts1:auto_generated.q_b[0]
q_b[1] <= altsyncram_cts1:auto_generated.q_b[1]
q_b[2] <= altsyncram_cts1:auto_generated.q_b[2]
q_b[3] <= altsyncram_cts1:auto_generated.q_b[3]
q_b[4] <= altsyncram_cts1:auto_generated.q_b[4]
q_b[5] <= altsyncram_cts1:auto_generated.q_b[5]
q_b[6] <= altsyncram_cts1:auto_generated.q_b[6]
q_b[7] <= altsyncram_cts1:auto_generated.q_b[7]
q_b[8] <= altsyncram_cts1:auto_generated.q_b[8]
q_b[9] <= altsyncram_cts1:auto_generated.q_b[9]
q_b[10] <= altsyncram_cts1:auto_generated.q_b[10]
q_b[11] <= altsyncram_cts1:auto_generated.q_b[11]
q_b[12] <= altsyncram_cts1:auto_generated.q_b[12]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_8_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_cts1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_9_pp
data_in[0] => data_in[0]~12.IN1
data_in[1] => data_in[1]~11.IN1
data_in[2] => data_in[2]~10.IN1
data_in[3] => data_in[3]~9.IN1
data_in[4] => data_in[4]~8.IN1
data_in[5] => data_in[5]~7.IN1
data_in[6] => data_in[6]~6.IN1
data_in[7] => data_in[7]~5.IN1
data_in[8] => data_in[8]~4.IN1
data_in[9] => data_in[9]~3.IN1
data_in[10] => data_in[10]~2.IN1
data_in[11] => data_in[11]~1.IN1
data_in[12] => data_in[12]~0.IN1
wr_en => wr_en~0.IN1
addr_in[0] => addr_in[0]~1.IN1
addr_in[1] => addr_in[1]~0.IN1
wr_addr[0] => wr_addr[0]~1.IN1
wr_addr[1] => wr_addr[1]~0.IN1
gclk_en => gclk_en~0.IN1
clk_in => clk_in~0.IN1
clk_out => clk_out~0.IN1
data_out[0] <= ram_2pt_var_cen:ram.q
data_out[1] <= ram_2pt_var_cen:ram.q
data_out[2] <= ram_2pt_var_cen:ram.q
data_out[3] <= ram_2pt_var_cen:ram.q
data_out[4] <= ram_2pt_var_cen:ram.q
data_out[5] <= ram_2pt_var_cen:ram.q
data_out[6] <= ram_2pt_var_cen:ram.q
data_out[7] <= ram_2pt_var_cen:ram.q
data_out[8] <= ram_2pt_var_cen:ram.q
data_out[9] <= ram_2pt_var_cen:ram.q
data_out[10] <= ram_2pt_var_cen:ram.q
data_out[11] <= ram_2pt_var_cen:ram.q
data_out[12] <= ram_2pt_var_cen:ram.q


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_9_pp|ram_2pt_var_cen:ram
data[0] => data[0]~12.IN1
data[1] => data[1]~11.IN1
data[2] => data[2]~10.IN1
data[3] => data[3]~9.IN1
data[4] => data[4]~8.IN1
data[5] => data[5]~7.IN1
data[6] => data[6]~6.IN1
data[7] => data[7]~5.IN1
data[8] => data[8]~4.IN1
data[9] => data[9]~3.IN1
data[10] => data[10]~2.IN1
data[11] => data[11]~1.IN1
data[12] => data[12]~0.IN1
wren => wren~0.IN1
wraddress[0] => wraddress[0]~1.IN1
wraddress[1] => wraddress[1]~0.IN1
rdaddress[0] => rdaddress[0]~1.IN1
rdaddress[1] => rdaddress[1]~0.IN1
rden => ~NO_FANOUT~
wrclock => wrclock~0.IN1
wrclocken => wrclocken~0.IN1
rdclock => rdclock~0.IN1
rdclocken => rdclocken~0.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_9_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
wren_a => altsyncram_cts1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_cts1:auto_generated.data_a[0]
data_a[1] => altsyncram_cts1:auto_generated.data_a[1]
data_a[2] => altsyncram_cts1:auto_generated.data_a[2]
data_a[3] => altsyncram_cts1:auto_generated.data_a[3]
data_a[4] => altsyncram_cts1:auto_generated.data_a[4]
data_a[5] => altsyncram_cts1:auto_generated.data_a[5]
data_a[6] => altsyncram_cts1:auto_generated.data_a[6]
data_a[7] => altsyncram_cts1:auto_generated.data_a[7]
data_a[8] => altsyncram_cts1:auto_generated.data_a[8]
data_a[9] => altsyncram_cts1:auto_generated.data_a[9]
data_a[10] => altsyncram_cts1:auto_generated.data_a[10]
data_a[11] => altsyncram_cts1:auto_generated.data_a[11]
data_a[12] => altsyncram_cts1:auto_generated.data_a[12]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
address_a[0] => altsyncram_cts1:auto_generated.address_a[0]
address_a[1] => altsyncram_cts1:auto_generated.address_a[1]
address_b[0] => altsyncram_cts1:auto_generated.address_b[0]
address_b[1] => altsyncram_cts1:auto_generated.address_b[1]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_cts1:auto_generated.clock0
clock1 => altsyncram_cts1:auto_generated.clock1
clocken0 => altsyncram_cts1:auto_generated.clocken0
clocken1 => altsyncram_cts1:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_b[0] <= altsyncram_cts1:auto_generated.q_b[0]
q_b[1] <= altsyncram_cts1:auto_generated.q_b[1]
q_b[2] <= altsyncram_cts1:auto_generated.q_b[2]
q_b[3] <= altsyncram_cts1:auto_generated.q_b[3]
q_b[4] <= altsyncram_cts1:auto_generated.q_b[4]
q_b[5] <= altsyncram_cts1:auto_generated.q_b[5]
q_b[6] <= altsyncram_cts1:auto_generated.q_b[6]
q_b[7] <= altsyncram_cts1:auto_generated.q_b[7]
q_b[8] <= altsyncram_cts1:auto_generated.q_b[8]
q_b[9] <= altsyncram_cts1:auto_generated.q_b[9]
q_b[10] <= altsyncram_cts1:auto_generated.q_b[10]
q_b[11] <= altsyncram_cts1:auto_generated.q_b[11]
q_b[12] <= altsyncram_cts1:auto_generated.q_b[12]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_9_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_cts1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_10_pp
data_in[0] => data_in[0]~12.IN1
data_in[1] => data_in[1]~11.IN1
data_in[2] => data_in[2]~10.IN1
data_in[3] => data_in[3]~9.IN1
data_in[4] => data_in[4]~8.IN1
data_in[5] => data_in[5]~7.IN1
data_in[6] => data_in[6]~6.IN1
data_in[7] => data_in[7]~5.IN1
data_in[8] => data_in[8]~4.IN1
data_in[9] => data_in[9]~3.IN1
data_in[10] => data_in[10]~2.IN1
data_in[11] => data_in[11]~1.IN1
data_in[12] => data_in[12]~0.IN1
wr_en => wr_en~0.IN1
addr_in[0] => addr_in[0]~1.IN1
addr_in[1] => addr_in[1]~0.IN1
wr_addr[0] => wr_addr[0]~1.IN1
wr_addr[1] => wr_addr[1]~0.IN1
gclk_en => gclk_en~0.IN1
clk_in => clk_in~0.IN1
clk_out => clk_out~0.IN1
data_out[0] <= ram_2pt_var_cen:ram.q
data_out[1] <= ram_2pt_var_cen:ram.q
data_out[2] <= ram_2pt_var_cen:ram.q
data_out[3] <= ram_2pt_var_cen:ram.q
data_out[4] <= ram_2pt_var_cen:ram.q
data_out[5] <= ram_2pt_var_cen:ram.q
data_out[6] <= ram_2pt_var_cen:ram.q
data_out[7] <= ram_2pt_var_cen:ram.q
data_out[8] <= ram_2pt_var_cen:ram.q
data_out[9] <= ram_2pt_var_cen:ram.q
data_out[10] <= ram_2pt_var_cen:ram.q
data_out[11] <= ram_2pt_var_cen:ram.q
data_out[12] <= ram_2pt_var_cen:ram.q


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_10_pp|ram_2pt_var_cen:ram
data[0] => data[0]~12.IN1
data[1] => data[1]~11.IN1
data[2] => data[2]~10.IN1
data[3] => data[3]~9.IN1
data[4] => data[4]~8.IN1
data[5] => data[5]~7.IN1
data[6] => data[6]~6.IN1
data[7] => data[7]~5.IN1
data[8] => data[8]~4.IN1
data[9] => data[9]~3.IN1
data[10] => data[10]~2.IN1
data[11] => data[11]~1.IN1
data[12] => data[12]~0.IN1
wren => wren~0.IN1
wraddress[0] => wraddress[0]~1.IN1
wraddress[1] => wraddress[1]~0.IN1
rdaddress[0] => rdaddress[0]~1.IN1
rdaddress[1] => rdaddress[1]~0.IN1
rden => ~NO_FANOUT~
wrclock => wrclock~0.IN1
wrclocken => wrclocken~0.IN1
rdclock => rdclock~0.IN1
rdclocken => rdclocken~0.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_10_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
wren_a => altsyncram_cts1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_cts1:auto_generated.data_a[0]
data_a[1] => altsyncram_cts1:auto_generated.data_a[1]
data_a[2] => altsyncram_cts1:auto_generated.data_a[2]
data_a[3] => altsyncram_cts1:auto_generated.data_a[3]
data_a[4] => altsyncram_cts1:auto_generated.data_a[4]
data_a[5] => altsyncram_cts1:auto_generated.data_a[5]
data_a[6] => altsyncram_cts1:auto_generated.data_a[6]
data_a[7] => altsyncram_cts1:auto_generated.data_a[7]
data_a[8] => altsyncram_cts1:auto_generated.data_a[8]
data_a[9] => altsyncram_cts1:auto_generated.data_a[9]
data_a[10] => altsyncram_cts1:auto_generated.data_a[10]
data_a[11] => altsyncram_cts1:auto_generated.data_a[11]
data_a[12] => altsyncram_cts1:auto_generated.data_a[12]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
address_a[0] => altsyncram_cts1:auto_generated.address_a[0]
address_a[1] => altsyncram_cts1:auto_generated.address_a[1]
address_b[0] => altsyncram_cts1:auto_generated.address_b[0]
address_b[1] => altsyncram_cts1:auto_generated.address_b[1]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_cts1:auto_generated.clock0
clock1 => altsyncram_cts1:auto_generated.clock1
clocken0 => altsyncram_cts1:auto_generated.clocken0
clocken1 => altsyncram_cts1:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_b[0] <= altsyncram_cts1:auto_generated.q_b[0]
q_b[1] <= altsyncram_cts1:auto_generated.q_b[1]
q_b[2] <= altsyncram_cts1:auto_generated.q_b[2]
q_b[3] <= altsyncram_cts1:auto_generated.q_b[3]
q_b[4] <= altsyncram_cts1:auto_generated.q_b[4]
q_b[5] <= altsyncram_cts1:auto_generated.q_b[5]
q_b[6] <= altsyncram_cts1:auto_generated.q_b[6]
q_b[7] <= altsyncram_cts1:auto_generated.q_b[7]
q_b[8] <= altsyncram_cts1:auto_generated.q_b[8]
q_b[9] <= altsyncram_cts1:auto_generated.q_b[9]
q_b[10] <= altsyncram_cts1:auto_generated.q_b[10]
q_b[11] <= altsyncram_cts1:auto_generated.q_b[11]
q_b[12] <= altsyncram_cts1:auto_generated.q_b[12]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_10_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_cts1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_11_pp
data_in[0] => data_in[0]~12.IN1
data_in[1] => data_in[1]~11.IN1
data_in[2] => data_in[2]~10.IN1
data_in[3] => data_in[3]~9.IN1
data_in[4] => data_in[4]~8.IN1
data_in[5] => data_in[5]~7.IN1
data_in[6] => data_in[6]~6.IN1
data_in[7] => data_in[7]~5.IN1
data_in[8] => data_in[8]~4.IN1
data_in[9] => data_in[9]~3.IN1
data_in[10] => data_in[10]~2.IN1
data_in[11] => data_in[11]~1.IN1
data_in[12] => data_in[12]~0.IN1
wr_en => wr_en~0.IN1
addr_in[0] => addr_in[0]~1.IN1
addr_in[1] => addr_in[1]~0.IN1
wr_addr[0] => wr_addr[0]~1.IN1
wr_addr[1] => wr_addr[1]~0.IN1
gclk_en => gclk_en~0.IN1
clk_in => clk_in~0.IN1
clk_out => clk_out~0.IN1
data_out[0] <= ram_2pt_var_cen:ram.q
data_out[1] <= ram_2pt_var_cen:ram.q
data_out[2] <= ram_2pt_var_cen:ram.q
data_out[3] <= ram_2pt_var_cen:ram.q
data_out[4] <= ram_2pt_var_cen:ram.q
data_out[5] <= ram_2pt_var_cen:ram.q
data_out[6] <= ram_2pt_var_cen:ram.q
data_out[7] <= ram_2pt_var_cen:ram.q
data_out[8] <= ram_2pt_var_cen:ram.q
data_out[9] <= ram_2pt_var_cen:ram.q
data_out[10] <= ram_2pt_var_cen:ram.q
data_out[11] <= ram_2pt_var_cen:ram.q
data_out[12] <= ram_2pt_var_cen:ram.q


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_11_pp|ram_2pt_var_cen:ram
data[0] => data[0]~12.IN1
data[1] => data[1]~11.IN1
data[2] => data[2]~10.IN1
data[3] => data[3]~9.IN1
data[4] => data[4]~8.IN1
data[5] => data[5]~7.IN1
data[6] => data[6]~6.IN1
data[7] => data[7]~5.IN1
data[8] => data[8]~4.IN1
data[9] => data[9]~3.IN1
data[10] => data[10]~2.IN1
data[11] => data[11]~1.IN1
data[12] => data[12]~0.IN1
wren => wren~0.IN1
wraddress[0] => wraddress[0]~1.IN1
wraddress[1] => wraddress[1]~0.IN1
rdaddress[0] => rdaddress[0]~1.IN1
rdaddress[1] => rdaddress[1]~0.IN1
rden => ~NO_FANOUT~
wrclock => wrclock~0.IN1
wrclocken => wrclocken~0.IN1
rdclock => rdclock~0.IN1
rdclocken => rdclocken~0.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_11_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
wren_a => altsyncram_cts1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_cts1:auto_generated.data_a[0]
data_a[1] => altsyncram_cts1:auto_generated.data_a[1]
data_a[2] => altsyncram_cts1:auto_generated.data_a[2]
data_a[3] => altsyncram_cts1:auto_generated.data_a[3]
data_a[4] => altsyncram_cts1:auto_generated.data_a[4]
data_a[5] => altsyncram_cts1:auto_generated.data_a[5]
data_a[6] => altsyncram_cts1:auto_generated.data_a[6]
data_a[7] => altsyncram_cts1:auto_generated.data_a[7]
data_a[8] => altsyncram_cts1:auto_generated.data_a[8]
data_a[9] => altsyncram_cts1:auto_generated.data_a[9]
data_a[10] => altsyncram_cts1:auto_generated.data_a[10]
data_a[11] => altsyncram_cts1:auto_generated.data_a[11]
data_a[12] => altsyncram_cts1:auto_generated.data_a[12]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
address_a[0] => altsyncram_cts1:auto_generated.address_a[0]
address_a[1] => altsyncram_cts1:auto_generated.address_a[1]
address_b[0] => altsyncram_cts1:auto_generated.address_b[0]
address_b[1] => altsyncram_cts1:auto_generated.address_b[1]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_cts1:auto_generated.clock0
clock1 => altsyncram_cts1:auto_generated.clock1
clocken0 => altsyncram_cts1:auto_generated.clocken0
clocken1 => altsyncram_cts1:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_b[0] <= altsyncram_cts1:auto_generated.q_b[0]
q_b[1] <= altsyncram_cts1:auto_generated.q_b[1]
q_b[2] <= altsyncram_cts1:auto_generated.q_b[2]
q_b[3] <= altsyncram_cts1:auto_generated.q_b[3]
q_b[4] <= altsyncram_cts1:auto_generated.q_b[4]
q_b[5] <= altsyncram_cts1:auto_generated.q_b[5]
q_b[6] <= altsyncram_cts1:auto_generated.q_b[6]
q_b[7] <= altsyncram_cts1:auto_generated.q_b[7]
q_b[8] <= altsyncram_cts1:auto_generated.q_b[8]
q_b[9] <= altsyncram_cts1:auto_generated.q_b[9]
q_b[10] <= altsyncram_cts1:auto_generated.q_b[10]
q_b[11] <= altsyncram_cts1:auto_generated.q_b[11]
q_b[12] <= altsyncram_cts1:auto_generated.q_b[12]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_11_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_cts1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_12_pp
data_in[0] => data_in[0]~12.IN1
data_in[1] => data_in[1]~11.IN1
data_in[2] => data_in[2]~10.IN1
data_in[3] => data_in[3]~9.IN1
data_in[4] => data_in[4]~8.IN1
data_in[5] => data_in[5]~7.IN1
data_in[6] => data_in[6]~6.IN1
data_in[7] => data_in[7]~5.IN1
data_in[8] => data_in[8]~4.IN1
data_in[9] => data_in[9]~3.IN1
data_in[10] => data_in[10]~2.IN1
data_in[11] => data_in[11]~1.IN1
data_in[12] => data_in[12]~0.IN1
wr_en => wr_en~0.IN1
addr_in[0] => addr_in[0]~1.IN1
addr_in[1] => addr_in[1]~0.IN1
wr_addr[0] => wr_addr[0]~1.IN1
wr_addr[1] => wr_addr[1]~0.IN1
gclk_en => gclk_en~0.IN1
clk_in => clk_in~0.IN1
clk_out => clk_out~0.IN1
data_out[0] <= ram_2pt_var_cen:ram.q
data_out[1] <= ram_2pt_var_cen:ram.q
data_out[2] <= ram_2pt_var_cen:ram.q
data_out[3] <= ram_2pt_var_cen:ram.q
data_out[4] <= ram_2pt_var_cen:ram.q
data_out[5] <= ram_2pt_var_cen:ram.q
data_out[6] <= ram_2pt_var_cen:ram.q
data_out[7] <= ram_2pt_var_cen:ram.q
data_out[8] <= ram_2pt_var_cen:ram.q
data_out[9] <= ram_2pt_var_cen:ram.q
data_out[10] <= ram_2pt_var_cen:ram.q
data_out[11] <= ram_2pt_var_cen:ram.q
data_out[12] <= ram_2pt_var_cen:ram.q


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_12_pp|ram_2pt_var_cen:ram
data[0] => data[0]~12.IN1
data[1] => data[1]~11.IN1
data[2] => data[2]~10.IN1
data[3] => data[3]~9.IN1
data[4] => data[4]~8.IN1
data[5] => data[5]~7.IN1
data[6] => data[6]~6.IN1
data[7] => data[7]~5.IN1
data[8] => data[8]~4.IN1
data[9] => data[9]~3.IN1
data[10] => data[10]~2.IN1
data[11] => data[11]~1.IN1
data[12] => data[12]~0.IN1
wren => wren~0.IN1
wraddress[0] => wraddress[0]~1.IN1
wraddress[1] => wraddress[1]~0.IN1
rdaddress[0] => rdaddress[0]~1.IN1
rdaddress[1] => rdaddress[1]~0.IN1
rden => ~NO_FANOUT~
wrclock => wrclock~0.IN1
wrclocken => wrclocken~0.IN1
rdclock => rdclock~0.IN1
rdclocken => rdclocken~0.IN1
q[0] <= altsyncram:altsyncram_component.q_b
q[1] <= altsyncram:altsyncram_component.q_b
q[2] <= altsyncram:altsyncram_component.q_b
q[3] <= altsyncram:altsyncram_component.q_b
q[4] <= altsyncram:altsyncram_component.q_b
q[5] <= altsyncram:altsyncram_component.q_b
q[6] <= altsyncram:altsyncram_component.q_b
q[7] <= altsyncram:altsyncram_component.q_b
q[8] <= altsyncram:altsyncram_component.q_b
q[9] <= altsyncram:altsyncram_component.q_b
q[10] <= altsyncram:altsyncram_component.q_b
q[11] <= altsyncram:altsyncram_component.q_b
q[12] <= altsyncram:altsyncram_component.q_b


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_12_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component
wren_a => altsyncram_cts1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_cts1:auto_generated.data_a[0]
data_a[1] => altsyncram_cts1:auto_generated.data_a[1]
data_a[2] => altsyncram_cts1:auto_generated.data_a[2]
data_a[3] => altsyncram_cts1:auto_generated.data_a[3]
data_a[4] => altsyncram_cts1:auto_generated.data_a[4]
data_a[5] => altsyncram_cts1:auto_generated.data_a[5]
data_a[6] => altsyncram_cts1:auto_generated.data_a[6]
data_a[7] => altsyncram_cts1:auto_generated.data_a[7]
data_a[8] => altsyncram_cts1:auto_generated.data_a[8]
data_a[9] => altsyncram_cts1:auto_generated.data_a[9]
data_a[10] => altsyncram_cts1:auto_generated.data_a[10]
data_a[11] => altsyncram_cts1:auto_generated.data_a[11]
data_a[12] => altsyncram_cts1:auto_generated.data_a[12]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
data_b[6] => ~NO_FANOUT~
data_b[7] => ~NO_FANOUT~
data_b[8] => ~NO_FANOUT~
data_b[9] => ~NO_FANOUT~
data_b[10] => ~NO_FANOUT~
data_b[11] => ~NO_FANOUT~
data_b[12] => ~NO_FANOUT~
address_a[0] => altsyncram_cts1:auto_generated.address_a[0]
address_a[1] => altsyncram_cts1:auto_generated.address_a[1]
address_b[0] => altsyncram_cts1:auto_generated.address_b[0]
address_b[1] => altsyncram_cts1:auto_generated.address_b[1]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_cts1:auto_generated.clock0
clock1 => altsyncram_cts1:auto_generated.clock1
clocken0 => altsyncram_cts1:auto_generated.clocken0
clocken1 => altsyncram_cts1:auto_generated.clocken1
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= <GND>
q_a[1] <= <GND>
q_a[2] <= <GND>
q_a[3] <= <GND>
q_a[4] <= <GND>
q_a[5] <= <GND>
q_a[6] <= <GND>
q_a[7] <= <GND>
q_a[8] <= <GND>
q_a[9] <= <GND>
q_a[10] <= <GND>
q_a[11] <= <GND>
q_a[12] <= <GND>
q_b[0] <= altsyncram_cts1:auto_generated.q_b[0]
q_b[1] <= altsyncram_cts1:auto_generated.q_b[1]
q_b[2] <= altsyncram_cts1:auto_generated.q_b[2]
q_b[3] <= altsyncram_cts1:auto_generated.q_b[3]
q_b[4] <= altsyncram_cts1:auto_generated.q_b[4]
q_b[5] <= altsyncram_cts1:auto_generated.q_b[5]
q_b[6] <= altsyncram_cts1:auto_generated.q_b[6]
q_b[7] <= altsyncram_cts1:auto_generated.q_b[7]
q_b[8] <= altsyncram_cts1:auto_generated.q_b[8]
q_b[9] <= altsyncram_cts1:auto_generated.q_b[9]
q_b[10] <= altsyncram_cts1:auto_generated.q_b[10]
q_b[11] <= altsyncram_cts1:auto_generated.q_b[11]
q_b[12] <= altsyncram_cts1:auto_generated.q_b[12]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|ram_lut_cen:Ur2_n_12_pp|ram_2pt_var_cen:ram|altsyncram:altsyncram_component|altsyncram_cts1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[0] => ram_block1a8.PORTBADDR
address_b[0] => ram_block1a9.PORTBADDR
address_b[0] => ram_block1a10.PORTBADDR
address_b[0] => ram_block1a11.PORTBADDR
address_b[0] => ram_block1a12.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[1] => ram_block1a8.PORTBADDR1
address_b[1] => ram_block1a9.PORTBADDR1
address_b[1] => ram_block1a10.PORTBADDR1
address_b[1] => ram_block1a11.PORTBADDR1
address_b[1] => ram_block1a12.PORTBADDR1
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock1 => ram_block1a0.CLK1
clock1 => ram_block1a1.CLK1
clock1 => ram_block1a2.CLK1
clock1 => ram_block1a3.CLK1
clock1 => ram_block1a4.CLK1
clock1 => ram_block1a5.CLK1
clock1 => ram_block1a6.CLK1
clock1 => ram_block1a7.CLK1
clock1 => ram_block1a8.CLK1
clock1 => ram_block1a9.CLK1
clock1 => ram_block1a10.CLK1
clock1 => ram_block1a11.CLK1
clock1 => ram_block1a12.CLK1
clocken0 => ram_block1a0.ENA0
clocken0 => ram_block1a1.ENA0
clocken0 => ram_block1a2.ENA0
clocken0 => ram_block1a3.ENA0
clocken0 => ram_block1a4.ENA0
clocken0 => ram_block1a5.ENA0
clocken0 => ram_block1a6.ENA0
clocken0 => ram_block1a7.ENA0
clocken0 => ram_block1a8.ENA0
clocken0 => ram_block1a9.ENA0
clocken0 => ram_block1a10.ENA0
clocken0 => ram_block1a11.ENA0
clocken0 => ram_block1a12.ENA0
clocken1 => ram_block1a0.ENA1
clocken1 => ram_block1a1.ENA1
clocken1 => ram_block1a2.ENA1
clocken1 => ram_block1a3.ENA1
clocken1 => ram_block1a4.ENA1
clocken1 => ram_block1a5.ENA1
clocken1 => ram_block1a6.ENA1
clocken1 => ram_block1a7.ENA1
clocken1 => ram_block1a8.ENA1
clocken1 => ram_block1a9.ENA1
clocken1 => ram_block1a10.ENA1
clocken1 => ram_block1a11.ENA1
clocken1 => ram_block1a12.ENA1
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
q_b[8] <= ram_block1a8.PORTBDATAOUT
q_b[9] <= ram_block1a9.PORTBDATAOUT
q_b[10] <= ram_block1a10.PORTBDATAOUT
q_b[11] <= ram_block1a11.PORTBDATAOUT
q_b[12] <= ram_block1a12.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_a => ram_block1a8.PORTAWE
wren_a => ram_block1a9.PORTAWE
wren_a => ram_block1a10.PORTAWE
wren_a => ram_block1a11.PORTAWE
wren_a => ram_block1a12.PORTAWE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_0_n
clk => pipe[0][25].CLK
clk => pipe[0][24].CLK
clk => pipe[0][23].CLK
clk => pipe[0][22].CLK
clk => pipe[0][21].CLK
clk => pipe[0][20].CLK
clk => pipe[0][19].CLK
clk => pipe[0][18].CLK
clk => pipe[0][17].CLK
clk => pipe[0][16].CLK
clk => pipe[0][15].CLK
clk => pipe[0][14].CLK
clk => pipe[0][13].CLK
clk => pipe[0][12].CLK
clk => pipe[0][11].CLK
clk => pipe[0][10].CLK
clk => pipe[0][9].CLK
clk => pipe[0][8].CLK
clk => pipe[0][7].CLK
clk => pipe[0][6].CLK
clk => pipe[0][5].CLK
clk => pipe[0][4].CLK
clk => pipe[0][3].CLK
clk => pipe[0][2].CLK
clk => pipe[0][1].CLK
clk => pipe[0][0].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
ain[0] => Add0.IN26
ain[1] => Add0.IN25
ain[2] => Add0.IN24
ain[3] => Add0.IN23
ain[4] => Add0.IN22
ain[5] => Add0.IN21
ain[6] => Add0.IN20
ain[7] => Add0.IN19
ain[8] => Add0.IN18
ain[9] => Add0.IN17
ain[10] => Add0.IN16
ain[11] => Add0.IN15
ain[12] => Add0.IN14
ain[13] => Add0.IN13
ain[14] => Add0.IN12
ain[15] => Add0.IN11
ain[16] => Add0.IN10
ain[17] => Add0.IN9
ain[18] => Add0.IN8
ain[19] => Add0.IN7
ain[20] => Add0.IN6
ain[21] => Add0.IN5
ain[22] => Add0.IN4
ain[23] => Add0.IN3
ain[24] => Add0.IN1
ain[24] => Add0.IN2
bin[0] => Add0.IN52
bin[1] => Add0.IN51
bin[2] => Add0.IN50
bin[3] => Add0.IN49
bin[4] => Add0.IN48
bin[5] => Add0.IN47
bin[6] => Add0.IN46
bin[7] => Add0.IN45
bin[8] => Add0.IN44
bin[9] => Add0.IN43
bin[10] => Add0.IN42
bin[11] => Add0.IN41
bin[12] => Add0.IN40
bin[13] => Add0.IN39
bin[14] => Add0.IN38
bin[15] => Add0.IN37
bin[16] => Add0.IN36
bin[17] => Add0.IN35
bin[18] => Add0.IN34
bin[19] => Add0.IN33
bin[20] => Add0.IN32
bin[21] => Add0.IN31
bin[22] => Add0.IN30
bin[23] => Add0.IN29
bin[24] => Add0.IN27
bin[24] => Add0.IN28
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_1_n
clk => pipe[0][25].CLK
clk => pipe[0][24].CLK
clk => pipe[0][23].CLK
clk => pipe[0][22].CLK
clk => pipe[0][21].CLK
clk => pipe[0][20].CLK
clk => pipe[0][19].CLK
clk => pipe[0][18].CLK
clk => pipe[0][17].CLK
clk => pipe[0][16].CLK
clk => pipe[0][15].CLK
clk => pipe[0][14].CLK
clk => pipe[0][13].CLK
clk => pipe[0][12].CLK
clk => pipe[0][11].CLK
clk => pipe[0][10].CLK
clk => pipe[0][9].CLK
clk => pipe[0][8].CLK
clk => pipe[0][7].CLK
clk => pipe[0][6].CLK
clk => pipe[0][5].CLK
clk => pipe[0][4].CLK
clk => pipe[0][3].CLK
clk => pipe[0][2].CLK
clk => pipe[0][1].CLK
clk => pipe[0][0].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
ain[0] => Add0.IN26
ain[1] => Add0.IN25
ain[2] => Add0.IN24
ain[3] => Add0.IN23
ain[4] => Add0.IN22
ain[5] => Add0.IN21
ain[6] => Add0.IN20
ain[7] => Add0.IN19
ain[8] => Add0.IN18
ain[9] => Add0.IN17
ain[10] => Add0.IN16
ain[11] => Add0.IN15
ain[12] => Add0.IN14
ain[13] => Add0.IN13
ain[14] => Add0.IN12
ain[15] => Add0.IN11
ain[16] => Add0.IN10
ain[17] => Add0.IN9
ain[18] => Add0.IN8
ain[19] => Add0.IN7
ain[20] => Add0.IN6
ain[21] => Add0.IN5
ain[22] => Add0.IN4
ain[23] => Add0.IN3
ain[24] => Add0.IN1
ain[24] => Add0.IN2
bin[0] => Add0.IN52
bin[1] => Add0.IN51
bin[2] => Add0.IN50
bin[3] => Add0.IN49
bin[4] => Add0.IN48
bin[5] => Add0.IN47
bin[6] => Add0.IN46
bin[7] => Add0.IN45
bin[8] => Add0.IN44
bin[9] => Add0.IN43
bin[10] => Add0.IN42
bin[11] => Add0.IN41
bin[12] => Add0.IN40
bin[13] => Add0.IN39
bin[14] => Add0.IN38
bin[15] => Add0.IN37
bin[16] => Add0.IN36
bin[17] => Add0.IN35
bin[18] => Add0.IN34
bin[19] => Add0.IN33
bin[20] => Add0.IN32
bin[21] => Add0.IN31
bin[22] => Add0.IN30
bin[23] => Add0.IN29
bin[24] => Add0.IN27
bin[24] => Add0.IN28
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_2_n
clk => pipe[0][25].CLK
clk => pipe[0][24].CLK
clk => pipe[0][23].CLK
clk => pipe[0][22].CLK
clk => pipe[0][21].CLK
clk => pipe[0][20].CLK
clk => pipe[0][19].CLK
clk => pipe[0][18].CLK
clk => pipe[0][17].CLK
clk => pipe[0][16].CLK
clk => pipe[0][15].CLK
clk => pipe[0][14].CLK
clk => pipe[0][13].CLK
clk => pipe[0][12].CLK
clk => pipe[0][11].CLK
clk => pipe[0][10].CLK
clk => pipe[0][9].CLK
clk => pipe[0][8].CLK
clk => pipe[0][7].CLK
clk => pipe[0][6].CLK
clk => pipe[0][5].CLK
clk => pipe[0][4].CLK
clk => pipe[0][3].CLK
clk => pipe[0][2].CLK
clk => pipe[0][1].CLK
clk => pipe[0][0].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
ain[0] => Add0.IN26
ain[1] => Add0.IN25
ain[2] => Add0.IN24
ain[3] => Add0.IN23
ain[4] => Add0.IN22
ain[5] => Add0.IN21
ain[6] => Add0.IN20
ain[7] => Add0.IN19
ain[8] => Add0.IN18
ain[9] => Add0.IN17
ain[10] => Add0.IN16
ain[11] => Add0.IN15
ain[12] => Add0.IN14
ain[13] => Add0.IN13
ain[14] => Add0.IN12
ain[15] => Add0.IN11
ain[16] => Add0.IN10
ain[17] => Add0.IN9
ain[18] => Add0.IN8
ain[19] => Add0.IN7
ain[20] => Add0.IN6
ain[21] => Add0.IN5
ain[22] => Add0.IN4
ain[23] => Add0.IN3
ain[24] => Add0.IN1
ain[24] => Add0.IN2
bin[0] => Add0.IN52
bin[1] => Add0.IN51
bin[2] => Add0.IN50
bin[3] => Add0.IN49
bin[4] => Add0.IN48
bin[5] => Add0.IN47
bin[6] => Add0.IN46
bin[7] => Add0.IN45
bin[8] => Add0.IN44
bin[9] => Add0.IN43
bin[10] => Add0.IN42
bin[11] => Add0.IN41
bin[12] => Add0.IN40
bin[13] => Add0.IN39
bin[14] => Add0.IN38
bin[15] => Add0.IN37
bin[16] => Add0.IN36
bin[17] => Add0.IN35
bin[18] => Add0.IN34
bin[19] => Add0.IN33
bin[20] => Add0.IN32
bin[21] => Add0.IN31
bin[22] => Add0.IN30
bin[23] => Add0.IN29
bin[24] => Add0.IN27
bin[24] => Add0.IN28
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_3_n
clk => pipe[0][25].CLK
clk => pipe[0][24].CLK
clk => pipe[0][23].CLK
clk => pipe[0][22].CLK
clk => pipe[0][21].CLK
clk => pipe[0][20].CLK
clk => pipe[0][19].CLK
clk => pipe[0][18].CLK
clk => pipe[0][17].CLK
clk => pipe[0][16].CLK
clk => pipe[0][15].CLK
clk => pipe[0][14].CLK
clk => pipe[0][13].CLK
clk => pipe[0][12].CLK
clk => pipe[0][11].CLK
clk => pipe[0][10].CLK
clk => pipe[0][9].CLK
clk => pipe[0][8].CLK
clk => pipe[0][7].CLK
clk => pipe[0][6].CLK
clk => pipe[0][5].CLK
clk => pipe[0][4].CLK
clk => pipe[0][3].CLK
clk => pipe[0][2].CLK
clk => pipe[0][1].CLK
clk => pipe[0][0].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
ain[0] => Add0.IN26
ain[1] => Add0.IN25
ain[2] => Add0.IN24
ain[3] => Add0.IN23
ain[4] => Add0.IN22
ain[5] => Add0.IN21
ain[6] => Add0.IN20
ain[7] => Add0.IN19
ain[8] => Add0.IN18
ain[9] => Add0.IN17
ain[10] => Add0.IN16
ain[11] => Add0.IN15
ain[12] => Add0.IN14
ain[13] => Add0.IN13
ain[14] => Add0.IN12
ain[15] => Add0.IN11
ain[16] => Add0.IN10
ain[17] => Add0.IN9
ain[18] => Add0.IN8
ain[19] => Add0.IN7
ain[20] => Add0.IN6
ain[21] => Add0.IN5
ain[22] => Add0.IN4
ain[23] => Add0.IN3
ain[24] => Add0.IN1
ain[24] => Add0.IN2
bin[0] => Add0.IN52
bin[1] => Add0.IN51
bin[2] => Add0.IN50
bin[3] => Add0.IN49
bin[4] => Add0.IN48
bin[5] => Add0.IN47
bin[6] => Add0.IN46
bin[7] => Add0.IN45
bin[8] => Add0.IN44
bin[9] => Add0.IN43
bin[10] => Add0.IN42
bin[11] => Add0.IN41
bin[12] => Add0.IN40
bin[13] => Add0.IN39
bin[14] => Add0.IN38
bin[15] => Add0.IN37
bin[16] => Add0.IN36
bin[17] => Add0.IN35
bin[18] => Add0.IN34
bin[19] => Add0.IN33
bin[20] => Add0.IN32
bin[21] => Add0.IN31
bin[22] => Add0.IN30
bin[23] => Add0.IN29
bin[24] => Add0.IN27
bin[24] => Add0.IN28
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_4_n
clk => pipe[0][25].CLK
clk => pipe[0][24].CLK
clk => pipe[0][23].CLK
clk => pipe[0][22].CLK
clk => pipe[0][21].CLK
clk => pipe[0][20].CLK
clk => pipe[0][19].CLK
clk => pipe[0][18].CLK
clk => pipe[0][17].CLK
clk => pipe[0][16].CLK
clk => pipe[0][15].CLK
clk => pipe[0][14].CLK
clk => pipe[0][13].CLK
clk => pipe[0][12].CLK
clk => pipe[0][11].CLK
clk => pipe[0][10].CLK
clk => pipe[0][9].CLK
clk => pipe[0][8].CLK
clk => pipe[0][7].CLK
clk => pipe[0][6].CLK
clk => pipe[0][5].CLK
clk => pipe[0][4].CLK
clk => pipe[0][3].CLK
clk => pipe[0][2].CLK
clk => pipe[0][1].CLK
clk => pipe[0][0].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
ain[0] => Add0.IN26
ain[1] => Add0.IN25
ain[2] => Add0.IN24
ain[3] => Add0.IN23
ain[4] => Add0.IN22
ain[5] => Add0.IN21
ain[6] => Add0.IN20
ain[7] => Add0.IN19
ain[8] => Add0.IN18
ain[9] => Add0.IN17
ain[10] => Add0.IN16
ain[11] => Add0.IN15
ain[12] => Add0.IN14
ain[13] => Add0.IN13
ain[14] => Add0.IN12
ain[15] => Add0.IN11
ain[16] => Add0.IN10
ain[17] => Add0.IN9
ain[18] => Add0.IN8
ain[19] => Add0.IN7
ain[20] => Add0.IN6
ain[21] => Add0.IN5
ain[22] => Add0.IN4
ain[23] => Add0.IN3
ain[24] => Add0.IN1
ain[24] => Add0.IN2
bin[0] => Add0.IN52
bin[1] => Add0.IN51
bin[2] => Add0.IN50
bin[3] => Add0.IN49
bin[4] => Add0.IN48
bin[5] => Add0.IN47
bin[6] => Add0.IN46
bin[7] => Add0.IN45
bin[8] => Add0.IN44
bin[9] => Add0.IN43
bin[10] => Add0.IN42
bin[11] => Add0.IN41
bin[12] => Add0.IN40
bin[13] => Add0.IN39
bin[14] => Add0.IN38
bin[15] => Add0.IN37
bin[16] => Add0.IN36
bin[17] => Add0.IN35
bin[18] => Add0.IN34
bin[19] => Add0.IN33
bin[20] => Add0.IN32
bin[21] => Add0.IN31
bin[22] => Add0.IN30
bin[23] => Add0.IN29
bin[24] => Add0.IN27
bin[24] => Add0.IN28
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_5_n
clk => pipe[0][25].CLK
clk => pipe[0][24].CLK
clk => pipe[0][23].CLK
clk => pipe[0][22].CLK
clk => pipe[0][21].CLK
clk => pipe[0][20].CLK
clk => pipe[0][19].CLK
clk => pipe[0][18].CLK
clk => pipe[0][17].CLK
clk => pipe[0][16].CLK
clk => pipe[0][15].CLK
clk => pipe[0][14].CLK
clk => pipe[0][13].CLK
clk => pipe[0][12].CLK
clk => pipe[0][11].CLK
clk => pipe[0][10].CLK
clk => pipe[0][9].CLK
clk => pipe[0][8].CLK
clk => pipe[0][7].CLK
clk => pipe[0][6].CLK
clk => pipe[0][5].CLK
clk => pipe[0][4].CLK
clk => pipe[0][3].CLK
clk => pipe[0][2].CLK
clk => pipe[0][1].CLK
clk => pipe[0][0].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
ain[0] => Add0.IN26
ain[1] => Add0.IN25
ain[2] => Add0.IN24
ain[3] => Add0.IN23
ain[4] => Add0.IN22
ain[5] => Add0.IN21
ain[6] => Add0.IN20
ain[7] => Add0.IN19
ain[8] => Add0.IN18
ain[9] => Add0.IN17
ain[10] => Add0.IN16
ain[11] => Add0.IN15
ain[12] => Add0.IN14
ain[13] => Add0.IN13
ain[14] => Add0.IN12
ain[15] => Add0.IN11
ain[16] => Add0.IN10
ain[17] => Add0.IN9
ain[18] => Add0.IN8
ain[19] => Add0.IN7
ain[20] => Add0.IN6
ain[21] => Add0.IN5
ain[22] => Add0.IN4
ain[23] => Add0.IN3
ain[24] => Add0.IN1
ain[24] => Add0.IN2
bin[0] => Add0.IN52
bin[1] => Add0.IN51
bin[2] => Add0.IN50
bin[3] => Add0.IN49
bin[4] => Add0.IN48
bin[5] => Add0.IN47
bin[6] => Add0.IN46
bin[7] => Add0.IN45
bin[8] => Add0.IN44
bin[9] => Add0.IN43
bin[10] => Add0.IN42
bin[11] => Add0.IN41
bin[12] => Add0.IN40
bin[13] => Add0.IN39
bin[14] => Add0.IN38
bin[15] => Add0.IN37
bin[16] => Add0.IN36
bin[17] => Add0.IN35
bin[18] => Add0.IN34
bin[19] => Add0.IN33
bin[20] => Add0.IN32
bin[21] => Add0.IN31
bin[22] => Add0.IN30
bin[23] => Add0.IN29
bin[24] => Add0.IN27
bin[24] => Add0.IN28
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_0_n_6_n
clk => pipe[0][25].CLK
clk => pipe[0][24].CLK
clk => pipe[0][23].CLK
clk => pipe[0][22].CLK
clk => pipe[0][21].CLK
clk => pipe[0][20].CLK
clk => pipe[0][19].CLK
clk => pipe[0][18].CLK
clk => pipe[0][17].CLK
clk => pipe[0][16].CLK
clk => pipe[0][15].CLK
clk => pipe[0][14].CLK
clk => pipe[0][13].CLK
clk => pipe[0][12].CLK
clk => pipe[0][11].CLK
clk => pipe[0][10].CLK
clk => pipe[0][9].CLK
clk => pipe[0][8].CLK
clk => pipe[0][7].CLK
clk => pipe[0][6].CLK
clk => pipe[0][5].CLK
clk => pipe[0][4].CLK
clk => pipe[0][3].CLK
clk => pipe[0][2].CLK
clk => pipe[0][1].CLK
clk => pipe[0][0].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
ain[0] => Add0.IN26
ain[1] => Add0.IN25
ain[2] => Add0.IN24
ain[3] => Add0.IN23
ain[4] => Add0.IN22
ain[5] => Add0.IN21
ain[6] => Add0.IN20
ain[7] => Add0.IN19
ain[8] => Add0.IN18
ain[9] => Add0.IN17
ain[10] => Add0.IN16
ain[11] => Add0.IN15
ain[12] => Add0.IN14
ain[13] => Add0.IN13
ain[14] => Add0.IN12
ain[15] => Add0.IN11
ain[16] => Add0.IN10
ain[17] => Add0.IN9
ain[18] => Add0.IN8
ain[19] => Add0.IN7
ain[20] => Add0.IN6
ain[21] => Add0.IN5
ain[22] => Add0.IN4
ain[23] => Add0.IN3
ain[24] => Add0.IN1
ain[24] => Add0.IN2
bin[0] => Add0.IN52
bin[1] => Add0.IN51
bin[2] => Add0.IN50
bin[3] => Add0.IN49
bin[4] => Add0.IN48
bin[5] => Add0.IN47
bin[6] => Add0.IN46
bin[7] => Add0.IN45
bin[8] => Add0.IN44
bin[9] => Add0.IN43
bin[10] => Add0.IN42
bin[11] => Add0.IN41
bin[12] => Add0.IN40
bin[13] => Add0.IN39
bin[14] => Add0.IN38
bin[15] => Add0.IN37
bin[16] => Add0.IN36
bin[17] => Add0.IN35
bin[18] => Add0.IN34
bin[19] => Add0.IN33
bin[20] => Add0.IN32
bin[21] => Add0.IN31
bin[22] => Add0.IN30
bin[23] => Add0.IN29
bin[24] => Add0.IN27
bin[24] => Add0.IN28
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_0_n
clk => pipe[0][26].CLK
clk => pipe[0][25].CLK
clk => pipe[0][24].CLK
clk => pipe[0][23].CLK
clk => pipe[0][22].CLK
clk => pipe[0][21].CLK
clk => pipe[0][20].CLK
clk => pipe[0][19].CLK
clk => pipe[0][18].CLK
clk => pipe[0][17].CLK
clk => pipe[0][16].CLK
clk => pipe[0][15].CLK
clk => pipe[0][14].CLK
clk => pipe[0][13].CLK
clk => pipe[0][12].CLK
clk => pipe[0][11].CLK
clk => pipe[0][10].CLK
clk => pipe[0][9].CLK
clk => pipe[0][8].CLK
clk => pipe[0][7].CLK
clk => pipe[0][6].CLK
clk => pipe[0][5].CLK
clk => pipe[0][4].CLK
clk => pipe[0][3].CLK
clk => pipe[0][2].CLK
clk => pipe[0][1].CLK
clk => pipe[0][0].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
ain[0] => Add0.IN27
ain[1] => Add0.IN26
ain[2] => Add0.IN25
ain[3] => Add0.IN24
ain[4] => Add0.IN23
ain[5] => Add0.IN22
ain[6] => Add0.IN21
ain[7] => Add0.IN20
ain[8] => Add0.IN19
ain[9] => Add0.IN18
ain[10] => Add0.IN17
ain[11] => Add0.IN16
ain[12] => Add0.IN15
ain[13] => Add0.IN14
ain[14] => Add0.IN13
ain[15] => Add0.IN12
ain[16] => Add0.IN11
ain[17] => Add0.IN10
ain[18] => Add0.IN9
ain[19] => Add0.IN8
ain[20] => Add0.IN7
ain[21] => Add0.IN6
ain[22] => Add0.IN5
ain[23] => Add0.IN4
ain[24] => Add0.IN3
ain[25] => Add0.IN1
ain[25] => Add0.IN2
bin[0] => Add0.IN54
bin[1] => Add0.IN53
bin[2] => Add0.IN52
bin[3] => Add0.IN51
bin[4] => Add0.IN50
bin[5] => Add0.IN49
bin[6] => Add0.IN48
bin[7] => Add0.IN47
bin[8] => Add0.IN46
bin[9] => Add0.IN45
bin[10] => Add0.IN44
bin[11] => Add0.IN43
bin[12] => Add0.IN42
bin[13] => Add0.IN41
bin[14] => Add0.IN40
bin[15] => Add0.IN39
bin[16] => Add0.IN38
bin[17] => Add0.IN37
bin[18] => Add0.IN36
bin[19] => Add0.IN35
bin[20] => Add0.IN34
bin[21] => Add0.IN33
bin[22] => Add0.IN32
bin[23] => Add0.IN31
bin[24] => Add0.IN30
bin[25] => Add0.IN28
bin[25] => Add0.IN29
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_1_n
clk => pipe[0][26].CLK
clk => pipe[0][25].CLK
clk => pipe[0][24].CLK
clk => pipe[0][23].CLK
clk => pipe[0][22].CLK
clk => pipe[0][21].CLK
clk => pipe[0][20].CLK
clk => pipe[0][19].CLK
clk => pipe[0][18].CLK
clk => pipe[0][17].CLK
clk => pipe[0][16].CLK
clk => pipe[0][15].CLK
clk => pipe[0][14].CLK
clk => pipe[0][13].CLK
clk => pipe[0][12].CLK
clk => pipe[0][11].CLK
clk => pipe[0][10].CLK
clk => pipe[0][9].CLK
clk => pipe[0][8].CLK
clk => pipe[0][7].CLK
clk => pipe[0][6].CLK
clk => pipe[0][5].CLK
clk => pipe[0][4].CLK
clk => pipe[0][3].CLK
clk => pipe[0][2].CLK
clk => pipe[0][1].CLK
clk => pipe[0][0].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
ain[0] => Add0.IN27
ain[1] => Add0.IN26
ain[2] => Add0.IN25
ain[3] => Add0.IN24
ain[4] => Add0.IN23
ain[5] => Add0.IN22
ain[6] => Add0.IN21
ain[7] => Add0.IN20
ain[8] => Add0.IN19
ain[9] => Add0.IN18
ain[10] => Add0.IN17
ain[11] => Add0.IN16
ain[12] => Add0.IN15
ain[13] => Add0.IN14
ain[14] => Add0.IN13
ain[15] => Add0.IN12
ain[16] => Add0.IN11
ain[17] => Add0.IN10
ain[18] => Add0.IN9
ain[19] => Add0.IN8
ain[20] => Add0.IN7
ain[21] => Add0.IN6
ain[22] => Add0.IN5
ain[23] => Add0.IN4
ain[24] => Add0.IN3
ain[25] => Add0.IN1
ain[25] => Add0.IN2
bin[0] => Add0.IN54
bin[1] => Add0.IN53
bin[2] => Add0.IN52
bin[3] => Add0.IN51
bin[4] => Add0.IN50
bin[5] => Add0.IN49
bin[6] => Add0.IN48
bin[7] => Add0.IN47
bin[8] => Add0.IN46
bin[9] => Add0.IN45
bin[10] => Add0.IN44
bin[11] => Add0.IN43
bin[12] => Add0.IN42
bin[13] => Add0.IN41
bin[14] => Add0.IN40
bin[15] => Add0.IN39
bin[16] => Add0.IN38
bin[17] => Add0.IN37
bin[18] => Add0.IN36
bin[19] => Add0.IN35
bin[20] => Add0.IN34
bin[21] => Add0.IN33
bin[22] => Add0.IN32
bin[23] => Add0.IN31
bin[24] => Add0.IN30
bin[25] => Add0.IN28
bin[25] => Add0.IN29
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_2_n
clk => pipe[0][26].CLK
clk => pipe[0][25].CLK
clk => pipe[0][24].CLK
clk => pipe[0][23].CLK
clk => pipe[0][22].CLK
clk => pipe[0][21].CLK
clk => pipe[0][20].CLK
clk => pipe[0][19].CLK
clk => pipe[0][18].CLK
clk => pipe[0][17].CLK
clk => pipe[0][16].CLK
clk => pipe[0][15].CLK
clk => pipe[0][14].CLK
clk => pipe[0][13].CLK
clk => pipe[0][12].CLK
clk => pipe[0][11].CLK
clk => pipe[0][10].CLK
clk => pipe[0][9].CLK
clk => pipe[0][8].CLK
clk => pipe[0][7].CLK
clk => pipe[0][6].CLK
clk => pipe[0][5].CLK
clk => pipe[0][4].CLK
clk => pipe[0][3].CLK
clk => pipe[0][2].CLK
clk => pipe[0][1].CLK
clk => pipe[0][0].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
ain[0] => Add0.IN27
ain[1] => Add0.IN26
ain[2] => Add0.IN25
ain[3] => Add0.IN24
ain[4] => Add0.IN23
ain[5] => Add0.IN22
ain[6] => Add0.IN21
ain[7] => Add0.IN20
ain[8] => Add0.IN19
ain[9] => Add0.IN18
ain[10] => Add0.IN17
ain[11] => Add0.IN16
ain[12] => Add0.IN15
ain[13] => Add0.IN14
ain[14] => Add0.IN13
ain[15] => Add0.IN12
ain[16] => Add0.IN11
ain[17] => Add0.IN10
ain[18] => Add0.IN9
ain[19] => Add0.IN8
ain[20] => Add0.IN7
ain[21] => Add0.IN6
ain[22] => Add0.IN5
ain[23] => Add0.IN4
ain[24] => Add0.IN3
ain[25] => Add0.IN1
ain[25] => Add0.IN2
bin[0] => Add0.IN54
bin[1] => Add0.IN53
bin[2] => Add0.IN52
bin[3] => Add0.IN51
bin[4] => Add0.IN50
bin[5] => Add0.IN49
bin[6] => Add0.IN48
bin[7] => Add0.IN47
bin[8] => Add0.IN46
bin[9] => Add0.IN45
bin[10] => Add0.IN44
bin[11] => Add0.IN43
bin[12] => Add0.IN42
bin[13] => Add0.IN41
bin[14] => Add0.IN40
bin[15] => Add0.IN39
bin[16] => Add0.IN38
bin[17] => Add0.IN37
bin[18] => Add0.IN36
bin[19] => Add0.IN35
bin[20] => Add0.IN34
bin[21] => Add0.IN33
bin[22] => Add0.IN32
bin[23] => Add0.IN31
bin[24] => Add0.IN30
bin[25] => Add0.IN28
bin[25] => Add0.IN29
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_1_n_3_n
clk => pipe[0][26].CLK
clk => pipe[0][25].CLK
clk => pipe[0][24].CLK
clk => pipe[0][23].CLK
clk => pipe[0][22].CLK
clk => pipe[0][21].CLK
clk => pipe[0][20].CLK
clk => pipe[0][19].CLK
clk => pipe[0][18].CLK
clk => pipe[0][17].CLK
clk => pipe[0][16].CLK
clk => pipe[0][15].CLK
clk => pipe[0][14].CLK
clk => pipe[0][13].CLK
clk => pipe[0][12].CLK
clk => pipe[0][11].CLK
clk => pipe[0][10].CLK
clk => pipe[0][9].CLK
clk => pipe[0][8].CLK
clk => pipe[0][7].CLK
clk => pipe[0][6].CLK
clk => pipe[0][5].CLK
clk => pipe[0][4].CLK
clk => pipe[0][3].CLK
clk => pipe[0][2].CLK
clk => pipe[0][1].CLK
clk => pipe[0][0].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
ain[0] => Add0.IN27
ain[1] => Add0.IN26
ain[2] => Add0.IN25
ain[3] => Add0.IN24
ain[4] => Add0.IN23
ain[5] => Add0.IN22
ain[6] => Add0.IN21
ain[7] => Add0.IN20
ain[8] => Add0.IN19
ain[9] => Add0.IN18
ain[10] => Add0.IN17
ain[11] => Add0.IN16
ain[12] => Add0.IN15
ain[13] => Add0.IN14
ain[14] => Add0.IN13
ain[15] => Add0.IN12
ain[16] => Add0.IN11
ain[17] => Add0.IN10
ain[18] => Add0.IN9
ain[19] => Add0.IN8
ain[20] => Add0.IN7
ain[21] => Add0.IN6
ain[22] => Add0.IN5
ain[23] => Add0.IN4
ain[24] => Add0.IN3
ain[25] => Add0.IN1
ain[25] => Add0.IN2
bin[0] => Add0.IN54
bin[1] => Add0.IN53
bin[2] => Add0.IN52
bin[3] => Add0.IN51
bin[4] => Add0.IN50
bin[5] => Add0.IN49
bin[6] => Add0.IN48
bin[7] => Add0.IN47
bin[8] => Add0.IN46
bin[9] => Add0.IN45
bin[10] => Add0.IN44
bin[11] => Add0.IN43
bin[12] => Add0.IN42
bin[13] => Add0.IN41
bin[14] => Add0.IN40
bin[15] => Add0.IN39
bin[16] => Add0.IN38
bin[17] => Add0.IN37
bin[18] => Add0.IN36
bin[19] => Add0.IN35
bin[20] => Add0.IN34
bin[21] => Add0.IN33
bin[22] => Add0.IN32
bin[23] => Add0.IN31
bin[24] => Add0.IN30
bin[25] => Add0.IN28
bin[25] => Add0.IN29
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_0_n
clk => pipe[0][27].CLK
clk => pipe[0][26].CLK
clk => pipe[0][25].CLK
clk => pipe[0][24].CLK
clk => pipe[0][23].CLK
clk => pipe[0][22].CLK
clk => pipe[0][21].CLK
clk => pipe[0][20].CLK
clk => pipe[0][19].CLK
clk => pipe[0][18].CLK
clk => pipe[0][17].CLK
clk => pipe[0][16].CLK
clk => pipe[0][15].CLK
clk => pipe[0][14].CLK
clk => pipe[0][13].CLK
clk => pipe[0][12].CLK
clk => pipe[0][11].CLK
clk => pipe[0][10].CLK
clk => pipe[0][9].CLK
clk => pipe[0][8].CLK
clk => pipe[0][7].CLK
clk => pipe[0][6].CLK
clk => pipe[0][5].CLK
clk => pipe[0][4].CLK
clk => pipe[0][3].CLK
clk => pipe[0][2].CLK
clk => pipe[0][1].CLK
clk => pipe[0][0].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_2_n_1_n
clk => pipe[0][27].CLK
clk => pipe[0][26].CLK
clk => pipe[0][25].CLK
clk => pipe[0][24].CLK
clk => pipe[0][23].CLK
clk => pipe[0][22].CLK
clk => pipe[0][21].CLK
clk => pipe[0][20].CLK
clk => pipe[0][19].CLK
clk => pipe[0][18].CLK
clk => pipe[0][17].CLK
clk => pipe[0][16].CLK
clk => pipe[0][15].CLK
clk => pipe[0][14].CLK
clk => pipe[0][13].CLK
clk => pipe[0][12].CLK
clk => pipe[0][11].CLK
clk => pipe[0][10].CLK
clk => pipe[0][9].CLK
clk => pipe[0][8].CLK
clk => pipe[0][7].CLK
clk => pipe[0][6].CLK
clk => pipe[0][5].CLK
clk => pipe[0][4].CLK
clk => pipe[0][3].CLK
clk => pipe[0][2].CLK
clk => pipe[0][1].CLK
clk => pipe[0][0].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_0_lut_l_3_n_0_n
clk => pipe[0][28].CLK
clk => pipe[0][27].CLK
clk => pipe[0][26].CLK
clk => pipe[0][25].CLK
clk => pipe[0][24].CLK
clk => pipe[0][23].CLK
clk => pipe[0][22].CLK
clk => pipe[0][21].CLK
clk => pipe[0][20].CLK
clk => pipe[0][19].CLK
clk => pipe[0][18].CLK
clk => pipe[0][17].CLK
clk => pipe[0][16].CLK
clk => pipe[0][15].CLK
clk => pipe[0][14].CLK
clk => pipe[0][13].CLK
clk => pipe[0][12].CLK
clk => pipe[0][11].CLK
clk => pipe[0][10].CLK
clk => pipe[0][9].CLK
clk => pipe[0][8].CLK
clk => pipe[0][7].CLK
clk => pipe[0][6].CLK
clk => pipe[0][5].CLK
clk => pipe[0][4].CLK
clk => pipe[0][3].CLK
clk => pipe[0][2].CLK
clk => pipe[0][1].CLK
clk => pipe[0][0].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_0_n
clk => pipe[0][25].CLK
clk => pipe[0][24].CLK
clk => pipe[0][23].CLK
clk => pipe[0][22].CLK
clk => pipe[0][21].CLK
clk => pipe[0][20].CLK
clk => pipe[0][19].CLK
clk => pipe[0][18].CLK
clk => pipe[0][17].CLK
clk => pipe[0][16].CLK
clk => pipe[0][15].CLK
clk => pipe[0][14].CLK
clk => pipe[0][13].CLK
clk => pipe[0][12].CLK
clk => pipe[0][11].CLK
clk => pipe[0][10].CLK
clk => pipe[0][9].CLK
clk => pipe[0][8].CLK
clk => pipe[0][7].CLK
clk => pipe[0][6].CLK
clk => pipe[0][5].CLK
clk => pipe[0][4].CLK
clk => pipe[0][3].CLK
clk => pipe[0][2].CLK
clk => pipe[0][1].CLK
clk => pipe[0][0].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
ain[0] => Add0.IN26
ain[1] => Add0.IN25
ain[2] => Add0.IN24
ain[3] => Add0.IN23
ain[4] => Add0.IN22
ain[5] => Add0.IN21
ain[6] => Add0.IN20
ain[7] => Add0.IN19
ain[8] => Add0.IN18
ain[9] => Add0.IN17
ain[10] => Add0.IN16
ain[11] => Add0.IN15
ain[12] => Add0.IN14
ain[13] => Add0.IN13
ain[14] => Add0.IN12
ain[15] => Add0.IN11
ain[16] => Add0.IN10
ain[17] => Add0.IN9
ain[18] => Add0.IN8
ain[19] => Add0.IN7
ain[20] => Add0.IN6
ain[21] => Add0.IN5
ain[22] => Add0.IN4
ain[23] => Add0.IN3
ain[24] => Add0.IN1
ain[24] => Add0.IN2
bin[0] => Add0.IN52
bin[1] => Add0.IN51
bin[2] => Add0.IN50
bin[3] => Add0.IN49
bin[4] => Add0.IN48
bin[5] => Add0.IN47
bin[6] => Add0.IN46
bin[7] => Add0.IN45
bin[8] => Add0.IN44
bin[9] => Add0.IN43
bin[10] => Add0.IN42
bin[11] => Add0.IN41
bin[12] => Add0.IN40
bin[13] => Add0.IN39
bin[14] => Add0.IN38
bin[15] => Add0.IN37
bin[16] => Add0.IN36
bin[17] => Add0.IN35
bin[18] => Add0.IN34
bin[19] => Add0.IN33
bin[20] => Add0.IN32
bin[21] => Add0.IN31
bin[22] => Add0.IN30
bin[23] => Add0.IN29
bin[24] => Add0.IN27
bin[24] => Add0.IN28
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_1_n
clk => pipe[0][25].CLK
clk => pipe[0][24].CLK
clk => pipe[0][23].CLK
clk => pipe[0][22].CLK
clk => pipe[0][21].CLK
clk => pipe[0][20].CLK
clk => pipe[0][19].CLK
clk => pipe[0][18].CLK
clk => pipe[0][17].CLK
clk => pipe[0][16].CLK
clk => pipe[0][15].CLK
clk => pipe[0][14].CLK
clk => pipe[0][13].CLK
clk => pipe[0][12].CLK
clk => pipe[0][11].CLK
clk => pipe[0][10].CLK
clk => pipe[0][9].CLK
clk => pipe[0][8].CLK
clk => pipe[0][7].CLK
clk => pipe[0][6].CLK
clk => pipe[0][5].CLK
clk => pipe[0][4].CLK
clk => pipe[0][3].CLK
clk => pipe[0][2].CLK
clk => pipe[0][1].CLK
clk => pipe[0][0].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
ain[0] => Add0.IN26
ain[1] => Add0.IN25
ain[2] => Add0.IN24
ain[3] => Add0.IN23
ain[4] => Add0.IN22
ain[5] => Add0.IN21
ain[6] => Add0.IN20
ain[7] => Add0.IN19
ain[8] => Add0.IN18
ain[9] => Add0.IN17
ain[10] => Add0.IN16
ain[11] => Add0.IN15
ain[12] => Add0.IN14
ain[13] => Add0.IN13
ain[14] => Add0.IN12
ain[15] => Add0.IN11
ain[16] => Add0.IN10
ain[17] => Add0.IN9
ain[18] => Add0.IN8
ain[19] => Add0.IN7
ain[20] => Add0.IN6
ain[21] => Add0.IN5
ain[22] => Add0.IN4
ain[23] => Add0.IN3
ain[24] => Add0.IN1
ain[24] => Add0.IN2
bin[0] => Add0.IN52
bin[1] => Add0.IN51
bin[2] => Add0.IN50
bin[3] => Add0.IN49
bin[4] => Add0.IN48
bin[5] => Add0.IN47
bin[6] => Add0.IN46
bin[7] => Add0.IN45
bin[8] => Add0.IN44
bin[9] => Add0.IN43
bin[10] => Add0.IN42
bin[11] => Add0.IN41
bin[12] => Add0.IN40
bin[13] => Add0.IN39
bin[14] => Add0.IN38
bin[15] => Add0.IN37
bin[16] => Add0.IN36
bin[17] => Add0.IN35
bin[18] => Add0.IN34
bin[19] => Add0.IN33
bin[20] => Add0.IN32
bin[21] => Add0.IN31
bin[22] => Add0.IN30
bin[23] => Add0.IN29
bin[24] => Add0.IN27
bin[24] => Add0.IN28
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_2_n
clk => pipe[0][25].CLK
clk => pipe[0][24].CLK
clk => pipe[0][23].CLK
clk => pipe[0][22].CLK
clk => pipe[0][21].CLK
clk => pipe[0][20].CLK
clk => pipe[0][19].CLK
clk => pipe[0][18].CLK
clk => pipe[0][17].CLK
clk => pipe[0][16].CLK
clk => pipe[0][15].CLK
clk => pipe[0][14].CLK
clk => pipe[0][13].CLK
clk => pipe[0][12].CLK
clk => pipe[0][11].CLK
clk => pipe[0][10].CLK
clk => pipe[0][9].CLK
clk => pipe[0][8].CLK
clk => pipe[0][7].CLK
clk => pipe[0][6].CLK
clk => pipe[0][5].CLK
clk => pipe[0][4].CLK
clk => pipe[0][3].CLK
clk => pipe[0][2].CLK
clk => pipe[0][1].CLK
clk => pipe[0][0].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
ain[0] => Add0.IN26
ain[1] => Add0.IN25
ain[2] => Add0.IN24
ain[3] => Add0.IN23
ain[4] => Add0.IN22
ain[5] => Add0.IN21
ain[6] => Add0.IN20
ain[7] => Add0.IN19
ain[8] => Add0.IN18
ain[9] => Add0.IN17
ain[10] => Add0.IN16
ain[11] => Add0.IN15
ain[12] => Add0.IN14
ain[13] => Add0.IN13
ain[14] => Add0.IN12
ain[15] => Add0.IN11
ain[16] => Add0.IN10
ain[17] => Add0.IN9
ain[18] => Add0.IN8
ain[19] => Add0.IN7
ain[20] => Add0.IN6
ain[21] => Add0.IN5
ain[22] => Add0.IN4
ain[23] => Add0.IN3
ain[24] => Add0.IN1
ain[24] => Add0.IN2
bin[0] => Add0.IN52
bin[1] => Add0.IN51
bin[2] => Add0.IN50
bin[3] => Add0.IN49
bin[4] => Add0.IN48
bin[5] => Add0.IN47
bin[6] => Add0.IN46
bin[7] => Add0.IN45
bin[8] => Add0.IN44
bin[9] => Add0.IN43
bin[10] => Add0.IN42
bin[11] => Add0.IN41
bin[12] => Add0.IN40
bin[13] => Add0.IN39
bin[14] => Add0.IN38
bin[15] => Add0.IN37
bin[16] => Add0.IN36
bin[17] => Add0.IN35
bin[18] => Add0.IN34
bin[19] => Add0.IN33
bin[20] => Add0.IN32
bin[21] => Add0.IN31
bin[22] => Add0.IN30
bin[23] => Add0.IN29
bin[24] => Add0.IN27
bin[24] => Add0.IN28
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_3_n
clk => pipe[0][25].CLK
clk => pipe[0][24].CLK
clk => pipe[0][23].CLK
clk => pipe[0][22].CLK
clk => pipe[0][21].CLK
clk => pipe[0][20].CLK
clk => pipe[0][19].CLK
clk => pipe[0][18].CLK
clk => pipe[0][17].CLK
clk => pipe[0][16].CLK
clk => pipe[0][15].CLK
clk => pipe[0][14].CLK
clk => pipe[0][13].CLK
clk => pipe[0][12].CLK
clk => pipe[0][11].CLK
clk => pipe[0][10].CLK
clk => pipe[0][9].CLK
clk => pipe[0][8].CLK
clk => pipe[0][7].CLK
clk => pipe[0][6].CLK
clk => pipe[0][5].CLK
clk => pipe[0][4].CLK
clk => pipe[0][3].CLK
clk => pipe[0][2].CLK
clk => pipe[0][1].CLK
clk => pipe[0][0].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
ain[0] => Add0.IN26
ain[1] => Add0.IN25
ain[2] => Add0.IN24
ain[3] => Add0.IN23
ain[4] => Add0.IN22
ain[5] => Add0.IN21
ain[6] => Add0.IN20
ain[7] => Add0.IN19
ain[8] => Add0.IN18
ain[9] => Add0.IN17
ain[10] => Add0.IN16
ain[11] => Add0.IN15
ain[12] => Add0.IN14
ain[13] => Add0.IN13
ain[14] => Add0.IN12
ain[15] => Add0.IN11
ain[16] => Add0.IN10
ain[17] => Add0.IN9
ain[18] => Add0.IN8
ain[19] => Add0.IN7
ain[20] => Add0.IN6
ain[21] => Add0.IN5
ain[22] => Add0.IN4
ain[23] => Add0.IN3
ain[24] => Add0.IN1
ain[24] => Add0.IN2
bin[0] => Add0.IN52
bin[1] => Add0.IN51
bin[2] => Add0.IN50
bin[3] => Add0.IN49
bin[4] => Add0.IN48
bin[5] => Add0.IN47
bin[6] => Add0.IN46
bin[7] => Add0.IN45
bin[8] => Add0.IN44
bin[9] => Add0.IN43
bin[10] => Add0.IN42
bin[11] => Add0.IN41
bin[12] => Add0.IN40
bin[13] => Add0.IN39
bin[14] => Add0.IN38
bin[15] => Add0.IN37
bin[16] => Add0.IN36
bin[17] => Add0.IN35
bin[18] => Add0.IN34
bin[19] => Add0.IN33
bin[20] => Add0.IN32
bin[21] => Add0.IN31
bin[22] => Add0.IN30
bin[23] => Add0.IN29
bin[24] => Add0.IN27
bin[24] => Add0.IN28
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_4_n
clk => pipe[0][25].CLK
clk => pipe[0][24].CLK
clk => pipe[0][23].CLK
clk => pipe[0][22].CLK
clk => pipe[0][21].CLK
clk => pipe[0][20].CLK
clk => pipe[0][19].CLK
clk => pipe[0][18].CLK
clk => pipe[0][17].CLK
clk => pipe[0][16].CLK
clk => pipe[0][15].CLK
clk => pipe[0][14].CLK
clk => pipe[0][13].CLK
clk => pipe[0][12].CLK
clk => pipe[0][11].CLK
clk => pipe[0][10].CLK
clk => pipe[0][9].CLK
clk => pipe[0][8].CLK
clk => pipe[0][7].CLK
clk => pipe[0][6].CLK
clk => pipe[0][5].CLK
clk => pipe[0][4].CLK
clk => pipe[0][3].CLK
clk => pipe[0][2].CLK
clk => pipe[0][1].CLK
clk => pipe[0][0].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
ain[0] => Add0.IN26
ain[1] => Add0.IN25
ain[2] => Add0.IN24
ain[3] => Add0.IN23
ain[4] => Add0.IN22
ain[5] => Add0.IN21
ain[6] => Add0.IN20
ain[7] => Add0.IN19
ain[8] => Add0.IN18
ain[9] => Add0.IN17
ain[10] => Add0.IN16
ain[11] => Add0.IN15
ain[12] => Add0.IN14
ain[13] => Add0.IN13
ain[14] => Add0.IN12
ain[15] => Add0.IN11
ain[16] => Add0.IN10
ain[17] => Add0.IN9
ain[18] => Add0.IN8
ain[19] => Add0.IN7
ain[20] => Add0.IN6
ain[21] => Add0.IN5
ain[22] => Add0.IN4
ain[23] => Add0.IN3
ain[24] => Add0.IN1
ain[24] => Add0.IN2
bin[0] => Add0.IN52
bin[1] => Add0.IN51
bin[2] => Add0.IN50
bin[3] => Add0.IN49
bin[4] => Add0.IN48
bin[5] => Add0.IN47
bin[6] => Add0.IN46
bin[7] => Add0.IN45
bin[8] => Add0.IN44
bin[9] => Add0.IN43
bin[10] => Add0.IN42
bin[11] => Add0.IN41
bin[12] => Add0.IN40
bin[13] => Add0.IN39
bin[14] => Add0.IN38
bin[15] => Add0.IN37
bin[16] => Add0.IN36
bin[17] => Add0.IN35
bin[18] => Add0.IN34
bin[19] => Add0.IN33
bin[20] => Add0.IN32
bin[21] => Add0.IN31
bin[22] => Add0.IN30
bin[23] => Add0.IN29
bin[24] => Add0.IN27
bin[24] => Add0.IN28
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_5_n
clk => pipe[0][25].CLK
clk => pipe[0][24].CLK
clk => pipe[0][23].CLK
clk => pipe[0][22].CLK
clk => pipe[0][21].CLK
clk => pipe[0][20].CLK
clk => pipe[0][19].CLK
clk => pipe[0][18].CLK
clk => pipe[0][17].CLK
clk => pipe[0][16].CLK
clk => pipe[0][15].CLK
clk => pipe[0][14].CLK
clk => pipe[0][13].CLK
clk => pipe[0][12].CLK
clk => pipe[0][11].CLK
clk => pipe[0][10].CLK
clk => pipe[0][9].CLK
clk => pipe[0][8].CLK
clk => pipe[0][7].CLK
clk => pipe[0][6].CLK
clk => pipe[0][5].CLK
clk => pipe[0][4].CLK
clk => pipe[0][3].CLK
clk => pipe[0][2].CLK
clk => pipe[0][1].CLK
clk => pipe[0][0].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
ain[0] => Add0.IN26
ain[1] => Add0.IN25
ain[2] => Add0.IN24
ain[3] => Add0.IN23
ain[4] => Add0.IN22
ain[5] => Add0.IN21
ain[6] => Add0.IN20
ain[7] => Add0.IN19
ain[8] => Add0.IN18
ain[9] => Add0.IN17
ain[10] => Add0.IN16
ain[11] => Add0.IN15
ain[12] => Add0.IN14
ain[13] => Add0.IN13
ain[14] => Add0.IN12
ain[15] => Add0.IN11
ain[16] => Add0.IN10
ain[17] => Add0.IN9
ain[18] => Add0.IN8
ain[19] => Add0.IN7
ain[20] => Add0.IN6
ain[21] => Add0.IN5
ain[22] => Add0.IN4
ain[23] => Add0.IN3
ain[24] => Add0.IN1
ain[24] => Add0.IN2
bin[0] => Add0.IN52
bin[1] => Add0.IN51
bin[2] => Add0.IN50
bin[3] => Add0.IN49
bin[4] => Add0.IN48
bin[5] => Add0.IN47
bin[6] => Add0.IN46
bin[7] => Add0.IN45
bin[8] => Add0.IN44
bin[9] => Add0.IN43
bin[10] => Add0.IN42
bin[11] => Add0.IN41
bin[12] => Add0.IN40
bin[13] => Add0.IN39
bin[14] => Add0.IN38
bin[15] => Add0.IN37
bin[16] => Add0.IN36
bin[17] => Add0.IN35
bin[18] => Add0.IN34
bin[19] => Add0.IN33
bin[20] => Add0.IN32
bin[21] => Add0.IN31
bin[22] => Add0.IN30
bin[23] => Add0.IN29
bin[24] => Add0.IN27
bin[24] => Add0.IN28
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_0_n_6_n
clk => pipe[0][25].CLK
clk => pipe[0][24].CLK
clk => pipe[0][23].CLK
clk => pipe[0][22].CLK
clk => pipe[0][21].CLK
clk => pipe[0][20].CLK
clk => pipe[0][19].CLK
clk => pipe[0][18].CLK
clk => pipe[0][17].CLK
clk => pipe[0][16].CLK
clk => pipe[0][15].CLK
clk => pipe[0][14].CLK
clk => pipe[0][13].CLK
clk => pipe[0][12].CLK
clk => pipe[0][11].CLK
clk => pipe[0][10].CLK
clk => pipe[0][9].CLK
clk => pipe[0][8].CLK
clk => pipe[0][7].CLK
clk => pipe[0][6].CLK
clk => pipe[0][5].CLK
clk => pipe[0][4].CLK
clk => pipe[0][3].CLK
clk => pipe[0][2].CLK
clk => pipe[0][1].CLK
clk => pipe[0][0].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
ain[0] => Add0.IN26
ain[1] => Add0.IN25
ain[2] => Add0.IN24
ain[3] => Add0.IN23
ain[4] => Add0.IN22
ain[5] => Add0.IN21
ain[6] => Add0.IN20
ain[7] => Add0.IN19
ain[8] => Add0.IN18
ain[9] => Add0.IN17
ain[10] => Add0.IN16
ain[11] => Add0.IN15
ain[12] => Add0.IN14
ain[13] => Add0.IN13
ain[14] => Add0.IN12
ain[15] => Add0.IN11
ain[16] => Add0.IN10
ain[17] => Add0.IN9
ain[18] => Add0.IN8
ain[19] => Add0.IN7
ain[20] => Add0.IN6
ain[21] => Add0.IN5
ain[22] => Add0.IN4
ain[23] => Add0.IN3
ain[24] => Add0.IN1
ain[24] => Add0.IN2
bin[0] => Add0.IN52
bin[1] => Add0.IN51
bin[2] => Add0.IN50
bin[3] => Add0.IN49
bin[4] => Add0.IN48
bin[5] => Add0.IN47
bin[6] => Add0.IN46
bin[7] => Add0.IN45
bin[8] => Add0.IN44
bin[9] => Add0.IN43
bin[10] => Add0.IN42
bin[11] => Add0.IN41
bin[12] => Add0.IN40
bin[13] => Add0.IN39
bin[14] => Add0.IN38
bin[15] => Add0.IN37
bin[16] => Add0.IN36
bin[17] => Add0.IN35
bin[18] => Add0.IN34
bin[19] => Add0.IN33
bin[20] => Add0.IN32
bin[21] => Add0.IN31
bin[22] => Add0.IN30
bin[23] => Add0.IN29
bin[24] => Add0.IN27
bin[24] => Add0.IN28
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_0_n
clk => pipe[0][26].CLK
clk => pipe[0][25].CLK
clk => pipe[0][24].CLK
clk => pipe[0][23].CLK
clk => pipe[0][22].CLK
clk => pipe[0][21].CLK
clk => pipe[0][20].CLK
clk => pipe[0][19].CLK
clk => pipe[0][18].CLK
clk => pipe[0][17].CLK
clk => pipe[0][16].CLK
clk => pipe[0][15].CLK
clk => pipe[0][14].CLK
clk => pipe[0][13].CLK
clk => pipe[0][12].CLK
clk => pipe[0][11].CLK
clk => pipe[0][10].CLK
clk => pipe[0][9].CLK
clk => pipe[0][8].CLK
clk => pipe[0][7].CLK
clk => pipe[0][6].CLK
clk => pipe[0][5].CLK
clk => pipe[0][4].CLK
clk => pipe[0][3].CLK
clk => pipe[0][2].CLK
clk => pipe[0][1].CLK
clk => pipe[0][0].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
ain[0] => Add0.IN27
ain[1] => Add0.IN26
ain[2] => Add0.IN25
ain[3] => Add0.IN24
ain[4] => Add0.IN23
ain[5] => Add0.IN22
ain[6] => Add0.IN21
ain[7] => Add0.IN20
ain[8] => Add0.IN19
ain[9] => Add0.IN18
ain[10] => Add0.IN17
ain[11] => Add0.IN16
ain[12] => Add0.IN15
ain[13] => Add0.IN14
ain[14] => Add0.IN13
ain[15] => Add0.IN12
ain[16] => Add0.IN11
ain[17] => Add0.IN10
ain[18] => Add0.IN9
ain[19] => Add0.IN8
ain[20] => Add0.IN7
ain[21] => Add0.IN6
ain[22] => Add0.IN5
ain[23] => Add0.IN4
ain[24] => Add0.IN3
ain[25] => Add0.IN1
ain[25] => Add0.IN2
bin[0] => Add0.IN54
bin[1] => Add0.IN53
bin[2] => Add0.IN52
bin[3] => Add0.IN51
bin[4] => Add0.IN50
bin[5] => Add0.IN49
bin[6] => Add0.IN48
bin[7] => Add0.IN47
bin[8] => Add0.IN46
bin[9] => Add0.IN45
bin[10] => Add0.IN44
bin[11] => Add0.IN43
bin[12] => Add0.IN42
bin[13] => Add0.IN41
bin[14] => Add0.IN40
bin[15] => Add0.IN39
bin[16] => Add0.IN38
bin[17] => Add0.IN37
bin[18] => Add0.IN36
bin[19] => Add0.IN35
bin[20] => Add0.IN34
bin[21] => Add0.IN33
bin[22] => Add0.IN32
bin[23] => Add0.IN31
bin[24] => Add0.IN30
bin[25] => Add0.IN28
bin[25] => Add0.IN29
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_1_n
clk => pipe[0][26].CLK
clk => pipe[0][25].CLK
clk => pipe[0][24].CLK
clk => pipe[0][23].CLK
clk => pipe[0][22].CLK
clk => pipe[0][21].CLK
clk => pipe[0][20].CLK
clk => pipe[0][19].CLK
clk => pipe[0][18].CLK
clk => pipe[0][17].CLK
clk => pipe[0][16].CLK
clk => pipe[0][15].CLK
clk => pipe[0][14].CLK
clk => pipe[0][13].CLK
clk => pipe[0][12].CLK
clk => pipe[0][11].CLK
clk => pipe[0][10].CLK
clk => pipe[0][9].CLK
clk => pipe[0][8].CLK
clk => pipe[0][7].CLK
clk => pipe[0][6].CLK
clk => pipe[0][5].CLK
clk => pipe[0][4].CLK
clk => pipe[0][3].CLK
clk => pipe[0][2].CLK
clk => pipe[0][1].CLK
clk => pipe[0][0].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
ain[0] => Add0.IN27
ain[1] => Add0.IN26
ain[2] => Add0.IN25
ain[3] => Add0.IN24
ain[4] => Add0.IN23
ain[5] => Add0.IN22
ain[6] => Add0.IN21
ain[7] => Add0.IN20
ain[8] => Add0.IN19
ain[9] => Add0.IN18
ain[10] => Add0.IN17
ain[11] => Add0.IN16
ain[12] => Add0.IN15
ain[13] => Add0.IN14
ain[14] => Add0.IN13
ain[15] => Add0.IN12
ain[16] => Add0.IN11
ain[17] => Add0.IN10
ain[18] => Add0.IN9
ain[19] => Add0.IN8
ain[20] => Add0.IN7
ain[21] => Add0.IN6
ain[22] => Add0.IN5
ain[23] => Add0.IN4
ain[24] => Add0.IN3
ain[25] => Add0.IN1
ain[25] => Add0.IN2
bin[0] => Add0.IN54
bin[1] => Add0.IN53
bin[2] => Add0.IN52
bin[3] => Add0.IN51
bin[4] => Add0.IN50
bin[5] => Add0.IN49
bin[6] => Add0.IN48
bin[7] => Add0.IN47
bin[8] => Add0.IN46
bin[9] => Add0.IN45
bin[10] => Add0.IN44
bin[11] => Add0.IN43
bin[12] => Add0.IN42
bin[13] => Add0.IN41
bin[14] => Add0.IN40
bin[15] => Add0.IN39
bin[16] => Add0.IN38
bin[17] => Add0.IN37
bin[18] => Add0.IN36
bin[19] => Add0.IN35
bin[20] => Add0.IN34
bin[21] => Add0.IN33
bin[22] => Add0.IN32
bin[23] => Add0.IN31
bin[24] => Add0.IN30
bin[25] => Add0.IN28
bin[25] => Add0.IN29
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_2_n
clk => pipe[0][26].CLK
clk => pipe[0][25].CLK
clk => pipe[0][24].CLK
clk => pipe[0][23].CLK
clk => pipe[0][22].CLK
clk => pipe[0][21].CLK
clk => pipe[0][20].CLK
clk => pipe[0][19].CLK
clk => pipe[0][18].CLK
clk => pipe[0][17].CLK
clk => pipe[0][16].CLK
clk => pipe[0][15].CLK
clk => pipe[0][14].CLK
clk => pipe[0][13].CLK
clk => pipe[0][12].CLK
clk => pipe[0][11].CLK
clk => pipe[0][10].CLK
clk => pipe[0][9].CLK
clk => pipe[0][8].CLK
clk => pipe[0][7].CLK
clk => pipe[0][6].CLK
clk => pipe[0][5].CLK
clk => pipe[0][4].CLK
clk => pipe[0][3].CLK
clk => pipe[0][2].CLK
clk => pipe[0][1].CLK
clk => pipe[0][0].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
ain[0] => Add0.IN27
ain[1] => Add0.IN26
ain[2] => Add0.IN25
ain[3] => Add0.IN24
ain[4] => Add0.IN23
ain[5] => Add0.IN22
ain[6] => Add0.IN21
ain[7] => Add0.IN20
ain[8] => Add0.IN19
ain[9] => Add0.IN18
ain[10] => Add0.IN17
ain[11] => Add0.IN16
ain[12] => Add0.IN15
ain[13] => Add0.IN14
ain[14] => Add0.IN13
ain[15] => Add0.IN12
ain[16] => Add0.IN11
ain[17] => Add0.IN10
ain[18] => Add0.IN9
ain[19] => Add0.IN8
ain[20] => Add0.IN7
ain[21] => Add0.IN6
ain[22] => Add0.IN5
ain[23] => Add0.IN4
ain[24] => Add0.IN3
ain[25] => Add0.IN1
ain[25] => Add0.IN2
bin[0] => Add0.IN54
bin[1] => Add0.IN53
bin[2] => Add0.IN52
bin[3] => Add0.IN51
bin[4] => Add0.IN50
bin[5] => Add0.IN49
bin[6] => Add0.IN48
bin[7] => Add0.IN47
bin[8] => Add0.IN46
bin[9] => Add0.IN45
bin[10] => Add0.IN44
bin[11] => Add0.IN43
bin[12] => Add0.IN42
bin[13] => Add0.IN41
bin[14] => Add0.IN40
bin[15] => Add0.IN39
bin[16] => Add0.IN38
bin[17] => Add0.IN37
bin[18] => Add0.IN36
bin[19] => Add0.IN35
bin[20] => Add0.IN34
bin[21] => Add0.IN33
bin[22] => Add0.IN32
bin[23] => Add0.IN31
bin[24] => Add0.IN30
bin[25] => Add0.IN28
bin[25] => Add0.IN29
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_1_n_3_n
clk => pipe[0][26].CLK
clk => pipe[0][25].CLK
clk => pipe[0][24].CLK
clk => pipe[0][23].CLK
clk => pipe[0][22].CLK
clk => pipe[0][21].CLK
clk => pipe[0][20].CLK
clk => pipe[0][19].CLK
clk => pipe[0][18].CLK
clk => pipe[0][17].CLK
clk => pipe[0][16].CLK
clk => pipe[0][15].CLK
clk => pipe[0][14].CLK
clk => pipe[0][13].CLK
clk => pipe[0][12].CLK
clk => pipe[0][11].CLK
clk => pipe[0][10].CLK
clk => pipe[0][9].CLK
clk => pipe[0][8].CLK
clk => pipe[0][7].CLK
clk => pipe[0][6].CLK
clk => pipe[0][5].CLK
clk => pipe[0][4].CLK
clk => pipe[0][3].CLK
clk => pipe[0][2].CLK
clk => pipe[0][1].CLK
clk => pipe[0][0].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
ain[0] => Add0.IN27
ain[1] => Add0.IN26
ain[2] => Add0.IN25
ain[3] => Add0.IN24
ain[4] => Add0.IN23
ain[5] => Add0.IN22
ain[6] => Add0.IN21
ain[7] => Add0.IN20
ain[8] => Add0.IN19
ain[9] => Add0.IN18
ain[10] => Add0.IN17
ain[11] => Add0.IN16
ain[12] => Add0.IN15
ain[13] => Add0.IN14
ain[14] => Add0.IN13
ain[15] => Add0.IN12
ain[16] => Add0.IN11
ain[17] => Add0.IN10
ain[18] => Add0.IN9
ain[19] => Add0.IN8
ain[20] => Add0.IN7
ain[21] => Add0.IN6
ain[22] => Add0.IN5
ain[23] => Add0.IN4
ain[24] => Add0.IN3
ain[25] => Add0.IN1
ain[25] => Add0.IN2
bin[0] => Add0.IN54
bin[1] => Add0.IN53
bin[2] => Add0.IN52
bin[3] => Add0.IN51
bin[4] => Add0.IN50
bin[5] => Add0.IN49
bin[6] => Add0.IN48
bin[7] => Add0.IN47
bin[8] => Add0.IN46
bin[9] => Add0.IN45
bin[10] => Add0.IN44
bin[11] => Add0.IN43
bin[12] => Add0.IN42
bin[13] => Add0.IN41
bin[14] => Add0.IN40
bin[15] => Add0.IN39
bin[16] => Add0.IN38
bin[17] => Add0.IN37
bin[18] => Add0.IN36
bin[19] => Add0.IN35
bin[20] => Add0.IN34
bin[21] => Add0.IN33
bin[22] => Add0.IN32
bin[23] => Add0.IN31
bin[24] => Add0.IN30
bin[25] => Add0.IN28
bin[25] => Add0.IN29
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_0_n
clk => pipe[0][27].CLK
clk => pipe[0][26].CLK
clk => pipe[0][25].CLK
clk => pipe[0][24].CLK
clk => pipe[0][23].CLK
clk => pipe[0][22].CLK
clk => pipe[0][21].CLK
clk => pipe[0][20].CLK
clk => pipe[0][19].CLK
clk => pipe[0][18].CLK
clk => pipe[0][17].CLK
clk => pipe[0][16].CLK
clk => pipe[0][15].CLK
clk => pipe[0][14].CLK
clk => pipe[0][13].CLK
clk => pipe[0][12].CLK
clk => pipe[0][11].CLK
clk => pipe[0][10].CLK
clk => pipe[0][9].CLK
clk => pipe[0][8].CLK
clk => pipe[0][7].CLK
clk => pipe[0][6].CLK
clk => pipe[0][5].CLK
clk => pipe[0][4].CLK
clk => pipe[0][3].CLK
clk => pipe[0][2].CLK
clk => pipe[0][1].CLK
clk => pipe[0][0].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_2_n_1_n
clk => pipe[0][27].CLK
clk => pipe[0][26].CLK
clk => pipe[0][25].CLK
clk => pipe[0][24].CLK
clk => pipe[0][23].CLK
clk => pipe[0][22].CLK
clk => pipe[0][21].CLK
clk => pipe[0][20].CLK
clk => pipe[0][19].CLK
clk => pipe[0][18].CLK
clk => pipe[0][17].CLK
clk => pipe[0][16].CLK
clk => pipe[0][15].CLK
clk => pipe[0][14].CLK
clk => pipe[0][13].CLK
clk => pipe[0][12].CLK
clk => pipe[0][11].CLK
clk => pipe[0][10].CLK
clk => pipe[0][9].CLK
clk => pipe[0][8].CLK
clk => pipe[0][7].CLK
clk => pipe[0][6].CLK
clk => pipe[0][5].CLK
clk => pipe[0][4].CLK
clk => pipe[0][3].CLK
clk => pipe[0][2].CLK
clk => pipe[0][1].CLK
clk => pipe[0][0].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_1_lut_l_3_n_0_n
clk => pipe[0][28].CLK
clk => pipe[0][27].CLK
clk => pipe[0][26].CLK
clk => pipe[0][25].CLK
clk => pipe[0][24].CLK
clk => pipe[0][23].CLK
clk => pipe[0][22].CLK
clk => pipe[0][21].CLK
clk => pipe[0][20].CLK
clk => pipe[0][19].CLK
clk => pipe[0][18].CLK
clk => pipe[0][17].CLK
clk => pipe[0][16].CLK
clk => pipe[0][15].CLK
clk => pipe[0][14].CLK
clk => pipe[0][13].CLK
clk => pipe[0][12].CLK
clk => pipe[0][11].CLK
clk => pipe[0][10].CLK
clk => pipe[0][9].CLK
clk => pipe[0][8].CLK
clk => pipe[0][7].CLK
clk => pipe[0][6].CLK
clk => pipe[0][5].CLK
clk => pipe[0][4].CLK
clk => pipe[0][3].CLK
clk => pipe[0][2].CLK
clk => pipe[0][1].CLK
clk => pipe[0][0].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_0_n
clk => pipe[0][25].CLK
clk => pipe[0][24].CLK
clk => pipe[0][23].CLK
clk => pipe[0][22].CLK
clk => pipe[0][21].CLK
clk => pipe[0][20].CLK
clk => pipe[0][19].CLK
clk => pipe[0][18].CLK
clk => pipe[0][17].CLK
clk => pipe[0][16].CLK
clk => pipe[0][15].CLK
clk => pipe[0][14].CLK
clk => pipe[0][13].CLK
clk => pipe[0][12].CLK
clk => pipe[0][11].CLK
clk => pipe[0][10].CLK
clk => pipe[0][9].CLK
clk => pipe[0][8].CLK
clk => pipe[0][7].CLK
clk => pipe[0][6].CLK
clk => pipe[0][5].CLK
clk => pipe[0][4].CLK
clk => pipe[0][3].CLK
clk => pipe[0][2].CLK
clk => pipe[0][1].CLK
clk => pipe[0][0].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
ain[0] => Add0.IN26
ain[1] => Add0.IN25
ain[2] => Add0.IN24
ain[3] => Add0.IN23
ain[4] => Add0.IN22
ain[5] => Add0.IN21
ain[6] => Add0.IN20
ain[7] => Add0.IN19
ain[8] => Add0.IN18
ain[9] => Add0.IN17
ain[10] => Add0.IN16
ain[11] => Add0.IN15
ain[12] => Add0.IN14
ain[13] => Add0.IN13
ain[14] => Add0.IN12
ain[15] => Add0.IN11
ain[16] => Add0.IN10
ain[17] => Add0.IN9
ain[18] => Add0.IN8
ain[19] => Add0.IN7
ain[20] => Add0.IN6
ain[21] => Add0.IN5
ain[22] => Add0.IN4
ain[23] => Add0.IN3
ain[24] => Add0.IN1
ain[24] => Add0.IN2
bin[0] => Add0.IN52
bin[1] => Add0.IN51
bin[2] => Add0.IN50
bin[3] => Add0.IN49
bin[4] => Add0.IN48
bin[5] => Add0.IN47
bin[6] => Add0.IN46
bin[7] => Add0.IN45
bin[8] => Add0.IN44
bin[9] => Add0.IN43
bin[10] => Add0.IN42
bin[11] => Add0.IN41
bin[12] => Add0.IN40
bin[13] => Add0.IN39
bin[14] => Add0.IN38
bin[15] => Add0.IN37
bin[16] => Add0.IN36
bin[17] => Add0.IN35
bin[18] => Add0.IN34
bin[19] => Add0.IN33
bin[20] => Add0.IN32
bin[21] => Add0.IN31
bin[22] => Add0.IN30
bin[23] => Add0.IN29
bin[24] => Add0.IN27
bin[24] => Add0.IN28
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_1_n
clk => pipe[0][25].CLK
clk => pipe[0][24].CLK
clk => pipe[0][23].CLK
clk => pipe[0][22].CLK
clk => pipe[0][21].CLK
clk => pipe[0][20].CLK
clk => pipe[0][19].CLK
clk => pipe[0][18].CLK
clk => pipe[0][17].CLK
clk => pipe[0][16].CLK
clk => pipe[0][15].CLK
clk => pipe[0][14].CLK
clk => pipe[0][13].CLK
clk => pipe[0][12].CLK
clk => pipe[0][11].CLK
clk => pipe[0][10].CLK
clk => pipe[0][9].CLK
clk => pipe[0][8].CLK
clk => pipe[0][7].CLK
clk => pipe[0][6].CLK
clk => pipe[0][5].CLK
clk => pipe[0][4].CLK
clk => pipe[0][3].CLK
clk => pipe[0][2].CLK
clk => pipe[0][1].CLK
clk => pipe[0][0].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
ain[0] => Add0.IN26
ain[1] => Add0.IN25
ain[2] => Add0.IN24
ain[3] => Add0.IN23
ain[4] => Add0.IN22
ain[5] => Add0.IN21
ain[6] => Add0.IN20
ain[7] => Add0.IN19
ain[8] => Add0.IN18
ain[9] => Add0.IN17
ain[10] => Add0.IN16
ain[11] => Add0.IN15
ain[12] => Add0.IN14
ain[13] => Add0.IN13
ain[14] => Add0.IN12
ain[15] => Add0.IN11
ain[16] => Add0.IN10
ain[17] => Add0.IN9
ain[18] => Add0.IN8
ain[19] => Add0.IN7
ain[20] => Add0.IN6
ain[21] => Add0.IN5
ain[22] => Add0.IN4
ain[23] => Add0.IN3
ain[24] => Add0.IN1
ain[24] => Add0.IN2
bin[0] => Add0.IN52
bin[1] => Add0.IN51
bin[2] => Add0.IN50
bin[3] => Add0.IN49
bin[4] => Add0.IN48
bin[5] => Add0.IN47
bin[6] => Add0.IN46
bin[7] => Add0.IN45
bin[8] => Add0.IN44
bin[9] => Add0.IN43
bin[10] => Add0.IN42
bin[11] => Add0.IN41
bin[12] => Add0.IN40
bin[13] => Add0.IN39
bin[14] => Add0.IN38
bin[15] => Add0.IN37
bin[16] => Add0.IN36
bin[17] => Add0.IN35
bin[18] => Add0.IN34
bin[19] => Add0.IN33
bin[20] => Add0.IN32
bin[21] => Add0.IN31
bin[22] => Add0.IN30
bin[23] => Add0.IN29
bin[24] => Add0.IN27
bin[24] => Add0.IN28
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_2_n
clk => pipe[0][25].CLK
clk => pipe[0][24].CLK
clk => pipe[0][23].CLK
clk => pipe[0][22].CLK
clk => pipe[0][21].CLK
clk => pipe[0][20].CLK
clk => pipe[0][19].CLK
clk => pipe[0][18].CLK
clk => pipe[0][17].CLK
clk => pipe[0][16].CLK
clk => pipe[0][15].CLK
clk => pipe[0][14].CLK
clk => pipe[0][13].CLK
clk => pipe[0][12].CLK
clk => pipe[0][11].CLK
clk => pipe[0][10].CLK
clk => pipe[0][9].CLK
clk => pipe[0][8].CLK
clk => pipe[0][7].CLK
clk => pipe[0][6].CLK
clk => pipe[0][5].CLK
clk => pipe[0][4].CLK
clk => pipe[0][3].CLK
clk => pipe[0][2].CLK
clk => pipe[0][1].CLK
clk => pipe[0][0].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
ain[0] => Add0.IN26
ain[1] => Add0.IN25
ain[2] => Add0.IN24
ain[3] => Add0.IN23
ain[4] => Add0.IN22
ain[5] => Add0.IN21
ain[6] => Add0.IN20
ain[7] => Add0.IN19
ain[8] => Add0.IN18
ain[9] => Add0.IN17
ain[10] => Add0.IN16
ain[11] => Add0.IN15
ain[12] => Add0.IN14
ain[13] => Add0.IN13
ain[14] => Add0.IN12
ain[15] => Add0.IN11
ain[16] => Add0.IN10
ain[17] => Add0.IN9
ain[18] => Add0.IN8
ain[19] => Add0.IN7
ain[20] => Add0.IN6
ain[21] => Add0.IN5
ain[22] => Add0.IN4
ain[23] => Add0.IN3
ain[24] => Add0.IN1
ain[24] => Add0.IN2
bin[0] => Add0.IN52
bin[1] => Add0.IN51
bin[2] => Add0.IN50
bin[3] => Add0.IN49
bin[4] => Add0.IN48
bin[5] => Add0.IN47
bin[6] => Add0.IN46
bin[7] => Add0.IN45
bin[8] => Add0.IN44
bin[9] => Add0.IN43
bin[10] => Add0.IN42
bin[11] => Add0.IN41
bin[12] => Add0.IN40
bin[13] => Add0.IN39
bin[14] => Add0.IN38
bin[15] => Add0.IN37
bin[16] => Add0.IN36
bin[17] => Add0.IN35
bin[18] => Add0.IN34
bin[19] => Add0.IN33
bin[20] => Add0.IN32
bin[21] => Add0.IN31
bin[22] => Add0.IN30
bin[23] => Add0.IN29
bin[24] => Add0.IN27
bin[24] => Add0.IN28
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_3_n
clk => pipe[0][25].CLK
clk => pipe[0][24].CLK
clk => pipe[0][23].CLK
clk => pipe[0][22].CLK
clk => pipe[0][21].CLK
clk => pipe[0][20].CLK
clk => pipe[0][19].CLK
clk => pipe[0][18].CLK
clk => pipe[0][17].CLK
clk => pipe[0][16].CLK
clk => pipe[0][15].CLK
clk => pipe[0][14].CLK
clk => pipe[0][13].CLK
clk => pipe[0][12].CLK
clk => pipe[0][11].CLK
clk => pipe[0][10].CLK
clk => pipe[0][9].CLK
clk => pipe[0][8].CLK
clk => pipe[0][7].CLK
clk => pipe[0][6].CLK
clk => pipe[0][5].CLK
clk => pipe[0][4].CLK
clk => pipe[0][3].CLK
clk => pipe[0][2].CLK
clk => pipe[0][1].CLK
clk => pipe[0][0].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
ain[0] => Add0.IN26
ain[1] => Add0.IN25
ain[2] => Add0.IN24
ain[3] => Add0.IN23
ain[4] => Add0.IN22
ain[5] => Add0.IN21
ain[6] => Add0.IN20
ain[7] => Add0.IN19
ain[8] => Add0.IN18
ain[9] => Add0.IN17
ain[10] => Add0.IN16
ain[11] => Add0.IN15
ain[12] => Add0.IN14
ain[13] => Add0.IN13
ain[14] => Add0.IN12
ain[15] => Add0.IN11
ain[16] => Add0.IN10
ain[17] => Add0.IN9
ain[18] => Add0.IN8
ain[19] => Add0.IN7
ain[20] => Add0.IN6
ain[21] => Add0.IN5
ain[22] => Add0.IN4
ain[23] => Add0.IN3
ain[24] => Add0.IN1
ain[24] => Add0.IN2
bin[0] => Add0.IN52
bin[1] => Add0.IN51
bin[2] => Add0.IN50
bin[3] => Add0.IN49
bin[4] => Add0.IN48
bin[5] => Add0.IN47
bin[6] => Add0.IN46
bin[7] => Add0.IN45
bin[8] => Add0.IN44
bin[9] => Add0.IN43
bin[10] => Add0.IN42
bin[11] => Add0.IN41
bin[12] => Add0.IN40
bin[13] => Add0.IN39
bin[14] => Add0.IN38
bin[15] => Add0.IN37
bin[16] => Add0.IN36
bin[17] => Add0.IN35
bin[18] => Add0.IN34
bin[19] => Add0.IN33
bin[20] => Add0.IN32
bin[21] => Add0.IN31
bin[22] => Add0.IN30
bin[23] => Add0.IN29
bin[24] => Add0.IN27
bin[24] => Add0.IN28
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_4_n
clk => pipe[0][25].CLK
clk => pipe[0][24].CLK
clk => pipe[0][23].CLK
clk => pipe[0][22].CLK
clk => pipe[0][21].CLK
clk => pipe[0][20].CLK
clk => pipe[0][19].CLK
clk => pipe[0][18].CLK
clk => pipe[0][17].CLK
clk => pipe[0][16].CLK
clk => pipe[0][15].CLK
clk => pipe[0][14].CLK
clk => pipe[0][13].CLK
clk => pipe[0][12].CLK
clk => pipe[0][11].CLK
clk => pipe[0][10].CLK
clk => pipe[0][9].CLK
clk => pipe[0][8].CLK
clk => pipe[0][7].CLK
clk => pipe[0][6].CLK
clk => pipe[0][5].CLK
clk => pipe[0][4].CLK
clk => pipe[0][3].CLK
clk => pipe[0][2].CLK
clk => pipe[0][1].CLK
clk => pipe[0][0].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
ain[0] => Add0.IN26
ain[1] => Add0.IN25
ain[2] => Add0.IN24
ain[3] => Add0.IN23
ain[4] => Add0.IN22
ain[5] => Add0.IN21
ain[6] => Add0.IN20
ain[7] => Add0.IN19
ain[8] => Add0.IN18
ain[9] => Add0.IN17
ain[10] => Add0.IN16
ain[11] => Add0.IN15
ain[12] => Add0.IN14
ain[13] => Add0.IN13
ain[14] => Add0.IN12
ain[15] => Add0.IN11
ain[16] => Add0.IN10
ain[17] => Add0.IN9
ain[18] => Add0.IN8
ain[19] => Add0.IN7
ain[20] => Add0.IN6
ain[21] => Add0.IN5
ain[22] => Add0.IN4
ain[23] => Add0.IN3
ain[24] => Add0.IN1
ain[24] => Add0.IN2
bin[0] => Add0.IN52
bin[1] => Add0.IN51
bin[2] => Add0.IN50
bin[3] => Add0.IN49
bin[4] => Add0.IN48
bin[5] => Add0.IN47
bin[6] => Add0.IN46
bin[7] => Add0.IN45
bin[8] => Add0.IN44
bin[9] => Add0.IN43
bin[10] => Add0.IN42
bin[11] => Add0.IN41
bin[12] => Add0.IN40
bin[13] => Add0.IN39
bin[14] => Add0.IN38
bin[15] => Add0.IN37
bin[16] => Add0.IN36
bin[17] => Add0.IN35
bin[18] => Add0.IN34
bin[19] => Add0.IN33
bin[20] => Add0.IN32
bin[21] => Add0.IN31
bin[22] => Add0.IN30
bin[23] => Add0.IN29
bin[24] => Add0.IN27
bin[24] => Add0.IN28
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_5_n
clk => pipe[0][25].CLK
clk => pipe[0][24].CLK
clk => pipe[0][23].CLK
clk => pipe[0][22].CLK
clk => pipe[0][21].CLK
clk => pipe[0][20].CLK
clk => pipe[0][19].CLK
clk => pipe[0][18].CLK
clk => pipe[0][17].CLK
clk => pipe[0][16].CLK
clk => pipe[0][15].CLK
clk => pipe[0][14].CLK
clk => pipe[0][13].CLK
clk => pipe[0][12].CLK
clk => pipe[0][11].CLK
clk => pipe[0][10].CLK
clk => pipe[0][9].CLK
clk => pipe[0][8].CLK
clk => pipe[0][7].CLK
clk => pipe[0][6].CLK
clk => pipe[0][5].CLK
clk => pipe[0][4].CLK
clk => pipe[0][3].CLK
clk => pipe[0][2].CLK
clk => pipe[0][1].CLK
clk => pipe[0][0].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
ain[0] => Add0.IN26
ain[1] => Add0.IN25
ain[2] => Add0.IN24
ain[3] => Add0.IN23
ain[4] => Add0.IN22
ain[5] => Add0.IN21
ain[6] => Add0.IN20
ain[7] => Add0.IN19
ain[8] => Add0.IN18
ain[9] => Add0.IN17
ain[10] => Add0.IN16
ain[11] => Add0.IN15
ain[12] => Add0.IN14
ain[13] => Add0.IN13
ain[14] => Add0.IN12
ain[15] => Add0.IN11
ain[16] => Add0.IN10
ain[17] => Add0.IN9
ain[18] => Add0.IN8
ain[19] => Add0.IN7
ain[20] => Add0.IN6
ain[21] => Add0.IN5
ain[22] => Add0.IN4
ain[23] => Add0.IN3
ain[24] => Add0.IN1
ain[24] => Add0.IN2
bin[0] => Add0.IN52
bin[1] => Add0.IN51
bin[2] => Add0.IN50
bin[3] => Add0.IN49
bin[4] => Add0.IN48
bin[5] => Add0.IN47
bin[6] => Add0.IN46
bin[7] => Add0.IN45
bin[8] => Add0.IN44
bin[9] => Add0.IN43
bin[10] => Add0.IN42
bin[11] => Add0.IN41
bin[12] => Add0.IN40
bin[13] => Add0.IN39
bin[14] => Add0.IN38
bin[15] => Add0.IN37
bin[16] => Add0.IN36
bin[17] => Add0.IN35
bin[18] => Add0.IN34
bin[19] => Add0.IN33
bin[20] => Add0.IN32
bin[21] => Add0.IN31
bin[22] => Add0.IN30
bin[23] => Add0.IN29
bin[24] => Add0.IN27
bin[24] => Add0.IN28
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_0_n_6_n
clk => pipe[0][25].CLK
clk => pipe[0][24].CLK
clk => pipe[0][23].CLK
clk => pipe[0][22].CLK
clk => pipe[0][21].CLK
clk => pipe[0][20].CLK
clk => pipe[0][19].CLK
clk => pipe[0][18].CLK
clk => pipe[0][17].CLK
clk => pipe[0][16].CLK
clk => pipe[0][15].CLK
clk => pipe[0][14].CLK
clk => pipe[0][13].CLK
clk => pipe[0][12].CLK
clk => pipe[0][11].CLK
clk => pipe[0][10].CLK
clk => pipe[0][9].CLK
clk => pipe[0][8].CLK
clk => pipe[0][7].CLK
clk => pipe[0][6].CLK
clk => pipe[0][5].CLK
clk => pipe[0][4].CLK
clk => pipe[0][3].CLK
clk => pipe[0][2].CLK
clk => pipe[0][1].CLK
clk => pipe[0][0].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
ain[0] => Add0.IN26
ain[1] => Add0.IN25
ain[2] => Add0.IN24
ain[3] => Add0.IN23
ain[4] => Add0.IN22
ain[5] => Add0.IN21
ain[6] => Add0.IN20
ain[7] => Add0.IN19
ain[8] => Add0.IN18
ain[9] => Add0.IN17
ain[10] => Add0.IN16
ain[11] => Add0.IN15
ain[12] => Add0.IN14
ain[13] => Add0.IN13
ain[14] => Add0.IN12
ain[15] => Add0.IN11
ain[16] => Add0.IN10
ain[17] => Add0.IN9
ain[18] => Add0.IN8
ain[19] => Add0.IN7
ain[20] => Add0.IN6
ain[21] => Add0.IN5
ain[22] => Add0.IN4
ain[23] => Add0.IN3
ain[24] => Add0.IN1
ain[24] => Add0.IN2
bin[0] => Add0.IN52
bin[1] => Add0.IN51
bin[2] => Add0.IN50
bin[3] => Add0.IN49
bin[4] => Add0.IN48
bin[5] => Add0.IN47
bin[6] => Add0.IN46
bin[7] => Add0.IN45
bin[8] => Add0.IN44
bin[9] => Add0.IN43
bin[10] => Add0.IN42
bin[11] => Add0.IN41
bin[12] => Add0.IN40
bin[13] => Add0.IN39
bin[14] => Add0.IN38
bin[15] => Add0.IN37
bin[16] => Add0.IN36
bin[17] => Add0.IN35
bin[18] => Add0.IN34
bin[19] => Add0.IN33
bin[20] => Add0.IN32
bin[21] => Add0.IN31
bin[22] => Add0.IN30
bin[23] => Add0.IN29
bin[24] => Add0.IN27
bin[24] => Add0.IN28
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_0_n
clk => pipe[0][26].CLK
clk => pipe[0][25].CLK
clk => pipe[0][24].CLK
clk => pipe[0][23].CLK
clk => pipe[0][22].CLK
clk => pipe[0][21].CLK
clk => pipe[0][20].CLK
clk => pipe[0][19].CLK
clk => pipe[0][18].CLK
clk => pipe[0][17].CLK
clk => pipe[0][16].CLK
clk => pipe[0][15].CLK
clk => pipe[0][14].CLK
clk => pipe[0][13].CLK
clk => pipe[0][12].CLK
clk => pipe[0][11].CLK
clk => pipe[0][10].CLK
clk => pipe[0][9].CLK
clk => pipe[0][8].CLK
clk => pipe[0][7].CLK
clk => pipe[0][6].CLK
clk => pipe[0][5].CLK
clk => pipe[0][4].CLK
clk => pipe[0][3].CLK
clk => pipe[0][2].CLK
clk => pipe[0][1].CLK
clk => pipe[0][0].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
ain[0] => Add0.IN27
ain[1] => Add0.IN26
ain[2] => Add0.IN25
ain[3] => Add0.IN24
ain[4] => Add0.IN23
ain[5] => Add0.IN22
ain[6] => Add0.IN21
ain[7] => Add0.IN20
ain[8] => Add0.IN19
ain[9] => Add0.IN18
ain[10] => Add0.IN17
ain[11] => Add0.IN16
ain[12] => Add0.IN15
ain[13] => Add0.IN14
ain[14] => Add0.IN13
ain[15] => Add0.IN12
ain[16] => Add0.IN11
ain[17] => Add0.IN10
ain[18] => Add0.IN9
ain[19] => Add0.IN8
ain[20] => Add0.IN7
ain[21] => Add0.IN6
ain[22] => Add0.IN5
ain[23] => Add0.IN4
ain[24] => Add0.IN3
ain[25] => Add0.IN1
ain[25] => Add0.IN2
bin[0] => Add0.IN54
bin[1] => Add0.IN53
bin[2] => Add0.IN52
bin[3] => Add0.IN51
bin[4] => Add0.IN50
bin[5] => Add0.IN49
bin[6] => Add0.IN48
bin[7] => Add0.IN47
bin[8] => Add0.IN46
bin[9] => Add0.IN45
bin[10] => Add0.IN44
bin[11] => Add0.IN43
bin[12] => Add0.IN42
bin[13] => Add0.IN41
bin[14] => Add0.IN40
bin[15] => Add0.IN39
bin[16] => Add0.IN38
bin[17] => Add0.IN37
bin[18] => Add0.IN36
bin[19] => Add0.IN35
bin[20] => Add0.IN34
bin[21] => Add0.IN33
bin[22] => Add0.IN32
bin[23] => Add0.IN31
bin[24] => Add0.IN30
bin[25] => Add0.IN28
bin[25] => Add0.IN29
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_1_n
clk => pipe[0][26].CLK
clk => pipe[0][25].CLK
clk => pipe[0][24].CLK
clk => pipe[0][23].CLK
clk => pipe[0][22].CLK
clk => pipe[0][21].CLK
clk => pipe[0][20].CLK
clk => pipe[0][19].CLK
clk => pipe[0][18].CLK
clk => pipe[0][17].CLK
clk => pipe[0][16].CLK
clk => pipe[0][15].CLK
clk => pipe[0][14].CLK
clk => pipe[0][13].CLK
clk => pipe[0][12].CLK
clk => pipe[0][11].CLK
clk => pipe[0][10].CLK
clk => pipe[0][9].CLK
clk => pipe[0][8].CLK
clk => pipe[0][7].CLK
clk => pipe[0][6].CLK
clk => pipe[0][5].CLK
clk => pipe[0][4].CLK
clk => pipe[0][3].CLK
clk => pipe[0][2].CLK
clk => pipe[0][1].CLK
clk => pipe[0][0].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
ain[0] => Add0.IN27
ain[1] => Add0.IN26
ain[2] => Add0.IN25
ain[3] => Add0.IN24
ain[4] => Add0.IN23
ain[5] => Add0.IN22
ain[6] => Add0.IN21
ain[7] => Add0.IN20
ain[8] => Add0.IN19
ain[9] => Add0.IN18
ain[10] => Add0.IN17
ain[11] => Add0.IN16
ain[12] => Add0.IN15
ain[13] => Add0.IN14
ain[14] => Add0.IN13
ain[15] => Add0.IN12
ain[16] => Add0.IN11
ain[17] => Add0.IN10
ain[18] => Add0.IN9
ain[19] => Add0.IN8
ain[20] => Add0.IN7
ain[21] => Add0.IN6
ain[22] => Add0.IN5
ain[23] => Add0.IN4
ain[24] => Add0.IN3
ain[25] => Add0.IN1
ain[25] => Add0.IN2
bin[0] => Add0.IN54
bin[1] => Add0.IN53
bin[2] => Add0.IN52
bin[3] => Add0.IN51
bin[4] => Add0.IN50
bin[5] => Add0.IN49
bin[6] => Add0.IN48
bin[7] => Add0.IN47
bin[8] => Add0.IN46
bin[9] => Add0.IN45
bin[10] => Add0.IN44
bin[11] => Add0.IN43
bin[12] => Add0.IN42
bin[13] => Add0.IN41
bin[14] => Add0.IN40
bin[15] => Add0.IN39
bin[16] => Add0.IN38
bin[17] => Add0.IN37
bin[18] => Add0.IN36
bin[19] => Add0.IN35
bin[20] => Add0.IN34
bin[21] => Add0.IN33
bin[22] => Add0.IN32
bin[23] => Add0.IN31
bin[24] => Add0.IN30
bin[25] => Add0.IN28
bin[25] => Add0.IN29
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_2_n
clk => pipe[0][26].CLK
clk => pipe[0][25].CLK
clk => pipe[0][24].CLK
clk => pipe[0][23].CLK
clk => pipe[0][22].CLK
clk => pipe[0][21].CLK
clk => pipe[0][20].CLK
clk => pipe[0][19].CLK
clk => pipe[0][18].CLK
clk => pipe[0][17].CLK
clk => pipe[0][16].CLK
clk => pipe[0][15].CLK
clk => pipe[0][14].CLK
clk => pipe[0][13].CLK
clk => pipe[0][12].CLK
clk => pipe[0][11].CLK
clk => pipe[0][10].CLK
clk => pipe[0][9].CLK
clk => pipe[0][8].CLK
clk => pipe[0][7].CLK
clk => pipe[0][6].CLK
clk => pipe[0][5].CLK
clk => pipe[0][4].CLK
clk => pipe[0][3].CLK
clk => pipe[0][2].CLK
clk => pipe[0][1].CLK
clk => pipe[0][0].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
ain[0] => Add0.IN27
ain[1] => Add0.IN26
ain[2] => Add0.IN25
ain[3] => Add0.IN24
ain[4] => Add0.IN23
ain[5] => Add0.IN22
ain[6] => Add0.IN21
ain[7] => Add0.IN20
ain[8] => Add0.IN19
ain[9] => Add0.IN18
ain[10] => Add0.IN17
ain[11] => Add0.IN16
ain[12] => Add0.IN15
ain[13] => Add0.IN14
ain[14] => Add0.IN13
ain[15] => Add0.IN12
ain[16] => Add0.IN11
ain[17] => Add0.IN10
ain[18] => Add0.IN9
ain[19] => Add0.IN8
ain[20] => Add0.IN7
ain[21] => Add0.IN6
ain[22] => Add0.IN5
ain[23] => Add0.IN4
ain[24] => Add0.IN3
ain[25] => Add0.IN1
ain[25] => Add0.IN2
bin[0] => Add0.IN54
bin[1] => Add0.IN53
bin[2] => Add0.IN52
bin[3] => Add0.IN51
bin[4] => Add0.IN50
bin[5] => Add0.IN49
bin[6] => Add0.IN48
bin[7] => Add0.IN47
bin[8] => Add0.IN46
bin[9] => Add0.IN45
bin[10] => Add0.IN44
bin[11] => Add0.IN43
bin[12] => Add0.IN42
bin[13] => Add0.IN41
bin[14] => Add0.IN40
bin[15] => Add0.IN39
bin[16] => Add0.IN38
bin[17] => Add0.IN37
bin[18] => Add0.IN36
bin[19] => Add0.IN35
bin[20] => Add0.IN34
bin[21] => Add0.IN33
bin[22] => Add0.IN32
bin[23] => Add0.IN31
bin[24] => Add0.IN30
bin[25] => Add0.IN28
bin[25] => Add0.IN29
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_1_n_3_n
clk => pipe[0][26].CLK
clk => pipe[0][25].CLK
clk => pipe[0][24].CLK
clk => pipe[0][23].CLK
clk => pipe[0][22].CLK
clk => pipe[0][21].CLK
clk => pipe[0][20].CLK
clk => pipe[0][19].CLK
clk => pipe[0][18].CLK
clk => pipe[0][17].CLK
clk => pipe[0][16].CLK
clk => pipe[0][15].CLK
clk => pipe[0][14].CLK
clk => pipe[0][13].CLK
clk => pipe[0][12].CLK
clk => pipe[0][11].CLK
clk => pipe[0][10].CLK
clk => pipe[0][9].CLK
clk => pipe[0][8].CLK
clk => pipe[0][7].CLK
clk => pipe[0][6].CLK
clk => pipe[0][5].CLK
clk => pipe[0][4].CLK
clk => pipe[0][3].CLK
clk => pipe[0][2].CLK
clk => pipe[0][1].CLK
clk => pipe[0][0].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
ain[0] => Add0.IN27
ain[1] => Add0.IN26
ain[2] => Add0.IN25
ain[3] => Add0.IN24
ain[4] => Add0.IN23
ain[5] => Add0.IN22
ain[6] => Add0.IN21
ain[7] => Add0.IN20
ain[8] => Add0.IN19
ain[9] => Add0.IN18
ain[10] => Add0.IN17
ain[11] => Add0.IN16
ain[12] => Add0.IN15
ain[13] => Add0.IN14
ain[14] => Add0.IN13
ain[15] => Add0.IN12
ain[16] => Add0.IN11
ain[17] => Add0.IN10
ain[18] => Add0.IN9
ain[19] => Add0.IN8
ain[20] => Add0.IN7
ain[21] => Add0.IN6
ain[22] => Add0.IN5
ain[23] => Add0.IN4
ain[24] => Add0.IN3
ain[25] => Add0.IN1
ain[25] => Add0.IN2
bin[0] => Add0.IN54
bin[1] => Add0.IN53
bin[2] => Add0.IN52
bin[3] => Add0.IN51
bin[4] => Add0.IN50
bin[5] => Add0.IN49
bin[6] => Add0.IN48
bin[7] => Add0.IN47
bin[8] => Add0.IN46
bin[9] => Add0.IN45
bin[10] => Add0.IN44
bin[11] => Add0.IN43
bin[12] => Add0.IN42
bin[13] => Add0.IN41
bin[14] => Add0.IN40
bin[15] => Add0.IN39
bin[16] => Add0.IN38
bin[17] => Add0.IN37
bin[18] => Add0.IN36
bin[19] => Add0.IN35
bin[20] => Add0.IN34
bin[21] => Add0.IN33
bin[22] => Add0.IN32
bin[23] => Add0.IN31
bin[24] => Add0.IN30
bin[25] => Add0.IN28
bin[25] => Add0.IN29
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_0_n
clk => pipe[0][27].CLK
clk => pipe[0][26].CLK
clk => pipe[0][25].CLK
clk => pipe[0][24].CLK
clk => pipe[0][23].CLK
clk => pipe[0][22].CLK
clk => pipe[0][21].CLK
clk => pipe[0][20].CLK
clk => pipe[0][19].CLK
clk => pipe[0][18].CLK
clk => pipe[0][17].CLK
clk => pipe[0][16].CLK
clk => pipe[0][15].CLK
clk => pipe[0][14].CLK
clk => pipe[0][13].CLK
clk => pipe[0][12].CLK
clk => pipe[0][11].CLK
clk => pipe[0][10].CLK
clk => pipe[0][9].CLK
clk => pipe[0][8].CLK
clk => pipe[0][7].CLK
clk => pipe[0][6].CLK
clk => pipe[0][5].CLK
clk => pipe[0][4].CLK
clk => pipe[0][3].CLK
clk => pipe[0][2].CLK
clk => pipe[0][1].CLK
clk => pipe[0][0].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_2_n_1_n
clk => pipe[0][27].CLK
clk => pipe[0][26].CLK
clk => pipe[0][25].CLK
clk => pipe[0][24].CLK
clk => pipe[0][23].CLK
clk => pipe[0][22].CLK
clk => pipe[0][21].CLK
clk => pipe[0][20].CLK
clk => pipe[0][19].CLK
clk => pipe[0][18].CLK
clk => pipe[0][17].CLK
clk => pipe[0][16].CLK
clk => pipe[0][15].CLK
clk => pipe[0][14].CLK
clk => pipe[0][13].CLK
clk => pipe[0][12].CLK
clk => pipe[0][11].CLK
clk => pipe[0][10].CLK
clk => pipe[0][9].CLK
clk => pipe[0][8].CLK
clk => pipe[0][7].CLK
clk => pipe[0][6].CLK
clk => pipe[0][5].CLK
clk => pipe[0][4].CLK
clk => pipe[0][3].CLK
clk => pipe[0][2].CLK
clk => pipe[0][1].CLK
clk => pipe[0][0].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
ain[0] => Add0.IN28
ain[1] => Add0.IN27
ain[2] => Add0.IN26
ain[3] => Add0.IN25
ain[4] => Add0.IN24
ain[5] => Add0.IN23
ain[6] => Add0.IN22
ain[7] => Add0.IN21
ain[8] => Add0.IN20
ain[9] => Add0.IN19
ain[10] => Add0.IN18
ain[11] => Add0.IN17
ain[12] => Add0.IN16
ain[13] => Add0.IN15
ain[14] => Add0.IN14
ain[15] => Add0.IN13
ain[16] => Add0.IN12
ain[17] => Add0.IN11
ain[18] => Add0.IN10
ain[19] => Add0.IN9
ain[20] => Add0.IN8
ain[21] => Add0.IN7
ain[22] => Add0.IN6
ain[23] => Add0.IN5
ain[24] => Add0.IN4
ain[25] => Add0.IN3
ain[26] => Add0.IN1
ain[26] => Add0.IN2
bin[0] => Add0.IN56
bin[1] => Add0.IN55
bin[2] => Add0.IN54
bin[3] => Add0.IN53
bin[4] => Add0.IN52
bin[5] => Add0.IN51
bin[6] => Add0.IN50
bin[7] => Add0.IN49
bin[8] => Add0.IN48
bin[9] => Add0.IN47
bin[10] => Add0.IN46
bin[11] => Add0.IN45
bin[12] => Add0.IN44
bin[13] => Add0.IN43
bin[14] => Add0.IN42
bin[15] => Add0.IN41
bin[16] => Add0.IN40
bin[17] => Add0.IN39
bin[18] => Add0.IN38
bin[19] => Add0.IN37
bin[20] => Add0.IN36
bin[21] => Add0.IN35
bin[22] => Add0.IN34
bin[23] => Add0.IN33
bin[24] => Add0.IN32
bin[25] => Add0.IN31
bin[26] => Add0.IN29
bin[26] => Add0.IN30
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_2_lut_l_3_n_0_n
clk => pipe[0][28].CLK
clk => pipe[0][27].CLK
clk => pipe[0][26].CLK
clk => pipe[0][25].CLK
clk => pipe[0][24].CLK
clk => pipe[0][23].CLK
clk => pipe[0][22].CLK
clk => pipe[0][21].CLK
clk => pipe[0][20].CLK
clk => pipe[0][19].CLK
clk => pipe[0][18].CLK
clk => pipe[0][17].CLK
clk => pipe[0][16].CLK
clk => pipe[0][15].CLK
clk => pipe[0][14].CLK
clk => pipe[0][13].CLK
clk => pipe[0][12].CLK
clk => pipe[0][11].CLK
clk => pipe[0][10].CLK
clk => pipe[0][9].CLK
clk => pipe[0][8].CLK
clk => pipe[0][7].CLK
clk => pipe[0][6].CLK
clk => pipe[0][5].CLK
clk => pipe[0][4].CLK
clk => pipe[0][3].CLK
clk => pipe[0][2].CLK
clk => pipe[0][1].CLK
clk => pipe[0][0].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
ain[0] => Add0.IN29
ain[1] => Add0.IN28
ain[2] => Add0.IN27
ain[3] => Add0.IN26
ain[4] => Add0.IN25
ain[5] => Add0.IN24
ain[6] => Add0.IN23
ain[7] => Add0.IN22
ain[8] => Add0.IN21
ain[9] => Add0.IN20
ain[10] => Add0.IN19
ain[11] => Add0.IN18
ain[12] => Add0.IN17
ain[13] => Add0.IN16
ain[14] => Add0.IN15
ain[15] => Add0.IN14
ain[16] => Add0.IN13
ain[17] => Add0.IN12
ain[18] => Add0.IN11
ain[19] => Add0.IN10
ain[20] => Add0.IN9
ain[21] => Add0.IN8
ain[22] => Add0.IN7
ain[23] => Add0.IN6
ain[24] => Add0.IN5
ain[25] => Add0.IN4
ain[26] => Add0.IN3
ain[27] => Add0.IN1
ain[27] => Add0.IN2
bin[0] => Add0.IN58
bin[1] => Add0.IN57
bin[2] => Add0.IN56
bin[3] => Add0.IN55
bin[4] => Add0.IN54
bin[5] => Add0.IN53
bin[6] => Add0.IN52
bin[7] => Add0.IN51
bin[8] => Add0.IN50
bin[9] => Add0.IN49
bin[10] => Add0.IN48
bin[11] => Add0.IN47
bin[12] => Add0.IN46
bin[13] => Add0.IN45
bin[14] => Add0.IN44
bin[15] => Add0.IN43
bin[16] => Add0.IN42
bin[17] => Add0.IN41
bin[18] => Add0.IN40
bin[19] => Add0.IN39
bin[20] => Add0.IN38
bin[21] => Add0.IN37
bin[22] => Add0.IN36
bin[23] => Add0.IN35
bin[24] => Add0.IN34
bin[25] => Add0.IN33
bin[26] => Add0.IN32
bin[27] => Add0.IN30
bin[27] => Add0.IN31
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_0_n
clk => pipe[0][29].CLK
clk => pipe[0][28].CLK
clk => pipe[0][27].CLK
clk => pipe[0][26].CLK
clk => pipe[0][25].CLK
clk => pipe[0][24].CLK
clk => pipe[0][23].CLK
clk => pipe[0][22].CLK
clk => pipe[0][21].CLK
clk => pipe[0][20].CLK
clk => pipe[0][19].CLK
clk => pipe[0][18].CLK
clk => pipe[0][17].CLK
clk => pipe[0][16].CLK
clk => pipe[0][15].CLK
clk => pipe[0][14].CLK
clk => pipe[0][13].CLK
clk => pipe[0][12].CLK
clk => pipe[0][11].CLK
clk => pipe[0][10].CLK
clk => pipe[0][9].CLK
clk => pipe[0][8].CLK
clk => pipe[0][7].CLK
clk => pipe[0][6].CLK
clk => pipe[0][5].CLK
clk => pipe[0][4].CLK
clk => pipe[0][3].CLK
clk => pipe[0][2].CLK
clk => pipe[0][1].CLK
clk => pipe[0][0].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_cen_l_0_n_1_n
clk => pipe[0][29].CLK
clk => pipe[0][28].CLK
clk => pipe[0][27].CLK
clk => pipe[0][26].CLK
clk => pipe[0][25].CLK
clk => pipe[0][24].CLK
clk => pipe[0][23].CLK
clk => pipe[0][22].CLK
clk => pipe[0][21].CLK
clk => pipe[0][20].CLK
clk => pipe[0][19].CLK
clk => pipe[0][18].CLK
clk => pipe[0][17].CLK
clk => pipe[0][16].CLK
clk => pipe[0][15].CLK
clk => pipe[0][14].CLK
clk => pipe[0][13].CLK
clk => pipe[0][12].CLK
clk => pipe[0][11].CLK
clk => pipe[0][10].CLK
clk => pipe[0][9].CLK
clk => pipe[0][8].CLK
clk => pipe[0][7].CLK
clk => pipe[0][6].CLK
clk => pipe[0][5].CLK
clk => pipe[0][4].CLK
clk => pipe[0][3].CLK
clk => pipe[0][2].CLK
clk => pipe[0][1].CLK
clk => pipe[0][0].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
ain[0] => Add0.IN30
ain[1] => Add0.IN29
ain[2] => Add0.IN28
ain[3] => Add0.IN27
ain[4] => Add0.IN26
ain[5] => Add0.IN25
ain[6] => Add0.IN24
ain[7] => Add0.IN23
ain[8] => Add0.IN22
ain[9] => Add0.IN21
ain[10] => Add0.IN20
ain[11] => Add0.IN19
ain[12] => Add0.IN18
ain[13] => Add0.IN17
ain[14] => Add0.IN16
ain[15] => Add0.IN15
ain[16] => Add0.IN14
ain[17] => Add0.IN13
ain[18] => Add0.IN12
ain[19] => Add0.IN11
ain[20] => Add0.IN10
ain[21] => Add0.IN9
ain[22] => Add0.IN8
ain[23] => Add0.IN7
ain[24] => Add0.IN6
ain[25] => Add0.IN5
ain[26] => Add0.IN4
ain[27] => Add0.IN3
ain[28] => Add0.IN1
ain[28] => Add0.IN2
bin[0] => Add0.IN60
bin[1] => Add0.IN59
bin[2] => Add0.IN58
bin[3] => Add0.IN57
bin[4] => Add0.IN56
bin[5] => Add0.IN55
bin[6] => Add0.IN54
bin[7] => Add0.IN53
bin[8] => Add0.IN52
bin[9] => Add0.IN51
bin[10] => Add0.IN50
bin[11] => Add0.IN49
bin[12] => Add0.IN48
bin[13] => Add0.IN47
bin[14] => Add0.IN46
bin[15] => Add0.IN45
bin[16] => Add0.IN44
bin[17] => Add0.IN43
bin[18] => Add0.IN42
bin[19] => Add0.IN41
bin[20] => Add0.IN40
bin[21] => Add0.IN39
bin[22] => Add0.IN38
bin[23] => Add0.IN37
bin[24] => Add0.IN36
bin[25] => Add0.IN35
bin[26] => Add0.IN34
bin[27] => Add0.IN33
bin[28] => Add0.IN31
bin[28] => Add0.IN32
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|sadd_lpm_cen:Uadd_cen_l_1_n_0_n
clk => pipe[0][30].CLK
clk => pipe[0][29].CLK
clk => pipe[0][28].CLK
clk => pipe[0][27].CLK
clk => pipe[0][26].CLK
clk => pipe[0][25].CLK
clk => pipe[0][24].CLK
clk => pipe[0][23].CLK
clk => pipe[0][22].CLK
clk => pipe[0][21].CLK
clk => pipe[0][20].CLK
clk => pipe[0][19].CLK
clk => pipe[0][18].CLK
clk => pipe[0][17].CLK
clk => pipe[0][16].CLK
clk => pipe[0][15].CLK
clk => pipe[0][14].CLK
clk => pipe[0][13].CLK
clk => pipe[0][12].CLK
clk => pipe[0][11].CLK
clk => pipe[0][10].CLK
clk => pipe[0][9].CLK
clk => pipe[0][8].CLK
clk => pipe[0][7].CLK
clk => pipe[0][6].CLK
clk => pipe[0][5].CLK
clk => pipe[0][4].CLK
clk => pipe[0][3].CLK
clk => pipe[0][2].CLK
clk => pipe[0][1].CLK
clk => pipe[0][0].CLK
gclk_en => pipe[0][8].ENA
gclk_en => pipe[0][7].ENA
gclk_en => pipe[0][6].ENA
gclk_en => pipe[0][5].ENA
gclk_en => pipe[0][4].ENA
gclk_en => pipe[0][3].ENA
gclk_en => pipe[0][2].ENA
gclk_en => pipe[0][1].ENA
gclk_en => pipe[0][0].ENA
gclk_en => pipe[0][9].ENA
gclk_en => pipe[0][10].ENA
gclk_en => pipe[0][11].ENA
gclk_en => pipe[0][12].ENA
gclk_en => pipe[0][13].ENA
gclk_en => pipe[0][14].ENA
gclk_en => pipe[0][15].ENA
gclk_en => pipe[0][16].ENA
gclk_en => pipe[0][17].ENA
gclk_en => pipe[0][18].ENA
gclk_en => pipe[0][19].ENA
gclk_en => pipe[0][20].ENA
gclk_en => pipe[0][21].ENA
gclk_en => pipe[0][22].ENA
gclk_en => pipe[0][23].ENA
gclk_en => pipe[0][24].ENA
gclk_en => pipe[0][25].ENA
gclk_en => pipe[0][26].ENA
gclk_en => pipe[0][27].ENA
gclk_en => pipe[0][28].ENA
gclk_en => pipe[0][29].ENA
gclk_en => pipe[0][30].ENA
ain[0] => Add0.IN31
ain[1] => Add0.IN30
ain[2] => Add0.IN29
ain[3] => Add0.IN28
ain[4] => Add0.IN27
ain[5] => Add0.IN26
ain[6] => Add0.IN25
ain[7] => Add0.IN24
ain[8] => Add0.IN23
ain[9] => Add0.IN22
ain[10] => Add0.IN21
ain[11] => Add0.IN20
ain[12] => Add0.IN19
ain[13] => Add0.IN18
ain[14] => Add0.IN17
ain[15] => Add0.IN16
ain[16] => Add0.IN15
ain[17] => Add0.IN14
ain[18] => Add0.IN13
ain[19] => Add0.IN12
ain[20] => Add0.IN11
ain[21] => Add0.IN10
ain[22] => Add0.IN9
ain[23] => Add0.IN8
ain[24] => Add0.IN7
ain[25] => Add0.IN6
ain[26] => Add0.IN5
ain[27] => Add0.IN4
ain[28] => Add0.IN3
ain[29] => Add0.IN1
ain[29] => Add0.IN2
bin[0] => Add0.IN62
bin[1] => Add0.IN61
bin[2] => Add0.IN60
bin[3] => Add0.IN59
bin[4] => Add0.IN58
bin[5] => Add0.IN57
bin[6] => Add0.IN56
bin[7] => Add0.IN55
bin[8] => Add0.IN54
bin[9] => Add0.IN53
bin[10] => Add0.IN52
bin[11] => Add0.IN51
bin[12] => Add0.IN50
bin[13] => Add0.IN49
bin[14] => Add0.IN48
bin[15] => Add0.IN47
bin[16] => Add0.IN46
bin[17] => Add0.IN45
bin[18] => Add0.IN44
bin[19] => Add0.IN43
bin[20] => Add0.IN42
bin[21] => Add0.IN41
bin[22] => Add0.IN40
bin[23] => Add0.IN39
bin[24] => Add0.IN38
bin[25] => Add0.IN37
bin[26] => Add0.IN36
bin[27] => Add0.IN35
bin[28] => Add0.IN34
bin[29] => Add0.IN32
bin[29] => Add0.IN33
res[0] <= pipe[0][0].DB_MAX_OUTPUT_PORT_TYPE
res[1] <= pipe[0][1].DB_MAX_OUTPUT_PORT_TYPE
res[2] <= pipe[0][2].DB_MAX_OUTPUT_PORT_TYPE
res[3] <= pipe[0][3].DB_MAX_OUTPUT_PORT_TYPE
res[4] <= pipe[0][4].DB_MAX_OUTPUT_PORT_TYPE
res[5] <= pipe[0][5].DB_MAX_OUTPUT_PORT_TYPE
res[6] <= pipe[0][6].DB_MAX_OUTPUT_PORT_TYPE
res[7] <= pipe[0][7].DB_MAX_OUTPUT_PORT_TYPE
res[8] <= pipe[0][8].DB_MAX_OUTPUT_PORT_TYPE
res[9] <= pipe[0][9].DB_MAX_OUTPUT_PORT_TYPE
res[10] <= pipe[0][10].DB_MAX_OUTPUT_PORT_TYPE
res[11] <= pipe[0][11].DB_MAX_OUTPUT_PORT_TYPE
res[12] <= pipe[0][12].DB_MAX_OUTPUT_PORT_TYPE
res[13] <= pipe[0][13].DB_MAX_OUTPUT_PORT_TYPE
res[14] <= pipe[0][14].DB_MAX_OUTPUT_PORT_TYPE
res[15] <= pipe[0][15].DB_MAX_OUTPUT_PORT_TYPE
res[16] <= pipe[0][16].DB_MAX_OUTPUT_PORT_TYPE
res[17] <= pipe[0][17].DB_MAX_OUTPUT_PORT_TYPE
res[18] <= pipe[0][18].DB_MAX_OUTPUT_PORT_TYPE
res[19] <= pipe[0][19].DB_MAX_OUTPUT_PORT_TYPE
res[20] <= pipe[0][20].DB_MAX_OUTPUT_PORT_TYPE
res[21] <= pipe[0][21].DB_MAX_OUTPUT_PORT_TYPE
res[22] <= pipe[0][22].DB_MAX_OUTPUT_PORT_TYPE
res[23] <= pipe[0][23].DB_MAX_OUTPUT_PORT_TYPE
res[24] <= pipe[0][24].DB_MAX_OUTPUT_PORT_TYPE
res[25] <= pipe[0][25].DB_MAX_OUTPUT_PORT_TYPE
res[26] <= pipe[0][26].DB_MAX_OUTPUT_PORT_TYPE
res[27] <= pipe[0][27].DB_MAX_OUTPUT_PORT_TYPE
res[28] <= pipe[0][28].DB_MAX_OUTPUT_PORT_TYPE
res[29] <= pipe[0][29].DB_MAX_OUTPUT_PORT_TYPE
res[30] <= pipe[0][30].DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|mac_tl:Umtl
clk => ~NO_FANOUT~
time_limit_done <= <GND>
data_in[0] => data_out[0].DATAIN
data_in[1] => data_out[1].DATAIN
data_in[2] => data_out[2].DATAIN
data_in[3] => data_out[3].DATAIN
data_in[4] => data_out[4].DATAIN
data_in[5] => data_out[5].DATAIN
data_in[6] => data_out[6].DATAIN
data_in[7] => data_out[7].DATAIN
data_in[8] => data_out[8].DATAIN
data_in[9] => data_out[9].DATAIN
data_in[10] => data_out[10].DATAIN
data_in[11] => data_out[11].DATAIN
data_in[12] => data_out[12].DATAIN
data_in[13] => data_out[13].DATAIN
data_in[14] => data_out[14].DATAIN
data_in[15] => data_out[15].DATAIN
data_in[16] => data_out[16].DATAIN
data_in[17] => data_out[17].DATAIN
data_in[18] => data_out[18].DATAIN
data_in[19] => data_out[19].DATAIN
data_in[20] => data_out[20].DATAIN
data_in[21] => data_out[21].DATAIN
data_in[22] => data_out[22].DATAIN
data_in[23] => data_out[23].DATAIN
data_in[24] => data_out[24].DATAIN
data_in[25] => data_out[25].DATAIN
data_in[26] => data_out[26].DATAIN
data_in[27] => data_out[27].DATAIN
data_in[28] => data_out[28].DATAIN
data_in[29] => data_out[29].DATAIN
data_in[30] => data_out[30].DATAIN
data_out[0] <= data_in[0].DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= data_in[1].DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= data_in[2].DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= data_in[3].DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= data_in[4].DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= data_in[5].DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= data_in[6].DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= data_in[7].DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= data_in[8].DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= data_in[9].DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= data_in[10].DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= data_in[11].DB_MAX_OUTPUT_PORT_TYPE
data_out[12] <= data_in[12].DB_MAX_OUTPUT_PORT_TYPE
data_out[13] <= data_in[13].DB_MAX_OUTPUT_PORT_TYPE
data_out[14] <= data_in[14].DB_MAX_OUTPUT_PORT_TYPE
data_out[15] <= data_in[15].DB_MAX_OUTPUT_PORT_TYPE
data_out[16] <= data_in[16].DB_MAX_OUTPUT_PORT_TYPE
data_out[17] <= data_in[17].DB_MAX_OUTPUT_PORT_TYPE
data_out[18] <= data_in[18].DB_MAX_OUTPUT_PORT_TYPE
data_out[19] <= data_in[19].DB_MAX_OUTPUT_PORT_TYPE
data_out[20] <= data_in[20].DB_MAX_OUTPUT_PORT_TYPE
data_out[21] <= data_in[21].DB_MAX_OUTPUT_PORT_TYPE
data_out[22] <= data_in[22].DB_MAX_OUTPUT_PORT_TYPE
data_out[23] <= data_in[23].DB_MAX_OUTPUT_PORT_TYPE
data_out[24] <= data_in[24].DB_MAX_OUTPUT_PORT_TYPE
data_out[25] <= data_in[25].DB_MAX_OUTPUT_PORT_TYPE
data_out[26] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
data_out[27] <= data_in[27].DB_MAX_OUTPUT_PORT_TYPE
data_out[28] <= data_in[28].DB_MAX_OUTPUT_PORT_TYPE
data_out[29] <= data_in[29].DB_MAX_OUTPUT_PORT_TYPE
data_out[30] <= data_in[30].DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|rnd_dat:Urnd
data_in[0] => Add0.IN41
data_in[1] => Add0.IN40
data_in[2] => Add0.IN39
data_in[3] => Add0.IN38
data_in[4] => Add0.IN37
data_in[5] => Add0.IN36
data_in[6] => Add0.IN35
data_in[7] => Add0.IN34
data_in[8] => Add0.IN33
data_in[9] => Add0.IN32
data_in[10] => Add0.IN31
data_in[11] => Add0.IN30
data_in[12] => Add0.IN29
data_in[13] => Add0.IN28
data_in[14] => Add0.IN27
data_in[15] => Add0.IN26
data_in[16] => Add0.IN25
data_in[17] => Add0.IN24
data_in[18] => Add0.IN23
data_in[19] => Add0.IN22
data_in[20] => Add0.IN21
data_in[21] => Add0.IN20
data_in[22] => Add0.IN19
data_in[23] => Add0.IN18
data_in[24] => Add0.IN17
data_in[25] => Add0.IN16
data_in[26] => Add0.IN14
data_in[26] => Add0.IN15
data_in[26] => Add0.IN42
data_in[26] => rnd_val[14].DATAIN
data_in[26] => Add0.IN43
data_in[26] => rnd_val[13].DATAIN
data_in[26] => Add0.IN44
data_in[26] => rnd_val[12].DATAIN
data_in[26] => Add0.IN45
data_in[26] => rnd_val[11].DATAIN
data_in[26] => Add0.IN46
data_in[26] => rnd_val[10].DATAIN
data_in[26] => Add0.IN47
data_in[26] => rnd_val[9].DATAIN
data_in[26] => Add0.IN48
data_in[26] => rnd_val[8].DATAIN
data_in[26] => Add0.IN49
data_in[26] => rnd_val[7].DATAIN
data_in[26] => Add0.IN50
data_in[26] => rnd_val[6].DATAIN
data_in[26] => Add0.IN51
data_in[26] => rnd_val[5].DATAIN
data_in[26] => Add0.IN52
data_in[26] => rnd_val[4].DATAIN
data_in[26] => Add0.IN53
data_in[26] => rnd_val[3].DATAIN
data_in[26] => Add0.IN54
data_in[26] => rnd_val[2].DATAIN
data_in[26] => Add0.IN55
data_in[26] => rnd_val[1].DATAIN
data_in[26] => Add0.IN56
data_in[26] => rnd_val[0].DATAIN
data_out[0] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
data_out[1] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
data_out[2] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
data_out[3] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
data_out[4] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
data_out[5] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
data_out[6] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
data_out[7] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
data_out[8] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
data_out[9] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
data_out[10] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
data_out[11] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
rnd_val[0] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[1] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[2] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[3] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[4] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[5] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[6] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[7] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[8] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[9] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[10] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[11] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[12] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[13] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE
rnd_val[14] <= data_in[26].DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|filter:inst4|filter2:inst|filter2_ast:filter2_ast_inst|filter2_st:fircore|par_ctrl:Uctrl
rst => done~1.OUTPUTSELECT
rst => rdy_int~1.OUTPUTSELECT
rst => done_early~1.OUTPUTSELECT
rst => rdy_to_ld~1.OUTPUTSELECT
rst => cnt~7.OUTPUTSELECT
rst => cnt~6.OUTPUTSELECT
rst => cnt~5.OUTPUTSELECT
rst => cnt~4.OUTPUTSELECT
clk => cnt[3].CLK
clk => cnt[2].CLK
clk => cnt[1].CLK
clk => cnt[0].CLK
clk => rdy_to_ld~reg0.CLK
clk => done_early.CLK
clk => rdy_int~reg0.CLK
clk => done~reg0.CLK
clk_en => done~0.OUTPUTSELECT
clk_en => rdy_int~0.OUTPUTSELECT
clk_en => done_early~0.OUTPUTSELECT
clk_en => always1~0.IN1
clk_en => always0~0.IN1
done <= done~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdy_to_ld <= rdy_to_ld~reg0.DB_MAX_OUTPUT_PORT_TYPE
rdy_int <= rdy_int~reg0.DB_MAX_OUTPUT_PORT_TYPE
input_ch_id[0] <= <GND>
input_ch_id[-1] <= <GND>
output_ch_id[0] <= <GND>
output_ch_id[-1] <= <GND>


|8bitbrain|mixer:inst2
wave1in[0] => waveout[0].DATAIN
wave1in[1] => waveout[1].DATAIN
wave1in[2] => waveout[2].DATAIN
wave1in[3] => waveout[3].DATAIN
wave1in[4] => waveout[4].DATAIN
wave1in[5] => waveout[5].DATAIN
wave1in[6] => waveout[6].DATAIN
wave1in[7] => waveout[7].DATAIN
wave1in[8] => waveout[8].DATAIN
wave1in[9] => waveout[9].DATAIN
wave1in[10] => waveout[10].DATAIN
wave1in[11] => waveout[11].DATAIN
wave2in[0] => ~NO_FANOUT~
wave2in[1] => ~NO_FANOUT~
wave2in[2] => ~NO_FANOUT~
wave2in[3] => ~NO_FANOUT~
wave2in[4] => ~NO_FANOUT~
wave2in[5] => ~NO_FANOUT~
wave2in[6] => ~NO_FANOUT~
wave2in[7] => ~NO_FANOUT~
wave2in[8] => ~NO_FANOUT~
wave2in[9] => ~NO_FANOUT~
wave2in[10] => ~NO_FANOUT~
wave2in[11] => ~NO_FANOUT~
wave3in[0] => ~NO_FANOUT~
wave3in[1] => ~NO_FANOUT~
wave3in[2] => ~NO_FANOUT~
wave3in[3] => ~NO_FANOUT~
wave3in[4] => ~NO_FANOUT~
wave3in[5] => ~NO_FANOUT~
wave3in[6] => ~NO_FANOUT~
wave3in[7] => ~NO_FANOUT~
wave3in[8] => ~NO_FANOUT~
wave3in[9] => ~NO_FANOUT~
wave3in[10] => ~NO_FANOUT~
wave3in[11] => ~NO_FANOUT~
waveout[0] <= wave1in[0].DB_MAX_OUTPUT_PORT_TYPE
waveout[1] <= wave1in[1].DB_MAX_OUTPUT_PORT_TYPE
waveout[2] <= wave1in[2].DB_MAX_OUTPUT_PORT_TYPE
waveout[3] <= wave1in[3].DB_MAX_OUTPUT_PORT_TYPE
waveout[4] <= wave1in[4].DB_MAX_OUTPUT_PORT_TYPE
waveout[5] <= wave1in[5].DB_MAX_OUTPUT_PORT_TYPE
waveout[6] <= wave1in[6].DB_MAX_OUTPUT_PORT_TYPE
waveout[7] <= wave1in[7].DB_MAX_OUTPUT_PORT_TYPE
waveout[8] <= wave1in[8].DB_MAX_OUTPUT_PORT_TYPE
waveout[9] <= wave1in[9].DB_MAX_OUTPUT_PORT_TYPE
waveout[10] <= wave1in[10].DB_MAX_OUTPUT_PORT_TYPE
waveout[11] <= wave1in[11].DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|modulator:inst3
clk => ~NO_FANOUT~
VASDRld => ~NO_FANOUT~
Gate1 => ~NO_FANOUT~
Gate2 => ~NO_FANOUT~
Gate3 => ~NO_FANOUT~
Wave1in[0] => ~NO_FANOUT~
Wave1in[1] => ~NO_FANOUT~
Wave1in[2] => ~NO_FANOUT~
Wave1in[3] => ~NO_FANOUT~
Wave1in[4] => ~NO_FANOUT~
Wave1in[5] => ~NO_FANOUT~
Wave1in[6] => ~NO_FANOUT~
Wave1in[7] => ~NO_FANOUT~
Wave1in[8] => ~NO_FANOUT~
Wave1in[9] => ~NO_FANOUT~
Wave1in[10] => ~NO_FANOUT~
Wave1in[11] => ~NO_FANOUT~
Wave2in[0] => ~NO_FANOUT~
Wave2in[1] => ~NO_FANOUT~
Wave2in[2] => ~NO_FANOUT~
Wave2in[3] => ~NO_FANOUT~
Wave2in[4] => ~NO_FANOUT~
Wave2in[5] => ~NO_FANOUT~
Wave2in[6] => ~NO_FANOUT~
Wave2in[7] => ~NO_FANOUT~
Wave2in[8] => ~NO_FANOUT~
Wave2in[9] => ~NO_FANOUT~
Wave2in[10] => ~NO_FANOUT~
Wave2in[11] => ~NO_FANOUT~
Wave3in[0] => ~NO_FANOUT~
Wave3in[1] => ~NO_FANOUT~
Wave3in[2] => ~NO_FANOUT~
Wave3in[3] => ~NO_FANOUT~
Wave3in[4] => ~NO_FANOUT~
Wave3in[5] => ~NO_FANOUT~
Wave3in[6] => ~NO_FANOUT~
Wave3in[7] => ~NO_FANOUT~
Wave3in[8] => ~NO_FANOUT~
Wave3in[9] => ~NO_FANOUT~
Wave3in[10] => ~NO_FANOUT~
Wave3in[11] => ~NO_FANOUT~
VASDRsel[0] => ~NO_FANOUT~
VASDRsel[1] => ~NO_FANOUT~
VASDRsel[2] => ~NO_FANOUT~
voicesel[0] => ~NO_FANOUT~
voicesel[1] => ~NO_FANOUT~
voicesel[2] => ~NO_FANOUT~
VASDRin[0] => ~NO_FANOUT~
VASDRin[1] => ~NO_FANOUT~
VASDRin[2] => ~NO_FANOUT~
VASDRin[3] => ~NO_FANOUT~
VASDRin[4] => ~NO_FANOUT~
VASDRin[5] => ~NO_FANOUT~
VASDRin[6] => ~NO_FANOUT~
VASDRin[7] => ~NO_FANOUT~
wave3[0] <= comb~0.DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|controller:inst1
clk => ~NO_FANOUT~
str_1[0] => ~NO_FANOUT~
str_1[1] => ~NO_FANOUT~
str_1[2] => ~NO_FANOUT~
str_1[3] => ~NO_FANOUT~
str_1[4] => ~NO_FANOUT~
str_1[5] => ~NO_FANOUT~
str_1[6] => ~NO_FANOUT~
str_1[7] => ~NO_FANOUT~
str_2[0] => ~NO_FANOUT~
str_2[1] => ~NO_FANOUT~
str_2[2] => ~NO_FANOUT~
str_2[3] => ~NO_FANOUT~
str_2[4] => ~NO_FANOUT~
str_2[5] => ~NO_FANOUT~
str_2[6] => ~NO_FANOUT~
str_2[7] => ~NO_FANOUT~
str_3[0] => ~NO_FANOUT~
str_3[1] => ~NO_FANOUT~
str_3[2] => ~NO_FANOUT~
str_3[3] => ~NO_FANOUT~
str_3[4] => ~NO_FANOUT~
str_3[5] => ~NO_FANOUT~
str_3[6] => ~NO_FANOUT~
str_3[7] => ~NO_FANOUT~
VASDRin[0] => ~NO_FANOUT~
VASDRin[1] => ~NO_FANOUT~
VASDRin[2] => ~NO_FANOUT~
VASDRin[3] => ~NO_FANOUT~
VASDRin[4] => ~NO_FANOUT~
VASDRin[5] => ~NO_FANOUT~
VASDRin[6] => ~NO_FANOUT~
VASDRin[7] => ~NO_FANOUT~
btn_vec[0] => ~NO_FANOUT~
btn_vec[1] => ~NO_FANOUT~
btn_vec[2] => ~NO_FANOUT~
btn_vec[3] => ~NO_FANOUT~
btn_vec[4] => ~NO_FANOUT~
btn_vec[5] => ~NO_FANOUT~
btn_vec[6] => ~NO_FANOUT~
edit_select_rot[0] => ~NO_FANOUT~
edit_select_rot[1] => ~NO_FANOUT~
edit_change_rot[0] => ~NO_FANOUT~
edit_change_rot[1] => ~NO_FANOUT~
waveform_rot[0] => ~NO_FANOUT~
waveform_rot[1] => ~NO_FANOUT~
wave_bank_rot[0] => ~NO_FANOUT~
wave_bank_rot[1] => ~NO_FANOUT~
filter_freq[0] <= comb~0.DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|wavegenerator:inst6
wave1[0] <= altsyncram0:inst3.q[0]
wave1[1] <= altsyncram0:inst3.q[1]
wave1[2] <= altsyncram0:inst3.q[2]
wave1[3] <= altsyncram0:inst3.q[3]
wave1[4] <= altsyncram0:inst3.q[4]
wave1[5] <= altsyncram0:inst3.q[5]
wave1[6] <= altsyncram0:inst3.q[6]
wave1[7] <= altsyncram0:inst3.q[7]
wave1[8] <= altsyncram0:inst3.q[8]
wave1[9] <= altsyncram0:inst3.q[9]
wave1[10] <= altsyncram0:inst3.q[10]
wave1[11] <= altsyncram0:inst3.q[11]
clk => addrgen:inst.clk
clk => addrgen:inst6.clk
clk => addrgen:inst7.clk
freq1[0] => addrgen:inst.freq[0]
freq1[1] => addrgen:inst.freq[1]
freq1[2] => addrgen:inst.freq[2]
freq1[3] => addrgen:inst.freq[3]
freq1[4] => addrgen:inst.freq[4]
freq1[5] => addrgen:inst.freq[5]
freq1[6] => addrgen:inst.freq[6]
freq1[7] => addrgen:inst.freq[7]
freq1[8] => addrgen:inst.freq[8]
freq1[9] => addrgen:inst.freq[9]
freq1[10] => addrgen:inst.freq[10]
freq1[11] => addrgen:inst.freq[11]
freq1[12] => addrgen:inst.freq[12]
wave2[0] <= altsyncram0:inst4.q[0]
wave2[1] <= altsyncram0:inst4.q[1]
wave2[2] <= altsyncram0:inst4.q[2]
wave2[3] <= altsyncram0:inst4.q[3]
wave2[4] <= altsyncram0:inst4.q[4]
wave2[5] <= altsyncram0:inst4.q[5]
wave2[6] <= altsyncram0:inst4.q[6]
wave2[7] <= altsyncram0:inst4.q[7]
wave2[8] <= altsyncram0:inst4.q[8]
wave2[9] <= altsyncram0:inst4.q[9]
wave2[10] <= altsyncram0:inst4.q[10]
wave2[11] <= altsyncram0:inst4.q[11]
freq2[0] => addrgen:inst6.freq[0]
freq2[1] => addrgen:inst6.freq[1]
freq2[2] => addrgen:inst6.freq[2]
freq2[3] => addrgen:inst6.freq[3]
freq2[4] => addrgen:inst6.freq[4]
freq2[5] => addrgen:inst6.freq[5]
freq2[6] => addrgen:inst6.freq[6]
freq2[7] => addrgen:inst6.freq[7]
freq2[8] => addrgen:inst6.freq[8]
freq2[9] => addrgen:inst6.freq[9]
freq2[10] => addrgen:inst6.freq[10]
freq2[11] => addrgen:inst6.freq[11]
freq2[12] => addrgen:inst6.freq[12]
wave3[0] <= altsyncram0:inst5.q[0]
wave3[1] <= altsyncram0:inst5.q[1]
wave3[2] <= altsyncram0:inst5.q[2]
wave3[3] <= altsyncram0:inst5.q[3]
wave3[4] <= altsyncram0:inst5.q[4]
wave3[5] <= altsyncram0:inst5.q[5]
wave3[6] <= altsyncram0:inst5.q[6]
wave3[7] <= altsyncram0:inst5.q[7]
wave3[8] <= altsyncram0:inst5.q[8]
wave3[9] <= altsyncram0:inst5.q[9]
wave3[10] <= altsyncram0:inst5.q[10]
wave3[11] <= altsyncram0:inst5.q[11]
freq3[0] => addrgen:inst7.freq[0]
freq3[1] => addrgen:inst7.freq[1]
freq3[2] => addrgen:inst7.freq[2]
freq3[3] => addrgen:inst7.freq[3]
freq3[4] => addrgen:inst7.freq[4]
freq3[5] => addrgen:inst7.freq[5]
freq3[6] => addrgen:inst7.freq[6]
freq3[7] => addrgen:inst7.freq[7]
freq3[8] => addrgen:inst7.freq[8]
freq3[9] => addrgen:inst7.freq[9]
freq3[10] => addrgen:inst7.freq[10]
freq3[11] => addrgen:inst7.freq[11]
freq3[12] => addrgen:inst7.freq[12]
voice_sel[0] => ~NO_FANOUT~
voice_sel[1] => ~NO_FANOUT~
voice_sel[2] => ~NO_FANOUT~


|8bitbrain|wavegenerator:inst6|altsyncram0:inst3
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]


|8bitbrain|wavegenerator:inst6|altsyncram0:inst3|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_pra1:auto_generated.address_a[0]
address_a[1] => altsyncram_pra1:auto_generated.address_a[1]
address_a[2] => altsyncram_pra1:auto_generated.address_a[2]
address_a[3] => altsyncram_pra1:auto_generated.address_a[3]
address_a[4] => altsyncram_pra1:auto_generated.address_a[4]
address_a[5] => altsyncram_pra1:auto_generated.address_a[5]
address_a[6] => altsyncram_pra1:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_pra1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_pra1:auto_generated.q_a[0]
q_a[1] <= altsyncram_pra1:auto_generated.q_a[1]
q_a[2] <= altsyncram_pra1:auto_generated.q_a[2]
q_a[3] <= altsyncram_pra1:auto_generated.q_a[3]
q_a[4] <= altsyncram_pra1:auto_generated.q_a[4]
q_a[5] <= altsyncram_pra1:auto_generated.q_a[5]
q_a[6] <= altsyncram_pra1:auto_generated.q_a[6]
q_a[7] <= altsyncram_pra1:auto_generated.q_a[7]
q_a[8] <= altsyncram_pra1:auto_generated.q_a[8]
q_a[9] <= altsyncram_pra1:auto_generated.q_a[9]
q_a[10] <= altsyncram_pra1:auto_generated.q_a[10]
q_a[11] <= altsyncram_pra1:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|8bitbrain|wavegenerator:inst6|altsyncram0:inst3|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT


|8bitbrain|wavegenerator:inst6|addrgen:inst
clk => count[17].CLK
clk => count[16].CLK
clk => count[15].CLK
clk => count[14].CLK
clk => count[13].CLK
clk => count[12].CLK
clk => count[11].CLK
clk => count[10].CLK
clk => count[9].CLK
clk => count[8].CLK
clk => count[7].CLK
clk => count[6].CLK
clk => count[5].CLK
clk => count[4].CLK
clk => count[3].CLK
clk => count[2].CLK
clk => count[1].CLK
clk => count[0].CLK
clk => tmp_addr[6].CLK
clk => tmp_addr[5].CLK
clk => tmp_addr[4].CLK
clk => tmp_addr[3].CLK
clk => tmp_addr[2].CLK
clk => tmp_addr[1].CLK
clk => tmp_addr[0].CLK
clk => addr[6]~reg0.CLK
clk => addr[5]~reg0.CLK
clk => addr[4]~reg0.CLK
clk => addr[3]~reg0.CLK
clk => addr[2]~reg0.CLK
clk => addr[1]~reg0.CLK
clk => addr[0]~reg0.CLK
clk => lpm_divide0:div1.clock
freq[0] => lpm_divide0:div1.denom[0]
freq[0] => Equal0.IN25
freq[1] => lpm_divide0:div1.denom[1]
freq[1] => Equal0.IN24
freq[2] => lpm_divide0:div1.denom[2]
freq[2] => Equal0.IN23
freq[3] => lpm_divide0:div1.denom[3]
freq[3] => Equal0.IN22
freq[4] => lpm_divide0:div1.denom[4]
freq[4] => Equal0.IN21
freq[5] => lpm_divide0:div1.denom[5]
freq[5] => Equal0.IN20
freq[6] => lpm_divide0:div1.denom[6]
freq[6] => Equal0.IN19
freq[7] => lpm_divide0:div1.denom[7]
freq[7] => Equal0.IN18
freq[8] => lpm_divide0:div1.denom[8]
freq[8] => Equal0.IN17
freq[9] => lpm_divide0:div1.denom[9]
freq[9] => Equal0.IN16
freq[10] => lpm_divide0:div1.denom[10]
freq[10] => Equal0.IN15
freq[11] => lpm_divide0:div1.denom[11]
freq[11] => Equal0.IN14
freq[12] => lpm_divide0:div1.denom[12]
freq[12] => Equal0.IN13
addr[0] <= addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[4] <= addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[5] <= addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[6] <= addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_end[0] <= lpm_divide0:div1.quotient[0]
count_end[1] <= lpm_divide0:div1.quotient[1]
count_end[2] <= lpm_divide0:div1.quotient[2]
count_end[3] <= lpm_divide0:div1.quotient[3]
count_end[4] <= lpm_divide0:div1.quotient[4]
count_end[5] <= lpm_divide0:div1.quotient[5]
count_end[6] <= lpm_divide0:div1.quotient[6]
count_end[7] <= lpm_divide0:div1.quotient[7]
count_end[8] <= lpm_divide0:div1.quotient[8]
count_end[9] <= lpm_divide0:div1.quotient[9]
count_end[10] <= lpm_divide0:div1.quotient[10]
count_end[11] <= lpm_divide0:div1.quotient[11]
count_end[12] <= lpm_divide0:div1.quotient[12]
count_end[13] <= lpm_divide0:div1.quotient[13]
count_end[14] <= lpm_divide0:div1.quotient[14]
count_end[15] <= lpm_divide0:div1.quotient[15]
count_end[16] <= lpm_divide0:div1.quotient[16]
count_end[17] <= lpm_divide0:div1.quotient[17]


|8bitbrain|wavegenerator:inst6|addrgen:inst|lpm_divide0:div1
clock => lpm_divide:lpm_divide_component.clock
denom[0] => lpm_divide:lpm_divide_component.denom[0]
denom[1] => lpm_divide:lpm_divide_component.denom[1]
denom[2] => lpm_divide:lpm_divide_component.denom[2]
denom[3] => lpm_divide:lpm_divide_component.denom[3]
denom[4] => lpm_divide:lpm_divide_component.denom[4]
denom[5] => lpm_divide:lpm_divide_component.denom[5]
denom[6] => lpm_divide:lpm_divide_component.denom[6]
denom[7] => lpm_divide:lpm_divide_component.denom[7]
denom[8] => lpm_divide:lpm_divide_component.denom[8]
denom[9] => lpm_divide:lpm_divide_component.denom[9]
denom[10] => lpm_divide:lpm_divide_component.denom[10]
denom[11] => lpm_divide:lpm_divide_component.denom[11]
denom[12] => lpm_divide:lpm_divide_component.denom[12]
numer[0] => lpm_divide:lpm_divide_component.numer[0]
numer[1] => lpm_divide:lpm_divide_component.numer[1]
numer[2] => lpm_divide:lpm_divide_component.numer[2]
numer[3] => lpm_divide:lpm_divide_component.numer[3]
numer[4] => lpm_divide:lpm_divide_component.numer[4]
numer[5] => lpm_divide:lpm_divide_component.numer[5]
numer[6] => lpm_divide:lpm_divide_component.numer[6]
numer[7] => lpm_divide:lpm_divide_component.numer[7]
numer[8] => lpm_divide:lpm_divide_component.numer[8]
numer[9] => lpm_divide:lpm_divide_component.numer[9]
numer[10] => lpm_divide:lpm_divide_component.numer[10]
numer[11] => lpm_divide:lpm_divide_component.numer[11]
numer[12] => lpm_divide:lpm_divide_component.numer[12]
numer[13] => lpm_divide:lpm_divide_component.numer[13]
numer[14] => lpm_divide:lpm_divide_component.numer[14]
numer[15] => lpm_divide:lpm_divide_component.numer[15]
numer[16] => lpm_divide:lpm_divide_component.numer[16]
numer[17] => lpm_divide:lpm_divide_component.numer[17]
quotient[0] <= lpm_divide:lpm_divide_component.quotient[0]
quotient[1] <= lpm_divide:lpm_divide_component.quotient[1]
quotient[2] <= lpm_divide:lpm_divide_component.quotient[2]
quotient[3] <= lpm_divide:lpm_divide_component.quotient[3]
quotient[4] <= lpm_divide:lpm_divide_component.quotient[4]
quotient[5] <= lpm_divide:lpm_divide_component.quotient[5]
quotient[6] <= lpm_divide:lpm_divide_component.quotient[6]
quotient[7] <= lpm_divide:lpm_divide_component.quotient[7]
quotient[8] <= lpm_divide:lpm_divide_component.quotient[8]
quotient[9] <= lpm_divide:lpm_divide_component.quotient[9]
quotient[10] <= lpm_divide:lpm_divide_component.quotient[10]
quotient[11] <= lpm_divide:lpm_divide_component.quotient[11]
quotient[12] <= lpm_divide:lpm_divide_component.quotient[12]
quotient[13] <= lpm_divide:lpm_divide_component.quotient[13]
quotient[14] <= lpm_divide:lpm_divide_component.quotient[14]
quotient[15] <= lpm_divide:lpm_divide_component.quotient[15]
quotient[16] <= lpm_divide:lpm_divide_component.quotient[16]
quotient[17] <= lpm_divide:lpm_divide_component.quotient[17]
remain[0] <= lpm_divide:lpm_divide_component.remain[0]
remain[1] <= lpm_divide:lpm_divide_component.remain[1]
remain[2] <= lpm_divide:lpm_divide_component.remain[2]
remain[3] <= lpm_divide:lpm_divide_component.remain[3]
remain[4] <= lpm_divide:lpm_divide_component.remain[4]
remain[5] <= lpm_divide:lpm_divide_component.remain[5]
remain[6] <= lpm_divide:lpm_divide_component.remain[6]
remain[7] <= lpm_divide:lpm_divide_component.remain[7]
remain[8] <= lpm_divide:lpm_divide_component.remain[8]
remain[9] <= lpm_divide:lpm_divide_component.remain[9]
remain[10] <= lpm_divide:lpm_divide_component.remain[10]
remain[11] <= lpm_divide:lpm_divide_component.remain[11]
remain[12] <= lpm_divide:lpm_divide_component.remain[12]


|8bitbrain|wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component
numer[0] => lpm_divide_gft:auto_generated.numer[0]
numer[1] => lpm_divide_gft:auto_generated.numer[1]
numer[2] => lpm_divide_gft:auto_generated.numer[2]
numer[3] => lpm_divide_gft:auto_generated.numer[3]
numer[4] => lpm_divide_gft:auto_generated.numer[4]
numer[5] => lpm_divide_gft:auto_generated.numer[5]
numer[6] => lpm_divide_gft:auto_generated.numer[6]
numer[7] => lpm_divide_gft:auto_generated.numer[7]
numer[8] => lpm_divide_gft:auto_generated.numer[8]
numer[9] => lpm_divide_gft:auto_generated.numer[9]
numer[10] => lpm_divide_gft:auto_generated.numer[10]
numer[11] => lpm_divide_gft:auto_generated.numer[11]
numer[12] => lpm_divide_gft:auto_generated.numer[12]
numer[13] => lpm_divide_gft:auto_generated.numer[13]
numer[14] => lpm_divide_gft:auto_generated.numer[14]
numer[15] => lpm_divide_gft:auto_generated.numer[15]
numer[16] => lpm_divide_gft:auto_generated.numer[16]
numer[17] => lpm_divide_gft:auto_generated.numer[17]
denom[0] => lpm_divide_gft:auto_generated.denom[0]
denom[1] => lpm_divide_gft:auto_generated.denom[1]
denom[2] => lpm_divide_gft:auto_generated.denom[2]
denom[3] => lpm_divide_gft:auto_generated.denom[3]
denom[4] => lpm_divide_gft:auto_generated.denom[4]
denom[5] => lpm_divide_gft:auto_generated.denom[5]
denom[6] => lpm_divide_gft:auto_generated.denom[6]
denom[7] => lpm_divide_gft:auto_generated.denom[7]
denom[8] => lpm_divide_gft:auto_generated.denom[8]
denom[9] => lpm_divide_gft:auto_generated.denom[9]
denom[10] => lpm_divide_gft:auto_generated.denom[10]
denom[11] => lpm_divide_gft:auto_generated.denom[11]
denom[12] => lpm_divide_gft:auto_generated.denom[12]
clock => lpm_divide_gft:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
quotient[0] <= lpm_divide_gft:auto_generated.quotient[0]
quotient[1] <= lpm_divide_gft:auto_generated.quotient[1]
quotient[2] <= lpm_divide_gft:auto_generated.quotient[2]
quotient[3] <= lpm_divide_gft:auto_generated.quotient[3]
quotient[4] <= lpm_divide_gft:auto_generated.quotient[4]
quotient[5] <= lpm_divide_gft:auto_generated.quotient[5]
quotient[6] <= lpm_divide_gft:auto_generated.quotient[6]
quotient[7] <= lpm_divide_gft:auto_generated.quotient[7]
quotient[8] <= lpm_divide_gft:auto_generated.quotient[8]
quotient[9] <= lpm_divide_gft:auto_generated.quotient[9]
quotient[10] <= lpm_divide_gft:auto_generated.quotient[10]
quotient[11] <= lpm_divide_gft:auto_generated.quotient[11]
quotient[12] <= lpm_divide_gft:auto_generated.quotient[12]
quotient[13] <= lpm_divide_gft:auto_generated.quotient[13]
quotient[14] <= lpm_divide_gft:auto_generated.quotient[14]
quotient[15] <= lpm_divide_gft:auto_generated.quotient[15]
quotient[16] <= lpm_divide_gft:auto_generated.quotient[16]
quotient[17] <= lpm_divide_gft:auto_generated.quotient[17]
remain[0] <= lpm_divide_gft:auto_generated.remain[0]
remain[1] <= lpm_divide_gft:auto_generated.remain[1]
remain[2] <= lpm_divide_gft:auto_generated.remain[2]
remain[3] <= lpm_divide_gft:auto_generated.remain[3]
remain[4] <= lpm_divide_gft:auto_generated.remain[4]
remain[5] <= lpm_divide_gft:auto_generated.remain[5]
remain[6] <= lpm_divide_gft:auto_generated.remain[6]
remain[7] <= lpm_divide_gft:auto_generated.remain[7]
remain[8] <= lpm_divide_gft:auto_generated.remain[8]
remain[9] <= lpm_divide_gft:auto_generated.remain[9]
remain[10] <= lpm_divide_gft:auto_generated.remain[10]
remain[11] <= lpm_divide_gft:auto_generated.remain[11]
remain[12] <= lpm_divide_gft:auto_generated.remain[12]


|8bitbrain|wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated
clock => sign_div_unsign_q8i:divider.clock
denom[0] => sign_div_unsign_q8i:divider.denominator[0]
denom[1] => sign_div_unsign_q8i:divider.denominator[1]
denom[2] => sign_div_unsign_q8i:divider.denominator[2]
denom[3] => sign_div_unsign_q8i:divider.denominator[3]
denom[4] => sign_div_unsign_q8i:divider.denominator[4]
denom[5] => sign_div_unsign_q8i:divider.denominator[5]
denom[6] => sign_div_unsign_q8i:divider.denominator[6]
denom[7] => sign_div_unsign_q8i:divider.denominator[7]
denom[8] => sign_div_unsign_q8i:divider.denominator[8]
denom[9] => sign_div_unsign_q8i:divider.denominator[9]
denom[10] => sign_div_unsign_q8i:divider.denominator[10]
denom[11] => sign_div_unsign_q8i:divider.denominator[11]
denom[12] => sign_div_unsign_q8i:divider.denominator[12]
numer[0] => sign_div_unsign_q8i:divider.numerator[0]
numer[1] => sign_div_unsign_q8i:divider.numerator[1]
numer[2] => sign_div_unsign_q8i:divider.numerator[2]
numer[3] => sign_div_unsign_q8i:divider.numerator[3]
numer[4] => sign_div_unsign_q8i:divider.numerator[4]
numer[5] => sign_div_unsign_q8i:divider.numerator[5]
numer[6] => sign_div_unsign_q8i:divider.numerator[6]
numer[7] => sign_div_unsign_q8i:divider.numerator[7]
numer[8] => sign_div_unsign_q8i:divider.numerator[8]
numer[9] => sign_div_unsign_q8i:divider.numerator[9]
numer[10] => sign_div_unsign_q8i:divider.numerator[10]
numer[11] => sign_div_unsign_q8i:divider.numerator[11]
numer[12] => sign_div_unsign_q8i:divider.numerator[12]
numer[13] => sign_div_unsign_q8i:divider.numerator[13]
numer[14] => sign_div_unsign_q8i:divider.numerator[14]
numer[15] => sign_div_unsign_q8i:divider.numerator[15]
numer[16] => sign_div_unsign_q8i:divider.numerator[16]
numer[17] => sign_div_unsign_q8i:divider.numerator[17]
quotient[0] <= sign_div_unsign_q8i:divider.quotient[0]
quotient[1] <= sign_div_unsign_q8i:divider.quotient[1]
quotient[2] <= sign_div_unsign_q8i:divider.quotient[2]
quotient[3] <= sign_div_unsign_q8i:divider.quotient[3]
quotient[4] <= sign_div_unsign_q8i:divider.quotient[4]
quotient[5] <= sign_div_unsign_q8i:divider.quotient[5]
quotient[6] <= sign_div_unsign_q8i:divider.quotient[6]
quotient[7] <= sign_div_unsign_q8i:divider.quotient[7]
quotient[8] <= sign_div_unsign_q8i:divider.quotient[8]
quotient[9] <= sign_div_unsign_q8i:divider.quotient[9]
quotient[10] <= sign_div_unsign_q8i:divider.quotient[10]
quotient[11] <= sign_div_unsign_q8i:divider.quotient[11]
quotient[12] <= sign_div_unsign_q8i:divider.quotient[12]
quotient[13] <= sign_div_unsign_q8i:divider.quotient[13]
quotient[14] <= sign_div_unsign_q8i:divider.quotient[14]
quotient[15] <= sign_div_unsign_q8i:divider.quotient[15]
quotient[16] <= sign_div_unsign_q8i:divider.quotient[16]
quotient[17] <= sign_div_unsign_q8i:divider.quotient[17]
remain[0] <= sign_div_unsign_q8i:divider.remainder[0]
remain[1] <= sign_div_unsign_q8i:divider.remainder[1]
remain[2] <= sign_div_unsign_q8i:divider.remainder[2]
remain[3] <= sign_div_unsign_q8i:divider.remainder[3]
remain[4] <= sign_div_unsign_q8i:divider.remainder[4]
remain[5] <= sign_div_unsign_q8i:divider.remainder[5]
remain[6] <= sign_div_unsign_q8i:divider.remainder[6]
remain[7] <= sign_div_unsign_q8i:divider.remainder[7]
remain[8] <= sign_div_unsign_q8i:divider.remainder[8]
remain[9] <= sign_div_unsign_q8i:divider.remainder[9]
remain[10] <= sign_div_unsign_q8i:divider.remainder[10]
remain[11] <= sign_div_unsign_q8i:divider.remainder[11]
remain[12] <= sign_div_unsign_q8i:divider.remainder[12]


|8bitbrain|wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider
clock => alt_u_div_8nf:divider.clock
denominator[0] => alt_u_div_8nf:divider.denominator[0]
denominator[1] => alt_u_div_8nf:divider.denominator[1]
denominator[2] => alt_u_div_8nf:divider.denominator[2]
denominator[3] => alt_u_div_8nf:divider.denominator[3]
denominator[4] => alt_u_div_8nf:divider.denominator[4]
denominator[5] => alt_u_div_8nf:divider.denominator[5]
denominator[6] => alt_u_div_8nf:divider.denominator[6]
denominator[7] => alt_u_div_8nf:divider.denominator[7]
denominator[8] => alt_u_div_8nf:divider.denominator[8]
denominator[9] => alt_u_div_8nf:divider.denominator[9]
denominator[10] => alt_u_div_8nf:divider.denominator[10]
denominator[11] => alt_u_div_8nf:divider.denominator[11]
denominator[12] => alt_u_div_8nf:divider.denominator[12]
numerator[0] => alt_u_div_8nf:divider.numerator[0]
numerator[1] => alt_u_div_8nf:divider.numerator[1]
numerator[2] => alt_u_div_8nf:divider.numerator[2]
numerator[3] => alt_u_div_8nf:divider.numerator[3]
numerator[4] => alt_u_div_8nf:divider.numerator[4]
numerator[5] => alt_u_div_8nf:divider.numerator[5]
numerator[6] => alt_u_div_8nf:divider.numerator[6]
numerator[7] => alt_u_div_8nf:divider.numerator[7]
numerator[8] => alt_u_div_8nf:divider.numerator[8]
numerator[9] => alt_u_div_8nf:divider.numerator[9]
numerator[10] => alt_u_div_8nf:divider.numerator[10]
numerator[11] => alt_u_div_8nf:divider.numerator[11]
numerator[12] => alt_u_div_8nf:divider.numerator[12]
numerator[13] => alt_u_div_8nf:divider.numerator[13]
numerator[14] => alt_u_div_8nf:divider.numerator[14]
numerator[15] => alt_u_div_8nf:divider.numerator[15]
numerator[16] => alt_u_div_8nf:divider.numerator[16]
numerator[17] => alt_u_div_8nf:divider.numerator[17]
quotient[0] <= protect_quotient[0].DB_MAX_OUTPUT_PORT_TYPE
quotient[1] <= protect_quotient[1].DB_MAX_OUTPUT_PORT_TYPE
quotient[2] <= protect_quotient[2].DB_MAX_OUTPUT_PORT_TYPE
quotient[3] <= protect_quotient[3].DB_MAX_OUTPUT_PORT_TYPE
quotient[4] <= protect_quotient[4].DB_MAX_OUTPUT_PORT_TYPE
quotient[5] <= protect_quotient[5].DB_MAX_OUTPUT_PORT_TYPE
quotient[6] <= protect_quotient[6].DB_MAX_OUTPUT_PORT_TYPE
quotient[7] <= protect_quotient[7].DB_MAX_OUTPUT_PORT_TYPE
quotient[8] <= protect_quotient[8].DB_MAX_OUTPUT_PORT_TYPE
quotient[9] <= protect_quotient[9].DB_MAX_OUTPUT_PORT_TYPE
quotient[10] <= protect_quotient[10].DB_MAX_OUTPUT_PORT_TYPE
quotient[11] <= protect_quotient[11].DB_MAX_OUTPUT_PORT_TYPE
quotient[12] <= protect_quotient[12].DB_MAX_OUTPUT_PORT_TYPE
quotient[13] <= protect_quotient[13].DB_MAX_OUTPUT_PORT_TYPE
quotient[14] <= protect_quotient[14].DB_MAX_OUTPUT_PORT_TYPE
quotient[15] <= protect_quotient[15].DB_MAX_OUTPUT_PORT_TYPE
quotient[16] <= protect_quotient[16].DB_MAX_OUTPUT_PORT_TYPE
quotient[17] <= protect_quotient[17].DB_MAX_OUTPUT_PORT_TYPE
remainder[0] <= protect_remainder[0].DB_MAX_OUTPUT_PORT_TYPE
remainder[1] <= protect_remainder[1].DB_MAX_OUTPUT_PORT_TYPE
remainder[2] <= protect_remainder[2].DB_MAX_OUTPUT_PORT_TYPE
remainder[3] <= protect_remainder[3].DB_MAX_OUTPUT_PORT_TYPE
remainder[4] <= protect_remainder[4].DB_MAX_OUTPUT_PORT_TYPE
remainder[5] <= protect_remainder[5].DB_MAX_OUTPUT_PORT_TYPE
remainder[6] <= protect_remainder[6].DB_MAX_OUTPUT_PORT_TYPE
remainder[7] <= protect_remainder[7].DB_MAX_OUTPUT_PORT_TYPE
remainder[8] <= protect_remainder[8].DB_MAX_OUTPUT_PORT_TYPE
remainder[9] <= protect_remainder[9].DB_MAX_OUTPUT_PORT_TYPE
remainder[10] <= protect_remainder[10].DB_MAX_OUTPUT_PORT_TYPE
remainder[11] <= protect_remainder[11].DB_MAX_OUTPUT_PORT_TYPE
remainder[12] <= protect_remainder[12].DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider
clock => DFFDenominator[12].CLK
clock => DFFDenominator[11].CLK
clock => DFFDenominator[10].CLK
clock => DFFDenominator[9].CLK
clock => DFFDenominator[8].CLK
clock => DFFDenominator[7].CLK
clock => DFFDenominator[6].CLK
clock => DFFDenominator[5].CLK
clock => DFFDenominator[4].CLK
clock => DFFDenominator[3].CLK
clock => DFFDenominator[2].CLK
clock => DFFDenominator[1].CLK
clock => DFFDenominator[0].CLK
clock => DFFNumerator[17].CLK
clock => DFFNumerator[16].CLK
clock => DFFNumerator[15].CLK
clock => DFFNumerator[14].CLK
clock => DFFNumerator[13].CLK
clock => DFFNumerator[12].CLK
clock => DFFNumerator[11].CLK
clock => DFFNumerator[10].CLK
clock => DFFNumerator[9].CLK
clock => DFFNumerator[8].CLK
clock => DFFNumerator[7].CLK
clock => DFFNumerator[6].CLK
clock => DFFNumerator[5].CLK
clock => DFFNumerator[4].CLK
clock => DFFNumerator[3].CLK
clock => DFFNumerator[2].CLK
clock => DFFNumerator[1].CLK
clock => DFFNumerator[0].CLK
clock => DFFQuotient[17].CLK
clock => DFFQuotient[16].CLK
clock => DFFQuotient[15].CLK
clock => DFFQuotient[14].CLK
clock => DFFQuotient[13].CLK
clock => DFFQuotient[12].CLK
clock => DFFQuotient[11].CLK
clock => DFFQuotient[10].CLK
clock => DFFQuotient[9].CLK
clock => DFFQuotient[8].CLK
clock => DFFQuotient[7].CLK
clock => DFFQuotient[6].CLK
clock => DFFQuotient[5].CLK
clock => DFFQuotient[4].CLK
clock => DFFQuotient[3].CLK
clock => DFFQuotient[2].CLK
clock => DFFQuotient[1].CLK
clock => DFFQuotient[0].CLK
clock => DFFStage[13].CLK
clock => DFFStage[12].CLK
clock => DFFStage[11].CLK
clock => DFFStage[10].CLK
clock => DFFStage[9].CLK
clock => DFFStage[8].CLK
clock => DFFStage[7].CLK
clock => DFFStage[6].CLK
clock => DFFStage[5].CLK
clock => DFFStage[4].CLK
clock => DFFStage[3].CLK
clock => DFFStage[2].CLK
clock => DFFStage[1].CLK
clock => DFFStage[0].CLK
denominator[0] => DFFDenominator[0].DATAIN
denominator[0] => add_sub_lkc:add_sub_0.datab[0]
denominator[0] => add_sub_mkc:add_sub_1.datab[0]
denominator[0] => op_9.IN8
denominator[0] => op_10.IN10
denominator[0] => op_11.IN12
denominator[0] => op_12.IN14
denominator[0] => op_13.IN16
denominator[0] => op_14.IN18
denominator[0] => op_15.IN20
denominator[1] => DFFDenominator[1].DATAIN
denominator[1] => sel[0].IN1
denominator[1] => add_sub_mkc:add_sub_1.datab[1]
denominator[1] => sel[13].IN1
denominator[1] => sel[26].IN1
denominator[1] => op_9.IN6
denominator[1] => sel[39].IN1
denominator[1] => op_10.IN8
denominator[1] => sel[52].IN1
denominator[1] => op_11.IN10
denominator[1] => sel[65].IN1
denominator[1] => op_12.IN12
denominator[1] => sel[78].IN1
denominator[1] => op_13.IN14
denominator[1] => sel[91].IN1
denominator[1] => op_14.IN16
denominator[1] => sel[104].IN1
denominator[1] => op_15.IN18
denominator[2] => DFFDenominator[2].DATAIN
denominator[2] => sel[1].IN1
denominator[2] => sel[14].IN1
denominator[2] => sel[27].IN1
denominator[2] => op_9.IN4
denominator[2] => sel[40].IN1
denominator[2] => op_10.IN6
denominator[2] => sel[53].IN1
denominator[2] => op_11.IN8
denominator[2] => sel[66].IN1
denominator[2] => op_12.IN10
denominator[2] => sel[79].IN1
denominator[2] => op_13.IN12
denominator[2] => sel[92].IN1
denominator[2] => op_14.IN14
denominator[2] => sel[105].IN1
denominator[2] => op_15.IN16
denominator[3] => DFFDenominator[3].DATAIN
denominator[3] => sel[2].IN1
denominator[3] => sel[15].IN1
denominator[3] => sel[28].IN1
denominator[3] => sel[41].IN1
denominator[3] => op_10.IN4
denominator[3] => sel[54].IN1
denominator[3] => op_11.IN6
denominator[3] => sel[67].IN1
denominator[3] => op_12.IN8
denominator[3] => sel[80].IN1
denominator[3] => op_13.IN10
denominator[3] => sel[93].IN1
denominator[3] => op_14.IN12
denominator[3] => sel[106].IN1
denominator[3] => op_15.IN14
denominator[4] => DFFDenominator[4].DATAIN
denominator[4] => sel[3].IN1
denominator[4] => sel[16].IN1
denominator[4] => sel[29].IN1
denominator[4] => sel[42].IN1
denominator[4] => sel[55].IN1
denominator[4] => op_11.IN4
denominator[4] => sel[68].IN1
denominator[4] => op_12.IN6
denominator[4] => sel[81].IN1
denominator[4] => op_13.IN8
denominator[4] => sel[94].IN1
denominator[4] => op_14.IN10
denominator[4] => sel[107].IN1
denominator[4] => op_15.IN12
denominator[5] => DFFDenominator[5].DATAIN
denominator[5] => sel[4].IN1
denominator[5] => sel[17].IN1
denominator[5] => sel[30].IN1
denominator[5] => sel[43].IN1
denominator[5] => sel[56].IN1
denominator[5] => sel[69].IN1
denominator[5] => op_12.IN4
denominator[5] => sel[82].IN1
denominator[5] => op_13.IN6
denominator[5] => sel[95].IN1
denominator[5] => op_14.IN8
denominator[5] => sel[108].IN1
denominator[5] => op_15.IN10
denominator[6] => DFFDenominator[6].DATAIN
denominator[6] => sel[5].IN1
denominator[6] => sel[18].IN1
denominator[6] => sel[31].IN1
denominator[6] => sel[44].IN1
denominator[6] => sel[57].IN1
denominator[6] => sel[70].IN1
denominator[6] => sel[83].IN1
denominator[6] => op_13.IN4
denominator[6] => sel[96].IN1
denominator[6] => op_14.IN6
denominator[6] => sel[109].IN1
denominator[6] => op_15.IN8
denominator[7] => DFFDenominator[7].DATAIN
denominator[7] => sel[6].IN1
denominator[7] => sel[19].IN1
denominator[7] => sel[32].IN1
denominator[7] => sel[45].IN1
denominator[7] => sel[58].IN1
denominator[7] => sel[71].IN1
denominator[7] => sel[84].IN1
denominator[7] => sel[97].IN1
denominator[7] => op_14.IN4
denominator[7] => sel[110].IN1
denominator[7] => op_15.IN6
denominator[8] => DFFDenominator[8].DATAIN
denominator[8] => sel[7].IN1
denominator[8] => sel[20].IN1
denominator[8] => sel[33].IN1
denominator[8] => sel[46].IN1
denominator[8] => sel[59].IN1
denominator[8] => sel[72].IN1
denominator[8] => sel[85].IN1
denominator[8] => sel[98].IN1
denominator[8] => sel[111].IN1
denominator[8] => op_15.IN4
denominator[9] => DFFDenominator[9].DATAIN
denominator[9] => sel[8].IN1
denominator[9] => sel[21].IN1
denominator[9] => sel[34].IN1
denominator[9] => sel[47].IN1
denominator[9] => sel[60].IN1
denominator[9] => sel[73].IN1
denominator[9] => sel[86].IN1
denominator[9] => sel[99].IN1
denominator[9] => sel[112].IN1
denominator[10] => DFFDenominator[10].DATAIN
denominator[10] => sel[9].IN1
denominator[10] => sel[22].IN1
denominator[10] => sel[35].IN1
denominator[10] => sel[48].IN1
denominator[10] => sel[61].IN1
denominator[10] => sel[74].IN1
denominator[10] => sel[87].IN1
denominator[10] => sel[100].IN1
denominator[10] => sel[113].IN1
denominator[11] => DFFDenominator[11].DATAIN
denominator[11] => sel[10].IN1
denominator[11] => sel[23].IN1
denominator[11] => sel[36].IN1
denominator[11] => sel[49].IN1
denominator[11] => sel[62].IN1
denominator[11] => sel[75].IN1
denominator[11] => sel[88].IN1
denominator[11] => sel[101].IN1
denominator[11] => sel[114].IN1
denominator[12] => DFFDenominator[12].DATAIN
denominator[12] => sel[11].IN1
denominator[12] => sel[24].IN1
denominator[12] => sel[37].IN1
denominator[12] => sel[50].IN1
denominator[12] => sel[63].IN1
denominator[12] => sel[76].IN1
denominator[12] => sel[89].IN1
denominator[12] => sel[102].IN1
denominator[12] => sel[115].IN1
numerator[0] => DFFNumerator[0].DATAIN
numerator[1] => DFFNumerator[1].DATAIN
numerator[2] => DFFNumerator[2].DATAIN
numerator[3] => DFFNumerator[3].DATAIN
numerator[4] => DFFNumerator[4].DATAIN
numerator[5] => DFFNumerator[5].DATAIN
numerator[6] => DFFNumerator[6].DATAIN
numerator[7] => DFFNumerator[7].DATAIN
numerator[8] => DFFNumerator[8].DATAIN
numerator[9] => DFFNumerator[9].DATAIN
numerator[9] => op_15.IN19
numerator[10] => DFFNumerator[10].DATAIN
numerator[10] => op_14.IN17
numerator[11] => DFFNumerator[11].DATAIN
numerator[11] => op_13.IN15
numerator[12] => DFFNumerator[12].DATAIN
numerator[12] => op_12.IN13
numerator[13] => DFFNumerator[13].DATAIN
numerator[13] => op_11.IN11
numerator[14] => DFFNumerator[14].DATAIN
numerator[14] => op_10.IN9
numerator[15] => DFFNumerator[15].DATAIN
numerator[15] => op_9.IN7
numerator[16] => DFFNumerator[16].DATAIN
numerator[16] => add_sub_mkc:add_sub_1.dataa[0]
numerator[17] => DFFNumerator[17].DATAIN
numerator[17] => add_sub_lkc:add_sub_0.dataa[0]
quotient[0] <= quotient_tmp[0].DB_MAX_OUTPUT_PORT_TYPE
quotient[1] <= quotient_tmp[1].DB_MAX_OUTPUT_PORT_TYPE
quotient[2] <= quotient_tmp[2].DB_MAX_OUTPUT_PORT_TYPE
quotient[3] <= quotient_tmp[3].DB_MAX_OUTPUT_PORT_TYPE
quotient[4] <= quotient_tmp[4].DB_MAX_OUTPUT_PORT_TYPE
quotient[5] <= quotient_tmp[5].DB_MAX_OUTPUT_PORT_TYPE
quotient[6] <= quotient_tmp[6].DB_MAX_OUTPUT_PORT_TYPE
quotient[7] <= quotient_tmp[7].DB_MAX_OUTPUT_PORT_TYPE
quotient[8] <= quotient_tmp[8].DB_MAX_OUTPUT_PORT_TYPE
quotient[9] <= DFFQuotient[9].DB_MAX_OUTPUT_PORT_TYPE
quotient[10] <= DFFQuotient[10].DB_MAX_OUTPUT_PORT_TYPE
quotient[11] <= DFFQuotient[11].DB_MAX_OUTPUT_PORT_TYPE
quotient[12] <= DFFQuotient[12].DB_MAX_OUTPUT_PORT_TYPE
quotient[13] <= DFFQuotient[13].DB_MAX_OUTPUT_PORT_TYPE
quotient[14] <= DFFQuotient[14].DB_MAX_OUTPUT_PORT_TYPE
quotient[15] <= DFFQuotient[15].DB_MAX_OUTPUT_PORT_TYPE
quotient[16] <= DFFQuotient[16].DB_MAX_OUTPUT_PORT_TYPE
quotient[17] <= DFFQuotient[17].DB_MAX_OUTPUT_PORT_TYPE
remainder[0] <= StageOut[238].DB_MAX_OUTPUT_PORT_TYPE
remainder[1] <= StageOut[239].DB_MAX_OUTPUT_PORT_TYPE
remainder[2] <= StageOut[240].DB_MAX_OUTPUT_PORT_TYPE
remainder[3] <= StageOut[241].DB_MAX_OUTPUT_PORT_TYPE
remainder[4] <= StageOut[242].DB_MAX_OUTPUT_PORT_TYPE
remainder[5] <= StageOut[243].DB_MAX_OUTPUT_PORT_TYPE
remainder[6] <= StageOut[244].DB_MAX_OUTPUT_PORT_TYPE
remainder[7] <= StageOut[245].DB_MAX_OUTPUT_PORT_TYPE
remainder[8] <= StageOut[246].DB_MAX_OUTPUT_PORT_TYPE
remainder[9] <= StageOut[247].DB_MAX_OUTPUT_PORT_TYPE
remainder[10] <= StageOut[248].DB_MAX_OUTPUT_PORT_TYPE
remainder[11] <= StageOut[249].DB_MAX_OUTPUT_PORT_TYPE
remainder[12] <= StageOut[250].DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|add_sub_lkc:add_sub_0
cout <= carry_eqn[0].DB_MAX_OUTPUT_PORT_TYPE
datab[0] => datab_node[0].IN0
result[0] <= sum_eqn[0].DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|wavegenerator:inst6|addrgen:inst|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|add_sub_mkc:add_sub_1
cout <= carry_eqn[1].DB_MAX_OUTPUT_PORT_TYPE
datab[0] => datab_node[0].IN0
datab[1] => datab_node[1].IN0
result[0] <= sum_eqn[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sum_eqn[1].DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|wavegenerator:inst6|altsyncram0:inst4
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]


|8bitbrain|wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_pra1:auto_generated.address_a[0]
address_a[1] => altsyncram_pra1:auto_generated.address_a[1]
address_a[2] => altsyncram_pra1:auto_generated.address_a[2]
address_a[3] => altsyncram_pra1:auto_generated.address_a[3]
address_a[4] => altsyncram_pra1:auto_generated.address_a[4]
address_a[5] => altsyncram_pra1:auto_generated.address_a[5]
address_a[6] => altsyncram_pra1:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_pra1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_pra1:auto_generated.q_a[0]
q_a[1] <= altsyncram_pra1:auto_generated.q_a[1]
q_a[2] <= altsyncram_pra1:auto_generated.q_a[2]
q_a[3] <= altsyncram_pra1:auto_generated.q_a[3]
q_a[4] <= altsyncram_pra1:auto_generated.q_a[4]
q_a[5] <= altsyncram_pra1:auto_generated.q_a[5]
q_a[6] <= altsyncram_pra1:auto_generated.q_a[6]
q_a[7] <= altsyncram_pra1:auto_generated.q_a[7]
q_a[8] <= altsyncram_pra1:auto_generated.q_a[8]
q_a[9] <= altsyncram_pra1:auto_generated.q_a[9]
q_a[10] <= altsyncram_pra1:auto_generated.q_a[10]
q_a[11] <= altsyncram_pra1:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|8bitbrain|wavegenerator:inst6|altsyncram0:inst4|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT


|8bitbrain|wavegenerator:inst6|addrgen:inst6
clk => count[17].CLK
clk => count[16].CLK
clk => count[15].CLK
clk => count[14].CLK
clk => count[13].CLK
clk => count[12].CLK
clk => count[11].CLK
clk => count[10].CLK
clk => count[9].CLK
clk => count[8].CLK
clk => count[7].CLK
clk => count[6].CLK
clk => count[5].CLK
clk => count[4].CLK
clk => count[3].CLK
clk => count[2].CLK
clk => count[1].CLK
clk => count[0].CLK
clk => tmp_addr[6].CLK
clk => tmp_addr[5].CLK
clk => tmp_addr[4].CLK
clk => tmp_addr[3].CLK
clk => tmp_addr[2].CLK
clk => tmp_addr[1].CLK
clk => tmp_addr[0].CLK
clk => addr[6]~reg0.CLK
clk => addr[5]~reg0.CLK
clk => addr[4]~reg0.CLK
clk => addr[3]~reg0.CLK
clk => addr[2]~reg0.CLK
clk => addr[1]~reg0.CLK
clk => addr[0]~reg0.CLK
clk => lpm_divide0:div1.clock
freq[0] => lpm_divide0:div1.denom[0]
freq[0] => Equal0.IN25
freq[1] => lpm_divide0:div1.denom[1]
freq[1] => Equal0.IN24
freq[2] => lpm_divide0:div1.denom[2]
freq[2] => Equal0.IN23
freq[3] => lpm_divide0:div1.denom[3]
freq[3] => Equal0.IN22
freq[4] => lpm_divide0:div1.denom[4]
freq[4] => Equal0.IN21
freq[5] => lpm_divide0:div1.denom[5]
freq[5] => Equal0.IN20
freq[6] => lpm_divide0:div1.denom[6]
freq[6] => Equal0.IN19
freq[7] => lpm_divide0:div1.denom[7]
freq[7] => Equal0.IN18
freq[8] => lpm_divide0:div1.denom[8]
freq[8] => Equal0.IN17
freq[9] => lpm_divide0:div1.denom[9]
freq[9] => Equal0.IN16
freq[10] => lpm_divide0:div1.denom[10]
freq[10] => Equal0.IN15
freq[11] => lpm_divide0:div1.denom[11]
freq[11] => Equal0.IN14
freq[12] => lpm_divide0:div1.denom[12]
freq[12] => Equal0.IN13
addr[0] <= addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[4] <= addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[5] <= addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[6] <= addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_end[0] <= lpm_divide0:div1.quotient[0]
count_end[1] <= lpm_divide0:div1.quotient[1]
count_end[2] <= lpm_divide0:div1.quotient[2]
count_end[3] <= lpm_divide0:div1.quotient[3]
count_end[4] <= lpm_divide0:div1.quotient[4]
count_end[5] <= lpm_divide0:div1.quotient[5]
count_end[6] <= lpm_divide0:div1.quotient[6]
count_end[7] <= lpm_divide0:div1.quotient[7]
count_end[8] <= lpm_divide0:div1.quotient[8]
count_end[9] <= lpm_divide0:div1.quotient[9]
count_end[10] <= lpm_divide0:div1.quotient[10]
count_end[11] <= lpm_divide0:div1.quotient[11]
count_end[12] <= lpm_divide0:div1.quotient[12]
count_end[13] <= lpm_divide0:div1.quotient[13]
count_end[14] <= lpm_divide0:div1.quotient[14]
count_end[15] <= lpm_divide0:div1.quotient[15]
count_end[16] <= lpm_divide0:div1.quotient[16]
count_end[17] <= lpm_divide0:div1.quotient[17]


|8bitbrain|wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1
clock => lpm_divide:lpm_divide_component.clock
denom[0] => lpm_divide:lpm_divide_component.denom[0]
denom[1] => lpm_divide:lpm_divide_component.denom[1]
denom[2] => lpm_divide:lpm_divide_component.denom[2]
denom[3] => lpm_divide:lpm_divide_component.denom[3]
denom[4] => lpm_divide:lpm_divide_component.denom[4]
denom[5] => lpm_divide:lpm_divide_component.denom[5]
denom[6] => lpm_divide:lpm_divide_component.denom[6]
denom[7] => lpm_divide:lpm_divide_component.denom[7]
denom[8] => lpm_divide:lpm_divide_component.denom[8]
denom[9] => lpm_divide:lpm_divide_component.denom[9]
denom[10] => lpm_divide:lpm_divide_component.denom[10]
denom[11] => lpm_divide:lpm_divide_component.denom[11]
denom[12] => lpm_divide:lpm_divide_component.denom[12]
numer[0] => lpm_divide:lpm_divide_component.numer[0]
numer[1] => lpm_divide:lpm_divide_component.numer[1]
numer[2] => lpm_divide:lpm_divide_component.numer[2]
numer[3] => lpm_divide:lpm_divide_component.numer[3]
numer[4] => lpm_divide:lpm_divide_component.numer[4]
numer[5] => lpm_divide:lpm_divide_component.numer[5]
numer[6] => lpm_divide:lpm_divide_component.numer[6]
numer[7] => lpm_divide:lpm_divide_component.numer[7]
numer[8] => lpm_divide:lpm_divide_component.numer[8]
numer[9] => lpm_divide:lpm_divide_component.numer[9]
numer[10] => lpm_divide:lpm_divide_component.numer[10]
numer[11] => lpm_divide:lpm_divide_component.numer[11]
numer[12] => lpm_divide:lpm_divide_component.numer[12]
numer[13] => lpm_divide:lpm_divide_component.numer[13]
numer[14] => lpm_divide:lpm_divide_component.numer[14]
numer[15] => lpm_divide:lpm_divide_component.numer[15]
numer[16] => lpm_divide:lpm_divide_component.numer[16]
numer[17] => lpm_divide:lpm_divide_component.numer[17]
quotient[0] <= lpm_divide:lpm_divide_component.quotient[0]
quotient[1] <= lpm_divide:lpm_divide_component.quotient[1]
quotient[2] <= lpm_divide:lpm_divide_component.quotient[2]
quotient[3] <= lpm_divide:lpm_divide_component.quotient[3]
quotient[4] <= lpm_divide:lpm_divide_component.quotient[4]
quotient[5] <= lpm_divide:lpm_divide_component.quotient[5]
quotient[6] <= lpm_divide:lpm_divide_component.quotient[6]
quotient[7] <= lpm_divide:lpm_divide_component.quotient[7]
quotient[8] <= lpm_divide:lpm_divide_component.quotient[8]
quotient[9] <= lpm_divide:lpm_divide_component.quotient[9]
quotient[10] <= lpm_divide:lpm_divide_component.quotient[10]
quotient[11] <= lpm_divide:lpm_divide_component.quotient[11]
quotient[12] <= lpm_divide:lpm_divide_component.quotient[12]
quotient[13] <= lpm_divide:lpm_divide_component.quotient[13]
quotient[14] <= lpm_divide:lpm_divide_component.quotient[14]
quotient[15] <= lpm_divide:lpm_divide_component.quotient[15]
quotient[16] <= lpm_divide:lpm_divide_component.quotient[16]
quotient[17] <= lpm_divide:lpm_divide_component.quotient[17]
remain[0] <= lpm_divide:lpm_divide_component.remain[0]
remain[1] <= lpm_divide:lpm_divide_component.remain[1]
remain[2] <= lpm_divide:lpm_divide_component.remain[2]
remain[3] <= lpm_divide:lpm_divide_component.remain[3]
remain[4] <= lpm_divide:lpm_divide_component.remain[4]
remain[5] <= lpm_divide:lpm_divide_component.remain[5]
remain[6] <= lpm_divide:lpm_divide_component.remain[6]
remain[7] <= lpm_divide:lpm_divide_component.remain[7]
remain[8] <= lpm_divide:lpm_divide_component.remain[8]
remain[9] <= lpm_divide:lpm_divide_component.remain[9]
remain[10] <= lpm_divide:lpm_divide_component.remain[10]
remain[11] <= lpm_divide:lpm_divide_component.remain[11]
remain[12] <= lpm_divide:lpm_divide_component.remain[12]


|8bitbrain|wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component
numer[0] => lpm_divide_gft:auto_generated.numer[0]
numer[1] => lpm_divide_gft:auto_generated.numer[1]
numer[2] => lpm_divide_gft:auto_generated.numer[2]
numer[3] => lpm_divide_gft:auto_generated.numer[3]
numer[4] => lpm_divide_gft:auto_generated.numer[4]
numer[5] => lpm_divide_gft:auto_generated.numer[5]
numer[6] => lpm_divide_gft:auto_generated.numer[6]
numer[7] => lpm_divide_gft:auto_generated.numer[7]
numer[8] => lpm_divide_gft:auto_generated.numer[8]
numer[9] => lpm_divide_gft:auto_generated.numer[9]
numer[10] => lpm_divide_gft:auto_generated.numer[10]
numer[11] => lpm_divide_gft:auto_generated.numer[11]
numer[12] => lpm_divide_gft:auto_generated.numer[12]
numer[13] => lpm_divide_gft:auto_generated.numer[13]
numer[14] => lpm_divide_gft:auto_generated.numer[14]
numer[15] => lpm_divide_gft:auto_generated.numer[15]
numer[16] => lpm_divide_gft:auto_generated.numer[16]
numer[17] => lpm_divide_gft:auto_generated.numer[17]
denom[0] => lpm_divide_gft:auto_generated.denom[0]
denom[1] => lpm_divide_gft:auto_generated.denom[1]
denom[2] => lpm_divide_gft:auto_generated.denom[2]
denom[3] => lpm_divide_gft:auto_generated.denom[3]
denom[4] => lpm_divide_gft:auto_generated.denom[4]
denom[5] => lpm_divide_gft:auto_generated.denom[5]
denom[6] => lpm_divide_gft:auto_generated.denom[6]
denom[7] => lpm_divide_gft:auto_generated.denom[7]
denom[8] => lpm_divide_gft:auto_generated.denom[8]
denom[9] => lpm_divide_gft:auto_generated.denom[9]
denom[10] => lpm_divide_gft:auto_generated.denom[10]
denom[11] => lpm_divide_gft:auto_generated.denom[11]
denom[12] => lpm_divide_gft:auto_generated.denom[12]
clock => lpm_divide_gft:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
quotient[0] <= lpm_divide_gft:auto_generated.quotient[0]
quotient[1] <= lpm_divide_gft:auto_generated.quotient[1]
quotient[2] <= lpm_divide_gft:auto_generated.quotient[2]
quotient[3] <= lpm_divide_gft:auto_generated.quotient[3]
quotient[4] <= lpm_divide_gft:auto_generated.quotient[4]
quotient[5] <= lpm_divide_gft:auto_generated.quotient[5]
quotient[6] <= lpm_divide_gft:auto_generated.quotient[6]
quotient[7] <= lpm_divide_gft:auto_generated.quotient[7]
quotient[8] <= lpm_divide_gft:auto_generated.quotient[8]
quotient[9] <= lpm_divide_gft:auto_generated.quotient[9]
quotient[10] <= lpm_divide_gft:auto_generated.quotient[10]
quotient[11] <= lpm_divide_gft:auto_generated.quotient[11]
quotient[12] <= lpm_divide_gft:auto_generated.quotient[12]
quotient[13] <= lpm_divide_gft:auto_generated.quotient[13]
quotient[14] <= lpm_divide_gft:auto_generated.quotient[14]
quotient[15] <= lpm_divide_gft:auto_generated.quotient[15]
quotient[16] <= lpm_divide_gft:auto_generated.quotient[16]
quotient[17] <= lpm_divide_gft:auto_generated.quotient[17]
remain[0] <= lpm_divide_gft:auto_generated.remain[0]
remain[1] <= lpm_divide_gft:auto_generated.remain[1]
remain[2] <= lpm_divide_gft:auto_generated.remain[2]
remain[3] <= lpm_divide_gft:auto_generated.remain[3]
remain[4] <= lpm_divide_gft:auto_generated.remain[4]
remain[5] <= lpm_divide_gft:auto_generated.remain[5]
remain[6] <= lpm_divide_gft:auto_generated.remain[6]
remain[7] <= lpm_divide_gft:auto_generated.remain[7]
remain[8] <= lpm_divide_gft:auto_generated.remain[8]
remain[9] <= lpm_divide_gft:auto_generated.remain[9]
remain[10] <= lpm_divide_gft:auto_generated.remain[10]
remain[11] <= lpm_divide_gft:auto_generated.remain[11]
remain[12] <= lpm_divide_gft:auto_generated.remain[12]


|8bitbrain|wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated
clock => sign_div_unsign_q8i:divider.clock
denom[0] => sign_div_unsign_q8i:divider.denominator[0]
denom[1] => sign_div_unsign_q8i:divider.denominator[1]
denom[2] => sign_div_unsign_q8i:divider.denominator[2]
denom[3] => sign_div_unsign_q8i:divider.denominator[3]
denom[4] => sign_div_unsign_q8i:divider.denominator[4]
denom[5] => sign_div_unsign_q8i:divider.denominator[5]
denom[6] => sign_div_unsign_q8i:divider.denominator[6]
denom[7] => sign_div_unsign_q8i:divider.denominator[7]
denom[8] => sign_div_unsign_q8i:divider.denominator[8]
denom[9] => sign_div_unsign_q8i:divider.denominator[9]
denom[10] => sign_div_unsign_q8i:divider.denominator[10]
denom[11] => sign_div_unsign_q8i:divider.denominator[11]
denom[12] => sign_div_unsign_q8i:divider.denominator[12]
numer[0] => sign_div_unsign_q8i:divider.numerator[0]
numer[1] => sign_div_unsign_q8i:divider.numerator[1]
numer[2] => sign_div_unsign_q8i:divider.numerator[2]
numer[3] => sign_div_unsign_q8i:divider.numerator[3]
numer[4] => sign_div_unsign_q8i:divider.numerator[4]
numer[5] => sign_div_unsign_q8i:divider.numerator[5]
numer[6] => sign_div_unsign_q8i:divider.numerator[6]
numer[7] => sign_div_unsign_q8i:divider.numerator[7]
numer[8] => sign_div_unsign_q8i:divider.numerator[8]
numer[9] => sign_div_unsign_q8i:divider.numerator[9]
numer[10] => sign_div_unsign_q8i:divider.numerator[10]
numer[11] => sign_div_unsign_q8i:divider.numerator[11]
numer[12] => sign_div_unsign_q8i:divider.numerator[12]
numer[13] => sign_div_unsign_q8i:divider.numerator[13]
numer[14] => sign_div_unsign_q8i:divider.numerator[14]
numer[15] => sign_div_unsign_q8i:divider.numerator[15]
numer[16] => sign_div_unsign_q8i:divider.numerator[16]
numer[17] => sign_div_unsign_q8i:divider.numerator[17]
quotient[0] <= sign_div_unsign_q8i:divider.quotient[0]
quotient[1] <= sign_div_unsign_q8i:divider.quotient[1]
quotient[2] <= sign_div_unsign_q8i:divider.quotient[2]
quotient[3] <= sign_div_unsign_q8i:divider.quotient[3]
quotient[4] <= sign_div_unsign_q8i:divider.quotient[4]
quotient[5] <= sign_div_unsign_q8i:divider.quotient[5]
quotient[6] <= sign_div_unsign_q8i:divider.quotient[6]
quotient[7] <= sign_div_unsign_q8i:divider.quotient[7]
quotient[8] <= sign_div_unsign_q8i:divider.quotient[8]
quotient[9] <= sign_div_unsign_q8i:divider.quotient[9]
quotient[10] <= sign_div_unsign_q8i:divider.quotient[10]
quotient[11] <= sign_div_unsign_q8i:divider.quotient[11]
quotient[12] <= sign_div_unsign_q8i:divider.quotient[12]
quotient[13] <= sign_div_unsign_q8i:divider.quotient[13]
quotient[14] <= sign_div_unsign_q8i:divider.quotient[14]
quotient[15] <= sign_div_unsign_q8i:divider.quotient[15]
quotient[16] <= sign_div_unsign_q8i:divider.quotient[16]
quotient[17] <= sign_div_unsign_q8i:divider.quotient[17]
remain[0] <= sign_div_unsign_q8i:divider.remainder[0]
remain[1] <= sign_div_unsign_q8i:divider.remainder[1]
remain[2] <= sign_div_unsign_q8i:divider.remainder[2]
remain[3] <= sign_div_unsign_q8i:divider.remainder[3]
remain[4] <= sign_div_unsign_q8i:divider.remainder[4]
remain[5] <= sign_div_unsign_q8i:divider.remainder[5]
remain[6] <= sign_div_unsign_q8i:divider.remainder[6]
remain[7] <= sign_div_unsign_q8i:divider.remainder[7]
remain[8] <= sign_div_unsign_q8i:divider.remainder[8]
remain[9] <= sign_div_unsign_q8i:divider.remainder[9]
remain[10] <= sign_div_unsign_q8i:divider.remainder[10]
remain[11] <= sign_div_unsign_q8i:divider.remainder[11]
remain[12] <= sign_div_unsign_q8i:divider.remainder[12]


|8bitbrain|wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider
clock => alt_u_div_8nf:divider.clock
denominator[0] => alt_u_div_8nf:divider.denominator[0]
denominator[1] => alt_u_div_8nf:divider.denominator[1]
denominator[2] => alt_u_div_8nf:divider.denominator[2]
denominator[3] => alt_u_div_8nf:divider.denominator[3]
denominator[4] => alt_u_div_8nf:divider.denominator[4]
denominator[5] => alt_u_div_8nf:divider.denominator[5]
denominator[6] => alt_u_div_8nf:divider.denominator[6]
denominator[7] => alt_u_div_8nf:divider.denominator[7]
denominator[8] => alt_u_div_8nf:divider.denominator[8]
denominator[9] => alt_u_div_8nf:divider.denominator[9]
denominator[10] => alt_u_div_8nf:divider.denominator[10]
denominator[11] => alt_u_div_8nf:divider.denominator[11]
denominator[12] => alt_u_div_8nf:divider.denominator[12]
numerator[0] => alt_u_div_8nf:divider.numerator[0]
numerator[1] => alt_u_div_8nf:divider.numerator[1]
numerator[2] => alt_u_div_8nf:divider.numerator[2]
numerator[3] => alt_u_div_8nf:divider.numerator[3]
numerator[4] => alt_u_div_8nf:divider.numerator[4]
numerator[5] => alt_u_div_8nf:divider.numerator[5]
numerator[6] => alt_u_div_8nf:divider.numerator[6]
numerator[7] => alt_u_div_8nf:divider.numerator[7]
numerator[8] => alt_u_div_8nf:divider.numerator[8]
numerator[9] => alt_u_div_8nf:divider.numerator[9]
numerator[10] => alt_u_div_8nf:divider.numerator[10]
numerator[11] => alt_u_div_8nf:divider.numerator[11]
numerator[12] => alt_u_div_8nf:divider.numerator[12]
numerator[13] => alt_u_div_8nf:divider.numerator[13]
numerator[14] => alt_u_div_8nf:divider.numerator[14]
numerator[15] => alt_u_div_8nf:divider.numerator[15]
numerator[16] => alt_u_div_8nf:divider.numerator[16]
numerator[17] => alt_u_div_8nf:divider.numerator[17]
quotient[0] <= protect_quotient[0].DB_MAX_OUTPUT_PORT_TYPE
quotient[1] <= protect_quotient[1].DB_MAX_OUTPUT_PORT_TYPE
quotient[2] <= protect_quotient[2].DB_MAX_OUTPUT_PORT_TYPE
quotient[3] <= protect_quotient[3].DB_MAX_OUTPUT_PORT_TYPE
quotient[4] <= protect_quotient[4].DB_MAX_OUTPUT_PORT_TYPE
quotient[5] <= protect_quotient[5].DB_MAX_OUTPUT_PORT_TYPE
quotient[6] <= protect_quotient[6].DB_MAX_OUTPUT_PORT_TYPE
quotient[7] <= protect_quotient[7].DB_MAX_OUTPUT_PORT_TYPE
quotient[8] <= protect_quotient[8].DB_MAX_OUTPUT_PORT_TYPE
quotient[9] <= protect_quotient[9].DB_MAX_OUTPUT_PORT_TYPE
quotient[10] <= protect_quotient[10].DB_MAX_OUTPUT_PORT_TYPE
quotient[11] <= protect_quotient[11].DB_MAX_OUTPUT_PORT_TYPE
quotient[12] <= protect_quotient[12].DB_MAX_OUTPUT_PORT_TYPE
quotient[13] <= protect_quotient[13].DB_MAX_OUTPUT_PORT_TYPE
quotient[14] <= protect_quotient[14].DB_MAX_OUTPUT_PORT_TYPE
quotient[15] <= protect_quotient[15].DB_MAX_OUTPUT_PORT_TYPE
quotient[16] <= protect_quotient[16].DB_MAX_OUTPUT_PORT_TYPE
quotient[17] <= protect_quotient[17].DB_MAX_OUTPUT_PORT_TYPE
remainder[0] <= protect_remainder[0].DB_MAX_OUTPUT_PORT_TYPE
remainder[1] <= protect_remainder[1].DB_MAX_OUTPUT_PORT_TYPE
remainder[2] <= protect_remainder[2].DB_MAX_OUTPUT_PORT_TYPE
remainder[3] <= protect_remainder[3].DB_MAX_OUTPUT_PORT_TYPE
remainder[4] <= protect_remainder[4].DB_MAX_OUTPUT_PORT_TYPE
remainder[5] <= protect_remainder[5].DB_MAX_OUTPUT_PORT_TYPE
remainder[6] <= protect_remainder[6].DB_MAX_OUTPUT_PORT_TYPE
remainder[7] <= protect_remainder[7].DB_MAX_OUTPUT_PORT_TYPE
remainder[8] <= protect_remainder[8].DB_MAX_OUTPUT_PORT_TYPE
remainder[9] <= protect_remainder[9].DB_MAX_OUTPUT_PORT_TYPE
remainder[10] <= protect_remainder[10].DB_MAX_OUTPUT_PORT_TYPE
remainder[11] <= protect_remainder[11].DB_MAX_OUTPUT_PORT_TYPE
remainder[12] <= protect_remainder[12].DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider
clock => DFFDenominator[12].CLK
clock => DFFDenominator[11].CLK
clock => DFFDenominator[10].CLK
clock => DFFDenominator[9].CLK
clock => DFFDenominator[8].CLK
clock => DFFDenominator[7].CLK
clock => DFFDenominator[6].CLK
clock => DFFDenominator[5].CLK
clock => DFFDenominator[4].CLK
clock => DFFDenominator[3].CLK
clock => DFFDenominator[2].CLK
clock => DFFDenominator[1].CLK
clock => DFFDenominator[0].CLK
clock => DFFNumerator[17].CLK
clock => DFFNumerator[16].CLK
clock => DFFNumerator[15].CLK
clock => DFFNumerator[14].CLK
clock => DFFNumerator[13].CLK
clock => DFFNumerator[12].CLK
clock => DFFNumerator[11].CLK
clock => DFFNumerator[10].CLK
clock => DFFNumerator[9].CLK
clock => DFFNumerator[8].CLK
clock => DFFNumerator[7].CLK
clock => DFFNumerator[6].CLK
clock => DFFNumerator[5].CLK
clock => DFFNumerator[4].CLK
clock => DFFNumerator[3].CLK
clock => DFFNumerator[2].CLK
clock => DFFNumerator[1].CLK
clock => DFFNumerator[0].CLK
clock => DFFQuotient[17].CLK
clock => DFFQuotient[16].CLK
clock => DFFQuotient[15].CLK
clock => DFFQuotient[14].CLK
clock => DFFQuotient[13].CLK
clock => DFFQuotient[12].CLK
clock => DFFQuotient[11].CLK
clock => DFFQuotient[10].CLK
clock => DFFQuotient[9].CLK
clock => DFFQuotient[8].CLK
clock => DFFQuotient[7].CLK
clock => DFFQuotient[6].CLK
clock => DFFQuotient[5].CLK
clock => DFFQuotient[4].CLK
clock => DFFQuotient[3].CLK
clock => DFFQuotient[2].CLK
clock => DFFQuotient[1].CLK
clock => DFFQuotient[0].CLK
clock => DFFStage[13].CLK
clock => DFFStage[12].CLK
clock => DFFStage[11].CLK
clock => DFFStage[10].CLK
clock => DFFStage[9].CLK
clock => DFFStage[8].CLK
clock => DFFStage[7].CLK
clock => DFFStage[6].CLK
clock => DFFStage[5].CLK
clock => DFFStage[4].CLK
clock => DFFStage[3].CLK
clock => DFFStage[2].CLK
clock => DFFStage[1].CLK
clock => DFFStage[0].CLK
denominator[0] => DFFDenominator[0].DATAIN
denominator[0] => add_sub_lkc:add_sub_0.datab[0]
denominator[0] => add_sub_mkc:add_sub_1.datab[0]
denominator[0] => op_9.IN8
denominator[0] => op_10.IN10
denominator[0] => op_11.IN12
denominator[0] => op_12.IN14
denominator[0] => op_13.IN16
denominator[0] => op_14.IN18
denominator[0] => op_15.IN20
denominator[1] => DFFDenominator[1].DATAIN
denominator[1] => sel[0].IN1
denominator[1] => add_sub_mkc:add_sub_1.datab[1]
denominator[1] => sel[13].IN1
denominator[1] => sel[26].IN1
denominator[1] => op_9.IN6
denominator[1] => sel[39].IN1
denominator[1] => op_10.IN8
denominator[1] => sel[52].IN1
denominator[1] => op_11.IN10
denominator[1] => sel[65].IN1
denominator[1] => op_12.IN12
denominator[1] => sel[78].IN1
denominator[1] => op_13.IN14
denominator[1] => sel[91].IN1
denominator[1] => op_14.IN16
denominator[1] => sel[104].IN1
denominator[1] => op_15.IN18
denominator[2] => DFFDenominator[2].DATAIN
denominator[2] => sel[1].IN1
denominator[2] => sel[14].IN1
denominator[2] => sel[27].IN1
denominator[2] => op_9.IN4
denominator[2] => sel[40].IN1
denominator[2] => op_10.IN6
denominator[2] => sel[53].IN1
denominator[2] => op_11.IN8
denominator[2] => sel[66].IN1
denominator[2] => op_12.IN10
denominator[2] => sel[79].IN1
denominator[2] => op_13.IN12
denominator[2] => sel[92].IN1
denominator[2] => op_14.IN14
denominator[2] => sel[105].IN1
denominator[2] => op_15.IN16
denominator[3] => DFFDenominator[3].DATAIN
denominator[3] => sel[2].IN1
denominator[3] => sel[15].IN1
denominator[3] => sel[28].IN1
denominator[3] => sel[41].IN1
denominator[3] => op_10.IN4
denominator[3] => sel[54].IN1
denominator[3] => op_11.IN6
denominator[3] => sel[67].IN1
denominator[3] => op_12.IN8
denominator[3] => sel[80].IN1
denominator[3] => op_13.IN10
denominator[3] => sel[93].IN1
denominator[3] => op_14.IN12
denominator[3] => sel[106].IN1
denominator[3] => op_15.IN14
denominator[4] => DFFDenominator[4].DATAIN
denominator[4] => sel[3].IN1
denominator[4] => sel[16].IN1
denominator[4] => sel[29].IN1
denominator[4] => sel[42].IN1
denominator[4] => sel[55].IN1
denominator[4] => op_11.IN4
denominator[4] => sel[68].IN1
denominator[4] => op_12.IN6
denominator[4] => sel[81].IN1
denominator[4] => op_13.IN8
denominator[4] => sel[94].IN1
denominator[4] => op_14.IN10
denominator[4] => sel[107].IN1
denominator[4] => op_15.IN12
denominator[5] => DFFDenominator[5].DATAIN
denominator[5] => sel[4].IN1
denominator[5] => sel[17].IN1
denominator[5] => sel[30].IN1
denominator[5] => sel[43].IN1
denominator[5] => sel[56].IN1
denominator[5] => sel[69].IN1
denominator[5] => op_12.IN4
denominator[5] => sel[82].IN1
denominator[5] => op_13.IN6
denominator[5] => sel[95].IN1
denominator[5] => op_14.IN8
denominator[5] => sel[108].IN1
denominator[5] => op_15.IN10
denominator[6] => DFFDenominator[6].DATAIN
denominator[6] => sel[5].IN1
denominator[6] => sel[18].IN1
denominator[6] => sel[31].IN1
denominator[6] => sel[44].IN1
denominator[6] => sel[57].IN1
denominator[6] => sel[70].IN1
denominator[6] => sel[83].IN1
denominator[6] => op_13.IN4
denominator[6] => sel[96].IN1
denominator[6] => op_14.IN6
denominator[6] => sel[109].IN1
denominator[6] => op_15.IN8
denominator[7] => DFFDenominator[7].DATAIN
denominator[7] => sel[6].IN1
denominator[7] => sel[19].IN1
denominator[7] => sel[32].IN1
denominator[7] => sel[45].IN1
denominator[7] => sel[58].IN1
denominator[7] => sel[71].IN1
denominator[7] => sel[84].IN1
denominator[7] => sel[97].IN1
denominator[7] => op_14.IN4
denominator[7] => sel[110].IN1
denominator[7] => op_15.IN6
denominator[8] => DFFDenominator[8].DATAIN
denominator[8] => sel[7].IN1
denominator[8] => sel[20].IN1
denominator[8] => sel[33].IN1
denominator[8] => sel[46].IN1
denominator[8] => sel[59].IN1
denominator[8] => sel[72].IN1
denominator[8] => sel[85].IN1
denominator[8] => sel[98].IN1
denominator[8] => sel[111].IN1
denominator[8] => op_15.IN4
denominator[9] => DFFDenominator[9].DATAIN
denominator[9] => sel[8].IN1
denominator[9] => sel[21].IN1
denominator[9] => sel[34].IN1
denominator[9] => sel[47].IN1
denominator[9] => sel[60].IN1
denominator[9] => sel[73].IN1
denominator[9] => sel[86].IN1
denominator[9] => sel[99].IN1
denominator[9] => sel[112].IN1
denominator[10] => DFFDenominator[10].DATAIN
denominator[10] => sel[9].IN1
denominator[10] => sel[22].IN1
denominator[10] => sel[35].IN1
denominator[10] => sel[48].IN1
denominator[10] => sel[61].IN1
denominator[10] => sel[74].IN1
denominator[10] => sel[87].IN1
denominator[10] => sel[100].IN1
denominator[10] => sel[113].IN1
denominator[11] => DFFDenominator[11].DATAIN
denominator[11] => sel[10].IN1
denominator[11] => sel[23].IN1
denominator[11] => sel[36].IN1
denominator[11] => sel[49].IN1
denominator[11] => sel[62].IN1
denominator[11] => sel[75].IN1
denominator[11] => sel[88].IN1
denominator[11] => sel[101].IN1
denominator[11] => sel[114].IN1
denominator[12] => DFFDenominator[12].DATAIN
denominator[12] => sel[11].IN1
denominator[12] => sel[24].IN1
denominator[12] => sel[37].IN1
denominator[12] => sel[50].IN1
denominator[12] => sel[63].IN1
denominator[12] => sel[76].IN1
denominator[12] => sel[89].IN1
denominator[12] => sel[102].IN1
denominator[12] => sel[115].IN1
numerator[0] => DFFNumerator[0].DATAIN
numerator[1] => DFFNumerator[1].DATAIN
numerator[2] => DFFNumerator[2].DATAIN
numerator[3] => DFFNumerator[3].DATAIN
numerator[4] => DFFNumerator[4].DATAIN
numerator[5] => DFFNumerator[5].DATAIN
numerator[6] => DFFNumerator[6].DATAIN
numerator[7] => DFFNumerator[7].DATAIN
numerator[8] => DFFNumerator[8].DATAIN
numerator[9] => DFFNumerator[9].DATAIN
numerator[9] => op_15.IN19
numerator[10] => DFFNumerator[10].DATAIN
numerator[10] => op_14.IN17
numerator[11] => DFFNumerator[11].DATAIN
numerator[11] => op_13.IN15
numerator[12] => DFFNumerator[12].DATAIN
numerator[12] => op_12.IN13
numerator[13] => DFFNumerator[13].DATAIN
numerator[13] => op_11.IN11
numerator[14] => DFFNumerator[14].DATAIN
numerator[14] => op_10.IN9
numerator[15] => DFFNumerator[15].DATAIN
numerator[15] => op_9.IN7
numerator[16] => DFFNumerator[16].DATAIN
numerator[16] => add_sub_mkc:add_sub_1.dataa[0]
numerator[17] => DFFNumerator[17].DATAIN
numerator[17] => add_sub_lkc:add_sub_0.dataa[0]
quotient[0] <= quotient_tmp[0].DB_MAX_OUTPUT_PORT_TYPE
quotient[1] <= quotient_tmp[1].DB_MAX_OUTPUT_PORT_TYPE
quotient[2] <= quotient_tmp[2].DB_MAX_OUTPUT_PORT_TYPE
quotient[3] <= quotient_tmp[3].DB_MAX_OUTPUT_PORT_TYPE
quotient[4] <= quotient_tmp[4].DB_MAX_OUTPUT_PORT_TYPE
quotient[5] <= quotient_tmp[5].DB_MAX_OUTPUT_PORT_TYPE
quotient[6] <= quotient_tmp[6].DB_MAX_OUTPUT_PORT_TYPE
quotient[7] <= quotient_tmp[7].DB_MAX_OUTPUT_PORT_TYPE
quotient[8] <= quotient_tmp[8].DB_MAX_OUTPUT_PORT_TYPE
quotient[9] <= DFFQuotient[9].DB_MAX_OUTPUT_PORT_TYPE
quotient[10] <= DFFQuotient[10].DB_MAX_OUTPUT_PORT_TYPE
quotient[11] <= DFFQuotient[11].DB_MAX_OUTPUT_PORT_TYPE
quotient[12] <= DFFQuotient[12].DB_MAX_OUTPUT_PORT_TYPE
quotient[13] <= DFFQuotient[13].DB_MAX_OUTPUT_PORT_TYPE
quotient[14] <= DFFQuotient[14].DB_MAX_OUTPUT_PORT_TYPE
quotient[15] <= DFFQuotient[15].DB_MAX_OUTPUT_PORT_TYPE
quotient[16] <= DFFQuotient[16].DB_MAX_OUTPUT_PORT_TYPE
quotient[17] <= DFFQuotient[17].DB_MAX_OUTPUT_PORT_TYPE
remainder[0] <= StageOut[238].DB_MAX_OUTPUT_PORT_TYPE
remainder[1] <= StageOut[239].DB_MAX_OUTPUT_PORT_TYPE
remainder[2] <= StageOut[240].DB_MAX_OUTPUT_PORT_TYPE
remainder[3] <= StageOut[241].DB_MAX_OUTPUT_PORT_TYPE
remainder[4] <= StageOut[242].DB_MAX_OUTPUT_PORT_TYPE
remainder[5] <= StageOut[243].DB_MAX_OUTPUT_PORT_TYPE
remainder[6] <= StageOut[244].DB_MAX_OUTPUT_PORT_TYPE
remainder[7] <= StageOut[245].DB_MAX_OUTPUT_PORT_TYPE
remainder[8] <= StageOut[246].DB_MAX_OUTPUT_PORT_TYPE
remainder[9] <= StageOut[247].DB_MAX_OUTPUT_PORT_TYPE
remainder[10] <= StageOut[248].DB_MAX_OUTPUT_PORT_TYPE
remainder[11] <= StageOut[249].DB_MAX_OUTPUT_PORT_TYPE
remainder[12] <= StageOut[250].DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|add_sub_lkc:add_sub_0
cout <= carry_eqn[0].DB_MAX_OUTPUT_PORT_TYPE
datab[0] => datab_node[0].IN0
result[0] <= sum_eqn[0].DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|wavegenerator:inst6|addrgen:inst6|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|add_sub_mkc:add_sub_1
cout <= carry_eqn[1].DB_MAX_OUTPUT_PORT_TYPE
datab[0] => datab_node[0].IN0
datab[1] => datab_node[1].IN0
result[0] <= sum_eqn[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sum_eqn[1].DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|wavegenerator:inst6|altsyncram0:inst5
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]


|8bitbrain|wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_pra1:auto_generated.address_a[0]
address_a[1] => altsyncram_pra1:auto_generated.address_a[1]
address_a[2] => altsyncram_pra1:auto_generated.address_a[2]
address_a[3] => altsyncram_pra1:auto_generated.address_a[3]
address_a[4] => altsyncram_pra1:auto_generated.address_a[4]
address_a[5] => altsyncram_pra1:auto_generated.address_a[5]
address_a[6] => altsyncram_pra1:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_pra1:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_pra1:auto_generated.q_a[0]
q_a[1] <= altsyncram_pra1:auto_generated.q_a[1]
q_a[2] <= altsyncram_pra1:auto_generated.q_a[2]
q_a[3] <= altsyncram_pra1:auto_generated.q_a[3]
q_a[4] <= altsyncram_pra1:auto_generated.q_a[4]
q_a[5] <= altsyncram_pra1:auto_generated.q_a[5]
q_a[6] <= altsyncram_pra1:auto_generated.q_a[6]
q_a[7] <= altsyncram_pra1:auto_generated.q_a[7]
q_a[8] <= altsyncram_pra1:auto_generated.q_a[8]
q_a[9] <= altsyncram_pra1:auto_generated.q_a[9]
q_a[10] <= altsyncram_pra1:auto_generated.q_a[10]
q_a[11] <= altsyncram_pra1:auto_generated.q_a[11]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|8bitbrain|wavegenerator:inst6|altsyncram0:inst5|altsyncram:altsyncram_component|altsyncram_pra1:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_a[8] <= ram_block1a8.PORTADATAOUT
q_a[9] <= ram_block1a9.PORTADATAOUT
q_a[10] <= ram_block1a10.PORTADATAOUT
q_a[11] <= ram_block1a11.PORTADATAOUT


|8bitbrain|wavegenerator:inst6|addrgen:inst7
clk => count[17].CLK
clk => count[16].CLK
clk => count[15].CLK
clk => count[14].CLK
clk => count[13].CLK
clk => count[12].CLK
clk => count[11].CLK
clk => count[10].CLK
clk => count[9].CLK
clk => count[8].CLK
clk => count[7].CLK
clk => count[6].CLK
clk => count[5].CLK
clk => count[4].CLK
clk => count[3].CLK
clk => count[2].CLK
clk => count[1].CLK
clk => count[0].CLK
clk => tmp_addr[6].CLK
clk => tmp_addr[5].CLK
clk => tmp_addr[4].CLK
clk => tmp_addr[3].CLK
clk => tmp_addr[2].CLK
clk => tmp_addr[1].CLK
clk => tmp_addr[0].CLK
clk => addr[6]~reg0.CLK
clk => addr[5]~reg0.CLK
clk => addr[4]~reg0.CLK
clk => addr[3]~reg0.CLK
clk => addr[2]~reg0.CLK
clk => addr[1]~reg0.CLK
clk => addr[0]~reg0.CLK
clk => lpm_divide0:div1.clock
freq[0] => lpm_divide0:div1.denom[0]
freq[0] => Equal0.IN25
freq[1] => lpm_divide0:div1.denom[1]
freq[1] => Equal0.IN24
freq[2] => lpm_divide0:div1.denom[2]
freq[2] => Equal0.IN23
freq[3] => lpm_divide0:div1.denom[3]
freq[3] => Equal0.IN22
freq[4] => lpm_divide0:div1.denom[4]
freq[4] => Equal0.IN21
freq[5] => lpm_divide0:div1.denom[5]
freq[5] => Equal0.IN20
freq[6] => lpm_divide0:div1.denom[6]
freq[6] => Equal0.IN19
freq[7] => lpm_divide0:div1.denom[7]
freq[7] => Equal0.IN18
freq[8] => lpm_divide0:div1.denom[8]
freq[8] => Equal0.IN17
freq[9] => lpm_divide0:div1.denom[9]
freq[9] => Equal0.IN16
freq[10] => lpm_divide0:div1.denom[10]
freq[10] => Equal0.IN15
freq[11] => lpm_divide0:div1.denom[11]
freq[11] => Equal0.IN14
freq[12] => lpm_divide0:div1.denom[12]
freq[12] => Equal0.IN13
addr[0] <= addr[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= addr[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= addr[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= addr[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[4] <= addr[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[5] <= addr[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
addr[6] <= addr[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
count_end[0] <= lpm_divide0:div1.quotient[0]
count_end[1] <= lpm_divide0:div1.quotient[1]
count_end[2] <= lpm_divide0:div1.quotient[2]
count_end[3] <= lpm_divide0:div1.quotient[3]
count_end[4] <= lpm_divide0:div1.quotient[4]
count_end[5] <= lpm_divide0:div1.quotient[5]
count_end[6] <= lpm_divide0:div1.quotient[6]
count_end[7] <= lpm_divide0:div1.quotient[7]
count_end[8] <= lpm_divide0:div1.quotient[8]
count_end[9] <= lpm_divide0:div1.quotient[9]
count_end[10] <= lpm_divide0:div1.quotient[10]
count_end[11] <= lpm_divide0:div1.quotient[11]
count_end[12] <= lpm_divide0:div1.quotient[12]
count_end[13] <= lpm_divide0:div1.quotient[13]
count_end[14] <= lpm_divide0:div1.quotient[14]
count_end[15] <= lpm_divide0:div1.quotient[15]
count_end[16] <= lpm_divide0:div1.quotient[16]
count_end[17] <= lpm_divide0:div1.quotient[17]


|8bitbrain|wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1
clock => lpm_divide:lpm_divide_component.clock
denom[0] => lpm_divide:lpm_divide_component.denom[0]
denom[1] => lpm_divide:lpm_divide_component.denom[1]
denom[2] => lpm_divide:lpm_divide_component.denom[2]
denom[3] => lpm_divide:lpm_divide_component.denom[3]
denom[4] => lpm_divide:lpm_divide_component.denom[4]
denom[5] => lpm_divide:lpm_divide_component.denom[5]
denom[6] => lpm_divide:lpm_divide_component.denom[6]
denom[7] => lpm_divide:lpm_divide_component.denom[7]
denom[8] => lpm_divide:lpm_divide_component.denom[8]
denom[9] => lpm_divide:lpm_divide_component.denom[9]
denom[10] => lpm_divide:lpm_divide_component.denom[10]
denom[11] => lpm_divide:lpm_divide_component.denom[11]
denom[12] => lpm_divide:lpm_divide_component.denom[12]
numer[0] => lpm_divide:lpm_divide_component.numer[0]
numer[1] => lpm_divide:lpm_divide_component.numer[1]
numer[2] => lpm_divide:lpm_divide_component.numer[2]
numer[3] => lpm_divide:lpm_divide_component.numer[3]
numer[4] => lpm_divide:lpm_divide_component.numer[4]
numer[5] => lpm_divide:lpm_divide_component.numer[5]
numer[6] => lpm_divide:lpm_divide_component.numer[6]
numer[7] => lpm_divide:lpm_divide_component.numer[7]
numer[8] => lpm_divide:lpm_divide_component.numer[8]
numer[9] => lpm_divide:lpm_divide_component.numer[9]
numer[10] => lpm_divide:lpm_divide_component.numer[10]
numer[11] => lpm_divide:lpm_divide_component.numer[11]
numer[12] => lpm_divide:lpm_divide_component.numer[12]
numer[13] => lpm_divide:lpm_divide_component.numer[13]
numer[14] => lpm_divide:lpm_divide_component.numer[14]
numer[15] => lpm_divide:lpm_divide_component.numer[15]
numer[16] => lpm_divide:lpm_divide_component.numer[16]
numer[17] => lpm_divide:lpm_divide_component.numer[17]
quotient[0] <= lpm_divide:lpm_divide_component.quotient[0]
quotient[1] <= lpm_divide:lpm_divide_component.quotient[1]
quotient[2] <= lpm_divide:lpm_divide_component.quotient[2]
quotient[3] <= lpm_divide:lpm_divide_component.quotient[3]
quotient[4] <= lpm_divide:lpm_divide_component.quotient[4]
quotient[5] <= lpm_divide:lpm_divide_component.quotient[5]
quotient[6] <= lpm_divide:lpm_divide_component.quotient[6]
quotient[7] <= lpm_divide:lpm_divide_component.quotient[7]
quotient[8] <= lpm_divide:lpm_divide_component.quotient[8]
quotient[9] <= lpm_divide:lpm_divide_component.quotient[9]
quotient[10] <= lpm_divide:lpm_divide_component.quotient[10]
quotient[11] <= lpm_divide:lpm_divide_component.quotient[11]
quotient[12] <= lpm_divide:lpm_divide_component.quotient[12]
quotient[13] <= lpm_divide:lpm_divide_component.quotient[13]
quotient[14] <= lpm_divide:lpm_divide_component.quotient[14]
quotient[15] <= lpm_divide:lpm_divide_component.quotient[15]
quotient[16] <= lpm_divide:lpm_divide_component.quotient[16]
quotient[17] <= lpm_divide:lpm_divide_component.quotient[17]
remain[0] <= lpm_divide:lpm_divide_component.remain[0]
remain[1] <= lpm_divide:lpm_divide_component.remain[1]
remain[2] <= lpm_divide:lpm_divide_component.remain[2]
remain[3] <= lpm_divide:lpm_divide_component.remain[3]
remain[4] <= lpm_divide:lpm_divide_component.remain[4]
remain[5] <= lpm_divide:lpm_divide_component.remain[5]
remain[6] <= lpm_divide:lpm_divide_component.remain[6]
remain[7] <= lpm_divide:lpm_divide_component.remain[7]
remain[8] <= lpm_divide:lpm_divide_component.remain[8]
remain[9] <= lpm_divide:lpm_divide_component.remain[9]
remain[10] <= lpm_divide:lpm_divide_component.remain[10]
remain[11] <= lpm_divide:lpm_divide_component.remain[11]
remain[12] <= lpm_divide:lpm_divide_component.remain[12]


|8bitbrain|wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component
numer[0] => lpm_divide_gft:auto_generated.numer[0]
numer[1] => lpm_divide_gft:auto_generated.numer[1]
numer[2] => lpm_divide_gft:auto_generated.numer[2]
numer[3] => lpm_divide_gft:auto_generated.numer[3]
numer[4] => lpm_divide_gft:auto_generated.numer[4]
numer[5] => lpm_divide_gft:auto_generated.numer[5]
numer[6] => lpm_divide_gft:auto_generated.numer[6]
numer[7] => lpm_divide_gft:auto_generated.numer[7]
numer[8] => lpm_divide_gft:auto_generated.numer[8]
numer[9] => lpm_divide_gft:auto_generated.numer[9]
numer[10] => lpm_divide_gft:auto_generated.numer[10]
numer[11] => lpm_divide_gft:auto_generated.numer[11]
numer[12] => lpm_divide_gft:auto_generated.numer[12]
numer[13] => lpm_divide_gft:auto_generated.numer[13]
numer[14] => lpm_divide_gft:auto_generated.numer[14]
numer[15] => lpm_divide_gft:auto_generated.numer[15]
numer[16] => lpm_divide_gft:auto_generated.numer[16]
numer[17] => lpm_divide_gft:auto_generated.numer[17]
denom[0] => lpm_divide_gft:auto_generated.denom[0]
denom[1] => lpm_divide_gft:auto_generated.denom[1]
denom[2] => lpm_divide_gft:auto_generated.denom[2]
denom[3] => lpm_divide_gft:auto_generated.denom[3]
denom[4] => lpm_divide_gft:auto_generated.denom[4]
denom[5] => lpm_divide_gft:auto_generated.denom[5]
denom[6] => lpm_divide_gft:auto_generated.denom[6]
denom[7] => lpm_divide_gft:auto_generated.denom[7]
denom[8] => lpm_divide_gft:auto_generated.denom[8]
denom[9] => lpm_divide_gft:auto_generated.denom[9]
denom[10] => lpm_divide_gft:auto_generated.denom[10]
denom[11] => lpm_divide_gft:auto_generated.denom[11]
denom[12] => lpm_divide_gft:auto_generated.denom[12]
clock => lpm_divide_gft:auto_generated.clock
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
quotient[0] <= lpm_divide_gft:auto_generated.quotient[0]
quotient[1] <= lpm_divide_gft:auto_generated.quotient[1]
quotient[2] <= lpm_divide_gft:auto_generated.quotient[2]
quotient[3] <= lpm_divide_gft:auto_generated.quotient[3]
quotient[4] <= lpm_divide_gft:auto_generated.quotient[4]
quotient[5] <= lpm_divide_gft:auto_generated.quotient[5]
quotient[6] <= lpm_divide_gft:auto_generated.quotient[6]
quotient[7] <= lpm_divide_gft:auto_generated.quotient[7]
quotient[8] <= lpm_divide_gft:auto_generated.quotient[8]
quotient[9] <= lpm_divide_gft:auto_generated.quotient[9]
quotient[10] <= lpm_divide_gft:auto_generated.quotient[10]
quotient[11] <= lpm_divide_gft:auto_generated.quotient[11]
quotient[12] <= lpm_divide_gft:auto_generated.quotient[12]
quotient[13] <= lpm_divide_gft:auto_generated.quotient[13]
quotient[14] <= lpm_divide_gft:auto_generated.quotient[14]
quotient[15] <= lpm_divide_gft:auto_generated.quotient[15]
quotient[16] <= lpm_divide_gft:auto_generated.quotient[16]
quotient[17] <= lpm_divide_gft:auto_generated.quotient[17]
remain[0] <= lpm_divide_gft:auto_generated.remain[0]
remain[1] <= lpm_divide_gft:auto_generated.remain[1]
remain[2] <= lpm_divide_gft:auto_generated.remain[2]
remain[3] <= lpm_divide_gft:auto_generated.remain[3]
remain[4] <= lpm_divide_gft:auto_generated.remain[4]
remain[5] <= lpm_divide_gft:auto_generated.remain[5]
remain[6] <= lpm_divide_gft:auto_generated.remain[6]
remain[7] <= lpm_divide_gft:auto_generated.remain[7]
remain[8] <= lpm_divide_gft:auto_generated.remain[8]
remain[9] <= lpm_divide_gft:auto_generated.remain[9]
remain[10] <= lpm_divide_gft:auto_generated.remain[10]
remain[11] <= lpm_divide_gft:auto_generated.remain[11]
remain[12] <= lpm_divide_gft:auto_generated.remain[12]


|8bitbrain|wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated
clock => sign_div_unsign_q8i:divider.clock
denom[0] => sign_div_unsign_q8i:divider.denominator[0]
denom[1] => sign_div_unsign_q8i:divider.denominator[1]
denom[2] => sign_div_unsign_q8i:divider.denominator[2]
denom[3] => sign_div_unsign_q8i:divider.denominator[3]
denom[4] => sign_div_unsign_q8i:divider.denominator[4]
denom[5] => sign_div_unsign_q8i:divider.denominator[5]
denom[6] => sign_div_unsign_q8i:divider.denominator[6]
denom[7] => sign_div_unsign_q8i:divider.denominator[7]
denom[8] => sign_div_unsign_q8i:divider.denominator[8]
denom[9] => sign_div_unsign_q8i:divider.denominator[9]
denom[10] => sign_div_unsign_q8i:divider.denominator[10]
denom[11] => sign_div_unsign_q8i:divider.denominator[11]
denom[12] => sign_div_unsign_q8i:divider.denominator[12]
numer[0] => sign_div_unsign_q8i:divider.numerator[0]
numer[1] => sign_div_unsign_q8i:divider.numerator[1]
numer[2] => sign_div_unsign_q8i:divider.numerator[2]
numer[3] => sign_div_unsign_q8i:divider.numerator[3]
numer[4] => sign_div_unsign_q8i:divider.numerator[4]
numer[5] => sign_div_unsign_q8i:divider.numerator[5]
numer[6] => sign_div_unsign_q8i:divider.numerator[6]
numer[7] => sign_div_unsign_q8i:divider.numerator[7]
numer[8] => sign_div_unsign_q8i:divider.numerator[8]
numer[9] => sign_div_unsign_q8i:divider.numerator[9]
numer[10] => sign_div_unsign_q8i:divider.numerator[10]
numer[11] => sign_div_unsign_q8i:divider.numerator[11]
numer[12] => sign_div_unsign_q8i:divider.numerator[12]
numer[13] => sign_div_unsign_q8i:divider.numerator[13]
numer[14] => sign_div_unsign_q8i:divider.numerator[14]
numer[15] => sign_div_unsign_q8i:divider.numerator[15]
numer[16] => sign_div_unsign_q8i:divider.numerator[16]
numer[17] => sign_div_unsign_q8i:divider.numerator[17]
quotient[0] <= sign_div_unsign_q8i:divider.quotient[0]
quotient[1] <= sign_div_unsign_q8i:divider.quotient[1]
quotient[2] <= sign_div_unsign_q8i:divider.quotient[2]
quotient[3] <= sign_div_unsign_q8i:divider.quotient[3]
quotient[4] <= sign_div_unsign_q8i:divider.quotient[4]
quotient[5] <= sign_div_unsign_q8i:divider.quotient[5]
quotient[6] <= sign_div_unsign_q8i:divider.quotient[6]
quotient[7] <= sign_div_unsign_q8i:divider.quotient[7]
quotient[8] <= sign_div_unsign_q8i:divider.quotient[8]
quotient[9] <= sign_div_unsign_q8i:divider.quotient[9]
quotient[10] <= sign_div_unsign_q8i:divider.quotient[10]
quotient[11] <= sign_div_unsign_q8i:divider.quotient[11]
quotient[12] <= sign_div_unsign_q8i:divider.quotient[12]
quotient[13] <= sign_div_unsign_q8i:divider.quotient[13]
quotient[14] <= sign_div_unsign_q8i:divider.quotient[14]
quotient[15] <= sign_div_unsign_q8i:divider.quotient[15]
quotient[16] <= sign_div_unsign_q8i:divider.quotient[16]
quotient[17] <= sign_div_unsign_q8i:divider.quotient[17]
remain[0] <= sign_div_unsign_q8i:divider.remainder[0]
remain[1] <= sign_div_unsign_q8i:divider.remainder[1]
remain[2] <= sign_div_unsign_q8i:divider.remainder[2]
remain[3] <= sign_div_unsign_q8i:divider.remainder[3]
remain[4] <= sign_div_unsign_q8i:divider.remainder[4]
remain[5] <= sign_div_unsign_q8i:divider.remainder[5]
remain[6] <= sign_div_unsign_q8i:divider.remainder[6]
remain[7] <= sign_div_unsign_q8i:divider.remainder[7]
remain[8] <= sign_div_unsign_q8i:divider.remainder[8]
remain[9] <= sign_div_unsign_q8i:divider.remainder[9]
remain[10] <= sign_div_unsign_q8i:divider.remainder[10]
remain[11] <= sign_div_unsign_q8i:divider.remainder[11]
remain[12] <= sign_div_unsign_q8i:divider.remainder[12]


|8bitbrain|wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider
clock => alt_u_div_8nf:divider.clock
denominator[0] => alt_u_div_8nf:divider.denominator[0]
denominator[1] => alt_u_div_8nf:divider.denominator[1]
denominator[2] => alt_u_div_8nf:divider.denominator[2]
denominator[3] => alt_u_div_8nf:divider.denominator[3]
denominator[4] => alt_u_div_8nf:divider.denominator[4]
denominator[5] => alt_u_div_8nf:divider.denominator[5]
denominator[6] => alt_u_div_8nf:divider.denominator[6]
denominator[7] => alt_u_div_8nf:divider.denominator[7]
denominator[8] => alt_u_div_8nf:divider.denominator[8]
denominator[9] => alt_u_div_8nf:divider.denominator[9]
denominator[10] => alt_u_div_8nf:divider.denominator[10]
denominator[11] => alt_u_div_8nf:divider.denominator[11]
denominator[12] => alt_u_div_8nf:divider.denominator[12]
numerator[0] => alt_u_div_8nf:divider.numerator[0]
numerator[1] => alt_u_div_8nf:divider.numerator[1]
numerator[2] => alt_u_div_8nf:divider.numerator[2]
numerator[3] => alt_u_div_8nf:divider.numerator[3]
numerator[4] => alt_u_div_8nf:divider.numerator[4]
numerator[5] => alt_u_div_8nf:divider.numerator[5]
numerator[6] => alt_u_div_8nf:divider.numerator[6]
numerator[7] => alt_u_div_8nf:divider.numerator[7]
numerator[8] => alt_u_div_8nf:divider.numerator[8]
numerator[9] => alt_u_div_8nf:divider.numerator[9]
numerator[10] => alt_u_div_8nf:divider.numerator[10]
numerator[11] => alt_u_div_8nf:divider.numerator[11]
numerator[12] => alt_u_div_8nf:divider.numerator[12]
numerator[13] => alt_u_div_8nf:divider.numerator[13]
numerator[14] => alt_u_div_8nf:divider.numerator[14]
numerator[15] => alt_u_div_8nf:divider.numerator[15]
numerator[16] => alt_u_div_8nf:divider.numerator[16]
numerator[17] => alt_u_div_8nf:divider.numerator[17]
quotient[0] <= protect_quotient[0].DB_MAX_OUTPUT_PORT_TYPE
quotient[1] <= protect_quotient[1].DB_MAX_OUTPUT_PORT_TYPE
quotient[2] <= protect_quotient[2].DB_MAX_OUTPUT_PORT_TYPE
quotient[3] <= protect_quotient[3].DB_MAX_OUTPUT_PORT_TYPE
quotient[4] <= protect_quotient[4].DB_MAX_OUTPUT_PORT_TYPE
quotient[5] <= protect_quotient[5].DB_MAX_OUTPUT_PORT_TYPE
quotient[6] <= protect_quotient[6].DB_MAX_OUTPUT_PORT_TYPE
quotient[7] <= protect_quotient[7].DB_MAX_OUTPUT_PORT_TYPE
quotient[8] <= protect_quotient[8].DB_MAX_OUTPUT_PORT_TYPE
quotient[9] <= protect_quotient[9].DB_MAX_OUTPUT_PORT_TYPE
quotient[10] <= protect_quotient[10].DB_MAX_OUTPUT_PORT_TYPE
quotient[11] <= protect_quotient[11].DB_MAX_OUTPUT_PORT_TYPE
quotient[12] <= protect_quotient[12].DB_MAX_OUTPUT_PORT_TYPE
quotient[13] <= protect_quotient[13].DB_MAX_OUTPUT_PORT_TYPE
quotient[14] <= protect_quotient[14].DB_MAX_OUTPUT_PORT_TYPE
quotient[15] <= protect_quotient[15].DB_MAX_OUTPUT_PORT_TYPE
quotient[16] <= protect_quotient[16].DB_MAX_OUTPUT_PORT_TYPE
quotient[17] <= protect_quotient[17].DB_MAX_OUTPUT_PORT_TYPE
remainder[0] <= protect_remainder[0].DB_MAX_OUTPUT_PORT_TYPE
remainder[1] <= protect_remainder[1].DB_MAX_OUTPUT_PORT_TYPE
remainder[2] <= protect_remainder[2].DB_MAX_OUTPUT_PORT_TYPE
remainder[3] <= protect_remainder[3].DB_MAX_OUTPUT_PORT_TYPE
remainder[4] <= protect_remainder[4].DB_MAX_OUTPUT_PORT_TYPE
remainder[5] <= protect_remainder[5].DB_MAX_OUTPUT_PORT_TYPE
remainder[6] <= protect_remainder[6].DB_MAX_OUTPUT_PORT_TYPE
remainder[7] <= protect_remainder[7].DB_MAX_OUTPUT_PORT_TYPE
remainder[8] <= protect_remainder[8].DB_MAX_OUTPUT_PORT_TYPE
remainder[9] <= protect_remainder[9].DB_MAX_OUTPUT_PORT_TYPE
remainder[10] <= protect_remainder[10].DB_MAX_OUTPUT_PORT_TYPE
remainder[11] <= protect_remainder[11].DB_MAX_OUTPUT_PORT_TYPE
remainder[12] <= protect_remainder[12].DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider
clock => DFFDenominator[12].CLK
clock => DFFDenominator[11].CLK
clock => DFFDenominator[10].CLK
clock => DFFDenominator[9].CLK
clock => DFFDenominator[8].CLK
clock => DFFDenominator[7].CLK
clock => DFFDenominator[6].CLK
clock => DFFDenominator[5].CLK
clock => DFFDenominator[4].CLK
clock => DFFDenominator[3].CLK
clock => DFFDenominator[2].CLK
clock => DFFDenominator[1].CLK
clock => DFFDenominator[0].CLK
clock => DFFNumerator[17].CLK
clock => DFFNumerator[16].CLK
clock => DFFNumerator[15].CLK
clock => DFFNumerator[14].CLK
clock => DFFNumerator[13].CLK
clock => DFFNumerator[12].CLK
clock => DFFNumerator[11].CLK
clock => DFFNumerator[10].CLK
clock => DFFNumerator[9].CLK
clock => DFFNumerator[8].CLK
clock => DFFNumerator[7].CLK
clock => DFFNumerator[6].CLK
clock => DFFNumerator[5].CLK
clock => DFFNumerator[4].CLK
clock => DFFNumerator[3].CLK
clock => DFFNumerator[2].CLK
clock => DFFNumerator[1].CLK
clock => DFFNumerator[0].CLK
clock => DFFQuotient[17].CLK
clock => DFFQuotient[16].CLK
clock => DFFQuotient[15].CLK
clock => DFFQuotient[14].CLK
clock => DFFQuotient[13].CLK
clock => DFFQuotient[12].CLK
clock => DFFQuotient[11].CLK
clock => DFFQuotient[10].CLK
clock => DFFQuotient[9].CLK
clock => DFFQuotient[8].CLK
clock => DFFQuotient[7].CLK
clock => DFFQuotient[6].CLK
clock => DFFQuotient[5].CLK
clock => DFFQuotient[4].CLK
clock => DFFQuotient[3].CLK
clock => DFFQuotient[2].CLK
clock => DFFQuotient[1].CLK
clock => DFFQuotient[0].CLK
clock => DFFStage[13].CLK
clock => DFFStage[12].CLK
clock => DFFStage[11].CLK
clock => DFFStage[10].CLK
clock => DFFStage[9].CLK
clock => DFFStage[8].CLK
clock => DFFStage[7].CLK
clock => DFFStage[6].CLK
clock => DFFStage[5].CLK
clock => DFFStage[4].CLK
clock => DFFStage[3].CLK
clock => DFFStage[2].CLK
clock => DFFStage[1].CLK
clock => DFFStage[0].CLK
denominator[0] => DFFDenominator[0].DATAIN
denominator[0] => add_sub_lkc:add_sub_0.datab[0]
denominator[0] => add_sub_mkc:add_sub_1.datab[0]
denominator[0] => op_9.IN8
denominator[0] => op_10.IN10
denominator[0] => op_11.IN12
denominator[0] => op_12.IN14
denominator[0] => op_13.IN16
denominator[0] => op_14.IN18
denominator[0] => op_15.IN20
denominator[1] => DFFDenominator[1].DATAIN
denominator[1] => sel[0].IN1
denominator[1] => add_sub_mkc:add_sub_1.datab[1]
denominator[1] => sel[13].IN1
denominator[1] => sel[26].IN1
denominator[1] => op_9.IN6
denominator[1] => sel[39].IN1
denominator[1] => op_10.IN8
denominator[1] => sel[52].IN1
denominator[1] => op_11.IN10
denominator[1] => sel[65].IN1
denominator[1] => op_12.IN12
denominator[1] => sel[78].IN1
denominator[1] => op_13.IN14
denominator[1] => sel[91].IN1
denominator[1] => op_14.IN16
denominator[1] => sel[104].IN1
denominator[1] => op_15.IN18
denominator[2] => DFFDenominator[2].DATAIN
denominator[2] => sel[1].IN1
denominator[2] => sel[14].IN1
denominator[2] => sel[27].IN1
denominator[2] => op_9.IN4
denominator[2] => sel[40].IN1
denominator[2] => op_10.IN6
denominator[2] => sel[53].IN1
denominator[2] => op_11.IN8
denominator[2] => sel[66].IN1
denominator[2] => op_12.IN10
denominator[2] => sel[79].IN1
denominator[2] => op_13.IN12
denominator[2] => sel[92].IN1
denominator[2] => op_14.IN14
denominator[2] => sel[105].IN1
denominator[2] => op_15.IN16
denominator[3] => DFFDenominator[3].DATAIN
denominator[3] => sel[2].IN1
denominator[3] => sel[15].IN1
denominator[3] => sel[28].IN1
denominator[3] => sel[41].IN1
denominator[3] => op_10.IN4
denominator[3] => sel[54].IN1
denominator[3] => op_11.IN6
denominator[3] => sel[67].IN1
denominator[3] => op_12.IN8
denominator[3] => sel[80].IN1
denominator[3] => op_13.IN10
denominator[3] => sel[93].IN1
denominator[3] => op_14.IN12
denominator[3] => sel[106].IN1
denominator[3] => op_15.IN14
denominator[4] => DFFDenominator[4].DATAIN
denominator[4] => sel[3].IN1
denominator[4] => sel[16].IN1
denominator[4] => sel[29].IN1
denominator[4] => sel[42].IN1
denominator[4] => sel[55].IN1
denominator[4] => op_11.IN4
denominator[4] => sel[68].IN1
denominator[4] => op_12.IN6
denominator[4] => sel[81].IN1
denominator[4] => op_13.IN8
denominator[4] => sel[94].IN1
denominator[4] => op_14.IN10
denominator[4] => sel[107].IN1
denominator[4] => op_15.IN12
denominator[5] => DFFDenominator[5].DATAIN
denominator[5] => sel[4].IN1
denominator[5] => sel[17].IN1
denominator[5] => sel[30].IN1
denominator[5] => sel[43].IN1
denominator[5] => sel[56].IN1
denominator[5] => sel[69].IN1
denominator[5] => op_12.IN4
denominator[5] => sel[82].IN1
denominator[5] => op_13.IN6
denominator[5] => sel[95].IN1
denominator[5] => op_14.IN8
denominator[5] => sel[108].IN1
denominator[5] => op_15.IN10
denominator[6] => DFFDenominator[6].DATAIN
denominator[6] => sel[5].IN1
denominator[6] => sel[18].IN1
denominator[6] => sel[31].IN1
denominator[6] => sel[44].IN1
denominator[6] => sel[57].IN1
denominator[6] => sel[70].IN1
denominator[6] => sel[83].IN1
denominator[6] => op_13.IN4
denominator[6] => sel[96].IN1
denominator[6] => op_14.IN6
denominator[6] => sel[109].IN1
denominator[6] => op_15.IN8
denominator[7] => DFFDenominator[7].DATAIN
denominator[7] => sel[6].IN1
denominator[7] => sel[19].IN1
denominator[7] => sel[32].IN1
denominator[7] => sel[45].IN1
denominator[7] => sel[58].IN1
denominator[7] => sel[71].IN1
denominator[7] => sel[84].IN1
denominator[7] => sel[97].IN1
denominator[7] => op_14.IN4
denominator[7] => sel[110].IN1
denominator[7] => op_15.IN6
denominator[8] => DFFDenominator[8].DATAIN
denominator[8] => sel[7].IN1
denominator[8] => sel[20].IN1
denominator[8] => sel[33].IN1
denominator[8] => sel[46].IN1
denominator[8] => sel[59].IN1
denominator[8] => sel[72].IN1
denominator[8] => sel[85].IN1
denominator[8] => sel[98].IN1
denominator[8] => sel[111].IN1
denominator[8] => op_15.IN4
denominator[9] => DFFDenominator[9].DATAIN
denominator[9] => sel[8].IN1
denominator[9] => sel[21].IN1
denominator[9] => sel[34].IN1
denominator[9] => sel[47].IN1
denominator[9] => sel[60].IN1
denominator[9] => sel[73].IN1
denominator[9] => sel[86].IN1
denominator[9] => sel[99].IN1
denominator[9] => sel[112].IN1
denominator[10] => DFFDenominator[10].DATAIN
denominator[10] => sel[9].IN1
denominator[10] => sel[22].IN1
denominator[10] => sel[35].IN1
denominator[10] => sel[48].IN1
denominator[10] => sel[61].IN1
denominator[10] => sel[74].IN1
denominator[10] => sel[87].IN1
denominator[10] => sel[100].IN1
denominator[10] => sel[113].IN1
denominator[11] => DFFDenominator[11].DATAIN
denominator[11] => sel[10].IN1
denominator[11] => sel[23].IN1
denominator[11] => sel[36].IN1
denominator[11] => sel[49].IN1
denominator[11] => sel[62].IN1
denominator[11] => sel[75].IN1
denominator[11] => sel[88].IN1
denominator[11] => sel[101].IN1
denominator[11] => sel[114].IN1
denominator[12] => DFFDenominator[12].DATAIN
denominator[12] => sel[11].IN1
denominator[12] => sel[24].IN1
denominator[12] => sel[37].IN1
denominator[12] => sel[50].IN1
denominator[12] => sel[63].IN1
denominator[12] => sel[76].IN1
denominator[12] => sel[89].IN1
denominator[12] => sel[102].IN1
denominator[12] => sel[115].IN1
numerator[0] => DFFNumerator[0].DATAIN
numerator[1] => DFFNumerator[1].DATAIN
numerator[2] => DFFNumerator[2].DATAIN
numerator[3] => DFFNumerator[3].DATAIN
numerator[4] => DFFNumerator[4].DATAIN
numerator[5] => DFFNumerator[5].DATAIN
numerator[6] => DFFNumerator[6].DATAIN
numerator[7] => DFFNumerator[7].DATAIN
numerator[8] => DFFNumerator[8].DATAIN
numerator[9] => DFFNumerator[9].DATAIN
numerator[9] => op_15.IN19
numerator[10] => DFFNumerator[10].DATAIN
numerator[10] => op_14.IN17
numerator[11] => DFFNumerator[11].DATAIN
numerator[11] => op_13.IN15
numerator[12] => DFFNumerator[12].DATAIN
numerator[12] => op_12.IN13
numerator[13] => DFFNumerator[13].DATAIN
numerator[13] => op_11.IN11
numerator[14] => DFFNumerator[14].DATAIN
numerator[14] => op_10.IN9
numerator[15] => DFFNumerator[15].DATAIN
numerator[15] => op_9.IN7
numerator[16] => DFFNumerator[16].DATAIN
numerator[16] => add_sub_mkc:add_sub_1.dataa[0]
numerator[17] => DFFNumerator[17].DATAIN
numerator[17] => add_sub_lkc:add_sub_0.dataa[0]
quotient[0] <= quotient_tmp[0].DB_MAX_OUTPUT_PORT_TYPE
quotient[1] <= quotient_tmp[1].DB_MAX_OUTPUT_PORT_TYPE
quotient[2] <= quotient_tmp[2].DB_MAX_OUTPUT_PORT_TYPE
quotient[3] <= quotient_tmp[3].DB_MAX_OUTPUT_PORT_TYPE
quotient[4] <= quotient_tmp[4].DB_MAX_OUTPUT_PORT_TYPE
quotient[5] <= quotient_tmp[5].DB_MAX_OUTPUT_PORT_TYPE
quotient[6] <= quotient_tmp[6].DB_MAX_OUTPUT_PORT_TYPE
quotient[7] <= quotient_tmp[7].DB_MAX_OUTPUT_PORT_TYPE
quotient[8] <= quotient_tmp[8].DB_MAX_OUTPUT_PORT_TYPE
quotient[9] <= DFFQuotient[9].DB_MAX_OUTPUT_PORT_TYPE
quotient[10] <= DFFQuotient[10].DB_MAX_OUTPUT_PORT_TYPE
quotient[11] <= DFFQuotient[11].DB_MAX_OUTPUT_PORT_TYPE
quotient[12] <= DFFQuotient[12].DB_MAX_OUTPUT_PORT_TYPE
quotient[13] <= DFFQuotient[13].DB_MAX_OUTPUT_PORT_TYPE
quotient[14] <= DFFQuotient[14].DB_MAX_OUTPUT_PORT_TYPE
quotient[15] <= DFFQuotient[15].DB_MAX_OUTPUT_PORT_TYPE
quotient[16] <= DFFQuotient[16].DB_MAX_OUTPUT_PORT_TYPE
quotient[17] <= DFFQuotient[17].DB_MAX_OUTPUT_PORT_TYPE
remainder[0] <= StageOut[238].DB_MAX_OUTPUT_PORT_TYPE
remainder[1] <= StageOut[239].DB_MAX_OUTPUT_PORT_TYPE
remainder[2] <= StageOut[240].DB_MAX_OUTPUT_PORT_TYPE
remainder[3] <= StageOut[241].DB_MAX_OUTPUT_PORT_TYPE
remainder[4] <= StageOut[242].DB_MAX_OUTPUT_PORT_TYPE
remainder[5] <= StageOut[243].DB_MAX_OUTPUT_PORT_TYPE
remainder[6] <= StageOut[244].DB_MAX_OUTPUT_PORT_TYPE
remainder[7] <= StageOut[245].DB_MAX_OUTPUT_PORT_TYPE
remainder[8] <= StageOut[246].DB_MAX_OUTPUT_PORT_TYPE
remainder[9] <= StageOut[247].DB_MAX_OUTPUT_PORT_TYPE
remainder[10] <= StageOut[248].DB_MAX_OUTPUT_PORT_TYPE
remainder[11] <= StageOut[249].DB_MAX_OUTPUT_PORT_TYPE
remainder[12] <= StageOut[250].DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|add_sub_lkc:add_sub_0
cout <= carry_eqn[0].DB_MAX_OUTPUT_PORT_TYPE
datab[0] => datab_node[0].IN0
result[0] <= sum_eqn[0].DB_MAX_OUTPUT_PORT_TYPE


|8bitbrain|wavegenerator:inst6|addrgen:inst7|lpm_divide0:div1|lpm_divide:lpm_divide_component|lpm_divide_gft:auto_generated|sign_div_unsign_q8i:divider|alt_u_div_8nf:divider|add_sub_mkc:add_sub_1
cout <= carry_eqn[1].DB_MAX_OUTPUT_PORT_TYPE
datab[0] => datab_node[0].IN0
datab[1] => datab_node[1].IN0
result[0] <= sum_eqn[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= sum_eqn[1].DB_MAX_OUTPUT_PORT_TYPE


