<!DOCTYPE  html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8"/><title>FORM 10-K</title><style type="text/css"> * {margin:0; padding:0; text-indent:0; }
 h1 { color: black; font-family:"Times New Roman", serif; font-style: normal; font-weight: bold; text-decoration: none; font-size: 7.5pt; }
 .s1 { color: black; font-family:"Times New Roman", serif; font-style: italic; font-weight: normal; text-decoration: none; font-size: 7.5pt; }
 .p, p { color: black; font-family:"Times New Roman", serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 7.5pt; margin:0pt; }
 .s2 { color: black; font-family:"Times New Roman", serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 4.5pt; vertical-align: 2pt; }
 .s3 { color: black; font-family:"Times New Roman", serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 7.5pt; }
 .s4 { color: black; font-family:"Times New Roman", serif; font-style: normal; font-weight: bold; text-decoration: none; font-size: 6pt; }
 .s5 { color: black; font-family:"Times New Roman", serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 7.5pt; }
 .s6 { color: black; font-family:"Times New Roman", serif; font-style: normal; font-weight: bold; text-decoration: none; font-size: 7.5pt; }
 .s7 { color: black; font-family:"Times New Roman", serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 4.5pt; vertical-align: 2pt; }
 .s8 { color: black; font-family:"Times New Roman", serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 4.5pt; }
 .a { color: black; font-family:"Times New Roman", serif; font-style: normal; font-weight: normal; text-decoration: underline; font-size: 7.5pt; }
 li {display: block; }
 #l1 {padding-left: 0pt; }
 #l1> li:before {content: "• "; color: black; font-family:"Times New Roman", serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 7.5pt; }
 #l2 {padding-left: 0pt; }
 #l2> li:before {content: "• "; color: black; font-family:"Times New Roman", serif; font-style: normal; font-weight: bold; text-decoration: none; font-size: 7.5pt; }
 li {display: block; }
 #l3 {padding-left: 0pt; }
 #l3> li:before {content: "• "; color: black; font-family:"Times New Roman", serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 7.5pt; }
 #l4 {padding-left: 0pt;counter-reset: f1 40; }
 #l4> li:before {counter-increment: f1; content: counter(f1, decimal)"- "; color: black; font-family:"Times New Roman", serif; font-style: italic; font-weight: normal; text-decoration: none; font-size: 6.5pt; }
 #l4> li:first-child:before {counter-increment: f1 0;  }
 #l5 {padding-left: 0pt; }
 #l5> li:before {content: "• "; color: black; font-family:"Times New Roman", serif; font-style: normal; font-weight: normal; text-decoration: none; font-size: 7.5pt; }
</style></head><body><h1 style="padding-top: 4pt;padding-left: 255pt;text-indent: 0pt;text-align: center;">PART I</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">FORWARD-LOOKING STATEMENTS</h1><p class="s1" style="padding-top: 3pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">This Annual Report on Form 10-K contains forward-looking statements within the meaning of the Private Securities Litigation Reform Act of 1995. Forward-looking statements may be found throughout this Annual Report and particularly in Items 1. “Business” and 3. “Legal Proceedings” which contain discussions concerning our development efforts, strategy, new product introductions, backlog and litigation. Forward-looking statements involve numerous known and unknown risks and uncertainties that could cause actual results to differ materially and adversely from those expressed or implied. Such risks include, but are not limited to, those discussed throughout this document as well as in Item 1A. “Risk Factors.” Often, forward-looking statements can be identified by the use of forward-looking words, such as “may,” “will,” “could,” “should,” “expect,” “believe,” “anticipate,” “estimate,” “continue,” “plan,” “intend,” “project” and other similar terminology, or the negative of such terms. We disclaim any responsibility to update or revise any forward-looking statement provided in this Annual Report or in any of our other communications for any reason.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">ITEM 1. BUSINESS</h1><p style="padding-top: 3pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">Xilinx, Inc. (Xilinx, the Company or we) designs, develops and markets programmable platforms. These programmable platforms have several components:</p><ul id="l1"><li style="padding-top: 5pt;padding-left: 46pt;text-indent: -15pt;text-align: left;"><p style="display: inline;">integrated circuits (ICs) in the form of programmable logic devices (PLDs), including Extensible Processing Platforms (EPPs);</p></li><li style="padding-top: 5pt;padding-left: 46pt;text-indent: -15pt;text-align: left;"><p style="display: inline;">software design tools to program the PLDs;</p></li><li style="padding-top: 5pt;padding-left: 46pt;text-indent: -15pt;text-align: left;"><p style="display: inline;">targeted reference designs;</p></li><li style="padding-top: 5pt;padding-left: 46pt;text-indent: -15pt;text-align: left;"><p style="display: inline;">printed circuit boards; and</p></li><li style="padding-top: 5pt;padding-left: 46pt;text-indent: -15pt;text-align: left;"><p style="display: inline;">intellectual property (IP), which consists of Xilinx and various third-party verification and IP cores.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">In addition to its programmable platforms, Xilinx provides design services, customer training, field engineering and technical support.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Our PLDs include field programmable gate arrays (FPGAs), complex programmable logic devices (CPLDs) that our customers program to perform desired logic functions, and EPPs, which combine industry standard ARM<span class="s2">® </span>processor-based systems with programmable logic in a single device. Our products are designed to provide high integration and quick time-to-market for electronic equipment manufacturers in end markets such as wired and wireless communications, industrial, scientific and medical, aerospace and defense, audio, video and broadcast, consumer, automotive and data processing. We sell our products globally through independent domestic and foreign distributors and through direct sales to original equipment manufacturers (OEMs) by a network of independent sales representative firms and by a direct sales management organization.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;"><a href="http://www.xilinx.com/" class="s3" target="_blank">Xilinx was founded and incorporated in California in February 1984. In April 1990, the Company reincorporated in Delaware. Our corporate facilities and executive offices are located at 2100 Logic Drive, San Jose, California 95124, and our website address is www.xilinx.com.</a></p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Industry Overview</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">There are three principal types of ICs used in most digital electronic systems: processors, which generally are utilized for control and computing tasks; memory devices, which are used for storing program instructions and data; and logic devices, which generally are used to manage the interchange and manipulation of digital signals within a system. Xilinx designs and develops PLDs, a type of logic device. Alternatives to PLDs include application specific integrated circuits (ASICs) and application specific standard products (ASSPs). PLDs, ASICs and ASSPs compete with each other since they may be utilized in many of the same types of applications within electronic systems. However, variations in unit pricing, development cost, product performance, reliability, power consumption, capacity, functionality, ease of use and time-to-market determine the degree to which the devices compete for specific applications.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">PLDs have key competitive advantages over competing ASICs and ASSPs, including:</p></li><li style="padding-top: 5pt;padding-left: 46pt;text-indent: -15pt;text-align: left;"><p style="display: inline;">Faster time-to-market and increased design flexibility. Both of these advantages are enabled by Xilinx desktop software which allows users to implement and revise their designs quickly. In contrast, ASICs and ASSPs require significant development time and offer limited, if any, flexibility to make design changes.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: center;">3</p></li><li style="padding-top: 4pt;padding-left: 46pt;text-indent: -15pt;text-align: left;"><p style="display: inline;">PLDs are standard components. This means that the same device can be sold to many different users for a myriad of applications. In sharp contrast, ASICs and ASSPs are customized for an individual user or a specific application.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">PLDs are generally disadvantaged in terms of relative device size when compared to chips that are designed to perform a fixed function in a single or small set of applications. ASICs and ASSPs tend to be smaller than PLDs performing the same fixed function, resulting in a lower unit cost. However, there is a high fixed cost associated with ASIC and ASSP development that is not applicable to PLD customers. This fixed cost of development is expected to significantly increase on next generation technology nodes. From a total cost of development perspective, ASICs and ASSPs have generally been more cost effective when used in high-volume production; and PLDs have generally been more cost effective when used in low- to mid-volume production. However, we expect PLDs to be able to address higher volume applications and gain market share from ASIC and ASSP suppliers as the fixed cost of ASIC and ASSP development increases on next generation technology nodes.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">An overview of typical PLD end market applications for our products is shown in the following table:</p><p style="text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:5.30134pt" cellspacing="0"><tr style="height:8pt"><td style="width:179pt;border-bottom-style:solid;border-bottom-width:1pt"><p class="s4" style="text-indent: 0pt;line-height: 7pt;text-align: left;">End Markets</p></td><td style="width:21pt"><p style="text-indent: 0pt;text-align: left;"><br/></p></td><td style="width:169pt;border-bottom-style:solid;border-bottom-width:1pt"><p class="s4" style="padding-left: 65pt;padding-right: 65pt;text-indent: 0pt;line-height: 7pt;text-align: center;">Sub-Segments</p></td><td style="width:21pt"><p style="text-indent: 0pt;text-align: left;"><br/></p></td><td style="width:138pt;border-bottom-style:solid;border-bottom-width:1pt"><p class="s4" style="padding-left: 51pt;padding-right: 51pt;text-indent: 0pt;line-height: 6pt;text-align: center;">Applications</p></td></tr><tr style="height:335pt"><td style="width:179pt;border-top-style:solid;border-top-width:1pt"><p class="s5" style="padding-top: 4pt;text-indent: 0pt;text-align: left;">Communications</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s5" style="padding-top: 5pt;text-indent: 0pt;text-align: left;">Industrial and Other</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s5" style="text-indent: 0pt;text-align: left;">Consumer and Automotive</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s5" style="padding-top: 5pt;text-indent: 0pt;text-align: left;">Data Processing</p></td><td style="width:21pt"><p style="text-indent: 0pt;text-align: left;"><br/></p></td><td style="width:169pt;border-top-style:solid;border-top-width:1pt"><p class="s5" style="padding-top: 4pt;text-indent: 0pt;text-align: left;">Wireless</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s5" style="text-indent: 0pt;text-align: left;">Wireline</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s5" style="padding-top: 5pt;text-indent: 0pt;text-align: left;">Industrial, Scientific and Medical</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s5" style="padding-top: 5pt;text-indent: 0pt;text-align: left;">Aerospace and Defense</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s5" style="padding-top: 5pt;text-indent: 0pt;text-align: left;">Consumer</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s5" style="padding-top: 5pt;text-indent: 0pt;text-align: left;">Automotive</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s5" style="padding-top: 5pt;text-indent: 0pt;text-align: left;">Audio, Video and Broadcast</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s5" style="padding-top: 5pt;text-indent: 0pt;text-align: left;">Storage and Servers</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s5" style="text-indent: 0pt;text-align: left;">Office Automation</p></td><td style="width:21pt"><p style="text-indent: 0pt;text-align: left;"><br/></p></td><td style="width:138pt;border-top-style:solid;border-top-width:1pt"/></tr><tr style="height:13pt"><td style="width:179pt"><p style="text-indent: 0pt;text-align: left;"><br/></p></td><td style="width:21pt"><p style="text-indent: 0pt;text-align: left;"><br/></p></td><td style="width:169pt"><p class="s5" style="padding-top: 3pt;padding-right: 41pt;text-indent: 0pt;line-height: 8pt;text-align: center;">4</p></td><td style="width:21pt"><p style="text-indent: 0pt;text-align: left;"><br/></p></td><td style="width:138pt"><p style="text-indent: 0pt;text-align: left;"><br/></p></td></tr></table><ul id="l2"><li style="padding-top: 4pt;padding-left: 4pt;text-indent: -4pt;text-align: left;"><p class="s5" style="display: inline;">3G/4G Base Stations</p></li><li style="padding-top: 5pt;padding-left: 4pt;text-indent: -4pt;text-align: left;"><p class="s5" style="display: inline;">Wireless Backhaul</p></li><li style="padding-top: 5pt;padding-left: 4pt;text-indent: -4pt;text-align: left;"><p class="s5" style="display: inline;">Enterprise Routers and Switches</p></li><li style="padding-top: 5pt;padding-left: 4pt;text-indent: -4pt;text-align: left;"><p class="s5" style="display: inline;">Metro Optical Networks</p></li><li style="padding-top: 5pt;padding-left: 4pt;text-indent: -4pt;text-align: left;"><p class="s5" style="display: inline;">Data Centers</p></li><li style="padding-top: 5pt;padding-left: 4pt;text-indent: -4pt;text-align: left;"><p class="s5" style="display: inline;">Factory Automation</p></li><li style="padding-top: 5pt;padding-left: 4pt;text-indent: -4pt;text-align: left;"><p class="s5" style="display: inline;">Medical Imaging</p></li><li style="padding-top: 5pt;padding-left: 4pt;text-indent: -4pt;text-align: left;"><p class="s5" style="display: inline;">Test and Measurement Equipment</p></li><li style="padding-top: 5pt;padding-left: 4pt;text-indent: -4pt;text-align: left;"><p class="s5" style="display: inline;">Satellite Surveillance</p></li><li style="padding-top: 5pt;padding-left: 4pt;text-indent: -4pt;text-align: left;"><p class="s5" style="display: inline;">Radar and Sonar Systems</p></li><li style="padding-top: 5pt;padding-left: 4pt;text-indent: -4pt;text-align: left;"><p class="s5" style="display: inline;">Secure Communications</p></li><li style="padding-top: 5pt;padding-left: 4pt;text-indent: -4pt;text-align: left;"><p class="s5" style="display: inline;">Digital Televisions</p></li><li style="padding-top: 5pt;padding-left: 4pt;text-indent: -4pt;text-align: left;"><p class="s5" style="display: inline;">Digital SLR Cameras</p></li><li style="padding-top: 5pt;padding-left: 4pt;text-indent: -4pt;text-align: left;"><p class="s5" style="display: inline;">SetTop Boxes</p></li><li style="padding-top: 5pt;padding-left: 4pt;text-indent: -4pt;text-align: left;"><p class="s5" style="display: inline;">Infotainment Systems</p></li><li style="padding-top: 5pt;padding-left: 4pt;text-indent: -4pt;text-align: left;"><p class="s5" style="display: inline;">Driver Information Systems</p></li><li style="padding-top: 5pt;padding-left: 4pt;text-indent: -4pt;text-align: left;"><p class="s5" style="display: inline;">Driver Assistance Systems</p></li><li style="padding-top: 5pt;padding-left: 4pt;text-indent: -4pt;text-align: left;"><p class="s5" style="display: inline;">Cable Head-End Systems</p></li><li style="padding-top: 5pt;padding-left: 4pt;text-indent: -4pt;text-align: left;"><p class="s5" style="display: inline;">Post Production Equipment</p></li><li style="padding-top: 5pt;padding-left: 4pt;text-indent: -4pt;text-align: left;"><p class="s5" style="display: inline;">Broadcast Cameras</p></li><li style="padding-top: 5pt;padding-left: 4pt;text-indent: -4pt;text-align: left;"><p class="s5" style="display: inline;">Security and Encryption</p></li><li style="padding-top: 5pt;padding-left: 4pt;text-indent: -4pt;text-align: left;"><p class="s5" style="display: inline;">Computer Peripherals</p></li><li style="padding-top: 5pt;padding-left: 4pt;text-indent: -4pt;text-align: left;"><p class="s5" style="display: inline;">Copiers</p></li><li style="padding-top: 5pt;padding-left: 4pt;text-indent: -4pt;text-align: left;"><p class="s5" style="display: inline;">Printers</p></li></ul><h1 style="padding-top: 4pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">Strategy and Competition</h1><p style="padding-top: 3pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">Our strategy for expansion is the displacement of ASICs and ASSPs in the development of next generation electronic systems. The costs and risks associated with application-specific devices can only be justified for high volume or highly specialized commodity products. Programmable platforms, alternatively, are becoming critical for our customers to meet increasingly stringent product requirements—cost, power, performance and density—in a business environment characterized by increased complexity, shrinking market windows, rapidly changing market demands, capped engineering budgets, escalating ASIC and ASSP non-recurring engineering costs and increased economic and development risk.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">With every new generation of FPGAs, our strategy is to increase the performance, density and system-level functionality and integration, while driving down cost and power consumption at each manufacturing process node. This enables us to provide simpler, smarter programmable platforms and design methodologies that allows our customers’ engineers to focus on end product innovation and differentiation.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Our PLDs compete in the logic IC industry, an industry that is intensely competitive and characterized by rapid technological change, increasing levels of integration, product obsolescence and continuous price erosion. We expect increased competition from our primary PLD competitors, Altera Corporation (Altera), Lattice Semiconductor Corporation (Lattice) and Microsemi Corporation (Microsemi), and from new companies that may enter the traditional programmable logic market segment. In addition, we expect continued competition from the ASIC market, which has been ongoing since the inception of FPGAs, and the ASSP market. Other competitors include manufacturers of:</p></li><li style="padding-top: 4pt;padding-left: 46pt;text-indent: -15pt;text-align: left;"><p style="display: inline;">high-density programmable logic products characterized by FPGA-type architectures;</p></li><li style="padding-top: 5pt;padding-left: 46pt;text-indent: -15pt;text-align: left;"><p style="display: inline;">high-volume and low-cost FPGAs as programmable replacements for ASICs and ASSPs;</p></li><li style="padding-top: 5pt;padding-left: 46pt;text-indent: -15pt;text-align: left;"><p style="display: inline;">ASICs and ASSPs with incremental amounts of embedded programmable logic;</p></li><li style="padding-top: 5pt;padding-left: 46pt;text-indent: -15pt;text-align: left;"><p style="display: inline;">high-speed, low-density CPLDs;</p></li><li style="padding-top: 5pt;padding-left: 46pt;text-indent: -15pt;text-align: left;"><p style="display: inline;">high-performance digital signal processing (DSP) devices;</p></li><li style="padding-top: 5pt;padding-left: 46pt;text-indent: -15pt;text-align: left;"><p style="display: inline;">products with embedded processors;</p></li><li style="padding-top: 5pt;padding-left: 46pt;text-indent: -15pt;text-align: left;"><p style="display: inline;">products with embedded multi-gigabit transceivers; and</p></li><li style="padding-top: 5pt;padding-left: 46pt;text-indent: -15pt;text-align: left;"><p style="display: inline;">other new or emerging programmable logic products.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">We believe that important competitive factors in the logic IC industry include:</p></li><li style="padding-top: 5pt;padding-left: 46pt;text-indent: -15pt;text-align: left;"><p style="display: inline;">product pricing;</p></li><li style="padding-top: 5pt;padding-left: 46pt;text-indent: -15pt;text-align: left;"><p style="display: inline;">time-to-market;</p></li><li style="padding-top: 5pt;padding-left: 46pt;text-indent: -15pt;text-align: left;"><p style="display: inline;">product performance, reliability, quality, power consumption and density;</p></li><li style="padding-top: 5pt;padding-left: 46pt;text-indent: -15pt;text-align: left;"><p style="display: inline;">field upgradability;</p></li><li style="padding-top: 5pt;padding-left: 46pt;text-indent: -15pt;text-align: left;"><p style="display: inline;">adaptability of products to specific applications;</p></li><li style="padding-top: 5pt;padding-left: 46pt;text-indent: -15pt;text-align: left;"><p style="display: inline;">ease of use and functionality of software design tools;</p></li><li style="padding-top: 5pt;padding-left: 46pt;text-indent: -15pt;text-align: left;"><p style="display: inline;">availability and functionality of predefined IP;</p></li><li style="padding-top: 5pt;padding-left: 46pt;text-indent: -15pt;text-align: left;"><p style="display: inline;">inventory and supply chain management;</p></li><li style="padding-top: 5pt;padding-left: 46pt;text-indent: -15pt;text-align: left;"><p style="display: inline;">access to leading-edge process technology and assembly capacity; and</p></li><li style="padding-top: 5pt;padding-left: 46pt;text-indent: -15pt;text-align: left;"><p style="display: inline;">ability to provide timely customer service and support.</p></li></ul><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Silicon Product Overview</h1><p style="padding-top: 4pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">A brief overview of the silicon product offerings is listed in the table below. These products comprise the majority of our revenues. Additionally, some of our more mature product families have been excluded from the table, although they continue to generate revenues. We operate and track our results in one operating segment for financial reporting purposes.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-top: 5pt;text-indent: 0pt;text-align: center;">5</p><p style="text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:5.30134pt" cellspacing="0"><tr style="height:31pt"><td style="width:208pt"><p class="s6" style="text-indent: 0pt;line-height: 9pt;text-align: left;">Product Families</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s4" style="padding-top: 5pt;text-indent: 0pt;line-height: 6pt;text-align: left;">PLDs</p></td><td style="width:208pt;border-bottom-style:solid;border-bottom-width:1pt"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s4" style="padding-top: 3pt;padding-right: 10pt;text-indent: 0pt;line-height: 6pt;text-align: right;">Date Introduced</p></td><td style="width:60pt;border-bottom-style:solid;border-bottom-width:1pt"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s4" style="padding-top: 3pt;padding-left: 16pt;text-indent: 0pt;line-height: 6pt;text-align: left;">Capacity</p></td><td style="width:52pt;border-bottom-style:solid;border-bottom-width:1pt"><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s4" style="padding-left: 14pt;padding-right: 6pt;text-indent: 5pt;line-height: 7pt;text-align: left;">Process Technology</p></td></tr><tr style="height:10pt"><td style="width:208pt" bgcolor="#CCEDFF"><p class="s5" style="text-indent: 0pt;line-height: 8pt;text-align: left;">Virtex<span class="s7">®</span>-7</p></td><td style="width:208pt;border-top-style:solid;border-top-width:1pt" bgcolor="#CCEDFF"><p class="s5" style="padding-left: 150pt;text-indent: 0pt;line-height: 8pt;text-align: left;">June 2010</p></td><td style="width:60pt;border-top-style:solid;border-top-width:1pt" bgcolor="#CCEDFF"><p class="s5" style="padding-right: 7pt;text-indent: 0pt;line-height: 8pt;text-align: right;">32K to 2M</p></td><td style="width:52pt;border-top-style:solid;border-top-width:1pt" bgcolor="#CCEDFF"><p class="s5" style="padding-left: 6pt;text-indent: 0pt;line-height: 8pt;text-align: center;">28-nanometer</p></td></tr><tr style="height:9pt"><td style="width:208pt" bgcolor="#CCEDFF"><p style="text-indent: 0pt;text-align: left;"><br/></p></td><td style="width:208pt" bgcolor="#CCEDFF"><p style="text-indent: 0pt;text-align: left;"><br/></p></td><td style="width:60pt" bgcolor="#CCEDFF"><p class="s5" style="padding-right: 7pt;text-indent: 0pt;line-height: 8pt;text-align: right;">Logic Cells</p></td><td style="width:52pt" bgcolor="#CCEDFF"><p class="s5" style="padding-left: 6pt;text-indent: 0pt;line-height: 8pt;text-align: center;">(nm)</p></td></tr><tr style="height:10pt"><td style="width:208pt"><p class="s5" style="text-indent: 0pt;line-height: 8pt;text-align: left;">Kintex<span class="s7">TM</span>-7</p></td><td style="width:208pt"><p class="s5" style="padding-left: 150pt;text-indent: 0pt;line-height: 8pt;text-align: left;">June 2010</p></td><td style="width:60pt"><p class="s5" style="padding-right: 7pt;text-indent: 0pt;line-height: 8pt;text-align: right;">66K to 478K</p></td><td style="width:52pt"><p class="s5" style="padding-left: 6pt;text-indent: 0pt;line-height: 8pt;text-align: center;">28-nm</p></td></tr><tr style="height:9pt"><td style="width:208pt"><p style="text-indent: 0pt;text-align: left;"><br/></p></td><td style="width:208pt"><p style="text-indent: 0pt;text-align: left;"><br/></p></td><td style="width:60pt"><p class="s5" style="padding-right: 7pt;text-indent: 0pt;line-height: 8pt;text-align: right;">Logic Cells</p></td><td style="width:52pt"><p style="text-indent: 0pt;text-align: left;"><br/></p></td></tr><tr style="height:10pt"><td style="width:208pt" bgcolor="#CCEDFF"><p class="s5" style="text-indent: 0pt;line-height: 8pt;text-align: left;">Artix<span class="s7">TM</span>-7</p></td><td style="width:208pt" bgcolor="#CCEDFF"><p class="s5" style="padding-left: 150pt;text-indent: 0pt;line-height: 8pt;text-align: left;">June 2010</p></td><td style="width:60pt" bgcolor="#CCEDFF"><p class="s5" style="padding-right: 7pt;text-indent: 0pt;line-height: 8pt;text-align: right;">101K to 360K</p></td><td style="width:52pt" bgcolor="#CCEDFF"><p class="s5" style="padding-left: 6pt;text-indent: 0pt;line-height: 8pt;text-align: center;">28-nm</p></td></tr><tr style="height:9pt"><td style="width:208pt" bgcolor="#CCEDFF"><p style="text-indent: 0pt;text-align: left;"><br/></p></td><td style="width:208pt" bgcolor="#CCEDFF"><p style="text-indent: 0pt;text-align: left;"><br/></p></td><td style="width:60pt" bgcolor="#CCEDFF"><p class="s5" style="padding-right: 7pt;text-indent: 0pt;line-height: 8pt;text-align: right;">Logic Cells</p></td><td style="width:52pt" bgcolor="#CCEDFF"><p style="text-indent: 0pt;text-align: left;"><br/></p></td></tr><tr style="height:10pt"><td style="width:208pt"><p class="s5" style="text-indent: 0pt;line-height: 8pt;text-align: left;">Zynq<span class="s7">TM</span>-7000</p></td><td style="width:208pt"><p class="s5" style="padding-left: 150pt;text-indent: 0pt;line-height: 8pt;text-align: left;">March 2011</p></td><td style="width:60pt"><p class="s5" style="padding-right: 7pt;text-indent: 0pt;line-height: 8pt;text-align: right;">28K to 235K</p></td><td style="width:52pt"><p class="s5" style="padding-left: 6pt;text-indent: 0pt;line-height: 8pt;text-align: center;">28-nm</p></td></tr><tr style="height:9pt"><td style="width:208pt"><p style="text-indent: 0pt;text-align: left;"><br/></p></td><td style="width:208pt"><p style="text-indent: 0pt;text-align: left;"><br/></p></td><td style="width:60pt"><p class="s5" style="padding-right: 7pt;text-indent: 0pt;line-height: 8pt;text-align: right;">Logic Cells</p></td><td style="width:52pt"><p style="text-indent: 0pt;text-align: left;"><br/></p></td></tr><tr style="height:10pt"><td style="width:208pt" bgcolor="#CCEDFF"><p class="s5" style="text-indent: 0pt;line-height: 8pt;text-align: left;">Virtex-6</p></td><td style="width:208pt" bgcolor="#CCEDFF"><p class="s5" style="padding-right: 11pt;text-indent: 0pt;line-height: 8pt;text-align: right;">February 2009</p></td><td style="width:60pt" bgcolor="#CCEDFF"><p class="s5" style="padding-right: 7pt;text-indent: 0pt;line-height: 8pt;text-align: right;">75K to 760K</p></td><td style="width:52pt" bgcolor="#CCEDFF"><p class="s5" style="padding-left: 6pt;text-indent: 0pt;line-height: 8pt;text-align: center;">40-nm</p></td></tr><tr style="height:9pt"><td style="width:208pt" bgcolor="#CCEDFF"><p style="text-indent: 0pt;text-align: left;"><br/></p></td><td style="width:208pt" bgcolor="#CCEDFF"><p style="text-indent: 0pt;text-align: left;"><br/></p></td><td style="width:60pt" bgcolor="#CCEDFF"><p class="s5" style="padding-right: 7pt;text-indent: 0pt;line-height: 8pt;text-align: right;">Logic Cells</p></td><td style="width:52pt" bgcolor="#CCEDFF"><p style="text-indent: 0pt;text-align: left;"><br/></p></td></tr><tr style="height:10pt"><td style="width:208pt"><p class="s5" style="text-indent: 0pt;line-height: 8pt;text-align: left;">Spartan<span class="s7">®</span>-6</p></td><td style="width:208pt"><p class="s5" style="padding-right: 11pt;text-indent: 0pt;line-height: 8pt;text-align: right;">February 2009</p></td><td style="width:60pt"><p class="s5" style="padding-right: 7pt;text-indent: 0pt;line-height: 8pt;text-align: right;">4K to 150K</p></td><td style="width:52pt"><p class="s5" style="padding-left: 6pt;text-indent: 0pt;line-height: 8pt;text-align: center;">45-nm</p></td></tr><tr style="height:9pt"><td style="width:208pt"><p style="text-indent: 0pt;text-align: left;"><br/></p></td><td style="width:208pt"><p style="text-indent: 0pt;text-align: left;"><br/></p></td><td style="width:60pt"><p class="s5" style="padding-right: 7pt;text-indent: 0pt;line-height: 8pt;text-align: right;">Logic Cells</p></td><td style="width:52pt"><p style="text-indent: 0pt;text-align: left;"><br/></p></td></tr><tr style="height:10pt"><td style="width:208pt" bgcolor="#CCEDFF"><p class="s5" style="text-indent: 0pt;line-height: 8pt;text-align: left;">Virtex-5</p></td><td style="width:208pt" bgcolor="#CCEDFF"><p class="s5" style="padding-left: 150pt;text-indent: 0pt;line-height: 8pt;text-align: left;">May 2006</p></td><td style="width:60pt" bgcolor="#CCEDFF"><p class="s5" style="padding-right: 8pt;text-indent: 0pt;line-height: 8pt;text-align: right;">20K to 330K</p></td><td style="width:52pt" bgcolor="#CCEDFF"><p class="s5" style="padding-left: 6pt;text-indent: 0pt;line-height: 8pt;text-align: center;">65-nm</p></td></tr><tr style="height:9pt"><td style="width:208pt" bgcolor="#CCEDFF"><p style="text-indent: 0pt;text-align: left;"><br/></p></td><td style="width:208pt" bgcolor="#CCEDFF"><p style="text-indent: 0pt;text-align: left;"><br/></p></td><td style="width:60pt" bgcolor="#CCEDFF"><p class="s5" style="padding-right: 7pt;text-indent: 0pt;line-height: 8pt;text-align: right;">Logic Cells</p></td><td style="width:52pt" bgcolor="#CCEDFF"><p style="text-indent: 0pt;text-align: left;"><br/></p></td></tr><tr style="height:10pt"><td style="width:208pt"><p class="s5" style="text-indent: 0pt;line-height: 8pt;text-align: left;">Virtex-4</p></td><td style="width:208pt"><p class="s5" style="padding-left: 150pt;text-indent: 0pt;line-height: 8pt;text-align: left;">June 2004</p></td><td style="width:60pt"><p class="s5" style="padding-right: 7pt;text-indent: 0pt;line-height: 8pt;text-align: right;">12K to 200K</p></td><td style="width:52pt"><p class="s5" style="padding-left: 6pt;text-indent: 0pt;line-height: 8pt;text-align: center;">90-nm</p></td></tr><tr style="height:9pt"><td style="width:208pt"><p style="text-indent: 0pt;text-align: left;"><br/></p></td><td style="width:208pt"><p style="text-indent: 0pt;text-align: left;"><br/></p></td><td style="width:60pt"><p class="s5" style="padding-right: 7pt;text-indent: 0pt;line-height: 8pt;text-align: right;">Logic Cells</p></td><td style="width:52pt"><p style="text-indent: 0pt;text-align: left;"><br/></p></td></tr><tr style="height:10pt"><td style="width:208pt" bgcolor="#CCEDFF"><p class="s5" style="text-indent: 0pt;line-height: 8pt;text-align: left;">Spartan-3A</p></td><td style="width:208pt" bgcolor="#CCEDFF"><p class="s5" style="padding-right: 7pt;text-indent: 0pt;line-height: 8pt;text-align: right;">December 2006</p></td><td style="width:60pt" bgcolor="#CCEDFF"><p class="s5" style="padding-right: 7pt;text-indent: 0pt;line-height: 8pt;text-align: right;">2K to 54K</p></td><td style="width:52pt" bgcolor="#CCEDFF"><p class="s5" style="padding-left: 6pt;text-indent: 0pt;line-height: 8pt;text-align: center;">90-nm</p></td></tr><tr style="height:9pt"><td style="width:208pt" bgcolor="#CCEDFF"><p style="text-indent: 0pt;text-align: left;"><br/></p></td><td style="width:208pt" bgcolor="#CCEDFF"><p style="text-indent: 0pt;text-align: left;"><br/></p></td><td style="width:60pt" bgcolor="#CCEDFF"><p class="s5" style="padding-right: 7pt;text-indent: 0pt;line-height: 8pt;text-align: right;">Logic Cells</p></td><td style="width:52pt" bgcolor="#CCEDFF"><p style="text-indent: 0pt;text-align: left;"><br/></p></td></tr><tr style="height:10pt"><td style="width:208pt"><p class="s5" style="text-indent: 0pt;line-height: 8pt;text-align: left;">Spartan-3E</p></td><td style="width:208pt"><p class="s5" style="padding-left: 150pt;text-indent: 0pt;line-height: 8pt;text-align: left;">March 2005</p></td><td style="width:60pt"><p class="s5" style="padding-right: 7pt;text-indent: 0pt;line-height: 8pt;text-align: right;">2K to 33K</p></td><td style="width:52pt"><p class="s5" style="padding-left: 6pt;text-indent: 0pt;line-height: 8pt;text-align: center;">90-nm</p></td></tr><tr style="height:9pt"><td style="width:208pt"><p style="text-indent: 0pt;text-align: left;"><br/></p></td><td style="width:208pt"><p style="text-indent: 0pt;text-align: left;"><br/></p></td><td style="width:60pt"><p class="s5" style="padding-right: 7pt;text-indent: 0pt;line-height: 8pt;text-align: right;">Logic Cells</p></td><td style="width:52pt"><p style="text-indent: 0pt;text-align: left;"><br/></p></td></tr><tr style="height:10pt"><td style="width:208pt" bgcolor="#CCEDFF"><p class="s5" style="text-indent: 0pt;line-height: 8pt;text-align: left;">Spartan-3</p></td><td style="width:208pt" bgcolor="#CCEDFF"><p class="s5" style="padding-left: 150pt;text-indent: 0pt;line-height: 8pt;text-align: left;">April 2003</p></td><td style="width:60pt" bgcolor="#CCEDFF"><p class="s5" style="padding-right: 7pt;text-indent: 0pt;line-height: 8pt;text-align: right;">2K to 75K</p></td><td style="width:52pt" bgcolor="#CCEDFF"><p class="s5" style="padding-left: 6pt;text-indent: 0pt;line-height: 8pt;text-align: center;">90-nm</p></td></tr><tr style="height:9pt"><td style="width:208pt" bgcolor="#CCEDFF"><p style="text-indent: 0pt;text-align: left;"><br/></p></td><td style="width:208pt" bgcolor="#CCEDFF"><p style="text-indent: 0pt;text-align: left;"><br/></p></td><td style="width:60pt" bgcolor="#CCEDFF"><p class="s5" style="padding-right: 7pt;text-indent: 0pt;line-height: 8pt;text-align: right;">Logic Cells</p></td><td style="width:52pt" bgcolor="#CCEDFF"><p style="text-indent: 0pt;text-align: left;"><br/></p></td></tr></table><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">See information under the caption “Results of Operations—Net Revenues” in Item 7. “Management’s Discussion and Analysis of Financial Condition and Results of Operations” for information about our revenues from our product families.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s1" style="padding-left: 26pt;text-indent: 0pt;text-align: left;">28-nm Product Families</p><p style="padding-top: 3pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">The 7 series devices that comprise our 28-nm product families are fabricated on a high-K metal gate, high performance, low power 28-nm process technology. These devices are based on a scalable and optimized architecture, which enables design and IP portability and re-use across all families as well as provides designers the ability to achieve the appropriate combination of I/O support, performance, feature quantities, packaging and power consumption to address a wide range of applications. The 7 series devices consist of the following three families:</p><ul id="l3"><li style="padding-top: 4pt;padding-left: 25pt;text-indent: -15pt;text-align: left;"><p style="display: inline;">Virtex-7 FPGAs are optimized for applications requiring the highest capacity, performance, DSP and serial connectivity. Target applications include 400G and 100G line cards, high-performance computing and test and measurement applications.</p></li><li style="padding-top: 4pt;padding-left: 25pt;text-indent: -15pt;text-align: left;"><p style="display: inline;">Kintex-7 FPGAs represent Xilinx’s first mid-range FPGA family. These devices maximize price-performance and performance per watt. Target applications include wireless LTE infrastructure, video display technology and medical imaging.</p></li><li style="padding-top: 4pt;padding-left: 25pt;text-indent: -15pt;text-align: left;"><p style="display: inline;">Artix-7 FPGAs offer the lowest power and system cost at higher performance than alternative high volume FPGAs. These devices are targeted to high volume applications such as handheld portable ultrasound devices, multi-function printers and software defined radio.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">The Zynq-7000 family is the first family of Xilinx EPPs. This new class of product combines an industry-standard ARM dual-core Cortex™-A9 MPCore™ processing system with Xilinx 28-nm architecture. There are four devices in the Zynq-7000 EPP family that allow designers to target cost sensitive as well as high-performance applications from a single platform using industry-standard tools. These devices are designed to enable incremental market opportunities in applications such as industrial motor control, driver assistance and smart surveillance systems.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: center;">6</p><ol id="l4"><li style="padding-top: 4pt;padding-left: 36pt;text-indent: -10pt;text-align: left;"><p class="s1" style="display: inline;">nm and 45-nm Product Families</p><p style="padding-top: 3pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">The Virtex-6 FPGA family consists of 13 devices and is the sixth generation in the Virtex series of FPGAs. Virtex-6 FPGAs are fabricated on a high-performance, 40- nm process technology. There are three Virtex-6 families, and each is optimized to deliver different feature mixes to address a variety of markets as follows:</p><ul id="l5"><li style="padding-top: 4pt;padding-left: 46pt;text-indent: -15pt;text-align: left;"><p style="display: inline;">Virtex-6 LXT FPGAs—optimized for applications that require high-performance logic, DSP and serial connectivity with low-power 6.6G serial transceivers.</p></li><li style="padding-top: 4pt;padding-left: 46pt;text-indent: -15pt;text-align: left;"><p style="display: inline;">Virtex-6 SXT FPGAs—optimized for applications that require ultra high-performance DSP and serial connectivity with low-power 6.6G serial transceivers.</p></li><li style="padding-top: 5pt;padding-left: 46pt;text-indent: -15pt;text-align: left;"><p style="display: inline;">Virtex-6 HXT FPGAs—optimized for communications applications that require the highest-speed serial connectivity with up to 11.2G serial transceivers.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">The latest generation in the Spartan FPGA series, the Spartan-6 FPGA family, is fabricated on a low-power 45-nm process technology. The Spartan-6 family is the PLD industry’s first 45-nm high-volume FPGA family, consisting of 11 devices in two product families:</p></li><li style="padding-top: 4pt;padding-left: 46pt;text-indent: -15pt;text-align: left;"><p style="display: inline;">Spartan-6 LX FPGAs—optimized for applications that require the lowest cost.</p></li><li style="padding-top: 5pt;padding-left: 46pt;text-indent: -15pt;text-align: left;"><p style="display: inline;">Spartan-6 LXT FPGAs—optimized for applications that require LX features plus 3.125G serial transceivers.</p></li></ul></li></ol><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s1" style="padding-left: 26pt;text-indent: 0pt;text-align: left;">65-nm Product Families</p><p style="padding-top: 3pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">The Virtex-5 FPGA family consists of 26 devices in five product families: Virtex-5 LX FPGAs for logic-intensive designs, Virtex-5 LXT FPGAs for high-performance logic with serial connectivity, Virtex-5 SXT FPGAs for high-performance DSP with serial connectivity, Virtex-5 FXT FPGAs for embedded processing with serial connectivity and Virtex-5 TXT FPGAs for high-bandwidth serial connectivity.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s1" style="padding-left: 26pt;text-indent: 0pt;text-align: left;">Other Product Families</p><p style="padding-top: 4pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">Prior generation Virtex families include Virtex-4, Virtex-II Pro, Virtex-II, Virtex-E and the original Virtex family. Spartan family FPGAs include 90-nm Spartan-3 FPGAs, the Spartan-3E family and the Spartan-3A family. Prior generation Spartan families include Spartan-IIE, Spartan-II, Spartan XL and the original Spartan family.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">CPLDs operate on the lowest end of the programmable logic density spectrum. CPLDs are single-chip, nonvolatile solutions characterized by instant-on and universal interconnect. CPLDs combine the advantages of ultra low power consumption with the benefits of high performance and low cost. Prior generations of CPLDs include the CoolRunner<span class="s2">TM </span>and XC9500 product families.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s1" style="padding-left: 26pt;text-indent: 0pt;text-align: left;">EasyPath™ FPGAs</p><p style="padding-top: 4pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">EasyPath FPGAs offer customers a fast, simple method of cost-reducing FPGA designs. EasyPath FPGAs use the same production masks and fabrication process as standard FPGAs and are tested to a specific customer application to improve yield and lower costs. As a result, EasyPath FPGAs provide customers with significant cost reduction when compared to the standard FPGA devices without the conversion risk, engineering effort, or the additional time required to move to an ASIC. The latest generation of EasyPath FPGAs and EasyPath-7 FPGAs provide lower total product cost of ownership for cost-reducing high performance FPGAs.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Design Platforms and Services</h1><p class="s1" style="padding-top: 3pt;padding-left: 26pt;text-indent: 0pt;text-align: left;">Programmable Platforms</p><p style="padding-top: 4pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">We offer three types of programmable platforms that support our customers’ designs and reduce their development efforts:</p><p style="padding-top: 4pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">The Base Platform is the delivery vehicle for all of our new silicon offerings used to develop and run customer-specific software applications and hardware designs. Released at launch, the Base Platform is comprised of: FPGA silicon; Integrated Software Environment (ISE<span class="s2">®</span>) Design Suite design environment; integration support of optional third-party synthesis, simulation, and signal integrity tools; reference designs; development boards and IP.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">The Domain-Specific Platform targets one of the three primary Xilinx FPGA user profiles: the embedded processing developer; the DSP developer; or the logic/connectivity developer. It accomplishes this by augmenting the Base Platform with a targeted set of integrated technologies, including: higher-level design methodologies and tools; domain-specific IP including embedded, Agile Mixed Signal, video, DSP and connectivity; domain-specific development hardware and reference designs; and operating systems and software.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: center;">7</p><p style="padding-top: 4pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">The Market-Specific Platform enables software or hardware developers to quickly build and run their specific application or solution. Built for specific markets such as automotive, consumer, aerospace and defense, communications, audio, video and broadcast, industrial, or scientific and medical, the Market-Specific Platform integrates both the Base and Domain-Specific Platforms with higher targeted applications elements such as IP, reference designs and boards optimized for a particular market.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s1" style="padding-left: 26pt;text-indent: 0pt;text-align: left;">Design Tools</p><p style="padding-top: 3pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">To accommodate the various design methodologies and design flows employed by the wide range of our customers’ user profiles such as system designers, algorithm designers, software coders and logic designers, we provide the appropriate design environment tailored to each user profile for design creation, design implementation and design verification. During April 2012, Xilinx introduced the next-generation Vivado™ Design Suite designed to improve developer productivity resulting in dramatically faster design integration and implementation. Vivado hallmarks include an easy-to-use IP-centric design flow and up to 4x improvement in run times. The standards-based Vivado tools include high-level synthesis to provide a more direct flow in retargeting DSPs and general purpose processors designs into our FPGAs, IP Integrator to rapidly stitch together cores at higher levels of abstraction, and a new analytical place-and-route engine which significantly improves run times. Vivado supports Xilinx 7 series FPGAs and Zynq EPPs.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">The previous generation tool chain, ISE Design Suite, features three domain-specific categories: embedded, DSP and logic/connectivity. The ISE Design suite supports Xilinx 7 series FPGAs, Zynq EPPs and all previous generation FPGAs, enabling customers to transition to the Vivado Design Suite when the timing is right for their design needs. Both the Vivado Design Suite and ISE Design Suite also interoperate with a wide range of third-party Electronic Design Automation (EDA) software point-tools offerings.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s1" style="padding-left: 26pt;text-indent: 0pt;text-align: left;">Intellectual Property</p><p style="padding-top: 4pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">Xilinx and various third parties offer hundreds of no charge and fee-bearing IP core licenses covering Ethernet, memory controllers Interlaken and PCIe<span class="s2">®</span><span class="s8">  </span>interface, as well as an abundance of domain-specific IP in the areas of embedded, DSP and connectivity, and market-specific IP cores. In addition, our products and technology leverage industry standards such as ARM AMBA<span class="s2">®</span><span class="s8">  </span>AXI-4 interconnect technology, IP-XACT and IEEE P1735 encryption to facilitate plug-and-play FPGA design and take advantage of the large ecosystem of ARM IP developers.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s1" style="padding-left: 26pt;text-indent: 0pt;text-align: left;">Development Boards, Kits and Configuration Products</p><p style="padding-top: 4pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">In addition to the broad selection of legacy development boards presently offered, we have introduced a new unified board strategy that enables the creation of a standardized and coordinated set of base boards available both from Xilinx and our ecosystem partners, all utilizing the industry-standard extensions that enable customization for market specific applications. Adopting this standard for all of our base boards enables the creation of a scalable and extensible delivery mechanism for all Xilinx programmable platforms.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">We also offer comprehensive development kits including hardware, design tools, IP and reference designs that are designed to streamline and accelerate the development of domain-specific and market-specific applications.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Finally, Xilinx offers a range of configuration products including one-time programmable and in-system programmable storage devices to configure Xilinx FPGAs. These PROM (programmable read-only memory) products support all of our FPGA devices.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s1" style="padding-left: 26pt;text-indent: 0pt;text-align: left;">Third-Party Alliances</p><p style="padding-top: 4pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">Xilinx and certain third parties have developed and continue to offer a robust ecosystem of IP, boards, tools, services and support through the Xilinx alliance program. Xilinx also works with these third parties to promote our programmable platforms through third-party tools, IP, software, boards and design services.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p class="s1" style="padding-left: 26pt;text-indent: 0pt;text-align: left;">Engineering Services</p><p style="padding-top: 4pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">Xilinx engineering services provide customers with engineering resources to augment their design teams and to provide expert design-specific advice. Xilinx tailors its engineering services to the needs of its customers, ranging from hands-on training to full design creation and implementation.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: center;">8</p><h1 style="padding-top: 4pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">Research and Development</h1><p style="padding-top: 3pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">Our research and development (R&amp;D) activities are primarily directed toward the design of new ICs, the development of new software design automation tools for hardware and embedded software, the design of logic IP, the adoption of advanced semiconductor manufacturing processes for ongoing cost reductions, performance and signal integrity improvements and lowering PLD power consumption. As a result of our R&amp;D efforts, we have introduced a number of new products during the past several years including the Virtex-7, Kintex-7, Artix-7, Zynq 7000, Virtex-6 and Spartan-6 families. We have made enhancements to our IP core offerings and introduced Vivado, the next generation software design suite. We extended our collaboration with our foundry suppliers in the development of 65-nm, 45-nm, 40-nm and 28-nm manufacturing technology, enabling us to be the first company in the PLD industry to ship 45-nm high-volume as well as 28-nm FPGA devices.</p><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Additionally, our investment in R&amp;D has allowed us to ship the industry’s first 28-nm PLD with embedded ARM technology as well as the industry’s first stacked silicon (3D) devices.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Our R&amp;D challenge is to continue to develop new products that create value-added solutions for customers. In fiscal 2012, 2011 and 2010, our R&amp;D expenses were</p><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">$435.3 million, $392.5 million and $369.5 million, respectively. We believe technical leadership and innovation are essential to our future success and are committed to maintaining a significant level of R&amp;D investment.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Sales and Distribution</h1><p style="padding-top: 3pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">We sell our products to OEMs and to electronic components distributors who resell these products to OEMs or contract manufacturers.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 5pt;text-indent: 0pt;text-align: justify;">We use dedicated global sales and marketing organizations as well as independent sales representatives to generate sales. In general, we focus our direct demand creation efforts on a limited number of key accounts with independent sales representatives often serving those customers in defined territories. Distributors create demand within the balance of our customer base. Distributors also provide inventory, value-added services and logistics for a wide range of our OEM customers.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Whether Xilinx, the independent sales representative, or the distributor identifies the sales opportunity, a local distributor will process and fulfill the majority of all customer orders. In such situations, distributors are the sellers of the products and as such they bear all legal and financial risks generally related to the sale of commercial goods, including such risks as credit loss, inventory shrinkage, theft and foreign currency fluctuations, but excluding indemnity and warranty liability.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">In accordance with our distribution agreements and industry practice, we have granted our authorized distributors the contractual right to return certain amounts of unsold product on a periodic basis and also receive price adjustments for unsold product in the case of a subsequent change in list prices. Revenue recognition on shipments to distributors worldwide is deferred until the products are sold to the distributors’ end customers.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Avnet, Inc. (Avnet) distributes the substantial majority of our products worldwide. As of March 31, 2012 and April 2, 2011, Avnet accounted for 67% and 79%, respectively, of our total accounts receivable. Resale of product through Avnet accounted for 48%, 51% and 49% of our worldwide net revenues in fiscal 2012, 2011 and 2010, respectively. We also use other regional distributors throughout the world. We believe distributors provide a cost-effective means of reaching a broad range of customers while providing efficient logistics services. Since PLDs are standard products, they do not present many of the inventory risks to distributors posed by ASICs, and they simplify the requirements for distributor technical support. From time to time, we may add or terminate distributors in specific geographies, or move customers to a direct support model as we deem appropriate given our strategies, the level of distributor business activity and distributor performance and financial condition. See “Note 2. Summary of Significant Accounting Policies and Concentrations of Risk” to our consolidated financial statements, included in Item 8. “Financial Statements and Supplementary Data,” for information about concentrations of credit risk and “Note 17. Segment Information” for information about our revenues from external customers and domestic and international operations.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">No end customer accounted for more than 10% of our net revenues in fiscal 2012, 2011 or 2010.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Backlog</h1><p style="padding-top: 4pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">As of March 31, 2012, our backlog from OEM customers and backlog from end customers reported by our distributors scheduled for delivery within the next three months was $261.0 million, compared to $266.0 million as of April 2, 2011. Orders from end customers to our distributors are subject to changes in delivery schedules or to cancellation without significant penalty. As a result, backlogs from both OEM customers and end customers reported by our distributors as of any particular period may not be a reliable indicator of revenue for any future period.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="text-indent: 0pt;text-align: center;">9</p><h1 style="padding-top: 4pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">Wafer Fabrication</h1><p style="padding-top: 3pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">As a fabless semiconductor company, we do not manufacture wafers used for our IC products or PROMs. Rather, we purchase the majority of our wafers from multiple foundries including United Microelectronics Corporation (UMC), Toshiba Corporation (Toshiba), Taiwan Semiconductor Manufacturing Company Limited (TSMC) and Samsung Electronics Co., Ltd. (Samsung). Currently, UMC manufactures the substantial majority of our wafers.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Precise terms with respect to the volume and timing of wafer production and the pricing of wafers produced by the semiconductor foundries are determined by periodic negotiations with each wafer foundry.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 5pt;text-indent: 0pt;text-align: justify;">Our strategy is to focus our resources on market development and creating new ICs and software design tools rather than on wafer fabrication. We continuously evaluate opportunities to enhance foundry relationships and/or obtain additional capacity from our main suppliers as well as other suppliers of wafers manufactured with leading- edge process technologies, and we increase or decrease loadings at particular foundries to meet our business needs.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Sort, Assembly and Test</h1><p style="padding-top: 3pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">Wafers are sorted by the foundry or independent sort subcontractors. Sorted die are assembled by subcontractors. During the assembly process, the wafers are separated into individual die, which are then assembled into various package types. Following assembly, the packaged units are generally tested by Xilinx personnel at our Singapore facility or by independent test subcontractors. We purchase most of our assembly and some of our test services from Siliconware Precision Industries Ltd. in Taiwan and Amkor Technology, Inc. in Korea and the Philippines.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Quality Certification</h1><p style="padding-top: 3pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">Xilinx has achieved quality management systems certification for ISO 9001:2000 for our facilities in San Jose, California; Dublin, Ireland; Longmont, Colorado and Singapore. In addition, Xilinx achieved ISO 14001, OHSAS 18001 and TL 9000/ISO9001 environmental health and safety management system and quality certifications in the San Jose, Dublin and Singapore locations. We also achieved TL 9000/ISO 9001 certification in Hyderabad, India.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Patents and Licenses</h1><p style="padding-top: 3pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">While our various proprietary intellectual property rights are important to our success, we believe our business as a whole is not materially dependent on any particular patent or license, or any particular group of patents or licenses. As of March 31, 2012, we held more than 2,800 issued United States (U.S.) patents, which vary in duration, and over 500 pending U.S. patent applications relating to our proprietary technology. We maintain an active program of filing for additional patents in the areas of, but not limited to, circuits, software, IC architecture, IP cores, system design, testing methodologies and other technologies relating to our products and business. We have licensed some parties to certain portions of our patent portfolio and obtained licenses to certain third-party patents as well.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">We have acquired various licenses from third parties to certain technologies that are implemented in IP cores or embedded in our PLDs, such as processors. Those licenses support our continuing ability to make and sell these PLDs to our customers. We also sublicense certain third-party proprietary software and open-source software, such as compilers, for our design tools. Continued use of those software components is important to the operation of the design tools upon which customers depend.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">We maintain the Xilinx trade name and trademarks, including the following trademarks that are registered in the U.S. and other countries: Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Vivado and Zynq. Maintaining these trademarks, and the goodwill associated with them, is important to our business. We have also obtained the rights to use certain trademarks owned by consortiums and other trademark owners that are related to our products and business.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 5pt;text-indent: 0pt;text-align: justify;">We intend to continue to protect our IP rights (including, for example, patents, copyrights and trademarks) vigorously. We believe that failure to enforce our intellectual property rights or failure to protect our trade secrets effectively could have an adverse effect on our financial condition and results of operations. We incurred, and in the future we may continue to incur, litigation expenses to defend against claims of infringement and to enforce our intellectual property rights against third parties.</p><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">However, any such litigation may or may not be successful.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 255pt;text-indent: 0pt;text-align: center;">10</p><h1 style="padding-top: 4pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">Employees</h1><p style="padding-top: 3pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">As of March 31, 2012, we had 3,265 employees compared to 3,099 as of the end of the prior fiscal year. None of our employees are represented by a labor union. We have not experienced any work stoppages and believe we maintain good employee relations.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Executive Officers of the Registrant</h1><p style="padding-top: 3pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">Certain information regarding the executive officers of Xilinx as of May 25, 2012 is set forth below:</p><p style="text-indent: 0pt;text-align: left;"><br/></p><table style="border-collapse:collapse;margin-left:5.30134pt" cellspacing="0"><tr style="height:8pt"><td style="width:167pt"><p class="s4" style="text-indent: 0pt;line-height: 6pt;text-align: left;">Name</p></td><td style="width:115pt"><p class="s4" style="padding-right: 7pt;text-indent: 0pt;line-height: 6pt;text-align: right;">Age</p></td><td style="width:246pt;border-bottom-style:solid;border-bottom-width:1pt"><p class="s4" style="padding-left: 115pt;padding-right: 108pt;text-indent: 0pt;line-height: 6pt;text-align: center;">Position</p></td></tr><tr style="height:10pt"><td style="width:167pt" bgcolor="#CCEDFF"><p class="s5" style="text-indent: 0pt;line-height: 8pt;text-align: left;">Moshe N. Gavrielov</p></td><td style="width:115pt" bgcolor="#CCEDFF"><p class="s5" style="padding-right: 7pt;text-indent: 0pt;line-height: 8pt;text-align: right;">57</p></td><td style="width:246pt;border-top-style:solid;border-top-width:1pt" bgcolor="#CCEDFF"><p class="s5" style="padding-left: 7pt;text-indent: 0pt;line-height: 8pt;text-align: left;">President and Chief Executive Officer (CEO)</p></td></tr><tr style="height:9pt"><td style="width:167pt"><p class="s5" style="text-indent: 0pt;line-height: 8pt;text-align: left;">Steven L. Glaser</p></td><td style="width:115pt"><p class="s5" style="padding-right: 7pt;text-indent: 0pt;line-height: 8pt;text-align: right;">50</p></td><td style="width:246pt"><p class="s5" style="padding-left: 7pt;text-indent: 0pt;line-height: 8pt;text-align: left;">Senior Vice President, Corporate Strategy and Marketing</p></td></tr><tr style="height:9pt"><td style="width:167pt" bgcolor="#CCEDFF"><p class="s5" style="text-indent: 0pt;line-height: 8pt;text-align: left;">Scott R. Hover-Smoot</p></td><td style="width:115pt" bgcolor="#CCEDFF"><p class="s5" style="padding-right: 7pt;text-indent: 0pt;line-height: 8pt;text-align: right;">57</p></td><td style="width:246pt" bgcolor="#CCEDFF"><p class="s5" style="padding-left: 7pt;text-indent: 0pt;line-height: 8pt;text-align: left;">Corporate Vice President, General Counsel and Secretary</p></td></tr><tr style="height:9pt"><td style="width:167pt"><p class="s5" style="text-indent: 0pt;line-height: 8pt;text-align: left;">Jon A. Olson</p></td><td style="width:115pt"><p class="s5" style="padding-right: 7pt;text-indent: 0pt;line-height: 8pt;text-align: right;">58</p></td><td style="width:246pt"><p class="s5" style="padding-left: 7pt;text-indent: 0pt;line-height: 8pt;text-align: left;">Senior Vice President, Finance and Chief Financial Officer (CFO)</p></td></tr><tr style="height:9pt"><td style="width:167pt" bgcolor="#CCEDFF"><p class="s5" style="text-indent: 0pt;line-height: 8pt;text-align: left;">Victor Peng</p></td><td style="width:115pt" bgcolor="#CCEDFF"><p class="s5" style="padding-right: 7pt;text-indent: 0pt;line-height: 8pt;text-align: right;">52</p></td><td style="width:246pt" bgcolor="#CCEDFF"><p class="s5" style="padding-left: 7pt;text-indent: 0pt;line-height: 8pt;text-align: left;">Senior Vice President, Programmable Platforms Group</p></td></tr><tr style="height:9pt"><td style="width:167pt"><p class="s5" style="text-indent: 0pt;line-height: 8pt;text-align: left;">Raja G. Petrakian</p></td><td style="width:115pt"><p class="s5" style="padding-right: 7pt;text-indent: 0pt;line-height: 8pt;text-align: right;">48</p></td><td style="width:246pt"><p class="s5" style="padding-left: 7pt;text-indent: 0pt;line-height: 8pt;text-align: left;">Senior Vice President, Worldwide Operations</p></td></tr><tr style="height:18pt"><td style="width:167pt" bgcolor="#CCEDFF"><p class="s5" style="text-indent: 0pt;text-align: left;">Krishna Rangasayee</p></td><td style="width:115pt" bgcolor="#CCEDFF"><p class="s5" style="padding-right: 7pt;text-indent: 0pt;text-align: right;">43</p></td><td style="width:246pt" bgcolor="#CCEDFF"><p class="s5" style="padding-left: 7pt;padding-right: 10pt;text-indent: 0pt;line-height: 9pt;text-align: left;">Senior Vice President, and General Manager, Communications Business Unit</p></td></tr><tr style="height:9pt"><td style="width:167pt"><p class="s5" style="text-indent: 0pt;line-height: 8pt;text-align: left;">Vincent L. Tong</p></td><td style="width:115pt"><p class="s5" style="padding-right: 7pt;text-indent: 0pt;line-height: 8pt;text-align: right;">50</p></td><td style="width:246pt"><p class="s5" style="padding-left: 7pt;text-indent: 0pt;line-height: 8pt;text-align: left;">Senior Vice President, Worldwide Quality and New Product Introductions</p></td></tr><tr style="height:9pt"><td style="width:167pt" bgcolor="#CCEDFF"><p class="s5" style="text-indent: 0pt;line-height: 8pt;text-align: left;">Frank A. Tornaghi</p></td><td style="width:115pt" bgcolor="#CCEDFF"><p class="s5" style="padding-right: 7pt;text-indent: 0pt;line-height: 8pt;text-align: right;">57</p></td><td style="width:246pt" bgcolor="#CCEDFF"><p class="s5" style="padding-left: 7pt;text-indent: 0pt;line-height: 8pt;text-align: left;">Senior Vice President, Worldwide Sales</p></td></tr></table><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">There are no family relationships among the executive officers of the Company or the Board of Directors.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Moshe N. Gavrielov <span class="p">joined the Company in January 2008 as President and CEO and was appointed to the Board of Directors in February 2008. Prior to joining the Company, Mr. Gavrielov served at Cadence Design Systems, Inc., an electronic design automation company, as Executive Vice President and General Manager of the Verification Division from April 2005 through November 2007. Mr. Gavrielov served as CEO of Verisity Ltd., an electronic design automation company, from March 1998 to April 2005 prior to its acquisition by Cadence Design Systems, Inc. Prior to joining Verisity, Mr. Gavrielov spent nearly 10 years at LSI Corporation (formerly LSI Logic Corporation), a semiconductor manufacturer, in a variety of executive management positions, including Executive Vice President of the Products Group, Senior Vice President and General Manager of International Marketing and Sales and Senior Vice President and General Manager of LSI Logic Europe plc. Prior to joining LSI Corporation, Mr. Gavrielov held various engineering and engineering management positions at Digital Equipment Corporation and National Semiconductor Corporation.</span></h1><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Steven L. Glaser <span class="p">joined the Company in January 2011 as Corporate Vice President, Strategic Planning. In April 2012, Mr. Glaser was promoted to his current position of Senior Vice President, Corporate Strategy and Marketing. Prior to joining the Company, Mr. Glaser held various senior positions in Cadence Design Systems between April 2005 and January 2011, including Corporate Vice President of Strategic Development and Corporate Vice President of Marketing for the Verification Division. From June 2003 to April 2005, he served as Senior Vice President of Marketing at Verisity Ltd. Prior to that, Mr. Glaser held various senior business and technical positions at companies in the semiconductor and electronic design automation industries.</span></h1><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Scott R. Hover-Smoot <span class="p">joined the Company in October 2007 as Vice President, General Counsel and Secretary. From November 2001 to October 2007, Mr. Hover- Smoot served as Regional Counsel and Director of Legal Operations with TSMC, an independent semiconductor foundry. He served as Vice President and General Counsel of California Micro Devices Corporation, a provider of application-specific protection devices and display electronics devices from June 1994 to November 2001. Prior to joining California Micro Devices Corporation, Mr. Hover-Smoot spent over 20 years working in law firms including Berliner-Cohen, Flehr, Hohbach, Test, Albritton &amp; Herbert and Lyon &amp; Lyon.</span></h1><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Jon A. Olson <span class="p">joined the Company in June 2005 as Vice President, Finance and CFO. Mr. Olson assumed his current position of Senior Vice President, Finance and CFO in August 2006. Prior to joining the Company, Mr. Olson spent more than 25 years at Intel Corporation, a semiconductor chip maker, serving in a variety of positions, including Vice President, Finance and Enterprise Services, Director of Finance.</span></h1><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 255pt;text-indent: 0pt;text-align: center;">11</p><h1 style="padding-top: 4pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">Victor Peng <span class="p">joined the Company in April 2008 as Senior Vice President, Silicon Engineering Group and became Senior Vice President, Programmable Platforms Development in November 2008. In April 2012, Mr. Peng assumed his current position of Senior Vice President, Programmable Platforms Group. Prior to joining the Company, Mr. Peng served as Corporate Vice President, Graphics Products Group at Advanced Micro Devices (AMD), a provider of processing solutions, from November 2005 to April 2008. Prior to joining AMD, Mr. Peng served in a variety of executive engineering positions at companies in the semiconductor and processor industries.</span></h1><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Raja G. Petrakian <span class="p">joined the Company in October 1995 and has served in a number of key roles within Operations, including Senior Director of Supply Chain Management and Vice President of Supply Chain Management. Dr. Petrakian assumed his current position of Senior Vice President, Worldwide Operations in March 2009. Prior to joining Xilinx, Dr. Petrakian spent more than three years at the IBM T.J. Research Center serving as a research staff member in the Manufacturing Research Department.</span></h1><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Krishna Rangasayee <span class="p">joined the Company in July 1999 and has served in a number of key roles, including as Senior Director of Vertical Markets and Partnerships from November 2005 through June 2008. He then served as the Vice President of Strategic Planning from July 2008 through September 2010 and was promoted to the rank of Corporate Vice President for the same function. Mr. Rangasayee assumed the position of Corporate Vice President and General Manager, Communications Business Unit in October 2010. Mr. Rangasayee was promoted to his current position of Senior Vice President, and General Manager, Communications Business Unit in April 2012. Prior to joining Xilinx, Mr. Rangasayee held various positions at Altera, a provider of programmable logic solutions, and Cypress Semiconductor, a semiconductor company.</span></h1><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Vincent L. Tong <span class="p">joined the Company in May 1990 and has served in a number of key roles, including Vice President of Product Technology and as Vice President, Worldwide Quality and Reliability. In April 2008, he assumed his current position of Senior Vice President, Worldwide Quality and New Product Introductions and assumed the additional role of Executive Leader, Asia Pacific in October 2011. Prior to joining the Company, Mr. Tong served in a variety of engineering positions at Monolithic Memories, a producer of logic devices, and AMD. Mr. Tong serves on the board of the Global Semiconductor Alliance, a non-profit semiconductor organization.</span></h1><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Frank A. Tornaghi <span class="p">joined the Company in February 2008 as Vice President, Worldwide Sales and assumed his current position of Senior Vice President, Worldwide Sales in April 2008. Prior to joining the Company, Mr. Tornaghi spent 22 years at LSI Corporation. Mr. Tornaghi acted as an independent consultant from April 2006 until he joined the Company. He served as Executive Vice President, Worldwide Sales at LSI Corporation from July 2001 to April 2006 and as Vice President, North America Sales, from May 1993 to July 2001. From 1984 until May 1993, Mr. Tornaghi held various management positions in sales at LSI Corporation.</span></h1><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Additional Information</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;"><a href="http://www.investor.xilinx.com/" class="s3" target="_blank">We make available, via a link through our investor relations website located at</a><a href="http://www.investor.xilinx.com/" class="a" target="_blank">www.investor.xilinx.com</a><a href="http://www.sec.gov/" class="s3" target="_blank">, access to our Annual Report on Form 10-K, quarterly reports on Form 10-Q, current reports on Form 8-K and any amendments to those reports filed or furnished pursuant to Section 13(a) or 15(d) of the U.S. Securities Exchange Act of 1934, as amended (Exchange Act) as soon as reasonably practicable after they are electronically filed with or furnished to the Securities and Exchange Commission (SEC). All such filings on our investor relations website are available free of charge. Printed copies of these documents are also available to stockholders without charge, upon written request directed to Xilinx, Inc., Attn: Investor Relations, 2100 Logic Drive, San Jose, CA 95124. Further, a copy of this Annual Report on Form 10-K is located at the SEC’s Public Reference Room at 100 F Street, N.E., Washington, D.C. 20549. Information on the operation of the Public Reference Room can be obtained by calling the SEC at 1-800-SEC-0330. The SEC maintains an Internet site that contains reports, proxy and information statements and other information regarding our filings at </a><a href="http://www.sec.gov/" class="a" target="_blank">http://www.sec.gov</a>. The content on any website referred to in this filing is not incorporated by reference into this filing unless expressly noted otherwise.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Additional information required by this Item 1 is incorporated by reference to the section captioned “Net Revenues—Net Revenues by Geography” in Item 7. “Management’s Discussion and Analysis of Financial Condition and Results of Operations” and to “Note 17. Segment Information” to our consolidated financial statements, included in Item 8. “Financial Statements and Supplementary Data.”</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">This annual report includes trademarks and service marks of Xilinx and other companies that are unregistered and registered in the U.S. and other countries.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 255pt;text-indent: 0pt;text-align: center;">12</p><h1 style="padding-top: 4pt;padding-left: 5pt;text-indent: 0pt;text-align: left;">ITEM 1A. RISK FACTORS</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">The following risk factors and other information included in this Annual Report on Form 10-K should be carefully considered. The risks and uncertainties described below are not the only risks to the Company. Additional risks and uncertainties not presently known to the Company or that the Company’s management currently deems immaterial also may impair its business operations. If any of the risks described below were to occur, our business, financial condition, operating results and cash flows could be materially adversely affected.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Our success depends on our ability to develop and introduce new products and failure to do so would have a material adverse impact on our financial condition and results of operations.</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Our success depends in large part on our ability to develop and introduce new products that address customer requirements and compete effectively on the basis of price, density, functionality, power consumption and performance. The success of new product introductions is dependent upon several factors, including:</p></li><li style="padding-top: 4pt;padding-left: 25pt;text-indent: -15pt;text-align: left;"><p style="display: inline;">timely completion of new product designs;</p></li><li style="padding-top: 5pt;padding-left: 25pt;text-indent: -15pt;text-align: left;"><p style="display: inline;">ability to generate new design opportunities and design wins;</p></li><li style="padding-top: 5pt;padding-left: 25pt;text-indent: -15pt;text-align: left;"><p style="display: inline;">availability of specialized field application engineering resources supporting demand creation and customer adoption of new products;</p></li><li style="padding-top: 5pt;padding-left: 25pt;text-indent: -15pt;text-align: left;"><p style="display: inline;">ability to utilize advanced manufacturing process technologies on circuit geometries of 28-nm and smaller;</p></li><li style="padding-top: 5pt;padding-left: 25pt;text-indent: -15pt;text-align: left;"><p style="display: inline;">achieving acceptable yields;</p></li><li style="padding-top: 5pt;padding-left: 25pt;text-indent: -15pt;text-align: left;"><p style="display: inline;">ability to obtain adequate production capacity from our wafer foundries and assembly and test subcontractors;</p></li><li style="padding-top: 5pt;padding-left: 25pt;text-indent: -15pt;text-align: left;"><p style="display: inline;">ability to obtain advanced packaging;</p></li><li style="padding-top: 5pt;padding-left: 25pt;text-indent: -15pt;text-align: left;"><p style="display: inline;">availability of supporting software design tools;</p></li><li style="padding-top: 5pt;padding-left: 25pt;text-indent: -15pt;text-align: left;"><p style="display: inline;">utilization of predefined IP of logic;</p></li><li style="padding-top: 5pt;padding-left: 25pt;text-indent: -15pt;text-align: left;"><p style="display: inline;">customer acceptance of advanced features in our new products; and</p></li><li style="padding-top: 5pt;padding-left: 25pt;text-indent: -15pt;text-align: left;"><p style="display: inline;">market acceptance of our customers’ products.</p></li></ul><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Our product development efforts may not be successful, our new products may not achieve industry acceptance and we may not achieve the necessary volume of production that would lead to further per unit cost reductions. Revenues relating to our mature products are expected to decline in the future, which is normal for our product life cycles. As a result, we may be increasingly dependent on revenues derived from design wins for our newer products as well as anticipated cost reductions in the manufacture of our current products. We rely primarily on obtaining yield improvements and corresponding cost reductions in the manufacture of existing products, and on introducing new products that incorporate advanced features and other price/performance factors that enable us to increase revenues while maintaining consistent margins. To the extent that such cost reductions and new product introductions do not occur in a timely manner, or to the extent that our products do not achieve market acceptance at prices with higher margins, our financial condition and results of operations could be materially adversely affected.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><h1 style="padding-left: 5pt;text-indent: 0pt;text-align: left;">We rely on independent foundries for the manufacture of all of our products and a manufacturing problem or insufficient foundry capacity could adversely affect our operations.</h1><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-left: 5pt;text-indent: 0pt;text-align: left;">Most of our wafers are manufactured in Taiwan by UMC, and we have additional supply from Toshiba in Japan. In addition, the wafers for our older products are manufactured in Japan by Seiko Epson Corporation. The wafers for our newest products are manufactured in Taiwan by TSMC and in South Korea by Samsung. Terms with respect to the volume and timing of wafer production and the pricing of wafers produced by the semiconductor foundries are determined by periodic negotiations between Xilinx and these wafer foundries, which usually result in short-term agreements that do not provide for long-term supply or allocation commitments. We are dependent on these foundries, especially UMC, which supplies the substantial majority of our wafers. We rely on UMC and our other foundries to produce wafers with competitive performance attributes. Therefore, the foundries must be able to transition to advanced manufacturing process technologies and increased wafer sizes, produce wafers at acceptable yields and deliver them in a timely manner. We cannot guarantee that the foundries that supply our wafers will not experience manufacturing problems, including delays in the realization of advanced manufacturing process technologies or difficulties due to limitations of new and existing process technologies. Furthermore, we cannot guarantee the foundries will be able to manufacture sufficient quantities of our products or continue to manufacture a product for the full life of the product. In addition, weak economic conditions may adversely impact the financial health and viability of the foundries and result in their insolvency or their inability to meet their commitments to us. For example, in the first quarter of fiscal 2010, we experienced supply shortages due to the difficulties encountered by the foundries when they had to rapidly increase their production capacities from low utilization levels to high utilization levels because of an unexpected increase in demand. In the fourth quarter of fiscal 2010 and first nine months of fiscal 2011, we also experienced supply shortages due to very strong demand for our products and a surge in demand for semiconductors in general, which led to tightening of foundry capacity across the industry. The insolvency of a foundry or any significant manufacturing problem or insufficient foundry capacity would disrupt our operations and negatively impact our financial condition and results of operations.</p><p style="text-indent: 0pt;text-align: left;"><br/></p><p style="padding-top: 5pt;padding-left: 255pt;text-indent: 0pt;text-align: center;">13</p></body></html>
