set -tmpdir /home/users/joshdelg/ee180/lab4/hw/zed/synthesis/xst_temp_dir/
run
-opt_mode speed
-netlist_hierarchy as_optimized
-opt_level 1
-p xc7z020clg484-1
-top system_util_vector_logic_0_wrapper
-ifmt MIXED
-ifn system_util_vector_logic_0_wrapper_xst.prj
-ofn ../implementation/system_util_vector_logic_0_wrapper.ngc
-hierarchy_separator /
-iobuf NO
-sd {../implementation}
-vlgincdir {"/home/users/joshdelg/ee180/lab4/hw/zed/pcores/" "/home/users/joshdelg/ee180/lab4/hw/zed_lib/edk/pcores/" "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxBFMinterface/pcores/" "/cad/xilinx/14.7/ISE_DS/EDK/hw/XilinxProcessorIPLib/pcores/" }
