INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/U.I.U.C/FA24/ECE385/final_project/final_project/final_project.srcs/sources_1/imports/On-Chip Memory/ram.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frameRAM
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/U.I.U.C/FA24/ECE385/final_project/final_project/final_project.srcs/sim_1/new/testbench.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
