###############################################################
#  Generated by:      Cadence Encounter 09.11-s084_1
#  OS:                Linux x86_64(Host ID ee215lnx06.ecn.purdue.edu)
#  Generated on:      Tue Dec 15 23:35:31 2015
#  Command:           optDesign -postCTS -hold
###############################################################
Path 1: MET Hold Check with Pin I0/receiveTOP/CNYS2/Q2_reg/CLK 
Endpoint:   I0/receiveTOP/CNYS2/Q2_reg/D (v) checked with  leading edge of 'clk'
Beginpoint: I0/receiveTOP/CNYS2/Q1_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.869
+ Hold                          0.076
+ Phase Shift                   0.000
= Required Time                 0.945
  Arrival Time                  1.401
  Slack Time                    0.457
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                            |                |        |       |       |  Time   |   Time   | 
     |----------------------------+----------------+--------+-------+-------+---------+----------| 
     |                            | clk ^          |        | 0.161 |       |   0.100 |   -0.357 | 
     | U7                         | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -0.202 | 
     | nclk__L1_I0                | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |    0.122 | 
     | nclk__L2_I2                | A v -> Y ^     | INVX8  | 0.272 | 0.277 |   0.856 |    0.400 | 
     | I0/receiveTOP/CNYS2/Q1_reg | CLK ^ -> Q v   | DFFSR  | 0.093 | 0.545 |   1.401 |    0.945 | 
     | I0/receiveTOP/CNYS2/Q2_reg | D v            | DFFSR  | 0.093 | 0.000 |   1.401 |    0.945 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                            |                |        |       |       |  Time   |   Time   | 
     |----------------------------+----------------+--------+-------+-------+---------+----------| 
     |                            | clk ^          |        | 0.161 |       |   0.100 |    0.557 | 
     | U7                         | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    0.711 | 
     | nclk__L1_I0                | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |    1.035 | 
     | nclk__L2_I2                | A v -> Y ^     | INVX8  | 0.272 | 0.277 |   0.856 |    1.313 | 
     | I0/receiveTOP/CNYS2/Q2_reg | CLK ^          | DFFSR  | 0.276 | 0.013 |   0.869 |    1.326 | 
     +-------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin I0/receiveTOP/CNYS1/Q2_reg/CLK 
Endpoint:   I0/receiveTOP/CNYS1/Q2_reg/D (v) checked with  leading edge of 'clk'
Beginpoint: I0/receiveTOP/CNYS1/Q1_reg/Q (v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.904
+ Hold                          0.075
+ Phase Shift                   0.000
= Required Time                 0.979
  Arrival Time                  1.438
  Slack Time                    0.459
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                            |                |        |       |       |  Time   |   Time   | 
     |----------------------------+----------------+--------+-------+-------+---------+----------| 
     |                            | clk ^          |        | 0.161 |       |   0.100 |   -0.359 | 
     | U7                         | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -0.205 | 
     | nclk__L1_I1                | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |    0.109 | 
     | nclk__L2_I6                | A v -> Y ^     | INVX8  | 0.293 | 0.318 |   0.886 |    0.427 | 
     | I0/receiveTOP/CNYS1/Q1_reg | CLK ^ -> Q v   | DFFSR  | 0.091 | 0.552 |   1.437 |    0.979 | 
     | I0/receiveTOP/CNYS1/Q2_reg | D v            | DFFSR  | 0.091 | 0.000 |   1.438 |    0.979 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance          |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                            |                |        |       |       |  Time   |   Time   | 
     |----------------------------+----------------+--------+-------+-------+---------+----------| 
     |                            | clk ^          |        | 0.161 |       |   0.100 |    0.559 | 
     | U7                         | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    0.713 | 
     | nclk__L1_I1                | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |    1.026 | 
     | nclk__L2_I6                | A v -> Y ^     | INVX8  | 0.293 | 0.318 |   0.886 |    1.344 | 
     | I0/receiveTOP/CNYS1/Q2_reg | CLK ^          | DFFSR  | 0.302 | 0.018 |   0.904 |    1.362 | 
     +-------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin I0/SD/eDetect/cur_d_edge_reg/CLK 
Endpoint:   I0/SD/eDetect/cur_d_edge_reg/D  (v) checked with  leading edge of 
'clk'
Beginpoint: I0/SD/eDetect/past_d_plus_reg/Q (^) triggered by  leading edge of 
'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.870
+ Hold                          0.071
+ Phase Shift                   0.000
= Required Time                 0.941
  Arrival Time                  1.608
  Slack Time                    0.668
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |           Instance            |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                               |                |        |       |       |  Time   |   Time   | 
     |-------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                               | clk ^          |        | 0.161 |       |   0.100 |   -0.568 | 
     | U7                            | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -0.413 | 
     | nclk__L1_I0                   | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |   -0.089 | 
     | nclk__L2_I2                   | A v -> Y ^     | INVX8  | 0.272 | 0.277 |   0.856 |    0.189 | 
     | I0/SD/eDetect/past_d_plus_reg | CLK ^ -> Q ^   | DFFSR  | 0.199 | 0.568 |   1.424 |    0.757 | 
     | I0/SD/eDetect/U5              | A ^ -> Y v     | XOR2X1 | 0.117 | 0.184 |   1.608 |    0.940 | 
     | I0/SD/eDetect/cur_d_edge_reg  | D v            | DFFSR  | 0.117 | 0.000 |   1.608 |    0.941 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance           |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                              |                |        |       |       |  Time   |   Time   | 
     |------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                              | clk ^          |        | 0.161 |       |   0.100 |    0.768 | 
     | U7                           | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    0.922 | 
     | nclk__L1_I0                  | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |    1.246 | 
     | nclk__L2_I2                  | A v -> Y ^     | INVX8  | 0.272 | 0.277 |   0.856 |    1.524 | 
     | I0/SD/eDetect/cur_d_edge_reg | CLK ^          | DFFSR  | 0.276 | 0.014 |   0.870 |    1.538 | 
     +---------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin I0/receiveTOP/EDT/cur_d_edge_reg/CLK 
Endpoint:   I0/receiveTOP/EDT/cur_d_edge_reg/D  (v) checked with  leading edge 
of 'clk'
Beginpoint: I0/receiveTOP/EDT/past_d_plus_reg/Q (^) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.906
+ Hold                          0.069
+ Phase Shift                   0.000
= Required Time                 0.975
  Arrival Time                  1.655
  Slack Time                    0.680
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance              |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                   |                |        |       |       |  Time   |   Time   | 
     |-----------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                   | clk ^          |        | 0.161 |       |   0.100 |   -0.580 | 
     | U7                                | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -0.426 | 
     | nclk__L1_I1                       | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |   -0.113 | 
     | nclk__L2_I6                       | A v -> Y ^     | INVX8  | 0.293 | 0.318 |   0.886 |    0.205 | 
     | I0/receiveTOP/EDT/past_d_plus_reg | CLK ^ -> Q ^   | DFFSR  | 0.200 | 0.582 |   1.467 |    0.787 | 
     | I0/receiveTOP/EDT/U5              | A ^ -> Y v     | XOR2X1 | 0.121 | 0.187 |   1.655 |    0.974 | 
     | I0/receiveTOP/EDT/cur_d_edge_reg  | D v            | DFFSR  | 0.121 | 0.000 |   1.655 |    0.975 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                  |                |        |       |       |  Time   |   Time   | 
     |----------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                  | clk ^          |        | 0.161 |       |   0.100 |    0.780 | 
     | U7                               | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    0.934 | 
     | nclk__L1_I1                      | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |    1.248 | 
     | nclk__L2_I6                      | A v -> Y ^     | INVX8  | 0.293 | 0.318 |   0.886 |    1.566 | 
     | I0/receiveTOP/EDT/cur_d_edge_reg | CLK ^          | DFFSR  | 0.303 | 0.020 |   0.906 |    1.586 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin I0/receiveTOP/BST/\cur_state_reg[1] /CLK 
Endpoint:   I0/receiveTOP/BST/\cur_state_reg[1] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: I0/receiveTOP/BST/ONES/cur_flag_reg/Q  (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.891
+ Hold                          0.072
+ Phase Shift                   0.000
= Required Time                 0.963
  Arrival Time                  1.686
  Slack Time                    0.723
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                |         |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                     | clk ^          |         | 0.161 |       |   0.100 |   -0.623 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC  | 0.113 | 0.154 |   0.254 |   -0.469 | 
     | nclk__L1_I1                         | A ^ -> Y v     | INVX8   | 0.387 | 0.313 |   0.567 |   -0.156 | 
     | nclk__L2_I9                         | A v -> Y ^     | INVX8   | 0.296 | 0.318 |   0.885 |    0.162 | 
     | I0/receiveTOP/BST/ONES/cur_flag_reg | CLK ^ -> Q v   | DFFSR   | 0.125 | 0.571 |   1.456 |    0.733 | 
     | I0/receiveTOP/BST/U7                | A v -> Y ^     | INVX2   | 0.115 | 0.115 |   1.571 |    0.848 | 
     | I0/receiveTOP/BST/U12               | A ^ -> Y v     | OAI21X1 | 0.107 | 0.115 |   1.685 |    0.962 | 
     | I0/receiveTOP/BST/\cur_state_reg[1] | D v            | DFFSR   | 0.107 | 0.000 |   1.686 |    0.963 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                     |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                     | clk ^          |        | 0.161 |       |   0.100 |    0.823 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    0.977 | 
     | nclk__L1_I1                         | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |    1.290 | 
     | nclk__L2_I9                         | A v -> Y ^     | INVX8  | 0.296 | 0.318 |   0.885 |    1.608 | 
     | I0/receiveTOP/BST/\cur_state_reg[1] | CLK ^          | DFFSR  | 0.301 | 0.006 |   0.891 |    1.614 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin I0/transmit/STOP_CLOCK_GEN/\cur_state_reg[1] /
CLK 
Endpoint:   I0/transmit/STOP_CLOCK_GEN/\cur_state_reg[1] /D  (v) checked with  
leading edge of 'clk'
Beginpoint: I0/transmit/STOP_CLOCK_GEN/CLOCKS/cur_flag_reg/Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.900
+ Hold                          0.075
+ Phase Shift                   0.000
= Required Time                 0.975
  Arrival Time                  1.703
  Slack Time                    0.728
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                |                |         |       |       |  Time   |   Time   | 
     |------------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                                | clk ^          |         | 0.161 |       |   0.100 |   -0.628 | 
     | U7                                             | YPAD ^ -> DI ^ | PADINC  | 0.113 | 0.154 |   0.254 |   -0.474 | 
     | nclk__L1_I1                                    | A ^ -> Y v     | INVX8   | 0.387 | 0.313 |   0.567 |   -0.161 | 
     | nclk__L2_I8                                    | A v -> Y ^     | INVX8   | 0.313 | 0.328 |   0.895 |    0.167 | 
     | I0/transmit/STOP_CLOCK_GEN/CLOCKS/cur_flag_reg | CLK ^ -> Q ^   | DFFSR   | 0.124 | 0.517 |   1.412 |    0.684 | 
     | I0/transmit/STOP_CLOCK_GEN/U13                 | A ^ -> Y v     | INVX2   | 0.080 | 0.082 |   1.495 |    0.767 | 
     | I0/transmit/STOP_CLOCK_GEN/U15                 | A v -> Y ^     | NAND2X1 | 0.118 | 0.115 |   1.610 |    0.882 | 
     | I0/transmit/STOP_CLOCK_GEN/U14                 | C ^ -> Y v     | OAI21X1 | 0.105 | 0.092 |   1.703 |    0.974 | 
     | I0/transmit/STOP_CLOCK_GEN/\cur_state_reg[1]   | D v            | DFFSR   | 0.105 | 0.000 |   1.703 |    0.975 | 
     +----------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                              |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                              | clk ^          |        | 0.161 |       |   0.100 |    0.828 | 
     | U7                                           | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    0.982 | 
     | nclk__L1_I1                                  | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |    1.296 | 
     | nclk__L2_I8                                  | A v -> Y ^     | INVX8  | 0.313 | 0.328 |   0.895 |    1.623 | 
     | I0/transmit/STOP_CLOCK_GEN/\cur_state_reg[1] | CLK ^          | DFFSR  | 0.317 | 0.005 |   0.900 |    1.628 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin I0/receiveTOP/BST/ONES/\cur_count_reg[3] /CLK 
Endpoint:   I0/receiveTOP/BST/ONES/\cur_count_reg[3] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/receiveTOP/BST/ONES/\cur_count_reg[3] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.905
+ Hold                          0.067
+ Phase Shift                   0.000
= Required Time                 0.972
  Arrival Time                  1.733
  Slack Time                    0.761
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                          |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                          | clk ^          |        | 0.161 |       |   0.100 |   -0.661 | 
     | U7                                       | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -0.507 | 
     | nclk__L1_I1                              | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |   -0.194 | 
     | nclk__L2_I6                              | A v -> Y ^     | INVX8  | 0.293 | 0.318 |   0.886 |    0.124 | 
     | I0/receiveTOP/BST/ONES/\cur_count_reg[3] | CLK ^ -> Q ^   | DFFSR  | 0.235 | 0.606 |   1.491 |    0.730 | 
     | I0/receiveTOP/BST/ONES/U38               | S ^ -> Y v     | MUX2X1 | 0.130 | 0.242 |   1.733 |    0.972 | 
     | I0/receiveTOP/BST/ONES/\cur_count_reg[3] | D v            | DFFSR  | 0.130 | 0.000 |   1.733 |    0.972 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                          |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                          | clk ^          |        | 0.161 |       |   0.100 |    0.861 | 
     | U7                                       | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    1.015 | 
     | nclk__L1_I1                              | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |    1.328 | 
     | nclk__L2_I6                              | A v -> Y ^     | INVX8  | 0.293 | 0.318 |   0.886 |    1.647 | 
     | I0/receiveTOP/BST/ONES/\cur_count_reg[3] | CLK ^          | DFFSR  | 0.303 | 0.020 |   0.905 |    1.666 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin I0/transmit/TCU/\reg_data_reg[6] /CLK 
Endpoint:   I0/transmit/TCU/\reg_data_reg[6] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: I0/transmit/TCU/\reg_data_reg[6] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.899
+ Hold                          0.077
+ Phase Shift                   0.000
= Required Time                 0.976
  Arrival Time                  1.758
  Slack Time                    0.782
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                |         |       |       |  Time   |   Time   | 
     |----------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                  | clk ^          |         | 0.161 |       |   0.100 |   -0.682 | 
     | U7                               | YPAD ^ -> DI ^ | PADINC  | 0.113 | 0.154 |   0.254 |   -0.528 | 
     | nclk__L1_I1                      | A ^ -> Y v     | INVX8   | 0.387 | 0.313 |   0.567 |   -0.215 | 
     | nclk__L2_I5                      | A v -> Y ^     | INVX8   | 0.292 | 0.308 |   0.876 |    0.094 | 
     | I0/transmit/TCU/\reg_data_reg[6] | CLK ^ -> Q v   | DFFSR   | 0.254 | 0.684 |   1.560 |    0.778 | 
     | I0/transmit/TCU/U93              | A v -> Y ^     | INVX2   | 0.109 | 0.111 |   1.670 |    0.888 | 
     | I0/transmit/TCU/U95              | B ^ -> Y v     | OAI21X1 | 0.083 | 0.087 |   1.757 |    0.976 | 
     | I0/transmit/TCU/\reg_data_reg[6] | D v            | DFFSR   | 0.083 | 0.000 |   1.758 |    0.976 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                  |                |        |       |       |  Time   |   Time   | 
     |----------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                  | clk ^          |        | 0.161 |       |   0.100 |    0.882 | 
     | U7                               | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    1.036 | 
     | nclk__L1_I1                      | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |    1.349 | 
     | nclk__L2_I5                      | A v -> Y ^     | INVX8  | 0.292 | 0.308 |   0.876 |    1.658 | 
     | I0/transmit/TCU/\reg_data_reg[6] | CLK ^          | DFFSR  | 0.302 | 0.023 |   0.899 |    1.681 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin I0/receiveTOP/SRG/FSS/\out_tmp_reg[7] /CLK 
Endpoint:   I0/receiveTOP/SRG/FSS/\out_tmp_reg[7] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: I0/receiveTOP/SRG/FSS/\out_tmp_reg[7] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.904
+ Hold                          0.075
+ Phase Shift                   0.000
= Required Time                 0.979
  Arrival Time                  1.763
  Slack Time                    0.785
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------+ 
     |               Instance                |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                       |                |         |       |       |  Time   |   Time   | 
     |---------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                       | clk ^          |         | 0.161 |       |   0.100 |   -0.685 | 
     | U7                                    | YPAD ^ -> DI ^ | PADINC  | 0.113 | 0.154 |   0.254 |   -0.531 | 
     | nclk__L1_I1                           | A ^ -> Y v     | INVX8   | 0.387 | 0.313 |   0.567 |   -0.217 | 
     | nclk__L2_I9                           | A v -> Y ^     | INVX8   | 0.296 | 0.318 |   0.885 |    0.101 | 
     | I0/receiveTOP/SRG/FSS/\out_tmp_reg[7] | CLK ^ -> Q v   | DFFSR   | 0.204 | 0.641 |   1.526 |    0.742 | 
     | I0/receiveTOP/SRG/FSS/U5              | A v -> Y ^     | INVX2   | 0.137 | 0.142 |   1.668 |    0.884 | 
     | I0/receiveTOP/SRG/FSS/U17             | B ^ -> Y v     | OAI21X1 | 0.096 | 0.094 |   1.763 |    0.978 | 
     | I0/receiveTOP/SRG/FSS/\out_tmp_reg[7] | D v            | DFFSR   | 0.096 | 0.000 |   1.763 |    0.979 | 
     +-------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                       |                |        |       |       |  Time   |   Time   | 
     |---------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                       | clk ^          |        | 0.161 |       |   0.100 |    0.885 | 
     | U7                                    | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    1.039 | 
     | nclk__L1_I1                           | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |    1.352 | 
     | nclk__L2_I9                           | A v -> Y ^     | INVX8  | 0.296 | 0.318 |   0.885 |    1.670 | 
     | I0/receiveTOP/SRG/FSS/\out_tmp_reg[7] | CLK ^          | DFFSR  | 0.305 | 0.019 |   0.904 |    1.689 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin I0/transmit/SHIFT_REGISTER/\Q_out_reg[2] /CLK 
Endpoint:   I0/transmit/SHIFT_REGISTER/\Q_out_reg[2] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/transmit/SHIFT_REGISTER/\Q_out_reg[2] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.889
+ Hold                          0.075
+ Phase Shift                   0.000
= Required Time                 0.964
  Arrival Time                  1.761
  Slack Time                    0.798
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                |         |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                          | clk ^          |         | 0.161 |       |   0.100 |   -0.698 | 
     | U7                                       | YPAD ^ -> DI ^ | PADINC  | 0.113 | 0.154 |   0.254 |   -0.543 | 
     | nclk__L1_I1                              | A ^ -> Y v     | INVX8   | 0.387 | 0.313 |   0.567 |   -0.230 | 
     | nclk__L2_I5                              | A v -> Y ^     | INVX8   | 0.292 | 0.308 |   0.876 |    0.078 | 
     | I0/transmit/SHIFT_REGISTER/\Q_out_reg[2] | CLK ^ -> Q v   | DFFSR   | 0.230 | 0.655 |   1.531 |    0.734 | 
     | I0/transmit/SHIFT_REGISTER/U36           | A v -> Y ^     | AOI22X1 | 0.141 | 0.163 |   1.694 |    0.897 | 
     | I0/transmit/SHIFT_REGISTER/U38           | A ^ -> Y v     | NAND2X1 | 0.092 | 0.067 |   1.761 |    0.964 | 
     | I0/transmit/SHIFT_REGISTER/\Q_out_reg[2] | D v            | DFFSR   | 0.092 | 0.000 |   1.761 |    0.964 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                          |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                          | clk ^          |        | 0.161 |       |   0.100 |    0.898 | 
     | U7                                       | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    1.052 | 
     | nclk__L1_I1                              | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |    1.365 | 
     | nclk__L2_I5                              | A v -> Y ^     | INVX8  | 0.292 | 0.308 |   0.876 |    1.673 | 
     | I0/transmit/SHIFT_REGISTER/\Q_out_reg[2] | CLK ^          | DFFSR  | 0.300 | 0.014 |   0.889 |    1.687 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin I0/transmit/TCU/\reg_data_reg[3] /CLK 
Endpoint:   I0/transmit/TCU/\reg_data_reg[3] /D           (v) checked with  
leading edge of 'clk'
Beginpoint: I0/transmit/CRC_GENERATOR/\out_tmp_reg[11] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.896
+ Hold                          0.070
+ Phase Shift                   0.000
= Required Time                 0.966
  Arrival Time                  1.772
  Slack Time                    0.806
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                            | clk ^          |         | 0.161 |       |   0.100 |   -0.706 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC  | 0.113 | 0.154 |   0.254 |   -0.552 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8   | 0.364 | 0.325 |   0.579 |   -0.228 | 
     | nclk__L2_I3                                | A v -> Y ^     | INVX8   | 0.289 | 0.302 |   0.881 |    0.074 | 
     | I0/transmit/CRC_GENERATOR/\out_tmp_reg[11] | CLK ^ -> Q v   | DFFSR   | 0.204 | 0.633 |   1.514 |    0.707 | 
     | I0/transmit/TCU/U83                        | A v -> Y ^     | NAND2X1 | 0.166 | 0.181 |   1.695 |    0.888 | 
     | I0/transmit/TCU/U88                        | A ^ -> Y v     | NAND3X1 | 0.115 | 0.077 |   1.772 |    0.965 | 
     | I0/transmit/TCU/\reg_data_reg[3]           | D v            | DFFSR   | 0.115 | 0.000 |   1.772 |    0.966 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                  |                |        |       |       |  Time   |   Time   | 
     |----------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                  | clk ^          |        | 0.161 |       |   0.100 |    0.906 | 
     | U7                               | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    1.061 | 
     | nclk__L1_I1                      | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |    1.374 | 
     | nclk__L2_I5                      | A v -> Y ^     | INVX8  | 0.292 | 0.308 |   0.876 |    1.682 | 
     | I0/transmit/TCU/\reg_data_reg[3] | CLK ^          | DFFSR  | 0.301 | 0.020 |   0.896 |    1.702 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin I0/transmit/SHIFT_REGISTER/\Q_out_reg[3] /CLK 
Endpoint:   I0/transmit/SHIFT_REGISTER/\Q_out_reg[3] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/transmit/SHIFT_REGISTER/\Q_out_reg[3] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.883
+ Hold                          0.073
+ Phase Shift                   0.000
= Required Time                 0.956
  Arrival Time                  1.763
  Slack Time                    0.807
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                |         |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                          | clk ^          |         | 0.161 |       |   0.100 |   -0.707 | 
     | U7                                       | YPAD ^ -> DI ^ | PADINC  | 0.113 | 0.154 |   0.254 |   -0.553 | 
     | nclk__L1_I1                              | A ^ -> Y v     | INVX8   | 0.387 | 0.313 |   0.567 |   -0.240 | 
     | nclk__L2_I5                              | A v -> Y ^     | INVX8   | 0.292 | 0.308 |   0.876 |    0.069 | 
     | I0/transmit/SHIFT_REGISTER/\Q_out_reg[3] | CLK ^ -> Q v   | DFFSR   | 0.234 | 0.651 |   1.527 |    0.720 | 
     | I0/transmit/SHIFT_REGISTER/U33           | A v -> Y ^     | AOI22X1 | 0.135 | 0.159 |   1.686 |    0.879 | 
     | I0/transmit/SHIFT_REGISTER/U35           | A ^ -> Y v     | NAND2X1 | 0.101 | 0.076 |   1.763 |    0.956 | 
     | I0/transmit/SHIFT_REGISTER/\Q_out_reg[3] | D v            | DFFSR   | 0.101 | 0.000 |   1.763 |    0.956 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                          |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                          | clk ^          |        | 0.161 |       |   0.100 |    0.907 | 
     | U7                                       | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    1.061 | 
     | nclk__L1_I1                              | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |    1.375 | 
     | nclk__L2_I5                              | A v -> Y ^     | INVX8  | 0.292 | 0.308 |   0.876 |    1.683 | 
     | I0/transmit/SHIFT_REGISTER/\Q_out_reg[3] | CLK ^          | DFFSR  | 0.297 | 0.007 |   0.883 |    1.690 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin I0/transmit/TCU/\reg_data_reg[2] /CLK 
Endpoint:   I0/transmit/TCU/\reg_data_reg[2] /D          (v) checked with  
leading edge of 'clk'
Beginpoint: I0/transmit/CRC_GENERATOR/\out_tmp_reg[2] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.887
+ Hold                          0.073
+ Phase Shift                   0.000
= Required Time                 0.960
  Arrival Time                  1.769
  Slack Time                    0.810
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                           |                |         |       |       |  Time   |   Time   | 
     |-------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                           | clk ^          |         | 0.161 |       |   0.100 |   -0.710 | 
     | U7                                        | YPAD ^ -> DI ^ | PADINC  | 0.113 | 0.154 |   0.254 |   -0.555 | 
     | nclk__L1_I1                               | A ^ -> Y v     | INVX8   | 0.387 | 0.313 |   0.567 |   -0.242 | 
     | nclk__L2_I5                               | A v -> Y ^     | INVX8   | 0.292 | 0.308 |   0.876 |    0.066 | 
     | I0/transmit/CRC_GENERATOR/\out_tmp_reg[2] | CLK ^ -> Q v   | DFFSR   | 0.225 | 0.658 |   1.534 |    0.724 | 
     | I0/transmit/TCU/U97                       | A v -> Y ^     | AOI22X1 | 0.160 | 0.156 |   1.690 |    0.880 | 
     | I0/transmit/TCU/U98                       | B ^ -> Y v     | NAND2X1 | 0.098 | 0.079 |   1.769 |    0.960 | 
     | I0/transmit/TCU/\reg_data_reg[2]          | D v            | DFFSR   | 0.098 | 0.000 |   1.769 |    0.960 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                  |                |        |       |       |  Time   |   Time   | 
     |----------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                  | clk ^          |        | 0.161 |       |   0.100 |    0.909 | 
     | U7                               | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    1.064 | 
     | nclk__L1_I1                      | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |    1.377 | 
     | nclk__L2_I5                      | A v -> Y ^     | INVX8  | 0.292 | 0.308 |   0.876 |    1.685 | 
     | I0/transmit/TCU/\reg_data_reg[2] | CLK ^          | DFFSR  | 0.299 | 0.011 |   0.887 |    1.696 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin I0/transmit/SHIFT_ENABLE_GEN/load_enable_gen/
\cur_count_reg[1] /CLK 
Endpoint:   I0/transmit/SHIFT_ENABLE_GEN/load_enable_gen/\cur_count_reg[1] /D 
(v) checked with  leading edge of 'clk'
Beginpoint: I0/transmit/SHIFT_ENABLE_GEN/load_enable_gen/\cur_count_reg[1] /Q 
(v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.906
+ Hold                          0.077
+ Phase Shift                   0.000
= Required Time                 0.983
  Arrival Time                  1.794
  Slack Time                    0.810
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                                    |                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                                    | clk ^          |         | 0.161 |       |   0.100 |   -0.710 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC  | 0.113 | 0.154 |   0.254 |   -0.556 | 
     | nclk__L1_I1                                        | A ^ -> Y v     | INVX8   | 0.387 | 0.313 |   0.567 |   -0.243 | 
     | nclk__L2_I8                                        | A v -> Y ^     | INVX8   | 0.313 | 0.328 |   0.895 |    0.085 | 
     | I0/transmit/SHIFT_ENABLE_GEN/load_enable_gen/\cur_ | CLK ^ -> Q v   | DFFSR   | 0.205 | 0.637 |   1.532 |    0.722 | 
     | count_reg[1]                                       |                |         |       |       |         |          | 
     | I0/transmit/SHIFT_ENABLE_GEN/load_enable_gen/U12   | A v -> Y ^     | INVX2   | 0.167 | 0.170 |   1.702 |    0.892 | 
     | I0/transmit/SHIFT_ENABLE_GEN/load_enable_gen/U42   | B ^ -> Y v     | OAI21X1 | 0.097 | 0.091 |   1.793 |    0.983 | 
     | I0/transmit/SHIFT_ENABLE_GEN/load_enable_gen/\cur_ | D v            | DFFSR   | 0.097 | 0.000 |   1.794 |    0.983 | 
     | count_reg[1]                                       |                |         |       |       |         |          | 
     +--------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                    | clk ^          |        | 0.161 |       |   0.100 |    0.910 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    1.064 | 
     | nclk__L1_I1                                        | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |    1.378 | 
     | nclk__L2_I8                                        | A v -> Y ^     | INVX8  | 0.313 | 0.328 |   0.895 |    1.705 | 
     | I0/transmit/SHIFT_ENABLE_GEN/load_enable_gen/\cur_ | CLK ^          | DFFSR  | 0.320 | 0.012 |   0.906 |    1.717 | 
     | count_reg[1]                                       |                |        |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin I0/transmit/TCU/\reg_data_reg[1] /CLK 
Endpoint:   I0/transmit/TCU/\reg_data_reg[1] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: I0/transmit/TCU/\reg_data_reg[1] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.899
+ Hold                          0.074
+ Phase Shift                   0.000
= Required Time                 0.973
  Arrival Time                  1.783
  Slack Time                    0.810
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                |         |       |       |  Time   |   Time   | 
     |----------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                  | clk ^          |         | 0.161 |       |   0.100 |   -0.710 | 
     | U7                               | YPAD ^ -> DI ^ | PADINC  | 0.113 | 0.154 |   0.254 |   -0.556 | 
     | nclk__L1_I1                      | A ^ -> Y v     | INVX8   | 0.387 | 0.313 |   0.567 |   -0.243 | 
     | nclk__L2_I5                      | A v -> Y ^     | INVX8   | 0.292 | 0.308 |   0.876 |    0.065 | 
     | I0/transmit/TCU/\reg_data_reg[1] | CLK ^ -> Q v   | DFFSR   | 0.268 | 0.694 |   1.570 |    0.760 | 
     | I0/transmit/TCU/U90              | A v -> Y ^     | INVX2   | 0.112 | 0.113 |   1.684 |    0.873 | 
     | I0/transmit/TCU/U92              | B ^ -> Y v     | OAI21X1 | 0.097 | 0.099 |   1.783 |    0.973 | 
     | I0/transmit/TCU/\reg_data_reg[1] | D v            | DFFSR   | 0.097 | 0.000 |   1.783 |    0.973 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                  |                |        |       |       |  Time   |   Time   | 
     |----------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                  | clk ^          |        | 0.161 |       |   0.100 |    0.910 | 
     | U7                               | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    1.064 | 
     | nclk__L1_I1                      | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |    1.378 | 
     | nclk__L2_I5                      | A v -> Y ^     | INVX8  | 0.292 | 0.308 |   0.876 |    1.686 | 
     | I0/transmit/TCU/\reg_data_reg[1] | CLK ^          | DFFSR  | 0.302 | 0.023 |   0.899 |    1.710 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin I0/transmit/CRC_GENERATOR/\out_tmp_reg[12] /
CLK 
Endpoint:   I0/transmit/CRC_GENERATOR/\out_tmp_reg[12] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/transmit/CRC_GENERATOR/\out_tmp_reg[11] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.895
+ Hold                          0.066
+ Phase Shift                   0.000
= Required Time                 0.961
  Arrival Time                  1.776
  Slack Time                    0.815
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |   -0.715 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -0.561 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |   -0.236 | 
     | nclk__L2_I3                                | A v -> Y ^     | INVX8  | 0.289 | 0.302 |   0.881 |    0.065 | 
     | I0/transmit/CRC_GENERATOR/\out_tmp_reg[11] | CLK ^ -> Q v   | DFFSR  | 0.204 | 0.633 |   1.514 |    0.699 | 
     | I0/transmit/CRC_GENERATOR/U30              | A v -> Y ^     | INVX2  | 0.145 | 0.149 |   1.663 |    0.848 | 
     | I0/transmit/CRC_GENERATOR/U31              | A ^ -> Y v     | MUX2X1 | 0.133 | 0.113 |   1.776 |    0.961 | 
     | I0/transmit/CRC_GENERATOR/\out_tmp_reg[12] | D v            | DFFSR  | 0.133 | 0.000 |   1.776 |    0.961 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.915 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    1.069 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |    1.394 | 
     | nclk__L2_I3                                | A v -> Y ^     | INVX8  | 0.289 | 0.302 |   0.881 |    1.696 | 
     | I0/transmit/CRC_GENERATOR/\out_tmp_reg[12] | CLK ^          | DFFSR  | 0.296 | 0.014 |   0.895 |    1.710 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin I0/receiveTOP/DCD/cur_stored_reg/CLK 
Endpoint:   I0/receiveTOP/DCD/cur_stored_reg/D (v) checked with  leading edge 
of 'clk'
Beginpoint: I0/receiveTOP/DCD/cur_stored_reg/Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.906
+ Hold                          0.075
+ Phase Shift                   0.000
= Required Time                 0.981
  Arrival Time                  1.803
  Slack Time                    0.822
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                |         |       |       |  Time   |   Time   | 
     |----------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                  | clk ^          |         | 0.161 |       |   0.100 |   -0.722 | 
     | U7                               | YPAD ^ -> DI ^ | PADINC  | 0.113 | 0.154 |   0.254 |   -0.568 | 
     | nclk__L1_I1                      | A ^ -> Y v     | INVX8   | 0.387 | 0.313 |   0.567 |   -0.254 | 
     | nclk__L2_I6                      | A v -> Y ^     | INVX8   | 0.293 | 0.318 |   0.886 |    0.064 | 
     | I0/receiveTOP/DCD/cur_stored_reg | CLK ^ -> Q v   | DFFSR   | 0.290 | 0.708 |   1.594 |    0.772 | 
     | I0/receiveTOP/DCD/U10            | A v -> Y ^     | INVX2   | 0.117 | 0.116 |   1.710 |    0.888 | 
     | I0/receiveTOP/DCD/U8             | B ^ -> Y v     | OAI21X1 | 0.090 | 0.092 |   1.802 |    0.980 | 
     | I0/receiveTOP/DCD/cur_stored_reg | D v            | DFFSR   | 0.090 | 0.000 |   1.803 |    0.981 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                  |                |        |       |       |  Time   |   Time   | 
     |----------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                  | clk ^          |        | 0.161 |       |   0.100 |    0.922 | 
     | U7                               | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    1.076 | 
     | nclk__L1_I1                      | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |    1.389 | 
     | nclk__L2_I6                      | A v -> Y ^     | INVX8  | 0.293 | 0.318 |   0.886 |    1.707 | 
     | I0/receiveTOP/DCD/cur_stored_reg | CLK ^          | DFFSR  | 0.303 | 0.020 |   0.906 |    1.727 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin I0/receiveTOP/SRG/FSS/\out_tmp_reg[6] /CLK 
Endpoint:   I0/receiveTOP/SRG/FSS/\out_tmp_reg[6] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: I0/receiveTOP/SRG/FSS/\out_tmp_reg[7] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.904
+ Hold                          0.065
+ Phase Shift                   0.000
= Required Time                 0.969
  Arrival Time                  1.797
  Slack Time                    0.828
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                       |                |        |       |       |  Time   |   Time   | 
     |---------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                       | clk ^          |        | 0.161 |       |   0.100 |   -0.728 | 
     | U7                                    | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -0.574 | 
     | nclk__L1_I1                           | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |   -0.261 | 
     | nclk__L2_I9                           | A v -> Y ^     | INVX8  | 0.296 | 0.318 |   0.885 |    0.057 | 
     | I0/receiveTOP/SRG/FSS/\out_tmp_reg[7] | CLK ^ -> Q v   | DFFSR  | 0.204 | 0.641 |   1.526 |    0.698 | 
     | I0/receiveTOP/SRG/FSS/U5              | A v -> Y ^     | INVX2  | 0.137 | 0.142 |   1.668 |    0.840 | 
     | I0/receiveTOP/SRG/FSS/U29             | A ^ -> Y v     | MUX2X1 | 0.146 | 0.128 |   1.796 |    0.968 | 
     | I0/receiveTOP/SRG/FSS/\out_tmp_reg[6] | D v            | DFFSR  | 0.146 | 0.001 |   1.797 |    0.969 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance                |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                       |                |        |       |       |  Time   |   Time   | 
     |---------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                       | clk ^          |        | 0.161 |       |   0.100 |    0.928 | 
     | U7                                    | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    1.082 | 
     | nclk__L1_I1                           | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |    1.396 | 
     | nclk__L2_I9                           | A v -> Y ^     | INVX8  | 0.296 | 0.318 |   0.885 |    1.714 | 
     | I0/receiveTOP/SRG/FSS/\out_tmp_reg[6] | CLK ^          | DFFSR  | 0.306 | 0.019 |   0.904 |    1.732 | 
     +------------------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin I0/transmit/SHIFT_REGISTER/\Q_out_reg[4] /CLK 
Endpoint:   I0/transmit/SHIFT_REGISTER/\Q_out_reg[4] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/transmit/SHIFT_REGISTER/\Q_out_reg[3] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.884
+ Hold                          0.069
+ Phase Shift                   0.000
= Required Time                 0.953
  Arrival Time                  1.783
  Slack Time                    0.830
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                |         |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                          | clk ^          |         | 0.161 |       |   0.100 |   -0.730 | 
     | U7                                       | YPAD ^ -> DI ^ | PADINC  | 0.113 | 0.154 |   0.254 |   -0.576 | 
     | nclk__L1_I1                              | A ^ -> Y v     | INVX8   | 0.387 | 0.313 |   0.567 |   -0.263 | 
     | nclk__L2_I5                              | A v -> Y ^     | INVX8   | 0.292 | 0.308 |   0.876 |    0.046 | 
     | I0/transmit/SHIFT_REGISTER/\Q_out_reg[3] | CLK ^ -> Q v   | DFFSR   | 0.234 | 0.651 |   1.527 |    0.697 | 
     | I0/transmit/SHIFT_REGISTER/U31           | C v -> Y ^     | AOI22X1 | 0.141 | 0.153 |   1.681 |    0.850 | 
     | I0/transmit/SHIFT_REGISTER/U32           | B ^ -> Y v     | NAND2X1 | 0.117 | 0.102 |   1.783 |    0.952 | 
     | I0/transmit/SHIFT_REGISTER/\Q_out_reg[4] | D v            | DFFSR   | 0.117 | 0.001 |   1.783 |    0.953 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                          |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                          | clk ^          |        | 0.161 |       |   0.100 |    0.930 | 
     | U7                                       | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    1.084 | 
     | nclk__L1_I1                              | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |    1.398 | 
     | nclk__L2_I5                              | A v -> Y ^     | INVX8  | 0.292 | 0.308 |   0.876 |    1.706 | 
     | I0/transmit/SHIFT_REGISTER/\Q_out_reg[4] | CLK ^          | DFFSR  | 0.298 | 0.008 |   0.884 |    1.714 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin I0/transmit/SHIFT_REGISTER/\Q_out_reg[6] /CLK 
Endpoint:   I0/transmit/SHIFT_REGISTER/\Q_out_reg[6] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/transmit/SHIFT_REGISTER/\Q_out_reg[6] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.899
+ Hold                          0.072
+ Phase Shift                   0.000
= Required Time                 0.972
  Arrival Time                  1.803
  Slack Time                    0.831
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                |         |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                          | clk ^          |         | 0.161 |       |   0.100 |   -0.731 | 
     | U7                                       | YPAD ^ -> DI ^ | PADINC  | 0.113 | 0.154 |   0.254 |   -0.577 | 
     | nclk__L1_I1                              | A ^ -> Y v     | INVX8   | 0.387 | 0.313 |   0.567 |   -0.264 | 
     | nclk__L2_I5                              | A v -> Y ^     | INVX8   | 0.292 | 0.308 |   0.876 |    0.045 | 
     | I0/transmit/SHIFT_REGISTER/\Q_out_reg[6] | CLK ^ -> Q v   | DFFSR   | 0.249 | 0.680 |   1.556 |    0.725 | 
     | I0/transmit/SHIFT_REGISTER/U24           | A v -> Y ^     | AOI22X1 | 0.143 | 0.170 |   1.725 |    0.894 | 
     | I0/transmit/SHIFT_REGISTER/U26           | A ^ -> Y v     | NAND2X1 | 0.104 | 0.077 |   1.802 |    0.971 | 
     | I0/transmit/SHIFT_REGISTER/\Q_out_reg[6] | D v            | DFFSR   | 0.104 | 0.000 |   1.803 |    0.972 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                          |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                          | clk ^          |        | 0.161 |       |   0.100 |    0.931 | 
     | U7                                       | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    1.085 | 
     | nclk__L1_I1                              | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |    1.398 | 
     | nclk__L2_I5                              | A v -> Y ^     | INVX8  | 0.292 | 0.308 |   0.876 |    1.707 | 
     | I0/transmit/SHIFT_REGISTER/\Q_out_reg[6] | CLK ^          | DFFSR  | 0.302 | 0.023 |   0.899 |    1.730 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin I0/SD/SDController/LoadFIFO/\cur_count_reg[13] 
/CLK 
Endpoint:   I0/SD/SDController/LoadFIFO/\cur_count_reg[13] /D (^) checked with  
leading edge of 'clk'
Beginpoint: I0/SD/SDController/LoadFIFO/\cur_count_reg[13] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.908
+ Hold                         -0.018
+ Phase Shift                   0.000
= Required Time                 0.890
  Arrival Time                  1.722
  Slack Time                    0.832
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                | clk ^          |        | 0.161 |       |   0.100 |   -0.732 | 
     | U7                                             | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -0.578 | 
     | nclk__L1_I0                                    | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |   -0.253 | 
     | nclk__L2_I1                                    | A v -> Y ^     | INVX8  | 0.302 | 0.308 |   0.887 |    0.055 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[13] | CLK ^ -> Q ^   | DFFSR  | 0.265 | 0.629 |   1.516 |    0.685 | 
     | I0/SD/SDController/LoadFIFO/U45                | B ^ -> Y v     | MUX2X1 | 0.110 | 0.113 |   1.629 |    0.798 | 
     | I0/SD/SDController/LoadFIFO/U59                | A v -> Y ^     | INVX1  | 0.091 | 0.092 |   1.722 |    0.890 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[13] | D ^            | DFFSR  | 0.091 | 0.000 |   1.722 |    0.890 | 
     +---------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------------------------------+ 
     |                    Instance                    |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                | clk ^          |        | 0.161 |       |   0.100 |    0.932 | 
     | U7                                             | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    1.086 | 
     | nclk__L1_I0                                    | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |    1.411 | 
     | nclk__L2_I1                                    | A v -> Y ^     | INVX8  | 0.302 | 0.308 |   0.887 |    1.719 | 
     | I0/SD/SDController/LoadFIFO/\cur_count_reg[13] | CLK ^          | DFFSR  | 0.311 | 0.021 |   0.908 |    1.740 | 
     +---------------------------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin I0/transmit/SHIFT_REGISTER/\Q_out_reg[7] /CLK 
Endpoint:   I0/transmit/SHIFT_REGISTER/\Q_out_reg[7] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/transmit/SHIFT_REGISTER/\Q_out_reg[6] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.910
+ Hold                          0.075
+ Phase Shift                   0.000
= Required Time                 0.985
  Arrival Time                  1.817
  Slack Time                    0.832
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                |         |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                          | clk ^          |         | 0.161 |       |   0.100 |   -0.732 | 
     | U7                                       | YPAD ^ -> DI ^ | PADINC  | 0.113 | 0.154 |   0.254 |   -0.578 | 
     | nclk__L1_I1                              | A ^ -> Y v     | INVX8   | 0.387 | 0.313 |   0.567 |   -0.265 | 
     | nclk__L2_I5                              | A v -> Y ^     | INVX8   | 0.292 | 0.308 |   0.876 |    0.044 | 
     | I0/transmit/SHIFT_REGISTER/\Q_out_reg[6] | CLK ^ -> Q v   | DFFSR   | 0.249 | 0.680 |   1.556 |    0.723 | 
     | I0/transmit/SHIFT_REGISTER/U22           | C v -> Y ^     | AOI22X1 | 0.148 | 0.164 |   1.719 |    0.887 | 
     | I0/transmit/SHIFT_REGISTER/U23           | B ^ -> Y v     | NAND2X1 | 0.114 | 0.097 |   1.817 |    0.985 | 
     | I0/transmit/SHIFT_REGISTER/\Q_out_reg[7] | D v            | DFFSR   | 0.114 | 0.000 |   1.817 |    0.985 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                          |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                          | clk ^          |        | 0.161 |       |   0.100 |    0.932 | 
     | U7                                       | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    1.086 | 
     | nclk__L1_I1                              | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |    1.400 | 
     | nclk__L2_I8                              | A v -> Y ^     | INVX8  | 0.313 | 0.328 |   0.895 |    1.727 | 
     | I0/transmit/SHIFT_REGISTER/\Q_out_reg[7] | CLK ^          | DFFSR  | 0.322 | 0.015 |   0.910 |    1.743 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin I0/transmit/SHIFT_REGISTER/\Q_out_reg[0] /CLK 
Endpoint:   I0/transmit/SHIFT_REGISTER/\Q_out_reg[0] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/transmit/SHIFT_REGISTER/\Q_out_reg[0] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.909
+ Hold                          0.077
+ Phase Shift                   0.000
= Required Time                 0.986
  Arrival Time                  1.819
  Slack Time                    0.834
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                |         |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                          | clk ^          |         | 0.161 |       |   0.100 |   -0.734 | 
     | U7                                       | YPAD ^ -> DI ^ | PADINC  | 0.113 | 0.154 |   0.254 |   -0.580 | 
     | nclk__L1_I1                              | A ^ -> Y v     | INVX8   | 0.387 | 0.313 |   0.567 |   -0.266 | 
     | nclk__L2_I8                              | A v -> Y ^     | INVX8   | 0.313 | 0.328 |   0.895 |    0.061 | 
     | I0/transmit/SHIFT_REGISTER/\Q_out_reg[0] | CLK ^ -> Q v   | DFFSR   | 0.249 | 0.674 |   1.569 |    0.736 | 
     | I0/transmit/SHIFT_REGISTER/U42           | A v -> Y ^     | AOI22X1 | 0.162 | 0.181 |   1.750 |    0.917 | 
     | I0/transmit/SHIFT_REGISTER/U44           | A ^ -> Y v     | NAND2X1 | 0.099 | 0.069 |   1.819 |    0.985 | 
     | I0/transmit/SHIFT_REGISTER/\Q_out_reg[0] | D v            | DFFSR   | 0.099 | 0.000 |   1.819 |    0.986 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                          |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                          | clk ^          |        | 0.161 |       |   0.100 |    0.934 | 
     | U7                                       | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    1.088 | 
     | nclk__L1_I1                              | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |    1.401 | 
     | nclk__L2_I8                              | A v -> Y ^     | INVX8  | 0.313 | 0.328 |   0.895 |    1.729 | 
     | I0/transmit/SHIFT_REGISTER/\Q_out_reg[0] | CLK ^          | DFFSR  | 0.322 | 0.014 |   0.909 |    1.743 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin I0/transmit/SHIFT_REGISTER/\Q_out_reg[1] /CLK 
Endpoint:   I0/transmit/SHIFT_REGISTER/\Q_out_reg[1] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/transmit/SHIFT_REGISTER/\Q_out_reg[0] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.906
+ Hold                          0.076
+ Phase Shift                   0.000
= Required Time                 0.983
  Arrival Time                  1.820
  Slack Time                    0.837
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                |         |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                          | clk ^          |         | 0.161 |       |   0.100 |   -0.737 | 
     | U7                                       | YPAD ^ -> DI ^ | PADINC  | 0.113 | 0.154 |   0.254 |   -0.583 | 
     | nclk__L1_I1                              | A ^ -> Y v     | INVX8   | 0.387 | 0.313 |   0.567 |   -0.270 | 
     | nclk__L2_I8                              | A v -> Y ^     | INVX8   | 0.313 | 0.328 |   0.895 |    0.058 | 
     | I0/transmit/SHIFT_REGISTER/\Q_out_reg[0] | CLK ^ -> Q v   | DFFSR   | 0.249 | 0.674 |   1.569 |    0.732 | 
     | I0/transmit/SHIFT_REGISTER/U40           | D v -> Y ^     | AOI22X1 | 0.157 | 0.167 |   1.736 |    0.899 | 
     | I0/transmit/SHIFT_REGISTER/U41           | B ^ -> Y v     | NAND2X1 | 0.101 | 0.083 |   1.819 |    0.982 | 
     | I0/transmit/SHIFT_REGISTER/\Q_out_reg[1] | D v            | DFFSR   | 0.101 | 0.000 |   1.820 |    0.983 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                          |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                          | clk ^          |        | 0.161 |       |   0.100 |    0.937 | 
     | U7                                       | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    1.091 | 
     | nclk__L1_I1                              | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |    1.405 | 
     | nclk__L2_I8                              | A v -> Y ^     | INVX8  | 0.313 | 0.328 |   0.895 |    1.732 | 
     | I0/transmit/SHIFT_REGISTER/\Q_out_reg[1] | CLK ^          | DFFSR  | 0.321 | 0.011 |   0.906 |    1.743 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin I0/receiveTOP/CRC16/\out_tmp_reg[10] /CLK 
Endpoint:   I0/receiveTOP/CRC16/\out_tmp_reg[10] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: I0/receiveTOP/CRC16/\out_tmp_reg[9] /Q  (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.900
+ Hold                          0.074
+ Phase Shift                   0.000
= Required Time                 0.974
  Arrival Time                  1.814
  Slack Time                    0.840
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                      | clk ^          |         | 0.161 |       |   0.100 |   -0.741 | 
     | U7                                   | YPAD ^ -> DI ^ | PADINC  | 0.113 | 0.154 |   0.254 |   -0.586 | 
     | nclk__L1_I0                          | A ^ -> Y v     | INVX8   | 0.364 | 0.325 |   0.579 |   -0.262 | 
     | nclk__L2_I4                          | A v -> Y ^     | INVX8   | 0.277 | 0.281 |   0.860 |    0.019 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[9]  | CLK ^ -> Q v   | DFFSR   | 0.310 | 0.710 |   1.570 |    0.729 | 
     | I0/receiveTOP/CRC16/U40              | A v -> Y ^     | MUX2X1  | 0.148 | 0.164 |   1.733 |    0.893 | 
     | I0/receiveTOP/CRC16/U41              | B ^ -> Y v     | NAND2X1 | 0.098 | 0.081 |   1.814 |    0.973 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[10] | D v            | DFFSR   | 0.098 | 0.000 |   1.814 |    0.974 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                      |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                      | clk ^          |        | 0.161 |       |   0.100 |    0.940 | 
     | U7                                   | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    1.095 | 
     | nclk__L1_I1                          | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |    1.408 | 
     | nclk__L2_I6                          | A v -> Y ^     | INVX8  | 0.293 | 0.318 |   0.886 |    1.726 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[10] | CLK ^          | DFFSR  | 0.301 | 0.015 |   0.900 |    1.741 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin I0/transmit/SHIFT_ENABLE_GEN/load_enable_gen/
\cur_count_reg[0] /CLK 
Endpoint:   I0/transmit/SHIFT_ENABLE_GEN/load_enable_gen/\cur_count_reg[0] /D 
(v) checked with  leading edge of 'clk'
Beginpoint: I0/transmit/SHIFT_ENABLE_GEN/load_enable_gen/\cur_count_reg[0] /Q 
(v) triggered by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.901
+ Hold                          0.069
+ Phase Shift                   0.000
= Required Time                 0.970
  Arrival Time                  1.812
  Slack Time                    0.842
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                    | clk ^          |        | 0.161 |       |   0.100 |   -0.742 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -0.588 | 
     | nclk__L1_I1                                        | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |   -0.274 | 
     | nclk__L2_I8                                        | A v -> Y ^     | INVX8  | 0.313 | 0.328 |   0.895 |    0.053 | 
     | I0/transmit/SHIFT_ENABLE_GEN/load_enable_gen/\cur_ | CLK ^ -> Q v   | DFFSR  | 0.188 | 0.619 |   1.514 |    0.672 | 
     | count_reg[0]                                       |                |        |       |       |         |          | 
     | I0/transmit/SHIFT_ENABLE_GEN/load_enable_gen/U16   | A v -> Y ^     | INVX2  | 0.162 | 0.165 |   1.678 |    0.837 | 
     | I0/transmit/SHIFT_ENABLE_GEN/load_enable_gen/U6    | B ^ -> Y v     | MUX2X1 | 0.139 | 0.133 |   1.811 |    0.970 | 
     | I0/transmit/SHIFT_ENABLE_GEN/load_enable_gen/\cur_ | D v            | DFFSR  | 0.139 | 0.000 |   1.812 |    0.970 | 
     | count_reg[0]                                       |                |        |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------------+ 
     |                      Instance                      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                    |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                    | clk ^          |        | 0.161 |       |   0.100 |    0.942 | 
     | U7                                                 | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    1.096 | 
     | nclk__L1_I1                                        | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |    1.409 | 
     | nclk__L2_I8                                        | A v -> Y ^     | INVX8  | 0.313 | 0.328 |   0.895 |    1.737 | 
     | I0/transmit/SHIFT_ENABLE_GEN/load_enable_gen/\cur_ | CLK ^          | DFFSR  | 0.318 | 0.006 |   0.901 |    1.743 | 
     | count_reg[0]                                       |                |        |       |       |         |          | 
     +-------------------------------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin I0/transmit/CRC_GENERATOR/\out_tmp_reg[11] /
CLK 
Endpoint:   I0/transmit/CRC_GENERATOR/\out_tmp_reg[11] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/transmit/CRC_GENERATOR/\out_tmp_reg[11] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.893
+ Hold                          0.063
+ Phase Shift                   0.000
= Required Time                 0.956
  Arrival Time                  1.799
  Slack Time                    0.842
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |   -0.742 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -0.588 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |   -0.263 | 
     | nclk__L2_I3                                | A v -> Y ^     | INVX8  | 0.289 | 0.302 |   0.881 |    0.038 | 
     | I0/transmit/CRC_GENERATOR/\out_tmp_reg[11] | CLK ^ -> Q v   | DFFSR  | 0.204 | 0.633 |   1.514 |    0.672 | 
     | I0/transmit/CRC_GENERATOR/U30              | A v -> Y ^     | INVX2  | 0.145 | 0.149 |   1.663 |    0.821 | 
     | I0/transmit/CRC_GENERATOR/U33              | B ^ -> Y v     | MUX2X1 | 0.149 | 0.135 |   1.798 |    0.956 | 
     | I0/transmit/CRC_GENERATOR/\out_tmp_reg[11] | D v            | DFFSR  | 0.149 | 0.000 |   1.799 |    0.956 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.942 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    1.096 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |    1.421 | 
     | nclk__L2_I3                                | A v -> Y ^     | INVX8  | 0.289 | 0.302 |   0.881 |    1.723 | 
     | I0/transmit/CRC_GENERATOR/\out_tmp_reg[11] | CLK ^          | DFFSR  | 0.295 | 0.013 |   0.894 |    1.736 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin I0/transmit/TCU/\reg_data_reg[5] /CLK 
Endpoint:   I0/transmit/TCU/\reg_data_reg[5] /D           (v) checked with  
leading edge of 'clk'
Beginpoint: I0/transmit/CRC_GENERATOR/\out_tmp_reg[13] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.895
+ Hold                          0.074
+ Phase Shift                   0.000
= Required Time                 0.970
  Arrival Time                  1.813
  Slack Time                    0.844
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                            | clk ^          |         | 0.161 |       |   0.100 |   -0.744 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC  | 0.113 | 0.154 |   0.254 |   -0.590 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8   | 0.364 | 0.325 |   0.579 |   -0.265 | 
     | nclk__L2_I3                                | A v -> Y ^     | INVX8   | 0.289 | 0.302 |   0.881 |    0.037 | 
     | I0/transmit/CRC_GENERATOR/\out_tmp_reg[13] | CLK ^ -> Q v   | DFFSR   | 0.303 | 0.712 |   1.593 |    0.749 | 
     | I0/transmit/TCU/U102                       | A v -> Y ^     | AOI21X1 | 0.139 | 0.151 |   1.744 |    0.900 | 
     | I0/transmit/TCU/U104                       | A ^ -> Y v     | NAND2X1 | 0.095 | 0.069 |   1.813 |    0.969 | 
     | I0/transmit/TCU/\reg_data_reg[5]           | D v            | DFFSR   | 0.095 | 0.000 |   1.813 |    0.970 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                  |                |        |       |       |  Time   |   Time   | 
     |----------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                  | clk ^          |        | 0.161 |       |   0.100 |    0.944 | 
     | U7                               | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    1.098 | 
     | nclk__L1_I1                      | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |    1.411 | 
     | nclk__L2_I5                      | A v -> Y ^     | INVX8  | 0.292 | 0.308 |   0.876 |    1.720 | 
     | I0/transmit/TCU/\reg_data_reg[5] | CLK ^          | DFFSR  | 0.301 | 0.020 |   0.895 |    1.739 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin I0/SD/ShiftRegister/shift_in/\out_tmp_reg[7] /
CLK 
Endpoint:   I0/SD/ShiftRegister/shift_in/\out_tmp_reg[7] /D (^) checked with  
leading edge of 'clk'
Beginpoint: I0/SD/ShiftRegister/shift_in/\out_tmp_reg[7] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.876
+ Hold                         -0.024
+ Phase Shift                   0.000
= Required Time                 0.852
  Arrival Time                  1.698
  Slack Time                    0.846
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                              |                |         |       |       |  Time   |   Time   | 
     |----------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                              | clk ^          |         | 0.161 |       |   0.100 |   -0.746 | 
     | U7                                           | YPAD ^ -> DI ^ | PADINC  | 0.113 | 0.154 |   0.254 |   -0.592 | 
     | nclk__L1_I0                                  | A ^ -> Y v     | INVX8   | 0.364 | 0.325 |   0.579 |   -0.267 | 
     | nclk__L2_I2                                  | A v -> Y ^     | INVX8   | 0.272 | 0.277 |   0.856 |    0.010 | 
     | I0/SD/ShiftRegister/shift_in/\out_tmp_reg[7] | CLK ^ -> Q ^   | DFFSR   | 0.280 | 0.632 |   1.488 |    0.642 | 
     | I0/SD/ShiftRegister/shift_in/U3              | A ^ -> Y v     | NAND2X1 | 0.148 | 0.089 |   1.577 |    0.731 | 
     | I0/SD/ShiftRegister/shift_in/U2              | C v -> Y ^     | OAI21X1 | 0.121 | 0.121 |   1.698 |    0.852 | 
     | I0/SD/ShiftRegister/shift_in/\out_tmp_reg[7] | D ^            | DFFSR   | 0.121 | 0.000 |   1.698 |    0.852 | 
     +--------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------------------+ 
     |                   Instance                   |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                              |                |        |       |       |  Time   |   Time   | 
     |----------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                              | clk ^          |        | 0.161 |       |   0.100 |    0.946 | 
     | U7                                           | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    1.100 | 
     | nclk__L1_I0                                  | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |    1.425 | 
     | nclk__L2_I2                                  | A v -> Y ^     | INVX8  | 0.272 | 0.277 |   0.856 |    1.702 | 
     | I0/SD/ShiftRegister/shift_in/\out_tmp_reg[7] | CLK ^          | DFFSR  | 0.277 | 0.020 |   0.876 |    1.722 | 
     +-------------------------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin I0/transmit/SHIFT_REGISTER/\Q_out_reg[5] /CLK 
Endpoint:   I0/transmit/SHIFT_REGISTER/\Q_out_reg[5] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/transmit/SHIFT_REGISTER/\Q_out_reg[5] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.889
+ Hold                          0.070
+ Phase Shift                   0.000
= Required Time                 0.960
  Arrival Time                  1.806
  Slack Time                    0.846
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                          |                |         |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                          | clk ^          |         | 0.161 |       |   0.100 |   -0.746 | 
     | U7                                       | YPAD ^ -> DI ^ | PADINC  | 0.113 | 0.154 |   0.254 |   -0.592 | 
     | nclk__L1_I1                              | A ^ -> Y v     | INVX8   | 0.387 | 0.313 |   0.567 |   -0.279 | 
     | nclk__L2_I5                              | A v -> Y ^     | INVX8   | 0.292 | 0.308 |   0.876 |    0.030 | 
     | I0/transmit/SHIFT_REGISTER/\Q_out_reg[5] | CLK ^ -> Q v   | DFFSR   | 0.249 | 0.669 |   1.545 |    0.699 | 
     | I0/transmit/SHIFT_REGISTER/U27           | A v -> Y ^     | AOI22X1 | 0.150 | 0.174 |   1.720 |    0.873 | 
     | I0/transmit/SHIFT_REGISTER/U29           | A ^ -> Y v     | NAND2X1 | 0.113 | 0.086 |   1.805 |    0.959 | 
     | I0/transmit/SHIFT_REGISTER/\Q_out_reg[5] | D v            | DFFSR   | 0.113 | 0.000 |   1.806 |    0.960 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                          |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                          | clk ^          |        | 0.161 |       |   0.100 |    0.946 | 
     | U7                                       | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    1.100 | 
     | nclk__L1_I1                              | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |    1.413 | 
     | nclk__L2_I5                              | A v -> Y ^     | INVX8  | 0.292 | 0.308 |   0.876 |    1.722 | 
     | I0/transmit/SHIFT_REGISTER/\Q_out_reg[5] | CLK ^          | DFFSR  | 0.300 | 0.013 |   0.889 |    1.735 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin I0/SD/SDController/Countstates/\cur_count_
reg[13] /CLK 
Endpoint:   I0/SD/SDController/Countstates/\cur_count_reg[13] /D (^) checked 
with  leading edge of 'clk'
Beginpoint: I0/SD/SDController/Countstates/\cur_count_reg[13] /Q (^) triggered 
by  leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.882
+ Hold                         -0.025
+ Phase Shift                   0.000
= Required Time                 0.858
  Arrival Time                  1.710
  Slack Time                    0.852
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                   |                |        |       |       |  Time   |   Time   | 
     |---------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                   | clk ^          |        | 0.161 |       |   0.100 |   -0.752 | 
     | U7                                                | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -0.598 | 
     | nclk__L1_I0                                       | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |   -0.274 | 
     | nclk__L2_I0                                       | A v -> Y ^     | INVX8  | 0.292 | 0.282 |   0.861 |    0.009 | 
     | I0/SD/SDController/Countstates/\cur_count_reg[13] | CLK ^ -> Q ^   | DFFSR  | 0.244 | 0.613 |   1.475 |    0.622 | 
     | I0/SD/SDController/Countstates/U24                | B ^ -> Y v     | MUX2X1 | 0.121 | 0.120 |   1.594 |    0.742 | 
     | I0/SD/SDController/Countstates/U67                | A v -> Y ^     | INVX1  | 0.118 | 0.115 |   1.710 |    0.857 | 
     | I0/SD/SDController/Countstates/\cur_count_reg[13] | D ^            | DFFSR  | 0.118 | 0.001 |   1.710 |    0.858 | 
     +------------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +------------------------------------------------------------------------------------------------------------------+ 
     |                     Instance                      |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                                   |                |        |       |       |  Time   |   Time   | 
     |---------------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                                   | clk ^          |        | 0.161 |       |   0.100 |    0.952 | 
     | U7                                                | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    1.107 | 
     | nclk__L1_I0                                       | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |    1.431 | 
     | nclk__L2_I0                                       | A v -> Y ^     | INVX8  | 0.292 | 0.282 |   0.861 |    1.714 | 
     | I0/SD/SDController/Countstates/\cur_count_reg[13] | CLK ^          | DFFSR  | 0.299 | 0.021 |   0.882 |    1.735 | 
     +------------------------------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin I0/transmit/TCU/\reg_data_reg[7] /CLK 
Endpoint:   I0/transmit/TCU/\reg_data_reg[7] /D (v) checked with  leading edge 
of 'clk'
Beginpoint: I0/transmit/TCU/\reg_data_reg[7] /Q (v) triggered by  leading edge 
of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.893
+ Hold                          0.071
+ Phase Shift                   0.000
= Required Time                 0.964
  Arrival Time                  1.818
  Slack Time                    0.855
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                  |                |         |       |       |  Time   |   Time   | 
     |----------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                  | clk ^          |         | 0.161 |       |   0.100 |   -0.755 | 
     | U7                               | YPAD ^ -> DI ^ | PADINC  | 0.113 | 0.154 |   0.254 |   -0.601 | 
     | nclk__L1_I1                      | A ^ -> Y v     | INVX8   | 0.387 | 0.313 |   0.567 |   -0.287 | 
     | nclk__L2_I5                      | A v -> Y ^     | INVX8   | 0.292 | 0.308 |   0.876 |    0.021 | 
     | I0/transmit/TCU/\reg_data_reg[7] | CLK ^ -> Q v   | DFFSR   | 0.276 | 0.694 |   1.570 |    0.715 | 
     | I0/transmit/TCU/U108             | C v -> Y ^     | AOI22X1 | 0.178 | 0.175 |   1.745 |    0.890 | 
     | I0/transmit/TCU/U109             | C ^ -> Y v     | NAND3X1 | 0.111 | 0.073 |   1.818 |    0.963 | 
     | I0/transmit/TCU/\reg_data_reg[7] | D v            | DFFSR   | 0.111 | 0.000 |   1.818 |    0.964 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                  |                |        |       |       |  Time   |   Time   | 
     |----------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                  | clk ^          |        | 0.161 |       |   0.100 |    0.955 | 
     | U7                               | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    1.109 | 
     | nclk__L1_I1                      | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |    1.422 | 
     | nclk__L2_I5                      | A v -> Y ^     | INVX8  | 0.292 | 0.308 |   0.876 |    1.731 | 
     | I0/transmit/TCU/\reg_data_reg[7] | CLK ^          | DFFSR  | 0.301 | 0.017 |   0.893 |    1.748 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin I0/receiveTOP/CRC16/\out_tmp_reg[9] /CLK 
Endpoint:   I0/receiveTOP/CRC16/\out_tmp_reg[9] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: I0/receiveTOP/CRC16/\out_tmp_reg[9] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.870
+ Hold                          0.074
+ Phase Shift                   0.000
= Required Time                 0.944
  Arrival Time                  1.812
  Slack Time                    0.867
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                |         |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                     | clk ^          |         | 0.161 |       |   0.100 |   -0.767 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC  | 0.113 | 0.154 |   0.254 |   -0.613 | 
     | nclk__L1_I0                         | A ^ -> Y v     | INVX8   | 0.364 | 0.325 |   0.579 |   -0.288 | 
     | nclk__L2_I4                         | A v -> Y ^     | INVX8   | 0.277 | 0.281 |   0.860 |   -0.008 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[9] | CLK ^ -> Q v   | DFFSR   | 0.310 | 0.710 |   1.570 |    0.702 | 
     | I0/receiveTOP/CRC16/U42             | B v -> Y ^     | MUX2X1  | 0.147 | 0.159 |   1.729 |    0.861 | 
     | I0/receiveTOP/CRC16/U43             | B ^ -> Y v     | NAND2X1 | 0.099 | 0.082 |   1.811 |    0.944 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[9] | D v            | DFFSR   | 0.099 | 0.000 |   1.812 |    0.944 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                     |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                     | clk ^          |        | 0.161 |       |   0.100 |    0.967 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    1.121 | 
     | nclk__L1_I0                         | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |    1.446 | 
     | nclk__L2_I4                         | A v -> Y ^     | INVX8  | 0.277 | 0.281 |   0.860 |    1.727 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[9] | CLK ^          | DFFSR  | 0.281 | 0.011 |   0.870 |    1.738 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin I0/transmit/CRC_GENERATOR/\out_tmp_reg[3] /CLK 
Endpoint:   I0/transmit/CRC_GENERATOR/\out_tmp_reg[3] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/transmit/CRC_GENERATOR/\out_tmp_reg[2] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.896
+ Hold                          0.063
+ Phase Shift                   0.000
= Required Time                 0.959
  Arrival Time                  1.832
  Slack Time                    0.873
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                           |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                           | clk ^          |        | 0.161 |       |   0.100 |   -0.773 | 
     | U7                                        | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -0.619 | 
     | nclk__L1_I1                               | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |   -0.306 | 
     | nclk__L2_I5                               | A v -> Y ^     | INVX8  | 0.292 | 0.308 |   0.876 |    0.003 | 
     | I0/transmit/CRC_GENERATOR/\out_tmp_reg[2] | CLK ^ -> Q v   | DFFSR  | 0.225 | 0.658 |   1.534 |    0.660 | 
     | I0/transmit/CRC_GENERATOR/U48             | A v -> Y ^     | INVX2  | 0.166 | 0.171 |   1.705 |    0.832 | 
     | I0/transmit/CRC_GENERATOR/U49             | A ^ -> Y v     | MUX2X1 | 0.147 | 0.127 |   1.832 |    0.959 | 
     | I0/transmit/CRC_GENERATOR/\out_tmp_reg[3] | D v            | DFFSR  | 0.147 | 0.000 |   1.832 |    0.959 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                           |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                           | clk ^          |        | 0.161 |       |   0.100 |    0.973 | 
     | U7                                        | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    1.127 | 
     | nclk__L1_I1                               | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |    1.441 | 
     | nclk__L2_I5                               | A v -> Y ^     | INVX8  | 0.292 | 0.308 |   0.876 |    1.749 | 
     | I0/transmit/CRC_GENERATOR/\out_tmp_reg[3] | CLK ^          | DFFSR  | 0.301 | 0.020 |   0.896 |    1.769 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin I0/transmit/TCU/\reg_data_reg[4] /CLK 
Endpoint:   I0/transmit/TCU/\reg_data_reg[4] /D           (v) checked with  
leading edge of 'clk'
Beginpoint: I0/transmit/CRC_GENERATOR/\out_tmp_reg[12] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.889
+ Hold                          0.065
+ Phase Shift                   0.000
= Required Time                 0.954
  Arrival Time                  1.828
  Slack Time                    0.874
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                            |                |         |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                            | clk ^          |         | 0.161 |       |   0.100 |   -0.774 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC  | 0.113 | 0.154 |   0.254 |   -0.620 | 
     | nclk__L1_I0                                | A ^ -> Y v     | INVX8   | 0.364 | 0.325 |   0.579 |   -0.295 | 
     | nclk__L2_I3                                | A v -> Y ^     | INVX8   | 0.289 | 0.302 |   0.881 |    0.007 | 
     | I0/transmit/CRC_GENERATOR/\out_tmp_reg[12] | CLK ^ -> Q v   | DFFSR   | 0.243 | 0.665 |   1.546 |    0.672 | 
     | I0/transmit/TCU/U99                        | A v -> Y ^     | AOI22X1 | 0.182 | 0.174 |   1.719 |    0.845 | 
     | I0/transmit/TCU/U101                       | A ^ -> Y v     | NAND2X1 | 0.139 | 0.108 |   1.828 |    0.954 | 
     | I0/transmit/TCU/\reg_data_reg[4]           | D v            | DFFSR   | 0.139 | 0.001 |   1.828 |    0.954 | 
     +------------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-------------------------------------------------------------------------------------------------+ 
     |             Instance             |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                  |                |        |       |       |  Time   |   Time   | 
     |----------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                  | clk ^          |        | 0.161 |       |   0.100 |    0.974 | 
     | U7                               | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    1.128 | 
     | nclk__L1_I0                      | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |    1.453 | 
     | nclk__L2_I3                      | A v -> Y ^     | INVX8  | 0.289 | 0.302 |   0.881 |    1.755 | 
     | I0/transmit/TCU/\reg_data_reg[4] | CLK ^          | DFFSR  | 0.294 | 0.009 |   0.889 |    1.763 | 
     +-------------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin I0/receiveTOP/CRC16/\out_tmp_reg[12] /CLK 
Endpoint:   I0/receiveTOP/CRC16/\out_tmp_reg[12] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: I0/receiveTOP/CRC16/\out_tmp_reg[11] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.900
+ Hold                          0.072
+ Phase Shift                   0.000
= Required Time                 0.972
  Arrival Time                  1.847
  Slack Time                    0.875
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                      | clk ^          |         | 0.161 |       |   0.100 |   -0.775 | 
     | U7                                   | YPAD ^ -> DI ^ | PADINC  | 0.113 | 0.154 |   0.254 |   -0.621 | 
     | nclk__L1_I0                          | A ^ -> Y v     | INVX8   | 0.364 | 0.325 |   0.579 |   -0.296 | 
     | nclk__L2_I4                          | A v -> Y ^     | INVX8   | 0.277 | 0.281 |   0.860 |   -0.015 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[11] | CLK ^ -> Q v   | DFFSR   | 0.338 | 0.730 |   1.589 |    0.715 | 
     | I0/receiveTOP/CRC16/U36              | A v -> Y ^     | MUX2X1  | 0.148 | 0.168 |   1.758 |    0.883 | 
     | I0/receiveTOP/CRC16/U37              | B ^ -> Y v     | NAND2X1 | 0.105 | 0.089 |   1.846 |    0.972 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[12] | D v            | DFFSR   | 0.105 | 0.000 |   1.847 |    0.972 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                      |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                      | clk ^          |        | 0.161 |       |   0.100 |    0.975 | 
     | U7                                   | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    1.129 | 
     | nclk__L1_I1                          | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |    1.442 | 
     | nclk__L2_I6                          | A v -> Y ^     | INVX8  | 0.293 | 0.318 |   0.886 |    1.760 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[12] | CLK ^          | DFFSR  | 0.301 | 0.014 |   0.900 |    1.775 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin I0/receiveTOP/CRC16/\out_tmp_reg[14] /CLK 
Endpoint:   I0/receiveTOP/CRC16/\out_tmp_reg[14] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: I0/receiveTOP/CRC16/\out_tmp_reg[14] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.900
+ Hold                          0.073
+ Phase Shift                   0.000
= Required Time                 0.973
  Arrival Time                  1.849
  Slack Time                    0.876
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                      | clk ^          |         | 0.161 |       |   0.100 |   -0.776 | 
     | U7                                   | YPAD ^ -> DI ^ | PADINC  | 0.113 | 0.154 |   0.254 |   -0.622 | 
     | nclk__L1_I1                          | A ^ -> Y v     | INVX8   | 0.387 | 0.313 |   0.567 |   -0.308 | 
     | nclk__L2_I6                          | A v -> Y ^     | INVX8   | 0.293 | 0.318 |   0.886 |    0.010 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[14] | CLK ^ -> Q v   | DFFSR   | 0.311 | 0.719 |   1.604 |    0.728 | 
     | I0/receiveTOP/CRC16/U32              | B v -> Y ^     | MUX2X1  | 0.150 | 0.162 |   1.766 |    0.890 | 
     | I0/receiveTOP/CRC16/U33              | B ^ -> Y v     | NAND2X1 | 0.100 | 0.083 |   1.849 |    0.973 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[14] | D v            | DFFSR   | 0.100 | 0.000 |   1.849 |    0.973 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                      |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                      | clk ^          |        | 0.161 |       |   0.100 |    0.976 | 
     | U7                                   | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    1.130 | 
     | nclk__L1_I1                          | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |    1.443 | 
     | nclk__L2_I6                          | A v -> Y ^     | INVX8  | 0.293 | 0.318 |   0.886 |    1.761 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[14] | CLK ^          | DFFSR  | 0.301 | 0.014 |   0.900 |    1.776 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin I0/transmit/CRC_GENERATOR/\out_tmp_reg[1] /CLK 
Endpoint:   I0/transmit/CRC_GENERATOR/\out_tmp_reg[1] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/transmit/CRC_GENERATOR/\out_tmp_reg[0] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.897
+ Hold                          0.064
+ Phase Shift                   0.000
= Required Time                 0.961
  Arrival Time                  1.840
  Slack Time                    0.878
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                           |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                           | clk ^          |        | 0.161 |       |   0.100 |   -0.778 | 
     | U7                                        | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -0.624 | 
     | nclk__L1_I1                               | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |   -0.311 | 
     | nclk__L2_I5                               | A v -> Y ^     | INVX8  | 0.292 | 0.308 |   0.876 |   -0.002 | 
     | I0/transmit/CRC_GENERATOR/\out_tmp_reg[0] | CLK ^ -> Q v   | DFFSR  | 0.266 | 0.692 |   1.568 |    0.690 | 
     | I0/transmit/CRC_GENERATOR/U54             | A v -> Y ^     | INVX2  | 0.144 | 0.148 |   1.716 |    0.838 | 
     | I0/transmit/CRC_GENERATOR/U55             | A ^ -> Y v     | MUX2X1 | 0.145 | 0.123 |   1.839 |    0.961 | 
     | I0/transmit/CRC_GENERATOR/\out_tmp_reg[1] | D v            | DFFSR  | 0.145 | 0.000 |   1.840 |    0.961 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                           |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                           | clk ^          |        | 0.161 |       |   0.100 |    0.978 | 
     | U7                                        | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    1.132 | 
     | nclk__L1_I1                               | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |    1.446 | 
     | nclk__L2_I5                               | A v -> Y ^     | INVX8  | 0.292 | 0.308 |   0.876 |    1.754 | 
     | I0/transmit/CRC_GENERATOR/\out_tmp_reg[1] | CLK ^          | DFFSR  | 0.302 | 0.022 |   0.897 |    1.776 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin I0/receiveTOP/CRC5/\out_tmp_reg[0] /CLK 
Endpoint:   I0/receiveTOP/CRC5/\out_tmp_reg[0] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: I0/receiveTOP/CRC5/\out_tmp_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.895
+ Hold                          0.073
+ Phase Shift                   0.000
= Required Time                 0.967
  Arrival Time                  1.847
  Slack Time                    0.880
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                |         |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                    | clk ^          |         | 0.161 |       |   0.100 |   -0.780 | 
     | U7                                 | YPAD ^ -> DI ^ | PADINC  | 0.113 | 0.154 |   0.254 |   -0.626 | 
     | nclk__L1_I1                        | A ^ -> Y v     | INVX8   | 0.387 | 0.313 |   0.567 |   -0.313 | 
     | nclk__L2_I9                        | A v -> Y ^     | INVX8   | 0.296 | 0.318 |   0.885 |    0.005 | 
     | I0/receiveTOP/CRC5/\out_tmp_reg[0] | CLK ^ -> Q v   | DFFSR   | 0.313 | 0.715 |   1.601 |    0.720 | 
     | I0/receiveTOP/CRC5/U27             | B v -> Y ^     | MUX2X1  | 0.137 | 0.159 |   1.759 |    0.879 | 
     | I0/receiveTOP/CRC5/U28             | B ^ -> Y v     | NAND2X1 | 0.103 | 0.088 |   1.847 |    0.967 | 
     | I0/receiveTOP/CRC5/\out_tmp_reg[0] | D v            | DFFSR   | 0.103 | 0.000 |   1.847 |    0.967 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                    |                |        |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                    | clk ^          |        | 0.161 |       |   0.100 |    0.980 | 
     | U7                                 | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    1.134 | 
     | nclk__L1_I1                        | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |    1.448 | 
     | nclk__L2_I9                        | A v -> Y ^     | INVX8  | 0.296 | 0.318 |   0.885 |    1.766 | 
     | I0/receiveTOP/CRC5/\out_tmp_reg[0] | CLK ^          | DFFSR  | 0.303 | 0.009 |   0.895 |    1.775 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin I0/transmit/CRC_GENERATOR/\out_tmp_reg[14] /
CLK 
Endpoint:   I0/transmit/CRC_GENERATOR/\out_tmp_reg[14] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/transmit/CRC_GENERATOR/\out_tmp_reg[14] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.899
+ Hold                          0.061
+ Phase Shift                   0.000
= Required Time                 0.960
  Arrival Time                  1.845
  Slack Time                    0.885
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |   -0.785 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -0.631 | 
     | nclk__L1_I1                                | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |   -0.318 | 
     | nclk__L2_I5                                | A v -> Y ^     | INVX8  | 0.292 | 0.308 |   0.876 |   -0.009 | 
     | I0/transmit/CRC_GENERATOR/\out_tmp_reg[14] | CLK ^ -> Q v   | DFFSR  | 0.239 | 0.672 |   1.547 |    0.662 | 
     | I0/transmit/CRC_GENERATOR/U23              | A v -> Y ^     | INVX2  | 0.147 | 0.151 |   1.699 |    0.813 | 
     | I0/transmit/CRC_GENERATOR/U27              | B ^ -> Y v     | MUX2X1 | 0.161 | 0.146 |   1.844 |    0.959 | 
     | I0/transmit/CRC_GENERATOR/\out_tmp_reg[14] | D v            | DFFSR  | 0.161 | 0.001 |   1.845 |    0.960 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.985 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    1.139 | 
     | nclk__L1_I1                                | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |    1.453 | 
     | nclk__L2_I5                                | A v -> Y ^     | INVX8  | 0.292 | 0.308 |   0.876 |    1.761 | 
     | I0/transmit/CRC_GENERATOR/\out_tmp_reg[14] | CLK ^          | DFFSR  | 0.302 | 0.023 |   0.899 |    1.784 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin I0/transmit/CRC_GENERATOR/\out_tmp_reg[0] /CLK 
Endpoint:   I0/transmit/CRC_GENERATOR/\out_tmp_reg[0] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/transmit/CRC_GENERATOR/\out_tmp_reg[0] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.899
+ Hold                          0.064
+ Phase Shift                   0.000
= Required Time                 0.963
  Arrival Time                  1.848
  Slack Time                    0.885
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                           |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                           | clk ^          |        | 0.161 |       |   0.100 |   -0.785 | 
     | U7                                        | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -0.631 | 
     | nclk__L1_I1                               | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |   -0.318 | 
     | nclk__L2_I5                               | A v -> Y ^     | INVX8  | 0.292 | 0.308 |   0.876 |   -0.009 | 
     | I0/transmit/CRC_GENERATOR/\out_tmp_reg[0] | CLK ^ -> Q v   | DFFSR  | 0.266 | 0.692 |   1.568 |    0.683 | 
     | I0/transmit/CRC_GENERATOR/U54             | A v -> Y ^     | INVX2  | 0.144 | 0.148 |   1.716 |    0.831 | 
     | I0/transmit/CRC_GENERATOR/U57             | B ^ -> Y v     | MUX2X1 | 0.145 | 0.132 |   1.848 |    0.962 | 
     | I0/transmit/CRC_GENERATOR/\out_tmp_reg[0] | D v            | DFFSR  | 0.145 | 0.000 |   1.848 |    0.963 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                           |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                           | clk ^          |        | 0.161 |       |   0.100 |    0.985 | 
     | U7                                        | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    1.139 | 
     | nclk__L1_I1                               | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |    1.453 | 
     | nclk__L2_I5                               | A v -> Y ^     | INVX8  | 0.292 | 0.308 |   0.876 |    1.761 | 
     | I0/transmit/CRC_GENERATOR/\out_tmp_reg[0] | CLK ^          | DFFSR  | 0.302 | 0.023 |   0.899 |    1.784 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin I0/receiveTOP/CRC16/\out_tmp_reg[6] /CLK 
Endpoint:   I0/receiveTOP/CRC16/\out_tmp_reg[6] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: I0/receiveTOP/CRC16/\out_tmp_reg[6] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.900
+ Hold                          0.072
+ Phase Shift                   0.000
= Required Time                 0.972
  Arrival Time                  1.859
  Slack Time                    0.887
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                |         |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                     | clk ^          |         | 0.161 |       |   0.100 |   -0.787 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC  | 0.113 | 0.154 |   0.254 |   -0.633 | 
     | nclk__L1_I1                         | A ^ -> Y v     | INVX8   | 0.387 | 0.313 |   0.567 |   -0.319 | 
     | nclk__L2_I6                         | A v -> Y ^     | INVX8   | 0.293 | 0.318 |   0.886 |   -0.001 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[6] | CLK ^ -> Q v   | DFFSR   | 0.319 | 0.725 |   1.611 |    0.724 | 
     | I0/receiveTOP/CRC16/U48             | B v -> Y ^     | MUX2X1  | 0.146 | 0.159 |   1.770 |    0.883 | 
     | I0/receiveTOP/CRC16/U49             | B ^ -> Y v     | NAND2X1 | 0.105 | 0.089 |   1.859 |    0.972 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[6] | D v            | DFFSR   | 0.105 | 0.000 |   1.859 |    0.972 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                     |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                     | clk ^          |        | 0.161 |       |   0.100 |    0.987 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    1.141 | 
     | nclk__L1_I1                         | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |    1.454 | 
     | nclk__L2_I6                         | A v -> Y ^     | INVX8  | 0.293 | 0.318 |   0.886 |    1.772 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[6] | CLK ^          | DFFSR  | 0.301 | 0.015 |   0.900 |    1.787 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin I0/receiveTOP/CRC16/\out_tmp_reg[1] /CLK 
Endpoint:   I0/receiveTOP/CRC16/\out_tmp_reg[1] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: I0/receiveTOP/CRC16/\out_tmp_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.898
+ Hold                          0.072
+ Phase Shift                   0.000
= Required Time                 0.970
  Arrival Time                  1.857
  Slack Time                    0.887
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                     |                |         |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                     | clk ^          |         | 0.161 |       |   0.100 |   -0.787 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC  | 0.113 | 0.154 |   0.254 |   -0.633 | 
     | nclk__L1_I1                         | A ^ -> Y v     | INVX8   | 0.387 | 0.313 |   0.567 |   -0.320 | 
     | nclk__L2_I6                         | A v -> Y ^     | INVX8   | 0.293 | 0.318 |   0.886 |   -0.002 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[0] | CLK ^ -> Q v   | DFFSR   | 0.323 | 0.717 |   1.602 |    0.715 | 
     | I0/receiveTOP/CRC16/U59             | A v -> Y ^     | MUX2X1  | 0.147 | 0.164 |   1.766 |    0.879 | 
     | I0/receiveTOP/CRC16/U60             | B ^ -> Y v     | NAND2X1 | 0.106 | 0.090 |   1.857 |    0.969 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[1] | D v            | DFFSR   | 0.106 | 0.000 |   1.857 |    0.970 | 
     +-----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                     |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                     | clk ^          |        | 0.161 |       |   0.100 |    0.987 | 
     | U7                                  | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    1.141 | 
     | nclk__L1_I1                         | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |    1.455 | 
     | nclk__L2_I6                         | A v -> Y ^     | INVX8  | 0.293 | 0.318 |   0.886 |    1.773 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[1] | CLK ^          | DFFSR  | 0.301 | 0.013 |   0.898 |    1.785 | 
     +----------------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin I0/receiveTOP/BST/ONES/\cur_count_reg[2] /CLK 
Endpoint:   I0/receiveTOP/BST/ONES/\cur_count_reg[2] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/receiveTOP/BST/ONES/\cur_count_reg[2] /Q (^) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.903
+ Hold                          0.061
+ Phase Shift                   0.000
= Required Time                 0.964
  Arrival Time                  1.854
  Slack Time                    0.889
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                          |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                          | clk ^          |        | 0.161 |       |   0.100 |   -0.789 | 
     | U7                                       | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -0.635 | 
     | nclk__L1_I1                              | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |   -0.322 | 
     | nclk__L2_I9                              | A v -> Y ^     | INVX8  | 0.296 | 0.318 |   0.885 |   -0.004 | 
     | I0/receiveTOP/BST/ONES/\cur_count_reg[2] | CLK ^ -> Q ^   | DFFSR  | 0.339 | 0.675 |   1.560 |    0.671 | 
     | I0/receiveTOP/BST/ONES/U41               | S ^ -> Y v     | MUX2X1 | 0.163 | 0.293 |   1.853 |    0.963 | 
     | I0/receiveTOP/BST/ONES/\cur_count_reg[2] | D v            | DFFSR  | 0.163 | 0.001 |   1.854 |    0.964 | 
     +---------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------------------------+ 
     |                 Instance                 |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                          |                |        |       |       |  Time   |   Time   | 
     |------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                          | clk ^          |        | 0.161 |       |   0.100 |    0.989 | 
     | U7                                       | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    1.143 | 
     | nclk__L1_I1                              | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |    1.457 | 
     | nclk__L2_I9                              | A v -> Y ^     | INVX8  | 0.296 | 0.318 |   0.885 |    1.775 | 
     | I0/receiveTOP/BST/ONES/\cur_count_reg[2] | CLK ^          | DFFSR  | 0.305 | 0.018 |   0.903 |    1.792 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin I0/receiveTOP/CRC5/\out_tmp_reg[1] /CLK 
Endpoint:   I0/receiveTOP/CRC5/\out_tmp_reg[1] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: I0/receiveTOP/CRC5/\out_tmp_reg[0] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.895
+ Hold                          0.074
+ Phase Shift                   0.000
= Required Time                 0.969
  Arrival Time                  1.859
  Slack Time                    0.890
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                |         |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                    | clk ^          |         | 0.161 |       |   0.100 |   -0.790 | 
     | U7                                 | YPAD ^ -> DI ^ | PADINC  | 0.113 | 0.154 |   0.254 |   -0.636 | 
     | nclk__L1_I1                        | A ^ -> Y v     | INVX8   | 0.387 | 0.313 |   0.567 |   -0.323 | 
     | nclk__L2_I9                        | A v -> Y ^     | INVX8   | 0.296 | 0.318 |   0.885 |   -0.005 | 
     | I0/receiveTOP/CRC5/\out_tmp_reg[0] | CLK ^ -> Q v   | DFFSR   | 0.313 | 0.715 |   1.601 |    0.711 | 
     | I0/receiveTOP/CRC5/U24             | A v -> Y ^     | MUX2X1  | 0.158 | 0.179 |   1.780 |    0.890 | 
     | I0/receiveTOP/CRC5/U25             | B ^ -> Y v     | NAND2X1 | 0.097 | 0.078 |   1.858 |    0.968 | 
     | I0/receiveTOP/CRC5/\out_tmp_reg[1] | D v            | DFFSR   | 0.097 | 0.000 |   1.859 |    0.969 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                    |                |        |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                    | clk ^          |        | 0.161 |       |   0.100 |    0.990 | 
     | U7                                 | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    1.144 | 
     | nclk__L1_I1                        | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |    1.457 | 
     | nclk__L2_I9                        | A v -> Y ^     | INVX8  | 0.296 | 0.318 |   0.885 |    1.775 | 
     | I0/receiveTOP/CRC5/\out_tmp_reg[1] | CLK ^          | DFFSR  | 0.303 | 0.009 |   0.895 |    1.785 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin I0/receiveTOP/CRC5/\out_tmp_reg[2] /CLK 
Endpoint:   I0/receiveTOP/CRC5/\out_tmp_reg[2] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: I0/receiveTOP/CRC5/\out_tmp_reg[2] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.893
+ Hold                          0.074
+ Phase Shift                   0.000
= Required Time                 0.966
  Arrival Time                  1.858
  Slack Time                    0.891
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                    |                |         |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                    | clk ^          |         | 0.161 |       |   0.100 |   -0.791 | 
     | U7                                 | YPAD ^ -> DI ^ | PADINC  | 0.113 | 0.154 |   0.254 |   -0.637 | 
     | nclk__L1_I1                        | A ^ -> Y v     | INVX8   | 0.387 | 0.313 |   0.567 |   -0.324 | 
     | nclk__L2_I6                        | A v -> Y ^     | INVX8   | 0.293 | 0.318 |   0.886 |   -0.006 | 
     | I0/receiveTOP/CRC5/\out_tmp_reg[2] | CLK ^ -> Q v   | DFFSR   | 0.337 | 0.731 |   1.616 |    0.725 | 
     | I0/receiveTOP/CRC5/U22             | B v -> Y ^     | MUX2X1  | 0.134 | 0.160 |   1.776 |    0.885 | 
     | I0/receiveTOP/CRC5/U23             | B ^ -> Y v     | NAND2X1 | 0.096 | 0.081 |   1.857 |    0.966 | 
     | I0/receiveTOP/CRC5/\out_tmp_reg[2] | D v            | DFFSR   | 0.096 | 0.000 |   1.858 |    0.966 | 
     +----------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +---------------------------------------------------------------------------------------------------+ 
     |              Instance              |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                    |                |        |       |       |  Time   |   Time   | 
     |------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                    | clk ^          |        | 0.161 |       |   0.100 |    0.991 | 
     | U7                                 | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    1.145 | 
     | nclk__L1_I1                        | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |    1.459 | 
     | nclk__L2_I6                        | A v -> Y ^     | INVX8  | 0.293 | 0.318 |   0.886 |    1.777 | 
     | I0/receiveTOP/CRC5/\out_tmp_reg[2] | CLK ^          | DFFSR  | 0.299 | 0.007 |   0.893 |    1.784 | 
     +---------------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin I0/receiveTOP/CRC16/\out_tmp_reg[11] /CLK 
Endpoint:   I0/receiveTOP/CRC16/\out_tmp_reg[11] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: I0/receiveTOP/CRC16/\out_tmp_reg[11] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.869
+ Hold                          0.074
+ Phase Shift                   0.000
= Required Time                 0.942
  Arrival Time                  1.835
  Slack Time                    0.892
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                      | clk ^          |         | 0.161 |       |   0.100 |   -0.792 | 
     | U7                                   | YPAD ^ -> DI ^ | PADINC  | 0.113 | 0.154 |   0.254 |   -0.638 | 
     | nclk__L1_I0                          | A ^ -> Y v     | INVX8   | 0.364 | 0.325 |   0.579 |   -0.313 | 
     | nclk__L2_I4                          | A v -> Y ^     | INVX8   | 0.277 | 0.281 |   0.860 |   -0.033 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[11] | CLK ^ -> Q v   | DFFSR   | 0.338 | 0.730 |   1.589 |    0.697 | 
     | I0/receiveTOP/CRC16/U38              | B v -> Y ^     | MUX2X1  | 0.143 | 0.160 |   1.750 |    0.857 | 
     | I0/receiveTOP/CRC16/U39              | B ^ -> Y v     | NAND2X1 | 0.101 | 0.085 |   1.834 |    0.942 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[11] | D v            | DFFSR   | 0.101 | 0.000 |   1.835 |    0.942 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                      |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                      | clk ^          |        | 0.161 |       |   0.100 |    0.992 | 
     | U7                                   | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    1.146 | 
     | nclk__L1_I0                          | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |    1.471 | 
     | nclk__L2_I4                          | A v -> Y ^     | INVX8  | 0.277 | 0.281 |   0.860 |    1.752 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[11] | CLK ^          | DFFSR  | 0.281 | 0.009 |   0.869 |    1.761 | 
     +-----------------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin I0/transmit/CRC_GENERATOR/\out_tmp_reg[4] /CLK 
Endpoint:   I0/transmit/CRC_GENERATOR/\out_tmp_reg[4] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/transmit/CRC_GENERATOR/\out_tmp_reg[3] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.894
+ Hold                          0.062
+ Phase Shift                   0.000
= Required Time                 0.957
  Arrival Time                  1.850
  Slack Time                    0.893
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                           |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                           | clk ^          |        | 0.161 |       |   0.100 |   -0.793 | 
     | U7                                        | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -0.639 | 
     | nclk__L1_I1                               | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |   -0.326 | 
     | nclk__L2_I5                               | A v -> Y ^     | INVX8  | 0.292 | 0.308 |   0.876 |   -0.017 | 
     | I0/transmit/CRC_GENERATOR/\out_tmp_reg[3] | CLK ^ -> Q v   | DFFSR  | 0.240 | 0.669 |   1.545 |    0.652 | 
     | I0/transmit/CRC_GENERATOR/U46             | A v -> Y ^     | INVX2  | 0.168 | 0.174 |   1.719 |    0.826 | 
     | I0/transmit/CRC_GENERATOR/U47             | A ^ -> Y v     | MUX2X1 | 0.151 | 0.130 |   1.849 |    0.956 | 
     | I0/transmit/CRC_GENERATOR/\out_tmp_reg[4] | D v            | DFFSR  | 0.151 | 0.001 |   1.850 |    0.957 | 
     +----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +----------------------------------------------------------------------------------------------------------+ 
     |                 Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                           |                |        |       |       |  Time   |   Time   | 
     |-------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                           | clk ^          |        | 0.161 |       |   0.100 |    0.993 | 
     | U7                                        | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    1.147 | 
     | nclk__L1_I0                               | A ^ -> Y v     | INVX8  | 0.364 | 0.325 |   0.579 |    1.472 | 
     | nclk__L2_I3                               | A v -> Y ^     | INVX8  | 0.289 | 0.302 |   0.881 |    1.774 | 
     | I0/transmit/CRC_GENERATOR/\out_tmp_reg[4] | CLK ^          | DFFSR  | 0.295 | 0.014 |   0.894 |    1.787 | 
     +----------------------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin I0/transmit/CRC_GENERATOR/\out_tmp_reg[10] /
CLK 
Endpoint:   I0/transmit/CRC_GENERATOR/\out_tmp_reg[10] /D (v) checked with  
leading edge of 'clk'
Beginpoint: I0/transmit/CRC_GENERATOR/\out_tmp_reg[10] /Q (v) triggered by  
leading edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.895
+ Hold                          0.065
+ Phase Shift                   0.000
= Required Time                 0.960
  Arrival Time                  1.854
  Slack Time                    0.894
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |   -0.794 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |   -0.640 | 
     | nclk__L1_I1                                | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |   -0.326 | 
     | nclk__L2_I5                                | A v -> Y ^     | INVX8  | 0.292 | 0.308 |   0.876 |   -0.018 | 
     | I0/transmit/CRC_GENERATOR/\out_tmp_reg[10] | CLK ^ -> Q v   | DFFSR  | 0.258 | 0.683 |   1.559 |    0.665 | 
     | I0/transmit/CRC_GENERATOR/U32              | A v -> Y ^     | INVX2  | 0.160 | 0.166 |   1.725 |    0.831 | 
     | I0/transmit/CRC_GENERATOR/U35              | B ^ -> Y v     | MUX2X1 | 0.141 | 0.128 |   1.854 |    0.960 | 
     | I0/transmit/CRC_GENERATOR/\out_tmp_reg[10] | D v            | DFFSR  | 0.141 | 0.000 |   1.854 |    0.960 | 
     +-----------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------------+ 
     |                  Instance                  |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                            |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                            | clk ^          |        | 0.161 |       |   0.100 |    0.994 | 
     | U7                                         | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    1.148 | 
     | nclk__L1_I1                                | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |    1.461 | 
     | nclk__L2_I5                                | A v -> Y ^     | INVX8  | 0.292 | 0.308 |   0.876 |    1.770 | 
     | I0/transmit/CRC_GENERATOR/\out_tmp_reg[10] | CLK ^          | DFFSR  | 0.301 | 0.020 |   0.895 |    1.789 | 
     +-----------------------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin I0/receiveTOP/CRC16/\out_tmp_reg[13] /CLK 
Endpoint:   I0/receiveTOP/CRC16/\out_tmp_reg[13] /D (v) checked with  leading 
edge of 'clk'
Beginpoint: I0/receiveTOP/CRC16/\out_tmp_reg[13] /Q (v) triggered by  leading 
edge of 'clk'
Path Groups:  {reg2reg}
Other End Arrival Time          0.900
+ Hold                          0.074
+ Phase Shift                   0.000
= Required Time                 0.974
  Arrival Time                  1.869
  Slack Time                    0.895
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Timing Path:
     +------------------------------------------------------------------------------------------------------+ 
     |               Instance               |      Arc       |  Cell   |  Slew | Delay | Arrival | Required | 
     |                                      |                |         |       |       |  Time   |   Time   | 
     |--------------------------------------+----------------+---------+-------+-------+---------+----------| 
     |                                      | clk ^          |         | 0.161 |       |   0.100 |   -0.795 | 
     | U7                                   | YPAD ^ -> DI ^ | PADINC  | 0.113 | 0.154 |   0.254 |   -0.641 | 
     | nclk__L1_I1                          | A ^ -> Y v     | INVX8   | 0.387 | 0.313 |   0.567 |   -0.328 | 
     | nclk__L2_I6                          | A v -> Y ^     | INVX8   | 0.293 | 0.318 |   0.886 |   -0.010 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[13] | CLK ^ -> Q v   | DFFSR   | 0.328 | 0.732 |   1.618 |    0.722 | 
     | I0/receiveTOP/CRC16/U34              | B v -> Y ^     | MUX2X1  | 0.161 | 0.173 |   1.791 |    0.896 | 
     | I0/receiveTOP/CRC16/U35              | B ^ -> Y v     | NAND2X1 | 0.097 | 0.078 |   1.869 |    0.974 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[13] | D v            | DFFSR   | 0.097 | 0.000 |   1.869 |    0.974 | 
     +------------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     + Drive Adjustment                   0.100
     = Beginpoint Arrival Time            0.100
     Other End Path:
     +-----------------------------------------------------------------------------------------------------+ 
     |               Instance               |      Arc       |  Cell  |  Slew | Delay | Arrival | Required | 
     |                                      |                |        |       |       |  Time   |   Time   | 
     |--------------------------------------+----------------+--------+-------+-------+---------+----------| 
     |                                      | clk ^          |        | 0.161 |       |   0.100 |    0.995 | 
     | U7                                   | YPAD ^ -> DI ^ | PADINC | 0.113 | 0.154 |   0.254 |    1.149 | 
     | nclk__L1_I1                          | A ^ -> Y v     | INVX8  | 0.387 | 0.313 |   0.567 |    1.463 | 
     | nclk__L2_I6                          | A v -> Y ^     | INVX8  | 0.293 | 0.318 |   0.886 |    1.781 | 
     | I0/receiveTOP/CRC16/\out_tmp_reg[13] | CLK ^          | DFFSR  | 0.301 | 0.015 |   0.900 |    1.796 | 
     +-----------------------------------------------------------------------------------------------------+ 

