# Day 4 - Sec 2 - Timing analysis with ideal clocks using openSTA

## Setup timing analysis and introduction to flip-flop setup time
![image](https://github.com/ankdesh/vsd-openlane/assets/15871819/4d940d17-5cd4-4180-a5d3-4470f44c2643)
* Uncertainty
![image](https://github.com/ankdesh/vsd-openlane/assets/15871819/fcb5fd0a-4adc-45d7-89c2-948352a43398)

* Timing analysis for sample design
![image](https://github.com/ankdesh/vsd-openlane/assets/15871819/4ba6ca13-50ab-4351-8963-0e4e1373c78e)
![image](https://github.com/ankdesh/vsd-openlane/assets/15871819/4738c71a-ee3c-4a40-a02f-e915b0c233d7)
![image](https://github.com/ankdesh/vsd-openlane/assets/15871819/197eb435-8fbe-408d-a4b4-604a9911d148)

## Lab steps to configure OpenSTA for post-synth timing analysis
![image](https://github.com/ankdesh/vsd-openlane/assets/15871819/acfefc28-72f6-4b60-844a-7185f72f1ac7)
Copy the file my_base.stc
![image](https://github.com/ankdesh/vsd-openlane/assets/15871819/157c1dfa-08a4-4a3f-9b49-d9c6e4221971)
![image](https://github.com/ankdesh/vsd-openlane/assets/15871819/189ef4a6-4ce6-484c-b01c-016adbc0f7e3)

