// Seed: 2285835301
module module_0 (
    output wor id_0,
    output uwire id_1,
    output wor id_2,
    output supply0 id_3
);
  assign id_1 = 1;
endmodule
module module_1 #(
    parameter id_8 = 32'd71
) (
    output wor id_0,
    output wor id_1,
    output supply1 id_2,
    output supply0 id_3,
    input wor id_4,
    input tri0 id_5,
    input supply1 id_6,
    input tri0 id_7,
    input tri0 _id_8
);
  logic [7:0] id_10;
  wire [1 : 1  <=  -1] id_11;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_3,
      id_1
  );
  assign id_10[id_8] = -1 != id_7;
endmodule
