Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (lin64) Build 3865809 Sun May  7 15:04:56 MDT 2023
| Date         : Thu Apr 25 12:30:08 2024
| Host         : Jorbis-Zenbook running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab6pong_timing_summary_routed.rpt -pb lab6pong_timing_summary_routed.pb -rpx lab6pong_timing_summary_routed.rpx -warn_on_violation
| Design       : lab6pong
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert    2           
TIMING-18  Warning   Missing input or output delay   17          
TIMING-20  Warning   Non-clocked latch               34          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (96)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (34)
5. checking no_input_delay (3)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (32)

1. checking no_clock (96)
-------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: aP_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: lP_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: mover_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pP_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: qP_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: xBall_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: xBall_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: xBall_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: xBall_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: xBall_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: xBall_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: xBall_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: xBall_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: yBall_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: yBall_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: yBall_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: yBall_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: yBall_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: yBall_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: yBall_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: yBall_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: yRight_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: yRight_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: yRight_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: yRight_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: yRight_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: yRight_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: yRight_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: yRight_reg[7]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (34)
-------------------------------------------------
 There are 34 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (32)
-----------------------------
 There are 32 combinational latch loops in the design through latch input (HIGH)



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.670        0.000                      0                  181        0.166        0.000                      0                  181        4.020        0.000                       0                    92  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
sysClk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sysClk              0.670        0.000                      0                  181        0.166        0.000                      0                  181        4.020        0.000                       0                    92  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sysClk                      
(none)                      sysClk        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sysClk
  To Clock:  sysClk

Setup :            0  Failing Endpoints,  Worst Slack        0.670ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.670ns  (required time - arrival time)
  Source:                 pulseGen.count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulseGen.count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        8.841ns  (logic 4.313ns (48.786%)  route 4.528ns (51.214%))
  Logic Levels:           11  (CARRY4=6 LUT1=2 LUT5=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.623     5.144    clk_IBUF_BUFG
    SLICE_X7Y56          FDRE                                         r  pulseGen.count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDRE (Prop_fdre_C_Q)         0.419     5.563 r  pulseGen.count_reg[8]/Q
                         net (fo=1, routed)           0.646     6.208    pulseGen.count_reg_n_0_[8]
    SLICE_X6Y55          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675     6.883 r  pulseGen.count_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.883    pulseGen.count_reg[6]_i_2_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.206 f  pulseGen.count_reg[15]_i_3/O[1]
                         net (fo=2, routed)           0.434     7.640    count1[10]
    SLICE_X4Y56          LUT1 (Prop_lut1_I0_O)        0.306     7.946 r  pulseGen.count[11]_i_4/O
                         net (fo=1, routed)           0.000     7.946    pulseGen.count[11]_i_4_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.344 r  pulseGen.count_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.344    pulseGen.count_reg[11]_i_2_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.566 f  pulseGen.count_reg[15]_i_2/O[0]
                         net (fo=3, routed)           0.500     9.066    pulseGen.count_reg[15]_i_2_n_7
    SLICE_X5Y57          LUT1 (Prop_lut1_I0_O)        0.299     9.365 r  pulseGen.count[14]_i_5/O
                         net (fo=1, routed)           0.000     9.365    pulseGen.count[14]_i_5_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.915 r  pulseGen.count_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.915    pulseGen.count_reg[14]_i_2_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.249 f  pulseGen.count_reg[18]_i_2/O[1]
                         net (fo=2, routed)           1.007    11.256    pulseGen.count_reg[18]_i_2_n_6
    SLICE_X7Y57          LUT5 (Prop_lut5_I4_O)        0.331    11.587 f  pulseGen.count[20]_i_14/O
                         net (fo=1, routed)           0.488    12.075    pulseGen.count[20]_i_14_n_0
    SLICE_X7Y55          LUT5 (Prop_lut5_I4_O)        0.332    12.407 f  pulseGen.count[20]_i_7/O
                         net (fo=2, routed)           0.583    12.990    pulseGen.count[20]_i_7_n_0
    SLICE_X7Y58          LUT5 (Prop_lut5_I4_O)        0.124    13.114 r  pulseGen.count[20]_i_1/O
                         net (fo=21, routed)          0.870    13.984    pulseGen.count[20]_i_1_n_0
    SLICE_X4Y55          FDRE                                         r  pulseGen.count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.507    14.848    clk_IBUF_BUFG
    SLICE_X4Y55          FDRE                                         r  pulseGen.count_reg[4]/C
                         clock pessimism              0.271    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X4Y55          FDRE (Setup_fdre_C_R)       -0.429    14.655    pulseGen.count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                         -13.984    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.670ns  (required time - arrival time)
  Source:                 pulseGen.count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulseGen.count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        8.841ns  (logic 4.313ns (48.786%)  route 4.528ns (51.214%))
  Logic Levels:           11  (CARRY4=6 LUT1=2 LUT5=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.623     5.144    clk_IBUF_BUFG
    SLICE_X7Y56          FDRE                                         r  pulseGen.count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDRE (Prop_fdre_C_Q)         0.419     5.563 r  pulseGen.count_reg[8]/Q
                         net (fo=1, routed)           0.646     6.208    pulseGen.count_reg_n_0_[8]
    SLICE_X6Y55          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675     6.883 r  pulseGen.count_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.883    pulseGen.count_reg[6]_i_2_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.206 f  pulseGen.count_reg[15]_i_3/O[1]
                         net (fo=2, routed)           0.434     7.640    count1[10]
    SLICE_X4Y56          LUT1 (Prop_lut1_I0_O)        0.306     7.946 r  pulseGen.count[11]_i_4/O
                         net (fo=1, routed)           0.000     7.946    pulseGen.count[11]_i_4_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.344 r  pulseGen.count_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.344    pulseGen.count_reg[11]_i_2_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.566 f  pulseGen.count_reg[15]_i_2/O[0]
                         net (fo=3, routed)           0.500     9.066    pulseGen.count_reg[15]_i_2_n_7
    SLICE_X5Y57          LUT1 (Prop_lut1_I0_O)        0.299     9.365 r  pulseGen.count[14]_i_5/O
                         net (fo=1, routed)           0.000     9.365    pulseGen.count[14]_i_5_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.915 r  pulseGen.count_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.915    pulseGen.count_reg[14]_i_2_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.249 f  pulseGen.count_reg[18]_i_2/O[1]
                         net (fo=2, routed)           1.007    11.256    pulseGen.count_reg[18]_i_2_n_6
    SLICE_X7Y57          LUT5 (Prop_lut5_I4_O)        0.331    11.587 f  pulseGen.count[20]_i_14/O
                         net (fo=1, routed)           0.488    12.075    pulseGen.count[20]_i_14_n_0
    SLICE_X7Y55          LUT5 (Prop_lut5_I4_O)        0.332    12.407 f  pulseGen.count[20]_i_7/O
                         net (fo=2, routed)           0.583    12.990    pulseGen.count[20]_i_7_n_0
    SLICE_X7Y58          LUT5 (Prop_lut5_I4_O)        0.124    13.114 r  pulseGen.count[20]_i_1/O
                         net (fo=21, routed)          0.870    13.984    pulseGen.count[20]_i_1_n_0
    SLICE_X4Y55          FDRE                                         r  pulseGen.count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.507    14.848    clk_IBUF_BUFG
    SLICE_X4Y55          FDRE                                         r  pulseGen.count_reg[5]/C
                         clock pessimism              0.271    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X4Y55          FDRE (Setup_fdre_C_R)       -0.429    14.655    pulseGen.count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                         -13.984    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.670ns  (required time - arrival time)
  Source:                 pulseGen.count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulseGen.count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        8.841ns  (logic 4.313ns (48.786%)  route 4.528ns (51.214%))
  Logic Levels:           11  (CARRY4=6 LUT1=2 LUT5=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.623     5.144    clk_IBUF_BUFG
    SLICE_X7Y56          FDRE                                         r  pulseGen.count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDRE (Prop_fdre_C_Q)         0.419     5.563 r  pulseGen.count_reg[8]/Q
                         net (fo=1, routed)           0.646     6.208    pulseGen.count_reg_n_0_[8]
    SLICE_X6Y55          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675     6.883 r  pulseGen.count_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.883    pulseGen.count_reg[6]_i_2_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.206 f  pulseGen.count_reg[15]_i_3/O[1]
                         net (fo=2, routed)           0.434     7.640    count1[10]
    SLICE_X4Y56          LUT1 (Prop_lut1_I0_O)        0.306     7.946 r  pulseGen.count[11]_i_4/O
                         net (fo=1, routed)           0.000     7.946    pulseGen.count[11]_i_4_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.344 r  pulseGen.count_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.344    pulseGen.count_reg[11]_i_2_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.566 f  pulseGen.count_reg[15]_i_2/O[0]
                         net (fo=3, routed)           0.500     9.066    pulseGen.count_reg[15]_i_2_n_7
    SLICE_X5Y57          LUT1 (Prop_lut1_I0_O)        0.299     9.365 r  pulseGen.count[14]_i_5/O
                         net (fo=1, routed)           0.000     9.365    pulseGen.count[14]_i_5_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.915 r  pulseGen.count_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.915    pulseGen.count_reg[14]_i_2_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.249 f  pulseGen.count_reg[18]_i_2/O[1]
                         net (fo=2, routed)           1.007    11.256    pulseGen.count_reg[18]_i_2_n_6
    SLICE_X7Y57          LUT5 (Prop_lut5_I4_O)        0.331    11.587 f  pulseGen.count[20]_i_14/O
                         net (fo=1, routed)           0.488    12.075    pulseGen.count[20]_i_14_n_0
    SLICE_X7Y55          LUT5 (Prop_lut5_I4_O)        0.332    12.407 f  pulseGen.count[20]_i_7/O
                         net (fo=2, routed)           0.583    12.990    pulseGen.count[20]_i_7_n_0
    SLICE_X7Y58          LUT5 (Prop_lut5_I4_O)        0.124    13.114 r  pulseGen.count[20]_i_1/O
                         net (fo=21, routed)          0.870    13.984    pulseGen.count[20]_i_1_n_0
    SLICE_X4Y55          FDRE                                         r  pulseGen.count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.507    14.848    clk_IBUF_BUFG
    SLICE_X4Y55          FDRE                                         r  pulseGen.count_reg[6]/C
                         clock pessimism              0.271    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X4Y55          FDRE (Setup_fdre_C_R)       -0.429    14.655    pulseGen.count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                         -13.984    
  -------------------------------------------------------------------
                         slack                                  0.670    

Slack (MET) :             0.808ns  (required time - arrival time)
  Source:                 pulseGen.count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulseGen.count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        8.702ns  (logic 4.313ns (49.562%)  route 4.389ns (50.438%))
  Logic Levels:           11  (CARRY4=6 LUT1=2 LUT5=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.623     5.144    clk_IBUF_BUFG
    SLICE_X7Y56          FDRE                                         r  pulseGen.count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDRE (Prop_fdre_C_Q)         0.419     5.563 r  pulseGen.count_reg[8]/Q
                         net (fo=1, routed)           0.646     6.208    pulseGen.count_reg_n_0_[8]
    SLICE_X6Y55          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675     6.883 r  pulseGen.count_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.883    pulseGen.count_reg[6]_i_2_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.206 f  pulseGen.count_reg[15]_i_3/O[1]
                         net (fo=2, routed)           0.434     7.640    count1[10]
    SLICE_X4Y56          LUT1 (Prop_lut1_I0_O)        0.306     7.946 r  pulseGen.count[11]_i_4/O
                         net (fo=1, routed)           0.000     7.946    pulseGen.count[11]_i_4_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.344 r  pulseGen.count_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.344    pulseGen.count_reg[11]_i_2_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.566 f  pulseGen.count_reg[15]_i_2/O[0]
                         net (fo=3, routed)           0.500     9.066    pulseGen.count_reg[15]_i_2_n_7
    SLICE_X5Y57          LUT1 (Prop_lut1_I0_O)        0.299     9.365 r  pulseGen.count[14]_i_5/O
                         net (fo=1, routed)           0.000     9.365    pulseGen.count[14]_i_5_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.915 r  pulseGen.count_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.915    pulseGen.count_reg[14]_i_2_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.249 f  pulseGen.count_reg[18]_i_2/O[1]
                         net (fo=2, routed)           1.007    11.256    pulseGen.count_reg[18]_i_2_n_6
    SLICE_X7Y57          LUT5 (Prop_lut5_I4_O)        0.331    11.587 f  pulseGen.count[20]_i_14/O
                         net (fo=1, routed)           0.488    12.075    pulseGen.count[20]_i_14_n_0
    SLICE_X7Y55          LUT5 (Prop_lut5_I4_O)        0.332    12.407 f  pulseGen.count[20]_i_7/O
                         net (fo=2, routed)           0.583    12.990    pulseGen.count[20]_i_7_n_0
    SLICE_X7Y58          LUT5 (Prop_lut5_I4_O)        0.124    13.114 r  pulseGen.count[20]_i_1/O
                         net (fo=21, routed)          0.732    13.846    pulseGen.count[20]_i_1_n_0
    SLICE_X4Y54          FDRE                                         r  pulseGen.count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.507    14.848    clk_IBUF_BUFG
    SLICE_X4Y54          FDRE                                         r  pulseGen.count_reg[0]/C
                         clock pessimism              0.271    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X4Y54          FDRE (Setup_fdre_C_R)       -0.429    14.655    pulseGen.count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                         -13.846    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.808ns  (required time - arrival time)
  Source:                 pulseGen.count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulseGen.count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        8.702ns  (logic 4.313ns (49.562%)  route 4.389ns (50.438%))
  Logic Levels:           11  (CARRY4=6 LUT1=2 LUT5=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.623     5.144    clk_IBUF_BUFG
    SLICE_X7Y56          FDRE                                         r  pulseGen.count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDRE (Prop_fdre_C_Q)         0.419     5.563 r  pulseGen.count_reg[8]/Q
                         net (fo=1, routed)           0.646     6.208    pulseGen.count_reg_n_0_[8]
    SLICE_X6Y55          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675     6.883 r  pulseGen.count_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.883    pulseGen.count_reg[6]_i_2_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.206 f  pulseGen.count_reg[15]_i_3/O[1]
                         net (fo=2, routed)           0.434     7.640    count1[10]
    SLICE_X4Y56          LUT1 (Prop_lut1_I0_O)        0.306     7.946 r  pulseGen.count[11]_i_4/O
                         net (fo=1, routed)           0.000     7.946    pulseGen.count[11]_i_4_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.344 r  pulseGen.count_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.344    pulseGen.count_reg[11]_i_2_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.566 f  pulseGen.count_reg[15]_i_2/O[0]
                         net (fo=3, routed)           0.500     9.066    pulseGen.count_reg[15]_i_2_n_7
    SLICE_X5Y57          LUT1 (Prop_lut1_I0_O)        0.299     9.365 r  pulseGen.count[14]_i_5/O
                         net (fo=1, routed)           0.000     9.365    pulseGen.count[14]_i_5_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.915 r  pulseGen.count_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.915    pulseGen.count_reg[14]_i_2_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.249 f  pulseGen.count_reg[18]_i_2/O[1]
                         net (fo=2, routed)           1.007    11.256    pulseGen.count_reg[18]_i_2_n_6
    SLICE_X7Y57          LUT5 (Prop_lut5_I4_O)        0.331    11.587 f  pulseGen.count[20]_i_14/O
                         net (fo=1, routed)           0.488    12.075    pulseGen.count[20]_i_14_n_0
    SLICE_X7Y55          LUT5 (Prop_lut5_I4_O)        0.332    12.407 f  pulseGen.count[20]_i_7/O
                         net (fo=2, routed)           0.583    12.990    pulseGen.count[20]_i_7_n_0
    SLICE_X7Y58          LUT5 (Prop_lut5_I4_O)        0.124    13.114 r  pulseGen.count[20]_i_1/O
                         net (fo=21, routed)          0.732    13.846    pulseGen.count[20]_i_1_n_0
    SLICE_X4Y54          FDRE                                         r  pulseGen.count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.507    14.848    clk_IBUF_BUFG
    SLICE_X4Y54          FDRE                                         r  pulseGen.count_reg[1]/C
                         clock pessimism              0.271    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X4Y54          FDRE (Setup_fdre_C_R)       -0.429    14.655    pulseGen.count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                         -13.846    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.808ns  (required time - arrival time)
  Source:                 pulseGen.count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulseGen.count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        8.702ns  (logic 4.313ns (49.562%)  route 4.389ns (50.438%))
  Logic Levels:           11  (CARRY4=6 LUT1=2 LUT5=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.623     5.144    clk_IBUF_BUFG
    SLICE_X7Y56          FDRE                                         r  pulseGen.count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDRE (Prop_fdre_C_Q)         0.419     5.563 r  pulseGen.count_reg[8]/Q
                         net (fo=1, routed)           0.646     6.208    pulseGen.count_reg_n_0_[8]
    SLICE_X6Y55          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675     6.883 r  pulseGen.count_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.883    pulseGen.count_reg[6]_i_2_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.206 f  pulseGen.count_reg[15]_i_3/O[1]
                         net (fo=2, routed)           0.434     7.640    count1[10]
    SLICE_X4Y56          LUT1 (Prop_lut1_I0_O)        0.306     7.946 r  pulseGen.count[11]_i_4/O
                         net (fo=1, routed)           0.000     7.946    pulseGen.count[11]_i_4_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.344 r  pulseGen.count_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.344    pulseGen.count_reg[11]_i_2_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.566 f  pulseGen.count_reg[15]_i_2/O[0]
                         net (fo=3, routed)           0.500     9.066    pulseGen.count_reg[15]_i_2_n_7
    SLICE_X5Y57          LUT1 (Prop_lut1_I0_O)        0.299     9.365 r  pulseGen.count[14]_i_5/O
                         net (fo=1, routed)           0.000     9.365    pulseGen.count[14]_i_5_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.915 r  pulseGen.count_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.915    pulseGen.count_reg[14]_i_2_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.249 f  pulseGen.count_reg[18]_i_2/O[1]
                         net (fo=2, routed)           1.007    11.256    pulseGen.count_reg[18]_i_2_n_6
    SLICE_X7Y57          LUT5 (Prop_lut5_I4_O)        0.331    11.587 f  pulseGen.count[20]_i_14/O
                         net (fo=1, routed)           0.488    12.075    pulseGen.count[20]_i_14_n_0
    SLICE_X7Y55          LUT5 (Prop_lut5_I4_O)        0.332    12.407 f  pulseGen.count[20]_i_7/O
                         net (fo=2, routed)           0.583    12.990    pulseGen.count[20]_i_7_n_0
    SLICE_X7Y58          LUT5 (Prop_lut5_I4_O)        0.124    13.114 r  pulseGen.count[20]_i_1/O
                         net (fo=21, routed)          0.732    13.846    pulseGen.count[20]_i_1_n_0
    SLICE_X4Y54          FDRE                                         r  pulseGen.count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.507    14.848    clk_IBUF_BUFG
    SLICE_X4Y54          FDRE                                         r  pulseGen.count_reg[2]/C
                         clock pessimism              0.271    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X4Y54          FDRE (Setup_fdre_C_R)       -0.429    14.655    pulseGen.count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                         -13.846    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.808ns  (required time - arrival time)
  Source:                 pulseGen.count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulseGen.count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        8.702ns  (logic 4.313ns (49.562%)  route 4.389ns (50.438%))
  Logic Levels:           11  (CARRY4=6 LUT1=2 LUT5=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.623     5.144    clk_IBUF_BUFG
    SLICE_X7Y56          FDRE                                         r  pulseGen.count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y56          FDRE (Prop_fdre_C_Q)         0.419     5.563 r  pulseGen.count_reg[8]/Q
                         net (fo=1, routed)           0.646     6.208    pulseGen.count_reg_n_0_[8]
    SLICE_X6Y55          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.675     6.883 r  pulseGen.count_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.883    pulseGen.count_reg[6]_i_2_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.206 f  pulseGen.count_reg[15]_i_3/O[1]
                         net (fo=2, routed)           0.434     7.640    count1[10]
    SLICE_X4Y56          LUT1 (Prop_lut1_I0_O)        0.306     7.946 r  pulseGen.count[11]_i_4/O
                         net (fo=1, routed)           0.000     7.946    pulseGen.count[11]_i_4_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.344 r  pulseGen.count_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.344    pulseGen.count_reg[11]_i_2_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.566 f  pulseGen.count_reg[15]_i_2/O[0]
                         net (fo=3, routed)           0.500     9.066    pulseGen.count_reg[15]_i_2_n_7
    SLICE_X5Y57          LUT1 (Prop_lut1_I0_O)        0.299     9.365 r  pulseGen.count[14]_i_5/O
                         net (fo=1, routed)           0.000     9.365    pulseGen.count[14]_i_5_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.915 r  pulseGen.count_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.915    pulseGen.count_reg[14]_i_2_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.249 f  pulseGen.count_reg[18]_i_2/O[1]
                         net (fo=2, routed)           1.007    11.256    pulseGen.count_reg[18]_i_2_n_6
    SLICE_X7Y57          LUT5 (Prop_lut5_I4_O)        0.331    11.587 f  pulseGen.count[20]_i_14/O
                         net (fo=1, routed)           0.488    12.075    pulseGen.count[20]_i_14_n_0
    SLICE_X7Y55          LUT5 (Prop_lut5_I4_O)        0.332    12.407 f  pulseGen.count[20]_i_7/O
                         net (fo=2, routed)           0.583    12.990    pulseGen.count[20]_i_7_n_0
    SLICE_X7Y58          LUT5 (Prop_lut5_I4_O)        0.124    13.114 r  pulseGen.count[20]_i_1/O
                         net (fo=21, routed)          0.732    13.846    pulseGen.count[20]_i_1_n_0
    SLICE_X4Y54          FDRE                                         r  pulseGen.count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.507    14.848    clk_IBUF_BUFG
    SLICE_X4Y54          FDRE                                         r  pulseGen.count_reg[3]/C
                         clock pessimism              0.271    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X4Y54          FDRE (Setup_fdre_C_R)       -0.429    14.655    pulseGen.count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                         -13.846    
  -------------------------------------------------------------------
                         slack                                  0.808    

Slack (MET) :             0.861ns  (required time - arrival time)
  Source:                 pulseGen.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulseGen.count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        8.650ns  (logic 4.459ns (51.550%)  route 4.191ns (48.450%))
  Logic Levels:           11  (CARRY4=6 LUT1=2 LUT5=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.623     5.144    clk_IBUF_BUFG
    SLICE_X4Y54          FDRE                                         r  pulseGen.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.456     5.600 r  pulseGen.count_reg[2]/Q
                         net (fo=1, routed)           0.455     6.055    pulseGen.count_reg_n_0_[2]
    SLICE_X6Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.712 r  pulseGen.count_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.712    pulseGen.count_reg[6]_i_3_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.027 f  pulseGen.count_reg[6]_i_2/O[3]
                         net (fo=2, routed)           0.456     7.483    count1[8]
    SLICE_X4Y56          LUT1 (Prop_lut1_I0_O)        0.307     7.790 r  pulseGen.count[11]_i_6/O
                         net (fo=1, routed)           0.000     7.790    pulseGen.count[11]_i_6_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.322 r  pulseGen.count_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.322    pulseGen.count_reg[11]_i_2_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.544 f  pulseGen.count_reg[15]_i_2/O[0]
                         net (fo=3, routed)           0.500     9.044    pulseGen.count_reg[15]_i_2_n_7
    SLICE_X5Y57          LUT1 (Prop_lut1_I0_O)        0.299     9.343 r  pulseGen.count[14]_i_5/O
                         net (fo=1, routed)           0.000     9.343    pulseGen.count[14]_i_5_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.893 r  pulseGen.count_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.893    pulseGen.count_reg[14]_i_2_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.227 f  pulseGen.count_reg[18]_i_2/O[1]
                         net (fo=2, routed)           1.007    11.233    pulseGen.count_reg[18]_i_2_n_6
    SLICE_X7Y57          LUT5 (Prop_lut5_I4_O)        0.331    11.564 f  pulseGen.count[20]_i_14/O
                         net (fo=1, routed)           0.488    12.053    pulseGen.count[20]_i_14_n_0
    SLICE_X7Y55          LUT5 (Prop_lut5_I4_O)        0.332    12.385 f  pulseGen.count[20]_i_7/O
                         net (fo=2, routed)           0.583    12.968    pulseGen.count[20]_i_7_n_0
    SLICE_X7Y58          LUT5 (Prop_lut5_I4_O)        0.124    13.092 r  pulseGen.count[20]_i_1/O
                         net (fo=21, routed)          0.702    13.794    pulseGen.count[20]_i_1_n_0
    SLICE_X7Y56          FDRE                                         r  pulseGen.count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.507    14.848    clk_IBUF_BUFG
    SLICE_X7Y56          FDRE                                         r  pulseGen.count_reg[10]/C
                         clock pessimism              0.271    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X7Y56          FDRE (Setup_fdre_C_R)       -0.429    14.655    pulseGen.count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                         -13.794    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.861ns  (required time - arrival time)
  Source:                 pulseGen.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulseGen.count_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        8.650ns  (logic 4.459ns (51.550%)  route 4.191ns (48.450%))
  Logic Levels:           11  (CARRY4=6 LUT1=2 LUT5=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.623     5.144    clk_IBUF_BUFG
    SLICE_X4Y54          FDRE                                         r  pulseGen.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.456     5.600 r  pulseGen.count_reg[2]/Q
                         net (fo=1, routed)           0.455     6.055    pulseGen.count_reg_n_0_[2]
    SLICE_X6Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.712 r  pulseGen.count_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.712    pulseGen.count_reg[6]_i_3_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.027 f  pulseGen.count_reg[6]_i_2/O[3]
                         net (fo=2, routed)           0.456     7.483    count1[8]
    SLICE_X4Y56          LUT1 (Prop_lut1_I0_O)        0.307     7.790 r  pulseGen.count[11]_i_6/O
                         net (fo=1, routed)           0.000     7.790    pulseGen.count[11]_i_6_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.322 r  pulseGen.count_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.322    pulseGen.count_reg[11]_i_2_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.544 f  pulseGen.count_reg[15]_i_2/O[0]
                         net (fo=3, routed)           0.500     9.044    pulseGen.count_reg[15]_i_2_n_7
    SLICE_X5Y57          LUT1 (Prop_lut1_I0_O)        0.299     9.343 r  pulseGen.count[14]_i_5/O
                         net (fo=1, routed)           0.000     9.343    pulseGen.count[14]_i_5_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.893 r  pulseGen.count_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.893    pulseGen.count_reg[14]_i_2_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.227 f  pulseGen.count_reg[18]_i_2/O[1]
                         net (fo=2, routed)           1.007    11.233    pulseGen.count_reg[18]_i_2_n_6
    SLICE_X7Y57          LUT5 (Prop_lut5_I4_O)        0.331    11.564 f  pulseGen.count[20]_i_14/O
                         net (fo=1, routed)           0.488    12.053    pulseGen.count[20]_i_14_n_0
    SLICE_X7Y55          LUT5 (Prop_lut5_I4_O)        0.332    12.385 f  pulseGen.count[20]_i_7/O
                         net (fo=2, routed)           0.583    12.968    pulseGen.count[20]_i_7_n_0
    SLICE_X7Y58          LUT5 (Prop_lut5_I4_O)        0.124    13.092 r  pulseGen.count[20]_i_1/O
                         net (fo=21, routed)          0.702    13.794    pulseGen.count[20]_i_1_n_0
    SLICE_X7Y56          FDRE                                         r  pulseGen.count_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.507    14.848    clk_IBUF_BUFG
    SLICE_X7Y56          FDRE                                         r  pulseGen.count_reg[16]/C
                         clock pessimism              0.271    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X7Y56          FDRE (Setup_fdre_C_R)       -0.429    14.655    pulseGen.count_reg[16]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                         -13.794    
  -------------------------------------------------------------------
                         slack                                  0.861    

Slack (MET) :             0.861ns  (required time - arrival time)
  Source:                 pulseGen.count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulseGen.count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sysClk rise@10.000ns - sysClk rise@0.000ns)
  Data Path Delay:        8.650ns  (logic 4.459ns (51.550%)  route 4.191ns (48.450%))
  Logic Levels:           11  (CARRY4=6 LUT1=2 LUT5=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.623     5.144    clk_IBUF_BUFG
    SLICE_X4Y54          FDRE                                         r  pulseGen.count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDRE (Prop_fdre_C_Q)         0.456     5.600 r  pulseGen.count_reg[2]/Q
                         net (fo=1, routed)           0.455     6.055    pulseGen.count_reg_n_0_[2]
    SLICE_X6Y54          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.712 r  pulseGen.count_reg[6]_i_3/CO[3]
                         net (fo=1, routed)           0.000     6.712    pulseGen.count_reg[6]_i_3_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.027 f  pulseGen.count_reg[6]_i_2/O[3]
                         net (fo=2, routed)           0.456     7.483    count1[8]
    SLICE_X4Y56          LUT1 (Prop_lut1_I0_O)        0.307     7.790 r  pulseGen.count[11]_i_6/O
                         net (fo=1, routed)           0.000     7.790    pulseGen.count[11]_i_6_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.322 r  pulseGen.count_reg[11]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.322    pulseGen.count_reg[11]_i_2_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.544 f  pulseGen.count_reg[15]_i_2/O[0]
                         net (fo=3, routed)           0.500     9.044    pulseGen.count_reg[15]_i_2_n_7
    SLICE_X5Y57          LUT1 (Prop_lut1_I0_O)        0.299     9.343 r  pulseGen.count[14]_i_5/O
                         net (fo=1, routed)           0.000     9.343    pulseGen.count[14]_i_5_n_0
    SLICE_X5Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.893 r  pulseGen.count_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.893    pulseGen.count_reg[14]_i_2_n_0
    SLICE_X5Y58          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.227 f  pulseGen.count_reg[18]_i_2/O[1]
                         net (fo=2, routed)           1.007    11.233    pulseGen.count_reg[18]_i_2_n_6
    SLICE_X7Y57          LUT5 (Prop_lut5_I4_O)        0.331    11.564 f  pulseGen.count[20]_i_14/O
                         net (fo=1, routed)           0.488    12.053    pulseGen.count[20]_i_14_n_0
    SLICE_X7Y55          LUT5 (Prop_lut5_I4_O)        0.332    12.385 f  pulseGen.count[20]_i_7/O
                         net (fo=2, routed)           0.583    12.968    pulseGen.count[20]_i_7_n_0
    SLICE_X7Y58          LUT5 (Prop_lut5_I4_O)        0.124    13.092 r  pulseGen.count[20]_i_1/O
                         net (fo=21, routed)          0.702    13.794    pulseGen.count[20]_i_1_n_0
    SLICE_X7Y56          FDRE                                         r  pulseGen.count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)    10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.507    14.848    clk_IBUF_BUFG
    SLICE_X7Y56          FDRE                                         r  pulseGen.count_reg[7]/C
                         clock pessimism              0.271    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X7Y56          FDRE (Setup_fdre_C_R)       -0.429    14.655    pulseGen.count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                         -13.794    
  -------------------------------------------------------------------
                         slack                                  0.861    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 ps2KeyboardInterface/data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyboardScanner.state_reg/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.302ns  (logic 0.186ns (61.562%)  route 0.116ns (38.438%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.594     1.477    ps2KeyboardInterface/clk_IBUF_BUFG
    SLICE_X4Y48          FDRE                                         r  ps2KeyboardInterface/data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y48          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  ps2KeyboardInterface/data_reg[7]/Q
                         net (fo=5, routed)           0.116     1.734    ps2KeyboardInterface/data[7]
    SLICE_X6Y48          LUT6 (Prop_lut6_I3_O)        0.045     1.779 r  ps2KeyboardInterface/keyboardScanner.state_i_1/O
                         net (fo=1, routed)           0.000     1.779    ps2KeyboardInterface_n_1
    SLICE_X6Y48          FDRE                                         r  keyboardScanner.state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X6Y48          FDRE                                         r  keyboardScanner.state_reg/C
                         clock pessimism             -0.499     1.493    
    SLICE_X6Y48          FDRE (Hold_fdre_C_D)         0.120     1.613    keyboardScanner.state_reg
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 ps2KeyboardInterface/ps2DataShf_reg[7]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardInterface/data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.128ns (58.883%)  route 0.089ns (41.117%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.594     1.477    ps2KeyboardInterface/clk_IBUF_BUFG
    SLICE_X5Y47          FDSE                                         r  ps2KeyboardInterface/ps2DataShf_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y47          FDSE (Prop_fdse_C_Q)         0.128     1.605 r  ps2KeyboardInterface/ps2DataShf_reg[7]/Q
                         net (fo=3, routed)           0.089     1.695    ps2KeyboardInterface/p_2_in
    SLICE_X4Y47          FDRE                                         r  ps2KeyboardInterface/data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.865     1.992    ps2KeyboardInterface/clk_IBUF_BUFG
    SLICE_X4Y47          FDRE                                         r  ps2KeyboardInterface/data_reg[6]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X4Y47          FDRE (Hold_fdre_C_D)         0.022     1.512    ps2KeyboardInterface/data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.512    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 ps2KeyboardInterface/ps2DataSynchronizer/aux_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardInterface/ps2DataShf_reg[10]/D
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.596     1.479    ps2KeyboardInterface/ps2DataSynchronizer/clk_IBUF_BUFG
    SLICE_X2Y48          FDRE                                         r  ps2KeyboardInterface/ps2DataSynchronizer/aux_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y48          FDRE (Prop_fdre_C_Q)         0.164     1.643 r  ps2KeyboardInterface/ps2DataSynchronizer/aux_reg[1]/Q
                         net (fo=1, routed)           0.116     1.759    ps2KeyboardInterface/ps2DataSynchronizer_n_0
    SLICE_X3Y48          FDSE                                         r  ps2KeyboardInterface/ps2DataShf_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.867     1.994    ps2KeyboardInterface/clk_IBUF_BUFG
    SLICE_X3Y48          FDSE                                         r  ps2KeyboardInterface/ps2DataShf_reg[10]/C
                         clock pessimism             -0.502     1.492    
    SLICE_X3Y48          FDSE (Hold_fdse_C_D)         0.070     1.562    ps2KeyboardInterface/ps2DataShf_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 ps2KeyboardInterface/ps2DataShf_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardInterface/ps2DataShf_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.761%)  route 0.126ns (47.238%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.594     1.477    ps2KeyboardInterface/clk_IBUF_BUFG
    SLICE_X5Y48          FDSE                                         r  ps2KeyboardInterface/ps2DataShf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDSE (Prop_fdse_C_Q)         0.141     1.618 r  ps2KeyboardInterface/ps2DataShf_reg[3]/Q
                         net (fo=3, routed)           0.126     1.744    ps2KeyboardInterface/p_6_in
    SLICE_X5Y47          FDSE                                         r  ps2KeyboardInterface/ps2DataShf_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.865     1.992    ps2KeyboardInterface/clk_IBUF_BUFG
    SLICE_X5Y47          FDSE                                         r  ps2KeyboardInterface/ps2DataShf_reg[2]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X5Y47          FDSE (Hold_fdse_C_D)         0.046     1.539    ps2KeyboardInterface/ps2DataShf_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.539    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 ps2KeyboardInterface/ps2DataShf_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ps2KeyboardInterface/ps2DataShf_reg[8]/D
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.141ns (44.024%)  route 0.179ns (55.976%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.596     1.479    ps2KeyboardInterface/clk_IBUF_BUFG
    SLICE_X3Y48          FDSE                                         r  ps2KeyboardInterface/ps2DataShf_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y48          FDSE (Prop_fdse_C_Q)         0.141     1.620 r  ps2KeyboardInterface/ps2DataShf_reg[9]/Q
                         net (fo=2, routed)           0.179     1.799    ps2KeyboardInterface/p_0_in
    SLICE_X5Y48          FDSE                                         r  ps2KeyboardInterface/ps2DataShf_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.865     1.992    ps2KeyboardInterface/clk_IBUF_BUFG
    SLICE_X5Y48          FDSE                                         r  ps2KeyboardInterface/ps2DataShf_reg[8]/C
                         clock pessimism             -0.478     1.514    
    SLICE_X5Y48          FDSE (Hold_fdse_C_D)         0.072     1.586    ps2KeyboardInterface/ps2DataShf_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.586    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 screenInteface/pixelCnt_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInteface/pixelCnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.108%)  route 0.146ns (43.892%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.592     1.475    screenInteface/CLK
    SLICE_X1Y57          FDRE                                         r  screenInteface/pixelCnt_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y57          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  screenInteface/pixelCnt_reg[4]/Q
                         net (fo=12, routed)          0.146     1.762    screenInteface/pixelAux[4]
    SLICE_X0Y57          LUT6 (Prop_lut6_I3_O)        0.045     1.807 r  screenInteface/pixelCnt[7]_i_1/O
                         net (fo=1, routed)           0.000     1.807    screenInteface/pixelCnt[7]_i_1_n_0
    SLICE_X0Y57          FDRE                                         r  screenInteface/pixelCnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.862     1.990    screenInteface/CLK
    SLICE_X0Y57          FDRE                                         r  screenInteface/pixelCnt_reg[7]/C
                         clock pessimism             -0.502     1.488    
    SLICE_X0Y57          FDRE (Hold_fdre_C_D)         0.092     1.580    screenInteface/pixelCnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 screenInteface/lineCnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInteface/lineCnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.227ns (58.345%)  route 0.162ns (41.655%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.591     1.474    screenInteface/CLK
    SLICE_X5Y54          FDRE                                         r  screenInteface/lineCnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDRE (Prop_fdre_C_Q)         0.128     1.602 r  screenInteface/lineCnt_reg[1]/Q
                         net (fo=10, routed)          0.162     1.764    screenInteface/lineCnt_reg_n_0_[1]
    SLICE_X2Y54          LUT6 (Prop_lut6_I5_O)        0.099     1.863 r  screenInteface/lineCnt[5]_i_1/O
                         net (fo=1, routed)           0.000     1.863    screenInteface/p_1_in[5]
    SLICE_X2Y54          FDRE                                         r  screenInteface/lineCnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.863     1.991    screenInteface/CLK
    SLICE_X2Y54          FDRE                                         r  screenInteface/lineCnt_reg[5]/C
                         clock pessimism             -0.478     1.513    
    SLICE_X2Y54          FDRE (Hold_fdre_C_D)         0.120     1.633    screenInteface/lineCnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 ps2KeyboardInterface/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lP_reg/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.186ns (54.578%)  route 0.155ns (45.422%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.594     1.477    ps2KeyboardInterface/clk_IBUF_BUFG
    SLICE_X4Y47          FDRE                                         r  ps2KeyboardInterface/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  ps2KeyboardInterface/data_reg[4]/Q
                         net (fo=6, routed)           0.155     1.773    ps2KeyboardInterface/data__0[4]
    SLICE_X5Y49          LUT6 (Prop_lut6_I1_O)        0.045     1.818 r  ps2KeyboardInterface/lP_i_1/O
                         net (fo=1, routed)           0.000     1.818    ps2KeyboardInterface_n_5
    SLICE_X5Y49          FDRE                                         r  lP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X5Y49          FDRE                                         r  lP_reg/C
                         clock pessimism             -0.499     1.493    
    SLICE_X5Y49          FDRE (Hold_fdre_C_D)         0.091     1.584    lP_reg
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 screenInteface/lineCnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            screenInteface/lineCnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.347%)  route 0.144ns (43.653%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.591     1.474    screenInteface/CLK
    SLICE_X5Y54          FDRE                                         r  screenInteface/lineCnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y54          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  screenInteface/lineCnt_reg[0]/Q
                         net (fo=10, routed)          0.144     1.759    screenInteface/lineCnt_reg_n_0_[0]
    SLICE_X5Y54          LUT6 (Prop_lut6_I0_O)        0.045     1.804 r  screenInteface/lineCnt[4]_i_1/O
                         net (fo=1, routed)           0.000     1.804    screenInteface/p_1_in[4]
    SLICE_X5Y54          FDRE                                         r  screenInteface/lineCnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.861     1.989    screenInteface/CLK
    SLICE_X5Y54          FDRE                                         r  screenInteface/lineCnt_reg[4]/C
                         clock pessimism             -0.515     1.474    
    SLICE_X5Y54          FDRE (Hold_fdre_C_D)         0.092     1.566    screenInteface/lineCnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 ps2KeyboardInterface/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            aP_reg/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sysClk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sysClk rise@0.000ns - sysClk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.421%)  route 0.162ns (46.579%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.594     1.477    ps2KeyboardInterface/clk_IBUF_BUFG
    SLICE_X4Y47          FDRE                                         r  ps2KeyboardInterface/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y47          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  ps2KeyboardInterface/data_reg[4]/Q
                         net (fo=6, routed)           0.162     1.780    ps2KeyboardInterface/data__0[4]
    SLICE_X4Y49          LUT5 (Prop_lut5_I1_O)        0.045     1.825 r  ps2KeyboardInterface/aP_i_1/O
                         net (fo=1, routed)           0.000     1.825    ps2KeyboardInterface_n_3
    SLICE_X4Y49          FDRE                                         r  aP_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.865     1.992    clk_IBUF_BUFG
    SLICE_X4Y49          FDRE                                         r  aP_reg/C
                         clock pessimism             -0.499     1.493    
    SLICE_X4Y49          FDRE (Hold_fdre_C_D)         0.091     1.584    aP_reg
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.241    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sysClk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y49    aP_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y48    keyboardScanner.state_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y49    lP_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X7Y58    mover_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y49    pP_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y54    pulseGen.count_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X7Y56    pulseGen.count_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y57    pulseGen.count_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X6Y57    pulseGen.count_reg[12]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y48    ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y48    ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[3]_srl3/CLK
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X4Y49    aP_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X4Y49    aP_reg/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X6Y48    keyboardScanner.state_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X6Y48    keyboardScanner.state_reg/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X5Y49    lP_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X5Y49    lP_reg/C
Low Pulse Width   Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X7Y58    mover_reg/C
Low Pulse Width   Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X7Y58    mover_reg/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y48    ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y48    ps2KeyboardInterface/ps2ClkSynchronizer/aux_reg[3]_srl3/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X4Y49    aP_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X4Y49    aP_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X6Y48    keyboardScanner.state_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X6Y48    keyboardScanner.state_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X5Y49    lP_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X5Y49    lP_reg/C
High Pulse Width  Slow    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X7Y58    mover_reg/C
High Pulse Width  Fast    FDRE/C      n/a            0.500         5.000       4.500      SLICE_X7Y58    mover_reg/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            34 Endpoints
Min Delay            34 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 yBall_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            xBallRegister.dir_reg/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.466ns  (logic 1.269ns (28.416%)  route 3.197ns (71.584%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y52          LDCE                         0.000     0.000 r  yBall_reg[7]/G
    SLICE_X6Y52          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 f  yBall_reg[7]/Q
                         net (fo=12, routed)          1.009     1.634    yBall[7]
    SLICE_X1Y51          LUT6 (Prop_lut6_I0_O)        0.124     1.758 r  xBallRegister.dir_reg_i_26/O
                         net (fo=1, routed)           0.463     2.221    xBallRegister.dir_reg_i_26_n_0
    SLICE_X2Y51          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     2.617 f  xBallRegister.dir_reg_i_8/CO[3]
                         net (fo=1, routed)           1.103     3.720    dir1
    SLICE_X2Y55          LUT6 (Prop_lut6_I2_O)        0.124     3.844 f  xBallRegister.dir_reg_i_2/O
                         net (fo=1, routed)           0.621     4.466    dir0
    SLICE_X2Y55          LDPE                                         f  xBallRegister.dir_reg/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yLeft_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            yLeft_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.967ns  (logic 1.797ns (45.302%)  route 2.170ns (54.698%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          LDCE                         0.000     0.000 r  yLeft_reg[6]/G
    SLICE_X3Y53          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  yLeft_reg[6]/Q
                         net (fo=12, routed)          0.981     1.540    yLeft[6]
    SLICE_X1Y52          LUT4 (Prop_lut4_I3_O)        0.124     1.664 r  yLeft_reg[7]_i_8/O
                         net (fo=2, routed)           0.316     1.979    yLeft_reg[7]_i_8_n_0
    SLICE_X2Y52          LUT6 (Prop_lut6_I5_O)        0.124     2.103 r  yLeft_reg[4]_i_6/O
                         net (fo=1, routed)           0.873     2.977    yLeft_reg[4]_i_6_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.633 r  yLeft_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.633    yLeft_reg[4]_i_1_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.967 r  yLeft_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.967    yLeft_reg[7]_i_1_n_6
    SLICE_X3Y53          LDCE                                         r  yLeft_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yLeft_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            yLeft_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.872ns  (logic 1.702ns (43.959%)  route 2.170ns (56.041%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          LDCE                         0.000     0.000 r  yLeft_reg[6]/G
    SLICE_X3Y53          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  yLeft_reg[6]/Q
                         net (fo=12, routed)          0.981     1.540    yLeft[6]
    SLICE_X1Y52          LUT4 (Prop_lut4_I3_O)        0.124     1.664 r  yLeft_reg[7]_i_8/O
                         net (fo=2, routed)           0.316     1.979    yLeft_reg[7]_i_8_n_0
    SLICE_X2Y52          LUT6 (Prop_lut6_I5_O)        0.124     2.103 r  yLeft_reg[4]_i_6/O
                         net (fo=1, routed)           0.873     2.977    yLeft_reg[4]_i_6_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.633 r  yLeft_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.633    yLeft_reg[4]_i_1_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.872 r  yLeft_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.872    yLeft_reg[7]_i_1_n_5
    SLICE_X3Y53          LDCE                                         r  yLeft_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yLeft_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            yLeft_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.856ns  (logic 1.686ns (43.727%)  route 2.170ns (56.273%))
  Logic Levels:           5  (CARRY4=2 LDCE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          LDCE                         0.000     0.000 r  yLeft_reg[6]/G
    SLICE_X3Y53          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  yLeft_reg[6]/Q
                         net (fo=12, routed)          0.981     1.540    yLeft[6]
    SLICE_X1Y52          LUT4 (Prop_lut4_I3_O)        0.124     1.664 r  yLeft_reg[7]_i_8/O
                         net (fo=2, routed)           0.316     1.979    yLeft_reg[7]_i_8_n_0
    SLICE_X2Y52          LUT6 (Prop_lut6_I5_O)        0.124     2.103 r  yLeft_reg[4]_i_6/O
                         net (fo=1, routed)           0.873     2.977    yLeft_reg[4]_i_6_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     3.633 r  yLeft_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     3.633    yLeft_reg[4]_i_1_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     3.856 r  yLeft_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.856    yLeft_reg[7]_i_1_n_7
    SLICE_X3Y53          LDCE                                         r  yLeft_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yLeft_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            yLeft_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.707ns  (logic 1.537ns (41.465%)  route 2.170ns (58.535%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          LDCE                         0.000     0.000 r  yLeft_reg[6]/G
    SLICE_X3Y53          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  yLeft_reg[6]/Q
                         net (fo=12, routed)          0.981     1.540    yLeft[6]
    SLICE_X1Y52          LUT4 (Prop_lut4_I3_O)        0.124     1.664 r  yLeft_reg[7]_i_8/O
                         net (fo=2, routed)           0.316     1.979    yLeft_reg[7]_i_8_n_0
    SLICE_X2Y52          LUT6 (Prop_lut6_I5_O)        0.124     2.103 r  yLeft_reg[4]_i_6/O
                         net (fo=1, routed)           0.873     2.977    yLeft_reg[4]_i_6_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.730     3.707 r  yLeft_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     3.707    yLeft_reg[4]_i_1_n_4
    SLICE_X3Y52          LDCE                                         r  yLeft_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yLeft_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            yLeft_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.648ns  (logic 1.478ns (40.518%)  route 2.170ns (59.482%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          LDCE                         0.000     0.000 r  yLeft_reg[6]/G
    SLICE_X3Y53          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  yLeft_reg[6]/Q
                         net (fo=12, routed)          0.981     1.540    yLeft[6]
    SLICE_X1Y52          LUT4 (Prop_lut4_I3_O)        0.124     1.664 r  yLeft_reg[7]_i_8/O
                         net (fo=2, routed)           0.316     1.979    yLeft_reg[7]_i_8_n_0
    SLICE_X2Y52          LUT6 (Prop_lut6_I5_O)        0.124     2.103 r  yLeft_reg[4]_i_6/O
                         net (fo=1, routed)           0.873     2.977    yLeft_reg[4]_i_6_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.671     3.648 r  yLeft_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.648    yLeft_reg[4]_i_1_n_5
    SLICE_X3Y52          LDCE                                         r  yLeft_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yLeft_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            yLeft_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.525ns  (logic 1.355ns (38.442%)  route 2.170ns (61.558%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          LDCE                         0.000     0.000 r  yLeft_reg[6]/G
    SLICE_X3Y53          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  yLeft_reg[6]/Q
                         net (fo=12, routed)          0.981     1.540    yLeft[6]
    SLICE_X1Y52          LUT4 (Prop_lut4_I3_O)        0.124     1.664 r  yLeft_reg[7]_i_8/O
                         net (fo=2, routed)           0.316     1.979    yLeft_reg[7]_i_8_n_0
    SLICE_X2Y52          LUT6 (Prop_lut6_I5_O)        0.124     2.103 r  yLeft_reg[4]_i_6/O
                         net (fo=1, routed)           0.873     2.977    yLeft_reg[4]_i_6_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.548     3.525 r  yLeft_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.525    yLeft_reg[4]_i_1_n_6
    SLICE_X3Y52          LDCE                                         r  yLeft_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yLeft_reg[6]/G
                            (positive level-sensitive latch)
  Destination:            yLeft_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.348ns  (logic 1.178ns (35.188%)  route 2.170ns (64.812%))
  Logic Levels:           4  (CARRY4=1 LDCE=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          LDCE                         0.000     0.000 r  yLeft_reg[6]/G
    SLICE_X3Y53          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  yLeft_reg[6]/Q
                         net (fo=12, routed)          0.981     1.540    yLeft[6]
    SLICE_X1Y52          LUT4 (Prop_lut4_I3_O)        0.124     1.664 r  yLeft_reg[7]_i_8/O
                         net (fo=2, routed)           0.316     1.979    yLeft_reg[7]_i_8_n_0
    SLICE_X2Y52          LUT6 (Prop_lut6_I5_O)        0.124     2.103 r  yLeft_reg[4]_i_6/O
                         net (fo=1, routed)           0.873     2.977    yLeft_reg[4]_i_6_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     3.348 r  yLeft_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.348    yLeft_reg[4]_i_1_n_7
    SLICE_X3Y52          LDCE                                         r  yLeft_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yRight_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            yRight_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.254ns  (logic 1.673ns (51.415%)  route 1.581ns (48.585%))
  Logic Levels:           4  (CARRY4=2 LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          LDCE                         0.000     0.000 r  yRight_reg[3]/G
    SLICE_X4Y50          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  yRight_reg[3]/Q
                         net (fo=14, routed)          1.076     1.635    yRight[3]
    SLICE_X5Y50          LUT6 (Prop_lut6_I1_O)        0.124     1.759 r  yRight_reg[4]_i_6/O
                         net (fo=1, routed)           0.505     2.264    yRight_reg[4]_i_6_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.920 r  yRight_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.920    yRight_reg[4]_i_1_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.254 r  yRight_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     3.254    yRight_reg[7]_i_1_n_6
    SLICE_X4Y51          LDCE                                         r  yRight_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yRight_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            yRight_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.159ns  (logic 1.578ns (49.954%)  route 1.581ns (50.046%))
  Logic Levels:           4  (CARRY4=2 LDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          LDCE                         0.000     0.000 r  yRight_reg[3]/G
    SLICE_X4Y50          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  yRight_reg[3]/Q
                         net (fo=14, routed)          1.076     1.635    yRight[3]
    SLICE_X5Y50          LUT6 (Prop_lut6_I1_O)        0.124     1.759 r  yRight_reg[4]_i_6/O
                         net (fo=1, routed)           0.505     2.264    yRight_reg[4]_i_6_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     2.920 r  yRight_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.920    yRight_reg[4]_i_1_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.159 r  yRight_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     3.159    yRight_reg[7]_i_1_n_5
    SLICE_X4Y51          LDCE                                         r  yRight_reg[7]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 xBall_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            xBall_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.398ns  (logic 0.223ns (55.988%)  route 0.175ns (44.012%))
  Logic Levels:           2  (LDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y58          LDCE                         0.000     0.000 r  xBall_reg[0]/G
    SLICE_X2Y58          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  xBall_reg[0]/Q
                         net (fo=6, routed)           0.175     0.353    xBall[0]
    SLICE_X2Y58          LUT1 (Prop_lut1_I0_O)        0.045     0.398 r  xBall_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.398    xBall_reg[0]_i_1_n_0
    SLICE_X2Y58          LDCE                                         r  xBall_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yLeft_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            yLeft_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.448ns  (logic 0.266ns (59.326%)  route 0.182ns (40.674%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          LDCE                         0.000     0.000 r  yLeft_reg[4]/G
    SLICE_X3Y52          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  yLeft_reg[4]/Q
                         net (fo=17, routed)          0.182     0.340    yLeft[4]
    SLICE_X3Y52          LUT2 (Prop_lut2_I1_O)        0.045     0.385 r  yLeft_reg[4]_i_3/O
                         net (fo=1, routed)           0.000     0.385    yLeft_reg[4]_i_3_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.448 r  yLeft_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.448    yLeft_reg[4]_i_1_n_4
    SLICE_X3Y52          LDCE                                         r  yLeft_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 xBall_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            xBall_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.459ns  (logic 0.266ns (57.892%)  route 0.193ns (42.108%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          LDCE                         0.000     0.000 r  xBall_reg[4]/G
    SLICE_X3Y56          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  xBall_reg[4]/Q
                         net (fo=6, routed)           0.193     0.351    xBall[4]
    SLICE_X3Y56          LUT2 (Prop_lut2_I1_O)        0.045     0.396 r  xBall_reg[4]_i_3/O
                         net (fo=1, routed)           0.000     0.396    xBall_reg[4]_i_3_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.459 r  xBall_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.459    xBall_reg[4]_i_1_n_4
    SLICE_X3Y56          LDCE                                         r  xBall_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yBall_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            yBall_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.461ns  (logic 0.287ns (62.314%)  route 0.174ns (37.686%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          LDCE                         0.000     0.000 r  yBall_reg[4]/G
    SLICE_X6Y51          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  yBall_reg[4]/Q
                         net (fo=14, routed)          0.174     0.352    yBall[4]
    SLICE_X6Y51          LUT2 (Prop_lut2_I1_O)        0.045     0.397 r  yBall_reg[4]_i_2/O
                         net (fo=1, routed)           0.000     0.397    yBall_reg[4]_i_2_n_0
    SLICE_X6Y51          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.461 r  yBall_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.461    yBall_reg[4]_i_1_n_4
    SLICE_X6Y51          LDCE                                         r  yBall_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yLeft_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            yLeft_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.461ns  (logic 0.268ns (58.074%)  route 0.193ns (41.926%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y52          LDCE                         0.000     0.000 r  yLeft_reg[1]/G
    SLICE_X3Y52          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  yLeft_reg[1]/Q
                         net (fo=14, routed)          0.193     0.351    yLeft[1]
    SLICE_X3Y52          LUT2 (Prop_lut2_I0_O)        0.045     0.396 r  yLeft_reg[4]_i_5/O
                         net (fo=1, routed)           0.000     0.396    yLeft_reg[4]_i_5_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.461 r  yLeft_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.461    yLeft_reg[4]_i_1_n_6
    SLICE_X3Y52          LDCE                                         r  yLeft_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yLeft_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            yLeft_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.462ns  (logic 0.268ns (58.058%)  route 0.194ns (41.942%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          LDCE                         0.000     0.000 r  yLeft_reg[5]/G
    SLICE_X3Y53          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  yLeft_reg[5]/Q
                         net (fo=17, routed)          0.194     0.352    yLeft[5]
    SLICE_X3Y53          LUT2 (Prop_lut2_I0_O)        0.045     0.397 r  yLeft_reg[7]_i_4/O
                         net (fo=1, routed)           0.000     0.397    yLeft_reg[7]_i_4_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.462 r  yLeft_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.462    yLeft_reg[7]_i_1_n_6
    SLICE_X3Y53          LDCE                                         r  yLeft_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 xBall_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            xBall_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.463ns  (logic 0.268ns (57.945%)  route 0.195ns (42.055%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          LDCE                         0.000     0.000 r  xBall_reg[1]/G
    SLICE_X3Y56          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  xBall_reg[1]/Q
                         net (fo=8, routed)           0.195     0.353    xBall[1]
    SLICE_X3Y56          LUT2 (Prop_lut2_I0_O)        0.045     0.398 r  xBall_reg[4]_i_5/O
                         net (fo=1, routed)           0.000     0.398    xBall_reg[4]_i_5_n_0
    SLICE_X3Y56          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.463 r  xBall_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.463    xBall_reg[4]_i_1_n_6
    SLICE_X3Y56          LDCE                                         r  xBall_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yLeft_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            yLeft_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.465ns  (logic 0.273ns (58.760%)  route 0.192ns (41.240%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          LDCE                         0.000     0.000 r  yLeft_reg[5]/G
    SLICE_X3Y53          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  yLeft_reg[5]/Q
                         net (fo=17, routed)          0.192     0.350    yLeft[5]
    SLICE_X3Y53          LUT2 (Prop_lut2_I0_O)        0.045     0.395 r  yLeft_reg[7]_i_5/O
                         net (fo=1, routed)           0.000     0.395    yLeft_reg[7]_i_5_n_0
    SLICE_X3Y53          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.465 r  yLeft_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.465    yLeft_reg[7]_i_1_n_7
    SLICE_X3Y53          LDCE                                         r  yLeft_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 xBall_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            xBall_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.473ns  (logic 0.268ns (56.710%)  route 0.205ns (43.290%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y57          LDCE                         0.000     0.000 r  xBall_reg[5]/G
    SLICE_X3Y57          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  xBall_reg[5]/Q
                         net (fo=6, routed)           0.205     0.363    xBall[5]
    SLICE_X3Y57          LUT2 (Prop_lut2_I0_O)        0.045     0.408 r  xBall_reg[7]_i_3/O
                         net (fo=1, routed)           0.000     0.408    xBall_reg[7]_i_3_n_0
    SLICE_X3Y57          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.473 r  xBall_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.473    xBall_reg[7]_i_1_n_6
    SLICE_X3Y57          LDCE                                         r  xBall_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 yRight_reg[4]/G
                            (positive level-sensitive latch)
  Destination:            yRight_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.474ns  (logic 0.266ns (56.066%)  route 0.208ns (43.934%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y50          LDCE                         0.000     0.000 r  yRight_reg[4]/G
    SLICE_X4Y50          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  yRight_reg[4]/Q
                         net (fo=17, routed)          0.208     0.366    yRight[4]
    SLICE_X4Y50          LUT2 (Prop_lut2_I1_O)        0.045     0.411 r  yRight_reg[4]_i_3/O
                         net (fo=1, routed)           0.000     0.411    yRight_reg[4]_i_3_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.474 r  yRight_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.474    yRight_reg[4]_i_1_n_4
    SLICE_X4Y50          LDCE                                         r  yRight_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sysClk
  To Clock:  

Max Delay            28 Endpoints
Min Delay            28 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 screenInteface/hSync_reg/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hSync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.610ns  (logic 3.953ns (59.793%)  route 2.658ns (40.207%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.626     5.147    screenInteface/CLK
    SLICE_X0Y55          FDSE                                         r  screenInteface/hSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y55          FDSE (Prop_fdse_C_Q)         0.456     5.603 r  screenInteface/hSync_reg/Q
                         net (fo=1, routed)           2.658     8.261    hSync_OBUF
    P19                  OBUF (Prop_obuf_I_O)         3.497    11.757 r  hSync_OBUF_inst/O
                         net (fo=0)                   0.000    11.757    hSync
    P19                                                               r  hSync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/vSync_reg/C
                            (rising edge-triggered cell FDSE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vSync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.454ns  (logic 3.959ns (61.349%)  route 2.494ns (38.651%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.626     5.147    screenInteface/CLK
    SLICE_X1Y55          FDSE                                         r  screenInteface/vSync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y55          FDSE (Prop_fdse_C_Q)         0.456     5.603 r  screenInteface/vSync_reg/Q
                         net (fo=1, routed)           2.494     8.097    vSync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503    11.601 r  vSync_OBUF_inst/O
                         net (fo=0)                   0.000    11.601    vSync
    R19                                                               r  vSync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[11]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.238ns  (logic 3.958ns (63.457%)  route 2.280ns (36.543%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.639     5.160    screenInteface/CLK
    SLICE_X0Y47          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.456     5.616 r  screenInteface/RGB_reg[11]_lopt_replica_3/Q
                         net (fo=1, routed)           2.280     7.896    lopt_2
    N19                  OBUF (Prop_obuf_I_O)         3.502    11.398 r  RGB_OBUF[11]_inst/O
                         net (fo=0)                   0.000    11.398    RGB[11]
    N19                                                               r  RGB[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[11]_lopt_replica_5/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.095ns  (logic 3.975ns (65.212%)  route 2.120ns (34.788%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.639     5.160    screenInteface/CLK
    SLICE_X0Y47          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.456     5.616 r  screenInteface/RGB_reg[11]_lopt_replica_5/Q
                         net (fo=1, routed)           2.120     7.737    lopt_4
    K18                  OBUF (Prop_obuf_I_O)         3.519    11.255 r  RGB_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.255    RGB[2]
    K18                                                               r  RGB[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[11]_lopt_replica/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.074ns  (logic 3.951ns (65.055%)  route 2.123ns (34.945%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.639     5.160    screenInteface/CLK
    SLICE_X1Y47          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDRE (Prop_fdre_C_Q)         0.456     5.616 r  screenInteface/RGB_reg[11]_lopt_replica/Q
                         net (fo=1, routed)           2.123     7.739    lopt
    N18                  OBUF (Prop_obuf_I_O)         3.495    11.234 r  RGB_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.234    RGB[0]
    N18                                                               r  RGB[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[11]_lopt_replica_6/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.064ns  (logic 3.981ns (65.646%)  route 2.083ns (34.354%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.639     5.160    screenInteface/CLK
    SLICE_X0Y47          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.456     5.616 r  screenInteface/RGB_reg[11]_lopt_replica_6/Q
                         net (fo=1, routed)           2.083     7.699    lopt_5
    J18                  OBUF (Prop_obuf_I_O)         3.525    11.224 r  RGB_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.224    RGB[3]
    J18                                                               r  RGB[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[11]_lopt_replica_4/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.059ns  (logic 3.959ns (65.341%)  route 2.100ns (34.659%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.639     5.160    screenInteface/CLK
    SLICE_X0Y47          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y47          FDRE (Prop_fdre_C_Q)         0.456     5.616 r  screenInteface/RGB_reg[11]_lopt_replica_4/Q
                         net (fo=1, routed)           2.100     7.716    lopt_3
    L18                  OBUF (Prop_obuf_I_O)         3.503    11.220 r  RGB_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.220    RGB[1]
    L18                                                               r  RGB[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[11]_lopt_replica_7/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.052ns  (logic 3.977ns (65.713%)  route 2.075ns (34.287%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.638     5.159    screenInteface/CLK
    SLICE_X0Y46          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.456     5.615 r  screenInteface/RGB_reg[11]_lopt_replica_7/Q
                         net (fo=1, routed)           2.075     7.690    lopt_6
    J17                  OBUF (Prop_obuf_I_O)         3.521    11.211 r  RGB_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.211    RGB[4]
    J17                                                               r  RGB[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[11]_lopt_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.903ns  (logic 3.980ns (67.420%)  route 1.923ns (32.580%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.639     5.160    screenInteface/CLK
    SLICE_X1Y47          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y47          FDRE (Prop_fdre_C_Q)         0.456     5.616 r  screenInteface/RGB_reg[11]_lopt_replica_2/Q
                         net (fo=1, routed)           1.923     7.540    lopt_1
    J19                  OBUF (Prop_obuf_I_O)         3.524    11.063 r  RGB_OBUF[10]_inst/O
                         net (fo=0)                   0.000    11.063    RGB[10]
    J19                                                               r  RGB[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 screenInteface/RGB_reg[11]_lopt_replica_9/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            RGB[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.862ns  (logic 3.985ns (67.986%)  route 1.877ns (32.014%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.638     5.159    screenInteface/CLK
    SLICE_X0Y46          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_9/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y46          FDRE (Prop_fdre_C_Q)         0.456     5.615 r  screenInteface/RGB_reg[11]_lopt_replica_9/Q
                         net (fo=1, routed)           1.877     7.492    lopt_8
    G17                  OBUF (Prop_obuf_I_O)         3.529    11.021 r  RGB_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.021    RGB[6]
    G17                                                               r  RGB[6] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pP_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yRight_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.828ns  (logic 0.301ns (36.364%)  route 0.527ns (63.636%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X4Y49          FDRE                                         r  pP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  pP_reg/Q
                         net (fo=3, routed)           0.359     1.977    pP_reg_n_0
    SLICE_X5Y50          LUT6 (Prop_lut6_I0_O)        0.045     2.022 r  yRight_reg[4]_i_6/O
                         net (fo=1, routed)           0.168     2.190    yRight_reg[4]_i_6_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.305 r  yRight_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.305    yRight_reg[4]_i_1_n_7
    SLICE_X4Y50          LDCE                                         r  yRight_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pP_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yRight_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.864ns  (logic 0.337ns (39.017%)  route 0.527ns (60.983%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X4Y49          FDRE                                         r  pP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  pP_reg/Q
                         net (fo=3, routed)           0.359     1.977    pP_reg_n_0
    SLICE_X5Y50          LUT6 (Prop_lut6_I0_O)        0.045     2.022 r  yRight_reg[4]_i_6/O
                         net (fo=1, routed)           0.168     2.190    yRight_reg[4]_i_6_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     2.341 r  yRight_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.341    yRight_reg[4]_i_1_n_6
    SLICE_X4Y50          LDCE                                         r  yRight_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pP_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yRight_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.904ns  (logic 0.377ns (41.716%)  route 0.527ns (58.284%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X4Y49          FDRE                                         r  pP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  pP_reg/Q
                         net (fo=3, routed)           0.359     1.977    pP_reg_n_0
    SLICE_X5Y50          LUT6 (Prop_lut6_I0_O)        0.045     2.022 r  yRight_reg[4]_i_6/O
                         net (fo=1, routed)           0.168     2.190    yRight_reg[4]_i_6_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.191     2.381 r  yRight_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.381    yRight_reg[4]_i_1_n_5
    SLICE_X4Y50          LDCE                                         r  yRight_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pP_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yRight_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.924ns  (logic 0.397ns (42.978%)  route 0.527ns (57.022%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X4Y49          FDRE                                         r  pP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  pP_reg/Q
                         net (fo=3, routed)           0.359     1.977    pP_reg_n_0
    SLICE_X5Y50          LUT6 (Prop_lut6_I0_O)        0.045     2.022 r  yRight_reg[4]_i_6/O
                         net (fo=1, routed)           0.168     2.190    yRight_reg[4]_i_6_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.211     2.401 r  yRight_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.401    yRight_reg[4]_i_1_n_4
    SLICE_X4Y50          LDCE                                         r  yRight_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 qP_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yLeft_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.934ns  (logic 0.341ns (36.521%)  route 0.593ns (63.479%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X4Y49          FDRE                                         r  qP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.128     1.605 r  qP_reg/Q
                         net (fo=3, routed)           0.293     1.898    qP_reg_n_0
    SLICE_X2Y52          LUT6 (Prop_lut6_I0_O)        0.098     1.996 r  yLeft_reg[4]_i_6/O
                         net (fo=1, routed)           0.299     2.296    yLeft_reg[4]_i_6_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     2.411 r  yLeft_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.411    yLeft_reg[4]_i_1_n_7
    SLICE_X3Y52          LDCE                                         r  yLeft_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pP_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yRight_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.964ns  (logic 0.437ns (45.345%)  route 0.527ns (54.655%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X4Y49          FDRE                                         r  pP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  pP_reg/Q
                         net (fo=3, routed)           0.359     1.977    pP_reg_n_0
    SLICE_X5Y50          LUT6 (Prop_lut6_I0_O)        0.045     2.022 r  yRight_reg[4]_i_6/O
                         net (fo=1, routed)           0.168     2.190    yRight_reg[4]_i_6_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.387 r  yRight_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.387    yRight_reg[4]_i_1_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.441 r  yRight_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.441    yRight_reg[7]_i_1_n_7
    SLICE_X4Y51          LDCE                                         r  yRight_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 qP_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yLeft_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.970ns  (logic 0.377ns (38.878%)  route 0.593ns (61.122%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X4Y49          FDRE                                         r  qP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.128     1.605 r  qP_reg/Q
                         net (fo=3, routed)           0.293     1.898    qP_reg_n_0
    SLICE_X2Y52          LUT6 (Prop_lut6_I0_O)        0.098     1.996 r  yLeft_reg[4]_i_6/O
                         net (fo=1, routed)           0.299     2.296    yLeft_reg[4]_i_6_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     2.447 r  yLeft_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.447    yLeft_reg[4]_i_1_n_6
    SLICE_X3Y52          LDCE                                         r  yLeft_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pP_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yRight_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.975ns  (logic 0.448ns (45.961%)  route 0.527ns (54.039%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X4Y49          FDRE                                         r  pP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  pP_reg/Q
                         net (fo=3, routed)           0.359     1.977    pP_reg_n_0
    SLICE_X5Y50          LUT6 (Prop_lut6_I0_O)        0.045     2.022 r  yRight_reg[4]_i_6/O
                         net (fo=1, routed)           0.168     2.190    yRight_reg[4]_i_6_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.387 r  yRight_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.387    yRight_reg[4]_i_1_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.452 r  yRight_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.452    yRight_reg[7]_i_1_n_5
    SLICE_X4Y51          LDCE                                         r  yRight_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pP_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yRight_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.000ns  (logic 0.473ns (47.313%)  route 0.527ns (52.687%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X4Y49          FDRE                                         r  pP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  pP_reg/Q
                         net (fo=3, routed)           0.359     1.977    pP_reg_n_0
    SLICE_X5Y50          LUT6 (Prop_lut6_I0_O)        0.045     2.022 r  yRight_reg[4]_i_6/O
                         net (fo=1, routed)           0.168     2.190    yRight_reg[4]_i_6_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     2.387 r  yRight_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     2.387    yRight_reg[4]_i_1_n_0
    SLICE_X4Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.477 r  yRight_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.477    yRight_reg[7]_i_1_n_6
    SLICE_X4Y51          LDCE                                         r  yRight_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 qP_reg/C
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            yLeft_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.010ns  (logic 0.417ns (41.299%)  route 0.593ns (58.701%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.594     1.477    clk_IBUF_BUFG
    SLICE_X4Y49          FDRE                                         r  qP_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y49          FDRE (Prop_fdre_C_Q)         0.128     1.605 r  qP_reg/Q
                         net (fo=3, routed)           0.293     1.898    qP_reg_n_0
    SLICE_X2Y52          LUT6 (Prop_lut6_I0_O)        0.098     1.996 r  yLeft_reg[4]_i_6/O
                         net (fo=1, routed)           0.299     2.296    yLeft_reg[4]_i_6_n_0
    SLICE_X3Y52          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.191     2.487 r  yLeft_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.487    yLeft_reg[4]_i_1_n_5
    SLICE_X3Y52          LDCE                                         r  yLeft_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sysClk

Max Delay            58 Endpoints
Min Delay            58 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 yLeft_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            screenInteface/RGB_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.252ns  (logic 1.684ns (26.937%)  route 4.568ns (73.063%))
  Logic Levels:           6  (CARRY4=1 LDCE=1 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          LDCE                         0.000     0.000 r  yLeft_reg[5]/G
    SLICE_X3Y53          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  yLeft_reg[5]/Q
                         net (fo=17, routed)          1.673     2.232    screenInteface/RGB_reg[11]_i_22_0[5]
    SLICE_X0Y53          LUT6 (Prop_lut6_I3_O)        0.124     2.356 r  screenInteface/RGB[11]_i_44/O
                         net (fo=1, routed)           0.000     2.356    screenInteface/RGB[11]_i_44_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.757 r  screenInteface/RGB_reg[11]_i_22/CO[3]
                         net (fo=1, routed)           0.897     3.655    screenInteface/R5
    SLICE_X0Y55          LUT4 (Prop_lut4_I1_O)        0.150     3.805 r  screenInteface/RGB[11]_i_12/O
                         net (fo=1, routed)           0.659     4.464    screenInteface/RGB[11]_i_12_n_0
    SLICE_X1Y55          LUT6 (Prop_lut6_I4_O)        0.326     4.790 r  screenInteface/RGB[11]_i_4/O
                         net (fo=1, routed)           0.151     4.942    screenInteface/RGB[11]_i_4_n_0
    SLICE_X1Y55          LUT6 (Prop_lut6_I3_O)        0.124     5.066 r  screenInteface/RGB[11]_i_1/O
                         net (fo=12, routed)          1.186     6.252    screenInteface/Bint[3]
    SLICE_X1Y47          FDRE                                         r  screenInteface/RGB_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.520     4.861    screenInteface/CLK
    SLICE_X1Y47          FDRE                                         r  screenInteface/RGB_reg[11]/C

Slack:                    inf
  Source:                 yLeft_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            screenInteface/RGB_reg[11]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.068ns  (logic 1.684ns (27.751%)  route 4.384ns (72.249%))
  Logic Levels:           6  (CARRY4=1 LDCE=1 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          LDCE                         0.000     0.000 r  yLeft_reg[5]/G
    SLICE_X3Y53          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  yLeft_reg[5]/Q
                         net (fo=17, routed)          1.673     2.232    screenInteface/RGB_reg[11]_i_22_0[5]
    SLICE_X0Y53          LUT6 (Prop_lut6_I3_O)        0.124     2.356 r  screenInteface/RGB[11]_i_44/O
                         net (fo=1, routed)           0.000     2.356    screenInteface/RGB[11]_i_44_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.757 r  screenInteface/RGB_reg[11]_i_22/CO[3]
                         net (fo=1, routed)           0.897     3.655    screenInteface/R5
    SLICE_X0Y55          LUT4 (Prop_lut4_I1_O)        0.150     3.805 r  screenInteface/RGB[11]_i_12/O
                         net (fo=1, routed)           0.659     4.464    screenInteface/RGB[11]_i_12_n_0
    SLICE_X1Y55          LUT6 (Prop_lut6_I4_O)        0.326     4.790 r  screenInteface/RGB[11]_i_4/O
                         net (fo=1, routed)           0.151     4.942    screenInteface/RGB[11]_i_4_n_0
    SLICE_X1Y55          LUT6 (Prop_lut6_I3_O)        0.124     5.066 r  screenInteface/RGB[11]_i_1/O
                         net (fo=12, routed)          1.003     6.068    screenInteface/Bint[3]
    SLICE_X0Y47          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.520     4.861    screenInteface/CLK
    SLICE_X0Y47          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_3/C

Slack:                    inf
  Source:                 yLeft_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            screenInteface/RGB_reg[11]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.062ns  (logic 1.684ns (27.778%)  route 4.378ns (72.223%))
  Logic Levels:           6  (CARRY4=1 LDCE=1 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          LDCE                         0.000     0.000 r  yLeft_reg[5]/G
    SLICE_X3Y53          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  yLeft_reg[5]/Q
                         net (fo=17, routed)          1.673     2.232    screenInteface/RGB_reg[11]_i_22_0[5]
    SLICE_X0Y53          LUT6 (Prop_lut6_I3_O)        0.124     2.356 r  screenInteface/RGB[11]_i_44/O
                         net (fo=1, routed)           0.000     2.356    screenInteface/RGB[11]_i_44_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.757 r  screenInteface/RGB_reg[11]_i_22/CO[3]
                         net (fo=1, routed)           0.897     3.655    screenInteface/R5
    SLICE_X0Y55          LUT4 (Prop_lut4_I1_O)        0.150     3.805 r  screenInteface/RGB[11]_i_12/O
                         net (fo=1, routed)           0.659     4.464    screenInteface/RGB[11]_i_12_n_0
    SLICE_X1Y55          LUT6 (Prop_lut6_I4_O)        0.326     4.790 r  screenInteface/RGB[11]_i_4/O
                         net (fo=1, routed)           0.151     4.942    screenInteface/RGB[11]_i_4_n_0
    SLICE_X1Y55          LUT6 (Prop_lut6_I3_O)        0.124     5.066 r  screenInteface/RGB[11]_i_1/O
                         net (fo=12, routed)          0.997     6.062    screenInteface/Bint[3]
    SLICE_X1Y47          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.520     4.861    screenInteface/CLK
    SLICE_X1Y47          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_2/C

Slack:                    inf
  Source:                 yLeft_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            screenInteface/RGB_reg[11]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.062ns  (logic 1.684ns (27.778%)  route 4.378ns (72.223%))
  Logic Levels:           6  (CARRY4=1 LDCE=1 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          LDCE                         0.000     0.000 r  yLeft_reg[5]/G
    SLICE_X3Y53          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  yLeft_reg[5]/Q
                         net (fo=17, routed)          1.673     2.232    screenInteface/RGB_reg[11]_i_22_0[5]
    SLICE_X0Y53          LUT6 (Prop_lut6_I3_O)        0.124     2.356 r  screenInteface/RGB[11]_i_44/O
                         net (fo=1, routed)           0.000     2.356    screenInteface/RGB[11]_i_44_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.757 r  screenInteface/RGB_reg[11]_i_22/CO[3]
                         net (fo=1, routed)           0.897     3.655    screenInteface/R5
    SLICE_X0Y55          LUT4 (Prop_lut4_I1_O)        0.150     3.805 r  screenInteface/RGB[11]_i_12/O
                         net (fo=1, routed)           0.659     4.464    screenInteface/RGB[11]_i_12_n_0
    SLICE_X1Y55          LUT6 (Prop_lut6_I4_O)        0.326     4.790 r  screenInteface/RGB[11]_i_4/O
                         net (fo=1, routed)           0.151     4.942    screenInteface/RGB[11]_i_4_n_0
    SLICE_X1Y55          LUT6 (Prop_lut6_I3_O)        0.124     5.066 r  screenInteface/RGB[11]_i_1/O
                         net (fo=12, routed)          0.997     6.062    screenInteface/Bint[3]
    SLICE_X0Y47          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.520     4.861    screenInteface/CLK
    SLICE_X0Y47          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_5/C

Slack:                    inf
  Source:                 yLeft_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            screenInteface/RGB_reg[11]_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.003ns  (logic 1.684ns (28.053%)  route 4.319ns (71.947%))
  Logic Levels:           6  (CARRY4=1 LDCE=1 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          LDCE                         0.000     0.000 r  yLeft_reg[5]/G
    SLICE_X3Y53          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  yLeft_reg[5]/Q
                         net (fo=17, routed)          1.673     2.232    screenInteface/RGB_reg[11]_i_22_0[5]
    SLICE_X0Y53          LUT6 (Prop_lut6_I3_O)        0.124     2.356 r  screenInteface/RGB[11]_i_44/O
                         net (fo=1, routed)           0.000     2.356    screenInteface/RGB[11]_i_44_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.757 r  screenInteface/RGB_reg[11]_i_22/CO[3]
                         net (fo=1, routed)           0.897     3.655    screenInteface/R5
    SLICE_X0Y55          LUT4 (Prop_lut4_I1_O)        0.150     3.805 r  screenInteface/RGB[11]_i_12/O
                         net (fo=1, routed)           0.659     4.464    screenInteface/RGB[11]_i_12_n_0
    SLICE_X1Y55          LUT6 (Prop_lut6_I4_O)        0.326     4.790 r  screenInteface/RGB[11]_i_4/O
                         net (fo=1, routed)           0.151     4.942    screenInteface/RGB[11]_i_4_n_0
    SLICE_X1Y55          LUT6 (Prop_lut6_I3_O)        0.124     5.066 r  screenInteface/RGB[11]_i_1/O
                         net (fo=12, routed)          0.937     6.003    screenInteface/Bint[3]
    SLICE_X0Y46          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.519     4.860    screenInteface/CLK
    SLICE_X0Y46          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_7/C

Slack:                    inf
  Source:                 yLeft_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            screenInteface/RGB_reg[11]_lopt_replica_10/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.949ns  (logic 1.684ns (28.309%)  route 4.265ns (71.691%))
  Logic Levels:           6  (CARRY4=1 LDCE=1 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          LDCE                         0.000     0.000 r  yLeft_reg[5]/G
    SLICE_X3Y53          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  yLeft_reg[5]/Q
                         net (fo=17, routed)          1.673     2.232    screenInteface/RGB_reg[11]_i_22_0[5]
    SLICE_X0Y53          LUT6 (Prop_lut6_I3_O)        0.124     2.356 r  screenInteface/RGB[11]_i_44/O
                         net (fo=1, routed)           0.000     2.356    screenInteface/RGB[11]_i_44_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.757 r  screenInteface/RGB_reg[11]_i_22/CO[3]
                         net (fo=1, routed)           0.897     3.655    screenInteface/R5
    SLICE_X0Y55          LUT4 (Prop_lut4_I1_O)        0.150     3.805 r  screenInteface/RGB[11]_i_12/O
                         net (fo=1, routed)           0.659     4.464    screenInteface/RGB[11]_i_12_n_0
    SLICE_X1Y55          LUT6 (Prop_lut6_I4_O)        0.326     4.790 r  screenInteface/RGB[11]_i_4/O
                         net (fo=1, routed)           0.151     4.942    screenInteface/RGB[11]_i_4_n_0
    SLICE_X1Y55          LUT6 (Prop_lut6_I3_O)        0.124     5.066 r  screenInteface/RGB[11]_i_1/O
                         net (fo=12, routed)          0.883     5.949    screenInteface/Bint[3]
    SLICE_X0Y49          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_10/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.520     4.861    screenInteface/CLK
    SLICE_X0Y49          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_10/C

Slack:                    inf
  Source:                 yLeft_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            screenInteface/RGB_reg[11]_lopt_replica_6/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.865ns  (logic 1.684ns (28.713%)  route 4.181ns (71.287%))
  Logic Levels:           6  (CARRY4=1 LDCE=1 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          LDCE                         0.000     0.000 r  yLeft_reg[5]/G
    SLICE_X3Y53          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  yLeft_reg[5]/Q
                         net (fo=17, routed)          1.673     2.232    screenInteface/RGB_reg[11]_i_22_0[5]
    SLICE_X0Y53          LUT6 (Prop_lut6_I3_O)        0.124     2.356 r  screenInteface/RGB[11]_i_44/O
                         net (fo=1, routed)           0.000     2.356    screenInteface/RGB[11]_i_44_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.757 r  screenInteface/RGB_reg[11]_i_22/CO[3]
                         net (fo=1, routed)           0.897     3.655    screenInteface/R5
    SLICE_X0Y55          LUT4 (Prop_lut4_I1_O)        0.150     3.805 r  screenInteface/RGB[11]_i_12/O
                         net (fo=1, routed)           0.659     4.464    screenInteface/RGB[11]_i_12_n_0
    SLICE_X1Y55          LUT6 (Prop_lut6_I4_O)        0.326     4.790 r  screenInteface/RGB[11]_i_4/O
                         net (fo=1, routed)           0.151     4.942    screenInteface/RGB[11]_i_4_n_0
    SLICE_X1Y55          LUT6 (Prop_lut6_I3_O)        0.124     5.066 r  screenInteface/RGB[11]_i_1/O
                         net (fo=12, routed)          0.799     5.865    screenInteface/Bint[3]
    SLICE_X0Y47          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.520     4.861    screenInteface/CLK
    SLICE_X0Y47          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_6/C

Slack:                    inf
  Source:                 yLeft_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            screenInteface/RGB_reg[11]_lopt_replica_11/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.862ns  (logic 1.684ns (28.728%)  route 4.178ns (71.272%))
  Logic Levels:           6  (CARRY4=1 LDCE=1 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          LDCE                         0.000     0.000 r  yLeft_reg[5]/G
    SLICE_X3Y53          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  yLeft_reg[5]/Q
                         net (fo=17, routed)          1.673     2.232    screenInteface/RGB_reg[11]_i_22_0[5]
    SLICE_X0Y53          LUT6 (Prop_lut6_I3_O)        0.124     2.356 r  screenInteface/RGB[11]_i_44/O
                         net (fo=1, routed)           0.000     2.356    screenInteface/RGB[11]_i_44_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.757 r  screenInteface/RGB_reg[11]_i_22/CO[3]
                         net (fo=1, routed)           0.897     3.655    screenInteface/R5
    SLICE_X0Y55          LUT4 (Prop_lut4_I1_O)        0.150     3.805 r  screenInteface/RGB[11]_i_12/O
                         net (fo=1, routed)           0.659     4.464    screenInteface/RGB[11]_i_12_n_0
    SLICE_X1Y55          LUT6 (Prop_lut6_I4_O)        0.326     4.790 r  screenInteface/RGB[11]_i_4/O
                         net (fo=1, routed)           0.151     4.942    screenInteface/RGB[11]_i_4_n_0
    SLICE_X1Y55          LUT6 (Prop_lut6_I3_O)        0.124     5.066 r  screenInteface/RGB[11]_i_1/O
                         net (fo=12, routed)          0.796     5.862    screenInteface/Bint[3]
    SLICE_X1Y47          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_11/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.520     4.861    screenInteface/CLK
    SLICE_X1Y47          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_11/C

Slack:                    inf
  Source:                 yLeft_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            screenInteface/RGB_reg[11]_lopt_replica_9/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.808ns  (logic 1.684ns (28.995%)  route 4.124ns (71.005%))
  Logic Levels:           6  (CARRY4=1 LDCE=1 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          LDCE                         0.000     0.000 r  yLeft_reg[5]/G
    SLICE_X3Y53          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  yLeft_reg[5]/Q
                         net (fo=17, routed)          1.673     2.232    screenInteface/RGB_reg[11]_i_22_0[5]
    SLICE_X0Y53          LUT6 (Prop_lut6_I3_O)        0.124     2.356 r  screenInteface/RGB[11]_i_44/O
                         net (fo=1, routed)           0.000     2.356    screenInteface/RGB[11]_i_44_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.757 r  screenInteface/RGB_reg[11]_i_22/CO[3]
                         net (fo=1, routed)           0.897     3.655    screenInteface/R5
    SLICE_X0Y55          LUT4 (Prop_lut4_I1_O)        0.150     3.805 r  screenInteface/RGB[11]_i_12/O
                         net (fo=1, routed)           0.659     4.464    screenInteface/RGB[11]_i_12_n_0
    SLICE_X1Y55          LUT6 (Prop_lut6_I4_O)        0.326     4.790 r  screenInteface/RGB[11]_i_4/O
                         net (fo=1, routed)           0.151     4.942    screenInteface/RGB[11]_i_4_n_0
    SLICE_X1Y55          LUT6 (Prop_lut6_I3_O)        0.124     5.066 r  screenInteface/RGB[11]_i_1/O
                         net (fo=12, routed)          0.742     5.808    screenInteface/Bint[3]
    SLICE_X0Y46          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_9/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.519     4.860    screenInteface/CLK
    SLICE_X0Y46          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_9/C

Slack:                    inf
  Source:                 yLeft_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            screenInteface/RGB_reg[11]_lopt_replica_8/D
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.790ns  (logic 1.684ns (29.085%)  route 4.106ns (70.915%))
  Logic Levels:           6  (CARRY4=1 LDCE=1 LUT4=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y53          LDCE                         0.000     0.000 r  yLeft_reg[5]/G
    SLICE_X3Y53          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  yLeft_reg[5]/Q
                         net (fo=17, routed)          1.673     2.232    screenInteface/RGB_reg[11]_i_22_0[5]
    SLICE_X0Y53          LUT6 (Prop_lut6_I3_O)        0.124     2.356 r  screenInteface/RGB[11]_i_44/O
                         net (fo=1, routed)           0.000     2.356    screenInteface/RGB[11]_i_44_n_0
    SLICE_X0Y53          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     2.757 r  screenInteface/RGB_reg[11]_i_22/CO[3]
                         net (fo=1, routed)           0.897     3.655    screenInteface/R5
    SLICE_X0Y55          LUT4 (Prop_lut4_I1_O)        0.150     3.805 r  screenInteface/RGB[11]_i_12/O
                         net (fo=1, routed)           0.659     4.464    screenInteface/RGB[11]_i_12_n_0
    SLICE_X1Y55          LUT6 (Prop_lut6_I4_O)        0.326     4.790 r  screenInteface/RGB[11]_i_4/O
                         net (fo=1, routed)           0.151     4.942    screenInteface/RGB[11]_i_4_n_0
    SLICE_X1Y55          LUT6 (Prop_lut6_I3_O)        0.124     5.066 r  screenInteface/RGB[11]_i_1/O
                         net (fo=12, routed)          0.724     5.790    screenInteface/Bint[3]
    SLICE_X0Y46          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.519     4.860    screenInteface/CLK
    SLICE_X0Y46          FDRE                                         r  screenInteface/RGB_reg[11]_lopt_replica_8/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 xBall_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            pulseGen.count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.537ns  (logic 0.203ns (37.797%)  route 0.334ns (62.203%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          LDCE                         0.000     0.000 r  xBall_reg[1]/G
    SLICE_X3Y56          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  xBall_reg[1]/Q
                         net (fo=8, routed)           0.211     0.369    xBall[1]
    SLICE_X3Y55          LUT6 (Prop_lut6_I2_O)        0.045     0.414 r  pulseGen.count[20]_i_2/O
                         net (fo=23, routed)          0.123     0.537    p_0_in
    SLICE_X4Y55          FDRE                                         r  pulseGen.count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.861     1.989    clk_IBUF_BUFG
    SLICE_X4Y55          FDRE                                         r  pulseGen.count_reg[4]/C

Slack:                    inf
  Source:                 xBall_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            pulseGen.count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.537ns  (logic 0.203ns (37.797%)  route 0.334ns (62.203%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          LDCE                         0.000     0.000 r  xBall_reg[1]/G
    SLICE_X3Y56          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  xBall_reg[1]/Q
                         net (fo=8, routed)           0.211     0.369    xBall[1]
    SLICE_X3Y55          LUT6 (Prop_lut6_I2_O)        0.045     0.414 r  pulseGen.count[20]_i_2/O
                         net (fo=23, routed)          0.123     0.537    p_0_in
    SLICE_X4Y55          FDRE                                         r  pulseGen.count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.861     1.989    clk_IBUF_BUFG
    SLICE_X4Y55          FDRE                                         r  pulseGen.count_reg[5]/C

Slack:                    inf
  Source:                 xBall_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            pulseGen.count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.537ns  (logic 0.203ns (37.797%)  route 0.334ns (62.203%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          LDCE                         0.000     0.000 r  xBall_reg[1]/G
    SLICE_X3Y56          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  xBall_reg[1]/Q
                         net (fo=8, routed)           0.211     0.369    xBall[1]
    SLICE_X3Y55          LUT6 (Prop_lut6_I2_O)        0.045     0.414 r  pulseGen.count[20]_i_2/O
                         net (fo=23, routed)          0.123     0.537    p_0_in
    SLICE_X4Y55          FDRE                                         r  pulseGen.count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.861     1.989    clk_IBUF_BUFG
    SLICE_X4Y55          FDRE                                         r  pulseGen.count_reg[6]/C

Slack:                    inf
  Source:                 xBall_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            pulseGen.count_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.600ns  (logic 0.203ns (33.843%)  route 0.397ns (66.157%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          LDCE                         0.000     0.000 r  xBall_reg[1]/G
    SLICE_X3Y56          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  xBall_reg[1]/Q
                         net (fo=8, routed)           0.211     0.369    xBall[1]
    SLICE_X3Y55          LUT6 (Prop_lut6_I2_O)        0.045     0.414 r  pulseGen.count[20]_i_2/O
                         net (fo=23, routed)          0.186     0.600    p_0_in
    SLICE_X4Y54          FDRE                                         r  pulseGen.count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.861     1.989    clk_IBUF_BUFG
    SLICE_X4Y54          FDRE                                         r  pulseGen.count_reg[0]/C

Slack:                    inf
  Source:                 xBall_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            pulseGen.count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.600ns  (logic 0.203ns (33.843%)  route 0.397ns (66.157%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          LDCE                         0.000     0.000 r  xBall_reg[1]/G
    SLICE_X3Y56          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  xBall_reg[1]/Q
                         net (fo=8, routed)           0.211     0.369    xBall[1]
    SLICE_X3Y55          LUT6 (Prop_lut6_I2_O)        0.045     0.414 r  pulseGen.count[20]_i_2/O
                         net (fo=23, routed)          0.186     0.600    p_0_in
    SLICE_X4Y54          FDRE                                         r  pulseGen.count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.861     1.989    clk_IBUF_BUFG
    SLICE_X4Y54          FDRE                                         r  pulseGen.count_reg[1]/C

Slack:                    inf
  Source:                 xBall_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            pulseGen.count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.600ns  (logic 0.203ns (33.843%)  route 0.397ns (66.157%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          LDCE                         0.000     0.000 r  xBall_reg[1]/G
    SLICE_X3Y56          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  xBall_reg[1]/Q
                         net (fo=8, routed)           0.211     0.369    xBall[1]
    SLICE_X3Y55          LUT6 (Prop_lut6_I2_O)        0.045     0.414 r  pulseGen.count[20]_i_2/O
                         net (fo=23, routed)          0.186     0.600    p_0_in
    SLICE_X4Y54          FDRE                                         r  pulseGen.count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.861     1.989    clk_IBUF_BUFG
    SLICE_X4Y54          FDRE                                         r  pulseGen.count_reg[2]/C

Slack:                    inf
  Source:                 xBall_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            pulseGen.count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.600ns  (logic 0.203ns (33.843%)  route 0.397ns (66.157%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          LDCE                         0.000     0.000 r  xBall_reg[1]/G
    SLICE_X3Y56          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  xBall_reg[1]/Q
                         net (fo=8, routed)           0.211     0.369    xBall[1]
    SLICE_X3Y55          LUT6 (Prop_lut6_I2_O)        0.045     0.414 r  pulseGen.count[20]_i_2/O
                         net (fo=23, routed)          0.186     0.600    p_0_in
    SLICE_X4Y54          FDRE                                         r  pulseGen.count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.861     1.989    clk_IBUF_BUFG
    SLICE_X4Y54          FDRE                                         r  pulseGen.count_reg[3]/C

Slack:                    inf
  Source:                 xBall_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            pulseGen.count_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.764ns  (logic 0.203ns (26.559%)  route 0.561ns (73.441%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          LDCE                         0.000     0.000 r  xBall_reg[1]/G
    SLICE_X3Y56          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  xBall_reg[1]/Q
                         net (fo=8, routed)           0.211     0.369    xBall[1]
    SLICE_X3Y55          LUT6 (Prop_lut6_I2_O)        0.045     0.414 r  pulseGen.count[20]_i_2/O
                         net (fo=23, routed)          0.350     0.764    p_0_in
    SLICE_X7Y56          FDRE                                         r  pulseGen.count_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.861     1.989    clk_IBUF_BUFG
    SLICE_X7Y56          FDRE                                         r  pulseGen.count_reg[10]/C

Slack:                    inf
  Source:                 xBall_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            pulseGen.count_reg[16]/CE
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.764ns  (logic 0.203ns (26.559%)  route 0.561ns (73.441%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          LDCE                         0.000     0.000 r  xBall_reg[1]/G
    SLICE_X3Y56          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  xBall_reg[1]/Q
                         net (fo=8, routed)           0.211     0.369    xBall[1]
    SLICE_X3Y55          LUT6 (Prop_lut6_I2_O)        0.045     0.414 r  pulseGen.count[20]_i_2/O
                         net (fo=23, routed)          0.350     0.764    p_0_in
    SLICE_X7Y56          FDRE                                         r  pulseGen.count_reg[16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.861     1.989    clk_IBUF_BUFG
    SLICE_X7Y56          FDRE                                         r  pulseGen.count_reg[16]/C

Slack:                    inf
  Source:                 xBall_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            pulseGen.count_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sysClk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.764ns  (logic 0.203ns (26.559%)  route 0.561ns (73.441%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          LDCE                         0.000     0.000 r  xBall_reg[1]/G
    SLICE_X3Y56          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  xBall_reg[1]/Q
                         net (fo=8, routed)           0.211     0.369    xBall[1]
    SLICE_X3Y55          LUT6 (Prop_lut6_I2_O)        0.045     0.414 r  pulseGen.count[20]_i_2/O
                         net (fo=23, routed)          0.350     0.764    p_0_in
    SLICE_X7Y56          FDRE                                         r  pulseGen.count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sysClk rise edge)     0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.861     1.989    clk_IBUF_BUFG
    SLICE_X7Y56          FDRE                                         r  pulseGen.count_reg[7]/C





