

================================================================
== Vivado HLS Report for 'FrameProcessing'
================================================================
* Date:           Thu Mar 25 14:10:50 2021

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        HLS_RECEIVER_FIXED_ACC
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 7.816 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|       75|   0 ns   | 0.750 us |    0|   75|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------+------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                  |                        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |             Instance             |         Module         |   min   |   max   |    min   |    max   | min | max |   Type  |
        +----------------------------------+------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_FrameProcessing_do_gen_fu_64  |FrameProcessing_do_gen  |       70|       74| 0.700 us | 0.740 us |   70|   74|   none  |
        +----------------------------------+------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       -|      -|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|     176|    378|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      -|    -|
|Register         |        -|      -|       -|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     176|    378|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      270|    240|  126800|  63400|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------+------------------------+---------+-------+-----+-----+-----+
    |             Instance             |         Module         | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +----------------------------------+------------------------+---------+-------+-----+-----+-----+
    |grp_FrameProcessing_do_gen_fu_64  |FrameProcessing_do_gen  |        0|      0|  176|  378|    0|
    +----------------------------------+------------------------+---------+-------+-----+-----+-----+
    |Total                             |                        |        0|      0|  176|  378|    0|
    +----------------------------------+------------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |            Source Object           |    C Type    |
+-------------+-----+-----+------------+------------------------------------+--------------+
|clock        |  in |    1| ap_ctrl_hs | FrameProcessing::FrameProcessing.1 | return value |
|reset        |  in |    1| ap_ctrl_hs | FrameProcessing::FrameProcessing.1 | return value |
|e_dout       |  in |    8|   ap_fifo  |                  e                 |    pointer   |
|e_empty_n    |  in |    1|   ap_fifo  |                  e                 |    pointer   |
|e_read       | out |    1|   ap_fifo  |                  e                 |    pointer   |
|addr_din     | out |   32|   ap_fifo  |                addr                |    pointer   |
|addr_full_n  |  in |    1|   ap_fifo  |                addr                |    pointer   |
|addr_write   | out |    1|   ap_fifo  |                addr                |    pointer   |
|rgbv_din     | out |   24|   ap_fifo  |                rgbv                |    pointer   |
|rgbv_full_n  |  in |    1|   ap_fifo  |                rgbv                |    pointer   |
|rgbv_write   | out |    1|   ap_fifo  |                rgbv                |    pointer   |
+-------------+-----+-----+------------+------------------------------------+--------------+

