// Seed: 2866101057
module module_0 (
    input wire id_0,
    output tri1 id_1,
    output tri id_2,
    output tri id_3,
    input supply0 id_4,
    input tri1 id_5,
    input supply0 id_6,
    output supply1 id_7,
    output supply0 id_8,
    input supply0 id_9,
    input uwire id_10,
    input tri1 id_11,
    input supply1 id_12
);
  logic id_14;
  assign id_3 = 1;
endmodule
module module_1 (
    output tri0 id_0,
    input  wand id_1,
    output wand id_2,
    input  tri  id_3,
    output tri0 id_4,
    output tri1 id_5,
    output wire id_6
);
  logic [-1 : 1] id_8;
  ;
  xor primCall (id_5, id_3, id_1, id_8);
  module_0 modCall_1 (
      id_1,
      id_5,
      id_5,
      id_0,
      id_3,
      id_1,
      id_1,
      id_6,
      id_6,
      id_3,
      id_3,
      id_1,
      id_3
  );
endmodule
