/*
 * Small description of the project.
 */
#include <assert.h>
#include <stdarg.h>
#include <string.h>

#include "CH56xSFR.h"
#include "CH56x_common.h"
#include "CH56x_debug_log.h"

// TODOOO: Add Halt support for endpoints (get_status()).
// TODOO: Add clock for debug (PFIC_Enable(SysTick) ?).
// TODOO: Add debgu over UART.
// TODOO: Add doxygen for every function.
// TODO: Homogenize var name to camelCase.
// TODO: Homogenize var comments.
// TODO: Add defaults to switches.
// TODO: Add idle state.


/* macros */
#define U20_MAXPACKET_LEN       (512)
#define U20_UEP0_MAXSIZE        (64)    // Change accordingly to USB mode (Here HS).
#define U20_UEP1_MAXSIZE        (512)    // Change accordingly to USB mode (Here HS).
#define UsbSetupBuf ((PUSB_SETUP)endp0RTbuff)

#define DMA_TX_LEN   (512)
#define DMA_TX_LEN0   DMA_TX_LEN
#define DMA_TX_LEN1   DMA_TX_LEN

/* enums */
enum Speed { SpeedLow = UCST_LS, SpeedFull = UCST_FS, SpeedHigh = UCST_HS };
enum Endpoint {
    Ep1Mask = 1 << 0,
    Ep2Mask = 1 << 1,
    Ep3Mask = 1 << 2,
    Ep4Mask = 1 << 3,
    Ep5Mask = 1 << 4,
    Ep6Mask = 1 << 5,
    Ep7Mask = 1 << 6,
};
enum ConfigurationDescriptorType { CfgDescrBase, CfgDescrWithHid, CfgDescr2Ep };

typedef union {
    uint16_t w;
    struct BW {
        uint8_t bb1; /* Low byte. */
        uint8_t bb0;
    } bw;
} UINT16_UINT8;

typedef struct __PACKED {
    uint8_t       bRequestType;
    uint8_t       bRequest;
    UINT16_UINT8  wValue;
    UINT16_UINT8  wIndex;
    uint16_t      wLength;
} *PUSB_SETUP;

typedef struct __PACKED _USB_CONFIG_DESCR_FULL_BASE {
    USB_CFG_DESCR  cfgDescr;
    USB_ITF_DESCR  itfDescr;
    USB_ENDP_DESCR endpDescr;
} USB_CFG_DESCR_FULL_BASE, *PUSB_CFG_DESCR_FULL_BASE;

typedef struct __PACKED _USB_CONFIG_DESCR_FULL_HID {
    USB_CFG_DESCR  cfgDescr;
    USB_ITF_DESCR  itfDescr;
    USB_HID_DESCR  hidDescr;
    USB_ENDP_DESCR endpDescr;
} USB_CFG_DESCR_FULL_HID, *PUSB_CFG_DESCR_FULL_HID;

typedef struct __PACKED _USB_CONFIG_DESCR_FULL_2_ENDPOINTS {
    USB_CFG_DESCR  cfgDescr;
    USB_ITF_DESCR  itfDescr;
    USB_ENDP_DESCR endpDescr1In;
    USB_ENDP_DESCR endpDescr1Out;
} USB_CFG_DESCR_FULL_2_ENDPOINTS, *PUSB_CFG_DESCR_FULL_2_ENDPOINTS;

typedef union {
    USB_CFG_DESCR_FULL_BASE base;
    USB_CFG_DESCR_FULL_HID withHid;
    USB_CFG_DESCR_FULL_2_ENDPOINTS base2Ep;
} USB_CFG_DESCR_FULL, *PUSB_CFG_DESCR_FULL;

/* function declarations */
static uint8_t array_addr_len(void **array);
static void U20_init(enum Speed sp);
static void U20_endpoints_init(enum Endpoint endpointsMask);
static void endpoint_clear(uint8_t endpointToClear);
static void endpoint_halt(uint8_t endpointToHalt);
static void fill_buffer_with_descriptor(UINT16_UINT8 descritorRequested, uint8_t **pBuffer, uint16_t *pSizeBuffer);
static void ep0_transceive_and_update(uint8_t uisToken, uint8_t **pBuffer, uint16_t *pSizeBuffer);
static void ep1_transmit_keyboard(void);
static void ep1_transceive_and_update(uint8_t uisToken, uint8_t **pBuffer, uint16_t *pSizeBuffer);
void ep1_log(const char *fmt, ...);

/* variables */
static bool isHost = false;
static enum ConfigurationDescriptorType cfgDescrType = CfgDescrBase;
static enum Speed speed = SpeedLow;
static enum Endpoint epMask = 0;
static USB_DEV_DESCR stDeviceDescriptor;
static USB_CFG_DESCR_FULL stConfigurationDescriptor;
static USB_ITF_DESCR stInterfaceDescriptor;
static USB_ENDP_DESCR stEndpointDescriptor;
static USB_HID_DESCR stHidDescriptor;
static uint8_t *reportDescriptor;
static uint8_t **stringDescriptors;
__attribute__((aligned(16))) uint8_t TX_DMA_ADDR0[512] __attribute__((section(".DMADATA"))); // HSPI 0
__attribute__((aligned(16))) uint8_t TX_DMA_ADDR1[512] __attribute__((section(".DMADATA"))); // HSPI 1
static uint16_t sizeEndp1LoggingBuff = 0;
static const uint16_t capacityEndp1LoggingBuff = 4096;
__attribute__((aligned(16))) static uint8_t endp1LoggingBuff[4096];
static uint8_t *pEndp1LoggingBuff = endp1LoggingBuff;

__attribute__((aligned(16))) uint8_t endp0RTbuff[512] __attribute__((section(".DMADATA"))); // Endpoint 0 data transceiver buffer.
__attribute__((aligned(16))) uint8_t endp1Rbuff[4096] __attribute__((section(".DMADATA"))); // Endpoint 1 data recceiver buffer.
__attribute__((aligned(16))) uint8_t endp1Tbuff[4096] __attribute__((section(".DMADATA"))); // Endpoint 1 data transmitter buffer.
__attribute__((aligned(16))) uint8_t endp2Rbuff[4096] __attribute__((section(".DMADATA"))); // Endpoint 2 data recceiver buffer.
__attribute__((aligned(16))) uint8_t endp2Tbuff[4096] __attribute__((section(".DMADATA"))); // Endpoint 2 data transmitter buffer.
__attribute__((aligned(16))) uint8_t endp3Rbuff[4096] __attribute__((section(".DMADATA"))); // Endpoint 3 data recceiver buffer.
__attribute__((aligned(16))) uint8_t endp3Tbuff[4096] __attribute__((section(".DMADATA"))); // Endpoint 3 data transmitter buffer.
__attribute__((aligned(16))) uint8_t endp4Rbuff[4096] __attribute__((section(".DMADATA"))); // Endpoint 4 data recceiver buffer.
__attribute__((aligned(16))) uint8_t endp4Tbuff[4096] __attribute__((section(".DMADATA"))); // Endpoint 4 data transmitter buffer.
__attribute__((aligned(16))) uint8_t endp5Rbuff[4096] __attribute__((section(".DMADATA"))); // Endpoint 5 data recceiver buffer.
__attribute__((aligned(16))) uint8_t endp5Tbuff[4096] __attribute__((section(".DMADATA"))); // Endpoint 5 data transmitter buffer.
__attribute__((aligned(16))) uint8_t endp6Rbuff[4096] __attribute__((section(".DMADATA"))); // Endpoint 6 data recceiver buffer.
__attribute__((aligned(16))) uint8_t endp6Tbuff[4096] __attribute__((section(".DMADATA"))); // Endpoint 6 data transmitter buffer.
__attribute__((aligned(16))) uint8_t endp7Rbuff[4096] __attribute__((section(".DMADATA"))); // Endpoint 7 data recceiver buffer.
__attribute__((aligned(16))) uint8_t endp7Tbuff[4096] __attribute__((section(".DMADATA"))); // Endpoint 7 data transmitter buffer.

/* configuration, allows nested code to access above variables */
#include "config.h"

/* function implemtations */

/* @fn      array_addr_len
 *
 * @brief   Get the length of an array of pointers.
 *
 * @return  Return the length of an array of pointers.
 */
static uint8_t
array_addr_len(void **array)
{
    for (uint8_t i = 0;; ++i) {
        if (array[i] == NULL) {
            return i;
        }
    }
}

/* @fn      HSPI_get_rtx_status
 *
 * @brief   Get the status of the transmission/reception of the HSPI Transaction.
 *
 * @return  Return 0b0010 if CRC_ERR, 0b0100 if NUM_MIS, 0 else.
 */
static uint8_t
HSPI_get_rtx_status(void)
{
    return R8_HSPI_RTX_STATUS & (RB_HSPI_CRC_ERR | RB_HSPI_NUM_MIS);
}

/* @fn      HSPI_get_buffer_next_tx
 *
 * @brief   Get the buffer that will be used for the next transaction over HSPI.
 *
 * @return  Return the buffer that will be used for the next transaction over
 *          HSPI.
 */
static uint8_t *
HSPI_get_buffer_next_tx(void)
{
    uint8_t *bufferTx = TX_DMA_ADDR0;
    if (R8_HSPI_RX_SC & RB_HSPI_RX_TOG) {
        bufferTx = TX_DMA_ADDR1;
    }

    return bufferTx;
}

/* @fn      HSPI_get_buffer_tx
 *
 * @brief   Get the buffer that was used for the previous transaction over HSPI.
 *
 * @return  Return the buffer that was used for the previous transaction over
 *          HSPI. */
static uint8_t *
HSPI_get_buffer_tx(void)
{
    // R8_HSPI_RX_SC stores the buffer that will be used for the next
    // transaction, thus we need to inverse the buffers.
    uint8_t *bufferTx = TX_DMA_ADDR1;
    if (R8_HSPI_RX_SC & RB_HSPI_RX_TOG) {
        bufferTx = TX_DMA_ADDR0;
    }

    return bufferTx;
}

static void
U20_init(enum Speed sp)
{
    R32_USB_CONTROL = 0;
    PFIC_EnableIRQ(USBHS_IRQn);
    PFIC_EnableIRQ(LINK_IRQn);

    /* Init as device according to the doc (p. 105) */
    R8_USB_CTRL = 0;
    R8_USB_DEV_AD = 0;
    R8_USB_INT_FG = 0;

    R8_USB_CTRL |= (RB_USB_INT_BUSY | RB_USB_DMA_EN);
    R8_USB_CTRL |= RB_DEV_PU_EN;
    R8_USB_CTRL |= sp;

    R8_USB_INT_EN = RB_USB_IE_ISOACT | RB_USB_IE_SETUPACT | RB_USB_IE_FIFOOV
                    | RB_USB_IE_SUSPEND | RB_USB_IE_TRANS | RB_USB_IE_BUSRST;
}

static void
U20_endpoints_init(enum Endpoint endpointsMask)
{
    R8_UEP4_1_MOD = 0;
    R8_UEP2_3_MOD = 0;
    R8_UEP5_6_MOD = 0;
    R8_UEP7_MOD   = 0;

    R16_UEP0_MAX_LEN = U20_UEP0_MAXSIZE;
    R16_UEP1_MAX_LEN = U20_MAXPACKET_LEN;
    R16_UEP2_MAX_LEN = U20_MAXPACKET_LEN;
    R16_UEP3_MAX_LEN = U20_MAXPACKET_LEN;
    R16_UEP4_MAX_LEN = U20_MAXPACKET_LEN;
    R16_UEP5_MAX_LEN = U20_MAXPACKET_LEN;
    R16_UEP6_MAX_LEN = U20_MAXPACKET_LEN;
    R16_UEP7_MAX_LEN = U20_MAXPACKET_LEN;

    R32_UEP0_RT_DMA = (uint32_t)(uint8_t *)endp0RTbuff;
    R32_UEP1_TX_DMA = (uint32_t)(uint8_t *)endp1Tbuff;
    R32_UEP1_RX_DMA = (uint32_t)(uint8_t *)endp1Rbuff;
    R32_UEP2_TX_DMA = (uint32_t)(uint8_t *)endp2Tbuff;
    R32_UEP2_RX_DMA = (uint32_t)(uint8_t *)endp2Rbuff;
    R32_UEP3_TX_DMA = (uint32_t)(uint8_t *)endp3Tbuff;
    R32_UEP3_RX_DMA = (uint32_t)(uint8_t *)endp3Rbuff;
    R32_UEP4_TX_DMA = (uint32_t)(uint8_t *)endp4Tbuff;
    R32_UEP4_RX_DMA = (uint32_t)(uint8_t *)endp4Rbuff;
    R32_UEP5_TX_DMA = (uint32_t)(uint8_t *)endp5Tbuff;
    R32_UEP5_RX_DMA = (uint32_t)(uint8_t *)endp5Rbuff;
    R32_UEP6_TX_DMA = (uint32_t)(uint8_t *)endp6Tbuff;
    R32_UEP6_RX_DMA = (uint32_t)(uint8_t *)endp6Rbuff;
    R32_UEP7_TX_DMA = (uint32_t)(uint8_t *)endp7Tbuff;
    R32_UEP7_RX_DMA = (uint32_t)(uint8_t *)endp7Rbuff;

    R16_UEP0_T_LEN = 0;
    R8_UEP0_TX_CTRL = 0;
    R8_UEP0_RX_CTRL = 0;

    if (endpointsMask & Ep1Mask) {
        R8_UEP4_1_MOD |= RB_UEP1_RX_EN | RB_UEP1_TX_EN;
        R8_UEP1_TX_CTRL = UEP_T_RES_ACK | RB_UEP_T_TOG_0;
        R8_UEP1_RX_CTRL = UEP_R_RES_ACK | RB_UEP_R_TOG_0;
    } else {
        R8_UEP1_TX_CTRL = UEP_T_RES_NAK;
        R8_UEP1_RX_CTRL = UEP_R_RES_NAK;
    }

    if (endpointsMask & Ep2Mask) {
        R8_UEP2_3_MOD |= RB_UEP2_RX_EN | RB_UEP2_TX_EN;
        R8_UEP2_TX_CTRL = UEP_T_RES_ACK | RB_UEP_T_TOG_0;
        R8_UEP2_RX_CTRL = UEP_R_RES_ACK | RB_UEP_R_TOG_0;
    } else {
        R8_UEP2_TX_CTRL = UEP_T_RES_NAK;
        R8_UEP2_RX_CTRL = UEP_R_RES_NAK;
    }

    if (endpointsMask & Ep3Mask) {
        R8_UEP2_3_MOD |= RB_UEP3_RX_EN | RB_UEP3_TX_EN;
        R8_UEP3_TX_CTRL = UEP_T_RES_ACK | RB_UEP_T_TOG_0;
        R8_UEP3_RX_CTRL = UEP_R_RES_ACK | RB_UEP_R_TOG_0;
    } else {
        R8_UEP3_TX_CTRL = UEP_T_RES_NAK;
        R8_UEP3_RX_CTRL = UEP_R_RES_NAK;
    }

    if (endpointsMask & Ep4Mask) {
        R8_UEP4_1_MOD |= RB_UEP4_RX_EN | RB_UEP4_TX_EN;
        R8_UEP4_TX_CTRL = UEP_T_RES_ACK | RB_UEP_T_TOG_0;
        R8_UEP4_RX_CTRL = UEP_R_RES_ACK | RB_UEP_R_TOG_0;
    } else {
        R8_UEP4_TX_CTRL = UEP_T_RES_NAK;
        R8_UEP4_RX_CTRL = UEP_R_RES_NAK;
    }

    if (endpointsMask & Ep5Mask) {
        R8_UEP5_6_MOD |= RB_UEP5_RX_EN | RB_UEP5_TX_EN;
        R8_UEP5_TX_CTRL = UEP_T_RES_ACK | RB_UEP_T_TOG_0;
        R8_UEP5_RX_CTRL = UEP_R_RES_ACK | RB_UEP_R_TOG_0;
    } else {
        R8_UEP5_TX_CTRL = UEP_T_RES_NAK;
        R8_UEP5_RX_CTRL = UEP_R_RES_NAK;
    }

    if (endpointsMask & Ep6Mask) {
        R8_UEP5_6_MOD |= RB_UEP6_RX_EN | RB_UEP6_TX_EN;
        R8_UEP6_TX_CTRL = UEP_T_RES_ACK | RB_UEP_T_TOG_0;
        R8_UEP6_RX_CTRL = UEP_R_RES_ACK | RB_UEP_R_TOG_0;
    } else {
        R8_UEP6_TX_CTRL = UEP_T_RES_NAK;
        R8_UEP6_RX_CTRL = UEP_R_RES_NAK;
    }

    if (endpointsMask & Ep7Mask) {
        R8_UEP7_MOD |= RB_UEP7_RX_EN | RB_UEP7_TX_EN;
        R8_UEP7_TX_CTRL = UEP_T_RES_ACK | RB_UEP_T_TOG_0;
        R8_UEP7_RX_CTRL = UEP_R_RES_ACK | RB_UEP_R_TOG_0;
    } else {
        R8_UEP7_TX_CTRL = UEP_T_RES_NAK;
        R8_UEP7_RX_CTRL = UEP_R_RES_NAK;
    }
}

static void
endpoint_clear(uint8_t endpointToClear)
{
    switch (endpointToClear) {
    case 0x81: /* endpoint 1 IN. */
        R16_UEP1_T_LEN = 0;
        R8_UEP1_TX_CTRL = UEP_T_RES_NAK | RB_UEP_T_TOG_0;
        break;
    case 0x01: /* endpoint 1 OUT. */
        R8_UEP1_RX_CTRL = UEP_T_RES_ACK | RB_UEP_R_TOG_0;
        break;
    case 0x82: /* endpoint 2 IN. */
        R16_UEP2_T_LEN = 0;
        R8_UEP2_TX_CTRL = UEP_T_RES_NAK | RB_UEP_T_TOG_0;
        break;
    case 0x02: /* endpoint 2 OUT. */
        R8_UEP2_RX_CTRL = UEP_T_RES_ACK | RB_UEP_R_TOG_0;
        break;
    case 0x83: /* endpoint 3 IN. */
        R16_UEP3_T_LEN = 0;
        R8_UEP3_TX_CTRL = UEP_T_RES_NAK | RB_UEP_T_TOG_0;
        break;
    case 0x03: /* endpoint 3 OUT. */
        R8_UEP3_RX_CTRL = UEP_T_RES_ACK | RB_UEP_R_TOG_0;
        break;
    case 0x84: /* endpoint 4 IN. */
        R16_UEP4_T_LEN = 0;
        R8_UEP4_TX_CTRL = UEP_T_RES_NAK | RB_UEP_T_TOG_0;
        break;
    case 0x04: /* endpoint 4 OUT. */
        R8_UEP4_RX_CTRL = UEP_T_RES_ACK | RB_UEP_R_TOG_0;
        break;
    case 0x85: /* endpoint 5 IN. */
        R16_UEP5_T_LEN = 0;
        R8_UEP5_TX_CTRL = UEP_T_RES_NAK | RB_UEP_T_TOG_0;
        break;
    case 0x05: /* endpoint 5 OUT. */
        R8_UEP5_RX_CTRL = UEP_T_RES_ACK | RB_UEP_R_TOG_0;
        break;
    case 0x86: /* endpoint 6 IN. */
        R16_UEP6_T_LEN = 0;
        R8_UEP6_TX_CTRL = UEP_T_RES_NAK | RB_UEP_T_TOG_0;
        break;
    case 0x06: /* endpoint 6 OUT. */
        R8_UEP6_RX_CTRL = UEP_T_RES_ACK | RB_UEP_R_TOG_0;
        break;
    case 0x87: /* endpoint 7 IN. */
        R16_UEP7_T_LEN = 0;
        R8_UEP7_TX_CTRL = UEP_T_RES_NAK | RB_UEP_T_TOG_0;
        break;
    case 0x07: /* endpoint 7 OUT. */
        R8_UEP7_RX_CTRL = UEP_T_RES_ACK | RB_UEP_R_TOG_0;
        break;
    default:
        assert(0 && "ERROR: endpoint_clear() invalid argument");
        break;
    }
}

static void
endpoint_halt(uint8_t endpointToHalt)
{
    switch(endpointToHalt) {
    case 0x81: /* Set endpoint 1 IN STALL. */
        R8_UEP1_TX_CTRL = ( R8_UEP1_TX_CTRL & ~RB_UEP_TRES_MASK ) | UEP_T_RES_STALL;
        break;
    case 0x01: /* Set endpoint 1 OUT STALL. */
        R8_UEP1_RX_CTRL = ( R8_UEP1_RX_CTRL & ~RB_UEP_RRES_MASK ) | UEP_R_RES_STALL;
        break;
    case 0x82: /* Set endpoint 2 IN STALL. */
        R8_UEP2_TX_CTRL = ( R8_UEP2_TX_CTRL & ~RB_UEP_TRES_MASK ) | UEP_T_RES_STALL;
        break;
    case 0x02: /* Set endpoint 2 OUT STALL. */
        R8_UEP2_RX_CTRL = ( R8_UEP2_RX_CTRL & ~RB_UEP_RRES_MASK ) | UEP_R_RES_STALL;
        break;
    case 0x83: /* Set endpoint 3 IN STALL. */
        R8_UEP3_TX_CTRL = ( R8_UEP3_TX_CTRL & ~RB_UEP_TRES_MASK ) | UEP_T_RES_STALL;
        break;
    case 0x03: /* Set endpoint 3 OUT STALL. */
        R8_UEP3_RX_CTRL = ( R8_UEP3_RX_CTRL & ~RB_UEP_RRES_MASK ) | UEP_R_RES_STALL;
        break;
    case 0x84: /* Set endpoint 4 IN STALL. */
        R8_UEP4_TX_CTRL = ( R8_UEP4_TX_CTRL & ~RB_UEP_TRES_MASK ) | UEP_T_RES_STALL;
        break;
    case 0x04: /* Set endpoint 4 OUT STALL. */
        R8_UEP4_RX_CTRL = ( R8_UEP4_RX_CTRL & ~RB_UEP_RRES_MASK ) | UEP_R_RES_STALL;
        break;
    case 0x85: /* Set endpoint 5 IN STALL. */
        R8_UEP5_TX_CTRL = ( R8_UEP5_TX_CTRL & ~RB_UEP_TRES_MASK ) | UEP_T_RES_STALL;
        break;
    case 0x05: /* Set endpoint 5 OUT STALL. */
        R8_UEP5_RX_CTRL = ( R8_UEP5_RX_CTRL & ~RB_UEP_RRES_MASK ) | UEP_R_RES_STALL;
        break;
    case 0x86: /* Set endpoint 6 IN STALL. */
        R8_UEP6_TX_CTRL = ( R8_UEP6_TX_CTRL & ~RB_UEP_TRES_MASK ) | UEP_T_RES_STALL;
        break;
    case 0x06: /* Set endpoint 6 OUT STALL. */
        R8_UEP6_RX_CTRL = ( R8_UEP6_RX_CTRL & ~RB_UEP_RRES_MASK ) | UEP_R_RES_STALL;
        break;
    case 0x87: /* Set endpoint 7 IN STALL. */
        R8_UEP7_TX_CTRL = ( R8_UEP7_TX_CTRL & ~RB_UEP_TRES_MASK ) | UEP_T_RES_STALL;
        break;
    case 0x07: /* Set endpoint 7 OUT STALL. */
        R8_UEP7_RX_CTRL = ( R8_UEP7_RX_CTRL & ~RB_UEP_RRES_MASK ) | UEP_R_RES_STALL;
        break;
    default:
        assert(0 && "ERROR: endpoint_halt() invalid argument");
        break;
    }
}

static void
fill_buffer_with_descriptor(UINT16_UINT8 descritorRequested, uint8_t **pBuffer, uint16_t *pSizeBuffer)
{
    switch(descritorRequested.bw.bb0) {
    case USB_DESCR_TYP_DEVICE:
        *pBuffer = (uint8_t *)&stDeviceDescriptor;
        *pSizeBuffer = stDeviceDescriptor.bLength;
        break;
    case USB_DESCR_TYP_CONFIG:
        /* The .cfgDescr field is always the first, no matter the union's type.
         */
        *pBuffer = (uint8_t *)&stConfigurationDescriptor.base;
        *pSizeBuffer = stConfigurationDescriptor.base.cfgDescr.wTotalLength;
        break;
    case USB_DESCR_TYP_STRING: {
        uint8_t i = descritorRequested.bw.bb1;
        if (i >= 0 && i < array_addr_len((void **)stringDescriptors)) {
            *pBuffer = (uint8_t *)stringDescriptors[i];
            *pSizeBuffer = stringDescriptors[i][0];
        }
    }
    break;
    case USB_DESCR_TYP_INTERF:
        *pBuffer = (uint8_t *)&stInterfaceDescriptor;
        *pSizeBuffer = stInterfaceDescriptor.bLength;
        break;
    case USB_DESCR_TYP_ENDP:
        *pBuffer = (uint8_t *)&stEndpointDescriptor;
        *pSizeBuffer = stEndpointDescriptor.bLength;
        break;
    case USB_DESCR_TYP_HID:
        *pBuffer = (uint8_t *)&stHidDescriptor;
        *pSizeBuffer = stHidDescriptor.bLength;
        break;
    case USB_DESCR_TYP_REPORT:
        *pBuffer = (uint8_t *)reportDescriptor;
        /* TODO: support lengh of type uint16_t. */
        *pSizeBuffer = stHidDescriptor.wDescriptorLengthL;
        break;
    default:
        assert(0 && "ERROR: fill_buffer_with_descriptor() invalid descriptor requested");
        break;
    }
}

static void
ep0_transceive_and_update(uint8_t uisToken, uint8_t **pBuffer, uint16_t *pSizeBuffer)
{
    uint16_t bytesToWriteForCurrentTransaction = 0;

    switch (uisToken) {
    case UIS_TOKEN_OUT:
        /* Not implemented. */
        break;
    case UIS_TOKEN_SOF:
        /* Not implemented. */
        break;
    case UIS_TOKEN_IN:
        bytesToWriteForCurrentTransaction = *pSizeBuffer;
        if (bytesToWriteForCurrentTransaction >= U20_UEP0_MAXSIZE) {
            bytesToWriteForCurrentTransaction = U20_UEP0_MAXSIZE;
        }

        if (*pBuffer && bytesToWriteForCurrentTransaction > 0) {
            memcpy(endp0RTbuff, *pBuffer, bytesToWriteForCurrentTransaction);
        }
        break;
    case UIS_TOKEN_SETUP:
        /* Not implemented. */
        break;
    default:
        assert(0 && "ERROR: ep0_transceive_and_update() invalid uisToken");
        break;
    }

    *pSizeBuffer -= bytesToWriteForCurrentTransaction;

    if (bytesToWriteForCurrentTransaction == 0) {    /* If it was the last transaction. */
        *pBuffer = NULL;

        R16_UEP0_T_LEN = 0;
        R8_UEP0_TX_CTRL ^= RB_UEP_T_TOG_1;
        R8_UEP0_TX_CTRL = (R8_UEP0_TX_CTRL & ~RB_UEP_TRES_MASK) | UEP_T_RES_ACK;
        R8_UEP0_RX_CTRL ^= RB_UEP_R_TOG_1;
        R8_UEP0_RX_CTRL = (R8_UEP0_RX_CTRL & ~RB_UEP_RRES_MASK) | UEP_R_RES_ACK;
    } else {
        *pBuffer += bytesToWriteForCurrentTransaction;

        R16_UEP0_T_LEN = bytesToWriteForCurrentTransaction;
        R8_UEP0_TX_CTRL ^= RB_UEP_T_TOG_1;
        R8_UEP0_TX_CTRL = (R8_UEP0_TX_CTRL & ~RB_UEP_TRES_MASK) | UEP_T_RES_ACK;
    }
}

static void
ep1_transmit_keyboard(void)
{
    /* Link to USB HID Keyboard scan codes :
     * https://gist.github.com/MightyPork/6da26e382a7ad91b5496ee55fdc73db2 */
    static uint8_t keyboard_payload[] = { 0x17, 0x08, 0x16, 0x17, 0x28 };
    static uint8_t i = 0;
    uint8_t modulus = 4;

    /* Keyboard input crafting. */
    uint8_t output[] = { 0x00, 0x00, 0x00, 0x00 };
    if (i%modulus == 0) {
        output[0] = keyboard_payload[i/modulus];
    }
    i++;
    if (i == (modulus*sizeof(keyboard_payload))-1) {
        i = 0;
    }

    memcpy(endp1Tbuff, output, sizeof(output));
    R16_UEP1_T_LEN = sizeof(output);
    R8_UEP1_TX_CTRL ^= RB_UEP_T_TOG_1;
    R8_UEP1_TX_CTRL = (R8_UEP1_TX_CTRL & ~RB_UEP_TRES_MASK) | UEP_T_RES_ACK;
}

// TODOO: If things to log are added while transmitting them, the new things
// will overwrite the end of the not yet transmitted datas.
// Quoi uqe peut etre pas, pBuffer avance au fur et a mesur, il est remis a zero
// que lorsque tout est transmit.
static void
ep1_transceive_and_update(uint8_t uisToken, uint8_t **pBuffer, uint16_t *pSizeBuffer)
{
    static uint8_t *bufferResetValue = NULL;
    if (bufferResetValue == NULL) {
        bufferResetValue = *pBuffer;
    }

    switch (uisToken) {
    case UIS_TOKEN_OUT:
        /* Business logic about inputs goes here. */
        if (strncmp(endp1Rbuff, "debug", U20_UEP1_MAXSIZE) == 0) {
            // TODO: Clean up this safety check.
            if (*pSizeBuffer >= 4096) {
                cprintf("[ERROR] Debordement pSizeBuffer >= 4096\r\n");
                return;
            }
            uint8_t *bufferNextEmpty = (*pBuffer) + (*pSizeBuffer);
            memset(bufferNextEmpty, 'a', 900);
            memcpy(bufferNextEmpty, "0123456789ABCDEF0123456789ABCDEF0123456789ABCDEF0123456789ABCDEF0123456789ABCDEF0123456789ABCDEF0123456789ABCDEF0123456789ABCDEF", 128);
            bufferNextEmpty[899] = 0;
            *pSizeBuffer = 900;
        }

        // TODOOO: Handle transfer where there is more than one transaction.
        R16_UEP1_T_LEN = 0;
        R8_UEP1_TX_CTRL ^= RB_UEP_T_TOG_1;
        R8_UEP1_TX_CTRL = (R8_UEP1_TX_CTRL & ~RB_UEP_TRES_MASK) | UEP_T_RES_ACK;
        R8_UEP1_RX_CTRL ^= RB_UEP_R_TOG_1;
        R8_UEP1_RX_CTRL = (R8_UEP1_RX_CTRL & ~RB_UEP_RRES_MASK) | UEP_R_RES_ACK;
        break;
    case UIS_TOKEN_IN:
        if (*pSizeBuffer != 0x0000) {
            uint16_t sizeCurrentTransaction = min(*pSizeBuffer, U20_UEP1_MAXSIZE);
            memcpy(endp1Tbuff, *pBuffer, sizeCurrentTransaction);

            R16_UEP1_T_LEN = sizeCurrentTransaction;
            R8_UEP1_TX_CTRL ^= RB_UEP_T_TOG_1;
            R8_UEP1_TX_CTRL = (R8_UEP1_TX_CTRL & ~RB_UEP_TRES_MASK) | UEP_T_RES_ACK;

            *pSizeBuffer -= sizeCurrentTransaction;
            *(uint32_t *)pBuffer += U20_UEP1_MAXSIZE; /* Careful! We increase from the PREVIOUSLY read value. */
        } else {
            *pBuffer = bufferResetValue;

            R16_UEP1_T_LEN = 0;
            R8_UEP1_TX_CTRL ^= RB_UEP_T_TOG_1;
            R8_UEP1_TX_CTRL = (R8_UEP1_TX_CTRL & ~RB_UEP_TRES_MASK) | UEP_T_RES_ACK;
        }
        break;
        default:
            cprintf("[ERROR] ep1_transceive_and_update default!\r\n");
            break;
    }
}

void
ep1_log(const char *fmt, ...)
{
    // Critical section, if we print something (outside of an interrrupt) and an
    // interrupt is called and do a print, then the first print is partially
    // overwritten.
    va_list ap;
    bsp_disable_interrupt();
    va_start(ap, fmt);
    uint16_t sizeLeft = capacityEndp1LoggingBuff - sizeEndp1LoggingBuff;

    if (sizeEndp1LoggingBuff >= capacityEndp1LoggingBuff) {
        cprintf("Buffer already filled!\r\n");
        sizeLeft = 0;
    }

    int bytesWritten = vsnprintf(pEndp1LoggingBuff + sizeEndp1LoggingBuff, sizeLeft, fmt, ap);
    sizeEndp1LoggingBuff += bytesWritten;
    bsp_enable_interrupt();
}


/*********************************************************************
 * @fn      main
 *
 * @brief   Main program.
 *
 * @return  none
 */
uint8_t WORKARROUND = true;
int
main(void)
{
    bsp_gpio_init();
    bsp_init(FREQ_SYS);
    UART1_init(115200, FREQ_SYS);

    cfgDescrType = CfgDescr2Ep;
    speed = SpeedHigh;
    epMask = Ep1Mask;
    endpoint_clear(0x81);
    endpoint_clear(0x01);

    stDeviceDescriptor                = stBoardTopDeviceDescriptor;
    stConfigurationDescriptor.base2Ep = stBoardTopConfigurationDescriptor;
    stInterfaceDescriptor             = stBoardTopConfigurationDescriptor.itfDescr;
    stringDescriptors                 = boardTopStringDescriptors;


    /* USB Init. */
    U20_init(speed);
    U20_endpoints_init(epMask);

    ep1_log("USB init done\r\n");

    /* HSPI Init. */
    int retCode;
    // TODO: Top and bottom switched for testing purposes, need to switch them back.
    if (!bsp_switch()) {
        isHost = true;
        ep1_log("[TOP BOARD] Hello!\r\n");
        retCode = bsp_sync2boards(PA14, PA12, BSP_BOARD1);
    } else {
        isHost = false;
        ep1_log("[BOTTOM BOARD] Hello!\r\n");
        retCode = bsp_sync2boards(PA14, PA12, BSP_BOARD2);
    }
    if (retCode) {
        ep1_log("Synchronisation done (success)\r\n");
    } else {
        ep1_log("Synchronisation error(timeout)\r\n");
    }

    memset((void *)TX_DMA_ADDR0, '.', DMA_TX_LEN0);
    TX_DMA_ADDR0[DMA_TX_LEN0-1] = 0;
    memset((void *)TX_DMA_ADDR1, '.', DMA_TX_LEN1);
    TX_DMA_ADDR1[DMA_TX_LEN1-1] = 0;
    if (isHost) {
        HSPI_DoubleDMA_Init(HSPI_HOST, RB_HSPI_DAT8_MOD, (uint32_t)TX_DMA_ADDR0, (uint32_t)TX_DMA_ADDR1, DMA_TX_LEN);
    } else {
        HSPI_DoubleDMA_Init(HSPI_DEVICE, RB_HSPI_DAT8_MOD, (uint32_t)TX_DMA_ADDR0, (uint32_t)TX_DMA_ADDR1, 0);
    }
    ep1_log("HSPI init done\r\n");

    /* SerDes Init. */
    ep1_log("SerDes init done\r\n");

    ep1_log("Init all done!\r\n");


    // TODO: Move the business logic to appropriate place (IRQHandler ?).
    // This is just an example.
    if (isHost) {
        uint8_t c = 'A';
        while ( 'A' <= c && c <= 'Z') {
            // Prepare buffer.
            memset(TX_DMA_ADDR0, c, 16);
            memset(TX_DMA_ADDR1, 'a'-'A' + c, 16);

            // Transmit.
            WORKARROUND = false;
            HSPI_DMA_Tx();

            // Wait for completion.
            ep1_log("Transmitting ... (c=%d)\r\n", c-'A');
            while (!WORKARROUND) {  }
            // HSPI_Wait_Txdone();
            ep1_log("Transmitting done!\r\n");

            // Check for Error.
            uint8_t hspiRtxStatus = HSPI_get_rtx_status();
            if (hspiRtxStatus) {
                ep1_log("HSPI Error transmitting: %s", hspiRtxStatus&RB_HSPI_CRC_ERR? "CRC_ERR" : "NUM_MIS");
            }

            // Prepare next transaction.
            ++c;
        }
    }

    while (1) {  }

}


/*******************************************************************************
 * @fn     HSPI_IRQHandler
 *
 * @brief  HSPI Interrupt Handler.
 *
 * @return None
 */
__attribute__((interrupt("WCH-Interrupt-fast"))) void
HSPI_IRQHandler(void)
{
    switch (R8_HSPI_INT_FLAG & HSPI_INT_FLAG) {
    uint8_t hspiRtxStatus;
    uint8_t *hspiBufferTx;
    case RB_HSPI_IF_T_DONE:
        ep1_log("Transmition interrupt\r\n");
        hspiRtxStatus = HSPI_get_rtx_status();
        if (hspiRtxStatus) {
            ep1_log("HSPI Error transmitting: %s", hspiRtxStatus&RB_HSPI_CRC_ERR? "CRC_ERR" : "NUM_MIS");
        }

        // Find a cleaner solution for "acknowledgement" of the T_DONE.
        WORKARROUND = true;
        R8_HSPI_INT_FLAG = RB_HSPI_IF_T_DONE;
        break;
    case RB_HSPI_IF_R_DONE:
        hspiRtxStatus = HSPI_get_rtx_status();
        if (hspiRtxStatus) {
            ep1_log("HSPI Error transmitting: %s", hspiRtxStatus&RB_HSPI_CRC_ERR? "CRC_ERR" : "NUM_MIS");
        }

        hspiBufferTx = HSPI_get_buffer_tx();

        ep1_log("HSPI interrupt received %c\r\n", hspiBufferTx[0]);
        R8_HSPI_INT_FLAG = RB_HSPI_IF_R_DONE;
        break;
    case RB_HSPI_IF_FIFO_OV:
        R8_HSPI_INT_FLAG = RB_HSPI_IF_FIFO_OV;
        break;
    case RB_HSPI_IF_B_DONE:
        R8_HSPI_INT_FLAG = RB_HSPI_IF_B_DONE;
        break;
    default:
        cprintf("default\r\n");
        break;
    }
}


/*******************************************************************************
 * @fn     USBHS_IRQHandler
 *
 * @brief  USB2.0 Interrupt Handler.
 *
 * @return None
 */
__attribute__((interrupt("WCH-Interrupt-fast"))) void
USBHS_IRQHandler(void)
{
    static uint16_t bytesToWrite = 0;
    static uint8_t *pDataToWrite = NULL;

    static vuint8_t SetupReqType = 0;
    static vuint8_t SetupReq = 0;
    static vuint16_t SetupReqLen = 0;

    if (R8_USB_INT_FG & RB_USB_IF_ISOACT) {
        /* Unused. */
        R8_USB_INT_FG = RB_USB_IF_ISOACT;
    } else if (R8_USB_INT_FG & RB_USB_IF_SETUOACT) { // Setup interrupt.
        SetupReqType = UsbSetupBuf->bRequestType;
        SetupReq = UsbSetupBuf->bRequest;
        SetupReqLen = UsbSetupBuf->wLength;

        /* If bRequest != 0 it is a non standard request, thus not covered  by the spec. */
        if ((SetupReqType & USB_REQ_TYP_MASK) != USB_REQ_TYP_STANDARD) {
            return;
        }

        switch(SetupReq) {
        case USB_GET_STATUS:
            endp0RTbuff[0] = 0x00;
            endp0RTbuff[1] = 0x00;
            bytesToWrite = 2;

            // Here should be the handling of the halt endpoint's command.
            break;
        case USB_CLEAR_FEATURE:
            switch (SetupReqType & USB_REQ_RECIP_MASK) {
            case USB_REQ_RECIP_DEVICE:
                /* Not implemented. */
                break;
            case USB_REQ_RECIP_INTERF:
                /* Not implemented. */
                break;
            case USB_REQ_RECIP_ENDP:
                endpoint_clear(UsbSetupBuf->wValue.bw.bb1);
                break;
            default:
                assert(0 && "ERROR: SETUP Interrupt USB_CLEAR_FEATURE invalid recipient");
                break;
            }
            break;
        case USB_SET_FEATURE:
            switch (SetupReqType & USB_REQ_RECIP_MASK) {
            case USB_REQ_RECIP_DEVICE:
                /* Not implemented. */
                assert(0 && "ERROR: SETUP Interrupt USB_SET_FEATURE (toward device) unimplemented");
                break;
            case USB_REQ_RECIP_INTERF:
                /* Not implemented. */
                assert(0 && "ERROR: SETUP Interrupt USB_SET_FEATURE (toward interface) unimplemented");
                break;
            case USB_REQ_RECIP_ENDP:
                switch (UsbSetupBuf->wValue.w) {
                case 0x0000: /* ENDPOINT_HALT */
                    endpoint_halt(UsbSetupBuf->wValue.bw.bb1);
                    break;
                default:
                    assert(0 && "ERROR: SETUP Interrupt USB_SET_FEATURE (toward endpoint) unimplemented");
                    break;
                }
                break;
            default:
                assert(0 && "ERROR: SETUP Interrupt USB_SET_FEATURE invalid recipient");
                break;
            }
            break;
        case USB_SET_ADDRESS:
            // NOTE: Address should not be set in this transaction but rather in the
            // following one (RB_USB_IF_TRANSFER IN).
            break;
        case USB_GET_DESCRIPTOR:
            fill_buffer_with_descriptor(UsbSetupBuf->wValue, &pDataToWrite, &bytesToWrite);
            break;
        case USB_SET_DESCRIPTOR:
            /* Unused. */
            break;
        case USB_GET_CONFIGURATION:
            /* We have only one configuration. */
            endp0RTbuff[0] = stConfigurationDescriptor.base.cfgDescr.bConfigurationValue;
            bytesToWrite = 1;
            break;
        case USB_SET_CONFIGURATION:
            /* As of now there is only one configuration. */
            break;
        case USB_GET_INTERFACE:
            /* We have only one interface. */
            endp0RTbuff[0] = stInterfaceDescriptor.bInterfaceNumber;
            bytesToWrite = 1;
            break;
        case USB_SET_INTERFACE:
            /* As of now there is only one interface. */
            break;
        case USB_SYNCH_FRAME:
            break;
        default:
            break;
        }

        if (SetupReqLen < bytesToWrite) {
            bytesToWrite = SetupReqLen;
        }

        uint8_t uisToken = UIS_TOKEN_OUT;
        if (SetupReqType & 0x80) {
            uisToken = UIS_TOKEN_IN;
        }
        ep0_transceive_and_update(uisToken, &pDataToWrite, &bytesToWrite);
        /* Packet type must cycle between DATA0 and DATA1. The request (the
         * first packet) is DATA0, thus the next packet must be DATA1 and so on.
         * So here the first packet is forced to 1. */
        R8_UEP0_TX_CTRL |= RB_UEP_T_TOG_1;

        R8_USB_INT_FG = RB_USB_IF_SETUOACT;
    } else if (R8_USB_INT_FG & RB_USB_IF_FIFOOV) {
        /* Unused. */
        R8_USB_INT_FG = RB_USB_IF_FIFOOV;
    } else if (R8_USB_INT_FG & RB_USB_IF_SUSPEND) {
        R8_USB_INT_FG = RB_USB_IF_SUSPEND;
    } else if (R8_USB_INT_FG & RB_USB_IF_TRANSFER) {
        uint8_t endpNum = R8_USB_INT_ST & RB_DEV_ENDP_MASK;
        uint8_t uisToken = (R8_USB_INT_ST & RB_DEV_TOKEN_MASK);

        switch (endpNum) {
        case 0:
            if (SetupReq == USB_SET_ADDRESS) {
                R8_USB_DEV_AD = UsbSetupBuf->wValue.bw.bb1;

                pDataToWrite = NULL;
                R16_UEP0_T_LEN = 0;
                R8_UEP0_TX_CTRL = 0;
                R8_UEP0_RX_CTRL = UEP_R_RES_ACK | RB_UEP_R_TOG_1;
            } else {
                ep0_transceive_and_update(uisToken, &pDataToWrite, &bytesToWrite);
            }
            break;
        case 1:
            {
                ep1_transceive_and_update(uisToken, (uint8_t **)&pEndp1LoggingBuff, &sizeEndp1LoggingBuff);
            }
            break;
        }

        R8_USB_INT_FG = RB_USB_IF_TRANSFER; // Clear int flag
    } else if (R8_USB_INT_FG & RB_USB_IF_BUSRST) {
        U20_init(speed);
        U20_endpoints_init(epMask);

        R8_USB_INT_FG = RB_USB_IF_BUSRST;
    }
}


/*********************************************************************
 * @fn      HardFault_Handler
 *
 * @brief   Example of basic HardFault Handler called if an exception occurs
 *
 * @return  none
 */
__attribute__((interrupt("WCH-Interrupt-fast"))) void
HardFault_Handler(void)
{
    cprintf("HardFault\r\n");
    cprintf(" SP=0x%08X\r\n", __get_SP());
    cprintf(" MIE=0x%08X\r\n", __get_MIE());
    cprintf(" MSTATUS=0x%08X\r\n", __get_MSTATUS());
    cprintf(" MCAUSE=0x%08X\r\n", __get_MCAUSE());
    bsp_wait_ms_delay(1000000);
}

