
///////////////////////////////////
// Efinity Synthesis Started 
// Dec 28, 2025 22:44:49
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0010 VERI-ERROR] parameter initial value cannot be omitted in this mode of Verilog (VERI-1817) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0010 VERI-ERROR] syntax error near 'wire' (VERI-1137) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'wire' used in incorrect context (VERI-2344) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0011 VERI-WARNING] port 'PWMOutputs' must not be declared to be an array (VERI-1627) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0010 VERI-ERROR] '_Read' is an unknown type (VERI-1556) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0010 VERI-ERROR] '_Read' is not declared (VERI-1128) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0010 VERI-ERROR] '_Write' is not declared (VERI-1128) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:18)
[EFX-0010 VERI-ERROR] '_Read' is not declared (VERI-1128) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:19)
[EFX-0010 VERI-ERROR] module 'Main' is ignored due to previous errors (VERI-1072) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:36)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 28, 2025 23:17:55
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0010 VERI-ERROR] parameter initial value cannot be omitted in this mode of Verilog (VERI-1817) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0011 VERI-WARNING] port 'PWMOutputs' must not be declared to be an array (VERI-1627) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0010 VERI-ERROR] 'FirstRegister' is not declared (VERI-1128) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:41)
[EFX-0010 VERI-ERROR] module 'Main' is ignored due to previous errors (VERI-1072) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:43)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 28, 2025 23:18:27
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0010 VERI-ERROR] parameter initial value cannot be omitted in this mode of Verilog (VERI-1817) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0011 VERI-WARNING] port 'PWMOutputs' must not be declared to be an array (VERI-1627) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0010 VERI-ERROR] module 'Main' is ignored due to previous errors (VERI-1072) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:43)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 28, 2025 23:18:44
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] port 'PWMOutputs' must not be declared to be an array (VERI-1627) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0011 VERI-WARNING] port 'OnBoardLEDS' must not be declared to be an array (VERI-1627) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:2)
[EFX-0010 VERI-ERROR] cannot assign to memory 'OnBoardLEDS' directly (VERI-1006) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:5)
[EFX-0010 VERI-ERROR] cannot access memory 'PWMOutputs' directly (VERI-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:5)
[EFX-0010 VERI-ERROR] cannot access memory 'PWMOutputs' directly (VERI-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:7)
[EFX-0010 VERI-ERROR] module 'PWM_IO_Expander' is ignored due to previous errors (VERI-1072) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:9)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 28, 2025 23:19:27
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] port 'PWMOutputs' must not be declared to be an array (VERI-1627) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0010 VERI-ERROR] cannot access memory 'PWMOutputs' directly (VERI-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:5)
[EFX-0010 VERI-ERROR] cannot assign an unpacked type to a packed type (VERI-1349) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:5)
[EFX-0010 VERI-ERROR] cannot access memory 'PWMOutputs' directly (VERI-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:7)
[EFX-0010 VERI-ERROR] module 'PWM_IO_Expander' is ignored due to previous errors (VERI-1072) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:9)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 28, 2025 23:19:57
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] port 'PWMOutputs' must not be declared to be an array (VERI-1627) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0010 VERI-ERROR] syntax error near 'endmodule' (VERI-1137) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:45)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'endmodule' used in incorrect context (VERI-2344) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:45)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 28, 2025 23:20:14
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] port 'PWMOutputs' must not be declared to be an array (VERI-1627) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0010 VERI-ERROR] 'BitWidth' is not declared (VERI-1128) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:11)
[EFX-0010 VERI-ERROR] range must be bounded by constant expressions (VERI-1952) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:11)
[EFX-0010 VERI-ERROR] module 'PWMRegister' is ignored due to previous errors (VERI-1072) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:45)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 28, 2025 23:20:44
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] port 'PWMOutputs' must not be declared to be an array (VERI-1627) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0010 VERI-ERROR] syntax error near 'output' (VERI-1137) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Clock_Divider.v:1)
[EFX-0010 VERI-ERROR] Verilog 2000 keyword 'output' used in incorrect context (VERI-2344) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Clock_Divider.v:1)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 28, 2025 23:21:03
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] port 'PWMOutputs' must not be declared to be an array (VERI-1627) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0010 VERI-ERROR] parameter 'DivisionFactor' cannot be used on the left hand side of assignment (VERI-2455) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Clock_Divider.v:18)
[EFX-0010 VERI-ERROR] procedural assignment to a non-register 'DivisionFactor' is not permitted (VERI-1100) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Clock_Divider.v:18)
[EFX-0010 VERI-ERROR] module 'Clock_Divider' is ignored due to previous errors (VERI-1072) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Clock_Divider.v:27)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 28, 2025 23:22:41
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] port 'PWMOutputs' must not be declared to be an array (VERI-1627) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0010 VERI-ERROR] 'prescalarcounter' is not declared (VERI-1128) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:25)
[EFX-0010 VERI-ERROR] 'prescalarcounter' is not declared (VERI-1128) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:27)
[EFX-0010 VERI-ERROR] 'OutputValue' is not declared (VERI-1128) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:29)
[EFX-0010 VERI-ERROR] 'prescalarcounter' is not declared (VERI-1128) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:33)
[EFX-0010 VERI-ERROR] module 'Timer' is ignored due to previous errors (VERI-1072) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:39)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 28, 2025 23:23:49
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] port 'PWMOutputs' must not be declared to be an array (VERI-1627) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0010 VERI-ERROR] 'AddressRegister' is not declared (VERI-1128) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:7)
[EFX-0010 VERI-ERROR] 'AddressRegister' is not declared (VERI-1128) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:10)
[EFX-0010 VERI-ERROR] module 'AddressPointer' is ignored due to previous errors (VERI-1072) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:14)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 28, 2025 23:24:11
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] port 'PWMOutputs' must not be declared to be an array (VERI-1627) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0010 VERI-ERROR] procedural assignment to a non-register 'State' is not permitted (VERI-1100) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_FSM.v:12)
[EFX-0010 VERI-ERROR] module 'SPI_FSM' is ignored due to previous errors (VERI-1072) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_FSM.v:36)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 28, 2025 23:24:27
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] port 'PWMOutputs' must not be declared to be an array (VERI-1627) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0010 VERI-ERROR] cannot assign an unpacked type to a packed type (VERI-1349) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:7)
[EFX-0012 VERI-INFO] connection type is incompatible with formal type for port 'PWMOutputs' in instance 'main' (VERI-2021) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:7)
[EFX-0021 ERROR] Elaboration of module 'PWM_IO_Expander' failed. Please check previous error messages.

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 28, 2025 23:25:00
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:2)
[EFX-0012 VERI-INFO] compiling module 'Main' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0011 VERI-WARNING] tri0 is synthesized as pulldown : might cause synthesis - simulation differences (VERI-2118) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:18)
[EFX-0011 VERI-WARNING] tri1 is synthesized as pullup : might cause synthesis - simulation differences (VERI-2118) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:19)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:49)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave_d5ac8fceccbf47d18c969700a46205cd' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:73)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register_d5ac8fceccbf47d18c969700a46205cd' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:95)
[EFX-0012 VERI-INFO] compiling module 'TX_SPI_Shift_Register_d5ac8fceccbf47d18c969700a46205cd' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:126)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:158)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter_d5ac8fceccbf47d18c969700a46205cd' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:171)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:206)
[EFX-0012 VERI-INFO] compiling module 'FIFO' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\RX_FIFO.v:1)
[EFX-0010 VERI-ERROR] cannot find port 'prescaler' on this module (VERI-1010) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:41)
[EFX-0012 VERI-INFO] 'Timer' is declared here (VERI-1310) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] port 'Prescaler' remains unconnected for this instance (VERI-1927) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:41)
[EFX-0012 VERI-INFO] module 'Main' remains a black box due to errors in its contents (VERI-1073) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0012 VERI-INFO] module 'PWM_IO_Expander' remains a black box due to errors in its contents (VERI-1073) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:2)
[EFX-0021 ERROR] Elaboration of module 'PWM_IO_Expander' failed. Please check previous error messages.

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 28, 2025 23:25:32
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:2)
[EFX-0012 VERI-INFO] compiling module 'Main' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0011 VERI-WARNING] tri0 is synthesized as pulldown : might cause synthesis - simulation differences (VERI-2118) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:18)
[EFX-0011 VERI-WARNING] tri1 is synthesized as pullup : might cause synthesis - simulation differences (VERI-2118) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:19)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:49)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave_d5ac8fceccbf47d18c969700a46205cd' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:73)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register_d5ac8fceccbf47d18c969700a46205cd' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:95)
[EFX-0012 VERI-INFO] compiling module 'TX_SPI_Shift_Register_d5ac8fceccbf47d18c969700a46205cd' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:126)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:158)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter_d5ac8fceccbf47d18c969700a46205cd' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:171)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:206)
[EFX-0012 VERI-INFO] compiling module 'FIFO' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\RX_FIFO.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0010 VERI-ERROR] module 'AddressableRegister' does not have a parameter named Address (VERI-1184) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:23)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'ReadBusMultiplexer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:33)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:37)
[EFX-0010 VERI-ERROR] module 'AddressableRegister' does not have a parameter named Address (VERI-1184) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:26)
[EFX-0010 VERI-ERROR] module 'AddressableRegister' does not have a parameter named Address (VERI-1184) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:29)
[EFX-0010 VERI-ERROR] module 'AddressableRegister' does not have a parameter named Address (VERI-1184) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:32)
[EFX-0010 VERI-ERROR] module 'AddressableRegister' does not have a parameter named Address (VERI-1184) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:35)
[EFX-0010 VERI-ERROR] module 'AddressableRegister' does not have a parameter named Address (VERI-1184) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:38)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:26)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:33)
[EFX-0011 VERI-WARNING] net '_Read' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:5)
[EFX-0011 VERI-WARNING] net '_Write' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0011 VERI-WARNING] net 'InternalRegisterOutputs[7]' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:11)
[EFX-0011 VERI-WARNING] input port '_CS' remains unconnected for this instance (VDB-1053) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:27)
[EFX-0011 VERI-WARNING] input port 'AddressBus[7]' remains unconnected for this instance (VDB-1053) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:41)
[EFX-0021 ERROR] Elaboration of module 'PWM_IO_Expander' failed. Please check previous error messages.

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 28, 2025 23:26:17
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:2)
[EFX-0012 VERI-INFO] compiling module 'Main' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0011 VERI-WARNING] tri0 is synthesized as pulldown : might cause synthesis - simulation differences (VERI-2118) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:18)
[EFX-0011 VERI-WARNING] tri1 is synthesized as pullup : might cause synthesis - simulation differences (VERI-2118) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:19)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:49)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave_d5ac8fceccbf47d18c969700a46205cd' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:73)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register_d5ac8fceccbf47d18c969700a46205cd' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:95)
[EFX-0012 VERI-INFO] compiling module 'TX_SPI_Shift_Register_d5ac8fceccbf47d18c969700a46205cd' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:126)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:158)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter_d5ac8fceccbf47d18c969700a46205cd' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:171)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:206)
[EFX-0012 VERI-INFO] compiling module 'FIFO' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\RX_FIFO.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'ReadBusMultiplexer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:33)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:37)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:26)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:33)
[EFX-0011 VERI-WARNING] net '_Read' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:5)
[EFX-0011 VERI-WARNING] net '_Write' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0011 VERI-WARNING] net 'InternalRegisterOutputs[7]' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:11)
[EFX-0011 VERI-WARNING] input port '_CS' remains unconnected for this instance (VDB-1053) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:27)
[EFX-0011 VERI-WARNING] input port 'AddressBus[7]' remains unconnected for this instance (VDB-1053) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:41)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:104)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:104)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:104)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:104)
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:136)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:136)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:136)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:136)
[EFX-0200 WARNING] Removing redundant signal : DataIn. (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:138)
[EFX-0200 WARNING] Removing redundant signal : ResetCounter. (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:185)
[EFX-0200 WARNING] Removing redundant signal : PWMFreqRegisterOutputs[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:13)
[EFX-0200 WARNING] Removing redundant signal : PWMFreqRegisterOutputs[6]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:13)
[EFX-0200 WARNING] Removing redundant signal : PWMFreqRegisterOutputs[5]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:13)
[EFX-0200 WARNING] Removing redundant signal : PWMFreqRegisterOutputs[4]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:13)
[EFX-0200 WARNING] Removing redundant signal : PWMFreqRegisterOutputs[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:13)
[EFX-0200 WARNING] Removing redundant signal : PWMFreqRegisterOutputs[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:13)
[EFX-0200 WARNING] Removing redundant signal : PWMFreqRegisterOutputs[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:13)
[EFX-0200 WARNING] Removing redundant signal : PWMFreqRegisterOutputs[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:13)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave._CS'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:27)
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_HOLD' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[7]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:41)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[6]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:41)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[5]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:41)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[4]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:41)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:41)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:41)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:41)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[0]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:41)
[EFX-0200 WARNING] Removing redundant signal : _CS. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0201 WARNING] Re-wiring to GND non-driven net '_Read'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:5)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register_d5ac8fceccbf47d18c969700a46205cd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register_d5ac8fceccbf47d18c969700a46205cd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register_d5ac8fceccbf47d18c969700a46205cd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register_d5ac8fceccbf47d18c969700a46205cd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter_d5ac8fceccbf47d18c969700a46205cd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter_d5ac8fceccbf47d18c969700a46205cd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave_d5ac8fceccbf47d18c969700a46205cd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave_d5ac8fceccbf47d18c969700a46205cd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 36 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLKIN' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'SCLK' with 12 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 44 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0103 INTERNAL ERROR] Failed to create netlist for logic synthesis.
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 28, 2025 23:28:42
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:2)
[EFX-0012 VERI-INFO] compiling module 'Main' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0011 VERI-WARNING] tri0 is synthesized as pulldown : might cause synthesis - simulation differences (VERI-2118) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:18)
[EFX-0011 VERI-WARNING] tri1 is synthesized as pullup : might cause synthesis - simulation differences (VERI-2118) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:19)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:49)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave_d5ac8fceccbf47d18c969700a46205cd' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:73)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register_d5ac8fceccbf47d18c969700a46205cd' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:95)
[EFX-0012 VERI-INFO] compiling module 'TX_SPI_Shift_Register_d5ac8fceccbf47d18c969700a46205cd' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:126)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:158)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter_d5ac8fceccbf47d18c969700a46205cd' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:171)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:206)
[EFX-0012 VERI-INFO] compiling module 'FIFO' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\RX_FIFO.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'ReadBusMultiplexer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:33)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:37)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:26)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:33)
[EFX-0011 VERI-WARNING] net '_Read' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:5)
[EFX-0011 VERI-WARNING] net '_Write' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0011 VERI-WARNING] net 'InternalRegisterOutputs[7]' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:11)
[EFX-0011 VERI-WARNING] input port '_CS' remains unconnected for this instance (VDB-1053) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:27)
[EFX-0011 VERI-WARNING] input port 'AddressBus[7]' remains unconnected for this instance (VDB-1053) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:41)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:104)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:104)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:104)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:104)
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:136)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:136)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:136)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:136)
[EFX-0200 WARNING] Removing redundant signal : DataIn. (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:138)
[EFX-0200 WARNING] Removing redundant signal : ResetCounter. (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:185)
[EFX-0200 WARNING] Removing redundant signal : PWMFreqRegisterOutputs[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:13)
[EFX-0200 WARNING] Removing redundant signal : PWMFreqRegisterOutputs[6]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:13)
[EFX-0200 WARNING] Removing redundant signal : PWMFreqRegisterOutputs[5]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:13)
[EFX-0200 WARNING] Removing redundant signal : PWMFreqRegisterOutputs[4]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:13)
[EFX-0200 WARNING] Removing redundant signal : PWMFreqRegisterOutputs[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:13)
[EFX-0200 WARNING] Removing redundant signal : PWMFreqRegisterOutputs[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:13)
[EFX-0200 WARNING] Removing redundant signal : PWMFreqRegisterOutputs[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:13)
[EFX-0200 WARNING] Removing redundant signal : PWMFreqRegisterOutputs[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:13)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave._CS'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:27)
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_HOLD' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[7]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:41)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[6]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:41)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[5]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:41)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[4]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:41)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:41)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:41)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:41)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[0]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:41)
[EFX-0200 WARNING] Removing redundant signal : _CS. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0201 WARNING] Re-wiring to GND non-driven net '_Read'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:5)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register_d5ac8fceccbf47d18c969700a46205cd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register_d5ac8fceccbf47d18c969700a46205cd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register_d5ac8fceccbf47d18c969700a46205cd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register_d5ac8fceccbf47d18c969700a46205cd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter_d5ac8fceccbf47d18c969700a46205cd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter_d5ac8fceccbf47d18c969700a46205cd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave_d5ac8fceccbf47d18c969700a46205cd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave_d5ac8fceccbf47d18c969700a46205cd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 36 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLKIN' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'SCLK' with 12 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 44 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0103 INTERNAL ERROR] Failed to create netlist for logic synthesis.
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 28, 2025 23:32:32
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:2)
[EFX-0012 VERI-INFO] compiling module 'Main' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0011 VERI-WARNING] tri0 is synthesized as pulldown : might cause synthesis - simulation differences (VERI-2118) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:18)
[EFX-0011 VERI-WARNING] tri1 is synthesized as pullup : might cause synthesis - simulation differences (VERI-2118) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:19)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:49)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave_d5ac8fceccbf47d18c969700a46205cd' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:73)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register_d5ac8fceccbf47d18c969700a46205cd' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:95)
[EFX-0012 VERI-INFO] compiling module 'TX_SPI_Shift_Register_d5ac8fceccbf47d18c969700a46205cd' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:126)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:158)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter_d5ac8fceccbf47d18c969700a46205cd' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:171)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:206)
[EFX-0012 VERI-INFO] compiling module 'FIFO' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\RX_FIFO.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'ReadBusMultiplexer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:33)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:37)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:26)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:33)
[EFX-0011 VERI-WARNING] net '_Read' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:5)
[EFX-0011 VERI-WARNING] net '_Write' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0011 VERI-WARNING] net 'InternalRegisterOutputs[7]' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:11)
[EFX-0011 VERI-WARNING] input port '_CS' remains unconnected for this instance (VDB-1053) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:27)
[EFX-0011 VERI-WARNING] input port 'AddressBus[7]' remains unconnected for this instance (VDB-1053) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:41)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:104)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:104)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:104)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:104)
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:136)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:136)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:136)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:136)
[EFX-0200 WARNING] Removing redundant signal : DataIn. (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:138)
[EFX-0200 WARNING] Removing redundant signal : ResetCounter. (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:185)
[EFX-0200 WARNING] Removing redundant signal : PWMFreqRegisterOutputs[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:13)
[EFX-0200 WARNING] Removing redundant signal : PWMFreqRegisterOutputs[6]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:13)
[EFX-0200 WARNING] Removing redundant signal : PWMFreqRegisterOutputs[5]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:13)
[EFX-0200 WARNING] Removing redundant signal : PWMFreqRegisterOutputs[4]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:13)
[EFX-0200 WARNING] Removing redundant signal : PWMFreqRegisterOutputs[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:13)
[EFX-0200 WARNING] Removing redundant signal : PWMFreqRegisterOutputs[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:13)
[EFX-0200 WARNING] Removing redundant signal : PWMFreqRegisterOutputs[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:13)
[EFX-0200 WARNING] Removing redundant signal : PWMFreqRegisterOutputs[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:13)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave._CS'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:27)
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_HOLD' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[7]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:41)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[6]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:41)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[5]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:41)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[4]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:41)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:41)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:41)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:41)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[0]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:41)
[EFX-0200 WARNING] Removing redundant signal : _CS. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0201 WARNING] Re-wiring to GND non-driven net '_Read'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:5)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register_d5ac8fceccbf47d18c969700a46205cd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register_d5ac8fceccbf47d18c969700a46205cd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register_d5ac8fceccbf47d18c969700a46205cd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register_d5ac8fceccbf47d18c969700a46205cd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter_d5ac8fceccbf47d18c969700a46205cd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter_d5ac8fceccbf47d18c969700a46205cd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave_d5ac8fceccbf47d18c969700a46205cd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave_d5ac8fceccbf47d18c969700a46205cd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 36 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLKIN' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'SCLK' with 12 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 44 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0103 INTERNAL ERROR] Failed to create netlist for logic synthesis.
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 28, 2025 23:33:15
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:2)
[EFX-0012 VERI-INFO] compiling module 'Main' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0011 VERI-WARNING] tri0 is synthesized as pulldown : might cause synthesis - simulation differences (VERI-2118) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:18)
[EFX-0011 VERI-WARNING] tri1 is synthesized as pullup : might cause synthesis - simulation differences (VERI-2118) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:19)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:49)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave_d5ac8fceccbf47d18c969700a46205cd' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:73)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register_d5ac8fceccbf47d18c969700a46205cd' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:95)
[EFX-0012 VERI-INFO] compiling module 'TX_SPI_Shift_Register_d5ac8fceccbf47d18c969700a46205cd' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:126)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:158)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter_d5ac8fceccbf47d18c969700a46205cd' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:171)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:206)
[EFX-0012 VERI-INFO] compiling module 'FIFO' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\RX_FIFO.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'ReadBusMultiplexer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:33)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:37)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:26)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:33)
[EFX-0011 VERI-WARNING] net '_Read' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:5)
[EFX-0011 VERI-WARNING] net '_Write' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0011 VERI-WARNING] net 'InternalRegisterOutputs[7]' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:11)
[EFX-0011 VERI-WARNING] input port '_CS' remains unconnected for this instance (VDB-1053) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:27)
[EFX-0011 VERI-WARNING] input port 'AddressBus[7]' remains unconnected for this instance (VDB-1053) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:41)
[EFX-0011 VERI-WARNING] net 'PWMOutputs[3]' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:104)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:104)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:104)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:104)
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:136)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:136)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:136)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:136)
[EFX-0200 WARNING] Removing redundant signal : DataIn. (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:138)
[EFX-0200 WARNING] Removing redundant signal : ResetCounter. (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:185)
[EFX-0200 WARNING] Removing redundant signal : PWMFreqRegisterOutputs[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:13)
[EFX-0200 WARNING] Removing redundant signal : PWMFreqRegisterOutputs[6]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:13)
[EFX-0200 WARNING] Removing redundant signal : PWMFreqRegisterOutputs[5]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:13)
[EFX-0200 WARNING] Removing redundant signal : PWMFreqRegisterOutputs[4]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:13)
[EFX-0200 WARNING] Removing redundant signal : PWMFreqRegisterOutputs[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:13)
[EFX-0200 WARNING] Removing redundant signal : PWMFreqRegisterOutputs[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:13)
[EFX-0200 WARNING] Removing redundant signal : PWMFreqRegisterOutputs[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:13)
[EFX-0200 WARNING] Removing redundant signal : PWMFreqRegisterOutputs[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:13)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave._CS'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:27)
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_HOLD' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[7]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:41)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[6]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:41)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[5]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:41)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[4]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:41)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:41)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:41)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:41)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[0]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:41)
[EFX-0200 WARNING] Removing redundant signal : _CS. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0201 WARNING] Re-wiring to GND non-driven net '_Read'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:5)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register_d5ac8fceccbf47d18c969700a46205cd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register_d5ac8fceccbf47d18c969700a46205cd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register_d5ac8fceccbf47d18c969700a46205cd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register_d5ac8fceccbf47d18c969700a46205cd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter_d5ac8fceccbf47d18c969700a46205cd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter_d5ac8fceccbf47d18c969700a46205cd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave_d5ac8fceccbf47d18c969700a46205cd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave_d5ac8fceccbf47d18c969700a46205cd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 36 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'SCLK' with 12 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 38 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 4s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0103 INTERNAL ERROR] Failed to create netlist for logic synthesis.
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 28, 2025 23:34:10
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:2)
[EFX-0012 VERI-INFO] compiling module 'Main' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0011 VERI-WARNING] tri0 is synthesized as pulldown : might cause synthesis - simulation differences (VERI-2118) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:18)
[EFX-0011 VERI-WARNING] tri1 is synthesized as pullup : might cause synthesis - simulation differences (VERI-2118) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:19)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:49)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave_d5ac8fceccbf47d18c969700a46205cd' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:73)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register_d5ac8fceccbf47d18c969700a46205cd' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:95)
[EFX-0012 VERI-INFO] compiling module 'TX_SPI_Shift_Register_d5ac8fceccbf47d18c969700a46205cd' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:126)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:158)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter_d5ac8fceccbf47d18c969700a46205cd' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:171)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:206)
[EFX-0012 VERI-INFO] compiling module 'FIFO' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\RX_FIFO.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'ReadBusMultiplexer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:33)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:37)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:26)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:33)
[EFX-0011 VERI-WARNING] net '_Read' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:5)
[EFX-0011 VERI-WARNING] net '_Write' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0011 VERI-WARNING] net 'InternalRegisterOutputs[7]' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:11)
[EFX-0011 VERI-WARNING] input port '_CS' remains unconnected for this instance (VDB-1053) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:27)
[EFX-0011 VERI-WARNING] input port 'AddressBus[7]' remains unconnected for this instance (VDB-1053) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:41)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:104)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:104)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:104)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:104)
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:136)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:136)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:136)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:136)
[EFX-0200 WARNING] Removing redundant signal : DataIn. (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:138)
[EFX-0200 WARNING] Removing redundant signal : ResetCounter. (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:185)
[EFX-0200 WARNING] Removing redundant signal : PWMFreqRegisterOutputs[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:13)
[EFX-0200 WARNING] Removing redundant signal : PWMFreqRegisterOutputs[6]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:13)
[EFX-0200 WARNING] Removing redundant signal : PWMFreqRegisterOutputs[5]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:13)
[EFX-0200 WARNING] Removing redundant signal : PWMFreqRegisterOutputs[4]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:13)
[EFX-0200 WARNING] Removing redundant signal : PWMFreqRegisterOutputs[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:13)
[EFX-0200 WARNING] Removing redundant signal : PWMFreqRegisterOutputs[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:13)
[EFX-0200 WARNING] Removing redundant signal : PWMFreqRegisterOutputs[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:13)
[EFX-0200 WARNING] Removing redundant signal : PWMFreqRegisterOutputs[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:13)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave._CS'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:27)
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_HOLD' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[7]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:41)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[6]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:41)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[5]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:41)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[4]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:41)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:41)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:41)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:41)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[0]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:41)
[EFX-0200 WARNING] Removing redundant signal : _CS. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0201 WARNING] Re-wiring to GND non-driven net '_Read'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:5)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register_d5ac8fceccbf47d18c969700a46205cd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register_d5ac8fceccbf47d18c969700a46205cd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register_d5ac8fceccbf47d18c969700a46205cd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register_d5ac8fceccbf47d18c969700a46205cd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter_d5ac8fceccbf47d18c969700a46205cd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter_d5ac8fceccbf47d18c969700a46205cd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave_d5ac8fceccbf47d18c969700a46205cd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave_d5ac8fceccbf47d18c969700a46205cd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 36 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLKIN' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'SCLK' with 12 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 44 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0103 INTERNAL ERROR] Failed to create netlist for logic synthesis.
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 28, 2025 23:34:58
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'CLK', assumed default net type 'wire' (VERI-2561) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:53)
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:2)
[EFX-0011 VERI-WARNING] tri0 is synthesized as pulldown : might cause synthesis - simulation differences (VERI-2118) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:30)
[EFX-0011 VERI-WARNING] tri1 is synthesized as pullup : might cause synthesis - simulation differences (VERI-2118) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:31)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:49)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave_d5ac8fceccbf47d18c969700a46205cd' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:73)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register_d5ac8fceccbf47d18c969700a46205cd' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:95)
[EFX-0012 VERI-INFO] compiling module 'TX_SPI_Shift_Register_d5ac8fceccbf47d18c969700a46205cd' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:126)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:158)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter_d5ac8fceccbf47d18c969700a46205cd' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:171)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:206)
[EFX-0012 VERI-INFO] compiling module 'FIFO' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\RX_FIFO.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'ReadBusMultiplexer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:33)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:37)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:26)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:33)
[EFX-0011 VERI-WARNING] net 'PWMOutputs[3]' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0011 VERI-WARNING] net '_Read' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:17)
[EFX-0011 VERI-WARNING] net '_Write' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:18)
[EFX-0011 VERI-WARNING] net 'InternalRegisterOutputs[7]' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:23)
[EFX-0011 VERI-WARNING] net 'CLK' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:53)
[EFX-0011 VERI-WARNING] input port '_CS' remains unconnected for this instance (VDB-1053) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:39)
[EFX-0011 VERI-WARNING] input port 'AddressBus[7]' remains unconnected for this instance (VDB-1053) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:53)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:104)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:104)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:104)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:104)
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:136)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:136)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:136)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:136)
[EFX-0200 WARNING] Removing redundant signal : DataIn. (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:138)
[EFX-0200 WARNING] Removing redundant signal : ResetCounter. (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:185)
[EFX-0200 WARNING] Removing redundant signal : PWMFreqRegisterOutputs[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:13)
[EFX-0200 WARNING] Removing redundant signal : PWMFreqRegisterOutputs[6]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:13)
[EFX-0200 WARNING] Removing redundant signal : PWMFreqRegisterOutputs[5]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:13)
[EFX-0200 WARNING] Removing redundant signal : PWMFreqRegisterOutputs[4]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:13)
[EFX-0200 WARNING] Removing redundant signal : PWMFreqRegisterOutputs[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:13)
[EFX-0200 WARNING] Removing redundant signal : PWMFreqRegisterOutputs[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:13)
[EFX-0200 WARNING] Removing redundant signal : PWMFreqRegisterOutputs[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:13)
[EFX-0200 WARNING] Removing redundant signal : PWMFreqRegisterOutputs[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:13)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave._CS'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:39)
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_HOLD' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[7]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:53)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[6]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:53)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[5]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:53)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[4]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:53)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:53)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:53)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:53)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[0]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:53)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:24)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[6]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:24)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register_d5ac8fceccbf47d18c969700a46205cd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register_d5ac8fceccbf47d18c969700a46205cd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register_d5ac8fceccbf47d18c969700a46205cd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register_d5ac8fceccbf47d18c969700a46205cd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter_d5ac8fceccbf47d18c969700a46205cd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter_d5ac8fceccbf47d18c969700a46205cd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave_d5ac8fceccbf47d18c969700a46205cd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave_d5ac8fceccbf47d18c969700a46205cd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 36 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'SCLK' with 12 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 38 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 4s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0103 INTERNAL ERROR] Failed to create netlist for logic synthesis.
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 28, 2025 23:36:17
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'CLK', assumed default net type 'wire' (VERI-2561) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:53)
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:2)
[EFX-0011 VERI-WARNING] tri0 is synthesized as pulldown : might cause synthesis - simulation differences (VERI-2118) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:30)
[EFX-0011 VERI-WARNING] tri1 is synthesized as pullup : might cause synthesis - simulation differences (VERI-2118) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:31)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:49)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave_d5ac8fceccbf47d18c969700a46205cd' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:73)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register_d5ac8fceccbf47d18c969700a46205cd' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:95)
[EFX-0012 VERI-INFO] compiling module 'TX_SPI_Shift_Register_d5ac8fceccbf47d18c969700a46205cd' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:126)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:158)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter_d5ac8fceccbf47d18c969700a46205cd' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:171)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:206)
[EFX-0012 VERI-INFO] compiling module 'FIFO' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\RX_FIFO.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'ReadBusMultiplexer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:33)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:37)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:26)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:33)
[EFX-0011 VERI-WARNING] net 'PWMOutputs[3]' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0011 VERI-WARNING] net '_Read' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:17)
[EFX-0011 VERI-WARNING] net '_Write' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:18)
[EFX-0011 VERI-WARNING] net 'InternalRegisterOutputs[7]' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:23)
[EFX-0011 VERI-WARNING] net 'CLK' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:53)
[EFX-0011 VERI-WARNING] input port '_CS' remains unconnected for this instance (VDB-1053) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:39)
[EFX-0011 VERI-WARNING] input port 'AddressBus[7]' remains unconnected for this instance (VDB-1053) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:53)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:104)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:104)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:104)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:104)
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:136)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:136)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:136)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:136)
[EFX-0200 WARNING] Removing redundant signal : DataIn. (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:138)
[EFX-0200 WARNING] Removing redundant signal : ResetCounter. (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:185)
[EFX-0200 WARNING] Removing redundant signal : PWMFreqRegisterOutputs[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:13)
[EFX-0200 WARNING] Removing redundant signal : PWMFreqRegisterOutputs[6]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:13)
[EFX-0200 WARNING] Removing redundant signal : PWMFreqRegisterOutputs[5]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:13)
[EFX-0200 WARNING] Removing redundant signal : PWMFreqRegisterOutputs[4]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:13)
[EFX-0200 WARNING] Removing redundant signal : PWMFreqRegisterOutputs[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:13)
[EFX-0200 WARNING] Removing redundant signal : PWMFreqRegisterOutputs[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:13)
[EFX-0200 WARNING] Removing redundant signal : PWMFreqRegisterOutputs[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:13)
[EFX-0200 WARNING] Removing redundant signal : PWMFreqRegisterOutputs[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:13)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave._CS'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:39)
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_HOLD' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[7]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:53)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[6]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:53)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[5]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:53)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[4]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:53)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:53)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:53)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:53)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[0]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:53)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:24)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[6]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:24)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register_d5ac8fceccbf47d18c969700a46205cd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register_d5ac8fceccbf47d18c969700a46205cd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register_d5ac8fceccbf47d18c969700a46205cd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register_d5ac8fceccbf47d18c969700a46205cd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter_d5ac8fceccbf47d18c969700a46205cd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter_d5ac8fceccbf47d18c969700a46205cd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave_d5ac8fceccbf47d18c969700a46205cd" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave_d5ac8fceccbf47d18c969700a46205cd" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 36 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'SCLK' with 12 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 38 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0103 INTERNAL ERROR] Failed to create netlist for logic synthesis.
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 28, 2025 23:37:39
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'CLK', assumed default net type 'wire' (VERI-2561) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:53)
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:2)
[EFX-0011 VERI-WARNING] tri0 is synthesized as pulldown : might cause synthesis - simulation differences (VERI-2118) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:30)
[EFX-0011 VERI-WARNING] tri1 is synthesized as pullup : might cause synthesis - simulation differences (VERI-2118) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:31)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:49)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave_c8bc54414d8c4e2fb41a5ad571292da5' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:73)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register_c8bc54414d8c4e2fb41a5ad571292da5' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:95)
[EFX-0012 VERI-INFO] compiling module 'TX_SPI_Shift_Register_c8bc54414d8c4e2fb41a5ad571292da5' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:126)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:158)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter_c8bc54414d8c4e2fb41a5ad571292da5' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:171)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:206)
[EFX-0012 VERI-INFO] compiling module 'FIFO' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\RX_FIFO.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'ReadBusMultiplexer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:33)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:37)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:26)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:33)
[EFX-0011 VERI-WARNING] net 'PWMOutputs[3]' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0011 VERI-WARNING] net '_Read' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:17)
[EFX-0011 VERI-WARNING] net '_Write' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:18)
[EFX-0011 VERI-WARNING] net 'InternalRegisterOutputs[7]' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:23)
[EFX-0011 VERI-WARNING] net 'CLK' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:53)
[EFX-0011 VERI-WARNING] input port '_CS' remains unconnected for this instance (VDB-1053) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:39)
[EFX-0011 VERI-WARNING] input port 'AddressBus[7]' remains unconnected for this instance (VDB-1053) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:53)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:104)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:104)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:104)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:104)
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:136)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:136)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:136)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:136)
[EFX-0200 WARNING] Removing redundant signal : DataIn. (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:138)
[EFX-0200 WARNING] Removing redundant signal : ResetCounter. (C:\Users\Timothy Marchant\.efinity\project/PWM_IO_Expander\ip/SPI_Slave\SPI_Slave.v:185)
[EFX-0200 WARNING] Removing redundant signal : PWMFreqRegisterOutputs[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:13)
[EFX-0200 WARNING] Removing redundant signal : PWMFreqRegisterOutputs[6]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:13)
[EFX-0200 WARNING] Removing redundant signal : PWMFreqRegisterOutputs[5]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:13)
[EFX-0200 WARNING] Removing redundant signal : PWMFreqRegisterOutputs[4]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:13)
[EFX-0200 WARNING] Removing redundant signal : PWMFreqRegisterOutputs[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:13)
[EFX-0200 WARNING] Removing redundant signal : PWMFreqRegisterOutputs[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:13)
[EFX-0200 WARNING] Removing redundant signal : PWMFreqRegisterOutputs[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:13)
[EFX-0200 WARNING] Removing redundant signal : PWMFreqRegisterOutputs[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:13)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave._CS'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:39)
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_HOLD' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[7]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:53)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[6]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:53)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[5]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:53)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[4]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:53)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:53)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:53)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:53)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[0]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:53)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:24)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[6]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:24)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register_c8bc54414d8c4e2fb41a5ad571292da5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register_c8bc54414d8c4e2fb41a5ad571292da5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register_c8bc54414d8c4e2fb41a5ad571292da5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register_c8bc54414d8c4e2fb41a5ad571292da5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter_c8bc54414d8c4e2fb41a5ad571292da5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter_c8bc54414d8c4e2fb41a5ad571292da5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave_c8bc54414d8c4e2fb41a5ad571292da5" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave_c8bc54414d8c4e2fb41a5ad571292da5" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 36 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'SCLK' with 12 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 38 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 4s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0103 INTERNAL ERROR] Failed to create netlist for logic synthesis.
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 28, 2025 23:41:12
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'CLK', assumed default net type 'wire' (VERI-2561) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:53)
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:2)
[EFX-0011 VERI-WARNING] tri0 is synthesized as pulldown : might cause synthesis - simulation differences (VERI-2118) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:30)
[EFX-0011 VERI-WARNING] tri1 is synthesized as pullup : might cause synthesis - simulation differences (VERI-2118) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:31)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'TX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:32)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:64)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:36)
[EFX-0012 VERI-INFO] compiling module 'FIFO' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\RX_FIFO.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'ReadBusMultiplexer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:33)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:37)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:26)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:33)
[EFX-0011 VERI-WARNING] net 'PWMOutputs[3]' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0011 VERI-WARNING] net '_Read' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:17)
[EFX-0011 VERI-WARNING] net '_Write' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:18)
[EFX-0011 VERI-WARNING] net 'InternalRegisterOutputs[7]' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:23)
[EFX-0011 VERI-WARNING] net 'CLK' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:53)
[EFX-0011 VERI-WARNING] input port '_CS' remains unconnected for this instance (VDB-1053) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:39)
[EFX-0011 VERI-WARNING] input port 'AddressBus[7]' remains unconnected for this instance (VDB-1053) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:53)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : DataIn. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:44)
[EFX-0200 WARNING] Removing redundant signal : ResetCounter. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:15)
[EFX-0200 WARNING] Removing redundant signal : PWMFreqRegisterOutputs[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:13)
[EFX-0200 WARNING] Removing redundant signal : PWMFreqRegisterOutputs[6]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:13)
[EFX-0200 WARNING] Removing redundant signal : PWMFreqRegisterOutputs[5]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:13)
[EFX-0200 WARNING] Removing redundant signal : PWMFreqRegisterOutputs[4]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:13)
[EFX-0200 WARNING] Removing redundant signal : PWMFreqRegisterOutputs[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:13)
[EFX-0200 WARNING] Removing redundant signal : PWMFreqRegisterOutputs[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:13)
[EFX-0200 WARNING] Removing redundant signal : PWMFreqRegisterOutputs[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:13)
[EFX-0200 WARNING] Removing redundant signal : PWMFreqRegisterOutputs[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:13)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave._CS'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:39)
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_HOLD' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[7]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:53)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[6]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:53)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[5]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:53)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[4]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:53)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:53)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:53)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:53)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[0]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:53)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:24)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[6]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:24)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 36 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'SCLK' with 12 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 38 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 3s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0103 INTERNAL ERROR] Failed to create netlist for logic synthesis.
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 28, 2025 23:41:54
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:2)
[EFX-0012 VERI-INFO] compiling module 'Main' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0011 VERI-WARNING] tri0 is synthesized as pulldown : might cause synthesis - simulation differences (VERI-2118) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:18)
[EFX-0011 VERI-WARNING] tri1 is synthesized as pullup : might cause synthesis - simulation differences (VERI-2118) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:19)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'TX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:32)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:64)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:36)
[EFX-0012 VERI-INFO] compiling module 'FIFO' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\RX_FIFO.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'ReadBusMultiplexer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:33)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:37)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:26)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:33)
[EFX-0011 VERI-WARNING] net '_Read' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:5)
[EFX-0011 VERI-WARNING] net '_Write' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0011 VERI-WARNING] net 'InternalRegisterOutputs[7]' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:11)
[EFX-0011 VERI-WARNING] input port '_CS' remains unconnected for this instance (VDB-1053) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:27)
[EFX-0011 VERI-WARNING] input port 'AddressBus[7]' remains unconnected for this instance (VDB-1053) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:41)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : DataIn. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:44)
[EFX-0200 WARNING] Removing redundant signal : ResetCounter. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:15)
[EFX-0200 WARNING] Removing redundant signal : PWMFreqRegisterOutputs[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:13)
[EFX-0200 WARNING] Removing redundant signal : PWMFreqRegisterOutputs[6]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:13)
[EFX-0200 WARNING] Removing redundant signal : PWMFreqRegisterOutputs[5]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:13)
[EFX-0200 WARNING] Removing redundant signal : PWMFreqRegisterOutputs[4]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:13)
[EFX-0200 WARNING] Removing redundant signal : PWMFreqRegisterOutputs[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:13)
[EFX-0200 WARNING] Removing redundant signal : PWMFreqRegisterOutputs[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:13)
[EFX-0200 WARNING] Removing redundant signal : PWMFreqRegisterOutputs[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:13)
[EFX-0200 WARNING] Removing redundant signal : PWMFreqRegisterOutputs[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:13)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave._CS'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:27)
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_HOLD' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[7]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:41)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[6]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:41)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[5]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:41)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[4]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:41)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:41)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:41)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:41)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[0]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:41)
[EFX-0200 WARNING] Removing redundant signal : _CS. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0201 WARNING] Re-wiring to GND non-driven net '_Read'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:5)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 36 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLKIN' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'SCLK' with 12 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 44 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0103 INTERNAL ERROR] Failed to create netlist for logic synthesis.
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 28, 2025 23:43:13
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:2)
[EFX-0012 VERI-INFO] compiling module 'Main' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0011 VERI-WARNING] tri0 is synthesized as pulldown : might cause synthesis - simulation differences (VERI-2118) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:18)
[EFX-0011 VERI-WARNING] tri1 is synthesized as pullup : might cause synthesis - simulation differences (VERI-2118) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:19)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'TX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:32)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:63)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:36)
[EFX-0012 VERI-INFO] compiling module 'FIFO' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\RX_FIFO.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'ReadBusMultiplexer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:33)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:37)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:26)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:33)
[EFX-0011 VERI-WARNING] net '_Read' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:5)
[EFX-0011 VERI-WARNING] net '_Write' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0011 VERI-WARNING] net 'InternalRegisterOutputs[7]' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:11)
[EFX-0011 VERI-WARNING] input port '_CS' remains unconnected for this instance (VDB-1053) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:27)
[EFX-0011 VERI-WARNING] input port 'AddressBus[7]' remains unconnected for this instance (VDB-1053) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:41)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : ResetCounter. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:15)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave._CS'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:27)
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_HOLD' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[7]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:41)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[6]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:41)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[5]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:41)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[4]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:41)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:41)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:41)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:41)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[0]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:41)
[EFX-0200 WARNING] Removing redundant signal : _CS. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0201 WARNING] Re-wiring to GND non-driven net '_Read'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:5)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[6]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[5]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[4]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 36 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLKIN' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'SCLK' with 12 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 44 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0103 INTERNAL ERROR] Failed to create netlist for logic synthesis.
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 28, 2025 23:43:34
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:2)
[EFX-0012 VERI-INFO] compiling module 'Main' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0011 VERI-WARNING] tri0 is synthesized as pulldown : might cause synthesis - simulation differences (VERI-2118) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:18)
[EFX-0011 VERI-WARNING] tri1 is synthesized as pullup : might cause synthesis - simulation differences (VERI-2118) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:19)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'TX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:32)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:63)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:36)
[EFX-0012 VERI-INFO] compiling module 'FIFO' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\RX_FIFO.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'ReadBusMultiplexer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:33)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:37)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:26)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:33)
[EFX-0011 VERI-WARNING] net '_Read' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:5)
[EFX-0011 VERI-WARNING] net '_Write' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0011 VERI-WARNING] net 'InternalRegisterOutputs[7]' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:11)
[EFX-0011 VERI-WARNING] input port 'AddressBus[7]' remains unconnected for this instance (VDB-1053) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:41)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : ResetCounter. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:15)
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_HOLD' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[7]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:41)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[6]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:41)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[5]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:41)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[4]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:41)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:41)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:41)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:41)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'FirstRegister.AddressBus[0]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:41)
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0201 WARNING] Re-wiring to GND non-driven net '_Read'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:5)
[EFX-0201 WARNING] Re-wiring to GND non-driven net '_Write'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[6]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[5]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[4]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 36 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLKIN' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'SCLK' with 12 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 51 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0103 INTERNAL ERROR] Failed to create netlist for logic synthesis.
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 28, 2025 23:45:28
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:2)
[EFX-0012 VERI-INFO] compiling module 'Main' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0011 VERI-WARNING] tri0 is synthesized as pulldown : might cause synthesis - simulation differences (VERI-2118) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:18)
[EFX-0011 VERI-WARNING] tri1 is synthesized as pullup : might cause synthesis - simulation differences (VERI-2118) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:19)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'TX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:32)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:63)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:36)
[EFX-0012 VERI-INFO] compiling module 'FIFO' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\RX_FIFO.v:1)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:40)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'ReadBusMultiplexer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:33)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:37)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:26)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:33)
[EFX-0011 VERI-WARNING] net '_Read' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:5)
[EFX-0011 VERI-WARNING] net '_Write' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0011 VERI-WARNING] net 'InternalRegisterOutputs[7]' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:11)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : ResetCounter. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:15)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[6]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[5]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[4]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0266 INFO] Module Instance 'i15' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'i15' input pin 'NewAddress[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'i15' input pin 'NewAddress[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'i15' input pin 'NewAddress[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'i15' input pin 'NewAddress[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'i15' input pin 'NewAddress[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'i15' input pin 'NewAddress[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'i15' input pin 'NewAddress[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'i15' input pin 'NewAddress[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_HOLD' is tied to constant (=0).
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0201 WARNING] Re-wiring to GND non-driven net '_Read'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:5)
[EFX-0201 WARNING] Re-wiring to GND non-driven net '_Write'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'InternalRegisterOutputs[7]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'InternalRegisterOutputs[6]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'InternalRegisterOutputs[5]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'InternalRegisterOutputs[4]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'InternalRegisterOutputs[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'InternalRegisterOutputs[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'InternalRegisterOutputs[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'InternalRegisterOutputs[0]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:11)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 36 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLKIN' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'SCLK' with 12 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 51 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0103 INTERNAL ERROR] Failed to create netlist for logic synthesis.
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 28, 2025 23:45:48
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0010 VERI-ERROR] 'InternalRegisterOutputs' is not declared (VERI-1128) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:21)
[EFX-0010 VERI-ERROR] module 'Main' is ignored due to previous errors (VERI-1072) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:42)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 28, 2025 23:46:37
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:2)
[EFX-0012 VERI-INFO] compiling module 'Main' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0011 VERI-WARNING] tri0 is synthesized as pulldown : might cause synthesis - simulation differences (VERI-2118) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:17)
[EFX-0011 VERI-WARNING] tri1 is synthesized as pullup : might cause synthesis - simulation differences (VERI-2118) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:18)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'TX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:32)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:63)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:36)
[EFX-0012 VERI-INFO] compiling module 'FIFO' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\RX_FIFO.v:1)
[EFX-0011 VERI-WARNING] module instantiation should have an instance name (VERI-1229) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:38)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'ReadBusMultiplexer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:33)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:37)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:26)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:33)
[EFX-0011 VERI-WARNING] net '_Write' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : ResetCounter. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:15)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[6]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[5]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[4]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'i14' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'i14' input pin 'NewAddress[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'i14' input pin 'NewAddress[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'i14' input pin 'NewAddress[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'i14' input pin 'NewAddress[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'i14' input pin 'NewAddress[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'i14' input pin 'NewAddress[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'i14' input pin 'NewAddress[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'i14' input pin 'NewAddress[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_HOLD' is tied to constant (=0).
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0201 WARNING] Re-wiring to GND non-driven net '_Write'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 36 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLKIN' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'SCLK' with 12 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 51 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0103 INTERNAL ERROR] Failed to create netlist for logic synthesis.
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 28, 2025 23:47:29
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:2)
[EFX-0012 VERI-INFO] compiling module 'Main' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0011 VERI-WARNING] tri0 is synthesized as pulldown : might cause synthesis - simulation differences (VERI-2118) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:17)
[EFX-0011 VERI-WARNING] tri1 is synthesized as pullup : might cause synthesis - simulation differences (VERI-2118) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:18)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'TX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:32)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:63)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:36)
[EFX-0012 VERI-INFO] compiling module 'FIFO' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\RX_FIFO.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'ReadBusMultiplexer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:33)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:37)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:26)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:33)
[EFX-0011 VERI-WARNING] net '_Write' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : ResetCounter. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:15)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[6]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[5]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[4]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_HOLD' is tied to constant (=0).
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0201 WARNING] Re-wiring to GND non-driven net '_Write'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 36 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'CLKIN' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'SCLK' with 12 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 51 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0103 INTERNAL ERROR] Failed to create netlist for logic synthesis.
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 28, 2025 23:48:54
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'SPIRST', assumed default net type 'wire' (VERI-2561) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:39)
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:2)
[EFX-0012 VERI-INFO] compiling module 'Main' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0011 VERI-WARNING] tri0 is synthesized as pulldown : might cause synthesis - simulation differences (VERI-2118) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:17)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'TX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:32)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:63)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:36)
[EFX-0012 VERI-INFO] compiling module 'FIFO' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\RX_FIFO.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'ReadBusMultiplexer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:33)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:37)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:26)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:33)
[EFX-0011 VERI-WARNING] net '_Write' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0011 VERI-WARNING] net 'SPIRST' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:39)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : ResetCounter. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:15)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[6]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[5]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[4]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0266 INFO] Module Instance 'spislave' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_HOLD' is tied to constant (=0).
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0201 WARNING] Re-wiring to GND non-driven net '_Write'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPIRST'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:39)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 12 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 0, ed: 0, lv: 0, pw: 0.00
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0011 VERI-WARNING] Input/inout port CLKIN is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:2)
[EFX-0011 VERI-WARNING] Found 4 warnings in the post-synthesis netlist. 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 28, 2025 23:50:19
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'SPIRST', assumed default net type 'wire' (VERI-2561) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:39)
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:2)
[EFX-0012 VERI-INFO] compiling module 'Main' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0011 VERI-WARNING] tri0 is synthesized as pulldown : might cause synthesis - simulation differences (VERI-2118) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:17)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'TX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:32)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:63)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:36)
[EFX-0012 VERI-INFO] compiling module 'FIFO' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\RX_FIFO.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'ReadBusMultiplexer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:33)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:37)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:26)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:33)
[EFX-0011 VERI-WARNING] net '_Write' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0011 VERI-WARNING] net 'SPIRST' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:39)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : ResetCounter. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:15)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[6]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[5]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[4]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0266 INFO] Module Instance 'spislave' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_HOLD' is tied to constant (=0).
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0201 WARNING] Re-wiring to GND non-driven net '_Write'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPIRST'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:39)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 12 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 0, ed: 0, lv: 0, pw: 0.00
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port CLKIN is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:2)
[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0011 VERI-WARNING] Found 4 warnings in the post-synthesis netlist. 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 28, 2025 23:51:01
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'SPIRST', assumed default net type 'wire' (VERI-2561) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:39)
[EFX-0012 VERI-INFO] undeclared symbol 'CLKIN', assumed default net type 'wire' (VERI-2561) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:8)
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:2)
[EFX-0012 VERI-INFO] compiling module 'Main' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0011 VERI-WARNING] tri0 is synthesized as pulldown : might cause synthesis - simulation differences (VERI-2118) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:17)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'TX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:32)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:63)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:36)
[EFX-0012 VERI-INFO] compiling module 'FIFO' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\RX_FIFO.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'ReadBusMultiplexer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:33)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:37)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:26)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:33)
[EFX-0011 VERI-WARNING] net '_Write' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0011 VERI-WARNING] net 'SPIRST' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:39)
[EFX-0011 VERI-WARNING] net 'CLKIN' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:8)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : ResetCounter. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:15)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[6]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[5]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[4]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0266 INFO] Module Instance 'spislave' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_HOLD' is tied to constant (=0).
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0201 WARNING] Re-wiring to GND non-driven net '_Write'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPIRST'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CLKIN'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:8)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 12 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 0, ed: 0, lv: 0, pw: 0.00
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port MainCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:2)
[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0011 VERI-WARNING] Found 4 warnings in the post-synthesis netlist. 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 28, 2025 23:53:12
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'SPIRST', assumed default net type 'wire' (VERI-2561) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:39)
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:2)
[EFX-0012 VERI-INFO] compiling module 'Main' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0011 VERI-WARNING] tri0 is synthesized as pulldown : might cause synthesis - simulation differences (VERI-2118) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:17)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'TX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:32)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:63)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:36)
[EFX-0012 VERI-INFO] compiling module 'FIFO' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\RX_FIFO.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'ReadBusMultiplexer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:33)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:37)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:26)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:33)
[EFX-0011 VERI-WARNING] net '_Write' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0011 VERI-WARNING] net 'SPIRST' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:39)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : ResetCounter. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:15)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[6]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[5]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[4]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0266 INFO] Module Instance 'spislave' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_HOLD' is tied to constant (=0).
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0201 WARNING] Re-wiring to GND non-driven net '_Write'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPIRST'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:39)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 12 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 0, ed: 0, lv: 0, pw: 0.00
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port MainCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:2)
[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0011 VERI-WARNING] Found 4 warnings in the post-synthesis netlist. 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 28, 2025 23:55:00
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'SPIRST', assumed default net type 'wire' (VERI-2561) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:39)
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:2)
[EFX-0012 VERI-INFO] compiling module 'Main' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0011 VERI-WARNING] tri0 is synthesized as pulldown : might cause synthesis - simulation differences (VERI-2118) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:17)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'TX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:32)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:63)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:36)
[EFX-0012 VERI-INFO] compiling module 'FIFO' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\RX_FIFO.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'ReadBusMultiplexer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:33)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:37)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:26)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:33)
[EFX-0011 VERI-WARNING] net '_Write' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0011 VERI-WARNING] net 'SPIRST' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:39)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : ResetCounter. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:15)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[6]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[5]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[4]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0266 INFO] Module Instance 'spislave' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_HOLD' is tied to constant (=0).
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0201 WARNING] Re-wiring to GND non-driven net '_Write'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPIRST'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:39)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 12 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 0, ed: 0, lv: 0, pw: 0.00
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port MainCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:2)
[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0011 VERI-WARNING] Found 4 warnings in the post-synthesis netlist. 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 28, 2025 23:58:32
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'SPIRST', assumed default net type 'wire' (VERI-2561) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:39)
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:2)
[EFX-0012 VERI-INFO] compiling module 'Main' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0011 VERI-WARNING] tri0 is synthesized as pulldown : might cause synthesis - simulation differences (VERI-2118) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:17)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'TX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:32)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:63)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:36)
[EFX-0012 VERI-INFO] compiling module 'FIFO' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\RX_FIFO.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'ReadBusMultiplexer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:33)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:37)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:26)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:33)
[EFX-0011 VERI-WARNING] net '_Write' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0011 VERI-WARNING] net 'SPIRST' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:39)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : ResetCounter. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:15)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[6]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[5]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[4]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0266 INFO] Module Instance 'spislave' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_HOLD' is tied to constant (=0).
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0201 WARNING] Re-wiring to GND non-driven net '_Write'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPIRST'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:39)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 12 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 0, ed: 0, lv: 0, pw: 0.00
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port MainCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:2)
[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0011 VERI-WARNING] Found 4 warnings in the post-synthesis netlist. 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 00:04:43
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'SPIRST', assumed default net type 'wire' (VERI-2561) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:39)
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:2)
[EFX-0012 VERI-INFO] compiling module 'Main' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0011 VERI-WARNING] tri0 is synthesized as pulldown : might cause synthesis - simulation differences (VERI-2118) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:17)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'TX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:32)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:63)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:36)
[EFX-0012 VERI-INFO] compiling module 'FIFO' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\RX_FIFO.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'ReadBusMultiplexer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:33)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:37)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:26)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:33)
[EFX-0011 VERI-WARNING] net '_Write' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0011 VERI-WARNING] net 'SPIRST' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:39)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : ResetCounter. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:15)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[6]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[5]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[4]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0266 INFO] Module Instance 'spislave' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_HOLD' is tied to constant (=0).
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0201 WARNING] Re-wiring to GND non-driven net '_Write'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPIRST'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:39)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 12 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 0, ed: 0, lv: 0, pw: 0.00
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port MainCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:2)
[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0011 VERI-WARNING] Found 4 warnings in the post-synthesis netlist. 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 00:05:24
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'SPIRST', assumed default net type 'wire' (VERI-2561) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:39)
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:2)
[EFX-0012 VERI-INFO] compiling module 'Main' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0011 VERI-WARNING] tri0 is synthesized as pulldown : might cause synthesis - simulation differences (VERI-2118) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:17)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'TX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:32)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:63)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:36)
[EFX-0012 VERI-INFO] compiling module 'FIFO' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\RX_FIFO.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'ReadBusMultiplexer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:33)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:37)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:26)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:33)
[EFX-0011 VERI-WARNING] net '_Write' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0011 VERI-WARNING] net 'SPIRST' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:39)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : ResetCounter. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:15)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[6]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[5]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[4]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0266 INFO] Module Instance 'spislave' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_HOLD' is tied to constant (=0).
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0201 WARNING] Re-wiring to GND non-driven net '_Write'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPIRST'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:39)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 12 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 0, ed: 0, lv: 0, pw: 0.00
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0011 VERI-WARNING] Input/inout port MainCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:2)
[EFX-0011 VERI-WARNING] Found 4 warnings in the post-synthesis netlist. 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 00:06:21
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'SPIRST', assumed default net type 'wire' (VERI-2561) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:39)
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:2)
[EFX-0012 VERI-INFO] compiling module 'Main' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0011 VERI-WARNING] tri0 is synthesized as pulldown : might cause synthesis - simulation differences (VERI-2118) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:17)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'TX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:32)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:63)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:36)
[EFX-0012 VERI-INFO] compiling module 'FIFO' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\RX_FIFO.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'ReadBusMultiplexer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:33)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:37)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:26)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:33)
[EFX-0011 VERI-WARNING] net '_Write' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0011 VERI-WARNING] net 'SPIRST' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:39)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : ResetCounter. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:15)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[6]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[5]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[4]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0266 INFO] Module Instance 'spislave' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_HOLD' is tied to constant (=0).
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0201 WARNING] Re-wiring to GND non-driven net '_Write'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPIRST'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:39)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 12 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 0, ed: 0, lv: 0, pw: 0.00
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port CLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:2)
[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0011 VERI-WARNING] Found 4 warnings in the post-synthesis netlist. 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 00:06:52
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'SPIRST', assumed default net type 'wire' (VERI-2561) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:39)
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:2)
[EFX-0012 VERI-INFO] compiling module 'Main' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0011 VERI-WARNING] tri0 is synthesized as pulldown : might cause synthesis - simulation differences (VERI-2118) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:17)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'TX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:32)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:63)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:36)
[EFX-0012 VERI-INFO] compiling module 'FIFO' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\RX_FIFO.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'ReadBusMultiplexer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:33)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:37)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:26)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:33)
[EFX-0011 VERI-WARNING] net '_Write' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0011 VERI-WARNING] net 'SPIRST' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:39)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : ResetCounter. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:15)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[6]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[5]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[4]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0266 INFO] Module Instance 'spislave' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_HOLD' is tied to constant (=0).
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0201 WARNING] Re-wiring to GND non-driven net '_Write'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPIRST'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:39)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 12 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 0, ed: 0, lv: 0, pw: 0.00
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port MainCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:2)
[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0011 VERI-WARNING] Found 4 warnings in the post-synthesis netlist. 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 00:08:08
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'SPIRST', assumed default net type 'wire' (VERI-2561) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:39)
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:2)
[EFX-0012 VERI-INFO] compiling module 'Main' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0011 VERI-WARNING] tri0 is synthesized as pulldown : might cause synthesis - simulation differences (VERI-2118) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:17)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'TX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:32)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:63)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:36)
[EFX-0012 VERI-INFO] compiling module 'FIFO' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\RX_FIFO.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'ReadBusMultiplexer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:33)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:37)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:26)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:33)
[EFX-0011 VERI-WARNING] net '_Write' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0011 VERI-WARNING] net 'SPIRST' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:39)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : ResetCounter. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:15)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[6]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[5]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[4]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0266 INFO] Module Instance 'spislave' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_HOLD' is tied to constant (=0).
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0201 WARNING] Re-wiring to GND non-driven net '_Write'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPIRST'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:39)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 12 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:11)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 0, ed: 0, lv: 0, pw: 0.00
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port MainCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:3)
[EFX-0011 VERI-WARNING] Input/inout port CS is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0011 VERI-WARNING] Input/inout port SCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:5)
[EFX-0011 VERI-WARNING] Input/inout port MOSI is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:6)
[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0011 VERI-WARNING] Found 4 warnings in the post-synthesis netlist. 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 00:08:54
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'SPIRST', assumed default net type 'wire' (VERI-2561) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:39)
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:2)
[EFX-0012 VERI-INFO] compiling module 'Main' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0011 VERI-WARNING] tri0 is synthesized as pulldown : might cause synthesis - simulation differences (VERI-2118) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:17)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'TX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:32)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:63)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:36)
[EFX-0012 VERI-INFO] compiling module 'FIFO' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\RX_FIFO.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'ReadBusMultiplexer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:33)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:37)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:26)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:33)
[EFX-0011 VERI-WARNING] net '_Write' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0011 VERI-WARNING] net 'SPIRST' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:39)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : ResetCounter. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:15)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[6]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[5]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[4]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0266 INFO] Module Instance 'spislave' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_HOLD' is tied to constant (=0).
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0201 WARNING] Re-wiring to GND non-driven net '_Write'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPIRST'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:39)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 12 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:11)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 0, ed: 0, lv: 0, pw: 0.00
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0011 VERI-WARNING] Input/inout port MainCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:3)
[EFX-0011 VERI-WARNING] Input/inout port CS is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0011 VERI-WARNING] Input/inout port SCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:5)
[EFX-0011 VERI-WARNING] Input/inout port MOSI is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:6)
[EFX-0011 VERI-WARNING] Found 4 warnings in the post-synthesis netlist. 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 00:09:03
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'SPIRST', assumed default net type 'wire' (VERI-2561) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:39)
[EFX-0012 VERI-INFO] undeclared symbol 'CS', assumed default net type 'wire' (VERI-2561) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:16)
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:2)
[EFX-0012 VERI-INFO] compiling module 'Main' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0011 VERI-WARNING] tri0 is synthesized as pulldown : might cause synthesis - simulation differences (VERI-2118) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:17)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'TX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:32)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:63)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:36)
[EFX-0012 VERI-INFO] compiling module 'FIFO' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\RX_FIFO.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'ReadBusMultiplexer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:33)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:37)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:26)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:33)
[EFX-0011 VERI-WARNING] net '_Write' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0011 VERI-WARNING] net 'SPIRST' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:39)
[EFX-0011 VERI-WARNING] net 'CS' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:16)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : ResetCounter. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:15)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[6]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[5]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[4]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0266 INFO] Module Instance 'spislave' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_HOLD' is tied to constant (=0).
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0201 WARNING] Re-wiring to GND non-driven net '_Write'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPIRST'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:39)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'CS'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:16)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 8 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:11)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 0, ed: 0, lv: 0, pw: 0.00
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port MainCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:3)
[EFX-0011 VERI-WARNING] Input/inout port _CS is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0011 VERI-WARNING] Input/inout port SCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:5)
[EFX-0011 VERI-WARNING] Input/inout port MOSI is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:6)
[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0011 VERI-WARNING] Found 4 warnings in the post-synthesis netlist. 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 00:09:36
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'SPIRST', assumed default net type 'wire' (VERI-2561) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:39)
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:2)
[EFX-0012 VERI-INFO] compiling module 'Main' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0011 VERI-WARNING] tri0 is synthesized as pulldown : might cause synthesis - simulation differences (VERI-2118) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:17)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'TX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:32)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:63)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:36)
[EFX-0012 VERI-INFO] compiling module 'FIFO' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\RX_FIFO.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'ReadBusMultiplexer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:33)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:37)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:26)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:33)
[EFX-0011 VERI-WARNING] net '_Write' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0011 VERI-WARNING] net 'SPIRST' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:39)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : ResetCounter. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:15)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[6]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[5]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[4]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0266 INFO] Module Instance 'spislave' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_HOLD' is tied to constant (=0).
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0201 WARNING] Re-wiring to GND non-driven net '_Write'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPIRST'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:39)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 12 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:11)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 0, ed: 0, lv: 0, pw: 0.00
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0011 VERI-WARNING] Input/inout port MainCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:3)
[EFX-0011 VERI-WARNING] Input/inout port CS is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0011 VERI-WARNING] Input/inout port SCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:5)
[EFX-0011 VERI-WARNING] Input/inout port MOSI is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:6)
[EFX-0011 VERI-WARNING] Found 4 warnings in the post-synthesis netlist. 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 00:12:02
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'SPIRST', assumed default net type 'wire' (VERI-2561) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:52)
[EFX-0012 VERI-INFO] undeclared symbol '_CS', assumed default net type 'wire' (VERI-2561) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:48)
[EFX-0012 VERI-INFO] undeclared symbol 'SPIRST', assumed default net type 'wire' (VERI-2561) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:71)
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:2)
[EFX-0011 VERI-WARNING] tri0 is synthesized as pulldown : might cause synthesis - simulation differences (VERI-2118) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:36)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'TX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:32)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:63)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:36)
[EFX-0012 VERI-INFO] compiling module 'FIFO' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\RX_FIFO.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'ReadBusMultiplexer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:33)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:37)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:26)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:33)
[EFX-0011 VERI-WARNING] net 'PWMOutputs[3]' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:11)
[EFX-0011 VERI-WARNING] net '_Write' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:25)
[EFX-0011 VERI-WARNING] net '_CS' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:48)
[EFX-0011 VERI-WARNING] net 'SPIRST' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:71)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : ResetCounter. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:15)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[6]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[5]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[4]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0266 INFO] Module Instance 'spislave' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_HOLD' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:11)
[EFX-0200 WARNING] Removing redundant signal : _Read. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:24)
[EFX-0201 WARNING] Re-wiring to GND non-driven net '_Write'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:25)
[EFX-0201 WARNING] Re-wiring to GND non-driven net '_CS'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:48)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPIRST'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:71)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 40 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 0, ed: 0, lv: 0, pw: 0.00
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port MainCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:3)
[EFX-0011 VERI-WARNING] Input/inout port CS is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0011 VERI-WARNING] Input/inout port SCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:5)
[EFX-0011 VERI-WARNING] Input/inout port MOSI is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:6)
[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0011 VERI-WARNING] Found 4 warnings in the post-synthesis netlist. 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 00:14:31
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'SPIRST', assumed default net type 'wire' (VERI-2561) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:52)
[EFX-0012 VERI-INFO] undeclared symbol '_CS', assumed default net type 'wire' (VERI-2561) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:48)
[EFX-0012 VERI-INFO] undeclared symbol 'SPIRST', assumed default net type 'wire' (VERI-2561) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:71)
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:2)
[EFX-0011 VERI-WARNING] tri0 is synthesized as pulldown : might cause synthesis - simulation differences (VERI-2118) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:36)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'TX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:32)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:63)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:36)
[EFX-0012 VERI-INFO] compiling module 'FIFO' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\RX_FIFO.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'ReadBusMultiplexer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:33)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:37)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:26)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:33)
[EFX-0011 VERI-WARNING] net 'PWMOutputs[3]' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:11)
[EFX-0011 VERI-WARNING] net '_Write' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:25)
[EFX-0011 VERI-WARNING] net '_CS' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:48)
[EFX-0011 VERI-WARNING] net 'SPIRST' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:71)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : ResetCounter. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:15)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[6]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[5]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[4]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0266 INFO] Module Instance 'spislave' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_HOLD' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:11)
[EFX-0200 WARNING] Removing redundant signal : _Read. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:24)
[EFX-0201 WARNING] Re-wiring to GND non-driven net '_Write'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:25)
[EFX-0201 WARNING] Re-wiring to GND non-driven net '_CS'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:48)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPIRST'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:71)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 40 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 0, ed: 0, lv: 0, pw: 0.00
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port MainCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:3)
[EFX-0011 VERI-WARNING] Input/inout port CS is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0011 VERI-WARNING] Input/inout port SCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:5)
[EFX-0011 VERI-WARNING] Input/inout port MOSI is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:6)
[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0011 VERI-WARNING] Found 4 warnings in the post-synthesis netlist. 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 00:15:09
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'SPIRST', assumed default net type 'wire' (VERI-2561) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:52)
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:2)
[EFX-0011 VERI-WARNING] tri0 is synthesized as pulldown : might cause synthesis - simulation differences (VERI-2118) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:36)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'TX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:32)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:63)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:36)
[EFX-0012 VERI-INFO] compiling module 'FIFO' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\RX_FIFO.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'ReadBusMultiplexer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:33)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:37)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:26)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:33)
[EFX-0011 VERI-WARNING] net 'PWMOutputs[3]' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:11)
[EFX-0011 VERI-WARNING] net '_Write' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:25)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : ResetCounter. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:15)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[6]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[5]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[4]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0266 INFO] Module Instance 'spislave' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_RST' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:11)
[EFX-0200 WARNING] Removing redundant signal : _Read. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:24)
[EFX-0201 WARNING] Re-wiring to GND non-driven net '_Write'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:25)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 28 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'MainCLK' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 1s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 0, ed: 0, lv: 1, pw: 23.45
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'MainCLK~MainCLK' with 16 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s)
[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0011 VERI-WARNING] Input/inout port MainCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:3)
[EFX-0011 VERI-WARNING] Input/inout port CS is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0011 VERI-WARNING] Input/inout port SCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:5)
[EFX-0011 VERI-WARNING] Input/inout port MOSI is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:6)
[EFX-0011 VERI-WARNING] Found 4 warnings in the post-synthesis netlist. 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 00:16:18
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'SPIRST', assumed default net type 'wire' (VERI-2561) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:52)
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:2)
[EFX-0011 VERI-WARNING] tri0 is synthesized as pulldown : might cause synthesis - simulation differences (VERI-2118) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:36)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'TX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:32)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:63)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:36)
[EFX-0012 VERI-INFO] compiling module 'FIFO' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\RX_FIFO.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'ReadBusMultiplexer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:33)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:37)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:26)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:33)
[EFX-0011 VERI-WARNING] net 'PWMOutputs[3]' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:11)
[EFX-0011 VERI-WARNING] net '_Write' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:25)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : ResetCounter. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:15)
[EFX-0266 INFO] Module Instance 'spislave' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_RST' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:11)
[EFX-0200 WARNING] Removing redundant signal : _Read. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:24)
[EFX-0201 WARNING] Re-wiring to GND non-driven net '_Write'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:25)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 28 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'MainCLK' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 0, ed: 0, lv: 1, pw: 23.45
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'MainCLK~MainCLK' with 16 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s)
[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0011 VERI-WARNING] Input/inout port MainCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:3)
[EFX-0011 VERI-WARNING] Input/inout port CS is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0011 VERI-WARNING] Input/inout port SCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:5)
[EFX-0011 VERI-WARNING] Input/inout port MOSI is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:6)
[EFX-0011 VERI-WARNING] Found 4 warnings in the post-synthesis netlist. 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 00:17:37
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'SPIRST', assumed default net type 'wire' (VERI-2561) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:52)
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:2)
[EFX-0011 VERI-WARNING] tri0 is synthesized as pulldown : might cause synthesis - simulation differences (VERI-2118) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:36)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'TX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:32)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:63)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:36)
[EFX-0012 VERI-INFO] compiling module 'FIFO' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\RX_FIFO.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'ReadBusMultiplexer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:33)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:37)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:26)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:33)
[EFX-0011 VERI-WARNING] net 'PWMOutputs[3]' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:11)
[EFX-0011 VERI-WARNING] net '_Write' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:25)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : ResetCounter. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:15)
[EFX-0266 INFO] Module Instance 'spislave' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_RST' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:11)
[EFX-0200 WARNING] Removing redundant signal : _Read. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:24)
[EFX-0201 WARNING] Re-wiring to GND non-driven net '_Write'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:25)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 28 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'MainCLK' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 1s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 0, ed: 0, lv: 1, pw: 23.45
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'MainCLK~MainCLK' with 16 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s)
[EFX-0011 VERI-WARNING] Input/inout port MainCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:3)
[EFX-0011 VERI-WARNING] Input/inout port CS is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0011 VERI-WARNING] Input/inout port SCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:5)
[EFX-0011 VERI-WARNING] Input/inout port MOSI is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:6)
[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0011 VERI-WARNING] Found 4 warnings in the post-synthesis netlist. 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 00:18:09
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'SPIRST', assumed default net type 'wire' (VERI-2561) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:52)
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:2)
[EFX-0011 VERI-WARNING] tri0 is synthesized as pulldown : might cause synthesis - simulation differences (VERI-2118) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:36)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'TX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:32)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:63)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:34)
[EFX-0012 VERI-INFO] compiling module 'FIFO' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\RX_FIFO.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'ReadBusMultiplexer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:33)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:37)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:26)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:33)
[EFX-0011 VERI-WARNING] net 'PWMOutputs[3]' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:11)
[EFX-0011 VERI-WARNING] net '_Write' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:25)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0266 INFO] Module Instance 'spislave' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_RST' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:11)
[EFX-0200 WARNING] Removing redundant signal : _Read. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:24)
[EFX-0201 WARNING] Re-wiring to GND non-driven net '_Write'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:25)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 28 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'MainCLK' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 1s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 0, ed: 0, lv: 1, pw: 23.45
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'MainCLK~MainCLK' with 16 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s)
[EFX-0011 VERI-WARNING] Input/inout port MainCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:3)
[EFX-0011 VERI-WARNING] Input/inout port CS is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0011 VERI-WARNING] Input/inout port SCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:5)
[EFX-0011 VERI-WARNING] Input/inout port MOSI is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:6)
[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0011 VERI-WARNING] Found 4 warnings in the post-synthesis netlist. 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 00:20:37
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'SPIRST', assumed default net type 'wire' (VERI-2561) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:52)
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:2)
[EFX-0011 VERI-WARNING] tri0 is synthesized as pulldown : might cause synthesis - simulation differences (VERI-2118) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:36)
[EFX-0012 VERI-INFO] compiling module 'Clock_Divider' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Clock_Divider.v:1)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Clock_Divider.v:17)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'TX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:32)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:63)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:34)
[EFX-0012 VERI-INFO] compiling module 'FIFO' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\RX_FIFO.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'ReadBusMultiplexer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:33)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:37)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:26)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:33)
[EFX-0011 VERI-WARNING] net 'PWMOutputs[3]' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:11)
[EFX-0011 VERI-WARNING] input port '_RST' remains unconnected for this instance (VDB-1053) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:42)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'divider._RST'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:42)
[EFX-0266 INFO] Module Instance 'spislave' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_RST' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:11)
[EFX-0200 WARNING] Removing redundant signal : _Read. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:24)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Clock_Divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Clock_Divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 30 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'MainCLK' with 34 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... No Sequential Optimization performed.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0103 INTERNAL ERROR] Failed to create netlist for logic synthesis.
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 00:22:21
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'SPIRST', assumed default net type 'wire' (VERI-2561) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:52)
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:2)
[EFX-0011 VERI-WARNING] tri0 is synthesized as pulldown : might cause synthesis - simulation differences (VERI-2118) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:36)
[EFX-0012 VERI-INFO] compiling module 'Clock_Divider' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Clock_Divider.v:1)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Clock_Divider.v:17)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'TX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:32)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:63)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:34)
[EFX-0012 VERI-INFO] compiling module 'FIFO' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\RX_FIFO.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'ReadBusMultiplexer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:33)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:37)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:26)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:33)
[EFX-0011 VERI-WARNING] net 'PWMOutputs[3]' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:11)
[EFX-0011 VERI-WARNING] input port '_RST' remains unconnected for this instance (VDB-1053) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:42)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'divider._RST'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:42)
[EFX-0266 INFO] Module Instance 'spislave' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_RST' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:11)
[EFX-0200 WARNING] Removing redundant signal : _Read. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:24)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Clock_Divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Clock_Divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 30 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'MainCLK' with 34 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'SCLK' with 12 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 20 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4, ed: 10, lv: 1, pw: 32.74
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'MainCLK~MainCLK' with 17 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'SCLK~SCLK' with 4 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 6s)
[EFX-0011 VERI-WARNING] Input/inout port MainCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:3)
[EFX-0011 VERI-WARNING] Input/inout port CS is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0011 VERI-WARNING] Input/inout port SCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:5)
[EFX-0011 VERI-WARNING] Input/inout port MOSI is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:6)
[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0011 VERI-WARNING] Found 4 warnings in the post-synthesis netlist. 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 00:23:13
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'SPIRST', assumed default net type 'wire' (VERI-2561) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:52)
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:2)
[EFX-0011 VERI-WARNING] tri0 is synthesized as pulldown : might cause synthesis - simulation differences (VERI-2118) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:36)
[EFX-0012 VERI-INFO] compiling module 'Clock_Divider' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Clock_Divider.v:1)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Clock_Divider.v:17)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'TX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:32)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:63)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:34)
[EFX-0012 VERI-INFO] compiling module 'FIFO' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\RX_FIFO.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'ReadBusMultiplexer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:33)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:37)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:26)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:33)
[EFX-0011 VERI-WARNING] net 'PWMOutputs[3]' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:11)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0266 INFO] Module Instance 'divider' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'spislave' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_RST' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:11)
[EFX-0200 WARNING] Removing redundant signal : _Read. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:24)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Clock_Divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Clock_Divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 28 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'MainCLK' with 34 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'SCLK' with 12 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 19 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4, ed: 10, lv: 1, pw: 33.26
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'MainCLK~MainCLK' with 18 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'SCLK~SCLK' with 4 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 6s)
[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0011 VERI-WARNING] Input/inout port MainCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:3)
[EFX-0011 VERI-WARNING] Input/inout port CS is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0011 VERI-WARNING] Input/inout port SCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:5)
[EFX-0011 VERI-WARNING] Input/inout port MOSI is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:6)
[EFX-0011 VERI-WARNING] Found 4 warnings in the post-synthesis netlist. 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 00:24:18
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'SPIRST', assumed default net type 'wire' (VERI-2561) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:52)
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:2)
[EFX-0012 VERI-INFO] compiling module 'Clock_Divider' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Clock_Divider.v:1)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Clock_Divider.v:17)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'TX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:32)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:63)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:34)
[EFX-0012 VERI-INFO] compiling module 'FIFO' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\RX_FIFO.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'ReadBusMultiplexer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:33)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:37)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:26)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:33)
[EFX-0011 VERI-WARNING] net 'PWMOutputs[3]' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:11)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0266 INFO] Module Instance 'divider' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'spislave' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_RST' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:11)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Clock_Divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Clock_Divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 28 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'MainCLK' with 34 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'SCLK' with 12 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 19 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 6s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4, ed: 10, lv: 1, pw: 33.26
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'MainCLK~MainCLK' with 18 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'SCLK~SCLK' with 4 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 6s)
[EFX-0011 VERI-WARNING] Input/inout port MainCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:3)
[EFX-0011 VERI-WARNING] Input/inout port CS is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0011 VERI-WARNING] Input/inout port SCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:5)
[EFX-0011 VERI-WARNING] Input/inout port MOSI is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:6)
[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0011 VERI-WARNING] Found 4 warnings in the post-synthesis netlist. 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 00:25:36
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'SPIRST', assumed default net type 'wire' (VERI-2561) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:52)
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:2)
[EFX-0012 VERI-INFO] compiling module 'Clock_Divider' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Clock_Divider.v:1)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Clock_Divider.v:17)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'TX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:32)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:63)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:34)
[EFX-0012 VERI-INFO] compiling module 'FIFO' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\RX_FIFO.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'ReadBusMultiplexer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:33)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:37)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:26)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:33)
[EFX-0011 VERI-WARNING] net 'PWMOutputs[3]' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:11)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0266 INFO] Module Instance 'divider' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'spislave' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_RST' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:11)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Clock_Divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Clock_Divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 28 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'MainCLK' with 34 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'SCLK' with 12 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 19 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4, ed: 10, lv: 1, pw: 33.26
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'MainCLK~MainCLK' with 18 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'SCLK~SCLK' with 4 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 6s)
[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0011 VERI-WARNING] Input/inout port MainCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:3)
[EFX-0011 VERI-WARNING] Input/inout port CS is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0011 VERI-WARNING] Input/inout port SCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:5)
[EFX-0011 VERI-WARNING] Input/inout port MOSI is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:6)
[EFX-0011 VERI-WARNING] Found 4 warnings in the post-synthesis netlist. 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 00:26:51
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'SPIRST', assumed default net type 'wire' (VERI-2561) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:52)
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:2)
[EFX-0012 VERI-INFO] compiling module 'Clock_Divider' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Clock_Divider.v:1)
[EFX-0011 VERI-WARNING] expression size 2 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Clock_Divider.v:17)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'TX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:32)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:63)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:34)
[EFX-0012 VERI-INFO] compiling module 'FIFO' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\RX_FIFO.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'ReadBusMultiplexer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:33)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:37)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:26)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:33)
[EFX-0011 VERI-WARNING] net 'PWMOutputs[3]' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:11)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0266 INFO] Module Instance 'divider' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'spislave' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_RST' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:11)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Clock_Divider" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Clock_Divider" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 28 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'MainCLK' with 34 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'SCLK' with 12 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 19 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4, ed: 10, lv: 1, pw: 33.26
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'MainCLK~MainCLK' with 18 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'SCLK~SCLK' with 4 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 6s)
[EFX-0011 VERI-WARNING] Input/inout port MainCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:3)
[EFX-0011 VERI-WARNING] Input/inout port CS is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0011 VERI-WARNING] Input/inout port SCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:5)
[EFX-0011 VERI-WARNING] Input/inout port MOSI is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:6)
[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0011 VERI-WARNING] Found 4 warnings in the post-synthesis netlist. 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 00:30:46
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'SPIRST', assumed default net type 'wire' (VERI-2561) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:52)
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:2)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'TX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:32)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:63)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:34)
[EFX-0012 VERI-INFO] compiling module 'FIFO' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\RX_FIFO.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'ReadBusMultiplexer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:33)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:37)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:26)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:33)
[EFX-0011 VERI-WARNING] net 'PWMOutputs[3]' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:11)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0266 INFO] Module Instance 'spislave' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_RST' is tied to constant (=1).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:11)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:11)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 28 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'MainCLK' with 33 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'SCLK' with 12 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 19 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4, ed: 10, lv: 1, pw: 32.21
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'MainCLK~MainCLK' with 16 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'SCLK~SCLK' with 4 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 6s)
[EFX-0011 VERI-WARNING] Input/inout port MainCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:3)
[EFX-0011 VERI-WARNING] Input/inout port CS is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0011 VERI-WARNING] Input/inout port SCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:5)
[EFX-0011 VERI-WARNING] Input/inout port MOSI is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:6)
[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0011 VERI-WARNING] Found 4 warnings in the post-synthesis netlist. 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 00:34:09
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'SPIRST', assumed default net type 'wire' (VERI-2561) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:52)
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:2)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:12)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'TX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:32)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:63)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:34)
[EFX-0012 VERI-INFO] compiling module 'FIFO' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\RX_FIFO.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'ReadBusMultiplexer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:33)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:37)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:26)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:33)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0266 INFO] Module Instance 'spislave' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_RST' is tied to constant (=1).
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:11)
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:11)
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:11)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 28 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'MainCLK' with 33 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'SCLK' with 12 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 19 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 4, ed: 10, lv: 1, pw: 32.21
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'MainCLK~MainCLK' with 16 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'SCLK~SCLK' with 4 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 6s)
[EFX-0011 VERI-WARNING] Input/inout port MainCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:3)
[EFX-0011 VERI-WARNING] Input/inout port CS is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0011 VERI-WARNING] Input/inout port SCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:5)
[EFX-0011 VERI-WARNING] Input/inout port MOSI is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:6)
[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0011 VERI-WARNING] Found 4 warnings in the post-synthesis netlist. 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 00:51:42
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'SPIRST', assumed default net type 'wire' (VERI-2561) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:52)
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:2)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'TX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:32)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:63)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:34)
[EFX-0012 VERI-INFO] compiling module 'FIFO' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\RX_FIFO.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'ReadBusMultiplexer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:33)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:37)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:26)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:33)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_HOLD' is tied to constant (=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 36 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'SCLK' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Clock Network 'MainCLK' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 50 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 7s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 7, ed: 17, lv: 1, pw: 39.20
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'MainCLK~MainCLK' with 16 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'SCLK~SCLK' with 7 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 6s)
[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0011 VERI-WARNING] Input/inout port MainCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:3)
[EFX-0011 VERI-WARNING] Input/inout port CS is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0011 VERI-WARNING] Input/inout port SCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:5)
[EFX-0011 VERI-WARNING] Input/inout port MOSI is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:6)
[EFX-0011 VERI-WARNING] Input/inout port _RST is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:7)
[EFX-0011 VERI-WARNING] Found 5 warnings in the post-synthesis netlist. 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 00:52:11
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'SPIRST', assumed default net type 'wire' (VERI-2561) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:52)
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:2)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'TX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:32)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:63)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:34)
[EFX-0012 VERI-INFO] compiling module 'FIFO' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\RX_FIFO.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'ReadBusMultiplexer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:33)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:37)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:26)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:33)
[EFX-0011 VERI-WARNING] net 'SPITXInput[7]' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:28)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_HOLD' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[7]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[6]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[5]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[4]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[0]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:28)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 44 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'MainCLK' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 5, ed: 15, lv: 1, pw: 35.03
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'MainCLK~MainCLK' with 16 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'SCLK~SCLK' with 4 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 6s)
[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0011 VERI-WARNING] Input/inout port MainCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:3)
[EFX-0011 VERI-WARNING] Input/inout port CS is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0011 VERI-WARNING] Input/inout port SCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:5)
[EFX-0011 VERI-WARNING] Input/inout port MOSI is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:6)
[EFX-0011 VERI-WARNING] Input/inout port _RST is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:7)
[EFX-0011 VERI-WARNING] Found 5 warnings in the post-synthesis netlist. 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 00:52:48
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'SPIRST', assumed default net type 'wire' (VERI-2561) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:52)
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:2)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'TX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:32)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:63)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:34)
[EFX-0012 VERI-INFO] compiling module 'FIFO' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\RX_FIFO.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'ReadBusMultiplexer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:33)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:37)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:26)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:33)
[EFX-0011 VERI-WARNING] net 'SPITXInput[7]' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:28)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : _HOLD. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0200 WARNING] Removing redundant signal : DataIn[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0200 WARNING] Removing redundant signal : DataIn[6]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0200 WARNING] Removing redundant signal : DataIn[5]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0200 WARNING] Removing redundant signal : DataIn[4]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0200 WARNING] Removing redundant signal : DataIn[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0200 WARNING] Removing redundant signal : DataIn[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0200 WARNING] Removing redundant signal : DataIn[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0200 WARNING] Removing redundant signal : DataIn[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_HOLD' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[7]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[6]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[5]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[4]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[0]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:28)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 44 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'MainCLK' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 0, ed: 0, lv: 1, pw: 24.43
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'MainCLK~MainCLK' with 16 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s)
[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0011 VERI-WARNING] Input/inout port MainCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:3)
[EFX-0011 VERI-WARNING] Input/inout port CS is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0011 VERI-WARNING] Input/inout port SCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:5)
[EFX-0011 VERI-WARNING] Input/inout port MOSI is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:6)
[EFX-0011 VERI-WARNING] Input/inout port _RST is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:7)
[EFX-0011 VERI-WARNING] Found 5 warnings in the post-synthesis netlist. 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 00:53:43
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'SPIRST', assumed default net type 'wire' (VERI-2561) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:52)
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:2)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'TX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:32)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:63)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:34)
[EFX-0012 VERI-INFO] compiling module 'FIFO' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\RX_FIFO.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'ReadBusMultiplexer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:33)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:37)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:26)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:33)
[EFX-0011 VERI-WARNING] net 'SPITXInput[7]' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:28)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_HOLD' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[7]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[6]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[5]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[4]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[0]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:28)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 44 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'MainCLK' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 1s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 5, ed: 15, lv: 1, pw: 35.03
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'MainCLK~MainCLK' with 16 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Clock Network 'SCLK~SCLK' with 4 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 6s)
[EFX-0011 VERI-WARNING] Input/inout port MainCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:3)
[EFX-0011 VERI-WARNING] Input/inout port CS is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0011 VERI-WARNING] Input/inout port SCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:5)
[EFX-0011 VERI-WARNING] Input/inout port MOSI is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:6)
[EFX-0011 VERI-WARNING] Input/inout port _RST is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:7)
[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0011 VERI-WARNING] Found 5 warnings in the post-synthesis netlist. 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 00:55:19
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'SPIRST', assumed default net type 'wire' (VERI-2561) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:52)
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:2)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'TX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:32)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:63)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:34)
[EFX-0012 VERI-INFO] compiling module 'FIFO' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\RX_FIFO.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'ReadBusMultiplexer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:33)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:37)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:26)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:33)
[EFX-0011 VERI-WARNING] net 'SPITXInput[7]' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:28)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_HOLD' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[7]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[6]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[5]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[4]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[0]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:28)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 44 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'MainCLK' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 1s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 0, ed: 0, lv: 1, pw: 24.43
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'MainCLK~MainCLK' with 16 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s)
[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0011 VERI-WARNING] Input/inout port MainCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:3)
[EFX-0011 VERI-WARNING] Input/inout port CS is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0011 VERI-WARNING] Input/inout port SCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:5)
[EFX-0011 VERI-WARNING] Input/inout port MOSI is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:6)
[EFX-0011 VERI-WARNING] Input/inout port _RST is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:7)
[EFX-0011 VERI-WARNING] Found 5 warnings in the post-synthesis netlist. 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 00:59:14
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'SPIRST', assumed default net type 'wire' (VERI-2561) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:52)
[EFX-0012 VERI-INFO] undeclared symbol 'MainCLK', assumed default net type 'wire' (VERI-2561) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:65)
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:2)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'TX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:32)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:63)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:34)
[EFX-0012 VERI-INFO] compiling module 'FIFO' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\RX_FIFO.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'ReadBusMultiplexer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:33)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:37)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:26)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:33)
[EFX-0011 VERI-WARNING] net 'SPITXInput[7]' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:28)
[EFX-0011 VERI-WARNING] net 'MainCLK' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:65)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_HOLD' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[7]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[6]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[5]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[4]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[0]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MainCLK'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:65)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 44 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 0, ed: 0, lv: 0, pw: 0.00
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port MainCLK_pin is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:3)
[EFX-0011 VERI-WARNING] Input/inout port CS is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0011 VERI-WARNING] Input/inout port SCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:5)
[EFX-0011 VERI-WARNING] Input/inout port MOSI is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:6)
[EFX-0011 VERI-WARNING] Input/inout port _RST is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:7)
[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0011 VERI-WARNING] Found 5 warnings in the post-synthesis netlist. 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 01:00:50
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'SPIRST', assumed default net type 'wire' (VERI-2561) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:52)
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:2)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'TX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:32)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:63)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:34)
[EFX-0012 VERI-INFO] compiling module 'FIFO' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\RX_FIFO.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'ReadBusMultiplexer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:33)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:37)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:26)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:33)
[EFX-0011 VERI-WARNING] net 'SPITXInput[7]' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:28)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_HOLD' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[7]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[6]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[5]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[4]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[0]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:28)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 44 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'MainCLK' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 1s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 0, ed: 0, lv: 1, pw: 24.43
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'MainCLK~MainCLK' with 16 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s)
[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0011 VERI-WARNING] Input/inout port MainCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:3)
[EFX-0011 VERI-WARNING] Input/inout port CS is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0011 VERI-WARNING] Input/inout port SCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:5)
[EFX-0011 VERI-WARNING] Input/inout port MOSI is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:6)
[EFX-0011 VERI-WARNING] Input/inout port _RST is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:7)
[EFX-0011 VERI-WARNING] Found 5 warnings in the post-synthesis netlist. 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 01:01:25
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'SPIRST', assumed default net type 'wire' (VERI-2561) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:52)
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:2)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'TX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:32)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:63)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:34)
[EFX-0012 VERI-INFO] compiling module 'FIFO' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\RX_FIFO.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'ReadBusMultiplexer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:33)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:37)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:26)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:33)
[EFX-0011 VERI-WARNING] input port 'TXDataLine[7]' remains unconnected for this instance (VDB-1053) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:42)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[7]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:42)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[6]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:42)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[5]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:42)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[4]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:42)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:42)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:42)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:42)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'spislave.TXDataLine[0]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:42)
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_HOLD' is tied to constant (=0).
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 44 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'MainCLK' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 0, ed: 0, lv: 1, pw: 24.43
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'MainCLK~MainCLK' with 16 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s)
[EFX-0011 VERI-WARNING] Input/inout port MainCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:3)
[EFX-0011 VERI-WARNING] Input/inout port CS is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0011 VERI-WARNING] Input/inout port SCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:5)
[EFX-0011 VERI-WARNING] Input/inout port MOSI is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:6)
[EFX-0011 VERI-WARNING] Input/inout port _RST is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:7)
[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0011 VERI-WARNING] Found 5 warnings in the post-synthesis netlist. 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 01:06:04
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'SPIRST', assumed default net type 'wire' (VERI-2561) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:52)
[EFX-0012 VERI-INFO] undeclared symbol '_RST', assumed default net type 'wire' (VERI-2561) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:47)
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:2)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'TX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:32)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:63)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:34)
[EFX-0012 VERI-INFO] compiling module 'FIFO' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\RX_FIFO.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'ReadBusMultiplexer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:33)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:37)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:26)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:33)
[EFX-0011 VERI-WARNING] net 'SPITXInput[7]' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:28)
[EFX-0011 VERI-WARNING] net '_RST' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:47)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_HOLD' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[7]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[6]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[5]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[4]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[0]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net '_RST'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:47)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 52 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'SCLK' with 12 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 50 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 4s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 0, ed: 0, lv: 0, pw: 0.00
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port MainCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:3)
[EFX-0011 VERI-WARNING] Input/inout port CS is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0011 VERI-WARNING] Input/inout port SCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:5)
[EFX-0011 VERI-WARNING] Input/inout port MOSI is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:6)
[EFX-0011 VERI-WARNING] Input/inout port RST is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:7)
[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0011 VERI-WARNING] Found 5 warnings in the post-synthesis netlist. 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 01:07:50
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0010 VERI-ERROR] block comment was not closed (VERI-1202) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:60)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 01:08:08
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol '_RST', assumed default net type 'wire' (VERI-2561) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:47)
[EFX-0011 VERI-WARNING] /* is inside a comment (VERI-1049) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:16)
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'TX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:32)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:63)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:34)
[EFX-0012 VERI-INFO] compiling module 'FIFO' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\RX_FIFO.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'ReadBusMultiplexer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:33)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:37)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:26)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:33)
[EFX-0011 VERI-WARNING] net 'SPITXInput[7]' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:28)
[EFX-0011 VERI-WARNING] net '_RST' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:47)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_HOLD' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[7]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[6]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[5]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[4]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[0]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net '_RST'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:47)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 52 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'SCLK' with 12 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization deduced 50 equivalent points.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 4s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 0, ed: 0, lv: 0, pw: 0.00
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port MainCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0011 VERI-WARNING] Input/inout port CS is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:4)
[EFX-0011 VERI-WARNING] Input/inout port SCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:5)
[EFX-0011 VERI-WARNING] Input/inout port MOSI is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0011 VERI-WARNING] Input/inout port RST is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:7)
[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0011 VERI-WARNING] Found 5 warnings in the post-synthesis netlist. 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 01:09:18
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] /* is inside a comment (VERI-1049) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:16)
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'TX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:32)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:63)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:34)
[EFX-0012 VERI-INFO] compiling module 'FIFO' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\RX_FIFO.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'ReadBusMultiplexer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:33)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:37)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:26)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:33)
[EFX-0011 VERI-WARNING] net 'SPITXInput[7]' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:28)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_HOLD' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[7]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[6]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[5]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[4]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[0]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:28)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 44 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'MainCLK' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 0, ed: 0, lv: 1, pw: 24.43
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'MainCLK~MainCLK' with 16 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s)
[EFX-0011 VERI-WARNING] Input/inout port MainCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0011 VERI-WARNING] Input/inout port CS is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:4)
[EFX-0011 VERI-WARNING] Input/inout port SCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:5)
[EFX-0011 VERI-WARNING] Input/inout port MOSI is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0011 VERI-WARNING] Input/inout port RST is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:7)
[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0011 VERI-WARNING] Found 5 warnings in the post-synthesis netlist. 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 01:11:22
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] /* is inside a comment (VERI-1049) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:16)
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'TX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:32)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:63)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:34)
[EFX-0012 VERI-INFO] compiling module 'FIFO' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\RX_FIFO.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'ReadBusMultiplexer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:33)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:37)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:26)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:33)
[EFX-0011 VERI-WARNING] net 'SPITXInput[7]' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:28)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_HOLD' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[7]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[6]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[5]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[4]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[0]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:28)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 44 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Sequential Optimization begin
[EFX-0000 INFO] ... Clock Network 'MainCLK' with 16 loads will be considered for sequential optimization.
[EFX-0000 INFO] ... Sequential Optimization end (Real time : 1s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 0, ed: 0, lv: 1, pw: 24.43
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0000 INFO] ... Postmap Retiming Optimization begin
[EFX-0000 INFO] ... Clock Network 'MainCLK~MainCLK' with 16 loads will be considered for retiming optimization.
[EFX-0000 INFO] ... Performed 0 retime moves.
[EFX-0000 INFO] ... Postmap Retiming Optimization end (Real time : 3s)
[EFX-0011 VERI-WARNING] Input/inout port MainCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0011 VERI-WARNING] Input/inout port CS is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:4)
[EFX-0011 VERI-WARNING] Input/inout port SCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:5)
[EFX-0011 VERI-WARNING] Input/inout port MOSI is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0011 VERI-WARNING] Input/inout port RST is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:7)
[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0011 VERI-WARNING] Found 5 warnings in the post-synthesis netlist. 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 01:15:53
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] /* is inside a comment (VERI-1049) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:16)
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'TX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:32)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:63)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:34)
[EFX-0012 VERI-INFO] compiling module 'FIFO' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\RX_FIFO.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'ReadBusMultiplexer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:33)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:37)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:26)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:33)
[EFX-0011 VERI-WARNING] net 'SPITXInput[7]' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:28)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_HOLD' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[7]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[6]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[5]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[4]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[0]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:28)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 44 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 0, ed: 0, lv: 1, pw: 24.43
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0011 VERI-WARNING] Input/inout port MainCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0011 VERI-WARNING] Input/inout port CS is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:4)
[EFX-0011 VERI-WARNING] Input/inout port SCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:5)
[EFX-0011 VERI-WARNING] Input/inout port MOSI is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0011 VERI-WARNING] Input/inout port RST is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:7)
[EFX-0011 VERI-WARNING] Found 5 warnings in the post-synthesis netlist. 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 01:16:15
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] /* is inside a comment (VERI-1049) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:16)
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'TX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:32)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:63)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:34)
[EFX-0012 VERI-INFO] compiling module 'FIFO' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\RX_FIFO.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'ReadBusMultiplexer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:33)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:37)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:26)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:33)
[EFX-0011 VERI-WARNING] net 'SPITXInput[7]' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:28)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_HOLD' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[7]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[6]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[5]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[4]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:28)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[0]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:28)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 44 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 0, ed: 0, lv: 1, pw: 24.43
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port MainCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0011 VERI-WARNING] Input/inout port CS is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:4)
[EFX-0011 VERI-WARNING] Input/inout port SCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:5)
[EFX-0011 VERI-WARNING] Input/inout port MOSI is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0011 VERI-WARNING] Input/inout port RST is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:7)
[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0011 VERI-WARNING] Found 5 warnings in the post-synthesis netlist. 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_IBUF        : 	5
[EFX-0000 INFO] EFX_OBUF        : 	2
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 01:31:57
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] /* is inside a comment (VERI-1049) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:16)
[EFX-0021 ERROR] Elaboration of module 'PWM_IO_Expander' failed. Please check previous error messages.

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 01:34:17
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'OnBoardLEDS', assumed default net type 'wire' (VERI-2561) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:7)
[EFX-0012 VERI-INFO] undeclared symbol 'SCLK', assumed default net type 'wire' (VERI-2561) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:37)
[EFX-0012 VERI-INFO] undeclared symbol 'MOSI', assumed default net type 'wire' (VERI-2561) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:38)
[EFX-0012 VERI-INFO] undeclared symbol 'CS', assumed default net type 'wire' (VERI-2561) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:40)
[EFX-0012 VERI-INFO] undeclared symbol 'RST', assumed default net type 'wire' (VERI-2561) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:41)
[EFX-0012 VERI-INFO] undeclared symbol 'MISO', assumed default net type 'wire' (VERI-2561) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:42)
[EFX-0012 VERI-INFO] undeclared symbol 'MainCLK', assumed default net type 'wire' (VERI-2561) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:59)
[EFX-0011 VERI-WARNING] /* is inside a comment (VERI-1049) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:16)
[EFX-0021 ERROR] Elaboration of module 'PWM_IO_Expander' failed. Please check previous error messages.

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 01:34:25
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'OnBoardLEDS', assumed default net type 'wire' (VERI-2561) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:7)
[EFX-0012 VERI-INFO] undeclared symbol 'SCLK', assumed default net type 'wire' (VERI-2561) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:37)
[EFX-0012 VERI-INFO] undeclared symbol 'MOSI', assumed default net type 'wire' (VERI-2561) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:38)
[EFX-0012 VERI-INFO] undeclared symbol 'CS', assumed default net type 'wire' (VERI-2561) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:40)
[EFX-0012 VERI-INFO] undeclared symbol 'RST', assumed default net type 'wire' (VERI-2561) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:41)
[EFX-0012 VERI-INFO] undeclared symbol 'MISO', assumed default net type 'wire' (VERI-2561) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:42)
[EFX-0012 VERI-INFO] undeclared symbol 'MainCLK', assumed default net type 'wire' (VERI-2561) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:59)
[EFX-0011 VERI-WARNING] /* is inside a comment (VERI-1049) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:16)
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:7)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'TX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:32)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:63)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:34)
[EFX-0012 VERI-INFO] compiling module 'FIFO' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\RX_FIFO.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'ReadBusMultiplexer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:33)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:37)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:26)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:33)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 1 for port 'PWMOut' (VERI-1330) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:65)
[EFX-0011 VERI-WARNING] net 'SPITXInput[7]' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:22)
[EFX-0011 VERI-WARNING] net 'SCLK' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:37)
[EFX-0011 VERI-WARNING] net 'MOSI' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:38)
[EFX-0011 VERI-WARNING] net 'CS' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:40)
[EFX-0011 VERI-WARNING] net 'RST' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:41)
[EFX-0011 VERI-WARNING] net 'MainCLK' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:59)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0204 ERROR] Top design has no ports.
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 01:34:34
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'OnBoardLEDS', assumed default net type 'wire' (VERI-2561) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:7)
[EFX-0012 VERI-INFO] undeclared symbol 'SCLK', assumed default net type 'wire' (VERI-2561) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:37)
[EFX-0012 VERI-INFO] undeclared symbol 'MOSI', assumed default net type 'wire' (VERI-2561) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:38)
[EFX-0012 VERI-INFO] undeclared symbol 'CS', assumed default net type 'wire' (VERI-2561) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:40)
[EFX-0012 VERI-INFO] undeclared symbol 'RST', assumed default net type 'wire' (VERI-2561) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:41)
[EFX-0012 VERI-INFO] undeclared symbol 'MISO', assumed default net type 'wire' (VERI-2561) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:42)
[EFX-0012 VERI-INFO] undeclared symbol 'MainCLK', assumed default net type 'wire' (VERI-2561) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:59)
[EFX-0011 VERI-WARNING] /* is inside a comment (VERI-1049) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:16)
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:7)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'TX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:32)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:63)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:34)
[EFX-0012 VERI-INFO] compiling module 'FIFO' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\RX_FIFO.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'ReadBusMultiplexer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:33)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:37)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:26)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:33)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 1 for port 'PWMOut' (VERI-1330) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:65)
[EFX-0011 VERI-WARNING] net 'SPITXInput[7]' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:22)
[EFX-0011 VERI-WARNING] net 'SCLK' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:37)
[EFX-0011 VERI-WARNING] net 'MOSI' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:38)
[EFX-0011 VERI-WARNING] net 'CS' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:40)
[EFX-0011 VERI-WARNING] net 'RST' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:41)
[EFX-0011 VERI-WARNING] net 'MainCLK' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:59)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_HOLD' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[7]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:22)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[6]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:22)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[5]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:22)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[4]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:22)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:22)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:22)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:22)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[0]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:22)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SCLK'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:37)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MOSI'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:38)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 44 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0674 INTERNAL ERROR] Logic synthesis failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 01:34:58
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] /* is inside a comment (VERI-1049) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:16)
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'TX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:32)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:63)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:34)
[EFX-0012 VERI-INFO] compiling module 'FIFO' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\RX_FIFO.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'ReadBusMultiplexer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:33)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:37)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:26)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:33)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 1 for port 'PWMOut' (VERI-1330) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:72)
[EFX-0011 VERI-WARNING] net 'SPITXInput[7]' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_HOLD' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[7]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[6]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[5]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[4]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[0]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 44 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 0, ed: 0, lv: 1, pw: 24.43
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port MainCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:4)
[EFX-0011 VERI-WARNING] Input/inout port CS is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:5)
[EFX-0011 VERI-WARNING] Input/inout port SCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0011 VERI-WARNING] Input/inout port MOSI is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:7)
[EFX-0011 VERI-WARNING] Input/inout port RST is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:8)
[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0011 VERI-WARNING] Found 5 warnings in the post-synthesis netlist. 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_IBUF        : 	5
[EFX-0000 INFO] EFX_OBUF        : 	5
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 01:36:09
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] /* is inside a comment (VERI-1049) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:16)
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'TX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:32)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:63)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:34)
[EFX-0012 VERI-INFO] compiling module 'FIFO' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\RX_FIFO.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'ReadBusMultiplexer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:33)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:37)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:26)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:33)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 1 for port 'PWMOut' (VERI-1330) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:72)
[EFX-0011 VERI-WARNING] net 'SPITXInput[7]' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_HOLD' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[7]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[6]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[5]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[4]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[0]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 44 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 0, ed: 0, lv: 1, pw: 24.43
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port MainCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:4)
[EFX-0011 VERI-WARNING] Input/inout port CS is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:5)
[EFX-0011 VERI-WARNING] Input/inout port SCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0011 VERI-WARNING] Input/inout port MOSI is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:7)
[EFX-0011 VERI-WARNING] Input/inout port RST is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:8)
[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0011 VERI-WARNING] Found 5 warnings in the post-synthesis netlist. 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_IBUF        : 	5
[EFX-0000 INFO] EFX_OBUF        : 	5
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 01:37:39
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] /* is inside a comment (VERI-1049) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:16)
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'TX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:32)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:63)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:34)
[EFX-0012 VERI-INFO] compiling module 'FIFO' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\RX_FIFO.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'ReadBusMultiplexer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:33)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:37)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:26)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:33)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 1 for port 'PWMOut' (VERI-1330) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:72)
[EFX-0011 VERI-WARNING] net 'SPITXInput[7]' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_HOLD' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[7]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[6]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[5]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[4]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[0]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 44 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 0, ed: 0, lv: 1, pw: 24.43
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0011 VERI-WARNING] Input/inout port MainCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:4)
[EFX-0011 VERI-WARNING] Input/inout port CS is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:5)
[EFX-0011 VERI-WARNING] Input/inout port SCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0011 VERI-WARNING] Input/inout port MOSI is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:7)
[EFX-0011 VERI-WARNING] Input/inout port RST is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:8)
[EFX-0011 VERI-WARNING] Found 5 warnings in the post-synthesis netlist. 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_IBUF        : 	5
[EFX-0000 INFO] EFX_OBUF        : 	5
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 01:44:12
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] /* is inside a comment (VERI-1049) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:16)
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'TX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:32)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:63)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:34)
[EFX-0012 VERI-INFO] compiling module 'FIFO' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\RX_FIFO.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'ReadBusMultiplexer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:33)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:37)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:26)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:33)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 1 for port 'PWMOut' (VERI-1330) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:72)
[EFX-0011 VERI-WARNING] net 'SPITXInput[7]' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_HOLD' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[7]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[6]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[5]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[4]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[0]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 44 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 0, ed: 0, lv: 1, pw: 24.43
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 1s)
[EFX-0011 VERI-WARNING] Input/inout port MainCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:4)
[EFX-0011 VERI-WARNING] Input/inout port CS is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:5)
[EFX-0011 VERI-WARNING] Input/inout port SCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0011 VERI-WARNING] Input/inout port MOSI is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:7)
[EFX-0011 VERI-WARNING] Input/inout port RST is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:8)
[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0011 VERI-WARNING] Found 5 warnings in the post-synthesis netlist. 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_IBUF        : 	5
[EFX-0000 INFO] EFX_OBUF        : 	5
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 01:44:39
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] /* is inside a comment (VERI-1049) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:16)
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'TX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:32)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:63)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:34)
[EFX-0012 VERI-INFO] compiling module 'FIFO' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\RX_FIFO.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'ReadBusMultiplexer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:33)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:37)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:26)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:33)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 1 for port 'PWMOut' (VERI-1330) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:72)
[EFX-0011 VERI-WARNING] net 'SPITXInput[7]' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_HOLD' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[7]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[6]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[5]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[4]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[0]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 44 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 0, ed: 0, lv: 1, pw: 24.43
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0011 VERI-WARNING] Input/inout port MainCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:4)
[EFX-0011 VERI-WARNING] Input/inout port CS is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:5)
[EFX-0011 VERI-WARNING] Input/inout port SCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0011 VERI-WARNING] Input/inout port MOSI is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:7)
[EFX-0011 VERI-WARNING] Input/inout port RST is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:8)
[EFX-0011 VERI-WARNING] Found 5 warnings in the post-synthesis netlist. 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_IBUF        : 	5
[EFX-0000 INFO] EFX_OBUF        : 	5
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 01:46:46
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] /* is inside a comment (VERI-1049) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:16)
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'TX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:32)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:63)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:34)
[EFX-0012 VERI-INFO] compiling module 'FIFO' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\RX_FIFO.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'ReadBusMultiplexer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:33)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:37)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:26)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:33)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 1 for port 'PWMOut' (VERI-1330) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:72)
[EFX-0011 VERI-WARNING] net 'SPITXInput[7]' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_HOLD' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[7]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[6]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[5]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[4]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[0]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 44 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 0, ed: 0, lv: 1, pw: 24.43
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port MainCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:4)
[EFX-0011 VERI-WARNING] Input/inout port CS is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:5)
[EFX-0011 VERI-WARNING] Input/inout port SCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0011 VERI-WARNING] Input/inout port MOSI is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:7)
[EFX-0011 VERI-WARNING] Input/inout port RST is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:8)
[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0011 VERI-WARNING] Found 5 warnings in the post-synthesis netlist. 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_IBUF        : 	5
[EFX-0000 INFO] EFX_OBUF        : 	5
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 01:47:07
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] /* is inside a comment (VERI-1049) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:16)
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'TX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:32)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:63)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:34)
[EFX-0012 VERI-INFO] compiling module 'FIFO' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\RX_FIFO.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'ReadBusMultiplexer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:33)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:37)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:26)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:33)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 1 for port 'PWMOut' (VERI-1330) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:72)
[EFX-0011 VERI-WARNING] net 'SPITXInput[7]' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_HOLD' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[7]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[6]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[5]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[4]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[0]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 44 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 0, ed: 0, lv: 1, pw: 24.43
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0011 VERI-WARNING] Input/inout port MainCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:4)
[EFX-0011 VERI-WARNING] Input/inout port CS is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:5)
[EFX-0011 VERI-WARNING] Input/inout port SCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0011 VERI-WARNING] Input/inout port MOSI is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:7)
[EFX-0011 VERI-WARNING] Input/inout port RST is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:8)
[EFX-0011 VERI-WARNING] Found 5 warnings in the post-synthesis netlist. 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_IBUF        : 	5
[EFX-0000 INFO] EFX_OBUF        : 	5
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 01:48:54
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] /* is inside a comment (VERI-1049) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:16)
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'TX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:32)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:63)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:34)
[EFX-0012 VERI-INFO] compiling module 'FIFO' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\RX_FIFO.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'ReadBusMultiplexer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:33)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:37)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:26)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:33)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 1 for port 'PWMOut' (VERI-1330) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:72)
[EFX-0011 VERI-WARNING] net 'SPITXInput[7]' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_HOLD' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[7]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[6]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[5]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[4]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[0]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 44 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 0, ed: 0, lv: 1, pw: 24.43
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0011 VERI-WARNING] Input/inout port MainCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:4)
[EFX-0011 VERI-WARNING] Input/inout port CS is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:5)
[EFX-0011 VERI-WARNING] Input/inout port SCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0011 VERI-WARNING] Input/inout port MOSI is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:7)
[EFX-0011 VERI-WARNING] Input/inout port RST is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:8)
[EFX-0011 VERI-WARNING] Found 5 warnings in the post-synthesis netlist. 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_IBUF        : 	5
[EFX-0000 INFO] EFX_OBUF        : 	5
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 01:49:31
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] /* is inside a comment (VERI-1049) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:16)
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'TX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:32)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:63)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:34)
[EFX-0012 VERI-INFO] compiling module 'FIFO' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\RX_FIFO.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'ReadBusMultiplexer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:33)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:37)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:26)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:33)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 1 for port 'PWMOut' (VERI-1330) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:72)
[EFX-0011 VERI-WARNING] net 'SPITXInput[7]' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_HOLD' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[7]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[6]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[5]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[4]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[0]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 44 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 0, ed: 0, lv: 1, pw: 24.43
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0011 VERI-WARNING] Input/inout port MainCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:4)
[EFX-0011 VERI-WARNING] Input/inout port CS is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:5)
[EFX-0011 VERI-WARNING] Input/inout port SCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0011 VERI-WARNING] Input/inout port MOSI is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:7)
[EFX-0011 VERI-WARNING] Input/inout port RST is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:8)
[EFX-0011 VERI-WARNING] Found 5 warnings in the post-synthesis netlist. 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_IBUF        : 	5
[EFX-0000 INFO] EFX_OBUF        : 	5
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 01:49:36
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] /* is inside a comment (VERI-1049) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:16)
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:2)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'TX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:32)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:63)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:34)
[EFX-0012 VERI-INFO] compiling module 'FIFO' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\RX_FIFO.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'ReadBusMultiplexer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:33)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:37)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:26)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:33)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 1 for port 'PWMOut' (VERI-1330) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:72)
[EFX-0011 VERI-WARNING] net 'SPITXInput[7]' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_HOLD' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[7]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[6]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[5]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[4]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[0]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 44 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 0, ed: 0, lv: 1, pw: 24.43
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port MainCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:4)
[EFX-0011 VERI-WARNING] Input/inout port CS is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:5)
[EFX-0011 VERI-WARNING] Input/inout port SCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0011 VERI-WARNING] Input/inout port MOSI is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:7)
[EFX-0011 VERI-WARNING] Input/inout port RST is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:8)
[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0011 VERI-WARNING] Found 5 warnings in the post-synthesis netlist. 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_IBUF        : 	5
[EFX-0000 INFO] EFX_OBUF        : 	5
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 01:51:51
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] /* is inside a comment (VERI-1049) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:16)
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:4)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'TX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:32)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:63)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:34)
[EFX-0012 VERI-INFO] compiling module 'FIFO' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\RX_FIFO.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'ReadBusMultiplexer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:33)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:37)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:26)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:33)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 1 for port 'PWMOut' (VERI-1330) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:74)
[EFX-0011 VERI-WARNING] net 'SPITXInput[7]' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:31)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_HOLD' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[7]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:31)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[6]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:31)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[5]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:31)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[4]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:31)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:31)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:31)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:31)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[0]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:31)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 44 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 0, ed: 0, lv: 1, pw: 24.43
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port MainCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0011 VERI-WARNING] Input/inout port CS is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:7)
[EFX-0011 VERI-WARNING] Input/inout port SCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:8)
[EFX-0011 VERI-WARNING] Input/inout port MOSI is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0011 VERI-WARNING] Input/inout port RST is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:10)
[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0011 VERI-WARNING] Found 5 warnings in the post-synthesis netlist. 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_IBUF        : 	5
[EFX-0000 INFO] EFX_OBUF        : 	5
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 01:58:27
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] /* is inside a comment (VERI-1049) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:16)
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'TX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:32)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:63)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:34)
[EFX-0012 VERI-INFO] compiling module 'FIFO' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\RX_FIFO.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'ReadBusMultiplexer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:33)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:37)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:26)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:33)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 1 for port 'PWMOut' (VERI-1330) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:73)
[EFX-0011 VERI-WARNING] net 'SPITXInput[7]' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:30)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_HOLD' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[7]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:30)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[6]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:30)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[5]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:30)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[4]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:30)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:30)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:30)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:30)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[0]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:30)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 44 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 0, ed: 0, lv: 1, pw: 24.43
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port MainCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:5)
[EFX-0011 VERI-WARNING] Input/inout port CS is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0011 VERI-WARNING] Input/inout port SCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:7)
[EFX-0011 VERI-WARNING] Input/inout port MOSI is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:8)
[EFX-0011 VERI-WARNING] Input/inout port RST is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0011 VERI-WARNING] Found 5 warnings in the post-synthesis netlist. 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_IBUF        : 	5
[EFX-0000 INFO] EFX_OBUF        : 	5
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 01:58:59
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] /* is inside a comment (VERI-1049) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:16)
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'TX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:32)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:63)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:34)
[EFX-0012 VERI-INFO] compiling module 'FIFO' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\RX_FIFO.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'ReadBusMultiplexer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:33)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:37)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:26)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:33)
[EFX-0011 VERI-WARNING] actual bit length 4 differs from formal bit length 1 for port 'PWMOut' (VERI-1330) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:73)
[EFX-0011 VERI-WARNING] net 'SPITXInput[7]' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:30)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_HOLD' is tied to constant (=0).
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[7]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:30)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[6]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:30)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[5]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:30)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[4]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:30)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:30)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:30)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:30)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[0]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:30)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 44 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 0, ed: 0, lv: 1, pw: 24.43
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0011 VERI-WARNING] Input/inout port MainCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:5)
[EFX-0011 VERI-WARNING] Input/inout port CS is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0011 VERI-WARNING] Input/inout port SCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:7)
[EFX-0011 VERI-WARNING] Input/inout port MOSI is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:8)
[EFX-0011 VERI-WARNING] Input/inout port RST is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0011 VERI-WARNING] Found 5 warnings in the post-synthesis netlist. 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_IBUF        : 	5
[EFX-0000 INFO] EFX_OBUF        : 	5
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 02:01:27
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] /* is inside a comment (VERI-1049) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:16)
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0011 VERI-WARNING] net 'PWMOutputs[3]' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:14)
[EFX-0011 VERI-WARNING] net 'TransferComplete' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:26)
[EFX-0011 VERI-WARNING] net 'SPI_FIFO_Output[7]' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:31)
[EFX-0256 WARNING] The primary output port 'MISO' wire 'MISO' is not driven.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MISO' wire 'MISO' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MISO'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:10)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:14)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:14)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:14)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[0]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:14)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'TransferComplete'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:26)
[EFX-0200 WARNING] Removing redundant signal : SPIRXOutput[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0200 WARNING] Removing redundant signal : SPIRXOutput[6]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0200 WARNING] Removing redundant signal : SPIRXOutput[5]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0200 WARNING] Removing redundant signal : SPIRXOutput[4]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0200 WARNING] Removing redundant signal : SPIRXOutput[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0200 WARNING] Removing redundant signal : SPIRXOutput[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0200 WARNING] Removing redundant signal : SPIRXOutput[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0200 WARNING] Removing redundant signal : SPIRXOutput[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0200 WARNING] Removing redundant signal : SPITXInput[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:30)
[EFX-0200 WARNING] Removing redundant signal : SPITXInput[6]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:30)
[EFX-0200 WARNING] Removing redundant signal : SPITXInput[5]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:30)
[EFX-0200 WARNING] Removing redundant signal : SPITXInput[4]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:30)
[EFX-0200 WARNING] Removing redundant signal : SPITXInput[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:30)
[EFX-0200 WARNING] Removing redundant signal : SPITXInput[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:30)
[EFX-0200 WARNING] Removing redundant signal : SPITXInput[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:30)
[EFX-0200 WARNING] Removing redundant signal : SPITXInput[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:30)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPI_FIFO_Output[7]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:31)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPI_FIFO_Output[6]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:31)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPI_FIFO_Output[5]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:31)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPI_FIFO_Output[4]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:31)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[6]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[5]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[4]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 0, ed: 0, lv: 0, pw: 0.00
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port MainCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:5)
[EFX-0011 VERI-WARNING] Input/inout port CS is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0011 VERI-WARNING] Input/inout port SCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:7)
[EFX-0011 VERI-WARNING] Input/inout port MOSI is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:8)
[EFX-0011 VERI-WARNING] Input/inout port RST is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0011 VERI-WARNING] Found 5 warnings in the post-synthesis netlist. 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_IBUF        : 	5
[EFX-0000 INFO] EFX_OBUF        : 	5
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 02:01:52
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0010 VERI-ERROR] syntax error near ')' (VERI-1137) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:7)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 02:01:59
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'OnBoardLEDS', assumed default net type 'wire' (VERI-2561) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:10)
[EFX-0011 VERI-WARNING] /* is inside a comment (VERI-1049) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:16)
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0011 VERI-WARNING] expression size 4 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:10)
[EFX-0011 VERI-WARNING] net 'PWMOutputs[0]' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0011 VERI-WARNING] net 'TransferComplete' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:21)
[EFX-0011 VERI-WARNING] net 'SPI_FIFO_Output[7]' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:26)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[0]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'TransferComplete'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:21)
[EFX-0200 WARNING] Removing redundant signal : SPIRXOutput[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:24)
[EFX-0200 WARNING] Removing redundant signal : SPIRXOutput[6]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:24)
[EFX-0200 WARNING] Removing redundant signal : SPIRXOutput[5]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:24)
[EFX-0200 WARNING] Removing redundant signal : SPIRXOutput[4]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:24)
[EFX-0200 WARNING] Removing redundant signal : SPIRXOutput[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:24)
[EFX-0200 WARNING] Removing redundant signal : SPIRXOutput[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:24)
[EFX-0200 WARNING] Removing redundant signal : SPIRXOutput[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:24)
[EFX-0200 WARNING] Removing redundant signal : SPIRXOutput[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:24)
[EFX-0200 WARNING] Removing redundant signal : SPITXInput[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:25)
[EFX-0200 WARNING] Removing redundant signal : SPITXInput[6]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:25)
[EFX-0200 WARNING] Removing redundant signal : SPITXInput[5]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:25)
[EFX-0200 WARNING] Removing redundant signal : SPITXInput[4]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:25)
[EFX-0200 WARNING] Removing redundant signal : SPITXInput[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:25)
[EFX-0200 WARNING] Removing redundant signal : SPITXInput[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:25)
[EFX-0200 WARNING] Removing redundant signal : SPITXInput[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:25)
[EFX-0200 WARNING] Removing redundant signal : SPITXInput[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:25)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPI_FIFO_Output[7]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:26)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPI_FIFO_Output[6]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:26)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPI_FIFO_Output[5]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:26)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPI_FIFO_Output[4]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:26)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPI_FIFO_Output[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:26)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPI_FIFO_Output[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:26)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPI_FIFO_Output[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:26)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPI_FIFO_Output[0]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:26)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:27)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0674 INTERNAL ERROR] Logic synthesis failed.

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 02:02:54
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] /* is inside a comment (VERI-1049) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:16)
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0011 VERI-WARNING] net 'PWMOutputs[3]' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:14)
[EFX-0011 VERI-WARNING] net 'TransferComplete' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:26)
[EFX-0011 VERI-WARNING] net 'SPI_FIFO_Output[7]' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:31)
[EFX-0256 WARNING] The primary output port 'MISO' wire 'MISO' is not driven.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MISO' wire 'MISO' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MISO'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:10)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:14)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:14)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:14)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[0]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:14)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'TransferComplete'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:26)
[EFX-0200 WARNING] Removing redundant signal : SPIRXOutput[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0200 WARNING] Removing redundant signal : SPIRXOutput[6]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0200 WARNING] Removing redundant signal : SPIRXOutput[5]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0200 WARNING] Removing redundant signal : SPIRXOutput[4]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0200 WARNING] Removing redundant signal : SPIRXOutput[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0200 WARNING] Removing redundant signal : SPIRXOutput[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0200 WARNING] Removing redundant signal : SPIRXOutput[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0200 WARNING] Removing redundant signal : SPIRXOutput[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0200 WARNING] Removing redundant signal : SPITXInput[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:30)
[EFX-0200 WARNING] Removing redundant signal : SPITXInput[6]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:30)
[EFX-0200 WARNING] Removing redundant signal : SPITXInput[5]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:30)
[EFX-0200 WARNING] Removing redundant signal : SPITXInput[4]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:30)
[EFX-0200 WARNING] Removing redundant signal : SPITXInput[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:30)
[EFX-0200 WARNING] Removing redundant signal : SPITXInput[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:30)
[EFX-0200 WARNING] Removing redundant signal : SPITXInput[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:30)
[EFX-0200 WARNING] Removing redundant signal : SPITXInput[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:30)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPI_FIFO_Output[7]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:31)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPI_FIFO_Output[6]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:31)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPI_FIFO_Output[5]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:31)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPI_FIFO_Output[4]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:31)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[6]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[5]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[4]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 0, ed: 0, lv: 0, pw: 0.00
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port MainCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:5)
[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0011 VERI-WARNING] Input/inout port CS is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0011 VERI-WARNING] Input/inout port SCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:7)
[EFX-0011 VERI-WARNING] Input/inout port MOSI is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:8)
[EFX-0011 VERI-WARNING] Input/inout port RST is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0011 VERI-WARNING] Found 5 warnings in the post-synthesis netlist. 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_IBUF        : 	5
[EFX-0000 INFO] EFX_OBUF        : 	5
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 02:03:03
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] /* is inside a comment (VERI-1049) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:16)
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0011 VERI-WARNING] net 'PWMOutputs[3]' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:14)
[EFX-0011 VERI-WARNING] net 'TransferComplete' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:26)
[EFX-0011 VERI-WARNING] net 'SPI_FIFO_Output[7]' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:31)
[EFX-0256 WARNING] The primary output port 'MISO' wire 'MISO' is not driven.
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0256 WARNING] The primary output port 'MISO' wire 'MISO' is not driven.
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'MISO'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:10)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:14)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:14)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:14)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[0]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:14)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'TransferComplete'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:26)
[EFX-0200 WARNING] Removing redundant signal : SPIRXOutput[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0200 WARNING] Removing redundant signal : SPIRXOutput[6]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0200 WARNING] Removing redundant signal : SPIRXOutput[5]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0200 WARNING] Removing redundant signal : SPIRXOutput[4]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0200 WARNING] Removing redundant signal : SPIRXOutput[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0200 WARNING] Removing redundant signal : SPIRXOutput[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0200 WARNING] Removing redundant signal : SPIRXOutput[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0200 WARNING] Removing redundant signal : SPIRXOutput[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:29)
[EFX-0200 WARNING] Removing redundant signal : SPITXInput[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:30)
[EFX-0200 WARNING] Removing redundant signal : SPITXInput[6]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:30)
[EFX-0200 WARNING] Removing redundant signal : SPITXInput[5]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:30)
[EFX-0200 WARNING] Removing redundant signal : SPITXInput[4]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:30)
[EFX-0200 WARNING] Removing redundant signal : SPITXInput[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:30)
[EFX-0200 WARNING] Removing redundant signal : SPITXInput[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:30)
[EFX-0200 WARNING] Removing redundant signal : SPITXInput[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:30)
[EFX-0200 WARNING] Removing redundant signal : SPITXInput[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:30)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPI_FIFO_Output[7]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:31)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPI_FIFO_Output[6]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:31)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPI_FIFO_Output[5]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:31)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPI_FIFO_Output[4]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:31)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[6]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[5]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[4]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:32)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 0, ed: 0, lv: 0, pw: 0.00
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port MainCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:5)
[EFX-0011 VERI-WARNING] Input/inout port SCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:7)
[EFX-0011 VERI-WARNING] Input/inout port MOSI is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:8)
[EFX-0011 VERI-WARNING] Input/inout port RST is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0011 VERI-WARNING] Found 4 warnings in the post-synthesis netlist. 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_IBUF        : 	4
[EFX-0000 INFO] EFX_OBUF        : 	5
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 10:44:54
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0011 VERI-WARNING] /* is inside a comment (VERI-1049) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:17)
[EFX-0011 VERI-WARNING] /* is inside a comment (VERI-1049) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:44)
[EFX-0012 VERI-INFO] undeclared symbol 'SPIRST', assumed default net type 'wire' (VERI-2561) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:131)
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:3)
[EFX-0012 VERI-INFO] compiling module 'Main' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:81)
[EFX-0011 VERI-WARNING] tri0 is synthesized as pulldown : might cause synthesis - simulation differences (VERI-2118) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:96)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'TX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:32)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:63)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:34)
[EFX-0012 VERI-INFO] compiling module 'FIFO' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\RX_FIFO.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'ReadBusMultiplexer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:33)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:37)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:26)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:33)
[EFX-0011 VERI-WARNING] net '_Write' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:85)
[EFX-0011 VERI-WARNING] net 'SPIRST' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:131)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0266 INFO] Module Instance 'spislave' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'TX_SPI_FIFO' input pin 'DataIn[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_HOLD' is tied to constant (=0).
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:81)
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:81)
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:81)
[EFX-0200 WARNING] Removing redundant signal : _Read. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:84)
[EFX-0201 WARNING] Re-wiring to GND non-driven net '_Write'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:85)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPIRST'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:131)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "FIFO" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 12 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:13)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:13)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:13)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 0, ed: 0, lv: 0, pw: 0.00
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port MainCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0011 VERI-WARNING] Input/inout port CS is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:5)
[EFX-0011 VERI-WARNING] Input/inout port SCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:6)
[EFX-0011 VERI-WARNING] Input/inout port MOSI is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:7)
[EFX-0011 VERI-WARNING] Input/inout port RST is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:8)
[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0011 VERI-WARNING] Found 5 warnings in the post-synthesis netlist. 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_IBUF        : 	5
[EFX-0000 INFO] EFX_OBUF        : 	5
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 10:47:27
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'SPIRST', assumed default net type 'wire' (VERI-2561) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:50)
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:3)
[EFX-0012 VERI-INFO] compiling module 'Main' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0011 VERI-WARNING] tri0 is synthesized as pulldown : might cause synthesis - simulation differences (VERI-2118) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:16)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'TX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:32)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:63)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:34)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'ReadBusMultiplexer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:33)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:37)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:26)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:33)
[EFX-0011 VERI-WARNING] net '_Write' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0011 VERI-WARNING] net 'SPITXInput[7]' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0011 VERI-WARNING] net 'SPIRST' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:50)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0266 INFO] Module Instance 'spislave' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_HOLD' is tied to constant (=0).
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0201 WARNING] Re-wiring to GND non-driven net '_Write'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[7]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[6]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[5]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[4]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[0]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPIRST'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:50)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 12 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 0, ed: 0, lv: 0, pw: 0.00
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0011 VERI-WARNING] Input/inout port MainCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0011 VERI-WARNING] Input/inout port CS is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:5)
[EFX-0011 VERI-WARNING] Input/inout port SCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:6)
[EFX-0011 VERI-WARNING] Input/inout port MOSI is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:7)
[EFX-0011 VERI-WARNING] Input/inout port RST is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:8)
[EFX-0011 VERI-WARNING] Found 5 warnings in the post-synthesis netlist. 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_IBUF        : 	5
[EFX-0000 INFO] EFX_OBUF        : 	5
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 10:53:39
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'SPIRST', assumed default net type 'wire' (VERI-2561) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:55)
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:3)
[EFX-0012 VERI-INFO] compiling module 'Main' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0011 VERI-WARNING] tri0 is synthesized as pulldown : might cause synthesis - simulation differences (VERI-2118) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:15)
[EFX-0010 VERI-ERROR] if-condition does not match any sensitivity list edge (VERI-1167) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:21)
[EFX-0012 VERI-INFO] module 'Main' remains a black box due to errors in its contents (VERI-1073) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0012 VERI-INFO] module 'PWM_IO_Expander' remains a black box due to errors in its contents (VERI-1073) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:3)
[EFX-0021 ERROR] Elaboration of module 'PWM_IO_Expander' failed. Please check previous error messages.

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 10:54:04
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'SPIRST', assumed default net type 'wire' (VERI-2561) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:55)
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:3)
[EFX-0012 VERI-INFO] compiling module 'Main' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0010 VERI-ERROR] if-condition does not match any sensitivity list edge (VERI-1167) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:21)
[EFX-0012 VERI-INFO] module 'Main' remains a black box due to errors in its contents (VERI-1073) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0012 VERI-INFO] module 'PWM_IO_Expander' remains a black box due to errors in its contents (VERI-1073) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:3)
[EFX-0021 ERROR] Elaboration of module 'PWM_IO_Expander' failed. Please check previous error messages.

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 10:54:42
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'SPIRST', assumed default net type 'wire' (VERI-2561) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:55)
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:3)
[EFX-0012 VERI-INFO] compiling module 'Main' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'TX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:32)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:63)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:34)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'ReadBusMultiplexer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:33)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:37)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:26)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:33)
[EFX-0011 VERI-WARNING] net '_Write' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0011 VERI-WARNING] net 'SPITXInput[7]' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0011 VERI-WARNING] net 'SPIRST' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:55)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0266 INFO] Module Instance 'spislave' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_HOLD' is tied to constant (=0).
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0201 WARNING] Re-wiring to GND non-driven net '_Write'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[7]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[6]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[5]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[4]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[0]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0200 WARNING] Removing redundant signal : NewAddress[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0200 WARNING] Removing redundant signal : NewAddress[6]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0200 WARNING] Removing redundant signal : NewAddress[5]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0200 WARNING] Removing redundant signal : NewAddress[4]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0200 WARNING] Removing redundant signal : NewAddress[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0200 WARNING] Removing redundant signal : NewAddress[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0200 WARNING] Removing redundant signal : NewAddress[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0200 WARNING] Removing redundant signal : NewAddress[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPIRST'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:55)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 12 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 0, ed: 0, lv: 0, pw: 0.00
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port MainCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0011 VERI-WARNING] Input/inout port CS is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:5)
[EFX-0011 VERI-WARNING] Input/inout port SCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:6)
[EFX-0011 VERI-WARNING] Input/inout port MOSI is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:7)
[EFX-0011 VERI-WARNING] Input/inout port RST is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:8)
[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0011 VERI-WARNING] Found 5 warnings in the post-synthesis netlist. 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_IBUF        : 	5
[EFX-0000 INFO] EFX_OBUF        : 	5
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 10:55:32
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:3)
[EFX-0012 VERI-INFO] compiling module 'Main' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'TX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:32)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:63)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:34)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0011 VERI-WARNING] net '_Write' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0011 VERI-WARNING] net 'SPITXInput[7]' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0266 INFO] Module Instance 'spislave' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[7]' is tied to constant (=0).
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0201 WARNING] Re-wiring to GND non-driven net '_Write'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[7]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[6]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[5]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[4]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[0]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0200 WARNING] Removing redundant signal : NewAddress[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0200 WARNING] Removing redundant signal : NewAddress[6]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0200 WARNING] Removing redundant signal : NewAddress[5]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0200 WARNING] Removing redundant signal : NewAddress[4]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0200 WARNING] Removing redundant signal : NewAddress[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0200 WARNING] Removing redundant signal : NewAddress[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0200 WARNING] Removing redundant signal : NewAddress[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0200 WARNING] Removing redundant signal : NewAddress[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 12 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:13)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 0, ed: 0, lv: 0, pw: 0.00
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port MainCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0011 VERI-WARNING] Input/inout port CS is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:5)
[EFX-0011 VERI-WARNING] Input/inout port SCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:6)
[EFX-0011 VERI-WARNING] Input/inout port MOSI is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:7)
[EFX-0011 VERI-WARNING] Input/inout port RST is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:8)
[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0011 VERI-WARNING] Found 5 warnings in the post-synthesis netlist. 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_IBUF        : 	5
[EFX-0000 INFO] EFX_OBUF        : 	5
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 10:55:46
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:3)
[EFX-0012 VERI-INFO] compiling module 'Main' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'TX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:32)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:63)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:34)
[EFX-0011 VERI-WARNING] net '_Write' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0011 VERI-WARNING] net 'SPITXInput[7]' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0266 INFO] Module Instance 'spislave' input pin '_RST' is tied to constant (=1).
[EFX-0200 WARNING] Removing redundant signal : CLK. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0201 WARNING] Re-wiring to GND non-driven net '_Write'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[7]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[6]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[5]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[4]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[0]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:10)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[6]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:10)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[5]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:10)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[4]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:10)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:10)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:10)
[EFX-0200 WARNING] Removing redundant signal : AddressBus[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:10)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 12 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:13)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 0, ed: 0, lv: 0, pw: 0.00
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port MainCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0011 VERI-WARNING] Input/inout port CS is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:5)
[EFX-0011 VERI-WARNING] Input/inout port SCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:6)
[EFX-0011 VERI-WARNING] Input/inout port MOSI is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:7)
[EFX-0011 VERI-WARNING] Input/inout port RST is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:8)
[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0011 VERI-WARNING] Found 5 warnings in the post-synthesis netlist. 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_IBUF        : 	5
[EFX-0000 INFO] EFX_OBUF        : 	5
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 10:57:15
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] undeclared symbol 'SPIRST', assumed default net type 'wire' (VERI-2561) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:55)
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:3)
[EFX-0012 VERI-INFO] compiling module 'Main' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'TX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:32)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:63)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:34)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'ReadBusMultiplexer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:33)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:37)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:26)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:33)
[EFX-0011 VERI-WARNING] net '_Write' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0011 VERI-WARNING] net 'SPITXInput[7]' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0011 VERI-WARNING] net 'SPIRST' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:55)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0266 INFO] Module Instance 'spislave' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_HOLD' is tied to constant (=0).
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0201 WARNING] Re-wiring to GND non-driven net '_Write'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[7]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[6]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[5]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[4]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[0]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0200 WARNING] Removing redundant signal : NewAddress[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0200 WARNING] Removing redundant signal : NewAddress[6]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0200 WARNING] Removing redundant signal : NewAddress[5]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0200 WARNING] Removing redundant signal : NewAddress[4]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0200 WARNING] Removing redundant signal : NewAddress[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0200 WARNING] Removing redundant signal : NewAddress[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0200 WARNING] Removing redundant signal : NewAddress[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0200 WARNING] Removing redundant signal : NewAddress[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPIRST'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:55)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 12 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 0, ed: 0, lv: 0, pw: 0.00
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port MainCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0011 VERI-WARNING] Input/inout port CS is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:5)
[EFX-0011 VERI-WARNING] Input/inout port SCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:6)
[EFX-0011 VERI-WARNING] Input/inout port MOSI is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:7)
[EFX-0011 VERI-WARNING] Input/inout port RST is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:8)
[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0011 VERI-WARNING] Found 5 warnings in the post-synthesis netlist. 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_IBUF        : 	5
[EFX-0000 INFO] EFX_OBUF        : 	5
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 11:00:12
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:3)
[EFX-0012 VERI-INFO] compiling module 'Main' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'TX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:32)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:63)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:34)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'ReadBusMultiplexer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:33)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:37)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:26)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:33)
[EFX-0011 VERI-WARNING] net '_Write' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0011 VERI-WARNING] net 'SPITXInput[7]' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0266 INFO] Module Instance 'spislave' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_RST' is tied to constant (=1).
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0201 WARNING] Re-wiring to GND non-driven net '_Write'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[7]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[6]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[5]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[4]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[0]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0200 WARNING] Removing redundant signal : NewAddress[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0200 WARNING] Removing redundant signal : NewAddress[6]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0200 WARNING] Removing redundant signal : NewAddress[5]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0200 WARNING] Removing redundant signal : NewAddress[4]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0200 WARNING] Removing redundant signal : NewAddress[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0200 WARNING] Removing redundant signal : NewAddress[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0200 WARNING] Removing redundant signal : NewAddress[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0200 WARNING] Removing redundant signal : NewAddress[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 28 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:13)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 0, ed: 0, lv: 1, pw: 23.43
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0011 VERI-WARNING] Input/inout port MainCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0011 VERI-WARNING] Input/inout port CS is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:5)
[EFX-0011 VERI-WARNING] Input/inout port SCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:6)
[EFX-0011 VERI-WARNING] Input/inout port MOSI is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:7)
[EFX-0011 VERI-WARNING] Input/inout port RST is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:8)
[EFX-0011 VERI-WARNING] Found 5 warnings in the post-synthesis netlist. 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_IBUF        : 	5
[EFX-0000 INFO] EFX_OBUF        : 	5
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 11:02:48
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:3)
[EFX-0012 VERI-INFO] compiling module 'Main' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'TX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:32)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:63)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:34)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'ReadBusMultiplexer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:33)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:37)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:26)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:33)
[EFX-0011 VERI-WARNING] net '_Write' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0011 VERI-WARNING] net 'SPITXInput[7]' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0266 INFO] Module Instance 'spislave' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_RST' is tied to constant (=1).
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0201 WARNING] Re-wiring to GND non-driven net '_Write'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[7]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[6]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[5]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[4]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[0]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0200 WARNING] Removing redundant signal : NewAddress[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0200 WARNING] Removing redundant signal : NewAddress[6]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0200 WARNING] Removing redundant signal : NewAddress[5]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0200 WARNING] Removing redundant signal : NewAddress[4]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0200 WARNING] Removing redundant signal : NewAddress[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0200 WARNING] Removing redundant signal : NewAddress[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0200 WARNING] Removing redundant signal : NewAddress[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0200 WARNING] Removing redundant signal : NewAddress[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 28 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:13)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 0, ed: 0, lv: 1, pw: 23.43
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port MainCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0011 VERI-WARNING] Input/inout port CS is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:5)
[EFX-0011 VERI-WARNING] Input/inout port SCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:6)
[EFX-0011 VERI-WARNING] Input/inout port MOSI is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:7)
[EFX-0011 VERI-WARNING] Input/inout port RST is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:8)
[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0011 VERI-WARNING] Found 5 warnings in the post-synthesis netlist. 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_IBUF        : 	5
[EFX-0000 INFO] EFX_OBUF        : 	5
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 11:07:34
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0012 VERI-INFO] compiling module 'Main' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'TX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:32)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:63)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:34)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'ReadBusMultiplexer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:33)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:37)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:26)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:33)
[EFX-0011 VERI-WARNING] net '_Write' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0011 VERI-WARNING] net 'SPITXInput[7]' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0266 INFO] Module Instance 'spislave' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_RST' is tied to constant (=1).
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0201 WARNING] Re-wiring to GND non-driven net '_Write'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[7]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[6]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[5]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[4]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[0]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0200 WARNING] Removing redundant signal : NewAddress[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0200 WARNING] Removing redundant signal : NewAddress[6]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0200 WARNING] Removing redundant signal : NewAddress[5]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0200 WARNING] Removing redundant signal : NewAddress[4]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0200 WARNING] Removing redundant signal : NewAddress[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0200 WARNING] Removing redundant signal : NewAddress[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0200 WARNING] Removing redundant signal : NewAddress[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0200 WARNING] Removing redundant signal : NewAddress[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 28 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:14)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 0, ed: 0, lv: 1, pw: 23.43
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port MainCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:5)
[EFX-0011 VERI-WARNING] Input/inout port CS is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:6)
[EFX-0011 VERI-WARNING] Input/inout port SCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:7)
[EFX-0011 VERI-WARNING] Input/inout port MOSI is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:8)
[EFX-0011 VERI-WARNING] Input/inout port RST is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:9)
[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0011 VERI-WARNING] Found 5 warnings in the post-synthesis netlist. 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_IBUF        : 	5
[EFX-0000 INFO] EFX_OBUF        : 	5
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 11:16:37
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0012 VERI-INFO] compiling module 'Main' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'TX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:32)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:63)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:34)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'ReadBusMultiplexer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:33)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:37)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:26)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:33)
[EFX-0011 VERI-WARNING] net '_Write' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0011 VERI-WARNING] net 'SPITXInput[7]' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0266 INFO] Module Instance 'spislave' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_RST' is tied to constant (=1).
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0201 WARNING] Re-wiring to GND non-driven net '_Write'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[7]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[6]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[5]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[4]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[0]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0200 WARNING] Removing redundant signal : NewAddress[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0200 WARNING] Removing redundant signal : NewAddress[6]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0200 WARNING] Removing redundant signal : NewAddress[5]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0200 WARNING] Removing redundant signal : NewAddress[4]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0200 WARNING] Removing redundant signal : NewAddress[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0200 WARNING] Removing redundant signal : NewAddress[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0200 WARNING] Removing redundant signal : NewAddress[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0200 WARNING] Removing redundant signal : NewAddress[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 28 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:14)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 0, ed: 0, lv: 1, pw: 23.43
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0011 VERI-WARNING] Input/inout port MainCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:5)
[EFX-0011 VERI-WARNING] Input/inout port CS is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:6)
[EFX-0011 VERI-WARNING] Input/inout port SCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:7)
[EFX-0011 VERI-WARNING] Input/inout port MOSI is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:8)
[EFX-0011 VERI-WARNING] Input/inout port RST is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:9)
[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0011 VERI-WARNING] Found 5 warnings in the post-synthesis netlist. 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_IBUF        : 	5
[EFX-0000 INFO] EFX_OBUF        : 	5
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 11:23:08
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0012 VERI-INFO] compiling module 'Main' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'TX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:32)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:63)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:34)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'ReadBusMultiplexer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:33)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:37)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:26)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:33)
[EFX-0011 VERI-WARNING] net '_Write' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0011 VERI-WARNING] net 'SPITXInput[7]' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0266 INFO] Module Instance 'spislave' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_RST' is tied to constant (=1).
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0201 WARNING] Re-wiring to GND non-driven net '_Write'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[7]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[6]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[5]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[4]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[0]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0200 WARNING] Removing redundant signal : NewAddress[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0200 WARNING] Removing redundant signal : NewAddress[6]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0200 WARNING] Removing redundant signal : NewAddress[5]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0200 WARNING] Removing redundant signal : NewAddress[4]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0200 WARNING] Removing redundant signal : NewAddress[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0200 WARNING] Removing redundant signal : NewAddress[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0200 WARNING] Removing redundant signal : NewAddress[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0200 WARNING] Removing redundant signal : NewAddress[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 28 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:14)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 0, ed: 0, lv: 1, pw: 23.43
[EFX-0000 INFO] ... LUT mapping end (Real time : 1s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0687 WARNING] 'syn_preserve' or 'syn_keep' attribute on net 'MainCLK_2' is transferred to primary I/O net 'MainCLK~MainCLK'.
[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0011 VERI-WARNING] Input/inout port MainCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:5)
[EFX-0011 VERI-WARNING] Input/inout port CS is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:6)
[EFX-0011 VERI-WARNING] Input/inout port SCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:7)
[EFX-0011 VERI-WARNING] Input/inout port MOSI is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:8)
[EFX-0011 VERI-WARNING] Input/inout port RST is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:9)
[EFX-0011 VERI-WARNING] Found 5 warnings in the post-synthesis netlist. 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_IBUF        : 	5
[EFX-0000 INFO] EFX_OBUF        : 	5
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 11:24:03
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0012 VERI-INFO] compiling module 'Main' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'TX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:32)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:63)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:34)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'ReadBusMultiplexer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:33)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:37)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:26)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:33)
[EFX-0011 VERI-WARNING] net '_Write' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0011 VERI-WARNING] net 'SPITXInput[7]' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0266 INFO] Module Instance 'spislave' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_RST' is tied to constant (=1).
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0201 WARNING] Re-wiring to GND non-driven net '_Write'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[7]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[6]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[5]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[4]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[0]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0200 WARNING] Removing redundant signal : NewAddress[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0200 WARNING] Removing redundant signal : NewAddress[6]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0200 WARNING] Removing redundant signal : NewAddress[5]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0200 WARNING] Removing redundant signal : NewAddress[4]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0200 WARNING] Removing redundant signal : NewAddress[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0200 WARNING] Removing redundant signal : NewAddress[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0200 WARNING] Removing redundant signal : NewAddress[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0200 WARNING] Removing redundant signal : NewAddress[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 28 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:14)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 0, ed: 0, lv: 1, pw: 24.43
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0687 WARNING] 'syn_preserve' or 'syn_keep' attribute on net 'CLK' is transferred to primary I/O net 'MainCLK~MainCLK'.
[EFX-0011 VERI-WARNING] Input/inout port CS is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:6)
[EFX-0011 VERI-WARNING] Input/inout port SCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:7)
[EFX-0011 VERI-WARNING] Input/inout port MOSI is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:8)
[EFX-0011 VERI-WARNING] Input/inout port RST is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:9)
[EFX-0011 VERI-WARNING] Net MainCLK_2 is dangling. (VDB-8009) 
[EFX-0011 VERI-WARNING] Found 5 warnings in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_LUT4        : 	1
[EFX-0000 INFO] EFX_IBUF        : 	5
[EFX-0000 INFO] EFX_OBUF        : 	5
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)

///////////////////////////////////
// Efinity Synthesis Started 
// Dec 29, 2025 11:26:48
///////////////////////////////////

[EFX-0012 VERI-INFO] default VHDL library search path is now "C:/Efinity/2025.1/sim_models/vhdl/packages/vhdl_2008" (VHDL-1504) 
[EFX-0012 VERI-INFO] compiling module 'PWM_IO_Expander' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:4)
[EFX-0012 VERI-INFO] compiling module 'Main' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0012 VERI-INFO] compiling module 'SPI_Slave' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SPI_Slave.v:1)
[EFX-0012 VERI-INFO] compiling module 'RX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'TX_SPI_Shift_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:32)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:63)
[EFX-0012 VERI-INFO] compiling module 'SCLK_Counter' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:1)
[EFX-0011 VERI-WARNING] expression size 5 truncated to fit in target size 4 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\SCLK_Counter.v:34)
[EFX-0012 VERI-INFO] compiling module 'AddressPointer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressSystem.v:1)
[EFX-0012 VERI-INFO] compiling module 'PWMRegister' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_Register.v:10)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=0)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'N_Bit_Register' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\N_Register.v:1)
[EFX-0012 VERI-INFO] compiling module 'ReadBusMultiplexer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:33)
[EFX-0011 VERI-WARNING] expression size 32 truncated to fit in target size 1 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:37)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=1)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=2)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=3)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=4)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'AddressableRegister(AddressValue=5)' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\AddressableRegister.v:1)
[EFX-0012 VERI-INFO] compiling module 'Timer' (VERI-1018) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:2)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:26)
[EFX-0011 VERI-WARNING] expression size 17 truncated to fit in target size 16 (VERI-1209) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Timer.v:33)
[EFX-0011 VERI-WARNING] net '_Write' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0011 VERI-WARNING] net 'SPITXInput[7]' does not have a driver (VDB-1002) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0000 INFO] ... Setting Synthesis Option: mode=speed
[EFX-0012 VERI-INFO] compiling module 'EFX_ADD' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:8)
[EFX-0012 VERI-INFO] compiling module 'EFX_FF' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:21)
[EFX-0012 VERI-INFO] compiling module 'EFX_COMB4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:38)
[EFX-0012 VERI-INFO] compiling module 'EFX_GBUFCE' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:48)
[EFX-0012 VERI-INFO] compiling module 'EFX_LUT4' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:57)
[EFX-0012 VERI-INFO] compiling module 'EFX_MULT' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:65)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP48' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:100)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP24' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:156)
[EFX-0012 VERI-INFO] compiling module 'EFX_DSP12' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:209)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_4K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:262)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:322)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM_5K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:394)
[EFX-0012 VERI-INFO] compiling module 'RAMB5' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:499)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM_10K' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:561)
[EFX-0012 VERI-INFO] compiling module 'EFX_RAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:653)
[EFX-0012 VERI-INFO] compiling module 'EFX_DPRAM10' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:754)
[EFX-0012 VERI-INFO] compiling module 'EFX_SRL8' (VERI-1018) (C:/Efinity/2025.1/sim_models/maplib/efinix_maplib.v:884)
[EFX-0000 INFO] ... Pre-synthesis checks begin
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:10)
[EFX-0200 WARNING] Removing redundant signal : i[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0200 WARNING] Removing redundant signal : i[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Shift_Register.v:42)
[EFX-0266 INFO] Module Instance 'spislave' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin '_RST' is tied to constant (=1).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[0]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[1]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[2]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[3]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[4]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[5]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[6]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'AddressPtr' input pin 'NewAddress[7]' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_HOLD' is tied to constant (=0).
[EFX-0266 INFO] Module Instance 'FirstRegister' input pin '_RST' is tied to constant (=1).
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0200 WARNING] Removing redundant signal : PWMOutputs[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:3)
[EFX-0201 WARNING] Re-wiring to GND non-driven net '_Write'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:6)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[7]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[6]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[5]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[4]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[2]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[1]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'SPITXInput[0]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:9)
[EFX-0200 WARNING] Removing redundant signal : NewAddress[7]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0200 WARNING] Removing redundant signal : NewAddress[6]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0200 WARNING] Removing redundant signal : NewAddress[5]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0200 WARNING] Removing redundant signal : NewAddress[4]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0200 WARNING] Removing redundant signal : NewAddress[3]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0200 WARNING] Removing redundant signal : NewAddress[2]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0200 WARNING] Removing redundant signal : NewAddress[1]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0200 WARNING] Removing redundant signal : NewAddress[0]. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\Main.v:12)
[EFX-0000 INFO] ... Pre-synthesis checks end (Real time : 0s)
[EFX-0000 INFO] ... NameSpace init begin
[EFX-0000 INFO] ... NameSpace init end (Real time : 0s)
[EFX-0000 INFO] ... Mapping design "PWM_IO_Expander"
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "RX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "TX_SPI_Shift_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SCLK_Counter" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "SPI_Slave" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressPointer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "N_Bit_Register" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "ReadBusMultiplexer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=0)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=1)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=2)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=3)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=4)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "AddressableRegister(AddressValue=5)" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Timer" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWMRegister" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" begin
[EFX-0000 INFO] ... Hierarchical pre-synthesis "Main" end (Real time : 0s)
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" begin
[EFX-0000 INFO] ... Clock Enable Synthesis Performed on 28 flops.
[EFX-0000 INFO] ... Hierarchical pre-synthesis "PWM_IO_Expander" end (Real time : 0s)
[EFX-0201 WARNING] Re-wiring to GND non-driven net 'PWMOutputs[3]'. (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:14)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Flat synthesis begin
[EFX-0000 INFO] ... Flat synthesis end (Real time : 0s)
[EFX-0000 INFO] ... Flat optimizations begin
[EFX-0000 INFO] ... Flat optimizations end (Real time : 0s)
[EFX-0000 INFO] ... Check and break combinational loops begin
[EFX-0000 INFO] ... Check and break combinational loops end (Real time : 0s)
[EFX-0000 INFO] ... Setup for logic synthesis begin
[EFX-0000 INFO] ... Setup for logic synthesis end (Real time : 0s)
[EFX-0000 INFO] ... LUT mapping begin
[EFX-0000 INFO] ... LS, strategy: 3, nd: 0, ed: 0, lv: 1, pw: 23.43
[EFX-0000 INFO] ... LUT mapping end (Real time : 0s)
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation begin
[EFX-0000 INFO] ... Post-synthesis Verific netlist creation end (Real time : 0s)
[EFX-0687 WARNING] 'syn_preserve' or 'syn_keep' attribute on net 'MainCLK_2' is transferred to primary I/O net 'MainCLK~MainCLK'.
[EFX-0011 VERI-WARNING] Input/inout port MainCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:5)
[EFX-0011 VERI-WARNING] Input/inout port CS is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:6)
[EFX-0011 VERI-WARNING] Input/inout port SCLK is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:7)
[EFX-0011 VERI-WARNING] Input/inout port MOSI is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:8)
[EFX-0011 VERI-WARNING] Input/inout port RST is unconnected and will be removed. (VDB-8003) (C:\Users\Timothy Marchant\.efinity\project\PWM_IO_Expander\PWM_IO_Expander.v:9)
[EFX-0010 VERI-ERROR] Post-synthesis netlist has only vcc and gnd nets because all logic is eliminated. Legal, but will cause router to crash. (VDB-9009) 
[EFX-0011 VERI-WARNING] Found 5 warnings in the post-synthesis netlist. 
[EFX-0010 VERI-ERROR] Found 1 errors in the post-synthesis netlist. 
[EFX-0000 INFO] Resource Summary 
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] EFX_IBUF        : 	5
[EFX-0000 INFO] EFX_OBUF        : 	5
[EFX-0000 INFO] =============================== 
[EFX-0000 INFO] ... Post-Map Verilog Writer begin
[EFX-0000 INFO] ... Post-Map Verilog Writer end (Real time : 0s)
