C:/Users/user/Desktop/3D/PA3/Templates/Part3/reg_EX_MEM.v {1 {vlog -work work -stats=none C:/Users/user/Desktop/3D/PA3/Templates/Part3/reg_EX_MEM.v
Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
-- Compiling module reg_EX_MEM

Top level modules:
	reg_EX_MEM

} {} {}} C:/Users/user/Desktop/3D/PA3/Templates/Part3/Adder.v {1 {vlog -work work -stats=none C:/Users/user/Desktop/3D/PA3/Templates/Part3/Adder.v
Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
-- Compiling module Adder

Top level modules:
	Adder

} {} {}} C:/Users/user/Desktop/3D/PA3/Templates/Part3/RF.v {1 {vlog -work work -stats=none C:/Users/user/Desktop/3D/PA3/Templates/Part3/RF.v
Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
-- Compiling module RF

Top level modules:
	RF

} {} {}} C:/Users/user/Desktop/3D/PA3/Templates/Part3/ALU_contral.v {1 {vlog -work work -stats=none C:/Users/user/Desktop/3D/PA3/Templates/Part3/ALU_contral.v
Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
-- Compiling module ALU_control

Top level modules:
	ALU_control

} {} {}} C:/Users/user/Desktop/3D/PA3/Templates/Part3/reg_ID_EX.v {1 {vlog -work work -stats=none C:/Users/user/Desktop/3D/PA3/Templates/Part3/reg_ID_EX.v
Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
-- Compiling module reg_ID_EX

Top level modules:
	reg_ID_EX

} {} {}} C:/Users/user/Desktop/3D/PA3/Templates/Part3/IM.v {1 {vlog -work work -stats=none C:/Users/user/Desktop/3D/PA3/Templates/Part3/IM.v
Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
-- Compiling module IM

Top level modules:
	IM

} {} {}} C:/Users/user/Desktop/3D/PA3/Templates/Part3/reg_IF_ID.v {1 {vlog -work work -stats=none C:/Users/user/Desktop/3D/PA3/Templates/Part3/reg_IF_ID.v
Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
-- Compiling module reg_IF_ID

Top level modules:
	reg_IF_ID

} {} {}} C:/Users/user/Desktop/3D/PA3/Templates/Part3/DM.v {1 {vlog -work work -stats=none C:/Users/user/Desktop/3D/PA3/Templates/Part3/DM.v
Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
-- Compiling module DM

Top level modules:
	DM

} {} {}} C:/Users/user/Desktop/3D/PA3/Templates/Part3/control.v {1 {vlog -work work -stats=none C:/Users/user/Desktop/3D/PA3/Templates/Part3/control.v
Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
-- Compiling module control

Top level modules:
	control

} {} {}} C:/Users/user/Desktop/3D/PA3/Templates/Part3/forwarding_unit.v {1 {vlog -work work -stats=none C:/Users/user/Desktop/3D/PA3/Templates/Part3/forwarding_unit.v
Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
-- Compiling module forwarding_unit

Top level modules:
	forwarding_unit

} {} {}} C:/Users/user/Desktop/3D/PA3/Templates/Part3/FinalCPU.v {1 {vlog -work work -stats=none C:/Users/user/Desktop/3D/PA3/Templates/Part3/FinalCPU.v
Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
-- Compiling module FinalCPU

Top level modules:
	FinalCPU

} {} {}} C:/Users/user/Desktop/3D/PA3/Templates/Part3/ALU.v {1 {vlog -work work -stats=none C:/Users/user/Desktop/3D/PA3/Templates/Part3/ALU.v
Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
-- Compiling module ALU

Top level modules:
	ALU

} {} {}} C:/Users/user/Desktop/3D/PA3/Templates/Part3/reg_MEM_WB.v {1 {vlog -work work -stats=none C:/Users/user/Desktop/3D/PA3/Templates/Part3/reg_MEM_WB.v
Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
-- Compiling module reg_MEM_WB

Top level modules:
	reg_MEM_WB

} {} {}} C:/Users/user/Desktop/3D/PA3/Templates/Part3/hazard_detection_unit.v {1 {vlog -work work -stats=none C:/Users/user/Desktop/3D/PA3/Templates/Part3/hazard_detection_unit.v
Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
-- Compiling module hazard_detection_unit

Top level modules:
	hazard_detection_unit

} {} {}} C:/Users/user/Desktop/3D/PA3/Templates/Part3/tb_FinalCPU.v {1 {vlog -work work -stats=none C:/Users/user/Desktop/3D/PA3/Templates/Part3/tb_FinalCPU.v
Model Technology ModelSim - Intel FPGA Edition vlog 2021.1 Compiler 2021.02 Feb  3 2021
-- Compiling module tb_FinalCPU

Top level modules:
	tb_FinalCPU

} {} {}}
