Vivado Simulator 2016.1
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2016.1/bin/unwrapped/win64.o/xelab.exe -wto a4889979cde44a7f95ad49808b91564a --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot Trafik1_func_synth xil_defaultlib.Trafik1 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.sffsrce_fdre
Compiling module unisims_ver.FDRE
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.Trafik1
Compiling module xil_defaultlib.glbl
Built simulation snapshot Trafik1_func_synth
