// Seed: 3365808027
module module_0 (
    input wor id_0,
    input tri1 id_1,
    output supply0 id_2,
    output uwire id_3,
    output wire id_4,
    output wand id_5,
    inout tri0 id_6,
    output supply0 id_7,
    input supply0 id_8,
    output wire id_9
);
  assign #1 id_5 = id_6;
  assign id_2 = 1;
endmodule
module module_1 (
    input supply0 id_0,
    input uwire id_1,
    input logic id_2,
    output wire id_3,
    input tri0 id_4,
    output tri id_5,
    input wand id_6,
    input tri0 id_7,
    output wand id_8,
    inout supply0 id_9,
    output logic id_10,
    output tri1 id_11,
    input tri id_12,
    output wor id_13,
    input tri1 id_14
);
  module_0(
      id_0, id_6, id_11, id_13, id_9, id_11, id_9, id_5, id_1, id_5
  );
  initial begin
    id_10 <= id_2;
  end
endmodule
