$date
	Thu Nov 21 04:47:08 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_native_memory_interface $end
$var wire 1 ! mem_ready $end
$var wire 32 " mem_rdata [31:0] $end
$var wire 32 # SPI_DATA_OUT [31:0] $end
$var wire 8 $ SPI_CTRL [7:0] $end
$var wire 32 % SPI_BITRATE [31:0] $end
$var reg 32 & SPI_DATA_IN [31:0] $end
$var reg 1 ' clk $end
$var reg 32 ( cpu_addr [31:0] $end
$var reg 1 ) cpu_instr $end
$var reg 1 * cpu_valid $end
$var reg 32 + cpu_wdata [31:0] $end
$var reg 4 , cpu_wstrb [3:0] $end
$var reg 1 - rst $end
$scope module uut $end
$var wire 32 . SPI_DATA_IN [31:0] $end
$var wire 1 ' clk $end
$var wire 32 / cpu_addr [31:0] $end
$var wire 1 ) cpu_instr $end
$var wire 1 * cpu_valid $end
$var wire 32 0 cpu_wdata [31:0] $end
$var wire 4 1 cpu_wstrb [3:0] $end
$var wire 1 - rst $end
$var parameter 32 2 ADDR_SPI_BITRATE $end
$var parameter 32 3 ADDR_SPI_CTRL $end
$var parameter 32 4 ADDR_SPI_DATA_IN $end
$var parameter 32 5 ADDR_SPI_DATA_OUT $end
$var reg 32 6 SPI_BITRATE [31:0] $end
$var reg 8 7 SPI_CTRL [7:0] $end
$var reg 32 8 SPI_DATA_OUT [31:0] $end
$var reg 32 9 mem_rdata [31:0] $end
$var reg 1 ! mem_ready $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100001 5
b100010 4
b100011 3
b100000 2
$end
#0
$dumpvars
b0 9
b0 8
b0 7
b0 6
b0 1
b0 0
b0 /
b10100101101001011010010110100101 .
1-
b0 ,
b0 +
0*
0)
b0 (
0'
b10100101101001011010010110100101 &
b0 %
b0 $
b0 #
b0 "
0!
$end
#5000
1'
#10000
0'
#15000
1'
#20000
0'
0-
#25000
1'
#30000
0'
1*
b1111 ,
b1111 1
b10010001101000101011001111000 +
b10010001101000101011001111000 0
b100000 (
b100000 /
#35000
1!
b10010001101000101011001111000 %
b10010001101000101011001111000 6
1'
#40000
0'
0*
#45000
0!
1'
#50000
0'
1*
b1100 ,
b1100 1
b10000111011001010100001100100001 +
b10000111011001010100001100100001 0
#55000
1!
b10000111011001010101011001111000 %
b10000111011001010101011001111000 6
1'
#60000
0'
0*
#65000
0!
1'
#70000
0'
1*
b0 ,
b0 1
#75000
1!
b10000111011001010101011001111000 "
b10000111011001010101011001111000 9
1'
#80000
0'
0*
#85000
0!
1'
#90000
0'
1*
b11 ,
b11 1
b100001 (
b100001 /
#95000
1!
b100001100100001 #
b100001100100001 8
1'
#100000
0'
0*
#105000
0!
1'
#110000
0'
1*
b0 ,
b0 1
#115000
1!
b100001100100001 "
b100001100100001 9
1'
#120000
0'
0*
#125000
0!
1'
#130000
0'
1*
b1 ,
b1 1
b11111111 +
b11111111 0
b100011 (
b100011 /
#135000
1!
b11111111 $
b11111111 7
1'
#140000
0'
0*
#145000
0!
1'
#150000
0'
1*
b0 ,
b0 1
#155000
1!
b11111111 "
b11111111 9
1'
#160000
0'
0*
#165000
0!
1'
#170000
0'
#175000
1'
#180000
0'
#185000
1'
#190000
0'
#195000
1'
#200000
0'
#205000
1'
#210000
0'
