module bai9(A,B,C,D,E,Y);
input A,B,C,D,E;
output Y;
assign=(C&B)|(C&D)|(E&B)|(E&D)|(C&B&D&E);
endmodule
module TB_bai9(a,b,c,d,e,y);
reg a,b,c,d,e;
wire y;
intial
begin
B=1;C=1;
#100
D=1;C=1;
#100
E=1;B=1;
#100
E=1;D=1;
#100
B=1;C=1;
D=1;E=1;
#2000 $finish;
end
bai9 D(.A(a),.B(b),.C(c),.D(d),.E(e),.Y(y));
endmodule
