multiline_comment|/* radeon_drm.h -- Public header for the radeon driver -*- linux-c -*-&n; *&n; * Copyright 2000 Precision Insight, Inc., Cedar Park, Texas.&n; * Copyright 2000 VA Linux Systems, Inc., Fremont, California.&n; * All rights reserved.&n; *&n; * Permission is hereby granted, free of charge, to any person obtaining a&n; * copy of this software and associated documentation files (the &quot;Software&quot;),&n; * to deal in the Software without restriction, including without limitation&n; * the rights to use, copy, modify, merge, publish, distribute, sublicense,&n; * and/or sell copies of the Software, and to permit persons to whom the&n; * Software is furnished to do so, subject to the following conditions:&n; *&n; * The above copyright notice and this permission notice (including the next&n; * paragraph) shall be included in all copies or substantial portions of the&n; * Software.&n; *&n; * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR&n; * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,&n; * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL&n; * PRECISION INSIGHT AND/OR ITS SUPPLIERS BE LIABLE FOR ANY CLAIM, DAMAGES OR&n; * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,&n; * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER&n; * DEALINGS IN THE SOFTWARE.&n; *&n; * Authors:&n; *    Kevin E. Martin &lt;martin@valinux.com&gt;&n; *    Gareth Hughes &lt;gareth@valinux.com&gt;&n; *&n; */
macro_line|#ifndef __RADEON_DRM_H__
DECL|macro|__RADEON_DRM_H__
mdefine_line|#define __RADEON_DRM_H__
multiline_comment|/* WARNING: If you change any of these defines, make sure to change the&n; * defines in the X server file (radeon_sarea.h)&n; */
macro_line|#ifndef __RADEON_SAREA_DEFINES__
DECL|macro|__RADEON_SAREA_DEFINES__
mdefine_line|#define __RADEON_SAREA_DEFINES__
multiline_comment|/* What needs to be changed for the current vertex buffer?&n; */
DECL|macro|RADEON_UPLOAD_CONTEXT
mdefine_line|#define RADEON_UPLOAD_CONTEXT&t;&t;0x00000001
DECL|macro|RADEON_UPLOAD_VERTFMT
mdefine_line|#define RADEON_UPLOAD_VERTFMT&t;&t;0x00000002
DECL|macro|RADEON_UPLOAD_LINE
mdefine_line|#define RADEON_UPLOAD_LINE&t;&t;0x00000004
DECL|macro|RADEON_UPLOAD_BUMPMAP
mdefine_line|#define RADEON_UPLOAD_BUMPMAP&t;&t;0x00000008
DECL|macro|RADEON_UPLOAD_MASKS
mdefine_line|#define RADEON_UPLOAD_MASKS&t;&t;0x00000010
DECL|macro|RADEON_UPLOAD_VIEWPORT
mdefine_line|#define RADEON_UPLOAD_VIEWPORT&t;&t;0x00000020
DECL|macro|RADEON_UPLOAD_SETUP
mdefine_line|#define RADEON_UPLOAD_SETUP&t;&t;0x00000040
DECL|macro|RADEON_UPLOAD_TCL
mdefine_line|#define RADEON_UPLOAD_TCL&t;&t;0x00000080
DECL|macro|RADEON_UPLOAD_MISC
mdefine_line|#define RADEON_UPLOAD_MISC&t;&t;0x00000100
DECL|macro|RADEON_UPLOAD_TEX0
mdefine_line|#define RADEON_UPLOAD_TEX0&t;&t;0x00000200
DECL|macro|RADEON_UPLOAD_TEX1
mdefine_line|#define RADEON_UPLOAD_TEX1&t;&t;0x00000400
DECL|macro|RADEON_UPLOAD_TEX2
mdefine_line|#define RADEON_UPLOAD_TEX2&t;&t;0x00000800
DECL|macro|RADEON_UPLOAD_TEX0IMAGES
mdefine_line|#define RADEON_UPLOAD_TEX0IMAGES&t;0x00001000
DECL|macro|RADEON_UPLOAD_TEX1IMAGES
mdefine_line|#define RADEON_UPLOAD_TEX1IMAGES&t;0x00002000
DECL|macro|RADEON_UPLOAD_TEX2IMAGES
mdefine_line|#define RADEON_UPLOAD_TEX2IMAGES&t;0x00004000
DECL|macro|RADEON_UPLOAD_CLIPRECTS
mdefine_line|#define RADEON_UPLOAD_CLIPRECTS&t;&t;0x00008000 /* handled client-side */
DECL|macro|RADEON_REQUIRE_QUIESCENCE
mdefine_line|#define RADEON_REQUIRE_QUIESCENCE&t;0x00010000
DECL|macro|RADEON_UPLOAD_ALL
mdefine_line|#define RADEON_UPLOAD_ALL&t;&t;0x0001ffff
DECL|macro|RADEON_FRONT
mdefine_line|#define RADEON_FRONT&t;&t;&t;0x1
DECL|macro|RADEON_BACK
mdefine_line|#define RADEON_BACK&t;&t;&t;0x2
DECL|macro|RADEON_DEPTH
mdefine_line|#define RADEON_DEPTH&t;&t;&t;0x4
multiline_comment|/* Primitive types&n; */
DECL|macro|RADEON_POINTS
mdefine_line|#define RADEON_POINTS&t;&t;&t;0x1
DECL|macro|RADEON_LINES
mdefine_line|#define RADEON_LINES&t;&t;&t;0x2
DECL|macro|RADEON_LINE_STRIP
mdefine_line|#define RADEON_LINE_STRIP&t;&t;0x3
DECL|macro|RADEON_TRIANGLES
mdefine_line|#define RADEON_TRIANGLES&t;&t;0x4
DECL|macro|RADEON_TRIANGLE_FAN
mdefine_line|#define RADEON_TRIANGLE_FAN&t;&t;0x5
DECL|macro|RADEON_TRIANGLE_STRIP
mdefine_line|#define RADEON_TRIANGLE_STRIP&t;&t;0x6
multiline_comment|/* Vertex/indirect buffer size&n; */
DECL|macro|RADEON_BUFFER_SIZE
mdefine_line|#define RADEON_BUFFER_SIZE&t;&t;16384
multiline_comment|/* Byte offsets for indirect buffer data&n; */
DECL|macro|RADEON_INDEX_PRIM_OFFSET
mdefine_line|#define RADEON_INDEX_PRIM_OFFSET&t;20
DECL|macro|RADEON_HOSTDATA_BLIT_OFFSET
mdefine_line|#define RADEON_HOSTDATA_BLIT_OFFSET&t;32
DECL|macro|RADEON_SCRATCH_REG_OFFSET
mdefine_line|#define RADEON_SCRATCH_REG_OFFSET&t;32
multiline_comment|/* Keep these small for testing&n; */
DECL|macro|RADEON_NR_SAREA_CLIPRECTS
mdefine_line|#define RADEON_NR_SAREA_CLIPRECTS&t;12
multiline_comment|/* There are 2 heaps (local/AGP).  Each region within a heap is a&n; * minimum of 64k, and there are at most 64 of them per heap.&n; */
DECL|macro|RADEON_LOCAL_TEX_HEAP
mdefine_line|#define RADEON_LOCAL_TEX_HEAP&t;&t;0
DECL|macro|RADEON_AGP_TEX_HEAP
mdefine_line|#define RADEON_AGP_TEX_HEAP&t;&t;1
DECL|macro|RADEON_NR_TEX_HEAPS
mdefine_line|#define RADEON_NR_TEX_HEAPS&t;&t;2
DECL|macro|RADEON_NR_TEX_REGIONS
mdefine_line|#define RADEON_NR_TEX_REGIONS&t;&t;64
DECL|macro|RADEON_LOG_TEX_GRANULARITY
mdefine_line|#define RADEON_LOG_TEX_GRANULARITY&t;16
DECL|macro|RADEON_MAX_TEXTURE_LEVELS
mdefine_line|#define RADEON_MAX_TEXTURE_LEVELS&t;11
DECL|macro|RADEON_MAX_TEXTURE_UNITS
mdefine_line|#define RADEON_MAX_TEXTURE_UNITS&t;3
macro_line|#endif /* __RADEON_SAREA_DEFINES__ */
r_typedef
r_struct
(brace
DECL|member|red
r_int
r_int
id|red
suffix:semicolon
DECL|member|green
r_int
r_int
id|green
suffix:semicolon
DECL|member|blue
r_int
r_int
id|blue
suffix:semicolon
DECL|member|alpha
r_int
r_int
id|alpha
suffix:semicolon
DECL|typedef|radeon_color_regs_t
)brace
id|radeon_color_regs_t
suffix:semicolon
r_typedef
r_struct
(brace
multiline_comment|/* Context state */
DECL|member|pp_misc
r_int
r_int
id|pp_misc
suffix:semicolon
multiline_comment|/* 0x1c14 */
DECL|member|pp_fog_color
r_int
r_int
id|pp_fog_color
suffix:semicolon
DECL|member|re_solid_color
r_int
r_int
id|re_solid_color
suffix:semicolon
DECL|member|rb3d_blendcntl
r_int
r_int
id|rb3d_blendcntl
suffix:semicolon
DECL|member|rb3d_depthoffset
r_int
r_int
id|rb3d_depthoffset
suffix:semicolon
DECL|member|rb3d_depthpitch
r_int
r_int
id|rb3d_depthpitch
suffix:semicolon
DECL|member|rb3d_zstencilcntl
r_int
r_int
id|rb3d_zstencilcntl
suffix:semicolon
DECL|member|pp_cntl
r_int
r_int
id|pp_cntl
suffix:semicolon
multiline_comment|/* 0x1c38 */
DECL|member|rb3d_cntl
r_int
r_int
id|rb3d_cntl
suffix:semicolon
DECL|member|rb3d_coloroffset
r_int
r_int
id|rb3d_coloroffset
suffix:semicolon
DECL|member|re_width_height
r_int
r_int
id|re_width_height
suffix:semicolon
DECL|member|rb3d_colorpitch
r_int
r_int
id|rb3d_colorpitch
suffix:semicolon
DECL|member|se_cntl
r_int
r_int
id|se_cntl
suffix:semicolon
multiline_comment|/* Vertex format state */
DECL|member|se_coord_fmt
r_int
r_int
id|se_coord_fmt
suffix:semicolon
multiline_comment|/* 0x1c50 */
multiline_comment|/* Line state */
DECL|member|re_line_pattern
r_int
r_int
id|re_line_pattern
suffix:semicolon
multiline_comment|/* 0x1cd0 */
DECL|member|re_line_state
r_int
r_int
id|re_line_state
suffix:semicolon
DECL|member|se_line_width
r_int
r_int
id|se_line_width
suffix:semicolon
multiline_comment|/* 0x1db8 */
multiline_comment|/* Bumpmap state */
DECL|member|pp_lum_matrix
r_int
r_int
id|pp_lum_matrix
suffix:semicolon
multiline_comment|/* 0x1d00 */
DECL|member|pp_rot_matrix_0
r_int
r_int
id|pp_rot_matrix_0
suffix:semicolon
multiline_comment|/* 0x1d58 */
DECL|member|pp_rot_matrix_1
r_int
r_int
id|pp_rot_matrix_1
suffix:semicolon
multiline_comment|/* Mask state */
DECL|member|rb3d_stencilrefmask
r_int
r_int
id|rb3d_stencilrefmask
suffix:semicolon
multiline_comment|/* 0x1d7c */
DECL|member|rb3d_ropcntl
r_int
r_int
id|rb3d_ropcntl
suffix:semicolon
DECL|member|rb3d_planemask
r_int
r_int
id|rb3d_planemask
suffix:semicolon
multiline_comment|/* Viewport state */
DECL|member|se_vport_xscale
r_int
r_int
id|se_vport_xscale
suffix:semicolon
multiline_comment|/* 0x1d98 */
DECL|member|se_vport_xoffset
r_int
r_int
id|se_vport_xoffset
suffix:semicolon
DECL|member|se_vport_yscale
r_int
r_int
id|se_vport_yscale
suffix:semicolon
DECL|member|se_vport_yoffset
r_int
r_int
id|se_vport_yoffset
suffix:semicolon
DECL|member|se_vport_zscale
r_int
r_int
id|se_vport_zscale
suffix:semicolon
DECL|member|se_vport_zoffset
r_int
r_int
id|se_vport_zoffset
suffix:semicolon
multiline_comment|/* Setup state */
DECL|member|se_cntl_status
r_int
r_int
id|se_cntl_status
suffix:semicolon
multiline_comment|/* 0x2140 */
macro_line|#ifdef TCL_ENABLE
multiline_comment|/* TCL state */
DECL|member|se_tcl_material_emmissive
id|radeon_color_regs_t
id|se_tcl_material_emmissive
suffix:semicolon
multiline_comment|/* 0x2210 */
DECL|member|se_tcl_material_ambient
id|radeon_color_regs_t
id|se_tcl_material_ambient
suffix:semicolon
DECL|member|se_tcl_material_diffuse
id|radeon_color_regs_t
id|se_tcl_material_diffuse
suffix:semicolon
DECL|member|se_tcl_material_specular
id|radeon_color_regs_t
id|se_tcl_material_specular
suffix:semicolon
DECL|member|se_tcl_shininess
r_int
r_int
id|se_tcl_shininess
suffix:semicolon
DECL|member|se_tcl_output_vtx_fmt
r_int
r_int
id|se_tcl_output_vtx_fmt
suffix:semicolon
DECL|member|se_tcl_output_vtx_sel
r_int
r_int
id|se_tcl_output_vtx_sel
suffix:semicolon
DECL|member|se_tcl_matrix_select_0
r_int
r_int
id|se_tcl_matrix_select_0
suffix:semicolon
DECL|member|se_tcl_matrix_select_1
r_int
r_int
id|se_tcl_matrix_select_1
suffix:semicolon
DECL|member|se_tcl_ucp_vert_blend_ctl
r_int
r_int
id|se_tcl_ucp_vert_blend_ctl
suffix:semicolon
DECL|member|se_tcl_texture_proc_ctl
r_int
r_int
id|se_tcl_texture_proc_ctl
suffix:semicolon
DECL|member|se_tcl_light_model_ctl
r_int
r_int
id|se_tcl_light_model_ctl
suffix:semicolon
DECL|member|se_tcl_per_light_ctl
r_int
r_int
id|se_tcl_per_light_ctl
(braket
l_int|4
)braket
suffix:semicolon
macro_line|#endif
multiline_comment|/* Misc state */
DECL|member|re_top_left
r_int
r_int
id|re_top_left
suffix:semicolon
multiline_comment|/* 0x26c0 */
DECL|member|re_misc
r_int
r_int
id|re_misc
suffix:semicolon
DECL|typedef|drm_radeon_context_regs_t
)brace
id|drm_radeon_context_regs_t
suffix:semicolon
multiline_comment|/* Setup registers for each texture unit&n; */
r_typedef
r_struct
(brace
DECL|member|pp_txfilter
r_int
r_int
id|pp_txfilter
suffix:semicolon
DECL|member|pp_txformat
r_int
r_int
id|pp_txformat
suffix:semicolon
DECL|member|pp_txoffset
r_int
r_int
id|pp_txoffset
suffix:semicolon
DECL|member|pp_txcblend
r_int
r_int
id|pp_txcblend
suffix:semicolon
DECL|member|pp_txablend
r_int
r_int
id|pp_txablend
suffix:semicolon
DECL|member|pp_tfactor
r_int
r_int
id|pp_tfactor
suffix:semicolon
DECL|member|pp_border_color
r_int
r_int
id|pp_border_color
suffix:semicolon
macro_line|#ifdef CUBIC_ENABLE
DECL|member|pp_cubic_faces
r_int
r_int
id|pp_cubic_faces
suffix:semicolon
DECL|member|pp_cubic_offset
r_int
r_int
id|pp_cubic_offset
(braket
l_int|5
)braket
suffix:semicolon
macro_line|#endif
DECL|typedef|drm_radeon_texture_regs_t
)brace
id|drm_radeon_texture_regs_t
suffix:semicolon
r_typedef
r_struct
(brace
DECL|member|next
DECL|member|prev
r_int
r_char
id|next
comma
id|prev
suffix:semicolon
DECL|member|in_use
r_int
r_char
id|in_use
suffix:semicolon
DECL|member|age
r_int
id|age
suffix:semicolon
DECL|typedef|drm_radeon_tex_region_t
)brace
id|drm_radeon_tex_region_t
suffix:semicolon
r_typedef
r_struct
(brace
multiline_comment|/* The channel for communication of state information to the kernel&n;&t; * on firing a vertex buffer.&n;&t; */
DECL|member|context_state
id|drm_radeon_context_regs_t
id|context_state
suffix:semicolon
DECL|member|tex_state
id|drm_radeon_texture_regs_t
id|tex_state
(braket
id|RADEON_MAX_TEXTURE_UNITS
)braket
suffix:semicolon
DECL|member|dirty
r_int
r_int
id|dirty
suffix:semicolon
DECL|member|vertsize
r_int
r_int
id|vertsize
suffix:semicolon
DECL|member|vc_format
r_int
r_int
id|vc_format
suffix:semicolon
multiline_comment|/* The current cliprects, or a subset thereof.&n;&t; */
DECL|member|boxes
id|drm_clip_rect_t
id|boxes
(braket
id|RADEON_NR_SAREA_CLIPRECTS
)braket
suffix:semicolon
DECL|member|nbox
r_int
r_int
id|nbox
suffix:semicolon
multiline_comment|/* Counters for client-side throttling of rendering clients.&n;&t; */
DECL|member|last_frame
r_int
r_int
id|last_frame
suffix:semicolon
DECL|member|last_dispatch
r_int
r_int
id|last_dispatch
suffix:semicolon
DECL|member|last_clear
r_int
r_int
id|last_clear
suffix:semicolon
DECL|member|tex_list
id|drm_radeon_tex_region_t
id|tex_list
(braket
id|RADEON_NR_TEX_HEAPS
)braket
(braket
id|RADEON_NR_TEX_REGIONS
op_plus
l_int|1
)braket
suffix:semicolon
DECL|member|tex_age
r_int
id|tex_age
(braket
id|RADEON_NR_TEX_HEAPS
)braket
suffix:semicolon
DECL|member|ctx_owner
r_int
id|ctx_owner
suffix:semicolon
DECL|typedef|drm_radeon_sarea_t
)brace
id|drm_radeon_sarea_t
suffix:semicolon
multiline_comment|/* WARNING: If you change any of these defines, make sure to change the&n; * defines in the Xserver file (xf86drmRadeon.h)&n; */
DECL|struct|drm_radeon_init
r_typedef
r_struct
id|drm_radeon_init
(brace
r_enum
(brace
DECL|enumerator|RADEON_INIT_CP
id|RADEON_INIT_CP
op_assign
l_int|0x01
comma
DECL|enumerator|RADEON_CLEANUP_CP
id|RADEON_CLEANUP_CP
op_assign
l_int|0x02
DECL|member|func
)brace
id|func
suffix:semicolon
DECL|member|sarea_priv_offset
r_int
id|sarea_priv_offset
suffix:semicolon
DECL|member|is_pci
r_int
id|is_pci
suffix:semicolon
DECL|member|cp_mode
r_int
id|cp_mode
suffix:semicolon
DECL|member|agp_size
r_int
id|agp_size
suffix:semicolon
DECL|member|ring_size
r_int
id|ring_size
suffix:semicolon
DECL|member|usec_timeout
r_int
id|usec_timeout
suffix:semicolon
DECL|member|fb_bpp
r_int
r_int
id|fb_bpp
suffix:semicolon
DECL|member|front_offset
DECL|member|front_pitch
r_int
r_int
id|front_offset
comma
id|front_pitch
suffix:semicolon
DECL|member|back_offset
DECL|member|back_pitch
r_int
r_int
id|back_offset
comma
id|back_pitch
suffix:semicolon
DECL|member|depth_bpp
r_int
r_int
id|depth_bpp
suffix:semicolon
DECL|member|depth_offset
DECL|member|depth_pitch
r_int
r_int
id|depth_offset
comma
id|depth_pitch
suffix:semicolon
DECL|member|fb_offset
r_int
r_int
id|fb_offset
suffix:semicolon
DECL|member|mmio_offset
r_int
r_int
id|mmio_offset
suffix:semicolon
DECL|member|ring_offset
r_int
r_int
id|ring_offset
suffix:semicolon
DECL|member|ring_rptr_offset
r_int
r_int
id|ring_rptr_offset
suffix:semicolon
DECL|member|buffers_offset
r_int
r_int
id|buffers_offset
suffix:semicolon
DECL|member|agp_textures_offset
r_int
r_int
id|agp_textures_offset
suffix:semicolon
DECL|typedef|drm_radeon_init_t
)brace
id|drm_radeon_init_t
suffix:semicolon
DECL|struct|drm_radeon_cp_stop
r_typedef
r_struct
id|drm_radeon_cp_stop
(brace
DECL|member|flush
r_int
id|flush
suffix:semicolon
DECL|member|idle
r_int
id|idle
suffix:semicolon
DECL|typedef|drm_radeon_cp_stop_t
)brace
id|drm_radeon_cp_stop_t
suffix:semicolon
DECL|struct|drm_radeon_fullscreen
r_typedef
r_struct
id|drm_radeon_fullscreen
(brace
r_enum
(brace
DECL|enumerator|RADEON_INIT_FULLSCREEN
id|RADEON_INIT_FULLSCREEN
op_assign
l_int|0x01
comma
DECL|enumerator|RADEON_CLEANUP_FULLSCREEN
id|RADEON_CLEANUP_FULLSCREEN
op_assign
l_int|0x02
DECL|member|func
)brace
id|func
suffix:semicolon
DECL|typedef|drm_radeon_fullscreen_t
)brace
id|drm_radeon_fullscreen_t
suffix:semicolon
DECL|macro|CLEAR_X1
mdefine_line|#define CLEAR_X1&t;0
DECL|macro|CLEAR_Y1
mdefine_line|#define CLEAR_Y1&t;1
DECL|macro|CLEAR_X2
mdefine_line|#define CLEAR_X2&t;2
DECL|macro|CLEAR_Y2
mdefine_line|#define CLEAR_Y2&t;3
DECL|macro|CLEAR_DEPTH
mdefine_line|#define CLEAR_DEPTH&t;4
DECL|struct|drm_radeon_clear
r_typedef
r_struct
id|drm_radeon_clear
(brace
DECL|member|flags
r_int
r_int
id|flags
suffix:semicolon
DECL|member|x
DECL|member|y
DECL|member|w
DECL|member|h
r_int
id|x
comma
id|y
comma
id|w
comma
id|h
suffix:semicolon
DECL|member|clear_color
r_int
r_int
id|clear_color
suffix:semicolon
DECL|member|clear_depth
r_int
r_int
id|clear_depth
suffix:semicolon
r_union
(brace
DECL|member|f
r_float
id|f
(braket
l_int|5
)braket
suffix:semicolon
DECL|member|ui
r_int
r_int
id|ui
(braket
l_int|5
)braket
suffix:semicolon
DECL|member|rect
)brace
id|rect
suffix:semicolon
DECL|typedef|drm_radeon_clear_t
)brace
id|drm_radeon_clear_t
suffix:semicolon
DECL|struct|drm_radeon_vertex
r_typedef
r_struct
id|drm_radeon_vertex
(brace
DECL|member|prim
r_int
id|prim
suffix:semicolon
DECL|member|idx
r_int
id|idx
suffix:semicolon
multiline_comment|/* Index of vertex buffer */
DECL|member|count
r_int
id|count
suffix:semicolon
multiline_comment|/* Number of vertices in buffer */
DECL|member|discard
r_int
id|discard
suffix:semicolon
multiline_comment|/* Client finished with buffer? */
DECL|typedef|drm_radeon_vertex_t
)brace
id|drm_radeon_vertex_t
suffix:semicolon
DECL|struct|drm_radeon_indices
r_typedef
r_struct
id|drm_radeon_indices
(brace
DECL|member|prim
r_int
id|prim
suffix:semicolon
DECL|member|idx
r_int
id|idx
suffix:semicolon
DECL|member|start
r_int
id|start
suffix:semicolon
DECL|member|end
r_int
id|end
suffix:semicolon
DECL|member|discard
r_int
id|discard
suffix:semicolon
multiline_comment|/* Client finished with buffer? */
DECL|typedef|drm_radeon_indices_t
)brace
id|drm_radeon_indices_t
suffix:semicolon
DECL|struct|drm_radeon_blit
r_typedef
r_struct
id|drm_radeon_blit
(brace
DECL|member|idx
r_int
id|idx
suffix:semicolon
DECL|member|pitch
r_int
id|pitch
suffix:semicolon
DECL|member|offset
r_int
id|offset
suffix:semicolon
DECL|member|format
r_int
id|format
suffix:semicolon
DECL|member|x
DECL|member|y
r_int
r_int
id|x
comma
id|y
suffix:semicolon
DECL|member|width
DECL|member|height
r_int
r_int
id|width
comma
id|height
suffix:semicolon
DECL|typedef|drm_radeon_blit_t
)brace
id|drm_radeon_blit_t
suffix:semicolon
DECL|struct|drm_radeon_stipple
r_typedef
r_struct
id|drm_radeon_stipple
(brace
DECL|member|mask
r_int
r_int
op_star
id|mask
suffix:semicolon
DECL|typedef|drm_radeon_stipple_t
)brace
id|drm_radeon_stipple_t
suffix:semicolon
DECL|struct|drm_radeon_indirect
r_typedef
r_struct
id|drm_radeon_indirect
(brace
DECL|member|idx
r_int
id|idx
suffix:semicolon
DECL|member|start
r_int
id|start
suffix:semicolon
DECL|member|end
r_int
id|end
suffix:semicolon
DECL|member|discard
r_int
id|discard
suffix:semicolon
DECL|typedef|drm_radeon_indirect_t
)brace
id|drm_radeon_indirect_t
suffix:semicolon
macro_line|#endif
eof
