

================================================================
== Vitis HLS Report for 'master_fix'
================================================================
* Date:           Tue Jul 19 17:08:48 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        Testing
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.50 ns|  7.574 ns|     2.84 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |   max  |   Type  |
    +---------+---------+----------+----------+-------+--------+---------+
    |    55237|   135365|  0.580 ms|  1.421 ms|  55238|  135366|       no|
    +---------+---------+----------+----------+-------+--------+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |                                                 |                                      |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
        |                     Instance                    |                Module                |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+
        |grp_convolution1_fix_fu_564                      |convolution1_fix                      |     3097|     3097|  32.519 us|  32.519 us|   3097|   3097|       no|
        |grp_convolution2_fix_fu_598                      |convolution2_fix                      |    30289|    90097|   0.318 ms|   0.946 ms|  30289|  90097|       no|
        |grp_master_fix_Pipeline_VITIS_LOOP_445_1_fu_614  |master_fix_Pipeline_VITIS_LOOP_445_1  |        9|        9|  94.500 ns|  94.500 ns|      9|      9|       no|
        |grp_master_fix_Pipeline_VITIS_LOOP_456_3_fu_626  |master_fix_Pipeline_VITIS_LOOP_456_3  |       84|       84|   0.882 us|   0.882 us|     84|     84|       no|
        +-------------------------------------------------+--------------------------------------+---------+---------+-----------+-----------+-------+-------+---------+

        * Loop: 
        +-----------------------+---------+---------+-----------+-----------+-----------+---------+----------+
        |                       |  Latency (cycles) | Iteration |  Initiation Interval  |   Trip  |          |
        |       Loop Name       |   min   |   max   |  Latency  |  achieved |   target  |  Count  | Pipelined|
        +-----------------------+---------+---------+-----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_369_1     |      176|    20496|  22 ~ 2562|          -|          -|        8|        no|
        | + VITIS_LOOP_371_2    |       20|     2560|         20|          -|          -|  1 ~ 128|        no|
        |  ++ VITIS_LOOP_377_3  |        6|        6|          2|          -|          -|        3|        no|
        |- VITIS_LOOP_390_1     |     2720|     2720|        170|          -|          -|       16|        no|
        | + VITIS_LOOP_392_2    |      168|      168|          4|          -|          -|       42|        no|
        |- VITIS_LOOP_411_1     |    18416|    18416|       1151|          -|          -|       16|        no|
        | + VITIS_LOOP_414_2    |     1148|     1148|         82|          -|          -|       14|        no|
        |  ++ VITIS_LOOP_418_4  |       80|       80|          5|          -|          -|       16|        no|
        |- VITIS_LOOP_432_1     |      328|      328|         82|          -|          -|        4|        no|
        | + VITIS_LOOP_435_2    |       80|       80|          5|          -|          -|       16|        no|
        |- VITIS_LOOP_451_2     |      108|      108|         27|          -|          -|        4|        no|
        +-----------------------+---------+---------+-----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    865|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        4|  65|  11254|  12555|    -|
|Memory           |       20|   -|     91|     15|    0|
|Multiplexer      |        -|   -|      -|    714|    -|
|Register         |        -|   -|   1197|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |       24|  65|  12542|  14149|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |       20|  81|     35|     80|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------+--------------------------------------+---------+----+------+------+-----+
    |                     Instance                    |                Module                | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------------------------+--------------------------------------+---------+----+------+------+-----+
    |grp_convolution1_fix_fu_564                      |convolution1_fix                      |        0|  24|  5534|  4960|    0|
    |grp_convolution2_fix_fu_598                      |convolution2_fix                      |        4|   8|  1784|  1579|    0|
    |dadd_64ns_64ns_64_7_full_dsp_1_U129              |dadd_64ns_64ns_64_7_full_dsp_1        |        0|   3|   630|  1141|    0|
    |dexp_64ns_64ns_64_18_full_dsp_1_U130             |dexp_64ns_64ns_64_18_full_dsp_1       |        0|  26|  1549|  2599|    0|
    |grp_master_fix_Pipeline_VITIS_LOOP_445_1_fu_614  |master_fix_Pipeline_VITIS_LOOP_445_1  |        0|   0|   853|  1883|    0|
    |grp_master_fix_Pipeline_VITIS_LOOP_456_3_fu_626  |master_fix_Pipeline_VITIS_LOOP_456_3  |        0|   0|   421|   110|    0|
    |mul_19s_35ns_54_2_1_U135                         |mul_19s_35ns_54_2_1                   |        0|   2|   187|    69|    0|
    |mul_21s_36s_55_2_1_U133                          |mul_21s_36s_55_2_1                    |        0|   2|   202|    85|    0|
    |mul_7ns_9ns_15_1_1_U131                          |mul_7ns_9ns_15_1_1                    |        0|   0|     0|    51|    0|
    |mux_42_36_1_1_x_U134                             |mux_42_36_1_1_x                       |        0|   0|     0|    20|    0|
    |mux_42_64_1_1_U136                               |mux_42_64_1_1                         |        0|   0|     0|    20|    0|
    |urem_7ns_3ns_2_11_seq_1_U132                     |urem_7ns_3ns_2_11_seq_1               |        0|   0|    94|    38|    0|
    +-------------------------------------------------+--------------------------------------+---------+----+------+------+-----+
    |Total                                            |                                      |        4|  65| 11254| 12555|    0|
    +-------------------------------------------------+--------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------+-----------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory      |      Module     | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+-----------------+---------+----+----+-----+------+-----+------+-------------+
    |conv1_U            |conv1            |        8|   0|   0|    0|  3072|   35|     1|       107520|
    |conv2_0_U          |conv2_0          |        2|   0|   0|    0|   672|   36|     1|        24192|
    |den1_V_0_U         |den1_V_0         |        0|  70|   9|    0|    16|   35|     1|          560|
    |firstDense_f_V_U   |firstDense_f_V   |        6|   0|   0|    0|  3584|   21|     1|        75264|
    |max1_V_0_U         |max1_V_0         |        2|   0|   0|    0|   336|   36|     1|        12096|
    |max2_V_0_U         |max2_V_0         |        1|   0|   0|    0|   224|   36|     1|         8064|
    |secondDense_f_V_U  |secondDense_f_V  |        1|   0|   0|    0|    64|   19|     1|         1216|
    |thirdBias_f_V_U    |thirdBias_f_V    |        0|  21|   6|    0|    16|   21|     1|          336|
    +-------------------+-----------------+---------+----+----+-----+------+-----+------+-------------+
    |Total              |                 |       20|  91|  15|    0|  7984|  239|     8|       229248|
    +-------------------+-----------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln1169_fu_1148_p2    |         +|   0|  0|  15|           8|           8|
    |add_ln1171_1_fu_1328_p2  |         +|   0|  0|  14|           6|           6|
    |add_ln1171_2_fu_1138_p2  |         +|   0|  0|  12|          12|          12|
    |add_ln1171_fu_1072_p2    |         +|   0|  0|  15|           8|           8|
    |add_ln369_fu_679_p2      |         +|   0|  0|  13|           4|           1|
    |add_ln371_fu_722_p2      |         +|   0|  0|  15|           8|           1|
    |add_ln373_fu_746_p2      |         +|   0|  0|  15|           8|           8|
    |add_ln375_fu_782_p2      |         +|   0|  0|  14|           9|           9|
    |add_ln377_fu_836_p2      |         +|   0|  0|  10|           2|           1|
    |add_ln379_1_fu_820_p2    |         +|   0|  0|  12|          12|          12|
    |add_ln379_fu_809_p2      |         +|   0|  0|  12|          12|          12|
    |add_ln390_fu_885_p2      |         +|   0|  0|  13|           5|           1|
    |add_ln392_fu_920_p2      |         +|   0|  0|  14|           6|           1|
    |add_ln396_fu_960_p2      |         +|   0|  0|  15|           8|           8|
    |add_ln400_1_fu_970_p2    |         +|   0|  0|  14|           6|           1|
    |add_ln400_fu_904_p2      |         +|   0|  0|  13|          10|          10|
    |add_ln411_fu_1053_p2     |         +|   0|  0|  13|           5|           1|
    |add_ln414_fu_1099_p2     |         +|   0|  0|  13|           4|           1|
    |add_ln415_1_fu_1246_p2   |         +|   0|  0|  43|          36|          36|
    |add_ln415_fu_1453_p2     |         +|   0|  0|  43|          36|          36|
    |add_ln418_fu_1164_p2     |         +|   0|  0|  13|           5|           1|
    |add_ln432_fu_1273_p2     |         +|   0|  0|  11|           3|           1|
    |add_ln435_fu_1344_p2     |         +|   0|  0|  13|           5|           1|
    |add_ln451_fu_1480_p2     |         +|   0|  0|  11|           3|           1|
    |next_mul_fu_926_p2       |         +|   0|  0|  12|          12|           7|
    |ret_V_2_fu_1401_p2       |         +|   0|  0|  62|          55|          55|
    |ret_V_fu_1194_p2         |         +|   0|  0|  62|          55|          55|
    |sub_ln1171_fu_1041_p2    |         -|   0|  0|  15|           8|           8|
    |sub_ln379_fu_706_p2      |         -|   0|  0|  12|          11|          11|
    |and_ln412_1_fu_1236_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln412_fu_1443_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln1548_1_fu_846_p2  |      icmp|   0|  0|  19|          36|          36|
    |icmp_ln1548_fu_994_p2    |      icmp|   0|  0|  19|          36|          36|
    |icmp_ln369_fu_673_p2     |      icmp|   0|  0|   9|           4|           5|
    |icmp_ln371_fu_716_p2     |      icmp|   0|  0|  11|           8|           9|
    |icmp_ln373_fu_752_p2     |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln374_fu_795_p2     |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln377_fu_830_p2     |      icmp|   0|  0|   8|           2|           2|
    |icmp_ln390_fu_879_p2     |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln392_fu_914_p2     |      icmp|   0|  0|  10|           6|           6|
    |icmp_ln395_fu_936_p2     |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln400_fu_976_p2     |      icmp|   0|  0|  10|           6|           2|
    |icmp_ln411_fu_1047_p2    |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln414_fu_1093_p2    |      icmp|   0|  0|   9|           4|           3|
    |icmp_ln418_fu_1158_p2    |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln432_fu_1267_p2    |      icmp|   0|  0|   9|           3|           4|
    |icmp_ln435_fu_1338_p2    |      icmp|   0|  0|  10|           5|           6|
    |icmp_ln451_fu_1474_p2    |      icmp|   0|  0|   9|           3|           4|
    |r_1_fu_1225_p2           |      icmp|   0|  0|  13|          18|           1|
    |r_fu_1432_p2             |      icmp|   0|  0|  13|          18|           1|
    |or_ln412_1_fu_1230_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln412_fu_1437_p2      |        or|   0|  0|   2|           1|           1|
    |den1_V_0_d0              |    select|   0|  0|  35|           1|           1|
    |select_ln380_fu_856_p3   |    select|   0|  0|  35|           1|          35|
    |select_ln400_fu_982_p3   |    select|   0|  0|   6|           1|           6|
    |select_ln401_fu_1000_p3  |    select|   0|  0|  36|           1|          36|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 865|         546|         532|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+-----+-----------+-----+-----------+
    |               Name               | LUT | Input Size| Bits| Total Bits|
    +----------------------------------+-----+-----------+-----+-----------+
    |add_i_i_i_lcssa_lcssa7_i_reg_510  |    9|          2|   36|         72|
    |ap_NS_fsm                         |  313|         69|    1|         69|
    |conv1_address0                    |   14|          3|   12|         36|
    |conv1_ce0                         |   14|          3|    1|          3|
    |conv1_we0                         |    9|          2|    1|          2|
    |conv2_0_address0                  |   14|          3|   10|         30|
    |conv2_0_ce0                       |   14|          3|    1|          3|
    |conv2_0_we0                       |    9|          2|    1|          2|
    |d_1_fu_284                        |    9|          2|    5|         10|
    |d_2_fu_288                        |    9|          2|    5|         10|
    |d_3_fu_292                        |    9|          2|    3|          6|
    |d_fu_244                          |    9|          2|    4|          8|
    |den1_V_0_address0                 |   14|          3|    4|         12|
    |den2_V_0_0_reg_554                |    9|          2|   36|         72|
    |empty_47_reg_444                  |    9|          2|   36|         72|
    |grp_fu_1176_ce                    |    9|          2|    1|          2|
    |grp_fu_1176_p0                    |   14|          3|   21|         63|
    |grp_fu_1176_p1                    |   14|          3|   36|        108|
    |grp_fu_641_ce                     |    9|          2|    1|          2|
    |grp_fu_641_p1                     |   14|          3|   64|        192|
    |h_reg_520                         |    9|          2|    5|         10|
    |i_1_reg_466                       |    9|          2|    6|         12|
    |i_2_reg_499                       |    9|          2|    4|          8|
    |i_3_fu_316                        |    9|          2|    3|          6|
    |i_4_reg_543                       |    9|          2|    5|         10|
    |i_reg_433                         |    9|          2|    8|         16|
    |j_reg_455                         |    9|          2|    2|          4|
    |lhs_2_reg_531                     |    9|          2|   36|         72|
    |max1_V_0_address0                 |   20|          4|    9|         36|
    |max1_V_0_ce0                      |   14|          3|    1|          3|
    |max1_V_0_ce1                      |    9|          2|    1|          2|
    |max1_V_0_d0                       |   14|          3|   36|        108|
    |max2_V_0_address0                 |   20|          4|    8|         32|
    |max2_V_0_d0                       |   14|          3|   36|        108|
    |phi_mul_reg_477                   |    9|          2|   12|         24|
    |phi_urem_reg_488                  |    9|          2|    6|         12|
    |sum_fu_312                        |    9|          2|   64|        128|
    +----------------------------------+-----+-----------+-----+-----------+
    |Total                             |  714|        156|  521|       1365|
    +----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                             | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |add_i_i_i_lcssa_lcssa7_i_reg_510                              |  36|   0|   36|          0|
    |add_ln369_reg_1553                                            |   4|   0|    4|          0|
    |add_ln371_reg_1573                                            |   8|   0|    8|          0|
    |add_ln375_reg_1586                                            |   9|   0|    9|          0|
    |add_ln377_reg_1612                                            |   2|   0|    2|          0|
    |add_ln390_reg_1635                                            |   5|   0|    5|          0|
    |add_ln392_reg_1655                                            |   6|   0|    6|          0|
    |add_ln411_reg_1691                                            |   5|   0|    5|          0|
    |add_ln414_reg_1755                                            |   4|   0|    4|          0|
    |add_ln418_reg_1773                                            |   5|   0|    5|          0|
    |add_ln432_reg_1825                                            |   3|   0|    3|          0|
    |add_ln435_reg_1877                                            |   5|   0|    5|          0|
    |ap_CS_fsm                                                     |  68|   0|   68|          0|
    |conv2_0_addr_reg_1647                                         |  10|   0|   10|          0|
    |d_1_fu_284                                                    |   5|   0|    5|          0|
    |d_2_fu_288                                                    |   5|   0|    5|          0|
    |d_3_fu_292                                                    |   3|   0|    3|          0|
    |d_fu_244                                                      |   4|   0|    4|          0|
    |den1_V_0_addr_reg_1701                                        |   4|   0|    4|          0|
    |den2_V_0_0_reg_554                                            |  36|   0|   36|          0|
    |den2_V_0_3_1_fu_300                                           |  36|   0|   36|          0|
    |den2_V_0_3_2_fu_304                                           |  36|   0|   36|          0|
    |den2_V_0_3_3_fu_308                                           |  36|   0|   36|          0|
    |den2_V_0_3_fu_296                                             |  36|   0|   36|          0|
    |empty_47_reg_444                                              |  36|   0|   36|          0|
    |firstDense_f_V_load_reg_1783                                  |  21|   0|   21|          0|
    |grp_convolution1_fix_fu_564_ap_start_reg                      |   1|   0|    1|          0|
    |grp_convolution2_fix_fu_598_ap_start_reg                      |   1|   0|    1|          0|
    |grp_master_fix_Pipeline_VITIS_LOOP_445_1_fu_614_ap_start_reg  |   1|   0|    1|          0|
    |grp_master_fix_Pipeline_VITIS_LOOP_456_3_fu_626_ap_start_reg  |   1|   0|    1|          0|
    |h_reg_520                                                     |   5|   0|    5|          0|
    |i_1_reg_466                                                   |   6|   0|    6|          0|
    |i_2_reg_499                                                   |   4|   0|    4|          0|
    |i_3_fu_316                                                    |   3|   0|    3|          0|
    |i_4_reg_543                                                   |   5|   0|    5|          0|
    |i_reg_433                                                     |   8|   0|    8|          0|
    |j_reg_455                                                     |   2|   0|    2|          0|
    |lhs_2_reg_531                                                 |  36|   0|   36|          0|
    |max1_V_0_addr_reg_1594                                        |   9|   0|    9|          0|
    |max2_V_0_addr_reg_1668                                        |   8|   0|    8|          0|
    |next_mul_reg_1660                                             |  12|   0|   12|          0|
    |phi_mul_reg_477                                               |  12|   0|   12|          0|
    |phi_urem_reg_488                                              |   6|   0|    6|          0|
    |r_V_2_reg_1778                                                |  36|   0|   36|          0|
    |r_V_4_reg_1798                                                |  55|   0|   55|          0|
    |r_V_5_reg_1907                                                |  54|   0|   54|          0|
    |r_V_reg_1887                                                  |  35|   0|   35|          0|
    |reg_651                                                       |  64|   0|   64|          0|
    |secondDense_f_V_load_reg_1892                                 |  19|   0|   19|          0|
    |select_ln400_reg_1673                                         |   6|   0|    6|          0|
    |select_ln401_reg_1678                                         |  36|   0|   36|          0|
    |sub_ln1171_reg_1683                                           |   7|   0|    8|          1|
    |sum_1_reg_1948                                                |  64|   0|   64|          0|
    |sum_fu_312                                                    |  64|   0|   64|          0|
    |tmp_16_cast_reg_1817                                          |   2|   0|    6|          4|
    |tmp_18_cast_reg_1742                                          |   8|   0|   12|          4|
    |tmp_5_reg_1938                                                |  64|   0|   64|          0|
    |tmp_7_reg_1943                                                |  64|   0|   64|          0|
    |tmp_8_reg_1747                                                |   4|   0|    8|          4|
    |trunc_ln1171_1_reg_1813                                       |   2|   0|    2|          0|
    |trunc_ln727_1_reg_1803                                        |  18|   0|   18|          0|
    |trunc_ln727_reg_1913                                          |  18|   0|   18|          0|
    |zext_ln369_1_reg_1545                                         |   4|   0|    9|          5|
    |zext_ln369_reg_1540                                           |   4|   0|   12|          8|
    |zext_ln371_reg_1565                                           |  11|   0|   12|          1|
    |zext_ln390_1_reg_1627                                         |   5|   0|   10|          5|
    |zext_ln390_reg_1622                                           |   5|   0|    8|          3|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                         |1197|   0| 1232|         35|
    +--------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|    master_fix|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|    master_fix|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|    master_fix|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|    master_fix|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|    master_fix|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|    master_fix|  return value|
|input_r_address0  |  out|    9|   ap_memory|       input_r|         array|
|input_r_ce0       |  out|    1|   ap_memory|       input_r|         array|
|input_r_q0        |   in|   16|   ap_memory|       input_r|         array|
|out_r_address0    |  out|    2|   ap_memory|         out_r|         array|
|out_r_ce0         |  out|    1|   ap_memory|         out_r|         array|
|out_r_we0         |  out|    1|   ap_memory|         out_r|         array|
|out_r_d0          |  out|   32|   ap_memory|         out_r|         array|
+------------------+-----+-----+------------+--------------+--------------+

