# 32-bit RISC-V Processor (RV32I)

[![License: MIT](https://img.shields.io/badge/License-MIT-yellow.svg)](https://opensource.org/licenses/MIT)
[![RISC-V](https://img.shields.io/badge/ISA-RISC--V%20RV32I-blue.svg)](https://riscv.org/)
[![SystemVerilog](https://img.shields.io/badge/Language-SystemVerilog-orange.svg)](https://en.wikipedia.org/wiki/SystemVerilog)

## ğŸ“‹ Giá»›i Thiá»‡u Dá»± Ãn

Dá»± Ã¡n thiáº¿t káº¿ vÃ  triá»ƒn khai **bá»™ vi xá»­ lÃ½ RISC-V 32-bit (RV32I)** hoÃ n chá»‰nh trÃªn FPGA, bao gá»“m hai phiÃªn báº£n:

1. âš¡ **Single-Cycle Processor** - Kiáº¿n trÃºc Ä‘Æ¡n chu ká»³ cÆ¡ báº£n
2. ğŸš€ **5-Stage Pipeline Processor** - Kiáº¿n trÃºc pipeline vá»›i xá»­ lÃ½ hazards

Dá»± Ã¡n Ä‘Æ°á»£c phÃ¡t triá»ƒn báº±ng **SystemVerilog**, mÃ´ phá»ng trÃªn **ModelSim/Questa**, vÃ  tá»•ng há»£p trÃªn **Intel Quartus Prime** cho FPGA Cyclone IV/MAX 10 (DE2-115/DE10-Lite).

---

## ğŸ¨ Kiáº¿n TrÃºc Thiáº¿t Káº¿

### 1ï¸âƒ£ Single-Cycle Datapath

![Single Cycle Architecture](docs/single_cycle_block.jpg)

**Äáº·c Ä‘iá»ƒm:**
- Má»—i instruction thá»±c thi trong **1 chu ká»³ clock**
- Datapath Ä‘Æ¡n giáº£n: Fetch â†’ Decode â†’ Execute â†’ Memory â†’ Write Back
- Táº§n sá»‘ hoáº¡t Ä‘á»™ng tháº¥p (~50 MHz) do critical path dÃ i

---

### 2ï¸âƒ£ 5-Stage Pipeline Architecture

![Pipeline Architecture](docs/pipelined.png)

**CÃ¡c táº§ng Pipeline:**
- **IF (Instruction Fetch)**: Láº¥y instruction tá»« bá»™ nhá»›
- **ID (Instruction Decode)**: Giáº£i mÃ£ vÃ  Ä‘á»c thanh ghi
- **EX (Execute)**: Thá»±c thi ALU operations
- **MEM (Memory Access)**: Truy cáº­p bá»™ nhá»› dá»¯ liá»‡u
- **WB (Write Back)**: Ghi káº¿t quáº£ vÃ o register file

**Pipeline vá»›i Forwarding:**

![Pipeline with Forwarding](docs/fwd.png)

**Pipeline khÃ´ng cÃ³ Forwarding:**

![Pipeline without Forwarding](docs/non_fwd.png)

---

## âš™ï¸ TÃ­nh NÄƒng Ká»¹ Thuáº­t

### ğŸ“š Instruction Set Architecture (ISA)

Há»— trá»£ Ä‘áº§y Ä‘á»§ **RV32I Base Integer Instruction Set** (47 instructions):

| Loáº¡i | Instructions |
|------|-------------|
| **Arithmetic** | `ADD`, `SUB`, `ADDI` |
| **Logic** | `AND`, `OR`, `XOR`, `ANDI`, `ORI`, `XORI` |
| **Shift** | `SLL`, `SRL`, `SRA`, `SLLI`, `SRLI`, `SRAI` |
| **Compare** | `SLT`, `SLTU`, `SLTI`, `SLTIU` |
| **Load/Store** | `LB`, `LH`, `LW`, `LBU`, `LHU`, `SB`, `SH`, `SW` |
| **Branch** | `BEQ`, `BNE`, `BLT`, `BGE`, `BLTU`, `BGEU` |
| **Jump** | `JAL`, `JALR` |
| **Upper Immediate** | `LUI`, `AUIPC` |

### ğŸ›¡ï¸ Hazard Handling (Pipeline)

#### âœ… Data Hazard
- **Forwarding Unit**: Chuyá»ƒn tiáº¿p dá»¯ liá»‡u tá»« EX/MEM vÃ  MEM/WB stage vá» EX stage
- **Bypassing**: Giáº£i quyáº¿t RAW (Read After Write) hazards
- **Load Hazard Detection**: Stall pipeline 1 chu ká»³ khi phÃ¡t hiá»‡n load-use hazard

#### âœ… Control Hazard
- **Branch Prediction**: Assume not-taken strategy
- **Flushing**: XÃ³a instructions trong pipeline náº¿u branch taken
- **Branch Target Calculation**: TÃ­nh toÃ¡n Ä‘á»‹a chá»‰ branch táº¡i EX stage

### ğŸ§® Core Components

- **Register File**: 32 thanh ghi 32-bit (x0-x31)
- **ALU**: 32-bit Arithmetic Logic Unit vá»›i 13 operations
- **LSU (Load-Store Unit)**: Xá»­ lÃ½ aligned/unaligned memory access
- **Branch Comparator**: So sÃ¡nh cho cÃ¡c lá»‡nh branch
- **Immediate Generator**: Táº¡o immediate values cho táº¥t cáº£ format (I, S, B, U, J)

---

## ğŸ“ Cáº¥u TrÃºc ThÆ° Má»¥c

```
RISC-V-Project/
â”‚
â”œâ”€â”€ docs/                           # ğŸ“„ TÃ i liá»‡u vÃ  sÆ¡ Ä‘á»“ thiáº¿t káº¿
â”‚   â”œâ”€â”€ single_cycle_block.jpg      # SÆ¡ Ä‘á»“ khá»‘i Single Cycle
â”‚   â”œâ”€â”€ alu_design.jpg              # Thiáº¿t káº¿ ALU
â”‚   â”œâ”€â”€ lsu.jpg                     # Load-Store Unit
â”‚   â”œâ”€â”€ regfile.jpg                 # Register File
â”‚   â””â”€â”€ KTMT_L01_Group_23.pdf       # BÃ¡o cÃ¡o chi tiáº¿t
â”‚
â”œâ”€â”€ rtl/                            # ğŸ’» Source Code (SystemVerilog)
â”‚   â”‚
â”‚   â”œâ”€â”€ single_cycle/               # Giai Ä‘oáº¡n 1: Thiáº¿t káº¿ Ä‘Æ¡n chu ká»³
â”‚   â”‚   â”œâ”€â”€ single_cycle.sv         # Top module
â”‚   â”‚   â”œâ”€â”€ alu.sv                  # Arithmetic Logic Unit
â”‚   â”‚   â”œâ”€â”€ regfile.sv              # Register File (32x32-bit)
â”‚   â”‚   â”œâ”€â”€ control_logic.sv        # Control Unit
â”‚   â”‚   â”œâ”€â”€ immgen.sv               # Immediate Generator
â”‚   â”‚   â”œâ”€â”€ lsu.sv                  # Load-Store Unit
â”‚   â”‚   â”œâ”€â”€ inst_mem.sv             # Instruction Memory
â”‚   â”‚   â”œâ”€â”€ brc.sv                  # Branch Comparator
â”‚   â”‚   â””â”€â”€ ...                     # CÃ¡c module phá»¥ trá»£
â”‚   â”‚
â”‚   â””â”€â”€ pipeline/                   # Giai Ä‘oáº¡n 2: Thiáº¿t káº¿ Pipeline
â”‚       â”‚
â”‚       â”œâ”€â”€ model1_non_forwarding/  # Model 1: KhÃ´ng cÃ³ forwarding
â”‚       â”‚   â”œâ”€â”€ pipelined.sv        # Top module pipeline
â”‚       â”‚   â”œâ”€â”€ fetch_stage.sv      # IF Stage
â”‚       â”‚   â”œâ”€â”€ decode_stage.sv     # ID Stage
â”‚       â”‚   â”œâ”€â”€ execute_stage.sv    # EX Stage
â”‚       â”‚   â”œâ”€â”€ mem_stage.sv        # MEM Stage
â”‚       â”‚   â”œâ”€â”€ wb_stage.sv         # WB Stage
â”‚       â”‚   â”œâ”€â”€ hazard_detection_load.sv  # Hazard Detection
â”‚       â”‚   â”œâ”€â”€ stage_*.sv          # Pipeline Registers
â”‚       â”‚   â””â”€â”€ ...
â”‚       â”‚
â”‚       â””â”€â”€ model2_forwarding/      # Model 2: CÃ³ data forwarding
â”‚           â”œâ”€â”€ pipelined.sv        # Top module vá»›i forwarding
â”‚           â”œâ”€â”€ forward_control.sv  # Forwarding Control Unit
â”‚           â”œâ”€â”€ hazard_detection_load.sv
â”‚           â”œâ”€â”€ stage_*.sv          # Pipeline Registers (IF/ID, ID/EX, EX/MEM, MEM/WB)
â”‚           â””â”€â”€ ...
â”‚
â””â”€â”€ simulation/                     # ğŸ§ª Testbench vÃ  Verification
    â”‚
    â”œâ”€â”€ tb_single_cycle/            # (Náº¿u cÃ³ testbench riÃªng cho single cycle)
    â”‚
    â””â”€â”€ tb_pipeline/                # Testbench cho pipeline
        â”œâ”€â”€ model1_non_forwarding/
        â”‚   â”œâ”€â”€ tbench.sv           # Top testbench
        â”‚   â”œâ”€â”€ driver.sv           # Driver module
        â”‚   â”œâ”€â”€ scoreboard.sv       # Scoreboard
        â”‚   â””â”€â”€ tlib.svh            # Test library
        â”‚
        â””â”€â”€ model2_forwarding/
            â”œâ”€â”€ tbench.sv
            â”œâ”€â”€ driver.sv
            â”œâ”€â”€ scoreboard.sv
            â””â”€â”€ tlib.svh
```

---

## ğŸ—ï¸ Kiáº¿n TrÃºc Thiáº¿t Káº¿

### 1. Single Cycle Architecture

Thiáº¿t káº¿ Ä‘Æ¡n chu ká»³ cÆ¡ báº£n vá»›i datapath vÃ  control unit:
- **Datapath**: PC â†’ Instruction Memory â†’ Decode â†’ Execute â†’ Memory â†’ Write Back
- **Control Unit**: Giáº£i mÃ£ instruction vÃ  sinh control signals
- **Thá»i gian chu ká»³**: Phá»¥ thuá»™c vÃ o Ä‘Æ°á»ng dáº«n dÃ i nháº¥t (critical path)

```
â”Œâ”€â”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”€â”€â”
â”‚  PC  â”‚ â†’ â”‚ IM  â”‚ â†’ â”‚ DEC â”‚ â†’ â”‚ ALU â”‚ â†’ â”‚ MEM  â”‚ â†’ WB
â””â”€â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”€â”€â”˜
```

### 2. Pipeline Architecture (5-Stage)

Pipeline 5 táº§ng vá»›i xá»­ lÃ½ hazards:

```
â”Œâ”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”   â”Œâ”€â”€â”€â”€â”
â”‚ IF â”‚ â†’ â”‚ ID â”‚ â†’ â”‚ EX â”‚ â†’ â”‚MEM â”‚ â†’ â”‚ WB â”‚
â””â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”˜   â””â”€â”€â”€â”€â”˜
```

**Pipeline Stages:**
1. **IF (Instruction Fetch)**: Láº¥y instruction tá»« memory
2. **ID (Instruction Decode)**: Giáº£i mÃ£ + Ä‘á»c registers
3. **EX (Execute)**: Thá»±c thi ALU operations
4. **MEM (Memory Access)**: Truy cáº­p data memory
5. **WB (Write Back)**: Ghi káº¿t quáº£ vÃ o register file

**Hazard Handling:**
- âœ… **Data Forwarding** (Model 2): Chuyá»ƒn tiáº¿p káº¿t quáº£ tá»« EX/MEM, MEM/WB vá» EX stage
- âœ… **Load Hazard Detection**: PhÃ¡t hiá»‡n vÃ  stall pipeline khi cáº§n
- âš ï¸ **Branch Prediction**: Assume not taken (flush pipeline náº¿u sai)

---

## ğŸš€ HÆ°á»›ng Dáº«n Sá»­ Dá»¥ng

### YÃªu Cáº§u

- **Simulator**: ModelSim / Questa / VCS
- **FPGA Tools**: Intel Quartus Prime (náº¿u synthesize cho DE2/DE10)
- **Language**: SystemVerilog

### Simulation

#### Cháº¡y Single Cycle:
```bash
# Compile
vlog -sv rtl/single_cycle/*.sv

# Simulate
vsim -c single_cycle -do "run -all"
```

#### Cháº¡y Pipeline (Model 2 - Forwarding):
```bash
# Compile RTL
vlog -sv rtl/pipeline/model2_forwarding/*.sv

# Compile Testbench
vlog -sv simulation/tb_pipeline/model2_forwarding/*.sv

# Simulate
vsim -c tbench -do "run -all"
```

### Synthesize trÃªn FPGA

1. Má»Ÿ Quartus Prime
2. Táº¡o project má»›i vÃ  import cÃ¡c file `.sv` tá»« `rtl/single_cycle/` hoáº·c `rtl/pipeline/`
3. Chá»n target FPGA (DE2: Cyclone IV, DE10: MAX 10)
4. Compile vÃ  program lÃªn board

---

## ğŸ§ª Káº¿t Quáº£ MÃ´ Phá»ng (Simulation)

### Waveform - Pipeline vá»›i Forwarding

DÆ°á»›i Ä‘Ã¢y lÃ  káº¿t quáº£ mÃ´ phá»ng chá»©ng minh pipeline processor hoáº¡t Ä‘á»™ng Ä‘Ãºng vá»›i xá»­ lÃ½ Data Hazard thÃ´ng qua Forwarding Unit:

![Simulation Waveform](docs/mile3.png)

**Äiá»ƒm nháº¥n:**
- âœ… **Forwarding Unit** chuyá»ƒn tiáº¿p dá»¯ liá»‡u giá»¯a cÃ¡c stage
- âœ… **Hazard Detection Unit** phÃ¡t hiá»‡n load-use hazard vÃ  thá»±c hiá»‡n stall
- âœ… **Branch Handling** flush pipeline khi branch taken
- âœ… Táº¥t cáº£ instructions trong RV32I Ä‘Æ°á»£c test vÃ  verify

### So SÃ¡nh Hiá»‡u NÄƒng

| Metric                  | Single Cycle | Pipeline (No Forward) | Pipeline (Forward) |
|-------------------------|--------------|----------------------|-------------------|
| **CPI (Cycles Per Inst)**| 1.0         | ~1.3                 | ~1.1              |
| **Max Frequency**       | ~50 MHz      | ~100 MHz             | ~95 MHz           |
| **IPC (Inst Per Cycle)**| 1.0          | ~0.77                | ~0.91             |
| **Throughput**          | Low          | Medium               | **High**          |
| **Area (Logic Elements)**| ~2,500 LEs  | ~3,200 LEs           | ~3,500 LEs        |

> **Testing Platform**: Intel Quartus Prime 20.1 | FPGA: Cyclone IV E (DE2-115) | Simulator: ModelSim-Intel 10.5b



### Performance Comparison

| Metric                  | Single Cycle | Pipeline (No Forward) | Pipeline (Forward) |
|-------------------------|--------------|----------------------|-------------------|
| **CPI (Cycles Per Inst)**| 1.0         | ~1.3                 | ~1.1              |
| **Max Frequency**       | ~50 MHz      | ~100 MHz             | ~95 MHz           |
| **IPC (Inst Per Cycle)**| 1.0          | ~0.77                | ~0.91             |
| **Throughput**          | Low          | Medium               | **High**          |
| **Area (Logic Elements)**| ~2,500 LEs  | ~3,200 LEs           | ~3,500 LEs        |

> **Testing Platform**: Intel Quartus Prime 20.1 | FPGA: Cyclone IV E (DE2-115) | Simulator: ModelSim-Intel 10.5b

---

## ğŸ“– Instruction Set Support

### Supported Instructions (RV32I)

#### Arithmetic & Logic:
- `ADD`, `SUB`, `AND`, `OR`, `XOR`, `SLL`, `SRL`, `SRA`
- `ADDI`, `ANDI`, `ORI`, `XORI`, `SLLI`, `SRLI`, `SRAI`
- `SLT`, `SLTU`, `SLTI`, `SLTIU`
- `LUI`, `AUIPC`

#### Memory Access:
- **Load**: `LB`, `LH`, `LW`, `LBU`, `LHU`
- **Store**: `SB`, `SH`, `SW`

#### Control Flow:
- **Branch**: `BEQ`, `BNE`, `BLT`, `BGE`, `BLTU`, `BGEU`
- **Jump**: `JAL`, `JALR`

---

## ğŸš€ HÆ°á»›ng Dáº«n Sá»­ Dá»¥ng

### YÃªu Cáº§u Há»‡ Thá»‘ng

- **Simulator**: ModelSim-Intel / Questa Sim
- **Synthesis Tool**: Intel Quartus Prime (â‰¥ 20.1)
- **Target FPGA**: Cyclone IV E / MAX 10 (DE2-115 / DE10-Lite)
- **Language**: SystemVerilog (IEEE 1800-2012)

### Cháº¡y Simulation

#### 1. Single-Cycle Processor:
```bash
cd rtl/single_cycle/
vlog -sv *.sv
vsim -c single_cycle -do "run -all; quit"
```

#### 2. Pipeline Processor (Model 2 - With Forwarding):
```bash
cd rtl/pipeline/model2_forwarding/
vlog -sv *.sv

# Compile testbench
cd ../../simulation/tb_pipeline/model2_forwarding/
vlog -sv *.sv *.svh

# Run simulation
vsim -c tbench -do "run -all; quit"
```

### Synthesize trÃªn FPGA

1. Má»Ÿ Intel Quartus Prime
2. Táº¡o project má»›i, chá»n FPGA target (Cyclone IV hoáº·c MAX 10)
3. Add files tá»« `rtl/single_cycle/` hoáº·c `rtl/pipeline/model2_forwarding/`
4. Assign pins theo board constraint (`.sdc` files cÃ³ sáºµn)
5. Compile Design (Analysis & Synthesis â†’ Fitter â†’ Assembler)
6. Program FPGA qua USB-Blaster

---

## ğŸ“š TÃ i Liá»‡u Tham Kháº£o

1. [RISC-V Specifications](https://riscv.org/technical/specifications/) - Official RISC-V ISA Manual
2. [RV32I Base Integer Instruction Set](https://github.com/riscv/riscv-isa-manual) - Instruction Set Reference
3. **Computer Organization and Design: RISC-V Edition** - David Patterson & John Hennessy
4. [RISC-V Reader: An Open Architecture Atlas](http://www.riscvbook.com/) - Free RISC-V eBook

### BÃ¡o CÃ¡o Chi Tiáº¿t

ğŸ“„ Xem thÃªm trong [docs/KTMT_L01_Group_23.pdf](docs/KTMT_L01_Group_23.pdf) vÃ  [docs/KTMT_L01_Group_23_Milestone_3.pdf](docs/KTMT_L01_Group_23_Milestone_3.pdf)

---

## ğŸ‘¨â€ğŸ’» ThÃ´ng Tin TÃ¡c Giáº£

**Sinh viÃªn thá»±c hiá»‡n:**
- ğŸ‘¤ **Há» tÃªn**: Nguyá»…n Thanh Phong
- ğŸ« **TrÆ°á»ng**: Äáº¡i há»c BÃ¡ch Khoa TP.HCM (HCMUT)
- ğŸ“§ **Email**: [phongnguyens2468@gmail.com](mailto:phongnguyens2468@gmail.com)
- ğŸ’¼ **LinkedIn**: [Nguyá»…n Thanh Phong](https://www.linkedin.com/in/nguy%E1%BB%85n-thanh-phong-43b389294/)
- ğŸ”— **GitHub**: [@PhongSkyper](https://github.com/PhongSkyper)

**Giáº£ng viÃªn hÆ°á»›ng dáº«n:**
- ğŸ‘¨â€ğŸ« **Tiáº¿n sÄ© Tráº§n HoÃ ng Linh**
- ğŸ“š Bá»™ mÃ´n Kiáº¿n TrÃºc MÃ¡y TÃ­nh, Khoa Khoa Há»c vÃ  Ká»¹ Thuáº­t MÃ¡y TÃ­nh
- ğŸ« Äáº¡i há»c BÃ¡ch Khoa TP.HCM

**MÃ´n há»c**: Kiáº¿n TrÃºc MÃ¡y TÃ­nh (Computer Architecture) - L01  
**NhÃ³m**: Group 23  
**Há»c ká»³**: HK1 2024-2025

---

## ğŸ“„ License

MIT License - Free to use for educational purposes.

```
Copyright (c) 2024 Nguyá»…n Thanh Phong

Permission is hereby granted, free of charge, to use, copy, modify, and distribute 
this software for educational purposes.
```

---

## ğŸŒŸ ÄÃ³ng GÃ³p & LiÃªn Há»‡

Náº¿u cÃ³ cÃ¢u há»i, gÃ³p Ã½ hoáº·c muá»‘n Ä‘Ã³ng gÃ³p vÃ o dá»± Ã¡n:
- ğŸ“¬ **Email**: phongnguyens2468@gmail.com
- ğŸ› **Issues**: [GitHub Issues](https://github.com/PhongSkyper/RISC-V-Processor/issues)
- ğŸ”€ **Pull Requests**: Welcome! Please follow the coding style.

---

<div align="center">

### â­ Náº¿u project há»¯u Ã­ch, hÃ£y cho mÃ¬nh 1 star nhÃ©! â­

**Made with â¤ï¸ by Phong Nguyen | HCMUT**

</div>

