INFO: [VRFC 10-163] Analyzing VHDL file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_v_tc_0_0/sim/vga_v_tc_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'vga_v_tc_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_axi_vdma_0_0/sim/vga_axi_vdma_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'vga_axi_vdma_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ipshared/69dc/src/rgb2vga.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'rgb2vga'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_rgb2vga_0_0/sim/vga_rgb2vga_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'vga_rgb2vga_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ipshared/2a7c/src/SyncAsync.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SyncAsync'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ipshared/2a7c/src/axi_dynclk_S00_AXI.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'axi_dynclk_S00_AXI'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ipshared/2a7c/src/axi_dynclk.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'axi_dynclk'
WARNING: [VRFC 10-3093] actual for formal port 'rst' is neither a static name nor a globally static expression [D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ipshared/2a7c/src/axi_dynclk.vhd:231]
WARNING: [VRFC 10-3093] actual for formal port 's1_clkout0' is neither a static name nor a globally static expression [D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ipshared/2a7c/src/axi_dynclk.vhd:233]
WARNING: [VRFC 10-3093] actual for formal port 's1_clkfbout' is neither a static name nor a globally static expression [D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ipshared/2a7c/src/axi_dynclk.vhd:234]
WARNING: [VRFC 10-3093] actual for formal port 's1_lock' is neither a static name nor a globally static expression [D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.srcs/sources_1/bd/vga/ipshared/2a7c/src/axi_dynclk.vhd:236]
INFO: [VRFC 10-163] Analyzing VHDL file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_axi_dynclk_0_0/sim/vga_axi_dynclk_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'vga_axi_dynclk_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_microblaze_0_0/sim/vga_microblaze_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'vga_microblaze_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_dlmb_v10_0/sim/vga_dlmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'vga_dlmb_v10_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_ilmb_v10_0/sim/vga_ilmb_v10_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'vga_ilmb_v10_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_dlmb_bram_if_cntlr_0/sim/vga_dlmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'vga_dlmb_bram_if_cntlr_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_ilmb_bram_if_cntlr_0/sim/vga_ilmb_bram_if_cntlr_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'vga_ilmb_bram_if_cntlr_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_mdm_1_0/sim/vga_mdm_1_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'vga_mdm_1_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_rst_clk_wiz_1_100M_0/sim/vga_rst_clk_wiz_1_100M_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'vga_rst_clk_wiz_1_100M_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_rst_mig_7series_0_81M_0/sim/vga_rst_mig_7series_0_81M_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'vga_rst_mig_7series_0_81M_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_axi_intc_0_0/sim/vga_axi_intc_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'vga_axi_intc_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_axi_uartlite_0_0/sim/vga_axi_uartlite_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'vga_axi_uartlite_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_axi_gpio_0_0/sim/vga_axi_gpio_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'vga_axi_gpio_0_0'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_axi_gpio_0_1/sim/vga_axi_gpio_0_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'vga_axi_gpio_0_1'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/liulei/vga_microblaze_0308/vga_microblaze/vga_microblaze.ip_user_files/bd/vga/ip/vga_axi_bram_ctrl_0_0/sim/vga_axi_bram_ctrl_0_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'vga_axi_bram_ctrl_0_0'
