`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: 
// Engineer: 
// 
// Create Date: 2019/11/26 09:37:01
// Design Name: 
// Module Name: CPU
// Project Name: 
// Target Devices: 
// Tool Versions: 
// Description: 
// 
// Dependencies: 
// 
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////


module CPU(
    input clk,
    output [15:0] q
    );
	
	wire[1:0] PCSrc;
    wire[31:0] immediate;
	wire[31:0] address;
	wire [5:0] opcode;//æ“ä½œç ?
	wire [4:0] rs; //æºå¯„å­˜å™¨1
	wire [4:0] rt; //æºå¯„å­˜å™¨2
	wire [4:0] rd; //ç›®çš„å¯„å­˜å™?
	wire [4:0] shamt;	//ç§»ä½é‡?
	wire [25:0] addr;	//è·³è½¬åœ°å€
    wire RegDst,Jump,Branch,MemRead,MemtoReg,MemWrite,ALUSrc,RegWrite; 
    wire[2:0] ALUOp; 
    wire[31:0] Readdata1,Readdata2,result; 
	wire zero; 
	wire[31:0] writedata=Readdata2;    
    wire[31:0] readdata;  
    wire [31:0] rwritedata;
    assign q[15:0] = {rwritedata[7:0],address[7:0]};
    //assign q[15:0] = {ALUOp,RegDst,MemRead,MemtoReg, MemWrite, ALUSrc, RegWrite,Jump,Branch,zero,4'b0101};

	PC pc(clk,PCSrc,immediate,addr,address);
	IM instructionmemory(address,opcode,rs,rt,rd,shamt,immediate,addr);
	CL control(opcode,zero,RegDst,Jump,Branch,MemRead,MemtoReg,ALUOp,MemWrite,ALUSrc,RegWrite,PCSrc);
	RG registers(clk,RegDst,RegWrite,opcode,rs,rt,rd,shamt,MemtoReg,result,readdata,Readdata1,Readdata2,rwritedata);
	ALU alu(Readdata1,Readdata2,ALUSrc,ALUOp,immediate,result,zero);
	DM datamemory(clk,result,writedata,MemWrite,MemRead,readdata);
	
endmodule
