// Seed: 1972209061
module module_0 (
    output logic id_2
);
  logic id_3;
  logic id_4 = id_2[1] + id_3;
  assign id_1 = id_3;
  assign id_1 = id_2;
  assign id_4 = 1;
  logic id_5;
endmodule
`define pp_1 0
