/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  reg [12:0] _01_;
  wire [5:0] _02_;
  wire [2:0] celloutsig_0_0z;
  wire [19:0] celloutsig_0_10z;
  reg [3:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  reg [4:0] celloutsig_0_14z;
  wire [12:0] celloutsig_0_15z;
  wire celloutsig_0_17z;
  wire [12:0] celloutsig_0_18z;
  wire [14:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire [10:0] celloutsig_0_3z;
  wire [10:0] celloutsig_0_45z;
  wire [12:0] celloutsig_0_4z;
  wire celloutsig_0_56z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_61z;
  wire celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire [14:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [23:0] celloutsig_1_11z;
  wire [4:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [2:0] celloutsig_1_2z;
  wire [8:0] celloutsig_1_3z;
  wire [16:0] celloutsig_1_4z;
  reg [5:0] celloutsig_1_5z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [223:0] clkin_data;
  wire [223:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_56z = ~((celloutsig_0_25z | celloutsig_0_0z[0]) & (celloutsig_0_8z[7] | celloutsig_0_45z[2]));
  assign celloutsig_1_10z = celloutsig_1_8z[1] | celloutsig_1_7z;
  assign celloutsig_0_2z = celloutsig_0_0z[1] | celloutsig_0_1z;
  assign celloutsig_0_25z = celloutsig_0_0z[2] ^ _00_;
  assign celloutsig_0_5z = ~(celloutsig_0_1z ^ celloutsig_0_2z);
  assign celloutsig_0_22z = ~(celloutsig_0_1z ^ celloutsig_0_8z[4]);
  assign celloutsig_0_24z = ~(celloutsig_0_17z ^ celloutsig_0_22z);
  always_ff @(posedge clkin_data[192], posedge clkin_data[96])
    if (clkin_data[96]) _01_ <= 13'h0000;
    else _01_ <= in_data[135:123];
  reg [5:0] _11_;
  always_ff @(negedge clkin_data[128], negedge clkin_data[32])
    if (!clkin_data[32]) _11_ <= 6'h00;
    else _11_ <= { in_data[53:49], celloutsig_0_6z };
  assign { _02_[5:1], _00_ } = _11_;
  assign celloutsig_1_2z = in_data[128:126] & { in_data[175:174], celloutsig_1_0z };
  assign celloutsig_0_7z = { celloutsig_0_4z[3:0], celloutsig_0_5z, celloutsig_0_2z } & { in_data[55], celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_15z = { in_data[14:7], celloutsig_0_11z, celloutsig_0_5z } & { celloutsig_0_10z[15:4], celloutsig_0_2z };
  assign celloutsig_0_3z = { in_data[57:49], celloutsig_0_1z, celloutsig_0_1z } / { 1'h1, in_data[79:71], in_data[0] };
  assign celloutsig_0_45z = { celloutsig_0_15z[9:0], celloutsig_0_24z } / { 1'h1, celloutsig_0_14z[2:0], celloutsig_0_1z, celloutsig_0_7z };
  assign celloutsig_1_3z = { in_data[156:152], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z } / { 1'h1, in_data[147:142], celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_18z = celloutsig_1_11z[16:5] == { in_data[183:181], celloutsig_1_9z, celloutsig_1_17z, celloutsig_1_8z };
  assign celloutsig_0_28z = { celloutsig_0_18z[11:8], celloutsig_0_20z, celloutsig_0_5z, celloutsig_0_17z, celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_27z } == { celloutsig_0_19z[5:3], celloutsig_0_13z, _02_[5:1], _00_, celloutsig_0_25z, celloutsig_0_27z, celloutsig_0_5z };
  assign celloutsig_0_32z = celloutsig_0_14z[3:1] && { celloutsig_0_18z[8:7], celloutsig_0_28z };
  assign celloutsig_1_0z = in_data[125:108] && in_data[177:160];
  assign celloutsig_0_12z = { celloutsig_0_0z[2:1], celloutsig_0_5z } && { celloutsig_0_11z[2:1], celloutsig_0_1z };
  assign celloutsig_0_60z = ! { celloutsig_0_3z[4:2], celloutsig_0_32z, celloutsig_0_1z };
  assign celloutsig_0_1z = { in_data[60:49], celloutsig_0_0z } < { in_data[31:20], celloutsig_0_0z };
  assign celloutsig_1_9z = celloutsig_1_3z[8] & ~(celloutsig_1_3z[0]);
  assign celloutsig_1_8z = in_data[128:126] % { 1'h1, celloutsig_1_2z[1], celloutsig_1_0z };
  assign celloutsig_1_11z = { in_data[186:170], celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_10z, celloutsig_1_10z, celloutsig_1_10z } % { 1'h1, in_data[121:119], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_9z };
  assign celloutsig_0_10z = in_data[27:8] % { 1'h1, celloutsig_0_3z[9:6], celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_0_18z = celloutsig_0_4z % { 1'h1, celloutsig_0_10z[11:0] };
  assign celloutsig_0_4z = { celloutsig_0_3z[8:0], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z } * { celloutsig_0_3z[9:0], celloutsig_0_0z };
  assign celloutsig_0_8z = - in_data[72:58];
  assign celloutsig_1_4z = in_data[128:112] | { in_data[101:96], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_17z = { celloutsig_1_8z[0], celloutsig_1_2z, celloutsig_1_0z } | _01_[4:0];
  assign celloutsig_0_19z = { celloutsig_0_8z[13:0], celloutsig_0_6z } | { celloutsig_0_7z[5:3], celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_1_1z = | { celloutsig_1_0z, in_data[161:147] };
  assign celloutsig_0_20z = | celloutsig_0_8z[9:0];
  assign celloutsig_0_0z = in_data[23:21] >> in_data[11:9];
  assign celloutsig_0_13z = { celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_5z } >> { celloutsig_0_0z[1:0], celloutsig_0_6z };
  assign celloutsig_1_19z = celloutsig_1_11z[13:8] <<< celloutsig_1_4z[9:4];
  assign celloutsig_0_6z = ~((celloutsig_0_1z & celloutsig_0_3z[5]) | celloutsig_0_1z);
  assign celloutsig_0_61z = ~((in_data[65] & celloutsig_0_56z) | _02_[2]);
  assign celloutsig_1_7z = ~((celloutsig_1_3z[5] & celloutsig_1_3z[2]) | celloutsig_1_1z);
  assign celloutsig_0_17z = ~((celloutsig_0_14z[0] & celloutsig_0_12z) | celloutsig_0_6z);
  assign celloutsig_0_27z = ~((celloutsig_0_18z[6] & _02_[1]) | celloutsig_0_2z);
  always_latch
    if (clkin_data[96]) celloutsig_1_5z = 6'h00;
    else if (!clkin_data[0]) celloutsig_1_5z = celloutsig_1_3z[6:1];
  always_latch
    if (clkin_data[32]) celloutsig_0_11z = 4'h0;
    else if (celloutsig_1_19z[0]) celloutsig_0_11z = { celloutsig_0_4z[2], celloutsig_0_0z };
  always_latch
    if (clkin_data[64]) celloutsig_0_14z = 5'h00;
    else if (celloutsig_1_19z[0]) celloutsig_0_14z = { celloutsig_0_0z[1:0], celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_5z };
  assign _02_[0] = _00_;
  assign { out_data[128], out_data[101:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_60z, celloutsig_0_61z };
endmodule
