Classic Timing Analyzer report for Mips
Thu Apr 26 11:41:58 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                                                                     ;
+------------------------------+-------+---------------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                                                                                                                      ; To                                                                                                               ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 0.511 ns                                       ; reset                                                                                                                                     ; Controle:CONTROLE|IRWrite                                                                                        ; --         ; clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 13.002 ns                                      ; Registrador:PC|Saida[7]                                                                                                                   ; ULA_O[31]                                                                                                        ; clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -0.281 ns                                      ; reset                                                                                                                                     ; Controle:CONTROLE|IRWrite                                                                                        ; --         ; clk      ; 0            ;
; Clock Setup: 'clk'           ; N/A   ; None          ; Restricted to 200.00 MHz ( period = 5.000 ns ) ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3] ; clk        ; clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                                                                                                                           ;                                                                                                                  ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C70F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                                      ; To                                                                                                               ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2 ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3 ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4 ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6 ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2 ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3 ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4 ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6 ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2 ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3 ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4 ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6 ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2 ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3 ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4 ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5 ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6 ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7 ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7] ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg0            ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[0]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg1            ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[0]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2            ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[0]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3            ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[0]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4            ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[0]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5            ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[0]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6            ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[0]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7            ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[0]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg0            ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg1            ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2            ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3            ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4            ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5            ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6            ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7            ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg0            ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg1            ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2            ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3            ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4            ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5            ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6            ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7            ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg0            ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg1            ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2            ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3            ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4            ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5            ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6            ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7            ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg0            ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg1            ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2            ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3            ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4            ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5            ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6            ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7            ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg0            ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg1            ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2            ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3            ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4            ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5            ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6            ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7            ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg0            ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg1            ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2            ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3            ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4            ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5            ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6            ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7            ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg0            ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg1            ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2            ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3            ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4            ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5            ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6            ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7            ; Memoria:MEMORIA|lpm_ram_dq:MEM|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7]            ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg0   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[0]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[0]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[0]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[0]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[0]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[0]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[0]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg0   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg0   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg0   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg0   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg0   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg0   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg0   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Two|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg1   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[0]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[0]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[0]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[0]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[0]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[0]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[0]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg1   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[1]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg1   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[2]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg1   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg1   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[4]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg1   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[5]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg1   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[6]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg1   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg2   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg3   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg4   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg5   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; N/A                                     ; Restricted to 200.00 MHz ( period = 5.000 ns )      ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg6   ; Memoria:MEMORIA|lpm_ram_dq:MEM_plus_One|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[7]   ; clk        ; clk      ; None                        ; None                      ; 2.894 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                           ;                                                                                                                  ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------+
; tsu                                                                                  ;
+-------+--------------+------------+-------+-------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From  ; To                            ; To Clock ;
+-------+--------------+------------+-------+-------------------------------+----------+
; N/A   ; None         ; 0.511 ns   ; reset ; Controle:CONTROLE|PCSource[1] ; clk      ;
; N/A   ; None         ; 0.511 ns   ; reset ; Controle:CONTROLE|PCWrite     ; clk      ;
; N/A   ; None         ; 0.511 ns   ; reset ; Controle:CONTROLE|RESET       ; clk      ;
; N/A   ; None         ; 0.511 ns   ; reset ; Controle:CONTROLE|IRWrite     ; clk      ;
+-------+--------------+------------+-------+-------------------------------+----------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                     ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------+------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                             ; To         ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------+------------+------------+
; N/A                                     ; None                                                ; 13.002 ns  ; Registrador:PC|Saida[7]          ; ULA_O[31]  ; clk        ;
; N/A                                     ; None                                                ; 12.903 ns  ; Registrador:PC|Saida[7]          ; ULA_O[27]  ; clk        ;
; N/A                                     ; None                                                ; 12.901 ns  ; Registrador:PC|Saida[2]          ; ULA_O[31]  ; clk        ;
; N/A                                     ; None                                                ; 12.882 ns  ; Registrador:PC|Saida[11]         ; ULA_O[31]  ; clk        ;
; N/A                                     ; None                                                ; 12.840 ns  ; Registrador:PC|Saida[6]          ; ULA_O[31]  ; clk        ;
; N/A                                     ; None                                                ; 12.819 ns  ; Registrador:PC|Saida[10]         ; ULA_O[31]  ; clk        ;
; N/A                                     ; None                                                ; 12.802 ns  ; Registrador:PC|Saida[2]          ; ULA_O[27]  ; clk        ;
; N/A                                     ; None                                                ; 12.783 ns  ; Registrador:PC|Saida[11]         ; ULA_O[27]  ; clk        ;
; N/A                                     ; None                                                ; 12.782 ns  ; Registrador:PC|Saida[7]          ; ULA_O[29]  ; clk        ;
; N/A                                     ; None                                                ; 12.758 ns  ; Registrador:PC|Saida[8]          ; ULA_O[31]  ; clk        ;
; N/A                                     ; None                                                ; 12.756 ns  ; Registrador:PC|Saida[5]          ; ULA_O[31]  ; clk        ;
; N/A                                     ; None                                                ; 12.741 ns  ; Registrador:PC|Saida[6]          ; ULA_O[27]  ; clk        ;
; N/A                                     ; None                                                ; 12.736 ns  ; Registrador:PC|Saida[7]          ; ULA_O[30]  ; clk        ;
; N/A                                     ; None                                                ; 12.720 ns  ; Registrador:PC|Saida[10]         ; ULA_O[27]  ; clk        ;
; N/A                                     ; None                                                ; 12.682 ns  ; Registrador:PC|Saida[3]          ; ULA_O[31]  ; clk        ;
; N/A                                     ; None                                                ; 12.681 ns  ; Registrador:PC|Saida[2]          ; ULA_O[29]  ; clk        ;
; N/A                                     ; None                                                ; 12.662 ns  ; Registrador:PC|Saida[11]         ; ULA_O[29]  ; clk        ;
; N/A                                     ; None                                                ; 12.659 ns  ; Registrador:PC|Saida[8]          ; ULA_O[27]  ; clk        ;
; N/A                                     ; None                                                ; 12.657 ns  ; Registrador:PC|Saida[5]          ; ULA_O[27]  ; clk        ;
; N/A                                     ; None                                                ; 12.635 ns  ; Registrador:PC|Saida[2]          ; ULA_O[30]  ; clk        ;
; N/A                                     ; None                                                ; 12.630 ns  ; Registrador:PC|Saida[4]          ; ULA_O[31]  ; clk        ;
; N/A                                     ; None                                                ; 12.620 ns  ; Registrador:PC|Saida[6]          ; ULA_O[29]  ; clk        ;
; N/A                                     ; None                                                ; 12.616 ns  ; Registrador:PC|Saida[11]         ; ULA_O[30]  ; clk        ;
; N/A                                     ; None                                                ; 12.599 ns  ; Registrador:PC|Saida[10]         ; ULA_O[29]  ; clk        ;
; N/A                                     ; None                                                ; 12.583 ns  ; Registrador:PC|Saida[3]          ; ULA_O[27]  ; clk        ;
; N/A                                     ; None                                                ; 12.574 ns  ; Registrador:PC|Saida[6]          ; ULA_O[30]  ; clk        ;
; N/A                                     ; None                                                ; 12.553 ns  ; Registrador:PC|Saida[10]         ; ULA_O[30]  ; clk        ;
; N/A                                     ; None                                                ; 12.538 ns  ; Registrador:PC|Saida[8]          ; ULA_O[29]  ; clk        ;
; N/A                                     ; None                                                ; 12.536 ns  ; Registrador:PC|Saida[5]          ; ULA_O[29]  ; clk        ;
; N/A                                     ; None                                                ; 12.531 ns  ; Registrador:PC|Saida[4]          ; ULA_O[27]  ; clk        ;
; N/A                                     ; None                                                ; 12.492 ns  ; Registrador:PC|Saida[8]          ; ULA_O[30]  ; clk        ;
; N/A                                     ; None                                                ; 12.490 ns  ; Registrador:PC|Saida[5]          ; ULA_O[30]  ; clk        ;
; N/A                                     ; None                                                ; 12.483 ns  ; Registrador:PC|Saida[9]          ; ULA_O[31]  ; clk        ;
; N/A                                     ; None                                                ; 12.462 ns  ; Registrador:PC|Saida[3]          ; ULA_O[29]  ; clk        ;
; N/A                                     ; None                                                ; 12.416 ns  ; Registrador:PC|Saida[3]          ; ULA_O[30]  ; clk        ;
; N/A                                     ; None                                                ; 12.410 ns  ; Registrador:PC|Saida[4]          ; ULA_O[29]  ; clk        ;
; N/A                                     ; None                                                ; 12.384 ns  ; Registrador:PC|Saida[9]          ; ULA_O[27]  ; clk        ;
; N/A                                     ; None                                                ; 12.364 ns  ; Registrador:PC|Saida[4]          ; ULA_O[30]  ; clk        ;
; N/A                                     ; None                                                ; 12.324 ns  ; Registrador:PC|Saida[13]         ; ULA_O[31]  ; clk        ;
; N/A                                     ; None                                                ; 12.317 ns  ; Registrador:PC|Saida[7]          ; ULA_O[21]  ; clk        ;
; N/A                                     ; None                                                ; 12.263 ns  ; Registrador:PC|Saida[9]          ; ULA_O[29]  ; clk        ;
; N/A                                     ; None                                                ; 12.225 ns  ; Registrador:PC|Saida[13]         ; ULA_O[27]  ; clk        ;
; N/A                                     ; None                                                ; 12.222 ns  ; Registrador:PC|Saida[7]          ; ULA_O[23]  ; clk        ;
; N/A                                     ; None                                                ; 12.217 ns  ; Registrador:PC|Saida[9]          ; ULA_O[30]  ; clk        ;
; N/A                                     ; None                                                ; 12.216 ns  ; Registrador:PC|Saida[2]          ; ULA_O[21]  ; clk        ;
; N/A                                     ; None                                                ; 12.203 ns  ; Registrador:PC|Saida[14]         ; ULA_O[31]  ; clk        ;
; N/A                                     ; None                                                ; 12.197 ns  ; Registrador:PC|Saida[11]         ; ULA_O[21]  ; clk        ;
; N/A                                     ; None                                                ; 12.191 ns  ; Registrador:PC|Saida[15]         ; ULA_O[31]  ; clk        ;
; N/A                                     ; None                                                ; 12.155 ns  ; Registrador:PC|Saida[6]          ; ULA_O[21]  ; clk        ;
; N/A                                     ; None                                                ; 12.134 ns  ; Registrador:PC|Saida[10]         ; ULA_O[21]  ; clk        ;
; N/A                                     ; None                                                ; 12.121 ns  ; Registrador:PC|Saida[2]          ; ULA_O[23]  ; clk        ;
; N/A                                     ; None                                                ; 12.104 ns  ; Registrador:PC|Saida[13]         ; ULA_O[29]  ; clk        ;
; N/A                                     ; None                                                ; 12.104 ns  ; Registrador:PC|Saida[14]         ; ULA_O[27]  ; clk        ;
; N/A                                     ; None                                                ; 12.102 ns  ; Registrador:PC|Saida[11]         ; ULA_O[23]  ; clk        ;
; N/A                                     ; None                                                ; 12.092 ns  ; Registrador:PC|Saida[15]         ; ULA_O[27]  ; clk        ;
; N/A                                     ; None                                                ; 12.073 ns  ; Registrador:PC|Saida[8]          ; ULA_O[21]  ; clk        ;
; N/A                                     ; None                                                ; 12.071 ns  ; Registrador:PC|Saida[5]          ; ULA_O[21]  ; clk        ;
; N/A                                     ; None                                                ; 12.063 ns  ; Registrador:PC|Saida[12]         ; ULA_O[31]  ; clk        ;
; N/A                                     ; None                                                ; 12.060 ns  ; Registrador:PC|Saida[6]          ; ULA_O[23]  ; clk        ;
; N/A                                     ; None                                                ; 12.058 ns  ; Registrador:PC|Saida[13]         ; ULA_O[30]  ; clk        ;
; N/A                                     ; None                                                ; 12.047 ns  ; Registrador:PC|Saida[7]          ; ULA_O[28]  ; clk        ;
; N/A                                     ; None                                                ; 12.039 ns  ; Registrador:PC|Saida[10]         ; ULA_O[23]  ; clk        ;
; N/A                                     ; None                                                ; 11.997 ns  ; Registrador:PC|Saida[3]          ; ULA_O[21]  ; clk        ;
; N/A                                     ; None                                                ; 11.983 ns  ; Registrador:PC|Saida[14]         ; ULA_O[29]  ; clk        ;
; N/A                                     ; None                                                ; 11.978 ns  ; Registrador:PC|Saida[8]          ; ULA_O[23]  ; clk        ;
; N/A                                     ; None                                                ; 11.976 ns  ; Registrador:PC|Saida[5]          ; ULA_O[23]  ; clk        ;
; N/A                                     ; None                                                ; 11.971 ns  ; Registrador:PC|Saida[15]         ; ULA_O[29]  ; clk        ;
; N/A                                     ; None                                                ; 11.964 ns  ; Registrador:PC|Saida[12]         ; ULA_O[27]  ; clk        ;
; N/A                                     ; None                                                ; 11.946 ns  ; Registrador:PC|Saida[2]          ; ULA_O[28]  ; clk        ;
; N/A                                     ; None                                                ; 11.945 ns  ; Registrador:PC|Saida[4]          ; ULA_O[21]  ; clk        ;
; N/A                                     ; None                                                ; 11.945 ns  ; Registrador:PC|Saida[7]          ; ULA_O[20]  ; clk        ;
; N/A                                     ; None                                                ; 11.937 ns  ; Registrador:PC|Saida[14]         ; ULA_O[30]  ; clk        ;
; N/A                                     ; None                                                ; 11.927 ns  ; Registrador:PC|Saida[11]         ; ULA_O[28]  ; clk        ;
; N/A                                     ; None                                                ; 11.925 ns  ; Registrador:PC|Saida[15]         ; ULA_O[30]  ; clk        ;
; N/A                                     ; None                                                ; 11.902 ns  ; Registrador:PC|Saida[3]          ; ULA_O[23]  ; clk        ;
; N/A                                     ; None                                                ; 11.888 ns  ; Registrador:PC|Saida[17]         ; ULA_O[31]  ; clk        ;
; N/A                                     ; None                                                ; 11.885 ns  ; Registrador:PC|Saida[6]          ; ULA_O[28]  ; clk        ;
; N/A                                     ; None                                                ; 11.882 ns  ; Registrador:PC|Saida[7]          ; ULA_O[25]  ; clk        ;
; N/A                                     ; None                                                ; 11.864 ns  ; Registrador:PC|Saida[10]         ; ULA_O[28]  ; clk        ;
; N/A                                     ; None                                                ; 11.850 ns  ; Registrador:PC|Saida[4]          ; ULA_O[23]  ; clk        ;
; N/A                                     ; None                                                ; 11.844 ns  ; Registrador:PC|Saida[2]          ; ULA_O[20]  ; clk        ;
; N/A                                     ; None                                                ; 11.843 ns  ; Registrador:PC|Saida[12]         ; ULA_O[29]  ; clk        ;
; N/A                                     ; None                                                ; 11.825 ns  ; Registrador:PC|Saida[11]         ; ULA_O[20]  ; clk        ;
; N/A                                     ; None                                                ; 11.803 ns  ; Registrador:PC|Saida[8]          ; ULA_O[28]  ; clk        ;
; N/A                                     ; None                                                ; 11.801 ns  ; Registrador:PC|Saida[5]          ; ULA_O[28]  ; clk        ;
; N/A                                     ; None                                                ; 11.798 ns  ; Registrador:PC|Saida[9]          ; ULA_O[21]  ; clk        ;
; N/A                                     ; None                                                ; 11.797 ns  ; Registrador:PC|Saida[12]         ; ULA_O[30]  ; clk        ;
; N/A                                     ; None                                                ; 11.789 ns  ; Registrador:PC|Saida[17]         ; ULA_O[27]  ; clk        ;
; N/A                                     ; None                                                ; 11.783 ns  ; Registrador:PC|Saida[6]          ; ULA_O[20]  ; clk        ;
; N/A                                     ; None                                                ; 11.781 ns  ; Registrador:PC|Saida[2]          ; ULA_O[25]  ; clk        ;
; N/A                                     ; None                                                ; 11.773 ns  ; Registrador:PC|Saida[16]         ; ULA_O[31]  ; clk        ;
; N/A                                     ; None                                                ; 11.762 ns  ; Registrador:PC|Saida[11]         ; ULA_O[25]  ; clk        ;
; N/A                                     ; None                                                ; 11.762 ns  ; Registrador:PC|Saida[10]         ; ULA_O[20]  ; clk        ;
; N/A                                     ; None                                                ; 11.727 ns  ; Registrador:PC|Saida[3]          ; ULA_O[28]  ; clk        ;
; N/A                                     ; None                                                ; 11.720 ns  ; Registrador:PC|Saida[6]          ; ULA_O[25]  ; clk        ;
; N/A                                     ; None                                                ; 11.703 ns  ; Registrador:PC|Saida[9]          ; ULA_O[23]  ; clk        ;
; N/A                                     ; None                                                ; 11.701 ns  ; Registrador:PC|Saida[8]          ; ULA_O[20]  ; clk        ;
; N/A                                     ; None                                                ; 11.699 ns  ; Registrador:PC|Saida[10]         ; ULA_O[25]  ; clk        ;
; N/A                                     ; None                                                ; 11.699 ns  ; Registrador:PC|Saida[5]          ; ULA_O[20]  ; clk        ;
; N/A                                     ; None                                                ; 11.675 ns  ; Registrador:PC|Saida[4]          ; ULA_O[28]  ; clk        ;
; N/A                                     ; None                                                ; 11.674 ns  ; Registrador:PC|Saida[16]         ; ULA_O[27]  ; clk        ;
; N/A                                     ; None                                                ; 11.668 ns  ; Registrador:PC|Saida[17]         ; ULA_O[29]  ; clk        ;
; N/A                                     ; None                                                ; 11.639 ns  ; Registrador:PC|Saida[13]         ; ULA_O[21]  ; clk        ;
; N/A                                     ; None                                                ; 11.638 ns  ; Registrador:PC|Saida[8]          ; ULA_O[25]  ; clk        ;
; N/A                                     ; None                                                ; 11.636 ns  ; Registrador:PC|Saida[5]          ; ULA_O[25]  ; clk        ;
; N/A                                     ; None                                                ; 11.635 ns  ; Registrador:PC|Saida[7]          ; ULA_O[22]  ; clk        ;
; N/A                                     ; None                                                ; 11.625 ns  ; Registrador:PC|Saida[3]          ; ULA_O[20]  ; clk        ;
; N/A                                     ; None                                                ; 11.622 ns  ; Registrador:PC|Saida[17]         ; ULA_O[30]  ; clk        ;
; N/A                                     ; None                                                ; 11.573 ns  ; Registrador:PC|Saida[4]          ; ULA_O[20]  ; clk        ;
; N/A                                     ; None                                                ; 11.562 ns  ; Registrador:PC|Saida[3]          ; ULA_O[25]  ; clk        ;
; N/A                                     ; None                                                ; 11.553 ns  ; Registrador:PC|Saida[16]         ; ULA_O[29]  ; clk        ;
; N/A                                     ; None                                                ; 11.544 ns  ; Registrador:PC|Saida[13]         ; ULA_O[23]  ; clk        ;
; N/A                                     ; None                                                ; 11.534 ns  ; Registrador:PC|Saida[2]          ; ULA_O[22]  ; clk        ;
; N/A                                     ; None                                                ; 11.528 ns  ; Registrador:PC|Saida[9]          ; ULA_O[28]  ; clk        ;
; N/A                                     ; None                                                ; 11.518 ns  ; Registrador:PC|Saida[14]         ; ULA_O[21]  ; clk        ;
; N/A                                     ; None                                                ; 11.515 ns  ; Registrador:PC|Saida[11]         ; ULA_O[22]  ; clk        ;
; N/A                                     ; None                                                ; 11.510 ns  ; Registrador:PC|Saida[18]         ; ULA_O[31]  ; clk        ;
; N/A                                     ; None                                                ; 11.510 ns  ; Registrador:PC|Saida[4]          ; ULA_O[25]  ; clk        ;
; N/A                                     ; None                                                ; 11.507 ns  ; Registrador:PC|Saida[16]         ; ULA_O[30]  ; clk        ;
; N/A                                     ; None                                                ; 11.506 ns  ; Registrador:PC|Saida[15]         ; ULA_O[21]  ; clk        ;
; N/A                                     ; None                                                ; 11.497 ns  ; Registrador:PC|Saida[7]          ; ULA_O[13]  ; clk        ;
; N/A                                     ; None                                                ; 11.474 ns  ; Registrador:PC|Saida[7]          ; ULA_O[18]  ; clk        ;
; N/A                                     ; None                                                ; 11.473 ns  ; Registrador:PC|Saida[6]          ; ULA_O[22]  ; clk        ;
; N/A                                     ; None                                                ; 11.466 ns  ; Registrador:PC|Saida[20]         ; ULA_O[31]  ; clk        ;
; N/A                                     ; None                                                ; 11.457 ns  ; Registrador:PC|Saida[23]         ; ULA_O[31]  ; clk        ;
; N/A                                     ; None                                                ; 11.452 ns  ; Registrador:PC|Saida[10]         ; ULA_O[22]  ; clk        ;
; N/A                                     ; None                                                ; 11.434 ns  ; Registrador:PC|Saida[2]          ; ULA_O[10]  ; clk        ;
; N/A                                     ; None                                                ; 11.426 ns  ; Registrador:PC|Saida[9]          ; ULA_O[20]  ; clk        ;
; N/A                                     ; None                                                ; 11.423 ns  ; Registrador:PC|Saida[14]         ; ULA_O[23]  ; clk        ;
; N/A                                     ; None                                                ; 11.411 ns  ; Registrador:PC|Saida[18]         ; ULA_O[27]  ; clk        ;
; N/A                                     ; None                                                ; 11.411 ns  ; Registrador:PC|Saida[15]         ; ULA_O[23]  ; clk        ;
; N/A                                     ; None                                                ; 11.402 ns  ; Registrador:PC|Saida[7]          ; ULA_O[16]  ; clk        ;
; N/A                                     ; None                                                ; 11.396 ns  ; Registrador:PC|Saida[2]          ; ULA_O[13]  ; clk        ;
; N/A                                     ; None                                                ; 11.391 ns  ; Registrador:PC|Saida[8]          ; ULA_O[22]  ; clk        ;
; N/A                                     ; None                                                ; 11.389 ns  ; Registrador:PC|Saida[5]          ; ULA_O[22]  ; clk        ;
; N/A                                     ; None                                                ; 11.378 ns  ; Registrador:PC|Saida[12]         ; ULA_O[21]  ; clk        ;
; N/A                                     ; None                                                ; 11.377 ns  ; Registrador:PC|Saida[11]         ; ULA_O[13]  ; clk        ;
; N/A                                     ; None                                                ; 11.374 ns  ; Registrador:PC|Saida[7]          ; ULA_O[26]  ; clk        ;
; N/A                                     ; None                                                ; 11.373 ns  ; Registrador:PC|Saida[2]          ; ULA_O[18]  ; clk        ;
; N/A                                     ; None                                                ; 11.369 ns  ; Registrador:PC|Saida[13]         ; ULA_O[28]  ; clk        ;
; N/A                                     ; None                                                ; 11.367 ns  ; Registrador:PC|Saida[20]         ; ULA_O[27]  ; clk        ;
; N/A                                     ; None                                                ; 11.363 ns  ; Registrador:PC|Saida[9]          ; ULA_O[25]  ; clk        ;
; N/A                                     ; None                                                ; 11.358 ns  ; Instr_Reg:REG_INST|Instr20_16[4] ; JUMP_O[22] ; clk        ;
; N/A                                     ; None                                                ; 11.358 ns  ; Instr_Reg:REG_INST|Instr20_16[4] ; IR_O[20]   ; clk        ;
; N/A                                     ; None                                                ; 11.358 ns  ; Registrador:PC|Saida[23]         ; ULA_O[27]  ; clk        ;
; N/A                                     ; None                                                ; 11.354 ns  ; Registrador:PC|Saida[11]         ; ULA_O[18]  ; clk        ;
; N/A                                     ; None                                                ; 11.346 ns  ; Registrador:PC|Saida[19]         ; ULA_O[31]  ; clk        ;
; N/A                                     ; None                                                ; 11.335 ns  ; Registrador:PC|Saida[6]          ; ULA_O[13]  ; clk        ;
; N/A                                     ; None                                                ; 11.321 ns  ; Registrador:PC|Saida[7]          ; ULA_O[24]  ; clk        ;
; N/A                                     ; None                                                ; 11.315 ns  ; Registrador:PC|Saida[3]          ; ULA_O[22]  ; clk        ;
; N/A                                     ; None                                                ; 11.314 ns  ; Registrador:PC|Saida[10]         ; ULA_O[13]  ; clk        ;
; N/A                                     ; None                                                ; 11.312 ns  ; Registrador:PC|Saida[6]          ; ULA_O[18]  ; clk        ;
; N/A                                     ; None                                                ; 11.301 ns  ; Registrador:PC|Saida[2]          ; ULA_O[16]  ; clk        ;
; N/A                                     ; None                                                ; 11.291 ns  ; Registrador:PC|Saida[10]         ; ULA_O[18]  ; clk        ;
; N/A                                     ; None                                                ; 11.290 ns  ; Registrador:PC|Saida[18]         ; ULA_O[29]  ; clk        ;
; N/A                                     ; None                                                ; 11.289 ns  ; Registrador:PC|Saida[5]          ; ULA_O[10]  ; clk        ;
; N/A                                     ; None                                                ; 11.283 ns  ; Registrador:PC|Saida[12]         ; ULA_O[23]  ; clk        ;
; N/A                                     ; None                                                ; 11.282 ns  ; Registrador:PC|Saida[11]         ; ULA_O[16]  ; clk        ;
; N/A                                     ; None                                                ; 11.273 ns  ; Registrador:PC|Saida[2]          ; ULA_O[26]  ; clk        ;
; N/A                                     ; None                                                ; 11.267 ns  ; Registrador:PC|Saida[13]         ; ULA_O[20]  ; clk        ;
; N/A                                     ; None                                                ; 11.263 ns  ; Registrador:PC|Saida[4]          ; ULA_O[22]  ; clk        ;
; N/A                                     ; None                                                ; 11.254 ns  ; Registrador:PC|Saida[11]         ; ULA_O[26]  ; clk        ;
; N/A                                     ; None                                                ; 11.253 ns  ; Registrador:PC|Saida[8]          ; ULA_O[13]  ; clk        ;
; N/A                                     ; None                                                ; 11.251 ns  ; Registrador:PC|Saida[5]          ; ULA_O[13]  ; clk        ;
; N/A                                     ; None                                                ; 11.248 ns  ; Registrador:PC|Saida[14]         ; ULA_O[28]  ; clk        ;
; N/A                                     ; None                                                ; 11.247 ns  ; Registrador:PC|Saida[19]         ; ULA_O[27]  ; clk        ;
; N/A                                     ; None                                                ; 11.246 ns  ; Registrador:PC|Saida[20]         ; ULA_O[29]  ; clk        ;
; N/A                                     ; None                                                ; 11.244 ns  ; Registrador:PC|Saida[18]         ; ULA_O[30]  ; clk        ;
; N/A                                     ; None                                                ; 11.240 ns  ; Registrador:PC|Saida[6]          ; ULA_O[16]  ; clk        ;
; N/A                                     ; None                                                ; 11.237 ns  ; Registrador:PC|Saida[23]         ; ULA_O[29]  ; clk        ;
; N/A                                     ; None                                                ; 11.236 ns  ; Registrador:PC|Saida[15]         ; ULA_O[28]  ; clk        ;
; N/A                                     ; None                                                ; 11.230 ns  ; Registrador:PC|Saida[8]          ; ULA_O[18]  ; clk        ;
; N/A                                     ; None                                                ; 11.228 ns  ; Registrador:PC|Saida[5]          ; ULA_O[18]  ; clk        ;
; N/A                                     ; None                                                ; 11.220 ns  ; Registrador:PC|Saida[2]          ; ULA_O[24]  ; clk        ;
; N/A                                     ; None                                                ; 11.219 ns  ; Registrador:PC|Saida[10]         ; ULA_O[16]  ; clk        ;
; N/A                                     ; None                                                ; 11.217 ns  ; Registrador:PC|Saida[7]          ; ULA_O[19]  ; clk        ;
; N/A                                     ; None                                                ; 11.215 ns  ; Registrador:PC|Saida[3]          ; ULA_O[10]  ; clk        ;
; N/A                                     ; None                                                ; 11.212 ns  ; Registrador:PC|Saida[6]          ; ULA_O[26]  ; clk        ;
; N/A                                     ; None                                                ; 11.204 ns  ; Registrador:PC|Saida[13]         ; ULA_O[25]  ; clk        ;
; N/A                                     ; None                                                ; 11.203 ns  ; Registrador:PC|Saida[17]         ; ULA_O[21]  ; clk        ;
; N/A                                     ; None                                                ; 11.201 ns  ; Registrador:PC|Saida[11]         ; ULA_O[24]  ; clk        ;
; N/A                                     ; None                                                ; 11.200 ns  ; Registrador:PC|Saida[20]         ; ULA_O[30]  ; clk        ;
; N/A                                     ; None                                                ; 11.192 ns  ; Instr_Reg:REG_INST|Instr15_0[0]  ; JUMP_O[2]  ; clk        ;
; N/A                                     ; None                                                ; 11.192 ns  ; Instr_Reg:REG_INST|Instr15_0[0]  ; IR_O[0]    ; clk        ;
; N/A                                     ; None                                                ; 11.191 ns  ; Registrador:PC|Saida[23]         ; ULA_O[30]  ; clk        ;
; N/A                                     ; None                                                ; 11.191 ns  ; Registrador:PC|Saida[10]         ; ULA_O[26]  ; clk        ;
; N/A                                     ; None                                                ; 11.177 ns  ; Registrador:PC|Saida[3]          ; ULA_O[13]  ; clk        ;
; N/A                                     ; None                                                ; 11.163 ns  ; Registrador:PC|Saida[4]          ; ULA_O[10]  ; clk        ;
; N/A                                     ; None                                                ; 11.159 ns  ; Registrador:PC|Saida[6]          ; ULA_O[24]  ; clk        ;
; N/A                                     ; None                                                ; 11.158 ns  ; Registrador:PC|Saida[8]          ; ULA_O[16]  ; clk        ;
; N/A                                     ; None                                                ; 11.156 ns  ; Registrador:PC|Saida[5]          ; ULA_O[16]  ; clk        ;
; N/A                                     ; None                                                ; 11.154 ns  ; Registrador:PC|Saida[3]          ; ULA_O[18]  ; clk        ;
; N/A                                     ; None                                                ; 11.146 ns  ; Registrador:PC|Saida[14]         ; ULA_O[20]  ; clk        ;
; N/A                                     ; None                                                ; 11.138 ns  ; Registrador:PC|Saida[10]         ; ULA_O[24]  ; clk        ;
; N/A                                     ; None                                                ; 11.134 ns  ; Registrador:PC|Saida[15]         ; ULA_O[20]  ; clk        ;
; N/A                                     ; None                                                ; 11.130 ns  ; Registrador:PC|Saida[8]          ; ULA_O[26]  ; clk        ;
; N/A                                     ; None                                                ; 11.128 ns  ; Registrador:PC|Saida[5]          ; ULA_O[26]  ; clk        ;
; N/A                                     ; None                                                ; 11.126 ns  ; Registrador:PC|Saida[19]         ; ULA_O[29]  ; clk        ;
; N/A                                     ; None                                                ; 11.125 ns  ; Registrador:PC|Saida[4]          ; ULA_O[13]  ; clk        ;
; N/A                                     ; None                                                ; 11.116 ns  ; Registrador:PC|Saida[9]          ; ULA_O[22]  ; clk        ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                  ;            ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+----------------------------------+------------+------------+


+--------------------------------------------------------------------------------------------+
; th                                                                                         ;
+---------------+-------------+-----------+-------+-------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From  ; To                            ; To Clock ;
+---------------+-------------+-----------+-------+-------------------------------+----------+
; N/A           ; None        ; -0.281 ns ; reset ; Controle:CONTROLE|PCSource[1] ; clk      ;
; N/A           ; None        ; -0.281 ns ; reset ; Controle:CONTROLE|PCWrite     ; clk      ;
; N/A           ; None        ; -0.281 ns ; reset ; Controle:CONTROLE|RESET       ; clk      ;
; N/A           ; None        ; -0.281 ns ; reset ; Controle:CONTROLE|IRWrite     ; clk      ;
+---------------+-------------+-----------+-------+-------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Apr 26 11:41:58 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Mips -c Mips --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Info: Clock "clk" Internal fmax is restricted to 200.0 MHz between source memory "Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7" and destination memory "Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3]"
    Info: fmax restricted to Clock High delay (2.5 ns) plus Clock Low delay (2.5 ns) : restricted to 5.0 ns. Expand message to see actual delay path.
        Info: + Longest memory to memory delay is 2.894 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X37_Y30; Fanout = 8; MEM Node = 'Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7'
            Info: 2: + IC(0.000 ns) + CELL(2.894 ns) = 2.894 ns; Loc. = M4K_X37_Y30; Fanout = 2; MEM Node = 'Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3]'
            Info: Total cell delay = 2.894 ns ( 100.00 % )
        Info: - Smallest clock skew is -0.026 ns
            Info: + Shortest clock path from clock "clk" to destination memory is 2.913 ns
                Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 196; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(1.175 ns) + CELL(0.635 ns) = 2.913 ns; Loc. = M4K_X37_Y30; Fanout = 2; MEM Node = 'Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|q_a[3]'
                Info: Total cell delay = 1.624 ns ( 55.75 % )
                Info: Total interconnect delay = 1.289 ns ( 44.25 % )
            Info: - Longest clock path from clock "clk" to source memory is 2.939 ns
                Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
                Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 196; COMB Node = 'clk~clkctrl'
                Info: 3: + IC(1.175 ns) + CELL(0.661 ns) = 2.939 ns; Loc. = M4K_X37_Y30; Fanout = 8; MEM Node = 'Memoria:MEMORIA|lpm_ram_dq:MEM_plus_Three|altram:sram|altsyncram:ram_block|altsyncram_e1a1:auto_generated|ram_block1a0~porta_address_reg7'
                Info: Total cell delay = 1.650 ns ( 56.14 % )
                Info: Total interconnect delay = 1.289 ns ( 43.86 % )
        Info: + Micro clock to output delay of source is 0.209 ns
        Info: + Micro setup delay of destination is 0.035 ns
Info: tsu for register "Controle:CONTROLE|PCSource[1]" (data pin = "reset", clock pin = "clk") is 0.511 ns
    Info: + Longest pin to register delay is 3.420 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_P1; Fanout = 5; PIN Node = 'reset'
        Info: 2: + IC(1.771 ns) + CELL(0.660 ns) = 3.420 ns; Loc. = LCFF_X35_Y31_N3; Fanout = 29; REG Node = 'Controle:CONTROLE|PCSource[1]'
        Info: Total cell delay = 1.649 ns ( 48.22 % )
        Info: Total interconnect delay = 1.771 ns ( 51.78 % )
    Info: + Micro setup delay of destination is -0.036 ns
    Info: - Shortest clock path from clock "clk" to destination register is 2.873 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 196; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.233 ns) + CELL(0.537 ns) = 2.873 ns; Loc. = LCFF_X35_Y31_N3; Fanout = 29; REG Node = 'Controle:CONTROLE|PCSource[1]'
        Info: Total cell delay = 1.526 ns ( 53.12 % )
        Info: Total interconnect delay = 1.347 ns ( 46.88 % )
Info: tco from clock "clk" to destination pin "ULA_O[31]" through register "Registrador:PC|Saida[7]" is 13.002 ns
    Info: + Longest clock path from clock "clk" to source register is 2.906 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 196; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.266 ns) + CELL(0.537 ns) = 2.906 ns; Loc. = LCFF_X23_Y22_N25; Fanout = 9; REG Node = 'Registrador:PC|Saida[7]'
        Info: Total cell delay = 1.526 ns ( 52.51 % )
        Info: Total interconnect delay = 1.380 ns ( 47.49 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 9.846 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X23_Y22_N25; Fanout = 9; REG Node = 'Registrador:PC|Saida[7]'
        Info: 2: + IC(0.518 ns) + CELL(0.393 ns) = 0.911 ns; Loc. = LCCOMB_X22_Y22_N20; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[11]~2'
        Info: 3: + IC(0.247 ns) + CELL(0.275 ns) = 1.433 ns; Loc. = LCCOMB_X22_Y22_N22; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[11]~3'
        Info: 4: + IC(0.252 ns) + CELL(0.150 ns) = 1.835 ns; Loc. = LCCOMB_X22_Y22_N0; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[14]~4'
        Info: 5: + IC(0.260 ns) + CELL(0.150 ns) = 2.245 ns; Loc. = LCCOMB_X22_Y22_N26; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[17]~5'
        Info: 6: + IC(0.266 ns) + CELL(0.150 ns) = 2.661 ns; Loc. = LCCOMB_X22_Y22_N12; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[20]~6'
        Info: 7: + IC(0.266 ns) + CELL(0.150 ns) = 3.077 ns; Loc. = LCCOMB_X22_Y22_N30; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[23]~7'
        Info: 8: + IC(0.271 ns) + CELL(0.150 ns) = 3.498 ns; Loc. = LCCOMB_X22_Y22_N28; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[26]~8'
        Info: 9: + IC(0.278 ns) + CELL(0.150 ns) = 3.926 ns; Loc. = LCCOMB_X22_Y22_N6; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[29]~9'
        Info: 10: + IC(0.257 ns) + CELL(0.150 ns) = 4.333 ns; Loc. = LCCOMB_X22_Y22_N24; Fanout = 2; COMB Node = 'Ula32:ULA|soma_temp[31]'
        Info: 11: + IC(2.735 ns) + CELL(2.778 ns) = 9.846 ns; Loc. = PIN_D9; Fanout = 0; PIN Node = 'ULA_O[31]'
        Info: Total cell delay = 4.496 ns ( 45.66 % )
        Info: Total interconnect delay = 5.350 ns ( 54.34 % )
Info: th for register "Controle:CONTROLE|PCSource[1]" (data pin = "reset", clock pin = "clk") is -0.281 ns
    Info: + Longest clock path from clock "clk" to destination register is 2.873 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'clk'
        Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 196; COMB Node = 'clk~clkctrl'
        Info: 3: + IC(1.233 ns) + CELL(0.537 ns) = 2.873 ns; Loc. = LCFF_X35_Y31_N3; Fanout = 29; REG Node = 'Controle:CONTROLE|PCSource[1]'
        Info: Total cell delay = 1.526 ns ( 53.12 % )
        Info: Total interconnect delay = 1.347 ns ( 46.88 % )
    Info: + Micro hold delay of destination is 0.266 ns
    Info: - Shortest pin to register delay is 3.420 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_P1; Fanout = 5; PIN Node = 'reset'
        Info: 2: + IC(1.771 ns) + CELL(0.660 ns) = 3.420 ns; Loc. = LCFF_X35_Y31_N3; Fanout = 29; REG Node = 'Controle:CONTROLE|PCSource[1]'
        Info: Total cell delay = 1.649 ns ( 48.22 % )
        Info: Total interconnect delay = 1.771 ns ( 51.78 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 183 megabytes
    Info: Processing ended: Thu Apr 26 11:41:58 2018
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:01


