

================================================================
== Vitis HLS Report for 'aes_encrypt'
================================================================
* Date:           Fri Aug 29 16:37:30 2025

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        hls_eval
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.225 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      531|      531|  5.310 us|  5.310 us|  532|  532|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------------------------------+--------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                  |                                                        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                             Instance                             |                         Module                         |   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------------------------------------------------------+--------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_aes_encrypt_Pipeline_VITIS_LOOP_41_1_fu_46                    |aes_encrypt_Pipeline_VITIS_LOOP_41_1                    |       10|       10|  0.100 us|  0.100 us|   10|   10|       no|
        |grp_aes_encrypt_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_161_2_fu_54  |aes_encrypt_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_161_2  |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
        |grp_aes_encrypt_Pipeline_VITIS_LOOP_47_2_fu_62                    |aes_encrypt_Pipeline_VITIS_LOOP_47_2                    |      242|      242|  2.420 us|  2.420 us|  242|  242|       no|
        |grp_cipher_fu_71                                                  |cipher                                                  |      246|      246|  2.460 us|  2.460 us|  246|  246|       no|
        |grp_aes_encrypt_Pipeline_VITIS_LOOP_170_3_VITIS_LOOP_171_4_fu_79  |aes_encrypt_Pipeline_VITIS_LOOP_170_3_VITIS_LOOP_171_4  |       18|       18|  0.180 us|  0.180 us|   18|   18|       no|
        +------------------------------------------------------------------+--------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        2|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        0|     -|      614|     3285|    -|
|Memory               |        0|     -|       24|       75|    0|
|Multiplexer          |        -|     -|        -|      294|    -|
|Register             |        -|     -|       13|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      651|     3656|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------------------------------+--------------------------------------------------------+---------+----+-----+------+-----+
    |                             Instance                             |                         Module                         | BRAM_18K| DSP|  FF |  LUT | URAM|
    +------------------------------------------------------------------+--------------------------------------------------------+---------+----+-----+------+-----+
    |grp_aes_encrypt_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_161_2_fu_54  |aes_encrypt_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_161_2  |        0|   0|   18|   155|    0|
    |grp_aes_encrypt_Pipeline_VITIS_LOOP_170_3_VITIS_LOOP_171_4_fu_79  |aes_encrypt_Pipeline_VITIS_LOOP_170_3_VITIS_LOOP_171_4  |        0|   0|   18|   155|    0|
    |grp_aes_encrypt_Pipeline_VITIS_LOOP_41_1_fu_46                    |aes_encrypt_Pipeline_VITIS_LOOP_41_1                    |        0|   0|   19|   157|    0|
    |grp_aes_encrypt_Pipeline_VITIS_LOOP_47_2_fu_62                    |aes_encrypt_Pipeline_VITIS_LOOP_47_2                    |        0|   0|  112|   415|    0|
    |grp_cipher_fu_71                                                  |cipher                                                  |        0|   0|  447|  2403|    0|
    +------------------------------------------------------------------+--------------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                             |                                                        |        0|   0|  614|  3285|    0|
    +------------------------------------------------------------------+--------------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |   Memory   |                 Module                | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |RoundKey_U  |RoundKey                               |        0|  8|  33|    0|   176|    8|     1|         1408|
    |sbox_U      |cipher_Pipeline_VITIS_LOOP_136_1_sbox  |        0|  8|  33|    0|   256|    8|     1|         2048|
    |state_U     |state                                  |        0|  8|   9|    0|    16|    8|     1|          128|
    +------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total       |                                       |        0| 24|  75|    0|   448|   24|     3|         3584|
    +------------+---------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state2_on_subcall_done  |        or|   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+
    |Total                            |          |   0|  0|   2|           1|           1|
    +---------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------+----+-----------+-----+-----------+
    |        Name       | LUT| Input Size| Bits| Total Bits|
    +-------------------+----+-----------+-----+-----------+
    |RoundKey_address0  |  20|          4|    8|         32|
    |RoundKey_address1  |  20|          4|    8|         32|
    |RoundKey_ce0       |  20|          4|    1|          4|
    |RoundKey_ce1       |  20|          4|    1|          4|
    |RoundKey_d0        |  14|          3|    8|         24|
    |RoundKey_d1        |  14|          3|    8|         24|
    |RoundKey_we0       |  14|          3|    1|          3|
    |RoundKey_we1       |  14|          3|    1|          3|
    |ap_NS_fsm          |  49|          9|    1|          9|
    |sbox_address0      |  14|          3|    8|         24|
    |sbox_ce0           |   9|          2|    1|          2|
    |state_address0     |  20|          4|    4|         16|
    |state_ce0          |  20|          4|    1|          4|
    |state_ce1          |   9|          2|    1|          2|
    |state_d0           |  14|          3|    8|         24|
    |state_we0          |  14|          3|    1|          3|
    |state_we1          |   9|          2|    1|          2|
    +-------------------+----+-----------+-----+-----------+
    |Total              | 294|         60|   62|        212|
    +-------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                      Name                                     | FF| LUT| Bits| Const Bits|
    +-------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                      |  8|   0|    8|          0|
    |grp_aes_encrypt_Pipeline_VITIS_LOOP_160_1_VITIS_LOOP_161_2_fu_54_ap_start_reg  |  1|   0|    1|          0|
    |grp_aes_encrypt_Pipeline_VITIS_LOOP_170_3_VITIS_LOOP_171_4_fu_79_ap_start_reg  |  1|   0|    1|          0|
    |grp_aes_encrypt_Pipeline_VITIS_LOOP_41_1_fu_46_ap_start_reg                    |  1|   0|    1|          0|
    |grp_aes_encrypt_Pipeline_VITIS_LOOP_47_2_fu_62_ap_start_reg                    |  1|   0|    1|          0|
    |grp_cipher_fu_71_ap_start_reg                                                  |  1|   0|    1|          0|
    +-------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                          | 13|   0|   13|          0|
    +-------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|   aes_encrypt|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|   aes_encrypt|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|   aes_encrypt|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|   aes_encrypt|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|   aes_encrypt|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|   aes_encrypt|  return value|
|key_address0         |  out|    4|   ap_memory|           key|         array|
|key_ce0              |  out|    1|   ap_memory|           key|         array|
|key_q0               |   in|    8|   ap_memory|           key|         array|
|key_address1         |  out|    4|   ap_memory|           key|         array|
|key_ce1              |  out|    1|   ap_memory|           key|         array|
|key_q1               |   in|    8|   ap_memory|           key|         array|
|plaintext_address0   |  out|    4|   ap_memory|     plaintext|         array|
|plaintext_ce0        |  out|    1|   ap_memory|     plaintext|         array|
|plaintext_q0         |   in|    8|   ap_memory|     plaintext|         array|
|ciphertext_address0  |  out|    4|   ap_memory|    ciphertext|         array|
|ciphertext_ce0       |  out|    1|   ap_memory|    ciphertext|         array|
|ciphertext_we0       |  out|    1|   ap_memory|    ciphertext|         array|
|ciphertext_d0        |  out|    8|   ap_memory|    ciphertext|         array|
+---------------------+-----+-----+------------+--------------+--------------+

