<div align="center">

# ğŸ§  Memory System Simulator

**Modern Implementation of Memory Hierarchy Components**

[![Python](https://img.shields.io/badge/Python-3.x-blue.svg)](https://python.org)
[![License](https://img.shields.io/badge/License-MIT-green.svg)](LICENSE)
[![GitHub stars](https://img.shields.io/github/stars/Wanni46/Memory-System-Simulator.svg?style=social&label=Star)](https://github.com/Wanni46/Memory-System-Simulator)

*Simulating TLB, Page Table, Cache, and Main Memory interactions*

[ğŸš€ Quick Start](#-quick-start) â€¢ [ğŸ“– Documentation](#-documentation) â€¢ [ğŸ¯ Features](#-features) â€¢ [ğŸ¤ Contributing](#-contributing)

</div>

---

## ğŸ¯ Features

<table>
<tr>
<td>

ğŸ”„ **TLB Simulation**
- Fast address translation cache
- FIFO replacement policy
- Hit/miss tracking

</td>
<td>

ğŸ“Š **Page Table**
- 1:1 virtual-physical mapping
- No page fault simulation
- Consistent address resolution

</td>
</tr>
<tr>
<td>

âš¡ **Cache System**
- FIFO replacement algorithm
- Performance metrics
- Real-time statistics

</td>
<td>

ğŸ’¾ **Main Memory**
- Simulated RAM access
- Data retrieval simulation
- Latency modeling

</td>
</tr>
</table>

---

## ğŸ—ï¸ System Architecture

```mermaid
graph LR
    A[Virtual Address] --> B{TLB Lookup}
    B -->|Hit| F[Physical Address]
    B -->|Miss| C[Page Table]
    C --> D{Cache Lookup}
    D -->|Hit| E[Return Data]
    D -->|Miss| G[Main Memory]
    G --> E
    F --> D
    
    style A fill:#e1f5fe
    style B fill:#fff3e0
    style C fill:#f3e5f5
    style D fill:#fff3e0
    style E fill:#e8f5e8
    style G fill:#ffebee
```

---

## ğŸš€ Quick Start

### Prerequisites
```bash
# Ensure you have Python 3.x installed
python --version
```

### Installation
```bash
# Clone the repository
git clone https://github.com/Wanni46/Memory-System-Simulator.git

# Navigate to project directory
cd Memory-System-Simulator

# Run the simulator
python simulator.py
```

---

## ğŸ’» Usage

### Interactive Mode
```console
$ python memory_simulator.py

ğŸ§  MEMORY SYSTEM SIMULATOR INITIALIZED
â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”â”

Enter virtual addresses (0-19) or 'exit' to quit:

> 3
ğŸ” TLB: MISS
ğŸ“‹ Page Table: HIT
ğŸ’¾ Cache: MISS â†’ Fetching from RAM...
âœ… Data: 20

> 7
ğŸ” TLB: MISS  
ğŸ“‹ Page Table: HIT
âš¡ Cache: HIT
âœ… Data: 14
```

---

## ğŸ“Š Performance Metrics

<div align="center">

### Sample Statistics Output

```
â•­â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â•®
â”‚     ğŸ“ˆ SIMULATION STATS     â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ TLB Hits:        15         â”‚
â”‚ TLB Misses:      5          â”‚
â”‚ Cache Hits:      12         â”‚
â”‚ Cache Misses:    8          â”‚
â”œâ”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”¤
â”‚ TLB Hit Rate:    75.00%     â”‚
â”‚ Cache Hit Rate:  60.00%     â”‚
â•°â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â”€â•¯
```

</div>

---

## ğŸ”§ Technical Details

<details>
<summary><b>ğŸ›ï¸ Memory Hierarchy Components</b></summary>

### Translation Lookaside Buffer (TLB)
- **Purpose**: Cache recent virtual-to-physical address translations
- **Size**: Configurable (default: small cache)
- **Policy**: FIFO replacement
- **Performance**: Dramatically reduces translation overhead

### Page Table
- **Mapping**: 1:1 virtual to physical pages
- **Implementation**: Hash-based lookup
- **Fault Handling**: No page faults in current simulation
- **Access**: Direct mapping for predictable behavior

### Cache Memory
- **Type**: Unified instruction/data cache
- **Algorithm**: FIFO replacement
- **Levels**: Single-level cache simulation
- **Metrics**: Hit rate, miss penalty tracking

### Main Memory
- **Access**: Simulated RAM with realistic delays
- **Capacity**: Configurable memory size
- **Data**: Random data generation for testing
- **Latency**: Simulated memory access times

</details>

---

## ğŸ“š Educational Applications

| Concept | Learning Outcome |
|---------|------------------|
| ğŸ“ **Virtual Memory** | Understanding address translation |
| âš¡ **Cache Performance** | Hit/miss ratio optimization |
| ğŸ”„ **Replacement Policies** | FIFO algorithm implementation |
| ğŸ“Š **System Performance** | Memory hierarchy bottlenecks |

---

## ğŸ¤ Contributing

We welcome contributions! Here's how to get started:

### ğŸŒŸ Ways to Contribute
- ğŸ› **Bug Reports**: Found an issue? [Open an issue](https://github.com/Wanni46/Memory-System-Simulator/issues)
- ğŸ’¡ **Feature Requests**: Have ideas? We'd love to hear them!
- ğŸ”§ **Code Improvements**: Submit a pull request
- ğŸ“– **Documentation**: Help improve our docs

### ğŸš€ Development Setup
```bash
# Fork the repository
git clone https://github.com/YOUR_USERNAME/Memory-System-Simulator.git

# Create feature branch
git checkout -b feature/amazing-feature

# Make changes and commit
git commit -m "Add amazing feature"

# Push and create PR
git push origin feature/amazing-feature
```

---

## ğŸ“ Academic References

<details>
<summary><b>ğŸ“– Recommended Reading</b></summary>

1. **Silberschatz, A., Galvin, P. B., & Gagne, G.** - *Operating System Concepts* (10th Edition)
2. **Hennessy, J. L., & Patterson, D. A.** - *Computer Architecture: A Quantitative Approach*
3. **Stallings, W.** - *Operating Systems: Internals and Design Principles*
4. **Tanenbaum, A. S.** - *Modern Operating Systems*

</details>

---

## ğŸ“„ License

This project is licensed under the MIT License - see the [LICENSE](LICENSE) file for details.

---

## ğŸ‘¨â€ğŸ’» Author

<div align="center">

**Pasindu Dhananjaya Wanninayake**

[![GitHub](https://img.shields.io/badge/GitHub-@Wanni46-181717?style=flat-square&logo=github)](https://github.com/Wanni46)
[![LinkedIn](https://img.shields.io/badge/LinkedIn-Connect-0077B5?style=flat-square&logo=linkedin)]([https://linkedin.com/in/your-profile](https://lk.linkedin.com/in/pasindu-dhananjaya-wanninayake-759877235))

*Computer Science Student | Systems Programming Enthusiast*

</div>

---

<div align="center">

### ğŸŒŸ Show Your Support

If this project helped you understand memory systems better, please consider:

[![Star this repo](https://img.shields.io/badge/â­-Star%20this%20repo-yellow?style=for-the-badge)](https://github.com/Wanni46/Memory-System-Simulator)
[![Fork this repo](https://img.shields.io/badge/ğŸ´-Fork%20this%20repo-green?style=for-the-badge)](https://github.com/Wanni46/Memory-System-Simulator/fork)

**Made with â¤ï¸ for learning and education**

</div>

---

<details>
<summary><b>ğŸ” Project Statistics</b></summary>

![GitHub repo size](https://img.shields.io/github/repo-size/Wanni46/Memory-System-Simulator)
![GitHub code size](https://img.shields.io/github/languages/code-size/Wanni46/Memory-System-Simulator)
![GitHub last commit](https://img.shields.io/github/last-commit/Wanni46/Memory-System-Simulator)
![GitHub issues](https://img.shields.io/github/issues/Wanni46/Memory-System-Simulator)
![GitHub pull requests](https://img.shields.io/github/issues-pr/Wanni46/Memory-System-Simulator)

</details>
