/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [2:0] _00_;
  reg [17:0] _01_;
  wire [4:0] celloutsig_0_0z;
  wire [8:0] celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire [14:0] celloutsig_0_13z;
  wire [2:0] celloutsig_0_15z;
  wire [2:0] celloutsig_0_16z;
  wire [3:0] celloutsig_0_17z;
  wire [6:0] celloutsig_0_18z;
  wire [16:0] celloutsig_0_20z;
  wire [5:0] celloutsig_0_21z;
  wire [7:0] celloutsig_0_22z;
  wire [4:0] celloutsig_0_23z;
  wire [3:0] celloutsig_0_26z;
  wire [4:0] celloutsig_0_27z;
  wire [2:0] celloutsig_0_28z;
  wire [3:0] celloutsig_0_2z;
  wire [9:0] celloutsig_0_32z;
  wire [9:0] celloutsig_0_33z;
  wire [4:0] celloutsig_0_3z;
  wire [8:0] celloutsig_0_45z;
  wire [7:0] celloutsig_0_4z;
  wire [6:0] celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire [21:0] celloutsig_0_8z;
  wire [3:0] celloutsig_1_0z;
  wire [8:0] celloutsig_1_10z;
  wire [5:0] celloutsig_1_13z;
  wire [7:0] celloutsig_1_14z;
  wire [5:0] celloutsig_1_15z;
  wire [16:0] celloutsig_1_16z;
  wire [7:0] celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire [7:0] celloutsig_1_1z;
  wire [8:0] celloutsig_1_2z;
  wire [3:0] celloutsig_1_3z;
  wire [27:0] celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire [8:0] celloutsig_1_6z;
  wire [32:0] celloutsig_1_7z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [3:0] _02_;
  always_ff @(negedge celloutsig_1_18z[0], posedge clkin_data[0])
    if (clkin_data[0]) _02_ <= 4'h0;
    else _02_ <= celloutsig_0_8z[3:0];
  assign out_data[35:32] = _02_;
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _01_ <= 18'h00000;
    else _01_ <= in_data[44:27];
  always_ff @(negedge celloutsig_1_18z[0], negedge clkin_data[0])
    if (!clkin_data[0]) _00_ <= 3'h0;
    else _00_ <= in_data[29:27];
  assign celloutsig_0_0z = in_data[92:88] << in_data[6:2];
  assign celloutsig_0_32z = celloutsig_0_13z[14:5] << { celloutsig_0_20z[9], celloutsig_0_15z, celloutsig_0_28z, celloutsig_0_16z };
  assign celloutsig_0_33z = { celloutsig_0_18z[6:3], celloutsig_0_21z } << { celloutsig_0_32z[7:3], celloutsig_0_27z };
  assign celloutsig_0_3z = celloutsig_0_0z << { in_data[28], celloutsig_0_2z };
  assign celloutsig_0_45z = { celloutsig_0_13z[13], celloutsig_0_22z } << celloutsig_0_33z[8:0];
  assign celloutsig_1_0z = in_data[188:185] << in_data[159:156];
  assign celloutsig_0_4z = { celloutsig_0_3z[3:1], celloutsig_0_3z } << { celloutsig_0_3z[3:0], celloutsig_0_2z };
  assign celloutsig_1_1z = in_data[149:142] << in_data[125:118];
  assign celloutsig_1_2z = { celloutsig_1_1z[6:2], celloutsig_1_0z } << { celloutsig_1_1z[0], celloutsig_1_1z };
  assign celloutsig_1_3z = celloutsig_1_0z << celloutsig_1_0z;
  assign celloutsig_1_4z = { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z } << { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_5z = celloutsig_1_4z[7:0] << { celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_1_6z = celloutsig_1_4z[11:3] << in_data[115:107];
  assign celloutsig_1_7z = { celloutsig_1_5z[5:3], celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_0z } << { celloutsig_1_2z[6], celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_1_10z = celloutsig_1_7z[21:13] << celloutsig_1_4z[24:16];
  assign celloutsig_0_5z = { celloutsig_0_4z[1:0], celloutsig_0_0z } << celloutsig_0_4z[6:0];
  assign celloutsig_1_13z = { celloutsig_1_3z[3:2], celloutsig_1_0z } << celloutsig_1_4z[25:20];
  assign celloutsig_1_14z = in_data[151:144] << celloutsig_1_2z[7:0];
  assign celloutsig_1_15z = celloutsig_1_2z[8:3] << celloutsig_1_14z[6:1];
  assign celloutsig_1_16z = { celloutsig_1_4z[17:7], celloutsig_1_15z } << { celloutsig_1_0z[3:1], celloutsig_1_5z, celloutsig_1_13z };
  assign celloutsig_1_18z = celloutsig_1_16z[8:1] << celloutsig_1_10z[8:1];
  assign celloutsig_1_19z = celloutsig_1_14z[5:0] << celloutsig_1_13z;
  assign celloutsig_0_6z = celloutsig_0_4z[6:4] << celloutsig_0_0z[3:1];
  assign celloutsig_0_7z = { _01_[15], celloutsig_0_0z } << { celloutsig_0_2z[3], celloutsig_0_0z };
  assign celloutsig_0_8z = { celloutsig_0_0z[3:0], celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_5z } << { celloutsig_0_3z[4:1], celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_11z = _01_[13:5] << { celloutsig_0_6z[2:1], celloutsig_0_5z };
  assign celloutsig_0_12z = { celloutsig_0_7z[4:2], celloutsig_0_6z } << celloutsig_0_8z[6:1];
  assign celloutsig_0_13z = { celloutsig_0_4z[7:2], celloutsig_0_3z, celloutsig_0_2z } << { celloutsig_0_4z[6:4], celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_0_15z = celloutsig_0_2z[2:0] << _00_;
  assign celloutsig_0_16z = celloutsig_0_0z[2:0] << celloutsig_0_3z[2:0];
  assign celloutsig_0_17z = in_data[14:11] << { celloutsig_0_5z[2], celloutsig_0_15z };
  assign celloutsig_0_18z = { celloutsig_0_5z[4:1], celloutsig_0_16z } << celloutsig_0_4z[6:0];
  assign celloutsig_0_20z = { celloutsig_0_11z[5:2], celloutsig_0_12z, celloutsig_0_5z } << _01_[17:1];
  assign celloutsig_0_21z = celloutsig_0_8z[17:12] << in_data[55:50];
  assign celloutsig_0_22z = _01_[7:0] << { celloutsig_0_21z[4], celloutsig_0_18z };
  assign celloutsig_0_23z = celloutsig_0_22z[7:3] << { celloutsig_0_12z[1], celloutsig_0_17z };
  assign celloutsig_0_26z = celloutsig_0_4z[5:2] << celloutsig_0_0z[3:0];
  assign celloutsig_0_27z = { celloutsig_0_26z[1:0], celloutsig_0_6z } << celloutsig_0_22z[5:1];
  assign celloutsig_0_28z = _00_ << celloutsig_0_23z[3:1];
  assign celloutsig_0_2z = in_data[71:68] << _01_[17:14];
  assign { out_data[135:128], out_data[101:96], out_data[8:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_45z };
endmodule
