Fitter report for LAB03
Sun Nov 19 19:36:07 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Incremental Compilation Preservation Summary
  6. Incremental Compilation Partition Settings
  7. Incremental Compilation Placement Preservation
  8. Pin-Out File
  9. Fitter Resource Usage Summary
 10. Fitter Partition Statistics
 11. Input Pins
 12. Output Pins
 13. I/O Bank Usage
 14. All Package Pins
 15. Output Pin Default Load For Reported TCO
 16. Fitter Resource Utilization by Entity
 17. Delay Chain Summary
 18. Pad To Core Delay Chain Fanout
 19. Control Signals
 20. Global & Other Fast Signals
 21. Non-Global High Fan-Out Signals
 22. Fitter RAM Summary
 23. Other Routing Usage Summary
 24. LAB Logic Elements
 25. LAB-wide Signals
 26. LAB Signals Sourced
 27. LAB Signals Sourced Out
 28. LAB Distinct Inputs
 29. Fitter Device Options
 30. Operating Settings and Conditions
 31. Fitter Messages
 32. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Fitter Summary                                                                       ;
+------------------------------------+-------------------------------------------------+
; Fitter Status                      ; Successful - Sun Nov 19 19:36:07 2023           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; LAB03                                           ;
; Top-level Entity Name              ; SRAM                                            ;
; Family                             ; Cyclone II                                      ;
; Device                             ; EP2C35F672C6                                    ;
; Timing Models                      ; Final                                           ;
; Total logic elements               ; 99 / 33,216 ( < 1 % )                           ;
;     Total combinational functions  ; 68 / 33,216 ( < 1 % )                           ;
;     Dedicated logic registers      ; 34 / 33,216 ( < 1 % )                           ;
; Total registers                    ; 34                                              ;
; Total pins                         ; 99 / 475 ( 21 % )                               ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 320,032 / 483,840 ( 66 % )                      ;
; Embedded Multiplier 9-bit elements ; 0 / 70 ( 0 % )                                  ;
; Total PLLs                         ; 0 / 4 ( 0 % )                                   ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                              ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Option                                                                     ; Setting                        ; Default Value                  ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Device                                                                     ; EP2C35F672C6                   ;                                ;
; Minimum Core Junction Temperature                                          ; 0                              ;                                ;
; Maximum Core Junction Temperature                                          ; 85                             ;                                ;
; Fit Attempts to Skip                                                       ; 0                              ; 0.0                            ;
; Use smart compilation                                                      ; Off                            ; Off                            ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                             ; On                             ;
; Enable compact report table                                                ; Off                            ; Off                            ;
; Auto Merge PLLs                                                            ; On                             ; On                             ;
; Ignore PLL Mode When Merging PLLs                                          ; Off                            ; Off                            ;
; Router Timing Optimization Level                                           ; Normal                         ; Normal                         ;
; Placement Effort Multiplier                                                ; 1.0                            ; 1.0                            ;
; Router Effort Multiplier                                                   ; 1.0                            ; 1.0                            ;
; Always Enable Input Buffers                                                ; Off                            ; Off                            ;
; Optimize Hold Timing                                                       ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;
; Optimize Multi-Corner Timing                                               ; On                             ; On                             ;
; PowerPlay Power Optimization                                               ; Normal compilation             ; Normal compilation             ;
; Optimize Timing                                                            ; Normal compilation             ; Normal compilation             ;
; Optimize Timing for ECOs                                                   ; Off                            ; Off                            ;
; Regenerate full fit report during ECO compiles                             ; Off                            ; Off                            ;
; Optimize IOC Register Placement for Timing                                 ; Normal                         ; Normal                         ;
; Limit to One Fitting Attempt                                               ; Off                            ; Off                            ;
; Final Placement Optimizations                                              ; Automatically                  ; Automatically                  ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                  ; Automatically                  ;
; Fitter Initial Placement Seed                                              ; 1                              ; 1                              ;
; PCI I/O                                                                    ; Off                            ; Off                            ;
; Weak Pull-Up Resistor                                                      ; Off                            ; Off                            ;
; Enable Bus-Hold Circuitry                                                  ; Off                            ; Off                            ;
; Auto Global Memory Control Signals                                         ; Off                            ; Off                            ;
; Auto Packed Registers                                                      ; Auto                           ; Auto                           ;
; Auto Delay Chains                                                          ; On                             ; On                             ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                            ; Off                            ;
; Perform Register Duplication for Performance                               ; Off                            ; Off                            ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                            ; Off                            ;
; Perform Register Retiming for Performance                                  ; Off                            ; Off                            ;
; Perform Asynchronous Signal Pipelining                                     ; Off                            ; Off                            ;
; Fitter Effort                                                              ; Auto Fit                       ; Auto Fit                       ;
; Physical Synthesis Effort Level                                            ; Normal                         ; Normal                         ;
; Auto Global Clock                                                          ; On                             ; On                             ;
; Auto Global Register Control Signals                                       ; On                             ; On                             ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                            ; Off                            ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 302 ( 0.00 % )     ;
;     -- Achieved     ; 0 / 302 ( 0.00 % )     ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 299     ; 0                 ; N/A                     ; Source File       ;
; hard_block:auto_generated_inst ; 3       ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in D:/TKHDL/LAB03/output_files/LAB03.pin.


+--------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                            ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Total logic elements                        ; 99 / 33,216 ( < 1 % )      ;
;     -- Combinational with no register       ; 65                         ;
;     -- Register only                        ; 31                         ;
;     -- Combinational with a register        ; 3                          ;
;                                             ;                            ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 35                         ;
;     -- 3 input functions                    ; 32                         ;
;     -- <=2 input functions                  ; 1                          ;
;     -- Register only                        ; 31                         ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 68                         ;
;     -- arithmetic mode                      ; 0                          ;
;                                             ;                            ;
; Total registers*                            ; 34 / 34,593 ( < 1 % )      ;
;     -- Dedicated logic registers            ; 34 / 33,216 ( < 1 % )      ;
;     -- I/O registers                        ; 0 / 1,377 ( 0 % )          ;
;                                             ;                            ;
; Total LABs:  partially or completely used   ; 7 / 2,076 ( < 1 % )        ;
; Virtual pins                                ; 0                          ;
; I/O pins                                    ; 99 / 475 ( 21 % )          ;
;     -- Clock pins                           ; 2 / 8 ( 25 % )             ;
;                                             ;                            ;
; Global signals                              ; 1                          ;
; M4Ks                                        ; 80 / 105 ( 76 % )          ;
; Total block memory bits                     ; 320,032 / 483,840 ( 66 % ) ;
; Total block memory implementation bits      ; 368,640 / 483,840 ( 76 % ) ;
; Embedded Multiplier 9-bit elements          ; 0 / 70 ( 0 % )             ;
; PLLs                                        ; 0 / 4 ( 0 % )              ;
; Global clocks                               ; 1 / 16 ( 6 % )             ;
; JTAGs                                       ; 0 / 1 ( 0 % )              ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )              ;
; CRC blocks                                  ; 0 / 1 ( 0 % )              ;
; Average interconnect usage (total/H/V)      ; 1% / 1% / 1%               ;
; Peak interconnect usage (total/H/V)         ; 3% / 2% / 4%               ;
; Maximum fan-out                             ; 160                        ;
; Highest non-global fan-out                  ; 160                        ;
; Total fan-out                               ; 1602                       ;
; Average fan-out                             ; 5.07                       ;
+---------------------------------------------+----------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-----------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                         ;
+---------------------------------------------+----------------------+--------------------------------+
; Statistic                                   ; Top                  ; hard_block:auto_generated_inst ;
+---------------------------------------------+----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                  ; Low                            ;
;                                             ;                      ;                                ;
; Total logic elements                        ; 99 / 33216 ( < 1 % ) ; 0 / 33216 ( 0 % )              ;
;     -- Combinational with no register       ; 65                   ; 0                              ;
;     -- Register only                        ; 31                   ; 0                              ;
;     -- Combinational with a register        ; 3                    ; 0                              ;
;                                             ;                      ;                                ;
; Logic element usage by number of LUT inputs ;                      ;                                ;
;     -- 4 input functions                    ; 35                   ; 0                              ;
;     -- 3 input functions                    ; 32                   ; 0                              ;
;     -- <=2 input functions                  ; 1                    ; 0                              ;
;     -- Register only                        ; 31                   ; 0                              ;
;                                             ;                      ;                                ;
; Logic elements by mode                      ;                      ;                                ;
;     -- normal mode                          ; 68                   ; 0                              ;
;     -- arithmetic mode                      ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Total registers                             ; 34                   ; 0                              ;
;     -- Dedicated logic registers            ; 34 / 33216 ( < 1 % ) ; 0 / 33216 ( 0 % )              ;
;                                             ;                      ;                                ;
; Total LABs:  partially or completely used   ; 7 / 2076 ( < 1 % )   ; 0 / 2076 ( 0 % )               ;
;                                             ;                      ;                                ;
; Virtual pins                                ; 0                    ; 0                              ;
; I/O pins                                    ; 99                   ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 70 ( 0 % )       ; 0 / 70 ( 0 % )                 ;
; Total memory bits                           ; 320032               ; 0                              ;
; Total RAM block bits                        ; 368640               ; 0                              ;
; M4K                                         ; 80 / 105 ( 76 % )    ; 0 / 105 ( 0 % )                ;
; Clock control block                         ; 1 / 20 ( 5 % )       ; 0 / 20 ( 0 % )                 ;
;                                             ;                      ;                                ;
; Connections                                 ;                      ;                                ;
;     -- Input Connections                    ; 0                    ; 0                              ;
;     -- Registered Input Connections         ; 0                    ; 0                              ;
;     -- Output Connections                   ; 0                    ; 0                              ;
;     -- Registered Output Connections        ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Internal Connections                        ;                      ;                                ;
;     -- Total Connections                    ; 2546                 ; 0                              ;
;     -- Registered Connections               ; 128                  ; 0                              ;
;                                             ;                      ;                                ;
; External Connections                        ;                      ;                                ;
;     -- Top                                  ; 0                    ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Partition Interface                         ;                      ;                                ;
;     -- Input Ports                          ; 67                   ; 0                              ;
;     -- Output Ports                         ; 32                   ; 0                              ;
;     -- Bidir Ports                          ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Registered Ports                            ;                      ;                                ;
;     -- Registered Input Ports               ; 0                    ; 0                              ;
;     -- Registered Output Ports              ; 0                    ; 0                              ;
;                                             ;                      ;                                ;
; Port Connectivity                           ;                      ;                                ;
;     -- Input Ports driven by GND            ; 0                    ; 0                              ;
;     -- Output Ports driven by GND           ; 0                    ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                    ; 0                              ;
;     -- Input Ports with no Source           ; 0                    ; 0                              ;
;     -- Output Ports with no Source          ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                    ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                    ; 0                              ;
+---------------------------------------------+----------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                        ;
+-------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; Name        ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Location assigned by ;
+-------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; Address[0]  ; C15   ; 4        ; 37           ; 36           ; 3           ; 80                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; Address[10] ; G18   ; 4        ; 50           ; 36           ; 2           ; 80                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; Address[11] ; G14   ; 4        ; 35           ; 36           ; 2           ; 64                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; Address[12] ; K6    ; 2        ; 0            ; 30           ; 2           ; 4                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; Address[13] ; K5    ; 2        ; 0            ; 30           ; 3           ; 4                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; Address[14] ; C13   ; 3        ; 31           ; 36           ; 2           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; Address[15] ; D13   ; 3        ; 31           ; 36           ; 3           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; Address[16] ; AC6   ; 8        ; 1            ; 0            ; 0           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; Address[17] ; B22   ; 4        ; 61           ; 36           ; 3           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; Address[18] ; C6    ; 3        ; 1            ; 36           ; 2           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; Address[19] ; J17   ; 4        ; 48           ; 36           ; 0           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; Address[1]  ; B17   ; 4        ; 42           ; 36           ; 0           ; 80                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; Address[20] ; A20   ; 4        ; 55           ; 36           ; 2           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; Address[21] ; AA7   ; 1        ; 0            ; 2            ; 1           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; Address[22] ; U21   ; 6        ; 65           ; 11           ; 0           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; Address[23] ; W6    ; 1        ; 0            ; 6            ; 1           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; Address[24] ; AD5   ; 8        ; 3            ; 0            ; 2           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; Address[25] ; AB1   ; 1        ; 0            ; 6            ; 3           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; Address[26] ; D20   ; 4        ; 57           ; 36           ; 2           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; Address[27] ; C11   ; 3        ; 29           ; 36           ; 3           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; Address[28] ; K1    ; 2        ; 0            ; 25           ; 0           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; Address[29] ; A14   ; 4        ; 33           ; 36           ; 1           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; Address[2]  ; D18   ; 4        ; 50           ; 36           ; 1           ; 80                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; Address[30] ; L7    ; 2        ; 0            ; 24           ; 0           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; Address[31] ; H23   ; 5        ; 65           ; 27           ; 2           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; Address[3]  ; D17   ; 4        ; 46           ; 36           ; 0           ; 80                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; Address[4]  ; C12   ; 3        ; 29           ; 36           ; 1           ; 80                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; Address[5]  ; D14   ; 4        ; 33           ; 36           ; 0           ; 80                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; Address[6]  ; G15   ; 4        ; 44           ; 36           ; 3           ; 80                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; Address[7]  ; B14   ; 4        ; 33           ; 36           ; 2           ; 80                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; Address[8]  ; D16   ; 4        ; 40           ; 36           ; 0           ; 80                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; Address[9]  ; F15   ; 4        ; 44           ; 36           ; 2           ; 80                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; RE          ; G9    ; 3        ; 7            ; 36           ; 0           ; 4                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; WD[0]       ; G3    ; 2        ; 0            ; 29           ; 0           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; WD[10]      ; T19   ; 6        ; 65           ; 12           ; 1           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; WD[11]      ; AD11  ; 8        ; 27           ; 0            ; 3           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; WD[12]      ; T24   ; 6        ; 65           ; 15           ; 2           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; WD[13]      ; P24   ; 6        ; 65           ; 18           ; 1           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; WD[14]      ; V14   ; 8        ; 27           ; 0            ; 1           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; WD[15]      ; AE11  ; 8        ; 27           ; 0            ; 2           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; WD[16]      ; AC12  ; 8        ; 24           ; 0            ; 0           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; WD[17]      ; R3    ; 1        ; 0            ; 17           ; 3           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; WD[18]      ; AA11  ; 8        ; 14           ; 0            ; 0           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; WD[19]      ; W1    ; 1        ; 0            ; 10           ; 1           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; WD[1]       ; H3    ; 2        ; 0            ; 28           ; 4           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; WD[20]      ; T3    ; 1        ; 0            ; 15           ; 3           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; WD[21]      ; T2    ; 1        ; 0            ; 15           ; 2           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; WD[22]      ; AB10  ; 8        ; 14           ; 0            ; 1           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; WD[23]      ; AA10  ; 8        ; 14           ; 0            ; 2           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; WD[24]      ; P3    ; 1        ; 0            ; 17           ; 0           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; WD[25]      ; T10   ; 1        ; 0            ; 16           ; 2           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; WD[26]      ; L20   ; 5        ; 65           ; 24           ; 1           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; WD[27]      ; H24   ; 5        ; 65           ; 27           ; 3           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; WD[28]      ; M22   ; 5        ; 65           ; 22           ; 2           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; WD[29]      ; V13   ; 8        ; 27           ; 0            ; 0           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; WD[2]       ; K2    ; 2        ; 0            ; 25           ; 1           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; WD[30]      ; J10   ; 3        ; 27           ; 36           ; 1           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; WD[31]      ; G12   ; 3        ; 27           ; 36           ; 2           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; WD[3]       ; L3    ; 2        ; 0            ; 24           ; 4           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; WD[4]       ; J11   ; 3        ; 27           ; 36           ; 0           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; WD[5]       ; B18   ; 4        ; 46           ; 36           ; 2           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; WD[6]       ; F12   ; 3        ; 27           ; 36           ; 3           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; WD[7]       ; C16   ; 4        ; 37           ; 36           ; 0           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; WD[8]       ; F9    ; 3        ; 9            ; 36           ; 2           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; WD[9]       ; E8    ; 3        ; 7            ; 36           ; 3           ; 3                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; WE          ; G4    ; 2        ; 0            ; 30           ; 4           ; 4                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
; clk         ; P2    ; 1        ; 0            ; 18           ; 2           ; 1                     ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; Fitter               ;
+-------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                          ;
+--------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+
; Name   ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Output Enable Register ; Power Up High ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load ; Output Enable Source ; Output Enable Group ;
+--------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+
; RD[0]  ; E2    ; 2        ; 0            ; 30           ; 0           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RD[10] ; J13   ; 3        ; 24           ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RD[11] ; A9    ; 3        ; 20           ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RD[12] ; H11   ; 3        ; 18           ; 36           ; 3           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RD[13] ; D12   ; 3        ; 24           ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RD[14] ; E12   ; 3        ; 24           ; 36           ; 3           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RD[15] ; B9    ; 3        ; 20           ; 36           ; 3           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RD[16] ; A10   ; 3        ; 22           ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RD[17] ; E10   ; 3        ; 18           ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RD[18] ; B7    ; 3        ; 11           ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RD[19] ; D8    ; 3        ; 14           ; 36           ; 3           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RD[1]  ; A7    ; 3        ; 11           ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RD[20] ; C7    ; 3        ; 9            ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RD[21] ; G10   ; 3        ; 14           ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RD[22] ; D7    ; 3        ; 9            ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RD[23] ; C8    ; 3        ; 14           ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RD[24] ; F10   ; 3        ; 14           ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RD[25] ; D6    ; 3        ; 11           ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RD[26] ; D9    ; 3        ; 16           ; 36           ; 3           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RD[27] ; D11   ; 3        ; 22           ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RD[28] ; C10   ; 3        ; 20           ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RD[29] ; A8    ; 3        ; 16           ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RD[2]  ; C9    ; 3        ; 16           ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RD[30] ; G11   ; 3        ; 22           ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RD[31] ; B8    ; 3        ; 16           ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RD[3]  ; J14   ; 3        ; 24           ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RD[4]  ; H12   ; 3        ; 18           ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RD[5]  ; B10   ; 3        ; 22           ; 36           ; 3           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RD[6]  ; D10   ; 3        ; 20           ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RD[7]  ; B11   ; 3        ; 29           ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RD[8]  ; F11   ; 3        ; 18           ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
; RD[9]  ; E1    ; 2        ; 0            ; 30           ; 1           ; no              ; no                     ; no            ; no              ; no         ; yes           ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; Fitter               ; 0 pF ; -                    ; -                   ;
+--------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 10 / 64 ( 16 % ) ; 3.3V          ; --           ;
; 2        ; 13 / 59 ( 22 % ) ; 3.3V          ; --           ;
; 3        ; 42 / 56 ( 75 % ) ; 3.3V          ; --           ;
; 4        ; 18 / 58 ( 31 % ) ; 3.3V          ; --           ;
; 5        ; 4 / 65 ( 6 % )   ; 3.3V          ; --           ;
; 6        ; 5 / 59 ( 8 % )   ; 3.3V          ; --           ;
; 7        ; 0 / 58 ( 0 % )   ; 3.3V          ; --           ;
; 8        ; 10 / 56 ( 18 % ) ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                       ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                           ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A2       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A3       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A4       ; 484        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A5       ; 482        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A6       ; 479        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A7       ; 465        ; 3        ; RD[1]                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A8       ; 457        ; 3        ; RD[29]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A9       ; 451        ; 3        ; RD[11]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A10      ; 447        ; 3        ; RD[16]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A11      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A13      ; 430        ; 4        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A14      ; 427        ; 4        ; Address[29]                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A16      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A17      ; 412        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A18      ; 406        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A19      ; 394        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A20      ; 390        ; 4        ; Address[20]                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; A21      ; 382        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A22      ; 379        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A23      ; 378        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A24      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A25      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA1      ; 107        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA2      ; 106        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA3      ; 117        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA4      ; 116        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA5      ; 120        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA6      ; 130        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA7      ; 129        ; 1        ; Address[21]                              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; AA8      ;            ;          ; VCCA_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; AA9      ; 152        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA10     ; 153        ; 8        ; WD[23]                                   ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AA11     ; 155        ; 8        ; WD[18]                                   ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AA12     ; 179        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA13     ; 192        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA14     ; 194        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA15     ; 197        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA16     ; 209        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA17     ; 219        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA18     ; 220        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA19     ;            ;          ; VCCA_PLL4                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; AA20     ; 230        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA21     ;            ;          ; GND_PLL4                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA22     ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AA23     ; 256        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA24     ; 255        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA25     ; 266        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AA26     ; 267        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB1      ; 115        ; 1        ; Address[25]                              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; AB2      ; 114        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB3      ; 126        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB4      ; 127        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB5      ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB6      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB7      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB8      ; 147        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB9      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB10     ; 154        ; 8        ; WD[22]                                   ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AB11     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB12     ; 171        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB13     ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB14     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB15     ; 198        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB16     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB17     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB18     ; 215        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB19     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB20     ; 225        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB21     ; 242        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB22     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB23     ; 258        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB24     ; 257        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB25     ; 263        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AB26     ; 262        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC1      ; 119        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC2      ; 118        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC3      ; 128        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC4      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC5      ; 133        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC6      ; 134        ; 8        ; Address[16]                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AC7      ; 143        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AC8      ; 148        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC9      ; 163        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC10     ; 164        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC11     ; 168        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC12     ; 172        ; 8        ; WD[16]                                   ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AC13     ; 185        ; 8        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AC14     ; 191        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC15     ; 199        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC16     ; 202        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AC17     ; 207        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC18     ; 216        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC19     ; 222        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC20     ; 226        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC21     ; 237        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC22     ; 241        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AC23     ; 245        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC24     ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; AC25     ; 260        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AC26     ; 261        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AD1      ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AD2      ; 122        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AD3      ; 123        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AD4      ; 135        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD5      ; 136        ; 8        ; Address[24]                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AD6      ; 139        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD7      ; 140        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD8      ; 149        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD9      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AD10     ; 167        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD11     ; 173        ; 8        ; WD[11]                                   ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AD12     ; 181        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD13     ; 186        ; 8        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AD14     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AD15     ; 190        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD16     ; 201        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD17     ; 208        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD18     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AD19     ; 221        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD20     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AD21     ; 238        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD22     ; 240        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD23     ; 239        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AD24     ; 249        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AD25     ; 248        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AD26     ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AE1      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AE2      ; 124        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AE3      ; 125        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AE4      ; 131        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE5      ; 137        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE6      ; 150        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE7      ; 157        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE8      ; 159        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE9      ; 165        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE10     ; 169        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE11     ; 174        ; 8        ; WD[15]                                   ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; AE12     ; 182        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE13     ; 183        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE14     ; 188        ; 7        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AE15     ; 189        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE16     ; 200        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE17     ; 206        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE18     ; 212        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE19     ; 214        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE20     ; 224        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE21     ; 228        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE22     ; 236        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE23     ; 244        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AE24     ; 247        ; 6        ; ~LVDS150p/nCEO~                          ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; AE25     ; 246        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; AE26     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF2      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF3      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AF4      ; 132        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF5      ; 138        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF6      ; 151        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF7      ; 158        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF8      ; 160        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF9      ; 166        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF10     ; 170        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF11     ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AF12     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF13     ; 184        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF14     ; 187        ; 7        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; AF15     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF16     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AF17     ; 205        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF18     ; 211        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF19     ; 213        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF20     ; 223        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF21     ; 227        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF22     ; 235        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF23     ; 243        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AF24     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AF25     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B1       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B2       ; 2          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; B3       ; 3          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; B4       ; 483        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B5       ; 481        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B6       ; 480        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B7       ; 466        ; 3        ; RD[18]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B8       ; 458        ; 3        ; RD[31]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B9       ; 452        ; 3        ; RD[15]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B10      ; 448        ; 3        ; RD[5]                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B11      ; 435        ; 3        ; RD[7]                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B12      ; 433        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B13      ; 429        ; 4        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B14      ; 428        ; 4        ; Address[7]                               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B15      ; 420        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B16      ; 419        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B17      ; 411        ; 4        ; Address[1]                               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B18      ; 405        ; 4        ; WD[5]                                    ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B19      ; 393        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B20      ; 389        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B21      ; 381        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B22      ; 380        ; 4        ; Address[17]                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; B23      ; 377        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B24      ; 363        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; B25      ; 362        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; B26      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C1       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C2       ; 6          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C3       ; 7          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C4       ; 478        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C5       ; 486        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C6       ; 485        ; 3        ; Address[18]                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C7       ; 468        ; 3        ; RD[20]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C8       ; 463        ; 3        ; RD[23]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C9       ; 459        ; 3        ; RD[2]                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C10      ; 450        ; 3        ; RD[28]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C11      ; 436        ; 3        ; Address[27]                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C12      ; 434        ; 3        ; Address[4]                               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C13      ; 431        ; 3        ; Address[14]                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C15      ; 421        ; 4        ; Address[0]                               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C16      ; 418        ; 4        ; WD[7]                                    ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; C17      ; 404        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C18      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C19      ; 391        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C20      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C21      ; 375        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C22      ; 374        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C23      ; 373        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C24      ; 360        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C25      ; 361        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C26      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D1       ; 13         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D2       ; 12         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D3       ; 1          ; 2        ; ~nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; D4       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D5       ; 477        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D6       ; 467        ; 3        ; RD[25]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D7       ; 469        ; 3        ; RD[22]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D8       ; 464        ; 3        ; RD[19]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D9       ; 460        ; 3        ; RD[26]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D10      ; 449        ; 3        ; RD[6]                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D11      ; 445        ; 3        ; RD[27]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D12      ; 443        ; 3        ; RD[13]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D13      ; 432        ; 3        ; Address[15]                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D14      ; 426        ; 4        ; Address[5]                               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D15      ; 417        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D16      ; 415        ; 4        ; Address[8]                               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D17      ; 403        ; 4        ; Address[3]                               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D18      ; 396        ; 4        ; Address[2]                               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D19      ; 392        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D20      ; 387        ; 4        ; Address[26]                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; D21      ; 376        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D22      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D23      ; 369        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D24      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D25      ; 358        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D26      ; 359        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E1       ; 20         ; 2        ; RD[9]                                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; E2       ; 19         ; 2        ; RD[0]                                    ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; E3       ; 0          ; 2        ; ~ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; E4       ;            ;          ; GND_PLL3                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 4          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E6       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E7       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E8       ; 474        ; 3        ; WD[9]                                    ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; E9       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E10      ; 453        ; 3        ; RD[17]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; E11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E12      ; 444        ; 3        ; RD[14]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; E13      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E14      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E15      ; 416        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E16      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E17      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E18      ; 395        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E20      ; 388        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; E21      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E22      ; 370        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E23      ; 365        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E24      ; 364        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E25      ; 355        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E26      ; 356        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F1       ; 29         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F2       ; 28         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F3       ; 10         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F4       ; 11         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F5       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; F6       ; 5          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F7       ; 14         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F8       ;            ;          ; GNDA_PLL3                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F9       ; 470        ; 3        ; WD[8]                                    ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F10      ; 462        ; 3        ; RD[24]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F11      ; 454        ; 3        ; RD[8]                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F12      ; 440        ; 3        ; WD[6]                                    ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F13      ; 423        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F14      ; 425        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F15      ; 409        ; 4        ; Address[9]                               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; F16      ; 408        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F17      ; 401        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F18      ; 398        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F19      ;            ;          ; GNDA_PLL2                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F20      ; 372        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F21      ; 371        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F22      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; F23      ; 353        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F24      ; 354        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F25      ; 350        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F26      ; 349        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G1       ; 30         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G2       ; 31         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G3       ; 24         ; 2        ; WD[0]                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; G4       ; 23         ; 2        ; WE                                       ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; G5       ; 8          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G6       ; 9          ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G7       ;            ;          ; GND_PLL3                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCA_PLL3                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ; 471        ; 3        ; RE                                       ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G10      ; 461        ; 3        ; RD[21]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G11      ; 446        ; 3        ; RD[30]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G12      ; 439        ; 3        ; WD[31]                                   ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G13      ; 422        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G14      ; 424        ; 4        ; Address[11]                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G15      ; 410        ; 4        ; Address[6]                               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G16      ; 407        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G17      ; 402        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G18      ; 397        ; 4        ; Address[10]                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; G19      ;            ;          ; VCCA_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G20      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G21      ; 368        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G22      ; 367        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G23      ; 346        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G24      ; 345        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G25      ; 343        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G26      ; 342        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H1       ; 37         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H2       ; 36         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H3       ; 32         ; 2        ; WD[1]                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; H4       ; 33         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H5       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ; 18         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H7       ;            ;          ; VCCD_PLL3                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H8       ; 473        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H9       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; H10      ; 472        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H11      ; 456        ; 3        ; RD[12]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; H12      ; 455        ; 3        ; RD[4]                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; H13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ; 414        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H16      ; 413        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H17      ; 400        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H18      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; H19      ; 335        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H20      ;            ;          ; VCCD_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H21      ; 366        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H22      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H23      ; 341        ; 5        ; Address[31]                              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; H24      ; 340        ; 5        ; WD[27]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; H25      ; 337        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H26      ; 336        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J1       ; 39         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J2       ; 38         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J3       ; 34         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J4       ; 35         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J5       ; 15         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J6       ; 25         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J7       ; 17         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J8       ; 16         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J9       ; 475        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J10      ; 438        ; 3        ; WD[30]                                   ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; J11      ; 437        ; 3        ; WD[4]                                    ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; J12      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J13      ; 442        ; 3        ; RD[10]                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; J14      ; 441        ; 3        ; RD[3]                                    ; output ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; J15      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J16      ; 385        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J17      ; 399        ; 4        ; Address[19]                              ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; J18      ; 383        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J19      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J20      ; 351        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J21      ; 352        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J22      ; 357        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; J23      ; 339        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J24      ; 338        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J25      ; 327        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J26      ; 326        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K1       ; 42         ; 2        ; Address[28]                              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K2       ; 43         ; 2        ; WD[2]                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K3       ; 41         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K4       ; 40         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K5       ; 22         ; 2        ; Address[13]                              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K6       ; 21         ; 2        ; Address[12]                              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; K7       ; 27         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K8       ; 26         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K9       ; 476        ; 3        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; K10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K14      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K15      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K16      ; 386        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; K17      ; 384        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; K18      ; 334        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K19      ; 333        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K20      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K21      ; 332        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K22      ; 344        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K23      ; 331        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K24      ; 330        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K25      ; 321        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K26      ; 320        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L1       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; L2       ; 50         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L3       ; 51         ; 2        ; WD[3]                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; L4       ; 44         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L5       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L6       ; 48         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L7       ; 47         ; 2        ; Address[30]                              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; L8       ; 59         ; 2        ; #TMS                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; L9       ; 49         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L10      ; 52         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L17      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L18      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L19      ; 322        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L20      ; 328        ; 5        ; WD[26]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; L21      ; 329        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L22      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L23      ; 325        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L24      ; 324        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L25      ; 323        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L26      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M1       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M2       ; 56         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M3       ; 55         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M4       ; 53         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M5       ; 54         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M6       ; 58         ; 2        ; #TCK                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; M7       ; 60         ; 2        ; #TDO                                     ; output ;              ;         ; --         ;                 ; --       ; --           ;
; M8       ; 57         ; 2        ; #TDI                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; M9       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M17      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M18      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M19      ; 317        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M20      ; 316        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M21      ; 314        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M22      ; 319        ; 5        ; WD[28]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; M23      ; 318        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M24      ; 313        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M25      ; 312        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M26      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N1       ; 65         ; 2        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N2       ; 64         ; 2        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N3       ; 62         ; 2        ; ^DATA0                                   ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; N4       ; 63         ; 2        ; ^nCE                                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N5       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; N6       ; 61         ; 2        ; ^DCLK                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N7       ; 66         ; 2        ; ^nCONFIG                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N9       ; 45         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N16      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N17      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N18      ; 348        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N20      ; 315        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N21      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N22      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; N23      ; 311        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N24      ; 310        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N25      ; 309        ; 5        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N26      ; 308        ; 5        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; P1       ; 68         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; P2       ; 67         ; 1        ; clk                                      ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; P3       ; 69         ; 1        ; WD[24]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; P4       ; 70         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P5       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P6       ; 78         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P7       ; 77         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P9       ; 46         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P16      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P17      ; 293        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P18      ; 347        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P20      ; 301        ; 6        ; ^MSEL0                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P21      ; 300        ; 6        ; ^MSEL1                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P22      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P23      ; 305        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P24      ; 304        ; 6        ; WD[13]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; P25      ; 307        ; 6        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; P26      ; 306        ; 6        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; R1       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R2       ; 71         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R3       ; 72         ; 1        ; WD[17]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; R4       ; 73         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R5       ; 74         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R6       ; 81         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R7       ; 82         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R8       ; 110        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R9       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; R10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R17      ; 294        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R18      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; R19      ; 282        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R20      ; 297        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R21      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R22      ; 298        ; 6        ; ^nSTATUS                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R23      ; 299        ; 6        ; ^CONF_DONE                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R24      ; 302        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R25      ; 303        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R26      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T1       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T2       ; 79         ; 1        ; WD[21]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; T3       ; 80         ; 1        ; WD[20]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; T4       ; 83         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T5       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T6       ; 93         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T7       ; 92         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T8       ; 111        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T9       ; 76         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T10      ; 75         ; 1        ; WD[25]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; T11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T17      ; 289        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T18      ; 290        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T19      ; 281        ; 6        ; WD[10]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; T20      ; 287        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T21      ; 288        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; T22      ; 296        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T23      ; 295        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T24      ; 292        ; 6        ; WD[12]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; T25      ; 291        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T26      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; U1       ; 85         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U2       ; 84         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U3       ; 88         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U4       ; 89         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U5       ; 100        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U6       ; 98         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U7       ; 99         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U9       ; 86         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U10      ; 87         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U12      ; 178        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U13      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U14      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U15      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ; 231        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U18      ; 232        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U20      ; 280        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U21      ; 279        ; 6        ; Address[22]                              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; U22      ; 270        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U23      ; 284        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U24      ; 283        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U25      ; 285        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U26      ; 286        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V1       ; 90         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V2       ; 91         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V3       ; 95         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V4       ; 94         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V5       ; 104        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V6       ; 105        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V7       ; 112        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V8       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V9       ; 142        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V10      ; 141        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V11      ; 177        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V12      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V13      ; 176        ; 8        ; WD[29]                                   ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; V14      ; 175        ; 8        ; WD[14]                                   ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; N               ; no       ; Off          ;
; V15      ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V17      ; 218        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V18      ; 233        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V19      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V20      ; 251        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V21      ; 252        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V22      ; 259        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; V23      ; 275        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V24      ; 276        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V25      ; 277        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V26      ; 278        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W1       ; 97         ; 1        ; WD[19]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; W2       ; 96         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W3       ; 102        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W4       ; 101        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W5       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W6       ; 113        ; 1        ; Address[23]                              ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; W7       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W8       ; 144        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W9       ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W10      ; 145        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W11      ; 161        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W12      ; 162        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W15      ; 203        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W16      ; 204        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W17      ; 217        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W18      ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W19      ; 234        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W20      ;            ;          ; GND_PLL4                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W21      ; 253        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W22      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W23      ; 272        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W24      ; 271        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W25      ; 273        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W26      ; 274        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y1       ; 103        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y2       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; Y3       ; 108        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y4       ; 109        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y5       ; 121        ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y6       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y7       ;            ;          ; VCCD_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y8       ;            ;          ; GNDA_PLL1                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y9       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y10      ; 146        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y11      ; 156        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y12      ; 180        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y13      ; 193        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y14      ; 195        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y15      ; 196        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y16      ; 210        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y17      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y18      ; 229        ; 7        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; Y19      ;            ;          ; GNDA_PLL4                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y20      ;            ;          ; VCCD_PLL4                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y21      ; 250        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y22      ; 254        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y23      ; 265        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y24      ; 264        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y25      ; 269        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y26      ; 268        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; 3.3-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.3-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; 3.3-V PCI                        ; 10 pF ; 25 Ohm (Parallel)                  ;
; 3.3-V PCI-X                      ; 10 pF ; 25 Ohm (Parallel)                  ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential SSTL-2              ; 0 pF  ; (See SSTL-2)                       ;
; Differential 2.5-V SSTL Class II ; 0 pF  ; (See SSTL-2 Class II)              ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; LVDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; mini-LVDS                        ; 0 pF  ; 100 Ohm (Differential)             ;
; RSDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; Simple RSDS                      ; 0 pF  ; Not Available                      ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm (Differential)             ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                 ;
+----------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node             ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M4Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                           ; Library Name ;
+----------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------+--------------+
; |SRAM                                  ; 99 (32)     ; 34 (32)                   ; 0 (0)         ; 320032      ; 80   ; 0            ; 0       ; 0         ; 99   ; 0            ; 65 (0)       ; 31 (31)           ; 3 (1)            ; |SRAM                                                                         ; work         ;
;    |altsyncram:Sram_rtl_0|             ; 67 (0)      ; 2 (0)                     ; 0 (0)         ; 320032      ; 80   ; 0            ; 0       ; 0         ; 0    ; 0            ; 65 (0)       ; 0 (0)             ; 2 (0)            ; |SRAM|altsyncram:Sram_rtl_0                                                   ; work         ;
;       |altsyncram_m3h1:auto_generated| ; 67 (2)      ; 2 (2)                     ; 0 (0)         ; 320032      ; 80   ; 0            ; 0       ; 0         ; 0    ; 0            ; 65 (0)       ; 0 (0)             ; 2 (0)            ; |SRAM|altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated                    ; work         ;
;          |decode_3oa:decode2|          ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |SRAM|altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|decode_3oa:decode2 ; work         ;
;          |mux_0kb:mux3|                ; 64 (64)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 62 (62)      ; 0 (0)             ; 2 (2)            ; |SRAM|altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|mux_0kb:mux3       ; work         ;
+----------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+-------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                  ;
+-------------+----------+---------------+---------------+-----------------------+-----+
; Name        ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ;
+-------------+----------+---------------+---------------+-----------------------+-----+
; RD[0]       ; Output   ; --            ; --            ; --                    ; --  ;
; RD[1]       ; Output   ; --            ; --            ; --                    ; --  ;
; RD[2]       ; Output   ; --            ; --            ; --                    ; --  ;
; RD[3]       ; Output   ; --            ; --            ; --                    ; --  ;
; RD[4]       ; Output   ; --            ; --            ; --                    ; --  ;
; RD[5]       ; Output   ; --            ; --            ; --                    ; --  ;
; RD[6]       ; Output   ; --            ; --            ; --                    ; --  ;
; RD[7]       ; Output   ; --            ; --            ; --                    ; --  ;
; RD[8]       ; Output   ; --            ; --            ; --                    ; --  ;
; RD[9]       ; Output   ; --            ; --            ; --                    ; --  ;
; RD[10]      ; Output   ; --            ; --            ; --                    ; --  ;
; RD[11]      ; Output   ; --            ; --            ; --                    ; --  ;
; RD[12]      ; Output   ; --            ; --            ; --                    ; --  ;
; RD[13]      ; Output   ; --            ; --            ; --                    ; --  ;
; RD[14]      ; Output   ; --            ; --            ; --                    ; --  ;
; RD[15]      ; Output   ; --            ; --            ; --                    ; --  ;
; RD[16]      ; Output   ; --            ; --            ; --                    ; --  ;
; RD[17]      ; Output   ; --            ; --            ; --                    ; --  ;
; RD[18]      ; Output   ; --            ; --            ; --                    ; --  ;
; RD[19]      ; Output   ; --            ; --            ; --                    ; --  ;
; RD[20]      ; Output   ; --            ; --            ; --                    ; --  ;
; RD[21]      ; Output   ; --            ; --            ; --                    ; --  ;
; RD[22]      ; Output   ; --            ; --            ; --                    ; --  ;
; RD[23]      ; Output   ; --            ; --            ; --                    ; --  ;
; RD[24]      ; Output   ; --            ; --            ; --                    ; --  ;
; RD[25]      ; Output   ; --            ; --            ; --                    ; --  ;
; RD[26]      ; Output   ; --            ; --            ; --                    ; --  ;
; RD[27]      ; Output   ; --            ; --            ; --                    ; --  ;
; RD[28]      ; Output   ; --            ; --            ; --                    ; --  ;
; RD[29]      ; Output   ; --            ; --            ; --                    ; --  ;
; RD[30]      ; Output   ; --            ; --            ; --                    ; --  ;
; RD[31]      ; Output   ; --            ; --            ; --                    ; --  ;
; Address[14] ; Input    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; Address[15] ; Input    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; Address[16] ; Input    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; Address[17] ; Input    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; Address[18] ; Input    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; Address[19] ; Input    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; Address[20] ; Input    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; Address[21] ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; Address[22] ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; Address[23] ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; Address[24] ; Input    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; Address[25] ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; Address[26] ; Input    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; Address[27] ; Input    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; Address[28] ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; Address[29] ; Input    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; Address[30] ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; Address[31] ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; WE          ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; Address[12] ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; RE          ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; Address[13] ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; clk         ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; WD[0]       ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; Address[0]  ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; Address[1]  ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; Address[2]  ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; Address[3]  ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; Address[4]  ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; Address[5]  ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; Address[6]  ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; Address[7]  ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; Address[8]  ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; Address[9]  ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; Address[10] ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; Address[11] ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; WD[1]       ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; WD[2]       ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; WD[3]       ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; WD[4]       ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; WD[5]       ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; WD[6]       ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; WD[7]       ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; WD[8]       ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; WD[9]       ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; WD[10]      ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; WD[11]      ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; WD[12]      ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; WD[13]      ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; WD[14]      ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; WD[15]      ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; WD[16]      ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; WD[17]      ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; WD[18]      ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; WD[19]      ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; WD[20]      ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; WD[21]      ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; WD[22]      ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; WD[23]      ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; WD[24]      ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; WD[25]      ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; WD[26]      ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; WD[27]      ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; WD[28]      ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; WD[29]      ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; WD[30]      ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; WD[31]      ; Input    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
+-------------+----------+---------------+---------------+-----------------------+-----+


+--------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                 ;
+--------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                              ; Pad To Core Index ; Setting ;
+--------------------------------------------------------------------------------------------------+-------------------+---------+
; Address[14]                                                                                      ;                   ;         ;
; Address[15]                                                                                      ;                   ;         ;
; Address[16]                                                                                      ;                   ;         ;
; Address[17]                                                                                      ;                   ;         ;
; Address[18]                                                                                      ;                   ;         ;
; Address[19]                                                                                      ;                   ;         ;
; Address[20]                                                                                      ;                   ;         ;
; Address[21]                                                                                      ;                   ;         ;
; Address[22]                                                                                      ;                   ;         ;
; Address[23]                                                                                      ;                   ;         ;
; Address[24]                                                                                      ;                   ;         ;
; Address[25]                                                                                      ;                   ;         ;
; Address[26]                                                                                      ;                   ;         ;
; Address[27]                                                                                      ;                   ;         ;
; Address[28]                                                                                      ;                   ;         ;
; Address[29]                                                                                      ;                   ;         ;
; Address[30]                                                                                      ;                   ;         ;
; Address[31]                                                                                      ;                   ;         ;
; WE                                                                                               ;                   ;         ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|decode_3oa:decode2|w_anode1264w[2]~0 ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|decode_3oa:decode2|w_anode1251w[2]~0 ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|decode_3oa:decode2|w_anode1272w[2]~0 ; 1                 ; 6       ;
;      - always0~0                                                                                 ; 1                 ; 6       ;
; Address[12]                                                                                      ;                   ;         ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|address_reg_b[0]                     ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|decode_3oa:decode2|w_anode1264w[2]~0 ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|decode_3oa:decode2|w_anode1251w[2]~0 ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|decode_3oa:decode2|w_anode1272w[2]~0 ; 1                 ; 6       ;
; RE                                                                                               ;                   ;         ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|decode_3oa:decode2|w_anode1264w[2]~0 ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|decode_3oa:decode2|w_anode1251w[2]~0 ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|decode_3oa:decode2|w_anode1272w[2]~0 ; 0                 ; 6       ;
;      - always0~0                                                                                 ; 0                 ; 6       ;
; Address[13]                                                                                      ;                   ;         ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|address_reg_b[1]                     ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|decode_3oa:decode2|w_anode1264w[2]~0 ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|decode_3oa:decode2|w_anode1251w[2]~0 ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|decode_3oa:decode2|w_anode1272w[2]~0 ; 0                 ; 6       ;
; clk                                                                                              ;                   ;         ;
; WD[0]                                                                                            ;                   ;         ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a32                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a64                        ; 0                 ; 6       ;
; Address[0]                                                                                       ;                   ;         ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a1                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a2                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a3                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a4                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a5                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a6                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a7                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a8                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a9                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a10                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a11                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a12                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a13                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a14                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a15                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a16                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a17                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a18                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a19                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a20                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a21                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a22                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a23                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a24                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a25                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a26                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a27                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a28                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a29                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a30                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a31                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a32                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a33                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a34                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a35                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a36                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a37                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a38                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a39                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a40                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a41                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a42                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a43                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a44                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a45                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a46                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a47                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a48                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a49                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a50                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a51                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a52                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a53                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a54                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a55                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a56                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a57                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a58                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a59                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a60                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a61                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a62                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a63                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a64                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a66                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a68                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a70                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a72                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a74                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a76                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a78                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a80                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a82                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a84                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a86                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a88                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a90                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a92                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a94                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a1                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a2                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a3                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a4                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a5                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a6                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a7                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a8                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a9                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a10                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a11                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a12                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a13                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a14                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a15                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a16                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a17                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a18                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a19                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a20                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a21                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a22                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a23                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a24                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a25                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a26                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a27                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a28                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a29                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a30                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a31                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a32                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a33                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a34                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a35                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a36                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a37                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a38                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a39                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a40                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a41                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a42                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a43                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a44                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a45                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a46                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a47                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a48                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a49                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a50                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a51                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a52                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a53                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a54                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a55                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a56                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a57                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a58                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a59                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a60                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a61                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a62                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a63                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a64                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a66                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a68                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a70                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a72                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a74                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a76                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a78                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a80                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a82                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a84                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a86                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a88                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a90                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a92                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a94                        ; 0                 ; 6       ;
; Address[1]                                                                                       ;                   ;         ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a1                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a2                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a3                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a4                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a5                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a6                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a7                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a8                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a9                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a10                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a11                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a12                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a13                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a14                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a15                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a16                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a17                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a18                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a19                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a20                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a21                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a22                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a23                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a24                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a25                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a26                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a27                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a28                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a29                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a30                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a31                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a32                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a33                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a34                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a35                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a36                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a37                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a38                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a39                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a40                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a41                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a42                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a43                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a44                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a45                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a46                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a47                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a48                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a49                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a50                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a51                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a52                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a53                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a54                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a55                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a56                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a57                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a58                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a59                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a60                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a61                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a62                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a63                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a64                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a66                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a68                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a70                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a72                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a74                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a76                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a78                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a80                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a82                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a84                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a86                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a88                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a90                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a92                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a94                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a1                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a2                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a3                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a4                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a5                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a6                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a7                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a8                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a9                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a10                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a11                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a12                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a13                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a14                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a15                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a16                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a17                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a18                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a19                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a20                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a21                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a22                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a23                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a24                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a25                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a26                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a27                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a28                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a29                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a30                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a31                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a32                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a33                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a34                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a35                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a36                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a37                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a38                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a39                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a40                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a41                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a42                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a43                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a44                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a45                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a46                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a47                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a48                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a49                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a50                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a51                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a52                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a53                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a54                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a55                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a56                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a57                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a58                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a59                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a60                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a61                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a62                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a63                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a64                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a66                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a68                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a70                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a72                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a74                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a76                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a78                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a80                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a82                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a84                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a86                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a88                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a90                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a92                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a94                        ; 0                 ; 6       ;
; Address[2]                                                                                       ;                   ;         ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0                         ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a1                         ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a2                         ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a3                         ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a4                         ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a5                         ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a6                         ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a7                         ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a8                         ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a9                         ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a10                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a11                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a12                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a13                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a14                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a15                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a16                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a17                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a18                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a19                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a20                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a21                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a22                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a23                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a24                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a25                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a26                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a27                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a28                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a29                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a30                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a31                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a32                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a33                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a34                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a35                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a36                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a37                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a38                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a39                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a40                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a41                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a42                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a43                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a44                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a45                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a46                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a47                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a48                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a49                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a50                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a51                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a52                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a53                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a54                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a55                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a56                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a57                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a58                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a59                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a60                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a61                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a62                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a63                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a64                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a66                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a68                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a70                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a72                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a74                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a76                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a78                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a80                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a82                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a84                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a86                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a88                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a90                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a92                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a94                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0                         ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a1                         ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a2                         ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a3                         ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a4                         ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a5                         ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a6                         ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a7                         ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a8                         ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a9                         ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a10                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a11                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a12                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a13                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a14                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a15                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a16                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a17                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a18                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a19                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a20                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a21                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a22                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a23                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a24                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a25                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a26                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a27                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a28                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a29                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a30                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a31                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a32                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a33                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a34                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a35                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a36                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a37                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a38                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a39                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a40                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a41                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a42                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a43                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a44                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a45                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a46                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a47                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a48                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a49                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a50                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a51                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a52                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a53                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a54                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a55                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a56                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a57                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a58                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a59                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a60                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a61                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a62                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a63                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a64                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a66                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a68                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a70                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a72                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a74                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a76                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a78                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a80                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a82                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a84                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a86                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a88                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a90                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a92                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a94                        ; 1                 ; 6       ;
; Address[3]                                                                                       ;                   ;         ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a1                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a2                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a3                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a4                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a5                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a6                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a7                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a8                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a9                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a10                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a11                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a12                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a13                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a14                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a15                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a16                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a17                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a18                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a19                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a20                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a21                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a22                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a23                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a24                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a25                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a26                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a27                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a28                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a29                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a30                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a31                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a32                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a33                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a34                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a35                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a36                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a37                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a38                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a39                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a40                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a41                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a42                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a43                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a44                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a45                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a46                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a47                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a48                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a49                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a50                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a51                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a52                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a53                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a54                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a55                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a56                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a57                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a58                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a59                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a60                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a61                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a62                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a63                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a64                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a66                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a68                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a70                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a72                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a74                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a76                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a78                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a80                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a82                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a84                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a86                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a88                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a90                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a92                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a94                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a1                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a2                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a3                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a4                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a5                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a6                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a7                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a8                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a9                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a10                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a11                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a12                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a13                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a14                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a15                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a16                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a17                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a18                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a19                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a20                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a21                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a22                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a23                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a24                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a25                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a26                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a27                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a28                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a29                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a30                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a31                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a32                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a33                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a34                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a35                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a36                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a37                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a38                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a39                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a40                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a41                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a42                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a43                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a44                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a45                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a46                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a47                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a48                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a49                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a50                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a51                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a52                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a53                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a54                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a55                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a56                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a57                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a58                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a59                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a60                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a61                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a62                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a63                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a64                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a66                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a68                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a70                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a72                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a74                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a76                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a78                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a80                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a82                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a84                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a86                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a88                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a90                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a92                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a94                        ; 0                 ; 6       ;
; Address[4]                                                                                       ;                   ;         ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0                         ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a1                         ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a2                         ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a3                         ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a4                         ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a5                         ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a6                         ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a7                         ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a8                         ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a9                         ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a10                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a11                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a12                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a13                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a14                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a15                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a16                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a17                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a18                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a19                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a20                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a21                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a22                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a23                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a24                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a25                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a26                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a27                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a28                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a29                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a30                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a31                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a32                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a33                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a34                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a35                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a36                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a37                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a38                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a39                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a40                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a41                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a42                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a43                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a44                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a45                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a46                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a47                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a48                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a49                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a50                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a51                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a52                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a53                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a54                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a55                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a56                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a57                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a58                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a59                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a60                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a61                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a62                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a63                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a64                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a66                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a68                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a70                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a72                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a74                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a76                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a78                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a80                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a82                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a84                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a86                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a88                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a90                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a92                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a94                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0                         ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a1                         ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a2                         ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a3                         ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a4                         ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a5                         ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a6                         ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a7                         ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a8                         ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a9                         ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a10                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a11                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a12                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a13                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a14                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a15                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a16                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a17                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a18                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a19                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a20                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a21                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a22                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a23                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a24                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a25                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a26                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a27                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a28                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a29                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a30                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a31                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a32                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a33                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a34                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a35                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a36                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a37                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a38                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a39                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a40                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a41                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a42                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a43                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a44                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a45                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a46                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a47                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a48                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a49                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a50                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a51                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a52                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a53                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a54                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a55                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a56                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a57                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a58                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a59                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a60                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a61                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a62                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a63                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a64                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a66                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a68                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a70                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a72                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a74                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a76                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a78                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a80                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a82                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a84                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a86                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a88                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a90                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a92                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a94                        ; 1                 ; 6       ;
; Address[5]                                                                                       ;                   ;         ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a1                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a2                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a3                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a4                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a5                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a6                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a7                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a8                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a9                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a10                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a11                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a12                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a13                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a14                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a15                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a16                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a17                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a18                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a19                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a20                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a21                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a22                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a23                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a24                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a25                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a26                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a27                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a28                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a29                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a30                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a31                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a32                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a33                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a34                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a35                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a36                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a37                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a38                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a39                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a40                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a41                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a42                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a43                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a44                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a45                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a46                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a47                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a48                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a49                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a50                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a51                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a52                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a53                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a54                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a55                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a56                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a57                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a58                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a59                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a60                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a61                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a62                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a63                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a64                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a66                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a68                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a70                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a72                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a74                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a76                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a78                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a80                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a82                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a84                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a86                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a88                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a90                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a92                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a94                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a1                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a2                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a3                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a4                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a5                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a6                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a7                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a8                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a9                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a10                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a11                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a12                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a13                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a14                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a15                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a16                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a17                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a18                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a19                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a20                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a21                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a22                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a23                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a24                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a25                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a26                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a27                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a28                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a29                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a30                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a31                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a32                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a33                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a34                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a35                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a36                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a37                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a38                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a39                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a40                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a41                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a42                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a43                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a44                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a45                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a46                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a47                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a48                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a49                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a50                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a51                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a52                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a53                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a54                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a55                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a56                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a57                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a58                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a59                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a60                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a61                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a62                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a63                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a64                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a66                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a68                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a70                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a72                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a74                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a76                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a78                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a80                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a82                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a84                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a86                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a88                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a90                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a92                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a94                        ; 0                 ; 6       ;
; Address[6]                                                                                       ;                   ;         ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a1                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a2                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a3                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a4                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a5                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a6                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a7                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a8                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a9                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a10                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a11                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a12                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a13                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a14                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a15                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a16                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a17                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a18                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a19                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a20                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a21                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a22                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a23                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a24                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a25                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a26                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a27                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a28                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a29                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a30                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a31                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a32                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a33                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a34                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a35                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a36                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a37                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a38                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a39                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a40                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a41                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a42                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a43                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a44                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a45                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a46                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a47                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a48                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a49                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a50                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a51                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a52                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a53                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a54                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a55                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a56                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a57                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a58                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a59                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a60                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a61                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a62                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a63                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a64                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a66                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a68                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a70                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a72                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a74                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a76                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a78                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a80                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a82                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a84                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a86                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a88                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a90                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a92                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a94                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a1                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a2                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a3                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a4                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a5                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a6                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a7                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a8                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a9                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a10                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a11                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a12                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a13                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a14                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a15                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a16                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a17                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a18                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a19                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a20                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a21                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a22                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a23                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a24                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a25                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a26                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a27                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a28                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a29                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a30                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a31                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a32                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a33                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a34                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a35                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a36                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a37                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a38                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a39                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a40                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a41                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a42                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a43                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a44                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a45                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a46                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a47                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a48                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a49                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a50                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a51                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a52                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a53                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a54                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a55                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a56                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a57                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a58                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a59                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a60                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a61                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a62                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a63                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a64                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a66                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a68                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a70                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a72                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a74                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a76                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a78                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a80                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a82                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a84                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a86                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a88                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a90                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a92                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a94                        ; 0                 ; 6       ;
; Address[7]                                                                                       ;                   ;         ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0                         ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a1                         ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a2                         ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a3                         ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a4                         ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a5                         ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a6                         ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a7                         ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a8                         ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a9                         ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a10                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a11                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a12                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a13                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a14                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a15                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a16                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a17                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a18                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a19                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a20                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a21                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a22                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a23                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a24                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a25                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a26                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a27                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a28                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a29                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a30                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a31                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a32                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a33                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a34                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a35                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a36                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a37                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a38                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a39                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a40                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a41                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a42                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a43                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a44                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a45                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a46                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a47                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a48                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a49                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a50                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a51                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a52                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a53                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a54                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a55                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a56                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a57                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a58                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a59                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a60                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a61                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a62                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a63                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a64                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a66                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a68                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a70                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a72                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a74                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a76                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a78                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a80                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a82                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a84                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a86                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a88                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a90                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a92                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a94                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0                         ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a1                         ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a2                         ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a3                         ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a4                         ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a5                         ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a6                         ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a7                         ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a8                         ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a9                         ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a10                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a11                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a12                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a13                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a14                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a15                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a16                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a17                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a18                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a19                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a20                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a21                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a22                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a23                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a24                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a25                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a26                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a27                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a28                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a29                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a30                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a31                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a32                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a33                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a34                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a35                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a36                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a37                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a38                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a39                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a40                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a41                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a42                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a43                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a44                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a45                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a46                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a47                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a48                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a49                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a50                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a51                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a52                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a53                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a54                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a55                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a56                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a57                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a58                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a59                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a60                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a61                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a62                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a63                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a64                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a66                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a68                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a70                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a72                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a74                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a76                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a78                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a80                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a82                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a84                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a86                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a88                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a90                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a92                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a94                        ; 1                 ; 6       ;
; Address[8]                                                                                       ;                   ;         ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a1                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a2                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a3                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a4                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a5                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a6                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a7                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a8                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a9                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a10                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a11                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a12                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a13                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a14                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a15                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a16                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a17                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a18                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a19                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a20                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a21                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a22                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a23                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a24                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a25                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a26                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a27                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a28                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a29                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a30                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a31                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a32                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a33                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a34                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a35                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a36                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a37                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a38                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a39                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a40                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a41                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a42                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a43                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a44                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a45                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a46                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a47                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a48                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a49                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a50                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a51                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a52                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a53                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a54                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a55                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a56                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a57                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a58                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a59                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a60                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a61                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a62                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a63                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a64                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a66                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a68                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a70                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a72                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a74                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a76                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a78                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a80                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a82                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a84                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a86                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a88                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a90                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a92                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a94                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a1                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a2                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a3                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a4                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a5                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a6                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a7                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a8                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a9                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a10                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a11                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a12                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a13                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a14                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a15                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a16                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a17                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a18                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a19                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a20                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a21                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a22                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a23                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a24                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a25                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a26                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a27                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a28                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a29                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a30                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a31                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a32                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a33                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a34                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a35                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a36                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a37                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a38                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a39                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a40                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a41                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a42                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a43                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a44                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a45                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a46                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a47                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a48                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a49                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a50                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a51                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a52                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a53                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a54                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a55                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a56                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a57                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a58                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a59                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a60                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a61                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a62                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a63                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a64                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a66                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a68                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a70                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a72                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a74                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a76                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a78                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a80                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a82                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a84                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a86                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a88                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a90                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a92                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a94                        ; 0                 ; 6       ;
; Address[9]                                                                                       ;                   ;         ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a1                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a2                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a3                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a4                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a5                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a6                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a7                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a8                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a9                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a10                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a11                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a12                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a13                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a14                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a15                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a16                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a17                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a18                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a19                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a20                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a21                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a22                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a23                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a24                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a25                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a26                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a27                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a28                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a29                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a30                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a31                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a32                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a33                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a34                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a35                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a36                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a37                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a38                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a39                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a40                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a41                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a42                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a43                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a44                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a45                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a46                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a47                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a48                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a49                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a50                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a51                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a52                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a53                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a54                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a55                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a56                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a57                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a58                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a59                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a60                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a61                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a62                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a63                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a64                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a66                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a68                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a70                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a72                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a74                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a76                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a78                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a80                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a82                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a84                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a86                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a88                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a90                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a92                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a94                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a1                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a2                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a3                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a4                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a5                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a6                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a7                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a8                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a9                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a10                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a11                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a12                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a13                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a14                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a15                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a16                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a17                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a18                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a19                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a20                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a21                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a22                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a23                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a24                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a25                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a26                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a27                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a28                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a29                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a30                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a31                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a32                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a33                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a34                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a35                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a36                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a37                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a38                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a39                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a40                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a41                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a42                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a43                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a44                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a45                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a46                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a47                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a48                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a49                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a50                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a51                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a52                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a53                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a54                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a55                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a56                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a57                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a58                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a59                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a60                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a61                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a62                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a63                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a64                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a66                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a68                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a70                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a72                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a74                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a76                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a78                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a80                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a82                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a84                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a86                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a88                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a90                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a92                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a94                        ; 0                 ; 6       ;
; Address[10]                                                                                      ;                   ;         ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a1                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a2                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a3                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a4                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a5                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a6                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a7                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a8                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a9                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a10                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a11                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a12                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a13                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a14                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a15                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a16                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a17                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a18                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a19                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a20                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a21                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a22                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a23                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a24                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a25                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a26                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a27                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a28                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a29                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a30                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a31                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a32                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a33                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a34                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a35                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a36                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a37                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a38                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a39                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a40                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a41                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a42                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a43                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a44                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a45                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a46                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a47                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a48                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a49                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a50                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a51                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a52                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a53                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a54                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a55                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a56                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a57                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a58                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a59                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a60                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a61                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a62                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a63                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a64                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a66                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a68                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a70                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a72                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a74                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a76                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a78                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a80                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a82                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a84                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a86                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a88                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a90                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a92                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a94                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a1                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a2                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a3                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a4                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a5                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a6                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a7                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a8                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a9                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a10                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a11                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a12                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a13                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a14                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a15                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a16                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a17                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a18                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a19                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a20                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a21                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a22                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a23                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a24                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a25                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a26                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a27                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a28                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a29                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a30                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a31                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a32                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a33                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a34                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a35                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a36                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a37                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a38                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a39                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a40                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a41                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a42                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a43                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a44                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a45                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a46                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a47                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a48                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a49                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a50                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a51                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a52                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a53                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a54                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a55                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a56                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a57                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a58                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a59                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a60                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a61                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a62                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a63                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a64                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a66                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a68                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a70                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a72                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a74                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a76                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a78                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a80                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a82                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a84                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a86                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a88                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a90                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a92                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a94                        ; 0                 ; 6       ;
; Address[11]                                                                                      ;                   ;         ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0                         ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a1                         ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a2                         ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a3                         ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a4                         ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a5                         ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a6                         ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a7                         ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a8                         ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a9                         ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a10                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a11                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a12                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a13                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a14                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a15                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a16                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a17                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a18                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a19                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a20                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a21                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a22                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a23                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a24                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a25                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a26                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a27                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a28                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a29                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a30                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a31                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a32                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a33                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a34                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a35                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a36                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a37                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a38                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a39                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a40                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a41                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a42                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a43                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a44                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a45                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a46                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a47                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a48                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a49                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a50                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a51                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a52                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a53                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a54                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a55                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a56                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a57                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a58                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a59                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a60                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a61                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a62                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a63                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0                         ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a1                         ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a2                         ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a3                         ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a4                         ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a5                         ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a6                         ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a7                         ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a8                         ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a9                         ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a10                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a11                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a12                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a13                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a14                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a15                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a16                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a17                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a18                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a19                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a20                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a21                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a22                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a23                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a24                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a25                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a26                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a27                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a28                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a29                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a30                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a31                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a32                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a33                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a34                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a35                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a36                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a37                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a38                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a39                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a40                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a41                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a42                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a43                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a44                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a45                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a46                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a47                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a48                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a49                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a50                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a51                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a52                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a53                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a54                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a55                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a56                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a57                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a58                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a59                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a60                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a61                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a62                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a63                        ; 1                 ; 6       ;
; WD[1]                                                                                            ;                   ;         ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a1                         ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a33                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a64                        ; 1                 ; 6       ;
; WD[2]                                                                                            ;                   ;         ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a2                         ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a34                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a66                        ; 1                 ; 6       ;
; WD[3]                                                                                            ;                   ;         ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a3                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a35                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a66                        ; 0                 ; 6       ;
; WD[4]                                                                                            ;                   ;         ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a4                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a36                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a68                        ; 0                 ; 6       ;
; WD[5]                                                                                            ;                   ;         ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a5                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a37                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a68                        ; 0                 ; 6       ;
; WD[6]                                                                                            ;                   ;         ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a6                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a38                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a70                        ; 0                 ; 6       ;
; WD[7]                                                                                            ;                   ;         ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a7                         ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a39                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a70                        ; 1                 ; 6       ;
; WD[8]                                                                                            ;                   ;         ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a8                         ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a40                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a72                        ; 1                 ; 6       ;
; WD[9]                                                                                            ;                   ;         ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a9                         ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a41                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a72                        ; 0                 ; 6       ;
; WD[10]                                                                                           ;                   ;         ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a10                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a42                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a74                        ; 1                 ; 6       ;
; WD[11]                                                                                           ;                   ;         ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a11                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a43                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a74                        ; 0                 ; 6       ;
; WD[12]                                                                                           ;                   ;         ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a12                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a44                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a76                        ; 0                 ; 6       ;
; WD[13]                                                                                           ;                   ;         ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a13                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a45                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a76                        ; 0                 ; 6       ;
; WD[14]                                                                                           ;                   ;         ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a14                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a46                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a78                        ; 0                 ; 6       ;
; WD[15]                                                                                           ;                   ;         ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a15                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a47                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a78                        ; 1                 ; 6       ;
; WD[16]                                                                                           ;                   ;         ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a16                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a48                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a80                        ; 0                 ; 6       ;
; WD[17]                                                                                           ;                   ;         ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a17                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a49                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a80                        ; 1                 ; 6       ;
; WD[18]                                                                                           ;                   ;         ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a18                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a50                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a82                        ; 1                 ; 6       ;
; WD[19]                                                                                           ;                   ;         ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a19                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a51                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a82                        ; 0                 ; 6       ;
; WD[20]                                                                                           ;                   ;         ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a20                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a52                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a84                        ; 0                 ; 6       ;
; WD[21]                                                                                           ;                   ;         ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a21                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a53                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a84                        ; 0                 ; 6       ;
; WD[22]                                                                                           ;                   ;         ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a22                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a54                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a86                        ; 0                 ; 6       ;
; WD[23]                                                                                           ;                   ;         ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a23                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a55                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a86                        ; 1                 ; 6       ;
; WD[24]                                                                                           ;                   ;         ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a24                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a56                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a88                        ; 0                 ; 6       ;
; WD[25]                                                                                           ;                   ;         ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a25                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a57                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a88                        ; 1                 ; 6       ;
; WD[26]                                                                                           ;                   ;         ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a26                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a58                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a90                        ; 1                 ; 6       ;
; WD[27]                                                                                           ;                   ;         ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a27                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a59                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a90                        ; 1                 ; 6       ;
; WD[28]                                                                                           ;                   ;         ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a28                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a60                        ; 1                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a92                        ; 1                 ; 6       ;
; WD[29]                                                                                           ;                   ;         ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a29                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a61                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a92                        ; 0                 ; 6       ;
; WD[30]                                                                                           ;                   ;         ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a30                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a62                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a94                        ; 0                 ; 6       ;
; WD[31]                                                                                           ;                   ;         ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a31                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a63                        ; 0                 ; 6       ;
;      - altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a94                        ; 0                 ; 6       ;
+--------------------------------------------------------------------------------------------------+-------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                         ;
+-------------------------------------------------------------------------------------------+--------------------+---------+---------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                      ; Location           ; Fan-Out ; Usage         ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------+--------------------+---------+---------------+--------+----------------------+------------------+---------------------------+
; RD[0]~en                                                                                  ; LCFF_X12_Y30_N31   ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; RD[10]~en                                                                                 ; LCFF_X21_Y35_N25   ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; RD[11]~en                                                                                 ; LCFF_X16_Y35_N1    ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; RD[12]~en                                                                                 ; LCFF_X16_Y35_N31   ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; RD[13]~en                                                                                 ; LCFF_X21_Y35_N7    ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; RD[14]~en                                                                                 ; LCFF_X21_Y35_N13   ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; RD[15]~en                                                                                 ; LCFF_X21_Y35_N19   ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; RD[16]~en                                                                                 ; LCFF_X21_Y35_N29   ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; RD[17]~en                                                                                 ; LCFF_X16_Y35_N9    ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; RD[18]~en                                                                                 ; LCFF_X16_Y35_N27   ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; RD[19]~en                                                                                 ; LCFF_X21_Y35_N31   ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; RD[1]~en                                                                                  ; LCFF_X16_Y35_N17   ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; RD[20]~en                                                                                 ; LCFF_X21_Y35_N9    ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; RD[21]~en                                                                                 ; LCFF_X16_Y35_N29   ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; RD[22]~en                                                                                 ; LCFF_X21_Y35_N27   ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; RD[23]~en                                                                                 ; LCFF_X21_Y35_N5    ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; RD[24]~en                                                                                 ; LCFF_X16_Y35_N23   ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; RD[25]~en                                                                                 ; LCFF_X16_Y35_N21   ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; RD[26]~en                                                                                 ; LCFF_X16_Y35_N11   ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; RD[27]~en                                                                                 ; LCFF_X21_Y35_N11   ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; RD[28]~en                                                                                 ; LCFF_X21_Y35_N21   ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; RD[29]~en                                                                                 ; LCFF_X16_Y35_N25   ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; RD[2]~en                                                                                  ; LCFF_X16_Y35_N19   ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; RD[30]~en                                                                                 ; LCFF_X21_Y35_N23   ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; RD[31]~en                                                                                 ; LCFF_X16_Y35_N3    ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; RD[3]~en                                                                                  ; LCFF_X21_Y35_N1    ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; RD[4]~en                                                                                  ; LCFF_X16_Y35_N13   ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; RD[5]~en                                                                                  ; LCFF_X21_Y35_N3    ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; RD[6]~en                                                                                  ; LCFF_X21_Y35_N17   ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; RD[7]~en                                                                                  ; LCFF_X21_Y35_N15   ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; RD[8]~en                                                                                  ; LCFF_X16_Y35_N15   ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; RD[9]~en                                                                                  ; LCFF_X12_Y30_N19   ; 1       ; Output enable ; no     ; --                   ; --               ; --                        ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|decode_3oa:decode2|w_anode1251w[2]~0 ; LCCOMB_X12_Y30_N22 ; 32      ; Write enable  ; no     ; --                   ; --               ; --                        ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|decode_3oa:decode2|w_anode1264w[2]~0 ; LCCOMB_X12_Y30_N16 ; 32      ; Write enable  ; no     ; --                   ; --               ; --                        ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|decode_3oa:decode2|w_anode1272w[2]~0 ; LCCOMB_X12_Y30_N8  ; 16      ; Write enable  ; no     ; --                   ; --               ; --                        ;
; clk                                                                                       ; PIN_P2             ; 114     ; Clock         ; yes    ; Global Clock         ; GCLK3            ; --                        ;
+-------------------------------------------------------------------------------------------+--------------------+---------+---------------+--------+----------------------+------------------+---------------------------+


+-------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                     ;
+------+----------+---------+----------------------+------------------+---------------------------+
; Name ; Location ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------+----------+---------+----------------------+------------------+---------------------------+
; clk  ; PIN_P2   ; 114     ; Global Clock         ; GCLK3            ; --                        ;
+------+----------+---------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                     ;
+-------------------------------------------------------------------------------------------+---------+
; Name                                                                                      ; Fan-Out ;
+-------------------------------------------------------------------------------------------+---------+
; Address[10]                                                                               ; 160     ;
; Address[9]                                                                                ; 160     ;
; Address[8]                                                                                ; 160     ;
; Address[7]                                                                                ; 160     ;
; Address[6]                                                                                ; 160     ;
; Address[5]                                                                                ; 160     ;
; Address[4]                                                                                ; 160     ;
; Address[3]                                                                                ; 160     ;
; Address[2]                                                                                ; 160     ;
; Address[1]                                                                                ; 160     ;
; Address[0]                                                                                ; 160     ;
; Address[11]                                                                               ; 128     ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|address_reg_b[1]                     ; 64      ;
; always0~0                                                                                 ; 32      ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|decode_3oa:decode2|w_anode1251w[2]~0 ; 32      ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|decode_3oa:decode2|w_anode1264w[2]~0 ; 32      ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|address_reg_b[0]                     ; 32      ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|decode_3oa:decode2|w_anode1272w[2]~0 ; 16      ;
; Address[13]                                                                               ; 4       ;
; RE                                                                                        ; 4       ;
; Address[12]                                                                               ; 4       ;
; WE                                                                                        ; 4       ;
; WD[31]                                                                                    ; 3       ;
; WD[30]                                                                                    ; 3       ;
; WD[29]                                                                                    ; 3       ;
; WD[28]                                                                                    ; 3       ;
; WD[27]                                                                                    ; 3       ;
; WD[26]                                                                                    ; 3       ;
; WD[25]                                                                                    ; 3       ;
; WD[24]                                                                                    ; 3       ;
; WD[23]                                                                                    ; 3       ;
; WD[22]                                                                                    ; 3       ;
; WD[21]                                                                                    ; 3       ;
; WD[20]                                                                                    ; 3       ;
; WD[19]                                                                                    ; 3       ;
; WD[18]                                                                                    ; 3       ;
; WD[17]                                                                                    ; 3       ;
; WD[16]                                                                                    ; 3       ;
; WD[15]                                                                                    ; 3       ;
; WD[14]                                                                                    ; 3       ;
; WD[13]                                                                                    ; 3       ;
; WD[12]                                                                                    ; 3       ;
; WD[11]                                                                                    ; 3       ;
; WD[10]                                                                                    ; 3       ;
; WD[9]                                                                                     ; 3       ;
; WD[8]                                                                                     ; 3       ;
; WD[7]                                                                                     ; 3       ;
; WD[6]                                                                                     ; 3       ;
; WD[5]                                                                                     ; 3       ;
; WD[4]                                                                                     ; 3       ;
; WD[3]                                                                                     ; 3       ;
; WD[2]                                                                                     ; 3       ;
; WD[1]                                                                                     ; 3       ;
; WD[0]                                                                                     ; 3       ;
; RD[31]~en                                                                                 ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|mux_0kb:mux3|result_node[31]~63      ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|mux_0kb:mux3|result_node[31]~62      ; 1       ;
; RD[30]~en                                                                                 ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|mux_0kb:mux3|result_node[30]~61      ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|mux_0kb:mux3|result_node[30]~60      ; 1       ;
; RD[29]~en                                                                                 ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|mux_0kb:mux3|result_node[29]~59      ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|mux_0kb:mux3|result_node[29]~58      ; 1       ;
; RD[28]~en                                                                                 ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|mux_0kb:mux3|result_node[28]~57      ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|mux_0kb:mux3|result_node[28]~56      ; 1       ;
; RD[27]~en                                                                                 ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|mux_0kb:mux3|result_node[27]~55      ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|mux_0kb:mux3|result_node[27]~54      ; 1       ;
; RD[26]~en                                                                                 ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|mux_0kb:mux3|result_node[26]~53      ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|mux_0kb:mux3|result_node[26]~52      ; 1       ;
; RD[25]~en                                                                                 ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|mux_0kb:mux3|result_node[25]~51      ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|mux_0kb:mux3|result_node[25]~50      ; 1       ;
; RD[24]~en                                                                                 ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|mux_0kb:mux3|result_node[24]~49      ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|mux_0kb:mux3|result_node[24]~48      ; 1       ;
; RD[23]~en                                                                                 ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|mux_0kb:mux3|result_node[23]~47      ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|mux_0kb:mux3|result_node[23]~46      ; 1       ;
; RD[22]~en                                                                                 ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|mux_0kb:mux3|result_node[22]~45      ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|mux_0kb:mux3|result_node[22]~44      ; 1       ;
; RD[21]~en                                                                                 ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|mux_0kb:mux3|result_node[21]~43      ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|mux_0kb:mux3|result_node[21]~42      ; 1       ;
; RD[20]~en                                                                                 ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|mux_0kb:mux3|result_node[20]~41      ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|mux_0kb:mux3|result_node[20]~40      ; 1       ;
; RD[19]~en                                                                                 ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|mux_0kb:mux3|result_node[19]~39      ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|mux_0kb:mux3|result_node[19]~38      ; 1       ;
; RD[18]~en                                                                                 ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|mux_0kb:mux3|result_node[18]~37      ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|mux_0kb:mux3|result_node[18]~36      ; 1       ;
; RD[17]~en                                                                                 ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|mux_0kb:mux3|result_node[17]~35      ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|mux_0kb:mux3|result_node[17]~34      ; 1       ;
; RD[16]~en                                                                                 ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|mux_0kb:mux3|result_node[16]~33      ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|mux_0kb:mux3|result_node[16]~32      ; 1       ;
; RD[15]~en                                                                                 ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|mux_0kb:mux3|result_node[15]~31      ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|mux_0kb:mux3|result_node[15]~30      ; 1       ;
; RD[14]~en                                                                                 ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|mux_0kb:mux3|result_node[14]~29      ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|mux_0kb:mux3|result_node[14]~28      ; 1       ;
; RD[13]~en                                                                                 ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|mux_0kb:mux3|result_node[13]~27      ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|mux_0kb:mux3|result_node[13]~26      ; 1       ;
; RD[12]~en                                                                                 ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|mux_0kb:mux3|result_node[12]~25      ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|mux_0kb:mux3|result_node[12]~24      ; 1       ;
; RD[11]~en                                                                                 ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|mux_0kb:mux3|result_node[11]~23      ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|mux_0kb:mux3|result_node[11]~22      ; 1       ;
; RD[10]~en                                                                                 ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|mux_0kb:mux3|result_node[10]~21      ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|mux_0kb:mux3|result_node[10]~20      ; 1       ;
; RD[9]~en                                                                                  ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|mux_0kb:mux3|result_node[9]~19       ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|mux_0kb:mux3|result_node[9]~18       ; 1       ;
; RD[8]~en                                                                                  ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|mux_0kb:mux3|result_node[8]~17       ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|mux_0kb:mux3|result_node[8]~16       ; 1       ;
; RD[7]~en                                                                                  ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|mux_0kb:mux3|result_node[7]~15       ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|mux_0kb:mux3|result_node[7]~14       ; 1       ;
; RD[6]~en                                                                                  ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|mux_0kb:mux3|result_node[6]~13       ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|mux_0kb:mux3|result_node[6]~12       ; 1       ;
; RD[5]~en                                                                                  ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|mux_0kb:mux3|result_node[5]~11       ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|mux_0kb:mux3|result_node[5]~10       ; 1       ;
; RD[4]~en                                                                                  ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|mux_0kb:mux3|result_node[4]~9        ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|mux_0kb:mux3|result_node[4]~8        ; 1       ;
; RD[3]~en                                                                                  ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|mux_0kb:mux3|result_node[3]~7        ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|mux_0kb:mux3|result_node[3]~6        ; 1       ;
; RD[2]~en                                                                                  ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|mux_0kb:mux3|result_node[2]~5        ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|mux_0kb:mux3|result_node[2]~4        ; 1       ;
; RD[1]~en                                                                                  ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|mux_0kb:mux3|result_node[1]~3        ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|mux_0kb:mux3|result_node[1]~2        ; 1       ;
; RD[0]~en                                                                                  ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|mux_0kb:mux3|result_node[0]~1        ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|mux_0kb:mux3|result_node[0]~0        ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a31                        ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a63                        ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a95                        ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a94                        ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a30                        ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a62                        ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a29                        ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a61                        ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a93                        ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a92                        ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a28                        ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a60                        ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a27                        ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a59                        ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a91                        ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a90                        ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a26                        ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a58                        ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a25                        ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a57                        ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a89                        ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a88                        ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a24                        ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a56                        ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a23                        ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a55                        ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a87                        ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a86                        ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a22                        ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a54                        ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a21                        ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a53                        ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a85                        ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a84                        ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a20                        ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a52                        ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a19                        ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a51                        ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a83                        ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a82                        ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a18                        ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a50                        ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a17                        ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a49                        ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a81                        ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a80                        ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a16                        ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a48                        ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a15                        ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a47                        ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a79                        ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a78                        ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a14                        ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a46                        ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a13                        ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a45                        ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a77                        ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a76                        ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a12                        ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a44                        ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a11                        ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a43                        ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a75                        ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a74                        ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a10                        ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a42                        ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a9                         ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a41                        ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a73                        ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a72                        ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a8                         ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a40                        ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a7                         ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a39                        ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a71                        ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a70                        ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a6                         ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a38                        ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a5                         ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a37                        ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a69                        ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a68                        ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a4                         ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a36                        ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a3                         ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a35                        ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a67                        ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a66                        ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a2                         ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a34                        ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a1                         ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a33                        ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a65                        ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a64                        ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a0                         ; 1       ;
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ram_block1a32                        ; 1       ;
+-------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-----------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
; Name                                                            ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M4Ks ; MIF  ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ;
+-----------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
; altsyncram:Sram_rtl_0|altsyncram_m3h1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 10001        ; 32           ; 10001        ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 320032 ; 10001                       ; 32                          ; 10001                       ; 32                          ; 320032              ; 80   ; None ; M4K_X13_Y28, M4K_X13_Y29, M4K_X13_Y30, M4K_X13_Y27, M4K_X13_Y26, M4K_X13_Y25, M4K_X13_Y23, M4K_X13_Y24, M4K_X13_Y22, M4K_X13_Y21, M4K_X26_Y25, M4K_X26_Y24, M4K_X26_Y26, M4K_X52_Y31, M4K_X26_Y27, M4K_X26_Y31, M4K_X26_Y35, M4K_X26_Y32, M4K_X52_Y32, M4K_X52_Y33, M4K_X13_Y32, M4K_X13_Y35, M4K_X13_Y33, M4K_X13_Y31, M4K_X13_Y34, M4K_X52_Y13, M4K_X52_Y12, M4K_X26_Y13, M4K_X26_Y9, M4K_X26_Y11, M4K_X52_Y15, M4K_X52_Y14, M4K_X52_Y16, M4K_X52_Y18, M4K_X52_Y17, M4K_X26_Y6, M4K_X26_Y5, M4K_X26_Y8, M4K_X26_Y7, M4K_X26_Y4, M4K_X26_Y17, M4K_X26_Y15, M4K_X26_Y16, M4K_X26_Y19, M4K_X26_Y18, M4K_X26_Y12, M4K_X26_Y10, M4K_X13_Y12, M4K_X13_Y9, M4K_X13_Y10, M4K_X26_Y14, M4K_X13_Y14, M4K_X13_Y15, M4K_X13_Y11, M4K_X13_Y13, M4K_X13_Y6, M4K_X13_Y4, M4K_X13_Y8, M4K_X13_Y7, M4K_X13_Y5, M4K_X13_Y20, M4K_X13_Y19, M4K_X13_Y16, M4K_X13_Y17, M4K_X13_Y18, M4K_X52_Y25, M4K_X52_Y23, M4K_X52_Y24, M4K_X52_Y26, M4K_X52_Y27, M4K_X52_Y22, M4K_X26_Y23, M4K_X26_Y22, M4K_X26_Y21, M4K_X26_Y20, M4K_X26_Y28, M4K_X26_Y29, M4K_X26_Y33, M4K_X26_Y30, M4K_X26_Y34 ; Old data             ; Don't care      ; Don't care      ;
+-----------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+------------------------------------------------------+
; Other Routing Usage Summary                          ;
+-----------------------------+------------------------+
; Other Routing Resource Type ; Usage                  ;
+-----------------------------+------------------------+
; Block interconnects         ; 1,593 / 94,460 ( 2 % ) ;
; C16 interconnects           ; 76 / 3,315 ( 2 % )     ;
; C4 interconnects            ; 769 / 60,840 ( 1 % )   ;
; Global clocks               ; 1 / 16 ( 6 % )         ;
; Local interconnects         ; 33 / 33,216 ( < 1 % )  ;
; R24 interconnects           ; 86 / 3,091 ( 3 % )     ;
; R4 interconnects            ; 523 / 81,294 ( < 1 % ) ;
+-----------------------------+------------------------+


+---------------------------------------------------------------------------+
; LAB Logic Elements                                                        ;
+---------------------------------------------+-----------------------------+
; Number of Logic Elements  (Average = 14.14) ; Number of LABs  (Total = 7) ;
+---------------------------------------------+-----------------------------+
; 1                                           ; 0                           ;
; 2                                           ; 0                           ;
; 3                                           ; 0                           ;
; 4                                           ; 0                           ;
; 5                                           ; 0                           ;
; 6                                           ; 0                           ;
; 7                                           ; 0                           ;
; 8                                           ; 0                           ;
; 9                                           ; 0                           ;
; 10                                          ; 0                           ;
; 11                                          ; 1                           ;
; 12                                          ; 1                           ;
; 13                                          ; 0                           ;
; 14                                          ; 2                           ;
; 15                                          ; 0                           ;
; 16                                          ; 3                           ;
+---------------------------------------------+-----------------------------+


+------------------------------------------------------------------+
; LAB-wide Signals                                                 ;
+------------------------------------+-----------------------------+
; LAB-wide Signals  (Average = 0.43) ; Number of LABs  (Total = 7) ;
+------------------------------------+-----------------------------+
; 1 Clock                            ; 3                           ;
+------------------------------------+-----------------------------+


+----------------------------------------------------------------------------+
; LAB Signals Sourced                                                        ;
+----------------------------------------------+-----------------------------+
; Number of Signals Sourced  (Average = 19.00) ; Number of LABs  (Total = 7) ;
+----------------------------------------------+-----------------------------+
; 0                                            ; 0                           ;
; 1                                            ; 0                           ;
; 2                                            ; 0                           ;
; 3                                            ; 0                           ;
; 4                                            ; 0                           ;
; 5                                            ; 0                           ;
; 6                                            ; 0                           ;
; 7                                            ; 0                           ;
; 8                                            ; 0                           ;
; 9                                            ; 0                           ;
; 10                                           ; 0                           ;
; 11                                           ; 0                           ;
; 12                                           ; 1                           ;
; 13                                           ; 0                           ;
; 14                                           ; 1                           ;
; 15                                           ; 1                           ;
; 16                                           ; 2                           ;
; 17                                           ; 0                           ;
; 18                                           ; 0                           ;
; 19                                           ; 0                           ;
; 20                                           ; 0                           ;
; 21                                           ; 0                           ;
; 22                                           ; 0                           ;
; 23                                           ; 0                           ;
; 24                                           ; 0                           ;
; 25                                           ; 0                           ;
; 26                                           ; 0                           ;
; 27                                           ; 0                           ;
; 28                                           ; 1                           ;
; 29                                           ; 0                           ;
; 30                                           ; 0                           ;
; 31                                           ; 0                           ;
; 32                                           ; 1                           ;
+----------------------------------------------+-----------------------------+


+--------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                        ;
+--------------------------------------------------+-----------------------------+
; Number of Signals Sourced Out  (Average = 10.00) ; Number of LABs  (Total = 7) ;
+--------------------------------------------------+-----------------------------+
; 0                                                ; 0                           ;
; 1                                                ; 0                           ;
; 2                                                ; 0                           ;
; 3                                                ; 0                           ;
; 4                                                ; 0                           ;
; 5                                                ; 0                           ;
; 6                                                ; 1                           ;
; 7                                                ; 1                           ;
; 8                                                ; 2                           ;
; 9                                                ; 0                           ;
; 10                                               ; 0                           ;
; 11                                               ; 1                           ;
; 12                                               ; 0                           ;
; 13                                               ; 0                           ;
; 14                                               ; 1                           ;
; 15                                               ; 0                           ;
; 16                                               ; 1                           ;
+--------------------------------------------------+-----------------------------+


+----------------------------------------------------------------------------+
; LAB Distinct Inputs                                                        ;
+----------------------------------------------+-----------------------------+
; Number of Distinct Inputs  (Average = 16.14) ; Number of LABs  (Total = 7) ;
+----------------------------------------------+-----------------------------+
; 0                                            ; 0                           ;
; 1                                            ; 0                           ;
; 2                                            ; 2                           ;
; 3                                            ; 0                           ;
; 4                                            ; 0                           ;
; 5                                            ; 0                           ;
; 6                                            ; 0                           ;
; 7                                            ; 0                           ;
; 8                                            ; 0                           ;
; 9                                            ; 0                           ;
; 10                                           ; 0                           ;
; 11                                           ; 0                           ;
; 12                                           ; 0                           ;
; 13                                           ; 0                           ;
; 14                                           ; 1                           ;
; 15                                           ; 0                           ;
; 16                                           ; 0                           ;
; 17                                           ; 0                           ;
; 18                                           ; 0                           ;
; 19                                           ; 0                           ;
; 20                                           ; 1                           ;
; 21                                           ; 0                           ;
; 22                                           ; 0                           ;
; 23                                           ; 1                           ;
; 24                                           ; 0                           ;
; 25                                           ; 0                           ;
; 26                                           ; 2                           ;
+----------------------------------------------+-----------------------------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Active Serial            ;
; Error detection CRC                          ; Off                      ;
; nCEO                                         ; As output driving ground ;
; ASDO,nCSO                                    ; As input tri-stated      ;
; Reserve all unused pins                      ; As output driving ground ;
; Base pin-out file on sameframe device        ; Off                      ;
+----------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (119006): Selected device EP2C35F672C6 for design "LAB03"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP2C50F672C6 is compatible
    Info (176445): Device EP2C70F672C6 is compatible
Info (169124): Fitter converted 3 user pins into dedicated programming pins
    Info (169125): Pin ~ASDO~ is reserved at location E3
    Info (169125): Pin ~nCSO~ is reserved at location D3
    Info (169125): Pin ~LVDS150p/nCEO~ is reserved at location AE24
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 99 pins of 99 total pins
    Info (169086): Pin RD[0] not assigned to an exact location on the device
    Info (169086): Pin RD[1] not assigned to an exact location on the device
    Info (169086): Pin RD[2] not assigned to an exact location on the device
    Info (169086): Pin RD[3] not assigned to an exact location on the device
    Info (169086): Pin RD[4] not assigned to an exact location on the device
    Info (169086): Pin RD[5] not assigned to an exact location on the device
    Info (169086): Pin RD[6] not assigned to an exact location on the device
    Info (169086): Pin RD[7] not assigned to an exact location on the device
    Info (169086): Pin RD[8] not assigned to an exact location on the device
    Info (169086): Pin RD[9] not assigned to an exact location on the device
    Info (169086): Pin RD[10] not assigned to an exact location on the device
    Info (169086): Pin RD[11] not assigned to an exact location on the device
    Info (169086): Pin RD[12] not assigned to an exact location on the device
    Info (169086): Pin RD[13] not assigned to an exact location on the device
    Info (169086): Pin RD[14] not assigned to an exact location on the device
    Info (169086): Pin RD[15] not assigned to an exact location on the device
    Info (169086): Pin RD[16] not assigned to an exact location on the device
    Info (169086): Pin RD[17] not assigned to an exact location on the device
    Info (169086): Pin RD[18] not assigned to an exact location on the device
    Info (169086): Pin RD[19] not assigned to an exact location on the device
    Info (169086): Pin RD[20] not assigned to an exact location on the device
    Info (169086): Pin RD[21] not assigned to an exact location on the device
    Info (169086): Pin RD[22] not assigned to an exact location on the device
    Info (169086): Pin RD[23] not assigned to an exact location on the device
    Info (169086): Pin RD[24] not assigned to an exact location on the device
    Info (169086): Pin RD[25] not assigned to an exact location on the device
    Info (169086): Pin RD[26] not assigned to an exact location on the device
    Info (169086): Pin RD[27] not assigned to an exact location on the device
    Info (169086): Pin RD[28] not assigned to an exact location on the device
    Info (169086): Pin RD[29] not assigned to an exact location on the device
    Info (169086): Pin RD[30] not assigned to an exact location on the device
    Info (169086): Pin RD[31] not assigned to an exact location on the device
    Info (169086): Pin Address[14] not assigned to an exact location on the device
    Info (169086): Pin Address[15] not assigned to an exact location on the device
    Info (169086): Pin Address[16] not assigned to an exact location on the device
    Info (169086): Pin Address[17] not assigned to an exact location on the device
    Info (169086): Pin Address[18] not assigned to an exact location on the device
    Info (169086): Pin Address[19] not assigned to an exact location on the device
    Info (169086): Pin Address[20] not assigned to an exact location on the device
    Info (169086): Pin Address[21] not assigned to an exact location on the device
    Info (169086): Pin Address[22] not assigned to an exact location on the device
    Info (169086): Pin Address[23] not assigned to an exact location on the device
    Info (169086): Pin Address[24] not assigned to an exact location on the device
    Info (169086): Pin Address[25] not assigned to an exact location on the device
    Info (169086): Pin Address[26] not assigned to an exact location on the device
    Info (169086): Pin Address[27] not assigned to an exact location on the device
    Info (169086): Pin Address[28] not assigned to an exact location on the device
    Info (169086): Pin Address[29] not assigned to an exact location on the device
    Info (169086): Pin Address[30] not assigned to an exact location on the device
    Info (169086): Pin Address[31] not assigned to an exact location on the device
    Info (169086): Pin WE not assigned to an exact location on the device
    Info (169086): Pin Address[12] not assigned to an exact location on the device
    Info (169086): Pin RE not assigned to an exact location on the device
    Info (169086): Pin Address[13] not assigned to an exact location on the device
    Info (169086): Pin clk not assigned to an exact location on the device
    Info (169086): Pin WD[0] not assigned to an exact location on the device
    Info (169086): Pin Address[0] not assigned to an exact location on the device
    Info (169086): Pin Address[1] not assigned to an exact location on the device
    Info (169086): Pin Address[2] not assigned to an exact location on the device
    Info (169086): Pin Address[3] not assigned to an exact location on the device
    Info (169086): Pin Address[4] not assigned to an exact location on the device
    Info (169086): Pin Address[5] not assigned to an exact location on the device
    Info (169086): Pin Address[6] not assigned to an exact location on the device
    Info (169086): Pin Address[7] not assigned to an exact location on the device
    Info (169086): Pin Address[8] not assigned to an exact location on the device
    Info (169086): Pin Address[9] not assigned to an exact location on the device
    Info (169086): Pin Address[10] not assigned to an exact location on the device
    Info (169086): Pin Address[11] not assigned to an exact location on the device
    Info (169086): Pin WD[1] not assigned to an exact location on the device
    Info (169086): Pin WD[2] not assigned to an exact location on the device
    Info (169086): Pin WD[3] not assigned to an exact location on the device
    Info (169086): Pin WD[4] not assigned to an exact location on the device
    Info (169086): Pin WD[5] not assigned to an exact location on the device
    Info (169086): Pin WD[6] not assigned to an exact location on the device
    Info (169086): Pin WD[7] not assigned to an exact location on the device
    Info (169086): Pin WD[8] not assigned to an exact location on the device
    Info (169086): Pin WD[9] not assigned to an exact location on the device
    Info (169086): Pin WD[10] not assigned to an exact location on the device
    Info (169086): Pin WD[11] not assigned to an exact location on the device
    Info (169086): Pin WD[12] not assigned to an exact location on the device
    Info (169086): Pin WD[13] not assigned to an exact location on the device
    Info (169086): Pin WD[14] not assigned to an exact location on the device
    Info (169086): Pin WD[15] not assigned to an exact location on the device
    Info (169086): Pin WD[16] not assigned to an exact location on the device
    Info (169086): Pin WD[17] not assigned to an exact location on the device
    Info (169086): Pin WD[18] not assigned to an exact location on the device
    Info (169086): Pin WD[19] not assigned to an exact location on the device
    Info (169086): Pin WD[20] not assigned to an exact location on the device
    Info (169086): Pin WD[21] not assigned to an exact location on the device
    Info (169086): Pin WD[22] not assigned to an exact location on the device
    Info (169086): Pin WD[23] not assigned to an exact location on the device
    Info (169086): Pin WD[24] not assigned to an exact location on the device
    Info (169086): Pin WD[25] not assigned to an exact location on the device
    Info (169086): Pin WD[26] not assigned to an exact location on the device
    Info (169086): Pin WD[27] not assigned to an exact location on the device
    Info (169086): Pin WD[28] not assigned to an exact location on the device
    Info (169086): Pin WD[29] not assigned to an exact location on the device
    Info (169086): Pin WD[30] not assigned to an exact location on the device
    Info (169086): Pin WD[31] not assigned to an exact location on the device
Critical Warning (332012): Synopsys Design Constraints File file not found: 'LAB03.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node clk (placed in PIN P2 (CLK2, LVDSCLK1p, Input))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (176214): Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info (176211): Number of I/O pins in group: 98 (unused VREF, 3.3V VCCIO, 66 input, 32 output, 0 bidirectional)
        Info (176212): I/O standards used: 3.3-V LVTTL.
Info (176215): I/O bank details before I/O pin placement
    Info (176214): Statistics of I/O banks
        Info (176213): I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  63 pins available
        Info (176213): I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available
        Info (176213): I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available
        Info (176213): I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available
        Info (176213): I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  65 pins available
        Info (176213): I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available
        Info (176213): I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available
        Info (176213): I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:00
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:00
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 1% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X11_Y24 to location X21_Y36
Info (170194): Fitter routing operations ending: elapsed time is 00:00:01
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 0.08 seconds.
Info (306004): Started post-fitting delay annotation
Warning (306006): Found 32 output pins without output pin load capacitance assignment
    Info (306007): Pin "RD[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "RD[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "RD[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "RD[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "RD[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "RD[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "RD[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "RD[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "RD[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "RD[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "RD[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "RD[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "RD[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "RD[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "RD[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "RD[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "RD[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "RD[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "RD[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "RD[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "RD[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "RD[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "RD[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "RD[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "RD[24]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "RD[25]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "RD[26]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "RD[27]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "RD[28]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "RD[29]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "RD[30]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info (306007): Pin "RD[31]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info (306005): Delay annotation completed successfully
Info (306004): Started post-fitting delay annotation
Info (306005): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning (169174): The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.
Info (144001): Generated suppressed messages file D:/TKHDL/LAB03/output_files/LAB03.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4890 megabytes
    Info: Processing ended: Sun Nov 19 19:36:07 2023
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:03


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in D:/TKHDL/LAB03/output_files/LAB03.fit.smsg.


