// Seed: 1306831572
module module_0 (
    output supply1 id_0,
    input supply0 id_1,
    input wor id_2
    , id_5,
    output wand id_3
);
  wire id_6, id_7;
endmodule
module module_0 (
    input  uwire id_0,
    output tri0  id_1,
    input  tri   id_2,
    input  wor   id_3,
    output logic id_4
);
  reg id_6;
  initial id_4 <= id_6;
  assign id_6 = id_2 == id_3;
  wor id_7 = (id_2);
  module_0 modCall_1 (
      id_7,
      id_2,
      id_7,
      id_1
  );
  assign modCall_1.id_0 = 0;
  always @(id_6 or posedge 1) begin : LABEL_0
    id_1 = 1;
    $display();
    id_7 = id_3;
  end
  wire id_8;
  wire module_1;
endmodule
