#-----------------------------------------------------------
# Vivado v2013.3 (64-bit)
# SW Build 329390 on Wed Oct 16 18:37:02 MDT 2013
# IP Build 192953 on Wed Oct 16 08:44:02 MDT 2013
# Start of session at: Mon Nov 07 11:01:59 2016
# Process ID: 3752
# Log file: C:/Github/FIR_Filter/red_pitaya/red_pitaya.runs/synth_2/red_pitaya_top.rds
# Journal file: C:/Github/FIR_Filter/red_pitaya/red_pitaya.runs/synth_2\vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: Implementation
WARNING: [Common 17-301] Failed to get a license: Implementation
WARNING: [Vivado 15-19] WARNING: No 'Implementation' license found. This message may be safely ignored if a Vivado WebPACK or device-locked license, common for board kits, will be used during implementation.

INFO: [Common 17-78] Attempting to get a license: Synthesis
WARNING: [Common 17-301] Failed to get a license: Synthesis
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/Vivado/2013.3/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source red_pitaya_top.tcl
# set_param gui.test TreeTableDev
# set_msg_config -id {HDL 9-1061} -limit 100000
# set_msg_config -id {HDL 9-1654} -limit 100000
# create_project -in_memory -part xc7z010clg400-1
# set_property target_language Verilog [current_project]
# set_param project.compositeFile.enableAutoGeneration 0
# add_files C:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/system.bd
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado repository 'C:/Xilinx/Vivado/2013.3/data/ip'.
# set_property used_in_implementation false [get_files -all c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc]
# set_property used_in_implementation false [get_files -all C:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/system_ooc.xdc]
# set_msg_config -id {IP_Flow 19-2162} -severity warning -new_severity info
# set_property is_locked true [get_files C:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/system.bd]
# read_verilog {
#   C:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/hdl/system_wrapper.v
#   C:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/axi_slave.v
#   C:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_ps.v
#   C:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_hk.v
#   C:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_daisy.v
#   C:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_analog.v
#   C:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v
# }
# read_xdc C:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/constrs_1/red_pitaya.xdc
INFO: [Project 1-11] Changing the constrs_type of fileset 'constrs_1' to 'XDC'.
# set_property used_in_implementation false [get_files C:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/constrs_1/red_pitaya.xdc]
# read_xdc C:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/constrs_1/red_pitaya_top.xdc
# set_property used_in_implementation false [get_files C:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/constrs_1/red_pitaya_top.xdc]
# read_xdc dont_touch.xdc
# set_property used_in_implementation false [get_files dont_touch.xdc]
# set_param synth.vivado.isSynthRun true
# set_property webtalk.parent_dir C:/Github/FIR_Filter/red_pitaya/red_pitaya.data/wt [current_project]
# set_property parent.project_dir C:/Github/FIR_Filter/red_pitaya [current_project]
# synth_design -top red_pitaya_top -part xc7z010clg400-1
Command: synth_design -top red_pitaya_top -part xc7z010clg400-1

Starting synthesis...

INFO: [Common 17-347] Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 252.320 ; gain = 101.234
INFO: [Synth 8-638] synthesizing module 'red_pitaya_top' [C:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:20]
INFO: [Synth 8-638] synthesizing module 'red_pitaya_ps' [C:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_ps.v:47]
INFO: [Synth 8-638] synthesizing module 'BUFG' [C:/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:434]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (1#1) [C:/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:434]
INFO: [Synth 8-638] synthesizing module 'system_wrapper' [C:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/hdl/system_wrapper.v:3]
INFO: [Synth 8-638] synthesizing module 'system' [C:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/hdl/system.v:4]
INFO: [Synth 8-638] synthesizing module 'GND' [C:/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:2404]
INFO: [Synth 8-256] done synthesizing module 'GND' (2#1) [C:/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:2404]
INFO: [Synth 8-638] synthesizing module 'system_processing_system7_0_0' [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'processing_system7_v5_3_processing_system7' [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:153]
	Parameter C_USE_DEFAULT_ACP_USER_VAL bound to: 0 - type: integer 
	Parameter C_S_AXI_ACP_ARUSER_VAL bound to: 31 - type: integer 
	Parameter C_S_AXI_ACP_AWUSER_VAL bound to: 31 - type: integer 
	Parameter C_M_AXI_GP0_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_THREAD_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP0_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP1_ENABLE_STATIC_REMAP bound to: 0 - type: integer 
	Parameter C_M_AXI_GP0_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_M_AXI_GP1_ID_WIDTH bound to: 12 - type: integer 
	Parameter C_S_AXI_GP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_GP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP0_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP1_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP2_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_HP3_ID_WIDTH bound to: 6 - type: integer 
	Parameter C_S_AXI_ACP_ID_WIDTH bound to: 3 - type: integer 
	Parameter C_S_AXI_HP0_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP1_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP2_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_S_AXI_HP3_DATA_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_ACP_TRANS_CHECK bound to: 0 - type: integer 
	Parameter C_NUM_F2P_INTR_INPUTS bound to: 1 - type: integer 
	Parameter C_FCLK_CLK0_BUF bound to: true - type: string 
	Parameter C_FCLK_CLK1_BUF bound to: true - type: string 
	Parameter C_FCLK_CLK2_BUF bound to: true - type: string 
	Parameter C_FCLK_CLK3_BUF bound to: true - type: string 
	Parameter C_EMIO_GPIO_WIDTH bound to: 64 - type: integer 
	Parameter C_INCLUDE_TRACE_BUFFER bound to: 0 - type: integer 
	Parameter C_TRACE_BUFFER_FIFO_SIZE bound to: 128 - type: integer 
	Parameter C_TRACE_BUFFER_CLOCK_DELAY bound to: 12 - type: integer 
	Parameter USE_TRACE_DATA_EDGE_DETECTOR bound to: 0 - type: integer 
	Parameter C_PS7_SI_REV bound to: PRODUCTION - type: string 
	Parameter C_EN_EMIO_ENET0 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_ENET1 bound to: 0 - type: integer 
	Parameter C_EN_EMIO_TRACE bound to: 0 - type: integer 
	Parameter C_DQ_WIDTH bound to: 32 - type: integer 
	Parameter C_DQS_WIDTH bound to: 4 - type: integer 
	Parameter C_DM_WIDTH bound to: 4 - type: integer 
	Parameter C_MIO_PRIMITIVE bound to: 54 - type: integer 
	Parameter C_PACKAGE_NAME bound to: clg400 - type: string 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2171]
INFO: [Synth 8-638] synthesizing module 'BIBUF' [C:/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:269]
INFO: [Synth 8-256] done synthesizing module 'BIBUF' (3#1) [C:/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:269]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2172]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2173]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2174]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2175]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2176]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2177]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2178]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2179]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2180]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2181]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2182]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2183]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2184]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2189]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2195]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2195]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2195]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2201]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2207]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2207]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2207]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2207]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:2213]
INFO: [Common 17-14] Message 'Synth 8-4446' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-638] synthesizing module 'PS7' [C:/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:19339]
INFO: [Synth 8-256] done synthesizing module 'PS7' (4#1) [C:/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:19339]
INFO: [Synth 8-256] done synthesizing module 'processing_system7_v5_3_processing_system7' (5#1) [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/hdl/verilog/processing_system7_v5_3_processing_system7.v:153]
WARNING: [Synth 8-350] instance 'inst' of module 'processing_system7_v5_3_processing_system7' requires 673 connections, but only 660 given [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:369]
INFO: [Synth 8-256] done synthesizing module 'system_processing_system7_0_0' (6#1) [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/synth/system_processing_system7_0_0.v:57]
WARNING: [Synth 8-350] instance 'processing_system7_0' of module 'system_processing_system7_0_0' requires 91 connections, but only 86 given [C:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/hdl/system.v:313]
INFO: [Synth 8-256] done synthesizing module 'system' (7#1) [C:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/hdl/system.v:4]
INFO: [Synth 8-256] done synthesizing module 'system_wrapper' (8#1) [C:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/hdl/system_wrapper.v:3]
INFO: [Synth 8-638] synthesizing module 'axi_slave' [C:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/axi_slave.v:52]
	Parameter AXI_DW bound to: 32 - type: integer 
	Parameter AXI_AW bound to: 32 - type: integer 
	Parameter AXI_IW bound to: 12 - type: integer 
	Parameter AXI_SW bound to: 4 - type: integer 
INFO: [Synth 8-4471] merging register 'axi_rvalid_o_reg' into 'axi_rlast_o_reg' [C:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/axi_slave.v:208]
INFO: [Synth 8-256] done synthesizing module 'axi_slave' (9#1) [C:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/axi_slave.v:52]
INFO: [Synth 8-256] done synthesizing module 'red_pitaya_ps' (10#1) [C:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_ps.v:47]
INFO: [Synth 8-638] synthesizing module 'red_pitaya_analog' [C:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_analog.v:64]
	Parameter PWM_FULL bound to: 8'b10011100 
INFO: [Synth 8-638] synthesizing module 'IBUFDS' [C:/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:6174]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS' (11#1) [C:/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:6174]
INFO: [Synth 8-638] synthesizing module 'PLLE2_ADV' [C:/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:19049]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter CLKFBOUT_MULT bound to: 8 - type: integer 
	Parameter CLKOUT0_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 8.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: -45.000000 - type: float 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
INFO: [Synth 8-256] done synthesizing module 'PLLE2_ADV' (12#1) [C:/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:19049]
INFO: [Synth 8-638] synthesizing module 'ODDR' [C:/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:15527]
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
INFO: [Synth 8-256] done synthesizing module 'ODDR' (13#1) [C:/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:15527]
INFO: [Synth 8-638] synthesizing module 'XADC' [C:/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:27201]
	Parameter IS_CONVSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_DCLK_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SIM_MONITOR_FILE bound to: ../sim_1/xadc_sim_values.txt - type: string 
	Parameter INIT_40 bound to: 16'b0000000000000000 
	Parameter INIT_41 bound to: 16'b0010111100001111 
	Parameter INIT_42 bound to: 16'b0000010000000000 
	Parameter INIT_43 bound to: 16'b0000000000000000 
	Parameter INIT_44 bound to: 16'b0000000000000000 
	Parameter INIT_45 bound to: 16'b0000000000000000 
	Parameter INIT_46 bound to: 16'b0000000000000000 
	Parameter INIT_47 bound to: 16'b0000000000000000 
	Parameter INIT_48 bound to: 16'b0100111111100000 
	Parameter INIT_49 bound to: 16'b0000001100000011 
	Parameter INIT_4A bound to: 16'b0100011111100000 
	Parameter INIT_4B bound to: 16'b0000000000000000 
	Parameter INIT_4C bound to: 16'b0000100000000000 
	Parameter INIT_4D bound to: 16'b0000001100000011 
	Parameter INIT_4E bound to: 16'b0000000000000000 
	Parameter INIT_4F bound to: 16'b0000000000000000 
	Parameter INIT_50 bound to: 16'b1011010111101101 
	Parameter INIT_51 bound to: 16'b0101011111100100 
	Parameter INIT_52 bound to: 16'b1010000101000111 
	Parameter INIT_53 bound to: 16'b1100101000110011 
	Parameter INIT_54 bound to: 16'b1010100100111010 
	Parameter INIT_55 bound to: 16'b0101001011000110 
	Parameter INIT_56 bound to: 16'b1001010101010101 
	Parameter INIT_57 bound to: 16'b1010111001001110 
	Parameter INIT_58 bound to: 16'b0101100110011001 
	Parameter INIT_59 bound to: 16'b0101010101010101 
	Parameter INIT_5A bound to: 16'b1001100110011001 
	Parameter INIT_5B bound to: 16'b0110101010101010 
	Parameter INIT_5C bound to: 16'b0101000100010001 
	Parameter INIT_5D bound to: 16'b0101000100010001 
	Parameter INIT_5E bound to: 16'b1001000111101011 
	Parameter INIT_5F bound to: 16'b0110011001100110 
INFO: [Synth 8-256] done synthesizing module 'XADC' (14#1) [C:/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:27201]
INFO: [Synth 8-256] done synthesizing module 'red_pitaya_analog' (15#1) [C:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_analog.v:64]
INFO: [Synth 8-638] synthesizing module 'red_pitaya_hk' [C:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_hk.v:35]
INFO: [Synth 8-638] synthesizing module 'DNA_PORT' [C:/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:1050]
	Parameter SIM_DNA_VALUE bound to: 57'b010000010001101000101011001111000100110101011110011011110 
INFO: [Synth 8-256] done synthesizing module 'DNA_PORT' (16#1) [C:/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:1050]
INFO: [Synth 8-256] done synthesizing module 'red_pitaya_hk' (17#1) [C:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_hk.v:35]
INFO: [Synth 8-638] synthesizing module 'IOBUF' [C:/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:8199]
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'IOBUF' (18#1) [C:/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:8199]
INFO: [Synth 8-638] synthesizing module 'red_pitaya_daisy' [C:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_daisy.v:58]
INFO: [Synth 8-638] synthesizing module 'OBUFDS' [C:/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:12252]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DIFF_SSTL18_I - type: string 
	Parameter SLEW bound to: FAST - type: string 
INFO: [Synth 8-256] done synthesizing module 'OBUFDS' (19#1) [C:/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:12252]
INFO: [Synth 8-638] synthesizing module 'IBUFGDS' [C:/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:6484]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DIFF_SSTL18_I - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFGDS' (20#1) [C:/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:6484]
INFO: [Synth 8-638] synthesizing module 'IBUFDS__parameterized0' [C:/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:6174]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DIFF_SSTL18_I - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUFDS__parameterized0' (20#1) [C:/Xilinx/Vivado/2013.3/scripts/rt/data/unisim_comp.v:6174]
INFO: [Synth 8-256] done synthesizing module 'red_pitaya_daisy' (21#1) [C:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_daisy.v:58]
INFO: [Synth 8-256] done synthesizing module 'red_pitaya_top' (22#1) [C:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/red_pitaya_top.v:20]
WARNING: [Synth 8-3917] design red_pitaya_top has port adc_clk_o[1] driven by constant 1
WARNING: [Synth 8-3917] design red_pitaya_top has port adc_clk_o[0] driven by constant 0
WARNING: [Synth 8-3917] design red_pitaya_top has port adc_cdcs_o driven by constant 1
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 285.684 ; gain = 134.598
Start RTL Optimization : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 285.684 ; gain = 134.598

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_dat_a_i[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_dat_a_i[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_dat_a_i[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_dat_a_i[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_dat_a_i[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_dat_a_i[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_dat_a_i[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_dat_a_i[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_dat_a_i[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_dat_a_i[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_dat_a_i[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_dat_a_i[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_dat_a_i[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_dat_a_i[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_dat_b_i[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_dat_b_i[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_dat_b_i[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_dat_b_i[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_dat_b_i[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_dat_b_i[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_dat_b_i[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_dat_b_i[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_dat_b_i[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_dat_b_i[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_dat_b_i[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_dat_b_i[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_dat_b_i[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_dat_b_i[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_a_i[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_a_i[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_a_i[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_a_i[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_a_i[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_a_i[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_a_i[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_a_i[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_a_i[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_a_i[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_a_i[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_a_i[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_a_i[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_a_i[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_a_i[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_a_i[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_a_i[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_a_i[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_a_i[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_a_i[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_a_i[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_a_i[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_a_i[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_a_i[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_b_i[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_b_i[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_b_i[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_b_i[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_b_i[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_b_i[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_b_i[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_b_i[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_b_i[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_b_i[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_b_i[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_b_i[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_b_i[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_b_i[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_b_i[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_b_i[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_b_i[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_b_i[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_b_i[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_b_i[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_b_i[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_b_i[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_b_i[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_b_i[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_c_i[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_c_i[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_c_i[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_c_i[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_c_i[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_c_i[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_c_i[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_c_i[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_c_i[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_c_i[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_c_i[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_c_i[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_c_i[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_c_i[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_c_i[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_c_i[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_c_i[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_c_i[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_c_i[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_c_i[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_c_i[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_c_i[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_c_i[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin i_analog:dac_pwm_c_i[0] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Netlist 29-17] Analyzing 41 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
Loading clock regions from C:/Xilinx/Vivado/2013.3/data\parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml
Loading clock buffers from C:/Xilinx/Vivado/2013.3/data\parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml
Loading clock placement rules from C:/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from C:/Xilinx/Vivado/2013.3/data\parts/xilinx/zynq/PinFunctions.xml...
Loading package from C:/Xilinx/Vivado/2013.3/data\parts/xilinx/zynq/zynq/xc7z010/clg400/Package.xml
Loading io standards from C:/Xilinx/Vivado/2013.3/data\./parts/xilinx/zynq/IOStandards.xml
INFO: [Common 17-78] Attempting to get a license: Internal_bitstream
WARNING: [Common 17-301] Failed to get a license: Internal_bitstream

Processing XDC Constraints
Parsing XDC File [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'i_ps/system_i/system_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'i_ps/system_i/system_i/processing_system7_0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [c:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [C:/Github/FIR_Filter/red_pitaya/red_pitaya.runs/synth_2/.Xil/red_pitaya_top_propImpl.xdc].
Resolution: To avoid this warning, exclude constraints listed in [C:/Github/FIR_Filter/red_pitaya/red_pitaya.runs/synth_2/.Xil/red_pitaya_top_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/constrs_1/red_pitaya.xdc]
INFO: [Timing 38-2] Deriving generated clocks [C:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/constrs_1/red_pitaya.xdc:239]
Finished Parsing XDC File [C:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/constrs_1/red_pitaya.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/constrs_1/red_pitaya.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [C:/Github/FIR_Filter/red_pitaya/red_pitaya.runs/synth_2/.Xil/red_pitaya_top_propImpl.xdc].
Resolution: To avoid this warning, exclude constraints listed in [C:/Github/FIR_Filter/red_pitaya/red_pitaya.runs/synth_2/.Xil/red_pitaya_top_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/constrs_1/red_pitaya_top.xdc]
Finished Parsing XDC File [C:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/constrs_1/red_pitaya_top.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/constrs_1/red_pitaya_top.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [C:/Github/FIR_Filter/red_pitaya/red_pitaya.runs/synth_2/.Xil/red_pitaya_top_propImpl.xdc].
Resolution: To avoid this warning, exclude constraints listed in [C:/Github/FIR_Filter/red_pitaya/red_pitaya.runs/synth_2/.Xil/red_pitaya_top_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Github/FIR_Filter/red_pitaya/red_pitaya.runs/synth_2/dont_touch.xdc]
Finished Parsing XDC File [C:/Github/FIR_Filter/red_pitaya/red_pitaya.runs/synth_2/dont_touch.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Github/FIR_Filter/red_pitaya/red_pitaya.runs/synth_2/dont_touch.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [C:/Github/FIR_Filter/red_pitaya/red_pitaya.runs/synth_2/.Xil/red_pitaya_top_propImpl.xdc].
Resolution: To avoid this warning, exclude constraints listed in [C:/Github/FIR_Filter/red_pitaya/red_pitaya.runs/synth_2/.Xil/red_pitaya_top_propImpl.xdc] from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Memdata 28-143] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 19 instances were transformed.
  IBUFGDS => IBUFDS: 1 instances
  IOBUF => IOBUF (OBUFT, IBUF): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (OBUFDS, OBUFDS, INV): 2 instances

Start RTL Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 501.121 ; gain = 350.035

---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true. (constraint file  C:/Github/FIR_Filter/red_pitaya/red_pitaya.runs/synth_2/dont_touch.xdc, line 9).
Applied set_property DONT_TOUCH = true. (constraint file  C:/Github/FIR_Filter/red_pitaya/red_pitaya.runs/synth_2/dont_touch.xdc, line 12).
Applied set_property DONT_TOUCH = true. (constraint file  C:/Github/FIR_Filter/red_pitaya/red_pitaya.runs/synth_2/dont_touch.xdc, line 15).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 501.121 ; gain = 350.035
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished RTL Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 501.121 ; gain = 350.035
---------------------------------------------------------------------------------


Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB8 0 RAMB16 0 RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 570.941 ; gain = 419.855
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 5     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               57 Bit    Registers := 1     
	               32 Bit    Registers := 4     
	               16 Bit    Registers := 4     
	               14 Bit    Registers := 4     
	               12 Bit    Registers := 14    
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 15    
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 9     
	  18 Input      5 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 25    

---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module red_pitaya_top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module system_processing_system7_0_0 
Detailed RTL Component Info : 
Module red_pitaya_analog 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 5     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	               14 Bit    Registers := 4     
	               12 Bit    Registers := 12    
	                8 Bit    Registers := 10    
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 16    
Module processing_system7_v5_3_processing_system7 
Detailed RTL Component Info : 
Module red_pitaya_daisy 
Detailed RTL Component Info : 
Module system_wrapper 
Detailed RTL Component Info : 
Module axi_slave 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 4     
	               12 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 9     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module red_pitaya_ps 
Detailed RTL Component Info : 
Module red_pitaya_hk 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
+---Registers : 
	               57 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 5     
	                1 Bit    Registers := 4     
+---Muxes : 
	  18 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module system 
Detailed RTL Component Info : 

---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\i_ps/i_gp0_slave/wr_awaddr_reg[31] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_ps/i_gp0_slave/wr_awaddr_reg[30] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_ps/i_gp0_slave/wr_awaddr_reg[29] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_ps/i_gp0_slave/wr_awaddr_reg[28] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_ps/i_gp0_slave/wr_awaddr_reg[27] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_ps/i_gp0_slave/wr_awaddr_reg[26] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_ps/i_gp0_slave/wr_awaddr_reg[25] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_ps/i_gp0_slave/wr_awaddr_reg[24] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_ps/i_gp0_slave/wr_awaddr_reg[23] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_ps/i_gp0_slave/rd_araddr_reg[31] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_ps/i_gp0_slave/rd_araddr_reg[30] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_ps/i_gp0_slave/rd_araddr_reg[29] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_ps/i_gp0_slave/rd_araddr_reg[28] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_ps/i_gp0_slave/rd_araddr_reg[27] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_ps/i_gp0_slave/rd_araddr_reg[26] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_ps/i_gp0_slave/rd_araddr_reg[25] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_ps/i_gp0_slave/rd_araddr_reg[24] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_ps/i_gp0_slave/rd_araddr_reg[23] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_ps/i_gp0_slave/wr_wdata_reg[31] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_ps/i_gp0_slave/wr_wdata_reg[30] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_ps/i_gp0_slave/wr_wdata_reg[29] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_ps/i_gp0_slave/wr_wdata_reg[28] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_ps/i_gp0_slave/wr_wdata_reg[27] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_ps/i_gp0_slave/wr_wdata_reg[26] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_ps/i_gp0_slave/wr_wdata_reg[25] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_ps/i_gp0_slave/wr_wdata_reg[24] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_ps/i_gp0_slave/wr_wdata_reg[23] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_ps/i_gp0_slave/wr_wdata_reg[22] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_ps/i_gp0_slave/wr_wdata_reg[21] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_ps/i_gp0_slave/wr_wdata_reg[20] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_ps/i_gp0_slave/wr_wdata_reg[19] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_ps/i_gp0_slave/wr_wdata_reg[18] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_ps/i_gp0_slave/wr_wdata_reg[17] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_ps/i_gp0_slave/wr_wdata_reg[16] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_ps/i_gp0_slave/wr_wdata_reg[15] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_ps/i_gp0_slave/wr_wdata_reg[14] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_ps/i_gp0_slave/wr_wdata_reg[13] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_ps/i_gp0_slave/wr_wdata_reg[12] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_ps/i_gp0_slave/wr_wdata_reg[11] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_ps/i_gp0_slave/wr_wdata_reg[10] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_ps/i_gp0_slave/wr_wdata_reg[9] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_ps/i_gp0_slave/wr_wdata_reg[8] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_ps/i_gp0_slave/sys_sel_o_reg[3] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_ps/i_gp0_slave/sys_sel_o_reg[2] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_ps/i_gp0_slave/sys_sel_o_reg[1] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_ps/i_gp0_slave/sys_sel_o_reg[0] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_ps/i_gp0_slave/sys_ren_o_reg ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_analog/adc_dat_a_reg[13] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_analog/adc_dat_a_reg[12] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_analog/adc_dat_a_reg[11] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_analog/adc_dat_a_reg[10] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_analog/adc_dat_a_reg[9] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_analog/adc_dat_a_reg[8] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_analog/adc_dat_a_reg[7] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_analog/adc_dat_a_reg[6] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_analog/adc_dat_a_reg[5] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_analog/adc_dat_a_reg[4] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_analog/adc_dat_a_reg[3] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_analog/adc_dat_a_reg[2] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_analog/adc_dat_a_reg[1] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_analog/adc_dat_a_reg[0] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_analog/adc_dat_b_reg[13] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_analog/adc_dat_b_reg[12] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_analog/adc_dat_b_reg[11] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_analog/adc_dat_b_reg[10] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_analog/adc_dat_b_reg[9] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_analog/adc_dat_b_reg[8] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_analog/adc_dat_b_reg[7] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_analog/adc_dat_b_reg[6] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_analog/adc_dat_b_reg[5] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_analog/adc_dat_b_reg[4] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_analog/adc_dat_b_reg[3] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_analog/adc_dat_b_reg[2] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_analog/adc_dat_b_reg[1] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_analog/adc_dat_b_reg[0] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_analog/adc_a_r_reg[11] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_analog/adc_a_r_reg[10] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_analog/adc_a_r_reg[9] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_analog/adc_a_r_reg[8] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_analog/adc_a_r_reg[7] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_analog/adc_a_r_reg[6] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_analog/adc_a_r_reg[5] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_analog/adc_a_r_reg[4] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_analog/adc_a_r_reg[3] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_analog/adc_a_r_reg[2] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_analog/adc_a_r_reg[1] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_analog/adc_a_r_reg[0] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_analog/adc_b_r_reg[11] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_analog/adc_b_r_reg[10] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_analog/adc_b_r_reg[9] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_analog/adc_b_r_reg[8] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_analog/adc_b_r_reg[7] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_analog/adc_b_r_reg[6] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_analog/adc_b_r_reg[5] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_analog/adc_b_r_reg[4] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_analog/adc_b_r_reg[3] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_analog/adc_b_r_reg[2] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_analog/adc_b_r_reg[1] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_analog/adc_b_r_reg[0] ) is unused and will be removed from module red_pitaya_top.
WARNING: [Synth 8-3332] Sequential element (\i_analog/adc_c_r_reg[11] ) is unused and will be removed from module red_pitaya_top.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3936] Found unconnected internal register 'i_ps/i_gp0_slave/wr_awaddr_reg' and it is trimmed from '32' to '23' bits. [C:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/axi_slave.v:178]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_ps/i_gp0_slave/rd_araddr_reg' and it is trimmed from '32' to '23' bits. [C:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/axi_slave.v:158]
WARNING: [Synth 8-3936] Found unconnected internal register 'i_ps/i_gp0_slave/wr_wdata_reg' and it is trimmed from '32' to '8' bits. [C:/Github/FIR_Filter/red_pitaya/red_pitaya.srcs/sources_1/axi_slave.v:184]
WARNING: [Synth 8-3917] design red_pitaya_top has port adc_clk_o[1] driven by constant 1
WARNING: [Synth 8-3917] design red_pitaya_top has port adc_clk_o[0] driven by constant 0
WARNING: [Synth 8-3917] design red_pitaya_top has port adc_cdcs_o driven by constant 1
WARNING: [Synth 8-3331] design red_pitaya_top has unconnected port adc_dat_a_i[15]
WARNING: [Synth 8-3331] design red_pitaya_top has unconnected port adc_dat_a_i[14]
WARNING: [Synth 8-3331] design red_pitaya_top has unconnected port adc_dat_a_i[13]
WARNING: [Synth 8-3331] design red_pitaya_top has unconnected port adc_dat_a_i[12]
WARNING: [Synth 8-3331] design red_pitaya_top has unconnected port adc_dat_a_i[11]
WARNING: [Synth 8-3331] design red_pitaya_top has unconnected port adc_dat_a_i[10]
WARNING: [Synth 8-3331] design red_pitaya_top has unconnected port adc_dat_a_i[9]
WARNING: [Synth 8-3331] design red_pitaya_top has unconnected port adc_dat_a_i[8]
WARNING: [Synth 8-3331] design red_pitaya_top has unconnected port adc_dat_a_i[7]
WARNING: [Synth 8-3331] design red_pitaya_top has unconnected port adc_dat_a_i[6]
WARNING: [Synth 8-3331] design red_pitaya_top has unconnected port adc_dat_a_i[5]
WARNING: [Synth 8-3331] design red_pitaya_top has unconnected port adc_dat_a_i[4]
WARNING: [Synth 8-3331] design red_pitaya_top has unconnected port adc_dat_a_i[3]
WARNING: [Synth 8-3331] design red_pitaya_top has unconnected port adc_dat_a_i[2]
WARNING: [Synth 8-3331] design red_pitaya_top has unconnected port adc_dat_b_i[15]
WARNING: [Synth 8-3331] design red_pitaya_top has unconnected port adc_dat_b_i[14]
WARNING: [Synth 8-3331] design red_pitaya_top has unconnected port adc_dat_b_i[13]
WARNING: [Synth 8-3331] design red_pitaya_top has unconnected port adc_dat_b_i[12]
WARNING: [Synth 8-3331] design red_pitaya_top has unconnected port adc_dat_b_i[11]
WARNING: [Synth 8-3331] design red_pitaya_top has unconnected port adc_dat_b_i[10]
WARNING: [Synth 8-3331] design red_pitaya_top has unconnected port adc_dat_b_i[9]
WARNING: [Synth 8-3331] design red_pitaya_top has unconnected port adc_dat_b_i[8]
WARNING: [Synth 8-3331] design red_pitaya_top has unconnected port adc_dat_b_i[7]
WARNING: [Synth 8-3331] design red_pitaya_top has unconnected port adc_dat_b_i[6]
WARNING: [Synth 8-3331] design red_pitaya_top has unconnected port adc_dat_b_i[5]
WARNING: [Synth 8-3331] design red_pitaya_top has unconnected port adc_dat_b_i[4]
WARNING: [Synth 8-3331] design red_pitaya_top has unconnected port adc_dat_b_i[3]
WARNING: [Synth 8-3331] design red_pitaya_top has unconnected port adc_dat_b_i[2]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 580.676 ; gain = 429.590
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_analog/dac_pwm_bd_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_ps/i_gp0_slave/axi_bresp_o_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\i_analog/dac_dat_b_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_analog/dac_dat_b_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_analog/dac_pwm_bd_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_analog/dac_pwm_bd_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_analog/dac_pwm_bd_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_analog/dac_pwm_bd_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_analog/dac_pwm_bd_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_analog/dac_pwm_bd_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_analog/dac_pwm_bd_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_analog/dac_pwm_bd_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_analog/dac_pwm_bd_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_analog/dac_pwm_bd_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_analog/dac_pwm_bd_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_analog/dac_pwm_bd_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_analog/dac_pwm_bd_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_analog/dac_pwm_bd_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_analog/dac_pwm_bd_reg[0] )
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 613.820 ; gain = 462.734
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 753.754 ; gain = 602.668
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:26 . Memory (MB): peak = 770.867 ; gain = 619.781
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_analog/dac_pwm_vd_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i_analog/dac_pwm_vd_r_reg[7] )
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 778.352 ; gain = 627.266
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-3200] design has 11 instantiated BUFGs while the limit is 8
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 778.352 ; gain = 627.266
---------------------------------------------------------------------------------


Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+

---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 778.352 ; gain = 627.266
---------------------------------------------------------------------------------


---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 778.352 ; gain = 627.266
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------------+------+
|      |Cell        |Count |
+------+------------+------+
|1     |BIBUF       |   130|
|2     |BUFG        |    14|
|3     |CARRY4      |     4|
|4     |DNA_PORT    |     1|
|5     |GND         |     1|
|6     |LUT1        |   112|
|7     |LUT2        |    31|
|8     |LUT3        |    20|
|9     |LUT4        |    20|
|10    |LUT5        |    40|
|11    |LUT6        |   114|
|12    |ODDR_1      |    18|
|13    |PLLE2_ADV_1 |     1|
|14    |PS7         |     1|
|15    |XADC        |     1|
|16    |FDRE        |   357|
|17    |IBUF        |    10|
|18    |IBUFDS      |     2|
|19    |IBUFGDS     |     1|
|20    |IOBUF       |    16|
|21    |OBUF        |    33|
|22    |OBUFDS      |     2|
+------+------------+------+

Report Instance Areas: 
+------+-----------------------------+-------------------------------------------+------+
|      |Instance                     |Module                                     |Cells |
+------+-----------------------------+-------------------------------------------+------+
|1     |top                          |                                           |   929|
|2     |  i_hk                       |red_pitaya_hk                              |   171|
|3     |  i_ps                       |red_pitaya_ps                              |   483|
|4     |    system_i                 |system_wrapper                             |   240|
|5     |      system_i               |system                                     |   225|
|6     |        processing_system7_0 |system_processing_system7_0_0              |   224|
|7     |          inst               |processing_system7_v5_3_processing_system7 |   224|
|8     |    i_gp0_slave              |axi_slave                                  |   239|
|9     |  i_daisy                    |red_pitaya_daisy                           |     4|
|10    |  i_analog                   |red_pitaya_analog                          |   211|
+------+-----------------------------+-------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 778.352 ; gain = 627.266
---------------------------------------------------------------------------------

Synthesis finished with 0 errors, 0 critical warnings and 319 warnings.
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 778.352 ; gain = 627.266
INFO: [Netlist 29-17] Analyzing 51 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Memdata 28-143] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 19 instances were transformed.
  IBUFGDS => IBUFDS: 1 instances
  IOBUF => IOBUF (OBUFT, IBUF): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (OBUFDS, OBUFDS, INV): 2 instances

INFO: [Common 17-83] Releasing license: Synthesis
89 Infos, 340 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:35 . Memory (MB): peak = 1057.094 ; gain = 849.238
# write_checkpoint red_pitaya_top.dcp
INFO: [Timing 38-35] Done setting XDC timing constraints.
# report_utilization -file red_pitaya_top_utilization_synth.rpt -pb red_pitaya_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1057.094 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Nov 07 11:02:38 2016...
