Combining SWAPs and Remote Toffoli Gates in the Mapping to IBM QX Architectures.	Philipp Niemann 0001,Chandan Bandyopadhyay,Rolf Drechsler	10.23919/DATE51398.2021.9474217
Autosymmetry of Incompletely Specified Functions.	Anna Bernasconi 0001,Valentina Ciriani	10.23919/DATE51398.2021.9474138
Sim2PIM: A Fast Method for Simulating Host Independent &amp; PIM Agnostic Designs.	Paulo C. Santos 0001,Bruno E. Forlin,Luigi Carro	10.23919/DATE51398.2021.9474104
Machine Learning Based Real-Time Industrial Bin-Picking: Hybrid and Deep Learning Approaches.	Sukhan Lee 0001,Soojin Lee	10.23919/DATE51398.2021.9474223
Approximate computation of post-synaptic spikes reduces bandwidth to synaptic storage in a model of cortex.	Dimitrios Stathis 0001,Yu Yang,Ahmed Hemani,Anders Lansner	10.23919/DATE51398.2021.9474192
System Level Verification of Phase-Locked Loop using Metamorphic Relations.	Muhammad Hassan 0002,Daniel Große,Rolf Drechsler	10.23919/DATE51398.2021.9474211
A Data Center Demand Response Policy for Real-World Workload Scenarios in HPC.	Yijia Zhang 0002,Daniel Curtis Wilson,Ioannis Ch. Paschalidis,Ayse K. Coskun	10.23919/DATE51398.2021.9474075
Seclusive Cache Hierarchy for Mitigating Cross-Core Cache and Coherence Directory Attacks.	Vishal Gupta 0006,Vinod Ganesan,Biswabandan Panda	10.23919/DATE51398.2021.9474168
AVRNTRU: Lightweight NTRU-based Post-Quantum Cryptography for 8-bit AVR Microcontrollers.	Hao Cheng 0009,Johann Großschädl,Peter B. Rønne,Peter Y. A. Ryan	10.23919/DATE51398.2021.9474033
A 1D-CRNN Inspired Reconfigurable Processor for Noise-robust Low-power Keywords Recognition.	Bo Liu 0019,Zeyu Shen 0003,Lepeng Huang,Yu Gong,Zilong Zhang,Hao Cai	10.23919/DATE51398.2021.9474172
Intermittent Computing with Efficient State Backup by Asynchronous DMA.	Wei Zhang 0173,Songran Liu,Mingsong Lv,Qiulin Chen,Nan Guan	10.23919/DATE51398.2021.9473945
Automated Masking of Software Implementations on Industrial Microcontrollers.	Arnold Abromeit,Florian Bache,Leon A. Becker,Marc Gourjon,Tim Güneysu,Sabrina Jorn,Amir Moradi 0001,Maximilian Orlt,Falk Schellenberg	10.23919/DATE51398.2021.9474183
Circuit models for the co-simulation of superconducting quantum computing systems.	Rohith Acharya,Fahd A. Mohiyaddin,Anton Potocnik,Kristiaan De Greve,Bogdan Govoreanu,Iuliana P. Radu,Georges G. E. Gielen,Francky Catthoor	10.23919/DATE51398.2021.9474086
Systems Engineering Roadmap for Dependable Autonomous Cyber-Physical Systems.	Rasmus Adler	10.23919/DATE51398.2021.9473980
On safety assurance case for deep learning based image classification in highly automated driving.	Himanshu Agarwal,Rafal Dorociak,Achim Rettberg	10.23919/DATE51398.2021.9473924
Exploiting Secrets by Leveraging Dynamic Cache Partitioning of Last Level Cache.	Anurag Agarwal,Jaspinder Kaur,Shirshendu Das	10.23919/DATE51398.2021.9474013
Malicious Routing: Circumventing Bitstream-level Verification for FPGAs.	Qazi Arbab Ahmed,Tobias Wiersema,Marco Platzner	10.23919/DATE51398.2021.9474026
Digital Twin Extension with Extra-Functional Properties.	Khaled Alamin,Sara Vinco,Massimo Poncino,Nicola Dall&apos;Ora,Enrico Fraccaroli,Davide Quaglia	10.23919/DATE51398.2021.9474220
A containerized ROS-compliant verification environment for robotic systems.	Stefano Aldegheri,Nicola Bombieri,Samuele Germiniani,Federico Moschin,Graziano Pravadelli	10.23919/DATE51398.2021.9474167
Virtual Gang Scheduling of Parallel Real-Time Tasks.	Waqar Ali,Rodolfo Pellizzoni,Heechul Yun	10.23919/DATE51398.2021.9474015
Estimation of Linux Kernel Execution Path Uncertainty for Safety Software Test Coverage.	Imanol Allende,Nicholas Mc Guire,Jon Pérez 0001,Lisandro Gabriel Monsalve,Javier Fernández 0004,Roman Obermaisser	10.23919/DATE51398.2021.9473951
Structured Optimized Architecting of Full-Stack Quantum Systems in the NISQ era.	Carmen G. Almudéver,Eduard Alarcón	10.23919/DATE51398.2021.9474197
Differential Aging Sensor to Detect Recycled ICs using Sub-threshold Leakage Current.	Turki Alnuayri,S. Saqib Khursheed,Antonio Leonel Hernández Martínez,Daniele Rossi 0001	10.23919/DATE51398.2021.9473975
GNNUnlock: Graph Neural Networks-based Oracle-less Unlocking Scheme for Provably Secure Logic Locking.	Lilas Alrahis,Satwik Patnaik,Faiq Khalid,Muhammad Abdullah Hanif,Hani H. Saleh,Muhammad Shafique 0001,Ozgur Sinanoglu	10.23919/DATE51398.2021.9474039
Timing-Predictable Vision Processing for Autonomous Systems.	Tanya Amert,Michael Balszun,Martin Geier 0001,F. Donelson Smith,James H. Anderson,Samarjit Chakraborty	10.23919/DATE51398.2021.9474130
Prediction of Thermal Hazards in a Real Datacenter Room Using Temporal Convolutional Networks.	Mohsen Seyedkazemi Ardebili,Marcello Zanghieri,Alessio Burrello,Francesco Beneventi,Andrea Acquaviva,Luca Benini,Andrea Bartolini	10.23919/DATE51398.2021.9474116
ReGraphX: NoC-enabled 3D Heterogeneous ReRAM Architecture for Training Graph Neural Networks.	Aqeeb Iqbal Arka,Janardhan Rao Doppa,Partha Pratim Pande,Biresh Kumar Joardar,Krishnendu Chakrabarty	10.23919/DATE51398.2021.9473949
Mont-Blanc 2020: Towards Scalable and Power Efficient European HPC Processors.	Adrià Armejach,Bine Brank,Jordi Cortina,François Dolique,Timothy Hayes 0001,Nam Ho,Pierre-Axel Lagadec,Romain Lemaire,Guillem López-Paradís,Laurent Marliac,Miquel Moretó,Pedro Marcuello,Dirk Pleiter,Xubin Tan,Said Derradji	10.23919/DATE51398.2021.9474093
DDI: A novel technology and innovation model for dependable, collaborative and autonomous systems.	Eric Armengaud,Daniel Schneider 0001,Jan Reich,Ioannis Sorokos,Yiannis Papadopoulos,Marc Zeller,Gilbert Regan,Georg Macher,Omar Veledar,Stefan Thalmann,Sohag Kabir	10.23919/DATE51398.2021.9474049
A Low-Cost FSM-based Bit-Stream Generator for Low-Discrepancy Stochastic Computing.	Sina Asadi,M. Hassan Najafi,Mohsen Imani	10.23919/DATE51398.2021.9474143
A 3-D LUT Design for Transient Error Detection Via Inter-Tier In-Silicon Radiation Sensor.	Sarah Azimi,Corrado De Sio,Luca Sterpone	10.23919/DATE51398.2021.9473944
Density Enhancement of RRAMs using a RESET Write Termination for MLC Operation.	Hassen Aziza,Said Hamdioui,Moritz Fieback,Mottaqiallah Taouil,Mathieu Moreau	10.23919/DATE51398.2021.9473967
Blind Side-Channel SIFA.	Melissa Azouaoui,Kostas Papagiannopoulos,Dominik Zürner	10.23919/DATE51398.2021.9474245
Opportunistic IP Birthmarking using Side Effects of Code Transformations on High-Level Synthesis.	Hannah Badier,Christian Pilato,Jean-Christophe Le Lann,Philippe Coussy,Guy Gogniat	10.23919/DATE51398.2021.9474200
A Model-based Design Flow for Asynchronous Implementations from Synchronous Specifications.	Yu Bai 0003,Omair Rafique,Klaus Schneider 0001	10.23919/DATE51398.2021.9474190
Feeding Three Birds With One Scone: A Generic Duplication Based Countermeasure To Fault Attacks.	Anubhab Baksi,Shivam Bhasin,Jakub Breier,Anupam Chattopadhyay,Vinay B. Y. Kumar	10.23919/DATE51398.2021.9474072
Machine Learning Assisted Differential Distinguishers For Lightweight Ciphers.	Anubhab Baksi,Jakub Breier,Yi Chen,Xiaoyang Dong	10.23919/DATE51398.2021.9474092
RISC-V for Real-time MCUs - Software Optimization and Microarchitectural Gap Analysis.	Robert Balas,Luca Benini	10.23919/DATE51398.2021.9474114
Advances in Testing and Design-for-Test Solutions for M3D Integrated Circuits.	Sanmitra Banerjee,Arjun Chaudhuri,Shao-Chun Hung,Krishnendu Chakrabarty	10.23919/DATE51398.2021.9473921
Modeling Silicon-Photonic Neural Networks under Uncertainties.	Sanmitra Banerjee,Mahdi Nikdast,Krishnendu Chakrabarty	10.23919/DATE51398.2021.9474000
A Deep Learning Approach to Sensor Fusion Inference at the Edge.	Thomas Becnel,Pierre-Emmanuel Gaillardon	10.23919/DATE51398.2021.9474178
Comparison of GPU Computing Methodologies for Safety-Critical Systems: An Avionics Case Study.	Marc Benito,Matina Maria Trompouki,Leonidas Kosmidis,Juan David Garcia,Sergio Carretero,Ken Wenger	10.23919/DATE51398.2021.9474060
An Event-Driven System-Level Noise Analysis Methodology for RF Systems.	Christoph Beyerstedt,Jonas Meier,Fabian Speicher,Ralf Wunderlich,Stefan Heinen	10.23919/DATE51398.2021.9474077
Efficiency-driven Hardware Optimization for Adversarially Robust Neural Networks.	Abhiroop Bhattacharjee,Abhishek Moitra,Priyadarshini Panda	10.23919/DATE51398.2021.9474001
Exploring Micro-architectural Side-Channel Leakages through Statistical Testing.	Sarani Bhattacharya,Ingrid Verbauwhede	10.23919/DATE51398.2021.9474091
Automated driving safety - The art of conscious risk taking - minimum lateral distances to pedestrians.	Bert Böddeker,Wilhard von Wendorff,Nam Nguyen,Peter Diehl,Roland Meertens,Rolf Johannson	10.23919/DATE51398.2021.9473991
Moore&apos;s Law and ICT Innovation in the Anthropocene.	David Bol,Thibault Pirson,Rémi Dekimpe	10.23919/DATE51398.2021.9474110
Towards a firmware TPM on RISC-V.	Marouene Boubakri,Fausto Chiatante,Belhassen Zouari	10.23919/DATE51398.2021.9474152
Distributed Grid computing Manager covering Waste Heat Reuse Constraints.	Rémi Bouzel,Yanik Ngoko,Paul Benoit,Nicolas Sainthérant	10.23919/DATE51398.2021.9474164
Runtime Abstraction for Autonomous Adaptive Systems on Reconfigurable Hardware.	Alex R. Bucknall,Suhaib A. Fahmy	10.23919/DATE51398.2021.9474199
Margin-Maximization in Binarized Neural Networks for Optimizing Bit Error Tolerance.	Sebastian Buschjäger,Jian-Jia Chen,Kuan-Hsun Chen,Mario Günzel,Christian Hakert,Katharina Morik,Rodion Novkin,Lukas Pfahler,Mikail Yayla	10.23919/DATE51398.2021.9473918
Optimizing Binary Decision Diagrams for Interpretable Machine Learning Classification.	Gianpiero Cabodi,Paolo E. Camurati,Alexey Ignatiev,João Marques-Silva 0001,Marco Palena,Paolo Pasini	10.23919/DATE51398.2021.9474083
A Deeper Look at the Energy Consumption of Lightweight Block Ciphers.	Andrea Caforio,Fatih Balli,Subhadeep Banik,Francesco Regazzoni 0001	10.23919/DATE51398.2021.9474018
SRAM Arrays with Built-in Parity Computation for Real-Time Error Detection in Cache Tag Arrays.	Ramon Canal,Yiannakis Sazeides,Arkady Bramnik	10.23919/DATE51398.2021.9473986
Image analytics and machine learning for in-situ defects detection in Additive Manufacturing.	Davide Cannizzaro,Antonio Giuseppe Varrella,Stefano Paradiso,Roberta Sampieri,Enrico Macii,Edoardo Patti,Santa Di Cataldo	10.23919/DATE51398.2021.9474175
MemPool: A Shared-L1 Memory Many-Core Cluster with a Low-Latency Interconnect.	Matheus A. Cavalcante,Samuel Riedel,Antonio Pullini,Luca Benini	10.23919/DATE51398.2021.9474087
Synthesis of SI Circuits from Burst-Mode Specifications.	Alex Chan,Danil Sokolov,Victor Khomenko,David Lloyd,Alex Yakovlev	10.23919/DATE51398.2021.9474117
Fault-Criticality Assessment for AI Accelerators using Graph Convolutional Networks.	Arjun Chaudhuri,Jonti Talukdar,Jinwook Jung,Gi-Joon Nam,Krishnendu Chakrabarty	10.23919/DATE51398.2021.9474128
Efficient Identification of Critical Faults in Memristor Crossbars for Deep Neural Networks.	Ching-Yuan Chen,Krishnendu Chakrabarty	10.23919/DATE51398.2021.9473989
Watermarking of Behavioral IPs: A Practical Approach.	Jianqi Chen,Benjamin Carrión Schäfer	10.23919/DATE51398.2021.9474071
RAISE: A Resistive Accelerator for Subject-Independent EEG Signal Classification.	Fan Chen 0001,Linghao Song,Hai Helen Li,Yiran Chen 0001	10.23919/DATE51398.2021.9473993
Marvel: A Vertical Resistive Accelerator for Low-Power Deep Learning Inference in Monolithic 3D.	Fan Chen 0001,Linghao Song,Hai Li 0001,Yiran Chen 0001	10.23919/DATE51398.2021.9474208
Reducing Memory Access Conflicts with Loop Transformation and Data Reuse on Coarse-grained Reconfigurable Architecture.	Yuge Chen,Zhongyuan Zhao 0004,Jianfei Jiang 0001,Guanghui He,Zhigang Mao,Weiguang Sheng	10.23919/DATE51398.2021.9473971
Provably-Robust Runtime Monitoring of Neuron Activation Patterns.	Chih-Hong Cheng	10.23919/DATE51398.2021.9473957
Future Computing Platform Design: A Cross-Layer Design Approach.	Hsiang-Yun Cheng,Chun-Feng Wu,Christian Hakert,Kuan-Hsun Chen,Yuan-Hao Chang 0001,Jian-Jia Chen,Chia-Lin Yang,Tei-Wei Kuo	10.23919/DATE51398.2021.9474229
Continuous Safety Verification of Neural Networks.	Chih-Hong Cheng,Rongjie Yan	10.23919/DATE51398.2021.9473994
Workload- and User-aware Battery Lifetime Management for Mobile SoCs.	Sofiane Chetoui,Sherief Reda	10.23919/DATE51398.2021.9474111
MAVIREC: ML-Aided Vectored IR-Drop Estimation and Classification.	Vidya A. Chhabria,Yanqing Zhang 0002,Haoxing Ren,Ben Keller,Brucek Khailany,Sachin S. Sapatnekar	10.23919/DATE51398.2021.9473914
Performance-driven Routing Methodology with Incremental Placement Refinement for Analog Layout Design.	Hao-Yu Chi,Han-Chung Chang,Chih-Hsin Yang,Chien-Nan Liu,Jing-Yang Jou	10.23919/DATE51398.2021.9474213
Real-time Private Membership Test using Homomorphic Encryption.	Eduardo Chielle,Homer Gamil,Michail Maniatakos	10.23919/DATE51398.2021.9473968
PATRON: A Pragmatic Approach for Encoding Laser Fault Injection Resistant FSMs.	Muhtadi Choudhury,Domenic Forte,Shahin Tajik	10.23919/DATE51398.2021.9474222
Dataflow Restructuring for Active Memory Reduction in Deep Neural Networks.	Antonio Cipolletta,Andrea Calimera	10.23919/DATE51398.2021.9473965
MLComp: A Methodology for Machine Learning-based Performance Estimation and Adaptive Selection of Pareto-Optimal Compiler Optimization Sequences.	Alessio Colucci,Dávid Juhász,Martin Mosbeck,Alberto Marchisio,Semeen Rehman,Manfred Kreutzer,Günther Nadbath,Axel Jantsch,Muhammad Shafique 0001	10.23919/DATE51398.2021.9474158
Hardware- and Situation-Aware Sensing for Robust Closed-Loop Control Systems.	Sayandip De,Yingkai Huang,Sajid Mohamed,Dip Goswami,Henk Corporaal	10.23919/DATE51398.2021.9474216
Modeling, implementation, and analysis of XRCE-DDS applications in distributed multi-processor real-time embedded systems.	Saeid Dehnavi,Dip Goswami,Martijn Koedam,Andrew Nelson 0001,Kees Goossens	10.23919/DATE51398.2021.9474221
SealPK: Sealable Protection Keys for RISC-V.	Leila Delshadtehrani,Sadullah Canakci,Manuel Egele,Ajay Joshi	10.23919/DATE51398.2021.9473932
A low-cost BLE-based distance estimation, occupancy detection and counting system.	Florenc Demrozi,Fabio Chiarani,Graziano Pravadelli	10.23919/DATE51398.2021.9474150
Efficient Hardware-assisted Out-place Update for Persistent Memory.	Yifu Deng,Jianhui Yue,Zhiyuan Lu,Yifeng Zhu	10.23919/DATE51398.2021.9474136
Real-Time Detection and Localization of Denial-of-Service Attacks in Heterogeneous Vehicular Networks.	Meenu Rani Dey,Moumita Patra,Prabhat Mishra 0001	10.23919/DATE51398.2021.9474141
HMD-Hardener: Adversarially Robust and Efficient Hardware-Assisted Runtime Malware Detection.	Abhijitt Dhavlle,Sanket Shukla,Setareh Rafatirad,Houman Homayoun,Sai Manoj Pudukotai Dinakarrao	10.23919/DATE51398.2021.9474036
OR-ML: Enhancing Reliability for Machine Learning Accelerator with Opportunistic Redundancy.	Bo Dong,Zheng Wang 0027,Wenxuan Chen,Chao Chen 0022,Yongkui Yang,Zhibin Yu 0001	10.23919/DATE51398.2021.9474016
Few hints towards more sustainable Al.	Marc Duranton	10.23919/DATE51398.2021.9474129
A Fairness Conscious Cache Replacement Policy for Last Level Cache.	Kousik Kumar Dutta,Prathamesh Nitin Tanksale,Shirshendu Das	10.23919/DATE51398.2021.9474096
Exploring Deep Learning for In-Field Fault Detection in Microprocessors.	Simone Dutto,Alessandro Savino,Stefano Di Carlo	10.23919/DATE51398.2021.9474120
Approximate Logic Synthesis of Very Large Boolean Networks.	Jorge Echavarria,Stefan Wildermann,Jürgen Teich	10.23919/DATE51398.2021.9473952
Storage Class Memory with Computing Row Buffer: A Design Space Exploration.	Valentin Egloff,Jean-Philippe Noel,Maha Kooli,Bastien Giraud,Lorenzo Ciampolini,Roman Gauchi,César Fuguet Tortolero,Eric Guthmuller,Mathieu Moreau,Jean-Michel Portal	10.23919/DATE51398.2021.9473992
Securing Deep Spiking Neural Networks against Adversarial Attacks through Inherent Structural Parameters.	Rida El-Allami,Alberto Marchisio,Muhammad Shafique 0001,Ihsen Alouani	10.23919/DATE51398.2021.9473981
Formal Synthesis of Adaptive Droplet Routing for MEDA Biochips.	Mahmoud Elfar,Tung-Che Liang,Krishnendu Chakrabarty,Miroslav Pajic	10.23919/DATE51398.2021.9474144
HTnet: Transfer Learning for Golden Chip-Free Hardware Trojan Detection.	Sina Faezi,Rozhin Yasaei,Mohammad Abdullah Al Faruque	10.23919/DATE51398.2021.9474076
Cognitive Digital Twin for Manufacturing Systems.	Mohammad Abdullah Al Faruque,Deepan Muthirayan,Shih-Yuan Yu,Pramod P. Khargonekar	10.23919/DATE51398.2021.9474166
AxPIKE: Instruction-level Injection and Evaluation of Approximate Computing.	Isaías B. Felzmann,João Fabrício Filho,Lucas Francisco Wanner	10.23919/DATE51398.2021.9474258
Runtime Fault Injection Detection for FPGA-based DNN Execution Using Siamese Path Verification.	Xianglong Feng,Mengmei Ye,Ke Xia,Sheng Wei 0001	10.23919/DATE51398.2021.9473941
Device- and Temperature Dependency of Systematic Fault Injection Results in Artix-7 and iCE40 FPGAs.	Christian Fibich,Martin Horauer,Roman Obermaisser	10.23919/DATE51398.2021.9474161
From a FPGA Prototyping Platform to a Computing Platform: The MANGO Experience.	José Flich,Rafael Tornero,David Rodriguez,Davide Russo,José Maria Martínez,Carles Hernández 0001	10.23919/DATE51398.2021.9474051
Fuzzy-Token: An Adaptive MAC Protocol for Wireless-Enabled Manycores.	Antonio Franques,Sergi Abadal,Haitham Hassanieh,Josep Torrellas	10.23919/DATE51398.2021.9473960
Artificial Intelligence for Mass Spectrometry and Nuclear Magnetic Resonance Spectroscopy.	Florian Fricke,Safdar Mahmood,Javier Hoffmann,Marcelo Brandalero,Sascha Liehr,Simon Kern,Klas Meyer,Stefan Kowarik,Stephan Westerdick,Michael Maiwald,Michael Hübner 0001	10.23919/DATE51398.2021.9473958
Receptive-Field and Switch-Matrices Based ReRAM Accelerator with Low Digital-Analog Conversion for CNNs.	Yingxun Fu,Xun Liu,Jiwu Shu,Zhirong Shen,Shiye Zhang,Jun Wu,Li Ma 0007	10.23919/DATE51398.2021.9474181
Automatic Scalable System for the Coverage-Directed Generation (CDG) Problem.	Raviv Gal,Eldad Haber,Wesam Ibraheem,Brian Irwin,Ziv Nevo,Avi Ziv	10.23919/DATE51398.2021.9474160
Modeling and Analysis for Energy-Driven Computing using Statistical Model-Checking.	Abdoulaye Gamatié,Gilles Sassatelli,Marius Mikucionis	10.23919/DATE51398.2021.9474224
An Adaptive Framework for Oversubscription Management in CPU-GPU Unified Memory.	Debashis Ganguly,Rami G. Melhem,Jun Yang 0002	10.23919/DATE51398.2021.9473982
TruLook: A Framework for Configurable GPU Approximation.	Ricardo Garcia,Fatemeh Asgarinejad,Behnam Khaleghi,Tajana Rosing,Mohsen Imani	10.23919/DATE51398.2021.9474239
Efficient Run-Time Environments for System-Level LET Programming.	Kai-Björn Gemlau,Leonie Köhler,Rolf Ernst	10.23919/DATE51398.2021.9474257
An On-chip Layer-wise Training Method for RRAM based Computing-in-memory Chips.	Yiwen Geng,Bin Gao 0006,Qingtian Zhang,Wenqiang Zhang,Peng Yao,Yue Xi,Yudeng Lin,Junren Chen,Jianshi Tang,Huaqiang Wu,He Qian	10.23919/DATE51398.2021.9473931
Orchestration of Perception Systems for Reliable Performance in Heterogeneous Platforms.	Anirban Ghose,Srijeeta Maity,Arijit Kar,Soumyajit Dey	10.23919/DATE51398.2021.9474186
Extended Abstract: Covert Channels and Data Exfiltration From FPGAs.	Ilias Giechaskiel,Ken Eguro,Kasper Rasmussen	10.23919/DATE51398.2021.9474115
FPGA Architectures for Approximate Dense SLAM Computing.	Maria Rafaela Gkeka,Alexandros Patras,Christos D. Antonopoulos,Spyros Lalis,Nikolaos Bellas	10.23919/DATE51398.2021.9473983
Shared FPGAs and the Holy Grail: Protections against Side-Channel and Fault Attacks.	Ognjen Glamocanin,Dina G. Mahmoud,Francesco Regazzoni 0001,Mirjana Stojilovic	10.23919/DATE51398.2021.9473947
Accelerating data center decarbonization and maximizing renewable usage with grid edge solutions.	John Glassmire,Hamideh Bitaraf,Stylianos Papadakis,Alexandre Oudalov	10.23919/DATE51398.2021.9474074
Stealthy Logic Misuse for Power Analysis Attacks in Multi-Tenant FPGAs.	Dennis R. E. Gnad,Vincent Meyers,Nguyen Minh Dang,Falk Schellenberg,Amir Moradi 0001,Mehdi B. Tahoori	10.23919/DATE51398.2021.9473938
Quantum computing with CMOS technology.	Miguel Fernando Gonzalez-Zalba	10.23919/DATE51398.2021.9474246
Stochastic Quantum Circuit Simulation Using Decision Diagrams.	Thomas Grurl,Richard Kueng,Jürgen Fuß,Robert Wille	10.23919/DATE51398.2021.9474135
SqueezeLight: Towards Scalable Optical Neural Networks with Multi-Operand Ring Resonators.	Jiaqi Gu,Chenghao Feng,Zheng Zhao 0003,Zhoufeng Ying,Mingjie Liu,Ray T. Chen,David Z. Pan	10.23919/DATE51398.2021.9474147
O2NN: Optical Neural Networks with Differential Detection-Enabled Optical Operands.	Jiaqi Gu,Zheng Zhao 0003,Chenghao Feng,Zhoufeng Ying,Ray T. Chen,David Z. Pan	10.23919/DATE51398.2021.9474203
A Video-based Fall Detection Network by Spatio-temporal Joint-point Model on Edge Devices.	Ziyi Guan,Shuwei Li,Yuan Cheng,Changhai Man,Wei Mao 0002,Ngai Wong,Hao Yu 0001	10.23919/DATE51398.2021.9474206
Joint Sparsity with Mixed Granularity for Efficient GPU Implementation.	Chuliang Guo,Xingang Yan,Yufei Chen,He Li 0008,Xunzhao Yin,Cheng Zhuo	10.23919/DATE51398.2021.9473939
Mission Specification and Execution of Multidrone Systems.	Markus Gutmann,Bernhard Rinner	10.23919/DATE51398.2021.9474207
Leveraging Bayesian Optimization to Speed Up Automatic Precision Tuning.	Van-Phu Ha,Olivier Sentieys	10.23919/DATE51398.2021.9474209
Heterogeneous Computing Systems for Complex Scientific Discovery Workflows.	Christoph Hagleitner,Dionysios Diamantopoulos,Burkhard Ringlein,Constantinos Evangelinos,Charles R. Johns,Rong N. Chang,Bruce D&apos;Amora,James A. Kahle,James C. Sexton,Michael Johnston,Edward Pyzer-Knapp,Chris Ward	10.23919/DATE51398.2021.9474061
Resolution-Aware Deep Multi-View Camera Systems.	Zeinab Hakimi,Vijaykrishnan Narayanan	10.23919/DATE51398.2021.9474182
SPPS: Secure Policy-based Publish/Subscribe System for V2C Communication.	Mohammad Hamad,Emanuel Regnath,Jan Lauinger,Vassilis Prevelakis,Sebastian Steinhorst	10.23919/DATE51398.2021.9474070
DNN-Life: An Energy-Efficient Aging Mitigation Framework for Improving the Lifetime of On-Chip Weight Memories in Deep Neural Network Hardware Architectures.	Muhammad Abdullah Hanif,Muhammad Shafique 0001	10.23919/DATE51398.2021.9473943
A Cognitive SAT to SAT-Hard Clause Translation-based Logic Obfuscation.	Rakibul Hassan,Gaurav Kolhe,Setareh Rafatirad,Houman Homayoun,Sai Manoj Pudukotai Dinakarrao	10.23919/DATE51398.2021.9474003
OnlineHD: Robust, Efficient, and Single-Pass Online Learning Using Hyperdimensional System.	Alejandro Hernández-Cane,Namiko Matsumoto,Eric Ping,Mohsen Imani	10.23919/DATE51398.2021.9474107
A Framework for Efficient and Binary Clustering in High-Dimensional Space.	Alejandro Hernández-Cano,Yeseong Kim,Mohsen Imani	10.23919/DATE51398.2021.9474008
As Accurate as Needed, as Efficient as Possible: Approximations in DD-based Quantum Circuit Simulation.	Stefan Hillmich,Richard Kueng,Igor L. Markov,Robert Wille	10.23919/DATE51398.2021.9474034
Posit Arithmetic for the Training and Deployment of Generative Adversarial Networks.	Nhut-Minh Ho,Duy Thanh Nguyen,Himeshi De Silva,John L. Gustafson,Weng-Fai Wong,Ik Joon Chang	10.23919/DATE51398.2021.9473933
Perception Computing-Aware Controller Synthesis for Autonomous Systems.	Clara Hobbs,Debayan Roy,Parasara Sridhar Duggirala,F. Donelson Smith,Soheil Samii,James H. Anderson,Samarjit Chakraborty	10.23919/DATE51398.2021.9474189
Characterizing and Optimizing EDA Flows for the Cloud.	Abdelrahman Hosny,Sherief Reda	10.23919/DATE51398.2021.9473977
BOFT: Exploitable Buffer Overflow Detection by Information Flow Tracking.	Muhammad Monir Hossain,Farimah Farahmandi,Mark M. Tehranipoor,Fahim Rahman	10.23919/DATE51398.2021.9474045
DNFA: Differential No-Fault Analysis of Bit Permutation Based Ciphers Assisted by Side-Channel.	Xiaolu Hou,Jakub Breier,Shivam Bhasin	10.23919/DATE51398.2021.9474154
Risk-Aware Cost-Effective Design Methodology for Integrated Circuit Locking.	Yinghua Hu,Kaixin Yang,Subhajit Dutta Chowdhury,Pierluigi Nuzzo 0002	10.23919/DATE51398.2021.9473956
Enhancements of Model and Method in Lithography Hotspot Identification.	Xuanyu Huang,Rui Zhang,Yu Huang,Peiyao Wang,Mei Li	10.23919/DATE51398.2021.9473963
Memory Hierarchy Calibration Based on Real Hardware In-order Cores for Accurate Simulation.	Quentin Huppert,Timon Evenblij,Manu Perumkunnil,Francky Catthoor,Lionel Torres,David Novo	10.23919/DATE51398.2021.9474108
MUX Granularity Oriented Iterative Technology Mapping for Implementing Compute-Intensive Applications on Via-Switch FPGA.	Takashi Imagawa,Jaehoon Yu,Masanori Hashimoto,Hiroyuki Ochi	10.23919/DATE51398.2021.9474202
Scramble Cache: An Efficient Cache Architecture for Randomized Set Permutation.	Amine Jaamoum,Thomas Hiscock,Giorgio Di Natale	10.23919/DATE51398.2021.9473919
Automated Software Compiler Techniques to Provide Fault Tolerance for Real-Time Operating Systems.	Benjamin James,Jeffrey Goeders	10.23919/DATE51398.2021.9474205
WISER: Deep Neural Network Weight-bit Inversion for State Error Reduction in MLC NAND Flash.	Jaehun Jang,Jong Hwan Ko	10.23919/DATE51398.2021.9474134
Morphable Convolutional Neural Network for Biomedical Image Segmentation.	Huaipan Jiang,Anup Sarma,Mengran Fan,Jihyun Ryoo,Meenakshi Arunachalam,Sharada Naveen,Mahmut T. Kandemir	10.23919/DATE51398.2021.9474153
GLAIVE: Graph Learning Assisted Instruction Vulnerability Estimation.	Jiajia Jiao,Debjit Pal,Chenhui Deng,Zhiru Zhang	10.23919/DATE51398.2021.9474098
Data-Driven Electrostatics Analysis based on Physics-Constrained Deep learning.	Wentian Jin,Shaoyi Peng,Sheldon X.-D. Tan	10.23919/DATE51398.2021.9474231
3D++: Unlocking the Next Generation of High-Performance and Energy-Efficient Architectures using M3D Integration.	Biresh Kumar Joardar,Aqeeb Iqbal Arka,Janardhan Rao Doppa,Partha Pratim Pande	10.23919/DATE51398.2021.9474219
Formulation of Design Space Exploration Problems by Composable Design Space Identification.	Rodolfo Jordão,Ingo Sander,Matthias Becker 0004	10.23919/DATE51398.2021.9474082
The UP2DATE Baseline Research Platforms.	Alvaro Jover-Alvarez,Alejandro J. Calderón,Iván Rodriguez,Leonidas Kosmidis,Kazi Asifuzzaman,Patrick Uven,Kim Grüttner,Tomaso Poggi,Irune Agirre	10.23919/DATE51398.2021.9474040
Cost- and Dataset-free Stuck-at Fault Mitigation for ReRAM-based Deep Learning Accelerators.	Giju Jung,Mohammed E. Fouda,Sugil Lee,Jongeun Lee,Ahmed M. Eltawil,Fadi J. Kurdahi	10.23919/DATE51398.2021.9474226
C-PO: A Context-Based Application-Placement Optimization for Autonomous Vehicles.	Tobias Kain,Hans Tompits,Timo Frederik Horeis,Johannes Heinrich,Julian-Steffen Müller,Fabian Plinke,Hendrik Decke,Marcel Aguirre Mehlhorn	10.23919/DATE51398.2021.9473948
ESPRESSO-GPU: Blazingly Fast Two-Level Logic Minimization.	Hitarth Kanakia,Mahdi Nazemi,Arash Fayyazi,Massoud Pedram	10.23919/DATE51398.2021.9473961
Speeding up MUX-FSM based Stochastic Computing for On-device Neural Networks.	Jongsung Kang,Taewhan Kim	10.23919/DATE51398.2021.9474193
Approach to Improve the Performance Using Bit-level Sparsity in Neural Networks.	Yesung Kang,Eunji Kwon,Seunggyu Lee,Younghoon Byun,Youngjoo Lee,Seokhyeong Kang	10.23919/DATE51398.2021.9474030
HOST: HLS Obfuscations against SMT ATtack.	Chandan Karfa,T. M. Abdul Khader,Yom Nigam,Ramanuj Chouksey,Ramesh Karri	10.23919/DATE51398.2021.9473927
Automated Synthesis of Predictable and High-Performance Cache Coherence Protocols.	Anirudh Mohan Kaushik,Hiren D. Patel	10.23919/DATE51398.2021.9474238
In-Memory Nearest Neighbor Search with FeFET Multi-Bit Content-Addressable Memories.	Arman Kazemi,Mohammad Mehdi Sharifi,Ann Franchesca Laguna,Franz Müller 0001,Ramin Rajaei,Ricardo Olivo,Thomas Kämpfe,Michael T. Niemier,X. Sharon Hu	10.23919/DATE51398.2021.9474025
Triple Fixed-Point MAC Unit for Deep Learning.	Madis Kerner,Kalle Tammemäe,Jaan Raik,Thomas Hollstein	10.23919/DATE51398.2021.9474020
Exact Physical Design of Quantum Circuits for Ion-Trap-based Quantum Architectures.	Oliver Keszöcze,Naser Mohammadzadeh,Robert Wille	10.23919/DATE51398.2021.9474188
tiny-HD: Ultra-Efficient Hyperdimensional Computing Engine for IoT Applications.	Behnam Khaleghi,Hanyang Xu,Justin Morris,Tajana Simunic Rosing	10.23919/DATE51398.2021.9473920
Adaptive Generative Modeling in Resource-Constrained Environments.	Jung-Eun Kim,Richard M. Bradford,Max Del Giudice,Zhong Shao	10.23919/DATE51398.2021.9474046
Paired Training Framework for Time-Constrained Learning.	Jung-Eun Kim,Richard M. Bradford,Max Del Giudice,Zhong Shao	10.23919/DATE51398.2021.9473934
MDARTS: Multi-objective Differentiable Neural Architecture Search.	Sunghoon Kim,Hyun-jeong Kwon,Eunji Kwon,Youngchang Choi,Tae-Hyun Oh,Seokhyeong Kang	10.23919/DATE51398.2021.9474068
Machine Learning Framework for Early Routability Prediction with Artificial Netlist Generator.	Daeyeon Kim,Hyun-jeong Kwon,Sung-Yun Lee,Seungwon Kim,Mingyu Woo,Seokhyeong Kang	10.23919/DATE51398.2021.9473966
Mapping Binary ResNets on Computing-In-Memory Hardware with Low-bit ADCs.	Yulhwa Kim,Hyungjun Kim,Jihoon Park,Hyunmyung Oh,Jae-Joon Kim	10.23919/DATE51398.2021.9474056
Value Similarity Extensions for Approximate Computing in General-Purpose Processors.	Younghoon Kim,Swagath Venkataramani,Sanchari Sen,Anand Raghunathan	10.23919/DATE51398.2021.9474264
Post Silicon Validation of the MMU.	Tom Kolan,Hillel Mendelson,Vitali Sokhin,Shai Doron,Hernan Theiler,Shay Aviv,Hagai Hadad,Natalia Freidman,Elena Tsanko,John M. Ludden,Bryant Cockcroft	10.23919/DATE51398.2021.9474095
GPU4S: Major Project Outcomes, Lessons Learnt and Way Forward.	Leonidas Kosmidis,Iván Rodriguez,Alvaro Jover-Alvarez,Sergi Alcaide,Jérôme Lachaize,Olivier Notebaert,Antoine Certain,David Steenari	10.23919/DATE51398.2021.9474123
WP 2.0: Signoff-Quality Implementation and Validation of Energy-Efficient Clock-Less Wave Propagated Pipelining.	Yehuda Kra,Tzachi Noy,Adam Teman	10.23919/DATE51398.2021.9474027
Remote and Stealthy Fault Attacks on Virtualized FPGAs.	Jonas Krautter,Dennis R. E. Gnad,Mehdi B. Tahoori	10.23919/DATE51398.2021.9474140
Making Obfuscated PUFs Secure Against Power Side-Channel Based Modeling Attacks.	Trevor Kroeger,Wei Cheng 0003,Sylvain Guilley,Jean-Luc Danger,Naghmeh Karimi	10.23919/DATE51398.2021.9474137
OpenSerDes: An Open Source Process-Portable All-Digital Serial Link.	K. Gaurav Kumar,Baibhab Chatterjee,Shreyas Sen	10.23919/DATE51398.2021.9474250
Flexible Cache Partitioning for Multi-Mode Real-Time Systems.	Ohchul Kwon,Gero Schwäricke,Tomasz Kloda,Denis Hoornaert,Giovani Gracioli,Marco Caccamo	10.23919/DATE51398.2021.9474240
In-Memory Computing based Accelerator for Transformer Networks for Long Sequences.	Ann Franchesca Laguna,Arman Kazemi,Michael T. Niemier,X. Sharon Hu	10.23919/DATE51398.2021.9474146
QSLC: Quantization-Based, Low-Error Selective Approximation for GPUs.	Sohan Lal,Jan Lucas,Ben H. H. Juurlink	10.23919/DATE51398.2021.9474124
Understanding Power Consumption and Reliability of High-Bandwidth Memory with Voltage Underscaling.	Seyed Saber Nabavi Larimi,Behzad Salami 0001,Osman S. Unsal,Adrián Cristal Kestelman,Hamid Sarbazi-Azad,Onur Mutlu	10.23919/DATE51398.2021.9474024
Verifying the Conformance of a Driver Implementation to the VirtIO Specification.	Matias Vara Larsen	10.23919/DATE51398.2021.9474210
Technology Lookup Table based Default Timing Assertions for Hierarchical Timing Closure.	Ravi Ledalla,Debjit Sinha,Adil Bhanji,Chaobo Li,Gregory Schaeffer,Hemlata Gupta,Jennifer Basile	10.23919/DATE51398.2021.9474048
Thermal-Aware Design and Management of Embedded Real-Time Systems.	Youngmoon Lee	10.23919/DATE51398.2021.9474042
NP-CGRA: Extending CGRAs for Efficient Processing of Light-weight Deep Neural Networks.	Jungi Lee,Jongeun Lee	10.23919/DATE51398.2021.9474256
Reliable Edge Intelligence in Unreliable Environment.	Minah Lee,Xueyuan She,Biswadeep Chakraborty,Saurabh Dash,Burhan Ahmad Mudassar,Saibal Mukhopadhyay	10.23919/DATE51398.2021.9474097
A Quantization Framework for Neural Network Adaption at the Edge.	Mengyuan Li,Xiaobo Sharon Hu	10.23919/DATE51398.2021.9474037
TRIGON: A Single-phase-clocking Low Power Hardened Flip-Flop with Tolerance to Double-Node-Upset for Harsh Environments Applications.	Yan Li 0084,Jun Han 0003,Xiaoyang Zeng,Mehdi B. Tahoori	10.23919/DATE51398.2021.9474176
RADAR: Run-time Adversarial Weight Attack Detection and Accuracy Recovery.	Jingtao Li,Adnan Siraj Rakin,Zhezhi He,Deliang Fan,Chaitali Chakrabarti	10.23919/DATE51398.2021.9474113
GEO: Generation and Execution Optimized Stochastic Computing Accelerator for Neural Networks.	Tianmu Li,Wojciech Romaszkan,Sudhakar Pamarti,Puneet Gupta 0001	10.23919/DATE51398.2021.9473911
Towards AQFP-Capable Physical Design Automation.	Hongjia Li,Mengshu Sun,Tianyun Zhang,Olivia Chen,Nobuyuki Yoshikawa,Bei Yu 0001,Yanzhi Wang,Yibo Lin	10.23919/DATE51398.2021.9474259
BloomCA: A Memory Efficient Reservoir Computing Hardware Implementation Using Cellular Automata and Ensemble Bloom Filter.	Dehua Liang,Masanori Hashimoto,Hiromitsu Awano	10.23919/DATE51398.2021.9474047
Generating Layouts of Standard Cells by Implicit Learning on Design Rules for Advanced Processes.	Aaron C.-W. Liang,Hsuan-Ming Huang,Charles H.-P. Wen	10.23919/DATE51398.2021.9474005
Fa-SAT: Fault-aided SAT-based Attack on Compound Logic Locking Techniques.	Nimisha Limaye,Satwik Patnaik,Ozgur Sinanoglu	10.23919/DATE51398.2021.9474118
Timing-Driven Placement for FPGAs with Heterogeneous Architectures and Clock Constraints.	Zhifeng Lin,Yanyue Xie,Gang Qian,Jianli Chen,Sifei Wang,Jun Yu 0010,Yao-Wen Chang	10.23919/DATE51398.2021.9474054
Hardware Acceleration of Fully Quantized BERT for Efficient Natural Language Processing.	Zejian Liu,Gang Li 0015,Jian Cheng 0001	10.23919/DATE51398.2021.9474043
PTierDB: Building Better Read-Write Cost Balanced Key-Value Stores for Small Data on SSD.	Li Liu 0014,Ke Zhou 0001	10.23919/DATE51398.2021.9474044
vProfile: Voltage-Based Anomaly Detection in Controller Area Networks.	Nathan Liu,Carlos Moreno 0002,Murray Dunne,Sebastian Fischmeister	10.23919/DATE51398.2021.9474106
Neighbor Oblivious Learning (NObLe) for Device Localization and Tracking.	Zichang Liu,Li Chou,Anshumali Shrivastava	10.23919/DATE51398.2021.9474265
Accelerating Fully Spectral CNNs with Adaptive Activation Functions on FPGA.	Shuanglong Liu,Hongxiang Fan,Wayne Luk	10.23919/DATE51398.2021.9474171
Global Placement with Deep Learning-Enabled Explicit Routability Optimization.	Siting Liu,Qi Sun,Peiyu Liao,Yibo Lin,Bei Yu 0001	10.23919/DATE51398.2021.9473959
Parasitic-Aware Analog Circuit Sizing with Graph Neural Networks and Bayesian Optimization.	Mingjie Liu,Walker J. Turner,George F. Kokai,Brucek Khailany,David Z. Pan,Haoxing Ren	10.23919/DATE51398.2021.9474253
Modeling of Threshold Voltage Distribution in 3D NAND Flash Memory.	Weihua Liu,Fei Wu 0005,Jian Zhou,Meng Zhang,Chengmo Yang,Zhonghai Lu,Yu Wang 0002,Changsheng Xie	10.23919/DATE51398.2021.9473974
Surviving Transient Power Failures with SRAM Data Retention.	Songran Liu,Wei Zhang 0173,Mingsong Lv,Qiulin Chen,Nan Guan	10.23919/DATE51398.2021.9474038
Understanding Chiplets Today to Anticipate Future Integration Opportunities and Limits.	Gabriel H. Loh,Samuel Naffziger,Kevin Lepak	10.23919/DATE51398.2021.9474021
A Runtime Reconfigurable Design of Compute-in-Memory based Hardware Accelerator.	Anni Lu,Xiaochen Peng,Yandong Luo,Shanshi Huang,Shimeng Yu	10.23919/DATE51398.2021.9474156
HSCoNAS: Hardware-Software Co-Design of Efficient DNNs via Neural Architecture Search.	Xiangzhong Luo,Di Liu 0002,Shuo Huai,Weichen Liu	10.23919/DATE51398.2021.9473937
A FeRAM based Volatile/Non-volatile Dual-mode Buffer Memory for Deep Neural Network Training.	Yandong Luo,Yuan-Chun Luo,Shimeng Yu	10.23919/DATE51398.2021.9474180
SpinLiM: Spin Orbit Torque Memory for Ternary Neural Networks Based on the Logic-in-Memory Architecture.	Lichuan Luo,He Zhang,Jinyu Bai,Youguang Zhang,Wang Kang,Weisheng Zhao	10.23919/DATE51398.2021.9474022
TAP-2.5D: A Thermally-Aware Chiplet Placement Methodology for 2.5D Systems.	Yenai Ma,Leila Delshadtehrani,Cansu Demirkiran,José L. Abellán,Ajay Joshi	10.23919/DATE51398.2021.9474011
Workload-Aware Approximate Computing Configuration.	Dongning Ma,Rahul Thapa,Xingjian Wang,Xun Jiao,Cong Hao	10.23919/DATE51398.2021.9474069
Efficient AUTOSAR-Compliant CAN-FD Frame Packing with Observed Optimality.	Wenhong Ma,Guoqi Xie,Renfa Li,Weichen Liu,Hai Helen Li,Wanli Chang 0001	10.23919/DATE51398.2021.9473962
Analog Layout Generation using Optimized Primitives.	Meghna Madhusudan,Arvind K. Sharma,Yaguang Li,Jiang Hu,Sachin S. Sapatnekar,Ramesh Hajiani	10.23919/DATE51398.2021.9474010
PLEDGER: Embedded Whole Genome Read Mapping using Algorithm-HW Co-design and Memory-aware Implementation.	Sidharth Maheshwari,Rishad A. Shafik,Ian Wilson,Alex Yakovlev,Venkateshwarlu Y. Gudur,Amit Acharyya	10.23919/DATE51398.2021.9473909
Fan-out of 2 Triangle Shape Spin Wave Logic Gates.	Abdulqader Nael Mahmoud,Christoph Adelmann,Frederic Vanderveken,Sorin Cotofana,Florin Ciubotaru,Said Hamdioui	10.23919/DATE51398.2021.9474089
A Reconfigurable Multiple-Precision Floating-Point Dot Product Unit for High-Performance Computing.	Wei Mao 0002,Kai Li,Xinang Xie,Shirui Zhao,He Li 0008,Hao Yu 0001	10.23919/DATE51398.2021.9473928
Dynamic fault injection into digital twins of safety-critical systems.	Thomas Markwirth,Roland Jancke,Christoph Sohrmann	10.23919/DATE51398.2021.9474066
Identification of Hardware Devices based on Sensors and Switching Activity: a Preliminary Study.	Honorio Martín,Elena Ioana Vatajelu,Giorgio Di Natale	10.23919/DATE51398.2021.9474173
Adaptive Learning Based Building Load Prediction for Microgrid Economic Dispatch.	Rumia Masburah,Rajib Lochan Jana,Ainuddin Khan,Shichao Xu,Shuyue Lan,Soumyajit Dey,Qi Zhu 0002	10.23919/DATE51398.2021.9474041
Critical Path Isolation and Bit-Width Scaling Are Highly Compatible for Voltage Over-Scalable Design.	Yutaka Masuda,Jun Nagayama,TaiYu Cheng,Tohru Ishihara,Yoichi Momiyama,Masanori Hashimoto	10.23919/DATE51398.2021.9473946
NoC Performance Model for Efficient Network Latency Estimation.	Oumaima Matoussi	10.23919/DATE51398.2021.9474101
Analyzing Memory Interference of FPGA Accelerators on Multicore Hosts in Heterogeneous Reconfigurable SoCs.	Maxim Mattheeuws,Björn Forsberg,Andreas Kurth,Luca Benini	10.23919/DATE51398.2021.9473925
FlyDVS: An Event-Driven Wireless Ultra-Low Power Visual Sensor Node.	Alfio Di Mauro,Moritz Scherer,Jordi Fornt Mas,Basile Bougenot,Michele Magno,Luca Benini	10.23919/DATE51398.2021.9474260
Digital Offset for RRAM-based Neuromorphic Computing: A Novel Solution to Conquer Cycle-to-cycle Variation.	Ziqi Meng,Weikang Qian,Yilong Zhao,Yanan Sun 0003,Rui Yang,Li Jiang 0002	10.23919/DATE51398.2021.9474179
A GPU -accelerated Deep Stereo- LiDAR Fusion for Real-time High-precision Dense Depth Sensing.	Haitao Meng,Chonghao Zhong,Jianfeng Gu,Gang Chen 0023	10.23919/DATE51398.2021.9474009
Fünfiiber-Drone: A Modular Open-Platform 18-grams Autonomous Nano-Drone.	Hanna Miiller,Daniele Palossi,Stefan Mach,Francesco Conti 0001,Luca Benini	10.23919/DATE51398.2021.9474262
Future of HPC: Diversifying Heterogeneity.	Dejan S. Milojicic,Paolo Faraboschi,Nicolas Dubé,Duncan Roweth	10.23919/DATE51398.2021.9474063
Duetto: Latency Guarantees at Minimal Performance Cost.	Reza Mirosanlou,Mohamed Hassan 0002,Rodolfo Pellizzoni	10.23919/DATE51398.2021.9474062
Origin: Enabling On-Device Intelligence for Human Activity Recognition Using Energy Harvesting Wireless Sensor Networks.	Cyan Subhra Mishra,Jack Sampson,Mahmut Taylan Kandemir,Vijaykrishnan Narayanan	10.23919/DATE51398.2021.9474017
Logic Synthesis for Generalization and Learning Addition.	Yukio Miyasaka,Xinpei Zhang,Mingfei Yu,Qingyang Yi,Masahiro Fujita	10.23919/DATE51398.2021.9474169
Hardware Benchmarking of Round 2 Candidates in the NIST Lightweight Cryptography Standardization Process.	Kamyar Mohajerani,Richard Haeussler,Rishub Nagpal,Farnoud Farahmand,Abubakr Abdulgadir,Jens-Peter Kaps,Kris Gaj	10.23919/DATE51398.2021.9473930
Hardware Redaction via Designer-Directed Fine-Grained eFPGA Insertion.	Prashanth Mohan,Oguz Atli,Joseph Sweeney,Onur O. Kibar,Larry T. Pileggi,Ken Mai	10.23919/DATE51398.2021.9473910
Remote Power Side-Channel Attacks on BNN Accelerators in FPGAs.	Shayan Moini,Shanquan Tian,Daniel E. Holcomb,Jakub Szefer,Russell Tessier	10.23919/DATE51398.2021.9473915
HyDREA: Towards More Robust and Efficient Machine Learning Systems with Hyperdimensional Computing.	Justin Morris,Kazim Ergun,Behnam Khaleghi,Mohsen Imani,Baris Aksanli,Tajana Rosing	10.23919/DATE51398.2021.9474218
FAST: A Fast Automatic Sweeping Topology Customization Method for Application-Specific Wavelength-Routed Optical NoCs.	Xiao Moyuan,Tsun-Ming Tseng,Ulf Schlichtmann	10.23919/DATE51398.2021.9474159
A Case for Emerging Memories in DNN Accelerators.	Avilash Mukherjee,Kumar Saurav,Prashant J. Nair,Sudip Shekhar,Mieszko Lis	10.23919/DATE51398.2021.9474252
Testing Resistive Memory based Neuromorphic Architectures using Reference Trimming.	Christopher Münch,Mehdi B. Tahoori	10.23919/DATE51398.2021.9474064
Heterogeneous 3D ICs: Current Status and Future Directions for Physical Design Technologies.	Gauthaman Murali,Sung Kyu Lim	10.23919/DATE51398.2021.9474057
Intelligent Architectures for Intelligent Computing Systems.	Onur Mutlu	10.23919/DATE51398.2021.9474073
Compute-in-Memory Upside Down: A Learning Operator Co-Design Perspective for Scalability.	Shamma Nasrin,Priyesh Shukla,Shruthi Jaisimha,Amit Ranjan Trivedi	10.23919/DATE51398.2021.9474119
TiVaPRoMi: Time-Varying Probabilistic Row-Hammer Mitigation.	Hassan Nassar,Lars Bauer,Jörg Henkel	10.23919/DATE51398.2021.9473912
Library-free Structure Recognition for Analog Circuits.	Maximilian Neuner,Inga Abel,Helmut Graeb	10.23919/DATE51398.2021.9474102
HiQ-ProjectQ: Towards user-friendly and high-performance quantum computing on GPUs.	Damien Nguyen,Dmitry Mikushin,Yung Man Hong	10.23919/DATE51398.2021.9474170
Performance Analysis and Auto-tuning for SPARK in-memory analytics.	Dimitra Nikitopoulou,Dimosthenis Masouros,Sotirios Xydis,Dimitrios Soudris	10.23919/DATE51398.2021.9474122
Tiny-CFA: Minimalistic Control-Flow Attestation Using Verified Proofs of Execution.	Ivan De Oliveira Nunes,Sashidhar Jakkamsetti,Gene Tsudik	10.23919/DATE51398.2021.9474029
LSP: Collective Cross-Page Prefetching for NVM.	Haiyang Pan,Yuhang Liu 0001,Tianyue Lu,Mingyu Chen 0001	10.23919/DATE51398.2021.9474127
Hardware-Assisted Malware Detection using Machine Learning.	Zhixin Pan,Jennifer Sheldon,Chamika Sudusinghe,Subodha Charles,Prabhat Mishra 0001	10.23919/DATE51398.2021.9474050
Source Code Classification for Energy Efficiency in Parallel Ultra Low-Power Microcontrollers.	Emanuele Parisi,Francesco Barchi,Andrea Bartolini,Giuseppe Tagliavini,Andrea Acquaviva	10.23919/DATE51398.2021.9474085
Knowledge Distillation and Gradient Estimation for Active Error Compensation in Approximate Neural Networks.	Cecilia De la Parra,Xuyi Wu,Andre Guntoro,Akash Kumar 0001	10.23919/DATE51398.2021.9473990
A Hybrid Adaptive Strategy for Task Allocation and Scheduling for Multi-applications on NoC-based Multicore Systems with Resource Sharing.	Suraj Paul,Navonil Chatterjee,Prasun Ghosal,Jean-Philippe Diguet	10.23919/DATE51398.2021.9474079
Adaptive Design of Real-Time Control Systems subject to Sporadic Overruns.	Paolo Pazzaglia,Arne Hamann,Dirk Ziegenbein,Martina Maggio	10.23919/DATE51398.2021.9473913
Online latency monitoring of time-sensitive event chains in safety-critical applications.	Jonas Peeck,Johannes Schlatow,Rolf Ernst	10.23919/DATE51398.2021.9474109
Coyote: An Open Source Simulation Tool to Enable RISC- V in HPC.	Boria Pérez,Alexander Fell,John D. Davis	10.23919/DATE51398.2021.9474080
EVEREST: A design environment for extreme-scale big data analytics on heterogeneous platforms.	Christian Pilato,Stanislav Böhm,Fabien Brocheton,Jerónimo Castrillón,Riccardo Cevasco,Vojtech Cima,Radim Cmar,Dionysios Diamantopoulos,Fabrizio Ferrandi,Jan Martinovic,Gianluca Palermo,Michele Paolino,Antonio Parodi,Lorenzo Pittaluga,Daniel Raho,Francesco Regazzoni 0001,Katerina Slaninová,Christoph Hagleitner	10.23919/DATE51398.2021.9473940
Generic Sample Preparation for Different Microfluidic Platforms.	Sudip Poddar,Gerold Fink,Werner Haselmayr,Robert Wille	10.23919/DATE51398.2021.9474059
Side-channel attack on Rainbow post-quantum signature.	David Pokorný,Petr Socha,Martin Novotný	10.23919/DATE51398.2021.9474157
Nano Security: From Nano-Electronics to Secure Systems.	Ilia Polian,Frank Altmann,Tolga Arul,Christian Boit,Ralf Brederlow,Lucas Davi,Rolf Drechsler,Nan Du,Thomas Eisenbarth 0001,Tim Güneysu,Sascha Hermann,Matthias Hiller,Rainer Leupers,Farhad Merchant,Thomas Mussenbrock,Stefan Katzenbeisser 0001,Akash Kumar 0001,Wolfgang Kunz,Thomas Mikolajick,Vivek Pachauri,Jean-Pierre Seifert,Frank Sill Torres,Jens Trommer	10.23919/DATE51398.2021.9474187
Hybrid Analog-Spiking Long Short-Term Memory for Energy Efficient Computing on Edge Devices.	Wachirawit Ponghiran,Kaushik Roy 0001	10.23919/DATE51398.2021.9473953
Decentralized Autonomous Architecture for Resilient Cyber-Physical Production Systems.	Laurin Prenzel,Sebastian Steinhorst	10.23919/DATE51398.2021.9473954
Empirical Evidence for MPSoCs in Critical Systems: The Case of NXP&apos;s T2080 Cache Coherence.	Roger Pujol,Hamid Tabani,Jaume Abella 0001,Mohamed Hassan,Francisco J. Cazorla	10.23919/DATE51398.2021.9474078
Energy-Aware Designs of Ferroelectric Ternary Content Addressable Memory.	Yu Qian,Zhenhao Fan,Haoran Wang,Chao Li 0065,Mohsen Imani,Kai Ni 0004,Grace Li Zhang,Bing Li 0005,Ulf Schlichtmann,Cheng Zhuo,Xunzhao Yin	10.23919/DATE51398.2021.9474234
Asynchronous Reinforcement Learning Framework for Net Order Exploration in Detailed Routing.	Tong Qu,Yibo Lin,Zongqing Lu,Yajuan Su,Yayi Wei	10.23919/DATE51398.2021.9474007
CMRC: Comprehensive Microarchitectural Register Coalescing for GPGPUs.	Ahmad M. Radaideh,Paul V. Gratz	10.23919/DATE51398.2021.9474225
Vertical IP Protection of the Next-Generation Devices: Quo Vadis?	Shubham Rai,Siddharth Garg,Christian Pilato,Vladimir Herdt,Elmira Moussavi,Dominik Sisejkovic,Ramesh Karri,Rolf Drechsler,Farhad Merchant,Akash Kumar 0001	10.23919/DATE51398.2021.9474132
Perspectives on Emerging Computation-in-Memory Paradigms.	Shubham Rai,Mengyun Liu,Anteneh Gebregiorgis,Debjyoti Bhattacharjee,Krishnendu Chakrabarty,Said Hamdioui,Anupam Chattopadhyay,Jens Trommer,Akash Kumar 0001	10.23919/DATE51398.2021.9473976
Logic Synthesis Meets Machine Learning: Trading Exactness for Generalization.	Shubham Rai,Walter Lau Neto,Yukio Miyasaka,Xinpei Zhang,Mingfei Yu,Qingyang Yi,Masahiro Fujita,Guilherme B. Manske,Matheus F. Pontes,Leomar S. da Rosa,Marilton S. de Aguiar,Paulo F. Butzen,Po-Chun Chien,Yu-Shan Huang,Hoa-Ren Wang,Jie-Hong R. Jiang,Jiaqi Gu,Zheng Zhao 0003,Zixuan Jiang,David Z. Pan,Brunno A. Abreu,Isac de Souza Campos,Augusto Andre Souza Berndt,Cristina Meinhardt,Jônata Tyska Carvalho,Mateus Grellert,Sergio Bampi,Aditya Lohana,Akash Kumar 0001,Wei Zeng 0015,Azadeh Davoodi,Rasit Onur Topaloglu,Yuan Zhou,Jordan Dotzel,Yichi Zhang,Hanyu Wang 0005,Zhiru Zhang,Valerio Tenace,Pierre-Emmanuel Gaillardon,Alan Mishchenko,Satrajit Chatterjee	10.23919/DATE51398.2021.9473972
Preserving Self-Duality During Logic Synthesis for Emerging Reconfigurable Nanotechnologies.	Shubham Rai,Heinz Riener,Giovanni De Micheli,Akash Kumar 0001	10.23919/DATE51398.2021.9474112
Towards Non-intrusive Malware Detection for Industrial Control Systems.	Prashant Hari Narayan Rajput,Michail Maniatakos	10.23919/DATE51398.2021.9474121
Improving the Timing Behaviour of Mixed-Criticality Systems Using Chebyshev&apos;s Theorem.	Behnaz Ranjbar,Ali Hoseinghorban,Siva Satyendra Sahoo,Alireza Ejlali,Akash Kumar 0001	10.23919/DATE51398.2021.9474263
Exploring Spike-Based Learning for Neuromorphic Computing: Prospects and Perspectives.	Nitin Rathi,Amogh Agrawal,Chankyu Lee,Adarsh Kumar Kosta,Kaushik Roy 0001	10.23919/DATE51398.2021.9473964
CASTLE: Architecting Assured System-on-Chip Firmware Integrity.	Sandip Ray,Atul Prasad Deb Nath,Kshitij Raj,Swarup Bhunia	10.23919/DATE51398.2021.9474099
The Road towards Predictable Automotive High - Performance Platforms.	Falk Rehm,Jörg Seitter,Jan-Peter Larsson,Selma Saidi,Giovanni Stea,Raffaele Zippo,Dirk Ziegenbein,Matteo Andreozzi,Arne Hamann	10.23919/DATE51398.2021.9473996
GRINCH: A Cache Attack against GIFT Lightweight Cipher.	Cezar Reinbrecht,Abdullah Aljuffri,Said Hamdioui,Mottaqiallah Taouil,Johanna Sepúlveda	10.23919/DATE51398.2021.9474201
Exploiting FeFETs via Cross-Layer Design from In-memory Computing Circuits to Meta-Learning Applications.	Dayane Reis,Ann Franchesca Laguna,Michael T. Niemier,Xiaobo Sharon Hu	10.23919/DATE51398.2021.9474261
Forseti: An Efficient Basic-block-level Sensitivity Analysis Framework Towards Multi-bit Faults.	Jinting Ren,Xianzhang Chen,Duo Liu,Moming Duan,Renping Liu,Chengliang Wang	10.23919/DATE51398.2021.9474004
Strengthening Digital Twin Applications based on Machine Learning for Complex Equipment.	Zijie Ren,Jiafu Wan	10.23919/DATE51398.2021.9474133
Sequential Logic Encryption Against Model Checking Attack.	Amin Rezaei 0001,Hai Zhou	10.23919/DATE51398.2021.9474002
Running Efficiently CNNs on the Edge Thanks to Hybrid SRAM-RRAM In-Memory Computing.	Marco Rios,Flavio Ponzina,Giovanni Ansaloni,Alexandre Levisse,David Atienza	10.23919/DATE51398.2021.9474233
Operating Beyond FPGA Tool Limitations: Nervous Systems for Embedded Runtime Management.	Matthew Rowlings,Andy M. Tyrrell,Martin A. Trefzer	10.23919/DATE51398.2021.9474251
Timing Debugging for Cyber-Physical Systems.	Debayan Roy,Clara Hobbs,James H. Anderson,Marco Caccamo,Samarjit Chakraborty	10.23919/DATE51398.2021.9474012
SPRITE: Sparsity-Aware Neural Processing Unit with Constant Probability of Index-Matching.	Sungju Ryu,Youngtaek Oh,Taesu Kim,Daehyun Ahn,Jae-Joon Kim	10.23919/DATE51398.2021.9474198
VeriDevOps: Automated Protection and Prevention to Meet Security Requirements in DevOps.	Andrey Sadovykh,Gunnar Widforss,Dragos Truscan,Eduard Paul Enoiu,Wissam Mallouli,Rosa Iglesias,Alessandra Bagnato,Olga Hendel	10.23919/DATE51398.2021.9474185
Long Short-Term Memory Neural Network-based Power Forecasting of Multi-Core Processors.	Mark Sagi,Martin Rapp,Heba Khdr,Yizhe Zhang 0005,Nael Fasfous,Nguyen Anh Vu Doan,Thomas Wild,Jörg Henkel,Andreas Herkersdorf	10.23919/DATE51398.2021.9474028
Modeling and Optimization of SRAM-based In-Memory Computing Hardware Design.	Jyotishman Saikia,Shihui Yin,Sai Kiran Cherupally,Bo Zhang,Jian Meng,Mingoo Seok,Jae-Sun Seo	10.23919/DATE51398.2021.9473973
FPGA Acceleration of Protein Back-Translation and Alignment.	Sahand Salamat,Jaeyoung Kang 0001,Yeseong Kim,Mohsen Imani,Niema Moshiri,Tajana Rosing	10.23919/DATE51398.2021.9474103
Reliability-Aware Quantization for Anti-Aging NPUs.	Sami Salamin,Georgios Zervakis 0001,Ourania Spantidi,Iraklis Anagnostopoulos,Jörg Henkel,Hussam Amrouch	10.23919/DATE51398.2021.9474094
Closed-loop Approach to Perception in Autonomous System.	Kruttidipta Samal,Marilyn Wolf,Saibal Mukhopadhyay	10.23919/DATE51398.2021.9474243
Indirection Stream Semantic Register Architecture for Efficient Sparse-Dense Linear Algebra.	Paul Scheffler,Florian Zaruba,Fabian Schuiki,Torsten Hoefler,Luca Benini	10.23919/DATE51398.2021.9474230
ICP and IC3.	Karsten Scheibler,Felix Winterer,Tobias Seufert,Tino Teige,Christoph Scholl 0001,Bernd Becker 0001	10.23919/DATE51398.2021.9473970
Compilation flow for classically defined quantum operations.	Bruno Schmitt,Ali Javadi-Abhari,Giovanni De Micheli	10.23919/DATE51398.2021.9474163
From Boolean functions to quantum circuits: A scalable quantum compilation flow in C++.	Bruno Schmitt,Fereshte Mozafari,Giulia Meuli,Heinz Riener,Giovanni De Micheli	10.23919/DATE51398.2021.9474237
Verifying Dividers Using Symbolic Computer Algebra and Don&apos;t Care Optimization.	Christoph Scholl 0001,Alexander Konrad,Alireza Mahzoon,Daniel Große,Rolf Drechsler	10.23919/DATE51398.2021.9474019
FuSeConv: Fully Separable Convolutions for Fast Inference on Systolic Arrays.	Surya Selvam,Vinod Ganesan,Pratyush Kumar	10.23919/DATE51398.2021.9473985
Enhanced Detection Range for EM Side-channel Attack Probes utilizing Co-planar Capacitive Asymmetry Sensing.	Dong-Hyun Seo,Mayukh Nath,Debayan Das,Santosh Ghosh,Shreyas Sen	10.23919/DATE51398.2021.9474155
Scalar replacement in the presence of multiple write accesses for high-level synthesis.	Kenshu Seto	10.23919/DATE51398.2021.9474131
Common-Centroid Layouts for Analog Circuits: Advantages and Limitations.	Arvind K. Sharma,Meghna Madhusudan,Steven M. Burns,Parijat Mukherjee,Soner Yaldiz,Ramesh Harjani,Sachin S. Sapatnekar	10.23919/DATE51398.2021.9474244
An Efficient Yield Estimation Method for Layouts of High Dimensional and High Sigma SRAM Arrays.	Yue Shen,Changhao Yan,Sheng-Guo Wang,Dian Zhou,Xuan Zeng 0001	10.23919/DATE51398.2021.9473936
Hardware-assisted Detection of Malware in Automotive-Based Systems.	Yugpratap Singh,Abraham Peedikayil Kuruvila,Kanad Basu	10.23919/DATE51398.2021.9474053
CHITIN: A Comprehensive In-thread Instruction Replication Technique Against Transient Faults.	Hwisoo So,Moslem Didehban,Jinhyo Jung,Aviral Shrivastava,Kyoungwoo Lee	10.23919/DATE51398.2021.9473917
A Resource Estimation and Verification Workflow in Q# Special session paper.	Mathias Soeken,Mariia Mykhailova,Vadym Kliuchnikov,Christopher E. Granade,Alexander Vaschillo	10.23919/DATE51398.2021.9474228
Efficient Resource Management of Clustered Multi-Processor Systems Through Formal Property Exploration.	Ourania Spantidi,Iraklis Anagnostopoulos,Georgios Fainekos	10.23919/DATE51398.2021.9473998
Neuron Fault Tolerance in Spiking Neural Networks.	Theofilos Spyrou,Sarah A. El-Sayed,Engin Afacan,Luis A. Camuñas-Mesa,Bernabé Linares-Barranco,Haralampos-G. Stratigopoulos	10.23919/DATE51398.2021.9474081
Enabling and supporting car-as-a-service by digital twin modeling and deployment.	Charles Steinmetz,Greyce N. Schroeder,Achim Rettberg,Ricardo Nagel Rodrigues,Carlos Eduardo Pereira	10.23919/DATE51398.2021.9474248
Project Overview for Step-Up!CPS - Process, Methods and Technologies for Updating Safety-critical Cyber-physical Systems.	Thomas Strathmann,Georg Hake,Houssem Guissouma,Carl Philipp Hohl,Yosab Bebawy,Sebastian Vander Maelen,Andrew Koerner	10.23919/DATE51398.2021.9474032
Deep Neural Network Hardware Deployment Optimization via Advanced Active Learning.	Qi Sun,Chen Bai,Hao Geng,Bei Yu 0001	10.23919/DATE51398.2021.9474100
Correlated Multi-objective Multi-fidelity Optimization for HLS Directives Design.	Qi Sun,Tinghuan Chen,Siting Liu,Jin Miao,Jianli Chen,Hao Yu 0001,Bei Yu 0001	10.23919/DATE51398.2021.9474241
Efficient Tensor Cores support in TVM for Low-Latency Deep learning.	Wei Sun,Savvas Sioutas,Sander Stuijk,Andrew Nelson 0001,Henk Corporaal	10.23919/DATE51398.2021.9473984
A 93 TOPS/Watt Near-Memory Reconfigurable SAD Accelerator for HEVC/AV1/JEM Encoding.	Jainaveen Sundaram,Srivatsa Rangachar Srinivasa,Dileep Kurian,Indranil Chakraborty,Sirisha Rani Kale,Nilesh Jain,Tanay Karnik,Ravi R. Iyer 0001,Anuradha Srinivasan	10.23919/DATE51398.2021.9474162
AURORA: Automated Refinement of Coarse-Grained Reconfigurable Accelerators.	Cheng Tan 0002,Chenhao Xie 0001,Ang Li 0006,Kevin J. Barker,Antonino Tumeo	10.23919/DATE51398.2021.9473955
An Improved STBP for Training High-Accuracy and Low-Spike-Count Spiking Neural Networks.	Pai-Yu Tan,Cheng-Wen Wu,Juin-Ming Lu	10.23919/DATE51398.2021.9474151
Response Time Analysis of Lazy Round Robin.	Yue Tang 0001,Nan Guan,Zhiwei Feng,Xu Jiang 0004,Wang Yi 0001	10.23919/DATE51398.2021.9474242
An Effective Methodology for Integrating Concolic Testing with SystemC-based Virtual Prototypes.	Sören Tempel,Vladimir Herdt,Rolf Drechsler	10.23919/DATE51398.2021.9474149
COMPACT: Flow-Based Computing on Nanoscale Crossbars with Minimal Semiperimeter.	Sven Thijssen,Sumit Kumar Jha 0001,Rickard Ewetz	10.23919/DATE51398.2021.9473995
Activation Density based Mixed-Precision Quantization for Energy Efficient Neural Networks.	Karina Vasquez,Yeshwanth Venkatesha,Abhiroop Bhattacharjee,Abhishek Moitra,Priyadarshini Panda	10.23919/DATE51398.2021.9474031
Digital test of ZigBee transmitters: Validation in industrial test environment.	Thibault Vayssade,Florence Azaïs,Laurent Latorre,François Lefèvre	10.23919/DATE51398.2021.9474090
Parametric Throughput Oriented Large Integer Multipliers for High Level Synthesis.	Emanuele Vitali,Davide Gadioli,Fabrizio Ferrandi,Gianluca Palermo	10.23919/DATE51398.2021.9473908
Managing Variability and Reuse of Extra-functional Control Software in CPPS.	Birgit Vogel-Heuser,Juliane Fischer,Dieter Hess,Eva-Maria Neumann,Marcus Würr	10.23919/DATE51398.2021.9474105
FTApprox: A Fault-Tolerant Approximate Arithmetic Computing Data Format.	Ye Wang,Jian Dong,Qian Xu,Gang Qu 0001	10.23919/DATE51398.2021.9474125
Bounding Perception Neural Network Uncertainty for Safe Control of Autonomous Systems.	Zhilu Wang,Chao Huang 0015,Yixuan Wang,Clara Hobbs,Samarjit Chakraborty,Qi Zhu 0002	10.23919/DATE51398.2021.9474204
Constructive Use of Process Variations: Reconfigurable and High-Resolution Delay-Line.	Wenhao Wang,Yukui Luo,Xiaolin Xu	10.23919/DATE51398.2021.9473969
Locking the Re-usability of Behavioral IPs: Discriminating the Search Space through Partial Encryptions.	Zi Wang 0006,Benjamin Carrión Schäfer	10.23919/DATE51398.2021.9474142
Thermal Comfort Aware Online Energy Management Framework for a Smart Residential Building.	Daichi Watari,Ittetsu Taniguchi,Francky Catthoor,Charalampos Marantos,Kostas Siozios,Elham Shirazi,Dimitrios Soudris,Takao Onoye	10.23919/DATE51398.2021.9473922
Worst-Case Failover Timing Analysis of Distributed Fail-Operational Automotive Applications.	Philipp Weiss,Sherif Elsabbahy,Andreas Weichslgartner,Sebastian Steinhorst	10.23919/DATE51398.2021.9473950
Printed Stochastic Computing Neural Networks.	Dennis D. Weller,Nathaniel Bleier,Michael Hefenbrock,Jasmin Aghassi-Hagmann,Michael Beigl,Rakesh Kumar 0002,Mehdi B. Tahoori	10.23919/DATE51398.2021.9474254
Low-Latency Asynchronous Logic Design for Inference at the Edge.	Adrian Wheeldon,Alex Yakovlev,Rishad A. Shafik,Jordan Morris	10.23919/DATE51398.2021.9474126
HiMap: Fast and Scalable High-Quality Mapping on CGRA via Hierarchical Abstraction.	Dhananjaya Wijerathne,Zhaoying Li,Anuj Pathania,Tulika Mitra,Lothar Thiele	10.23919/DATE51398.2021.9473916
Visualizing Decision Diagrams for Quantum Computing (Special Session Summary).	Robert Wille,Lukas Burgholzer,Michael Artner	10.23919/DATE51398.2021.9474236
Towards Automatic Design and Verification for Level 3 of the European Train Control System.	Robert Wille,Tom Peham,Judith Przigoda,Nils Przigoda	10.23919/DATE51398.2021.9473935
Microarchitectural Timing Channels and their Prevention on an Open-Source 64-bit RISC-V Core.	Nils Wistoff,Moritz Schneider,Frank K. Gürkaynak,Luca Benini,Gernot Heiser	10.23919/DATE51398.2021.9474214
Blender: A Traffic-Aware Container Placement for Containerized Data Centers.	Zhaorui Wu,Yuhui Deng,Hao Feng,Yi Zhou 0009,Geyong Min	10.23919/DATE51398.2021.9474067
Double DQN for Chip-Level Synthesis of Paper-Based Digital Microfluidic Biochips.	Fang-Chi Wu,Jian-De Li,Katherine Shu-Min Li,Sying-Jyan Wang,Tsung-Yi Ho	10.23919/DATE51398.2021.9474065
Characterization and Fault Modeling of Intermediate State Defects in STT-MRAM.	Lizhou Wu,Siddharth Rao,Mottaqiallah Taouil,Erik Jan Marinissen,Gouri Sankar Kar,Said Hamdioui	10.23919/DATE51398.2021.9473999
SW-WAL: Leveraging Address Remapping of SSDs to Achieve Single-Write Write-Ahead Logging.	Qiulin Wu,You Zhou,Fei Wu 0005,Ke Wang,Hao Lv,Jiguang Wan,Changsheng Xie	10.23919/DATE51398.2021.9473923
LAP: A Lightweight Automata Processor for Pattern Matching Tasks.	Haojun Xia,Lei Gong,Chao Wang 0003,Xianglan Chen,Xuehai Zhou	10.23919/DATE51398.2021.9474249
GOMIL: Global Optimization of Multiplier by Integer Linear Programming.	Weihua Xiao,Weikang Qian,Weiqiang Liu 0001	10.23919/DATE51398.2021.9474247
Leveraging Processor Modeling and Verification for General Hardware Modules.	Yue Xing,Huaixi Lu,Aarti Gupta,Sharad Malik	10.23919/DATE51398.2021.9474194
HeSA: Heterogeneous Systolic Array Architecture for Compact CNNs Hardware Accelerators.	Rui Xu,Sheng Ma,Yaohua Wang,Yang Guo 0003	10.23919/DATE51398.2021.9474145
Reliability-Driven Neuromorphic Computing Systems Design.	Qi Xu,Junpeng Wang,Hao Geng,Song Chen 0001,Xiaoqing Wen	10.23919/DATE51398.2021.9473929
Training Deep Neural Networks in 8-bit Fixed Point with Dynamic Shared Exponent Management.	Hisakatsu Yamaguchi,Makiko Ito,Katsuhiro Yoda,Atsushi Ike	10.23919/DATE51398.2021.9473997
A Hardware Accelerator for Polynomial Multiplication Operation of CRYSTALS-KYBER PQC Scheme.	Ferhat Yaman,Ahmet Can Mert,Erdinç Öztürk,Erkay Savas	10.23919/DATE51398.2021.9474139
HeteroKV: A Scalable Line-rate Key-Value Store on Heterogeneous CPU-FPGA Platforms.	Haichang Yang,Zhaoshi Li,Jiawei Wang,Shouyi Yin,Shaojun Wei,Leibo Liu	10.23919/DATE51398.2021.9474088
M2H: Optimizing F2FS via Multi-log Delayed Writing and Modified Segment Cleaning based on Dynamically Identified Hotness.	Lihua Yang,Zhipeng Tan,Fang Wang 0001,Shiyun Tu,Jicheng Shao	10.23919/DATE51398.2021.9474006
GNN4TJ: Graph Neural Networks for Hardware Trojan Detection at Register Transfer Level.	Rozhin Yasaei,Shih-Yuan Yu,Mohammad Abdullah Al Faruque	10.23919/DATE51398.2021.9474174
FeFET and NCFET for Future Neural Networks: Visions and Opportunities.	Mikail Yayla,Kuan-Hsun Chen,Georgios Zervakis 0001,Jörg Henkel,Jian-Jia Chen,Hussam Amrouch	10.23919/DATE51398.2021.9473978
Subgraph Decoupling and Rescheduling for Increased Utilization in CGRA Architecture.	Chen Yin,Qin Wang 0009,Jianfei Jiang 0001,Weiguang Sheng,Guanghui He,Zhigang Mao,Naifeng Jing	10.23919/DATE51398.2021.9474195
SC4MEC: Automated Implementation of A Secure Hierarchical Calculus for Mobile Edge Computing.	Jiaqi Yin,Huibiao Zhu,Yuan Fei	10.23919/DATE51398.2021.9474184
Process-Portable and Programmable Layout Generation of Digital Circuits in Advanced DRAM Technologies.	Youngbog Yoon,Daeyong Han,Shinho Chu,Sangho Lee,Jaeduk Han,Junhyun Chun	10.23919/DATE51398.2021.9474014
RTL Design Framework for Embedded Processor by using C++ Description.	Eiji Yoshiya,Tomoya Nakanishi,Tsuyoshi Isshiki	10.23919/DATE51398.2021.9473942
A GPU-enabled Level Set Method for Mask Optimization.	Ziyang Yu,Guojin Chen,Yuzhe Ma,Bei Yu 0001	10.23919/DATE51398.2021.9474212
Power Reduction of a Set-Associative Instruction Cache Using a Dynamic Early Tag Lookup.	Chun-Chang Yu,Yu Hen Hu,Yi-Chang Lu,Charlie Chung-Ping Chen	10.23919/DATE51398.2021.9474191
Towards Automated Detection of Higher-Order Memory Corruption Vulnerabilities in Embedded Devices.	Lei Yu,Linyu Li,Haoyu Wang,Xiaoyu Wang,Houhua He,Xiaorui Gong	10.23919/DATE51398.2021.9473979
Optimized Multi-Memristor Model based Low Energy and Resilient Current-Mode Multiplier Design.	Shengqi Yu,Rishad A. Shafik,Thanasin Bunnam,Kaiyun Chen,Alex Yakovlev	10.23919/DATE51398.2021.9473926
TinyADC: Peripheral Circuit-aware Weight Pruning Framework for Mixed-signal DNN Accelerators.	Geng Yuan,Payman Behnam,Yuxuan Cai,Ali Shafiee,Jingyan Fu,Zhiheng Liao,Zhengang Li,Xiaolong Ma,Jieren Deng,Jinhui Wang,Mahdi Nazm Bojnordi,Yanzhi Wang,Caiwen Ding	10.23919/DATE51398.2021.9474235
PiPoMonitor: Mitigating Cross-core Cache Attacks Using the Auto-Cuckoo Filter.	Fengkai Yuan,Kai Wang,Rui Hou 0001,Xiaoxin Li,Peinan Li,Lutan Zhao,Jiameng Ying,Amro Awad,Dan Meng	10.23919/DATE51398.2021.9473988
NetCut: Real-Time DNN Inference Using Layer Removal.	Mehrshad Zandigohar,Deniz Erdogmus,Gunar Schirner	10.23919/DATE51398.2021.9474052
Analyzing ARM CoreSight ETMv4.x Data Trace Stream with a Real-time Hardware Accelerator.	Seyed Mohammad Ali Zeinolabedin,Johannes Partzsch,Christian Mayr 0001	10.23919/DATE51398.2021.9474035
Computing for Control and Control for Computing.	Xinkai Zhang,Justin M. Bradley	10.23919/DATE51398.2021.9474058
Hardware-Software Codesign of Weight Reshaping and Systolic Array Multiplexing for Efficient CNNs.	Jingyao Zhang 0002,Huaxi Gu,Grace Li Zhang,Bing Li 0005,Ulf Schlichtmann	10.23919/DATE51398.2021.9474215
An Efficient Programming Framework for Memristor-based Neuromorphic Computing.	Grace Li Zhang,Bing Li 0005,Xing Huang,Chen Shen,Shuhang Zhang,Florin Burcea,Helmut Graeb,Tsung-Yi Ho,Hai Li 0001,Ulf Schlichtmann	10.23919/DATE51398.2021.9474084
MG-DmDSE: Multi-Granularity Domain Design Space Exploration Considering Function Similarity.	Jinghan Zhang,Aly Sultan,Hamed Tabkhi,Gunar Schirner	10.23919/DATE51398.2021.9474196
Block Attribute-aware Data Reallocation to Alleviate Read Disturb in SSDs.	Mingwang Zhao,Jun Li 0062,Zhigang Cai,Jianwei Liao,Yuanquan Shi	10.23919/DATE51398.2021.9474023
Improving the energy efficiency of STT-MRAM based approximate cache.	Wei Zhao 0034,Wei Tong 0001,Dan Feng 0001,Jingning Liu,Zhangyu Chen,Jie Xu 0013,Bing Wu 0001,Chengning Wang,Bo Liu	10.23919/DATE51398.2021.9474148
Dynamic Ternary Content-Addressable Memory Is Indeed Promising: Design and Benchmarking Using Nanoelectromechanical Relays.	Hongtao Zhong,Shengjie Cao,Huazhong Yang,Xueqing Li	10.23919/DATE51398.2021.9474177
HyGraph: Accelerating Graph Processing with Hybrid Memory-centric Computing.	Minxuan Zhou,Muzhou Li,Mohsen Imani,Tajana Rosing	10.23919/DATE51398.2021.9473227
ALIFRouter: A Practical Architecture-Level Inter-FPGA Router for Logic Verification.	Zhen Zhuang,Xing Huang,Genggeng Liu,Wenzhong Guo,Weikang Qian,Wen-Hao Liu	10.23919/DATE51398.2021.9474255
Anomaly Detection and Classification to enable Self-Explainability of Autonomous Systems.	Florian Ziesche,Verena Klös,Sabine Glesner	10.23919/DATE51398.2021.9474232
Implementation of A MEMS Resonator-based Digital to Frequency Converter Using Artificial Neural Networks.	Xuecui Zou,Sally Ahmed,Hossein Fariborzi	10.23919/DATE51398.2021.9474165
ManiHD: Efficient Hyper-Dimensional Learning Using Manifold Trainable Encoder.	Zhuowen Zou,Yeseong Kim,M. Hassan Najafi,Mohsen Imani	10.23919/DATE51398.2021.9473987
A Learning-Based Methodology for Accelerating Cell-Aware Model Generation.	P. D&apos;Hondt,Aymen Ladhar,Patrick Girard 0001,Arnaud Virazel	10.23919/DATE51398.2021.9474227
Design, Automation &amp; Test in Europe Conference &amp; Exhibition, DATE 2021, Grenoble, France, February 1-5, 2021		10.23919/DATE51398.2021
