[14:01:17.598] <TB0>     INFO: *** Welcome to pxar ***
[14:01:17.598] <TB0>     INFO: *** Today: 2016/03/16
[14:01:17.604] <TB0>     INFO: *** Version: b2a7-dirty
[14:01:17.604] <TB0>     INFO: readRocDacs: /home/silpix5/allTestResults/M-K-1-50_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters_C0.dat .. /home/silpix5/allTestResults/M-K-1-50_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters_C15.dat
[14:01:17.605] <TB0>     INFO: readTbmDacs: /home/silpix5/allTestResults/M-K-1-50_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//tbmParameters_C0a.dat .. /home/silpix5/allTestResults/M-K-1-50_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:01:17.605] <TB0>     INFO: readMaskFile: /home/silpix5/allTestResults/M-K-1-50_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//defaultMaskFile.dat
[14:01:17.605] <TB0>     INFO: readTrimFile: /home/silpix5/allTestResults/M-K-1-50_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//trimParameters_C0.dat .. /home/silpix5/allTestResults/M-K-1-50_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//trimParameters_C15.dat
[14:01:17.679] <TB0>     INFO:         clk: 4
[14:01:17.679] <TB0>     INFO:         ctr: 4
[14:01:17.679] <TB0>     INFO:         sda: 19
[14:01:17.679] <TB0>     INFO:         tin: 9
[14:01:17.679] <TB0>     INFO:         level: 15
[14:01:17.679] <TB0>     INFO:         triggerdelay: 0
[14:01:17.679] <TB0>    QUIET: Instanciating API for pxar v1.9.0+785~g1267d37
[14:01:17.679] <TB0>     INFO: Log level: DEBUG
[14:01:17.689] <TB0>     INFO: Found DTB DTB_WWXGRB
[14:01:17.701] <TB0>    QUIET: Connection to board DTB_WWXGRB opened.
[14:01:17.705] <TB0>     INFO: DTB startup information
--- DTB info------------------------------------------
Board id:    133
HW version:  DTB1.2
FW version:  4.2
SW version:  4.5
USB id:      DTB_WWXGRB
MAC address: 40D855118085
Hostname:    pixelDTB133
Comment:     
------------------------------------------------------
[14:01:17.707] <TB0>     INFO: RPC call hashes of host and DTB match: 398089610
[14:01:19.258] <TB0>     INFO: DUT info: 
[14:01:19.258] <TB0>     INFO: The DUT currently contains the following objects:
[14:01:19.258] <TB0>     INFO:  2 TBM Cores tbm08c (2 ON)
[14:01:19.258] <TB0>     INFO: 	TBM Core alpha (0): 7 registers set
[14:01:19.258] <TB0>     INFO: 	TBM Core beta  (1): 7 registers set
[14:01:19.258] <TB0>     INFO: 16 ROCs psi46digv21respin (16 ON) with 4160 pixelConfigs
[14:01:19.258] <TB0>     INFO: 	ROC 0: 19 DACs set, Pixels: 0 masked, 0 active.
[14:01:19.258] <TB0>     INFO: 	ROC 1: 19 DACs set, Pixels: 0 masked, 0 active.
[14:01:19.258] <TB0>     INFO: 	ROC 2: 19 DACs set, Pixels: 0 masked, 0 active.
[14:01:19.258] <TB0>     INFO: 	ROC 3: 19 DACs set, Pixels: 0 masked, 0 active.
[14:01:19.258] <TB0>     INFO: 	ROC 4: 19 DACs set, Pixels: 0 masked, 0 active.
[14:01:19.258] <TB0>     INFO: 	ROC 5: 19 DACs set, Pixels: 0 masked, 0 active.
[14:01:19.258] <TB0>     INFO: 	ROC 6: 19 DACs set, Pixels: 0 masked, 0 active.
[14:01:19.258] <TB0>     INFO: 	ROC 7: 19 DACs set, Pixels: 0 masked, 0 active.
[14:01:19.258] <TB0>     INFO: 	ROC 8: 19 DACs set, Pixels: 0 masked, 0 active.
[14:01:19.258] <TB0>     INFO: 	ROC 9: 19 DACs set, Pixels: 0 masked, 0 active.
[14:01:19.258] <TB0>     INFO: 	ROC 10: 19 DACs set, Pixels: 0 masked, 0 active.
[14:01:19.258] <TB0>     INFO: 	ROC 11: 19 DACs set, Pixels: 0 masked, 0 active.
[14:01:19.258] <TB0>     INFO: 	ROC 12: 19 DACs set, Pixels: 0 masked, 0 active.
[14:01:19.258] <TB0>     INFO: 	ROC 13: 19 DACs set, Pixels: 0 masked, 0 active.
[14:01:19.258] <TB0>     INFO: 	ROC 14: 19 DACs set, Pixels: 0 masked, 0 active.
[14:01:19.258] <TB0>     INFO: 	ROC 15: 19 DACs set, Pixels: 0 masked, 0 active.
[14:01:19.258] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB<-
[14:01:19.258] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:01:19.258] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:01:19.258] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:01:19.258] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:01:19.258] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB2<-
[14:01:19.258] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:01:19.259] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 222
[14:01:19.259] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   plwidth: 35
[14:01:19.259] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:01:19.259] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:01:19.259] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB3<-
[14:01:19.259] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:01:19.259] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:01:19.259] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:01:19.259] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcals: 250
[14:01:19.259] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->BB4<-
[14:01:19.259] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savecaldelscan: checkbox(0)
[14:01:19.259] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 100
[14:01:19.259] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cals: 1
[14:01:19.259] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldello: 80
[14:01:19.259] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelhi: 200
[14:01:19.259] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelstep: 10
[14:01:19.259] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomplo: 70
[14:01:19.259] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcomphi: 130
[14:01:19.259] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompstep: 5
[14:01:19.259] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   noisypixels: 10
[14:01:19.259] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 255
[14:01:19.259] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   cut: 0.5
[14:01:19.259] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Cmd<-
[14:01:19.259] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacDacScan<-
[14:01:19.259] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox
[14:01:19.259] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:01:19.259] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1: caldel
[14:01:19.259] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1lo: 0
[14:01:19.259] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac1hi: 255
[14:01:19.259] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2: vthrcomp
[14:01:19.259] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2lo: 0
[14:01:19.259] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac2hi: 255
[14:01:19.259] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:01:19.259] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->DacScan<-
[14:01:19.259] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phmap: checkbox(1)
[14:01:19.259] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   allpixels: checkbox(0)
[14:01:19.259] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   unmasked: checkbox(0)
[14:01:19.259] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:01:19.259] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: vcal
[14:01:19.259] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:01:19.259] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 255
[14:01:19.259] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:01:19.259] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->GainPedestal<-
[14:01:19.259] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   showfits: checkbox(0)
[14:01:19.259] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   extended: checkbox(0)
[14:01:19.259] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumphists: checkbox(0)
[14:01:19.259] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:01:19.259] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcalstep: 10
[14:01:19.259] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   measure: button
[14:01:19.259] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fit: button
[14:01:19.259] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   save: button
[14:01:19.259] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->HighRate<-
[14:01:19.259] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:01:19.259] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixels: button
[14:01:19.259] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimhotpixelthr: 200
[14:01:19.259] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runsecondshotpixels: 10
[14:01:19.259] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savetrimbits: checkbox(1)
[14:01:19.259] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskuntrimmable: checkbox(1)
[14:01:19.259] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:01:19.259] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:01:19.259] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:01:19.259] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   caldelscan: button
[14:01:19.259] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xpixelalive: button
[14:01:19.259] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:01:19.259] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:01:19.259] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   xnoisemaps: button
[14:01:19.259] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:01:19.259] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 100
[14:01:19.259] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: 20
[14:01:19.259] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rundaq: button
[14:01:19.259] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 20
[14:01:19.259] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 2
[14:01:19.259] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   triggerdelay: 20
[14:01:19.259] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:01:19.259] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:01:19.259] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->IV<-
[14:01:19.259] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   port: /dev/FIXME
[14:01:19.259] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestart: 0
[14:01:19.259] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestop: 600
[14:01:19.259] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   voltagestep: 5
[14:01:19.259] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delay: 1
[14:01:19.259] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   compliance(ua): 100
[14:01:19.259] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PhOptimization<-
[14:01:19.259] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:01:19.260] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   safetymarginlow: 20
[14:01:19.260] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saturationvcal: 100
[14:01:19.260] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   quantilesaturation: 0.98
[14:01:19.260] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->PixelAlive<-
[14:01:19.260] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:01:19.260] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 200
[14:01:19.260] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   alivetest: button
[14:01:19.260] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   masktest: button
[14:01:19.260] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   addressdecodingtest: button
[14:01:19.260] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Pretest<-
[14:01:19.260] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   programroc: button
[14:01:19.260] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetia: 24
[14:01:19.260] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:01:19.260] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   iterations: 100
[14:01:19.260] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   settimings: button
[14:01:19.260] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findtiming: button
[14:01:19.260] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   findworkingpixel: button
[14:01:19.260] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvthrcompcaldel: button
[14:01:19.260] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   pix: 11,20
[14:01:19.260] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 250
[14:01:19.260] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   deltavthrcomp: 50
[14:01:19.260] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   fraccaldel: 0.5
[14:01:19.260] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 5
[14:01:19.260] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savedacs: button
[14:01:19.260] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Readback<-
[14:01:19.260] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibratevd: button
[14:01:19.260] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateva: button
[14:01:19.260] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   calibrateia: button
[14:01:19.260] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   readbackvbg: button
[14:01:19.260] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   getcalibratedvbg: button
[14:01:19.260] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalvd: checkbox(1)
[14:01:19.260] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   usecalva: checkbox(0)
[14:01:19.260] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   setvana: button
[14:01:19.260] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Scurves<-
[14:01:19.260] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   adjustvcal: checkbox(0)
[14:01:19.260] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpall: checkbox(0)
[14:01:19.260] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpproblematic: checkbox(0)
[14:01:19.260] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dumpoutputfile: checkbox(0)
[14:01:19.260] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 50
[14:01:19.260] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dac: Vcal
[14:01:19.260] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   daclo: 0
[14:01:19.260] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dachi: 200
[14:01:19.260] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   dacs/step: -1
[14:01:19.260] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig/step: -1
[14:01:19.260] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   scurves: button
[14:01:19.260] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Timing<-
[14:01:19.260] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   targetclk: 4
[14:01:19.260] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 10
[14:01:19.260] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   clocksdascan: button
[14:01:19.260] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   notokenpass: checkbox(0)
[14:01:19.260] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phasescan: button
[14:01:19.260] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   levelscan: button
[14:01:19.260] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   tbmphasescan: button
[14:01:19.260] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   rocdelayscan: button
[14:01:19.260] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   timingtest: button
[14:01:19.260] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   saveparameters: button
[14:01:19.260] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Trim<-
[14:01:19.260] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trim: button
[14:01:19.260] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ntrig: 8
[14:01:19.260] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vcal: 35
[14:01:19.260] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trimbits: button
[14:01:19.260] <TB0>    DEBUG: <PixTestParameters.cc/dump:L104> PixTestParameters: ->Xray<-
[14:01:19.260] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskhotpixels: button
[14:01:19.260] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   savemaskfile: checkbox(0)
[14:01:19.260] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   maskfilename: default
[14:01:19.260] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   source: Ag
[14:01:19.260] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   phrun: button
[14:01:19.260] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   runseconds: 100
[14:01:19.260] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   trgfrequency(khz): 100
[14:01:19.260] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   ratescan: button
[14:01:19.260] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmin: 10
[14:01:19.260] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   vthrcompmax: 80
[14:01:19.260] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   stepseconds: 5
[14:01:19.260] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   delaytbm: checkbox
[14:01:19.260] <TB0>    DEBUG: <PixTestParameters.cc/dump:L107>   filltree: checkbox
[14:01:19.262] <TB0>    DEBUG: <PixSetup.cc/init:L81> PixSetup init start; getCurrentRSS() = 32956416
[14:01:19.262] <TB0>    DEBUG: <PixSetup.cc/init:L87> fPixTestParameters = 0x1fb0f90
[14:01:19.262] <TB0>    DEBUG: <PixSetup.cc/init:L88>  fConfigParameters = 0x1f25770
[14:01:19.263] <TB0>    DEBUG: <PixSetup.cc/init:L89>        fPxarMemory = 0x7f124dd94010
[14:01:19.263] <TB0>    DEBUG: <PixSetup.cc/init:L90>         fPxarMemHi = 0x7f1253fff510
[14:01:19.263] <TB0>    DEBUG: <PixSetup.cc/init:L106> PixSetup init done;  getCurrentRSS() = 33021952 fPxarMemory = 0x7f124dd94010
[14:01:19.264] <TB0>    DEBUG: <pXar.cc/main:L223> Initial Analog Current: 374.6mA
[14:01:19.265] <TB0>    DEBUG: <pXar.cc/main:L224> Initial Digital Current: 458.2mA
[14:01:19.265] <TB0>    DEBUG: <pXar.cc/main:L225> Initial Module Temperature: 16.5 C
[14:01:19.265] <TB0>    DEBUG: <PixTestFactory.cc/PixTestFactory:L53> PixTestFactory::PixTestFactory()
[14:01:19.666] <TB0>     INFO: enter 'restricted' command line mode
[14:01:19.666] <TB0>     INFO: enter test to run
[14:01:19.666] <TB0>     INFO:   test: FPIXTest no parameter change
[14:01:19.667] <TB0>     INFO:   running: fpixtest
[14:01:19.667] <TB0>    DEBUG: <PixTestFPIXTest.cc/init:L49> PixTestFPIXTest::init()
[14:01:19.669] <TB0>    DEBUG: <PixTestFPIXTest.cc/PixTestFPIXTest:L20> PixTestFPIXTest ctor(PixSetup &a, string, TGTab *)
[14:01:19.669] <TB0>     INFO: ######################################################################
[14:01:19.669] <TB0>     INFO: PixTestFPIXTest::doTest()
[14:01:19.669] <TB0>     INFO: ######################################################################
[14:01:19.672] <TB0>     INFO: ######################################################################
[14:01:19.673] <TB0>     INFO: PixTestPretest::doTest()
[14:01:19.673] <TB0>     INFO: ######################################################################
[14:01:19.675] <TB0>     INFO:    ----------------------------------------------------------------------
[14:01:19.675] <TB0>     INFO:    PixTestPretest::programROC() 
[14:01:19.675] <TB0>     INFO:    ----------------------------------------------------------------------
[14:01:37.692] <TB0>     INFO: PixTestPretest::programROC() done: ROCs are all programmable
[14:01:37.693] <TB0>     INFO: IA differences per ROC:  20.9 18.5 17.7 19.3 20.9 16.1 16.1 16.9 17.7 20.1 18.5 18.5 18.5 16.9 18.5 19.3
[14:01:37.761] <TB0>     INFO:    ----------------------------------------------------------------------
[14:01:37.761] <TB0>     INFO:    PixTestPretest::setVana() target Ia = 24 mA/ROC
[14:01:37.761] <TB0>     INFO:    ----------------------------------------------------------------------
[14:01:37.864] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L285> offset current from other 15 ROCs is 70.0312 mA
[14:01:37.965] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 0 iter 0 Vana 78 Ia 25.5688 mA
[14:01:38.066] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  0 iter  1 Vana  70 Ia 23.9688 mA
[14:01:38.168] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 1 iter 0 Vana 78 Ia 23.1688 mA
[14:01:38.269] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  1 Vana  83 Ia 24.7687 mA
[14:01:38.369] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  1 iter  2 Vana  79 Ia 23.9688 mA
[14:01:38.470] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 2 iter 0 Vana 78 Ia 23.1688 mA
[14:01:38.572] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  2 iter  1 Vana  83 Ia 23.9688 mA
[14:01:38.673] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 3 iter 0 Vana 78 Ia 24.7687 mA
[14:01:38.774] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  1 Vana  74 Ia 23.1688 mA
[14:01:38.874] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  2 Vana  79 Ia 24.7687 mA
[14:01:38.974] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  3 Vana  75 Ia 23.1688 mA
[14:01:39.075] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  4 Vana  80 Ia 25.5688 mA
[14:01:39.176] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  5 Vana  72 Ia 23.1688 mA
[14:01:39.277] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  3 iter  6 Vana  77 Ia 23.9688 mA
[14:01:39.378] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 4 iter 0 Vana 78 Ia 24.7687 mA
[14:01:39.478] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  1 Vana  74 Ia 24.7687 mA
[14:01:39.579] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  4 iter  2 Vana  70 Ia 23.9688 mA
[14:01:39.681] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 5 iter 0 Vana 78 Ia 20.7688 mA
[14:01:39.781] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  1 Vana  97 Ia 24.7687 mA
[14:01:39.882] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  5 iter  2 Vana  93 Ia 23.9688 mA
[14:01:39.983] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 6 iter 0 Vana 78 Ia 20.7688 mA
[14:01:40.084] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  1 Vana  97 Ia 24.7687 mA
[14:01:40.185] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  2 Vana  93 Ia 23.1688 mA
[14:01:40.286] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  3 Vana  98 Ia 24.7687 mA
[14:01:40.386] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  6 iter  4 Vana  94 Ia 23.9688 mA
[14:01:40.488] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 7 iter 0 Vana 78 Ia 21.5687 mA
[14:01:40.589] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  1 Vana  93 Ia 24.7687 mA
[14:01:40.689] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  7 iter  2 Vana  89 Ia 23.9688 mA
[14:01:40.790] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 8 iter 0 Vana 78 Ia 22.3687 mA
[14:01:40.891] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  8 iter  1 Vana  88 Ia 23.9688 mA
[14:01:40.992] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 9 iter 0 Vana 78 Ia 24.7687 mA
[14:01:41.093] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC  9 iter  1 Vana  74 Ia 23.9688 mA
[14:01:41.194] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 10 iter 0 Vana 78 Ia 22.3687 mA
[14:01:41.296] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  1 Vana  88 Ia 24.7687 mA
[14:01:41.397] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 10 iter  2 Vana  84 Ia 23.9688 mA
[14:01:41.498] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 11 iter 0 Vana 78 Ia 23.1688 mA
[14:01:41.599] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  1 Vana  83 Ia 24.7687 mA
[14:01:41.700] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 11 iter  2 Vana  79 Ia 23.9688 mA
[14:01:41.801] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 12 iter 0 Vana 78 Ia 23.1688 mA
[14:01:41.902] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 12 iter  1 Vana  83 Ia 23.9688 mA
[14:01:41.003] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 13 iter 0 Vana 78 Ia 21.5687 mA
[14:01:42.104] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  1 Vana  93 Ia 24.7687 mA
[14:01:42.205] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 13 iter  2 Vana  89 Ia 23.9688 mA
[14:01:42.306] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 14 iter 0 Vana 78 Ia 23.1688 mA
[14:01:42.407] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L347> ROC 14 iter  1 Vana  83 Ia 23.9688 mA
[14:01:42.508] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L315> ROC 15 iter 0 Vana 78 Ia 23.9688 mA
[14:01:42.539] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  0 Vana  70
[14:01:42.539] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  1 Vana  79
[14:01:42.539] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  2 Vana  83
[14:01:42.540] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  3 Vana  77
[14:01:42.540] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  4 Vana  70
[14:01:42.540] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  5 Vana  93
[14:01:42.540] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  6 Vana  94
[14:01:42.540] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  7 Vana  89
[14:01:42.541] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  8 Vana  88
[14:01:42.541] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC  9 Vana  74
[14:01:42.541] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 10 Vana  84
[14:01:42.541] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 11 Vana  79
[14:01:42.541] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 12 Vana  83
[14:01:42.541] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 13 Vana  89
[14:01:42.541] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 14 Vana  83
[14:01:42.541] <TB0>    DEBUG: <PixTestPretest.cc/setVana:L379> ROC 15 Vana  78
[14:01:44.369] <TB0>     INFO: PixTestPretest::setVana() done, Module Ia 390.7 mA = 24.4187 mA/ROC
[14:01:44.369] <TB0>     INFO: i(loss) [mA/ROC]:     19.3  20.1  20.9  20.1  20.1  20.1  20.1  20.1  20.9  20.1  20.1  20.1  20.1  20.1  20.1  20.1
[14:01:44.404] <TB0>     INFO:    ----------------------------------------------------------------------
[14:01:44.404] <TB0>     INFO:    PixTestPretest::findTiming() 
[14:01:44.404] <TB0>     INFO:    ----------------------------------------------------------------------
[14:01:44.404] <TB0>     INFO: PixTestCmd::init()
[14:01:44.404] <TB0>    DEBUG: <PixTestCmd.cc/runCommand:L3838> running command: timing
[14:01:44.999] <TB0>  WARNING: Not unmasking DUT, not setting Calibrate bits!
[14:03:32.050] <TB0>    DEBUG: <PixTestCmd.cc/~PixTestCmd:L78> PixTestCmd dtor
[14:03:32.080] <TB0>     INFO: TBM phases:  160MHz: 0, 400MHz: 5, TBM delays: ROC(0/1):4, header/trailer: 1, token: 1
[14:03:32.080] <TB0>     INFO: (success/tries = 100/100), width = 5
[14:03:32.080] <TB0>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg basee[0] from 0x14 to 0x14
[14:03:32.080] <TB0>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg basea[0] from 0xe4 to 0xe4
[14:03:32.080] <TB0>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg basea[1] from 0xe4 to 0xe4
[14:03:32.080] <TB0>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg base4[0] from 0x80 to 0x80
[14:03:32.080] <TB0>    DEBUG: <PixTest.cc/tbmSet:L2431> changing tbm reg base4[1] from 0x80 to 0x80
[14:03:32.083] <TB0>     INFO:    ----------------------------------------------------------------------
[14:03:32.083] <TB0>     INFO:    PixTestPretest::findWorkingPixel()
[14:03:32.083] <TB0>     INFO:    ----------------------------------------------------------------------
[14:03:32.220] <TB0>     INFO: Expecting 231680 events.
[14:03:36.830] <TB0>    ERROR: <datapipe.cc/CheckEventValidity:L491> Channel 0 Number of ROCs (1) != Token Chain Length (8)
[14:03:36.833] <TB0>    ERROR: <datapipe.cc/CheckEventID:L463> Channel 0 Event ID mismatch:  local ID (21) !=  TBM ID (2)
[14:03:39.564] <TB0>     INFO: 231680 events read in total (6629ms).
[14:03:39.569] <TB0>     INFO: Test took 7483ms.
[14:03:39.903] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C0 OK, with vthrComp = 92 and Delta(CalDel) = 60
[14:03:39.906] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C1 OK, with vthrComp = 79 and Delta(CalDel) = 63
[14:03:39.910] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C2 OK, with vthrComp = 95 and Delta(CalDel) = 64
[14:03:39.914] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C3 OK, with vthrComp = 119 and Delta(CalDel) = 62
[14:03:39.917] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C4 OK, with vthrComp = 103 and Delta(CalDel) = 64
[14:03:39.921] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C5 OK, with vthrComp = 92 and Delta(CalDel) = 61
[14:03:39.925] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C6 OK, with vthrComp = 100 and Delta(CalDel) = 62
[14:03:39.929] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C7 OK, with vthrComp = 84 and Delta(CalDel) = 60
[14:03:39.932] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C8 OK, with vthrComp = 104 and Delta(CalDel) = 58
[14:03:39.936] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C9 OK, with vthrComp = 98 and Delta(CalDel) = 60
[14:03:39.940] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C10 OK, with vthrComp = 102 and Delta(CalDel) = 59
[14:03:39.943] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C11 OK, with vthrComp = 98 and Delta(CalDel) = 63
[14:03:39.947] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C12 OK, with vthrComp = 103 and Delta(CalDel) = 59
[14:03:39.951] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C13 OK, with vthrComp = 92 and Delta(CalDel) = 61
[14:03:39.955] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C14 OK, with vthrComp = 107 and Delta(CalDel) = 61
[14:03:39.959] <TB0>    DEBUG: <PixTestPretest.cc/findWorkingPixel:L1198> fwp_c12_r22_C15 OK, with vthrComp = 109 and Delta(CalDel) = 62
[14:03:39.001] <TB0>     INFO: Found working pixel in all ROCs: col/row = 12/22
[14:03:40.040] <TB0>     INFO:    ----------------------------------------------------------------------
[14:03:40.041] <TB0>     INFO:    PixTestPretest::setVthrCompCalDel()
[14:03:40.041] <TB0>     INFO:    ----------------------------------------------------------------------
[14:03:40.177] <TB0>     INFO: Expecting 231680 events.
[14:03:48.449] <TB0>     INFO: 231680 events read in total (7558ms).
[14:03:48.454] <TB0>     INFO: Test took 8409ms.
[14:03:48.477] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 128 +/- 30.5
[14:03:48.792] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 142 +/- 31.5
[14:03:48.795] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 146 +/- 31.5
[14:03:48.799] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 132 +/- 29.5
[14:03:48.802] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 155 +/- 31
[14:03:48.806] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 118 +/- 29.5
[14:03:48.809] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 135 +/- 29.5
[14:03:48.813] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 136 +/- 29
[14:03:48.817] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 121 +/- 28
[14:03:48.820] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 131 +/- 29.5
[14:03:48.824] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 124 +/- 30.5
[14:03:48.827] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 139 +/- 30.5
[14:03:48.831] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 125 +/- 30
[14:03:48.834] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 136 +/- 30
[14:03:48.837] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 141 +/- 30.5
[14:03:48.841] <TB0>    DEBUG: <PixTestPretest.cc/setVthrCompCalDel:L720> CalDel: 148 +/- 31.5
[14:03:48.877] <TB0>     INFO: PixTestPretest::setVthrCompCalDel() done
[14:03:48.877] <TB0>     INFO: CalDel:      128   142   146   132   155   118   135   136   121   131   124   139   125   136   141   148
[14:03:48.877] <TB0>     INFO: VthrComp:     51    51    51    51    51    51    51    51    51    51    51    51    51    51    51    51
[14:03:48.881] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-50_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters_C0.dat
[14:03:48.881] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-50_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters_C1.dat
[14:03:48.881] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-50_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters_C2.dat
[14:03:48.881] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-50_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters_C3.dat
[14:03:48.882] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-50_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters_C4.dat
[14:03:48.882] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-50_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters_C5.dat
[14:03:48.882] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-50_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters_C6.dat
[14:03:48.882] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-50_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters_C7.dat
[14:03:48.882] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-50_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters_C8.dat
[14:03:48.882] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-50_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters_C9.dat
[14:03:48.882] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-50_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters_C10.dat
[14:03:48.882] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-50_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters_C11.dat
[14:03:48.882] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-50_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters_C12.dat
[14:03:48.883] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-50_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters_C13.dat
[14:03:48.883] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-50_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters_C14.dat
[14:03:48.883] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-50_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters_C15.dat
[14:03:48.883] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-K-1-50_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//tbmParameters_C0a.dat
[14:03:48.883] <TB0>     INFO: write tbm parameters into /home/silpix5/allTestResults/M-K-1-50_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//tbmParameters_C0b.dat
[14:03:48.883] <TB0>     INFO: PixTestPretest::doTest() done, duration: 149 seconds
[14:03:48.883] <TB0>    DEBUG: <PixTestPretest.cc/~PixTestPretest:L136> PixTestPretest dtor
[14:03:48.942] <TB0>    DEBUG: <PixTestAlive.cc/init:L77> PixTestAlive::init()
[14:03:48.942] <TB0>    DEBUG: <PixTestAlive.cc/PixTestAlive:L21> PixTestAlive ctor(PixSetup &a, string, TGTab *)
[14:03:48.945] <TB0>     INFO: ######################################################################
[14:03:48.945] <TB0>     INFO: PixTestAlive::doTest()
[14:03:48.945] <TB0>     INFO: ######################################################################
[14:03:48.948] <TB0>     INFO:    ----------------------------------------------------------------------
[14:03:48.948] <TB0>     INFO:    PixTestAlive::aliveTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:03:48.948] <TB0>     INFO:    ----------------------------------------------------------------------
[14:03:48.949] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:03:49.293] <TB0>     INFO: Expecting 41600 events.
[14:03:53.406] <TB0>     INFO: 41600 events read in total (3398ms).
[14:03:53.406] <TB0>     INFO: Test took 4457ms.
[14:03:53.414] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:53.414] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:03:53.414] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[14:03:53.793] <TB0>     INFO: PixTestAlive::aliveTest() done
[14:03:53.793] <TB0>     INFO: number of dead pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:03:53.793] <TB0>    DEBUG: <PixTestAlive.cc/aliveTest:L188> number of red-efficiency pixels:     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:03:53.796] <TB0>     INFO:    ----------------------------------------------------------------------
[14:03:53.796] <TB0>     INFO:    PixTestAlive::maskTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:03:53.796] <TB0>     INFO:    ----------------------------------------------------------------------
[14:03:53.797] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:03:54.140] <TB0>     INFO: Expecting 41600 events.
[14:03:57.115] <TB0>     INFO: 41600 events read in total (2260ms).
[14:03:57.116] <TB0>     INFO: Test took 3319ms.
[14:03:57.116] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:03:57.116] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 0
[14:03:57.116] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists MaskTest_C0 .. MaskTest_C15
[14:03:57.117] <TB0>     INFO: mask vs. old pixelAlive PixelAlive_C0_V0 ..  PixelAlive_C15_V0
[14:03:57.525] <TB0>     INFO: PixTestAlive::maskTest() done
[14:03:57.525] <TB0>     INFO: number of mask-defect pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:03:57.528] <TB0>     INFO:    ----------------------------------------------------------------------
[14:03:57.528] <TB0>     INFO:    PixTestAlive::addressDecodingTest() ntrig = 10, vcal = 200 (ctrlreg = 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0)
[14:03:57.528] <TB0>     INFO:    ----------------------------------------------------------------------
[14:03:57.530] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[14:03:57.881] <TB0>     INFO: Expecting 41600 events.
[14:04:01.998] <TB0>     INFO: 41600 events read in total (3402ms).
[14:04:01.998] <TB0>     INFO: Test took 4468ms.
[14:04:02.006] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:04:02.006] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[14:04:02.006] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists AddressDecodingTest_C0 .. AddressDecodingTest_C15
[14:04:02.381] <TB0>     INFO: PixTestAlive::addressDecodingTest() done
[14:04:02.382] <TB0>     INFO: number of address-decoding pixels (per ROC):     0    0    0    0    0    0    0    0    0    0    0    0    0    0    0    0
[14:04:02.382] <TB0>     INFO: PixTestAlive::doTest() done, duration: 13 seconds
[14:04:02.382] <TB0>    DEBUG: <PixTestAlive.cc/~PixTestAlive:L109> PixTestAlive dtor
[14:04:02.389] <TB0>     INFO: ######################################################################
[14:04:02.390] <TB0>     INFO: PixTestTrim::doTest()
[14:04:02.390] <TB0>     INFO: ######################################################################
[14:04:02.393] <TB0>     INFO:    ----------------------------------------------------------------------
[14:04:02.393] <TB0>     INFO:    PixTestTrim::trimTest() ntrig = 8, vcal = 35
[14:04:02.393] <TB0>     INFO:    ----------------------------------------------------------------------
[14:04:02.473] <TB0>     INFO: ---> VthrComp thr map (minimal VthrComp)
[14:04:02.473] <TB0>     INFO: ---> dac: vthrcomp name: TrimThr0 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:04:02.500] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:04:02.500] <TB0>     INFO:     run 1 of 1
[14:04:02.500] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:04:02.849] <TB0>     INFO: Expecting 5025280 events.
[14:04:47.574] <TB0>     INFO: 1373960 events read in total (44009ms).
[14:05:31.115] <TB0>     INFO: 2731264 events read in total (87551ms).
[14:06:14.946] <TB0>     INFO: 4100488 events read in total (131382ms).
[14:06:44.392] <TB0>     INFO: 5025280 events read in total (160827ms).
[14:06:44.441] <TB0>     INFO: Test took 161940ms.
[14:06:44.505] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:06:44.617] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:06:46.132] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:06:47.520] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:06:48.967] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:06:50.406] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:06:51.887] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:06:53.284] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:06:54.716] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:06:56.106] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:06:57.595] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:06:59.038] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:07:00.428] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:07:01.934] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:07:03.428] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:07:04.795] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:07:06.198] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:07:07.588] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 284266496
[14:07:07.592] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 102.339 minThrLimit = 102.329 minThrNLimit = 131.378 -> result = 102.339 -> 102
[14:07:07.592] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.8472 minThrLimit = 88.8458 minThrNLimit = 113.467 -> result = 88.8472 -> 88
[14:07:07.592] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.9996 minThrLimit = 95.9615 minThrNLimit = 123.285 -> result = 95.9996 -> 95
[14:07:07.593] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 92.4341 minThrLimit = 92.4221 minThrNLimit = 122.242 -> result = 92.4341 -> 92
[14:07:07.593] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.8499 minThrLimit = 97.8201 minThrNLimit = 128.548 -> result = 97.8499 -> 97
[14:07:07.594] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 95.5959 minThrLimit = 95.59 minThrNLimit = 117.875 -> result = 95.5959 -> 95
[14:07:07.594] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.3772 minThrLimit = 91.2726 minThrNLimit = 118.645 -> result = 91.3772 -> 91
[14:07:07.595] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 84.3731 minThrLimit = 84.3567 minThrNLimit = 110.594 -> result = 84.3731 -> 84
[14:07:07.595] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 99.2023 minThrLimit = 99.184 minThrNLimit = 126.458 -> result = 99.2023 -> 99
[14:07:07.595] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 90.2454 minThrLimit = 90.2377 minThrNLimit = 118.48 -> result = 90.2454 -> 90
[14:07:07.596] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 88.0067 minThrLimit = 87.9903 minThrNLimit = 111.489 -> result = 88.0067 -> 88
[14:07:07.596] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.8331 minThrLimit = 97.8014 minThrNLimit = 125.094 -> result = 97.8331 -> 97
[14:07:07.597] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 97.9129 minThrLimit = 97.8493 minThrNLimit = 124.337 -> result = 97.9129 -> 97
[14:07:07.597] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.8171 minThrLimit = 91.8047 minThrNLimit = 114.575 -> result = 91.8171 -> 91
[14:07:07.597] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.7553 minThrLimit = 91.72 minThrNLimit = 119.802 -> result = 91.7553 -> 91
[14:07:07.598] <TB0>    DEBUG: <PixTest.cc/getMinimumVthrComp:L1275> minThr = 91.6254 minThrLimit = 91.6088 minThrNLimit = 118.988 -> result = 91.6254 -> 91
[14:07:07.598] <TB0>     INFO: ROC 0 VthrComp = 102
[14:07:07.598] <TB0>     INFO: ROC 1 VthrComp = 88
[14:07:07.598] <TB0>     INFO: ROC 2 VthrComp = 95
[14:07:07.598] <TB0>     INFO: ROC 3 VthrComp = 92
[14:07:07.598] <TB0>     INFO: ROC 4 VthrComp = 97
[14:07:07.598] <TB0>     INFO: ROC 5 VthrComp = 95
[14:07:07.598] <TB0>     INFO: ROC 6 VthrComp = 91
[14:07:07.598] <TB0>     INFO: ROC 7 VthrComp = 84
[14:07:07.598] <TB0>     INFO: ROC 8 VthrComp = 99
[14:07:07.598] <TB0>     INFO: ROC 9 VthrComp = 90
[14:07:07.599] <TB0>     INFO: ROC 10 VthrComp = 88
[14:07:07.599] <TB0>     INFO: ROC 11 VthrComp = 97
[14:07:07.599] <TB0>     INFO: ROC 12 VthrComp = 97
[14:07:07.600] <TB0>     INFO: ROC 13 VthrComp = 91
[14:07:07.600] <TB0>     INFO: ROC 14 VthrComp = 91
[14:07:07.601] <TB0>     INFO: ROC 15 VthrComp = 91
[14:07:07.601] <TB0>     INFO: ---> Vcal thr map (pixel with maximum Vcal thr)
[14:07:07.602] <TB0>     INFO: ---> dac: vcal name: TrimThr1 ntrig: 8 dacrange: 10 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:07:07.616] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:07:07.616] <TB0>     INFO:     run 1 of 1
[14:07:07.616] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:07:07.960] <TB0>     INFO: Expecting 5025280 events.
[14:07:44.008] <TB0>     INFO: 882792 events read in total (35333ms).
[14:08:19.034] <TB0>     INFO: 1764472 events read in total (70359ms).
[14:08:54.091] <TB0>     INFO: 2645040 events read in total (105416ms).
[14:09:29.098] <TB0>     INFO: 3517896 events read in total (140423ms).
[14:10:04.008] <TB0>     INFO: 4386392 events read in total (175334ms).
[14:10:29.943] <TB0>     INFO: 5025280 events read in total (201268ms).
[14:10:30.023] <TB0>     INFO: Test took 202408ms.
[14:10:30.211] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:10:30.555] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:10:32.207] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:10:33.820] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:10:35.427] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:10:37.023] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:10:38.623] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:10:40.264] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:10:41.877] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:10:43.485] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:10:45.168] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:10:46.857] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:10:48.521] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:10:50.204] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:10:51.881] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:10:53.545] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:10:55.236] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:10:56.893] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 256724992
[14:10:56.896] <TB0>     INFO:    roc 0 with ID = 0  has maximal Vcal 56.5892 for pixel 0/27 mean/min/max = 44.3804/31.9939/56.7668
[14:10:56.897] <TB0>     INFO:    roc 1 with ID = 1  has maximal Vcal 54.9035 for pixel 13/79 mean/min/max = 45.213/34.7585/55.6675
[14:10:56.897] <TB0>     INFO:    roc 2 with ID = 2  has maximal Vcal 57.2201 for pixel 5/79 mean/min/max = 45.2325/33.1107/57.3542
[14:10:56.897] <TB0>     INFO:    roc 3 with ID = 3  has maximal Vcal 54.57 for pixel 20/0 mean/min/max = 44.2068/33.7616/54.6519
[14:10:56.898] <TB0>     INFO:    roc 4 with ID = 4  has maximal Vcal 56.5876 for pixel 9/51 mean/min/max = 44.6062/32.3717/56.8408
[14:10:56.898] <TB0>     INFO:    roc 5 with ID = 5  has maximal Vcal 58.0679 for pixel 40/77 mean/min/max = 44.9261/31.773/58.0792
[14:10:56.899] <TB0>     INFO:    roc 6 with ID = 6  has maximal Vcal 56.5705 for pixel 17/3 mean/min/max = 45.0993/33.4664/56.7323
[14:10:56.899] <TB0>     INFO:    roc 7 with ID = 7  has maximal Vcal 53.3765 for pixel 17/79 mean/min/max = 43.0162/32.3344/53.698
[14:10:56.899] <TB0>     INFO:    roc 8 with ID = 8  has maximal Vcal 56.3856 for pixel 19/14 mean/min/max = 44.2444/31.6651/56.8238
[14:10:56.900] <TB0>     INFO:    roc 9 with ID = 9  has maximal Vcal 53.6351 for pixel 22/0 mean/min/max = 43.9177/33.7962/54.0393
[14:10:56.900] <TB0>     INFO:    roc 10 with ID = 10  has maximal Vcal 56.8949 for pixel 20/9 mean/min/max = 45.1812/33.3613/57.001
[14:10:56.901] <TB0>     INFO:    roc 11 with ID = 11  has maximal Vcal 54.2347 for pixel 50/0 mean/min/max = 43.5609/32.7721/54.3498
[14:10:56.901] <TB0>     INFO:    roc 12 with ID = 12  has maximal Vcal 54.8797 for pixel 51/79 mean/min/max = 43.933/32.4879/55.3781
[14:10:56.901] <TB0>     INFO:    roc 13 with ID = 13  has maximal Vcal 56.3668 for pixel 11/5 mean/min/max = 45.283/34.1105/56.4556
[14:10:56.902] <TB0>     INFO:    roc 14 with ID = 14  has maximal Vcal 56.1035 for pixel 9/3 mean/min/max = 44.8572/33.5011/56.2133
[14:10:56.902] <TB0>     INFO:    roc 15 with ID = 15  has maximal Vcal 55.7212 for pixel 20/0 mean/min/max = 44.8019/33.8594/55.7444
[14:10:56.902] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[14:10:57.034] <TB0>     INFO: Expecting 411648 events.
[14:11:04.837] <TB0>     INFO: 411648 events read in total (7087ms).
[14:11:04.848] <TB0>     INFO: Expecting 411648 events.
[14:11:12.442] <TB0>     INFO: 411648 events read in total (7007ms).
[14:11:12.454] <TB0>     INFO: Expecting 411648 events.
[14:11:20.317] <TB0>     INFO: 411648 events read in total (7198ms).
[14:11:20.329] <TB0>     INFO: Expecting 411648 events.
[14:11:28.029] <TB0>     INFO: 411648 events read in total (7047ms).
[14:11:28.044] <TB0>     INFO: Expecting 411648 events.
[14:11:35.619] <TB0>     INFO: 411648 events read in total (6923ms).
[14:11:35.636] <TB0>     INFO: Expecting 411648 events.
[14:11:43.204] <TB0>     INFO: 411648 events read in total (6915ms).
[14:11:43.223] <TB0>     INFO: Expecting 411648 events.
[14:11:50.804] <TB0>     INFO: 411648 events read in total (6930ms).
[14:11:50.826] <TB0>     INFO: Expecting 411648 events.
[14:11:58.384] <TB0>     INFO: 411648 events read in total (6910ms).
[14:11:58.408] <TB0>     INFO: Expecting 411648 events.
[14:12:06.006] <TB0>     INFO: 411648 events read in total (6947ms).
[14:12:06.035] <TB0>     INFO: Expecting 411648 events.
[14:12:13.640] <TB0>     INFO: 411648 events read in total (6967ms).
[14:12:13.670] <TB0>     INFO: Expecting 411648 events.
[14:12:21.269] <TB0>     INFO: 411648 events read in total (6960ms).
[14:12:21.304] <TB0>     INFO: Expecting 411648 events.
[14:12:28.909] <TB0>     INFO: 411648 events read in total (6966ms).
[14:12:28.945] <TB0>     INFO: Expecting 411648 events.
[14:12:36.499] <TB0>     INFO: 411648 events read in total (6917ms).
[14:12:36.538] <TB0>     INFO: Expecting 411648 events.
[14:12:44.169] <TB0>     INFO: 411648 events read in total (6996ms).
[14:12:44.210] <TB0>     INFO: Expecting 411648 events.
[14:12:51.785] <TB0>     INFO: 411648 events read in total (6943ms).
[14:12:51.828] <TB0>     INFO: Expecting 411648 events.
[14:12:59.403] <TB0>     INFO: 411648 events read in total (6948ms).
[14:12:59.448] <TB0>     INFO: Test took 122546ms.
[14:12:59.958] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.196 < 35 for itrim = 105; old thr = 34.0845 ... break
[14:12:59.991] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.3015 < 35 for itrim = 95; old thr = 34.4028 ... break
[14:13:00.033] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6513 < 35 for itrim = 112; old thr = 34.3474 ... break
[14:13:00.079] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0883 < 35 for itrim = 108; old thr = 34.0063 ... break
[14:13:00.121] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.5306 < 35 for itrim+1 = 106; old thr = 34.6563 ... break
[14:13:00.159] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.6289 < 35 for itrim = 102; old thr = 34.2546 ... break
[14:13:00.202] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0585 < 35 for itrim = 107; old thr = 34.3101 ... break
[14:13:00.244] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.1129 < 35 for itrim+1 = 92; old thr = 34.0059 ... break
[14:13:00.289] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.1191 < 35 for itrim = 106; old thr = 34.0408 ... break
[14:13:00.334] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2605 < 35 for itrim = 98; old thr = 34.5906 ... break
[14:13:00.371] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0656 < 35 for itrim = 95; old thr = 34.5764 ... break
[14:13:00.416] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 36.1386 < 35 for itrim+1 = 94; old thr = 34.8861 ... break
[14:13:00.447] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.142 < 35 for itrim = 91; old thr = 34.282 ... break
[14:13:00.486] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L309> vtrim: vcal = 35.6491 < 35 for itrim+1 = 113; old thr = 34.9448 ... break
[14:13:00.526] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.0661 < 35 for itrim = 102; old thr = 34.1009 ... break
[14:13:00.569] <TB0>    DEBUG: <PixTestTrim.cc/trimTest:L304>  vtrim: vcal = 35.2728 < 35 for itrim = 96; old thr = 33.5077 ... break
[14:13:00.645] <TB0>     INFO: ---> dac: vcal name: TrimThr2 ntrig: 8 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:13:00.655] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:13:00.655] <TB0>     INFO:     run 1 of 1
[14:13:00.655] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:13:00.998] <TB0>     INFO: Expecting 5025280 events.
[14:13:36.474] <TB0>     INFO: 870264 events read in total (34761ms).
[14:14:11.215] <TB0>     INFO: 1739488 events read in total (69502ms).
[14:14:46.007] <TB0>     INFO: 2607584 events read in total (104294ms).
[14:15:20.686] <TB0>     INFO: 3467304 events read in total (138973ms).
[14:15:55.465] <TB0>     INFO: 4323016 events read in total (173753ms).
[14:16:24.070] <TB0>     INFO: 5025280 events read in total (202357ms).
[14:16:24.146] <TB0>     INFO: Test took 203491ms.
[14:16:24.326] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:16:24.673] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:16:26.181] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:16:27.702] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:16:29.206] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:16:30.677] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:16:32.185] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:16:33.728] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:16:35.239] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:16:36.724] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:16:38.240] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:16:39.757] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:16:41.286] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:16:42.802] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:16:44.300] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:16:45.816] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:16:47.316] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:16:48.803] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 276697088
[14:16:48.805] <TB0>     INFO: ---> TrimStepCorr4 extremal thresholds: 12.843752 .. 51.666833
[14:16:48.881] <TB0>     INFO: ---> dac: vcal name: trimStepCorr4 ntrig: 8 dacrange: 2 .. 61 (-1/-1) hits flags = 528 (plus default)
[14:16:48.891] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:16:48.892] <TB0>     INFO:     run 1 of 1
[14:16:48.892] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:16:49.236] <TB0>     INFO: Expecting 1996800 events.
[14:17:30.402] <TB0>     INFO: 1139128 events read in total (40452ms).
[14:18:00.924] <TB0>     INFO: 1996800 events read in total (70974ms).
[14:18:00.950] <TB0>     INFO: Test took 72058ms.
[14:18:00.993] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:18:01.076] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:18:02.090] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:18:03.099] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:18:04.111] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:18:05.128] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:18:06.140] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:18:07.147] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:18:08.159] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:18:09.172] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:18:10.182] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:18:11.188] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:18:12.192] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:18:13.203] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:18:14.217] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:18:15.224] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:18:16.236] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:18:17.256] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 252604416
[14:18:17.338] <TB0>     INFO: ---> TrimStepCorr2 extremal thresholds: 19.079061 .. 46.800164
[14:18:17.412] <TB0>     INFO: ---> dac: vcal name: trimStepCorr2 ntrig: 8 dacrange: 9 .. 56 (-1/-1) hits flags = 528 (plus default)
[14:18:17.422] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:18:17.422] <TB0>     INFO:     run 1 of 1
[14:18:17.422] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:18:17.765] <TB0>     INFO: Expecting 1597440 events.
[14:18:58.866] <TB0>     INFO: 1121624 events read in total (40386ms).
[14:19:15.946] <TB0>     INFO: 1597440 events read in total (57466ms).
[14:19:15.960] <TB0>     INFO: Test took 58538ms.
[14:19:15.994] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:19:16.065] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:19:17.042] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:19:18.012] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:19:18.984] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:19:19.956] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:19:20.927] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:19:21.912] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:19:22.885] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:19:23.859] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:19:24.838] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:19:25.828] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:19:26.817] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:19:27.895] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:19:28.945] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:19:29.976] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:19:31.022] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:19:32.044] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 306335744
[14:19:32.128] <TB0>     INFO: ---> TrimStepCorr1a extremal thresholds: 23.369297 .. 44.952832
[14:19:32.205] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1a ntrig: 8 dacrange: 13 .. 54 (-1/-1) hits flags = 528 (plus default)
[14:19:32.215] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:19:32.215] <TB0>     INFO:     run 1 of 1
[14:19:32.215] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:19:32.565] <TB0>     INFO: Expecting 1397760 events.
[14:20:14.422] <TB0>     INFO: 1107152 events read in total (41143ms).
[14:20:25.333] <TB0>     INFO: 1397760 events read in total (52054ms).
[14:20:25.352] <TB0>     INFO: Test took 53137ms.
[14:20:25.386] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:20:25.445] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:20:26.406] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:20:27.364] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:20:28.321] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:20:29.283] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:20:30.242] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:20:31.194] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:20:32.161] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:20:33.123] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:20:34.086] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:20:35.047] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:20:36.006] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:20:36.981] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:20:37.944] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:20:38.905] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:20:39.872] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:20:40.860] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 275615744
[14:20:40.950] <TB0>     INFO: ---> TrimStepCorr1b extremal thresholds: 26.206895 .. 44.325637
[14:20:41.025] <TB0>     INFO: ---> dac: vcal name: trimStepCorr1b ntrig: 8 dacrange: 16 .. 54 (-1/-1) hits flags = 528 (plus default)
[14:20:41.036] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:20:41.036] <TB0>     INFO:     run 1 of 1
[14:20:41.036] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:20:41.378] <TB0>     INFO: Expecting 1297920 events.
[14:21:23.322] <TB0>     INFO: 1078384 events read in total (41229ms).
[14:21:31.672] <TB0>     INFO: 1297920 events read in total (49579ms).
[14:21:31.684] <TB0>     INFO: Test took 50648ms.
[14:21:31.715] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:21:31.774] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:21:32.733] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:21:33.690] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:21:34.645] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:21:35.606] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:21:36.566] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:21:37.516] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:21:38.470] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:21:39.430] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:21:40.392] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:21:41.356] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:21:42.313] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:21:43.273] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:21:44.237] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:21:45.221] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:21:46.184] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:21:47.169] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 321634304
[14:21:47.251] <TB0>     INFO: ---> TrimThrFinal extremal thresholds: 15 .. 55
[14:21:47.251] <TB0>     INFO: ---> dac: vcal name: TrimThrFinal ntrig: 8 dacrange: 15 .. 55 (-1/-1) hits flags = 528 (plus default)
[14:21:47.261] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 8
[14:21:47.261] <TB0>     INFO:     run 1 of 1
[14:21:47.261] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:21:47.605] <TB0>     INFO: Expecting 1364480 events.
[14:22:29.789] <TB0>     INFO: 1075080 events read in total (41470ms).
[14:22:40.720] <TB0>     INFO: 1364480 events read in total (52401ms).
[14:22:40.733] <TB0>     INFO: Test took 53472ms.
[14:22:40.767] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:22:40.832] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:22:41.830] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:22:42.836] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:22:43.844] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:22:44.855] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:22:45.885] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:22:46.906] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:22:47.891] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:22:48.853] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:22:49.819] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:22:50.800] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:22:51.758] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:22:52.732] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:22:53.706] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:22:54.672] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:22:55.655] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:22:56.857] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 359964672
[14:22:56.907] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-50_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters35_C0.dat
[14:22:56.908] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-50_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters35_C1.dat
[14:22:56.909] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-50_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters35_C2.dat
[14:22:56.909] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-50_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters35_C3.dat
[14:22:56.909] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-50_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters35_C4.dat
[14:22:56.909] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-50_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters35_C5.dat
[14:22:56.910] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-50_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters35_C6.dat
[14:22:56.910] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-50_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters35_C7.dat
[14:22:56.910] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-50_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters35_C8.dat
[14:22:56.910] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-50_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters35_C9.dat
[14:22:56.910] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-50_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters35_C10.dat
[14:22:56.910] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-50_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters35_C11.dat
[14:22:56.910] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-50_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters35_C12.dat
[14:22:56.910] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-50_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters35_C13.dat
[14:22:56.910] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-50_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters35_C14.dat
[14:22:56.910] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-50_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters35_C15.dat
[14:22:56.911] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-50_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//trimParameters35_C0.dat
[14:22:56.918] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-50_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//trimParameters35_C1.dat
[14:22:56.926] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-50_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//trimParameters35_C2.dat
[14:22:56.933] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-50_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//trimParameters35_C3.dat
[14:22:56.940] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-50_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//trimParameters35_C4.dat
[14:22:56.946] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-50_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//trimParameters35_C5.dat
[14:22:56.953] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-50_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//trimParameters35_C6.dat
[14:22:56.960] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-50_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//trimParameters35_C7.dat
[14:22:56.968] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-50_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//trimParameters35_C8.dat
[14:22:56.975] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-50_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//trimParameters35_C9.dat
[14:22:56.982] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-50_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//trimParameters35_C10.dat
[14:22:56.989] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-50_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//trimParameters35_C11.dat
[14:22:56.996] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-50_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//trimParameters35_C12.dat
[14:22:56.003] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-50_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//trimParameters35_C13.dat
[14:22:57.010] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-50_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//trimParameters35_C14.dat
[14:22:57.017] <TB0>     INFO: write trim parameters into /home/silpix5/allTestResults/M-K-1-50_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//trimParameters35_C15.dat
[14:22:57.024] <TB0>     INFO: PixTestTrim::trimTest() done
[14:22:57.024] <TB0>     INFO: vtrim:     105  95 112 108 106 102 107  92 106  98  95  94  91 113 102  96 
[14:22:57.024] <TB0>     INFO: vthrcomp:  102  88  95  92  97  95  91  84  99  90  88  97  97  91  91  91 
[14:22:57.024] <TB0>     INFO: vcal mean:  34.95  35.00  34.99  34.98  34.99  34.97  34.95  34.98  34.96  34.97  34.95  34.98  34.98  34.97  35.00  34.96 
[14:22:57.024] <TB0>     INFO: vcal RMS:    0.80   0.75   0.78   0.74   0.80   0.85   0.77   0.76   0.84   0.76   0.81   0.76   0.75   0.81   0.76   0.77 
[14:22:57.024] <TB0>     INFO: bits mean:   9.64   8.68   9.35   9.77   9.66   9.81   9.40  10.05   9.90   9.77   9.58  10.10   9.24   9.68   9.60   9.65 
[14:22:57.024] <TB0>     INFO: bits RMS:    2.73   2.71   2.65   2.42   2.68   2.68   2.62   2.53   2.76   2.43   2.52   2.46   2.89   2.39   2.51   2.48 
[14:22:57.036] <TB0>     INFO:    ----------------------------------------------------------------------
[14:22:57.036] <TB0>     INFO:    PixTestTrim::trimBitTest() ntrig = 5, vtrims = 254 126 63 32
[14:22:57.036] <TB0>     INFO:    ----------------------------------------------------------------------
[14:22:57.039] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L520> trimBitTest determine threshold map without trims 
[14:22:57.039] <TB0>     INFO: ---> dac: Vcal name: TrimBitsThr0 ntrig: 5 dacrange: 0 .. 199 (-1/-1) hits flags = 528 (plus default)
[14:22:57.051] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:22:57.051] <TB0>     INFO:     run 1 of 1
[14:22:57.052] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:22:57.397] <TB0>     INFO: Expecting 4160000 events.
[14:23:44.842] <TB0>     INFO: 1115040 events read in total (46730ms).
[14:24:30.127] <TB0>     INFO: 2219750 events read in total (92015ms).
[14:25:15.232] <TB0>     INFO: 3312070 events read in total (137120ms).
[14:25:50.392] <TB0>     INFO: 4160000 events read in total (172280ms).
[14:25:50.464] <TB0>     INFO: Test took 173412ms.
[14:25:50.614] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:25:50.905] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:25:52.783] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:25:54.667] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:25:56.503] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:25:58.387] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:26:00.214] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:26:02.106] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:26:03.952] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:26:05.813] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:26:07.667] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:26:09.545] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:26:11.415] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:26:13.264] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:26:15.098] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:26:17.065] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:26:19.028] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:26:20.003] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 317136896
[14:26:21.004] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 14
[14:26:21.080] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 14
[14:26:21.080] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim14 ntrig: 5 dacrange: 0 .. 160 (-1/-1) hits flags = 528 (plus default)
[14:26:21.090] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:26:21.091] <TB0>     INFO:     run 1 of 1
[14:26:21.091] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:26:21.436] <TB0>     INFO: Expecting 3348800 events.
[14:27:10.408] <TB0>     INFO: 1195825 events read in total (48256ms).
[14:27:57.352] <TB0>     INFO: 2370660 events read in total (95200ms).
[14:28:36.808] <TB0>     INFO: 3348800 events read in total (134656ms).
[14:28:36.852] <TB0>     INFO: Test took 135761ms.
[14:28:36.941] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:28:37.110] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:28:38.804] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:28:40.523] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:28:42.236] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:28:43.936] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:28:45.648] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:28:47.330] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:28:49.054] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:28:50.811] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:28:52.520] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:28:54.275] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:28:56.031] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:28:57.782] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:28:59.511] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:29:01.278] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:29:03.032] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:29:04.800] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 365273088
[14:29:04.802] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 13
[14:29:04.878] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 13
[14:29:04.878] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim13 ntrig: 5 dacrange: 0 .. 150 (-1/-1) hits flags = 528 (plus default)
[14:29:04.889] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:29:04.889] <TB0>     INFO:     run 1 of 1
[14:29:04.889] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:29:05.242] <TB0>     INFO: Expecting 3140800 events.
[14:29:54.228] <TB0>     INFO: 1242120 events read in total (48272ms).
[14:30:42.076] <TB0>     INFO: 2457860 events read in total (96120ms).
[14:31:09.086] <TB0>     INFO: 3140800 events read in total (123130ms).
[14:31:09.120] <TB0>     INFO: Test took 124232ms.
[14:31:09.197] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:31:09.342] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:31:10.895] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:31:12.510] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:31:14.116] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:31:15.718] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:31:17.329] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:31:18.888] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:31:20.567] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:31:22.288] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:31:23.929] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:31:25.636] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:31:27.316] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:31:28.975] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:31:30.605] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:31:32.282] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:31:33.961] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:31:35.644] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 365273088
[14:31:35.645] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 11
[14:31:35.718] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 11
[14:31:35.718] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim11 ntrig: 5 dacrange: 0 .. 151 (-1/-1) hits flags = 528 (plus default)
[14:31:35.729] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:31:35.729] <TB0>     INFO:     run 1 of 1
[14:31:35.729] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:31:36.075] <TB0>     INFO: Expecting 3161600 events.
[14:32:23.603] <TB0>     INFO: 1236335 events read in total (46813ms).
[14:33:11.486] <TB0>     INFO: 2447060 events read in total (94696ms).
[14:33:39.833] <TB0>     INFO: 3161600 events read in total (123044ms).
[14:33:39.866] <TB0>     INFO: Test took 124137ms.
[14:33:39.943] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:33:40.088] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:33:41.651] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:33:43.280] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:33:44.878] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:33:46.487] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:33:48.080] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:33:49.643] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:33:51.259] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:33:52.908] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:33:54.486] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:33:56.122] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:33:57.741] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:33:59.364] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:34:01.008] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:34:02.647] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:34:04.265] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:34:05.909] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 365273088
[14:34:05.910] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L535> trimBitTest initDUT with trim bits = 7
[14:34:05.983] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L541> trimBitTest threshold map with trim = 7
[14:34:05.983] <TB0>     INFO: ---> dac: Vcal name: TrimThr_trim7 ntrig: 5 dacrange: 0 .. 151 (-1/-1) hits flags = 528 (plus default)
[14:34:05.994] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[14:34:05.994] <TB0>     INFO:     run 1 of 1
[14:34:05.994] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:34:06.336] <TB0>     INFO: Expecting 3161600 events.
[14:34:54.062] <TB0>     INFO: 1235535 events read in total (47011ms).
[14:35:41.548] <TB0>     INFO: 2445625 events read in total (94497ms).
[14:36:09.736] <TB0>     INFO: 3161600 events read in total (122686ms).
[14:36:09.780] <TB0>     INFO: Test took 123787ms.
[14:36:09.864] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[14:36:10.015] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[14:36:11.627] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[14:36:13.453] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[14:36:15.136] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[14:36:16.821] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[14:36:18.500] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[14:36:20.151] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[14:36:21.844] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[14:36:23.574] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[14:36:25.236] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[14:36:26.943] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[14:36:28.581] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[14:36:30.185] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[14:36:31.780] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[14:36:33.400] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[14:36:35.021] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[14:36:36.745] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 367271936
[14:36:36.746] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 0: thr difference mean: 8.30133, thr difference RMS: 1.62656
[14:36:36.746] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 0: thr difference mean: 8.56762, thr difference RMS: 1.23619
[14:36:36.746] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 0: thr difference mean: 8.1373, thr difference RMS: 1.41111
[14:36:36.746] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 0: thr difference mean: 8.0021, thr difference RMS: 1.30433
[14:36:36.747] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 0: thr difference mean: 8.70346, thr difference RMS: 1.45699
[14:36:36.747] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 0: thr difference mean: 8.53396, thr difference RMS: 1.68486
[14:36:36.747] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 0: thr difference mean: 8.66722, thr difference RMS: 1.42259
[14:36:36.747] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 0: thr difference mean: 8.22778, thr difference RMS: 1.11475
[14:36:36.747] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 0: thr difference mean: 7.99296, thr difference RMS: 1.6888
[14:36:36.748] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 0: thr difference mean: 8.10713, thr difference RMS: 1.14798
[14:36:36.748] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 0: thr difference mean: 9.35968, thr difference RMS: 1.31094
[14:36:36.748] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 0: thr difference mean: 8.56355, thr difference RMS: 1.60026
[14:36:36.748] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 0: thr difference mean: 8.07606, thr difference RMS: 1.5533
[14:36:36.748] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 0: thr difference mean: 8.22575, thr difference RMS: 1.5334
[14:36:36.749] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 0: thr difference mean: 9.11685, thr difference RMS: 1.31054
[14:36:36.749] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 0: thr difference mean: 9.24135, thr difference RMS: 1.31115
[14:36:36.749] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 1: thr difference mean: 8.22293, thr difference RMS: 1.64637
[14:36:36.749] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 1: thr difference mean: 8.52354, thr difference RMS: 1.22236
[14:36:36.749] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 1: thr difference mean: 8.07581, thr difference RMS: 1.41052
[14:36:36.750] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 1: thr difference mean: 8.03164, thr difference RMS: 1.3044
[14:36:36.750] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 1: thr difference mean: 8.70942, thr difference RMS: 1.4392
[14:36:36.750] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 1: thr difference mean: 8.54348, thr difference RMS: 1.68202
[14:36:36.750] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 1: thr difference mean: 8.68368, thr difference RMS: 1.39989
[14:36:36.750] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 1: thr difference mean: 8.23477, thr difference RMS: 1.10351
[14:36:36.751] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 1: thr difference mean: 7.99331, thr difference RMS: 1.67595
[14:36:36.751] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 1: thr difference mean: 8.15991, thr difference RMS: 1.14731
[14:36:36.751] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 1: thr difference mean: 9.43152, thr difference RMS: 1.31512
[14:36:36.751] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 1: thr difference mean: 8.6803, thr difference RMS: 1.5912
[14:36:36.751] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 1: thr difference mean: 8.06774, thr difference RMS: 1.55428
[14:36:36.752] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 1: thr difference mean: 8.17209, thr difference RMS: 1.50288
[14:36:36.752] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 1: thr difference mean: 9.11711, thr difference RMS: 1.30233
[14:36:36.752] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 1: thr difference mean: 9.3066, thr difference RMS: 1.30922
[14:36:36.752] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 2: thr difference mean: 8.35383, thr difference RMS: 1.63094
[14:36:36.752] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 2: thr difference mean: 8.54973, thr difference RMS: 1.22694
[14:36:36.753] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 2: thr difference mean: 8.10042, thr difference RMS: 1.41704
[14:36:36.753] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 2: thr difference mean: 8.05741, thr difference RMS: 1.30928
[14:36:36.753] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 2: thr difference mean: 8.79628, thr difference RMS: 1.44678
[14:36:36.753] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 2: thr difference mean: 8.71664, thr difference RMS: 1.67799
[14:36:36.753] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 2: thr difference mean: 8.78249, thr difference RMS: 1.39896
[14:36:36.754] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 2: thr difference mean: 8.38065, thr difference RMS: 1.10383
[14:36:36.754] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 2: thr difference mean: 8.08311, thr difference RMS: 1.69558
[14:36:36.754] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 2: thr difference mean: 8.34521, thr difference RMS: 1.11733
[14:36:36.754] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 2: thr difference mean: 9.63911, thr difference RMS: 1.30964
[14:36:36.754] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 2: thr difference mean: 8.8319, thr difference RMS: 1.58657
[14:36:36.755] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 2: thr difference mean: 8.18879, thr difference RMS: 1.55612
[14:36:36.755] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 2: thr difference mean: 8.22294, thr difference RMS: 1.49975
[14:36:36.755] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 2: thr difference mean: 9.17374, thr difference RMS: 1.3225
[14:36:36.755] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 2: thr difference mean: 9.42831, thr difference RMS: 1.30343
[14:36:36.755] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 0 step 3: thr difference mean: 8.41695, thr difference RMS: 1.63956
[14:36:36.756] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 1 step 3: thr difference mean: 8.58728, thr difference RMS: 1.23732
[14:36:36.756] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 2 step 3: thr difference mean: 8.18003, thr difference RMS: 1.37421
[14:36:36.756] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 3 step 3: thr difference mean: 8.09077, thr difference RMS: 1.30645
[14:36:36.756] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 4 step 3: thr difference mean: 8.82827, thr difference RMS: 1.42928
[14:36:36.756] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 5 step 3: thr difference mean: 8.8194, thr difference RMS: 1.66954
[14:36:36.757] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 6 step 3: thr difference mean: 8.8927, thr difference RMS: 1.39835
[14:36:36.757] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 7 step 3: thr difference mean: 8.43902, thr difference RMS: 1.10467
[14:36:36.757] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 8 step 3: thr difference mean: 8.17984, thr difference RMS: 1.68214
[14:36:36.757] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 9 step 3: thr difference mean: 8.47106, thr difference RMS: 1.1248
[14:36:36.757] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 10 step 3: thr difference mean: 9.82037, thr difference RMS: 1.29105
[14:36:36.758] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 11 step 3: thr difference mean: 8.9529, thr difference RMS: 1.59693
[14:36:36.758] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 12 step 3: thr difference mean: 8.32211, thr difference RMS: 1.56016
[14:36:36.758] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 13 step 3: thr difference mean: 8.30482, thr difference RMS: 1.51118
[14:36:36.758] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 14 step 3: thr difference mean: 9.22303, thr difference RMS: 1.32501
[14:36:36.758] <TB0>    DEBUG: <PixTestTrim.cc/trimBitTest:L561> ROC 15 step 3: thr difference mean: 9.60773, thr difference RMS: 1.28543
[14:36:36.859] <TB0>     INFO: PixTestTrim::trimBitTest() done 
[14:36:36.862] <TB0>     INFO: PixTestTrim::doTest() done, duration: 1954 seconds
[14:36:36.862] <TB0>    DEBUG: <PixTestTrim.cc/~PixTestTrim:L103> PixTestTrim dtor
[14:36:37.567] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = 
[14:36:37.567] <TB0>    DEBUG: <PixTestScurves.cc/setParameter:L93> set fOutputFilename = SCurveData
[14:36:37.570] <TB0>     INFO: ######################################################################
[14:36:37.570] <TB0>     INFO: PixTestScurves::doTest() ntrig = 200
[14:36:37.570] <TB0>     INFO: ######################################################################
[14:36:37.570] <TB0>     INFO:    ----------------------------------------------------------------------
[14:36:37.570] <TB0>     INFO:    PixTestScurves::scurves(Vcal), ntrig = 200, dacs/step = -1, ntrig/step = -1
[14:36:37.570] <TB0>     INFO:    ----------------------------------------------------------------------
[14:36:37.570] <TB0>     INFO: ---> dac: Vcal name: scurveVcal ntrig: 200 dacrange: 0 .. 70 (-1/-1) hits flags = 528 (plus default)
[14:36:37.581] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 200
[14:36:37.581] <TB0>     INFO:     run 1 of 1
[14:36:37.581] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[14:36:37.924] <TB0>     INFO: Expecting 59072000 events.
[14:37:06.268] <TB0>     INFO: 1072600 events read in total (27629ms).
[14:37:34.097] <TB0>     INFO: 2140800 events read in total (55458ms).
[14:38:02.238] <TB0>     INFO: 3209200 events read in total (83599ms).
[14:38:30.406] <TB0>     INFO: 4282200 events read in total (111767ms).
[14:38:58.635] <TB0>     INFO: 5350400 events read in total (139996ms).
[14:39:26.933] <TB0>     INFO: 6419800 events read in total (168294ms).
[14:39:55.165] <TB0>     INFO: 7491800 events read in total (196526ms).
[14:40:23.416] <TB0>     INFO: 8560600 events read in total (224777ms).
[14:40:51.650] <TB0>     INFO: 9630800 events read in total (253011ms).
[14:41:19.808] <TB0>     INFO: 10701400 events read in total (281170ms).
[14:41:48.023] <TB0>     INFO: 11770000 events read in total (309384ms).
[14:42:16.270] <TB0>     INFO: 12841000 events read in total (337631ms).
[14:42:44.390] <TB0>     INFO: 13911200 events read in total (365751ms).
[14:43:12.625] <TB0>     INFO: 14979600 events read in total (393986ms).
[14:43:40.834] <TB0>     INFO: 16050800 events read in total (422195ms).
[14:44:09.076] <TB0>     INFO: 17120800 events read in total (450437ms).
[14:44:37.317] <TB0>     INFO: 18189200 events read in total (478678ms).
[14:45:05.428] <TB0>     INFO: 19261000 events read in total (506789ms).
[14:45:33.754] <TB0>     INFO: 20330400 events read in total (535115ms).
[14:46:01.979] <TB0>     INFO: 21399000 events read in total (563340ms).
[14:46:30.259] <TB0>     INFO: 22472000 events read in total (591620ms).
[14:46:58.651] <TB0>     INFO: 23540800 events read in total (620012ms).
[14:47:26.890] <TB0>     INFO: 24610200 events read in total (648251ms).
[14:47:55.095] <TB0>     INFO: 25681800 events read in total (676456ms).
[14:48:23.216] <TB0>     INFO: 26750600 events read in total (704577ms).
[14:48:51.468] <TB0>     INFO: 27821400 events read in total (732829ms).
[14:49:19.639] <TB0>     INFO: 28892400 events read in total (761000ms).
[14:49:47.820] <TB0>     INFO: 29960800 events read in total (789181ms).
[14:50:16.159] <TB0>     INFO: 31032000 events read in total (817520ms).
[14:50:44.410] <TB0>     INFO: 32101600 events read in total (845771ms).
[14:51:12.582] <TB0>     INFO: 33169800 events read in total (873943ms).
[14:51:40.878] <TB0>     INFO: 34241000 events read in total (902239ms).
[14:52:09.330] <TB0>     INFO: 35310200 events read in total (930691ms).
[14:52:37.527] <TB0>     INFO: 36378200 events read in total (958888ms).
[14:53:05.851] <TB0>     INFO: 37447400 events read in total (987212ms).
[14:53:34.304] <TB0>     INFO: 38518600 events read in total (1015665ms).
[14:54:02.564] <TB0>     INFO: 39586800 events read in total (1043925ms).
[14:54:30.679] <TB0>     INFO: 40654800 events read in total (1072040ms).
[14:54:58.958] <TB0>     INFO: 41726200 events read in total (1100319ms).
[14:55:27.398] <TB0>     INFO: 42794600 events read in total (1128759ms).
[14:55:55.602] <TB0>     INFO: 43862600 events read in total (1156963ms).
[14:56:23.894] <TB0>     INFO: 44933000 events read in total (1185255ms).
[14:56:52.190] <TB0>     INFO: 46003000 events read in total (1213551ms).
[14:57:20.346] <TB0>     INFO: 47070800 events read in total (1241707ms).
[14:57:48.480] <TB0>     INFO: 48140600 events read in total (1269841ms).
[14:58:16.725] <TB0>     INFO: 49211400 events read in total (1298086ms).
[14:58:45.058] <TB0>     INFO: 50279200 events read in total (1326419ms).
[14:59:13.298] <TB0>     INFO: 51346800 events read in total (1354659ms).
[14:59:41.508] <TB0>     INFO: 52419000 events read in total (1382869ms).
[15:00:09.974] <TB0>     INFO: 53487200 events read in total (1411335ms).
[15:00:38.235] <TB0>     INFO: 54555200 events read in total (1439596ms).
[15:01:06.432] <TB0>     INFO: 55624800 events read in total (1467793ms).
[15:01:34.791] <TB0>     INFO: 56694800 events read in total (1496152ms).
[15:02:03.291] <TB0>     INFO: 57762000 events read in total (1524652ms).
[15:02:32.027] <TB0>     INFO: 58830400 events read in total (1553388ms).
[15:02:38.667] <TB0>     INFO: 59072000 events read in total (1560028ms).
[15:02:38.685] <TB0>     INFO: Test took 1561105ms.
[15:02:38.740] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:02:38.857] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:02:38.857] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:02:39.980] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:02:39.980] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:02:41.144] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:02:41.144] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:02:42.314] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:02:42.314] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:02:43.454] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:02:43.454] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:02:44.631] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:02:44.631] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:02:45.776] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:02:45.776] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:02:46.927] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:02:46.927] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:02:48.099] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:02:48.099] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:02:49.252] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:02:49.252] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:02:50.424] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:02:50.424] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:02:51.589] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:02:51.589] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:02:52.756] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:02:52.757] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:02:53.914] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:02:53.914] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:02:55.059] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:02:55.059] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:02:56.210] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:02:56.210] <TB0>     INFO: dumping ASCII scurve output file: SCurveData
[15:02:57.348] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 501424128
[15:02:57.376] <TB0>     INFO: PixTestScurves::scurves() done 
[15:02:57.376] <TB0>     INFO: Vcal mean:  35.06  35.06  35.07  35.09  35.07  35.11  35.04  35.06  35.09  35.05  35.08  35.07  35.04  35.13  35.12  35.08 
[15:02:57.376] <TB0>     INFO: Vcal RMS:    0.67   0.63   0.66   0.61   0.67   0.72   0.65   0.64   0.72   0.63   0.68   0.63   0.60   0.67   0.63   0.64 
[15:02:57.376] <TB0>    DEBUG: <PixTestScurves.cc/~PixTestScurves:L142> PixTestScurves dtor
[15:02:57.451] <TB0>    DEBUG: <PixTest.cc/setTestParameter:L637>  setting  ntrig to new value 10
[15:02:57.451] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L37>   setting fParNtrig  ->10<- from sval = 10
[15:02:57.451] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L42>   setting fSafetyMarginLow  ->20<- from sval = 20
[15:02:57.451] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L48>   setting fVcalMax  ->100<- from sval = 100
[15:02:57.451] <TB0>    DEBUG: <PixTestPhOptimization.cc/setParameter:L53>   setting fQuantMax  ->0.98<- from sval = 0.98
[15:02:57.451] <TB0>     INFO: ######################################################################
[15:02:57.451] <TB0>     INFO: PixTestPhOptimization::doTest() Ntrig = 10
[15:02:57.451] <TB0>     INFO: ######################################################################
[15:02:57.455] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L396>       attempt #0
[15:02:57.806] <TB0>     INFO: Expecting 41600 events.
[15:03:01.899] <TB0>     INFO: 41600 events read in total (3370ms).
[15:03:01.900] <TB0>     INFO: Test took 4445ms.
[15:03:01.908] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:03:01.908] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L407>  eff result size = 66560
[15:03:01.908] <TB0>    DEBUG: <PixTest.cc/efficiencyMaps:L412> Create hists PixelAlive_C0 .. PixelAlive_C15
[15:03:01.918] <TB0>    DEBUG: <PixTestPhOptimization.cc/BlacklistPixels:L239> Number of bad pixels found: 0
[15:03:01.918] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L124> **********Ph range will be optimised on the whole ROC***********
[15:03:01.918] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L276> ROC type is newer than digv2
[15:03:01.918] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L277> ROC type is psi46digv21respin
[15:03:02.256] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:03:02.605] <TB0>     INFO: Expecting 41600 events.
[15:03:06.780] <TB0>     INFO: 41600 events read in total (3460ms).
[15:03:06.781] <TB0>     INFO: Test took 4525ms.
[15:03:06.789] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:03:06.789] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[15:03:06.789] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists maxphmap_C0 .. maxphmap_C15
[15:03:06.794] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 173.38
[15:03:06.794] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 173
[15:03:06.794] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 179.333
[15:03:06.794] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 179
[15:03:06.794] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 196.831
[15:03:06.794] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,12] phvalue 196
[15:03:06.794] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 178.018
[15:03:06.794] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [6 ,5] phvalue 178
[15:03:06.794] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.963
[15:03:06.794] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,6] phvalue 183
[15:03:06.794] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 191.53
[15:03:06.794] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 192
[15:03:06.795] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 174.6
[15:03:06.795] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,8] phvalue 174
[15:03:06.795] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 190.38
[15:03:06.795] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,15] phvalue 191
[15:03:06.795] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 164.561
[15:03:06.795] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 165
[15:03:06.795] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 182.717
[15:03:06.795] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,7] phvalue 183
[15:03:06.795] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.573
[15:03:06.795] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 188
[15:03:06.795] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 187.762
[15:03:06.795] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,5] phvalue 187
[15:03:06.796] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 181.252
[15:03:06.796] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,7] phvalue 181
[15:03:06.796] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 175.205
[15:03:06.796] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [4 ,6] phvalue 176
[15:03:06.796] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.034
[15:03:06.796] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,16] phvalue 184
[15:03:06.796] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L347> maxph quantile 184.527
[15:03:06.796] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMaxPhPixel:L371> Max pixel is [3 ,5] phvalue 184
[15:03:06.796] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L427> ROC type is newer than digv2
[15:03:06.796] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L428> ROC type is psi46digv21respin
[15:03:06.796] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L450> init_phScale=150, flag_minPh = 0, minph = 0
[15:03:06.887] <TB0>    DEBUG: <PixTest.cc/phMaps:L331>       attempt #0
[15:03:07.233] <TB0>     INFO: Expecting 41600 events.
[15:03:11.356] <TB0>     INFO: 41600 events read in total (3408ms).
[15:03:11.357] <TB0>     INFO: Test took 4470ms.
[15:03:11.365] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:03:11.365] <TB0>    DEBUG: <PixTest.cc/phMaps:L342>  eff result size = 66560
[15:03:11.365] <TB0>    DEBUG: <PixTest.cc/phMaps:L349> Create hists minphmap_C0 .. minphmap_C15
[15:03:11.369] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L457> result size 0

[15:03:11.370] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L484> done. init_phScale=155, flag_minPh = 1, minph = 45minph_roc = 8
[15:03:11.370] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 72.8418
[15:03:11.370] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,50] phvalue 73
[15:03:11.370] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.6651
[15:03:11.370] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,48] phvalue 81
[15:03:11.370] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 93.3493
[15:03:11.370] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,24] phvalue 94
[15:03:11.370] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 75.7622
[15:03:11.370] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,32] phvalue 76
[15:03:11.370] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.3173
[15:03:11.370] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,26] phvalue 81
[15:03:11.370] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 81.728
[15:03:11.371] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,8] phvalue 82
[15:03:11.371] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 73.7607
[15:03:11.371] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,30] phvalue 74
[15:03:11.371] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 91.2488
[15:03:11.371] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [10 ,43] phvalue 92
[15:03:11.371] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 49.4119
[15:03:11.371] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,13] phvalue 49
[15:03:11.371] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 80.5865
[15:03:11.371] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,6] phvalue 81
[15:03:11.371] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 74.4361
[15:03:11.371] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,8] phvalue 75
[15:03:11.371] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 88.8004
[15:03:11.371] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,7] phvalue 89
[15:03:11.372] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 76.1825
[15:03:11.372] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,48] phvalue 77
[15:03:11.372] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 70.6071
[15:03:11.372] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [6 ,13] phvalue 71
[15:03:11.372] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 85.5986
[15:03:11.372] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [3 ,12] phvalue 86
[15:03:11.372] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L502> minph quantile 0.02 83.0266
[15:03:11.372] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L525> Min pixel is [4 ,30] phvalue 84
[15:03:11.374] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 50, 0 0
[15:03:11.781] <TB0>     INFO: Expecting 2560 events.
[15:03:12.739] <TB0>     INFO: 2560 events read in total (243ms).
[15:03:12.740] <TB0>     INFO: Test took 1366ms.
[15:03:12.740] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:03:12.740] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 48, 1 1
[15:03:13.247] <TB0>     INFO: Expecting 2560 events.
[15:03:14.204] <TB0>     INFO: 2560 events read in total (242ms).
[15:03:14.204] <TB0>     INFO: Test took 1464ms.
[15:03:14.204] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:03:14.204] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 24, 2 2
[15:03:14.713] <TB0>     INFO: Expecting 2560 events.
[15:03:15.669] <TB0>     INFO: 2560 events read in total (241ms).
[15:03:15.669] <TB0>     INFO: Test took 1465ms.
[15:03:15.670] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:03:15.670] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 32, 3 3
[15:03:16.177] <TB0>     INFO: Expecting 2560 events.
[15:03:17.134] <TB0>     INFO: 2560 events read in total (242ms).
[15:03:17.135] <TB0>     INFO: Test took 1465ms.
[15:03:17.135] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:03:17.135] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 26, 4 4
[15:03:17.642] <TB0>     INFO: Expecting 2560 events.
[15:03:18.599] <TB0>     INFO: 2560 events read in total (242ms).
[15:03:18.599] <TB0>     INFO: Test took 1464ms.
[15:03:18.599] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:03:18.599] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 8, 5 5
[15:03:19.107] <TB0>     INFO: Expecting 2560 events.
[15:03:20.063] <TB0>     INFO: 2560 events read in total (241ms).
[15:03:20.063] <TB0>     INFO: Test took 1464ms.
[15:03:20.063] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:03:20.063] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 30, 6 6
[15:03:20.570] <TB0>     INFO: Expecting 2560 events.
[15:03:21.527] <TB0>     INFO: 2560 events read in total (241ms).
[15:03:21.527] <TB0>     INFO: Test took 1464ms.
[15:03:21.528] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:03:21.528] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 10, 43, 7 7
[15:03:22.034] <TB0>     INFO: Expecting 2560 events.
[15:03:22.991] <TB0>     INFO: 2560 events read in total (242ms).
[15:03:22.991] <TB0>     INFO: Test took 1463ms.
[15:03:22.991] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:03:22.991] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 13, 8 8
[15:03:23.499] <TB0>     INFO: Expecting 2560 events.
[15:03:24.457] <TB0>     INFO: 2560 events read in total (243ms).
[15:03:24.457] <TB0>     INFO: Test took 1466ms.
[15:03:24.457] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:03:24.458] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 6, 9 9
[15:03:24.965] <TB0>     INFO: Expecting 2560 events.
[15:03:25.922] <TB0>     INFO: 2560 events read in total (242ms).
[15:03:25.922] <TB0>     INFO: Test took 1464ms.
[15:03:25.922] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:03:25.922] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 8, 10 10
[15:03:26.430] <TB0>     INFO: Expecting 2560 events.
[15:03:27.387] <TB0>     INFO: 2560 events read in total (241ms).
[15:03:27.388] <TB0>     INFO: Test took 1465ms.
[15:03:27.388] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:03:27.388] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 7, 11 11
[15:03:27.895] <TB0>     INFO: Expecting 2560 events.
[15:03:28.854] <TB0>     INFO: 2560 events read in total (244ms).
[15:03:28.855] <TB0>     INFO: Test took 1467ms.
[15:03:28.855] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:03:28.855] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 48, 12 12
[15:03:29.362] <TB0>     INFO: Expecting 2560 events.
[15:03:30.319] <TB0>     INFO: 2560 events read in total (242ms).
[15:03:30.319] <TB0>     INFO: Test took 1464ms.
[15:03:30.319] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:03:30.319] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 6, 13, 13 13
[15:03:30.826] <TB0>     INFO: Expecting 2560 events.
[15:03:31.783] <TB0>     INFO: 2560 events read in total (242ms).
[15:03:31.783] <TB0>     INFO: Test took 1463ms.
[15:03:31.784] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:03:31.784] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 3, 12, 14 14
[15:03:32.291] <TB0>     INFO: Expecting 2560 events.
[15:03:33.247] <TB0>     INFO: 2560 events read in total (241ms).
[15:03:33.248] <TB0>     INFO: Test took 1464ms.
[15:03:33.248] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:03:33.248] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L591> enabling pixels 4, 30, 15 15
[15:03:33.756] <TB0>     INFO: Expecting 2560 events.
[15:03:34.714] <TB0>     INFO: 2560 events read in total (243ms).
[15:03:34.714] <TB0>     INFO: Test took 1466ms.
[15:03:34.714] <TB0>    DEBUG: <PixTestPhOptimization.cc/GetMinPhPixel:L611> size of results 256
[15:03:34.714] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC0
[15:03:34.714] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC1
[15:03:34.714] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC2
[15:03:34.714] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC3
[15:03:34.714] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC4
[15:03:34.714] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC5
[15:03:34.714] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC6
[15:03:34.714] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC7
[15:03:34.714] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC8
[15:03:34.714] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC9
[15:03:34.714] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC10
[15:03:34.714] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC11
[15:03:34.714] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 32 on ROC12
[15:03:34.714] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 35 on ROC13
[15:03:34.714] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 33 on ROC14
[15:03:34.714] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L132> vcal min 34 on ROC15
[15:03:34.717] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:03:35.223] <TB0>     INFO: Expecting 655360 events.
[15:03:46.765] <TB0>     INFO: 655360 events read in total (10826ms).
[15:03:46.776] <TB0>     INFO: Expecting 655360 events.
[15:03:58.272] <TB0>     INFO: 655360 events read in total (10940ms).
[15:03:58.289] <TB0>     INFO: Expecting 655360 events.
[15:04:10.038] <TB0>     INFO: 655360 events read in total (11193ms).
[15:04:10.057] <TB0>     INFO: Expecting 655360 events.
[15:04:21.752] <TB0>     INFO: 655360 events read in total (11141ms).
[15:04:21.776] <TB0>     INFO: Expecting 655360 events.
[15:04:33.524] <TB0>     INFO: 655360 events read in total (11200ms).
[15:04:33.553] <TB0>     INFO: Expecting 655360 events.
[15:04:45.221] <TB0>     INFO: 655360 events read in total (11125ms).
[15:04:45.256] <TB0>     INFO: Expecting 655360 events.
[15:04:56.952] <TB0>     INFO: 655360 events read in total (11149ms).
[15:04:56.988] <TB0>     INFO: Expecting 655360 events.
[15:05:08.639] <TB0>     INFO: 655360 events read in total (11106ms).
[15:05:08.683] <TB0>     INFO: Expecting 655360 events.
[15:05:20.356] <TB0>     INFO: 655360 events read in total (11141ms).
[15:05:20.403] <TB0>     INFO: Expecting 655360 events.
[15:05:32.093] <TB0>     INFO: 655360 events read in total (11159ms).
[15:05:32.150] <TB0>     INFO: Expecting 655360 events.
[15:05:43.831] <TB0>     INFO: 655360 events read in total (11155ms).
[15:05:43.895] <TB0>     INFO: Expecting 655360 events.
[15:05:55.580] <TB0>     INFO: 655360 events read in total (11159ms).
[15:05:55.642] <TB0>     INFO: Expecting 655360 events.
[15:06:07.314] <TB0>     INFO: 655360 events read in total (11146ms).
[15:06:07.376] <TB0>     INFO: Expecting 655360 events.
[15:06:19.110] <TB0>     INFO: 655360 events read in total (11207ms).
[15:06:19.177] <TB0>     INFO: Expecting 655360 events.
[15:06:30.891] <TB0>     INFO: 655360 events read in total (11187ms).
[15:06:30.962] <TB0>     INFO: Expecting 655360 events.
[15:06:42.675] <TB0>     INFO: 655360 events read in total (11186ms).
[15:06:42.750] <TB0>     INFO: Test took 188033ms.
[15:06:42.843] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:06:43.150] <TB0>     INFO: Expecting 655360 events.
[15:06:54.970] <TB0>     INFO: 655360 events read in total (11105ms).
[15:06:54.982] <TB0>     INFO: Expecting 655360 events.
[15:07:06.677] <TB0>     INFO: 655360 events read in total (11133ms).
[15:07:06.696] <TB0>     INFO: Expecting 655360 events.
[15:07:18.380] <TB0>     INFO: 655360 events read in total (11128ms).
[15:07:18.399] <TB0>     INFO: Expecting 655360 events.
[15:07:30.074] <TB0>     INFO: 655360 events read in total (11109ms).
[15:07:30.098] <TB0>     INFO: Expecting 655360 events.
[15:07:41.744] <TB0>     INFO: 655360 events read in total (11090ms).
[15:07:41.775] <TB0>     INFO: Expecting 655360 events.
[15:07:53.444] <TB0>     INFO: 655360 events read in total (11116ms).
[15:07:53.480] <TB0>     INFO: Expecting 655360 events.
[15:08:05.121] <TB0>     INFO: 655360 events read in total (11102ms).
[15:08:05.158] <TB0>     INFO: Expecting 655360 events.
[15:08:16.791] <TB0>     INFO: 655360 events read in total (11085ms).
[15:08:16.833] <TB0>     INFO: Expecting 655360 events.
[15:08:28.482] <TB0>     INFO: 655360 events read in total (11107ms).
[15:08:28.529] <TB0>     INFO: Expecting 655360 events.
[15:08:40.192] <TB0>     INFO: 655360 events read in total (11129ms).
[15:08:40.241] <TB0>     INFO: Expecting 655360 events.
[15:08:51.888] <TB0>     INFO: 655360 events read in total (11116ms).
[15:08:51.951] <TB0>     INFO: Expecting 655360 events.
[15:09:03.619] <TB0>     INFO: 655360 events read in total (11141ms).
[15:09:03.681] <TB0>     INFO: Expecting 655360 events.
[15:09:15.331] <TB0>     INFO: 655360 events read in total (11123ms).
[15:09:15.393] <TB0>     INFO: Expecting 655360 events.
[15:09:27.069] <TB0>     INFO: 655360 events read in total (11150ms).
[15:09:27.136] <TB0>     INFO: Expecting 655360 events.
[15:09:38.788] <TB0>     INFO: 655360 events read in total (11126ms).
[15:09:38.859] <TB0>     INFO: Expecting 655360 events.
[15:09:50.508] <TB0>     INFO: 655360 events read in total (11122ms).
[15:09:50.596] <TB0>     INFO: Test took 187753ms.
[15:09:50.782] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:09:50.782] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip0
[15:09:50.782] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:09:50.783] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip1
[15:09:50.783] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:09:50.783] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip2
[15:09:50.783] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:09:50.784] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip3
[15:09:50.784] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:09:50.784] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip4
[15:09:50.784] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:09:50.785] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip5
[15:09:50.785] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:09:50.785] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip6
[15:09:50.785] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:09:50.786] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip7
[15:09:50.786] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:09:50.786] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip8
[15:09:50.786] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:09:50.787] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip9
[15:09:50.787] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:09:50.787] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip10
[15:09:50.788] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:09:50.788] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip11
[15:09:50.788] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:09:50.788] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip12
[15:09:50.788] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:09:50.789] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip13
[15:09:50.789] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:09:50.789] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip14
[15:09:50.789] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L955> before assigning th2_sol to vector component
[15:09:50.790] <TB0>    DEBUG: <PixTestPhOptimization.cc/optimiseOnMapsNew:L962> after assigning th2_sol to vector component, chip15
[15:09:50.790] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:09:50.799] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:09:50.806] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:09:50.814] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:09:50.822] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:09:50.829] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:09:50.836] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:09:50.843] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:09:50.851] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:09:50.858] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:09:50.865] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:09:50.872] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:09:50.879] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:09:50.886] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:09:50.893] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:09:50.900] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:09:50.908] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:09:50.915] <TB0>     INFO: safety margin for low PH: adding 1, margin is now 21
[15:09:50.923] <TB0>     INFO: safety margin for low PH: adding 2, margin is now 22
[15:09:50.932] <TB0>     INFO: safety margin for low PH: adding 3, margin is now 23
[15:09:50.939] <TB0>     INFO: safety margin for low PH: adding 4, margin is now 24
[15:09:50.947] <TB0>     INFO: safety margin for low PH: adding 5, margin is now 25
[15:09:50.954] <TB0>     INFO: safety margin for low PH: adding 6, margin is now 26
[15:09:50.962] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:09:50.969] <TB0>     INFO: safety margin for low PH: adding 0, margin is now 20
[15:09:50.977] <TB0>    DEBUG: <PixTestPhOptimization.cc/doTest:L172> optimisation done
[15:09:51.009] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-50_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters35_C0.dat
[15:09:51.009] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-50_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters35_C1.dat
[15:09:51.009] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-50_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters35_C2.dat
[15:09:51.010] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-50_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters35_C3.dat
[15:09:51.010] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-50_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters35_C4.dat
[15:09:51.010] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-50_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters35_C5.dat
[15:09:51.010] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-50_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters35_C6.dat
[15:09:51.010] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-50_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters35_C7.dat
[15:09:51.010] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-50_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters35_C8.dat
[15:09:51.011] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-50_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters35_C9.dat
[15:09:51.011] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-50_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters35_C10.dat
[15:09:51.011] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-50_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters35_C11.dat
[15:09:51.011] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-50_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters35_C12.dat
[15:09:51.011] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-50_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters35_C13.dat
[15:09:51.011] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-50_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters35_C14.dat
[15:09:51.011] <TB0>     INFO: write dac parameters into /home/silpix5/allTestResults/M-K-1-50_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//dacParameters35_C15.dat
[15:09:51.358] <TB0>     INFO: Expecting 41600 events.
[15:09:55.201] <TB0>     INFO: 41600 events read in total (3127ms).
[15:09:55.202] <TB0>     INFO: Test took 4186ms.
[15:09:55.852] <TB0>     INFO: Expecting 41600 events.
[15:09:59.684] <TB0>     INFO: 41600 events read in total (3117ms).
[15:09:59.685] <TB0>     INFO: Test took 4179ms.
[15:10:00.341] <TB0>     INFO: Expecting 41600 events.
[15:10:04.166] <TB0>     INFO: 41600 events read in total (3111ms).
[15:10:04.166] <TB0>     INFO: Test took 4172ms.
[15:10:04.471] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:04.603] <TB0>     INFO: Expecting 2560 events.
[15:10:05.561] <TB0>     INFO: 2560 events read in total (243ms).
[15:10:05.562] <TB0>     INFO: Test took 1091ms.
[15:10:05.564] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:06.071] <TB0>     INFO: Expecting 2560 events.
[15:10:07.032] <TB0>     INFO: 2560 events read in total (246ms).
[15:10:07.032] <TB0>     INFO: Test took 1468ms.
[15:10:07.034] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:07.540] <TB0>     INFO: Expecting 2560 events.
[15:10:08.498] <TB0>     INFO: 2560 events read in total (243ms).
[15:10:08.498] <TB0>     INFO: Test took 1464ms.
[15:10:08.500] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:09.008] <TB0>     INFO: Expecting 2560 events.
[15:10:09.966] <TB0>     INFO: 2560 events read in total (243ms).
[15:10:09.967] <TB0>     INFO: Test took 1467ms.
[15:10:09.969] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:10.476] <TB0>     INFO: Expecting 2560 events.
[15:10:11.432] <TB0>     INFO: 2560 events read in total (241ms).
[15:10:11.433] <TB0>     INFO: Test took 1464ms.
[15:10:11.435] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:11.942] <TB0>     INFO: Expecting 2560 events.
[15:10:12.900] <TB0>     INFO: 2560 events read in total (244ms).
[15:10:12.901] <TB0>     INFO: Test took 1466ms.
[15:10:12.903] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:13.409] <TB0>     INFO: Expecting 2560 events.
[15:10:14.365] <TB0>     INFO: 2560 events read in total (241ms).
[15:10:14.366] <TB0>     INFO: Test took 1463ms.
[15:10:14.367] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:14.875] <TB0>     INFO: Expecting 2560 events.
[15:10:15.848] <TB0>     INFO: 2560 events read in total (258ms).
[15:10:15.848] <TB0>     INFO: Test took 1481ms.
[15:10:15.850] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:16.357] <TB0>     INFO: Expecting 2560 events.
[15:10:17.314] <TB0>     INFO: 2560 events read in total (242ms).
[15:10:17.315] <TB0>     INFO: Test took 1465ms.
[15:10:17.317] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:17.823] <TB0>     INFO: Expecting 2560 events.
[15:10:18.785] <TB0>     INFO: 2560 events read in total (247ms).
[15:10:18.785] <TB0>     INFO: Test took 1468ms.
[15:10:18.787] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:19.293] <TB0>     INFO: Expecting 2560 events.
[15:10:20.252] <TB0>     INFO: 2560 events read in total (244ms).
[15:10:20.252] <TB0>     INFO: Test took 1465ms.
[15:10:20.255] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:20.761] <TB0>     INFO: Expecting 2560 events.
[15:10:21.720] <TB0>     INFO: 2560 events read in total (244ms).
[15:10:21.720] <TB0>     INFO: Test took 1465ms.
[15:10:21.722] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:22.229] <TB0>     INFO: Expecting 2560 events.
[15:10:23.188] <TB0>     INFO: 2560 events read in total (244ms).
[15:10:23.189] <TB0>     INFO: Test took 1467ms.
[15:10:23.191] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:23.699] <TB0>     INFO: Expecting 2560 events.
[15:10:24.658] <TB0>     INFO: 2560 events read in total (244ms).
[15:10:24.658] <TB0>     INFO: Test took 1467ms.
[15:10:24.660] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:25.169] <TB0>     INFO: Expecting 2560 events.
[15:10:26.128] <TB0>     INFO: 2560 events read in total (245ms).
[15:10:26.128] <TB0>     INFO: Test took 1468ms.
[15:10:26.130] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:26.637] <TB0>     INFO: Expecting 2560 events.
[15:10:27.595] <TB0>     INFO: 2560 events read in total (243ms).
[15:10:27.596] <TB0>     INFO: Test took 1466ms.
[15:10:27.598] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:28.105] <TB0>     INFO: Expecting 2560 events.
[15:10:29.064] <TB0>     INFO: 2560 events read in total (244ms).
[15:10:29.064] <TB0>     INFO: Test took 1466ms.
[15:10:29.066] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:29.573] <TB0>     INFO: Expecting 2560 events.
[15:10:30.532] <TB0>     INFO: 2560 events read in total (244ms).
[15:10:30.533] <TB0>     INFO: Test took 1468ms.
[15:10:30.535] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:31.044] <TB0>     INFO: Expecting 2560 events.
[15:10:31.003] <TB0>     INFO: 2560 events read in total (244ms).
[15:10:31.004] <TB0>     INFO: Test took 1469ms.
[15:10:32.006] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:32.513] <TB0>     INFO: Expecting 2560 events.
[15:10:33.472] <TB0>     INFO: 2560 events read in total (244ms).
[15:10:33.472] <TB0>     INFO: Test took 1466ms.
[15:10:33.475] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:33.981] <TB0>     INFO: Expecting 2560 events.
[15:10:34.940] <TB0>     INFO: 2560 events read in total (244ms).
[15:10:34.941] <TB0>     INFO: Test took 1466ms.
[15:10:34.943] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:35.450] <TB0>     INFO: Expecting 2560 events.
[15:10:36.408] <TB0>     INFO: 2560 events read in total (243ms).
[15:10:36.409] <TB0>     INFO: Test took 1467ms.
[15:10:36.411] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:36.918] <TB0>     INFO: Expecting 2560 events.
[15:10:37.876] <TB0>     INFO: 2560 events read in total (243ms).
[15:10:37.876] <TB0>     INFO: Test took 1465ms.
[15:10:37.879] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:38.385] <TB0>     INFO: Expecting 2560 events.
[15:10:39.341] <TB0>     INFO: 2560 events read in total (242ms).
[15:10:39.341] <TB0>     INFO: Test took 1462ms.
[15:10:39.343] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:39.849] <TB0>     INFO: Expecting 2560 events.
[15:10:40.810] <TB0>     INFO: 2560 events read in total (245ms).
[15:10:40.811] <TB0>     INFO: Test took 1468ms.
[15:10:40.813] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:41.319] <TB0>     INFO: Expecting 2560 events.
[15:10:42.279] <TB0>     INFO: 2560 events read in total (245ms).
[15:10:42.279] <TB0>     INFO: Test took 1466ms.
[15:10:42.281] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:42.788] <TB0>     INFO: Expecting 2560 events.
[15:10:43.750] <TB0>     INFO: 2560 events read in total (247ms).
[15:10:43.750] <TB0>     INFO: Test took 1469ms.
[15:10:43.753] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:44.259] <TB0>     INFO: Expecting 2560 events.
[15:10:45.219] <TB0>     INFO: 2560 events read in total (245ms).
[15:10:45.219] <TB0>     INFO: Test took 1466ms.
[15:10:45.222] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:45.728] <TB0>     INFO: Expecting 2560 events.
[15:10:46.687] <TB0>     INFO: 2560 events read in total (244ms).
[15:10:46.687] <TB0>     INFO: Test took 1466ms.
[15:10:46.689] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:47.195] <TB0>     INFO: Expecting 2560 events.
[15:10:48.154] <TB0>     INFO: 2560 events read in total (244ms).
[15:10:48.155] <TB0>     INFO: Test took 1466ms.
[15:10:48.158] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:48.664] <TB0>     INFO: Expecting 2560 events.
[15:10:49.622] <TB0>     INFO: 2560 events read in total (243ms).
[15:10:49.623] <TB0>     INFO: Test took 1466ms.
[15:10:49.625] <TB0>     INFO: Not all ROCs have their pixels configured the same way. Running in FLAG_FORCE_SERIAL mode.
[15:10:50.131] <TB0>     INFO: Expecting 2560 events.
[15:10:51.090] <TB0>     INFO: 2560 events read in total (244ms).
[15:10:51.091] <TB0>     INFO: Test took 1467ms.
[15:10:52.128] <TB0>     INFO: PixTestPhOptimization::doTest() done, duration: 474 seconds
[15:10:52.128] <TB0>     INFO: PH scale (per ROC):    72  75  80  81  80  79  78  86  80  82  82  80  82  80  77  76
[15:10:52.128] <TB0>     INFO: PH offset (per ROC):  176 171 156 170 170 168 175 150 192 165 170 161 167 176 164 166
[15:10:52.303] <TB0>    DEBUG: <PixTestGainPedestal.cc/setParameter:L83> PixTestGainPedestal::PixTest() fVcalStep = 10
[15:10:52.306] <TB0>     INFO: ######################################################################
[15:10:52.306] <TB0>     INFO: PixTestGainPedestal::doTest() ntrig = 10
[15:10:52.306] <TB0>     INFO: ######################################################################
[15:10:52.306] <TB0>    DEBUG: <PixTestGainPedestal.cc/measure:L192>  using FLAGS = 16
[15:10:52.317] <TB0>     INFO: scanning low vcal = 10
[15:10:52.662] <TB0>     INFO: Expecting 41600 events.
[15:10:56.379] <TB0>     INFO: 41600 events read in total (3002ms).
[15:10:56.379] <TB0>     INFO: Test took 4062ms.
[15:10:56.381] <TB0>     INFO: scanning low vcal = 20
[15:10:56.890] <TB0>     INFO: Expecting 41600 events.
[15:11:00.609] <TB0>     INFO: 41600 events read in total (3005ms).
[15:11:00.609] <TB0>     INFO: Test took 4229ms.
[15:11:00.611] <TB0>     INFO: scanning low vcal = 30
[15:11:01.123] <TB0>     INFO: Expecting 41600 events.
[15:11:04.851] <TB0>     INFO: 41600 events read in total (3013ms).
[15:11:04.851] <TB0>     INFO: Test took 4239ms.
[15:11:04.853] <TB0>     INFO: scanning low vcal = 40
[15:11:05.357] <TB0>     INFO: Expecting 41600 events.
[15:11:09.628] <TB0>     INFO: 41600 events read in total (3556ms).
[15:11:09.630] <TB0>     INFO: Test took 4777ms.
[15:11:09.632] <TB0>     INFO: scanning low vcal = 50
[15:11:10.054] <TB0>     INFO: Expecting 41600 events.
[15:11:14.347] <TB0>     INFO: 41600 events read in total (3578ms).
[15:11:14.348] <TB0>     INFO: Test took 4715ms.
[15:11:14.351] <TB0>     INFO: scanning low vcal = 60
[15:11:14.772] <TB0>     INFO: Expecting 41600 events.
[15:11:19.051] <TB0>     INFO: 41600 events read in total (3564ms).
[15:11:19.052] <TB0>     INFO: Test took 4701ms.
[15:11:19.055] <TB0>     INFO: scanning low vcal = 70
[15:11:19.482] <TB0>     INFO: Expecting 41600 events.
[15:11:23.753] <TB0>     INFO: 41600 events read in total (3557ms).
[15:11:23.753] <TB0>     INFO: Test took 4698ms.
[15:11:23.756] <TB0>     INFO: scanning low vcal = 80
[15:11:24.180] <TB0>     INFO: Expecting 41600 events.
[15:11:28.467] <TB0>     INFO: 41600 events read in total (3572ms).
[15:11:28.468] <TB0>     INFO: Test took 4712ms.
[15:11:28.471] <TB0>     INFO: scanning low vcal = 90
[15:11:28.890] <TB0>     INFO: Expecting 41600 events.
[15:11:33.149] <TB0>     INFO: 41600 events read in total (3544ms).
[15:11:33.150] <TB0>     INFO: Test took 4678ms.
[15:11:33.153] <TB0>     INFO: scanning low vcal = 100
[15:11:33.578] <TB0>     INFO: Expecting 41600 events.
[15:11:37.972] <TB0>     INFO: 41600 events read in total (3679ms).
[15:11:37.973] <TB0>     INFO: Test took 4820ms.
[15:11:37.976] <TB0>     INFO: scanning low vcal = 110
[15:11:38.398] <TB0>     INFO: Expecting 41600 events.
[15:11:42.667] <TB0>     INFO: 41600 events read in total (3554ms).
[15:11:42.668] <TB0>     INFO: Test took 4691ms.
[15:11:42.671] <TB0>     INFO: scanning low vcal = 120
[15:11:43.097] <TB0>     INFO: Expecting 41600 events.
[15:11:47.355] <TB0>     INFO: 41600 events read in total (3543ms).
[15:11:47.355] <TB0>     INFO: Test took 4684ms.
[15:11:47.358] <TB0>     INFO: scanning low vcal = 130
[15:11:47.780] <TB0>     INFO: Expecting 41600 events.
[15:11:52.064] <TB0>     INFO: 41600 events read in total (3569ms).
[15:11:52.065] <TB0>     INFO: Test took 4707ms.
[15:11:52.068] <TB0>     INFO: scanning low vcal = 140
[15:11:52.490] <TB0>     INFO: Expecting 41600 events.
[15:11:56.785] <TB0>     INFO: 41600 events read in total (3580ms).
[15:11:56.786] <TB0>     INFO: Test took 4718ms.
[15:11:56.789] <TB0>     INFO: scanning low vcal = 150
[15:11:57.212] <TB0>     INFO: Expecting 41600 events.
[15:12:01.493] <TB0>     INFO: 41600 events read in total (3566ms).
[15:12:01.493] <TB0>     INFO: Test took 4704ms.
[15:12:01.497] <TB0>     INFO: scanning low vcal = 160
[15:12:01.923] <TB0>     INFO: Expecting 41600 events.
[15:12:06.182] <TB0>     INFO: 41600 events read in total (3544ms).
[15:12:06.183] <TB0>     INFO: Test took 4686ms.
[15:12:06.186] <TB0>     INFO: scanning low vcal = 170
[15:12:06.610] <TB0>     INFO: Expecting 41600 events.
[15:12:10.874] <TB0>     INFO: 41600 events read in total (3549ms).
[15:12:10.875] <TB0>     INFO: Test took 4689ms.
[15:12:10.879] <TB0>     INFO: scanning low vcal = 180
[15:12:11.302] <TB0>     INFO: Expecting 41600 events.
[15:12:15.566] <TB0>     INFO: 41600 events read in total (3549ms).
[15:12:15.567] <TB0>     INFO: Test took 4688ms.
[15:12:15.573] <TB0>     INFO: scanning low vcal = 190
[15:12:15.995] <TB0>     INFO: Expecting 41600 events.
[15:12:20.256] <TB0>     INFO: 41600 events read in total (3546ms).
[15:12:20.257] <TB0>     INFO: Test took 4684ms.
[15:12:20.260] <TB0>     INFO: scanning low vcal = 200
[15:12:20.685] <TB0>     INFO: Expecting 41600 events.
[15:12:24.943] <TB0>     INFO: 41600 events read in total (3543ms).
[15:12:24.945] <TB0>     INFO: Test took 4684ms.
[15:12:24.948] <TB0>     INFO: scanning low vcal = 210
[15:12:25.372] <TB0>     INFO: Expecting 41600 events.
[15:12:29.633] <TB0>     INFO: 41600 events read in total (3547ms).
[15:12:29.633] <TB0>     INFO: Test took 4685ms.
[15:12:29.636] <TB0>     INFO: scanning low vcal = 220
[15:12:30.056] <TB0>     INFO: Expecting 41600 events.
[15:12:34.331] <TB0>     INFO: 41600 events read in total (3560ms).
[15:12:34.331] <TB0>     INFO: Test took 4695ms.
[15:12:34.334] <TB0>     INFO: scanning low vcal = 230
[15:12:34.756] <TB0>     INFO: Expecting 41600 events.
[15:12:39.011] <TB0>     INFO: 41600 events read in total (3540ms).
[15:12:39.012] <TB0>     INFO: Test took 4678ms.
[15:12:39.016] <TB0>     INFO: scanning low vcal = 240
[15:12:39.444] <TB0>     INFO: Expecting 41600 events.
[15:12:43.720] <TB0>     INFO: 41600 events read in total (3561ms).
[15:12:43.721] <TB0>     INFO: Test took 4705ms.
[15:12:43.725] <TB0>     INFO: scanning low vcal = 250
[15:12:44.152] <TB0>     INFO: Expecting 41600 events.
[15:12:48.404] <TB0>     INFO: 41600 events read in total (3537ms).
[15:12:48.405] <TB0>     INFO: Test took 4680ms.
[15:12:48.410] <TB0>     INFO: scanning high vcal = 30 (= 210 in low range)
[15:12:48.838] <TB0>     INFO: Expecting 41600 events.
[15:12:53.095] <TB0>     INFO: 41600 events read in total (3542ms).
[15:12:53.096] <TB0>     INFO: Test took 4685ms.
[15:12:53.099] <TB0>     INFO: scanning high vcal = 50 (= 350 in low range)
[15:12:53.518] <TB0>     INFO: Expecting 41600 events.
[15:12:57.774] <TB0>     INFO: 41600 events read in total (3541ms).
[15:12:57.774] <TB0>     INFO: Test took 4675ms.
[15:12:57.777] <TB0>     INFO: scanning high vcal = 70 (= 490 in low range)
[15:12:58.206] <TB0>     INFO: Expecting 41600 events.
[15:13:02.461] <TB0>     INFO: 41600 events read in total (3540ms).
[15:13:02.462] <TB0>     INFO: Test took 4685ms.
[15:13:02.465] <TB0>     INFO: scanning high vcal = 90 (= 630 in low range)
[15:13:02.891] <TB0>     INFO: Expecting 41600 events.
[15:13:07.149] <TB0>     INFO: 41600 events read in total (3543ms).
[15:13:07.149] <TB0>     INFO: Test took 4684ms.
[15:13:07.153] <TB0>     INFO: scanning high vcal = 200 (= 1400 in low range)
[15:13:07.575] <TB0>     INFO: Expecting 41600 events.
[15:13:11.819] <TB0>     INFO: 41600 events read in total (3529ms).
[15:13:11.820] <TB0>     INFO: Test took 4667ms.
[15:13:12.375] <TB0>     INFO: PixTestGainPedestal::measure() done 
[15:13:12.378] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C0
[15:13:12.379] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C1
[15:13:12.379] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C2
[15:13:12.379] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C3
[15:13:12.379] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C4
[15:13:12.379] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C5
[15:13:12.379] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C6
[15:13:12.380] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C7
[15:13:12.380] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C8
[15:13:12.380] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C9
[15:13:12.380] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C10
[15:13:12.380] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C11
[15:13:12.380] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C12
[15:13:12.381] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C13
[15:13:12.381] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C14
[15:13:12.381] <TB0>    DEBUG: <PixTestGainPedestal.cc/fit:L379> Create hist gainPedestalP1_C15
[15:13:50.469] <TB0>     INFO: PixTestGainPedestal::fit() done
[15:13:50.469] <TB0>     INFO: non-linearity mean:  0.953 0.953 0.958 0.961 0.956 0.957 0.958 0.958 0.961 0.952 0.957 0.964 0.957 0.965 0.952 0.950
[15:13:50.469] <TB0>     INFO: non-linearity RMS:   0.007 0.007 0.006 0.005 0.005 0.006 0.006 0.007 0.005 0.007 0.007 0.005 0.006 0.004 0.007 0.006
[15:13:50.469] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-50_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//phCalibrationFitErr35_C0.dat
[15:13:50.492] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-50_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//phCalibrationFitErr35_C1.dat
[15:13:50.515] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-50_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//phCalibrationFitErr35_C2.dat
[15:13:50.537] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-50_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//phCalibrationFitErr35_C3.dat
[15:13:50.560] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-50_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//phCalibrationFitErr35_C4.dat
[15:13:50.582] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-50_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//phCalibrationFitErr35_C5.dat
[15:13:50.604] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-50_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//phCalibrationFitErr35_C6.dat
[15:13:50.627] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-50_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//phCalibrationFitErr35_C7.dat
[15:13:50.649] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-50_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//phCalibrationFitErr35_C8.dat
[15:13:50.672] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-50_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//phCalibrationFitErr35_C9.dat
[15:13:50.694] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-50_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//phCalibrationFitErr35_C10.dat
[15:13:50.716] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-50_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//phCalibrationFitErr35_C11.dat
[15:13:50.739] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-50_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//phCalibrationFitErr35_C12.dat
[15:13:50.761] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-50_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//phCalibrationFitErr35_C13.dat
[15:13:50.783] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-50_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//phCalibrationFitErr35_C14.dat
[15:13:50.806] <TB0>     INFO: write gain/ped parameters into /home/silpix5/allTestResults/M-K-1-50_FPIXTest-17C-Nebraska-160316-1359_2016-03-16_13h59m_1458154762//000_FPIXTest_p17//phCalibrationFitErr35_C15.dat
[15:13:50.828] <TB0>     INFO: PixTestGainPedestal::doTest() done, duration: 178 seconds
[15:13:50.828] <TB0>    DEBUG: <PixTestGainPedestal.cc/~PixTestGainPedestal:L125> PixTestGainPedestal dtor
[15:13:50.835] <TB0>    DEBUG: <PixTestBB3Map.cc/init:L81> PixTestBB3Map::init()
[15:13:50.835] <TB0>    DEBUG: <PixTestBB3Map.cc/PixTestBB3Map:L29> PixTestBB3Map ctor(PixSetup &a, string, TGTab *)
[15:13:50.838] <TB0>     INFO: ######################################################################
[15:13:50.838] <TB0>     INFO: PixTestBB3Map::doTest() Ntrig = 5, VcalS = 250 (high range)
[15:13:50.838] <TB0>     INFO: ######################################################################
[15:13:50.841] <TB0>     INFO: ---> dac: VthrComp name: calSMap ntrig: 5 dacrange: 0 .. 149 (-1/-1) hits flags = 514 (plus default)
[15:13:50.850] <TB0>     INFO:   dacScan split into 1 runs with ntrig = 5
[15:13:50.850] <TB0>     INFO:     run 1 of 1
[15:13:50.850] <TB0>    DEBUG: <PixTest.cc/dacScan:L1587>       attempt #0
[15:13:51.199] <TB0>     INFO: Expecting 3120000 events.
[15:14:41.302] <TB0>     INFO: 1268030 events read in total (49388ms).
[15:15:30.516] <TB0>     INFO: 2530210 events read in total (98602ms).
[15:15:53.635] <TB0>     INFO: 3120000 events read in total (121721ms).
[15:15:53.676] <TB0>     INFO: Test took 122827ms.
[15:15:53.750] <TB0>     INFO: Fetched DAQ statistics. Counters are being reset now.
[15:15:53.874] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 0
[15:15:55.377] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 1
[15:15:56.769] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 2
[15:15:58.258] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 3
[15:15:59.736] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 4
[15:16:01.252] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 5
[15:16:02.699] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 6
[15:16:04.151] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 7
[15:16:05.551] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 8
[15:16:07.075] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 9
[15:16:08.529] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 10
[15:16:09.917] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 11
[15:16:11.419] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 12
[15:16:12.918] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 13
[15:16:14.339] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 14
[15:16:15.807] <TB0>    DEBUG: <PixTest.cc/scurveAna:L1650> analyzing ROC 15
[15:16:17.267] <TB0>    DEBUG: <PixTest.cc/scurveMaps:L316> PixTest::scurveMaps end: getCurrentRSS() = 423448576
[15:16:17.300] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C0_V0
[15:16:17.301] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 89.8475, RMS = 1.65345
[15:16:17.301] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 99
[15:16:17.301] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C0_V0
[15:16:17.301] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 91.0241, RMS = 1.62037
[15:16:17.301] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 100
[15:16:17.302] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C1_V0
[15:16:17.302] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 74.3229, RMS = 1.61051
[15:16:17.302] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 83
[15:16:17.302] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C1_V0
[15:16:17.302] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 76.0414, RMS = 1.3465
[15:16:17.302] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 83
[15:16:17.304] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C2_V0
[15:16:17.304] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 79.4052, RMS = 1.08308
[15:16:17.304] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 85
[15:16:17.304] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C2_V0
[15:16:17.304] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 80.7335, RMS = 1.25761
[15:16:17.304] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 88
[15:16:17.305] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C3_V0
[15:16:17.305] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 78.157, RMS = 0.963035
[15:16:17.305] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 83
[15:16:17.305] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C3_V0
[15:16:17.305] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 80.2866, RMS = 0.970849
[15:16:17.305] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 86
[15:16:17.307] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C4_V0
[15:16:17.307] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 83.2093, RMS = 1.63919
[15:16:17.307] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 92
[15:16:17.307] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C4_V0
[15:16:17.307] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 85.5479, RMS = 2.00608
[15:16:17.307] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 96
[15:16:17.308] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C5_V0
[15:16:17.308] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 79.9588, RMS = 1.09925
[15:16:17.308] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 86
[15:16:17.308] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C5_V0
[15:16:17.308] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 81.1519, RMS = 1.4089
[15:16:17.308] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 89
[15:16:17.309] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C6_V0
[15:16:17.309] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 75.0504, RMS = 2.1685
[15:16:17.309] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 86
[15:16:17.309] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C6_V0
[15:16:17.309] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 78.2062, RMS = 1.56457
[15:16:17.309] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 87
[15:16:17.310] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C7_V0
[15:16:17.310] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 72.4734, RMS = 2.20946
[15:16:17.311] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 84
[15:16:17.311] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C7_V0
[15:16:17.311] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 76.844, RMS = 1.4892
[15:16:17.311] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 85
[15:16:17.312] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C8_V0
[15:16:17.312] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 81.1488, RMS = 1.6297
[15:16:17.312] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 90
[15:16:17.312] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C8_V0
[15:16:17.312] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 81.8633, RMS = 1.67366
[15:16:17.312] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 91
[15:16:17.313] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C9_V0
[15:16:17.313] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 74.9932, RMS = 1.63647
[15:16:17.313] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 84
[15:16:17.313] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C9_V0
[15:16:17.313] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 76.3701, RMS = 1.42271
[15:16:17.313] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 84
[15:16:17.314] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C10_V0
[15:16:17.314] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 75.1348, RMS = 1.46783
[15:16:17.314] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 83
[15:16:17.314] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C10_V0
[15:16:17.314] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 72.9754, RMS = 1.92699
[15:16:17.314] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 83
[15:16:17.315] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C11_V0
[15:16:17.315] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 79.5038, RMS = 1.35204
[15:16:17.315] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 87
[15:16:17.315] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C11_V0
[15:16:17.315] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 80.4505, RMS = 1.44299
[15:16:17.315] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 88
[15:16:17.316] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C12_V0
[15:16:17.316] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 83.4211, RMS = 2.13921
[15:16:17.316] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 95
[15:16:17.316] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C12_V0
[15:16:17.316] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 85.8272, RMS = 2.71093
[15:16:17.316] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 100
[15:16:17.317] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C13_V0
[15:16:17.317] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 77.5001, RMS = 1.31557
[15:16:17.317] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 85
[15:16:17.317] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C13_V0
[15:16:17.317] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 76.4772, RMS = 1.57917
[15:16:17.317] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 85
[15:16:17.318] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C14_V0
[15:16:17.318] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 79.3677, RMS = 1.45651
[15:16:17.318] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 87
[15:16:17.318] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C14_V0
[15:16:17.318] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 80.4197, RMS = 1.4214
[15:16:17.318] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 88
[15:16:17.319] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L227> found 1 peaks in dist_thr_calSMap_VthrComp_EvenCol_C15_V0
[15:16:17.319] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L229>   best peak: mean = 79.7259, RMS = 1.19592
[15:16:17.319] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L230>     cut value = 86
[15:16:17.319] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L242> found 1 peaks in dist_thr_calSMap_VthrComp_OddCol_C15_V0
[15:16:17.319] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L244>   best peak: mean = 81.1761, RMS = 1.43797
[15:16:17.319] <TB0>    DEBUG: <PixTestBB3Map.cc/doTest:L245>     cut value = 89
[15:16:17.322] <TB0>     INFO: PixTestBB3Map::doTest() done, duration: 146 seconds
[15:16:17.322] <TB0>     INFO: number of dead bumps (per ROC):     0    1    1    2    0    0    0    0    1    0    0    0    0    0    0    0
[15:16:17.323] <TB0>    DEBUG: <PixTestBB3Map.cc/~PixTestBB3Map:L99> PixTestBB3Map dtor
[15:16:17.419] <TB0>    DEBUG: <PixTestFPIXTest.cc/~PixTestFPIXTest:L78> PixTestFPIXTest dtor
[15:16:17.419] <TB0>     INFO: enter test to run
[15:16:17.419] <TB0>     INFO:   test:  no parameter change
[15:16:17.420] <TB0>    DEBUG: <pXar.cc/main:L340> Final Analog Current: 393.1mA
[15:16:17.421] <TB0>    DEBUG: <pXar.cc/main:L341> Final Digital Current: 461.4mA
[15:16:17.421] <TB0>    DEBUG: <pXar.cc/main:L342> Final Module Temperature: 20.5 C
[15:16:17.421] <TB0>    DEBUG: <PixMonitor.cc/dumpSummaries:L39> PixMonitor::dumpSummaries
[15:16:17.892] <TB0>    QUIET: Connection to board 133 closed.
[15:16:17.893] <TB0>     INFO: pXar: this is the end, my friend
[15:16:17.893] <TB0>    DEBUG: <PixSetup.cc/~PixSetup:L68> PixSetup free fPxarMemory
