// Seed: 2393539981
module module_0 ();
  logic id_1;
  wire  id_2 = 1;
endmodule
module module_1 (
    output tri1 id_0,
    input supply0 id_1,
    input tri0 id_2,
    output uwire id_3,
    input tri0 id_4,
    input wor id_5,
    input supply1 id_6,
    input wire id_7,
    input wand id_8,
    input wire id_9,
    input wire id_10
    , id_25,
    output wire id_11,
    input wire id_12,
    output tri0 id_13,
    input wor id_14,
    output tri0 id_15,
    inout supply1 id_16,
    output wor id_17,
    input wor id_18,
    input supply0 id_19,
    input supply0 id_20,
    input supply1 id_21,
    input supply1 id_22,
    output wire id_23
);
  wire id_26;
  ;
  wire id_27;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
endmodule
