// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.1
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="dram_helper_app_2,hls_ip_2017_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu9p-flgb2104-2-i,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.224028,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=5729,HLS_SYN_LUT=2178}" *)

module dram_helper_app_2 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
ap_continue,
        ap_idle,
        ap_ready,
        app_file_infos_V_dout,
        app_file_infos_V_empty_n,
        app_file_infos_V_read,
        device_dram_read_req_V_num_din,
        device_dram_read_req_V_num_full_n,
        device_dram_read_req_V_num_write,
        device_dram_read_req_V_addr_din,
        device_dram_read_req_V_addr_full_n,
        device_dram_read_req_V_addr_write,
        device_dram_read_resp_V_last_dout,
        device_dram_read_resp_V_last_empty_n,
        device_dram_read_resp_V_last_read,
        device_dram_read_resp_V_data_V_dout,
        device_dram_read_resp_V_data_V_empty_n,
        device_dram_read_resp_V_data_V_read,
        reset_dram_helper_app_V_dout,
        reset_dram_helper_app_V_empty_n,
        reset_dram_helper_app_V_read,
        buf_app_input_data_V_data_V_din,
        buf_app_input_data_V_data_V_full_n,
        buf_app_input_data_V_data_V_write,
        buf_app_input_data_V_len_din,
        buf_app_input_data_V_len_full_n,
        buf_app_input_data_V_len_write,
        buf_app_input_data_V_eop_din,
        buf_app_input_data_V_eop_full_n,
        buf_app_input_data_V_eop_write,
        buf_read_sig_app_input_data_V_dout,
        buf_read_sig_app_input_data_V_empty_n,
        buf_read_sig_app_input_data_V_read
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output ap_ready; output ap_continue;
input  [31:0] app_file_infos_V_dout;
input   app_file_infos_V_empty_n;
output   app_file_infos_V_read;
output  [7:0] device_dram_read_req_V_num_din;
input   device_dram_read_req_V_num_full_n;
output   device_dram_read_req_V_num_write;
output  [63:0] device_dram_read_req_V_addr_din;
input   device_dram_read_req_V_addr_full_n;
output   device_dram_read_req_V_addr_write;
input   device_dram_read_resp_V_last_dout;
input   device_dram_read_resp_V_last_empty_n;
output   device_dram_read_resp_V_last_read;
input  [511:0] device_dram_read_resp_V_data_V_dout;
input   device_dram_read_resp_V_data_V_empty_n;
output   device_dram_read_resp_V_data_V_read;
input   reset_dram_helper_app_V_dout;
input   reset_dram_helper_app_V_empty_n;
output   reset_dram_helper_app_V_read;
output  [511:0] buf_app_input_data_V_data_V_din;
input   buf_app_input_data_V_data_V_full_n;
output   buf_app_input_data_V_data_V_write;
output  [15:0] buf_app_input_data_V_len_din;
input   buf_app_input_data_V_len_full_n;
output   buf_app_input_data_V_len_write;
output   buf_app_input_data_V_eop_din;
input   buf_app_input_data_V_eop_full_n;
output   buf_app_input_data_V_eop_write;
input   buf_read_sig_app_input_data_V_dout;
input   buf_read_sig_app_input_data_V_empty_n;
output   buf_read_sig_app_input_data_V_read;

reg ap_idle;
reg app_file_infos_V_read;
reg reset_dram_helper_app_V_read;
reg buf_read_sig_app_input_data_V_read;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    buf_app_input_data_V_data_V_blk_n;
reg    ap_enable_reg_pp0_iter2;
wire    ap_block_pp0_stage0;
reg   [0:0] reset_reg_513;
reg   [0:0] ap_reg_pp0_iter1_reset_reg_513;
reg   [0:0] empty_n_8_reg_3240;
reg   [0:0] ap_reg_pp0_iter1_empty_n_8_reg_3240;
reg   [0:0] empty_n_7_reg_3371;
reg    buf_app_input_data_V_len_blk_n;
reg    buf_app_input_data_V_eop_blk_n;
reg   [35:0] p_1_reg_489;
reg   [35:0] p_2_reg_501;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    buf_app_input_data_V_len1_status;
reg    ap_predicate_op528_write_state4;
reg    ap_block_state4_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_11001;
reg   [7:0] extents_arr_store_idx_reg_525;
reg   [7:0] next_extents_arr_load_idx_reg_537;
reg   [7:0] state_reg_549;
reg   [0:0] should_read_start_reg_561;
reg   [0:0] first_extents_half_reg_573;
reg   [6:0] tmp_num_reg_653;
reg   [7:0] extents_arr_load_idx_reg_664;
reg   [0:0] first_length_half_reg_675;
reg   [31:0] num_issued_reg_687;
reg   [0:0] finish_issuing_reg_698;
reg   [0:0] finish_issuing_7_reg_1524;
reg   [0:0] first_length_half_5_reg_1629;
reg   [31:0] num_issued_7_reg_1709;
reg   [0:0] finish_issuing_8_reg_1725;
wire   [0:0] empty_n_8_fu_1896_p1;
reg   [0:0] reset_phi_fu_517_p4;
wire   [0:0] tmp_5_fu_1900_p2;
reg   [0:0] tmp_5_reg_3245;
wire   [0:0] tmp_8_fu_1906_p2;
reg   [0:0] tmp_8_reg_3249;
wire   [0:0] tmp_s_fu_1912_p2;
reg   [0:0] tmp_s_reg_3253;
wire   [0:0] tmp_3_fu_1918_p2;
reg   [0:0] tmp_3_reg_3257;
wire   [0:0] tmp_7_fu_1929_p2;
wire   [4:0] tmp_15_fu_1956_p1;
wire   [63:0] val_assign_2_fu_2059_p34;
wire   [63:0] tmp_10_fu_2142_p1;
wire   [63:0] tmp_13_fu_2152_p1;
wire   [0:0] full_n_nbwrite_fu_446_p5;
reg   [0:0] full_n_reg_3284;
wire   [0:0] tmp_26_fu_2161_p2;
reg   [0:0] tmp_26_reg_3288;
wire   [0:0] grp_fu_1749_p1;
reg   [0:0] empty_n_6_reg_3294;
reg    ap_enable_reg_pp0_iter0;
wire   [35:0] cur_extent_len_left_V_1_fu_2194_p3;
reg   [35:0] cur_extent_len_left_V_1_reg_3298;
reg   [0:0] should_read_start_phi_fu_565_p4;
reg   [0:0] first_extents_half_phi_fu_577_p4;
wire   [7:0] extents_arr_store_idx_1_fu_2361_p2;
reg   [7:0] extents_arr_store_idx_1_reg_3306;
wire   [1:0] p_state_fu_2373_p3;
reg   [1:0] p_state_reg_3311;
wire   [35:0] cur_extent_V_1_fu_2423_p3;
reg   [35:0] cur_extent_V_1_reg_3316;
wire   [4:0] tmp_21_fu_2431_p1;
reg   [4:0] tmp_21_reg_3352;
reg   [0:0] empty_n_5_reg_3356;
reg   [31:0] tmp_6_reg_3360;
reg   [0:0] empty_n_reg_3366;
wire   [0:0] empty_n_7_fu_2698_p1;
reg   [511:0] tmp_data_V_reg_3375;
wire   [0:0] p_not_fu_2715_p2;
reg   [0:0] p_not_reg_3380;
reg    ap_enable_reg_pp0_iter1;
reg    ap_block_pp0_stage0_subdone;
reg   [35:0] p_1_phi_fu_493_p4;
reg   [35:0] p_086_1_phi_fu_1570_p6;
reg   [35:0] p_2_phi_fu_505_p4;
reg   [35:0] p_089_1_phi_fu_1586_p6;
reg   [0:0] reset_3_phi_fu_1602_p6;
reg   [7:0] extents_arr_store_idx_phi_fu_529_p4;
reg   [7:0] extents_arr_store_idx_7_phi_fu_1617_p6;
reg   [7:0] next_extents_arr_load_idx_phi_fu_541_p4;
reg   [7:0] extents_arr_load_idx_7_phi_fu_1649_p6;
reg   [7:0] state_phi_fu_553_p4;
reg   [7:0] state_2_phi_fu_1665_p6;
reg   [0:0] should_read_start_8_phi_fu_1681_p6;
reg   [0:0] first_extents_half_5_phi_fu_1697_p6;
wire   [63:0] ap_phi_precharge_reg_pp0_iter0_val_assign_reg_585;
reg   [63:0] val_assign_phi_fu_588_p62;
wire   [6:0] ap_phi_precharge_reg_pp0_iter0_tmp_num_reg_653;
reg   [6:0] tmp_num_phi_fu_656_p4;
wire   [7:0] ap_phi_precharge_reg_pp0_iter0_extents_arr_load_idx_reg_664;
reg   [7:0] extents_arr_load_idx_phi_fu_667_p4;
wire   [7:0] next_extents_arr_load_idx_1_fu_2129_p2;
reg   [0:0] first_length_half_phi_fu_679_p4;
reg   [31:0] num_issued_phi_fu_691_p4;
reg   [0:0] finish_issuing_phi_fu_702_p4;
wire   [63:0] ap_phi_precharge_reg_pp0_iter0_p_0163_0_in_reg_709;
reg   [63:0] ap_phi_precharge_reg_pp0_iter1_p_0163_0_in_reg_709;
wire   [63:0] ap_phi_precharge_reg_pp0_iter0_p_0136_0_in_reg_719;
reg   [63:0] ap_phi_precharge_reg_pp0_iter1_p_0136_0_in_reg_719;
wire   [35:0] ap_phi_precharge_reg_pp0_iter1_p_086_3_reg_728;
reg   [35:0] p_086_3_phi_fu_731_p70;
wire   [35:0] ap_phi_precharge_reg_pp0_iter1_p_089_3_reg_806;
reg   [35:0] p_089_3_phi_fu_809_p70;
wire   [7:0] ap_phi_precharge_reg_pp0_iter1_extents_arr_store_idx_2_reg_915;
reg   [7:0] extents_arr_store_idx_2_phi_fu_918_p70;
wire   [1:0] ap_phi_precharge_reg_pp0_iter1_state_6_reg_1024;
reg   [1:0] state_6_phi_fu_1027_p70;
wire   [0:0] ap_phi_precharge_reg_pp0_iter1_should_read_start_3_reg_1133;
reg   [0:0] should_read_start_3_phi_fu_1136_p70;
wire   [35:0] ap_phi_precharge_reg_pp0_iter1_p_086_s_reg_1243;
reg   [35:0] p_086_s_phi_fu_1246_p18;
wire   [35:0] next_cur_extent_V_fu_2625_p1;
wire   [35:0] ap_phi_precharge_reg_pp0_iter1_p_089_s_reg_1274;
reg   [35:0] p_089_s_phi_fu_1277_p18;
wire   [35:0] next_cur_extent_len_left_V_fu_2620_p1;
wire   [7:0] ap_phi_precharge_reg_pp0_iter1_extents_arr_store_idx_6_reg_1305;
reg   [7:0] extents_arr_store_idx_6_phi_fu_1308_p18;
wire   [0:0] ap_phi_precharge_reg_pp0_iter1_first_length_half_4_reg_1337;
reg   [0:0] first_length_half_4_phi_fu_1340_p18;
wire   [7:0] ap_phi_precharge_reg_pp0_iter1_extents_arr_load_idx_6_reg_1369;
reg   [7:0] extents_arr_load_idx_6_phi_fu_1372_p18;
wire   [7:0] state_1_fu_2694_p1;
wire   [7:0] ap_phi_precharge_reg_pp0_iter1_state_s_reg_1401;
reg   [7:0] state_s_phi_fu_1404_p18;
wire   [7:0] state_6_cast_fu_2655_p1;
wire   [7:0] p_state_cast_cast_fu_2641_p3;
wire   [0:0] ap_phi_precharge_reg_pp0_iter1_should_read_start_7_reg_1430;
reg   [0:0] should_read_start_7_phi_fu_1433_p18;
wire   [0:0] ap_phi_precharge_reg_pp0_iter1_first_extents_half_4_reg_1462;
reg   [0:0] first_extents_half_4_phi_fu_1465_p18;
wire   [0:0] first_extents_half_1_fu_2660_p2;
wire   [31:0] ap_phi_precharge_reg_pp0_iter1_num_issued_6_reg_1493;
reg   [31:0] num_issued_6_phi_fu_1496_p18;
wire   [31:0] num_issued_1_fu_2634_p2;
wire   [0:0] ap_phi_precharge_reg_pp0_iter1_finish_issuing_7_reg_1524;
reg   [0:0] finish_issuing_7_phi_fu_1527_p18;
wire   [0:0] p_finish_issuing_fu_2649_p2;
wire   [0:0] ap_phi_precharge_reg_pp0_iter0_reset_1_reg_1556;
reg   [0:0] ap_phi_precharge_reg_pp0_iter1_reset_1_reg_1556;
wire   [35:0] ap_phi_precharge_reg_pp0_iter1_p_086_1_reg_1566;
wire   [35:0] ap_phi_precharge_reg_pp0_iter1_p_089_1_reg_1582;
wire   [0:0] p_reset_1_fu_2747_p2;
wire   [0:0] ap_phi_precharge_reg_pp0_iter1_reset_3_reg_1598;
wire   [7:0] ap_phi_precharge_reg_pp0_iter1_extents_arr_store_idx_7_reg_1613;
wire   [0:0] ap_phi_precharge_reg_pp0_iter1_first_length_half_5_reg_1629;
wire   [7:0] ap_phi_precharge_reg_pp0_iter1_extents_arr_load_idx_7_reg_1645;
wire   [7:0] ap_phi_precharge_reg_pp0_iter1_state_2_reg_1661;
wire   [0:0] ap_phi_precharge_reg_pp0_iter1_should_read_start_8_reg_1677;
wire   [0:0] ap_phi_precharge_reg_pp0_iter1_first_extents_half_5_reg_1693;
wire   [31:0] ap_phi_precharge_reg_pp0_iter1_num_issued_7_reg_1709;
wire   [0:0] ap_phi_precharge_reg_pp0_iter1_finish_issuing_8_reg_1725;
reg    device_dram_read_req_V_num1_update;
reg    ap_block_pp0_stage0_01001;
reg    device_dram_read_resp_V_last0_update;
wire   [0:0] grp_nbread_fu_468_p3_0;
reg    buf_app_input_data_V_len1_update;
reg   [63:0] extents_len_arr_31_fu_168;
wire   [63:0] tmp_len_3_fu_2174_p3;
wire   [4:0] tmp_24_fu_2202_p1;
reg   [63:0] extents_len_arr_31_1_fu_172;
reg   [63:0] extents_len_arr_31_2_fu_176;
reg   [63:0] extents_len_arr_31_3_fu_180;
reg   [63:0] extents_len_arr_31_4_fu_184;
reg   [63:0] extents_len_arr_31_5_fu_188;
reg   [63:0] extents_len_arr_31_6_fu_192;
reg   [63:0] extents_len_arr_31_7_fu_196;
reg   [63:0] extents_len_arr_31_8_fu_200;
reg   [63:0] extents_len_arr_31_9_fu_204;
reg   [63:0] extents_len_arr_31_10_fu_208;
reg   [63:0] extents_len_arr_31_11_fu_212;
reg   [63:0] extents_len_arr_31_12_fu_216;
reg   [63:0] extents_len_arr_31_13_fu_220;
reg   [63:0] extents_len_arr_31_14_fu_224;
reg   [63:0] extents_len_arr_31_15_fu_228;
reg   [63:0] extents_len_arr_31_16_fu_232;
reg   [63:0] extents_len_arr_31_17_fu_236;
reg   [63:0] extents_len_arr_31_18_fu_240;
reg   [63:0] extents_len_arr_31_19_fu_244;
reg   [63:0] extents_len_arr_31_20_fu_248;
reg   [63:0] extents_len_arr_31_21_fu_252;
reg   [63:0] extents_len_arr_31_22_fu_256;
reg   [63:0] extents_len_arr_31_23_fu_260;
reg   [63:0] extents_len_arr_31_24_fu_264;
reg   [63:0] extents_len_arr_31_25_fu_268;
reg   [63:0] extents_len_arr_31_26_fu_272;
reg   [63:0] extents_len_arr_31_27_fu_276;
reg   [63:0] extents_len_arr_31_28_fu_280;
reg   [63:0] extents_len_arr_31_29_fu_284;
reg   [63:0] extents_len_arr_31_30_fu_288;
reg   [63:0] extents_start_arr_31_fu_292;
wire   [63:0] tmp_start_3_fu_2402_p3;
reg   [63:0] extents_start_arr_31_1_fu_296;
reg   [63:0] extents_start_arr_31_2_fu_300;
reg   [63:0] extents_start_arr_31_3_fu_304;
reg   [63:0] extents_start_arr_31_4_fu_308;
reg   [63:0] extents_start_arr_31_5_fu_312;
reg   [63:0] extents_start_arr_31_6_fu_316;
reg   [63:0] extents_start_arr_31_7_fu_320;
reg   [63:0] extents_start_arr_31_8_fu_324;
reg   [63:0] extents_start_arr_31_9_fu_328;
reg   [63:0] extents_start_arr_31_10_fu_332;
reg   [63:0] extents_start_arr_31_11_fu_336;
reg   [63:0] extents_start_arr_31_12_fu_340;
reg   [63:0] extents_start_arr_31_13_fu_344;
reg   [63:0] extents_start_arr_31_14_fu_348;
reg   [63:0] extents_start_arr_31_15_fu_352;
reg   [63:0] extents_start_arr_31_16_fu_356;
reg   [63:0] extents_start_arr_31_17_fu_360;
reg   [63:0] extents_start_arr_31_18_fu_364;
reg   [63:0] extents_start_arr_31_19_fu_368;
reg   [63:0] extents_start_arr_31_20_fu_372;
reg   [63:0] extents_start_arr_31_21_fu_376;
reg   [63:0] extents_start_arr_31_22_fu_380;
reg   [63:0] extents_start_arr_31_23_fu_384;
reg   [63:0] extents_start_arr_31_24_fu_388;
reg   [63:0] extents_start_arr_31_25_fu_392;
reg   [63:0] extents_start_arr_31_26_fu_396;
reg   [63:0] extents_start_arr_31_27_fu_400;
reg   [63:0] extents_start_arr_31_28_fu_404;
reg   [63:0] extents_start_arr_31_29_fu_408;
reg   [63:0] extents_start_arr_31_30_fu_412;
reg   [63:0] tmp_len_fu_416;
wire   [63:0] tmp_len_1_fu_2386_p1;
reg   [63:0] tmp_start_fu_420;
wire   [63:0] tmp_start_1_fu_2590_p1;
reg   [7:0] num_extents_fu_424;
wire   [7:0] num_extents_1_fu_2607_p3;
reg   [63:0] length_fu_428;
wire   [63:0] length_2_fu_2674_p3;
wire   [63:0] length_1_fu_2686_p1;
reg   [31:0] reset_cnt_fu_432;
wire   [31:0] p_s_fu_2754_p3;
reg   [31:0] num_read_fu_436;
wire   [31:0] num_read_1_fu_2709_p2;
wire   [12:0] tmp_14_fu_1935_p1;
wire   [12:0] r_V_fu_1939_p2;
wire   [4:0] val_assign_2_fu_2059_p33;
wire   [35:0] tmp_2_fu_2136_p2;
wire   [35:0] tmp_11_fu_2146_p2;
wire   [31:0] tmp_22_fu_2170_p1;
wire   [3:0] tmp_23_fu_2182_p1;
wire   [0:0] grp_fu_1757_p2;
wire   [35:0] cur_extent_len_left_V_fu_2186_p3;
wire   [0:0] tmp_20_fu_2367_p2;
wire   [31:0] tmp_16_fu_2398_p1;
wire   [3:0] tmp_18_fu_2411_p1;
wire   [35:0] cur_extent_V_fu_2415_p3;
wire   [0:0] num_extents_1_fu_2607_p0;
wire   [7:0] num_extents_2_fu_2603_p1;
wire   [31:0] tmp_25_fu_2630_p1;
wire   [31:0] tmp_12_fu_2670_p1;
wire   [31:0] reset_cnt_1_fu_2729_p2;
wire   [0:0] tmp_4_fu_2735_p2;
wire   [0:0] not_s_fu_2741_p2;
wire   [0:0] finish_issuing_7_not_fu_2770_p2;
wire   [5:0] data_len_fu_2781_p1;
wire   [0:0] brmerge_fu_2776_p2;
wire   [0:0] tmp_27_fu_2789_p2;
wire   [0:0] tmp_28_fu_2795_p2;
wire   [6:0] data_len_cast_fu_2785_p1;
wire   [6:0] tmp_len_23_fu_2801_p3;
wire   [0:0] p_not_not_fu_2814_p2;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_242;
reg    ap_condition_233;
reg    ap_condition_260;
reg    ap_condition_1836;
reg    ap_condition_1842;
reg    ap_condition_1846;
reg    ap_condition_344;
reg    ap_condition_352;
reg    ap_condition_358;
reg    ap_condition_364;
reg    ap_condition_370;
reg    ap_condition_376;
reg    ap_condition_382;
reg    ap_condition_388;
reg    ap_condition_394;
reg    ap_condition_400;
reg    ap_condition_406;
reg    ap_condition_412;
reg    ap_condition_418;
reg    ap_condition_424;
reg    ap_condition_430;
reg    ap_condition_436;
reg    ap_condition_442;
reg    ap_condition_448;
reg    ap_condition_454;
reg    ap_condition_460;
reg    ap_condition_466;
reg    ap_condition_472;
reg    ap_condition_478;
reg    ap_condition_484;
reg    ap_condition_490;
reg    ap_condition_496;
reg    ap_condition_502;
reg    ap_condition_508;
reg    ap_condition_514;
reg    ap_condition_524;
reg    ap_condition_536;
reg    ap_condition_347;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

dram_helper_app_2_mux_325_64_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 64 ),
    .din4_WIDTH( 64 ),
    .din5_WIDTH( 64 ),
    .din6_WIDTH( 64 ),
    .din7_WIDTH( 64 ),
    .din8_WIDTH( 64 ),
    .din9_WIDTH( 64 ),
    .din10_WIDTH( 64 ),
    .din11_WIDTH( 64 ),
    .din12_WIDTH( 64 ),
    .din13_WIDTH( 64 ),
    .din14_WIDTH( 64 ),
    .din15_WIDTH( 64 ),
    .din16_WIDTH( 64 ),
    .din17_WIDTH( 64 ),
    .din18_WIDTH( 64 ),
    .din19_WIDTH( 64 ),
    .din20_WIDTH( 64 ),
    .din21_WIDTH( 64 ),
    .din22_WIDTH( 64 ),
    .din23_WIDTH( 64 ),
    .din24_WIDTH( 64 ),
    .din25_WIDTH( 64 ),
    .din26_WIDTH( 64 ),
    .din27_WIDTH( 64 ),
    .din28_WIDTH( 64 ),
    .din29_WIDTH( 64 ),
    .din30_WIDTH( 64 ),
    .din31_WIDTH( 64 ),
    .din32_WIDTH( 64 ),
    .din33_WIDTH( 5 ),
    .dout_WIDTH( 64 ))
dram_helper_app_2_mux_325_64_1_U1(
    .din1(extents_len_arr_31_30_fu_288),
    .din2(extents_len_arr_31_fu_168),
    .din3(extents_len_arr_31_1_fu_172),
    .din4(extents_len_arr_31_2_fu_176),
    .din5(extents_len_arr_31_3_fu_180),
    .din6(extents_len_arr_31_4_fu_184),
    .din7(extents_len_arr_31_5_fu_188),
    .din8(extents_len_arr_31_6_fu_192),
    .din9(extents_len_arr_31_7_fu_196),
    .din10(extents_len_arr_31_8_fu_200),
    .din11(extents_len_arr_31_9_fu_204),
    .din12(extents_len_arr_31_10_fu_208),
    .din13(extents_len_arr_31_11_fu_212),
    .din14(extents_len_arr_31_12_fu_216),
    .din15(extents_len_arr_31_13_fu_220),
    .din16(extents_len_arr_31_14_fu_224),
    .din17(extents_len_arr_31_15_fu_228),
    .din18(extents_len_arr_31_16_fu_232),
    .din19(extents_len_arr_31_17_fu_236),
    .din20(extents_len_arr_31_18_fu_240),
    .din21(extents_len_arr_31_19_fu_244),
    .din22(extents_len_arr_31_20_fu_248),
    .din23(extents_len_arr_31_21_fu_252),
    .din24(extents_len_arr_31_22_fu_256),
    .din25(extents_len_arr_31_23_fu_260),
    .din26(extents_len_arr_31_24_fu_264),
    .din27(extents_len_arr_31_25_fu_268),
    .din28(extents_len_arr_31_26_fu_272),
    .din29(extents_len_arr_31_27_fu_276),
    .din30(extents_len_arr_31_28_fu_280),
    .din31(extents_len_arr_31_29_fu_284),
    .din32(extents_len_arr_31_30_fu_288),
    .din33(val_assign_2_fu_2059_p33),
    .dout(val_assign_2_fu_2059_p34)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_260 == 1'b1)) begin
        if ((ap_condition_233 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_p_0136_0_in_reg_719 <= val_assign_2_fu_2059_p34;
        end else if ((ap_condition_242 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_p_0136_0_in_reg_719 <= tmp_13_fu_2152_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_p_0136_0_in_reg_719 <= ap_phi_precharge_reg_pp0_iter0_p_0136_0_in_reg_719;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_260 == 1'b1)) begin
        if ((ap_condition_233 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_p_0163_0_in_reg_709 <= val_assign_phi_fu_588_p62;
        end else if ((ap_condition_242 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_p_0163_0_in_reg_709 <= tmp_10_fu_2142_p1;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_p_0163_0_in_reg_709 <= ap_phi_precharge_reg_pp0_iter0_p_0163_0_in_reg_709;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_260 == 1'b1)) begin
        if (((1'd0 == reset_phi_fu_517_p4) & (1'd1 == empty_n_8_fu_1896_p1))) begin
            ap_phi_precharge_reg_pp0_iter1_reset_1_reg_1556 <= reset_dram_helper_app_V_empty_n;
        end else if ((1'd1 == reset_phi_fu_517_p4)) begin
            ap_phi_precharge_reg_pp0_iter1_reset_1_reg_1556 <= reset_phi_fu_517_p4;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_precharge_reg_pp0_iter1_reset_1_reg_1556 <= ap_phi_precharge_reg_pp0_iter0_reset_1_reg_1556;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_260 == 1'b1)) begin
        if ((ap_condition_233 == 1'b1)) begin
            extents_arr_load_idx_reg_664 <= next_extents_arr_load_idx_1_fu_2129_p2;
        end else if ((ap_condition_242 == 1'b1)) begin
            extents_arr_load_idx_reg_664 <= next_extents_arr_load_idx_phi_fu_541_p4;
        end else if ((1'b1 == 1'b1)) begin
            extents_arr_load_idx_reg_664 <= ap_phi_precharge_reg_pp0_iter0_extents_arr_load_idx_reg_664;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        extents_arr_store_idx_reg_525 <= extents_arr_store_idx_7_phi_fu_1617_p6;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        extents_arr_store_idx_reg_525 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd0 == tmp_s_reg_3253) & (1'd1 == tmp_3_reg_3257) & (1'd1 == full_n_reg_3284))) begin
        finish_issuing_7_reg_1524 <= p_finish_issuing_fu_2649_p2;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == tmp_5_reg_3245)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd1 == tmp_8_reg_3249) & (1'd1 == empty_n_5_reg_3356) & (1'd1 == first_length_half_phi_fu_679_p4)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd1 == tmp_8_reg_3249) & (1'd1 == empty_n_5_reg_3356) & (1'd0 == first_length_half_phi_fu_679_p4)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd1 == tmp_8_reg_3249) & (1'd0 == empty_n_5_reg_3356)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd0 == empty_n_6_reg_3294)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd0 == tmp_s_reg_3253) & (1'd1 == tmp_3_reg_3257) & (1'd0 == full_n_reg_3284)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd0 == tmp_s_reg_3253) & (1'd0 == tmp_3_reg_3257)))) begin
        finish_issuing_7_reg_1524 <= finish_issuing_phi_fu_702_p4;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        finish_issuing_7_reg_1524 <= ap_phi_precharge_reg_pp0_iter1_finish_issuing_7_reg_1524;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'd1 == empty_n_7_fu_2698_p1) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == empty_n_7_fu_2698_p1)))) begin
        finish_issuing_8_reg_1725 <= finish_issuing_7_phi_fu_1527_p18;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & ((reset_reg_513 == 1'd1) | (empty_n_8_reg_3240 == 1'd1)))) begin
        finish_issuing_8_reg_1725 <= 1'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        finish_issuing_8_reg_1725 <= ap_phi_precharge_reg_pp0_iter1_finish_issuing_8_reg_1725;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        finish_issuing_reg_698 <= finish_issuing_8_reg_1725;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        finish_issuing_reg_698 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        first_extents_half_reg_573 <= first_extents_half_5_phi_fu_1697_p6;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        first_extents_half_reg_573 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'd1 == empty_n_7_fu_2698_p1) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == empty_n_7_fu_2698_p1)))) begin
        first_length_half_5_reg_1629 <= first_length_half_4_phi_fu_1340_p18;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & ((reset_reg_513 == 1'd1) | (empty_n_8_reg_3240 == 1'd1)))) begin
        first_length_half_5_reg_1629 <= 1'd1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        first_length_half_5_reg_1629 <= ap_phi_precharge_reg_pp0_iter1_first_length_half_5_reg_1629;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        first_length_half_reg_675 <= first_length_half_5_reg_1629;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        first_length_half_reg_675 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_1842 == 1'b1)) begin
        if ((1'd1 == first_length_half_phi_fu_679_p4)) begin
            length_fu_428 <= length_1_fu_2686_p1;
        end else if ((1'd0 == first_length_half_phi_fu_679_p4)) begin
            length_fu_428 <= length_2_fu_2674_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        next_extents_arr_load_idx_reg_537 <= extents_arr_load_idx_7_phi_fu_1649_p6;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        next_extents_arr_load_idx_reg_537 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'd1 == empty_n_7_fu_2698_p1) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == empty_n_7_fu_2698_p1)))) begin
        num_issued_7_reg_1709 <= num_issued_6_phi_fu_1496_p18;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & ((reset_reg_513 == 1'd1) | (empty_n_8_reg_3240 == 1'd1)))) begin
        num_issued_7_reg_1709 <= 32'd0;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        num_issued_7_reg_1709 <= ap_phi_precharge_reg_pp0_iter1_num_issued_7_reg_1709;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        num_issued_reg_687 <= num_issued_7_reg_1709;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        num_issued_reg_687 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'd1 == empty_n_7_fu_2698_p1) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        num_read_fu_436 <= num_read_1_fu_2709_p2;
    end else if ((((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & ((reset_reg_513 == 1'd1) | (empty_n_8_reg_3240 == 1'd1))))) begin
        num_read_fu_436 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        p_1_reg_489 <= p_086_1_phi_fu_1570_p6;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        p_1_reg_489 <= 36'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        p_2_reg_501 <= p_089_1_phi_fu_1586_p6;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        p_2_reg_501 <= 36'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & ((reset_reg_513 == 1'd1) | (empty_n_8_reg_3240 == 1'd1)))) begin
        reset_cnt_fu_432 <= p_s_fu_2754_p3;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        reset_cnt_fu_432 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        reset_reg_513 <= reset_3_phi_fu_1602_p6;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        reset_reg_513 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        should_read_start_reg_561 <= should_read_start_8_phi_fu_1681_p6;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        should_read_start_reg_561 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        state_reg_549 <= state_2_phi_fu_1665_p6;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        state_reg_549 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_1846 == 1'b1)) begin
        if ((1'd1 == first_extents_half_phi_fu_577_p4)) begin
            tmp_len_fu_416 <= tmp_len_1_fu_2386_p1;
        end else if ((1'd0 == first_extents_half_phi_fu_577_p4)) begin
            tmp_len_fu_416 <= tmp_len_3_fu_2174_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_260 == 1'b1)) begin
        if ((ap_condition_233 == 1'b1)) begin
            tmp_num_reg_653 <= {{r_V_fu_1939_p2[12:6]}};
        end else if ((ap_condition_242 == 1'b1)) begin
            tmp_num_reg_653 <= 7'd64;
        end else if ((1'b1 == 1'b1)) begin
            tmp_num_reg_653 <= ap_phi_precharge_reg_pp0_iter0_tmp_num_reg_653;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd1 == should_read_start_phi_fu_565_p4) & (1'd1 == first_extents_half_phi_fu_577_p4))) begin
        tmp_start_fu_420 <= tmp_start_1_fu_2590_p1;
    end else if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == first_extents_half_phi_fu_577_p4) & (1'd1 == should_read_start_phi_fu_565_p4) & (tmp_21_fu_2431_p1 == 5'd1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == first_extents_half_phi_fu_577_p4) & (1'd1 == should_read_start_phi_fu_565_p4) & (tmp_21_fu_2431_p1 == 5'd2)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == first_extents_half_phi_fu_577_p4) & (1'd1 == should_read_start_phi_fu_565_p4) & (tmp_21_fu_2431_p1 == 5'd3)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == first_extents_half_phi_fu_577_p4) & (1'd1 == should_read_start_phi_fu_565_p4) & (tmp_21_fu_2431_p1 == 5'd4)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == first_extents_half_phi_fu_577_p4) & (1'd1 == should_read_start_phi_fu_565_p4) & (tmp_21_fu_2431_p1 == 5'd5)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == first_extents_half_phi_fu_577_p4) & (1'd1 == should_read_start_phi_fu_565_p4) & (tmp_21_fu_2431_p1 == 5'd6)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == first_extents_half_phi_fu_577_p4) & (1'd1 == should_read_start_phi_fu_565_p4) & (tmp_21_fu_2431_p1 == 5'd7)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == first_extents_half_phi_fu_577_p4) & (1'd1 == should_read_start_phi_fu_565_p4) & (tmp_21_fu_2431_p1 == 5'd8)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == first_extents_half_phi_fu_577_p4) & (1'd1 == should_read_start_phi_fu_565_p4) & (tmp_21_fu_2431_p1 == 5'd9)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == first_extents_half_phi_fu_577_p4) & (1'd1 == should_read_start_phi_fu_565_p4) & (tmp_21_fu_2431_p1 == 5'd10)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == first_extents_half_phi_fu_577_p4) & (1'd1 == should_read_start_phi_fu_565_p4) & (tmp_21_fu_2431_p1 == 5'd11)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == first_extents_half_phi_fu_577_p4) & (1'd1 == should_read_start_phi_fu_565_p4) & (tmp_21_fu_2431_p1 == 5'd12)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == first_extents_half_phi_fu_577_p4) & (1'd1 == should_read_start_phi_fu_565_p4) & (tmp_21_fu_2431_p1 == 5'd13)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == first_extents_half_phi_fu_577_p4) & (1'd1 == should_read_start_phi_fu_565_p4) & (tmp_21_fu_2431_p1 == 5'd14)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == first_extents_half_phi_fu_577_p4) & (1'd1 == should_read_start_phi_fu_565_p4) & (tmp_21_fu_2431_p1 == 5'd15)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == first_extents_half_phi_fu_577_p4) & (1'd1 == should_read_start_phi_fu_565_p4) & (tmp_21_fu_2431_p1 == 5'd16)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == first_extents_half_phi_fu_577_p4) & (1'd1 == should_read_start_phi_fu_565_p4) & (tmp_21_fu_2431_p1 == 5'd17)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == first_extents_half_phi_fu_577_p4) & (1'd1 == should_read_start_phi_fu_565_p4) & (tmp_21_fu_2431_p1 == 5'd18)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == first_extents_half_phi_fu_577_p4) & (1'd1 == should_read_start_phi_fu_565_p4) & (tmp_21_fu_2431_p1 == 5'd19)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == first_extents_half_phi_fu_577_p4) & (1'd1 == should_read_start_phi_fu_565_p4) & (tmp_21_fu_2431_p1 == 5'd20)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == first_extents_half_phi_fu_577_p4) & (1'd1 == should_read_start_phi_fu_565_p4) & (tmp_21_fu_2431_p1 == 5'd21)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == first_extents_half_phi_fu_577_p4) & (1'd1 == should_read_start_phi_fu_565_p4) & (tmp_21_fu_2431_p1 == 5'd22)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == first_extents_half_phi_fu_577_p4) & (1'd1 == should_read_start_phi_fu_565_p4) & (tmp_21_fu_2431_p1 == 5'd23)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == first_extents_half_phi_fu_577_p4) & (1'd1 == should_read_start_phi_fu_565_p4) & (tmp_21_fu_2431_p1 == 5'd24)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == first_extents_half_phi_fu_577_p4) & (1'd1 == should_read_start_phi_fu_565_p4) & (tmp_21_fu_2431_p1 == 5'd25)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == first_extents_half_phi_fu_577_p4) & (1'd1 == should_read_start_phi_fu_565_p4) & (tmp_21_fu_2431_p1 == 5'd26)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == first_extents_half_phi_fu_577_p4) & (1'd1 == should_read_start_phi_fu_565_p4) & (tmp_21_fu_2431_p1 == 5'd27)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == first_extents_half_phi_fu_577_p4) & (1'd1 == should_read_start_phi_fu_565_p4) & (tmp_21_fu_2431_p1 == 5'd28)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == first_extents_half_phi_fu_577_p4) & (1'd1 == should_read_start_phi_fu_565_p4) & (tmp_21_fu_2431_p1 == 5'd29)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == first_extents_half_phi_fu_577_p4) & (1'd1 == should_read_start_phi_fu_565_p4) & (tmp_21_fu_2431_p1 == 5'd30)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == first_extents_half_phi_fu_577_p4) & (1'd1 == should_read_start_phi_fu_565_p4) & (tmp_21_fu_2431_p1 == 5'd31)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == first_extents_half_phi_fu_577_p4) & (1'd1 == should_read_start_phi_fu_565_p4) & (tmp_21_fu_2431_p1 == 5'd0)))) begin
        tmp_start_fu_420 <= tmp_start_3_fu_2402_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        ap_reg_pp0_iter1_empty_n_8_reg_3240 <= empty_n_8_reg_3240;
        ap_reg_pp0_iter1_reset_reg_513 <= reset_reg_513;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == first_extents_half_phi_fu_577_p4) & (1'd1 == should_read_start_phi_fu_565_p4))) begin
        cur_extent_V_1_reg_3316 <= cur_extent_V_1_fu_2423_p3;
        tmp_21_reg_3352 <= tmp_21_fu_2431_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == should_read_start_phi_fu_565_p4) & (1'd0 == first_extents_half_phi_fu_577_p4))) begin
        cur_extent_len_left_V_1_reg_3298 <= cur_extent_len_left_V_1_fu_2194_p3;
        extents_arr_store_idx_1_reg_3306 <= extents_arr_store_idx_1_fu_2361_p2;
        p_state_reg_3311[0] <= p_state_fu_2373_p3[0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_8_fu_1906_p2))) begin
        empty_n_5_reg_3356 <= app_file_infos_V_empty_n;
        tmp_6_reg_3360 <= app_file_infos_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2))) begin
        empty_n_6_reg_3294 <= app_file_infos_V_empty_n;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240))) begin
        empty_n_7_reg_3371 <= grp_nbread_fu_468_p3_0;
        tmp_data_V_reg_3375 <= device_dram_read_resp_V_data_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4))) begin
        empty_n_8_reg_3240 <= reset_dram_helper_app_V_empty_n;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_5_fu_1900_p2))) begin
        empty_n_reg_3366 <= app_file_infos_V_empty_n;
        num_extents_fu_424 <= num_extents_1_fu_2607_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == should_read_start_phi_fu_565_p4) & (1'd0 == first_extents_half_phi_fu_577_p4) & (5'd11 == tmp_24_fu_2202_p1))) begin
        extents_len_arr_31_10_fu_208 <= tmp_len_3_fu_2174_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == should_read_start_phi_fu_565_p4) & (1'd0 == first_extents_half_phi_fu_577_p4) & (5'd12 == tmp_24_fu_2202_p1))) begin
        extents_len_arr_31_11_fu_212 <= tmp_len_3_fu_2174_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == should_read_start_phi_fu_565_p4) & (1'd0 == first_extents_half_phi_fu_577_p4) & (5'd13 == tmp_24_fu_2202_p1))) begin
        extents_len_arr_31_12_fu_216 <= tmp_len_3_fu_2174_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == should_read_start_phi_fu_565_p4) & (1'd0 == first_extents_half_phi_fu_577_p4) & (5'd14 == tmp_24_fu_2202_p1))) begin
        extents_len_arr_31_13_fu_220 <= tmp_len_3_fu_2174_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == should_read_start_phi_fu_565_p4) & (1'd0 == first_extents_half_phi_fu_577_p4) & (5'd15 == tmp_24_fu_2202_p1))) begin
        extents_len_arr_31_14_fu_224 <= tmp_len_3_fu_2174_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == should_read_start_phi_fu_565_p4) & (1'd0 == first_extents_half_phi_fu_577_p4) & (5'd16 == tmp_24_fu_2202_p1))) begin
        extents_len_arr_31_15_fu_228 <= tmp_len_3_fu_2174_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == should_read_start_phi_fu_565_p4) & (1'd0 == first_extents_half_phi_fu_577_p4) & (5'd17 == tmp_24_fu_2202_p1))) begin
        extents_len_arr_31_16_fu_232 <= tmp_len_3_fu_2174_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == should_read_start_phi_fu_565_p4) & (1'd0 == first_extents_half_phi_fu_577_p4) & (5'd18 == tmp_24_fu_2202_p1))) begin
        extents_len_arr_31_17_fu_236 <= tmp_len_3_fu_2174_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == should_read_start_phi_fu_565_p4) & (1'd0 == first_extents_half_phi_fu_577_p4) & (5'd19 == tmp_24_fu_2202_p1))) begin
        extents_len_arr_31_18_fu_240 <= tmp_len_3_fu_2174_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == should_read_start_phi_fu_565_p4) & (1'd0 == first_extents_half_phi_fu_577_p4) & (5'd20 == tmp_24_fu_2202_p1))) begin
        extents_len_arr_31_19_fu_244 <= tmp_len_3_fu_2174_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == should_read_start_phi_fu_565_p4) & (1'd0 == first_extents_half_phi_fu_577_p4) & (5'd2 == tmp_24_fu_2202_p1))) begin
        extents_len_arr_31_1_fu_172 <= tmp_len_3_fu_2174_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == should_read_start_phi_fu_565_p4) & (1'd0 == first_extents_half_phi_fu_577_p4) & (5'd21 == tmp_24_fu_2202_p1))) begin
        extents_len_arr_31_20_fu_248 <= tmp_len_3_fu_2174_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == should_read_start_phi_fu_565_p4) & (1'd0 == first_extents_half_phi_fu_577_p4) & (5'd22 == tmp_24_fu_2202_p1))) begin
        extents_len_arr_31_21_fu_252 <= tmp_len_3_fu_2174_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == should_read_start_phi_fu_565_p4) & (1'd0 == first_extents_half_phi_fu_577_p4) & (5'd23 == tmp_24_fu_2202_p1))) begin
        extents_len_arr_31_22_fu_256 <= tmp_len_3_fu_2174_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == should_read_start_phi_fu_565_p4) & (1'd0 == first_extents_half_phi_fu_577_p4) & (5'd24 == tmp_24_fu_2202_p1))) begin
        extents_len_arr_31_23_fu_260 <= tmp_len_3_fu_2174_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == should_read_start_phi_fu_565_p4) & (1'd0 == first_extents_half_phi_fu_577_p4) & (5'd25 == tmp_24_fu_2202_p1))) begin
        extents_len_arr_31_24_fu_264 <= tmp_len_3_fu_2174_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == should_read_start_phi_fu_565_p4) & (1'd0 == first_extents_half_phi_fu_577_p4) & (5'd26 == tmp_24_fu_2202_p1))) begin
        extents_len_arr_31_25_fu_268 <= tmp_len_3_fu_2174_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == should_read_start_phi_fu_565_p4) & (1'd0 == first_extents_half_phi_fu_577_p4) & (5'd27 == tmp_24_fu_2202_p1))) begin
        extents_len_arr_31_26_fu_272 <= tmp_len_3_fu_2174_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == should_read_start_phi_fu_565_p4) & (1'd0 == first_extents_half_phi_fu_577_p4) & (5'd28 == tmp_24_fu_2202_p1))) begin
        extents_len_arr_31_27_fu_276 <= tmp_len_3_fu_2174_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == should_read_start_phi_fu_565_p4) & (1'd0 == first_extents_half_phi_fu_577_p4) & (5'd29 == tmp_24_fu_2202_p1))) begin
        extents_len_arr_31_28_fu_280 <= tmp_len_3_fu_2174_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == should_read_start_phi_fu_565_p4) & (1'd0 == first_extents_half_phi_fu_577_p4) & (5'd30 == tmp_24_fu_2202_p1))) begin
        extents_len_arr_31_29_fu_284 <= tmp_len_3_fu_2174_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == should_read_start_phi_fu_565_p4) & (1'd0 == first_extents_half_phi_fu_577_p4) & (5'd3 == tmp_24_fu_2202_p1))) begin
        extents_len_arr_31_2_fu_176 <= tmp_len_3_fu_2174_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == should_read_start_phi_fu_565_p4) & (1'd0 == first_extents_half_phi_fu_577_p4) & (5'd31 == tmp_24_fu_2202_p1))) begin
        extents_len_arr_31_30_fu_288 <= tmp_len_3_fu_2174_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == should_read_start_phi_fu_565_p4) & (1'd0 == first_extents_half_phi_fu_577_p4) & (5'd4 == tmp_24_fu_2202_p1))) begin
        extents_len_arr_31_3_fu_180 <= tmp_len_3_fu_2174_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == should_read_start_phi_fu_565_p4) & (1'd0 == first_extents_half_phi_fu_577_p4) & (5'd5 == tmp_24_fu_2202_p1))) begin
        extents_len_arr_31_4_fu_184 <= tmp_len_3_fu_2174_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == should_read_start_phi_fu_565_p4) & (1'd0 == first_extents_half_phi_fu_577_p4) & (5'd6 == tmp_24_fu_2202_p1))) begin
        extents_len_arr_31_5_fu_188 <= tmp_len_3_fu_2174_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == should_read_start_phi_fu_565_p4) & (1'd0 == first_extents_half_phi_fu_577_p4) & (5'd7 == tmp_24_fu_2202_p1))) begin
        extents_len_arr_31_6_fu_192 <= tmp_len_3_fu_2174_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == should_read_start_phi_fu_565_p4) & (1'd0 == first_extents_half_phi_fu_577_p4) & (5'd8 == tmp_24_fu_2202_p1))) begin
        extents_len_arr_31_7_fu_196 <= tmp_len_3_fu_2174_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == should_read_start_phi_fu_565_p4) & (1'd0 == first_extents_half_phi_fu_577_p4) & (5'd9 == tmp_24_fu_2202_p1))) begin
        extents_len_arr_31_8_fu_200 <= tmp_len_3_fu_2174_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == should_read_start_phi_fu_565_p4) & (1'd0 == first_extents_half_phi_fu_577_p4) & (5'd10 == tmp_24_fu_2202_p1))) begin
        extents_len_arr_31_9_fu_204 <= tmp_len_3_fu_2174_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == should_read_start_phi_fu_565_p4) & (1'd0 == first_extents_half_phi_fu_577_p4) & (5'd1 == tmp_24_fu_2202_p1))) begin
        extents_len_arr_31_fu_168 <= tmp_len_3_fu_2174_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == first_extents_half_phi_fu_577_p4) & (1'd1 == should_read_start_phi_fu_565_p4) & (tmp_21_fu_2431_p1 == 5'd11))) begin
        extents_start_arr_31_10_fu_332 <= tmp_start_3_fu_2402_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == first_extents_half_phi_fu_577_p4) & (1'd1 == should_read_start_phi_fu_565_p4) & (tmp_21_fu_2431_p1 == 5'd12))) begin
        extents_start_arr_31_11_fu_336 <= tmp_start_3_fu_2402_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == first_extents_half_phi_fu_577_p4) & (1'd1 == should_read_start_phi_fu_565_p4) & (tmp_21_fu_2431_p1 == 5'd13))) begin
        extents_start_arr_31_12_fu_340 <= tmp_start_3_fu_2402_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == first_extents_half_phi_fu_577_p4) & (1'd1 == should_read_start_phi_fu_565_p4) & (tmp_21_fu_2431_p1 == 5'd14))) begin
        extents_start_arr_31_13_fu_344 <= tmp_start_3_fu_2402_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == first_extents_half_phi_fu_577_p4) & (1'd1 == should_read_start_phi_fu_565_p4) & (tmp_21_fu_2431_p1 == 5'd15))) begin
        extents_start_arr_31_14_fu_348 <= tmp_start_3_fu_2402_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == first_extents_half_phi_fu_577_p4) & (1'd1 == should_read_start_phi_fu_565_p4) & (tmp_21_fu_2431_p1 == 5'd16))) begin
        extents_start_arr_31_15_fu_352 <= tmp_start_3_fu_2402_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == first_extents_half_phi_fu_577_p4) & (1'd1 == should_read_start_phi_fu_565_p4) & (tmp_21_fu_2431_p1 == 5'd17))) begin
        extents_start_arr_31_16_fu_356 <= tmp_start_3_fu_2402_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == first_extents_half_phi_fu_577_p4) & (1'd1 == should_read_start_phi_fu_565_p4) & (tmp_21_fu_2431_p1 == 5'd18))) begin
        extents_start_arr_31_17_fu_360 <= tmp_start_3_fu_2402_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == first_extents_half_phi_fu_577_p4) & (1'd1 == should_read_start_phi_fu_565_p4) & (tmp_21_fu_2431_p1 == 5'd19))) begin
        extents_start_arr_31_18_fu_364 <= tmp_start_3_fu_2402_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == first_extents_half_phi_fu_577_p4) & (1'd1 == should_read_start_phi_fu_565_p4) & (tmp_21_fu_2431_p1 == 5'd20))) begin
        extents_start_arr_31_19_fu_368 <= tmp_start_3_fu_2402_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == first_extents_half_phi_fu_577_p4) & (1'd1 == should_read_start_phi_fu_565_p4) & (tmp_21_fu_2431_p1 == 5'd2))) begin
        extents_start_arr_31_1_fu_296 <= tmp_start_3_fu_2402_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == first_extents_half_phi_fu_577_p4) & (1'd1 == should_read_start_phi_fu_565_p4) & (tmp_21_fu_2431_p1 == 5'd21))) begin
        extents_start_arr_31_20_fu_372 <= tmp_start_3_fu_2402_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == first_extents_half_phi_fu_577_p4) & (1'd1 == should_read_start_phi_fu_565_p4) & (tmp_21_fu_2431_p1 == 5'd22))) begin
        extents_start_arr_31_21_fu_376 <= tmp_start_3_fu_2402_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == first_extents_half_phi_fu_577_p4) & (1'd1 == should_read_start_phi_fu_565_p4) & (tmp_21_fu_2431_p1 == 5'd23))) begin
        extents_start_arr_31_22_fu_380 <= tmp_start_3_fu_2402_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == first_extents_half_phi_fu_577_p4) & (1'd1 == should_read_start_phi_fu_565_p4) & (tmp_21_fu_2431_p1 == 5'd24))) begin
        extents_start_arr_31_23_fu_384 <= tmp_start_3_fu_2402_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == first_extents_half_phi_fu_577_p4) & (1'd1 == should_read_start_phi_fu_565_p4) & (tmp_21_fu_2431_p1 == 5'd25))) begin
        extents_start_arr_31_24_fu_388 <= tmp_start_3_fu_2402_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == first_extents_half_phi_fu_577_p4) & (1'd1 == should_read_start_phi_fu_565_p4) & (tmp_21_fu_2431_p1 == 5'd26))) begin
        extents_start_arr_31_25_fu_392 <= tmp_start_3_fu_2402_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == first_extents_half_phi_fu_577_p4) & (1'd1 == should_read_start_phi_fu_565_p4) & (tmp_21_fu_2431_p1 == 5'd27))) begin
        extents_start_arr_31_26_fu_396 <= tmp_start_3_fu_2402_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == first_extents_half_phi_fu_577_p4) & (1'd1 == should_read_start_phi_fu_565_p4) & (tmp_21_fu_2431_p1 == 5'd28))) begin
        extents_start_arr_31_27_fu_400 <= tmp_start_3_fu_2402_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == first_extents_half_phi_fu_577_p4) & (1'd1 == should_read_start_phi_fu_565_p4) & (tmp_21_fu_2431_p1 == 5'd29))) begin
        extents_start_arr_31_28_fu_404 <= tmp_start_3_fu_2402_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == first_extents_half_phi_fu_577_p4) & (1'd1 == should_read_start_phi_fu_565_p4) & (tmp_21_fu_2431_p1 == 5'd30))) begin
        extents_start_arr_31_29_fu_408 <= tmp_start_3_fu_2402_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == first_extents_half_phi_fu_577_p4) & (1'd1 == should_read_start_phi_fu_565_p4) & (tmp_21_fu_2431_p1 == 5'd3))) begin
        extents_start_arr_31_2_fu_300 <= tmp_start_3_fu_2402_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == first_extents_half_phi_fu_577_p4) & (1'd1 == should_read_start_phi_fu_565_p4) & (tmp_21_fu_2431_p1 == 5'd31))) begin
        extents_start_arr_31_30_fu_412 <= tmp_start_3_fu_2402_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == first_extents_half_phi_fu_577_p4) & (1'd1 == should_read_start_phi_fu_565_p4) & (tmp_21_fu_2431_p1 == 5'd4))) begin
        extents_start_arr_31_3_fu_304 <= tmp_start_3_fu_2402_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == first_extents_half_phi_fu_577_p4) & (1'd1 == should_read_start_phi_fu_565_p4) & (tmp_21_fu_2431_p1 == 5'd5))) begin
        extents_start_arr_31_4_fu_308 <= tmp_start_3_fu_2402_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == first_extents_half_phi_fu_577_p4) & (1'd1 == should_read_start_phi_fu_565_p4) & (tmp_21_fu_2431_p1 == 5'd6))) begin
        extents_start_arr_31_5_fu_312 <= tmp_start_3_fu_2402_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == first_extents_half_phi_fu_577_p4) & (1'd1 == should_read_start_phi_fu_565_p4) & (tmp_21_fu_2431_p1 == 5'd7))) begin
        extents_start_arr_31_6_fu_316 <= tmp_start_3_fu_2402_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == first_extents_half_phi_fu_577_p4) & (1'd1 == should_read_start_phi_fu_565_p4) & (tmp_21_fu_2431_p1 == 5'd8))) begin
        extents_start_arr_31_7_fu_320 <= tmp_start_3_fu_2402_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == first_extents_half_phi_fu_577_p4) & (1'd1 == should_read_start_phi_fu_565_p4) & (tmp_21_fu_2431_p1 == 5'd9))) begin
        extents_start_arr_31_8_fu_324 <= tmp_start_3_fu_2402_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == first_extents_half_phi_fu_577_p4) & (1'd1 == should_read_start_phi_fu_565_p4) & (tmp_21_fu_2431_p1 == 5'd10))) begin
        extents_start_arr_31_9_fu_328 <= tmp_start_3_fu_2402_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == first_extents_half_phi_fu_577_p4) & (1'd1 == should_read_start_phi_fu_565_p4) & (tmp_21_fu_2431_p1 == 5'd1))) begin
        extents_start_arr_31_fu_292 <= tmp_start_3_fu_2402_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'd0 == tmp_s_fu_1912_p2) & (1'd1 == tmp_3_fu_1918_p2))) begin
        full_n_reg_3284 <= full_n_nbwrite_fu_446_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'd1 == empty_n_7_fu_2698_p1))) begin
        p_not_reg_3380 <= p_not_fu_2715_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'd0 == tmp_s_fu_1912_p2) & (1'd1 == tmp_3_fu_1918_p2) & (1'd1 == full_n_nbwrite_fu_446_p5))) begin
        tmp_26_reg_3288 <= tmp_26_fu_2161_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'd0 == tmp_s_fu_1912_p2))) begin
        tmp_3_reg_3257 <= tmp_3_fu_1918_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1))) begin
        tmp_5_reg_3245 <= tmp_5_fu_1900_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2))) begin
        tmp_8_reg_3249 <= tmp_8_fu_1906_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2))) begin
        tmp_s_reg_3253 <= tmp_s_fu_1912_p2;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_enable_reg_pp0_iter0) & (1'b0 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_enable_reg_pp0_iter2))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == app_file_infos_V_empty_n) & (((1'b1 == app_file_infos_V_empty_n) & (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_5_fu_1900_p2)) | ((1'b1 == app_file_infos_V_empty_n) & (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_8_fu_1906_p2)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'b1 == app_file_infos_V_empty_n)))))) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0) & ((1'd1 == reset_phi_fu_517_p4) | (1'd1 == empty_n_8_fu_1896_p1)))))) begin
        app_file_infos_V_read = 1'b1;
    end else begin
        app_file_infos_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0) & (ap_reg_pp0_iter1_reset_reg_513 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_empty_n_8_reg_3240) & (empty_n_7_reg_3371 == 1'd1))) begin
        buf_app_input_data_V_data_V_blk_n = buf_app_input_data_V_data_V_full_n;
    end else begin
        buf_app_input_data_V_data_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0) & (ap_reg_pp0_iter1_reset_reg_513 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_empty_n_8_reg_3240) & (empty_n_7_reg_3371 == 1'd1))) begin
        buf_app_input_data_V_eop_blk_n = buf_app_input_data_V_eop_full_n;
    end else begin
        buf_app_input_data_V_eop_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (1'b1 == ap_predicate_op528_write_state4) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        buf_app_input_data_V_len1_update = 1'b1;
    end else begin
        buf_app_input_data_V_len1_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0) & (ap_reg_pp0_iter1_reset_reg_513 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_empty_n_8_reg_3240) & (empty_n_7_reg_3371 == 1'd1))) begin
        buf_app_input_data_V_len_blk_n = buf_app_input_data_V_len_full_n;
    end else begin
        buf_app_input_data_V_len_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd0 == tmp_s_reg_3253) & (1'd1 == tmp_3_reg_3257) & (1'b1 == buf_read_sig_app_input_data_V_empty_n))) begin
        buf_read_sig_app_input_data_V_read = 1'b1;
    end else begin
        buf_read_sig_app_input_data_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'd0 == tmp_s_fu_1912_p2) & (1'd1 == tmp_3_fu_1918_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == (device_dram_read_req_V_num_full_n & device_dram_read_req_V_addr_full_n)))) begin
        device_dram_read_req_V_num1_update = 1'b1;
    end else begin
        device_dram_read_req_V_num1_update = 1'b0;
    end
end

always @ (*) begin
    if (((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & ((reset_reg_513 == 1'd1) | (empty_n_8_reg_3240 == 1'd1))) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1))) & (1'b1 == (device_dram_read_resp_V_last_empty_n & device_dram_read_resp_V_data_V_empty_n)))) begin
        device_dram_read_resp_V_last0_update = 1'b1;
    end else begin
        device_dram_read_resp_V_last0_update = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd0 == tmp_s_reg_3253) & (1'd1 == tmp_3_reg_3257) & (1'd1 == full_n_reg_3284))) begin
        extents_arr_load_idx_6_phi_fu_1372_p18 = extents_arr_load_idx_reg_664;
    end else if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == tmp_5_reg_3245)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd1 == tmp_8_reg_3249) & (1'd1 == empty_n_5_reg_3356) & (1'd1 == first_length_half_phi_fu_679_p4)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd1 == tmp_8_reg_3249) & (1'd1 == empty_n_5_reg_3356) & (1'd0 == first_length_half_phi_fu_679_p4)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd1 == tmp_8_reg_3249) & (1'd0 == empty_n_5_reg_3356)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd0 == empty_n_6_reg_3294)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd0 == tmp_s_reg_3253) & (1'd1 == tmp_3_reg_3257) & (1'd0 == full_n_reg_3284)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd0 == tmp_s_reg_3253) & (1'd0 == tmp_3_reg_3257)))) begin
        extents_arr_load_idx_6_phi_fu_1372_p18 = next_extents_arr_load_idx_reg_537;
    end else begin
        extents_arr_load_idx_6_phi_fu_1372_p18 = ap_phi_precharge_reg_pp0_iter1_extents_arr_load_idx_6_reg_1369;
    end
end

always @ (*) begin
    if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'd1 == empty_n_7_fu_2698_p1) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == empty_n_7_fu_2698_p1)))) begin
        extents_arr_load_idx_7_phi_fu_1649_p6 = extents_arr_load_idx_6_phi_fu_1372_p18;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & ((reset_reg_513 == 1'd1) | (empty_n_8_reg_3240 == 1'd1)))) begin
        extents_arr_load_idx_7_phi_fu_1649_p6 = 8'd0;
    end else begin
        extents_arr_load_idx_7_phi_fu_1649_p6 = ap_phi_precharge_reg_pp0_iter1_extents_arr_load_idx_7_reg_1645;
    end
end

always @ (*) begin
    if ((ap_condition_1836 == 1'b1)) begin
        if ((1'd0 == tmp_7_fu_1929_p2)) begin
            extents_arr_load_idx_phi_fu_667_p4 = next_extents_arr_load_idx_1_fu_2129_p2;
        end else if ((1'd1 == tmp_7_fu_1929_p2)) begin
            extents_arr_load_idx_phi_fu_667_p4 = next_extents_arr_load_idx_phi_fu_541_p4;
        end else begin
            extents_arr_load_idx_phi_fu_667_p4 = ap_phi_precharge_reg_pp0_iter0_extents_arr_load_idx_reg_664;
        end
    end else begin
        extents_arr_load_idx_phi_fu_667_p4 = ap_phi_precharge_reg_pp0_iter0_extents_arr_load_idx_reg_664;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd0 == first_extents_half_reg_573) & (1'd0 == should_read_start_reg_561))) begin
        extents_arr_store_idx_2_phi_fu_918_p70 = extents_arr_store_idx_1_reg_3306;
    end else if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd0)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd31)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd30)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd29)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd28)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd27)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd26)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd25)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd24)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd23)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd22)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd21)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd20)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd19)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd18)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd17)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd16)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd15)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd14)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd13)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd12)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd11)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd10)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd9)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd8)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd7)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd6)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd5)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd4)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd3)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd2)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd1)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd1 == first_extents_half_reg_573)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == first_extents_half_reg_573) & (1'd0 == should_read_start_reg_561)))) begin
        extents_arr_store_idx_2_phi_fu_918_p70 = extents_arr_store_idx_reg_525;
    end else begin
        extents_arr_store_idx_2_phi_fu_918_p70 = ap_phi_precharge_reg_pp0_iter1_extents_arr_store_idx_2_reg_915;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294))) begin
        extents_arr_store_idx_6_phi_fu_1308_p18 = extents_arr_store_idx_2_phi_fu_918_p70;
    end else if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == tmp_5_reg_3245)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd1 == tmp_8_reg_3249) & (1'd1 == empty_n_5_reg_3356) & (1'd1 == first_length_half_phi_fu_679_p4)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd1 == tmp_8_reg_3249) & (1'd1 == empty_n_5_reg_3356) & (1'd0 == first_length_half_phi_fu_679_p4)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd1 == tmp_8_reg_3249) & (1'd0 == empty_n_5_reg_3356)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd0 == empty_n_6_reg_3294)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd0 == tmp_s_reg_3253) & (1'd1 == tmp_3_reg_3257) & (1'd1 == full_n_reg_3284)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd0 == tmp_s_reg_3253) & (1'd1 == tmp_3_reg_3257) & (1'd0 == full_n_reg_3284)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd0 == tmp_s_reg_3253) & (1'd0 == tmp_3_reg_3257)))) begin
        extents_arr_store_idx_6_phi_fu_1308_p18 = extents_arr_store_idx_reg_525;
    end else begin
        extents_arr_store_idx_6_phi_fu_1308_p18 = ap_phi_precharge_reg_pp0_iter1_extents_arr_store_idx_6_reg_1305;
    end
end

always @ (*) begin
    if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'd1 == empty_n_7_fu_2698_p1) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == empty_n_7_fu_2698_p1)))) begin
        extents_arr_store_idx_7_phi_fu_1617_p6 = extents_arr_store_idx_6_phi_fu_1308_p18;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & ((reset_reg_513 == 1'd1) | (empty_n_8_reg_3240 == 1'd1)))) begin
        extents_arr_store_idx_7_phi_fu_1617_p6 = 8'd0;
    end else begin
        extents_arr_store_idx_7_phi_fu_1617_p6 = ap_phi_precharge_reg_pp0_iter1_extents_arr_store_idx_7_reg_1613;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        extents_arr_store_idx_phi_fu_529_p4 = extents_arr_store_idx_7_phi_fu_1617_p6;
    end else begin
        extents_arr_store_idx_phi_fu_529_p4 = extents_arr_store_idx_reg_525;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd0 == tmp_s_reg_3253) & (1'd1 == tmp_3_reg_3257) & (1'd1 == full_n_reg_3284))) begin
        finish_issuing_7_phi_fu_1527_p18 = p_finish_issuing_fu_2649_p2;
    end else if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == tmp_5_reg_3245)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd1 == tmp_8_reg_3249) & (1'd1 == empty_n_5_reg_3356) & (1'd1 == first_length_half_phi_fu_679_p4)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd1 == tmp_8_reg_3249) & (1'd1 == empty_n_5_reg_3356) & (1'd0 == first_length_half_phi_fu_679_p4)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd1 == tmp_8_reg_3249) & (1'd0 == empty_n_5_reg_3356)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd0 == empty_n_6_reg_3294)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd0 == tmp_s_reg_3253) & (1'd1 == tmp_3_reg_3257) & (1'd0 == full_n_reg_3284)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd0 == tmp_s_reg_3253) & (1'd0 == tmp_3_reg_3257)))) begin
        finish_issuing_7_phi_fu_1527_p18 = finish_issuing_phi_fu_702_p4;
    end else begin
        finish_issuing_7_phi_fu_1527_p18 = ap_phi_precharge_reg_pp0_iter1_finish_issuing_7_reg_1524;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0))) begin
        finish_issuing_phi_fu_702_p4 = finish_issuing_8_reg_1725;
    end else begin
        finish_issuing_phi_fu_702_p4 = finish_issuing_reg_698;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294))) begin
        first_extents_half_4_phi_fu_1465_p18 = first_extents_half_1_fu_2660_p2;
    end else if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == tmp_5_reg_3245)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd1 == tmp_8_reg_3249) & (1'd1 == empty_n_5_reg_3356) & (1'd1 == first_length_half_phi_fu_679_p4)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd1 == tmp_8_reg_3249) & (1'd1 == empty_n_5_reg_3356) & (1'd0 == first_length_half_phi_fu_679_p4)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd1 == tmp_8_reg_3249) & (1'd0 == empty_n_5_reg_3356)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd0 == empty_n_6_reg_3294)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd0 == tmp_s_reg_3253) & (1'd1 == tmp_3_reg_3257) & (1'd1 == full_n_reg_3284)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd0 == tmp_s_reg_3253) & (1'd1 == tmp_3_reg_3257) & (1'd0 == full_n_reg_3284)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd0 == tmp_s_reg_3253) & (1'd0 == tmp_3_reg_3257)))) begin
        first_extents_half_4_phi_fu_1465_p18 = first_extents_half_reg_573;
    end else begin
        first_extents_half_4_phi_fu_1465_p18 = ap_phi_precharge_reg_pp0_iter1_first_extents_half_4_reg_1462;
    end
end

always @ (*) begin
    if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'd1 == empty_n_7_fu_2698_p1) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == empty_n_7_fu_2698_p1)))) begin
        first_extents_half_5_phi_fu_1697_p6 = first_extents_half_4_phi_fu_1465_p18;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & ((reset_reg_513 == 1'd1) | (empty_n_8_reg_3240 == 1'd1)))) begin
        first_extents_half_5_phi_fu_1697_p6 = 1'd1;
    end else begin
        first_extents_half_5_phi_fu_1697_p6 = ap_phi_precharge_reg_pp0_iter1_first_extents_half_5_reg_1693;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        first_extents_half_phi_fu_577_p4 = first_extents_half_5_phi_fu_1697_p6;
    end else begin
        first_extents_half_phi_fu_577_p4 = first_extents_half_reg_573;
    end
end

always @ (*) begin
    if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd1 == tmp_8_reg_3249) & (1'd1 == empty_n_5_reg_3356) & (1'd1 == first_length_half_phi_fu_679_p4)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd1 == tmp_8_reg_3249) & (1'd1 == empty_n_5_reg_3356) & (1'd0 == first_length_half_phi_fu_679_p4)))) begin
        first_length_half_4_phi_fu_1340_p18 = 1'd0;
    end else if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == tmp_5_reg_3245)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd1 == tmp_8_reg_3249) & (1'd0 == empty_n_5_reg_3356)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd0 == empty_n_6_reg_3294)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd0 == tmp_s_reg_3253) & (1'd1 == tmp_3_reg_3257) & (1'd1 == full_n_reg_3284)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd0 == tmp_s_reg_3253) & (1'd1 == tmp_3_reg_3257) & (1'd0 == full_n_reg_3284)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd0 == tmp_s_reg_3253) & (1'd0 == tmp_3_reg_3257)))) begin
        first_length_half_4_phi_fu_1340_p18 = first_length_half_phi_fu_679_p4;
    end else begin
        first_length_half_4_phi_fu_1340_p18 = ap_phi_precharge_reg_pp0_iter1_first_length_half_4_reg_1337;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0))) begin
        first_length_half_phi_fu_679_p4 = first_length_half_5_reg_1629;
    end else begin
        first_length_half_phi_fu_679_p4 = first_length_half_reg_675;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        next_extents_arr_load_idx_phi_fu_541_p4 = extents_arr_load_idx_7_phi_fu_1649_p6;
    end else begin
        next_extents_arr_load_idx_phi_fu_541_p4 = next_extents_arr_load_idx_reg_537;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd0 == tmp_s_reg_3253) & (1'd1 == tmp_3_reg_3257) & (1'd1 == full_n_reg_3284))) begin
        num_issued_6_phi_fu_1496_p18 = num_issued_1_fu_2634_p2;
    end else if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == tmp_5_reg_3245)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd1 == tmp_8_reg_3249) & (1'd1 == empty_n_5_reg_3356) & (1'd1 == first_length_half_phi_fu_679_p4)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd1 == tmp_8_reg_3249) & (1'd1 == empty_n_5_reg_3356) & (1'd0 == first_length_half_phi_fu_679_p4)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd1 == tmp_8_reg_3249) & (1'd0 == empty_n_5_reg_3356)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd0 == empty_n_6_reg_3294)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd0 == tmp_s_reg_3253) & (1'd1 == tmp_3_reg_3257) & (1'd0 == full_n_reg_3284)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd0 == tmp_s_reg_3253) & (1'd0 == tmp_3_reg_3257)))) begin
        num_issued_6_phi_fu_1496_p18 = num_issued_phi_fu_691_p4;
    end else begin
        num_issued_6_phi_fu_1496_p18 = ap_phi_precharge_reg_pp0_iter1_num_issued_6_reg_1493;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0))) begin
        num_issued_phi_fu_691_p4 = num_issued_7_reg_1709;
    end else begin
        num_issued_phi_fu_691_p4 = num_issued_reg_687;
    end
end

always @ (*) begin
    if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'd1 == empty_n_7_fu_2698_p1) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == empty_n_7_fu_2698_p1)))) begin
        p_086_1_phi_fu_1570_p6 = p_086_s_phi_fu_1246_p18;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & ((reset_reg_513 == 1'd1) | (empty_n_8_reg_3240 == 1'd1)))) begin
        p_086_1_phi_fu_1570_p6 = 36'd0;
    end else begin
        p_086_1_phi_fu_1570_p6 = ap_phi_precharge_reg_pp0_iter1_p_086_1_reg_1566;
    end
end

always @ (*) begin
    if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd1 == first_extents_half_reg_573)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == first_extents_half_reg_573) & (1'd0 == should_read_start_reg_561)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd0 == first_extents_half_reg_573) & (1'd0 == should_read_start_reg_561)))) begin
        p_086_3_phi_fu_731_p70 = p_1_reg_489;
    end else if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd0)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd31)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd30)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd29)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd28)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd27)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd26)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd25)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd24)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd23)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd22)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd21)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd20)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd19)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd18)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd17)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd16)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd15)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd14)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd13)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd12)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd11)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd10)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd9)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd8)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd7)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd6)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd5)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd4)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd3)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd2)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd1)))) begin
        p_086_3_phi_fu_731_p70 = cur_extent_V_1_reg_3316;
    end else begin
        p_086_3_phi_fu_731_p70 = ap_phi_precharge_reg_pp0_iter1_p_086_3_reg_728;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd0 == tmp_s_reg_3253) & (1'd1 == tmp_3_reg_3257) & (1'd1 == full_n_reg_3284))) begin
        p_086_s_phi_fu_1246_p18 = next_cur_extent_V_fu_2625_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294))) begin
        p_086_s_phi_fu_1246_p18 = p_086_3_phi_fu_731_p70;
    end else if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == tmp_5_reg_3245)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd1 == tmp_8_reg_3249) & (1'd1 == empty_n_5_reg_3356) & (1'd1 == first_length_half_phi_fu_679_p4)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd1 == tmp_8_reg_3249) & (1'd1 == empty_n_5_reg_3356) & (1'd0 == first_length_half_phi_fu_679_p4)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd1 == tmp_8_reg_3249) & (1'd0 == empty_n_5_reg_3356)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd0 == empty_n_6_reg_3294)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd0 == tmp_s_reg_3253) & (1'd1 == tmp_3_reg_3257) & (1'd0 == full_n_reg_3284)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd0 == tmp_s_reg_3253) & (1'd0 == tmp_3_reg_3257)))) begin
        p_086_s_phi_fu_1246_p18 = p_1_reg_489;
    end else begin
        p_086_s_phi_fu_1246_p18 = ap_phi_precharge_reg_pp0_iter1_p_086_s_reg_1243;
    end
end

always @ (*) begin
    if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'd1 == empty_n_7_fu_2698_p1) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == empty_n_7_fu_2698_p1)))) begin
        p_089_1_phi_fu_1586_p6 = p_089_s_phi_fu_1277_p18;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & ((reset_reg_513 == 1'd1) | (empty_n_8_reg_3240 == 1'd1)))) begin
        p_089_1_phi_fu_1586_p6 = 36'd0;
    end else begin
        p_089_1_phi_fu_1586_p6 = ap_phi_precharge_reg_pp0_iter1_p_089_1_reg_1582;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd0 == first_extents_half_reg_573) & (1'd0 == should_read_start_reg_561))) begin
        p_089_3_phi_fu_809_p70 = cur_extent_len_left_V_1_reg_3298;
    end else if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd0)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd31)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd30)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd29)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd28)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd27)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd26)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd25)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd24)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd23)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd22)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd21)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd20)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd19)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd18)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd17)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd16)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd15)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd14)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd13)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd12)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd11)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd10)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd9)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd8)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd7)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd6)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd5)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd4)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd3)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd2)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd1)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd1 == first_extents_half_reg_573)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == first_extents_half_reg_573) & (1'd0 == should_read_start_reg_561)))) begin
        p_089_3_phi_fu_809_p70 = p_2_reg_501;
    end else begin
        p_089_3_phi_fu_809_p70 = ap_phi_precharge_reg_pp0_iter1_p_089_3_reg_806;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd0 == tmp_s_reg_3253) & (1'd1 == tmp_3_reg_3257) & (1'd1 == full_n_reg_3284))) begin
        p_089_s_phi_fu_1277_p18 = next_cur_extent_len_left_V_fu_2620_p1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294))) begin
        p_089_s_phi_fu_1277_p18 = p_089_3_phi_fu_809_p70;
    end else if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == tmp_5_reg_3245)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd1 == tmp_8_reg_3249) & (1'd1 == empty_n_5_reg_3356) & (1'd1 == first_length_half_phi_fu_679_p4)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd1 == tmp_8_reg_3249) & (1'd1 == empty_n_5_reg_3356) & (1'd0 == first_length_half_phi_fu_679_p4)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd1 == tmp_8_reg_3249) & (1'd0 == empty_n_5_reg_3356)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd0 == empty_n_6_reg_3294)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd0 == tmp_s_reg_3253) & (1'd1 == tmp_3_reg_3257) & (1'd0 == full_n_reg_3284)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd0 == tmp_s_reg_3253) & (1'd0 == tmp_3_reg_3257)))) begin
        p_089_s_phi_fu_1277_p18 = p_2_reg_501;
    end else begin
        p_089_s_phi_fu_1277_p18 = ap_phi_precharge_reg_pp0_iter1_p_089_s_reg_1274;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        p_1_phi_fu_493_p4 = p_086_1_phi_fu_1570_p6;
    end else begin
        p_1_phi_fu_493_p4 = p_1_reg_489;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        p_2_phi_fu_505_p4 = p_089_1_phi_fu_1586_p6;
    end else begin
        p_2_phi_fu_505_p4 = p_2_reg_501;
    end
end

always @ (*) begin
    if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'd1 == empty_n_7_fu_2698_p1) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == empty_n_7_fu_2698_p1)))) begin
        reset_3_phi_fu_1602_p6 = 1'd0;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & ((reset_reg_513 == 1'd1) | (empty_n_8_reg_3240 == 1'd1)))) begin
        reset_3_phi_fu_1602_p6 = p_reset_1_fu_2747_p2;
    end else begin
        reset_3_phi_fu_1602_p6 = ap_phi_precharge_reg_pp0_iter1_reset_3_reg_1598;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == reset_dram_helper_app_V_empty_n))) begin
        reset_dram_helper_app_V_read = 1'b1;
    end else begin
        reset_dram_helper_app_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        reset_phi_fu_517_p4 = reset_3_phi_fu_1602_p6;
    end else begin
        reset_phi_fu_517_p4 = reset_reg_513;
    end
end

always @ (*) begin
    if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd1 == first_extents_half_reg_573)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd0 == first_extents_half_reg_573) & (1'd0 == should_read_start_reg_561)))) begin
        should_read_start_3_phi_fu_1136_p70 = 1'd1;
    end else if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd0)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd31)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd30)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd29)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd28)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd27)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd26)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd25)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd24)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd23)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd22)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd21)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd20)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd19)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd18)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd17)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd16)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd15)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd14)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd13)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd12)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd11)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd10)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd9)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd8)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd7)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd6)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd5)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd4)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd3)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd2)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd1)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == first_extents_half_reg_573) & (1'd0 == should_read_start_reg_561)))) begin
        should_read_start_3_phi_fu_1136_p70 = 1'd0;
    end else begin
        should_read_start_3_phi_fu_1136_p70 = ap_phi_precharge_reg_pp0_iter1_should_read_start_3_reg_1133;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294))) begin
        should_read_start_7_phi_fu_1433_p18 = should_read_start_3_phi_fu_1136_p70;
    end else if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == tmp_5_reg_3245)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd1 == tmp_8_reg_3249) & (1'd1 == empty_n_5_reg_3356) & (1'd1 == first_length_half_phi_fu_679_p4)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd1 == tmp_8_reg_3249) & (1'd1 == empty_n_5_reg_3356) & (1'd0 == first_length_half_phi_fu_679_p4)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd1 == tmp_8_reg_3249) & (1'd0 == empty_n_5_reg_3356)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd0 == empty_n_6_reg_3294)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd0 == tmp_s_reg_3253) & (1'd1 == tmp_3_reg_3257) & (1'd1 == full_n_reg_3284)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd0 == tmp_s_reg_3253) & (1'd1 == tmp_3_reg_3257) & (1'd0 == full_n_reg_3284)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd0 == tmp_s_reg_3253) & (1'd0 == tmp_3_reg_3257)))) begin
        should_read_start_7_phi_fu_1433_p18 = should_read_start_reg_561;
    end else begin
        should_read_start_7_phi_fu_1433_p18 = ap_phi_precharge_reg_pp0_iter1_should_read_start_7_reg_1430;
    end
end

always @ (*) begin
    if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'd1 == empty_n_7_fu_2698_p1) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == empty_n_7_fu_2698_p1)))) begin
        should_read_start_8_phi_fu_1681_p6 = should_read_start_7_phi_fu_1433_p18;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & ((reset_reg_513 == 1'd1) | (empty_n_8_reg_3240 == 1'd1)))) begin
        should_read_start_8_phi_fu_1681_p6 = 1'd1;
    end else begin
        should_read_start_8_phi_fu_1681_p6 = ap_phi_precharge_reg_pp0_iter1_should_read_start_8_reg_1677;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        should_read_start_phi_fu_565_p4 = should_read_start_8_phi_fu_1681_p6;
    end else begin
        should_read_start_phi_fu_565_p4 = should_read_start_reg_561;
    end
end

always @ (*) begin
    if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'd1 == empty_n_7_fu_2698_p1) & (1'b1 == ap_enable_reg_pp0_iter1)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == empty_n_7_fu_2698_p1)))) begin
        state_2_phi_fu_1665_p6 = state_s_phi_fu_1404_p18;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & ((reset_reg_513 == 1'd1) | (empty_n_8_reg_3240 == 1'd1)))) begin
        state_2_phi_fu_1665_p6 = 8'd0;
    end else begin
        state_2_phi_fu_1665_p6 = ap_phi_precharge_reg_pp0_iter1_state_2_reg_1661;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd0 == first_extents_half_reg_573) & (1'd0 == should_read_start_reg_561))) begin
        state_6_phi_fu_1027_p70 = p_state_reg_3311;
    end else if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd0)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd31)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd30)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd29)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd28)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd27)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd26)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd25)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd24)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd23)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd22)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd21)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd20)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd19)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd18)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd17)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd16)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd15)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd14)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd13)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd12)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd11)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd10)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd9)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd8)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd7)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd6)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd5)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd4)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd3)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd2)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd0 == first_extents_half_reg_573) & (tmp_21_reg_3352 == 5'd1)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == should_read_start_reg_561) & (1'd1 == first_extents_half_reg_573)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294) & (1'd1 == first_extents_half_reg_573) & (1'd0 == should_read_start_reg_561)))) begin
        state_6_phi_fu_1027_p70 = 2'd2;
    end else begin
        state_6_phi_fu_1027_p70 = ap_phi_precharge_reg_pp0_iter1_state_6_reg_1024;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        state_phi_fu_553_p4 = state_2_phi_fu_1665_p6;
    end else begin
        state_phi_fu_553_p4 = state_reg_549;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd0 == tmp_s_reg_3253) & (1'd0 == tmp_3_reg_3257))) begin
        state_s_phi_fu_1404_p18 = state_reg_549;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd0 == tmp_s_reg_3253) & (1'd1 == tmp_3_reg_3257) & (1'd0 == full_n_reg_3284))) begin
        state_s_phi_fu_1404_p18 = 8'd3;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd0 == tmp_s_reg_3253) & (1'd1 == tmp_3_reg_3257) & (1'd1 == full_n_reg_3284))) begin
        state_s_phi_fu_1404_p18 = p_state_cast_cast_fu_2641_p3;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd1 == empty_n_6_reg_3294))) begin
        state_s_phi_fu_1404_p18 = state_6_cast_fu_2655_p1;
    end else if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd1 == tmp_8_reg_3249) & (1'd1 == empty_n_5_reg_3356) & (1'd0 == first_length_half_phi_fu_679_p4)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd0 == tmp_8_reg_3249) & (1'd1 == tmp_s_reg_3253) & (1'd0 == empty_n_6_reg_3294)))) begin
        state_s_phi_fu_1404_p18 = 8'd2;
    end else if ((((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd1 == tmp_8_reg_3249) & (1'd1 == empty_n_5_reg_3356) & (1'd1 == first_length_half_phi_fu_679_p4)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd1 == tmp_8_reg_3249) & (1'd0 == empty_n_5_reg_3356)))) begin
        state_s_phi_fu_1404_p18 = 8'd1;
    end else if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd1 == tmp_5_reg_3245))) begin
        state_s_phi_fu_1404_p18 = state_1_fu_2694_p1;
    end else begin
        state_s_phi_fu_1404_p18 = ap_phi_precharge_reg_pp0_iter1_state_s_reg_1401;
    end
end

always @ (*) begin
    if ((ap_condition_1836 == 1'b1)) begin
        if ((1'd0 == tmp_7_fu_1929_p2)) begin
            tmp_num_phi_fu_656_p4 = {{r_V_fu_1939_p2[12:6]}};
        end else if ((1'd1 == tmp_7_fu_1929_p2)) begin
            tmp_num_phi_fu_656_p4 = 7'd64;
        end else begin
            tmp_num_phi_fu_656_p4 = ap_phi_precharge_reg_pp0_iter0_tmp_num_reg_653;
        end
    end else begin
        tmp_num_phi_fu_656_p4 = ap_phi_precharge_reg_pp0_iter0_tmp_num_reg_653;
    end
end

always @ (*) begin
    if ((ap_condition_347 == 1'b1)) begin
        if ((ap_condition_536 == 1'b1)) begin
            val_assign_phi_fu_588_p62 = extents_start_arr_31_fu_292;
        end else if ((ap_condition_524 == 1'b1)) begin
            val_assign_phi_fu_588_p62 = extents_start_arr_31_30_fu_412;
        end else if ((ap_condition_514 == 1'b1)) begin
            val_assign_phi_fu_588_p62 = extents_start_arr_31_29_fu_408;
        end else if ((ap_condition_508 == 1'b1)) begin
            val_assign_phi_fu_588_p62 = extents_start_arr_31_28_fu_404;
        end else if ((ap_condition_502 == 1'b1)) begin
            val_assign_phi_fu_588_p62 = extents_start_arr_31_27_fu_400;
        end else if ((ap_condition_496 == 1'b1)) begin
            val_assign_phi_fu_588_p62 = extents_start_arr_31_26_fu_396;
        end else if ((ap_condition_490 == 1'b1)) begin
            val_assign_phi_fu_588_p62 = extents_start_arr_31_25_fu_392;
        end else if ((ap_condition_484 == 1'b1)) begin
            val_assign_phi_fu_588_p62 = extents_start_arr_31_24_fu_388;
        end else if ((ap_condition_478 == 1'b1)) begin
            val_assign_phi_fu_588_p62 = extents_start_arr_31_23_fu_384;
        end else if ((ap_condition_472 == 1'b1)) begin
            val_assign_phi_fu_588_p62 = extents_start_arr_31_22_fu_380;
        end else if ((ap_condition_466 == 1'b1)) begin
            val_assign_phi_fu_588_p62 = extents_start_arr_31_21_fu_376;
        end else if ((ap_condition_460 == 1'b1)) begin
            val_assign_phi_fu_588_p62 = extents_start_arr_31_20_fu_372;
        end else if ((ap_condition_454 == 1'b1)) begin
            val_assign_phi_fu_588_p62 = extents_start_arr_31_19_fu_368;
        end else if ((ap_condition_448 == 1'b1)) begin
            val_assign_phi_fu_588_p62 = extents_start_arr_31_18_fu_364;
        end else if ((ap_condition_442 == 1'b1)) begin
            val_assign_phi_fu_588_p62 = extents_start_arr_31_17_fu_360;
        end else if ((ap_condition_436 == 1'b1)) begin
            val_assign_phi_fu_588_p62 = extents_start_arr_31_16_fu_356;
        end else if ((ap_condition_430 == 1'b1)) begin
            val_assign_phi_fu_588_p62 = extents_start_arr_31_15_fu_352;
        end else if ((ap_condition_424 == 1'b1)) begin
            val_assign_phi_fu_588_p62 = extents_start_arr_31_14_fu_348;
        end else if ((ap_condition_418 == 1'b1)) begin
            val_assign_phi_fu_588_p62 = extents_start_arr_31_13_fu_344;
        end else if ((ap_condition_412 == 1'b1)) begin
            val_assign_phi_fu_588_p62 = extents_start_arr_31_12_fu_340;
        end else if ((ap_condition_406 == 1'b1)) begin
            val_assign_phi_fu_588_p62 = extents_start_arr_31_11_fu_336;
        end else if ((ap_condition_400 == 1'b1)) begin
            val_assign_phi_fu_588_p62 = extents_start_arr_31_10_fu_332;
        end else if ((ap_condition_394 == 1'b1)) begin
            val_assign_phi_fu_588_p62 = extents_start_arr_31_9_fu_328;
        end else if ((ap_condition_388 == 1'b1)) begin
            val_assign_phi_fu_588_p62 = extents_start_arr_31_8_fu_324;
        end else if ((ap_condition_382 == 1'b1)) begin
            val_assign_phi_fu_588_p62 = extents_start_arr_31_7_fu_320;
        end else if ((ap_condition_376 == 1'b1)) begin
            val_assign_phi_fu_588_p62 = extents_start_arr_31_6_fu_316;
        end else if ((ap_condition_370 == 1'b1)) begin
            val_assign_phi_fu_588_p62 = extents_start_arr_31_5_fu_312;
        end else if ((ap_condition_364 == 1'b1)) begin
            val_assign_phi_fu_588_p62 = extents_start_arr_31_4_fu_308;
        end else if ((ap_condition_358 == 1'b1)) begin
            val_assign_phi_fu_588_p62 = extents_start_arr_31_3_fu_304;
        end else if ((ap_condition_352 == 1'b1)) begin
            val_assign_phi_fu_588_p62 = extents_start_arr_31_2_fu_300;
        end else if ((ap_condition_344 == 1'b1)) begin
            val_assign_phi_fu_588_p62 = extents_start_arr_31_1_fu_296;
        end else begin
            val_assign_phi_fu_588_p62 = ap_phi_precharge_reg_pp0_iter0_val_assign_reg_585;
        end
    end else begin
        val_assign_phi_fu_588_p62 = ap_phi_precharge_reg_pp0_iter0_val_assign_reg_585;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((1'b1 == ap_enable_reg_pp0_iter2) & (1'b0 == buf_app_input_data_V_len1_status) & (1'b1 == ap_predicate_op528_write_state4));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((1'b1 == ap_enable_reg_pp0_iter2) & (1'b0 == buf_app_input_data_V_len1_status) & (1'b1 == ap_predicate_op528_write_state4));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((1'b1 == ap_enable_reg_pp0_iter2) & (1'b0 == buf_app_input_data_V_len1_status) & (1'b1 == ap_predicate_op528_write_state4));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_pp0_stage0_iter2 = ((1'b0 == buf_app_input_data_V_len1_status) & (1'b1 == ap_predicate_op528_write_state4));
end

always @ (*) begin
    ap_condition_1836 = ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'd0 == tmp_s_fu_1912_p2) & (1'd1 == tmp_3_fu_1918_p2) & (1'b1 == ap_enable_reg_pp0_iter0));
end

always @ (*) begin
    ap_condition_1842 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (reset_reg_513 == 1'd0) & (1'd0 == empty_n_8_reg_3240) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == tmp_5_reg_3245) & (1'd1 == tmp_8_reg_3249) & (1'd1 == empty_n_5_reg_3356));
end

always @ (*) begin
    ap_condition_1846 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == tmp_s_fu_1912_p2) & (1'd1 == grp_fu_1749_p1) & (1'd0 == should_read_start_phi_fu_565_p4));
end

always @ (*) begin
    ap_condition_233 = ((1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'd0 == tmp_s_fu_1912_p2) & (1'd1 == tmp_3_fu_1918_p2) & (1'd0 == tmp_7_fu_1929_p2));
end

always @ (*) begin
    ap_condition_242 = ((1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'd0 == tmp_s_fu_1912_p2) & (1'd1 == tmp_3_fu_1918_p2) & (1'd1 == tmp_7_fu_1929_p2));
end

always @ (*) begin
    ap_condition_260 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0));
end

always @ (*) begin
    ap_condition_344 = ((1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'd0 == tmp_s_fu_1912_p2) & (1'd1 == tmp_3_fu_1918_p2) & (1'd0 == tmp_7_fu_1929_p2) & (tmp_15_fu_1956_p1 == 5'd1));
end

always @ (*) begin
    ap_condition_347 = ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0));
end

always @ (*) begin
    ap_condition_352 = ((1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'd0 == tmp_s_fu_1912_p2) & (1'd1 == tmp_3_fu_1918_p2) & (1'd0 == tmp_7_fu_1929_p2) & (tmp_15_fu_1956_p1 == 5'd2));
end

always @ (*) begin
    ap_condition_358 = ((1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'd0 == tmp_s_fu_1912_p2) & (1'd1 == tmp_3_fu_1918_p2) & (1'd0 == tmp_7_fu_1929_p2) & (tmp_15_fu_1956_p1 == 5'd3));
end

always @ (*) begin
    ap_condition_364 = ((1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'd0 == tmp_s_fu_1912_p2) & (1'd1 == tmp_3_fu_1918_p2) & (1'd0 == tmp_7_fu_1929_p2) & (tmp_15_fu_1956_p1 == 5'd4));
end

always @ (*) begin
    ap_condition_370 = ((1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'd0 == tmp_s_fu_1912_p2) & (1'd1 == tmp_3_fu_1918_p2) & (1'd0 == tmp_7_fu_1929_p2) & (tmp_15_fu_1956_p1 == 5'd5));
end

always @ (*) begin
    ap_condition_376 = ((1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'd0 == tmp_s_fu_1912_p2) & (1'd1 == tmp_3_fu_1918_p2) & (1'd0 == tmp_7_fu_1929_p2) & (tmp_15_fu_1956_p1 == 5'd6));
end

always @ (*) begin
    ap_condition_382 = ((1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'd0 == tmp_s_fu_1912_p2) & (1'd1 == tmp_3_fu_1918_p2) & (1'd0 == tmp_7_fu_1929_p2) & (tmp_15_fu_1956_p1 == 5'd7));
end

always @ (*) begin
    ap_condition_388 = ((1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'd0 == tmp_s_fu_1912_p2) & (1'd1 == tmp_3_fu_1918_p2) & (1'd0 == tmp_7_fu_1929_p2) & (tmp_15_fu_1956_p1 == 5'd8));
end

always @ (*) begin
    ap_condition_394 = ((1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'd0 == tmp_s_fu_1912_p2) & (1'd1 == tmp_3_fu_1918_p2) & (1'd0 == tmp_7_fu_1929_p2) & (tmp_15_fu_1956_p1 == 5'd9));
end

always @ (*) begin
    ap_condition_400 = ((1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'd0 == tmp_s_fu_1912_p2) & (1'd1 == tmp_3_fu_1918_p2) & (1'd0 == tmp_7_fu_1929_p2) & (tmp_15_fu_1956_p1 == 5'd10));
end

always @ (*) begin
    ap_condition_406 = ((1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'd0 == tmp_s_fu_1912_p2) & (1'd1 == tmp_3_fu_1918_p2) & (1'd0 == tmp_7_fu_1929_p2) & (tmp_15_fu_1956_p1 == 5'd11));
end

always @ (*) begin
    ap_condition_412 = ((1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'd0 == tmp_s_fu_1912_p2) & (1'd1 == tmp_3_fu_1918_p2) & (1'd0 == tmp_7_fu_1929_p2) & (tmp_15_fu_1956_p1 == 5'd12));
end

always @ (*) begin
    ap_condition_418 = ((1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'd0 == tmp_s_fu_1912_p2) & (1'd1 == tmp_3_fu_1918_p2) & (1'd0 == tmp_7_fu_1929_p2) & (tmp_15_fu_1956_p1 == 5'd13));
end

always @ (*) begin
    ap_condition_424 = ((1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'd0 == tmp_s_fu_1912_p2) & (1'd1 == tmp_3_fu_1918_p2) & (1'd0 == tmp_7_fu_1929_p2) & (tmp_15_fu_1956_p1 == 5'd14));
end

always @ (*) begin
    ap_condition_430 = ((1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'd0 == tmp_s_fu_1912_p2) & (1'd1 == tmp_3_fu_1918_p2) & (1'd0 == tmp_7_fu_1929_p2) & (tmp_15_fu_1956_p1 == 5'd15));
end

always @ (*) begin
    ap_condition_436 = ((1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'd0 == tmp_s_fu_1912_p2) & (1'd1 == tmp_3_fu_1918_p2) & (1'd0 == tmp_7_fu_1929_p2) & (tmp_15_fu_1956_p1 == 5'd16));
end

always @ (*) begin
    ap_condition_442 = ((1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'd0 == tmp_s_fu_1912_p2) & (1'd1 == tmp_3_fu_1918_p2) & (1'd0 == tmp_7_fu_1929_p2) & (tmp_15_fu_1956_p1 == 5'd17));
end

always @ (*) begin
    ap_condition_448 = ((1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'd0 == tmp_s_fu_1912_p2) & (1'd1 == tmp_3_fu_1918_p2) & (1'd0 == tmp_7_fu_1929_p2) & (tmp_15_fu_1956_p1 == 5'd18));
end

always @ (*) begin
    ap_condition_454 = ((1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'd0 == tmp_s_fu_1912_p2) & (1'd1 == tmp_3_fu_1918_p2) & (1'd0 == tmp_7_fu_1929_p2) & (tmp_15_fu_1956_p1 == 5'd19));
end

always @ (*) begin
    ap_condition_460 = ((1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'd0 == tmp_s_fu_1912_p2) & (1'd1 == tmp_3_fu_1918_p2) & (1'd0 == tmp_7_fu_1929_p2) & (tmp_15_fu_1956_p1 == 5'd20));
end

always @ (*) begin
    ap_condition_466 = ((1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'd0 == tmp_s_fu_1912_p2) & (1'd1 == tmp_3_fu_1918_p2) & (1'd0 == tmp_7_fu_1929_p2) & (tmp_15_fu_1956_p1 == 5'd21));
end

always @ (*) begin
    ap_condition_472 = ((1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'd0 == tmp_s_fu_1912_p2) & (1'd1 == tmp_3_fu_1918_p2) & (1'd0 == tmp_7_fu_1929_p2) & (tmp_15_fu_1956_p1 == 5'd22));
end

always @ (*) begin
    ap_condition_478 = ((1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'd0 == tmp_s_fu_1912_p2) & (1'd1 == tmp_3_fu_1918_p2) & (1'd0 == tmp_7_fu_1929_p2) & (tmp_15_fu_1956_p1 == 5'd23));
end

always @ (*) begin
    ap_condition_484 = ((1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'd0 == tmp_s_fu_1912_p2) & (1'd1 == tmp_3_fu_1918_p2) & (1'd0 == tmp_7_fu_1929_p2) & (tmp_15_fu_1956_p1 == 5'd24));
end

always @ (*) begin
    ap_condition_490 = ((1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'd0 == tmp_s_fu_1912_p2) & (1'd1 == tmp_3_fu_1918_p2) & (1'd0 == tmp_7_fu_1929_p2) & (tmp_15_fu_1956_p1 == 5'd25));
end

always @ (*) begin
    ap_condition_496 = ((1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'd0 == tmp_s_fu_1912_p2) & (1'd1 == tmp_3_fu_1918_p2) & (1'd0 == tmp_7_fu_1929_p2) & (tmp_15_fu_1956_p1 == 5'd26));
end

always @ (*) begin
    ap_condition_502 = ((1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'd0 == tmp_s_fu_1912_p2) & (1'd1 == tmp_3_fu_1918_p2) & (1'd0 == tmp_7_fu_1929_p2) & (tmp_15_fu_1956_p1 == 5'd27));
end

always @ (*) begin
    ap_condition_508 = ((1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'd0 == tmp_s_fu_1912_p2) & (1'd1 == tmp_3_fu_1918_p2) & (1'd0 == tmp_7_fu_1929_p2) & (tmp_15_fu_1956_p1 == 5'd28));
end

always @ (*) begin
    ap_condition_514 = ((1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'd0 == tmp_s_fu_1912_p2) & (1'd1 == tmp_3_fu_1918_p2) & (1'd0 == tmp_7_fu_1929_p2) & (tmp_15_fu_1956_p1 == 5'd29));
end

always @ (*) begin
    ap_condition_524 = (((1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'd0 == tmp_s_fu_1912_p2) & (1'd1 == tmp_3_fu_1918_p2) & (1'd0 == tmp_7_fu_1929_p2) & (tmp_15_fu_1956_p1 == 5'd30)) | ((1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'd0 == tmp_s_fu_1912_p2) & (1'd1 == tmp_3_fu_1918_p2) & (1'd0 == tmp_7_fu_1929_p2) & (tmp_15_fu_1956_p1 == 5'd31)));
end

always @ (*) begin
    ap_condition_536 = ((1'd0 == reset_phi_fu_517_p4) & (1'd0 == empty_n_8_fu_1896_p1) & (1'd0 == tmp_5_fu_1900_p2) & (1'd0 == tmp_8_fu_1906_p2) & (1'd0 == tmp_s_fu_1912_p2) & (1'd1 == tmp_3_fu_1918_p2) & (1'd0 == tmp_7_fu_1929_p2) & (tmp_15_fu_1956_p1 == 5'd0));
end

assign ap_done = 1'b0;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_precharge_reg_pp0_iter0_extents_arr_load_idx_reg_664 = 'bx;

assign ap_phi_precharge_reg_pp0_iter0_p_0136_0_in_reg_719 = 'bx;

assign ap_phi_precharge_reg_pp0_iter0_p_0163_0_in_reg_709 = 'bx;

assign ap_phi_precharge_reg_pp0_iter0_reset_1_reg_1556 = 'bx;

assign ap_phi_precharge_reg_pp0_iter0_tmp_num_reg_653 = 'bx;

assign ap_phi_precharge_reg_pp0_iter0_val_assign_reg_585 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_extents_arr_load_idx_6_reg_1369 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_extents_arr_load_idx_7_reg_1645 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_extents_arr_store_idx_2_reg_915 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_extents_arr_store_idx_6_reg_1305 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_extents_arr_store_idx_7_reg_1613 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_finish_issuing_7_reg_1524 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_finish_issuing_8_reg_1725 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_first_extents_half_4_reg_1462 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_first_extents_half_5_reg_1693 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_first_length_half_4_reg_1337 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_first_length_half_5_reg_1629 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_num_issued_6_reg_1493 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_num_issued_7_reg_1709 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_p_086_1_reg_1566 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_p_086_3_reg_728 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_p_086_s_reg_1243 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_p_089_1_reg_1582 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_p_089_3_reg_806 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_p_089_s_reg_1274 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_reset_3_reg_1598 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_should_read_start_3_reg_1133 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_should_read_start_7_reg_1430 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_should_read_start_8_reg_1677 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_state_2_reg_1661 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_state_6_reg_1024 = 'bx;

assign ap_phi_precharge_reg_pp0_iter1_state_s_reg_1401 = 'bx;

always @ (*) begin
    ap_predicate_op528_write_state4 = ((ap_reg_pp0_iter1_reset_reg_513 == 1'd0) & (1'd0 == ap_reg_pp0_iter1_empty_n_8_reg_3240) & (empty_n_7_reg_3371 == 1'd1));
end

assign ap_ready = 1'b0;

assign brmerge_fu_2776_p2 = (p_not_reg_3380 | finish_issuing_7_not_fu_2770_p2);

assign buf_app_input_data_V_data_V_din = tmp_data_V_reg_3375;

assign buf_app_input_data_V_data_V_write = buf_app_input_data_V_len1_update;

assign buf_app_input_data_V_eop_din = (finish_issuing_7_reg_1524 & p_not_not_fu_2814_p2);

assign buf_app_input_data_V_eop_write = buf_app_input_data_V_len1_update;

assign buf_app_input_data_V_len1_status = (buf_app_input_data_V_data_V_full_n & buf_app_input_data_V_len_full_n & buf_app_input_data_V_eop_full_n);

assign buf_app_input_data_V_len_din = tmp_len_23_fu_2801_p3;

assign buf_app_input_data_V_len_write = buf_app_input_data_V_len1_update;

assign cur_extent_V_1_fu_2423_p3 = ((grp_fu_1757_p2[0:0] === 1'b1) ? cur_extent_V_fu_2415_p3 : p_1_phi_fu_493_p4);

assign cur_extent_V_fu_2415_p3 = {{tmp_18_fu_2411_p1}, {app_file_infos_V_dout}};

assign cur_extent_len_left_V_1_fu_2194_p3 = ((grp_fu_1757_p2[0:0] === 1'b1) ? cur_extent_len_left_V_fu_2186_p3 : p_2_phi_fu_505_p4);

assign cur_extent_len_left_V_fu_2186_p3 = {{tmp_23_fu_2182_p1}, {app_file_infos_V_dout}};

assign data_len_cast_fu_2785_p1 = data_len_fu_2781_p1;

assign data_len_fu_2781_p1 = length_fu_428[5:0];

assign device_dram_read_req_V_addr_din = p_1_phi_fu_493_p4;

assign device_dram_read_req_V_addr_write = device_dram_read_req_V_num1_update;

assign device_dram_read_req_V_num_din = tmp_num_phi_fu_656_p4;

assign device_dram_read_req_V_num_write = device_dram_read_req_V_num1_update;

assign device_dram_read_resp_V_data_V_read = device_dram_read_resp_V_last0_update;

assign device_dram_read_resp_V_last_read = device_dram_read_resp_V_last0_update;

assign empty_n_7_fu_2698_p1 = grp_nbread_fu_468_p3_0;

assign empty_n_8_fu_1896_p1 = reset_dram_helper_app_V_empty_n;

assign extents_arr_store_idx_1_fu_2361_p2 = (extents_arr_store_idx_phi_fu_529_p4 + 8'd1);

assign finish_issuing_7_not_fu_2770_p2 = (finish_issuing_7_reg_1524 ^ 1'd1);

assign first_extents_half_1_fu_2660_p2 = (first_extents_half_reg_573 ^ 1'd1);

assign full_n_nbwrite_fu_446_p5 = (device_dram_read_req_V_num_full_n & device_dram_read_req_V_addr_full_n);

assign grp_fu_1749_p1 = app_file_infos_V_empty_n;

assign grp_fu_1757_p2 = ((extents_arr_store_idx_phi_fu_529_p4 == 8'd0) ? 1'b1 : 1'b0);

assign grp_nbread_fu_468_p3_0 = (device_dram_read_resp_V_last_empty_n & device_dram_read_resp_V_data_V_empty_n);

assign length_1_fu_2686_p1 = tmp_6_reg_3360;

assign length_2_fu_2674_p3 = {{tmp_12_fu_2670_p1}, {tmp_6_reg_3360}};

assign next_cur_extent_V_fu_2625_p1 = ap_phi_precharge_reg_pp0_iter1_p_0163_0_in_reg_709[35:0];

assign next_cur_extent_len_left_V_fu_2620_p1 = ap_phi_precharge_reg_pp0_iter1_p_0136_0_in_reg_719[35:0];

assign next_extents_arr_load_idx_1_fu_2129_p2 = (next_extents_arr_load_idx_phi_fu_541_p4 + 8'd1);

assign not_s_fu_2741_p2 = (tmp_4_fu_2735_p2 ^ 1'd1);

assign num_extents_1_fu_2607_p0 = app_file_infos_V_empty_n;

assign num_extents_1_fu_2607_p3 = ((num_extents_1_fu_2607_p0[0:0] === 1'b1) ? num_extents_2_fu_2603_p1 : num_extents_fu_424);

assign num_extents_2_fu_2603_p1 = app_file_infos_V_dout[7:0];

assign num_issued_1_fu_2634_p2 = (tmp_25_fu_2630_p1 + num_issued_phi_fu_691_p4);

assign num_read_1_fu_2709_p2 = (32'd1 + num_read_fu_436);

assign p_finish_issuing_fu_2649_p2 = (tmp_26_reg_3288 | finish_issuing_phi_fu_702_p4);

assign p_not_fu_2715_p2 = ((num_issued_6_phi_fu_1496_p18 != num_read_1_fu_2709_p2) ? 1'b1 : 1'b0);

assign p_not_not_fu_2814_p2 = (p_not_reg_3380 ^ 1'd1);

assign p_reset_1_fu_2747_p2 = (ap_phi_precharge_reg_pp0_iter1_reset_1_reg_1556 & not_s_fu_2741_p2);

assign p_s_fu_2754_p3 = ((tmp_4_fu_2735_p2[0:0] === 1'b1) ? 32'd0 : reset_cnt_1_fu_2729_p2);

assign p_state_cast_cast_fu_2641_p3 = ((tmp_26_reg_3288[0:0] === 1'b1) ? 8'd4 : 8'd3);

assign p_state_fu_2373_p3 = ((tmp_20_fu_2367_p2[0:0] === 1'b1) ? 2'd3 : 2'd2);

assign r_V_fu_1939_p2 = (13'd63 + tmp_14_fu_1935_p1);

assign reset_cnt_1_fu_2729_p2 = (reset_cnt_fu_432 + 32'd1);

assign state_1_fu_2694_p1 = empty_n_reg_3366;

assign state_6_cast_fu_2655_p1 = state_6_phi_fu_1027_p70;

assign tmp_10_fu_2142_p1 = tmp_2_fu_2136_p2;

assign tmp_11_fu_2146_p2 = ($signed(p_2_phi_fu_505_p4) + $signed(36'd68719472640));

assign tmp_12_fu_2670_p1 = length_fu_428[31:0];

assign tmp_13_fu_2152_p1 = tmp_11_fu_2146_p2;

assign tmp_14_fu_1935_p1 = p_2_phi_fu_505_p4[12:0];

assign tmp_15_fu_1956_p1 = next_extents_arr_load_idx_phi_fu_541_p4[4:0];

assign tmp_16_fu_2398_p1 = tmp_start_fu_420[31:0];

assign tmp_18_fu_2411_p1 = tmp_start_fu_420[3:0];

assign tmp_20_fu_2367_p2 = ((extents_arr_store_idx_1_fu_2361_p2 == num_extents_fu_424) ? 1'b1 : 1'b0);

assign tmp_21_fu_2431_p1 = extents_arr_store_idx_phi_fu_529_p4[4:0];

assign tmp_22_fu_2170_p1 = tmp_len_fu_416[31:0];

assign tmp_23_fu_2182_p1 = tmp_len_fu_416[3:0];

assign tmp_24_fu_2202_p1 = extents_arr_store_idx_phi_fu_529_p4[4:0];

assign tmp_25_fu_2630_p1 = tmp_num_reg_653;

assign tmp_26_fu_2161_p2 = ((extents_arr_load_idx_phi_fu_667_p4 == num_extents_fu_424) ? 1'b1 : 1'b0);

assign tmp_27_fu_2789_p2 = ((data_len_fu_2781_p1 == 6'd0) ? 1'b1 : 1'b0);

assign tmp_28_fu_2795_p2 = (brmerge_fu_2776_p2 | tmp_27_fu_2789_p2);

assign tmp_2_fu_2136_p2 = (p_1_phi_fu_493_p4 + 36'd4096);

assign tmp_3_fu_1918_p2 = ((state_phi_fu_553_p4 == 8'd3) ? 1'b1 : 1'b0);

assign tmp_4_fu_2735_p2 = ((reset_cnt_1_fu_2729_p2 == 32'd2048) ? 1'b1 : 1'b0);

assign tmp_5_fu_1900_p2 = ((state_phi_fu_553_p4 == 8'd0) ? 1'b1 : 1'b0);

assign tmp_7_fu_1929_p2 = ((p_2_phi_fu_505_p4 > 36'd4096) ? 1'b1 : 1'b0);

assign tmp_8_fu_1906_p2 = ((state_phi_fu_553_p4 == 8'd1) ? 1'b1 : 1'b0);

assign tmp_len_1_fu_2386_p1 = app_file_infos_V_dout;

assign tmp_len_23_fu_2801_p3 = ((tmp_28_fu_2795_p2[0:0] === 1'b1) ? 7'd64 : data_len_cast_fu_2785_p1);

assign tmp_len_3_fu_2174_p3 = {{tmp_22_fu_2170_p1}, {app_file_infos_V_dout}};

assign tmp_s_fu_1912_p2 = ((state_phi_fu_553_p4 == 8'd2) ? 1'b1 : 1'b0);

assign tmp_start_1_fu_2590_p1 = app_file_infos_V_dout;

assign tmp_start_3_fu_2402_p3 = {{tmp_16_fu_2398_p1}, {app_file_infos_V_dout}};

assign val_assign_2_fu_2059_p33 = (5'd1 + tmp_15_fu_1956_p1);

always @ (posedge ap_clk) begin
    p_state_reg_3311[1] <= 1'b1;
end

endmodule //dram_helper_app_2
