// Seed: 2502202614
module module_0 (
    output tri1 id_0,
    input tri0 id_1,
    output wire id_2,
    input tri0 id_3,
    output uwire id_4,
    input supply1 id_5,
    input tri id_6,
    output tri0 id_7,
    output wor id_8,
    input tri0 id_9
    , id_14,
    output wire id_10,
    output wor id_11,
    output wire id_12
);
  assign id_8 = id_14;
  wire id_15;
endmodule
module module_1 (
    input tri1 id_0,
    input wor id_1,
    output wor id_2,
    output tri0 id_3,
    input supply1 id_4,
    input wand id_5,
    input tri1 id_6,
    output tri id_7,
    output wire id_8,
    input tri0 id_9,
    input tri id_10,
    output wand id_11,
    input wand id_12,
    input uwire id_13,
    input tri0 id_14,
    input supply1 id_15,
    output wand id_16,
    input wand id_17,
    input uwire id_18,
    input wand id_19,
    input uwire id_20,
    output wand id_21,
    input tri1 id_22,
    input tri0 id_23
    , id_28,
    output supply1 id_24,
    output tri id_25,
    output uwire id_26
);
  assign id_24 = 1;
  module_0 modCall_1 (
      id_8,
      id_22,
      id_16,
      id_1,
      id_11,
      id_18,
      id_13,
      id_24,
      id_24,
      id_9,
      id_16,
      id_7,
      id_3
  );
  assign modCall_1.id_5 = 0;
endmodule
