{"vcs1":{"timestamp_begin":1730984796.264673279, "rt":2.52, "ut":0.87, "st":0.30}}
{"vcselab":{"timestamp_begin":1730984798.884559125, "rt":1.76, "ut":0.32, "st":0.17}}
{"link":{"timestamp_begin":1730984800.736045929, "rt":0.39, "ut":0.16, "st":0.20}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1730984795.466314455}
{"VCS_COMP_START_TIME": 1730984795.466314455}
{"VCS_COMP_END_TIME": 1730984802.570617476}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +notimingchecks"}
{"vcs1": {"peak_mem": 331996}}
{"stitch_vcselab": {"peak_mem": 231524}}
