{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1732483080444 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732483080450 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 24 16:18:00 2024 " "Processing started: Sun Nov 24 16:18:00 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732483080450 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732483080450 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732483080450 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1732483080749 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1732483080749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/micha/Downloads/screenChange/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732483086217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732483086217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "C:/Users/micha/Downloads/screenChange/vga_adapter/vga_controller.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732483086217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732483086217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "C:/Users/micha/Downloads/screenChange/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732483086217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732483086217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/micha/Downloads/screenChange/vga_adapter/vga_adapter.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732483086217 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732483086217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desim/demos/ps2_demo/ps2_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /desim/demos/ps2_demo/ps2_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 PS2_Controller " "Found entity 1: PS2_Controller" {  } { { "../../../../DESim/demos/ps2_demo/PS2_Controller.v" "" { Text "C:/DESim/demos/ps2_demo/PS2_Controller.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732483086233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732483086233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desim/demos/ps2_demo/altera_up_ps2_data_in.v 1 1 " "Found 1 design units, including 1 entities, in source file /desim/demos/ps2_demo/altera_up_ps2_data_in.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Data_In " "Found entity 1: Altera_UP_PS2_Data_In" {  } { { "../../../../DESim/demos/ps2_demo/Altera_UP_PS2_Data_In.v" "" { Text "C:/DESim/demos/ps2_demo/Altera_UP_PS2_Data_In.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732483086233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732483086233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desim/demos/ps2_demo/altera_up_ps2_command_out.v 1 1 " "Found 1 design units, including 1 entities, in source file /desim/demos/ps2_demo/altera_up_ps2_command_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 Altera_UP_PS2_Command_Out " "Found entity 1: Altera_UP_PS2_Command_Out" {  } { { "../../../../DESim/demos/ps2_demo/Altera_UP_PS2_Command_Out.v" "" { Text "C:/DESim/demos/ps2_demo/Altera_UP_PS2_Command_Out.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732483086233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732483086233 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "main.v(86) " "Verilog HDL information at main.v(86): always construct contains both blocking and non-blocking assignments" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 86 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1732483086255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 14 14 " "Found 14 design units, including 14 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732483086255 ""} { "Info" "ISGN_ENTITY_NAME" "2 muxScreens " "Found entity 2: muxScreens" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732483086255 ""} { "Info" "ISGN_ENTITY_NAME" "3 xyscroll " "Found entity 3: xyscroll" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 373 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732483086255 ""} { "Info" "ISGN_ENTITY_NAME" "4 addressScroll " "Found entity 4: addressScroll" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 399 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732483086255 ""} { "Info" "ISGN_ENTITY_NAME" "5 updatePosition " "Found entity 5: updatePosition" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 412 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732483086255 ""} { "Info" "ISGN_ENTITY_NAME" "6 XCcounter " "Found entity 6: XCcounter" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 426 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732483086255 ""} { "Info" "ISGN_ENTITY_NAME" "7 UpDn_count " "Found entity 7: UpDn_count" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 441 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732483086255 ""} { "Info" "ISGN_ENTITY_NAME" "8 DelayCounter " "Found entity 8: DelayCounter" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 459 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732483086255 ""} { "Info" "ISGN_ENTITY_NAME" "9 slowCounter " "Found entity 9: slowCounter" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 473 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732483086255 ""} { "Info" "ISGN_ENTITY_NAME" "10 frame60 " "Found entity 10: frame60" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 489 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732483086255 ""} { "Info" "ISGN_ENTITY_NAME" "11 ballMove " "Found entity 11: ballMove" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 497 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732483086255 ""} { "Info" "ISGN_ENTITY_NAME" "12 seg7 " "Found entity 12: seg7" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 530 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732483086255 ""} { "Info" "ISGN_ENTITY_NAME" "13 scoreHealth " "Found entity 13: scoreHealth" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 574 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732483086255 ""} { "Info" "ISGN_ENTITY_NAME" "14 counter160 " "Found entity 14: counter160" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 589 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732483086255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732483086255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "win.v 1 1 " "Found 1 design units, including 1 entities, in source file win.v" { { "Info" "ISGN_ENTITY_NAME" "1 win " "Found entity 1: win" {  } { { "win.v" "" { Text "C:/Users/micha/Downloads/screenChange/win.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732483086255 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732483086255 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "loss.v 1 1 " "Found 1 design units, including 1 entities, in source file loss.v" { { "Info" "ISGN_ENTITY_NAME" "1 loss " "Found entity 1: loss" {  } { { "loss.v" "" { Text "C:/Users/micha/Downloads/screenChange/loss.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732483086265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732483086265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mainmenu.v 1 1 " "Found 1 design units, including 1 entities, in source file mainmenu.v" { { "Info" "ISGN_ENTITY_NAME" "1 MainMenu " "Found entity 1: MainMenu" {  } { { "MainMenu.v" "" { Text "C:/Users/micha/Downloads/screenChange/MainMenu.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732483086265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732483086265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "losegame.v 1 1 " "Found 1 design units, including 1 entities, in source file losegame.v" { { "Info" "ISGN_ENTITY_NAME" "1 losegame " "Found entity 1: losegame" {  } { { "losegame.v" "" { Text "C:/Users/micha/Downloads/screenChange/losegame.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732483086265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732483086265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram40x22.v 1 1 " "Found 1 design units, including 1 entities, in source file ram40x22.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram40x22 " "Found entity 1: ram40x22" {  } { { "ram40x22.v" "" { Text "C:/Users/micha/Downloads/screenChange/ram40x22.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732483086265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732483086265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "level1.v 1 1 " "Found 1 design units, including 1 entities, in source file level1.v" { { "Info" "ISGN_ENTITY_NAME" "1 level1 " "Found entity 1: level1" {  } { { "level1.v" "" { Text "C:/Users/micha/Downloads/screenChange/level1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732483086272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732483086272 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1732483086333 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "doneP main.v(62) " "Verilog HDL or VHDL warning at main.v(62): object \"doneP\" assigned a value but never read" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1732483086333 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "doneB main.v(62) " "Verilog HDL or VHDL warning at main.v(62): object \"doneB\" assigned a value but never read" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1732483086333 "|main"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "YC main.v(130) " "Verilog HDL warning at main.v(130): object YC used but never assigned" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 130 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1732483086333 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Lxc main.v(133) " "Verilog HDL or VHDL warning at main.v(133): object \"Lxc\" assigned a value but never read" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 133 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1732483086333 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Lyc main.v(133) " "Verilog HDL or VHDL warning at main.v(133): object \"Lyc\" assigned a value but never read" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 133 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1732483086333 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Exc main.v(133) " "Verilog HDL or VHDL warning at main.v(133): object \"Exc\" assigned a value but never read" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 133 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1732483086333 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Eyc main.v(133) " "Verilog HDL or VHDL warning at main.v(133): object \"Eyc\" assigned a value but never read" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 133 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1732483086333 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Tdir main.v(135) " "Verilog HDL or VHDL warning at main.v(135): object \"Tdir\" assigned a value but never read" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 135 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1732483086333 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "scene main.v(144) " "Verilog HDL or VHDL warning at main.v(144): object \"scene\" assigned a value but never read" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 144 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1732483086333 "|main"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "main.v(37) " "Verilog HDL Case Statement warning at main.v(37): incomplete case statement has no default case item" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 37 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1732483086333 "|main"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ngState main.v(37) " "Verilog HDL Always Construct warning at main.v(37): inferring latch(es) for variable \"ngState\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 37 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1732483086333 "|main"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "main.v(86) " "Verilog HDL Case Statement warning at main.v(86): incomplete case statement has no default case item" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 86 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1732483086333 "|main"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "main.v(86) " "Verilog HDL Case Statement information at main.v(86): all case item expressions in this case statement are onehot" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 86 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1732483086333 "|main"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "plot main.v(86) " "Verilog HDL Always Construct warning at main.v(86): inferring latch(es) for variable \"plot\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 86 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1732483086333 "|main"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "VGA_Xalt main.v(86) " "Verilog HDL Always Construct warning at main.v(86): inferring latch(es) for variable \"VGA_Xalt\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 86 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1732483086333 "|main"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "VGA_Yalt main.v(86) " "Verilog HDL Always Construct warning at main.v(86): inferring latch(es) for variable \"VGA_Yalt\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 86 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1732483086333 "|main"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "VGA_COLOR main.v(86) " "Verilog HDL Always Construct warning at main.v(86): inferring latch(es) for variable \"VGA_COLOR\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 86 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1732483086333 "|main"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Y_D main.v(173) " "Verilog HDL Always Construct warning at main.v(173): inferring latch(es) for variable \"Y_D\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 173 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1732483086333 "|main"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Y_Dball main.v(219) " "Verilog HDL Always Construct warning at main.v(219): inferring latch(es) for variable \"Y_Dball\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 219 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1732483086333 "|main"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "YC.00000001 0 main.v(130) " "Net \"YC.00000001\" at main.v(130) has no driver or initial value, using a default initial value '0'" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 130 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1732483086333 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR main.v(8) " "Output port \"LEDR\" at main.v(8) has no driver" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1732483086333 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Dball.G main.v(219) " "Inferred latch for \"Y_Dball.G\" at main.v(219)" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732483086333 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Dball.C main.v(219) " "Inferred latch for \"Y_Dball.C\" at main.v(219)" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732483086333 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Dball.B main.v(219) " "Inferred latch for \"Y_Dball.B\" at main.v(219)" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732483086333 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_Dball.A main.v(219) " "Inferred latch for \"Y_Dball.A\" at main.v(219)" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 219 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732483086333 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_D.G main.v(173) " "Inferred latch for \"Y_D.G\" at main.v(173)" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732483086333 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_D.C main.v(173) " "Inferred latch for \"Y_D.C\" at main.v(173)" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732483086333 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_D.B main.v(173) " "Inferred latch for \"Y_D.B\" at main.v(173)" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732483086333 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Y_D.A main.v(173) " "Inferred latch for \"Y_D.A\" at main.v(173)" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 173 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732483086333 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VGA_COLOR\[0\] main.v(86) " "Inferred latch for \"VGA_COLOR\[0\]\" at main.v(86)" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732483086333 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VGA_COLOR\[1\] main.v(86) " "Inferred latch for \"VGA_COLOR\[1\]\" at main.v(86)" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732483086333 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VGA_COLOR\[2\] main.v(86) " "Inferred latch for \"VGA_COLOR\[2\]\" at main.v(86)" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732483086333 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VGA_Yalt\[0\] main.v(86) " "Inferred latch for \"VGA_Yalt\[0\]\" at main.v(86)" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732483086333 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VGA_Yalt\[1\] main.v(86) " "Inferred latch for \"VGA_Yalt\[1\]\" at main.v(86)" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732483086333 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VGA_Yalt\[2\] main.v(86) " "Inferred latch for \"VGA_Yalt\[2\]\" at main.v(86)" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732483086333 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VGA_Yalt\[3\] main.v(86) " "Inferred latch for \"VGA_Yalt\[3\]\" at main.v(86)" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732483086333 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VGA_Yalt\[4\] main.v(86) " "Inferred latch for \"VGA_Yalt\[4\]\" at main.v(86)" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732483086333 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VGA_Yalt\[5\] main.v(86) " "Inferred latch for \"VGA_Yalt\[5\]\" at main.v(86)" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732483086333 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VGA_Yalt\[6\] main.v(86) " "Inferred latch for \"VGA_Yalt\[6\]\" at main.v(86)" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732483086333 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VGA_Xalt\[0\] main.v(86) " "Inferred latch for \"VGA_Xalt\[0\]\" at main.v(86)" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732483086333 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VGA_Xalt\[1\] main.v(86) " "Inferred latch for \"VGA_Xalt\[1\]\" at main.v(86)" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732483086333 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VGA_Xalt\[2\] main.v(86) " "Inferred latch for \"VGA_Xalt\[2\]\" at main.v(86)" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732483086333 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VGA_Xalt\[3\] main.v(86) " "Inferred latch for \"VGA_Xalt\[3\]\" at main.v(86)" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732483086333 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VGA_Xalt\[4\] main.v(86) " "Inferred latch for \"VGA_Xalt\[4\]\" at main.v(86)" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732483086333 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VGA_Xalt\[5\] main.v(86) " "Inferred latch for \"VGA_Xalt\[5\]\" at main.v(86)" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732483086333 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VGA_Xalt\[6\] main.v(86) " "Inferred latch for \"VGA_Xalt\[6\]\" at main.v(86)" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732483086333 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "VGA_Xalt\[7\] main.v(86) " "Inferred latch for \"VGA_Xalt\[7\]\" at main.v(86)" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732483086333 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "plot main.v(86) " "Inferred latch for \"plot\" at main.v(86)" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 86 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732483086333 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ngState\[0\] main.v(37) " "Inferred latch for \"ngState\[0\]\" at main.v(37)" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732483086333 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ngState\[1\] main.v(37) " "Inferred latch for \"ngState\[1\]\" at main.v(37)" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732483086333 "|main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ngState\[2\] main.v(37) " "Inferred latch for \"ngState\[2\]\" at main.v(37)" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732483086333 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DelayCounter DelayCounter:d2 " "Elaborating entity \"DelayCounter\" for hierarchy \"DelayCounter:d2\"" {  } { { "main.v" "d2" { Text "C:/Users/micha/Downloads/screenChange/main.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732483086345 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 main.v(468) " "Verilog HDL assignment warning at main.v(468): truncated value with size 32 to match size of target (1)" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 468 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732483086345 "|main|DelayCounter:d2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slowCounter DelayCounter:d2\|slowCounter:S1 " "Elaborating entity \"slowCounter\" for hierarchy \"DelayCounter:d2\|slowCounter:S1\"" {  } { { "main.v" "S1" { Text "C:/Users/micha/Downloads/screenChange/main.v" 464 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732483086345 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 main.v(485) " "Verilog HDL assignment warning at main.v(485): truncated value with size 32 to match size of target (26)" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 485 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732483086345 "|main|DelayCounter:d2|slowCounter:S1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg7 seg7:score1 " "Elaborating entity \"seg7\" for hierarchy \"seg7:score1\"" {  } { { "main.v" "score1" { Text "C:/Users/micha/Downloads/screenChange/main.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732483086345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scoreHealth scoreHealth:score3 " "Elaborating entity \"scoreHealth\" for hierarchy \"scoreHealth:score3\"" {  } { { "main.v" "score3" { Text "C:/Users/micha/Downloads/screenChange/main.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732483086360 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 main.v(584) " "Verilog HDL assignment warning at main.v(584): truncated value with size 32 to match size of target (4)" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 584 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732483086360 "|main|scoreHealth:score3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 main.v(585) " "Verilog HDL assignment warning at main.v(585): truncated value with size 32 to match size of target (2)" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 585 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732483086360 "|main|scoreHealth:score3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MainMenu MainMenu:rom1 " "Elaborating entity \"MainMenu\" for hierarchy \"MainMenu:rom1\"" {  } { { "main.v" "rom1" { Text "C:/Users/micha/Downloads/screenChange/main.v" 146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732483086360 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram MainMenu:rom1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"MainMenu:rom1\|altsyncram:altsyncram_component\"" {  } { { "MainMenu.v" "altsyncram_component" { Text "C:/Users/micha/Downloads/screenChange/MainMenu.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732483086392 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "MainMenu:rom1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"MainMenu:rom1\|altsyncram:altsyncram_component\"" {  } { { "MainMenu.v" "" { Text "C:/Users/micha/Downloads/screenChange/MainMenu.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732483086392 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "MainMenu:rom1\|altsyncram:altsyncram_component " "Instantiated megafunction \"MainMenu:rom1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732483086392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732483086392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732483086392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file MainMenu.mif " "Parameter \"init_file\" = \"MainMenu.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732483086392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732483086392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732483086392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732483086392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 19200 " "Parameter \"numwords_a\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732483086392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732483086392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732483086392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732483086392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732483086392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732483086392 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732483086392 ""}  } { { "MainMenu.v" "" { Text "C:/Users/micha/Downloads/screenChange/MainMenu.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1732483086392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7gg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7gg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7gg1 " "Found entity 1: altsyncram_7gg1" {  } { { "db/altsyncram_7gg1.tdf" "" { Text "C:/Users/micha/Downloads/screenChange/db/altsyncram_7gg1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732483086424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732483086424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7gg1 MainMenu:rom1\|altsyncram:altsyncram_component\|altsyncram_7gg1:auto_generated " "Elaborating entity \"altsyncram_7gg1\" for hierarchy \"MainMenu:rom1\|altsyncram:altsyncram_component\|altsyncram_7gg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732483086424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_01a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_01a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_01a " "Found entity 1: decode_01a" {  } { { "db/decode_01a.tdf" "" { Text "C:/Users/micha/Downloads/screenChange/db/decode_01a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732483086439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732483086439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_01a MainMenu:rom1\|altsyncram:altsyncram_component\|altsyncram_7gg1:auto_generated\|decode_01a:rden_decode " "Elaborating entity \"decode_01a\" for hierarchy \"MainMenu:rom1\|altsyncram:altsyncram_component\|altsyncram_7gg1:auto_generated\|decode_01a:rden_decode\"" {  } { { "db/altsyncram_7gg1.tdf" "rden_decode" { Text "C:/Users/micha/Downloads/screenChange/db/altsyncram_7gg1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732483086439 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ifb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ifb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ifb " "Found entity 1: mux_ifb" {  } { { "db/mux_ifb.tdf" "" { Text "C:/Users/micha/Downloads/screenChange/db/mux_ifb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732483086472 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732483086472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ifb MainMenu:rom1\|altsyncram:altsyncram_component\|altsyncram_7gg1:auto_generated\|mux_ifb:mux2 " "Elaborating entity \"mux_ifb\" for hierarchy \"MainMenu:rom1\|altsyncram:altsyncram_component\|altsyncram_7gg1:auto_generated\|mux_ifb:mux2\"" {  } { { "db/altsyncram_7gg1.tdf" "mux2" { Text "C:/Users/micha/Downloads/screenChange/db/altsyncram_7gg1.tdf" 40 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732483086472 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "win win:rom2 " "Elaborating entity \"win\" for hierarchy \"win:rom2\"" {  } { { "main.v" "rom2" { Text "C:/Users/micha/Downloads/screenChange/main.v" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732483086488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram win:rom2\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"win:rom2\|altsyncram:altsyncram_component\"" {  } { { "win.v" "altsyncram_component" { Text "C:/Users/micha/Downloads/screenChange/win.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732483086488 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "win:rom2\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"win:rom2\|altsyncram:altsyncram_component\"" {  } { { "win.v" "" { Text "C:/Users/micha/Downloads/screenChange/win.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732483086488 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "win:rom2\|altsyncram:altsyncram_component " "Instantiated megafunction \"win:rom2\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732483086488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732483086488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732483086488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file win.mif " "Parameter \"init_file\" = \"win.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732483086488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732483086488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732483086488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732483086488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 19200 " "Parameter \"numwords_a\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732483086488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732483086488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732483086488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732483086488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732483086488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732483086488 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732483086488 ""}  } { { "win.v" "" { Text "C:/Users/micha/Downloads/screenChange/win.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1732483086488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_rvf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_rvf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_rvf1 " "Found entity 1: altsyncram_rvf1" {  } { { "db/altsyncram_rvf1.tdf" "" { Text "C:/Users/micha/Downloads/screenChange/db/altsyncram_rvf1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732483086519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732483086519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_rvf1 win:rom2\|altsyncram:altsyncram_component\|altsyncram_rvf1:auto_generated " "Elaborating entity \"altsyncram_rvf1\" for hierarchy \"win:rom2\|altsyncram:altsyncram_component\|altsyncram_rvf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732483086519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "losegame losegame:rom3 " "Elaborating entity \"losegame\" for hierarchy \"losegame:rom3\"" {  } { { "main.v" "rom3" { Text "C:/Users/micha/Downloads/screenChange/main.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732483086519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram losegame:rom3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"losegame:rom3\|altsyncram:altsyncram_component\"" {  } { { "losegame.v" "altsyncram_component" { Text "C:/Users/micha/Downloads/screenChange/losegame.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732483086535 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "losegame:rom3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"losegame:rom3\|altsyncram:altsyncram_component\"" {  } { { "losegame.v" "" { Text "C:/Users/micha/Downloads/screenChange/losegame.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732483086535 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "losegame:rom3\|altsyncram:altsyncram_component " "Instantiated megafunction \"losegame:rom3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732483086535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732483086535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732483086535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../loss.mif " "Parameter \"init_file\" = \"../loss.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732483086535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732483086535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732483086535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732483086535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 19200 " "Parameter \"numwords_a\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732483086535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732483086535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732483086535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732483086535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732483086535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732483086535 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732483086535 ""}  } { { "losegame.v" "" { Text "C:/Users/micha/Downloads/screenChange/losegame.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1732483086535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_p7g1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_p7g1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_p7g1 " "Found entity 1: altsyncram_p7g1" {  } { { "db/altsyncram_p7g1.tdf" "" { Text "C:/Users/micha/Downloads/screenChange/db/altsyncram_p7g1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732483086567 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732483086567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_p7g1 losegame:rom3\|altsyncram:altsyncram_component\|altsyncram_p7g1:auto_generated " "Elaborating entity \"altsyncram_p7g1\" for hierarchy \"losegame:rom3\|altsyncram:altsyncram_component\|altsyncram_p7g1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732483086567 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "level1 level1:rom4 " "Elaborating entity \"level1\" for hierarchy \"level1:rom4\"" {  } { { "main.v" "rom4" { Text "C:/Users/micha/Downloads/screenChange/main.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732483086572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram level1:rom4\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"level1:rom4\|altsyncram:altsyncram_component\"" {  } { { "level1.v" "altsyncram_component" { Text "C:/Users/micha/Downloads/screenChange/level1.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732483086583 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "level1:rom4\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"level1:rom4\|altsyncram:altsyncram_component\"" {  } { { "level1.v" "" { Text "C:/Users/micha/Downloads/screenChange/level1.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732483086583 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "level1:rom4\|altsyncram:altsyncram_component " "Instantiated megafunction \"level1:rom4\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732483086583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732483086583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732483086583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file brickBG.mif " "Parameter \"init_file\" = \"brickBG.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732483086583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732483086583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732483086583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732483086583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 19200 " "Parameter \"numwords_a\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732483086583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732483086583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732483086583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732483086583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732483086583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732483086583 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732483086583 ""}  } { { "level1.v" "" { Text "C:/Users/micha/Downloads/screenChange/level1.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1732483086583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_1cg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_1cg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_1cg1 " "Found entity 1: altsyncram_1cg1" {  } { { "db/altsyncram_1cg1.tdf" "" { Text "C:/Users/micha/Downloads/screenChange/db/altsyncram_1cg1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732483086599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732483086599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_1cg1 level1:rom4\|altsyncram:altsyncram_component\|altsyncram_1cg1:auto_generated " "Elaborating entity \"altsyncram_1cg1\" for hierarchy \"level1:rom4\|altsyncram:altsyncram_component\|altsyncram_1cg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732483086615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxScreens muxScreens:mux1 " "Elaborating entity \"muxScreens\" for hierarchy \"muxScreens:mux1\"" {  } { { "main.v" "mux1" { Text "C:/Users/micha/Downloads/screenChange/main.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732483086615 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "Q main.v(362) " "Verilog HDL Always Construct warning at main.v(362): inferring latch(es) for variable \"Q\", which holds its previous value in one or more paths through the always construct" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 362 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1732483086615 "|main|muxScreens:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[0\] main.v(362) " "Inferred latch for \"Q\[0\]\" at main.v(362)" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 362 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732483086615 "|main|muxScreens:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[1\] main.v(362) " "Inferred latch for \"Q\[1\]\" at main.v(362)" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 362 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732483086615 "|main|muxScreens:mux1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Q\[2\] main.v(362) " "Inferred latch for \"Q\[2\]\" at main.v(362)" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 362 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1732483086615 "|main|muxScreens:mux1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xyscroll xyscroll:x1 " "Elaborating entity \"xyscroll\" for hierarchy \"xyscroll:x1\"" {  } { { "main.v" "x1" { Text "C:/Users/micha/Downloads/screenChange/main.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732483086615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "addressScroll addressScroll:x2 " "Elaborating entity \"addressScroll\" for hierarchy \"addressScroll:x2\"" {  } { { "main.v" "x2" { Text "C:/Users/micha/Downloads/screenChange/main.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732483086631 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter160 counter160:x3 " "Elaborating entity \"counter160\" for hierarchy \"counter160:x3\"" {  } { { "main.v" "x3" { Text "C:/Users/micha/Downloads/screenChange/main.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732483086631 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main.v(596) " "Verilog HDL assignment warning at main.v(596): truncated value with size 32 to match size of target (8)" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 596 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732483086631 "|main|counter160:x3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XCcounter XCcounter:x23 " "Elaborating entity \"XCcounter\" for hierarchy \"XCcounter:x23\"" {  } { { "main.v" "x23" { Text "C:/Users/micha/Downloads/screenChange/main.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732483086631 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main.v(435) " "Verilog HDL assignment warning at main.v(435): truncated value with size 32 to match size of target (8)" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 435 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732483086631 "|main|XCcounter:x23"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UpDn_count UpDn_count:U5 " "Elaborating entity \"UpDn_count\" for hierarchy \"UpDn_count:U5\"" {  } { { "main.v" "U5" { Text "C:/Users/micha/Downloads/screenChange/main.v" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732483086631 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 main.v(454) " "Verilog HDL assignment warning at main.v(454): truncated value with size 32 to match size of target (20)" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732483086631 "|main|UpDn_count:U5"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 main.v(456) " "Verilog HDL assignment warning at main.v(456): truncated value with size 32 to match size of target (20)" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 456 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732483086631 "|main|UpDn_count:U5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "updatePosition updatePosition:D1 " "Elaborating entity \"updatePosition\" for hierarchy \"updatePosition:D1\"" {  } { { "main.v" "D1" { Text "C:/Users/micha/Downloads/screenChange/main.v" 170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732483086647 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main.v(419) " "Verilog HDL assignment warning at main.v(419): truncated value with size 32 to match size of target (8)" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732483086647 "|main|updatePosition:D1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main.v(420) " "Verilog HDL assignment warning at main.v(420): truncated value with size 32 to match size of target (8)" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 420 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732483086647 "|main|updatePosition:D1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frame60 frame60:F1 " "Elaborating entity \"frame60\" for hierarchy \"frame60:F1\"" {  } { { "main.v" "F1" { Text "C:/Users/micha/Downloads/screenChange/main.v" 214 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732483086647 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 20 main.v(493) " "Verilog HDL assignment warning at main.v(493): truncated value with size 32 to match size of target (20)" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 493 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732483086647 "|main|frame60:F1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ballMove ballMove:B1 " "Elaborating entity \"ballMove\" for hierarchy \"ballMove:B1\"" {  } { { "main.v" "B1" { Text "C:/Users/micha/Downloads/screenChange/main.v" 215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732483086647 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 main.v(507) " "Verilog HDL assignment warning at main.v(507): truncated value with size 32 to match size of target (8)" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 507 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732483086647 "|main|ballMove:B1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 main.v(512) " "Verilog HDL assignment warning at main.v(512): truncated value with size 32 to match size of target (7)" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 512 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1732483086647 "|main|ballMove:B1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "main.v" "VGA" { Text "C:/Users/micha/Downloads/screenChange/main.v" 313 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732483086662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter/vga_adapter.v" "user_input_translator" { Text "C:/Users/micha/Downloads/screenChange/vga_adapter/vga_adapter.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732483086662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "VideoMemory" { Text "C:/Users/micha/Downloads/screenChange/vga_adapter/vga_adapter.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732483086662 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/micha/Downloads/screenChange/vga_adapter/vga_adapter.v" 178 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732483086662 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 3 " "Parameter \"width_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732483086662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 3 " "Parameter \"width_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732483086662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732483086662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732483086662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732483086662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 19200 " "Parameter \"numwords_a\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732483086662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 15 " "Parameter \"widthad_b\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732483086662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 19200 " "Parameter \"numwords_b\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732483086662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732483086662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK1 " "Parameter \"address_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732483086662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732483086662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732483086662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732483086662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732483086662 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file background.mif " "Parameter \"init_file\" = \"background.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732483086662 ""}  } { { "vga_adapter/vga_adapter.v" "" { Text "C:/Users/micha/Downloads/screenChange/vga_adapter/vga_adapter.v" 178 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1732483086662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pnm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pnm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pnm1 " "Found entity 1: altsyncram_pnm1" {  } { { "db/altsyncram_pnm1.tdf" "" { Text "C:/Users/micha/Downloads/screenChange/db/altsyncram_pnm1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732483086694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732483086694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pnm1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_pnm1:auto_generated " "Elaborating entity \"altsyncram_pnm1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_pnm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732483086694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7la " "Found entity 1: decode_7la" {  } { { "db/decode_7la.tdf" "" { Text "C:/Users/micha/Downloads/screenChange/db/decode_7la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732483086710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732483086710 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7la vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_pnm1:auto_generated\|decode_7la:decode2 " "Elaborating entity \"decode_7la\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_pnm1:auto_generated\|decode_7la:decode2\"" {  } { { "db/altsyncram_pnm1.tdf" "decode2" { Text "C:/Users/micha/Downloads/screenChange/db/altsyncram_pnm1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732483086725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter/vga_adapter.v" "mypll" { Text "C:/Users/micha/Downloads/screenChange/vga_adapter/vga_adapter.v" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732483086725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "altpll_component" { Text "C:/Users/micha/Downloads/screenChange/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732483086741 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/micha/Downloads/screenChange/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732483086741 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732483086741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732483086741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732483086741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732483086741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732483086741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732483086741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732483086741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732483086741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732483086741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732483086741 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732483086741 ""}  } { { "vga_adapter/vga_pll.v" "" { Text "C:/Users/micha/Downloads/screenChange/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1732483086741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_80u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "db/altpll_80u.tdf" "" { Text "C:/Users/micha/Downloads/screenChange/db/altpll_80u.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732483086773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732483086773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732483086773 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter/vga_adapter.v" "controller" { Text "C:/Users/micha/Downloads/screenChange/vga_adapter/vga_adapter.v" 216 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732483086789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PS2_Controller PS2_Controller:PS2 " "Elaborating entity \"PS2_Controller\" for hierarchy \"PS2_Controller:PS2\"" {  } { { "main.v" "PS2" { Text "C:/Users/micha/Downloads/screenChange/main.v" 326 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732483086789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Data_In PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In " "Elaborating entity \"Altera_UP_PS2_Data_In\" for hierarchy \"PS2_Controller:PS2\|Altera_UP_PS2_Data_In:PS2_Data_In\"" {  } { { "../../../../DESim/demos/ps2_demo/PS2_Controller.v" "PS2_Data_In" { Text "C:/DESim/demos/ps2_demo/PS2_Controller.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732483086789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Altera_UP_PS2_Command_Out PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out " "Elaborating entity \"Altera_UP_PS2_Command_Out\" for hierarchy \"PS2_Controller:PS2\|Altera_UP_PS2_Command_Out:PS2_Command_Out\"" {  } { { "../../../../DESim/demos/ps2_demo/PS2_Controller.v" "PS2_Command_Out" { Text "C:/DESim/demos/ps2_demo/PS2_Controller.v" 271 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732483086789 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score\[5\] " "Net \"score\[5\]\" is missing source, defaulting to GND" {  } { { "main.v" "score\[5\]" { Text "C:/Users/micha/Downloads/screenChange/main.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1732483086821 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score\[4\] " "Net \"score\[4\]\" is missing source, defaulting to GND" {  } { { "main.v" "score\[4\]" { Text "C:/Users/micha/Downloads/screenChange/main.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1732483086821 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1732483086821 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score\[5\] " "Net \"score\[5\]\" is missing source, defaulting to GND" {  } { { "main.v" "score\[5\]" { Text "C:/Users/micha/Downloads/screenChange/main.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1732483086821 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "score\[4\] " "Net \"score\[4\]\" is missing source, defaulting to GND" {  } { { "main.v" "score\[4\]" { Text "C:/Users/micha/Downloads/screenChange/main.v" 50 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1732483086821 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1732483086821 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "losegame:rom3\|altsyncram:altsyncram_component\|altsyncram_p7g1:auto_generated\|ram_block1a0 " "Synthesized away node \"losegame:rom3\|altsyncram:altsyncram_component\|altsyncram_p7g1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_p7g1.tdf" "" { Text "C:/Users/micha/Downloads/screenChange/db/altsyncram_p7g1.tdf" 41 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "losegame.v" "" { Text "C:/Users/micha/Downloads/screenChange/losegame.v" 81 0 0 } } { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732483086873 "|main|losegame:rom3|altsyncram:altsyncram_component|altsyncram_p7g1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "losegame:rom3\|altsyncram:altsyncram_component\|altsyncram_p7g1:auto_generated\|ram_block1a1 " "Synthesized away node \"losegame:rom3\|altsyncram:altsyncram_component\|altsyncram_p7g1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_p7g1.tdf" "" { Text "C:/Users/micha/Downloads/screenChange/db/altsyncram_p7g1.tdf" 62 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "losegame.v" "" { Text "C:/Users/micha/Downloads/screenChange/losegame.v" 81 0 0 } } { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732483086873 "|main|losegame:rom3|altsyncram:altsyncram_component|altsyncram_p7g1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "losegame:rom3\|altsyncram:altsyncram_component\|altsyncram_p7g1:auto_generated\|ram_block1a2 " "Synthesized away node \"losegame:rom3\|altsyncram:altsyncram_component\|altsyncram_p7g1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_p7g1.tdf" "" { Text "C:/Users/micha/Downloads/screenChange/db/altsyncram_p7g1.tdf" 83 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "losegame.v" "" { Text "C:/Users/micha/Downloads/screenChange/losegame.v" 81 0 0 } } { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732483086873 "|main|losegame:rom3|altsyncram:altsyncram_component|altsyncram_p7g1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "losegame:rom3\|altsyncram:altsyncram_component\|altsyncram_p7g1:auto_generated\|ram_block1a3 " "Synthesized away node \"losegame:rom3\|altsyncram:altsyncram_component\|altsyncram_p7g1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_p7g1.tdf" "" { Text "C:/Users/micha/Downloads/screenChange/db/altsyncram_p7g1.tdf" 104 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "losegame.v" "" { Text "C:/Users/micha/Downloads/screenChange/losegame.v" 81 0 0 } } { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732483086873 "|main|losegame:rom3|altsyncram:altsyncram_component|altsyncram_p7g1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "losegame:rom3\|altsyncram:altsyncram_component\|altsyncram_p7g1:auto_generated\|ram_block1a4 " "Synthesized away node \"losegame:rom3\|altsyncram:altsyncram_component\|altsyncram_p7g1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_p7g1.tdf" "" { Text "C:/Users/micha/Downloads/screenChange/db/altsyncram_p7g1.tdf" 125 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "losegame.v" "" { Text "C:/Users/micha/Downloads/screenChange/losegame.v" 81 0 0 } } { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732483086873 "|main|losegame:rom3|altsyncram:altsyncram_component|altsyncram_p7g1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "losegame:rom3\|altsyncram:altsyncram_component\|altsyncram_p7g1:auto_generated\|ram_block1a5 " "Synthesized away node \"losegame:rom3\|altsyncram:altsyncram_component\|altsyncram_p7g1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_p7g1.tdf" "" { Text "C:/Users/micha/Downloads/screenChange/db/altsyncram_p7g1.tdf" 146 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "losegame.v" "" { Text "C:/Users/micha/Downloads/screenChange/losegame.v" 81 0 0 } } { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732483086873 "|main|losegame:rom3|altsyncram:altsyncram_component|altsyncram_p7g1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "losegame:rom3\|altsyncram:altsyncram_component\|altsyncram_p7g1:auto_generated\|ram_block1a6 " "Synthesized away node \"losegame:rom3\|altsyncram:altsyncram_component\|altsyncram_p7g1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_p7g1.tdf" "" { Text "C:/Users/micha/Downloads/screenChange/db/altsyncram_p7g1.tdf" 167 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "losegame.v" "" { Text "C:/Users/micha/Downloads/screenChange/losegame.v" 81 0 0 } } { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732483086873 "|main|losegame:rom3|altsyncram:altsyncram_component|altsyncram_p7g1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "losegame:rom3\|altsyncram:altsyncram_component\|altsyncram_p7g1:auto_generated\|ram_block1a7 " "Synthesized away node \"losegame:rom3\|altsyncram:altsyncram_component\|altsyncram_p7g1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_p7g1.tdf" "" { Text "C:/Users/micha/Downloads/screenChange/db/altsyncram_p7g1.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "losegame.v" "" { Text "C:/Users/micha/Downloads/screenChange/losegame.v" 81 0 0 } } { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732483086873 "|main|losegame:rom3|altsyncram:altsyncram_component|altsyncram_p7g1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "losegame:rom3\|altsyncram:altsyncram_component\|altsyncram_p7g1:auto_generated\|ram_block1a8 " "Synthesized away node \"losegame:rom3\|altsyncram:altsyncram_component\|altsyncram_p7g1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_p7g1.tdf" "" { Text "C:/Users/micha/Downloads/screenChange/db/altsyncram_p7g1.tdf" 209 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "losegame.v" "" { Text "C:/Users/micha/Downloads/screenChange/losegame.v" 81 0 0 } } { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 148 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732483086873 "|main|losegame:rom3|altsyncram:altsyncram_component|altsyncram_p7g1:auto_generated|ram_block1a8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1732483086873 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1732483086873 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "ngState\[0\] " "LATCH primitive \"ngState\[0\]\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 37 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732483087028 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "muxScreens:mux1\|Q\[0\] " "LATCH primitive \"muxScreens:mux1\|Q\[0\]\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 362 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732483087028 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "muxScreens:mux1\|Q\[1\] " "LATCH primitive \"muxScreens:mux1\|Q\[1\]\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 362 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732483087028 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "muxScreens:mux1\|Q\[2\] " "LATCH primitive \"muxScreens:mux1\|Q\[2\]\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 362 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732483087028 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "win:rom2\|altsyncram:altsyncram_component\|altsyncram_rvf1:auto_generated\|ram_block1a0 " "Synthesized away node \"win:rom2\|altsyncram:altsyncram_component\|altsyncram_rvf1:auto_generated\|ram_block1a0\"" {  } { { "db/altsyncram_rvf1.tdf" "" { Text "C:/Users/micha/Downloads/screenChange/db/altsyncram_rvf1.tdf" 41 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "win.v" "" { Text "C:/Users/micha/Downloads/screenChange/win.v" 81 0 0 } } { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 147 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732483087028 "|main|win:rom2|altsyncram:altsyncram_component|altsyncram_rvf1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "win:rom2\|altsyncram:altsyncram_component\|altsyncram_rvf1:auto_generated\|ram_block1a1 " "Synthesized away node \"win:rom2\|altsyncram:altsyncram_component\|altsyncram_rvf1:auto_generated\|ram_block1a1\"" {  } { { "db/altsyncram_rvf1.tdf" "" { Text "C:/Users/micha/Downloads/screenChange/db/altsyncram_rvf1.tdf" 62 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "win.v" "" { Text "C:/Users/micha/Downloads/screenChange/win.v" 81 0 0 } } { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 147 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732483087028 "|main|win:rom2|altsyncram:altsyncram_component|altsyncram_rvf1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "win:rom2\|altsyncram:altsyncram_component\|altsyncram_rvf1:auto_generated\|ram_block1a2 " "Synthesized away node \"win:rom2\|altsyncram:altsyncram_component\|altsyncram_rvf1:auto_generated\|ram_block1a2\"" {  } { { "db/altsyncram_rvf1.tdf" "" { Text "C:/Users/micha/Downloads/screenChange/db/altsyncram_rvf1.tdf" 83 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "win.v" "" { Text "C:/Users/micha/Downloads/screenChange/win.v" 81 0 0 } } { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 147 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732483087028 "|main|win:rom2|altsyncram:altsyncram_component|altsyncram_rvf1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "win:rom2\|altsyncram:altsyncram_component\|altsyncram_rvf1:auto_generated\|ram_block1a3 " "Synthesized away node \"win:rom2\|altsyncram:altsyncram_component\|altsyncram_rvf1:auto_generated\|ram_block1a3\"" {  } { { "db/altsyncram_rvf1.tdf" "" { Text "C:/Users/micha/Downloads/screenChange/db/altsyncram_rvf1.tdf" 104 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "win.v" "" { Text "C:/Users/micha/Downloads/screenChange/win.v" 81 0 0 } } { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 147 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732483087028 "|main|win:rom2|altsyncram:altsyncram_component|altsyncram_rvf1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "win:rom2\|altsyncram:altsyncram_component\|altsyncram_rvf1:auto_generated\|ram_block1a4 " "Synthesized away node \"win:rom2\|altsyncram:altsyncram_component\|altsyncram_rvf1:auto_generated\|ram_block1a4\"" {  } { { "db/altsyncram_rvf1.tdf" "" { Text "C:/Users/micha/Downloads/screenChange/db/altsyncram_rvf1.tdf" 125 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "win.v" "" { Text "C:/Users/micha/Downloads/screenChange/win.v" 81 0 0 } } { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 147 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732483087028 "|main|win:rom2|altsyncram:altsyncram_component|altsyncram_rvf1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "win:rom2\|altsyncram:altsyncram_component\|altsyncram_rvf1:auto_generated\|ram_block1a5 " "Synthesized away node \"win:rom2\|altsyncram:altsyncram_component\|altsyncram_rvf1:auto_generated\|ram_block1a5\"" {  } { { "db/altsyncram_rvf1.tdf" "" { Text "C:/Users/micha/Downloads/screenChange/db/altsyncram_rvf1.tdf" 146 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "win.v" "" { Text "C:/Users/micha/Downloads/screenChange/win.v" 81 0 0 } } { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 147 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732483087028 "|main|win:rom2|altsyncram:altsyncram_component|altsyncram_rvf1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "win:rom2\|altsyncram:altsyncram_component\|altsyncram_rvf1:auto_generated\|ram_block1a6 " "Synthesized away node \"win:rom2\|altsyncram:altsyncram_component\|altsyncram_rvf1:auto_generated\|ram_block1a6\"" {  } { { "db/altsyncram_rvf1.tdf" "" { Text "C:/Users/micha/Downloads/screenChange/db/altsyncram_rvf1.tdf" 167 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "win.v" "" { Text "C:/Users/micha/Downloads/screenChange/win.v" 81 0 0 } } { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 147 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732483087028 "|main|win:rom2|altsyncram:altsyncram_component|altsyncram_rvf1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "win:rom2\|altsyncram:altsyncram_component\|altsyncram_rvf1:auto_generated\|ram_block1a7 " "Synthesized away node \"win:rom2\|altsyncram:altsyncram_component\|altsyncram_rvf1:auto_generated\|ram_block1a7\"" {  } { { "db/altsyncram_rvf1.tdf" "" { Text "C:/Users/micha/Downloads/screenChange/db/altsyncram_rvf1.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "win.v" "" { Text "C:/Users/micha/Downloads/screenChange/win.v" 81 0 0 } } { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 147 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732483087028 "|main|win:rom2|altsyncram:altsyncram_component|altsyncram_rvf1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "win:rom2\|altsyncram:altsyncram_component\|altsyncram_rvf1:auto_generated\|ram_block1a8 " "Synthesized away node \"win:rom2\|altsyncram:altsyncram_component\|altsyncram_rvf1:auto_generated\|ram_block1a8\"" {  } { { "db/altsyncram_rvf1.tdf" "" { Text "C:/Users/micha/Downloads/screenChange/db/altsyncram_rvf1.tdf" 209 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "win.v" "" { Text "C:/Users/micha/Downloads/screenChange/win.v" 81 0 0 } } { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 147 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1732483087028 "|main|win:rom2|altsyncram:altsyncram_component|altsyncram_rvf1:auto_generated|ram_block1a8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1732483087028 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1732483087028 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Y_Dball.A_602 " "LATCH primitive \"Y_Dball.A_602\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 219 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732483087044 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Y_Dball.B_594 " "LATCH primitive \"Y_Dball.B_594\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 219 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732483087044 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "Y_Dball.C_586 " "LATCH primitive \"Y_Dball.C_586\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 219 0 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732483087044 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "VGA_Xalt\[7\] " "LATCH primitive \"VGA_Xalt\[7\]\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 86 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732483087044 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "VGA_Xalt\[6\] " "LATCH primitive \"VGA_Xalt\[6\]\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 86 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732483087044 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "VGA_Xalt\[5\] " "LATCH primitive \"VGA_Xalt\[5\]\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 86 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732483087044 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "VGA_Xalt\[4\] " "LATCH primitive \"VGA_Xalt\[4\]\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 86 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732483087044 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "VGA_Xalt\[3\] " "LATCH primitive \"VGA_Xalt\[3\]\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 86 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732483087044 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "VGA_Xalt\[2\] " "LATCH primitive \"VGA_Xalt\[2\]\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 86 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732483087044 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "VGA_Xalt\[1\] " "LATCH primitive \"VGA_Xalt\[1\]\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 86 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732483087044 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "VGA_Xalt\[0\] " "LATCH primitive \"VGA_Xalt\[0\]\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 86 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732483087044 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "VGA_Yalt\[6\] " "LATCH primitive \"VGA_Yalt\[6\]\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 86 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732483087044 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "VGA_Yalt\[5\] " "LATCH primitive \"VGA_Yalt\[5\]\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 86 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732483087044 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "VGA_Yalt\[4\] " "LATCH primitive \"VGA_Yalt\[4\]\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 86 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732483087044 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "VGA_Yalt\[3\] " "LATCH primitive \"VGA_Yalt\[3\]\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 86 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732483087044 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "VGA_Yalt\[2\] " "LATCH primitive \"VGA_Yalt\[2\]\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 86 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732483087044 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "VGA_Yalt\[1\] " "LATCH primitive \"VGA_Yalt\[1\]\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 86 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732483087044 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "VGA_Yalt\[0\] " "LATCH primitive \"VGA_Yalt\[0\]\" is permanently enabled" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 86 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1732483087044 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1732483087218 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732483087474 "|main|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732483087474 "|main|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732483087474 "|main|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732483087474 "|main|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732483087474 "|main|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732483087474 "|main|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732483087474 "|main|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732483087474 "|main|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732483087474 "|main|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732483087474 "|main|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N VCC " "Pin \"VGA_SYNC_N\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732483087474 "|main|VGA_SYNC_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732483087474 "|main|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732483087474 "|main|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732483087474 "|main|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732483087474 "|main|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732483087474 "|main|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732483087474 "|main|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732483087474 "|main|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1732483087474 "|main|HEX2[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1732483087474 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1732483087520 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "55 " "55 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1732483087807 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/micha/Downloads/screenChange/output_files/main.map.smsg " "Generated suppressed messages file C:/Users/micha/Downloads/screenChange/output_files/main.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732483087902 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1732483088186 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732483088186 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1732483088217 ""}  } { { "db/altpll_80u.tdf" "" { Text "C:/Users/micha/Downloads/screenChange/db/altpll_80u.tdf" 33 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1732483088217 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "12 " "Design contains 12 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732483088253 "|main|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732483088253 "|main|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732483088253 "|main|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732483088253 "|main|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732483088253 "|main|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732483088253 "|main|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732483088253 "|main|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732483088253 "|main|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 5 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732483088253 "|main|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732483088253 "|main|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732483088253 "|main|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "main.v" "" { Text "C:/Users/micha/Downloads/screenChange/main.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732483088253 "|main|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1732483088253 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "691 " "Implemented 691 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1732483088255 ""} { "Info" "ICUT_CUT_TM_OPINS" "60 " "Implemented 60 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1732483088255 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1732483088255 ""} { "Info" "ICUT_CUT_TM_LCELLS" "586 " "Implemented 586 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1732483088255 ""} { "Info" "ICUT_CUT_TM_RAMS" "27 " "Implemented 27 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1732483088255 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1732483088255 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1732483088255 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 120 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 120 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4921 " "Peak virtual memory: 4921 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732483088310 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 24 16:18:08 2024 " "Processing ended: Sun Nov 24 16:18:08 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732483088310 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732483088310 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732483088310 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1732483088310 ""}
