 
****************************************
Report : qor
Design : fp_mul
Version: T-2022.03-SP3
Date   : Mon Nov 18 20:09:29 2024
****************************************


  Timing Path Group 'core_clk'
  -----------------------------------
  Levels of Logic:              55.00
  Critical Path Length:          8.75
  Critical Path Slack:           0.06
  Critical Path Clk Period:      9.80
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:         -0.91
  Total Hold Violation:        -51.25
  No. of Hold Violations:       71.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               1634
  Buf/Inv Cell Count:             110
  Buf Cell Count:                   5
  Inv Cell Count:                 105
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      1500
  Sequential Cell Count:          134
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     4108.491893
  Noncombinational Area:   901.702938
  Buf/Inv Area:            155.281985
  Total Buffer Area:            13.72
  Total Inverter Area:         141.56
  Macro/Black Box Area:      0.000000
  Net Area:               1347.944640
  -----------------------------------
  Cell Area:              5010.194831
  Design Area:            6358.139471


  Design Rules
  -----------------------------------
  Total Number of Nets:          1952
  Nets With Violations:            23
  Max Trans Violations:            23
  Max Cap Violations:               0
  -----------------------------------


  Hostname: caen-vnc-mi09.engin.umich.edu

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.00
  Logic Optimization:                  0.00
  Mapping Optimization:                0.00
  -----------------------------------------
  Overall Compile Time:                4.43
  Overall Compile Wall Clock Time:     2.73

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.91  TNS: 51.25  Number of Violating Paths: 71

  --------------------------------------------------------------------


1
