INFO:sim:172 - Generating IP...
Applying current project options...
Finished applying current project options.
Resolving generic values...
Finished resolving generic values.
Generating IP...
WARNING:sim:89 - A core named <pipefifo_v6> already exists in the output
   directory. Output products for this core may be overwritten.
XST: HDL Parsing
XST: HDL Elaboration
XST: HDL Synthesis
XST: Advanced HDL Synthesis
XST: Low Level Synthesis
XST: Partition Report
XST: Design Summary
Generating Implementation files.
Generating NGC file.
Finished Generation.
Generating IP instantiation template...
Generating ASY schematic symbol...
INFO:sim:949 - Finished generation of ASY schematic symbol.
Generating SYM schematic symbol for 'pipefifo_v6'...
Generating metadata file...
Generating ISE project...
XCO file found: pipefifo_v6.xco
XMDF file found: pipefifo_v6_xmdf.tcl
Adding
F:/VIs/VV_Photonpy/MultiChannelBalancedCorrelatorGitHub_10_03_2013/ipcore_dir/tm
p/_cg/pipefifo_v6.asy -view all -origin_type imported
Adding
F:/VIs/VV_Photonpy/MultiChannelBalancedCorrelatorGitHub_10_03_2013/ipcore_dir/tm
p/_cg/pipefifo_v6.ngc -view all -origin_type created
Checking file
"F:/VIs/VV_Photonpy/MultiChannelBalancedCorrelatorGitHub_10_03_2013/ipcore_dir/t
mp/_cg/pipefifo_v6.ngc" for project device match ...
File
"F:/VIs/VV_Photonpy/MultiChannelBalancedCorrelatorGitHub_10_03_2013/ipcore_dir/t
mp/_cg/pipefifo_v6.ngc" device information matches project device.
Adding
F:/VIs/VV_Photonpy/MultiChannelBalancedCorrelatorGitHub_10_03_2013/ipcore_dir/tm
p/_cg/pipefifo_v6.sym -view all -origin_type imported
Adding
F:/VIs/VV_Photonpy/MultiChannelBalancedCorrelatorGitHub_10_03_2013/ipcore_dir/tm
p/_cg/pipefifo_v6.v -view all -origin_type created
INFO:HDLCompiler:1845 - Analyzing Verilog file
   "F:/VIs/VV_Photonpy/MultiChannelBalancedCorrelatorGitHub_10_03_2013/ipcore_di
   r/tmp/_cg/pipefifo_v6.v" into library work
INFO:ProjectMgmt - Parsing design hierarchy completed successfully.
Adding
F:/VIs/VV_Photonpy/MultiChannelBalancedCorrelatorGitHub_10_03_2013/ipcore_dir/tm
p/_cg/pipefifo_v6.veo -view all -origin_type imported
INFO:TclTasksC:2116 - The automatic calculation of top has been turned-off.
   Please set the new top explicitly by running the "project set top" command.
   To re-calculate the new top automatically, set the "Auto Implementation Top"
   property to true.
Top level has been set to "/pipefifo_v6"
Generating README file...
Generating FLIST file...
INFO:sim:948 - Finished FLIST file generation.
Moving files to output directory...
Finished moving files to output directory
Wrote CGP file for project 'pipefifo_v6'.
