{
  "Top": "example",
  "RtlTop": "example_example",
  "RtlPrefix": "example_",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z020",
    "Package": "-clg484",
    "Speed": "-2"
  },
  "HlsSolution": {
    "Config": ["config_compile -dump_cfg=1"],
    "DirectiveTcl": [
      "set_directive_top example -name example",
      "set_directive_top example -name example",
      "set_directive_top example -name example"
    ],
    "DirectiveInfo": [
      "top example {{name example}} {}",
      "top example {{name example}} {}",
      "top example {{name example}} {}"
    ]
  },
  "Args": {
    "A": {
      "index": "0",
      "type": {
        "kinds": ["struct"],
        "dataType": "ap_axiu<32, 0, 0, 0>",
        "structImpl": "flat-field",
        "dataPack": true,
        "fields": {
          "data": {
            "order": "0",
            "dataType": "ap_uint"
          },
          "keep": {
            "order": "1",
            "dataType": "ap_uint"
          },
          "strb": {
            "order": "2",
            "dataType": "ap_uint"
          },
          "user": {
            "order": "3",
            "dataType": "ap_uint"
          },
          "last": {
            "order": "4",
            "dataType": "ap_uint"
          },
          "id": {
            "order": "5",
            "dataType": "ap_uint"
          },
          "dest": {
            "order": "6",
            "dataType": "ap_uint"
          }
        }
      }
    },
    "B": {
      "index": "1",
      "type": {
        "kinds": ["struct"],
        "dataType": "ap_axiu<32, 0, 0, 0>",
        "structImpl": "flat-field",
        "dataPack": true,
        "fields": {
          "data": {
            "order": "0",
            "dataType": "ap_uint"
          },
          "keep": {
            "order": "1",
            "dataType": "ap_uint"
          },
          "strb": {
            "order": "2",
            "dataType": "ap_uint"
          },
          "user": {
            "order": "3",
            "dataType": "ap_uint"
          },
          "last": {
            "order": "4",
            "dataType": "ap_uint"
          },
          "id": {
            "order": "5",
            "dataType": "ap_uint"
          },
          "dest": {
            "order": "6",
            "dataType": "ap_uint"
          }
        }
      }
    }
  },
  "Return": {
    
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "13.333",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "24",
    "Uncertainty": "3.59991"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 13.333 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "example_example",
    "Version": "1.0",
    "DisplayName": "Example_example",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/example.cpp"],
    "Vhdl": [
      "impl\/vhdl\/example_fifo_w32_d10_A.vhd",
      "impl\/vhdl\/example_proc_1.vhd",
      "impl\/vhdl\/example_proc_2.vhd",
      "impl\/vhdl\/example_start_for_proc_2_U0.vhd",
      "impl\/vhdl\/regslice_core.vhd",
      "impl\/vhdl\/example_example.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/example_fifo_w32_d10_A.v",
      "impl\/verilog\/example_proc_1.v",
      "impl\/verilog\/example_proc_2.v",
      "impl\/verilog\/example_start_for_proc_2_U0.v",
      "impl\/verilog\/regslice_core.v",
      "impl\/verilog\/example_example.v"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "\/home\/qingqing\/git\/hello-world\/data_flow_dl_data_streams\/proj\/solution1\/.autopilot\/db\/example.design.xml",
    "DebugDir": "\/home\/qingqing\/git\/hello-world\/data_flow_dl_data_streams\/proj\/solution1\/.debug",
    "ProtoInst": ["\/home\/qingqing\/git\/hello-world\/data_flow_dl_data_streams\/proj\/solution1\/.debug\/example.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "A": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "A",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TID": {
          "Type": "integer unsigned",
          "Width": "5"
        },
        "TDEST": {
          "Type": "integer unsigned",
          "Width": "6"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {
        "TDATA": "32",
        "TDEST": "6",
        "TID": "5",
        "TKEEP": "4",
        "TLAST": "1",
        "TSTRB": "4",
        "TUSER": "2"
      }
    },
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "bundle_name": "ap_clk",
      "bundle_role": "default",
      "buses": "A B",
      "reset": "ap_rst_n"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_ready ap_idle",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "ready": {"Type": "bool"},
        "idle": {"Type": "bool"}
      }
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}},
      "bundle_name": "ap_rst_n",
      "bundle_role": "default"
    },
    "B": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "B",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer unsigned",
          "Width": "32"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TID": {
          "Type": "integer unsigned",
          "Width": "5"
        },
        "TDEST": {
          "Type": "integer unsigned",
          "Width": "6"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {
        "TDATA": "32",
        "TDEST": "6",
        "TID": "5",
        "TKEEP": "4",
        "TLAST": "1",
        "TSTRB": "4",
        "TUSER": "2"
      }
    }
  },
  "RtlPorts": {
    "A_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "A_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "A_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "A_TUSER": {
      "dir": "in",
      "width": "2"
    },
    "A_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "A_TID": {
      "dir": "in",
      "width": "5"
    },
    "A_TDEST": {
      "dir": "in",
      "width": "6"
    },
    "A_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "A_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "B_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "B_TKEEP": {
      "dir": "out",
      "width": "4"
    },
    "B_TSTRB": {
      "dir": "out",
      "width": "4"
    },
    "B_TUSER": {
      "dir": "out",
      "width": "2"
    },
    "B_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "B_TID": {
      "dir": "out",
      "width": "5"
    },
    "B_TDEST": {
      "dir": "out",
      "width": "6"
    },
    "B_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "B_TREADY": {
      "dir": "in",
      "width": "1"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "example",
      "Instances": [
        {
          "ModuleName": "proc_2",
          "InstanceName": "proc_2_U0"
        },
        {
          "ModuleName": "proc_1",
          "InstanceName": "proc_1_U0"
        }
      ]
    },
    "Info": {
      "proc_1": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "proc_2": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "example": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "1",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "proc_1": {
        "Latency": {
          "LatencyBest": "24",
          "LatencyAvg": "24",
          "LatencyWorst": "24",
          "PipelineII": "24",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "13.33",
          "Uncertainty": "3.60",
          "Estimate": "3.401"
        },
        "Loops": [
          {
            "Name": "Loop 1",
            "TripCount": "10",
            "Latency": "10",
            "PipelineII": "1",
            "PipelineDepth": "2"
          },
          {
            "Name": "Loop 2",
            "TripCount": "10",
            "Latency": "10",
            "PipelineII": "1",
            "PipelineDepth": "2"
          }
        ],
        "Area": {
          "FF": "85",
          "LUT": "64",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "proc_2": {
        "Latency": {
          "LatencyBest": "13",
          "LatencyAvg": "13",
          "LatencyWorst": "13",
          "PipelineII": "13",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "13.33",
          "Uncertainty": "3.60",
          "Estimate": "7.898"
        },
        "Loops": [{
            "Name": "Loop 1",
            "TripCount": "10",
            "Latency": "11",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "14",
          "LUT": "140",
          "BRAM_18K": "0",
          "DSP48E": "0",
          "URAM": "0"
        }
      },
      "example": {
        "Latency": {
          "LatencyBest": "24",
          "LatencyAvg": "24",
          "LatencyWorst": "24",
          "PipelineII": "25",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "13.33",
          "Uncertainty": "3.60",
          "Estimate": "7.898"
        },
        "Area": {
          "BRAM_18K": "0",
          "FF": "297",
          "LUT": "343",
          "DSP48E": "0",
          "URAM": "0"
        }
      }
    }
  },
  "Sdx": {
    "Target": "v++",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "example",
    "EnableXoSwEmu": "1",
    "KernelData": {
      "preferredWorkGroupSizeMultiple": "0",
      "workGroupSize": "1",
      "interrupt": "true",
      "debug": "false",
      "compileOptions": "",
      "name": "example",
      "vlnv": "xilinx.com:hls:example_example:1.0"
    },
    "compileWorkGroupSize": {
      "x": "1",
      "y": "1",
      "z": "1"
    },
    "maxWorkGroupSize": {
      "x": "1",
      "y": "1",
      "z": "1"
    },
    "Args": [
      {
        "id": "0",
        "name": "A",
        "addressQualifier": "4",
        "port": "A",
        "hostOffset": "0x0",
        "hostSize": "0x8",
        "offset": "0x0",
        "size": "0x8",
        "type": "",
        "memSize": "0x10",
        "origName": "A",
        "origUse": "variable"
      },
      {
        "id": "1",
        "name": "B",
        "addressQualifier": "4",
        "port": "B",
        "hostOffset": "0x0",
        "hostSize": "0x8",
        "offset": "0xC",
        "size": "0x8",
        "type": "",
        "memSize": "0x10",
        "origName": "B",
        "origUse": "variable"
      }
    ],
    "Ports": [
      {
        "name": "A",
        "mode": "read_only",
        "dataWidth": "128",
        "portType": "stream"
      },
      {
        "name": "B",
        "mode": "write_only",
        "dataWidth": "128",
        "portType": "stream"
      },
      {
        "name": "S_AXI_CONTROL",
        "portType": "addressable",
        "mode": "slave",
        "base": "0x0",
        "range": "0x1000",
        "dataWidth": "32"
      }
    ]
  },
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2019-08-20 00:46:29 MDT",
    "ToolName": "vivado_hls",
    "ToolVersion": "2019.2.0"
  }
}
