optical two-step modified signed-digit addition; binary logic gates; modified
	signed-digit addition algorithm; parallel computing; input MSD digits;
	flag digits; binary bits; addition steps; low order pair; carry
	propagation suppression; two-step addition; binary coded MSD; optical
	shadow-casting logic system
