A!FUNC_LOGICAL_PATH!COMP_DEVICE_TYPE!REFDES!FUNC_PRIM_FILE!COMP_PARENT_PPT!COMP_PARENT_PPT_PART!COMP_PARENT_PART_TYPE!FUNC_SCH_SIZE!FUNC_HAS_FIXED_SIZE!FUNC_DES!FUNC_GROUP!FUNC_ROOM!FUNC_TERM_IDENT!FUNC_CDS_FSP_INSTANCE_ID!FUNC_CDS_FSP_IS_FPGA!FUNC_CDS_FSP_UID!
J!C:/Users/12289/Desktop/ESP32_Smart_Watch_Project/OrCAD Schematic/allegro/design3.brd!Tue Aug  8 14:51:09 2023!0.0000!0.0000!533.4000!431.8000!0.0001!millimeters!DESIGN3!25.015748 mil!4!UP TO DATE!
S!@design3.schematic1(sch_1):ins45151@design3.\bas16/sot_0.normal\(chips)!BAS16/SOT_0_CR_SOD323_MCC_1N4148WX-TP!D1!.\chipsView.dat!!!!!!F27!!!!!!!
S!@design3.schematic1(sch_1):ins1281@design3.\sipsoc-3_2.normal\(chips)!SIPSOC-3_2_CONN_S2B-PH-K-S_JST_S2B-PH-K-S!J1!.\chipsView.dat!!!!!!F26!!!!!!!
S!@design3.schematic1(sch_1):ins1807@analog.\c.normal\(chips)!C_CAP_CL31_SAM_10UF!C1!.\chipsView.dat!!!!!!F50!!!!!!!
S!@design3.schematic1(sch_1):ins16561@analog.\c.normal\(chips)!C_CAP_CL31_SAM_10UF!C10!.\chipsView.dat!!!!!!F49!!!!!!!
S!@design3.schematic1(sch_1):ins21937@analog.\c.normal\(chips)!C_CAP_CL31_SAM_10UF!C12!.\chipsView.dat!!!!!!F48!!!!!!!
S!@design3.schematic1(sch_1):ins1831@analog.\c.normal\(chips)!C_CAP_CL31_SAM_10UF!C2!.\chipsView.dat!!!!!!F47!!!!!!!
S!@design3.schematic1(sch_1):ins2775@analog.\c.normal\(chips)!C_CAP_CL31_SAM_10UF!C3!.\chipsView.dat!!!!!!F46!!!!!!!
S!@design3.schematic1(sch_1):ins5381@analog.\c.normal\(chips)!C_CAP_CL31_SAM_10UF!C6!.\chipsView.dat!!!!!!F45!!!!!!!
S!@design3.schematic1(sch_1):ins5584@analog.\c.normal\(chips)!C_CAP_CL31_SAM_10UF!C7!.\chipsView.dat!!!!!!F44!!!!!!!
S!@design3.schematic1(sch_1):ins10213@analog.\c.normal\(chips)!C_CAP_CL31_SAM_10UF!C9!.\chipsView.dat!!!!!!F43!!!!!!!
S!@design3.schematic1(sch_1):ins21351@analog.\c.normal\(chips)!C_CAP_CL31_SAM_22UF!C11!.\chipsView.dat!!!!!!F42!!!!!!!
S!@design3.schematic1(sch_1):ins22549@analog.\c.normal\(chips)!C_CAP_CL31_SAM_4.7UF!C13!.\chipsView.dat!!!!!!F41!!!!!!!
S!@design3.schematic1(sch_1):ins28241@analog.\c.normal\(chips)!C_CAP_CL31_SAM_4.7UF!C18!.\chipsView.dat!!!!!!F40!!!!!!!
S!@design3.schematic1(sch_1):ins40499@analog.\c.normal\(chips)!C_CAP_CL31_SAM_1UF!C22!.\chipsView.dat!!!!!!F37!!!!!!!
S!@design3.schematic1(sch_1):ins41267@analog.\c.normal\(chips)!C_CAP_CL31_SAM_1UF!C23!.\chipsView.dat!!!!!!F36!!!!!!!
S!@design3.schematic1(sch_1):ins24172@analog.\c.normal\(chips)!C_CAP_CL31_SAM_1UF!C14!.\chipsView.dat!!!!!!F39!!!!!!!
S!@design3.schematic1(sch_1):ins27756@analog.\c.normal\(chips)!C_CAP_CL31_SAM_1UF!C16!.\chipsView.dat!!!!!!F38!!!!!!!
S!@design3.schematic1(sch_1):ins25052@analog.\c.normal\(chips)!C_CAP_CL31_SAM_0.1UF!C15!.\chipsView.dat!!!!!!F35!!!!!!!
S!@design3.schematic1(sch_1):ins28215@analog.\c.normal\(chips)!C_CAP_CL31_SAM_0.1UF!C17!.\chipsView.dat!!!!!!F34!!!!!!!
S!@design3.schematic1(sch_1):ins31436@analog.\c.normal\(chips)!C_CAP_CL31_SAM_0.1UF!C19!.\chipsView.dat!!!!!!F33!!!!!!!
S!@design3.schematic1(sch_1):ins31464@analog.\c.normal\(chips)!C_CAP_CL31_SAM_0.1UF!C20!.\chipsView.dat!!!!!!F32!!!!!!!
S!@design3.schematic1(sch_1):ins31492@analog.\c.normal\(chips)!C_CAP_CL31_SAM_0.1UF!C21!.\chipsView.dat!!!!!!F31!!!!!!!
S!@design3.schematic1(sch_1):ins2831@analog.\c.normal\(chips)!C_CAP_CL31_SAM_0.1UF!C4!.\chipsView.dat!!!!!!F30!!!!!!!
S!@design3.schematic1(sch_1):ins3378@analog.\c.normal\(chips)!C_CAP_CL31_SAM_0.1UF!C5!.\chipsView.dat!!!!!!F29!!!!!!!
S!@design3.schematic1(sch_1):ins7993@analog.\c.normal\(chips)!C_CAP_CL21_SAM_0.01UF!C8!.\chipsView.dat!!!!!!F28!!!!!!!
S!@design3.schematic1(sch_1):ins12892@design3.\sipsoc-32_3.normal\(chips)!SIPSOC-32_3_CON30_1X30_DRB_XF2C_TYC_XF2M-3015-1A!J2!.\chipsView.dat!!!!!!F25!!!!!!!
S!@design3.schematic1(sch_1):ins17792@analog.\l.normal\(chips)!L_IND_WE-TPC_SMT_2828_WRE_22UH!L1!.\chipsView.dat!!!!!!F24!!!!!!!
S!@design3.schematic1(sch_1):ins385@analog.\r.normal\(chips)!R_RES_RC1206_YAG_10K!R1!.\chipsView.dat!!!!!!F23!!!!!!!
S!@design3.schematic1(sch_1):ins15040@analog.\r.normal\(chips)!R_RES_RC1206_YAG_10K!R10!.\chipsView.dat!!!!!!F22!!!!!!!
S!@design3.schematic1(sch_1):ins17044@analog.\r.normal\(chips)!R_RES_RC1206_YAG_10K!R11!.\chipsView.dat!!!!!!F21!!!!!!!
S!@design3.schematic1(sch_1):ins401@analog.\r.normal\(chips)!R_RES_RC1206_YAG_10K!R2!.\chipsView.dat!!!!!!F20!!!!!!!
S!@design3.schematic1(sch_1):ins3328@analog.\r.normal\(chips)!R_RES_RC1206_YAG_10K!R3!.\chipsView.dat!!!!!!F19!!!!!!!
S!@design3.schematic1(sch_1):ins4743@analog.\r.normal\(chips)!R_RES_RC1206_YAG_10K!R4!.\chipsView.dat!!!!!!F18!!!!!!!
S!@design3.schematic1(sch_1):ins14965@analog.\r.normal\(chips)!R_RES_RC1206_YAG_10K!R9!.\chipsView.dat!!!!!!F17!!!!!!!
S!@design3.schematic1(sch_1):ins17272@analog.\r.normal\(chips)!R_RES_RC1206_YAG_10K 0.1%!R12!.\chipsView.dat!!!!!!F16!!!!!!!
S!@design3.schematic1(sch_1):ins17298@analog.\r.normal\(chips)!R_RESC1608X55N_156 0.1%!R13!.\chipsView.dat!!!!!!F15!!!!!!!
S!@design3.schematic1(sch_1):ins26611@analog.\r.normal\(chips)!R_RES_RC1206_YAG_50 0.1% 0.4W!R14!.\chipsView.dat!!!!!!F14!!!!!!!
S!@design3.schematic1(sch_1):ins27225@analog.\r.normal\(chips)!R_RC0805N_YAG_560K 1%!R15!.\chipsView.dat!!!!!!F13!!!!!!!
S!@design3.schematic1(sch_1):ins5512@analog.\r.normal\(chips)!R_RES_RC1206_YAG_1K!R5!.\chipsView.dat!!!!!!F12!!!!!!!
S!@design3.schematic1(sch_1):ins6558@analog.\r.normal\(chips)!R_RES_RC1206_YAG_1K!R6!.\chipsView.dat!!!!!!F11!!!!!!!
S!@design3.schematic1(sch_1):ins10697@analog.\r.normal\(chips)!R_RES_RC1206_YAG_1K!R7!.\chipsView.dat!!!!!!F10!!!!!!!
S!@design3.schematic1(sch_1):ins10713@analog.\r.normal\(chips)!R_RES_RC1206_YAG_1K!R8!.\chipsView.dat!!!!!!F9!!!!!!!
S!@design3.schematic1(sch_1):ins31366@\2023-08-07_23-28-56\.\tl4105af160qg.normal\(sch_1)!TL4105AF160QG_TL4105AF160QG_EWI_TL4105AF160QG!SW1!.\chipsView.dat!!!!!!F8!!!!!!!
S!@design3.schematic1(sch_1):ins31384@\2023-08-07_23-28-56\.\tl4105af160qg.normal\(sch_1)!TL4105AF160QG_TL4105AF160QG_EWI_TL4105AF160QG!SW2!.\chipsView.dat!!!!!!F7!!!!!!!
S!@design3.schematic1(sch_1):ins31402@\2023-08-07_23-28-56\.\tl4105af160qg.normal\(sch_1)!TL4105AF160QG_TL4105AF160QG_EWI_TL4105AF160QG!SW3!.\chipsView.dat!!!!!!F6!!!!!!!
S!@design3.schematic1(sch_1):ins104@\2023-08-05_04-09-50\.\esp32-s3-wroom-1-n8.normal\(sch_1)!ESP32-S3-WROOM-1-N8_ESP32-S3-WROOM-1-N8_EXP_ESP32-S3-WROOM-1-N8!U1!.\chipsView.dat!!!!!!F5!!!!!!!
S!@design3.schematic1(sch_1):ins1481@design3.\cslsoc-4_3.normal\(chips)!CSLSOC-4_3_SOT223-3_MXL_SPX1117M3-L-3-3/TR!U2!.\chipsView.dat!!!!!!F4!!!!!!!
S!@design3.schematic1(sch_1):ins4163@design3.\dipsoc-7x2_0.normal\(chips)!DIPSOC-7X2_0_21-1048_F143A51_MXM_MAX30102EFD+T!U3!.\chipsView.dat!!!!!!F3!!!!!!!
S!@design3.schematic1(sch_1):ins4514@design3.\dipsoc-3x2_0.normal\(chips)!DIPSOC-3X2_0_AP2112K-1P8TRG1_DIO_AP2112K-1.8TRG1!U4!.\chipsView.dat!!!!!!F2!!!!!!!
S!@design3.schematic1(sch_1):ins9833@design3.\zifsoc-7x2_0.normal\(chips)!ZIFSOC-7X2_0_21-0168E_T822-3_MXM_MAX17048G+T10!U5!.\chipsView.dat!!!!!!F1!!!!!!!
S!@design3.schematic1(sch_1):ins15815@design3.\dipsoc-3x2_4.normal\(chips)!DIPSOC-3X2_4_SOIC6_AP3036BKTR-G1_DIO_AP3036BKTR-G1!U6!.\chipsView.dat!!!!!!F0!!!!!!!
