
****** Vivado v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/gng_submodules/gng_interp/run_tcl.tcl
# set outputDir /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/gng_submodules/gng_interp
# file mkdir $outputDir
# read_verilog -quiet /misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/gng_submodules/gng_interp.v
# synth_design -part xc7z020clg484-3 -top gng_interp -mode out_of_context
Command: synth_design -part xc7z020clg484-3 -top gng_interp -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 275770 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 1501.539 ; gain = 36.895 ; free physical = 253231 ; free virtual = 314127
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'gng_interp' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/gng_submodules/gng_interp.v:2]
INFO: [Synth 8-6157] synthesizing module 'gng_lzd' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/gng_submodules/gng_interp.v:534]
INFO: [Synth 8-6155] done synthesizing module 'gng_lzd' (1#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/gng_submodules/gng_interp.v:534]
INFO: [Synth 8-6157] synthesizing module 'gng_coef' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/gng_submodules/gng_interp.v:254]
INFO: [Synth 8-6155] done synthesizing module 'gng_coef' (2#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/gng_submodules/gng_interp.v:254]
INFO: [Synth 8-6157] synthesizing module 'gng_smul_16_18_sadd_37' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/gng_submodules/gng_interp.v:215]
INFO: [Synth 8-6155] done synthesizing module 'gng_smul_16_18_sadd_37' (3#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/gng_submodules/gng_interp.v:215]
INFO: [Synth 8-6157] synthesizing module 'gng_smul_16_18' [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/gng_submodules/gng_interp.v:187]
INFO: [Synth 8-6155] done synthesizing module 'gng_smul_16_18' (4#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/gng_submodules/gng_interp.v:187]
INFO: [Synth 8-6155] done synthesizing module 'gng_interp' (5#1) [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/gng_submodules/gng_interp.v:2]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.305 ; gain = 81.660 ; free physical = 253144 ; free virtual = 314042
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1546.305 ; gain = 81.660 ; free physical = 253146 ; free virtual = 314044
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1554.301 ; gain = 89.656 ; free physical = 253172 ; free virtual = 314070
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-3
WARNING: [Synth 8-3936] Found unconnected internal register 'sum2_reg' and it is trimmed from '19' to '18' bits. [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/gng_submodules/gng_interp.v:160]
INFO: [Synth 8-5546] ROM "mask" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1579.324 ; gain = 114.680 ; free physical = 253130 ; free virtual = 314029
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 9     
	               17 Bit    Registers := 1     
	               16 Bit    Registers := 3     
	               15 Bit    Registers := 7     
	                9 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  17 Input     15 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module gng_interp 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     18 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     15 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 7     
	               16 Bit    Registers := 1     
	               15 Bit    Registers := 7     
	                9 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 1     
	  17 Input     15 Bit        Muxes := 1     
	   2 Input     15 Bit        Muxes := 1     
Module gng_lzd 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 16    
Module gng_coef 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
	               17 Bit    Registers := 1     
Module gng_smul_16_18_sadd_37 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
Module gng_smul_16_18 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3936] Found unconnected internal register 'u_gng_smul_16_18/prod_reg' and it is trimmed from '34' to '33' bits. [/misc/scratch/zwei1/raw_data/raw_designs/opencores/arithmetic/gng_submodules/gng_interp.v:208]
DSP Report: Generating DSP u_gng_smul_16_18_sadd_37/result_reg, operation Mode is: (C'+(A''*B'')')'.
DSP Report: register B is absorbed into DSP u_gng_smul_16_18_sadd_37/result_reg.
DSP Report: register B is absorbed into DSP u_gng_smul_16_18_sadd_37/result_reg.
DSP Report: register A is absorbed into DSP u_gng_smul_16_18_sadd_37/result_reg.
DSP Report: register A is absorbed into DSP u_gng_smul_16_18_sadd_37/result_reg.
DSP Report: register u_gng_smul_16_18_sadd_37/c_reg_reg is absorbed into DSP u_gng_smul_16_18_sadd_37/result_reg.
DSP Report: register u_gng_smul_16_18_sadd_37/result_reg is absorbed into DSP u_gng_smul_16_18_sadd_37/result_reg.
DSP Report: register u_gng_smul_16_18_sadd_37/prod_reg is absorbed into DSP u_gng_smul_16_18_sadd_37/result_reg.
DSP Report: operator u_gng_smul_16_18_sadd_37/sum is absorbed into DSP u_gng_smul_16_18_sadd_37/result_reg.
DSP Report: operator u_gng_smul_16_18_sadd_37/prod0 is absorbed into DSP u_gng_smul_16_18_sadd_37/result_reg.
DSP Report: Generating DSP u_gng_smul_16_18/prod_reg, operation Mode is: (A2*B'')'.
DSP Report: register B is absorbed into DSP u_gng_smul_16_18/prod_reg.
DSP Report: register B is absorbed into DSP u_gng_smul_16_18/prod_reg.
DSP Report: register u_gng_smul_16_18/b_reg_reg is absorbed into DSP u_gng_smul_16_18/prod_reg.
DSP Report: register u_gng_smul_16_18/prod_reg is absorbed into DSP u_gng_smul_16_18/prod_reg.
DSP Report: operator u_gng_smul_16_18/p0 is absorbed into DSP u_gng_smul_16_18/prod_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1704.965 ; gain = 240.320 ; free physical = 253518 ; free virtual = 314417
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+--------------+---------------+----------------+
|Module Name | RTL Object   | Depth x Width | Implemented As | 
+------------+--------------+---------------+----------------+
|gng_coef    | d            | 256x53        | LUT            | 
|gng_interp  | u_gng_coef/d | 256x53        | Block RAM      | 
+------------+--------------+---------------+----------------+


DSP: Preliminary Mapping  Report (see note below)
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|gng_interp  | (C'+(A''*B'')')' | 18     | 16     | 37     | -      | 38     | 2    | 2    | 1    | -    | -     | 1    | 1    | 
|gng_interp  | (A2*B'')'        | 18     | 16     | -      | -      | 34     | 1    | 2    | -    | -    | -     | 1    | 0    | 
+------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_0/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/i_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1704.965 ; gain = 240.320 ; free physical = 253503 ; free virtual = 314402
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 1704.965 ; gain = 240.320 ; free physical = 253508 ; free virtual = 314406
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1704.965 ; gain = 240.320 ; free physical = 253475 ; free virtual = 314373
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1704.965 ; gain = 240.320 ; free physical = 253475 ; free virtual = 314374
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1704.965 ; gain = 240.320 ; free physical = 253474 ; free virtual = 314372
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1704.965 ; gain = 240.320 ; free physical = 253474 ; free virtual = 314372
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1704.965 ; gain = 240.320 ; free physical = 253473 ; free virtual = 314371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1704.965 ; gain = 240.320 ; free physical = 253473 ; free virtual = 314371
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name      | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|gng_interp  | sign_r_reg[8] | 9      | 1     | NO           | YES                | YES               | 1      | 0       | 
|gng_interp  | x_r3_reg[14]  | 3      | 15    | NO           | NO                 | YES               | 15     | 0       | 
|gng_interp  | c0_r5_reg[17] | 6      | 18    | NO           | YES                | YES               | 18     | 0       | 
+------------+---------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    13|
|2     |DSP48E1  |     2|
|3     |LUT1     |    18|
|4     |LUT2     |    46|
|5     |LUT3     |    26|
|6     |LUT4     |     9|
|7     |LUT5     |    17|
|8     |LUT6     |    39|
|9     |RAMB18E1 |     2|
|10    |SRL16E   |    34|
|11    |FDRE     |   132|
|12    |FDSE     |    15|
+------+---------+------+

Report Instance Areas: 
+------+---------------------------+-----------------------+------+
|      |Instance                   |Module                 |Cells |
+------+---------------------------+-----------------------+------+
|1     |top                        |                       |   353|
|2     |  u_gng_coef               |gng_coef               |     1|
|3     |  u_gng_smul_16_18         |gng_smul_16_18         |    22|
|4     |  u_gng_smul_16_18_sadd_37 |gng_smul_16_18_sadd_37 |    16|
+------+---------------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1704.965 ; gain = 240.320 ; free physical = 253473 ; free virtual = 314371
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1704.965 ; gain = 240.320 ; free physical = 253474 ; free virtual = 314372
Synthesis Optimization Complete : Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 1704.965 ; gain = 240.320 ; free physical = 253483 ; free virtual = 314381
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 17 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1847.121 ; gain = 0.000 ; free physical = 253152 ; free virtual = 314051
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
24 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 1847.121 ; gain = 382.574 ; free physical = 253125 ; free virtual = 314024
# set_units -power mW
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
set_units: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2336.777 ; gain = 489.656 ; free physical = 252900 ; free virtual = 313800
# create_clock -period 10.000 -name clk -waveform {0.000 5.000} [get_ports clk]
# write_checkpoint -force $outputDir/post_synth
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2336.777 ; gain = 0.000 ; free physical = 252900 ; free virtual = 313799
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2360.789 ; gain = 0.000 ; free physical = 252906 ; free virtual = 313805
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/gng_submodules/gng_interp/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_power -file $outputDir/post_synth_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/gng_submodules/gng_interp/post_synth_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:04 . Memory (MB): peak = 2470.066 ; gain = 0.004 ; free physical = 252640 ; free virtual = 313541

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 1264e61b4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2470.066 ; gain = 0.000 ; free physical = 252637 ; free virtual = 313538

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1c8e5c37e

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2470.066 ; gain = 0.000 ; free physical = 252366 ; free virtual = 313267
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1c8e5c37e

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2470.066 ; gain = 0.000 ; free physical = 252365 ; free virtual = 313266
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1e2612b0d

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2470.066 ; gain = 0.000 ; free physical = 252361 ; free virtual = 313262
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1e2612b0d

Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2470.066 ; gain = 0.000 ; free physical = 252361 ; free virtual = 313262
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1037acff5

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2470.066 ; gain = 0.000 ; free physical = 252381 ; free virtual = 313282
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1037acff5

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2470.066 ; gain = 0.000 ; free physical = 252377 ; free virtual = 313278
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2470.066 ; gain = 0.000 ; free physical = 252374 ; free virtual = 313275
Ending Logic Optimization Task | Checksum: 1037acff5

Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.13 . Memory (MB): peak = 2470.066 ; gain = 0.000 ; free physical = 252371 ; free virtual = 313272

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=7.258 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 1 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: d753994c

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2717.242 ; gain = 0.000 ; free physical = 252346 ; free virtual = 313247
Ending Power Optimization Task | Checksum: d753994c

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.65 . Memory (MB): peak = 2717.242 ; gain = 247.176 ; free physical = 252345 ; free virtual = 313245

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: d753994c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2717.242 ; gain = 0.000 ; free physical = 252346 ; free virtual = 313247

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2717.242 ; gain = 0.000 ; free physical = 252346 ; free virtual = 313247
Ending Netlist Obfuscation Task | Checksum: 10bdefa59

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2717.242 ; gain = 0.000 ; free physical = 252347 ; free virtual = 313248
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2717.242 ; gain = 247.180 ; free physical = 252346 ; free virtual = 313247
# power_opt_design
Command: power_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Timing 38-35] Done setting XDC timing constraints.
Begin power optimizations | Checksum: 10bdefa59
WARNING: [Pwropt 34-141] Param pwropt.runOnPwroptedDesign is set. Skipped checking if power_opt_design has been performed earlier.
INFO: [Pwropt 34-50] Optimizing power for module gng_interp ...
INFO: [Pwropt 34-207] Design is in pre-place state. Running in pre-place mode.
Found 109 new always-off flops by back propagation
Pre-processing: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2717.242 ; gain = 0.000 ; free physical = 252266 ; free virtual = 313167
INFO: [Pwropt 34-9] Applying IDT optimizations ...
IDT: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2717.242 ; gain = 0.000 ; free physical = 252265 ; free virtual = 313166
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=7.258 | TNS=0.000 |
PSMgr Creation: Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2717.242 ; gain = 0.000 ; free physical = 252252 ; free virtual = 313153
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-215] Skipped ODC enables for 67 nets in BRAM flops in bus-based analysis.
INFO: [Pwropt 34-214] Skipped ODC enables for 27 nets in BRAM address flops in bus-based analysis.
ODC: Time (s): cpu = 00:00:00.99 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2734.312 ; gain = 17.070 ; free physical = 252246 ; free virtual = 313146
Power optimization passes: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.67 . Memory (MB): peak = 2734.312 ; gain = 17.070 ; free physical = 252245 ; free virtual = 313146

INFO: [Pwropt 34-77] Creating clock enable groups ...
INFO: [Pwropt 34-96] Including small groups for filtering based on enable probabilities.
 Done
Grouping enables: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2734.312 ; gain = 0.000 ; free physical = 252322 ; free virtual = 313223


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-26] Patching clock gating enable signals for design gng_interp ...
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports

Number of Slice Registers augmented: 0 newly gated: 0 Total: 147
Number of SRLs augmented: 0  newly gated: 0 Total: 34
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 4
Number of Flops added for Enable Generation: 0

Flops dropped: 0/0 RAMS dropped: 0/0 Clusters dropped: 0/0 Enables dropped: 0
Patching clock gating enables finished successfully.
Ending PowerOpt Patch Enables Task | Checksum: 10bdefa59

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2734.312 ; gain = 0.000 ; free physical = 252321 ; free virtual = 313222
INFO: [Pwropt 34-30] Power optimization finished successfully.
End power optimizations | Checksum: 10bdefa59
Power optimization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2734.312 ; gain = 17.070 ; free physical = 252323 ; free virtual = 313224
INFO: [Pwropt 34-198] Malloced memory gain at end of power optimization: 1323536 bytes

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 10bdefa59

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2734.312 ; gain = 0.000 ; free physical = 252316 ; free virtual = 313217
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 BUFG optimization
Phase 2 BUFG optimization | Checksum: 10bdefa59

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 2734.312 ; gain = 0.000 ; free physical = 252316 ; free virtual = 313217
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 3 Remap
Phase 3 Remap | Checksum: 10bdefa59

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2734.312 ; gain = 0.000 ; free physical = 252322 ; free virtual = 313223
INFO: [Opt 31-389] Phase Remap created 0 cells and removed 0 cells

Phase 4 Post Processing Netlist
Phase 4 Post Processing Netlist | Checksum: 10bdefa59

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.07 . Memory (MB): peak = 2734.312 ; gain = 0.000 ; free physical = 252328 ; free virtual = 313229
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


---------------------------------------------------------------------------------------------------------------------
|  Phase                    |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
---------------------------------------------------------------------------------------------------------------------
|  Retarget                 |               0  |               0  |                                              0  |
|  BUFG optimization        |               0  |               0  |                                              0  |
|  Remap                    |               0  |               0  |                                              0  |
|  Post Processing Netlist  |               0  |               0  |                                              0  |
---------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 10bdefa59

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2734.312 ; gain = 0.000 ; free physical = 252328 ; free virtual = 313229

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2734.312 ; gain = 0.000 ; free physical = 252328 ; free virtual = 313229
Ending Netlist Obfuscation Task | Checksum: 10bdefa59

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2734.312 ; gain = 0.000 ; free physical = 252328 ; free virtual = 313229
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
power_opt_design completed successfully
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2734.312 ; gain = 0.000 ; free physical = 251686 ; free virtual = 312587
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c48a8383

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2734.312 ; gain = 0.000 ; free physical = 251686 ; free virtual = 312587
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2734.312 ; gain = 0.000 ; free physical = 251686 ; free virtual = 312587

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b2ab0835

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2734.312 ; gain = 0.000 ; free physical = 251706 ; free virtual = 312609

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 187e8e120

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2734.312 ; gain = 0.000 ; free physical = 251704 ; free virtual = 312605

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 187e8e120

Time (s): cpu = 00:00:00.75 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2734.312 ; gain = 0.000 ; free physical = 251703 ; free virtual = 312604
Phase 1 Placer Initialization | Checksum: 187e8e120

Time (s): cpu = 00:00:00.76 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2734.312 ; gain = 0.000 ; free physical = 251703 ; free virtual = 312604

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: ff81c1af

Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:00.49 . Memory (MB): peak = 2734.312 ; gain = 0.000 ; free physical = 251689 ; free virtual = 312590

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2734.312 ; gain = 0.000 ; free physical = 251543 ; free virtual = 312445

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 14dbe4af5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2734.312 ; gain = 0.000 ; free physical = 251541 ; free virtual = 312442
Phase 2 Global Placement | Checksum: 12d192d3f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2734.312 ; gain = 0.000 ; free physical = 251552 ; free virtual = 312453

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 12d192d3f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2734.312 ; gain = 0.000 ; free physical = 251587 ; free virtual = 312489

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 160c5aada

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2734.312 ; gain = 0.000 ; free physical = 251619 ; free virtual = 312521

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1c8c49f64

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2734.312 ; gain = 0.000 ; free physical = 251618 ; free virtual = 312519

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 125d7fefe

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2734.312 ; gain = 0.000 ; free physical = 251618 ; free virtual = 312519

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 284493434

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2734.312 ; gain = 0.000 ; free physical = 251610 ; free virtual = 312512

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 2a22b581a

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2734.312 ; gain = 0.000 ; free physical = 251610 ; free virtual = 312511

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 2b216dfc9

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2734.312 ; gain = 0.000 ; free physical = 251610 ; free virtual = 312511
Phase 3 Detail Placement | Checksum: 2b216dfc9

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2734.312 ; gain = 0.000 ; free physical = 251610 ; free virtual = 312511

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 20c554746

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 20c554746

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2734.312 ; gain = 0.000 ; free physical = 251602 ; free virtual = 312504
INFO: [Place 30-746] Post Placement Timing Summary WNS=7.192. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 275f7b374

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2734.312 ; gain = 0.000 ; free physical = 251602 ; free virtual = 312504
Phase 4.1 Post Commit Optimization | Checksum: 275f7b374

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2734.312 ; gain = 0.000 ; free physical = 251602 ; free virtual = 312504

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 275f7b374

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2734.312 ; gain = 0.000 ; free physical = 251604 ; free virtual = 312506

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 275f7b374

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2734.312 ; gain = 0.000 ; free physical = 251604 ; free virtual = 312506

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2734.312 ; gain = 0.000 ; free physical = 251604 ; free virtual = 312506
Phase 4.4 Final Placement Cleanup | Checksum: 2cd40aba8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2734.312 ; gain = 0.000 ; free physical = 251604 ; free virtual = 312506
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2cd40aba8

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2734.312 ; gain = 0.000 ; free physical = 251604 ; free virtual = 312506
Ending Placer Task | Checksum: 1f2de56d7

Time (s): cpu = 00:00:07 ; elapsed = 00:00:02 . Memory (MB): peak = 2734.312 ; gain = 0.000 ; free physical = 251618 ; free virtual = 312519
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 2734.312 ; gain = 0.000 ; free physical = 251618 ; free virtual = 312519
# phys_opt_design
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
4 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
# write_checkpoint -force $outputDir/post_place
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2734.312 ; gain = 0.000 ; free physical = 251609 ; free virtual = 312510
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2734.312 ; gain = 0.000 ; free physical = 251593 ; free virtual = 312495
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.33 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2734.312 ; gain = 0.000 ; free physical = 251570 ; free virtual = 312473
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/gng_submodules/gng_interp/post_place.dcp' has been generated.
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: fff69559 ConstDB: 0 ShapeSum: f2e7c17e RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "rstn" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rstn". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in[34]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in[34]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in[35]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in[35]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in[33]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in[33]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in[32]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in[32]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in[47]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in[47]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in[46]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in[46]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in[42]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in[42]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in[43]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in[43]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in[39]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in[39]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in[38]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in[38]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in[37]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in[37]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in[36]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in[36]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in[55]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in[55]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in[54]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in[54]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in[53]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in[53]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in[52]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in[52]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in[51]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in[51]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in[50]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in[50]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in[49]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in[49]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in[58]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in[58]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in[59]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in[59]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in[57]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in[57]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in[56]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in[56]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in[63]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in[63]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in[62]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in[62]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in[61]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in[61]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in[60]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in[60]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in[41]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in[41]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in[45]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in[45]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in[44]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in[44]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in[40]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in[40]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "valid_in" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "valid_in". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in[48]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in[48]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "data_in[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "data_in[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Phase 1 Build RT Design | Checksum: 13c9d0d38

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2734.312 ; gain = 0.000 ; free physical = 251884 ; free virtual = 312785
Post Restoration Checksum: NetGraph: b7b33dd6 NumContArr: 84e9cf62 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 13c9d0d38

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2734.312 ; gain = 0.000 ; free physical = 251920 ; free virtual = 312822

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 13c9d0d38

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2734.312 ; gain = 0.000 ; free physical = 251862 ; free virtual = 312763

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 13c9d0d38

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2734.312 ; gain = 0.000 ; free physical = 251860 ; free virtual = 312762
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1d0bd7ac8

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2734.312 ; gain = 0.000 ; free physical = 251770 ; free virtual = 312671
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.192  | TNS=0.000  | WHS=0.047  | THS=0.000  |

Phase 2 Router Initialization | Checksum: 1d08c8114

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 2734.312 ; gain = 0.000 ; free physical = 251753 ; free virtual = 312654

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1c285ff91

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2734.312 ; gain = 0.000 ; free physical = 251791 ; free virtual = 312693

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.751  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1d84abd59

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2734.312 ; gain = 0.000 ; free physical = 251785 ; free virtual = 312688
Phase 4 Rip-up And Reroute | Checksum: 1d84abd59

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2734.312 ; gain = 0.000 ; free physical = 251785 ; free virtual = 312688

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1d84abd59

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2734.312 ; gain = 0.000 ; free physical = 251785 ; free virtual = 312687

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1d84abd59

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2734.312 ; gain = 0.000 ; free physical = 251782 ; free virtual = 312684
Phase 5 Delay and Skew Optimization | Checksum: 1d84abd59

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2734.312 ; gain = 0.000 ; free physical = 251781 ; free virtual = 312683

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1077f403e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2734.312 ; gain = 0.000 ; free physical = 251776 ; free virtual = 312679
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.751  | TNS=0.000  | WHS=0.056  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1077f403e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2734.312 ; gain = 0.000 ; free physical = 251776 ; free virtual = 312679
Phase 6 Post Hold Fix | Checksum: 1077f403e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2734.312 ; gain = 0.000 ; free physical = 251776 ; free virtual = 312679

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0236616 %
  Global Horizontal Routing Utilization  = 0.0385396 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 13c40ae52

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2734.312 ; gain = 0.000 ; free physical = 251766 ; free virtual = 312669

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 13c40ae52

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2734.312 ; gain = 0.000 ; free physical = 251764 ; free virtual = 312667

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: defcca23

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2734.312 ; gain = 0.000 ; free physical = 251775 ; free virtual = 312677

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.751  | TNS=0.000  | WHS=0.056  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: defcca23

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2734.312 ; gain = 0.000 ; free physical = 251775 ; free virtual = 312677
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 2734.312 ; gain = 0.000 ; free physical = 251805 ; free virtual = 312707

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
12 Infos, 67 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:24 . Memory (MB): peak = 2734.312 ; gain = 0.000 ; free physical = 251803 ; free virtual = 312705
# write_checkpoint -force $outputDir/post_route
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2734.312 ; gain = 0.000 ; free physical = 251794 ; free virtual = 312697
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2734.312 ; gain = 0.000 ; free physical = 251758 ; free virtual = 312663
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2734.312 ; gain = 0.000 ; free physical = 251761 ; free virtual = 312666
INFO: [Common 17-1381] The checkpoint '/misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/gng_submodules/gng_interp/post_route.dcp' has been generated.
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
# report_timing -sort_by group -max_paths 100 -path_type summary -file $outputDir/post_route_timing.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 100 -nworst 1 -delay_type max -sort_by group.
# report_clock_utilization -file $outputDir/clock_util.rpt
# report_utilization -file $outputDir/post_route_util.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/gng_submodules/gng_interp/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/gng_submodules/gng_interp/post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/usr/local/packages/xilinx_2018/vivado_hl/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /misc/scratch/zwei1/reports_Jan12/raw_designs/opencores/arithmetic/gng_submodules/gng_interp/post_imp_drc.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 2734.312 ; gain = 0.000 ; free physical = 252463 ; free virtual = 313366
INFO: [Common 17-206] Exiting Vivado at Tue Jan 11 21:38:42 2022...
