/*******************************************************************************
* File Name: cyfitter.h
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* Klok */
#define Klok__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define Klok__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define Klok__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define Klok__CFG2_SRC_SEL_MASK 0x07u
#define Klok__INDEX 0x00u
#define Klok__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define Klok__PM_ACT_MSK 0x01u
#define Klok__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define Klok__PM_STBY_MSK 0x01u

/* Rx_RCX */
#define Rx_RCX__0__INTTYPE CYREG_PICU6_INTTYPE0
#define Rx_RCX__0__MASK 0x01u
#define Rx_RCX__0__PC CYREG_PRT6_PC0
#define Rx_RCX__0__PORT 6u
#define Rx_RCX__0__SHIFT 0u
#define Rx_RCX__AG CYREG_PRT6_AG
#define Rx_RCX__AMUX CYREG_PRT6_AMUX
#define Rx_RCX__BIE CYREG_PRT6_BIE
#define Rx_RCX__BIT_MASK CYREG_PRT6_BIT_MASK
#define Rx_RCX__BYP CYREG_PRT6_BYP
#define Rx_RCX__CTL CYREG_PRT6_CTL
#define Rx_RCX__DM0 CYREG_PRT6_DM0
#define Rx_RCX__DM1 CYREG_PRT6_DM1
#define Rx_RCX__DM2 CYREG_PRT6_DM2
#define Rx_RCX__DR CYREG_PRT6_DR
#define Rx_RCX__INP_DIS CYREG_PRT6_INP_DIS
#define Rx_RCX__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define Rx_RCX__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Rx_RCX__LCD_EN CYREG_PRT6_LCD_EN
#define Rx_RCX__MASK 0x01u
#define Rx_RCX__PORT 6u
#define Rx_RCX__PRT CYREG_PRT6_PRT
#define Rx_RCX__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Rx_RCX__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Rx_RCX__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Rx_RCX__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Rx_RCX__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Rx_RCX__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Rx_RCX__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Rx_RCX__PS CYREG_PRT6_PS
#define Rx_RCX__SHIFT 0u
#define Rx_RCX__SLW CYREG_PRT6_SLW

/* Rx_TRX */
#define Rx_TRX__0__INTTYPE CYREG_PICU6_INTTYPE6
#define Rx_TRX__0__MASK 0x40u
#define Rx_TRX__0__PC CYREG_PRT6_PC6
#define Rx_TRX__0__PORT 6u
#define Rx_TRX__0__SHIFT 6u
#define Rx_TRX__AG CYREG_PRT6_AG
#define Rx_TRX__AMUX CYREG_PRT6_AMUX
#define Rx_TRX__BIE CYREG_PRT6_BIE
#define Rx_TRX__BIT_MASK CYREG_PRT6_BIT_MASK
#define Rx_TRX__BYP CYREG_PRT6_BYP
#define Rx_TRX__CTL CYREG_PRT6_CTL
#define Rx_TRX__DM0 CYREG_PRT6_DM0
#define Rx_TRX__DM1 CYREG_PRT6_DM1
#define Rx_TRX__DM2 CYREG_PRT6_DM2
#define Rx_TRX__DR CYREG_PRT6_DR
#define Rx_TRX__INP_DIS CYREG_PRT6_INP_DIS
#define Rx_TRX__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define Rx_TRX__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Rx_TRX__LCD_EN CYREG_PRT6_LCD_EN
#define Rx_TRX__MASK 0x40u
#define Rx_TRX__PORT 6u
#define Rx_TRX__PRT CYREG_PRT6_PRT
#define Rx_TRX__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Rx_TRX__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Rx_TRX__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Rx_TRX__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Rx_TRX__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Rx_TRX__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Rx_TRX__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Rx_TRX__PS CYREG_PRT6_PS
#define Rx_TRX__SHIFT 6u
#define Rx_TRX__SLW CYREG_PRT6_SLW

/* Tx_RCX */
#define Tx_RCX__0__INTTYPE CYREG_PICU6_INTTYPE1
#define Tx_RCX__0__MASK 0x02u
#define Tx_RCX__0__PC CYREG_PRT6_PC1
#define Tx_RCX__0__PORT 6u
#define Tx_RCX__0__SHIFT 1u
#define Tx_RCX__AG CYREG_PRT6_AG
#define Tx_RCX__AMUX CYREG_PRT6_AMUX
#define Tx_RCX__BIE CYREG_PRT6_BIE
#define Tx_RCX__BIT_MASK CYREG_PRT6_BIT_MASK
#define Tx_RCX__BYP CYREG_PRT6_BYP
#define Tx_RCX__CTL CYREG_PRT6_CTL
#define Tx_RCX__DM0 CYREG_PRT6_DM0
#define Tx_RCX__DM1 CYREG_PRT6_DM1
#define Tx_RCX__DM2 CYREG_PRT6_DM2
#define Tx_RCX__DR CYREG_PRT6_DR
#define Tx_RCX__INP_DIS CYREG_PRT6_INP_DIS
#define Tx_RCX__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define Tx_RCX__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Tx_RCX__LCD_EN CYREG_PRT6_LCD_EN
#define Tx_RCX__MASK 0x02u
#define Tx_RCX__PORT 6u
#define Tx_RCX__PRT CYREG_PRT6_PRT
#define Tx_RCX__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Tx_RCX__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Tx_RCX__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Tx_RCX__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Tx_RCX__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Tx_RCX__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Tx_RCX__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Tx_RCX__PS CYREG_PRT6_PS
#define Tx_RCX__SHIFT 1u
#define Tx_RCX__SLW CYREG_PRT6_SLW

/* Tx_TRX */
#define Tx_TRX__0__INTTYPE CYREG_PICU6_INTTYPE7
#define Tx_TRX__0__MASK 0x80u
#define Tx_TRX__0__PC CYREG_PRT6_PC7
#define Tx_TRX__0__PORT 6u
#define Tx_TRX__0__SHIFT 7u
#define Tx_TRX__AG CYREG_PRT6_AG
#define Tx_TRX__AMUX CYREG_PRT6_AMUX
#define Tx_TRX__BIE CYREG_PRT6_BIE
#define Tx_TRX__BIT_MASK CYREG_PRT6_BIT_MASK
#define Tx_TRX__BYP CYREG_PRT6_BYP
#define Tx_TRX__CTL CYREG_PRT6_CTL
#define Tx_TRX__DM0 CYREG_PRT6_DM0
#define Tx_TRX__DM1 CYREG_PRT6_DM1
#define Tx_TRX__DM2 CYREG_PRT6_DM2
#define Tx_TRX__DR CYREG_PRT6_DR
#define Tx_TRX__INP_DIS CYREG_PRT6_INP_DIS
#define Tx_TRX__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU6_BASE
#define Tx_TRX__LCD_COM_SEG CYREG_PRT6_LCD_COM_SEG
#define Tx_TRX__LCD_EN CYREG_PRT6_LCD_EN
#define Tx_TRX__MASK 0x80u
#define Tx_TRX__PORT 6u
#define Tx_TRX__PRT CYREG_PRT6_PRT
#define Tx_TRX__PRTDSI__CAPS_SEL CYREG_PRT6_CAPS_SEL
#define Tx_TRX__PRTDSI__DBL_SYNC_IN CYREG_PRT6_DBL_SYNC_IN
#define Tx_TRX__PRTDSI__OE_SEL0 CYREG_PRT6_OE_SEL0
#define Tx_TRX__PRTDSI__OE_SEL1 CYREG_PRT6_OE_SEL1
#define Tx_TRX__PRTDSI__OUT_SEL0 CYREG_PRT6_OUT_SEL0
#define Tx_TRX__PRTDSI__OUT_SEL1 CYREG_PRT6_OUT_SEL1
#define Tx_TRX__PRTDSI__SYNC_OUT CYREG_PRT6_SYNC_OUT
#define Tx_TRX__PS CYREG_PRT6_PS
#define Tx_TRX__SHIFT 7u
#define Tx_TRX__SLW CYREG_PRT6_SLW

/* RCX_ISR */
#define RCX_ISR__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define RCX_ISR__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define RCX_ISR__INTC_MASK 0x01u
#define RCX_ISR__INTC_NUMBER 0u
#define RCX_ISR__INTC_PRIOR_NUM 7u
#define RCX_ISR__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define RCX_ISR__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define RCX_ISR__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* GeenIsr0 */
#define GeenIsr0__0__INTTYPE CYREG_PICU5_INTTYPE5
#define GeenIsr0__0__MASK 0x20u
#define GeenIsr0__0__PC CYREG_PRT5_PC5
#define GeenIsr0__0__PORT 5u
#define GeenIsr0__0__SHIFT 5u
#define GeenIsr0__AG CYREG_PRT5_AG
#define GeenIsr0__AMUX CYREG_PRT5_AMUX
#define GeenIsr0__BIE CYREG_PRT5_BIE
#define GeenIsr0__BIT_MASK CYREG_PRT5_BIT_MASK
#define GeenIsr0__BYP CYREG_PRT5_BYP
#define GeenIsr0__CTL CYREG_PRT5_CTL
#define GeenIsr0__DM0 CYREG_PRT5_DM0
#define GeenIsr0__DM1 CYREG_PRT5_DM1
#define GeenIsr0__DM2 CYREG_PRT5_DM2
#define GeenIsr0__DR CYREG_PRT5_DR
#define GeenIsr0__INP_DIS CYREG_PRT5_INP_DIS
#define GeenIsr0__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define GeenIsr0__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define GeenIsr0__LCD_EN CYREG_PRT5_LCD_EN
#define GeenIsr0__MASK 0x20u
#define GeenIsr0__PORT 5u
#define GeenIsr0__PRT CYREG_PRT5_PRT
#define GeenIsr0__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define GeenIsr0__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define GeenIsr0__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define GeenIsr0__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define GeenIsr0__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define GeenIsr0__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define GeenIsr0__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define GeenIsr0__PS CYREG_PRT5_PS
#define GeenIsr0__SHIFT 5u
#define GeenIsr0__SLW CYREG_PRT5_SLW

/* GeenIsr1 */
#define GeenIsr1__0__INTTYPE CYREG_PICU5_INTTYPE6
#define GeenIsr1__0__MASK 0x40u
#define GeenIsr1__0__PC CYREG_PRT5_PC6
#define GeenIsr1__0__PORT 5u
#define GeenIsr1__0__SHIFT 6u
#define GeenIsr1__AG CYREG_PRT5_AG
#define GeenIsr1__AMUX CYREG_PRT5_AMUX
#define GeenIsr1__BIE CYREG_PRT5_BIE
#define GeenIsr1__BIT_MASK CYREG_PRT5_BIT_MASK
#define GeenIsr1__BYP CYREG_PRT5_BYP
#define GeenIsr1__CTL CYREG_PRT5_CTL
#define GeenIsr1__DM0 CYREG_PRT5_DM0
#define GeenIsr1__DM1 CYREG_PRT5_DM1
#define GeenIsr1__DM2 CYREG_PRT5_DM2
#define GeenIsr1__DR CYREG_PRT5_DR
#define GeenIsr1__INP_DIS CYREG_PRT5_INP_DIS
#define GeenIsr1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define GeenIsr1__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define GeenIsr1__LCD_EN CYREG_PRT5_LCD_EN
#define GeenIsr1__MASK 0x40u
#define GeenIsr1__PORT 5u
#define GeenIsr1__PRT CYREG_PRT5_PRT
#define GeenIsr1__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define GeenIsr1__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define GeenIsr1__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define GeenIsr1__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define GeenIsr1__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define GeenIsr1__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define GeenIsr1__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define GeenIsr1__PS CYREG_PRT5_PS
#define GeenIsr1__SHIFT 6u
#define GeenIsr1__SLW CYREG_PRT5_SLW

/* GeenIsr2 */
#define GeenIsr2__0__INTTYPE CYREG_PICU5_INTTYPE7
#define GeenIsr2__0__MASK 0x80u
#define GeenIsr2__0__PC CYREG_PRT5_PC7
#define GeenIsr2__0__PORT 5u
#define GeenIsr2__0__SHIFT 7u
#define GeenIsr2__AG CYREG_PRT5_AG
#define GeenIsr2__AMUX CYREG_PRT5_AMUX
#define GeenIsr2__BIE CYREG_PRT5_BIE
#define GeenIsr2__BIT_MASK CYREG_PRT5_BIT_MASK
#define GeenIsr2__BYP CYREG_PRT5_BYP
#define GeenIsr2__CTL CYREG_PRT5_CTL
#define GeenIsr2__DM0 CYREG_PRT5_DM0
#define GeenIsr2__DM1 CYREG_PRT5_DM1
#define GeenIsr2__DM2 CYREG_PRT5_DM2
#define GeenIsr2__DR CYREG_PRT5_DR
#define GeenIsr2__INP_DIS CYREG_PRT5_INP_DIS
#define GeenIsr2__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU5_BASE
#define GeenIsr2__LCD_COM_SEG CYREG_PRT5_LCD_COM_SEG
#define GeenIsr2__LCD_EN CYREG_PRT5_LCD_EN
#define GeenIsr2__MASK 0x80u
#define GeenIsr2__PORT 5u
#define GeenIsr2__PRT CYREG_PRT5_PRT
#define GeenIsr2__PRTDSI__CAPS_SEL CYREG_PRT5_CAPS_SEL
#define GeenIsr2__PRTDSI__DBL_SYNC_IN CYREG_PRT5_DBL_SYNC_IN
#define GeenIsr2__PRTDSI__OE_SEL0 CYREG_PRT5_OE_SEL0
#define GeenIsr2__PRTDSI__OE_SEL1 CYREG_PRT5_OE_SEL1
#define GeenIsr2__PRTDSI__OUT_SEL0 CYREG_PRT5_OUT_SEL0
#define GeenIsr2__PRTDSI__OUT_SEL1 CYREG_PRT5_OUT_SEL1
#define GeenIsr2__PRTDSI__SYNC_OUT CYREG_PRT5_SYNC_OUT
#define GeenIsr2__PS CYREG_PRT5_PS
#define GeenIsr2__SHIFT 7u
#define GeenIsr2__SLW CYREG_PRT5_SLW

/* UART_RCX */
#define UART_RCX_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define UART_RCX_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define UART_RCX_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB12_13_CTL
#define UART_RCX_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define UART_RCX_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB12_13_CTL
#define UART_RCX_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB12_13_MSK
#define UART_RCX_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define UART_RCX_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB12_13_MSK
#define UART_RCX_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define UART_RCX_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define UART_RCX_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B0_UDB12_CTL
#define UART_RCX_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B0_UDB12_ST_CTL
#define UART_RCX_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B0_UDB12_CTL
#define UART_RCX_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B0_UDB12_ST_CTL
#define UART_RCX_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define UART_RCX_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define UART_RCX_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B0_UDB12_MSK
#define UART_RCX_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define UART_RCX_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB12_13_ST
#define UART_RCX_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B0_UDB12_MSK
#define UART_RCX_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define UART_RCX_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define UART_RCX_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define UART_RCX_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B0_UDB12_ST_CTL
#define UART_RCX_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB12_ST_CTL
#define UART_RCX_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B0_UDB12_ST
#define UART_RCX_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B0_UDB12_13_A0
#define UART_RCX_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B0_UDB12_13_A1
#define UART_RCX_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B0_UDB12_13_D0
#define UART_RCX_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B0_UDB12_13_D1
#define UART_RCX_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define UART_RCX_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B0_UDB12_13_F0
#define UART_RCX_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B0_UDB12_13_F1
#define UART_RCX_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B0_UDB12_A0_A1
#define UART_RCX_BUART_sRX_RxShifter_u0__A0_REG CYREG_B0_UDB12_A0
#define UART_RCX_BUART_sRX_RxShifter_u0__A1_REG CYREG_B0_UDB12_A1
#define UART_RCX_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B0_UDB12_D0_D1
#define UART_RCX_BUART_sRX_RxShifter_u0__D0_REG CYREG_B0_UDB12_D0
#define UART_RCX_BUART_sRX_RxShifter_u0__D1_REG CYREG_B0_UDB12_D1
#define UART_RCX_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define UART_RCX_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B0_UDB12_F0_F1
#define UART_RCX_BUART_sRX_RxShifter_u0__F0_REG CYREG_B0_UDB12_F0
#define UART_RCX_BUART_sRX_RxShifter_u0__F1_REG CYREG_B0_UDB12_F1
#define UART_RCX_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define UART_RCX_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define UART_RCX_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define UART_RCX_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB11_12_ST
#define UART_RCX_BUART_sRX_RxSts__2__MASK 0x04u
#define UART_RCX_BUART_sRX_RxSts__2__POS 2
#define UART_RCX_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_RCX_BUART_sRX_RxSts__3__POS 3
#define UART_RCX_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_RCX_BUART_sRX_RxSts__4__POS 4
#define UART_RCX_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_RCX_BUART_sRX_RxSts__5__POS 5
#define UART_RCX_BUART_sRX_RxSts__MASK 0x3Cu
#define UART_RCX_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB11_MSK
#define UART_RCX_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define UART_RCX_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB11_ST
#define UART_RCX_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB15_A0_A1
#define UART_RCX_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB15_A0
#define UART_RCX_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB15_A1
#define UART_RCX_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB15_D0_D1
#define UART_RCX_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB15_D0
#define UART_RCX_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB15_D1
#define UART_RCX_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define UART_RCX_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB15_F0_F1
#define UART_RCX_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB15_F0
#define UART_RCX_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB15_F1
#define UART_RCX_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB14_15_A0
#define UART_RCX_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB14_15_A1
#define UART_RCX_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB14_15_D0
#define UART_RCX_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB14_15_D1
#define UART_RCX_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define UART_RCX_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB14_15_F0
#define UART_RCX_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB14_15_F1
#define UART_RCX_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB14_A0_A1
#define UART_RCX_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB14_A0
#define UART_RCX_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB14_A1
#define UART_RCX_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB14_D0_D1
#define UART_RCX_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB14_D0
#define UART_RCX_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB14_D1
#define UART_RCX_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define UART_RCX_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB14_F0_F1
#define UART_RCX_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB14_F0
#define UART_RCX_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB14_F1
#define UART_RCX_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_RCX_BUART_sTX_TxSts__0__POS 0
#define UART_RCX_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_RCX_BUART_sTX_TxSts__1__POS 1
#define UART_RCX_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB14_15_ACTL
#define UART_RCX_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB14_15_ST
#define UART_RCX_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_RCX_BUART_sTX_TxSts__2__POS 2
#define UART_RCX_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_RCX_BUART_sTX_TxSts__3__POS 3
#define UART_RCX_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_RCX_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB14_MSK
#define UART_RCX_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB14_ACTL
#define UART_RCX_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB14_ST
#define UART_RCX_IntClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define UART_RCX_IntClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define UART_RCX_IntClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define UART_RCX_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_RCX_IntClock__INDEX 0x01u
#define UART_RCX_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_RCX_IntClock__PM_ACT_MSK 0x02u
#define UART_RCX_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_RCX_IntClock__PM_STBY_MSK 0x02u

/* UART_TRX */
#define UART_TRX_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UART_TRX_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define UART_TRX_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB08_09_CTL
#define UART_TRX_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB08_09_CTL
#define UART_TRX_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB08_09_CTL
#define UART_TRX_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB08_09_MSK
#define UART_TRX_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define UART_TRX_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB08_09_MSK
#define UART_TRX_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB08_09_MSK
#define UART_TRX_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UART_TRX_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB08_CTL
#define UART_TRX_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB08_ST_CTL
#define UART_TRX_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB08_CTL
#define UART_TRX_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB08_ST_CTL
#define UART_TRX_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define UART_TRX_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define UART_TRX_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB08_MSK
#define UART_TRX_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UART_TRX_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define UART_TRX_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB08_MSK
#define UART_TRX_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define UART_TRX_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define UART_TRX_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UART_TRX_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB08_ST_CTL
#define UART_TRX_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB08_ST_CTL
#define UART_TRX_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB08_ST
#define UART_TRX_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B1_UDB08_09_A0
#define UART_TRX_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B1_UDB08_09_A1
#define UART_TRX_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B1_UDB08_09_D0
#define UART_TRX_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B1_UDB08_09_D1
#define UART_TRX_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define UART_TRX_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B1_UDB08_09_F0
#define UART_TRX_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B1_UDB08_09_F1
#define UART_TRX_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB08_A0_A1
#define UART_TRX_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB08_A0
#define UART_TRX_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB08_A1
#define UART_TRX_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB08_D0_D1
#define UART_TRX_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB08_D0
#define UART_TRX_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB08_D1
#define UART_TRX_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define UART_TRX_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB08_F0_F1
#define UART_TRX_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB08_F0
#define UART_TRX_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB08_F1
#define UART_TRX_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define UART_TRX_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB08_MSK_ACTL
#define UART_TRX_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define UART_TRX_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB10_11_ST
#define UART_TRX_BUART_sRX_RxSts__2__MASK 0x04u
#define UART_TRX_BUART_sRX_RxSts__2__POS 2
#define UART_TRX_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_TRX_BUART_sRX_RxSts__3__POS 3
#define UART_TRX_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_TRX_BUART_sRX_RxSts__4__POS 4
#define UART_TRX_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_TRX_BUART_sRX_RxSts__5__POS 5
#define UART_TRX_BUART_sRX_RxSts__MASK 0x3Cu
#define UART_TRX_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB10_MSK
#define UART_TRX_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define UART_TRX_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB10_ST
#define UART_TRX_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB08_09_A0
#define UART_TRX_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB08_09_A1
#define UART_TRX_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB08_09_D0
#define UART_TRX_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB08_09_D1
#define UART_TRX_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define UART_TRX_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB08_09_F0
#define UART_TRX_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB08_09_F1
#define UART_TRX_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB08_A0_A1
#define UART_TRX_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB08_A0
#define UART_TRX_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB08_A1
#define UART_TRX_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB08_D0_D1
#define UART_TRX_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB08_D0
#define UART_TRX_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB08_D1
#define UART_TRX_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define UART_TRX_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB08_F0_F1
#define UART_TRX_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB08_F0
#define UART_TRX_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB08_F1
#define UART_TRX_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define UART_TRX_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define UART_TRX_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB09_10_A0
#define UART_TRX_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB09_10_A1
#define UART_TRX_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB09_10_D0
#define UART_TRX_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB09_10_D1
#define UART_TRX_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define UART_TRX_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB09_10_F0
#define UART_TRX_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB09_10_F1
#define UART_TRX_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB09_A0_A1
#define UART_TRX_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB09_A0
#define UART_TRX_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB09_A1
#define UART_TRX_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB09_D0_D1
#define UART_TRX_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB09_D0
#define UART_TRX_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB09_D1
#define UART_TRX_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define UART_TRX_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB09_F0_F1
#define UART_TRX_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB09_F0
#define UART_TRX_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB09_F1
#define UART_TRX_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_TRX_BUART_sTX_TxSts__0__POS 0
#define UART_TRX_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_TRX_BUART_sTX_TxSts__1__POS 1
#define UART_TRX_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define UART_TRX_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB09_10_ST
#define UART_TRX_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_TRX_BUART_sTX_TxSts__2__POS 2
#define UART_TRX_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_TRX_BUART_sTX_TxSts__3__POS 3
#define UART_TRX_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_TRX_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB09_MSK
#define UART_TRX_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define UART_TRX_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB09_ST
#define UART_TRX_IntClock__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define UART_TRX_IntClock__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define UART_TRX_IntClock__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define UART_TRX_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_TRX_IntClock__INDEX 0x02u
#define UART_TRX_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_TRX_IntClock__PM_ACT_MSK 0x04u
#define UART_TRX_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_TRX_IntClock__PM_STBY_MSK 0x04u

/* LichtLinks */
#define LichtLinks__0__INTTYPE CYREG_PICU2_INTTYPE1
#define LichtLinks__0__MASK 0x02u
#define LichtLinks__0__PC CYREG_PRT2_PC1
#define LichtLinks__0__PORT 2u
#define LichtLinks__0__SHIFT 1u
#define LichtLinks__AG CYREG_PRT2_AG
#define LichtLinks__AMUX CYREG_PRT2_AMUX
#define LichtLinks__BIE CYREG_PRT2_BIE
#define LichtLinks__BIT_MASK CYREG_PRT2_BIT_MASK
#define LichtLinks__BYP CYREG_PRT2_BYP
#define LichtLinks__CTL CYREG_PRT2_CTL
#define LichtLinks__DM0 CYREG_PRT2_DM0
#define LichtLinks__DM1 CYREG_PRT2_DM1
#define LichtLinks__DM2 CYREG_PRT2_DM2
#define LichtLinks__DR CYREG_PRT2_DR
#define LichtLinks__INP_DIS CYREG_PRT2_INP_DIS
#define LichtLinks__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LichtLinks__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LichtLinks__LCD_EN CYREG_PRT2_LCD_EN
#define LichtLinks__MASK 0x02u
#define LichtLinks__PORT 2u
#define LichtLinks__PRT CYREG_PRT2_PRT
#define LichtLinks__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LichtLinks__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LichtLinks__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LichtLinks__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LichtLinks__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LichtLinks__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LichtLinks__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LichtLinks__PS CYREG_PRT2_PS
#define LichtLinks__SHIFT 1u
#define LichtLinks__SLW CYREG_PRT2_SLW

/* MotorLinks */
#define MotorLinks__0__INTTYPE CYREG_PICU4_INTTYPE1
#define MotorLinks__0__MASK 0x02u
#define MotorLinks__0__PC CYREG_PRT4_PC1
#define MotorLinks__0__PORT 4u
#define MotorLinks__0__SHIFT 1u
#define MotorLinks__AG CYREG_PRT4_AG
#define MotorLinks__AMUX CYREG_PRT4_AMUX
#define MotorLinks__BIE CYREG_PRT4_BIE
#define MotorLinks__BIT_MASK CYREG_PRT4_BIT_MASK
#define MotorLinks__BYP CYREG_PRT4_BYP
#define MotorLinks__CTL CYREG_PRT4_CTL
#define MotorLinks__DM0 CYREG_PRT4_DM0
#define MotorLinks__DM1 CYREG_PRT4_DM1
#define MotorLinks__DM2 CYREG_PRT4_DM2
#define MotorLinks__DR CYREG_PRT4_DR
#define MotorLinks__INP_DIS CYREG_PRT4_INP_DIS
#define MotorLinks__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define MotorLinks__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define MotorLinks__LCD_EN CYREG_PRT4_LCD_EN
#define MotorLinks__MASK 0x02u
#define MotorLinks__PORT 4u
#define MotorLinks__PRT CYREG_PRT4_PRT
#define MotorLinks__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define MotorLinks__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define MotorLinks__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define MotorLinks__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define MotorLinks__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define MotorLinks__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define MotorLinks__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define MotorLinks__PS CYREG_PRT4_PS
#define MotorLinks__SHIFT 1u
#define MotorLinks__SLW CYREG_PRT4_SLW

/* LichtRechts */
#define LichtRechts__0__INTTYPE CYREG_PICU2_INTTYPE2
#define LichtRechts__0__MASK 0x04u
#define LichtRechts__0__PC CYREG_PRT2_PC2
#define LichtRechts__0__PORT 2u
#define LichtRechts__0__SHIFT 2u
#define LichtRechts__AG CYREG_PRT2_AG
#define LichtRechts__AMUX CYREG_PRT2_AMUX
#define LichtRechts__BIE CYREG_PRT2_BIE
#define LichtRechts__BIT_MASK CYREG_PRT2_BIT_MASK
#define LichtRechts__BYP CYREG_PRT2_BYP
#define LichtRechts__CTL CYREG_PRT2_CTL
#define LichtRechts__DM0 CYREG_PRT2_DM0
#define LichtRechts__DM1 CYREG_PRT2_DM1
#define LichtRechts__DM2 CYREG_PRT2_DM2
#define LichtRechts__DR CYREG_PRT2_DR
#define LichtRechts__INP_DIS CYREG_PRT2_INP_DIS
#define LichtRechts__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LichtRechts__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LichtRechts__LCD_EN CYREG_PRT2_LCD_EN
#define LichtRechts__MASK 0x04u
#define LichtRechts__PORT 2u
#define LichtRechts__PRT CYREG_PRT2_PRT
#define LichtRechts__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LichtRechts__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LichtRechts__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LichtRechts__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LichtRechts__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LichtRechts__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LichtRechts__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LichtRechts__PS CYREG_PRT2_PS
#define LichtRechts__SHIFT 2u
#define LichtRechts__SLW CYREG_PRT2_SLW

/* MotorRechts */
#define MotorRechts__0__INTTYPE CYREG_PICU4_INTTYPE2
#define MotorRechts__0__MASK 0x04u
#define MotorRechts__0__PC CYREG_PRT4_PC2
#define MotorRechts__0__PORT 4u
#define MotorRechts__0__SHIFT 2u
#define MotorRechts__AG CYREG_PRT4_AG
#define MotorRechts__AMUX CYREG_PRT4_AMUX
#define MotorRechts__BIE CYREG_PRT4_BIE
#define MotorRechts__BIT_MASK CYREG_PRT4_BIT_MASK
#define MotorRechts__BYP CYREG_PRT4_BYP
#define MotorRechts__CTL CYREG_PRT4_CTL
#define MotorRechts__DM0 CYREG_PRT4_DM0
#define MotorRechts__DM1 CYREG_PRT4_DM1
#define MotorRechts__DM2 CYREG_PRT4_DM2
#define MotorRechts__DR CYREG_PRT4_DR
#define MotorRechts__INP_DIS CYREG_PRT4_INP_DIS
#define MotorRechts__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU4_BASE
#define MotorRechts__LCD_COM_SEG CYREG_PRT4_LCD_COM_SEG
#define MotorRechts__LCD_EN CYREG_PRT4_LCD_EN
#define MotorRechts__MASK 0x04u
#define MotorRechts__PORT 4u
#define MotorRechts__PRT CYREG_PRT4_PRT
#define MotorRechts__PRTDSI__CAPS_SEL CYREG_PRT4_CAPS_SEL
#define MotorRechts__PRTDSI__DBL_SYNC_IN CYREG_PRT4_DBL_SYNC_IN
#define MotorRechts__PRTDSI__OE_SEL0 CYREG_PRT4_OE_SEL0
#define MotorRechts__PRTDSI__OE_SEL1 CYREG_PRT4_OE_SEL1
#define MotorRechts__PRTDSI__OUT_SEL0 CYREG_PRT4_OUT_SEL0
#define MotorRechts__PRTDSI__OUT_SEL1 CYREG_PRT4_OUT_SEL1
#define MotorRechts__PRTDSI__SYNC_OUT CYREG_PRT4_SYNC_OUT
#define MotorRechts__PS CYREG_PRT4_PS
#define MotorRechts__SHIFT 2u
#define MotorRechts__SLW CYREG_PRT4_SLW

/* VermogenLinks */
#define VermogenLinks_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB08_09_ACTL
#define VermogenLinks_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define VermogenLinks_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB08_09_CTL
#define VermogenLinks_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB08_09_CTL
#define VermogenLinks_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB08_09_CTL
#define VermogenLinks_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B0_UDB08_09_MSK
#define VermogenLinks_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define VermogenLinks_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB08_09_MSK
#define VermogenLinks_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB08_09_MSK
#define VermogenLinks_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define VermogenLinks_PWMUDB_genblk1_ctrlreg__7__POS 7
#define VermogenLinks_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B0_UDB08_ACTL
#define VermogenLinks_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B0_UDB08_CTL
#define VermogenLinks_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B0_UDB08_ST_CTL
#define VermogenLinks_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B0_UDB08_CTL
#define VermogenLinks_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B0_UDB08_ST_CTL
#define VermogenLinks_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define VermogenLinks_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define VermogenLinks_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB08_MSK_ACTL
#define VermogenLinks_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B0_UDB08_MSK
#define VermogenLinks_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define VermogenLinks_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define VermogenLinks_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define VermogenLinks_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define VermogenLinks_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define VermogenLinks_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define VermogenLinks_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define VermogenLinks_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define VermogenLinks_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B0_UDB10_A0
#define VermogenLinks_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B0_UDB10_A1
#define VermogenLinks_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define VermogenLinks_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B0_UDB10_D0
#define VermogenLinks_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B0_UDB10_D1
#define VermogenLinks_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define VermogenLinks_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define VermogenLinks_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B0_UDB10_F0
#define VermogenLinks_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B0_UDB10_F1

/* VermogenRechts */
#define VermogenRechts_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define VermogenRechts_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define VermogenRechts_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB09_10_CTL
#define VermogenRechts_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB09_10_CTL
#define VermogenRechts_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG CYREG_B1_UDB09_10_CTL
#define VermogenRechts_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG CYREG_B1_UDB09_10_MSK
#define VermogenRechts_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define VermogenRechts_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG CYREG_B1_UDB09_10_MSK
#define VermogenRechts_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB09_10_MSK
#define VermogenRechts_PWMUDB_genblk1_ctrlreg__7__MASK 0x80u
#define VermogenRechts_PWMUDB_genblk1_ctrlreg__7__POS 7
#define VermogenRechts_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define VermogenRechts_PWMUDB_genblk1_ctrlreg__CONTROL_REG CYREG_B1_UDB09_CTL
#define VermogenRechts_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG CYREG_B1_UDB09_ST_CTL
#define VermogenRechts_PWMUDB_genblk1_ctrlreg__COUNT_REG CYREG_B1_UDB09_CTL
#define VermogenRechts_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG CYREG_B1_UDB09_ST_CTL
#define VermogenRechts_PWMUDB_genblk1_ctrlreg__MASK 0x80u
#define VermogenRechts_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define VermogenRechts_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define VermogenRechts_PWMUDB_genblk1_ctrlreg__PERIOD_REG CYREG_B1_UDB09_MSK
#define VermogenRechts_PWMUDB_sP8_pwmdp_u0__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define VermogenRechts_PWMUDB_sP8_pwmdp_u0__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define VermogenRechts_PWMUDB_sP8_pwmdp_u0__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define VermogenRechts_PWMUDB_sP8_pwmdp_u0__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define VermogenRechts_PWMUDB_sP8_pwmdp_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define VermogenRechts_PWMUDB_sP8_pwmdp_u0__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define VermogenRechts_PWMUDB_sP8_pwmdp_u0__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define VermogenRechts_PWMUDB_sP8_pwmdp_u0__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define VermogenRechts_PWMUDB_sP8_pwmdp_u0__A0_REG CYREG_B1_UDB09_A0
#define VermogenRechts_PWMUDB_sP8_pwmdp_u0__A1_REG CYREG_B1_UDB09_A1
#define VermogenRechts_PWMUDB_sP8_pwmdp_u0__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define VermogenRechts_PWMUDB_sP8_pwmdp_u0__D0_REG CYREG_B1_UDB09_D0
#define VermogenRechts_PWMUDB_sP8_pwmdp_u0__D1_REG CYREG_B1_UDB09_D1
#define VermogenRechts_PWMUDB_sP8_pwmdp_u0__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define VermogenRechts_PWMUDB_sP8_pwmdp_u0__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define VermogenRechts_PWMUDB_sP8_pwmdp_u0__F0_REG CYREG_B1_UDB09_F0
#define VermogenRechts_PWMUDB_sP8_pwmdp_u0__F1_REG CYREG_B1_UDB09_F1
#define VermogenRechts_PWMUDB_sP8_pwmdp_u0__MSK_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL
#define VermogenRechts_PWMUDB_sP8_pwmdp_u0__PER_DP_AUX_CTL_REG CYREG_B1_UDB09_MSK_ACTL

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "PsocWagen"
#define CY_VERSION "PSoC Creator  4.4"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PSOC4A 26u
#define CYDEV_CHIP_DIE_PSOC5LP 2u
#define CYDEV_CHIP_DIE_PSOC5TM 3u
#define CYDEV_CHIP_DIE_TMA4 4u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_FM0P 5u
#define CYDEV_CHIP_FAMILY_FM3 6u
#define CYDEV_CHIP_FAMILY_FM4 7u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_PSOC6 4u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E15F069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 26u
#define CYDEV_CHIP_MEMBER_4AA 25u
#define CYDEV_CHIP_MEMBER_4AB 30u
#define CYDEV_CHIP_MEMBER_4AC 14u
#define CYDEV_CHIP_MEMBER_4AD 15u
#define CYDEV_CHIP_MEMBER_4AE 16u
#define CYDEV_CHIP_MEMBER_4D 20u
#define CYDEV_CHIP_MEMBER_4E 6u
#define CYDEV_CHIP_MEMBER_4F 27u
#define CYDEV_CHIP_MEMBER_4G 4u
#define CYDEV_CHIP_MEMBER_4H 24u
#define CYDEV_CHIP_MEMBER_4I 32u
#define CYDEV_CHIP_MEMBER_4J 21u
#define CYDEV_CHIP_MEMBER_4K 22u
#define CYDEV_CHIP_MEMBER_4L 31u
#define CYDEV_CHIP_MEMBER_4M 29u
#define CYDEV_CHIP_MEMBER_4N 11u
#define CYDEV_CHIP_MEMBER_4O 8u
#define CYDEV_CHIP_MEMBER_4P 28u
#define CYDEV_CHIP_MEMBER_4Q 17u
#define CYDEV_CHIP_MEMBER_4R 9u
#define CYDEV_CHIP_MEMBER_4S 12u
#define CYDEV_CHIP_MEMBER_4T 10u
#define CYDEV_CHIP_MEMBER_4U 5u
#define CYDEV_CHIP_MEMBER_4V 23u
#define CYDEV_CHIP_MEMBER_4W 13u
#define CYDEV_CHIP_MEMBER_4X 7u
#define CYDEV_CHIP_MEMBER_4Y 18u
#define CYDEV_CHIP_MEMBER_4Z 19u
#define CYDEV_CHIP_MEMBER_5A 3u
#define CYDEV_CHIP_MEMBER_5B 2u
#define CYDEV_CHIP_MEMBER_6A 33u
#define CYDEV_CHIP_MEMBER_FM3 37u
#define CYDEV_CHIP_MEMBER_FM4 38u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 34u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 35u
#define CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 36u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES0 0u
#define CYDEV_CHIP_REV_PSOC5TM_ES1 1u
#define CYDEV_CHIP_REV_PSOC5TM_PRODUCTION 1u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4AA_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AB_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AC_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AD_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4AE_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4O_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4P_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Q_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4R_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4S_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4T_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4V_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4W_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4X_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Y_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4Z_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_6A_ES 17u
#define CYDEV_CHIP_REVISION_6A_NO_UDB 33u
#define CYDEV_CHIP_REVISION_6A_PRODUCTION 33u
#define CYDEV_CHIP_REVISION_FM3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_FM4_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x1299
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00000001u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0899
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5.0
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5.0
#define CYDEV_VDDD_MV 5000
#define CYDEV_VDDIO0 5.0
#define CYDEV_VDDIO0_MV 5000
#define CYDEV_VDDIO1 5.0
#define CYDEV_VDDIO1_MV 5000
#define CYDEV_VDDIO2 5.0
#define CYDEV_VDDIO2_MV 5000
#define CYDEV_VDDIO3 5.0
#define CYDEV_VDDIO3_MV 5000
#define CYDEV_VIO0 5.0
#define CYDEV_VIO0_MV 5000
#define CYDEV_VIO1 5.0
#define CYDEV_VIO1_MV 5000
#define CYDEV_VIO2 5.0
#define CYDEV_VIO2_MV 5000
#define CYDEV_VIO3 5.0
#define CYDEV_VIO3_MV 5000
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x00000000u
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
