Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.1 (lin64) Build 1846317 Fri Apr 14 18:54:47 MDT 2017
| Date         : Mon Dec 18 19:02:03 2017
| Host         : tucson running 64-bit Ubuntu 14.04.5 LTS
| Command      : report_utilization -packthru -hierarchical -hierarchical_depth 20 -hierarchical_percentages -file ./synth_utilization_hierarchical.rpt
| Design       : design_1_wrapper
| Device       : 7z045ffg900-2
| Design State : Synthesized
--------------------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+--------------+-------------+-----------+--------------+----------+-----------+--------------+
|                                      Instance                                      |                                              Module                                             |  Total LUTs  |  Logic LUTs  |   LUTRAMs   |    SRLs   |      FFs     |  RAMB36  |   RAMB18  | DSP48 Blocks |
+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+--------------+-------------+-----------+--------------+----------+-----------+--------------+
| design_1_wrapper                                                                   |                                                                                           (top) | 17091(7.82%) | 15916(7.28%) | 1108(1.57%) | 67(0.10%) | 27025(6.18%) | 1(0.18%) | 61(5.60%) |     0(0.00%) |
|   (design_1_wrapper)                                                               |                                                                                           (top) |   214(0.10%) |   214(0.10%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|   design_1_i                                                                       |                                                                                        design_1 | 16877(7.72%) | 15702(7.18%) | 1108(1.57%) | 67(0.10%) | 27025(6.18%) | 1(0.18%) | 61(5.60%) |     0(0.00%) |
|     (design_1_i)                                                                   |                                                                                        design_1 |     4(0.01%) |     4(0.01%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|     Top_0                                                                          |                                                                                             Top |  5579(2.55%) |  5567(2.55%) |   12(0.02%) |  0(0.00%) |  5039(1.15%) | 1(0.18%) | 61(5.60%) |     0(0.00%) |
|       FringeZynq                                                                   |                                                                                      FringeZynq |  4513(2.06%) |  4513(2.06%) |    0(0.00%) |  0(0.00%) |  4624(1.06%) | 1(0.18%) | 61(5.60%) |     0(0.00%) |
|         AXI4LiteToRFBridge                                                         |                                                                              AXI4LiteToRFBridge |   104(0.05%) |   104(0.05%) |    0(0.00%) |  0(0.00%) |    71(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           d                                                                        |                                                                       AXI4LiteToRFBridgeVerilog |   104(0.05%) |   104(0.05%) |    0(0.00%) |  0(0.00%) |    71(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|         MAGToAXI4Bridge                                                            |                                                                                 MAGToAXI4Bridge |     2(0.01%) |     2(0.01%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|         fringeCommon                                                               |                                                                                          Fringe |  4407(2.02%) |  4407(2.02%) |    0(0.00%) |  0(0.00%) |  4553(1.04%) | 1(0.18%) | 61(5.60%) |     0(0.00%) |
|           depulser                                                                 |                                                                                        Depulser |    30(0.01%) |    30(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             r                                                                      |                                                                                       FF_18_637 |    30(0.01%) |    30(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                               RetimeWrapper_638 |    30(0.01%) |    30(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                                         RetimeShiftRegister_639 |    30(0.01%) |    30(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           mags_0                                                                   |                                                                                         MAGCore |  3326(1.52%) |  3326(1.52%) |    0(0.00%) |  0(0.00%) |  2512(0.57%) | 1(0.18%) | 16(1.47%) |     0(0.00%) |
|             (mags_0)                                                               |                                                                                         MAGCore |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             Counter                                                                |                                                                                  Counter_21_362 |    41(0.02%) |    41(0.02%) |    0(0.00%) |  0(0.00%) |    40(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               reg$                                                                 |                                                                                     FF_1123_634 |    41(0.02%) |    41(0.02%) |    0(0.00%) |  0(0.00%) |    40(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 RetimeWrapper                                                      |                                                                          RetimeWrapper_1127_635 |    41(0.02%) |    41(0.02%) |    0(0.00%) |  0(0.00%) |    40(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   sr                                                               |                                                         RetimeShiftRegister__parameterized7_636 |    41(0.02%) |    41(0.02%) |    0(0.00%) |  0(0.00%) |    40(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             Counter_1                                                              |                                                                                      Counter_14 |  1105(0.51%) |  1105(0.51%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               reg$                                                                 |                                                                                       FF_51_631 |  1105(0.51%) |  1105(0.51%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 RetimeWrapper                                                      |                                                                             RetimeWrapper_1_632 |  1105(0.51%) |  1105(0.51%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   sr                                                               |                                                         RetimeShiftRegister__parameterized0_633 |  1105(0.51%) |  1105(0.51%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             Counter_12                                                             |                                                                                  Counter_14_363 |    33(0.02%) |    33(0.02%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               reg$                                                                 |                                                                                       FF_51_628 |    33(0.02%) |    33(0.02%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 RetimeWrapper                                                      |                                                                             RetimeWrapper_1_629 |    33(0.02%) |    33(0.02%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   sr                                                               |                                                         RetimeShiftRegister__parameterized0_630 |    33(0.02%) |    33(0.02%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             Counter_13                                                             |                                                                                  Counter_14_364 |    80(0.04%) |    80(0.04%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               reg$                                                                 |                                                                                       FF_51_625 |    80(0.04%) |    80(0.04%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 RetimeWrapper                                                      |                                                                             RetimeWrapper_1_626 |    80(0.04%) |    80(0.04%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   sr                                                               |                                                         RetimeShiftRegister__parameterized0_627 |    80(0.04%) |    80(0.04%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             Counter_14                                                             |                                                                                  Counter_14_365 |    65(0.03%) |    65(0.03%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               reg$                                                                 |                                                                                       FF_51_622 |    65(0.03%) |    65(0.03%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 RetimeWrapper                                                      |                                                                             RetimeWrapper_1_623 |    65(0.03%) |    65(0.03%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   sr                                                               |                                                         RetimeShiftRegister__parameterized0_624 |    65(0.03%) |    65(0.03%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             Counter_15                                                             |                                                                                  Counter_14_366 |    34(0.02%) |    34(0.02%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               reg$                                                                 |                                                                                       FF_51_619 |    34(0.02%) |    34(0.02%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 RetimeWrapper                                                      |                                                                             RetimeWrapper_1_620 |    34(0.02%) |    34(0.02%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   sr                                                               |                                                         RetimeShiftRegister__parameterized0_621 |    34(0.02%) |    34(0.02%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             Counter_16                                                             |                                                                                  Counter_14_367 |    34(0.02%) |    34(0.02%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               reg$                                                                 |                                                                                       FF_51_616 |    34(0.02%) |    34(0.02%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 RetimeWrapper                                                      |                                                                             RetimeWrapper_1_617 |    34(0.02%) |    34(0.02%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   sr                                                               |                                                         RetimeShiftRegister__parameterized0_618 |    34(0.02%) |    34(0.02%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             Counter_17                                                             |                                                                                  Counter_14_368 |    33(0.02%) |    33(0.02%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               reg$                                                                 |                                                                                       FF_51_613 |    33(0.02%) |    33(0.02%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 RetimeWrapper                                                      |                                                                             RetimeWrapper_1_614 |    33(0.02%) |    33(0.02%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   sr                                                               |                                                         RetimeShiftRegister__parameterized0_615 |    33(0.02%) |    33(0.02%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             Counter_18                                                             |                                                                                  Counter_14_369 |    33(0.02%) |    33(0.02%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               reg$                                                                 |                                                                                       FF_51_610 |    33(0.02%) |    33(0.02%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 RetimeWrapper                                                      |                                                                             RetimeWrapper_1_611 |    33(0.02%) |    33(0.02%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   sr                                                               |                                                         RetimeShiftRegister__parameterized0_612 |    33(0.02%) |    33(0.02%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             Counter_19                                                             |                                                                                  Counter_14_370 |    65(0.03%) |    65(0.03%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               reg$                                                                 |                                                                                       FF_51_607 |    65(0.03%) |    65(0.03%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 RetimeWrapper                                                      |                                                                             RetimeWrapper_1_608 |    65(0.03%) |    65(0.03%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   sr                                                               |                                                         RetimeShiftRegister__parameterized0_609 |    65(0.03%) |    65(0.03%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             Counter_2                                                              |                                                                                  Counter_14_371 |    80(0.04%) |    80(0.04%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               reg$                                                                 |                                                                                       FF_51_604 |    80(0.04%) |    80(0.04%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 RetimeWrapper                                                      |                                                                             RetimeWrapper_1_605 |    80(0.04%) |    80(0.04%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   sr                                                               |                                                         RetimeShiftRegister__parameterized0_606 |    80(0.04%) |    80(0.04%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             Counter_20                                                             |                                                                                  Counter_14_372 |    80(0.04%) |    80(0.04%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               reg$                                                                 |                                                                                       FF_51_601 |    80(0.04%) |    80(0.04%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 RetimeWrapper                                                      |                                                                             RetimeWrapper_1_602 |    80(0.04%) |    80(0.04%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   sr                                                               |                                                         RetimeShiftRegister__parameterized0_603 |    80(0.04%) |    80(0.04%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             Counter_21                                                             |                                                                                  Counter_14_373 |    65(0.03%) |    65(0.03%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               reg$                                                                 |                                                                                       FF_51_598 |    65(0.03%) |    65(0.03%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 RetimeWrapper                                                      |                                                                             RetimeWrapper_1_599 |    65(0.03%) |    65(0.03%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   sr                                                               |                                                         RetimeShiftRegister__parameterized0_600 |    65(0.03%) |    65(0.03%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             Counter_23                                                             |                                                                                  Counter_14_374 |    65(0.03%) |    65(0.03%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               reg$                                                                 |                                                                                       FF_51_595 |    65(0.03%) |    65(0.03%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 RetimeWrapper                                                      |                                                                             RetimeWrapper_1_596 |    65(0.03%) |    65(0.03%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   sr                                                               |                                                         RetimeShiftRegister__parameterized0_597 |    65(0.03%) |    65(0.03%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             Counter_24                                                             |                                                                                  Counter_14_375 |    65(0.03%) |    65(0.03%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               reg$                                                                 |                                                                                       FF_51_592 |    65(0.03%) |    65(0.03%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 RetimeWrapper                                                      |                                                                             RetimeWrapper_1_593 |    65(0.03%) |    65(0.03%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   sr                                                               |                                                         RetimeShiftRegister__parameterized0_594 |    65(0.03%) |    65(0.03%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             Counter_25                                                             |                                                                                  Counter_14_376 |    66(0.03%) |    66(0.03%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               reg$                                                                 |                                                                                       FF_51_589 |    66(0.03%) |    66(0.03%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 RetimeWrapper                                                      |                                                                             RetimeWrapper_1_590 |    66(0.03%) |    66(0.03%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   sr                                                               |                                                         RetimeShiftRegister__parameterized0_591 |    66(0.03%) |    66(0.03%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             Counter_26                                                             |                                                                                  Counter_14_377 |    65(0.03%) |    65(0.03%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               reg$                                                                 |                                                                                       FF_51_586 |    65(0.03%) |    65(0.03%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 RetimeWrapper                                                      |                                                                             RetimeWrapper_1_587 |    65(0.03%) |    65(0.03%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   sr                                                               |                                                         RetimeShiftRegister__parameterized0_588 |    65(0.03%) |    65(0.03%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             Counter_4                                                              |                                                                                  Counter_14_378 |    80(0.04%) |    80(0.04%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               reg$                                                                 |                                                                                       FF_51_583 |    80(0.04%) |    80(0.04%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 RetimeWrapper                                                      |                                                                             RetimeWrapper_1_584 |    80(0.04%) |    80(0.04%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   sr                                                               |                                                         RetimeShiftRegister__parameterized0_585 |    80(0.04%) |    80(0.04%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             Counter_5                                                              |                                                                                  Counter_14_379 |    80(0.04%) |    80(0.04%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               reg$                                                                 |                                                                                       FF_51_580 |    80(0.04%) |    80(0.04%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 RetimeWrapper                                                      |                                                                             RetimeWrapper_1_581 |    80(0.04%) |    80(0.04%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   sr                                                               |                                                         RetimeShiftRegister__parameterized0_582 |    80(0.04%) |    80(0.04%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             Counter_6                                                              |                                                                                  Counter_14_380 |    80(0.04%) |    80(0.04%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               reg$                                                                 |                                                                                       FF_51_577 |    80(0.04%) |    80(0.04%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 RetimeWrapper                                                      |                                                                             RetimeWrapper_1_578 |    80(0.04%) |    80(0.04%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   sr                                                               |                                                         RetimeShiftRegister__parameterized0_579 |    80(0.04%) |    80(0.04%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             Counter_7                                                              |                                                                                  Counter_14_381 |    80(0.04%) |    80(0.04%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               reg$                                                                 |                                                                                       FF_51_574 |    80(0.04%) |    80(0.04%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 RetimeWrapper                                                      |                                                                             RetimeWrapper_1_575 |    80(0.04%) |    80(0.04%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   sr                                                               |                                                         RetimeShiftRegister__parameterized0_576 |    80(0.04%) |    80(0.04%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             Counter_8                                                              |                                                                                  Counter_14_382 |    79(0.04%) |    79(0.04%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               reg$                                                                 |                                                                                       FF_51_571 |    79(0.04%) |    79(0.04%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 RetimeWrapper                                                      |                                                                             RetimeWrapper_1_572 |    79(0.04%) |    79(0.04%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   sr                                                               |                                                         RetimeShiftRegister__parameterized0_573 |    79(0.04%) |    79(0.04%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             Counter_9                                                              |                                                                                  Counter_14_383 |    79(0.04%) |    79(0.04%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               reg$                                                                 |                                                                                       FF_51_568 |    79(0.04%) |    79(0.04%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 RetimeWrapper                                                      |                                                                             RetimeWrapper_1_569 |    79(0.04%) |    79(0.04%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   sr                                                               |                                                         RetimeShiftRegister__parameterized0_570 |    79(0.04%) |    79(0.04%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             FF                                                                     |                                                                                           FF_51 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                             RetimeWrapper_1_566 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized0_567 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             FF_1                                                                   |                                                                                       FF_51_384 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                             RetimeWrapper_1_564 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized0_565 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             FF_10                                                                  |                                                                                       FF_51_385 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                             RetimeWrapper_1_562 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized0_563 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             FF_11                                                                  |                                                                                       FF_51_386 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                             RetimeWrapper_1_560 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized0_561 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             FF_12                                                                  |                                                                                       FF_51_387 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                             RetimeWrapper_1_558 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized0_559 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             FF_13                                                                  |                                                                                       FF_51_388 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                             RetimeWrapper_1_556 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized0_557 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             FF_14                                                                  |                                                                                       FF_51_389 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                             RetimeWrapper_1_554 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized0_555 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             FF_15                                                                  |                                                                                       FF_51_390 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                             RetimeWrapper_1_552 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized0_553 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             FF_16                                                                  |                                                                                       FF_51_391 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                             RetimeWrapper_1_550 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized0_551 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             FF_17                                                                  |                                                                                       FF_51_392 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                             RetimeWrapper_1_548 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized0_549 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             FF_18                                                                  |                                                                                       FF_51_393 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                             RetimeWrapper_1_546 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized0_547 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             FF_19                                                                  |                                                                                       FF_51_394 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                             RetimeWrapper_1_544 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized0_545 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             FF_2                                                                   |                                                                                       FF_51_395 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                             RetimeWrapper_1_542 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized0_543 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             FF_20                                                                  |                                                                                       FF_51_396 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                             RetimeWrapper_1_540 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized0_541 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             FF_21                                                                  |                                                                                       FF_51_397 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                             RetimeWrapper_1_538 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized0_539 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             FF_22                                                                  |                                                                                       FF_51_398 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                             RetimeWrapper_1_536 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized0_537 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             FF_23                                                                  |                                                                                       FF_51_399 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                             RetimeWrapper_1_534 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized0_535 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             FF_24                                                                  |                                                                                       FF_51_400 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                             RetimeWrapper_1_532 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized0_533 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             FF_25                                                                  |                                                                                       FF_51_401 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                             RetimeWrapper_1_530 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized0_531 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             FF_26                                                                  |                                                                                       FF_51_402 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                             RetimeWrapper_1_528 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized0_529 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             FF_27                                                                  |                                                                                       FF_51_403 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                             RetimeWrapper_1_526 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized0_527 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             FF_28                                                                  |                                                                                       FF_51_404 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                             RetimeWrapper_1_524 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized0_525 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             FF_29                                                                  |                                                                                       FF_51_405 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                             RetimeWrapper_1_522 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized0_523 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             FF_3                                                                   |                                                                                       FF_51_406 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                             RetimeWrapper_1_520 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized0_521 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             FF_30                                                                  |                                                                                       FF_51_407 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                             RetimeWrapper_1_518 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized0_519 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             FF_31                                                                  |                                                                                       FF_51_408 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                             RetimeWrapper_1_516 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized0_517 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             FF_32                                                                  |                                                                                     FF_1169_409 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                          RetimeWrapper_1173_514 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized8_515 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             FF_33                                                                  |                                                                                     FF_1169_410 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                          RetimeWrapper_1173_512 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized8_513 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             FF_4                                                                   |                                                                                       FF_51_411 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                             RetimeWrapper_1_510 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized0_511 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             FF_5                                                                   |                                                                                       FF_51_412 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                             RetimeWrapper_1_508 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized0_509 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             FF_6                                                                   |                                                                                       FF_51_413 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                             RetimeWrapper_1_506 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized0_507 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             FF_7                                                                   |                                                                                       FF_51_414 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                             RetimeWrapper_1_504 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized0_505 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             FF_8                                                                   |                                                                                       FF_51_415 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                             RetimeWrapper_1_502 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized0_503 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             FF_9                                                                   |                                                                                       FF_51_416 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                             RetimeWrapper_1_500 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized0_501 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             MuxNType                                                               |                                                                                          MuxN_3 |   128(0.06%) |   128(0.06%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             burstCounter                                                           |                                                                                  Counter_14_417 |    72(0.03%) |    72(0.03%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               reg$                                                                 |                                                                                       FF_51_497 |    72(0.03%) |    72(0.03%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 RetimeWrapper                                                      |                                                                             RetimeWrapper_1_498 |    72(0.03%) |    72(0.03%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   sr                                                               |                                                         RetimeShiftRegister__parameterized0_499 |    72(0.03%) |    72(0.03%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             burstTagCounter                                                        |                                                                                      Counter_15 |     4(0.01%) |     4(0.01%) |    0(0.00%) |  0(0.00%) |     5(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               reg$                                                                 |                                                                                           FF_53 |     4(0.01%) |     4(0.01%) |    0(0.00%) |  0(0.00%) |     5(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 RetimeWrapper                                                      |                                                                                RetimeWrapper_57 |     4(0.01%) |     4(0.01%) |    0(0.00%) |  0(0.00%) |     5(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   sr                                                               |                                                             RetimeShiftRegister__parameterized4 |     4(0.01%) |     4(0.01%) |    0(0.00%) |  0(0.00%) |     5(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             commandFifo                                                            |                                                                                     FIFOArbiter |   233(0.11%) |   233(0.11%) |    0(0.00%) |  0(0.00%) |    64(0.01%) | 1(0.18%) |  0(0.00%) |     0(0.00%) |
|               FIFOCore_1                                                           |                                                                                        FIFOCore |   231(0.11%) |   231(0.11%) |    0(0.00%) |  0(0.00%) |    63(0.01%) | 1(0.18%) |  0(0.00%) |     0(0.00%) |
|                 mems_0                                                             |                                                                                          SRAM_1 |   157(0.07%) |   157(0.07%) |    0(0.00%) |  0(0.00%) |    35(0.01%) | 1(0.18%) |  0(0.00%) |     0(0.00%) |
|                   (mems_0)                                                         |                                                                                          SRAM_1 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |    35(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   SRAMVerilogAWS                                                   |                                                                                  SRAMVerilogAWS |   156(0.07%) |   156(0.07%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 1(0.18%) |  0(0.00%) |     0(0.00%) |
|                 rptr                                                               |                                                                                CounterChainCore |    28(0.01%) |    28(0.01%) |    0(0.00%) |  0(0.00%) |     9(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   counters_1                                                       |                                                                                 CounterCore_492 |    28(0.01%) |    28(0.01%) |    0(0.00%) |  0(0.00%) |     9(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                     counter                                                        |                                                                                   Counter_2_493 |    28(0.01%) |    28(0.01%) |    0(0.00%) |  0(0.00%) |     9(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                       reg$                                                         |                                                                                       FF_19_494 |    28(0.01%) |    28(0.01%) |    0(0.00%) |  0(0.00%) |     9(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         RetimeWrapper                                              |                                                                            RetimeWrapper_25_495 |    28(0.01%) |    28(0.01%) |    0(0.00%) |  0(0.00%) |     9(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           sr                                                       |                                                         RetimeShiftRegister__parameterized1_496 |    28(0.01%) |    28(0.01%) |    0(0.00%) |  0(0.00%) |     9(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sizeUDC                                                            |                                                                                   UpDownCtr_484 |    36(0.02%) |    36(0.02%) |    0(0.00%) |  0(0.00%) |    10(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (sizeUDC)                                                        |                                                                                   UpDownCtr_484 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   reg$                                                             |                                                                                       FF_19_489 |    36(0.02%) |    36(0.02%) |    0(0.00%) |  0(0.00%) |    10(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                     RetimeWrapper                                                  |                                                                            RetimeWrapper_25_490 |    36(0.02%) |    36(0.02%) |    0(0.00%) |  0(0.00%) |    10(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                       sr                                                           |                                                         RetimeShiftRegister__parameterized1_491 |    36(0.02%) |    36(0.02%) |    0(0.00%) |  0(0.00%) |    10(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 wptr                                                               |                                                                            CounterChainCore_485 |    10(0.01%) |    10(0.01%) |    0(0.00%) |  0(0.00%) |     9(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   counters_1                                                       |                                                                                     CounterCore |    10(0.01%) |    10(0.01%) |    0(0.00%) |  0(0.00%) |     9(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                     counter                                                        |                                                                                       Counter_2 |    10(0.01%) |    10(0.01%) |    0(0.00%) |  0(0.00%) |     9(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                       reg$                                                         |                                                                                       FF_19_486 |    10(0.01%) |    10(0.01%) |    0(0.00%) |  0(0.00%) |     9(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         RetimeWrapper                                              |                                                                            RetimeWrapper_25_487 |    10(0.01%) |    10(0.01%) |    0(0.00%) |  0(0.00%) |     9(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           sr                                                       |                                                         RetimeShiftRegister__parameterized1_488 |    10(0.01%) |    10(0.01%) |    0(0.00%) |  0(0.00%) |     9(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               tagFF                                                                |                                                                                       FF_18_481 |     2(0.01%) |     2(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 RetimeWrapper                                                      |                                                                               RetimeWrapper_482 |     2(0.01%) |     2(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   sr                                                               |                                                                         RetimeShiftRegister_483 |     2(0.01%) |     2(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             dramReadyFF                                                            |                                                                                           FF_18 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                               RetimeWrapper_479 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                                         RetimeShiftRegister_480 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             rdataFifos_0                                                           |                                                                        WidthConverterFIFO_1_418 |    23(0.01%) |    23(0.01%) |    0(0.00%) |  0(0.00%) |     6(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               FIFOCore                                                             |                                                                                  FIFOCore_2_474 |    23(0.01%) |    23(0.01%) |    0(0.00%) |  0(0.00%) |     6(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sizeUDC                                                            |                                                                                   UpDownCtr_475 |    23(0.01%) |    23(0.01%) |    0(0.00%) |  0(0.00%) |     6(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (sizeUDC)                                                        |                                                                                   UpDownCtr_475 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   reg$                                                             |                                                                                       FF_19_476 |    23(0.01%) |    23(0.01%) |    0(0.00%) |  0(0.00%) |     6(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                     RetimeWrapper                                                  |                                                                            RetimeWrapper_25_477 |    23(0.01%) |    23(0.01%) |    0(0.00%) |  0(0.00%) |     6(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                       sr                                                           |                                                         RetimeShiftRegister__parameterized1_478 |    23(0.01%) |    23(0.01%) |    0(0.00%) |  0(0.00%) |     6(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             wasSparseWren                                                          |                                                                                        SRFF_419 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             wdataFifo                                                              |                                                                         FIFOArbiterWidthConvert |   344(0.16%) |   344(0.16%) |    0(0.00%) |  0(0.00%) |   554(0.13%) | 0(0.00%) | 16(1.47%) |     0(0.00%) |
|               WidthConverterFIFO                                                   |                                                                              WidthConverterFIFO |   344(0.16%) |   344(0.16%) |    0(0.00%) |  0(0.00%) |   554(0.13%) | 0(0.00%) | 16(1.47%) |     0(0.00%) |
|                 FIFOCore                                                           |                                                                                  FIFOCore_2_426 |   344(0.16%) |   344(0.16%) |    0(0.00%) |  0(0.00%) |   554(0.13%) | 0(0.00%) | 16(1.47%) |     0(0.00%) |
|                   mems_0                                                           |                                                                                      SRAM_3_427 |    16(0.01%) |    16(0.01%) |    0(0.00%) |  0(0.00%) |    33(0.01%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                     (mems_0)                                                       |                                                                                      SRAM_3_427 |    16(0.01%) |    16(0.01%) |    0(0.00%) |  0(0.00%) |    33(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                 |                                                              SRAMVerilogAWS__parameterized0_473 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                   mems_1                                                           |                                                                                      SRAM_3_428 |    16(0.01%) |    16(0.01%) |    0(0.00%) |  0(0.00%) |    33(0.01%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                     (mems_1)                                                       |                                                                                      SRAM_3_428 |    16(0.01%) |    16(0.01%) |    0(0.00%) |  0(0.00%) |    33(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                 |                                                              SRAMVerilogAWS__parameterized0_472 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                   mems_10                                                          |                                                                                      SRAM_3_429 |    16(0.01%) |    16(0.01%) |    0(0.00%) |  0(0.00%) |    33(0.01%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                     (mems_10)                                                      |                                                                                      SRAM_3_429 |    16(0.01%) |    16(0.01%) |    0(0.00%) |  0(0.00%) |    33(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                 |                                                              SRAMVerilogAWS__parameterized0_471 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                   mems_11                                                          |                                                                                      SRAM_3_430 |    16(0.01%) |    16(0.01%) |    0(0.00%) |  0(0.00%) |    33(0.01%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                     (mems_11)                                                      |                                                                                      SRAM_3_430 |    16(0.01%) |    16(0.01%) |    0(0.00%) |  0(0.00%) |    33(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                 |                                                              SRAMVerilogAWS__parameterized0_470 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                   mems_12                                                          |                                                                                      SRAM_3_431 |    16(0.01%) |    16(0.01%) |    0(0.00%) |  0(0.00%) |    33(0.01%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                     (mems_12)                                                      |                                                                                      SRAM_3_431 |    16(0.01%) |    16(0.01%) |    0(0.00%) |  0(0.00%) |    33(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                 |                                                              SRAMVerilogAWS__parameterized0_469 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                   mems_13                                                          |                                                                                      SRAM_3_432 |    16(0.01%) |    16(0.01%) |    0(0.00%) |  0(0.00%) |    33(0.01%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                     (mems_13)                                                      |                                                                                      SRAM_3_432 |    16(0.01%) |    16(0.01%) |    0(0.00%) |  0(0.00%) |    33(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                 |                                                              SRAMVerilogAWS__parameterized0_468 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                   mems_14                                                          |                                                                                      SRAM_3_433 |    16(0.01%) |    16(0.01%) |    0(0.00%) |  0(0.00%) |    33(0.01%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                     (mems_14)                                                      |                                                                                      SRAM_3_433 |    16(0.01%) |    16(0.01%) |    0(0.00%) |  0(0.00%) |    33(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                 |                                                              SRAMVerilogAWS__parameterized0_467 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                   mems_15                                                          |                                                                                      SRAM_3_434 |    17(0.01%) |    17(0.01%) |    0(0.00%) |  0(0.00%) |    33(0.01%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                     (mems_15)                                                      |                                                                                      SRAM_3_434 |    17(0.01%) |    17(0.01%) |    0(0.00%) |  0(0.00%) |    33(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                 |                                                              SRAMVerilogAWS__parameterized0_466 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                   mems_2                                                           |                                                                                      SRAM_3_435 |    16(0.01%) |    16(0.01%) |    0(0.00%) |  0(0.00%) |    33(0.01%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                     (mems_2)                                                       |                                                                                      SRAM_3_435 |    16(0.01%) |    16(0.01%) |    0(0.00%) |  0(0.00%) |    33(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                 |                                                              SRAMVerilogAWS__parameterized0_465 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                   mems_3                                                           |                                                                                      SRAM_3_436 |    16(0.01%) |    16(0.01%) |    0(0.00%) |  0(0.00%) |    33(0.01%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                     (mems_3)                                                       |                                                                                      SRAM_3_436 |    16(0.01%) |    16(0.01%) |    0(0.00%) |  0(0.00%) |    33(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                 |                                                              SRAMVerilogAWS__parameterized0_464 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                   mems_4                                                           |                                                                                      SRAM_3_437 |    16(0.01%) |    16(0.01%) |    0(0.00%) |  0(0.00%) |    33(0.01%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                     (mems_4)                                                       |                                                                                      SRAM_3_437 |    16(0.01%) |    16(0.01%) |    0(0.00%) |  0(0.00%) |    33(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                 |                                                              SRAMVerilogAWS__parameterized0_463 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                   mems_5                                                           |                                                                                      SRAM_3_438 |    16(0.01%) |    16(0.01%) |    0(0.00%) |  0(0.00%) |    33(0.01%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                     (mems_5)                                                       |                                                                                      SRAM_3_438 |    16(0.01%) |    16(0.01%) |    0(0.00%) |  0(0.00%) |    33(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                 |                                                              SRAMVerilogAWS__parameterized0_462 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                   mems_6                                                           |                                                                                      SRAM_3_439 |    16(0.01%) |    16(0.01%) |    0(0.00%) |  0(0.00%) |    33(0.01%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                     (mems_6)                                                       |                                                                                      SRAM_3_439 |    16(0.01%) |    16(0.01%) |    0(0.00%) |  0(0.00%) |    33(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                 |                                                              SRAMVerilogAWS__parameterized0_461 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                   mems_7                                                           |                                                                                      SRAM_3_440 |    16(0.01%) |    16(0.01%) |    0(0.00%) |  0(0.00%) |    33(0.01%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                     (mems_7)                                                       |                                                                                      SRAM_3_440 |    16(0.01%) |    16(0.01%) |    0(0.00%) |  0(0.00%) |    33(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                 |                                                              SRAMVerilogAWS__parameterized0_460 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                   mems_8                                                           |                                                                                      SRAM_3_441 |    16(0.01%) |    16(0.01%) |    0(0.00%) |  0(0.00%) |    33(0.01%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                     (mems_8)                                                       |                                                                                      SRAM_3_441 |    16(0.01%) |    16(0.01%) |    0(0.00%) |  0(0.00%) |    33(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                 |                                                              SRAMVerilogAWS__parameterized0_459 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                   mems_9                                                           |                                                                                      SRAM_3_442 |    16(0.01%) |    16(0.01%) |    0(0.00%) |  0(0.00%) |    33(0.01%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                     (mems_9)                                                       |                                                                                      SRAM_3_442 |    16(0.01%) |    16(0.01%) |    0(0.00%) |  0(0.00%) |    33(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                 |                                                              SRAMVerilogAWS__parameterized0_458 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                   rptr                                                             |                                                                              CounterChainCore_4 |    29(0.01%) |    29(0.01%) |    0(0.00%) |  0(0.00%) |     5(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                     counters_1                                                     |                                                                               CounterCore_8_453 |    29(0.01%) |    29(0.01%) |    0(0.00%) |  0(0.00%) |     5(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                       counter                                                      |                                                                                  Counter_10_454 |    29(0.01%) |    29(0.01%) |    0(0.00%) |  0(0.00%) |     5(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         reg$                                                       |                                                                                       FF_41_455 |    29(0.01%) |    29(0.01%) |    0(0.00%) |  0(0.00%) |     5(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           RetimeWrapper                                            |                                                                            RetimeWrapper_45_456 |    29(0.01%) |    29(0.01%) |    0(0.00%) |  0(0.00%) |     5(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                             sr                                                     |                                                         RetimeShiftRegister__parameterized2_457 |    29(0.01%) |    29(0.01%) |    0(0.00%) |  0(0.00%) |     5(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   sizeUDC                                                          |                                                                                   UpDownCtr_443 |    28(0.01%) |    28(0.01%) |    0(0.00%) |  0(0.00%) |    10(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                     (sizeUDC)                                                      |                                                                                   UpDownCtr_443 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                     reg$                                                           |                                                                                       FF_19_450 |    28(0.01%) |    28(0.01%) |    0(0.00%) |  0(0.00%) |    10(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                       RetimeWrapper                                                |                                                                            RetimeWrapper_25_451 |    28(0.01%) |    28(0.01%) |    0(0.00%) |  0(0.00%) |    10(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         sr                                                         |                                                         RetimeShiftRegister__parameterized1_452 |    28(0.01%) |    28(0.01%) |    0(0.00%) |  0(0.00%) |    10(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   wptr                                                             |                                                                          CounterChainCore_4_444 |    30(0.01%) |    30(0.01%) |    0(0.00%) |  0(0.00%) |    11(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                     counters_0                                                     |                                                                                   CounterCore_8 |    24(0.01%) |    24(0.01%) |    0(0.00%) |  0(0.00%) |     6(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                       counter                                                      |                                                                                  Counter_10_446 |    24(0.01%) |    24(0.01%) |    0(0.00%) |  0(0.00%) |     6(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         reg$                                                       |                                                                                       FF_41_447 |    24(0.01%) |    24(0.01%) |    0(0.00%) |  0(0.00%) |     6(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           RetimeWrapper                                            |                                                                            RetimeWrapper_45_448 |    24(0.01%) |    24(0.01%) |    0(0.00%) |  0(0.00%) |     6(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                             sr                                                     |                                                         RetimeShiftRegister__parameterized2_449 |    24(0.01%) |    24(0.01%) |    0(0.00%) |  0(0.00%) |     6(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                     counters_1                                                     |                                                                               CounterCore_8_445 |     6(0.01%) |     6(0.01%) |    0(0.00%) |  0(0.00%) |     5(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                       counter                                                      |                                                                                      Counter_10 |     6(0.01%) |     6(0.01%) |    0(0.00%) |  0(0.00%) |     5(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         reg$                                                       |                                                                                           FF_41 |     6(0.01%) |     6(0.01%) |    0(0.00%) |  0(0.00%) |     5(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           RetimeWrapper                                            |                                                                                RetimeWrapper_45 |     6(0.01%) |     6(0.01%) |    0(0.00%) |  0(0.00%) |     5(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                             sr                                                     |                                                             RetimeShiftRegister__parameterized2 |     6(0.01%) |     6(0.01%) |    0(0.00%) |  0(0.00%) |     5(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             wdataSelectCounter                                                     |                                                                                      Counter_16 |     4(0.01%) |     4(0.01%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               reg$                                                                 |                                                                                           FF_54 |     4(0.01%) |     4(0.01%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 RetimeWrapper                                                      |                                                                                RetimeWrapper_58 |     4(0.01%) |     4(0.01%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   sr                                                               |                                                             RetimeShiftRegister__parameterized5 |     4(0.01%) |     4(0.01%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             wrPhase                                                                |                                                                                        SRFF_420 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             wrespFifos_0                                                           |                                                                                 FIFOCounter_421 |    30(0.01%) |    30(0.01%) |    0(0.00%) |  0(0.00%) |    10(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               sizeUDC                                                              |                                                                                   UpDownCtr_422 |    30(0.01%) |    30(0.01%) |    0(0.00%) |  0(0.00%) |    10(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 (sizeUDC)                                                          |                                                                                   UpDownCtr_422 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 reg$                                                               |                                                                                       FF_19_423 |    30(0.01%) |    30(0.01%) |    0(0.00%) |  0(0.00%) |    10(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   RetimeWrapper                                                    |                                                                            RetimeWrapper_25_424 |    30(0.01%) |    30(0.01%) |    0(0.00%) |  0(0.00%) |    10(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                     sr                                                             |                                                         RetimeShiftRegister__parameterized1_425 |    30(0.01%) |    30(0.01%) |    0(0.00%) |  0(0.00%) |    10(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           mags_1                                                                   |                                                                                       MAGCore_1 |    49(0.02%) |    49(0.02%) |    0(0.00%) |  0(0.00%) |    16(0.01%) | 0(0.00%) | 15(1.38%) |     0(0.00%) |
|             rdataFifos_0                                                           |                                                                        WidthConverterFIFO_1_318 |    25(0.01%) |    25(0.01%) |    0(0.00%) |  0(0.00%) |     6(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               FIFOCore                                                             |                                                                                  FIFOCore_2_357 |    25(0.01%) |    25(0.01%) |    0(0.00%) |  0(0.00%) |     6(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sizeUDC                                                            |                                                                                   UpDownCtr_358 |    25(0.01%) |    25(0.01%) |    0(0.00%) |  0(0.00%) |     6(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (sizeUDC)                                                        |                                                                                   UpDownCtr_358 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   reg$                                                             |                                                                                       FF_19_359 |    25(0.01%) |    25(0.01%) |    0(0.00%) |  0(0.00%) |     6(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                     (reg$)                                                         |                                                                                       FF_19_359 |     6(0.01%) |     6(0.01%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                     RetimeWrapper                                                  |                                                                            RetimeWrapper_25_360 |    19(0.01%) |    19(0.01%) |    0(0.00%) |  0(0.00%) |     6(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                       sr                                                           |                                                         RetimeShiftRegister__parameterized1_361 |    19(0.01%) |    19(0.01%) |    0(0.00%) |  0(0.00%) |     6(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             wdataFifo                                                              |                                                                   FIFOArbiterWidthConvert_1_319 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) | 15(1.38%) |     0(0.00%) |
|               WidthConverterFIFO                                                   |                                                                        WidthConverterFIFO_1_325 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) | 15(1.38%) |     0(0.00%) |
|                 FIFOCore                                                           |                                                                                  FIFOCore_2_326 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) | 15(1.38%) |     0(0.00%) |
|                   mems_1                                                           |                                                                                      SRAM_3_327 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                 |                                                              SRAMVerilogAWS__parameterized0_356 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                   mems_10                                                          |                                                                                      SRAM_3_328 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                 |                                                              SRAMVerilogAWS__parameterized0_355 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                   mems_11                                                          |                                                                                      SRAM_3_329 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                 |                                                              SRAMVerilogAWS__parameterized0_354 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                   mems_12                                                          |                                                                                      SRAM_3_330 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                 |                                                              SRAMVerilogAWS__parameterized0_353 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                   mems_13                                                          |                                                                                      SRAM_3_331 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                 |                                                              SRAMVerilogAWS__parameterized0_352 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                   mems_14                                                          |                                                                                      SRAM_3_332 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                 |                                                              SRAMVerilogAWS__parameterized0_351 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                   mems_15                                                          |                                                                                      SRAM_3_333 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                 |                                                              SRAMVerilogAWS__parameterized0_350 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                   mems_2                                                           |                                                                                      SRAM_3_334 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                 |                                                              SRAMVerilogAWS__parameterized0_349 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                   mems_3                                                           |                                                                                      SRAM_3_335 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                 |                                                              SRAMVerilogAWS__parameterized0_348 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                   mems_4                                                           |                                                                                      SRAM_3_336 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                 |                                                              SRAMVerilogAWS__parameterized0_347 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                   mems_5                                                           |                                                                                      SRAM_3_337 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                 |                                                              SRAMVerilogAWS__parameterized0_346 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                   mems_6                                                           |                                                                                      SRAM_3_338 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                 |                                                              SRAMVerilogAWS__parameterized0_345 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                   mems_7                                                           |                                                                                      SRAM_3_339 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                 |                                                              SRAMVerilogAWS__parameterized0_344 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                   mems_8                                                           |                                                                                      SRAM_3_340 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                 |                                                              SRAMVerilogAWS__parameterized0_343 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                   mems_9                                                           |                                                                                      SRAM_3_341 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                 |                                                              SRAMVerilogAWS__parameterized0_342 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|             wrespFifos_0                                                           |                                                                                 FIFOCounter_320 |    24(0.01%) |    24(0.01%) |    0(0.00%) |  0(0.00%) |    10(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               sizeUDC                                                              |                                                                                   UpDownCtr_321 |    24(0.01%) |    24(0.01%) |    0(0.00%) |  0(0.00%) |    10(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 (sizeUDC)                                                          |                                                                                   UpDownCtr_321 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 reg$                                                               |                                                                                       FF_19_322 |    24(0.01%) |    24(0.01%) |    0(0.00%) |  0(0.00%) |    10(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   RetimeWrapper                                                    |                                                                            RetimeWrapper_25_323 |    24(0.01%) |    24(0.01%) |    0(0.00%) |  0(0.00%) |    10(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                     sr                                                             |                                                         RetimeShiftRegister__parameterized1_324 |    24(0.01%) |    24(0.01%) |    0(0.00%) |  0(0.00%) |    10(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           mags_2                                                                   |                                                                                    MAGCore_1_58 |    49(0.02%) |    49(0.02%) |    0(0.00%) |  0(0.00%) |    16(0.01%) | 0(0.00%) | 15(1.38%) |     0(0.00%) |
|             rdataFifos_0                                                           |                                                                        WidthConverterFIFO_1_274 |    25(0.01%) |    25(0.01%) |    0(0.00%) |  0(0.00%) |     6(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               FIFOCore                                                             |                                                                                  FIFOCore_2_313 |    25(0.01%) |    25(0.01%) |    0(0.00%) |  0(0.00%) |     6(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sizeUDC                                                            |                                                                                   UpDownCtr_314 |    25(0.01%) |    25(0.01%) |    0(0.00%) |  0(0.00%) |     6(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (sizeUDC)                                                        |                                                                                   UpDownCtr_314 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   reg$                                                             |                                                                                       FF_19_315 |    25(0.01%) |    25(0.01%) |    0(0.00%) |  0(0.00%) |     6(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                     (reg$)                                                         |                                                                                       FF_19_315 |     6(0.01%) |     6(0.01%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                     RetimeWrapper                                                  |                                                                            RetimeWrapper_25_316 |    19(0.01%) |    19(0.01%) |    0(0.00%) |  0(0.00%) |     6(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                       sr                                                           |                                                         RetimeShiftRegister__parameterized1_317 |    19(0.01%) |    19(0.01%) |    0(0.00%) |  0(0.00%) |     6(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             wdataFifo                                                              |                                                                   FIFOArbiterWidthConvert_1_275 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) | 15(1.38%) |     0(0.00%) |
|               WidthConverterFIFO                                                   |                                                                        WidthConverterFIFO_1_281 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) | 15(1.38%) |     0(0.00%) |
|                 FIFOCore                                                           |                                                                                  FIFOCore_2_282 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) | 15(1.38%) |     0(0.00%) |
|                   mems_1                                                           |                                                                                      SRAM_3_283 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                 |                                                              SRAMVerilogAWS__parameterized0_312 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                   mems_10                                                          |                                                                                      SRAM_3_284 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                 |                                                              SRAMVerilogAWS__parameterized0_311 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                   mems_11                                                          |                                                                                      SRAM_3_285 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                 |                                                              SRAMVerilogAWS__parameterized0_310 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                   mems_12                                                          |                                                                                      SRAM_3_286 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                 |                                                              SRAMVerilogAWS__parameterized0_309 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                   mems_13                                                          |                                                                                      SRAM_3_287 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                 |                                                              SRAMVerilogAWS__parameterized0_308 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                   mems_14                                                          |                                                                                      SRAM_3_288 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                 |                                                              SRAMVerilogAWS__parameterized0_307 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                   mems_15                                                          |                                                                                      SRAM_3_289 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                 |                                                              SRAMVerilogAWS__parameterized0_306 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                   mems_2                                                           |                                                                                      SRAM_3_290 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                 |                                                              SRAMVerilogAWS__parameterized0_305 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                   mems_3                                                           |                                                                                      SRAM_3_291 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                 |                                                              SRAMVerilogAWS__parameterized0_304 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                   mems_4                                                           |                                                                                      SRAM_3_292 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                 |                                                              SRAMVerilogAWS__parameterized0_303 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                   mems_5                                                           |                                                                                      SRAM_3_293 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                 |                                                              SRAMVerilogAWS__parameterized0_302 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                   mems_6                                                           |                                                                                      SRAM_3_294 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                 |                                                              SRAMVerilogAWS__parameterized0_301 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                   mems_7                                                           |                                                                                      SRAM_3_295 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                 |                                                              SRAMVerilogAWS__parameterized0_300 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                   mems_8                                                           |                                                                                      SRAM_3_296 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                 |                                                              SRAMVerilogAWS__parameterized0_299 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                   mems_9                                                           |                                                                                      SRAM_3_297 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                 |                                                              SRAMVerilogAWS__parameterized0_298 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|             wrespFifos_0                                                           |                                                                                 FIFOCounter_276 |    24(0.01%) |    24(0.01%) |    0(0.00%) |  0(0.00%) |    10(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               sizeUDC                                                              |                                                                                   UpDownCtr_277 |    24(0.01%) |    24(0.01%) |    0(0.00%) |  0(0.00%) |    10(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 (sizeUDC)                                                          |                                                                                   UpDownCtr_277 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 reg$                                                               |                                                                                       FF_19_278 |    24(0.01%) |    24(0.01%) |    0(0.00%) |  0(0.00%) |    10(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   RetimeWrapper                                                    |                                                                            RetimeWrapper_25_279 |    24(0.01%) |    24(0.01%) |    0(0.00%) |  0(0.00%) |    10(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                     sr                                                             |                                                         RetimeShiftRegister__parameterized1_280 |    24(0.01%) |    24(0.01%) |    0(0.00%) |  0(0.00%) |    10(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           mags_3                                                                   |                                                                                    MAGCore_1_59 |    49(0.02%) |    49(0.02%) |    0(0.00%) |  0(0.00%) |    16(0.01%) | 0(0.00%) | 15(1.38%) |     0(0.00%) |
|             rdataFifos_0                                                           |                                                                            WidthConverterFIFO_1 |    25(0.01%) |    25(0.01%) |    0(0.00%) |  0(0.00%) |     6(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               FIFOCore                                                             |                                                                                  FIFOCore_2_269 |    25(0.01%) |    25(0.01%) |    0(0.00%) |  0(0.00%) |     6(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sizeUDC                                                            |                                                                                   UpDownCtr_270 |    25(0.01%) |    25(0.01%) |    0(0.00%) |  0(0.00%) |     6(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (sizeUDC)                                                        |                                                                                   UpDownCtr_270 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   reg$                                                             |                                                                                       FF_19_271 |    25(0.01%) |    25(0.01%) |    0(0.00%) |  0(0.00%) |     6(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                     (reg$)                                                         |                                                                                       FF_19_271 |     6(0.01%) |     6(0.01%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                     RetimeWrapper                                                  |                                                                            RetimeWrapper_25_272 |    19(0.01%) |    19(0.01%) |    0(0.00%) |  0(0.00%) |     6(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                       sr                                                           |                                                         RetimeShiftRegister__parameterized1_273 |    19(0.01%) |    19(0.01%) |    0(0.00%) |  0(0.00%) |     6(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             wdataFifo                                                              |                                                                       FIFOArbiterWidthConvert_1 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) | 15(1.38%) |     0(0.00%) |
|               WidthConverterFIFO                                                   |                                                                        WidthConverterFIFO_1_240 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) | 15(1.38%) |     0(0.00%) |
|                 FIFOCore                                                           |                                                                                      FIFOCore_2 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) | 15(1.38%) |     0(0.00%) |
|                   mems_1                                                           |                                                                                          SRAM_3 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                 |                                                              SRAMVerilogAWS__parameterized0_268 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                   mems_10                                                          |                                                                                      SRAM_3_241 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                 |                                                              SRAMVerilogAWS__parameterized0_267 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                   mems_11                                                          |                                                                                      SRAM_3_242 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                 |                                                              SRAMVerilogAWS__parameterized0_266 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                   mems_12                                                          |                                                                                      SRAM_3_243 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                 |                                                              SRAMVerilogAWS__parameterized0_265 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                   mems_13                                                          |                                                                                      SRAM_3_244 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                 |                                                              SRAMVerilogAWS__parameterized0_264 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                   mems_14                                                          |                                                                                      SRAM_3_245 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                 |                                                              SRAMVerilogAWS__parameterized0_263 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                   mems_15                                                          |                                                                                      SRAM_3_246 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                 |                                                              SRAMVerilogAWS__parameterized0_262 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                   mems_2                                                           |                                                                                      SRAM_3_247 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                 |                                                              SRAMVerilogAWS__parameterized0_261 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                   mems_3                                                           |                                                                                      SRAM_3_248 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                 |                                                              SRAMVerilogAWS__parameterized0_260 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                   mems_4                                                           |                                                                                      SRAM_3_249 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                 |                                                              SRAMVerilogAWS__parameterized0_259 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                   mems_5                                                           |                                                                                      SRAM_3_250 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                 |                                                              SRAMVerilogAWS__parameterized0_258 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                   mems_6                                                           |                                                                                      SRAM_3_251 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                 |                                                              SRAMVerilogAWS__parameterized0_257 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                   mems_7                                                           |                                                                                      SRAM_3_252 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                 |                                                              SRAMVerilogAWS__parameterized0_256 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                   mems_8                                                           |                                                                                      SRAM_3_253 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                 |                                                              SRAMVerilogAWS__parameterized0_255 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                   mems_9                                                           |                                                                                      SRAM_3_254 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|                     SRAMVerilogAWS                                                 |                                                                  SRAMVerilogAWS__parameterized0 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  1(0.09%) |     0(0.00%) |
|             wrespFifos_0                                                           |                                                                                     FIFOCounter |    24(0.01%) |    24(0.01%) |    0(0.00%) |  0(0.00%) |    10(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               sizeUDC                                                              |                                                                                       UpDownCtr |    24(0.01%) |    24(0.01%) |    0(0.00%) |  0(0.00%) |    10(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 (sizeUDC)                                                          |                                                                                       UpDownCtr |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 reg$                                                               |                                                                                           FF_19 |    24(0.01%) |    24(0.01%) |    0(0.00%) |  0(0.00%) |    10(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   RetimeWrapper                                                    |                                                                                RetimeWrapper_25 |    24(0.01%) |    24(0.01%) |    0(0.00%) |  0(0.00%) |    10(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                     sr                                                             |                                                             RetimeShiftRegister__parameterized1 |    24(0.01%) |    24(0.01%) |    0(0.00%) |  0(0.00%) |    10(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           regs                                                                     |                                                                                         RegFile |   815(0.37%) |   815(0.37%) |    0(0.00%) |  0(0.00%) |  1952(0.45%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             regs_0                                                                 |                                                                                         FF_1169 |   206(0.09%) |   206(0.09%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                          RetimeWrapper_1173_238 |   206(0.09%) |   206(0.09%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized8_239 |   206(0.09%) |   206(0.09%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             regs_1                                                                 |                                                                                      FF_1169_60 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                          RetimeWrapper_1173_236 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized8_237 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             regs_10                                                                |                                                                                      FF_1169_61 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                          RetimeWrapper_1173_234 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized8_235 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             regs_11                                                                |                                                                                      FF_1169_62 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                          RetimeWrapper_1173_232 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized8_233 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             regs_12                                                                |                                                                                      FF_1169_63 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                          RetimeWrapper_1173_230 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized8_231 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             regs_13                                                                |                                                                                      FF_1169_64 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                          RetimeWrapper_1173_228 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized8_229 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             regs_14                                                                |                                                                                      FF_1169_65 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                          RetimeWrapper_1173_226 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized8_227 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             regs_15                                                                |                                                                                      FF_1169_66 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                          RetimeWrapper_1173_224 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized8_225 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             regs_16                                                                |                                                                                      FF_1169_67 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                          RetimeWrapper_1173_222 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized8_223 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             regs_17                                                                |                                                                                      FF_1169_68 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                          RetimeWrapper_1173_220 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized8_221 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             regs_18                                                                |                                                                                      FF_1169_69 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                          RetimeWrapper_1173_218 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized8_219 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             regs_19                                                                |                                                                                      FF_1169_70 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                          RetimeWrapper_1173_216 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized8_217 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             regs_2                                                                 |                                                                                      FF_1169_71 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                          RetimeWrapper_1173_214 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized8_215 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             regs_20                                                                |                                                                                      FF_1169_72 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                          RetimeWrapper_1173_212 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized8_213 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             regs_21                                                                |                                                                                      FF_1169_73 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                          RetimeWrapper_1173_210 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized8_211 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             regs_22                                                                |                                                                                      FF_1169_74 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                          RetimeWrapper_1173_208 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized8_209 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             regs_23                                                                |                                                                                      FF_1169_75 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                          RetimeWrapper_1173_206 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized8_207 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             regs_24                                                                |                                                                                      FF_1169_76 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                          RetimeWrapper_1173_204 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized8_205 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             regs_25                                                                |                                                                                      FF_1169_77 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                          RetimeWrapper_1173_202 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized8_203 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             regs_26                                                                |                                                                                      FF_1169_78 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                          RetimeWrapper_1173_200 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized8_201 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             regs_27                                                                |                                                                                      FF_1169_79 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                          RetimeWrapper_1173_198 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized8_199 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             regs_28                                                                |                                                                                      FF_1169_80 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                          RetimeWrapper_1173_196 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized8_197 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             regs_29                                                                |                                                                                      FF_1169_81 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                          RetimeWrapper_1173_194 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized8_195 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             regs_3                                                                 |                                                                                      FF_1169_82 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                          RetimeWrapper_1173_192 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized8_193 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             regs_30                                                                |                                                                                      FF_1169_83 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                          RetimeWrapper_1173_190 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized8_191 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             regs_31                                                                |                                                                                      FF_1169_84 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                          RetimeWrapper_1173_188 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized8_189 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             regs_32                                                                |                                                                                      FF_1169_85 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                          RetimeWrapper_1173_186 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized8_187 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             regs_33                                                                |                                                                                      FF_1169_86 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                          RetimeWrapper_1173_184 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized8_185 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             regs_34                                                                |                                                                                      FF_1169_87 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                          RetimeWrapper_1173_182 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized8_183 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             regs_35                                                                |                                                                                      FF_1169_88 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                          RetimeWrapper_1173_180 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized8_181 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             regs_36                                                                |                                                                                      FF_1169_89 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                          RetimeWrapper_1173_178 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized8_179 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             regs_37                                                                |                                                                                      FF_1169_90 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                          RetimeWrapper_1173_176 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized8_177 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             regs_38                                                                |                                                                                      FF_1169_91 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                          RetimeWrapper_1173_174 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized8_175 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             regs_39                                                                |                                                                                      FF_1169_92 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                          RetimeWrapper_1173_172 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized8_173 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             regs_4                                                                 |                                                                                      FF_1169_93 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                          RetimeWrapper_1173_170 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized8_171 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             regs_40                                                                |                                                                                      FF_1169_94 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                          RetimeWrapper_1173_168 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized8_169 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             regs_41                                                                |                                                                                      FF_1169_95 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                          RetimeWrapper_1173_166 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized8_167 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             regs_42                                                                |                                                                                      FF_1169_96 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                          RetimeWrapper_1173_164 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized8_165 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             regs_45                                                                |                                                                                      FF_1169_97 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                          RetimeWrapper_1173_162 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized8_163 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             regs_46                                                                |                                                                                      FF_1169_98 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                          RetimeWrapper_1173_160 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized8_161 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             regs_47                                                                |                                                                                      FF_1169_99 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                          RetimeWrapper_1173_158 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized8_159 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             regs_48                                                                |                                                                                     FF_1169_100 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                          RetimeWrapper_1173_156 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized8_157 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             regs_49                                                                |                                                                                     FF_1169_101 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                          RetimeWrapper_1173_154 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized8_155 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             regs_5                                                                 |                                                                                     FF_1169_102 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                          RetimeWrapper_1173_152 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized8_153 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             regs_50                                                                |                                                                                     FF_1169_103 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                          RetimeWrapper_1173_150 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized8_151 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             regs_51                                                                |                                                                                     FF_1169_104 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                          RetimeWrapper_1173_148 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized8_149 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             regs_52                                                                |                                                                                     FF_1169_105 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                          RetimeWrapper_1173_146 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized8_147 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             regs_53                                                                |                                                                                     FF_1169_106 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                          RetimeWrapper_1173_144 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized8_145 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             regs_54                                                                |                                                                                     FF_1169_107 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                          RetimeWrapper_1173_142 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized8_143 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             regs_55                                                                |                                                                                     FF_1169_108 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                          RetimeWrapper_1173_140 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized8_141 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             regs_56                                                                |                                                                                     FF_1169_109 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                          RetimeWrapper_1173_138 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized8_139 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             regs_57                                                                |                                                                                     FF_1169_110 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                          RetimeWrapper_1173_136 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized8_137 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             regs_58                                                                |                                                                                     FF_1169_111 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                          RetimeWrapper_1173_134 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized8_135 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             regs_59                                                                |                                                                                     FF_1169_112 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                          RetimeWrapper_1173_132 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized8_133 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             regs_6                                                                 |                                                                                     FF_1169_113 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                          RetimeWrapper_1173_130 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized8_131 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             regs_60                                                                |                                                                                     FF_1169_114 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                          RetimeWrapper_1173_128 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized8_129 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             regs_61                                                                |                                                                                     FF_1169_115 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                          RetimeWrapper_1173_126 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized8_127 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             regs_62                                                                |                                                                                     FF_1169_116 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                          RetimeWrapper_1173_124 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized8_125 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             regs_7                                                                 |                                                                                     FF_1169_117 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                          RetimeWrapper_1173_122 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized8_123 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             regs_8                                                                 |                                                                                     FF_1169_118 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                          RetimeWrapper_1173_120 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                         RetimeShiftRegister__parameterized8_121 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             regs_9                                                                 |                                                                                     FF_1169_119 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                              RetimeWrapper_1173 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                             RetimeShiftRegister__parameterized8 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             rport                                                                  |                                                                                         MuxN_24 |   608(0.28%) |   608(0.28%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           timeoutCtr                                                               |                                                                                      Counter_21 |    89(0.04%) |    89(0.04%) |    0(0.00%) |  0(0.00%) |    40(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             (timeoutCtr)                                                           |                                                                                      Counter_21 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             reg$                                                                   |                                                                                         FF_1123 |    89(0.04%) |    89(0.04%) |    0(0.00%) |  0(0.00%) |    40(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RetimeWrapper                                                        |                                                                              RetimeWrapper_1127 |    89(0.04%) |    89(0.04%) |    0(0.00%) |  0(0.00%) |    40(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 sr                                                                 |                                                             RetimeShiftRegister__parameterized7 |    89(0.04%) |    89(0.04%) |    0(0.00%) |  0(0.00%) |    40(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|       accel                                                                        |                                                                                        AccelTop |  1066(0.49%) |  1054(0.48%) |   12(0.02%) |  0(0.00%) |   415(0.09%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|         (accel)                                                                    |                                                                                        AccelTop |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     5(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|         RetimeWrapper_1                                                            |                                                                                   RetimeWrapper |    13(0.01%) |    13(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           sr                                                                       |                                                                          RetimeShiftRegister_57 |    13(0.01%) |    13(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|         RetimeWrapper_10                                                           |                                                                                 RetimeWrapper_0 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           sr                                                                       |                                                                          RetimeShiftRegister_56 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|         RetimeWrapper_11                                                           |                                                                                 RetimeWrapper_1 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           sr                                                                       |                                                                          RetimeShiftRegister_55 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|         RetimeWrapper_13                                                           |                                                                                 RetimeWrapper_2 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           sr                                                                       |                                                                          RetimeShiftRegister_54 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|         RetimeWrapper_14                                                           |                                                                                 RetimeWrapper_3 |     4(0.01%) |     4(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           sr                                                                       |                                                                          RetimeShiftRegister_53 |     4(0.01%) |     4(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|         RetimeWrapper_15                                                           |                                                                                 RetimeWrapper_4 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           sr                                                                       |                                                                          RetimeShiftRegister_52 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|         RetimeWrapper_16                                                           |                                                                                 RetimeWrapper_5 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           sr                                                                       |                                                                          RetimeShiftRegister_51 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|         RetimeWrapper_4                                                            |                                                                                 RetimeWrapper_6 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           sr                                                                       |                                                                          RetimeShiftRegister_50 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|         RetimeWrapper_5                                                            |                                                                                 RetimeWrapper_7 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           sr                                                                       |                                                                          RetimeShiftRegister_49 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|         RetimeWrapper_6                                                            |                                                                                 RetimeWrapper_8 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           sr                                                                       |                                                                          RetimeShiftRegister_48 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|         RetimeWrapper_7                                                            |                                                                                 RetimeWrapper_9 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           sr                                                                       |                                                                          RetimeShiftRegister_47 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|         RetimeWrapper_8                                                            |                                                                                RetimeWrapper_10 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           sr                                                                       |                                                                          RetimeShiftRegister_46 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|         RetimeWrapper_9                                                            |                                                                                RetimeWrapper_11 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           sr                                                                       |                                                                          RetimeShiftRegister_45 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|         RootController_sm                                                          |                                                                                         Seqpipe |   250(0.11%) |   250(0.11%) |    0(0.00%) |  0(0.00%) |    75(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           (RootController_sm)                                                      |                                                                                         Seqpipe |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           FF                                                                       |                                                                                         FF_1_34 |   184(0.08%) |   184(0.08%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           FF_1                                                                     |                                                                                         FF_1_35 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           RetimeWrapper                                                            |                                                                              RetimeWrapper_1_36 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             sr                                                                     |                                                          RetimeShiftRegister__parameterized0_44 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           RetimeWrapper_1                                                          |                                                                                RetimeWrapper_37 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             sr                                                                     |                                                                          RetimeShiftRegister_43 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           SRFF                                                                     |                                                                                         SRFF_38 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           SingleCounter                                                            |                                                                                SingleCounter_39 |    13(0.01%) |    13(0.01%) |    0(0.00%) |  0(0.00%) |     7(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             FF                                                                     |                                                                                           FF_42 |    13(0.01%) |    13(0.01%) |    0(0.00%) |  0(0.00%) |     7(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           SingleCounter_1                                                          |                                                                              SingleCounter_1_40 |    50(0.02%) |    50(0.02%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             (SingleCounter_1)                                                      |                                                                              SingleCounter_1_40 |    15(0.01%) |    15(0.01%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             FF                                                                     |                                                                                         FF_1_41 |    35(0.02%) |    35(0.02%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|         done_latch                                                                 |                                                                                            SRFF |     2(0.01%) |     2(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|         retime_counter                                                             |                                                                                 SingleCounter_9 |    79(0.04%) |    79(0.04%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           (retime_counter)                                                         |                                                                                 SingleCounter_9 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           FF                                                                       |                                                                                         FF_1_33 |    79(0.04%) |    79(0.04%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|         x507_0                                                                     |                                                                                            SRAM |    12(0.01%) |     0(0.00%) |   12(0.02%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           m_0                                                                      |                                                                                           MemND |    12(0.01%) |     0(0.00%) |   12(0.02%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             m                                                                      |                                                                                           Mem1D |    12(0.01%) |     0(0.00%) |   12(0.02%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|         x509                                                                       |                                                                                         Counter |    21(0.01%) |    21(0.01%) |    0(0.00%) |  0(0.00%) |     9(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           (x509)                                                                   |                                                                                         Counter |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           ctrs_0                                                                   |                                                                              SingleCounter_2_31 |    21(0.01%) |    21(0.01%) |    0(0.00%) |  0(0.00%) |     8(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             FF                                                                     |                                                                                         FF_4_32 |    21(0.01%) |    21(0.01%) |    0(0.00%) |  0(0.00%) |     8(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|         x511_sm                                                                    |                                                                                       Innerpipe |   135(0.06%) |   135(0.06%) |    0(0.00%) |  0(0.00%) |    64(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           (x511_sm)                                                                |                                                                                       Innerpipe |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           FF                                                                       |                                                                                         FF_1_28 |    55(0.03%) |    55(0.03%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           SingleCounter                                                            |                                                                              SingleCounter_3_29 |    80(0.04%) |    80(0.04%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             (SingleCounter)                                                        |                                                                              SingleCounter_3_29 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             FF                                                                     |                                                                                         FF_1_30 |    80(0.04%) |    80(0.04%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|         x523_sm                                                                    |                                                                                    Innerpipe_12 |   130(0.06%) |   130(0.06%) |    0(0.00%) |  0(0.00%) |    64(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           (x523_sm)                                                                |                                                                                    Innerpipe_12 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           FF                                                                       |                                                                                         FF_1_25 |    49(0.02%) |    49(0.02%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           SingleCounter                                                            |                                                                              SingleCounter_3_26 |    81(0.04%) |    81(0.04%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             (SingleCounter)                                                        |                                                                              SingleCounter_3_26 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             FF                                                                     |                                                                                         FF_1_27 |    81(0.04%) |    81(0.04%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|         x525                                                                       |                                                                                      Counter_13 |    20(0.01%) |    20(0.01%) |    0(0.00%) |  0(0.00%) |     9(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           (x525)                                                                   |                                                                                      Counter_13 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           ctrs_0                                                                   |                                                                                 SingleCounter_2 |    20(0.01%) |    20(0.01%) |    0(0.00%) |  0(0.00%) |     8(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             FF                                                                     |                                                                                            FF_4 |    20(0.01%) |    20(0.01%) |    0(0.00%) |  0(0.00%) |     8(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|         x530_sm                                                                    |                                                                                    Innerpipe_14 |   130(0.06%) |   130(0.06%) |    0(0.00%) |  0(0.00%) |    64(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           (x530_sm)                                                                |                                                                                    Innerpipe_14 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           FF                                                                       |                                                                                         FF_1_23 |    50(0.02%) |    50(0.02%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           SingleCounter                                                            |                                                                                 SingleCounter_3 |    80(0.04%) |    80(0.04%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             (SingleCounter)                                                        |                                                                                 SingleCounter_3 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             FF                                                                     |                                                                                         FF_1_24 |    80(0.04%) |    80(0.04%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|         x531_sm                                                                    |                                                                                      Seqpipe_15 |   252(0.12%) |   252(0.12%) |    0(0.00%) |  0(0.00%) |    75(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           (x531_sm)                                                                |                                                                                      Seqpipe_15 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           FF                                                                       |                                                                                            FF_1 |   185(0.08%) |   185(0.08%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           FF_1                                                                     |                                                                                         FF_1_18 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           RetimeWrapper                                                            |                                                                              RetimeWrapper_1_19 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             sr                                                                     |                                                             RetimeShiftRegister__parameterized0 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           RetimeWrapper_1                                                          |                                                                                RetimeWrapper_20 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             sr                                                                     |                                                                             RetimeShiftRegister |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           SRFF                                                                     |                                                                                         SRFF_21 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           SingleCounter                                                            |                                                                                   SingleCounter |    14(0.01%) |    14(0.01%) |    0(0.00%) |  0(0.00%) |     7(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             FF                                                                     |                                                                                              FF |    14(0.01%) |    14(0.01%) |    0(0.00%) |  0(0.00%) |     7(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           SingleCounter_1                                                          |                                                                                 SingleCounter_1 |    50(0.02%) |    50(0.02%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             (SingleCounter_1)                                                      |                                                                                 SingleCounter_1 |    15(0.01%) |    15(0.01%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             FF                                                                     |                                                                                         FF_1_22 |    35(0.02%) |    35(0.02%) |    0(0.00%) |  0(0.00%) |    32(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|         x535_sm                                                                    |                                                                                      Streampipe |    44(0.02%) |    44(0.02%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           doneFF_0                                                                 |                                                                                         SRFF_16 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           doneFF_1                                                                 |                                                                                         SRFF_17 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           stateFF                                                                  |                                                                                            FF_7 |    42(0.02%) |    42(0.02%) |    0(0.00%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|     axi_clock_converter_0                                                          |                                                                design_1_axi_clock_converter_0_0 |   381(0.17%) |   177(0.08%) |  204(0.29%) |  0(0.00%) |  1025(0.23%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|       (axi_clock_converter_0)                                                      |                                                                design_1_axi_clock_converter_0_0 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|       inst                                                                         |                design_1_axi_clock_converter_0_0_axi_clock_converter_v2_1_11_axi_clock_converter |   381(0.17%) |   177(0.08%) |  204(0.29%) |  0(0.00%) |  1025(0.23%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|         (inst)                                                                     |                design_1_axi_clock_converter_0_0_axi_clock_converter_v2_1_11_axi_clock_converter |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|         gen_clock_conv.gen_async_conv.asyncfifo_axi                                |                                         design_1_axi_clock_converter_0_0_fifo_generator_v13_1_4 |   380(0.17%) |   176(0.08%) |  204(0.29%) |  0(0.00%) |  1025(0.23%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           (gen_clock_conv.gen_async_conv.asyncfifo_axi)                            |                                         design_1_axi_clock_converter_0_0_fifo_generator_v13_1_4 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           inst_fifo_gen                                                            |                                   design_1_axi_clock_converter_0_0_fifo_generator_v13_1_4_synth |   380(0.17%) |   176(0.08%) |  204(0.29%) |  0(0.00%) |  1025(0.23%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             gaxi_full_lite.gread_ch.grach2.axi_rach                                |                                             design_1_axi_clock_converter_0_0_fifo_generator_top |    79(0.04%) |    35(0.02%) |   44(0.06%) |  0(0.00%) |   213(0.05%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               grf.rf                                                               |                                      design_1_axi_clock_converter_0_0_fifo_generator_ramfifo_74 |    79(0.04%) |    35(0.02%) |   44(0.06%) |  0(0.00%) |   213(0.05%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 (grf.rf)                                                           |                                      design_1_axi_clock_converter_0_0_fifo_generator_ramfifo_74 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 gntv_or_sync_fifo.gcx.clkx                                         |                                                 design_1_axi_clock_converter_0_0_clk_x_pntrs_75 |    10(0.01%) |    10(0.01%) |    0(0.00%) |  0(0.00%) |    40(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (gntv_or_sync_fifo.gcx.clkx)                                     |                                                 design_1_axi_clock_converter_0_0_clk_x_pntrs_75 |     8(0.01%) |     8(0.01%) |    0(0.00%) |  0(0.00%) |    16(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[1].rd_stg_inst                             |                             design_1_axi_clock_converter_0_0_synchronizer_ff__parameterized0_92 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[1].wr_stg_inst                             |                             design_1_axi_clock_converter_0_0_synchronizer_ff__parameterized0_93 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[2].rd_stg_inst                             |                             design_1_axi_clock_converter_0_0_synchronizer_ff__parameterized0_94 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[2].wr_stg_inst                             |                             design_1_axi_clock_converter_0_0_synchronizer_ff__parameterized0_95 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[3].rd_stg_inst                             |                             design_1_axi_clock_converter_0_0_synchronizer_ff__parameterized0_96 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[3].wr_stg_inst                             |                             design_1_axi_clock_converter_0_0_synchronizer_ff__parameterized0_97 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 gntv_or_sync_fifo.gl0.rd                                           |                                                    design_1_axi_clock_converter_0_0_rd_logic_76 |    16(0.01%) |    16(0.01%) |    0(0.00%) |  0(0.00%) |    18(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gr1.gr1_int.rfwft                                                |                                                     design_1_axi_clock_converter_0_0_rd_fwft_89 |     9(0.01%) |     9(0.01%) |    0(0.00%) |  0(0.00%) |     8(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gras.rsts                                                        |                                          design_1_axi_clock_converter_0_0_rd_status_flags_as_90 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   rpntr                                                            |                                                 design_1_axi_clock_converter_0_0_rd_bin_cntr_91 |     7(0.01%) |     7(0.01%) |    0(0.00%) |  0(0.00%) |     8(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 gntv_or_sync_fifo.gl0.wr                                           |                                                    design_1_axi_clock_converter_0_0_wr_logic_77 |     6(0.01%) |     6(0.01%) |    0(0.00%) |  0(0.00%) |    14(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gwas.wsts                                                        |                                          design_1_axi_clock_converter_0_0_wr_status_flags_as_87 |     3(0.01%) |     3(0.01%) |    0(0.00%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   wpntr                                                            |                                                 design_1_axi_clock_converter_0_0_wr_bin_cntr_88 |     3(0.01%) |     3(0.01%) |    0(0.00%) |  0(0.00%) |    12(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 gntv_or_sync_fifo.mem                                              |                                                      design_1_axi_clock_converter_0_0_memory_78 |    44(0.02%) |     0(0.00%) |   44(0.06%) |  0(0.00%) |   120(0.03%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (gntv_or_sync_fifo.mem)                                          |                                                      design_1_axi_clock_converter_0_0_memory_78 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    60(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gdm.dm_gen.dm                                                    |                                                        design_1_axi_clock_converter_0_0_dmem_86 |    44(0.02%) |     0(0.00%) |   44(0.06%) |  0(0.00%) |    60(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 rstblk                                                             |                                           design_1_axi_clock_converter_0_0_reset_blk_ramfifo_79 |     2(0.01%) |     2(0.01%) |    0(0.00%) |  0(0.00%) |    21(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (rstblk)                                                         |                                           design_1_axi_clock_converter_0_0_reset_blk_ramfifo_79 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    15(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst         |                                             design_1_axi_clock_converter_0_0_synchronizer_ff_80 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst         |                                             design_1_axi_clock_converter_0_0_synchronizer_ff_81 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst         |                                             design_1_axi_clock_converter_0_0_synchronizer_ff_82 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst         |                                             design_1_axi_clock_converter_0_0_synchronizer_ff_83 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst         |                                             design_1_axi_clock_converter_0_0_synchronizer_ff_84 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst         |                                             design_1_axi_clock_converter_0_0_synchronizer_ff_85 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             gaxi_full_lite.gread_ch.grdch2.axi_rdch                                |                             design_1_axi_clock_converter_0_0_fifo_generator_top__parameterized2 |    88(0.04%) |    36(0.02%) |   52(0.07%) |  0(0.00%) |   239(0.05%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               grf.rf                                                               |                         design_1_axi_clock_converter_0_0_fifo_generator_ramfifo__parameterized2 |    88(0.04%) |    36(0.02%) |   52(0.07%) |  0(0.00%) |   239(0.05%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 (grf.rf)                                                           |                         design_1_axi_clock_converter_0_0_fifo_generator_ramfifo__parameterized2 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 gntv_or_sync_fifo.gcx.clkx                                         |                                                 design_1_axi_clock_converter_0_0_clk_x_pntrs_53 |    10(0.01%) |    10(0.01%) |    0(0.00%) |  0(0.00%) |    40(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (gntv_or_sync_fifo.gcx.clkx)                                     |                                                 design_1_axi_clock_converter_0_0_clk_x_pntrs_53 |     8(0.01%) |     8(0.01%) |    0(0.00%) |  0(0.00%) |    16(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[1].rd_stg_inst                             |                             design_1_axi_clock_converter_0_0_synchronizer_ff__parameterized0_68 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[1].wr_stg_inst                             |                             design_1_axi_clock_converter_0_0_synchronizer_ff__parameterized0_69 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[2].rd_stg_inst                             |                             design_1_axi_clock_converter_0_0_synchronizer_ff__parameterized0_70 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[2].wr_stg_inst                             |                             design_1_axi_clock_converter_0_0_synchronizer_ff__parameterized0_71 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[3].rd_stg_inst                             |                             design_1_axi_clock_converter_0_0_synchronizer_ff__parameterized0_72 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[3].wr_stg_inst                             |                             design_1_axi_clock_converter_0_0_synchronizer_ff__parameterized0_73 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 gntv_or_sync_fifo.gl0.rd                                           |                                                    design_1_axi_clock_converter_0_0_rd_logic_54 |    16(0.01%) |    16(0.01%) |    0(0.00%) |  0(0.00%) |    18(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gr1.gr1_int.rfwft                                                |                                                     design_1_axi_clock_converter_0_0_rd_fwft_65 |     9(0.01%) |     9(0.01%) |    0(0.00%) |  0(0.00%) |     8(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gras.rsts                                                        |                                          design_1_axi_clock_converter_0_0_rd_status_flags_as_66 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   rpntr                                                            |                                                 design_1_axi_clock_converter_0_0_rd_bin_cntr_67 |     7(0.01%) |     7(0.01%) |    0(0.00%) |  0(0.00%) |     8(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 gntv_or_sync_fifo.gl0.wr                                           |                                                    design_1_axi_clock_converter_0_0_wr_logic_55 |     6(0.01%) |     6(0.01%) |    0(0.00%) |  0(0.00%) |    14(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gwas.wsts                                                        |                                          design_1_axi_clock_converter_0_0_wr_status_flags_as_63 |     3(0.01%) |     3(0.01%) |    0(0.00%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   wpntr                                                            |                                                 design_1_axi_clock_converter_0_0_wr_bin_cntr_64 |     3(0.01%) |     3(0.01%) |    0(0.00%) |  0(0.00%) |    12(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 gntv_or_sync_fifo.mem                                              |                                         design_1_axi_clock_converter_0_0_memory__parameterized2 |    52(0.02%) |     0(0.00%) |   52(0.07%) |  0(0.00%) |   146(0.03%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (gntv_or_sync_fifo.mem)                                          |                                         design_1_axi_clock_converter_0_0_memory__parameterized2 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    73(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gdm.dm_gen.dm                                                    |                                           design_1_axi_clock_converter_0_0_dmem__parameterized2 |    52(0.02%) |     0(0.00%) |   52(0.07%) |  0(0.00%) |    73(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 rstblk                                                             |                                           design_1_axi_clock_converter_0_0_reset_blk_ramfifo_56 |     3(0.01%) |     3(0.01%) |    0(0.00%) |  0(0.00%) |    21(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (rstblk)                                                         |                                           design_1_axi_clock_converter_0_0_reset_blk_ramfifo_56 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |    15(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst         |                                             design_1_axi_clock_converter_0_0_synchronizer_ff_57 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst         |                                             design_1_axi_clock_converter_0_0_synchronizer_ff_58 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst         |                                             design_1_axi_clock_converter_0_0_synchronizer_ff_59 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst         |                                             design_1_axi_clock_converter_0_0_synchronizer_ff_60 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst         |                                             design_1_axi_clock_converter_0_0_synchronizer_ff_61 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst         |                                             design_1_axi_clock_converter_0_0_synchronizer_ff_62 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             gaxi_full_lite.gwrite_ch.gwach2.axi_wach                               |                                           design_1_axi_clock_converter_0_0_fifo_generator_top_0 |    79(0.04%) |    35(0.02%) |   44(0.06%) |  0(0.00%) |   213(0.05%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               grf.rf                                                               |                                         design_1_axi_clock_converter_0_0_fifo_generator_ramfifo |    79(0.04%) |    35(0.02%) |   44(0.06%) |  0(0.00%) |   213(0.05%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 (grf.rf)                                                           |                                         design_1_axi_clock_converter_0_0_fifo_generator_ramfifo |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 gntv_or_sync_fifo.gcx.clkx                                         |                                                 design_1_axi_clock_converter_0_0_clk_x_pntrs_32 |    10(0.01%) |    10(0.01%) |    0(0.00%) |  0(0.00%) |    40(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (gntv_or_sync_fifo.gcx.clkx)                                     |                                                 design_1_axi_clock_converter_0_0_clk_x_pntrs_32 |     8(0.01%) |     8(0.01%) |    0(0.00%) |  0(0.00%) |    16(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[1].rd_stg_inst                             |                             design_1_axi_clock_converter_0_0_synchronizer_ff__parameterized0_47 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[1].wr_stg_inst                             |                             design_1_axi_clock_converter_0_0_synchronizer_ff__parameterized0_48 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[2].rd_stg_inst                             |                             design_1_axi_clock_converter_0_0_synchronizer_ff__parameterized0_49 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[2].wr_stg_inst                             |                             design_1_axi_clock_converter_0_0_synchronizer_ff__parameterized0_50 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[3].rd_stg_inst                             |                             design_1_axi_clock_converter_0_0_synchronizer_ff__parameterized0_51 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[3].wr_stg_inst                             |                             design_1_axi_clock_converter_0_0_synchronizer_ff__parameterized0_52 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 gntv_or_sync_fifo.gl0.rd                                           |                                                    design_1_axi_clock_converter_0_0_rd_logic_33 |    16(0.01%) |    16(0.01%) |    0(0.00%) |  0(0.00%) |    18(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gr1.gr1_int.rfwft                                                |                                                     design_1_axi_clock_converter_0_0_rd_fwft_44 |     9(0.01%) |     9(0.01%) |    0(0.00%) |  0(0.00%) |     8(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gras.rsts                                                        |                                          design_1_axi_clock_converter_0_0_rd_status_flags_as_45 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   rpntr                                                            |                                                 design_1_axi_clock_converter_0_0_rd_bin_cntr_46 |     7(0.01%) |     7(0.01%) |    0(0.00%) |  0(0.00%) |     8(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 gntv_or_sync_fifo.gl0.wr                                           |                                                    design_1_axi_clock_converter_0_0_wr_logic_34 |     6(0.01%) |     6(0.01%) |    0(0.00%) |  0(0.00%) |    14(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gwas.wsts                                                        |                                          design_1_axi_clock_converter_0_0_wr_status_flags_as_42 |     3(0.01%) |     3(0.01%) |    0(0.00%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   wpntr                                                            |                                                 design_1_axi_clock_converter_0_0_wr_bin_cntr_43 |     3(0.01%) |     3(0.01%) |    0(0.00%) |  0(0.00%) |    12(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 gntv_or_sync_fifo.mem                                              |                                                         design_1_axi_clock_converter_0_0_memory |    44(0.02%) |     0(0.00%) |   44(0.06%) |  0(0.00%) |   120(0.03%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (gntv_or_sync_fifo.mem)                                          |                                                         design_1_axi_clock_converter_0_0_memory |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    60(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gdm.dm_gen.dm                                                    |                                                           design_1_axi_clock_converter_0_0_dmem |    44(0.02%) |     0(0.00%) |   44(0.06%) |  0(0.00%) |    60(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 rstblk                                                             |                                           design_1_axi_clock_converter_0_0_reset_blk_ramfifo_35 |     2(0.01%) |     2(0.01%) |    0(0.00%) |  0(0.00%) |    21(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (rstblk)                                                         |                                           design_1_axi_clock_converter_0_0_reset_blk_ramfifo_35 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    15(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst         |                                             design_1_axi_clock_converter_0_0_synchronizer_ff_36 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst         |                                             design_1_axi_clock_converter_0_0_synchronizer_ff_37 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst         |                                             design_1_axi_clock_converter_0_0_synchronizer_ff_38 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst         |                                             design_1_axi_clock_converter_0_0_synchronizer_ff_39 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst         |                                             design_1_axi_clock_converter_0_0_synchronizer_ff_40 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst         |                                             design_1_axi_clock_converter_0_0_synchronizer_ff_41 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                               |                             design_1_axi_clock_converter_0_0_fifo_generator_top__parameterized0 |    91(0.04%) |    35(0.02%) |   56(0.08%) |  0(0.00%) |   251(0.06%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               grf.rf                                                               |                         design_1_axi_clock_converter_0_0_fifo_generator_ramfifo__parameterized0 |    91(0.04%) |    35(0.02%) |   56(0.08%) |  0(0.00%) |   251(0.06%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 (grf.rf)                                                           |                         design_1_axi_clock_converter_0_0_fifo_generator_ramfifo__parameterized0 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 gntv_or_sync_fifo.gcx.clkx                                         |                                                 design_1_axi_clock_converter_0_0_clk_x_pntrs_11 |    10(0.01%) |    10(0.01%) |    0(0.00%) |  0(0.00%) |    40(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (gntv_or_sync_fifo.gcx.clkx)                                     |                                                 design_1_axi_clock_converter_0_0_clk_x_pntrs_11 |     8(0.01%) |     8(0.01%) |    0(0.00%) |  0(0.00%) |    16(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[1].rd_stg_inst                             |                             design_1_axi_clock_converter_0_0_synchronizer_ff__parameterized0_26 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[1].wr_stg_inst                             |                             design_1_axi_clock_converter_0_0_synchronizer_ff__parameterized0_27 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[2].rd_stg_inst                             |                             design_1_axi_clock_converter_0_0_synchronizer_ff__parameterized0_28 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[2].wr_stg_inst                             |                             design_1_axi_clock_converter_0_0_synchronizer_ff__parameterized0_29 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[3].rd_stg_inst                             |                             design_1_axi_clock_converter_0_0_synchronizer_ff__parameterized0_30 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[3].wr_stg_inst                             |                             design_1_axi_clock_converter_0_0_synchronizer_ff__parameterized0_31 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 gntv_or_sync_fifo.gl0.rd                                           |                                                    design_1_axi_clock_converter_0_0_rd_logic_12 |    16(0.01%) |    16(0.01%) |    0(0.00%) |  0(0.00%) |    18(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gr1.gr1_int.rfwft                                                |                                                     design_1_axi_clock_converter_0_0_rd_fwft_23 |     9(0.01%) |     9(0.01%) |    0(0.00%) |  0(0.00%) |     8(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gras.rsts                                                        |                                          design_1_axi_clock_converter_0_0_rd_status_flags_as_24 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   rpntr                                                            |                                                 design_1_axi_clock_converter_0_0_rd_bin_cntr_25 |     7(0.01%) |     7(0.01%) |    0(0.00%) |  0(0.00%) |     8(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 gntv_or_sync_fifo.gl0.wr                                           |                                                    design_1_axi_clock_converter_0_0_wr_logic_13 |     6(0.01%) |     6(0.01%) |    0(0.00%) |  0(0.00%) |    14(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gwas.wsts                                                        |                                          design_1_axi_clock_converter_0_0_wr_status_flags_as_21 |     3(0.01%) |     3(0.01%) |    0(0.00%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   wpntr                                                            |                                                 design_1_axi_clock_converter_0_0_wr_bin_cntr_22 |     3(0.01%) |     3(0.01%) |    0(0.00%) |  0(0.00%) |    12(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 gntv_or_sync_fifo.mem                                              |                                         design_1_axi_clock_converter_0_0_memory__parameterized0 |    56(0.03%) |     0(0.00%) |   56(0.08%) |  0(0.00%) |   158(0.04%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (gntv_or_sync_fifo.mem)                                          |                                         design_1_axi_clock_converter_0_0_memory__parameterized0 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    79(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gdm.dm_gen.dm                                                    |                                           design_1_axi_clock_converter_0_0_dmem__parameterized0 |    56(0.03%) |     0(0.00%) |   56(0.08%) |  0(0.00%) |    79(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 rstblk                                                             |                                           design_1_axi_clock_converter_0_0_reset_blk_ramfifo_14 |     2(0.01%) |     2(0.01%) |    0(0.00%) |  0(0.00%) |    21(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (rstblk)                                                         |                                           design_1_axi_clock_converter_0_0_reset_blk_ramfifo_14 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    15(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst         |                                             design_1_axi_clock_converter_0_0_synchronizer_ff_15 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst         |                                             design_1_axi_clock_converter_0_0_synchronizer_ff_16 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst         |                                             design_1_axi_clock_converter_0_0_synchronizer_ff_17 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst         |                                             design_1_axi_clock_converter_0_0_synchronizer_ff_18 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst         |                                             design_1_axi_clock_converter_0_0_synchronizer_ff_19 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst         |                                             design_1_axi_clock_converter_0_0_synchronizer_ff_20 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch                               |                             design_1_axi_clock_converter_0_0_fifo_generator_top__parameterized1 |    43(0.02%) |    35(0.02%) |    8(0.01%) |  0(0.00%) |   109(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               grf.rf                                                               |                         design_1_axi_clock_converter_0_0_fifo_generator_ramfifo__parameterized1 |    43(0.02%) |    35(0.02%) |    8(0.01%) |  0(0.00%) |   109(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 (grf.rf)                                                           |                         design_1_axi_clock_converter_0_0_fifo_generator_ramfifo__parameterized1 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 gntv_or_sync_fifo.gcx.clkx                                         |                                                    design_1_axi_clock_converter_0_0_clk_x_pntrs |    10(0.01%) |    10(0.01%) |    0(0.00%) |  0(0.00%) |    40(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (gntv_or_sync_fifo.gcx.clkx)                                     |                                                    design_1_axi_clock_converter_0_0_clk_x_pntrs |     8(0.01%) |     8(0.01%) |    0(0.00%) |  0(0.00%) |    16(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[1].rd_stg_inst                             |                                design_1_axi_clock_converter_0_0_synchronizer_ff__parameterized0 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[1].wr_stg_inst                             |                              design_1_axi_clock_converter_0_0_synchronizer_ff__parameterized0_6 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[2].rd_stg_inst                             |                              design_1_axi_clock_converter_0_0_synchronizer_ff__parameterized0_7 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[2].wr_stg_inst                             |                              design_1_axi_clock_converter_0_0_synchronizer_ff__parameterized0_8 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[3].rd_stg_inst                             |                              design_1_axi_clock_converter_0_0_synchronizer_ff__parameterized0_9 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[3].wr_stg_inst                             |                             design_1_axi_clock_converter_0_0_synchronizer_ff__parameterized0_10 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 gntv_or_sync_fifo.gl0.rd                                           |                                                       design_1_axi_clock_converter_0_0_rd_logic |    16(0.01%) |    16(0.01%) |    0(0.00%) |  0(0.00%) |    18(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gr1.gr1_int.rfwft                                                |                                                        design_1_axi_clock_converter_0_0_rd_fwft |     9(0.01%) |     9(0.01%) |    0(0.00%) |  0(0.00%) |     8(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gras.rsts                                                        |                                             design_1_axi_clock_converter_0_0_rd_status_flags_as |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   rpntr                                                            |                                                    design_1_axi_clock_converter_0_0_rd_bin_cntr |     7(0.01%) |     7(0.01%) |    0(0.00%) |  0(0.00%) |     8(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 gntv_or_sync_fifo.gl0.wr                                           |                                                       design_1_axi_clock_converter_0_0_wr_logic |     6(0.01%) |     6(0.01%) |    0(0.00%) |  0(0.00%) |    14(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gwas.wsts                                                        |                                             design_1_axi_clock_converter_0_0_wr_status_flags_as |     3(0.01%) |     3(0.01%) |    0(0.00%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   wpntr                                                            |                                                    design_1_axi_clock_converter_0_0_wr_bin_cntr |     3(0.01%) |     3(0.01%) |    0(0.00%) |  0(0.00%) |    12(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 gntv_or_sync_fifo.mem                                              |                                         design_1_axi_clock_converter_0_0_memory__parameterized1 |     8(0.01%) |     0(0.00%) |    8(0.01%) |  0(0.00%) |    16(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (gntv_or_sync_fifo.mem)                                          |                                         design_1_axi_clock_converter_0_0_memory__parameterized1 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     8(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gdm.dm_gen.dm                                                    |                                           design_1_axi_clock_converter_0_0_dmem__parameterized1 |     8(0.01%) |     0(0.00%) |    8(0.01%) |  0(0.00%) |     8(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 rstblk                                                             |                                              design_1_axi_clock_converter_0_0_reset_blk_ramfifo |     2(0.01%) |     2(0.01%) |    0(0.00%) |  0(0.00%) |    21(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (rstblk)                                                         |                                              design_1_axi_clock_converter_0_0_reset_blk_ramfifo |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    15(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst         |                                                design_1_axi_clock_converter_0_0_synchronizer_ff |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst         |                                              design_1_axi_clock_converter_0_0_synchronizer_ff_1 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst         |                                              design_1_axi_clock_converter_0_0_synchronizer_ff_2 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst         |                                              design_1_axi_clock_converter_0_0_synchronizer_ff_3 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst         |                                              design_1_axi_clock_converter_0_0_synchronizer_ff_4 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst         |                                              design_1_axi_clock_converter_0_0_synchronizer_ff_5 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|     axi_clock_converter_1                                                          |                                                                design_1_axi_clock_converter_1_0 |   381(0.17%) |   177(0.08%) |  204(0.29%) |  0(0.00%) |  1025(0.23%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|       (axi_clock_converter_1)                                                      |                                                                design_1_axi_clock_converter_1_0 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|       inst                                                                         |                design_1_axi_clock_converter_1_0_axi_clock_converter_v2_1_11_axi_clock_converter |   381(0.17%) |   177(0.08%) |  204(0.29%) |  0(0.00%) |  1025(0.23%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|         (inst)                                                                     |                design_1_axi_clock_converter_1_0_axi_clock_converter_v2_1_11_axi_clock_converter |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|         gen_clock_conv.gen_async_conv.asyncfifo_axi                                |                                         design_1_axi_clock_converter_1_0_fifo_generator_v13_1_4 |   380(0.17%) |   176(0.08%) |  204(0.29%) |  0(0.00%) |  1025(0.23%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           (gen_clock_conv.gen_async_conv.asyncfifo_axi)                            |                                         design_1_axi_clock_converter_1_0_fifo_generator_v13_1_4 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           inst_fifo_gen                                                            |                                   design_1_axi_clock_converter_1_0_fifo_generator_v13_1_4_synth |   380(0.17%) |   176(0.08%) |  204(0.29%) |  0(0.00%) |  1025(0.23%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             gaxi_full_lite.gread_ch.grach2.axi_rach                                |                                             design_1_axi_clock_converter_1_0_fifo_generator_top |    79(0.04%) |    35(0.02%) |   44(0.06%) |  0(0.00%) |   213(0.05%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               grf.rf                                                               |                                      design_1_axi_clock_converter_1_0_fifo_generator_ramfifo_74 |    79(0.04%) |    35(0.02%) |   44(0.06%) |  0(0.00%) |   213(0.05%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 (grf.rf)                                                           |                                      design_1_axi_clock_converter_1_0_fifo_generator_ramfifo_74 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 gntv_or_sync_fifo.gcx.clkx                                         |                                                 design_1_axi_clock_converter_1_0_clk_x_pntrs_75 |    10(0.01%) |    10(0.01%) |    0(0.00%) |  0(0.00%) |    40(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (gntv_or_sync_fifo.gcx.clkx)                                     |                                                 design_1_axi_clock_converter_1_0_clk_x_pntrs_75 |     8(0.01%) |     8(0.01%) |    0(0.00%) |  0(0.00%) |    16(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[1].rd_stg_inst                             |                             design_1_axi_clock_converter_1_0_synchronizer_ff__parameterized0_92 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[1].wr_stg_inst                             |                             design_1_axi_clock_converter_1_0_synchronizer_ff__parameterized0_93 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[2].rd_stg_inst                             |                             design_1_axi_clock_converter_1_0_synchronizer_ff__parameterized0_94 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[2].wr_stg_inst                             |                             design_1_axi_clock_converter_1_0_synchronizer_ff__parameterized0_95 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[3].rd_stg_inst                             |                             design_1_axi_clock_converter_1_0_synchronizer_ff__parameterized0_96 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[3].wr_stg_inst                             |                             design_1_axi_clock_converter_1_0_synchronizer_ff__parameterized0_97 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 gntv_or_sync_fifo.gl0.rd                                           |                                                    design_1_axi_clock_converter_1_0_rd_logic_76 |    16(0.01%) |    16(0.01%) |    0(0.00%) |  0(0.00%) |    18(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gr1.gr1_int.rfwft                                                |                                                     design_1_axi_clock_converter_1_0_rd_fwft_89 |     9(0.01%) |     9(0.01%) |    0(0.00%) |  0(0.00%) |     8(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gras.rsts                                                        |                                          design_1_axi_clock_converter_1_0_rd_status_flags_as_90 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   rpntr                                                            |                                                 design_1_axi_clock_converter_1_0_rd_bin_cntr_91 |     7(0.01%) |     7(0.01%) |    0(0.00%) |  0(0.00%) |     8(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 gntv_or_sync_fifo.gl0.wr                                           |                                                    design_1_axi_clock_converter_1_0_wr_logic_77 |     6(0.01%) |     6(0.01%) |    0(0.00%) |  0(0.00%) |    14(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gwas.wsts                                                        |                                          design_1_axi_clock_converter_1_0_wr_status_flags_as_87 |     3(0.01%) |     3(0.01%) |    0(0.00%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   wpntr                                                            |                                                 design_1_axi_clock_converter_1_0_wr_bin_cntr_88 |     3(0.01%) |     3(0.01%) |    0(0.00%) |  0(0.00%) |    12(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 gntv_or_sync_fifo.mem                                              |                                                      design_1_axi_clock_converter_1_0_memory_78 |    44(0.02%) |     0(0.00%) |   44(0.06%) |  0(0.00%) |   120(0.03%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (gntv_or_sync_fifo.mem)                                          |                                                      design_1_axi_clock_converter_1_0_memory_78 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    60(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gdm.dm_gen.dm                                                    |                                                        design_1_axi_clock_converter_1_0_dmem_86 |    44(0.02%) |     0(0.00%) |   44(0.06%) |  0(0.00%) |    60(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 rstblk                                                             |                                           design_1_axi_clock_converter_1_0_reset_blk_ramfifo_79 |     2(0.01%) |     2(0.01%) |    0(0.00%) |  0(0.00%) |    21(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (rstblk)                                                         |                                           design_1_axi_clock_converter_1_0_reset_blk_ramfifo_79 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    15(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst         |                                             design_1_axi_clock_converter_1_0_synchronizer_ff_80 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst         |                                             design_1_axi_clock_converter_1_0_synchronizer_ff_81 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst         |                                             design_1_axi_clock_converter_1_0_synchronizer_ff_82 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst         |                                             design_1_axi_clock_converter_1_0_synchronizer_ff_83 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst         |                                             design_1_axi_clock_converter_1_0_synchronizer_ff_84 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst         |                                             design_1_axi_clock_converter_1_0_synchronizer_ff_85 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             gaxi_full_lite.gread_ch.grdch2.axi_rdch                                |                             design_1_axi_clock_converter_1_0_fifo_generator_top__parameterized2 |    88(0.04%) |    36(0.02%) |   52(0.07%) |  0(0.00%) |   239(0.05%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               grf.rf                                                               |                         design_1_axi_clock_converter_1_0_fifo_generator_ramfifo__parameterized2 |    88(0.04%) |    36(0.02%) |   52(0.07%) |  0(0.00%) |   239(0.05%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 (grf.rf)                                                           |                         design_1_axi_clock_converter_1_0_fifo_generator_ramfifo__parameterized2 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 gntv_or_sync_fifo.gcx.clkx                                         |                                                 design_1_axi_clock_converter_1_0_clk_x_pntrs_53 |    10(0.01%) |    10(0.01%) |    0(0.00%) |  0(0.00%) |    40(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (gntv_or_sync_fifo.gcx.clkx)                                     |                                                 design_1_axi_clock_converter_1_0_clk_x_pntrs_53 |     8(0.01%) |     8(0.01%) |    0(0.00%) |  0(0.00%) |    16(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[1].rd_stg_inst                             |                             design_1_axi_clock_converter_1_0_synchronizer_ff__parameterized0_68 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[1].wr_stg_inst                             |                             design_1_axi_clock_converter_1_0_synchronizer_ff__parameterized0_69 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[2].rd_stg_inst                             |                             design_1_axi_clock_converter_1_0_synchronizer_ff__parameterized0_70 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[2].wr_stg_inst                             |                             design_1_axi_clock_converter_1_0_synchronizer_ff__parameterized0_71 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[3].rd_stg_inst                             |                             design_1_axi_clock_converter_1_0_synchronizer_ff__parameterized0_72 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[3].wr_stg_inst                             |                             design_1_axi_clock_converter_1_0_synchronizer_ff__parameterized0_73 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 gntv_or_sync_fifo.gl0.rd                                           |                                                    design_1_axi_clock_converter_1_0_rd_logic_54 |    16(0.01%) |    16(0.01%) |    0(0.00%) |  0(0.00%) |    18(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gr1.gr1_int.rfwft                                                |                                                     design_1_axi_clock_converter_1_0_rd_fwft_65 |     9(0.01%) |     9(0.01%) |    0(0.00%) |  0(0.00%) |     8(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gras.rsts                                                        |                                          design_1_axi_clock_converter_1_0_rd_status_flags_as_66 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   rpntr                                                            |                                                 design_1_axi_clock_converter_1_0_rd_bin_cntr_67 |     7(0.01%) |     7(0.01%) |    0(0.00%) |  0(0.00%) |     8(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 gntv_or_sync_fifo.gl0.wr                                           |                                                    design_1_axi_clock_converter_1_0_wr_logic_55 |     6(0.01%) |     6(0.01%) |    0(0.00%) |  0(0.00%) |    14(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gwas.wsts                                                        |                                          design_1_axi_clock_converter_1_0_wr_status_flags_as_63 |     3(0.01%) |     3(0.01%) |    0(0.00%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   wpntr                                                            |                                                 design_1_axi_clock_converter_1_0_wr_bin_cntr_64 |     3(0.01%) |     3(0.01%) |    0(0.00%) |  0(0.00%) |    12(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 gntv_or_sync_fifo.mem                                              |                                         design_1_axi_clock_converter_1_0_memory__parameterized2 |    52(0.02%) |     0(0.00%) |   52(0.07%) |  0(0.00%) |   146(0.03%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (gntv_or_sync_fifo.mem)                                          |                                         design_1_axi_clock_converter_1_0_memory__parameterized2 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    73(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gdm.dm_gen.dm                                                    |                                           design_1_axi_clock_converter_1_0_dmem__parameterized2 |    52(0.02%) |     0(0.00%) |   52(0.07%) |  0(0.00%) |    73(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 rstblk                                                             |                                           design_1_axi_clock_converter_1_0_reset_blk_ramfifo_56 |     3(0.01%) |     3(0.01%) |    0(0.00%) |  0(0.00%) |    21(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (rstblk)                                                         |                                           design_1_axi_clock_converter_1_0_reset_blk_ramfifo_56 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |    15(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst         |                                             design_1_axi_clock_converter_1_0_synchronizer_ff_57 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst         |                                             design_1_axi_clock_converter_1_0_synchronizer_ff_58 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst         |                                             design_1_axi_clock_converter_1_0_synchronizer_ff_59 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst         |                                             design_1_axi_clock_converter_1_0_synchronizer_ff_60 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst         |                                             design_1_axi_clock_converter_1_0_synchronizer_ff_61 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst         |                                             design_1_axi_clock_converter_1_0_synchronizer_ff_62 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             gaxi_full_lite.gwrite_ch.gwach2.axi_wach                               |                                           design_1_axi_clock_converter_1_0_fifo_generator_top_0 |    79(0.04%) |    35(0.02%) |   44(0.06%) |  0(0.00%) |   213(0.05%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               grf.rf                                                               |                                         design_1_axi_clock_converter_1_0_fifo_generator_ramfifo |    79(0.04%) |    35(0.02%) |   44(0.06%) |  0(0.00%) |   213(0.05%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 (grf.rf)                                                           |                                         design_1_axi_clock_converter_1_0_fifo_generator_ramfifo |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 gntv_or_sync_fifo.gcx.clkx                                         |                                                 design_1_axi_clock_converter_1_0_clk_x_pntrs_32 |    10(0.01%) |    10(0.01%) |    0(0.00%) |  0(0.00%) |    40(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (gntv_or_sync_fifo.gcx.clkx)                                     |                                                 design_1_axi_clock_converter_1_0_clk_x_pntrs_32 |     8(0.01%) |     8(0.01%) |    0(0.00%) |  0(0.00%) |    16(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[1].rd_stg_inst                             |                             design_1_axi_clock_converter_1_0_synchronizer_ff__parameterized0_47 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[1].wr_stg_inst                             |                             design_1_axi_clock_converter_1_0_synchronizer_ff__parameterized0_48 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[2].rd_stg_inst                             |                             design_1_axi_clock_converter_1_0_synchronizer_ff__parameterized0_49 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[2].wr_stg_inst                             |                             design_1_axi_clock_converter_1_0_synchronizer_ff__parameterized0_50 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[3].rd_stg_inst                             |                             design_1_axi_clock_converter_1_0_synchronizer_ff__parameterized0_51 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[3].wr_stg_inst                             |                             design_1_axi_clock_converter_1_0_synchronizer_ff__parameterized0_52 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 gntv_or_sync_fifo.gl0.rd                                           |                                                    design_1_axi_clock_converter_1_0_rd_logic_33 |    16(0.01%) |    16(0.01%) |    0(0.00%) |  0(0.00%) |    18(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gr1.gr1_int.rfwft                                                |                                                     design_1_axi_clock_converter_1_0_rd_fwft_44 |     9(0.01%) |     9(0.01%) |    0(0.00%) |  0(0.00%) |     8(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gras.rsts                                                        |                                          design_1_axi_clock_converter_1_0_rd_status_flags_as_45 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   rpntr                                                            |                                                 design_1_axi_clock_converter_1_0_rd_bin_cntr_46 |     7(0.01%) |     7(0.01%) |    0(0.00%) |  0(0.00%) |     8(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 gntv_or_sync_fifo.gl0.wr                                           |                                                    design_1_axi_clock_converter_1_0_wr_logic_34 |     6(0.01%) |     6(0.01%) |    0(0.00%) |  0(0.00%) |    14(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gwas.wsts                                                        |                                          design_1_axi_clock_converter_1_0_wr_status_flags_as_42 |     3(0.01%) |     3(0.01%) |    0(0.00%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   wpntr                                                            |                                                 design_1_axi_clock_converter_1_0_wr_bin_cntr_43 |     3(0.01%) |     3(0.01%) |    0(0.00%) |  0(0.00%) |    12(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 gntv_or_sync_fifo.mem                                              |                                                         design_1_axi_clock_converter_1_0_memory |    44(0.02%) |     0(0.00%) |   44(0.06%) |  0(0.00%) |   120(0.03%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (gntv_or_sync_fifo.mem)                                          |                                                         design_1_axi_clock_converter_1_0_memory |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    60(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gdm.dm_gen.dm                                                    |                                                           design_1_axi_clock_converter_1_0_dmem |    44(0.02%) |     0(0.00%) |   44(0.06%) |  0(0.00%) |    60(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 rstblk                                                             |                                           design_1_axi_clock_converter_1_0_reset_blk_ramfifo_35 |     2(0.01%) |     2(0.01%) |    0(0.00%) |  0(0.00%) |    21(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (rstblk)                                                         |                                           design_1_axi_clock_converter_1_0_reset_blk_ramfifo_35 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    15(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst         |                                             design_1_axi_clock_converter_1_0_synchronizer_ff_36 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst         |                                             design_1_axi_clock_converter_1_0_synchronizer_ff_37 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst         |                                             design_1_axi_clock_converter_1_0_synchronizer_ff_38 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst         |                                             design_1_axi_clock_converter_1_0_synchronizer_ff_39 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst         |                                             design_1_axi_clock_converter_1_0_synchronizer_ff_40 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst         |                                             design_1_axi_clock_converter_1_0_synchronizer_ff_41 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                               |                             design_1_axi_clock_converter_1_0_fifo_generator_top__parameterized0 |    91(0.04%) |    35(0.02%) |   56(0.08%) |  0(0.00%) |   251(0.06%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               grf.rf                                                               |                         design_1_axi_clock_converter_1_0_fifo_generator_ramfifo__parameterized0 |    91(0.04%) |    35(0.02%) |   56(0.08%) |  0(0.00%) |   251(0.06%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 (grf.rf)                                                           |                         design_1_axi_clock_converter_1_0_fifo_generator_ramfifo__parameterized0 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 gntv_or_sync_fifo.gcx.clkx                                         |                                                 design_1_axi_clock_converter_1_0_clk_x_pntrs_11 |    10(0.01%) |    10(0.01%) |    0(0.00%) |  0(0.00%) |    40(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (gntv_or_sync_fifo.gcx.clkx)                                     |                                                 design_1_axi_clock_converter_1_0_clk_x_pntrs_11 |     8(0.01%) |     8(0.01%) |    0(0.00%) |  0(0.00%) |    16(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[1].rd_stg_inst                             |                             design_1_axi_clock_converter_1_0_synchronizer_ff__parameterized0_26 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[1].wr_stg_inst                             |                             design_1_axi_clock_converter_1_0_synchronizer_ff__parameterized0_27 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[2].rd_stg_inst                             |                             design_1_axi_clock_converter_1_0_synchronizer_ff__parameterized0_28 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[2].wr_stg_inst                             |                             design_1_axi_clock_converter_1_0_synchronizer_ff__parameterized0_29 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[3].rd_stg_inst                             |                             design_1_axi_clock_converter_1_0_synchronizer_ff__parameterized0_30 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[3].wr_stg_inst                             |                             design_1_axi_clock_converter_1_0_synchronizer_ff__parameterized0_31 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 gntv_or_sync_fifo.gl0.rd                                           |                                                    design_1_axi_clock_converter_1_0_rd_logic_12 |    16(0.01%) |    16(0.01%) |    0(0.00%) |  0(0.00%) |    18(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gr1.gr1_int.rfwft                                                |                                                     design_1_axi_clock_converter_1_0_rd_fwft_23 |     9(0.01%) |     9(0.01%) |    0(0.00%) |  0(0.00%) |     8(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gras.rsts                                                        |                                          design_1_axi_clock_converter_1_0_rd_status_flags_as_24 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   rpntr                                                            |                                                 design_1_axi_clock_converter_1_0_rd_bin_cntr_25 |     7(0.01%) |     7(0.01%) |    0(0.00%) |  0(0.00%) |     8(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 gntv_or_sync_fifo.gl0.wr                                           |                                                    design_1_axi_clock_converter_1_0_wr_logic_13 |     6(0.01%) |     6(0.01%) |    0(0.00%) |  0(0.00%) |    14(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gwas.wsts                                                        |                                          design_1_axi_clock_converter_1_0_wr_status_flags_as_21 |     3(0.01%) |     3(0.01%) |    0(0.00%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   wpntr                                                            |                                                 design_1_axi_clock_converter_1_0_wr_bin_cntr_22 |     3(0.01%) |     3(0.01%) |    0(0.00%) |  0(0.00%) |    12(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 gntv_or_sync_fifo.mem                                              |                                         design_1_axi_clock_converter_1_0_memory__parameterized0 |    56(0.03%) |     0(0.00%) |   56(0.08%) |  0(0.00%) |   158(0.04%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (gntv_or_sync_fifo.mem)                                          |                                         design_1_axi_clock_converter_1_0_memory__parameterized0 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    79(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gdm.dm_gen.dm                                                    |                                           design_1_axi_clock_converter_1_0_dmem__parameterized0 |    56(0.03%) |     0(0.00%) |   56(0.08%) |  0(0.00%) |    79(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 rstblk                                                             |                                           design_1_axi_clock_converter_1_0_reset_blk_ramfifo_14 |     2(0.01%) |     2(0.01%) |    0(0.00%) |  0(0.00%) |    21(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (rstblk)                                                         |                                           design_1_axi_clock_converter_1_0_reset_blk_ramfifo_14 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    15(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst         |                                             design_1_axi_clock_converter_1_0_synchronizer_ff_15 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst         |                                             design_1_axi_clock_converter_1_0_synchronizer_ff_16 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst         |                                             design_1_axi_clock_converter_1_0_synchronizer_ff_17 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst         |                                             design_1_axi_clock_converter_1_0_synchronizer_ff_18 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst         |                                             design_1_axi_clock_converter_1_0_synchronizer_ff_19 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst         |                                             design_1_axi_clock_converter_1_0_synchronizer_ff_20 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch                               |                             design_1_axi_clock_converter_1_0_fifo_generator_top__parameterized1 |    43(0.02%) |    35(0.02%) |    8(0.01%) |  0(0.00%) |   109(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               grf.rf                                                               |                         design_1_axi_clock_converter_1_0_fifo_generator_ramfifo__parameterized1 |    43(0.02%) |    35(0.02%) |    8(0.01%) |  0(0.00%) |   109(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 (grf.rf)                                                           |                         design_1_axi_clock_converter_1_0_fifo_generator_ramfifo__parameterized1 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 gntv_or_sync_fifo.gcx.clkx                                         |                                                    design_1_axi_clock_converter_1_0_clk_x_pntrs |    10(0.01%) |    10(0.01%) |    0(0.00%) |  0(0.00%) |    40(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (gntv_or_sync_fifo.gcx.clkx)                                     |                                                    design_1_axi_clock_converter_1_0_clk_x_pntrs |     8(0.01%) |     8(0.01%) |    0(0.00%) |  0(0.00%) |    16(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[1].rd_stg_inst                             |                                design_1_axi_clock_converter_1_0_synchronizer_ff__parameterized0 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[1].wr_stg_inst                             |                              design_1_axi_clock_converter_1_0_synchronizer_ff__parameterized0_6 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[2].rd_stg_inst                             |                              design_1_axi_clock_converter_1_0_synchronizer_ff__parameterized0_7 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[2].wr_stg_inst                             |                              design_1_axi_clock_converter_1_0_synchronizer_ff__parameterized0_8 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[3].rd_stg_inst                             |                              design_1_axi_clock_converter_1_0_synchronizer_ff__parameterized0_9 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[3].wr_stg_inst                             |                             design_1_axi_clock_converter_1_0_synchronizer_ff__parameterized0_10 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 gntv_or_sync_fifo.gl0.rd                                           |                                                       design_1_axi_clock_converter_1_0_rd_logic |    16(0.01%) |    16(0.01%) |    0(0.00%) |  0(0.00%) |    18(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gr1.gr1_int.rfwft                                                |                                                        design_1_axi_clock_converter_1_0_rd_fwft |     9(0.01%) |     9(0.01%) |    0(0.00%) |  0(0.00%) |     8(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gras.rsts                                                        |                                             design_1_axi_clock_converter_1_0_rd_status_flags_as |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   rpntr                                                            |                                                    design_1_axi_clock_converter_1_0_rd_bin_cntr |     7(0.01%) |     7(0.01%) |    0(0.00%) |  0(0.00%) |     8(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 gntv_or_sync_fifo.gl0.wr                                           |                                                       design_1_axi_clock_converter_1_0_wr_logic |     6(0.01%) |     6(0.01%) |    0(0.00%) |  0(0.00%) |    14(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gwas.wsts                                                        |                                             design_1_axi_clock_converter_1_0_wr_status_flags_as |     3(0.01%) |     3(0.01%) |    0(0.00%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   wpntr                                                            |                                                    design_1_axi_clock_converter_1_0_wr_bin_cntr |     3(0.01%) |     3(0.01%) |    0(0.00%) |  0(0.00%) |    12(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 gntv_or_sync_fifo.mem                                              |                                         design_1_axi_clock_converter_1_0_memory__parameterized1 |     8(0.01%) |     0(0.00%) |    8(0.01%) |  0(0.00%) |    16(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (gntv_or_sync_fifo.mem)                                          |                                         design_1_axi_clock_converter_1_0_memory__parameterized1 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     8(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gdm.dm_gen.dm                                                    |                                           design_1_axi_clock_converter_1_0_dmem__parameterized1 |     8(0.01%) |     0(0.00%) |    8(0.01%) |  0(0.00%) |     8(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 rstblk                                                             |                                              design_1_axi_clock_converter_1_0_reset_blk_ramfifo |     2(0.01%) |     2(0.01%) |    0(0.00%) |  0(0.00%) |    21(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (rstblk)                                                         |                                              design_1_axi_clock_converter_1_0_reset_blk_ramfifo |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    15(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst         |                                                design_1_axi_clock_converter_1_0_synchronizer_ff |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst         |                                              design_1_axi_clock_converter_1_0_synchronizer_ff_1 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst         |                                              design_1_axi_clock_converter_1_0_synchronizer_ff_2 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst         |                                              design_1_axi_clock_converter_1_0_synchronizer_ff_3 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst         |                                              design_1_axi_clock_converter_1_0_synchronizer_ff_4 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst         |                                              design_1_axi_clock_converter_1_0_synchronizer_ff_5 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|     axi_clock_converter_2                                                          |                                                                design_1_axi_clock_converter_2_0 |   381(0.17%) |   177(0.08%) |  204(0.29%) |  0(0.00%) |  1025(0.23%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|       (axi_clock_converter_2)                                                      |                                                                design_1_axi_clock_converter_2_0 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|       inst                                                                         |                design_1_axi_clock_converter_2_0_axi_clock_converter_v2_1_11_axi_clock_converter |   381(0.17%) |   177(0.08%) |  204(0.29%) |  0(0.00%) |  1025(0.23%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|         (inst)                                                                     |                design_1_axi_clock_converter_2_0_axi_clock_converter_v2_1_11_axi_clock_converter |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|         gen_clock_conv.gen_async_conv.asyncfifo_axi                                |                                         design_1_axi_clock_converter_2_0_fifo_generator_v13_1_4 |   380(0.17%) |   176(0.08%) |  204(0.29%) |  0(0.00%) |  1025(0.23%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           (gen_clock_conv.gen_async_conv.asyncfifo_axi)                            |                                         design_1_axi_clock_converter_2_0_fifo_generator_v13_1_4 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           inst_fifo_gen                                                            |                                   design_1_axi_clock_converter_2_0_fifo_generator_v13_1_4_synth |   380(0.17%) |   176(0.08%) |  204(0.29%) |  0(0.00%) |  1025(0.23%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             gaxi_full_lite.gread_ch.grach2.axi_rach                                |                                             design_1_axi_clock_converter_2_0_fifo_generator_top |    79(0.04%) |    35(0.02%) |   44(0.06%) |  0(0.00%) |   213(0.05%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               grf.rf                                                               |                                      design_1_axi_clock_converter_2_0_fifo_generator_ramfifo_74 |    79(0.04%) |    35(0.02%) |   44(0.06%) |  0(0.00%) |   213(0.05%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 (grf.rf)                                                           |                                      design_1_axi_clock_converter_2_0_fifo_generator_ramfifo_74 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 gntv_or_sync_fifo.gcx.clkx                                         |                                                 design_1_axi_clock_converter_2_0_clk_x_pntrs_75 |    10(0.01%) |    10(0.01%) |    0(0.00%) |  0(0.00%) |    40(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (gntv_or_sync_fifo.gcx.clkx)                                     |                                                 design_1_axi_clock_converter_2_0_clk_x_pntrs_75 |     8(0.01%) |     8(0.01%) |    0(0.00%) |  0(0.00%) |    16(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[1].rd_stg_inst                             |                             design_1_axi_clock_converter_2_0_synchronizer_ff__parameterized0_92 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[1].wr_stg_inst                             |                             design_1_axi_clock_converter_2_0_synchronizer_ff__parameterized0_93 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[2].rd_stg_inst                             |                             design_1_axi_clock_converter_2_0_synchronizer_ff__parameterized0_94 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[2].wr_stg_inst                             |                             design_1_axi_clock_converter_2_0_synchronizer_ff__parameterized0_95 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[3].rd_stg_inst                             |                             design_1_axi_clock_converter_2_0_synchronizer_ff__parameterized0_96 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[3].wr_stg_inst                             |                             design_1_axi_clock_converter_2_0_synchronizer_ff__parameterized0_97 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 gntv_or_sync_fifo.gl0.rd                                           |                                                    design_1_axi_clock_converter_2_0_rd_logic_76 |    16(0.01%) |    16(0.01%) |    0(0.00%) |  0(0.00%) |    18(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gr1.gr1_int.rfwft                                                |                                                     design_1_axi_clock_converter_2_0_rd_fwft_89 |     9(0.01%) |     9(0.01%) |    0(0.00%) |  0(0.00%) |     8(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gras.rsts                                                        |                                          design_1_axi_clock_converter_2_0_rd_status_flags_as_90 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   rpntr                                                            |                                                 design_1_axi_clock_converter_2_0_rd_bin_cntr_91 |     7(0.01%) |     7(0.01%) |    0(0.00%) |  0(0.00%) |     8(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 gntv_or_sync_fifo.gl0.wr                                           |                                                    design_1_axi_clock_converter_2_0_wr_logic_77 |     6(0.01%) |     6(0.01%) |    0(0.00%) |  0(0.00%) |    14(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gwas.wsts                                                        |                                          design_1_axi_clock_converter_2_0_wr_status_flags_as_87 |     3(0.01%) |     3(0.01%) |    0(0.00%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   wpntr                                                            |                                                 design_1_axi_clock_converter_2_0_wr_bin_cntr_88 |     3(0.01%) |     3(0.01%) |    0(0.00%) |  0(0.00%) |    12(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 gntv_or_sync_fifo.mem                                              |                                                      design_1_axi_clock_converter_2_0_memory_78 |    44(0.02%) |     0(0.00%) |   44(0.06%) |  0(0.00%) |   120(0.03%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (gntv_or_sync_fifo.mem)                                          |                                                      design_1_axi_clock_converter_2_0_memory_78 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    60(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gdm.dm_gen.dm                                                    |                                                        design_1_axi_clock_converter_2_0_dmem_86 |    44(0.02%) |     0(0.00%) |   44(0.06%) |  0(0.00%) |    60(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 rstblk                                                             |                                           design_1_axi_clock_converter_2_0_reset_blk_ramfifo_79 |     2(0.01%) |     2(0.01%) |    0(0.00%) |  0(0.00%) |    21(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (rstblk)                                                         |                                           design_1_axi_clock_converter_2_0_reset_blk_ramfifo_79 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    15(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst         |                                             design_1_axi_clock_converter_2_0_synchronizer_ff_80 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst         |                                             design_1_axi_clock_converter_2_0_synchronizer_ff_81 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst         |                                             design_1_axi_clock_converter_2_0_synchronizer_ff_82 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst         |                                             design_1_axi_clock_converter_2_0_synchronizer_ff_83 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst         |                                             design_1_axi_clock_converter_2_0_synchronizer_ff_84 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst         |                                             design_1_axi_clock_converter_2_0_synchronizer_ff_85 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             gaxi_full_lite.gread_ch.grdch2.axi_rdch                                |                             design_1_axi_clock_converter_2_0_fifo_generator_top__parameterized2 |    88(0.04%) |    36(0.02%) |   52(0.07%) |  0(0.00%) |   239(0.05%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               grf.rf                                                               |                         design_1_axi_clock_converter_2_0_fifo_generator_ramfifo__parameterized2 |    88(0.04%) |    36(0.02%) |   52(0.07%) |  0(0.00%) |   239(0.05%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 (grf.rf)                                                           |                         design_1_axi_clock_converter_2_0_fifo_generator_ramfifo__parameterized2 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 gntv_or_sync_fifo.gcx.clkx                                         |                                                 design_1_axi_clock_converter_2_0_clk_x_pntrs_53 |    10(0.01%) |    10(0.01%) |    0(0.00%) |  0(0.00%) |    40(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (gntv_or_sync_fifo.gcx.clkx)                                     |                                                 design_1_axi_clock_converter_2_0_clk_x_pntrs_53 |     8(0.01%) |     8(0.01%) |    0(0.00%) |  0(0.00%) |    16(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[1].rd_stg_inst                             |                             design_1_axi_clock_converter_2_0_synchronizer_ff__parameterized0_68 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[1].wr_stg_inst                             |                             design_1_axi_clock_converter_2_0_synchronizer_ff__parameterized0_69 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[2].rd_stg_inst                             |                             design_1_axi_clock_converter_2_0_synchronizer_ff__parameterized0_70 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[2].wr_stg_inst                             |                             design_1_axi_clock_converter_2_0_synchronizer_ff__parameterized0_71 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[3].rd_stg_inst                             |                             design_1_axi_clock_converter_2_0_synchronizer_ff__parameterized0_72 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[3].wr_stg_inst                             |                             design_1_axi_clock_converter_2_0_synchronizer_ff__parameterized0_73 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 gntv_or_sync_fifo.gl0.rd                                           |                                                    design_1_axi_clock_converter_2_0_rd_logic_54 |    16(0.01%) |    16(0.01%) |    0(0.00%) |  0(0.00%) |    18(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gr1.gr1_int.rfwft                                                |                                                     design_1_axi_clock_converter_2_0_rd_fwft_65 |     9(0.01%) |     9(0.01%) |    0(0.00%) |  0(0.00%) |     8(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gras.rsts                                                        |                                          design_1_axi_clock_converter_2_0_rd_status_flags_as_66 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   rpntr                                                            |                                                 design_1_axi_clock_converter_2_0_rd_bin_cntr_67 |     7(0.01%) |     7(0.01%) |    0(0.00%) |  0(0.00%) |     8(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 gntv_or_sync_fifo.gl0.wr                                           |                                                    design_1_axi_clock_converter_2_0_wr_logic_55 |     6(0.01%) |     6(0.01%) |    0(0.00%) |  0(0.00%) |    14(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gwas.wsts                                                        |                                          design_1_axi_clock_converter_2_0_wr_status_flags_as_63 |     3(0.01%) |     3(0.01%) |    0(0.00%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   wpntr                                                            |                                                 design_1_axi_clock_converter_2_0_wr_bin_cntr_64 |     3(0.01%) |     3(0.01%) |    0(0.00%) |  0(0.00%) |    12(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 gntv_or_sync_fifo.mem                                              |                                         design_1_axi_clock_converter_2_0_memory__parameterized2 |    52(0.02%) |     0(0.00%) |   52(0.07%) |  0(0.00%) |   146(0.03%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (gntv_or_sync_fifo.mem)                                          |                                         design_1_axi_clock_converter_2_0_memory__parameterized2 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    73(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gdm.dm_gen.dm                                                    |                                           design_1_axi_clock_converter_2_0_dmem__parameterized2 |    52(0.02%) |     0(0.00%) |   52(0.07%) |  0(0.00%) |    73(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 rstblk                                                             |                                           design_1_axi_clock_converter_2_0_reset_blk_ramfifo_56 |     3(0.01%) |     3(0.01%) |    0(0.00%) |  0(0.00%) |    21(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (rstblk)                                                         |                                           design_1_axi_clock_converter_2_0_reset_blk_ramfifo_56 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |    15(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst         |                                             design_1_axi_clock_converter_2_0_synchronizer_ff_57 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst         |                                             design_1_axi_clock_converter_2_0_synchronizer_ff_58 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst         |                                             design_1_axi_clock_converter_2_0_synchronizer_ff_59 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst         |                                             design_1_axi_clock_converter_2_0_synchronizer_ff_60 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst         |                                             design_1_axi_clock_converter_2_0_synchronizer_ff_61 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst         |                                             design_1_axi_clock_converter_2_0_synchronizer_ff_62 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             gaxi_full_lite.gwrite_ch.gwach2.axi_wach                               |                                           design_1_axi_clock_converter_2_0_fifo_generator_top_0 |    79(0.04%) |    35(0.02%) |   44(0.06%) |  0(0.00%) |   213(0.05%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               grf.rf                                                               |                                         design_1_axi_clock_converter_2_0_fifo_generator_ramfifo |    79(0.04%) |    35(0.02%) |   44(0.06%) |  0(0.00%) |   213(0.05%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 (grf.rf)                                                           |                                         design_1_axi_clock_converter_2_0_fifo_generator_ramfifo |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 gntv_or_sync_fifo.gcx.clkx                                         |                                                 design_1_axi_clock_converter_2_0_clk_x_pntrs_32 |    10(0.01%) |    10(0.01%) |    0(0.00%) |  0(0.00%) |    40(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (gntv_or_sync_fifo.gcx.clkx)                                     |                                                 design_1_axi_clock_converter_2_0_clk_x_pntrs_32 |     8(0.01%) |     8(0.01%) |    0(0.00%) |  0(0.00%) |    16(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[1].rd_stg_inst                             |                             design_1_axi_clock_converter_2_0_synchronizer_ff__parameterized0_47 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[1].wr_stg_inst                             |                             design_1_axi_clock_converter_2_0_synchronizer_ff__parameterized0_48 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[2].rd_stg_inst                             |                             design_1_axi_clock_converter_2_0_synchronizer_ff__parameterized0_49 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[2].wr_stg_inst                             |                             design_1_axi_clock_converter_2_0_synchronizer_ff__parameterized0_50 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[3].rd_stg_inst                             |                             design_1_axi_clock_converter_2_0_synchronizer_ff__parameterized0_51 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[3].wr_stg_inst                             |                             design_1_axi_clock_converter_2_0_synchronizer_ff__parameterized0_52 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 gntv_or_sync_fifo.gl0.rd                                           |                                                    design_1_axi_clock_converter_2_0_rd_logic_33 |    16(0.01%) |    16(0.01%) |    0(0.00%) |  0(0.00%) |    18(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gr1.gr1_int.rfwft                                                |                                                     design_1_axi_clock_converter_2_0_rd_fwft_44 |     9(0.01%) |     9(0.01%) |    0(0.00%) |  0(0.00%) |     8(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gras.rsts                                                        |                                          design_1_axi_clock_converter_2_0_rd_status_flags_as_45 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   rpntr                                                            |                                                 design_1_axi_clock_converter_2_0_rd_bin_cntr_46 |     7(0.01%) |     7(0.01%) |    0(0.00%) |  0(0.00%) |     8(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 gntv_or_sync_fifo.gl0.wr                                           |                                                    design_1_axi_clock_converter_2_0_wr_logic_34 |     6(0.01%) |     6(0.01%) |    0(0.00%) |  0(0.00%) |    14(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gwas.wsts                                                        |                                          design_1_axi_clock_converter_2_0_wr_status_flags_as_42 |     3(0.01%) |     3(0.01%) |    0(0.00%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   wpntr                                                            |                                                 design_1_axi_clock_converter_2_0_wr_bin_cntr_43 |     3(0.01%) |     3(0.01%) |    0(0.00%) |  0(0.00%) |    12(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 gntv_or_sync_fifo.mem                                              |                                                         design_1_axi_clock_converter_2_0_memory |    44(0.02%) |     0(0.00%) |   44(0.06%) |  0(0.00%) |   120(0.03%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (gntv_or_sync_fifo.mem)                                          |                                                         design_1_axi_clock_converter_2_0_memory |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    60(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gdm.dm_gen.dm                                                    |                                                           design_1_axi_clock_converter_2_0_dmem |    44(0.02%) |     0(0.00%) |   44(0.06%) |  0(0.00%) |    60(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 rstblk                                                             |                                           design_1_axi_clock_converter_2_0_reset_blk_ramfifo_35 |     2(0.01%) |     2(0.01%) |    0(0.00%) |  0(0.00%) |    21(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (rstblk)                                                         |                                           design_1_axi_clock_converter_2_0_reset_blk_ramfifo_35 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    15(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst         |                                             design_1_axi_clock_converter_2_0_synchronizer_ff_36 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst         |                                             design_1_axi_clock_converter_2_0_synchronizer_ff_37 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst         |                                             design_1_axi_clock_converter_2_0_synchronizer_ff_38 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst         |                                             design_1_axi_clock_converter_2_0_synchronizer_ff_39 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst         |                                             design_1_axi_clock_converter_2_0_synchronizer_ff_40 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst         |                                             design_1_axi_clock_converter_2_0_synchronizer_ff_41 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                               |                             design_1_axi_clock_converter_2_0_fifo_generator_top__parameterized0 |    91(0.04%) |    35(0.02%) |   56(0.08%) |  0(0.00%) |   251(0.06%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               grf.rf                                                               |                         design_1_axi_clock_converter_2_0_fifo_generator_ramfifo__parameterized0 |    91(0.04%) |    35(0.02%) |   56(0.08%) |  0(0.00%) |   251(0.06%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 (grf.rf)                                                           |                         design_1_axi_clock_converter_2_0_fifo_generator_ramfifo__parameterized0 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 gntv_or_sync_fifo.gcx.clkx                                         |                                                 design_1_axi_clock_converter_2_0_clk_x_pntrs_11 |    10(0.01%) |    10(0.01%) |    0(0.00%) |  0(0.00%) |    40(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (gntv_or_sync_fifo.gcx.clkx)                                     |                                                 design_1_axi_clock_converter_2_0_clk_x_pntrs_11 |     8(0.01%) |     8(0.01%) |    0(0.00%) |  0(0.00%) |    16(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[1].rd_stg_inst                             |                             design_1_axi_clock_converter_2_0_synchronizer_ff__parameterized0_26 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[1].wr_stg_inst                             |                             design_1_axi_clock_converter_2_0_synchronizer_ff__parameterized0_27 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[2].rd_stg_inst                             |                             design_1_axi_clock_converter_2_0_synchronizer_ff__parameterized0_28 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[2].wr_stg_inst                             |                             design_1_axi_clock_converter_2_0_synchronizer_ff__parameterized0_29 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[3].rd_stg_inst                             |                             design_1_axi_clock_converter_2_0_synchronizer_ff__parameterized0_30 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[3].wr_stg_inst                             |                             design_1_axi_clock_converter_2_0_synchronizer_ff__parameterized0_31 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 gntv_or_sync_fifo.gl0.rd                                           |                                                    design_1_axi_clock_converter_2_0_rd_logic_12 |    16(0.01%) |    16(0.01%) |    0(0.00%) |  0(0.00%) |    18(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gr1.gr1_int.rfwft                                                |                                                     design_1_axi_clock_converter_2_0_rd_fwft_23 |     9(0.01%) |     9(0.01%) |    0(0.00%) |  0(0.00%) |     8(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gras.rsts                                                        |                                          design_1_axi_clock_converter_2_0_rd_status_flags_as_24 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   rpntr                                                            |                                                 design_1_axi_clock_converter_2_0_rd_bin_cntr_25 |     7(0.01%) |     7(0.01%) |    0(0.00%) |  0(0.00%) |     8(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 gntv_or_sync_fifo.gl0.wr                                           |                                                    design_1_axi_clock_converter_2_0_wr_logic_13 |     6(0.01%) |     6(0.01%) |    0(0.00%) |  0(0.00%) |    14(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gwas.wsts                                                        |                                          design_1_axi_clock_converter_2_0_wr_status_flags_as_21 |     3(0.01%) |     3(0.01%) |    0(0.00%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   wpntr                                                            |                                                 design_1_axi_clock_converter_2_0_wr_bin_cntr_22 |     3(0.01%) |     3(0.01%) |    0(0.00%) |  0(0.00%) |    12(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 gntv_or_sync_fifo.mem                                              |                                         design_1_axi_clock_converter_2_0_memory__parameterized0 |    56(0.03%) |     0(0.00%) |   56(0.08%) |  0(0.00%) |   158(0.04%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (gntv_or_sync_fifo.mem)                                          |                                         design_1_axi_clock_converter_2_0_memory__parameterized0 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    79(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gdm.dm_gen.dm                                                    |                                           design_1_axi_clock_converter_2_0_dmem__parameterized0 |    56(0.03%) |     0(0.00%) |   56(0.08%) |  0(0.00%) |    79(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 rstblk                                                             |                                           design_1_axi_clock_converter_2_0_reset_blk_ramfifo_14 |     2(0.01%) |     2(0.01%) |    0(0.00%) |  0(0.00%) |    21(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (rstblk)                                                         |                                           design_1_axi_clock_converter_2_0_reset_blk_ramfifo_14 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    15(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst         |                                             design_1_axi_clock_converter_2_0_synchronizer_ff_15 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst         |                                             design_1_axi_clock_converter_2_0_synchronizer_ff_16 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst         |                                             design_1_axi_clock_converter_2_0_synchronizer_ff_17 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst         |                                             design_1_axi_clock_converter_2_0_synchronizer_ff_18 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst         |                                             design_1_axi_clock_converter_2_0_synchronizer_ff_19 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst         |                                             design_1_axi_clock_converter_2_0_synchronizer_ff_20 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch                               |                             design_1_axi_clock_converter_2_0_fifo_generator_top__parameterized1 |    43(0.02%) |    35(0.02%) |    8(0.01%) |  0(0.00%) |   109(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               grf.rf                                                               |                         design_1_axi_clock_converter_2_0_fifo_generator_ramfifo__parameterized1 |    43(0.02%) |    35(0.02%) |    8(0.01%) |  0(0.00%) |   109(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 (grf.rf)                                                           |                         design_1_axi_clock_converter_2_0_fifo_generator_ramfifo__parameterized1 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 gntv_or_sync_fifo.gcx.clkx                                         |                                                    design_1_axi_clock_converter_2_0_clk_x_pntrs |    10(0.01%) |    10(0.01%) |    0(0.00%) |  0(0.00%) |    40(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (gntv_or_sync_fifo.gcx.clkx)                                     |                                                    design_1_axi_clock_converter_2_0_clk_x_pntrs |     8(0.01%) |     8(0.01%) |    0(0.00%) |  0(0.00%) |    16(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[1].rd_stg_inst                             |                                design_1_axi_clock_converter_2_0_synchronizer_ff__parameterized0 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[1].wr_stg_inst                             |                              design_1_axi_clock_converter_2_0_synchronizer_ff__parameterized0_6 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[2].rd_stg_inst                             |                              design_1_axi_clock_converter_2_0_synchronizer_ff__parameterized0_7 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[2].wr_stg_inst                             |                              design_1_axi_clock_converter_2_0_synchronizer_ff__parameterized0_8 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[3].rd_stg_inst                             |                              design_1_axi_clock_converter_2_0_synchronizer_ff__parameterized0_9 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[3].wr_stg_inst                             |                             design_1_axi_clock_converter_2_0_synchronizer_ff__parameterized0_10 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 gntv_or_sync_fifo.gl0.rd                                           |                                                       design_1_axi_clock_converter_2_0_rd_logic |    16(0.01%) |    16(0.01%) |    0(0.00%) |  0(0.00%) |    18(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gr1.gr1_int.rfwft                                                |                                                        design_1_axi_clock_converter_2_0_rd_fwft |     9(0.01%) |     9(0.01%) |    0(0.00%) |  0(0.00%) |     8(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gras.rsts                                                        |                                             design_1_axi_clock_converter_2_0_rd_status_flags_as |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   rpntr                                                            |                                                    design_1_axi_clock_converter_2_0_rd_bin_cntr |     7(0.01%) |     7(0.01%) |    0(0.00%) |  0(0.00%) |     8(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 gntv_or_sync_fifo.gl0.wr                                           |                                                       design_1_axi_clock_converter_2_0_wr_logic |     6(0.01%) |     6(0.01%) |    0(0.00%) |  0(0.00%) |    14(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gwas.wsts                                                        |                                             design_1_axi_clock_converter_2_0_wr_status_flags_as |     3(0.01%) |     3(0.01%) |    0(0.00%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   wpntr                                                            |                                                    design_1_axi_clock_converter_2_0_wr_bin_cntr |     3(0.01%) |     3(0.01%) |    0(0.00%) |  0(0.00%) |    12(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 gntv_or_sync_fifo.mem                                              |                                         design_1_axi_clock_converter_2_0_memory__parameterized1 |     8(0.01%) |     0(0.00%) |    8(0.01%) |  0(0.00%) |    16(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (gntv_or_sync_fifo.mem)                                          |                                         design_1_axi_clock_converter_2_0_memory__parameterized1 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     8(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gdm.dm_gen.dm                                                    |                                           design_1_axi_clock_converter_2_0_dmem__parameterized1 |     8(0.01%) |     0(0.00%) |    8(0.01%) |  0(0.00%) |     8(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 rstblk                                                             |                                              design_1_axi_clock_converter_2_0_reset_blk_ramfifo |     2(0.01%) |     2(0.01%) |    0(0.00%) |  0(0.00%) |    21(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (rstblk)                                                         |                                              design_1_axi_clock_converter_2_0_reset_blk_ramfifo |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    15(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst         |                                                design_1_axi_clock_converter_2_0_synchronizer_ff |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst         |                                              design_1_axi_clock_converter_2_0_synchronizer_ff_1 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst         |                                              design_1_axi_clock_converter_2_0_synchronizer_ff_2 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst         |                                              design_1_axi_clock_converter_2_0_synchronizer_ff_3 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst         |                                              design_1_axi_clock_converter_2_0_synchronizer_ff_4 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst         |                                              design_1_axi_clock_converter_2_0_synchronizer_ff_5 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|     axi_clock_converter_3                                                          |                                                                design_1_axi_clock_converter_3_0 |   381(0.17%) |   177(0.08%) |  204(0.29%) |  0(0.00%) |  1025(0.23%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|       (axi_clock_converter_3)                                                      |                                                                design_1_axi_clock_converter_3_0 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|       inst                                                                         |               design_1_axi_clock_converter_3_0__axi_clock_converter_v2_1_11_axi_clock_converter |   381(0.17%) |   177(0.08%) |  204(0.29%) |  0(0.00%) |  1025(0.23%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|         (inst)                                                                     |               design_1_axi_clock_converter_3_0__axi_clock_converter_v2_1_11_axi_clock_converter |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|         gen_clock_conv.gen_async_conv.asyncfifo_axi                                |                                        design_1_axi_clock_converter_3_0__fifo_generator_v13_1_4 |   380(0.17%) |   176(0.08%) |  204(0.29%) |  0(0.00%) |  1025(0.23%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           (gen_clock_conv.gen_async_conv.asyncfifo_axi)                            |                                        design_1_axi_clock_converter_3_0__fifo_generator_v13_1_4 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           inst_fifo_gen                                                            |                                  design_1_axi_clock_converter_3_0__fifo_generator_v13_1_4_synth |   380(0.17%) |   176(0.08%) |  204(0.29%) |  0(0.00%) |  1025(0.23%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             gaxi_full_lite.gread_ch.grach2.axi_rach                                |                                            design_1_axi_clock_converter_3_0__fifo_generator_top |    79(0.04%) |    35(0.02%) |   44(0.06%) |  0(0.00%) |   213(0.05%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               grf.rf                                                               |                                     design_1_axi_clock_converter_3_0__fifo_generator_ramfifo_74 |    79(0.04%) |    35(0.02%) |   44(0.06%) |  0(0.00%) |   213(0.05%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 (grf.rf)                                                           |                                     design_1_axi_clock_converter_3_0__fifo_generator_ramfifo_74 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 gntv_or_sync_fifo.gcx.clkx                                         |                                                design_1_axi_clock_converter_3_0__clk_x_pntrs_75 |    10(0.01%) |    10(0.01%) |    0(0.00%) |  0(0.00%) |    40(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (gntv_or_sync_fifo.gcx.clkx)                                     |                                                design_1_axi_clock_converter_3_0__clk_x_pntrs_75 |     8(0.01%) |     8(0.01%) |    0(0.00%) |  0(0.00%) |    16(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[1].rd_stg_inst                             |                            design_1_axi_clock_converter_3_0__synchronizer_ff__parameterized0_92 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[1].wr_stg_inst                             |                            design_1_axi_clock_converter_3_0__synchronizer_ff__parameterized0_93 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[2].rd_stg_inst                             |                            design_1_axi_clock_converter_3_0__synchronizer_ff__parameterized0_94 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[2].wr_stg_inst                             |                            design_1_axi_clock_converter_3_0__synchronizer_ff__parameterized0_95 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[3].rd_stg_inst                             |                            design_1_axi_clock_converter_3_0__synchronizer_ff__parameterized0_96 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[3].wr_stg_inst                             |                            design_1_axi_clock_converter_3_0__synchronizer_ff__parameterized0_97 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 gntv_or_sync_fifo.gl0.rd                                           |                                                   design_1_axi_clock_converter_3_0__rd_logic_76 |    16(0.01%) |    16(0.01%) |    0(0.00%) |  0(0.00%) |    18(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gr1.gr1_int.rfwft                                                |                                                    design_1_axi_clock_converter_3_0__rd_fwft_89 |     9(0.01%) |     9(0.01%) |    0(0.00%) |  0(0.00%) |     8(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gras.rsts                                                        |                                         design_1_axi_clock_converter_3_0__rd_status_flags_as_90 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   rpntr                                                            |                                                design_1_axi_clock_converter_3_0__rd_bin_cntr_91 |     7(0.01%) |     7(0.01%) |    0(0.00%) |  0(0.00%) |     8(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 gntv_or_sync_fifo.gl0.wr                                           |                                                   design_1_axi_clock_converter_3_0__wr_logic_77 |     6(0.01%) |     6(0.01%) |    0(0.00%) |  0(0.00%) |    14(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gwas.wsts                                                        |                                         design_1_axi_clock_converter_3_0__wr_status_flags_as_87 |     3(0.01%) |     3(0.01%) |    0(0.00%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   wpntr                                                            |                                                design_1_axi_clock_converter_3_0__wr_bin_cntr_88 |     3(0.01%) |     3(0.01%) |    0(0.00%) |  0(0.00%) |    12(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 gntv_or_sync_fifo.mem                                              |                                                     design_1_axi_clock_converter_3_0__memory_78 |    44(0.02%) |     0(0.00%) |   44(0.06%) |  0(0.00%) |   120(0.03%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (gntv_or_sync_fifo.mem)                                          |                                                     design_1_axi_clock_converter_3_0__memory_78 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    60(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gdm.dm_gen.dm                                                    |                                                       design_1_axi_clock_converter_3_0__dmem_86 |    44(0.02%) |     0(0.00%) |   44(0.06%) |  0(0.00%) |    60(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 rstblk                                                             |                                          design_1_axi_clock_converter_3_0__reset_blk_ramfifo_79 |     2(0.01%) |     2(0.01%) |    0(0.00%) |  0(0.00%) |    21(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (rstblk)                                                         |                                          design_1_axi_clock_converter_3_0__reset_blk_ramfifo_79 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    15(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst         |                                            design_1_axi_clock_converter_3_0__synchronizer_ff_80 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst         |                                            design_1_axi_clock_converter_3_0__synchronizer_ff_81 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst         |                                            design_1_axi_clock_converter_3_0__synchronizer_ff_82 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst         |                                            design_1_axi_clock_converter_3_0__synchronizer_ff_83 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst         |                                            design_1_axi_clock_converter_3_0__synchronizer_ff_84 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst         |                                            design_1_axi_clock_converter_3_0__synchronizer_ff_85 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             gaxi_full_lite.gread_ch.grdch2.axi_rdch                                |                            design_1_axi_clock_converter_3_0__fifo_generator_top__parameterized2 |    88(0.04%) |    36(0.02%) |   52(0.07%) |  0(0.00%) |   239(0.05%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               grf.rf                                                               |                        design_1_axi_clock_converter_3_0__fifo_generator_ramfifo__parameterized2 |    88(0.04%) |    36(0.02%) |   52(0.07%) |  0(0.00%) |   239(0.05%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 (grf.rf)                                                           |                        design_1_axi_clock_converter_3_0__fifo_generator_ramfifo__parameterized2 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 gntv_or_sync_fifo.gcx.clkx                                         |                                                design_1_axi_clock_converter_3_0__clk_x_pntrs_53 |    10(0.01%) |    10(0.01%) |    0(0.00%) |  0(0.00%) |    40(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (gntv_or_sync_fifo.gcx.clkx)                                     |                                                design_1_axi_clock_converter_3_0__clk_x_pntrs_53 |     8(0.01%) |     8(0.01%) |    0(0.00%) |  0(0.00%) |    16(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[1].rd_stg_inst                             |                            design_1_axi_clock_converter_3_0__synchronizer_ff__parameterized0_68 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[1].wr_stg_inst                             |                            design_1_axi_clock_converter_3_0__synchronizer_ff__parameterized0_69 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[2].rd_stg_inst                             |                            design_1_axi_clock_converter_3_0__synchronizer_ff__parameterized0_70 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[2].wr_stg_inst                             |                            design_1_axi_clock_converter_3_0__synchronizer_ff__parameterized0_71 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[3].rd_stg_inst                             |                            design_1_axi_clock_converter_3_0__synchronizer_ff__parameterized0_72 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[3].wr_stg_inst                             |                            design_1_axi_clock_converter_3_0__synchronizer_ff__parameterized0_73 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 gntv_or_sync_fifo.gl0.rd                                           |                                                   design_1_axi_clock_converter_3_0__rd_logic_54 |    16(0.01%) |    16(0.01%) |    0(0.00%) |  0(0.00%) |    18(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gr1.gr1_int.rfwft                                                |                                                    design_1_axi_clock_converter_3_0__rd_fwft_65 |     9(0.01%) |     9(0.01%) |    0(0.00%) |  0(0.00%) |     8(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gras.rsts                                                        |                                         design_1_axi_clock_converter_3_0__rd_status_flags_as_66 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   rpntr                                                            |                                                design_1_axi_clock_converter_3_0__rd_bin_cntr_67 |     7(0.01%) |     7(0.01%) |    0(0.00%) |  0(0.00%) |     8(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 gntv_or_sync_fifo.gl0.wr                                           |                                                   design_1_axi_clock_converter_3_0__wr_logic_55 |     6(0.01%) |     6(0.01%) |    0(0.00%) |  0(0.00%) |    14(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gwas.wsts                                                        |                                         design_1_axi_clock_converter_3_0__wr_status_flags_as_63 |     3(0.01%) |     3(0.01%) |    0(0.00%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   wpntr                                                            |                                                design_1_axi_clock_converter_3_0__wr_bin_cntr_64 |     3(0.01%) |     3(0.01%) |    0(0.00%) |  0(0.00%) |    12(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 gntv_or_sync_fifo.mem                                              |                                        design_1_axi_clock_converter_3_0__memory__parameterized2 |    52(0.02%) |     0(0.00%) |   52(0.07%) |  0(0.00%) |   146(0.03%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (gntv_or_sync_fifo.mem)                                          |                                        design_1_axi_clock_converter_3_0__memory__parameterized2 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    73(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gdm.dm_gen.dm                                                    |                                          design_1_axi_clock_converter_3_0__dmem__parameterized2 |    52(0.02%) |     0(0.00%) |   52(0.07%) |  0(0.00%) |    73(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 rstblk                                                             |                                          design_1_axi_clock_converter_3_0__reset_blk_ramfifo_56 |     3(0.01%) |     3(0.01%) |    0(0.00%) |  0(0.00%) |    21(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (rstblk)                                                         |                                          design_1_axi_clock_converter_3_0__reset_blk_ramfifo_56 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |    15(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst         |                                            design_1_axi_clock_converter_3_0__synchronizer_ff_57 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst         |                                            design_1_axi_clock_converter_3_0__synchronizer_ff_58 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst         |                                            design_1_axi_clock_converter_3_0__synchronizer_ff_59 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst         |                                            design_1_axi_clock_converter_3_0__synchronizer_ff_60 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst         |                                            design_1_axi_clock_converter_3_0__synchronizer_ff_61 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst         |                                            design_1_axi_clock_converter_3_0__synchronizer_ff_62 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             gaxi_full_lite.gwrite_ch.gwach2.axi_wach                               |                                          design_1_axi_clock_converter_3_0__fifo_generator_top_0 |    79(0.04%) |    35(0.02%) |   44(0.06%) |  0(0.00%) |   213(0.05%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               grf.rf                                                               |                                        design_1_axi_clock_converter_3_0__fifo_generator_ramfifo |    79(0.04%) |    35(0.02%) |   44(0.06%) |  0(0.00%) |   213(0.05%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 (grf.rf)                                                           |                                        design_1_axi_clock_converter_3_0__fifo_generator_ramfifo |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 gntv_or_sync_fifo.gcx.clkx                                         |                                                design_1_axi_clock_converter_3_0__clk_x_pntrs_32 |    10(0.01%) |    10(0.01%) |    0(0.00%) |  0(0.00%) |    40(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (gntv_or_sync_fifo.gcx.clkx)                                     |                                                design_1_axi_clock_converter_3_0__clk_x_pntrs_32 |     8(0.01%) |     8(0.01%) |    0(0.00%) |  0(0.00%) |    16(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[1].rd_stg_inst                             |                            design_1_axi_clock_converter_3_0__synchronizer_ff__parameterized0_47 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[1].wr_stg_inst                             |                            design_1_axi_clock_converter_3_0__synchronizer_ff__parameterized0_48 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[2].rd_stg_inst                             |                            design_1_axi_clock_converter_3_0__synchronizer_ff__parameterized0_49 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[2].wr_stg_inst                             |                            design_1_axi_clock_converter_3_0__synchronizer_ff__parameterized0_50 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[3].rd_stg_inst                             |                            design_1_axi_clock_converter_3_0__synchronizer_ff__parameterized0_51 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[3].wr_stg_inst                             |                            design_1_axi_clock_converter_3_0__synchronizer_ff__parameterized0_52 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 gntv_or_sync_fifo.gl0.rd                                           |                                                   design_1_axi_clock_converter_3_0__rd_logic_33 |    16(0.01%) |    16(0.01%) |    0(0.00%) |  0(0.00%) |    18(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gr1.gr1_int.rfwft                                                |                                                    design_1_axi_clock_converter_3_0__rd_fwft_44 |     9(0.01%) |     9(0.01%) |    0(0.00%) |  0(0.00%) |     8(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gras.rsts                                                        |                                         design_1_axi_clock_converter_3_0__rd_status_flags_as_45 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   rpntr                                                            |                                                design_1_axi_clock_converter_3_0__rd_bin_cntr_46 |     7(0.01%) |     7(0.01%) |    0(0.00%) |  0(0.00%) |     8(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 gntv_or_sync_fifo.gl0.wr                                           |                                                   design_1_axi_clock_converter_3_0__wr_logic_34 |     6(0.01%) |     6(0.01%) |    0(0.00%) |  0(0.00%) |    14(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gwas.wsts                                                        |                                         design_1_axi_clock_converter_3_0__wr_status_flags_as_42 |     3(0.01%) |     3(0.01%) |    0(0.00%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   wpntr                                                            |                                                design_1_axi_clock_converter_3_0__wr_bin_cntr_43 |     3(0.01%) |     3(0.01%) |    0(0.00%) |  0(0.00%) |    12(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 gntv_or_sync_fifo.mem                                              |                                                        design_1_axi_clock_converter_3_0__memory |    44(0.02%) |     0(0.00%) |   44(0.06%) |  0(0.00%) |   120(0.03%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (gntv_or_sync_fifo.mem)                                          |                                                        design_1_axi_clock_converter_3_0__memory |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    60(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gdm.dm_gen.dm                                                    |                                                          design_1_axi_clock_converter_3_0__dmem |    44(0.02%) |     0(0.00%) |   44(0.06%) |  0(0.00%) |    60(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 rstblk                                                             |                                          design_1_axi_clock_converter_3_0__reset_blk_ramfifo_35 |     2(0.01%) |     2(0.01%) |    0(0.00%) |  0(0.00%) |    21(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (rstblk)                                                         |                                          design_1_axi_clock_converter_3_0__reset_blk_ramfifo_35 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    15(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst         |                                            design_1_axi_clock_converter_3_0__synchronizer_ff_36 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst         |                                            design_1_axi_clock_converter_3_0__synchronizer_ff_37 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst         |                                            design_1_axi_clock_converter_3_0__synchronizer_ff_38 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst         |                                            design_1_axi_clock_converter_3_0__synchronizer_ff_39 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst         |                                            design_1_axi_clock_converter_3_0__synchronizer_ff_40 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst         |                                            design_1_axi_clock_converter_3_0__synchronizer_ff_41 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             gaxi_full_lite.gwrite_ch.gwdch2.axi_wdch                               |                            design_1_axi_clock_converter_3_0__fifo_generator_top__parameterized0 |    91(0.04%) |    35(0.02%) |   56(0.08%) |  0(0.00%) |   251(0.06%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               grf.rf                                                               |                        design_1_axi_clock_converter_3_0__fifo_generator_ramfifo__parameterized0 |    91(0.04%) |    35(0.02%) |   56(0.08%) |  0(0.00%) |   251(0.06%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 (grf.rf)                                                           |                        design_1_axi_clock_converter_3_0__fifo_generator_ramfifo__parameterized0 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 gntv_or_sync_fifo.gcx.clkx                                         |                                                design_1_axi_clock_converter_3_0__clk_x_pntrs_11 |    10(0.01%) |    10(0.01%) |    0(0.00%) |  0(0.00%) |    40(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (gntv_or_sync_fifo.gcx.clkx)                                     |                                                design_1_axi_clock_converter_3_0__clk_x_pntrs_11 |     8(0.01%) |     8(0.01%) |    0(0.00%) |  0(0.00%) |    16(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[1].rd_stg_inst                             |                            design_1_axi_clock_converter_3_0__synchronizer_ff__parameterized0_26 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[1].wr_stg_inst                             |                            design_1_axi_clock_converter_3_0__synchronizer_ff__parameterized0_27 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[2].rd_stg_inst                             |                            design_1_axi_clock_converter_3_0__synchronizer_ff__parameterized0_28 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[2].wr_stg_inst                             |                            design_1_axi_clock_converter_3_0__synchronizer_ff__parameterized0_29 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[3].rd_stg_inst                             |                            design_1_axi_clock_converter_3_0__synchronizer_ff__parameterized0_30 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[3].wr_stg_inst                             |                            design_1_axi_clock_converter_3_0__synchronizer_ff__parameterized0_31 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 gntv_or_sync_fifo.gl0.rd                                           |                                                   design_1_axi_clock_converter_3_0__rd_logic_12 |    16(0.01%) |    16(0.01%) |    0(0.00%) |  0(0.00%) |    18(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gr1.gr1_int.rfwft                                                |                                                    design_1_axi_clock_converter_3_0__rd_fwft_23 |     9(0.01%) |     9(0.01%) |    0(0.00%) |  0(0.00%) |     8(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gras.rsts                                                        |                                         design_1_axi_clock_converter_3_0__rd_status_flags_as_24 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   rpntr                                                            |                                                design_1_axi_clock_converter_3_0__rd_bin_cntr_25 |     7(0.01%) |     7(0.01%) |    0(0.00%) |  0(0.00%) |     8(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 gntv_or_sync_fifo.gl0.wr                                           |                                                   design_1_axi_clock_converter_3_0__wr_logic_13 |     6(0.01%) |     6(0.01%) |    0(0.00%) |  0(0.00%) |    14(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gwas.wsts                                                        |                                         design_1_axi_clock_converter_3_0__wr_status_flags_as_21 |     3(0.01%) |     3(0.01%) |    0(0.00%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   wpntr                                                            |                                                design_1_axi_clock_converter_3_0__wr_bin_cntr_22 |     3(0.01%) |     3(0.01%) |    0(0.00%) |  0(0.00%) |    12(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 gntv_or_sync_fifo.mem                                              |                                        design_1_axi_clock_converter_3_0__memory__parameterized0 |    56(0.03%) |     0(0.00%) |   56(0.08%) |  0(0.00%) |   158(0.04%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (gntv_or_sync_fifo.mem)                                          |                                        design_1_axi_clock_converter_3_0__memory__parameterized0 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    79(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gdm.dm_gen.dm                                                    |                                          design_1_axi_clock_converter_3_0__dmem__parameterized0 |    56(0.03%) |     0(0.00%) |   56(0.08%) |  0(0.00%) |    79(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 rstblk                                                             |                                          design_1_axi_clock_converter_3_0__reset_blk_ramfifo_14 |     2(0.01%) |     2(0.01%) |    0(0.00%) |  0(0.00%) |    21(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (rstblk)                                                         |                                          design_1_axi_clock_converter_3_0__reset_blk_ramfifo_14 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    15(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst         |                                            design_1_axi_clock_converter_3_0__synchronizer_ff_15 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst         |                                            design_1_axi_clock_converter_3_0__synchronizer_ff_16 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst         |                                            design_1_axi_clock_converter_3_0__synchronizer_ff_17 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst         |                                            design_1_axi_clock_converter_3_0__synchronizer_ff_18 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst         |                                            design_1_axi_clock_converter_3_0__synchronizer_ff_19 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst         |                                            design_1_axi_clock_converter_3_0__synchronizer_ff_20 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             gaxi_full_lite.gwrite_ch.gwrch2.axi_wrch                               |                            design_1_axi_clock_converter_3_0__fifo_generator_top__parameterized1 |    43(0.02%) |    35(0.02%) |    8(0.01%) |  0(0.00%) |   109(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               grf.rf                                                               |                        design_1_axi_clock_converter_3_0__fifo_generator_ramfifo__parameterized1 |    43(0.02%) |    35(0.02%) |    8(0.01%) |  0(0.00%) |   109(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 (grf.rf)                                                           |                        design_1_axi_clock_converter_3_0__fifo_generator_ramfifo__parameterized1 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 gntv_or_sync_fifo.gcx.clkx                                         |                                                   design_1_axi_clock_converter_3_0__clk_x_pntrs |    10(0.01%) |    10(0.01%) |    0(0.00%) |  0(0.00%) |    40(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (gntv_or_sync_fifo.gcx.clkx)                                     |                                                   design_1_axi_clock_converter_3_0__clk_x_pntrs |     8(0.01%) |     8(0.01%) |    0(0.00%) |  0(0.00%) |    16(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[1].rd_stg_inst                             |                               design_1_axi_clock_converter_3_0__synchronizer_ff__parameterized0 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[1].wr_stg_inst                             |                             design_1_axi_clock_converter_3_0__synchronizer_ff__parameterized0_6 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[2].rd_stg_inst                             |                             design_1_axi_clock_converter_3_0__synchronizer_ff__parameterized0_7 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[2].wr_stg_inst                             |                             design_1_axi_clock_converter_3_0__synchronizer_ff__parameterized0_8 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[3].rd_stg_inst                             |                             design_1_axi_clock_converter_3_0__synchronizer_ff__parameterized0_9 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gnxpm_cdc.gsync_stage[3].wr_stg_inst                             |                            design_1_axi_clock_converter_3_0__synchronizer_ff__parameterized0_10 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 gntv_or_sync_fifo.gl0.rd                                           |                                                      design_1_axi_clock_converter_3_0__rd_logic |    16(0.01%) |    16(0.01%) |    0(0.00%) |  0(0.00%) |    18(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gr1.gr1_int.rfwft                                                |                                                       design_1_axi_clock_converter_3_0__rd_fwft |     9(0.01%) |     9(0.01%) |    0(0.00%) |  0(0.00%) |     8(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gras.rsts                                                        |                                            design_1_axi_clock_converter_3_0__rd_status_flags_as |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   rpntr                                                            |                                                   design_1_axi_clock_converter_3_0__rd_bin_cntr |     7(0.01%) |     7(0.01%) |    0(0.00%) |  0(0.00%) |     8(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 gntv_or_sync_fifo.gl0.wr                                           |                                                      design_1_axi_clock_converter_3_0__wr_logic |     6(0.01%) |     6(0.01%) |    0(0.00%) |  0(0.00%) |    14(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gwas.wsts                                                        |                                            design_1_axi_clock_converter_3_0__wr_status_flags_as |     3(0.01%) |     3(0.01%) |    0(0.00%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   wpntr                                                            |                                                   design_1_axi_clock_converter_3_0__wr_bin_cntr |     3(0.01%) |     3(0.01%) |    0(0.00%) |  0(0.00%) |    12(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 gntv_or_sync_fifo.mem                                              |                                        design_1_axi_clock_converter_3_0__memory__parameterized1 |     8(0.01%) |     0(0.00%) |    8(0.01%) |  0(0.00%) |    16(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (gntv_or_sync_fifo.mem)                                          |                                        design_1_axi_clock_converter_3_0__memory__parameterized1 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     8(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   gdm.dm_gen.dm                                                    |                                          design_1_axi_clock_converter_3_0__dmem__parameterized1 |     8(0.01%) |     0(0.00%) |    8(0.01%) |  0(0.00%) |     8(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 rstblk                                                             |                                             design_1_axi_clock_converter_3_0__reset_blk_ramfifo |     2(0.01%) |     2(0.01%) |    0(0.00%) |  0(0.00%) |    21(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (rstblk)                                                         |                                             design_1_axi_clock_converter_3_0__reset_blk_ramfifo |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    15(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst         |                                               design_1_axi_clock_converter_3_0__synchronizer_ff |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst         |                                             design_1_axi_clock_converter_3_0__synchronizer_ff_1 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst         |                                             design_1_axi_clock_converter_3_0__synchronizer_ff_2 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst         |                                             design_1_axi_clock_converter_3_0__synchronizer_ff_3 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst         |                                             design_1_axi_clock_converter_3_0__synchronizer_ff_4 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst         |                                             design_1_axi_clock_converter_3_0__synchronizer_ff_5 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|     axi_dwidth_converter_0                                                         |                                                               design_1_axi_dwidth_converter_0_0 |  1322(0.60%) |  1266(0.58%) |   56(0.08%) |  0(0.00%) |  1288(0.29%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|       (axi_dwidth_converter_0)                                                     |                                                               design_1_axi_dwidth_converter_0_0 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|       inst                                                                         |                              design_1_axi_dwidth_converter_0_0_axi_dwidth_converter_v2_1_12_top |  1322(0.60%) |  1266(0.58%) |   56(0.08%) |  0(0.00%) |  1288(0.29%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|         gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                      |                    design_1_axi_dwidth_converter_0_0_axi_dwidth_converter_v2_1_12_axi_downsizer |  1322(0.60%) |  1266(0.58%) |   56(0.08%) |  0(0.00%) |  1288(0.29%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           USE_READ.read_addr_inst                                                  |      design_1_axi_dwidth_converter_0_0_axi_dwidth_converter_v2_1_12_a_downsizer__parameterized0 |   284(0.13%) |   260(0.12%) |   24(0.03%) |  0(0.00%) |   332(0.08%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             (USE_READ.read_addr_inst)                                              |      design_1_axi_dwidth_converter_0_0_axi_dwidth_converter_v2_1_12_a_downsizer__parameterized0 |   135(0.06%) |   135(0.06%) |    0(0.00%) |  0(0.00%) |   212(0.05%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             cmd_queue                                                              |            design_1_axi_dwidth_converter_0_0_axi_data_fifo_v2_1_11_axic_fifo__parameterized0_19 |   149(0.07%) |   125(0.06%) |   24(0.03%) |  0(0.00%) |   120(0.03%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               inst                                                                 |             design_1_axi_dwidth_converter_0_0_axi_data_fifo_v2_1_11_fifo_gen__parameterized0_20 |   149(0.07%) |   125(0.06%) |   24(0.03%) |  0(0.00%) |   120(0.03%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 (inst)                                                             |             design_1_axi_dwidth_converter_0_0_axi_data_fifo_v2_1_11_fifo_gen__parameterized0_20 |    97(0.04%) |    97(0.04%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 fifo_gen_inst                                                      |                        design_1_axi_dwidth_converter_0_0_fifo_generator_v13_1_4__parameterized0 |    52(0.02%) |    28(0.01%) |   24(0.03%) |  0(0.00%) |   120(0.03%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (fifo_gen_inst)                                                  |                        design_1_axi_dwidth_converter_0_0_fifo_generator_v13_1_4__parameterized0 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   inst_fifo_gen                                                    |               design_1_axi_dwidth_converter_0_0_fifo_generator_v13_1_4_synth__parameterized0_21 |    52(0.02%) |    28(0.01%) |   24(0.03%) |  0(0.00%) |   120(0.03%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                     gconvfifo.rf                                                   |                         design_1_axi_dwidth_converter_0_0_fifo_generator_top__parameterized0_22 |    52(0.02%) |    28(0.01%) |   24(0.03%) |  0(0.00%) |   120(0.03%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                       grf.rf                                                       |                     design_1_axi_dwidth_converter_0_0_fifo_generator_ramfifo__parameterized0_23 |    52(0.02%) |    28(0.01%) |   24(0.03%) |  0(0.00%) |   120(0.03%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         gntv_or_sync_fifo.gl0.rd                                   |                                                   design_1_axi_dwidth_converter_0_0_rd_logic_24 |    17(0.01%) |    17(0.01%) |    0(0.00%) |  0(0.00%) |    20(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           gr1.gr1_int.rfwft                                        |                                                    design_1_axi_dwidth_converter_0_0_rd_fwft_37 |     8(0.01%) |     8(0.01%) |    0(0.00%) |  0(0.00%) |     8(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           grss.rsts                                                |                                         design_1_axi_dwidth_converter_0_0_rd_status_flags_ss_38 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           rpntr                                                    |                                                design_1_axi_dwidth_converter_0_0_rd_bin_cntr_39 |     9(0.01%) |     9(0.01%) |    0(0.00%) |  0(0.00%) |    10(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         gntv_or_sync_fifo.gl0.wr                                   |                                                   design_1_axi_dwidth_converter_0_0_wr_logic_25 |     9(0.01%) |     9(0.01%) |    0(0.00%) |  0(0.00%) |    12(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           gwss.wsts                                                |                                         design_1_axi_dwidth_converter_0_0_wr_status_flags_ss_35 |     3(0.01%) |     3(0.01%) |    0(0.00%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           wpntr                                                    |                                                design_1_axi_dwidth_converter_0_0_wr_bin_cntr_36 |     6(0.01%) |     6(0.01%) |    0(0.00%) |  0(0.00%) |    10(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         gntv_or_sync_fifo.mem                                      |                                     design_1_axi_dwidth_converter_0_0_memory__parameterized0_26 |    24(0.01%) |     0(0.00%) |   24(0.03%) |  0(0.00%) |    70(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           (gntv_or_sync_fifo.mem)                                  |                                     design_1_axi_dwidth_converter_0_0_memory__parameterized0_26 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    35(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           gdm.dm_gen.dm                                            |                                       design_1_axi_dwidth_converter_0_0_dmem__parameterized0_34 |    24(0.01%) |     0(0.00%) |   24(0.03%) |  0(0.00%) |    35(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         rstblk                                                     |                                          design_1_axi_dwidth_converter_0_0_reset_blk_ramfifo_27 |     2(0.01%) |     2(0.01%) |    0(0.00%) |  0(0.00%) |    18(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           (rstblk)                                                 |                                          design_1_axi_dwidth_converter_0_0_reset_blk_ramfifo_27 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    12(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |                                            design_1_axi_dwidth_converter_0_0_synchronizer_ff_28 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |                                            design_1_axi_dwidth_converter_0_0_synchronizer_ff_29 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |                                            design_1_axi_dwidth_converter_0_0_synchronizer_ff_30 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |                                            design_1_axi_dwidth_converter_0_0_synchronizer_ff_31 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst |                                            design_1_axi_dwidth_converter_0_0_synchronizer_ff_32 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst |                                            design_1_axi_dwidth_converter_0_0_synchronizer_ff_33 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           USE_READ.read_data_inst                                                  |                      design_1_axi_dwidth_converter_0_0_axi_dwidth_converter_v2_1_12_r_downsizer |   546(0.25%) |   546(0.25%) |    0(0.00%) |  0(0.00%) |   529(0.12%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           USE_WRITE.USE_SPLIT.write_resp_inst                                      |                      design_1_axi_dwidth_converter_0_0_axi_dwidth_converter_v2_1_12_b_downsizer |    19(0.01%) |    19(0.01%) |    0(0.00%) |  0(0.00%) |    11(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           USE_WRITE.write_addr_inst                                                |                      design_1_axi_dwidth_converter_0_0_axi_dwidth_converter_v2_1_12_a_downsizer |   314(0.14%) |   282(0.13%) |   32(0.05%) |  0(0.00%) |   401(0.09%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             (USE_WRITE.write_addr_inst)                                            |                      design_1_axi_dwidth_converter_0_0_axi_dwidth_converter_v2_1_12_a_downsizer |   136(0.06%) |   136(0.06%) |    0(0.00%) |  0(0.00%) |   215(0.05%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             USE_B_CHANNEL.cmd_b_queue                                              |                               design_1_axi_dwidth_converter_0_0_axi_data_fifo_v2_1_11_axic_fifo |    56(0.03%) |    48(0.02%) |    8(0.01%) |  0(0.00%) |    68(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               inst                                                                 |                                design_1_axi_dwidth_converter_0_0_axi_data_fifo_v2_1_11_fifo_gen |    56(0.03%) |    48(0.02%) |    8(0.01%) |  0(0.00%) |    68(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 (inst)                                                             |                                design_1_axi_dwidth_converter_0_0_axi_data_fifo_v2_1_11_fifo_gen |    19(0.01%) |    19(0.01%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 fifo_gen_inst                                                      |                                        design_1_axi_dwidth_converter_0_0_fifo_generator_v13_1_4 |    37(0.02%) |    29(0.01%) |    8(0.01%) |  0(0.00%) |    68(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (fifo_gen_inst)                                                  |                                        design_1_axi_dwidth_converter_0_0_fifo_generator_v13_1_4 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   inst_fifo_gen                                                    |                                  design_1_axi_dwidth_converter_0_0_fifo_generator_v13_1_4_synth |    37(0.02%) |    29(0.01%) |    8(0.01%) |  0(0.00%) |    68(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                     gconvfifo.rf                                                   |                                            design_1_axi_dwidth_converter_0_0_fifo_generator_top |    37(0.02%) |    29(0.01%) |    8(0.01%) |  0(0.00%) |    68(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                       grf.rf                                                       |                                        design_1_axi_dwidth_converter_0_0_fifo_generator_ramfifo |    37(0.02%) |    29(0.01%) |    8(0.01%) |  0(0.00%) |    68(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         gntv_or_sync_fifo.gl0.rd                                   |                                                    design_1_axi_dwidth_converter_0_0_rd_logic_5 |    16(0.01%) |    16(0.01%) |    0(0.00%) |  0(0.00%) |    20(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           gr1.gr1_int.rfwft                                        |                                                    design_1_axi_dwidth_converter_0_0_rd_fwft_16 |    11(0.01%) |    11(0.01%) |    0(0.00%) |  0(0.00%) |     8(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           grss.rsts                                                |                                         design_1_axi_dwidth_converter_0_0_rd_status_flags_ss_17 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           rpntr                                                    |                                                design_1_axi_dwidth_converter_0_0_rd_bin_cntr_18 |     5(0.01%) |     5(0.01%) |    0(0.00%) |  0(0.00%) |    10(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         gntv_or_sync_fifo.gl0.wr                                   |                                                    design_1_axi_dwidth_converter_0_0_wr_logic_6 |    11(0.01%) |    11(0.01%) |    0(0.00%) |  0(0.00%) |    12(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           gwss.wsts                                                |                                         design_1_axi_dwidth_converter_0_0_wr_status_flags_ss_14 |     3(0.01%) |     3(0.01%) |    0(0.00%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           wpntr                                                    |                                                design_1_axi_dwidth_converter_0_0_wr_bin_cntr_15 |     8(0.01%) |     8(0.01%) |    0(0.00%) |  0(0.00%) |    10(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         gntv_or_sync_fifo.mem                                      |                                                        design_1_axi_dwidth_converter_0_0_memory |     8(0.01%) |     0(0.00%) |    8(0.01%) |  0(0.00%) |    18(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           (gntv_or_sync_fifo.mem)                                  |                                                        design_1_axi_dwidth_converter_0_0_memory |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     9(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           gdm.dm_gen.dm                                            |                                                          design_1_axi_dwidth_converter_0_0_dmem |     8(0.01%) |     0(0.00%) |    8(0.01%) |  0(0.00%) |     9(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         rstblk                                                     |                                           design_1_axi_dwidth_converter_0_0_reset_blk_ramfifo_7 |     2(0.01%) |     2(0.01%) |    0(0.00%) |  0(0.00%) |    18(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           (rstblk)                                                 |                                           design_1_axi_dwidth_converter_0_0_reset_blk_ramfifo_7 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    12(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |                                             design_1_axi_dwidth_converter_0_0_synchronizer_ff_8 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |                                             design_1_axi_dwidth_converter_0_0_synchronizer_ff_9 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |                                            design_1_axi_dwidth_converter_0_0_synchronizer_ff_10 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |                                            design_1_axi_dwidth_converter_0_0_synchronizer_ff_11 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst |                                            design_1_axi_dwidth_converter_0_0_synchronizer_ff_12 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst |                                            design_1_axi_dwidth_converter_0_0_synchronizer_ff_13 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             cmd_queue                                                              |               design_1_axi_dwidth_converter_0_0_axi_data_fifo_v2_1_11_axic_fifo__parameterized0 |   122(0.06%) |    98(0.04%) |   24(0.03%) |  0(0.00%) |   118(0.03%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               inst                                                                 |                design_1_axi_dwidth_converter_0_0_axi_data_fifo_v2_1_11_fifo_gen__parameterized0 |   122(0.06%) |    98(0.04%) |   24(0.03%) |  0(0.00%) |   118(0.03%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 (inst)                                                             |                design_1_axi_dwidth_converter_0_0_axi_data_fifo_v2_1_11_fifo_gen__parameterized0 |    69(0.03%) |    69(0.03%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 fifo_gen_inst                                                      |                     design_1_axi_dwidth_converter_0_0_fifo_generator_v13_1_4__parameterized0__1 |    53(0.02%) |    29(0.01%) |   24(0.03%) |  0(0.00%) |   118(0.03%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (fifo_gen_inst)                                                  |                     design_1_axi_dwidth_converter_0_0_fifo_generator_v13_1_4__parameterized0__1 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   inst_fifo_gen                                                    |                  design_1_axi_dwidth_converter_0_0_fifo_generator_v13_1_4_synth__parameterized0 |    53(0.02%) |    29(0.01%) |   24(0.03%) |  0(0.00%) |   118(0.03%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                     gconvfifo.rf                                                   |                            design_1_axi_dwidth_converter_0_0_fifo_generator_top__parameterized0 |    53(0.02%) |    29(0.01%) |   24(0.03%) |  0(0.00%) |   118(0.03%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                       grf.rf                                                       |                        design_1_axi_dwidth_converter_0_0_fifo_generator_ramfifo__parameterized0 |    53(0.02%) |    29(0.01%) |   24(0.03%) |  0(0.00%) |   118(0.03%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         gntv_or_sync_fifo.gl0.rd                                   |                                                      design_1_axi_dwidth_converter_0_0_rd_logic |    16(0.01%) |    16(0.01%) |    0(0.00%) |  0(0.00%) |    20(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           gr1.gr1_int.rfwft                                        |                                                       design_1_axi_dwidth_converter_0_0_rd_fwft |    11(0.01%) |    11(0.01%) |    0(0.00%) |  0(0.00%) |     8(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           grss.rsts                                                |                                            design_1_axi_dwidth_converter_0_0_rd_status_flags_ss |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           rpntr                                                    |                                                   design_1_axi_dwidth_converter_0_0_rd_bin_cntr |     5(0.01%) |     5(0.01%) |    0(0.00%) |  0(0.00%) |    10(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         gntv_or_sync_fifo.gl0.wr                                   |                                                      design_1_axi_dwidth_converter_0_0_wr_logic |    11(0.01%) |    11(0.01%) |    0(0.00%) |  0(0.00%) |    12(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           gwss.wsts                                                |                                            design_1_axi_dwidth_converter_0_0_wr_status_flags_ss |     3(0.01%) |     3(0.01%) |    0(0.00%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           wpntr                                                    |                                                   design_1_axi_dwidth_converter_0_0_wr_bin_cntr |     8(0.01%) |     8(0.01%) |    0(0.00%) |  0(0.00%) |    10(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         gntv_or_sync_fifo.mem                                      |                                        design_1_axi_dwidth_converter_0_0_memory__parameterized0 |    24(0.01%) |     0(0.00%) |   24(0.03%) |  0(0.00%) |    68(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           (gntv_or_sync_fifo.mem)                                  |                                        design_1_axi_dwidth_converter_0_0_memory__parameterized0 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    34(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           gdm.dm_gen.dm                                            |                                          design_1_axi_dwidth_converter_0_0_dmem__parameterized0 |    24(0.01%) |     0(0.00%) |   24(0.03%) |  0(0.00%) |    34(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         rstblk                                                     |                                             design_1_axi_dwidth_converter_0_0_reset_blk_ramfifo |     2(0.01%) |     2(0.01%) |    0(0.00%) |  0(0.00%) |    18(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           (rstblk)                                                 |                                             design_1_axi_dwidth_converter_0_0_reset_blk_ramfifo |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    12(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |                                               design_1_axi_dwidth_converter_0_0_synchronizer_ff |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |                                             design_1_axi_dwidth_converter_0_0_synchronizer_ff_0 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |                                             design_1_axi_dwidth_converter_0_0_synchronizer_ff_1 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |                                             design_1_axi_dwidth_converter_0_0_synchronizer_ff_2 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst |                                             design_1_axi_dwidth_converter_0_0_synchronizer_ff_3 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst |                                             design_1_axi_dwidth_converter_0_0_synchronizer_ff_4 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           USE_WRITE.write_data_inst                                                |                      design_1_axi_dwidth_converter_0_0_axi_dwidth_converter_v2_1_12_w_downsizer |   168(0.08%) |   168(0.08%) |    0(0.00%) |  0(0.00%) |    15(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|     axi_dwidth_converter_1                                                         |                                                               design_1_axi_dwidth_converter_1_0 |  1322(0.60%) |  1266(0.58%) |   56(0.08%) |  0(0.00%) |  1288(0.29%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|       (axi_dwidth_converter_1)                                                     |                                                               design_1_axi_dwidth_converter_1_0 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|       inst                                                                         |                              design_1_axi_dwidth_converter_1_0_axi_dwidth_converter_v2_1_12_top |  1322(0.60%) |  1266(0.58%) |   56(0.08%) |  0(0.00%) |  1288(0.29%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|         gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                      |                    design_1_axi_dwidth_converter_1_0_axi_dwidth_converter_v2_1_12_axi_downsizer |  1322(0.60%) |  1266(0.58%) |   56(0.08%) |  0(0.00%) |  1288(0.29%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           USE_READ.read_addr_inst                                                  |      design_1_axi_dwidth_converter_1_0_axi_dwidth_converter_v2_1_12_a_downsizer__parameterized0 |   284(0.13%) |   260(0.12%) |   24(0.03%) |  0(0.00%) |   332(0.08%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             (USE_READ.read_addr_inst)                                              |      design_1_axi_dwidth_converter_1_0_axi_dwidth_converter_v2_1_12_a_downsizer__parameterized0 |   135(0.06%) |   135(0.06%) |    0(0.00%) |  0(0.00%) |   212(0.05%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             cmd_queue                                                              |            design_1_axi_dwidth_converter_1_0_axi_data_fifo_v2_1_11_axic_fifo__parameterized0_19 |   149(0.07%) |   125(0.06%) |   24(0.03%) |  0(0.00%) |   120(0.03%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               inst                                                                 |             design_1_axi_dwidth_converter_1_0_axi_data_fifo_v2_1_11_fifo_gen__parameterized0_20 |   149(0.07%) |   125(0.06%) |   24(0.03%) |  0(0.00%) |   120(0.03%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 (inst)                                                             |             design_1_axi_dwidth_converter_1_0_axi_data_fifo_v2_1_11_fifo_gen__parameterized0_20 |    97(0.04%) |    97(0.04%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 fifo_gen_inst                                                      |                        design_1_axi_dwidth_converter_1_0_fifo_generator_v13_1_4__parameterized0 |    52(0.02%) |    28(0.01%) |   24(0.03%) |  0(0.00%) |   120(0.03%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (fifo_gen_inst)                                                  |                        design_1_axi_dwidth_converter_1_0_fifo_generator_v13_1_4__parameterized0 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   inst_fifo_gen                                                    |               design_1_axi_dwidth_converter_1_0_fifo_generator_v13_1_4_synth__parameterized0_21 |    52(0.02%) |    28(0.01%) |   24(0.03%) |  0(0.00%) |   120(0.03%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                     gconvfifo.rf                                                   |                         design_1_axi_dwidth_converter_1_0_fifo_generator_top__parameterized0_22 |    52(0.02%) |    28(0.01%) |   24(0.03%) |  0(0.00%) |   120(0.03%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                       grf.rf                                                       |                     design_1_axi_dwidth_converter_1_0_fifo_generator_ramfifo__parameterized0_23 |    52(0.02%) |    28(0.01%) |   24(0.03%) |  0(0.00%) |   120(0.03%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         gntv_or_sync_fifo.gl0.rd                                   |                                                   design_1_axi_dwidth_converter_1_0_rd_logic_24 |    17(0.01%) |    17(0.01%) |    0(0.00%) |  0(0.00%) |    20(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           gr1.gr1_int.rfwft                                        |                                                    design_1_axi_dwidth_converter_1_0_rd_fwft_37 |     8(0.01%) |     8(0.01%) |    0(0.00%) |  0(0.00%) |     8(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           grss.rsts                                                |                                         design_1_axi_dwidth_converter_1_0_rd_status_flags_ss_38 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           rpntr                                                    |                                                design_1_axi_dwidth_converter_1_0_rd_bin_cntr_39 |     9(0.01%) |     9(0.01%) |    0(0.00%) |  0(0.00%) |    10(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         gntv_or_sync_fifo.gl0.wr                                   |                                                   design_1_axi_dwidth_converter_1_0_wr_logic_25 |     9(0.01%) |     9(0.01%) |    0(0.00%) |  0(0.00%) |    12(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           gwss.wsts                                                |                                         design_1_axi_dwidth_converter_1_0_wr_status_flags_ss_35 |     3(0.01%) |     3(0.01%) |    0(0.00%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           wpntr                                                    |                                                design_1_axi_dwidth_converter_1_0_wr_bin_cntr_36 |     6(0.01%) |     6(0.01%) |    0(0.00%) |  0(0.00%) |    10(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         gntv_or_sync_fifo.mem                                      |                                     design_1_axi_dwidth_converter_1_0_memory__parameterized0_26 |    24(0.01%) |     0(0.00%) |   24(0.03%) |  0(0.00%) |    70(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           (gntv_or_sync_fifo.mem)                                  |                                     design_1_axi_dwidth_converter_1_0_memory__parameterized0_26 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    35(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           gdm.dm_gen.dm                                            |                                       design_1_axi_dwidth_converter_1_0_dmem__parameterized0_34 |    24(0.01%) |     0(0.00%) |   24(0.03%) |  0(0.00%) |    35(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         rstblk                                                     |                                          design_1_axi_dwidth_converter_1_0_reset_blk_ramfifo_27 |     2(0.01%) |     2(0.01%) |    0(0.00%) |  0(0.00%) |    18(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           (rstblk)                                                 |                                          design_1_axi_dwidth_converter_1_0_reset_blk_ramfifo_27 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    12(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |                                            design_1_axi_dwidth_converter_1_0_synchronizer_ff_28 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |                                            design_1_axi_dwidth_converter_1_0_synchronizer_ff_29 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |                                            design_1_axi_dwidth_converter_1_0_synchronizer_ff_30 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |                                            design_1_axi_dwidth_converter_1_0_synchronizer_ff_31 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst |                                            design_1_axi_dwidth_converter_1_0_synchronizer_ff_32 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst |                                            design_1_axi_dwidth_converter_1_0_synchronizer_ff_33 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           USE_READ.read_data_inst                                                  |                      design_1_axi_dwidth_converter_1_0_axi_dwidth_converter_v2_1_12_r_downsizer |   546(0.25%) |   546(0.25%) |    0(0.00%) |  0(0.00%) |   529(0.12%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           USE_WRITE.USE_SPLIT.write_resp_inst                                      |                      design_1_axi_dwidth_converter_1_0_axi_dwidth_converter_v2_1_12_b_downsizer |    19(0.01%) |    19(0.01%) |    0(0.00%) |  0(0.00%) |    11(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           USE_WRITE.write_addr_inst                                                |                      design_1_axi_dwidth_converter_1_0_axi_dwidth_converter_v2_1_12_a_downsizer |   314(0.14%) |   282(0.13%) |   32(0.05%) |  0(0.00%) |   401(0.09%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             (USE_WRITE.write_addr_inst)                                            |                      design_1_axi_dwidth_converter_1_0_axi_dwidth_converter_v2_1_12_a_downsizer |   136(0.06%) |   136(0.06%) |    0(0.00%) |  0(0.00%) |   215(0.05%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             USE_B_CHANNEL.cmd_b_queue                                              |                               design_1_axi_dwidth_converter_1_0_axi_data_fifo_v2_1_11_axic_fifo |    56(0.03%) |    48(0.02%) |    8(0.01%) |  0(0.00%) |    68(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               inst                                                                 |                                design_1_axi_dwidth_converter_1_0_axi_data_fifo_v2_1_11_fifo_gen |    56(0.03%) |    48(0.02%) |    8(0.01%) |  0(0.00%) |    68(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 (inst)                                                             |                                design_1_axi_dwidth_converter_1_0_axi_data_fifo_v2_1_11_fifo_gen |    19(0.01%) |    19(0.01%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 fifo_gen_inst                                                      |                                        design_1_axi_dwidth_converter_1_0_fifo_generator_v13_1_4 |    37(0.02%) |    29(0.01%) |    8(0.01%) |  0(0.00%) |    68(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (fifo_gen_inst)                                                  |                                        design_1_axi_dwidth_converter_1_0_fifo_generator_v13_1_4 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   inst_fifo_gen                                                    |                                  design_1_axi_dwidth_converter_1_0_fifo_generator_v13_1_4_synth |    37(0.02%) |    29(0.01%) |    8(0.01%) |  0(0.00%) |    68(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                     gconvfifo.rf                                                   |                                            design_1_axi_dwidth_converter_1_0_fifo_generator_top |    37(0.02%) |    29(0.01%) |    8(0.01%) |  0(0.00%) |    68(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                       grf.rf                                                       |                                        design_1_axi_dwidth_converter_1_0_fifo_generator_ramfifo |    37(0.02%) |    29(0.01%) |    8(0.01%) |  0(0.00%) |    68(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         gntv_or_sync_fifo.gl0.rd                                   |                                                    design_1_axi_dwidth_converter_1_0_rd_logic_5 |    16(0.01%) |    16(0.01%) |    0(0.00%) |  0(0.00%) |    20(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           gr1.gr1_int.rfwft                                        |                                                    design_1_axi_dwidth_converter_1_0_rd_fwft_16 |    11(0.01%) |    11(0.01%) |    0(0.00%) |  0(0.00%) |     8(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           grss.rsts                                                |                                         design_1_axi_dwidth_converter_1_0_rd_status_flags_ss_17 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           rpntr                                                    |                                                design_1_axi_dwidth_converter_1_0_rd_bin_cntr_18 |     5(0.01%) |     5(0.01%) |    0(0.00%) |  0(0.00%) |    10(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         gntv_or_sync_fifo.gl0.wr                                   |                                                    design_1_axi_dwidth_converter_1_0_wr_logic_6 |    11(0.01%) |    11(0.01%) |    0(0.00%) |  0(0.00%) |    12(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           gwss.wsts                                                |                                         design_1_axi_dwidth_converter_1_0_wr_status_flags_ss_14 |     3(0.01%) |     3(0.01%) |    0(0.00%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           wpntr                                                    |                                                design_1_axi_dwidth_converter_1_0_wr_bin_cntr_15 |     8(0.01%) |     8(0.01%) |    0(0.00%) |  0(0.00%) |    10(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         gntv_or_sync_fifo.mem                                      |                                                        design_1_axi_dwidth_converter_1_0_memory |     8(0.01%) |     0(0.00%) |    8(0.01%) |  0(0.00%) |    18(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           (gntv_or_sync_fifo.mem)                                  |                                                        design_1_axi_dwidth_converter_1_0_memory |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     9(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           gdm.dm_gen.dm                                            |                                                          design_1_axi_dwidth_converter_1_0_dmem |     8(0.01%) |     0(0.00%) |    8(0.01%) |  0(0.00%) |     9(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         rstblk                                                     |                                           design_1_axi_dwidth_converter_1_0_reset_blk_ramfifo_7 |     2(0.01%) |     2(0.01%) |    0(0.00%) |  0(0.00%) |    18(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           (rstblk)                                                 |                                           design_1_axi_dwidth_converter_1_0_reset_blk_ramfifo_7 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    12(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |                                             design_1_axi_dwidth_converter_1_0_synchronizer_ff_8 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |                                             design_1_axi_dwidth_converter_1_0_synchronizer_ff_9 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |                                            design_1_axi_dwidth_converter_1_0_synchronizer_ff_10 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |                                            design_1_axi_dwidth_converter_1_0_synchronizer_ff_11 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst |                                            design_1_axi_dwidth_converter_1_0_synchronizer_ff_12 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst |                                            design_1_axi_dwidth_converter_1_0_synchronizer_ff_13 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             cmd_queue                                                              |               design_1_axi_dwidth_converter_1_0_axi_data_fifo_v2_1_11_axic_fifo__parameterized0 |   122(0.06%) |    98(0.04%) |   24(0.03%) |  0(0.00%) |   118(0.03%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               inst                                                                 |                design_1_axi_dwidth_converter_1_0_axi_data_fifo_v2_1_11_fifo_gen__parameterized0 |   122(0.06%) |    98(0.04%) |   24(0.03%) |  0(0.00%) |   118(0.03%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 (inst)                                                             |                design_1_axi_dwidth_converter_1_0_axi_data_fifo_v2_1_11_fifo_gen__parameterized0 |    69(0.03%) |    69(0.03%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 fifo_gen_inst                                                      |                     design_1_axi_dwidth_converter_1_0_fifo_generator_v13_1_4__parameterized0__1 |    53(0.02%) |    29(0.01%) |   24(0.03%) |  0(0.00%) |   118(0.03%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (fifo_gen_inst)                                                  |                     design_1_axi_dwidth_converter_1_0_fifo_generator_v13_1_4__parameterized0__1 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   inst_fifo_gen                                                    |                  design_1_axi_dwidth_converter_1_0_fifo_generator_v13_1_4_synth__parameterized0 |    53(0.02%) |    29(0.01%) |   24(0.03%) |  0(0.00%) |   118(0.03%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                     gconvfifo.rf                                                   |                            design_1_axi_dwidth_converter_1_0_fifo_generator_top__parameterized0 |    53(0.02%) |    29(0.01%) |   24(0.03%) |  0(0.00%) |   118(0.03%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                       grf.rf                                                       |                        design_1_axi_dwidth_converter_1_0_fifo_generator_ramfifo__parameterized0 |    53(0.02%) |    29(0.01%) |   24(0.03%) |  0(0.00%) |   118(0.03%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         gntv_or_sync_fifo.gl0.rd                                   |                                                      design_1_axi_dwidth_converter_1_0_rd_logic |    16(0.01%) |    16(0.01%) |    0(0.00%) |  0(0.00%) |    20(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           gr1.gr1_int.rfwft                                        |                                                       design_1_axi_dwidth_converter_1_0_rd_fwft |    11(0.01%) |    11(0.01%) |    0(0.00%) |  0(0.00%) |     8(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           grss.rsts                                                |                                            design_1_axi_dwidth_converter_1_0_rd_status_flags_ss |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           rpntr                                                    |                                                   design_1_axi_dwidth_converter_1_0_rd_bin_cntr |     5(0.01%) |     5(0.01%) |    0(0.00%) |  0(0.00%) |    10(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         gntv_or_sync_fifo.gl0.wr                                   |                                                      design_1_axi_dwidth_converter_1_0_wr_logic |    11(0.01%) |    11(0.01%) |    0(0.00%) |  0(0.00%) |    12(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           gwss.wsts                                                |                                            design_1_axi_dwidth_converter_1_0_wr_status_flags_ss |     3(0.01%) |     3(0.01%) |    0(0.00%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           wpntr                                                    |                                                   design_1_axi_dwidth_converter_1_0_wr_bin_cntr |     8(0.01%) |     8(0.01%) |    0(0.00%) |  0(0.00%) |    10(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         gntv_or_sync_fifo.mem                                      |                                        design_1_axi_dwidth_converter_1_0_memory__parameterized0 |    24(0.01%) |     0(0.00%) |   24(0.03%) |  0(0.00%) |    68(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           (gntv_or_sync_fifo.mem)                                  |                                        design_1_axi_dwidth_converter_1_0_memory__parameterized0 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    34(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           gdm.dm_gen.dm                                            |                                          design_1_axi_dwidth_converter_1_0_dmem__parameterized0 |    24(0.01%) |     0(0.00%) |   24(0.03%) |  0(0.00%) |    34(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         rstblk                                                     |                                             design_1_axi_dwidth_converter_1_0_reset_blk_ramfifo |     2(0.01%) |     2(0.01%) |    0(0.00%) |  0(0.00%) |    18(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           (rstblk)                                                 |                                             design_1_axi_dwidth_converter_1_0_reset_blk_ramfifo |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    12(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |                                               design_1_axi_dwidth_converter_1_0_synchronizer_ff |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |                                             design_1_axi_dwidth_converter_1_0_synchronizer_ff_0 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |                                             design_1_axi_dwidth_converter_1_0_synchronizer_ff_1 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |                                             design_1_axi_dwidth_converter_1_0_synchronizer_ff_2 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst |                                             design_1_axi_dwidth_converter_1_0_synchronizer_ff_3 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst |                                             design_1_axi_dwidth_converter_1_0_synchronizer_ff_4 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           USE_WRITE.write_data_inst                                                |                      design_1_axi_dwidth_converter_1_0_axi_dwidth_converter_v2_1_12_w_downsizer |   168(0.08%) |   168(0.08%) |    0(0.00%) |  0(0.00%) |    15(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|     axi_dwidth_converter_2                                                         |                                                               design_1_axi_dwidth_converter_2_0 |  1322(0.60%) |  1266(0.58%) |   56(0.08%) |  0(0.00%) |  1288(0.29%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|       (axi_dwidth_converter_2)                                                     |                                                               design_1_axi_dwidth_converter_2_0 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|       inst                                                                         |                              design_1_axi_dwidth_converter_2_0_axi_dwidth_converter_v2_1_12_top |  1322(0.60%) |  1266(0.58%) |   56(0.08%) |  0(0.00%) |  1288(0.29%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|         gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                      |                    design_1_axi_dwidth_converter_2_0_axi_dwidth_converter_v2_1_12_axi_downsizer |  1322(0.60%) |  1266(0.58%) |   56(0.08%) |  0(0.00%) |  1288(0.29%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           USE_READ.read_addr_inst                                                  |      design_1_axi_dwidth_converter_2_0_axi_dwidth_converter_v2_1_12_a_downsizer__parameterized0 |   284(0.13%) |   260(0.12%) |   24(0.03%) |  0(0.00%) |   332(0.08%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             (USE_READ.read_addr_inst)                                              |      design_1_axi_dwidth_converter_2_0_axi_dwidth_converter_v2_1_12_a_downsizer__parameterized0 |   135(0.06%) |   135(0.06%) |    0(0.00%) |  0(0.00%) |   212(0.05%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             cmd_queue                                                              |            design_1_axi_dwidth_converter_2_0_axi_data_fifo_v2_1_11_axic_fifo__parameterized0_19 |   149(0.07%) |   125(0.06%) |   24(0.03%) |  0(0.00%) |   120(0.03%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               inst                                                                 |             design_1_axi_dwidth_converter_2_0_axi_data_fifo_v2_1_11_fifo_gen__parameterized0_20 |   149(0.07%) |   125(0.06%) |   24(0.03%) |  0(0.00%) |   120(0.03%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 (inst)                                                             |             design_1_axi_dwidth_converter_2_0_axi_data_fifo_v2_1_11_fifo_gen__parameterized0_20 |    97(0.04%) |    97(0.04%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 fifo_gen_inst                                                      |                        design_1_axi_dwidth_converter_2_0_fifo_generator_v13_1_4__parameterized0 |    52(0.02%) |    28(0.01%) |   24(0.03%) |  0(0.00%) |   120(0.03%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (fifo_gen_inst)                                                  |                        design_1_axi_dwidth_converter_2_0_fifo_generator_v13_1_4__parameterized0 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   inst_fifo_gen                                                    |               design_1_axi_dwidth_converter_2_0_fifo_generator_v13_1_4_synth__parameterized0_21 |    52(0.02%) |    28(0.01%) |   24(0.03%) |  0(0.00%) |   120(0.03%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                     gconvfifo.rf                                                   |                         design_1_axi_dwidth_converter_2_0_fifo_generator_top__parameterized0_22 |    52(0.02%) |    28(0.01%) |   24(0.03%) |  0(0.00%) |   120(0.03%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                       grf.rf                                                       |                     design_1_axi_dwidth_converter_2_0_fifo_generator_ramfifo__parameterized0_23 |    52(0.02%) |    28(0.01%) |   24(0.03%) |  0(0.00%) |   120(0.03%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         gntv_or_sync_fifo.gl0.rd                                   |                                                   design_1_axi_dwidth_converter_2_0_rd_logic_24 |    17(0.01%) |    17(0.01%) |    0(0.00%) |  0(0.00%) |    20(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           gr1.gr1_int.rfwft                                        |                                                    design_1_axi_dwidth_converter_2_0_rd_fwft_37 |     8(0.01%) |     8(0.01%) |    0(0.00%) |  0(0.00%) |     8(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           grss.rsts                                                |                                         design_1_axi_dwidth_converter_2_0_rd_status_flags_ss_38 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           rpntr                                                    |                                                design_1_axi_dwidth_converter_2_0_rd_bin_cntr_39 |     9(0.01%) |     9(0.01%) |    0(0.00%) |  0(0.00%) |    10(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         gntv_or_sync_fifo.gl0.wr                                   |                                                   design_1_axi_dwidth_converter_2_0_wr_logic_25 |     9(0.01%) |     9(0.01%) |    0(0.00%) |  0(0.00%) |    12(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           gwss.wsts                                                |                                         design_1_axi_dwidth_converter_2_0_wr_status_flags_ss_35 |     3(0.01%) |     3(0.01%) |    0(0.00%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           wpntr                                                    |                                                design_1_axi_dwidth_converter_2_0_wr_bin_cntr_36 |     6(0.01%) |     6(0.01%) |    0(0.00%) |  0(0.00%) |    10(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         gntv_or_sync_fifo.mem                                      |                                     design_1_axi_dwidth_converter_2_0_memory__parameterized0_26 |    24(0.01%) |     0(0.00%) |   24(0.03%) |  0(0.00%) |    70(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           (gntv_or_sync_fifo.mem)                                  |                                     design_1_axi_dwidth_converter_2_0_memory__parameterized0_26 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    35(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           gdm.dm_gen.dm                                            |                                       design_1_axi_dwidth_converter_2_0_dmem__parameterized0_34 |    24(0.01%) |     0(0.00%) |   24(0.03%) |  0(0.00%) |    35(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         rstblk                                                     |                                          design_1_axi_dwidth_converter_2_0_reset_blk_ramfifo_27 |     2(0.01%) |     2(0.01%) |    0(0.00%) |  0(0.00%) |    18(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           (rstblk)                                                 |                                          design_1_axi_dwidth_converter_2_0_reset_blk_ramfifo_27 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    12(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |                                            design_1_axi_dwidth_converter_2_0_synchronizer_ff_28 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |                                            design_1_axi_dwidth_converter_2_0_synchronizer_ff_29 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |                                            design_1_axi_dwidth_converter_2_0_synchronizer_ff_30 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |                                            design_1_axi_dwidth_converter_2_0_synchronizer_ff_31 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst |                                            design_1_axi_dwidth_converter_2_0_synchronizer_ff_32 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst |                                            design_1_axi_dwidth_converter_2_0_synchronizer_ff_33 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           USE_READ.read_data_inst                                                  |                      design_1_axi_dwidth_converter_2_0_axi_dwidth_converter_v2_1_12_r_downsizer |   546(0.25%) |   546(0.25%) |    0(0.00%) |  0(0.00%) |   529(0.12%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           USE_WRITE.USE_SPLIT.write_resp_inst                                      |                      design_1_axi_dwidth_converter_2_0_axi_dwidth_converter_v2_1_12_b_downsizer |    19(0.01%) |    19(0.01%) |    0(0.00%) |  0(0.00%) |    11(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           USE_WRITE.write_addr_inst                                                |                      design_1_axi_dwidth_converter_2_0_axi_dwidth_converter_v2_1_12_a_downsizer |   314(0.14%) |   282(0.13%) |   32(0.05%) |  0(0.00%) |   401(0.09%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             (USE_WRITE.write_addr_inst)                                            |                      design_1_axi_dwidth_converter_2_0_axi_dwidth_converter_v2_1_12_a_downsizer |   136(0.06%) |   136(0.06%) |    0(0.00%) |  0(0.00%) |   215(0.05%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             USE_B_CHANNEL.cmd_b_queue                                              |                               design_1_axi_dwidth_converter_2_0_axi_data_fifo_v2_1_11_axic_fifo |    56(0.03%) |    48(0.02%) |    8(0.01%) |  0(0.00%) |    68(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               inst                                                                 |                                design_1_axi_dwidth_converter_2_0_axi_data_fifo_v2_1_11_fifo_gen |    56(0.03%) |    48(0.02%) |    8(0.01%) |  0(0.00%) |    68(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 (inst)                                                             |                                design_1_axi_dwidth_converter_2_0_axi_data_fifo_v2_1_11_fifo_gen |    19(0.01%) |    19(0.01%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 fifo_gen_inst                                                      |                                        design_1_axi_dwidth_converter_2_0_fifo_generator_v13_1_4 |    37(0.02%) |    29(0.01%) |    8(0.01%) |  0(0.00%) |    68(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (fifo_gen_inst)                                                  |                                        design_1_axi_dwidth_converter_2_0_fifo_generator_v13_1_4 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   inst_fifo_gen                                                    |                                  design_1_axi_dwidth_converter_2_0_fifo_generator_v13_1_4_synth |    37(0.02%) |    29(0.01%) |    8(0.01%) |  0(0.00%) |    68(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                     gconvfifo.rf                                                   |                                            design_1_axi_dwidth_converter_2_0_fifo_generator_top |    37(0.02%) |    29(0.01%) |    8(0.01%) |  0(0.00%) |    68(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                       grf.rf                                                       |                                        design_1_axi_dwidth_converter_2_0_fifo_generator_ramfifo |    37(0.02%) |    29(0.01%) |    8(0.01%) |  0(0.00%) |    68(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         gntv_or_sync_fifo.gl0.rd                                   |                                                    design_1_axi_dwidth_converter_2_0_rd_logic_5 |    16(0.01%) |    16(0.01%) |    0(0.00%) |  0(0.00%) |    20(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           gr1.gr1_int.rfwft                                        |                                                    design_1_axi_dwidth_converter_2_0_rd_fwft_16 |    11(0.01%) |    11(0.01%) |    0(0.00%) |  0(0.00%) |     8(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           grss.rsts                                                |                                         design_1_axi_dwidth_converter_2_0_rd_status_flags_ss_17 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           rpntr                                                    |                                                design_1_axi_dwidth_converter_2_0_rd_bin_cntr_18 |     5(0.01%) |     5(0.01%) |    0(0.00%) |  0(0.00%) |    10(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         gntv_or_sync_fifo.gl0.wr                                   |                                                    design_1_axi_dwidth_converter_2_0_wr_logic_6 |    11(0.01%) |    11(0.01%) |    0(0.00%) |  0(0.00%) |    12(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           gwss.wsts                                                |                                         design_1_axi_dwidth_converter_2_0_wr_status_flags_ss_14 |     3(0.01%) |     3(0.01%) |    0(0.00%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           wpntr                                                    |                                                design_1_axi_dwidth_converter_2_0_wr_bin_cntr_15 |     8(0.01%) |     8(0.01%) |    0(0.00%) |  0(0.00%) |    10(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         gntv_or_sync_fifo.mem                                      |                                                        design_1_axi_dwidth_converter_2_0_memory |     8(0.01%) |     0(0.00%) |    8(0.01%) |  0(0.00%) |    18(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           (gntv_or_sync_fifo.mem)                                  |                                                        design_1_axi_dwidth_converter_2_0_memory |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     9(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           gdm.dm_gen.dm                                            |                                                          design_1_axi_dwidth_converter_2_0_dmem |     8(0.01%) |     0(0.00%) |    8(0.01%) |  0(0.00%) |     9(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         rstblk                                                     |                                           design_1_axi_dwidth_converter_2_0_reset_blk_ramfifo_7 |     2(0.01%) |     2(0.01%) |    0(0.00%) |  0(0.00%) |    18(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           (rstblk)                                                 |                                           design_1_axi_dwidth_converter_2_0_reset_blk_ramfifo_7 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    12(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |                                             design_1_axi_dwidth_converter_2_0_synchronizer_ff_8 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |                                             design_1_axi_dwidth_converter_2_0_synchronizer_ff_9 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |                                            design_1_axi_dwidth_converter_2_0_synchronizer_ff_10 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |                                            design_1_axi_dwidth_converter_2_0_synchronizer_ff_11 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst |                                            design_1_axi_dwidth_converter_2_0_synchronizer_ff_12 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst |                                            design_1_axi_dwidth_converter_2_0_synchronizer_ff_13 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             cmd_queue                                                              |               design_1_axi_dwidth_converter_2_0_axi_data_fifo_v2_1_11_axic_fifo__parameterized0 |   122(0.06%) |    98(0.04%) |   24(0.03%) |  0(0.00%) |   118(0.03%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               inst                                                                 |                design_1_axi_dwidth_converter_2_0_axi_data_fifo_v2_1_11_fifo_gen__parameterized0 |   122(0.06%) |    98(0.04%) |   24(0.03%) |  0(0.00%) |   118(0.03%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 (inst)                                                             |                design_1_axi_dwidth_converter_2_0_axi_data_fifo_v2_1_11_fifo_gen__parameterized0 |    69(0.03%) |    69(0.03%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 fifo_gen_inst                                                      |                     design_1_axi_dwidth_converter_2_0_fifo_generator_v13_1_4__parameterized0__1 |    53(0.02%) |    29(0.01%) |   24(0.03%) |  0(0.00%) |   118(0.03%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (fifo_gen_inst)                                                  |                     design_1_axi_dwidth_converter_2_0_fifo_generator_v13_1_4__parameterized0__1 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   inst_fifo_gen                                                    |                  design_1_axi_dwidth_converter_2_0_fifo_generator_v13_1_4_synth__parameterized0 |    53(0.02%) |    29(0.01%) |   24(0.03%) |  0(0.00%) |   118(0.03%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                     gconvfifo.rf                                                   |                            design_1_axi_dwidth_converter_2_0_fifo_generator_top__parameterized0 |    53(0.02%) |    29(0.01%) |   24(0.03%) |  0(0.00%) |   118(0.03%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                       grf.rf                                                       |                        design_1_axi_dwidth_converter_2_0_fifo_generator_ramfifo__parameterized0 |    53(0.02%) |    29(0.01%) |   24(0.03%) |  0(0.00%) |   118(0.03%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         gntv_or_sync_fifo.gl0.rd                                   |                                                      design_1_axi_dwidth_converter_2_0_rd_logic |    16(0.01%) |    16(0.01%) |    0(0.00%) |  0(0.00%) |    20(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           gr1.gr1_int.rfwft                                        |                                                       design_1_axi_dwidth_converter_2_0_rd_fwft |    11(0.01%) |    11(0.01%) |    0(0.00%) |  0(0.00%) |     8(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           grss.rsts                                                |                                            design_1_axi_dwidth_converter_2_0_rd_status_flags_ss |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           rpntr                                                    |                                                   design_1_axi_dwidth_converter_2_0_rd_bin_cntr |     5(0.01%) |     5(0.01%) |    0(0.00%) |  0(0.00%) |    10(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         gntv_or_sync_fifo.gl0.wr                                   |                                                      design_1_axi_dwidth_converter_2_0_wr_logic |    11(0.01%) |    11(0.01%) |    0(0.00%) |  0(0.00%) |    12(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           gwss.wsts                                                |                                            design_1_axi_dwidth_converter_2_0_wr_status_flags_ss |     3(0.01%) |     3(0.01%) |    0(0.00%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           wpntr                                                    |                                                   design_1_axi_dwidth_converter_2_0_wr_bin_cntr |     8(0.01%) |     8(0.01%) |    0(0.00%) |  0(0.00%) |    10(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         gntv_or_sync_fifo.mem                                      |                                        design_1_axi_dwidth_converter_2_0_memory__parameterized0 |    24(0.01%) |     0(0.00%) |   24(0.03%) |  0(0.00%) |    68(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           (gntv_or_sync_fifo.mem)                                  |                                        design_1_axi_dwidth_converter_2_0_memory__parameterized0 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    34(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           gdm.dm_gen.dm                                            |                                          design_1_axi_dwidth_converter_2_0_dmem__parameterized0 |    24(0.01%) |     0(0.00%) |   24(0.03%) |  0(0.00%) |    34(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         rstblk                                                     |                                             design_1_axi_dwidth_converter_2_0_reset_blk_ramfifo |     2(0.01%) |     2(0.01%) |    0(0.00%) |  0(0.00%) |    18(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           (rstblk)                                                 |                                             design_1_axi_dwidth_converter_2_0_reset_blk_ramfifo |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    12(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |                                               design_1_axi_dwidth_converter_2_0_synchronizer_ff |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |                                             design_1_axi_dwidth_converter_2_0_synchronizer_ff_0 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |                                             design_1_axi_dwidth_converter_2_0_synchronizer_ff_1 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |                                             design_1_axi_dwidth_converter_2_0_synchronizer_ff_2 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst |                                             design_1_axi_dwidth_converter_2_0_synchronizer_ff_3 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst |                                             design_1_axi_dwidth_converter_2_0_synchronizer_ff_4 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           USE_WRITE.write_data_inst                                                |                      design_1_axi_dwidth_converter_2_0_axi_dwidth_converter_v2_1_12_w_downsizer |   168(0.08%) |   168(0.08%) |    0(0.00%) |  0(0.00%) |    15(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|     axi_dwidth_converter_3                                                         |                                                               design_1_axi_dwidth_converter_3_0 |  1322(0.60%) |  1266(0.58%) |   56(0.08%) |  0(0.00%) |  1288(0.29%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|       (axi_dwidth_converter_3)                                                     |                                                               design_1_axi_dwidth_converter_3_0 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|       inst                                                                         |                              design_1_axi_dwidth_converter_3_0_axi_dwidth_converter_v2_1_12_top |  1322(0.60%) |  1266(0.58%) |   56(0.08%) |  0(0.00%) |  1288(0.29%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|         gen_downsizer.gen_simple_downsizer.axi_downsizer_inst                      |                    design_1_axi_dwidth_converter_3_0_axi_dwidth_converter_v2_1_12_axi_downsizer |  1322(0.60%) |  1266(0.58%) |   56(0.08%) |  0(0.00%) |  1288(0.29%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           USE_READ.read_addr_inst                                                  |      design_1_axi_dwidth_converter_3_0_axi_dwidth_converter_v2_1_12_a_downsizer__parameterized0 |   284(0.13%) |   260(0.12%) |   24(0.03%) |  0(0.00%) |   332(0.08%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             (USE_READ.read_addr_inst)                                              |      design_1_axi_dwidth_converter_3_0_axi_dwidth_converter_v2_1_12_a_downsizer__parameterized0 |   135(0.06%) |   135(0.06%) |    0(0.00%) |  0(0.00%) |   212(0.05%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             cmd_queue                                                              |            design_1_axi_dwidth_converter_3_0_axi_data_fifo_v2_1_11_axic_fifo__parameterized0_19 |   149(0.07%) |   125(0.06%) |   24(0.03%) |  0(0.00%) |   120(0.03%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               inst                                                                 |             design_1_axi_dwidth_converter_3_0_axi_data_fifo_v2_1_11_fifo_gen__parameterized0_20 |   149(0.07%) |   125(0.06%) |   24(0.03%) |  0(0.00%) |   120(0.03%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 (inst)                                                             |             design_1_axi_dwidth_converter_3_0_axi_data_fifo_v2_1_11_fifo_gen__parameterized0_20 |    97(0.04%) |    97(0.04%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 fifo_gen_inst                                                      |                        design_1_axi_dwidth_converter_3_0_fifo_generator_v13_1_4__parameterized0 |    52(0.02%) |    28(0.01%) |   24(0.03%) |  0(0.00%) |   120(0.03%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (fifo_gen_inst)                                                  |                        design_1_axi_dwidth_converter_3_0_fifo_generator_v13_1_4__parameterized0 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   inst_fifo_gen                                                    |               design_1_axi_dwidth_converter_3_0_fifo_generator_v13_1_4_synth__parameterized0_21 |    52(0.02%) |    28(0.01%) |   24(0.03%) |  0(0.00%) |   120(0.03%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                     gconvfifo.rf                                                   |                         design_1_axi_dwidth_converter_3_0_fifo_generator_top__parameterized0_22 |    52(0.02%) |    28(0.01%) |   24(0.03%) |  0(0.00%) |   120(0.03%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                       grf.rf                                                       |                     design_1_axi_dwidth_converter_3_0_fifo_generator_ramfifo__parameterized0_23 |    52(0.02%) |    28(0.01%) |   24(0.03%) |  0(0.00%) |   120(0.03%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         gntv_or_sync_fifo.gl0.rd                                   |                                                   design_1_axi_dwidth_converter_3_0_rd_logic_24 |    17(0.01%) |    17(0.01%) |    0(0.00%) |  0(0.00%) |    20(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           gr1.gr1_int.rfwft                                        |                                                    design_1_axi_dwidth_converter_3_0_rd_fwft_37 |     8(0.01%) |     8(0.01%) |    0(0.00%) |  0(0.00%) |     8(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           grss.rsts                                                |                                         design_1_axi_dwidth_converter_3_0_rd_status_flags_ss_38 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           rpntr                                                    |                                                design_1_axi_dwidth_converter_3_0_rd_bin_cntr_39 |     9(0.01%) |     9(0.01%) |    0(0.00%) |  0(0.00%) |    10(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         gntv_or_sync_fifo.gl0.wr                                   |                                                   design_1_axi_dwidth_converter_3_0_wr_logic_25 |     9(0.01%) |     9(0.01%) |    0(0.00%) |  0(0.00%) |    12(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           gwss.wsts                                                |                                         design_1_axi_dwidth_converter_3_0_wr_status_flags_ss_35 |     3(0.01%) |     3(0.01%) |    0(0.00%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           wpntr                                                    |                                                design_1_axi_dwidth_converter_3_0_wr_bin_cntr_36 |     6(0.01%) |     6(0.01%) |    0(0.00%) |  0(0.00%) |    10(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         gntv_or_sync_fifo.mem                                      |                                     design_1_axi_dwidth_converter_3_0_memory__parameterized0_26 |    24(0.01%) |     0(0.00%) |   24(0.03%) |  0(0.00%) |    70(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           (gntv_or_sync_fifo.mem)                                  |                                     design_1_axi_dwidth_converter_3_0_memory__parameterized0_26 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    35(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           gdm.dm_gen.dm                                            |                                       design_1_axi_dwidth_converter_3_0_dmem__parameterized0_34 |    24(0.01%) |     0(0.00%) |   24(0.03%) |  0(0.00%) |    35(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         rstblk                                                     |                                          design_1_axi_dwidth_converter_3_0_reset_blk_ramfifo_27 |     2(0.01%) |     2(0.01%) |    0(0.00%) |  0(0.00%) |    18(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           (rstblk)                                                 |                                          design_1_axi_dwidth_converter_3_0_reset_blk_ramfifo_27 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    12(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |                                            design_1_axi_dwidth_converter_3_0_synchronizer_ff_28 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |                                            design_1_axi_dwidth_converter_3_0_synchronizer_ff_29 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |                                            design_1_axi_dwidth_converter_3_0_synchronizer_ff_30 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |                                            design_1_axi_dwidth_converter_3_0_synchronizer_ff_31 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst |                                            design_1_axi_dwidth_converter_3_0_synchronizer_ff_32 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst |                                            design_1_axi_dwidth_converter_3_0_synchronizer_ff_33 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           USE_READ.read_data_inst                                                  |                      design_1_axi_dwidth_converter_3_0_axi_dwidth_converter_v2_1_12_r_downsizer |   546(0.25%) |   546(0.25%) |    0(0.00%) |  0(0.00%) |   529(0.12%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           USE_WRITE.USE_SPLIT.write_resp_inst                                      |                      design_1_axi_dwidth_converter_3_0_axi_dwidth_converter_v2_1_12_b_downsizer |    19(0.01%) |    19(0.01%) |    0(0.00%) |  0(0.00%) |    11(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           USE_WRITE.write_addr_inst                                                |                      design_1_axi_dwidth_converter_3_0_axi_dwidth_converter_v2_1_12_a_downsizer |   314(0.14%) |   282(0.13%) |   32(0.05%) |  0(0.00%) |   401(0.09%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             (USE_WRITE.write_addr_inst)                                            |                      design_1_axi_dwidth_converter_3_0_axi_dwidth_converter_v2_1_12_a_downsizer |   136(0.06%) |   136(0.06%) |    0(0.00%) |  0(0.00%) |   215(0.05%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             USE_B_CHANNEL.cmd_b_queue                                              |                               design_1_axi_dwidth_converter_3_0_axi_data_fifo_v2_1_11_axic_fifo |    56(0.03%) |    48(0.02%) |    8(0.01%) |  0(0.00%) |    68(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               inst                                                                 |                                design_1_axi_dwidth_converter_3_0_axi_data_fifo_v2_1_11_fifo_gen |    56(0.03%) |    48(0.02%) |    8(0.01%) |  0(0.00%) |    68(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 (inst)                                                             |                                design_1_axi_dwidth_converter_3_0_axi_data_fifo_v2_1_11_fifo_gen |    19(0.01%) |    19(0.01%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 fifo_gen_inst                                                      |                                        design_1_axi_dwidth_converter_3_0_fifo_generator_v13_1_4 |    37(0.02%) |    29(0.01%) |    8(0.01%) |  0(0.00%) |    68(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (fifo_gen_inst)                                                  |                                        design_1_axi_dwidth_converter_3_0_fifo_generator_v13_1_4 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   inst_fifo_gen                                                    |                                  design_1_axi_dwidth_converter_3_0_fifo_generator_v13_1_4_synth |    37(0.02%) |    29(0.01%) |    8(0.01%) |  0(0.00%) |    68(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                     gconvfifo.rf                                                   |                                            design_1_axi_dwidth_converter_3_0_fifo_generator_top |    37(0.02%) |    29(0.01%) |    8(0.01%) |  0(0.00%) |    68(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                       grf.rf                                                       |                                        design_1_axi_dwidth_converter_3_0_fifo_generator_ramfifo |    37(0.02%) |    29(0.01%) |    8(0.01%) |  0(0.00%) |    68(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         gntv_or_sync_fifo.gl0.rd                                   |                                                    design_1_axi_dwidth_converter_3_0_rd_logic_5 |    16(0.01%) |    16(0.01%) |    0(0.00%) |  0(0.00%) |    20(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           gr1.gr1_int.rfwft                                        |                                                    design_1_axi_dwidth_converter_3_0_rd_fwft_16 |    11(0.01%) |    11(0.01%) |    0(0.00%) |  0(0.00%) |     8(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           grss.rsts                                                |                                         design_1_axi_dwidth_converter_3_0_rd_status_flags_ss_17 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           rpntr                                                    |                                                design_1_axi_dwidth_converter_3_0_rd_bin_cntr_18 |     5(0.01%) |     5(0.01%) |    0(0.00%) |  0(0.00%) |    10(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         gntv_or_sync_fifo.gl0.wr                                   |                                                    design_1_axi_dwidth_converter_3_0_wr_logic_6 |    11(0.01%) |    11(0.01%) |    0(0.00%) |  0(0.00%) |    12(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           gwss.wsts                                                |                                         design_1_axi_dwidth_converter_3_0_wr_status_flags_ss_14 |     3(0.01%) |     3(0.01%) |    0(0.00%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           wpntr                                                    |                                                design_1_axi_dwidth_converter_3_0_wr_bin_cntr_15 |     8(0.01%) |     8(0.01%) |    0(0.00%) |  0(0.00%) |    10(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         gntv_or_sync_fifo.mem                                      |                                                        design_1_axi_dwidth_converter_3_0_memory |     8(0.01%) |     0(0.00%) |    8(0.01%) |  0(0.00%) |    18(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           (gntv_or_sync_fifo.mem)                                  |                                                        design_1_axi_dwidth_converter_3_0_memory |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     9(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           gdm.dm_gen.dm                                            |                                                          design_1_axi_dwidth_converter_3_0_dmem |     8(0.01%) |     0(0.00%) |    8(0.01%) |  0(0.00%) |     9(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         rstblk                                                     |                                           design_1_axi_dwidth_converter_3_0_reset_blk_ramfifo_7 |     2(0.01%) |     2(0.01%) |    0(0.00%) |  0(0.00%) |    18(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           (rstblk)                                                 |                                           design_1_axi_dwidth_converter_3_0_reset_blk_ramfifo_7 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    12(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |                                             design_1_axi_dwidth_converter_3_0_synchronizer_ff_8 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |                                             design_1_axi_dwidth_converter_3_0_synchronizer_ff_9 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |                                            design_1_axi_dwidth_converter_3_0_synchronizer_ff_10 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |                                            design_1_axi_dwidth_converter_3_0_synchronizer_ff_11 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst |                                            design_1_axi_dwidth_converter_3_0_synchronizer_ff_12 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst |                                            design_1_axi_dwidth_converter_3_0_synchronizer_ff_13 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             cmd_queue                                                              |               design_1_axi_dwidth_converter_3_0_axi_data_fifo_v2_1_11_axic_fifo__parameterized0 |   122(0.06%) |    98(0.04%) |   24(0.03%) |  0(0.00%) |   118(0.03%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               inst                                                                 |                design_1_axi_dwidth_converter_3_0_axi_data_fifo_v2_1_11_fifo_gen__parameterized0 |   122(0.06%) |    98(0.04%) |   24(0.03%) |  0(0.00%) |   118(0.03%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 (inst)                                                             |                design_1_axi_dwidth_converter_3_0_axi_data_fifo_v2_1_11_fifo_gen__parameterized0 |    69(0.03%) |    69(0.03%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 fifo_gen_inst                                                      |                     design_1_axi_dwidth_converter_3_0_fifo_generator_v13_1_4__parameterized0__1 |    53(0.02%) |    29(0.01%) |   24(0.03%) |  0(0.00%) |   118(0.03%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (fifo_gen_inst)                                                  |                     design_1_axi_dwidth_converter_3_0_fifo_generator_v13_1_4__parameterized0__1 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   inst_fifo_gen                                                    |                  design_1_axi_dwidth_converter_3_0_fifo_generator_v13_1_4_synth__parameterized0 |    53(0.02%) |    29(0.01%) |   24(0.03%) |  0(0.00%) |   118(0.03%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                     gconvfifo.rf                                                   |                            design_1_axi_dwidth_converter_3_0_fifo_generator_top__parameterized0 |    53(0.02%) |    29(0.01%) |   24(0.03%) |  0(0.00%) |   118(0.03%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                       grf.rf                                                       |                        design_1_axi_dwidth_converter_3_0_fifo_generator_ramfifo__parameterized0 |    53(0.02%) |    29(0.01%) |   24(0.03%) |  0(0.00%) |   118(0.03%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         gntv_or_sync_fifo.gl0.rd                                   |                                                      design_1_axi_dwidth_converter_3_0_rd_logic |    16(0.01%) |    16(0.01%) |    0(0.00%) |  0(0.00%) |    20(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           gr1.gr1_int.rfwft                                        |                                                       design_1_axi_dwidth_converter_3_0_rd_fwft |    11(0.01%) |    11(0.01%) |    0(0.00%) |  0(0.00%) |     8(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           grss.rsts                                                |                                            design_1_axi_dwidth_converter_3_0_rd_status_flags_ss |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           rpntr                                                    |                                                   design_1_axi_dwidth_converter_3_0_rd_bin_cntr |     5(0.01%) |     5(0.01%) |    0(0.00%) |  0(0.00%) |    10(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         gntv_or_sync_fifo.gl0.wr                                   |                                                      design_1_axi_dwidth_converter_3_0_wr_logic |    11(0.01%) |    11(0.01%) |    0(0.00%) |  0(0.00%) |    12(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           gwss.wsts                                                |                                            design_1_axi_dwidth_converter_3_0_wr_status_flags_ss |     3(0.01%) |     3(0.01%) |    0(0.00%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           wpntr                                                    |                                                   design_1_axi_dwidth_converter_3_0_wr_bin_cntr |     8(0.01%) |     8(0.01%) |    0(0.00%) |  0(0.00%) |    10(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         gntv_or_sync_fifo.mem                                      |                                        design_1_axi_dwidth_converter_3_0_memory__parameterized0 |    24(0.01%) |     0(0.00%) |   24(0.03%) |  0(0.00%) |    68(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           (gntv_or_sync_fifo.mem)                                  |                                        design_1_axi_dwidth_converter_3_0_memory__parameterized0 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    34(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           gdm.dm_gen.dm                                            |                                          design_1_axi_dwidth_converter_3_0_dmem__parameterized0 |    24(0.01%) |     0(0.00%) |   24(0.03%) |  0(0.00%) |    34(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         rstblk                                                     |                                             design_1_axi_dwidth_converter_3_0_reset_blk_ramfifo |     2(0.01%) |     2(0.01%) |    0(0.00%) |  0(0.00%) |    18(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           (rstblk)                                                 |                                             design_1_axi_dwidth_converter_3_0_reset_blk_ramfifo |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    12(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |                                               design_1_axi_dwidth_converter_3_0_synchronizer_ff |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |                                             design_1_axi_dwidth_converter_3_0_synchronizer_ff_0 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |                                             design_1_axi_dwidth_converter_3_0_synchronizer_ff_1 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |                                             design_1_axi_dwidth_converter_3_0_synchronizer_ff_2 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst |                                             design_1_axi_dwidth_converter_3_0_synchronizer_ff_3 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst |                                             design_1_axi_dwidth_converter_3_0_synchronizer_ff_4 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           USE_WRITE.write_data_inst                                                |                      design_1_axi_dwidth_converter_3_0_axi_dwidth_converter_v2_1_12_w_downsizer |   168(0.08%) |   168(0.08%) |    0(0.00%) |  0(0.00%) |    15(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|     axi_protocol_converter_0                                                       |                                                             design_1_axi_protocol_converter_0_0 |   386(0.18%) |   372(0.17%) |   14(0.02%) |  0(0.00%) |   502(0.11%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|       (axi_protocol_converter_0)                                                   |                                                             design_1_axi_protocol_converter_0_0 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|       inst                                                                         |       design_1_axi_protocol_converter_0_0_axi_protocol_converter_v2_1_12_axi_protocol_converter |   386(0.18%) |   372(0.17%) |   14(0.02%) |  0(0.00%) |   502(0.11%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|         (inst)                                                                     |       design_1_axi_protocol_converter_0_0_axi_protocol_converter_v2_1_12_axi_protocol_converter |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|         gen_axi4_axi3.axi3_conv_inst                                               |                    design_1_axi_protocol_converter_0_0_axi_protocol_converter_v2_1_12_axi3_conv |   386(0.18%) |   372(0.17%) |   14(0.02%) |  0(0.00%) |   502(0.11%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           USE_READ.USE_SPLIT_R.read_addr_inst                                      |  design_1_axi_protocol_converter_0_0_axi_protocol_converter_v2_1_12_a_axi3_conv__parameterized0 |   154(0.07%) |   152(0.07%) |    2(0.01%) |  0(0.00%) |   199(0.05%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             (USE_READ.USE_SPLIT_R.read_addr_inst)                                  |  design_1_axi_protocol_converter_0_0_axi_protocol_converter_v2_1_12_a_axi3_conv__parameterized0 |    99(0.05%) |    99(0.05%) |    0(0.00%) |  0(0.00%) |   147(0.03%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             USE_R_CHANNEL.cmd_queue                                                |             design_1_axi_protocol_converter_0_0_axi_data_fifo_v2_1_11_axic_fifo__parameterized1 |    55(0.03%) |    53(0.02%) |    2(0.01%) |  0(0.00%) |    52(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               inst                                                                 |              design_1_axi_protocol_converter_0_0_axi_data_fifo_v2_1_11_fifo_gen__parameterized1 |    55(0.03%) |    53(0.02%) |    2(0.01%) |  0(0.00%) |    52(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 (inst)                                                             |              design_1_axi_protocol_converter_0_0_axi_data_fifo_v2_1_11_fifo_gen__parameterized1 |    24(0.01%) |    24(0.01%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 fifo_gen_inst                                                      |                      design_1_axi_protocol_converter_0_0_fifo_generator_v13_1_4__parameterized1 |    31(0.01%) |    29(0.01%) |    2(0.01%) |  0(0.00%) |    52(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (fifo_gen_inst)                                                  |                      design_1_axi_protocol_converter_0_0_fifo_generator_v13_1_4__parameterized1 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   inst_fifo_gen                                                    |                design_1_axi_protocol_converter_0_0_fifo_generator_v13_1_4_synth__parameterized1 |    31(0.01%) |    29(0.01%) |    2(0.01%) |  0(0.00%) |    52(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                     gconvfifo.rf                                                   |                          design_1_axi_protocol_converter_0_0_fifo_generator_top__parameterized1 |    31(0.01%) |    29(0.01%) |    2(0.01%) |  0(0.00%) |    52(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                       grf.rf                                                       |                      design_1_axi_protocol_converter_0_0_fifo_generator_ramfifo__parameterized1 |    31(0.01%) |    29(0.01%) |    2(0.01%) |  0(0.00%) |    52(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         gntv_or_sync_fifo.gl0.rd                                   |                                                 design_1_axi_protocol_converter_0_0_rd_logic_19 |    17(0.01%) |    17(0.01%) |    0(0.00%) |  0(0.00%) |    20(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           gr1.gr1_int.rfwft                                        |                                                  design_1_axi_protocol_converter_0_0_rd_fwft_30 |     8(0.01%) |     8(0.01%) |    0(0.00%) |  0(0.00%) |     8(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           grss.rsts                                                |                                       design_1_axi_protocol_converter_0_0_rd_status_flags_ss_31 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           rpntr                                                    |                                              design_1_axi_protocol_converter_0_0_rd_bin_cntr_32 |     9(0.01%) |     9(0.01%) |    0(0.00%) |  0(0.00%) |    10(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         gntv_or_sync_fifo.gl0.wr                                   |                                                 design_1_axi_protocol_converter_0_0_wr_logic_20 |     9(0.01%) |     9(0.01%) |    0(0.00%) |  0(0.00%) |    12(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           gwss.wsts                                                |                                       design_1_axi_protocol_converter_0_0_wr_status_flags_ss_28 |     3(0.01%) |     3(0.01%) |    0(0.00%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           wpntr                                                    |                                              design_1_axi_protocol_converter_0_0_wr_bin_cntr_29 |     6(0.01%) |     6(0.01%) |    0(0.00%) |  0(0.00%) |    10(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         gntv_or_sync_fifo.mem                                      |                                      design_1_axi_protocol_converter_0_0_memory__parameterized1 |     3(0.01%) |     1(0.01%) |    2(0.01%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           (gntv_or_sync_fifo.mem)                                  |                                      design_1_axi_protocol_converter_0_0_memory__parameterized1 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           gdm.dm_gen.dm                                            |                                        design_1_axi_protocol_converter_0_0_dmem__parameterized1 |     3(0.01%) |     1(0.01%) |    2(0.01%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         rstblk                                                     |                                        design_1_axi_protocol_converter_0_0_reset_blk_ramfifo_21 |     2(0.01%) |     2(0.01%) |    0(0.00%) |  0(0.00%) |    18(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           (rstblk)                                                 |                                        design_1_axi_protocol_converter_0_0_reset_blk_ramfifo_21 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    12(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |                                          design_1_axi_protocol_converter_0_0_synchronizer_ff_22 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |                                          design_1_axi_protocol_converter_0_0_synchronizer_ff_23 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |                                          design_1_axi_protocol_converter_0_0_synchronizer_ff_24 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |                                          design_1_axi_protocol_converter_0_0_synchronizer_ff_25 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst |                                          design_1_axi_protocol_converter_0_0_synchronizer_ff_26 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst |                                          design_1_axi_protocol_converter_0_0_synchronizer_ff_27 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           USE_WRITE.USE_SPLIT_W.write_resp_inst                                    |                  design_1_axi_protocol_converter_0_0_axi_protocol_converter_v2_1_12_b_downsizer |    11(0.01%) |    11(0.01%) |    0(0.00%) |  0(0.00%) |     7(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           USE_WRITE.write_addr_inst                                                |                  design_1_axi_protocol_converter_0_0_axi_protocol_converter_v2_1_12_a_axi3_conv |   208(0.10%) |   196(0.09%) |   12(0.02%) |  0(0.00%) |   287(0.07%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             (USE_WRITE.write_addr_inst)                                            |                  design_1_axi_protocol_converter_0_0_axi_protocol_converter_v2_1_12_a_axi3_conv |   101(0.05%) |   101(0.05%) |    0(0.00%) |  0(0.00%) |   157(0.04%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             USE_BURSTS.cmd_queue                                                   |                             design_1_axi_protocol_converter_0_0_axi_data_fifo_v2_1_11_axic_fifo |    63(0.03%) |    55(0.03%) |    8(0.01%) |  0(0.00%) |    70(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               inst                                                                 |                              design_1_axi_protocol_converter_0_0_axi_data_fifo_v2_1_11_fifo_gen |    63(0.03%) |    55(0.03%) |    8(0.01%) |  0(0.00%) |    70(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 (inst)                                                             |                              design_1_axi_protocol_converter_0_0_axi_data_fifo_v2_1_11_fifo_gen |    26(0.01%) |    26(0.01%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 fifo_gen_inst                                                      |                                      design_1_axi_protocol_converter_0_0_fifo_generator_v13_1_4 |    37(0.02%) |    29(0.01%) |    8(0.01%) |  0(0.00%) |    70(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (fifo_gen_inst)                                                  |                                      design_1_axi_protocol_converter_0_0_fifo_generator_v13_1_4 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   inst_fifo_gen                                                    |                                design_1_axi_protocol_converter_0_0_fifo_generator_v13_1_4_synth |    37(0.02%) |    29(0.01%) |    8(0.01%) |  0(0.00%) |    70(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                     gconvfifo.rf                                                   |                                          design_1_axi_protocol_converter_0_0_fifo_generator_top |    37(0.02%) |    29(0.01%) |    8(0.01%) |  0(0.00%) |    70(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                       grf.rf                                                       |                                      design_1_axi_protocol_converter_0_0_fifo_generator_ramfifo |    37(0.02%) |    29(0.01%) |    8(0.01%) |  0(0.00%) |    70(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         gntv_or_sync_fifo.gl0.rd                                   |                                                  design_1_axi_protocol_converter_0_0_rd_logic_5 |    16(0.01%) |    16(0.01%) |    0(0.00%) |  0(0.00%) |    20(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           gr1.gr1_int.rfwft                                        |                                                  design_1_axi_protocol_converter_0_0_rd_fwft_16 |    11(0.01%) |    11(0.01%) |    0(0.00%) |  0(0.00%) |     8(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           grss.rsts                                                |                                       design_1_axi_protocol_converter_0_0_rd_status_flags_ss_17 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           rpntr                                                    |                                              design_1_axi_protocol_converter_0_0_rd_bin_cntr_18 |     5(0.01%) |     5(0.01%) |    0(0.00%) |  0(0.00%) |    10(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         gntv_or_sync_fifo.gl0.wr                                   |                                                  design_1_axi_protocol_converter_0_0_wr_logic_6 |    11(0.01%) |    11(0.01%) |    0(0.00%) |  0(0.00%) |    12(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           gwss.wsts                                                |                                       design_1_axi_protocol_converter_0_0_wr_status_flags_ss_14 |     3(0.01%) |     3(0.01%) |    0(0.00%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           wpntr                                                    |                                              design_1_axi_protocol_converter_0_0_wr_bin_cntr_15 |     8(0.01%) |     8(0.01%) |    0(0.00%) |  0(0.00%) |    10(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         gntv_or_sync_fifo.mem                                      |                                                      design_1_axi_protocol_converter_0_0_memory |     8(0.01%) |     0(0.00%) |    8(0.01%) |  0(0.00%) |    20(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           (gntv_or_sync_fifo.mem)                                  |                                                      design_1_axi_protocol_converter_0_0_memory |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    10(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           gdm.dm_gen.dm                                            |                                                        design_1_axi_protocol_converter_0_0_dmem |     8(0.01%) |     0(0.00%) |    8(0.01%) |  0(0.00%) |    10(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         rstblk                                                     |                                         design_1_axi_protocol_converter_0_0_reset_blk_ramfifo_7 |     2(0.01%) |     2(0.01%) |    0(0.00%) |  0(0.00%) |    18(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           (rstblk)                                                 |                                         design_1_axi_protocol_converter_0_0_reset_blk_ramfifo_7 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    12(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |                                           design_1_axi_protocol_converter_0_0_synchronizer_ff_8 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |                                           design_1_axi_protocol_converter_0_0_synchronizer_ff_9 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |                                          design_1_axi_protocol_converter_0_0_synchronizer_ff_10 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |                                          design_1_axi_protocol_converter_0_0_synchronizer_ff_11 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst |                                          design_1_axi_protocol_converter_0_0_synchronizer_ff_12 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst |                                          design_1_axi_protocol_converter_0_0_synchronizer_ff_13 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             USE_B_CHANNEL.cmd_b_queue                                              |             design_1_axi_protocol_converter_0_0_axi_data_fifo_v2_1_11_axic_fifo__parameterized0 |    44(0.02%) |    40(0.02%) |    4(0.01%) |  0(0.00%) |    60(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               inst                                                                 |              design_1_axi_protocol_converter_0_0_axi_data_fifo_v2_1_11_fifo_gen__parameterized0 |    44(0.02%) |    40(0.02%) |    4(0.01%) |  0(0.00%) |    60(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 (inst)                                                             |              design_1_axi_protocol_converter_0_0_axi_data_fifo_v2_1_11_fifo_gen__parameterized0 |    11(0.01%) |    11(0.01%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 fifo_gen_inst                                                      |                      design_1_axi_protocol_converter_0_0_fifo_generator_v13_1_4__parameterized0 |    33(0.02%) |    29(0.01%) |    4(0.01%) |  0(0.00%) |    60(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (fifo_gen_inst)                                                  |                      design_1_axi_protocol_converter_0_0_fifo_generator_v13_1_4__parameterized0 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   inst_fifo_gen                                                    |                design_1_axi_protocol_converter_0_0_fifo_generator_v13_1_4_synth__parameterized0 |    33(0.02%) |    29(0.01%) |    4(0.01%) |  0(0.00%) |    60(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                     gconvfifo.rf                                                   |                          design_1_axi_protocol_converter_0_0_fifo_generator_top__parameterized0 |    33(0.02%) |    29(0.01%) |    4(0.01%) |  0(0.00%) |    60(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                       grf.rf                                                       |                      design_1_axi_protocol_converter_0_0_fifo_generator_ramfifo__parameterized0 |    33(0.02%) |    29(0.01%) |    4(0.01%) |  0(0.00%) |    60(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         gntv_or_sync_fifo.gl0.rd                                   |                                                    design_1_axi_protocol_converter_0_0_rd_logic |    16(0.01%) |    16(0.01%) |    0(0.00%) |  0(0.00%) |    20(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           gr1.gr1_int.rfwft                                        |                                                     design_1_axi_protocol_converter_0_0_rd_fwft |    11(0.01%) |    11(0.01%) |    0(0.00%) |  0(0.00%) |     8(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           grss.rsts                                                |                                          design_1_axi_protocol_converter_0_0_rd_status_flags_ss |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           rpntr                                                    |                                                 design_1_axi_protocol_converter_0_0_rd_bin_cntr |     5(0.01%) |     5(0.01%) |    0(0.00%) |  0(0.00%) |    10(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         gntv_or_sync_fifo.gl0.wr                                   |                                                    design_1_axi_protocol_converter_0_0_wr_logic |    11(0.01%) |    11(0.01%) |    0(0.00%) |  0(0.00%) |    12(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           gwss.wsts                                                |                                          design_1_axi_protocol_converter_0_0_wr_status_flags_ss |     3(0.01%) |     3(0.01%) |    0(0.00%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           wpntr                                                    |                                                 design_1_axi_protocol_converter_0_0_wr_bin_cntr |     8(0.01%) |     8(0.01%) |    0(0.00%) |  0(0.00%) |    10(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         gntv_or_sync_fifo.mem                                      |                                      design_1_axi_protocol_converter_0_0_memory__parameterized0 |     4(0.01%) |     0(0.00%) |    4(0.01%) |  0(0.00%) |    10(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           (gntv_or_sync_fifo.mem)                                  |                                      design_1_axi_protocol_converter_0_0_memory__parameterized0 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     5(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           gdm.dm_gen.dm                                            |                                        design_1_axi_protocol_converter_0_0_dmem__parameterized0 |     4(0.01%) |     0(0.00%) |    4(0.01%) |  0(0.00%) |     5(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         rstblk                                                     |                                           design_1_axi_protocol_converter_0_0_reset_blk_ramfifo |     2(0.01%) |     2(0.01%) |    0(0.00%) |  0(0.00%) |    18(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           (rstblk)                                                 |                                           design_1_axi_protocol_converter_0_0_reset_blk_ramfifo |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    12(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |                                             design_1_axi_protocol_converter_0_0_synchronizer_ff |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |                                           design_1_axi_protocol_converter_0_0_synchronizer_ff_0 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |                                           design_1_axi_protocol_converter_0_0_synchronizer_ff_1 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |                                           design_1_axi_protocol_converter_0_0_synchronizer_ff_2 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst |                                           design_1_axi_protocol_converter_0_0_synchronizer_ff_3 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst |                                           design_1_axi_protocol_converter_0_0_synchronizer_ff_4 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           USE_WRITE.write_data_inst                                                |                  design_1_axi_protocol_converter_0_0_axi_protocol_converter_v2_1_12_w_axi3_conv |    13(0.01%) |    13(0.01%) |    0(0.00%) |  0(0.00%) |     9(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|     axi_protocol_converter_1                                                       |                                                             design_1_axi_protocol_converter_1_0 |   386(0.18%) |   372(0.17%) |   14(0.02%) |  0(0.00%) |   502(0.11%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|       (axi_protocol_converter_1)                                                   |                                                             design_1_axi_protocol_converter_1_0 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|       inst                                                                         |      design_1_axi_protocol_converter_1_0__axi_protocol_converter_v2_1_12_axi_protocol_converter |   386(0.18%) |   372(0.17%) |   14(0.02%) |  0(0.00%) |   502(0.11%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|         (inst)                                                                     |      design_1_axi_protocol_converter_1_0__axi_protocol_converter_v2_1_12_axi_protocol_converter |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|         gen_axi4_axi3.axi3_conv_inst                                               |                   design_1_axi_protocol_converter_1_0__axi_protocol_converter_v2_1_12_axi3_conv |   386(0.18%) |   372(0.17%) |   14(0.02%) |  0(0.00%) |   502(0.11%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           USE_READ.USE_SPLIT_R.read_addr_inst                                      | design_1_axi_protocol_converter_1_0__axi_protocol_converter_v2_1_12_a_axi3_conv__parameterized0 |   154(0.07%) |   152(0.07%) |    2(0.01%) |  0(0.00%) |   199(0.05%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             (USE_READ.USE_SPLIT_R.read_addr_inst)                                  | design_1_axi_protocol_converter_1_0__axi_protocol_converter_v2_1_12_a_axi3_conv__parameterized0 |    99(0.05%) |    99(0.05%) |    0(0.00%) |  0(0.00%) |   147(0.03%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             USE_R_CHANNEL.cmd_queue                                                |            design_1_axi_protocol_converter_1_0__axi_data_fifo_v2_1_11_axic_fifo__parameterized1 |    55(0.03%) |    53(0.02%) |    2(0.01%) |  0(0.00%) |    52(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               inst                                                                 |             design_1_axi_protocol_converter_1_0__axi_data_fifo_v2_1_11_fifo_gen__parameterized1 |    55(0.03%) |    53(0.02%) |    2(0.01%) |  0(0.00%) |    52(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 (inst)                                                             |             design_1_axi_protocol_converter_1_0__axi_data_fifo_v2_1_11_fifo_gen__parameterized1 |    24(0.01%) |    24(0.01%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 fifo_gen_inst                                                      |                     design_1_axi_protocol_converter_1_0__fifo_generator_v13_1_4__parameterized1 |    31(0.01%) |    29(0.01%) |    2(0.01%) |  0(0.00%) |    52(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (fifo_gen_inst)                                                  |                     design_1_axi_protocol_converter_1_0__fifo_generator_v13_1_4__parameterized1 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   inst_fifo_gen                                                    |               design_1_axi_protocol_converter_1_0__fifo_generator_v13_1_4_synth__parameterized1 |    31(0.01%) |    29(0.01%) |    2(0.01%) |  0(0.00%) |    52(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                     gconvfifo.rf                                                   |                         design_1_axi_protocol_converter_1_0__fifo_generator_top__parameterized1 |    31(0.01%) |    29(0.01%) |    2(0.01%) |  0(0.00%) |    52(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                       grf.rf                                                       |                     design_1_axi_protocol_converter_1_0__fifo_generator_ramfifo__parameterized1 |    31(0.01%) |    29(0.01%) |    2(0.01%) |  0(0.00%) |    52(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         gntv_or_sync_fifo.gl0.rd                                   |                                                design_1_axi_protocol_converter_1_0__rd_logic_19 |    17(0.01%) |    17(0.01%) |    0(0.00%) |  0(0.00%) |    20(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           gr1.gr1_int.rfwft                                        |                                                 design_1_axi_protocol_converter_1_0__rd_fwft_30 |     8(0.01%) |     8(0.01%) |    0(0.00%) |  0(0.00%) |     8(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           grss.rsts                                                |                                      design_1_axi_protocol_converter_1_0__rd_status_flags_ss_31 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           rpntr                                                    |                                             design_1_axi_protocol_converter_1_0__rd_bin_cntr_32 |     9(0.01%) |     9(0.01%) |    0(0.00%) |  0(0.00%) |    10(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         gntv_or_sync_fifo.gl0.wr                                   |                                                design_1_axi_protocol_converter_1_0__wr_logic_20 |     9(0.01%) |     9(0.01%) |    0(0.00%) |  0(0.00%) |    12(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           gwss.wsts                                                |                                      design_1_axi_protocol_converter_1_0__wr_status_flags_ss_28 |     3(0.01%) |     3(0.01%) |    0(0.00%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           wpntr                                                    |                                             design_1_axi_protocol_converter_1_0__wr_bin_cntr_29 |     6(0.01%) |     6(0.01%) |    0(0.00%) |  0(0.00%) |    10(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         gntv_or_sync_fifo.mem                                      |                                     design_1_axi_protocol_converter_1_0__memory__parameterized1 |     3(0.01%) |     1(0.01%) |    2(0.01%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           (gntv_or_sync_fifo.mem)                                  |                                     design_1_axi_protocol_converter_1_0__memory__parameterized1 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           gdm.dm_gen.dm                                            |                                       design_1_axi_protocol_converter_1_0__dmem__parameterized1 |     3(0.01%) |     1(0.01%) |    2(0.01%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         rstblk                                                     |                                       design_1_axi_protocol_converter_1_0__reset_blk_ramfifo_21 |     2(0.01%) |     2(0.01%) |    0(0.00%) |  0(0.00%) |    18(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           (rstblk)                                                 |                                       design_1_axi_protocol_converter_1_0__reset_blk_ramfifo_21 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    12(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |                                         design_1_axi_protocol_converter_1_0__synchronizer_ff_22 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |                                         design_1_axi_protocol_converter_1_0__synchronizer_ff_23 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |                                         design_1_axi_protocol_converter_1_0__synchronizer_ff_24 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |                                         design_1_axi_protocol_converter_1_0__synchronizer_ff_25 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst |                                         design_1_axi_protocol_converter_1_0__synchronizer_ff_26 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst |                                         design_1_axi_protocol_converter_1_0__synchronizer_ff_27 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           USE_WRITE.USE_SPLIT_W.write_resp_inst                                    |                 design_1_axi_protocol_converter_1_0__axi_protocol_converter_v2_1_12_b_downsizer |    11(0.01%) |    11(0.01%) |    0(0.00%) |  0(0.00%) |     7(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           USE_WRITE.write_addr_inst                                                |                 design_1_axi_protocol_converter_1_0__axi_protocol_converter_v2_1_12_a_axi3_conv |   208(0.10%) |   196(0.09%) |   12(0.02%) |  0(0.00%) |   287(0.07%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             (USE_WRITE.write_addr_inst)                                            |                 design_1_axi_protocol_converter_1_0__axi_protocol_converter_v2_1_12_a_axi3_conv |   101(0.05%) |   101(0.05%) |    0(0.00%) |  0(0.00%) |   157(0.04%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             USE_BURSTS.cmd_queue                                                   |                            design_1_axi_protocol_converter_1_0__axi_data_fifo_v2_1_11_axic_fifo |    63(0.03%) |    55(0.03%) |    8(0.01%) |  0(0.00%) |    70(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               inst                                                                 |                             design_1_axi_protocol_converter_1_0__axi_data_fifo_v2_1_11_fifo_gen |    63(0.03%) |    55(0.03%) |    8(0.01%) |  0(0.00%) |    70(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 (inst)                                                             |                             design_1_axi_protocol_converter_1_0__axi_data_fifo_v2_1_11_fifo_gen |    26(0.01%) |    26(0.01%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 fifo_gen_inst                                                      |                                     design_1_axi_protocol_converter_1_0__fifo_generator_v13_1_4 |    37(0.02%) |    29(0.01%) |    8(0.01%) |  0(0.00%) |    70(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (fifo_gen_inst)                                                  |                                     design_1_axi_protocol_converter_1_0__fifo_generator_v13_1_4 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   inst_fifo_gen                                                    |                               design_1_axi_protocol_converter_1_0__fifo_generator_v13_1_4_synth |    37(0.02%) |    29(0.01%) |    8(0.01%) |  0(0.00%) |    70(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                     gconvfifo.rf                                                   |                                         design_1_axi_protocol_converter_1_0__fifo_generator_top |    37(0.02%) |    29(0.01%) |    8(0.01%) |  0(0.00%) |    70(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                       grf.rf                                                       |                                     design_1_axi_protocol_converter_1_0__fifo_generator_ramfifo |    37(0.02%) |    29(0.01%) |    8(0.01%) |  0(0.00%) |    70(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         gntv_or_sync_fifo.gl0.rd                                   |                                                 design_1_axi_protocol_converter_1_0__rd_logic_5 |    16(0.01%) |    16(0.01%) |    0(0.00%) |  0(0.00%) |    20(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           gr1.gr1_int.rfwft                                        |                                                 design_1_axi_protocol_converter_1_0__rd_fwft_16 |    11(0.01%) |    11(0.01%) |    0(0.00%) |  0(0.00%) |     8(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           grss.rsts                                                |                                      design_1_axi_protocol_converter_1_0__rd_status_flags_ss_17 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           rpntr                                                    |                                             design_1_axi_protocol_converter_1_0__rd_bin_cntr_18 |     5(0.01%) |     5(0.01%) |    0(0.00%) |  0(0.00%) |    10(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         gntv_or_sync_fifo.gl0.wr                                   |                                                 design_1_axi_protocol_converter_1_0__wr_logic_6 |    11(0.01%) |    11(0.01%) |    0(0.00%) |  0(0.00%) |    12(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           gwss.wsts                                                |                                      design_1_axi_protocol_converter_1_0__wr_status_flags_ss_14 |     3(0.01%) |     3(0.01%) |    0(0.00%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           wpntr                                                    |                                             design_1_axi_protocol_converter_1_0__wr_bin_cntr_15 |     8(0.01%) |     8(0.01%) |    0(0.00%) |  0(0.00%) |    10(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         gntv_or_sync_fifo.mem                                      |                                                     design_1_axi_protocol_converter_1_0__memory |     8(0.01%) |     0(0.00%) |    8(0.01%) |  0(0.00%) |    20(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           (gntv_or_sync_fifo.mem)                                  |                                                     design_1_axi_protocol_converter_1_0__memory |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    10(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           gdm.dm_gen.dm                                            |                                                       design_1_axi_protocol_converter_1_0__dmem |     8(0.01%) |     0(0.00%) |    8(0.01%) |  0(0.00%) |    10(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         rstblk                                                     |                                        design_1_axi_protocol_converter_1_0__reset_blk_ramfifo_7 |     2(0.01%) |     2(0.01%) |    0(0.00%) |  0(0.00%) |    18(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           (rstblk)                                                 |                                        design_1_axi_protocol_converter_1_0__reset_blk_ramfifo_7 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    12(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |                                          design_1_axi_protocol_converter_1_0__synchronizer_ff_8 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |                                          design_1_axi_protocol_converter_1_0__synchronizer_ff_9 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |                                         design_1_axi_protocol_converter_1_0__synchronizer_ff_10 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |                                         design_1_axi_protocol_converter_1_0__synchronizer_ff_11 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst |                                         design_1_axi_protocol_converter_1_0__synchronizer_ff_12 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst |                                         design_1_axi_protocol_converter_1_0__synchronizer_ff_13 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             USE_B_CHANNEL.cmd_b_queue                                              |            design_1_axi_protocol_converter_1_0__axi_data_fifo_v2_1_11_axic_fifo__parameterized0 |    44(0.02%) |    40(0.02%) |    4(0.01%) |  0(0.00%) |    60(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               inst                                                                 |             design_1_axi_protocol_converter_1_0__axi_data_fifo_v2_1_11_fifo_gen__parameterized0 |    44(0.02%) |    40(0.02%) |    4(0.01%) |  0(0.00%) |    60(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 (inst)                                                             |             design_1_axi_protocol_converter_1_0__axi_data_fifo_v2_1_11_fifo_gen__parameterized0 |    11(0.01%) |    11(0.01%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 fifo_gen_inst                                                      |                     design_1_axi_protocol_converter_1_0__fifo_generator_v13_1_4__parameterized0 |    33(0.02%) |    29(0.01%) |    4(0.01%) |  0(0.00%) |    60(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (fifo_gen_inst)                                                  |                     design_1_axi_protocol_converter_1_0__fifo_generator_v13_1_4__parameterized0 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   inst_fifo_gen                                                    |               design_1_axi_protocol_converter_1_0__fifo_generator_v13_1_4_synth__parameterized0 |    33(0.02%) |    29(0.01%) |    4(0.01%) |  0(0.00%) |    60(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                     gconvfifo.rf                                                   |                         design_1_axi_protocol_converter_1_0__fifo_generator_top__parameterized0 |    33(0.02%) |    29(0.01%) |    4(0.01%) |  0(0.00%) |    60(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                       grf.rf                                                       |                     design_1_axi_protocol_converter_1_0__fifo_generator_ramfifo__parameterized0 |    33(0.02%) |    29(0.01%) |    4(0.01%) |  0(0.00%) |    60(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         gntv_or_sync_fifo.gl0.rd                                   |                                                   design_1_axi_protocol_converter_1_0__rd_logic |    16(0.01%) |    16(0.01%) |    0(0.00%) |  0(0.00%) |    20(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           gr1.gr1_int.rfwft                                        |                                                    design_1_axi_protocol_converter_1_0__rd_fwft |    11(0.01%) |    11(0.01%) |    0(0.00%) |  0(0.00%) |     8(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           grss.rsts                                                |                                         design_1_axi_protocol_converter_1_0__rd_status_flags_ss |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           rpntr                                                    |                                                design_1_axi_protocol_converter_1_0__rd_bin_cntr |     5(0.01%) |     5(0.01%) |    0(0.00%) |  0(0.00%) |    10(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         gntv_or_sync_fifo.gl0.wr                                   |                                                   design_1_axi_protocol_converter_1_0__wr_logic |    11(0.01%) |    11(0.01%) |    0(0.00%) |  0(0.00%) |    12(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           gwss.wsts                                                |                                         design_1_axi_protocol_converter_1_0__wr_status_flags_ss |     3(0.01%) |     3(0.01%) |    0(0.00%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           wpntr                                                    |                                                design_1_axi_protocol_converter_1_0__wr_bin_cntr |     8(0.01%) |     8(0.01%) |    0(0.00%) |  0(0.00%) |    10(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         gntv_or_sync_fifo.mem                                      |                                     design_1_axi_protocol_converter_1_0__memory__parameterized0 |     4(0.01%) |     0(0.00%) |    4(0.01%) |  0(0.00%) |    10(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           (gntv_or_sync_fifo.mem)                                  |                                     design_1_axi_protocol_converter_1_0__memory__parameterized0 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     5(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           gdm.dm_gen.dm                                            |                                       design_1_axi_protocol_converter_1_0__dmem__parameterized0 |     4(0.01%) |     0(0.00%) |    4(0.01%) |  0(0.00%) |     5(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         rstblk                                                     |                                          design_1_axi_protocol_converter_1_0__reset_blk_ramfifo |     2(0.01%) |     2(0.01%) |    0(0.00%) |  0(0.00%) |    18(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           (rstblk)                                                 |                                          design_1_axi_protocol_converter_1_0__reset_blk_ramfifo |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    12(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |                                            design_1_axi_protocol_converter_1_0__synchronizer_ff |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |                                          design_1_axi_protocol_converter_1_0__synchronizer_ff_0 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |                                          design_1_axi_protocol_converter_1_0__synchronizer_ff_1 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |                                          design_1_axi_protocol_converter_1_0__synchronizer_ff_2 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst |                                          design_1_axi_protocol_converter_1_0__synchronizer_ff_3 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst |                                          design_1_axi_protocol_converter_1_0__synchronizer_ff_4 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           USE_WRITE.write_data_inst                                                |                 design_1_axi_protocol_converter_1_0__axi_protocol_converter_v2_1_12_w_axi3_conv |    13(0.01%) |    13(0.01%) |    0(0.00%) |  0(0.00%) |     9(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|     axi_protocol_converter_2                                                       |                                                             design_1_axi_protocol_converter_2_0 |   386(0.18%) |   372(0.17%) |   14(0.02%) |  0(0.00%) |   502(0.11%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|       (axi_protocol_converter_2)                                                   |                                                             design_1_axi_protocol_converter_2_0 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|       inst                                                                         |      design_1_axi_protocol_converter_2_0__axi_protocol_converter_v2_1_12_axi_protocol_converter |   386(0.18%) |   372(0.17%) |   14(0.02%) |  0(0.00%) |   502(0.11%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|         (inst)                                                                     |      design_1_axi_protocol_converter_2_0__axi_protocol_converter_v2_1_12_axi_protocol_converter |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|         gen_axi4_axi3.axi3_conv_inst                                               |                   design_1_axi_protocol_converter_2_0__axi_protocol_converter_v2_1_12_axi3_conv |   386(0.18%) |   372(0.17%) |   14(0.02%) |  0(0.00%) |   502(0.11%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           USE_READ.USE_SPLIT_R.read_addr_inst                                      | design_1_axi_protocol_converter_2_0__axi_protocol_converter_v2_1_12_a_axi3_conv__parameterized0 |   154(0.07%) |   152(0.07%) |    2(0.01%) |  0(0.00%) |   199(0.05%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             (USE_READ.USE_SPLIT_R.read_addr_inst)                                  | design_1_axi_protocol_converter_2_0__axi_protocol_converter_v2_1_12_a_axi3_conv__parameterized0 |    99(0.05%) |    99(0.05%) |    0(0.00%) |  0(0.00%) |   147(0.03%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             USE_R_CHANNEL.cmd_queue                                                |            design_1_axi_protocol_converter_2_0__axi_data_fifo_v2_1_11_axic_fifo__parameterized1 |    55(0.03%) |    53(0.02%) |    2(0.01%) |  0(0.00%) |    52(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               inst                                                                 |             design_1_axi_protocol_converter_2_0__axi_data_fifo_v2_1_11_fifo_gen__parameterized1 |    55(0.03%) |    53(0.02%) |    2(0.01%) |  0(0.00%) |    52(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 (inst)                                                             |             design_1_axi_protocol_converter_2_0__axi_data_fifo_v2_1_11_fifo_gen__parameterized1 |    24(0.01%) |    24(0.01%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 fifo_gen_inst                                                      |                     design_1_axi_protocol_converter_2_0__fifo_generator_v13_1_4__parameterized1 |    31(0.01%) |    29(0.01%) |    2(0.01%) |  0(0.00%) |    52(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (fifo_gen_inst)                                                  |                     design_1_axi_protocol_converter_2_0__fifo_generator_v13_1_4__parameterized1 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   inst_fifo_gen                                                    |               design_1_axi_protocol_converter_2_0__fifo_generator_v13_1_4_synth__parameterized1 |    31(0.01%) |    29(0.01%) |    2(0.01%) |  0(0.00%) |    52(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                     gconvfifo.rf                                                   |                         design_1_axi_protocol_converter_2_0__fifo_generator_top__parameterized1 |    31(0.01%) |    29(0.01%) |    2(0.01%) |  0(0.00%) |    52(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                       grf.rf                                                       |                     design_1_axi_protocol_converter_2_0__fifo_generator_ramfifo__parameterized1 |    31(0.01%) |    29(0.01%) |    2(0.01%) |  0(0.00%) |    52(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         gntv_or_sync_fifo.gl0.rd                                   |                                                design_1_axi_protocol_converter_2_0__rd_logic_19 |    17(0.01%) |    17(0.01%) |    0(0.00%) |  0(0.00%) |    20(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           gr1.gr1_int.rfwft                                        |                                                 design_1_axi_protocol_converter_2_0__rd_fwft_30 |     8(0.01%) |     8(0.01%) |    0(0.00%) |  0(0.00%) |     8(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           grss.rsts                                                |                                      design_1_axi_protocol_converter_2_0__rd_status_flags_ss_31 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           rpntr                                                    |                                             design_1_axi_protocol_converter_2_0__rd_bin_cntr_32 |     9(0.01%) |     9(0.01%) |    0(0.00%) |  0(0.00%) |    10(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         gntv_or_sync_fifo.gl0.wr                                   |                                                design_1_axi_protocol_converter_2_0__wr_logic_20 |     9(0.01%) |     9(0.01%) |    0(0.00%) |  0(0.00%) |    12(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           gwss.wsts                                                |                                      design_1_axi_protocol_converter_2_0__wr_status_flags_ss_28 |     3(0.01%) |     3(0.01%) |    0(0.00%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           wpntr                                                    |                                             design_1_axi_protocol_converter_2_0__wr_bin_cntr_29 |     6(0.01%) |     6(0.01%) |    0(0.00%) |  0(0.00%) |    10(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         gntv_or_sync_fifo.mem                                      |                                     design_1_axi_protocol_converter_2_0__memory__parameterized1 |     3(0.01%) |     1(0.01%) |    2(0.01%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           (gntv_or_sync_fifo.mem)                                  |                                     design_1_axi_protocol_converter_2_0__memory__parameterized1 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           gdm.dm_gen.dm                                            |                                       design_1_axi_protocol_converter_2_0__dmem__parameterized1 |     3(0.01%) |     1(0.01%) |    2(0.01%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         rstblk                                                     |                                       design_1_axi_protocol_converter_2_0__reset_blk_ramfifo_21 |     2(0.01%) |     2(0.01%) |    0(0.00%) |  0(0.00%) |    18(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           (rstblk)                                                 |                                       design_1_axi_protocol_converter_2_0__reset_blk_ramfifo_21 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    12(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |                                         design_1_axi_protocol_converter_2_0__synchronizer_ff_22 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |                                         design_1_axi_protocol_converter_2_0__synchronizer_ff_23 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |                                         design_1_axi_protocol_converter_2_0__synchronizer_ff_24 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |                                         design_1_axi_protocol_converter_2_0__synchronizer_ff_25 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst |                                         design_1_axi_protocol_converter_2_0__synchronizer_ff_26 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst |                                         design_1_axi_protocol_converter_2_0__synchronizer_ff_27 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           USE_WRITE.USE_SPLIT_W.write_resp_inst                                    |                 design_1_axi_protocol_converter_2_0__axi_protocol_converter_v2_1_12_b_downsizer |    11(0.01%) |    11(0.01%) |    0(0.00%) |  0(0.00%) |     7(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           USE_WRITE.write_addr_inst                                                |                 design_1_axi_protocol_converter_2_0__axi_protocol_converter_v2_1_12_a_axi3_conv |   208(0.10%) |   196(0.09%) |   12(0.02%) |  0(0.00%) |   287(0.07%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             (USE_WRITE.write_addr_inst)                                            |                 design_1_axi_protocol_converter_2_0__axi_protocol_converter_v2_1_12_a_axi3_conv |   101(0.05%) |   101(0.05%) |    0(0.00%) |  0(0.00%) |   157(0.04%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             USE_BURSTS.cmd_queue                                                   |                            design_1_axi_protocol_converter_2_0__axi_data_fifo_v2_1_11_axic_fifo |    63(0.03%) |    55(0.03%) |    8(0.01%) |  0(0.00%) |    70(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               inst                                                                 |                             design_1_axi_protocol_converter_2_0__axi_data_fifo_v2_1_11_fifo_gen |    63(0.03%) |    55(0.03%) |    8(0.01%) |  0(0.00%) |    70(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 (inst)                                                             |                             design_1_axi_protocol_converter_2_0__axi_data_fifo_v2_1_11_fifo_gen |    26(0.01%) |    26(0.01%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 fifo_gen_inst                                                      |                                     design_1_axi_protocol_converter_2_0__fifo_generator_v13_1_4 |    37(0.02%) |    29(0.01%) |    8(0.01%) |  0(0.00%) |    70(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (fifo_gen_inst)                                                  |                                     design_1_axi_protocol_converter_2_0__fifo_generator_v13_1_4 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   inst_fifo_gen                                                    |                               design_1_axi_protocol_converter_2_0__fifo_generator_v13_1_4_synth |    37(0.02%) |    29(0.01%) |    8(0.01%) |  0(0.00%) |    70(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                     gconvfifo.rf                                                   |                                         design_1_axi_protocol_converter_2_0__fifo_generator_top |    37(0.02%) |    29(0.01%) |    8(0.01%) |  0(0.00%) |    70(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                       grf.rf                                                       |                                     design_1_axi_protocol_converter_2_0__fifo_generator_ramfifo |    37(0.02%) |    29(0.01%) |    8(0.01%) |  0(0.00%) |    70(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         gntv_or_sync_fifo.gl0.rd                                   |                                                 design_1_axi_protocol_converter_2_0__rd_logic_5 |    16(0.01%) |    16(0.01%) |    0(0.00%) |  0(0.00%) |    20(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           gr1.gr1_int.rfwft                                        |                                                 design_1_axi_protocol_converter_2_0__rd_fwft_16 |    11(0.01%) |    11(0.01%) |    0(0.00%) |  0(0.00%) |     8(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           grss.rsts                                                |                                      design_1_axi_protocol_converter_2_0__rd_status_flags_ss_17 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           rpntr                                                    |                                             design_1_axi_protocol_converter_2_0__rd_bin_cntr_18 |     5(0.01%) |     5(0.01%) |    0(0.00%) |  0(0.00%) |    10(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         gntv_or_sync_fifo.gl0.wr                                   |                                                 design_1_axi_protocol_converter_2_0__wr_logic_6 |    11(0.01%) |    11(0.01%) |    0(0.00%) |  0(0.00%) |    12(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           gwss.wsts                                                |                                      design_1_axi_protocol_converter_2_0__wr_status_flags_ss_14 |     3(0.01%) |     3(0.01%) |    0(0.00%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           wpntr                                                    |                                             design_1_axi_protocol_converter_2_0__wr_bin_cntr_15 |     8(0.01%) |     8(0.01%) |    0(0.00%) |  0(0.00%) |    10(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         gntv_or_sync_fifo.mem                                      |                                                     design_1_axi_protocol_converter_2_0__memory |     8(0.01%) |     0(0.00%) |    8(0.01%) |  0(0.00%) |    20(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           (gntv_or_sync_fifo.mem)                                  |                                                     design_1_axi_protocol_converter_2_0__memory |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    10(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           gdm.dm_gen.dm                                            |                                                       design_1_axi_protocol_converter_2_0__dmem |     8(0.01%) |     0(0.00%) |    8(0.01%) |  0(0.00%) |    10(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         rstblk                                                     |                                        design_1_axi_protocol_converter_2_0__reset_blk_ramfifo_7 |     2(0.01%) |     2(0.01%) |    0(0.00%) |  0(0.00%) |    18(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           (rstblk)                                                 |                                        design_1_axi_protocol_converter_2_0__reset_blk_ramfifo_7 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    12(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |                                          design_1_axi_protocol_converter_2_0__synchronizer_ff_8 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |                                          design_1_axi_protocol_converter_2_0__synchronizer_ff_9 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |                                         design_1_axi_protocol_converter_2_0__synchronizer_ff_10 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |                                         design_1_axi_protocol_converter_2_0__synchronizer_ff_11 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst |                                         design_1_axi_protocol_converter_2_0__synchronizer_ff_12 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst |                                         design_1_axi_protocol_converter_2_0__synchronizer_ff_13 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             USE_B_CHANNEL.cmd_b_queue                                              |            design_1_axi_protocol_converter_2_0__axi_data_fifo_v2_1_11_axic_fifo__parameterized0 |    44(0.02%) |    40(0.02%) |    4(0.01%) |  0(0.00%) |    60(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               inst                                                                 |             design_1_axi_protocol_converter_2_0__axi_data_fifo_v2_1_11_fifo_gen__parameterized0 |    44(0.02%) |    40(0.02%) |    4(0.01%) |  0(0.00%) |    60(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 (inst)                                                             |             design_1_axi_protocol_converter_2_0__axi_data_fifo_v2_1_11_fifo_gen__parameterized0 |    11(0.01%) |    11(0.01%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 fifo_gen_inst                                                      |                     design_1_axi_protocol_converter_2_0__fifo_generator_v13_1_4__parameterized0 |    33(0.02%) |    29(0.01%) |    4(0.01%) |  0(0.00%) |    60(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (fifo_gen_inst)                                                  |                     design_1_axi_protocol_converter_2_0__fifo_generator_v13_1_4__parameterized0 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   inst_fifo_gen                                                    |               design_1_axi_protocol_converter_2_0__fifo_generator_v13_1_4_synth__parameterized0 |    33(0.02%) |    29(0.01%) |    4(0.01%) |  0(0.00%) |    60(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                     gconvfifo.rf                                                   |                         design_1_axi_protocol_converter_2_0__fifo_generator_top__parameterized0 |    33(0.02%) |    29(0.01%) |    4(0.01%) |  0(0.00%) |    60(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                       grf.rf                                                       |                     design_1_axi_protocol_converter_2_0__fifo_generator_ramfifo__parameterized0 |    33(0.02%) |    29(0.01%) |    4(0.01%) |  0(0.00%) |    60(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         gntv_or_sync_fifo.gl0.rd                                   |                                                   design_1_axi_protocol_converter_2_0__rd_logic |    16(0.01%) |    16(0.01%) |    0(0.00%) |  0(0.00%) |    20(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           gr1.gr1_int.rfwft                                        |                                                    design_1_axi_protocol_converter_2_0__rd_fwft |    11(0.01%) |    11(0.01%) |    0(0.00%) |  0(0.00%) |     8(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           grss.rsts                                                |                                         design_1_axi_protocol_converter_2_0__rd_status_flags_ss |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           rpntr                                                    |                                                design_1_axi_protocol_converter_2_0__rd_bin_cntr |     5(0.01%) |     5(0.01%) |    0(0.00%) |  0(0.00%) |    10(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         gntv_or_sync_fifo.gl0.wr                                   |                                                   design_1_axi_protocol_converter_2_0__wr_logic |    11(0.01%) |    11(0.01%) |    0(0.00%) |  0(0.00%) |    12(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           gwss.wsts                                                |                                         design_1_axi_protocol_converter_2_0__wr_status_flags_ss |     3(0.01%) |     3(0.01%) |    0(0.00%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           wpntr                                                    |                                                design_1_axi_protocol_converter_2_0__wr_bin_cntr |     8(0.01%) |     8(0.01%) |    0(0.00%) |  0(0.00%) |    10(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         gntv_or_sync_fifo.mem                                      |                                     design_1_axi_protocol_converter_2_0__memory__parameterized0 |     4(0.01%) |     0(0.00%) |    4(0.01%) |  0(0.00%) |    10(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           (gntv_or_sync_fifo.mem)                                  |                                     design_1_axi_protocol_converter_2_0__memory__parameterized0 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     5(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           gdm.dm_gen.dm                                            |                                       design_1_axi_protocol_converter_2_0__dmem__parameterized0 |     4(0.01%) |     0(0.00%) |    4(0.01%) |  0(0.00%) |     5(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         rstblk                                                     |                                          design_1_axi_protocol_converter_2_0__reset_blk_ramfifo |     2(0.01%) |     2(0.01%) |    0(0.00%) |  0(0.00%) |    18(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           (rstblk)                                                 |                                          design_1_axi_protocol_converter_2_0__reset_blk_ramfifo |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    12(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |                                            design_1_axi_protocol_converter_2_0__synchronizer_ff |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |                                          design_1_axi_protocol_converter_2_0__synchronizer_ff_0 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |                                          design_1_axi_protocol_converter_2_0__synchronizer_ff_1 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |                                          design_1_axi_protocol_converter_2_0__synchronizer_ff_2 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst |                                          design_1_axi_protocol_converter_2_0__synchronizer_ff_3 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst |                                          design_1_axi_protocol_converter_2_0__synchronizer_ff_4 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           USE_WRITE.write_data_inst                                                |                 design_1_axi_protocol_converter_2_0__axi_protocol_converter_v2_1_12_w_axi3_conv |    13(0.01%) |    13(0.01%) |    0(0.00%) |  0(0.00%) |     9(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|     axi_protocol_converter_3                                                       |                                                             design_1_axi_protocol_converter_3_0 |   386(0.18%) |   372(0.17%) |   14(0.02%) |  0(0.00%) |   502(0.11%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|       (axi_protocol_converter_3)                                                   |                                                             design_1_axi_protocol_converter_3_0 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|       inst                                                                         |      design_1_axi_protocol_converter_3_0__axi_protocol_converter_v2_1_12_axi_protocol_converter |   386(0.18%) |   372(0.17%) |   14(0.02%) |  0(0.00%) |   502(0.11%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|         (inst)                                                                     |      design_1_axi_protocol_converter_3_0__axi_protocol_converter_v2_1_12_axi_protocol_converter |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|         gen_axi4_axi3.axi3_conv_inst                                               |                   design_1_axi_protocol_converter_3_0__axi_protocol_converter_v2_1_12_axi3_conv |   386(0.18%) |   372(0.17%) |   14(0.02%) |  0(0.00%) |   502(0.11%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           USE_READ.USE_SPLIT_R.read_addr_inst                                      | design_1_axi_protocol_converter_3_0__axi_protocol_converter_v2_1_12_a_axi3_conv__parameterized0 |   154(0.07%) |   152(0.07%) |    2(0.01%) |  0(0.00%) |   199(0.05%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             (USE_READ.USE_SPLIT_R.read_addr_inst)                                  | design_1_axi_protocol_converter_3_0__axi_protocol_converter_v2_1_12_a_axi3_conv__parameterized0 |    99(0.05%) |    99(0.05%) |    0(0.00%) |  0(0.00%) |   147(0.03%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             USE_R_CHANNEL.cmd_queue                                                |            design_1_axi_protocol_converter_3_0__axi_data_fifo_v2_1_11_axic_fifo__parameterized1 |    55(0.03%) |    53(0.02%) |    2(0.01%) |  0(0.00%) |    52(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               inst                                                                 |             design_1_axi_protocol_converter_3_0__axi_data_fifo_v2_1_11_fifo_gen__parameterized1 |    55(0.03%) |    53(0.02%) |    2(0.01%) |  0(0.00%) |    52(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 (inst)                                                             |             design_1_axi_protocol_converter_3_0__axi_data_fifo_v2_1_11_fifo_gen__parameterized1 |    24(0.01%) |    24(0.01%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 fifo_gen_inst                                                      |                     design_1_axi_protocol_converter_3_0__fifo_generator_v13_1_4__parameterized1 |    31(0.01%) |    29(0.01%) |    2(0.01%) |  0(0.00%) |    52(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (fifo_gen_inst)                                                  |                     design_1_axi_protocol_converter_3_0__fifo_generator_v13_1_4__parameterized1 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   inst_fifo_gen                                                    |               design_1_axi_protocol_converter_3_0__fifo_generator_v13_1_4_synth__parameterized1 |    31(0.01%) |    29(0.01%) |    2(0.01%) |  0(0.00%) |    52(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                     gconvfifo.rf                                                   |                         design_1_axi_protocol_converter_3_0__fifo_generator_top__parameterized1 |    31(0.01%) |    29(0.01%) |    2(0.01%) |  0(0.00%) |    52(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                       grf.rf                                                       |                     design_1_axi_protocol_converter_3_0__fifo_generator_ramfifo__parameterized1 |    31(0.01%) |    29(0.01%) |    2(0.01%) |  0(0.00%) |    52(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         gntv_or_sync_fifo.gl0.rd                                   |                                                design_1_axi_protocol_converter_3_0__rd_logic_19 |    17(0.01%) |    17(0.01%) |    0(0.00%) |  0(0.00%) |    20(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           gr1.gr1_int.rfwft                                        |                                                 design_1_axi_protocol_converter_3_0__rd_fwft_30 |     8(0.01%) |     8(0.01%) |    0(0.00%) |  0(0.00%) |     8(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           grss.rsts                                                |                                      design_1_axi_protocol_converter_3_0__rd_status_flags_ss_31 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           rpntr                                                    |                                             design_1_axi_protocol_converter_3_0__rd_bin_cntr_32 |     9(0.01%) |     9(0.01%) |    0(0.00%) |  0(0.00%) |    10(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         gntv_or_sync_fifo.gl0.wr                                   |                                                design_1_axi_protocol_converter_3_0__wr_logic_20 |     9(0.01%) |     9(0.01%) |    0(0.00%) |  0(0.00%) |    12(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           gwss.wsts                                                |                                      design_1_axi_protocol_converter_3_0__wr_status_flags_ss_28 |     3(0.01%) |     3(0.01%) |    0(0.00%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           wpntr                                                    |                                             design_1_axi_protocol_converter_3_0__wr_bin_cntr_29 |     6(0.01%) |     6(0.01%) |    0(0.00%) |  0(0.00%) |    10(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         gntv_or_sync_fifo.mem                                      |                                     design_1_axi_protocol_converter_3_0__memory__parameterized1 |     3(0.01%) |     1(0.01%) |    2(0.01%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           (gntv_or_sync_fifo.mem)                                  |                                     design_1_axi_protocol_converter_3_0__memory__parameterized1 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           gdm.dm_gen.dm                                            |                                       design_1_axi_protocol_converter_3_0__dmem__parameterized1 |     3(0.01%) |     1(0.01%) |    2(0.01%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         rstblk                                                     |                                       design_1_axi_protocol_converter_3_0__reset_blk_ramfifo_21 |     2(0.01%) |     2(0.01%) |    0(0.00%) |  0(0.00%) |    18(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           (rstblk)                                                 |                                       design_1_axi_protocol_converter_3_0__reset_blk_ramfifo_21 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    12(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |                                         design_1_axi_protocol_converter_3_0__synchronizer_ff_22 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |                                         design_1_axi_protocol_converter_3_0__synchronizer_ff_23 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |                                         design_1_axi_protocol_converter_3_0__synchronizer_ff_24 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |                                         design_1_axi_protocol_converter_3_0__synchronizer_ff_25 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst |                                         design_1_axi_protocol_converter_3_0__synchronizer_ff_26 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst |                                         design_1_axi_protocol_converter_3_0__synchronizer_ff_27 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           USE_WRITE.USE_SPLIT_W.write_resp_inst                                    |                 design_1_axi_protocol_converter_3_0__axi_protocol_converter_v2_1_12_b_downsizer |    11(0.01%) |    11(0.01%) |    0(0.00%) |  0(0.00%) |     7(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           USE_WRITE.write_addr_inst                                                |                 design_1_axi_protocol_converter_3_0__axi_protocol_converter_v2_1_12_a_axi3_conv |   208(0.10%) |   196(0.09%) |   12(0.02%) |  0(0.00%) |   287(0.07%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             (USE_WRITE.write_addr_inst)                                            |                 design_1_axi_protocol_converter_3_0__axi_protocol_converter_v2_1_12_a_axi3_conv |   101(0.05%) |   101(0.05%) |    0(0.00%) |  0(0.00%) |   157(0.04%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             USE_BURSTS.cmd_queue                                                   |                            design_1_axi_protocol_converter_3_0__axi_data_fifo_v2_1_11_axic_fifo |    63(0.03%) |    55(0.03%) |    8(0.01%) |  0(0.00%) |    70(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               inst                                                                 |                             design_1_axi_protocol_converter_3_0__axi_data_fifo_v2_1_11_fifo_gen |    63(0.03%) |    55(0.03%) |    8(0.01%) |  0(0.00%) |    70(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 (inst)                                                             |                             design_1_axi_protocol_converter_3_0__axi_data_fifo_v2_1_11_fifo_gen |    26(0.01%) |    26(0.01%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 fifo_gen_inst                                                      |                                     design_1_axi_protocol_converter_3_0__fifo_generator_v13_1_4 |    37(0.02%) |    29(0.01%) |    8(0.01%) |  0(0.00%) |    70(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (fifo_gen_inst)                                                  |                                     design_1_axi_protocol_converter_3_0__fifo_generator_v13_1_4 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   inst_fifo_gen                                                    |                               design_1_axi_protocol_converter_3_0__fifo_generator_v13_1_4_synth |    37(0.02%) |    29(0.01%) |    8(0.01%) |  0(0.00%) |    70(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                     gconvfifo.rf                                                   |                                         design_1_axi_protocol_converter_3_0__fifo_generator_top |    37(0.02%) |    29(0.01%) |    8(0.01%) |  0(0.00%) |    70(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                       grf.rf                                                       |                                     design_1_axi_protocol_converter_3_0__fifo_generator_ramfifo |    37(0.02%) |    29(0.01%) |    8(0.01%) |  0(0.00%) |    70(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         gntv_or_sync_fifo.gl0.rd                                   |                                                 design_1_axi_protocol_converter_3_0__rd_logic_5 |    16(0.01%) |    16(0.01%) |    0(0.00%) |  0(0.00%) |    20(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           gr1.gr1_int.rfwft                                        |                                                 design_1_axi_protocol_converter_3_0__rd_fwft_16 |    11(0.01%) |    11(0.01%) |    0(0.00%) |  0(0.00%) |     8(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           grss.rsts                                                |                                      design_1_axi_protocol_converter_3_0__rd_status_flags_ss_17 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           rpntr                                                    |                                             design_1_axi_protocol_converter_3_0__rd_bin_cntr_18 |     5(0.01%) |     5(0.01%) |    0(0.00%) |  0(0.00%) |    10(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         gntv_or_sync_fifo.gl0.wr                                   |                                                 design_1_axi_protocol_converter_3_0__wr_logic_6 |    11(0.01%) |    11(0.01%) |    0(0.00%) |  0(0.00%) |    12(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           gwss.wsts                                                |                                      design_1_axi_protocol_converter_3_0__wr_status_flags_ss_14 |     3(0.01%) |     3(0.01%) |    0(0.00%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           wpntr                                                    |                                             design_1_axi_protocol_converter_3_0__wr_bin_cntr_15 |     8(0.01%) |     8(0.01%) |    0(0.00%) |  0(0.00%) |    10(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         gntv_or_sync_fifo.mem                                      |                                                     design_1_axi_protocol_converter_3_0__memory |     8(0.01%) |     0(0.00%) |    8(0.01%) |  0(0.00%) |    20(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           (gntv_or_sync_fifo.mem)                                  |                                                     design_1_axi_protocol_converter_3_0__memory |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    10(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           gdm.dm_gen.dm                                            |                                                       design_1_axi_protocol_converter_3_0__dmem |     8(0.01%) |     0(0.00%) |    8(0.01%) |  0(0.00%) |    10(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         rstblk                                                     |                                        design_1_axi_protocol_converter_3_0__reset_blk_ramfifo_7 |     2(0.01%) |     2(0.01%) |    0(0.00%) |  0(0.00%) |    18(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           (rstblk)                                                 |                                        design_1_axi_protocol_converter_3_0__reset_blk_ramfifo_7 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    12(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |                                          design_1_axi_protocol_converter_3_0__synchronizer_ff_8 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |                                          design_1_axi_protocol_converter_3_0__synchronizer_ff_9 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |                                         design_1_axi_protocol_converter_3_0__synchronizer_ff_10 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |                                         design_1_axi_protocol_converter_3_0__synchronizer_ff_11 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst |                                         design_1_axi_protocol_converter_3_0__synchronizer_ff_12 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst |                                         design_1_axi_protocol_converter_3_0__synchronizer_ff_13 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             USE_B_CHANNEL.cmd_b_queue                                              |            design_1_axi_protocol_converter_3_0__axi_data_fifo_v2_1_11_axic_fifo__parameterized0 |    44(0.02%) |    40(0.02%) |    4(0.01%) |  0(0.00%) |    60(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               inst                                                                 |             design_1_axi_protocol_converter_3_0__axi_data_fifo_v2_1_11_fifo_gen__parameterized0 |    44(0.02%) |    40(0.02%) |    4(0.01%) |  0(0.00%) |    60(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 (inst)                                                             |             design_1_axi_protocol_converter_3_0__axi_data_fifo_v2_1_11_fifo_gen__parameterized0 |    11(0.01%) |    11(0.01%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 fifo_gen_inst                                                      |                     design_1_axi_protocol_converter_3_0__fifo_generator_v13_1_4__parameterized0 |    33(0.02%) |    29(0.01%) |    4(0.01%) |  0(0.00%) |    60(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (fifo_gen_inst)                                                  |                     design_1_axi_protocol_converter_3_0__fifo_generator_v13_1_4__parameterized0 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   inst_fifo_gen                                                    |               design_1_axi_protocol_converter_3_0__fifo_generator_v13_1_4_synth__parameterized0 |    33(0.02%) |    29(0.01%) |    4(0.01%) |  0(0.00%) |    60(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                     gconvfifo.rf                                                   |                         design_1_axi_protocol_converter_3_0__fifo_generator_top__parameterized0 |    33(0.02%) |    29(0.01%) |    4(0.01%) |  0(0.00%) |    60(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                       grf.rf                                                       |                     design_1_axi_protocol_converter_3_0__fifo_generator_ramfifo__parameterized0 |    33(0.02%) |    29(0.01%) |    4(0.01%) |  0(0.00%) |    60(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         gntv_or_sync_fifo.gl0.rd                                   |                                                   design_1_axi_protocol_converter_3_0__rd_logic |    16(0.01%) |    16(0.01%) |    0(0.00%) |  0(0.00%) |    20(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           gr1.gr1_int.rfwft                                        |                                                    design_1_axi_protocol_converter_3_0__rd_fwft |    11(0.01%) |    11(0.01%) |    0(0.00%) |  0(0.00%) |     8(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           grss.rsts                                                |                                         design_1_axi_protocol_converter_3_0__rd_status_flags_ss |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           rpntr                                                    |                                                design_1_axi_protocol_converter_3_0__rd_bin_cntr |     5(0.01%) |     5(0.01%) |    0(0.00%) |  0(0.00%) |    10(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         gntv_or_sync_fifo.gl0.wr                                   |                                                   design_1_axi_protocol_converter_3_0__wr_logic |    11(0.01%) |    11(0.01%) |    0(0.00%) |  0(0.00%) |    12(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           gwss.wsts                                                |                                         design_1_axi_protocol_converter_3_0__wr_status_flags_ss |     3(0.01%) |     3(0.01%) |    0(0.00%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           wpntr                                                    |                                                design_1_axi_protocol_converter_3_0__wr_bin_cntr |     8(0.01%) |     8(0.01%) |    0(0.00%) |  0(0.00%) |    10(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         gntv_or_sync_fifo.mem                                      |                                     design_1_axi_protocol_converter_3_0__memory__parameterized0 |     4(0.01%) |     0(0.00%) |    4(0.01%) |  0(0.00%) |    10(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           (gntv_or_sync_fifo.mem)                                  |                                     design_1_axi_protocol_converter_3_0__memory__parameterized0 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     5(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           gdm.dm_gen.dm                                            |                                       design_1_axi_protocol_converter_3_0__dmem__parameterized0 |     4(0.01%) |     0(0.00%) |    4(0.01%) |  0(0.00%) |     5(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                         rstblk                                                     |                                          design_1_axi_protocol_converter_3_0__reset_blk_ramfifo |     2(0.01%) |     2(0.01%) |    0(0.00%) |  0(0.00%) |    18(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           (rstblk)                                                 |                                          design_1_axi_protocol_converter_3_0__reset_blk_ramfifo |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    12(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst |                                            design_1_axi_protocol_converter_3_0__synchronizer_ff |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst |                                          design_1_axi_protocol_converter_3_0__synchronizer_ff_0 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst |                                          design_1_axi_protocol_converter_3_0__synchronizer_ff_1 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst |                                          design_1_axi_protocol_converter_3_0__synchronizer_ff_2 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].rrst_inst |                                          design_1_axi_protocol_converter_3_0__synchronizer_ff_3 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[3].wrst_inst |                                          design_1_axi_protocol_converter_3_0__synchronizer_ff_4 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           USE_WRITE.write_data_inst                                                |                 design_1_axi_protocol_converter_3_0__axi_protocol_converter_v2_1_12_w_axi3_conv |    13(0.01%) |    13(0.01%) |    0(0.00%) |  0(0.00%) |     9(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|     axi_register_slice_0                                                           |                                                                 design_1_axi_register_slice_0_0 |   584(0.27%) |   584(0.27%) |    0(0.00%) |  0(0.00%) |  2512(0.57%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|       (axi_register_slice_0)                                                       |                                                                 design_1_axi_register_slice_0_0 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|       inst                                                                         |                  design_1_axi_register_slice_0_0__axi_register_slice_v2_1_12_axi_register_slice |   584(0.27%) |   584(0.27%) |    0(0.00%) |  0(0.00%) |  2512(0.57%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|         (inst)                                                                     |                  design_1_axi_register_slice_0_0__axi_register_slice_v2_1_12_axi_register_slice |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|         ar_pipe                                                                    |                 design_1_axi_register_slice_0_0__axi_register_slice_v2_1_12_axic_register_slice |     3(0.01%) |     3(0.01%) |    0(0.00%) |  0(0.00%) |   101(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|         aw_pipe                                                                    |               design_1_axi_register_slice_0_0__axi_register_slice_v2_1_12_axic_register_slice_0 |     5(0.01%) |     5(0.01%) |    0(0.00%) |  0(0.00%) |   102(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|         b_pipe                                                                     | design_1_axi_register_slice_0_0__axi_register_slice_v2_1_12_axic_register_slice__parameterized1 |     3(0.01%) |     3(0.01%) |    0(0.00%) |  0(0.00%) |    42(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|         r_pipe                                                                     | design_1_axi_register_slice_0_0__axi_register_slice_v2_1_12_axic_register_slice__parameterized2 |   280(0.13%) |   280(0.13%) |    0(0.00%) |  0(0.00%) |  1108(0.25%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|         w_pipe                                                                     | design_1_axi_register_slice_0_0__axi_register_slice_v2_1_12_axic_register_slice__parameterized0 |   293(0.13%) |   293(0.13%) |    0(0.00%) |  0(0.00%) |  1159(0.27%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|     axi_register_slice_1                                                           |                                                                 design_1_axi_register_slice_1_0 |   584(0.27%) |   584(0.27%) |    0(0.00%) |  0(0.00%) |  2512(0.57%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|       (axi_register_slice_1)                                                       |                                                                 design_1_axi_register_slice_1_0 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|       inst                                                                         |                   design_1_axi_register_slice_1_0_axi_register_slice_v2_1_12_axi_register_slice |   584(0.27%) |   584(0.27%) |    0(0.00%) |  0(0.00%) |  2512(0.57%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|         (inst)                                                                     |                   design_1_axi_register_slice_1_0_axi_register_slice_v2_1_12_axi_register_slice |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|         ar_pipe                                                                    |                  design_1_axi_register_slice_1_0_axi_register_slice_v2_1_12_axic_register_slice |     3(0.01%) |     3(0.01%) |    0(0.00%) |  0(0.00%) |   101(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|         aw_pipe                                                                    |                design_1_axi_register_slice_1_0_axi_register_slice_v2_1_12_axic_register_slice_0 |     5(0.01%) |     5(0.01%) |    0(0.00%) |  0(0.00%) |   102(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|         b_pipe                                                                     |  design_1_axi_register_slice_1_0_axi_register_slice_v2_1_12_axic_register_slice__parameterized1 |     3(0.01%) |     3(0.01%) |    0(0.00%) |  0(0.00%) |    42(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|         r_pipe                                                                     |  design_1_axi_register_slice_1_0_axi_register_slice_v2_1_12_axic_register_slice__parameterized2 |   280(0.13%) |   280(0.13%) |    0(0.00%) |  0(0.00%) |  1108(0.25%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|         w_pipe                                                                     |  design_1_axi_register_slice_1_0_axi_register_slice_v2_1_12_axic_register_slice__parameterized0 |   293(0.13%) |   293(0.13%) |    0(0.00%) |  0(0.00%) |  1159(0.27%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|     axi_register_slice_2                                                           |                                                                 design_1_axi_register_slice_2_0 |   584(0.27%) |   584(0.27%) |    0(0.00%) |  0(0.00%) |  2512(0.57%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|       (axi_register_slice_2)                                                       |                                                                 design_1_axi_register_slice_2_0 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|       inst                                                                         |                   design_1_axi_register_slice_2_0_axi_register_slice_v2_1_12_axi_register_slice |   584(0.27%) |   584(0.27%) |    0(0.00%) |  0(0.00%) |  2512(0.57%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|         (inst)                                                                     |                   design_1_axi_register_slice_2_0_axi_register_slice_v2_1_12_axi_register_slice |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|         ar_pipe                                                                    |                  design_1_axi_register_slice_2_0_axi_register_slice_v2_1_12_axic_register_slice |     3(0.01%) |     3(0.01%) |    0(0.00%) |  0(0.00%) |   101(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|         aw_pipe                                                                    |                design_1_axi_register_slice_2_0_axi_register_slice_v2_1_12_axic_register_slice_0 |     5(0.01%) |     5(0.01%) |    0(0.00%) |  0(0.00%) |   102(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|         b_pipe                                                                     |  design_1_axi_register_slice_2_0_axi_register_slice_v2_1_12_axic_register_slice__parameterized1 |     3(0.01%) |     3(0.01%) |    0(0.00%) |  0(0.00%) |    42(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|         r_pipe                                                                     |  design_1_axi_register_slice_2_0_axi_register_slice_v2_1_12_axic_register_slice__parameterized2 |   280(0.13%) |   280(0.13%) |    0(0.00%) |  0(0.00%) |  1108(0.25%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|         w_pipe                                                                     |  design_1_axi_register_slice_2_0_axi_register_slice_v2_1_12_axic_register_slice__parameterized0 |   293(0.13%) |   293(0.13%) |    0(0.00%) |  0(0.00%) |  1159(0.27%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|     axi_register_slice_3                                                           |                                                                 design_1_axi_register_slice_3_0 |   584(0.27%) |   584(0.27%) |    0(0.00%) |  0(0.00%) |  2512(0.57%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|       (axi_register_slice_3)                                                       |                                                                 design_1_axi_register_slice_3_0 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|       inst                                                                         |                   design_1_axi_register_slice_3_0_axi_register_slice_v2_1_12_axi_register_slice |   584(0.27%) |   584(0.27%) |    0(0.00%) |  0(0.00%) |  2512(0.57%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|         (inst)                                                                     |                   design_1_axi_register_slice_3_0_axi_register_slice_v2_1_12_axi_register_slice |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|         ar_pipe                                                                    |                  design_1_axi_register_slice_3_0_axi_register_slice_v2_1_12_axic_register_slice |     3(0.01%) |     3(0.01%) |    0(0.00%) |  0(0.00%) |   101(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|         aw_pipe                                                                    |                design_1_axi_register_slice_3_0_axi_register_slice_v2_1_12_axic_register_slice_0 |     5(0.01%) |     5(0.01%) |    0(0.00%) |  0(0.00%) |   102(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|         b_pipe                                                                     |  design_1_axi_register_slice_3_0_axi_register_slice_v2_1_12_axic_register_slice__parameterized1 |     3(0.01%) |     3(0.01%) |    0(0.00%) |  0(0.00%) |    42(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|         r_pipe                                                                     |  design_1_axi_register_slice_3_0_axi_register_slice_v2_1_12_axic_register_slice__parameterized2 |   280(0.13%) |   280(0.13%) |    0(0.00%) |  0(0.00%) |  1108(0.25%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|         w_pipe                                                                     |  design_1_axi_register_slice_3_0_axi_register_slice_v2_1_12_axic_register_slice__parameterized0 |   293(0.13%) |   293(0.13%) |    0(0.00%) |  0(0.00%) |  1159(0.27%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|     proc_sys_reset_fclk1                                                           |                                                                 design_1_proc_sys_reset_fclk1_0 |    19(0.01%) |    18(0.01%) |    0(0.00%) |  1(0.01%) |    40(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|       U0                                                                           |                                                  design_1_proc_sys_reset_fclk1_0_proc_sys_reset |    19(0.01%) |    18(0.01%) |    0(0.00%) |  1(0.01%) |    40(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|         (U0)                                                                       |                                                  design_1_proc_sys_reset_fclk1_0_proc_sys_reset |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     5(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|         EXT_LPF                                                                    |                                                             design_1_proc_sys_reset_fclk1_0_lpf |     6(0.01%) |     5(0.01%) |    0(0.00%) |  1(0.01%) |    17(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           (EXT_LPF)                                                                |                                                             design_1_proc_sys_reset_fclk1_0_lpf |     2(0.01%) |     1(0.01%) |    0(0.00%) |  1(0.01%) |     9(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                |                                                        design_1_proc_sys_reset_fclk1_0_cdc_sync |     2(0.01%) |     2(0.01%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                |                                                      design_1_proc_sys_reset_fclk1_0_cdc_sync_0 |     2(0.01%) |     2(0.01%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|         SEQ                                                                        |                                                    design_1_proc_sys_reset_fclk1_0_sequence_psr |    13(0.01%) |    13(0.01%) |    0(0.00%) |  0(0.00%) |    18(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           (SEQ)                                                                    |                                                    design_1_proc_sys_reset_fclk1_0_sequence_psr |     8(0.01%) |     8(0.01%) |    0(0.00%) |  0(0.00%) |    12(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           SEQ_COUNTER                                                              |                                                         design_1_proc_sys_reset_fclk1_0_upcnt_n |     5(0.01%) |     5(0.01%) |    0(0.00%) |  0(0.00%) |     6(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|     processing_system7_0                                                           |                                                                 design_1_processing_system7_0_0 |   112(0.05%) |   112(0.05%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|       (processing_system7_0)                                                       |                                                                 design_1_processing_system7_0_0 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|       inst                                                                         |                      design_1_processing_system7_0_0_processing_system7_v5_5_processing_system7 |   112(0.05%) |   112(0.05%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|     ps7_0_axi_periph                                                               |                                                                     design_1_ps7_0_axi_periph_0 |   452(0.21%) |   387(0.18%) |    0(0.00%) | 65(0.09%) |   598(0.14%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|       s00_couplers                                                                 |                                                                         s00_couplers_imp_UYSKKA |   452(0.21%) |   387(0.18%) |    0(0.00%) | 65(0.09%) |   598(0.14%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|         (s00_couplers)                                                             |                                                                         s00_couplers_imp_UYSKKA |     3(0.01%) |     3(0.01%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|         auto_pc                                                                    |                                                                              design_1_auto_pc_0 |   449(0.21%) |   384(0.18%) |    0(0.00%) | 65(0.09%) |   598(0.14%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           (auto_pc)                                                                |                                                                              design_1_auto_pc_0 |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           inst                                                                     |                        design_1_auto_pc_0_axi_protocol_converter_v2_1_12_axi_protocol_converter |   449(0.21%) |   384(0.18%) |    0(0.00%) | 65(0.09%) |   598(0.14%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             (inst)                                                                 |                        design_1_auto_pc_0_axi_protocol_converter_v2_1_12_axi_protocol_converter |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     0(0.00%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|             gen_axilite.gen_b2s_conv.axilite_b2s                                   |                                           design_1_auto_pc_0_axi_protocol_converter_v2_1_12_b2s |   449(0.21%) |   384(0.18%) |    0(0.00%) | 65(0.09%) |   598(0.14%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               (gen_axilite.gen_b2s_conv.axilite_b2s)                               |                                           design_1_auto_pc_0_axi_protocol_converter_v2_1_12_b2s |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     1(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RD.ar_channel_0                                                      |                                design_1_auto_pc_0_axi_protocol_converter_v2_1_12_b2s_ar_channel |    81(0.04%) |    81(0.04%) |    0(0.00%) |  0(0.00%) |    84(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 (RD.ar_channel_0)                                                  |                                design_1_auto_pc_0_axi_protocol_converter_v2_1_12_b2s_ar_channel |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    12(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 ar_cmd_fsm_0                                                       |                                design_1_auto_pc_0_axi_protocol_converter_v2_1_12_b2s_rd_cmd_fsm |    11(0.01%) |    11(0.01%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 cmd_translator_0                                                   |                          design_1_auto_pc_0_axi_protocol_converter_v2_1_12_b2s_cmd_translator_1 |    70(0.03%) |    70(0.03%) |    0(0.00%) |  0(0.00%) |    68(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (cmd_translator_0)                                               |                          design_1_auto_pc_0_axi_protocol_converter_v2_1_12_b2s_cmd_translator_1 |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     3(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   incr_cmd_0                                                       |                                design_1_auto_pc_0_axi_protocol_converter_v2_1_12_b2s_incr_cmd_2 |    25(0.01%) |    25(0.01%) |    0(0.00%) |  0(0.00%) |    22(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   wrap_cmd_0                                                       |                                design_1_auto_pc_0_axi_protocol_converter_v2_1_12_b2s_wrap_cmd_3 |    44(0.02%) |    44(0.02%) |    0(0.00%) |  0(0.00%) |    43(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               RD.r_channel_0                                                       |                                 design_1_auto_pc_0_axi_protocol_converter_v2_1_12_b2s_r_channel |    62(0.03%) |    15(0.01%) |    0(0.00%) | 47(0.07%) |    54(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 (RD.r_channel_0)                                                   |                                 design_1_auto_pc_0_axi_protocol_converter_v2_1_12_b2s_r_channel |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    14(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 rd_data_fifo_0                                                     |               design_1_auto_pc_0_axi_protocol_converter_v2_1_12_b2s_simple_fifo__parameterized1 |    43(0.02%) |     9(0.01%) |    0(0.00%) | 34(0.05%) |    25(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 transaction_fifo_0                                                 |               design_1_auto_pc_0_axi_protocol_converter_v2_1_12_b2s_simple_fifo__parameterized2 |    19(0.01%) |     6(0.01%) |    0(0.00%) | 13(0.02%) |    15(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               SI_REG                                                               |                                design_1_auto_pc_0_axi_register_slice_v2_1_12_axi_register_slice |   179(0.08%) |   179(0.08%) |    0(0.00%) |  0(0.00%) |   352(0.08%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 ar_pipe                                                            |                               design_1_auto_pc_0_axi_register_slice_v2_1_12_axic_register_slice |    76(0.03%) |    76(0.03%) |    0(0.00%) |  0(0.00%) |   113(0.03%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 aw_pipe                                                            |                             design_1_auto_pc_0_axi_register_slice_v2_1_12_axic_register_slice_0 |    66(0.03%) |    66(0.03%) |    0(0.00%) |  0(0.00%) |   113(0.03%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 b_pipe                                                             |               design_1_auto_pc_0_axi_register_slice_v2_1_12_axic_register_slice__parameterized1 |    10(0.01%) |    10(0.01%) |    0(0.00%) |  0(0.00%) |    30(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 r_pipe                                                             |               design_1_auto_pc_0_axi_register_slice_v2_1_12_axic_register_slice__parameterized2 |    27(0.01%) |    27(0.01%) |    0(0.00%) |  0(0.00%) |    96(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               WR.aw_channel_0                                                      |                                design_1_auto_pc_0_axi_protocol_converter_v2_1_12_b2s_aw_channel |    92(0.04%) |    92(0.04%) |    0(0.00%) |  0(0.00%) |    86(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 (WR.aw_channel_0)                                                  |                                design_1_auto_pc_0_axi_protocol_converter_v2_1_12_b2s_aw_channel |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |    16(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 aw_cmd_fsm_0                                                       |                                design_1_auto_pc_0_axi_protocol_converter_v2_1_12_b2s_wr_cmd_fsm |    26(0.01%) |    26(0.01%) |    0(0.00%) |  0(0.00%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 cmd_translator_0                                                   |                            design_1_auto_pc_0_axi_protocol_converter_v2_1_12_b2s_cmd_translator |    66(0.03%) |    66(0.03%) |    0(0.00%) |  0(0.00%) |    68(0.02%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   (cmd_translator_0)                                               |                            design_1_auto_pc_0_axi_protocol_converter_v2_1_12_b2s_cmd_translator |     1(0.01%) |     1(0.01%) |    0(0.00%) |  0(0.00%) |     3(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   incr_cmd_0                                                       |                                  design_1_auto_pc_0_axi_protocol_converter_v2_1_12_b2s_incr_cmd |    22(0.01%) |    22(0.01%) |    0(0.00%) |  0(0.00%) |    22(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                   wrap_cmd_0                                                       |                                  design_1_auto_pc_0_axi_protocol_converter_v2_1_12_b2s_wrap_cmd |    43(0.02%) |    43(0.02%) |    0(0.00%) |  0(0.00%) |    43(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|               WR.b_channel_0                                                       |                                 design_1_auto_pc_0_axi_protocol_converter_v2_1_12_b2s_b_channel |    37(0.02%) |    19(0.01%) |    0(0.00%) | 18(0.03%) |    21(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 (WR.b_channel_0)                                                   |                                 design_1_auto_pc_0_axi_protocol_converter_v2_1_12_b2s_b_channel |     8(0.01%) |     8(0.01%) |    0(0.00%) |  0(0.00%) |    13(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 bid_fifo_0                                                         |                               design_1_auto_pc_0_axi_protocol_converter_v2_1_12_b2s_simple_fifo |    25(0.01%) |     9(0.01%) |    0(0.00%) | 16(0.02%) |     6(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|                 bresp_fifo_0                                                       |               design_1_auto_pc_0_axi_protocol_converter_v2_1_12_b2s_simple_fifo__parameterized0 |     4(0.01%) |     2(0.01%) |    0(0.00%) |  2(0.01%) |     2(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|     rst_ps7_0_100M                                                                 |                                                                       design_1_rst_ps7_0_100M_0 |    19(0.01%) |    18(0.01%) |    0(0.00%) |  1(0.01%) |    40(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|       U0                                                                           |                                                        design_1_rst_ps7_0_100M_0_proc_sys_reset |    19(0.01%) |    18(0.01%) |    0(0.00%) |  1(0.01%) |    40(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|         (U0)                                                                       |                                                        design_1_rst_ps7_0_100M_0_proc_sys_reset |     0(0.00%) |     0(0.00%) |    0(0.00%) |  0(0.00%) |     5(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|         EXT_LPF                                                                    |                                                                   design_1_rst_ps7_0_100M_0_lpf |     6(0.01%) |     5(0.01%) |    0(0.00%) |  1(0.01%) |    17(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           (EXT_LPF)                                                                |                                                                   design_1_rst_ps7_0_100M_0_lpf |     2(0.01%) |     1(0.01%) |    0(0.00%) |  1(0.01%) |     9(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           ACTIVE_LOW_AUX.ACT_LO_AUX                                                |                                                              design_1_rst_ps7_0_100M_0_cdc_sync |     2(0.01%) |     2(0.01%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           ACTIVE_LOW_EXT.ACT_LO_EXT                                                |                                                            design_1_rst_ps7_0_100M_0_cdc_sync_0 |     2(0.01%) |     2(0.01%) |    0(0.00%) |  0(0.00%) |     4(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|         SEQ                                                                        |                                                          design_1_rst_ps7_0_100M_0_sequence_psr |    13(0.01%) |    13(0.01%) |    0(0.00%) |  0(0.00%) |    18(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           (SEQ)                                                                    |                                                          design_1_rst_ps7_0_100M_0_sequence_psr |     8(0.01%) |     8(0.01%) |    0(0.00%) |  0(0.00%) |    12(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
|           SEQ_COUNTER                                                              |                                                               design_1_rst_ps7_0_100M_0_upcnt_n |     5(0.01%) |     5(0.01%) |    0(0.00%) |  0(0.00%) |     6(0.01%) | 0(0.00%) |  0(0.00%) |     0(0.00%) |
+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+--------------+-------------+-----------+--------------+----------+-----------+--------------+


