add r0, r1, r0, lsl 5
mov r3, r2, asr 31
and r3, r2, r3, lsl 4
orr r0, r0, r3
mvn r1, r0
