// Seed: 3991356025
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37
);
  output wire id_37;
  output wire id_36;
  output wire id_35;
  input wire id_34;
  input wire id_33;
  input wire id_32;
  inout wire id_31;
  input wire id_30;
  inout wire id_29;
  input wire id_28;
  inout wire id_27;
  inout wire id_26;
  output wire id_25;
  output wire id_24;
  output wire id_23;
  inout wire id_22;
  input wire id_21;
  input wire id_20;
  output wire id_19;
  inout wire id_18;
  input wire id_17;
  output wire id_16;
  output wire id_15;
  inout wire id_14;
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    output uwire id_0,
    output tri1 id_1,
    input wire id_2,
    output wire id_3,
    input wire id_4,
    input supply1 id_5,
    output tri1 id_6
);
  assign id_0 = id_2;
  genvar id_8;
  wire id_9;
  for (id_10 = 1'd0; !1'h0 - id_8; {id_2 & 1} = 1) assign id_0 = 1;
  module_0(
      id_10,
      id_10,
      id_8,
      id_9,
      id_9,
      id_8,
      id_10,
      id_10,
      id_10,
      id_9,
      id_8,
      id_9,
      id_10,
      id_9,
      id_9,
      id_10,
      id_8,
      id_10,
      id_8,
      id_10,
      id_10,
      id_10,
      id_8,
      id_10,
      id_9,
      id_9,
      id_8,
      id_8,
      id_10,
      id_8,
      id_9,
      id_8,
      id_9,
      id_8,
      id_10,
      id_8,
      id_8
  );
  assign id_0 = 1 + {id_8, 1};
endmodule
