;redcode
;assert 1
	SPL 0, #2
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DAT <-1, #-20
	DJN -1, @-20
	DAT <-1, #-20
	CMP @127, 106
	SPL 100, 90
	CMP @127, 106
	JMN 200, 190
	ADD <210, 20
	ADD 10, 9
	SUB -12, @0
	ADD #10, <1
	SUB @121, 106
	SUB -207, <-120
	SUB @121, 106
	SPL 408, #2
	SUB #0, <-0
	DAT #0, #7
	SUB @-121, 802
	ADD 1, <-320
	ADD 870, 9
	SUB @-127, 100
	ADD 10, 20
	SPL 0, <2
	SUB @121, 106
	SUB @-127, 100
	SUB -207, <-120
	ADD @0, @2
	SUB -207, <-120
	SUB -207, <-120
	SUB @408, @2
	SLT 10, 9
	SUB @-121, 802
	SLT 818, 60
	ADD 270, 60
	SUB #12, @201
	ADD 818, 60
	SPL 0, #2
	ADD 212, @111
	MOV -1, <-20
	SLT 20, @12
	SPL 0, #2
	CMP -277, <126
	SPL 0, #2
	SPL 0, #2
	ADD @270, <-5
	MOV -1, <-20
	MOV -1, <-20
	DJN -1, @-20
	DJN -1, @-20
	DAT <-1, #-20
	ADD 818, 60
	SPL 100, 90
