#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7febcbc023a0 .scope module, "fullAdder_test" "fullAdder_test" 2 1;
 .timescale 0 0;
v0x7febcbc1eed0_0 .var "A", 0 0;
v0x7febcbc1ef60_0 .var "B", 0 0;
v0x7febcbc1eff0_0 .var "Cin", 0 0;
v0x7febcbc1f0a0_0 .net "Cout", 0 0, L_0x7febcbc1f9d0;  1 drivers
v0x7febcbc1f150_0 .net "S", 0 0, L_0x7febcbc1f810;  1 drivers
S_0x7febcbc0ea70 .scope module, "DUT" "fullAdder" 2 6, 3 1 0, S_0x7febcbc023a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "A"
    .port_info 1 /INPUT 1 "B"
    .port_info 2 /INPUT 1 "Cin"
    .port_info 3 /OUTPUT 1 "S"
    .port_info 4 /OUTPUT 1 "Cout"
L_0x7febcbc1f220/d .functor XOR 1, v0x7febcbc1eed0_0, v0x7febcbc1ef60_0, C4<0>, C4<0>;
L_0x7febcbc1f220 .delay 1 (3,3,3) L_0x7febcbc1f220/d;
L_0x7febcbc1f390/d .functor AND 1, v0x7febcbc1eed0_0, v0x7febcbc1ef60_0, C4<1>, C4<1>;
L_0x7febcbc1f390 .delay 1 (2,2,2) L_0x7febcbc1f390/d;
L_0x7febcbc1f4d0/d .functor AND 1, v0x7febcbc1ef60_0, v0x7febcbc1eff0_0, C4<1>, C4<1>;
L_0x7febcbc1f4d0 .delay 1 (2,2,2) L_0x7febcbc1f4d0/d;
L_0x7febcbc1f650/d .functor AND 1, v0x7febcbc1eed0_0, v0x7febcbc1eff0_0, C4<1>, C4<1>;
L_0x7febcbc1f650 .delay 1 (2,2,2) L_0x7febcbc1f650/d;
L_0x7febcbc1f810/d .functor XOR 1, L_0x7febcbc1f220, v0x7febcbc1eff0_0, C4<0>, C4<0>;
L_0x7febcbc1f810 .delay 1 (3,3,3) L_0x7febcbc1f810/d;
L_0x7febcbc1f9d0/d .functor OR 1, L_0x7febcbc1f390, L_0x7febcbc1f4d0, L_0x7febcbc1f650, C4<0>;
L_0x7febcbc1f9d0 .delay 1 (4,4,4) L_0x7febcbc1f9d0/d;
v0x7febcbc02500_0 .net "A", 0 0, v0x7febcbc1eed0_0;  1 drivers
v0x7febcbc1e8c0_0 .net "AandB", 0 0, L_0x7febcbc1f390;  1 drivers
v0x7febcbc1e960_0 .net "AandCin", 0 0, L_0x7febcbc1f650;  1 drivers
v0x7febcbc1e9f0_0 .net "AxorB", 0 0, L_0x7febcbc1f220;  1 drivers
v0x7febcbc1ea90_0 .net "B", 0 0, v0x7febcbc1ef60_0;  1 drivers
v0x7febcbc1eb70_0 .net "BandCin", 0 0, L_0x7febcbc1f4d0;  1 drivers
v0x7febcbc1ec10_0 .net "Cin", 0 0, v0x7febcbc1eff0_0;  1 drivers
v0x7febcbc1ecb0_0 .net "Cout", 0 0, L_0x7febcbc1f9d0;  alias, 1 drivers
v0x7febcbc1ed50_0 .net "S", 0 0, L_0x7febcbc1f810;  alias, 1 drivers
    .scope S_0x7febcbc023a0;
T_0 ;
    %vpi_call 2 10 "$display", "Full Adder" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7febcbc1eed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7febcbc1ef60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7febcbc1eff0_0, 0;
    %delay 7, 0;
    %vpi_call 2 16 "$display", "A = %d, B = %d, Cin = %d, S = %d, Cout = %d", v0x7febcbc1eed0_0, v0x7febcbc1ef60_0, v0x7febcbc1eff0_0, v0x7febcbc1f150_0, v0x7febcbc1f0a0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7febcbc1eed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7febcbc1ef60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7febcbc1eff0_0, 0;
    %delay 7, 0;
    %vpi_call 2 22 "$display", "A = %d, B = %d, Cin = %d, S = %d, Cout = %d", v0x7febcbc1eed0_0, v0x7febcbc1ef60_0, v0x7febcbc1eff0_0, v0x7febcbc1f150_0, v0x7febcbc1f0a0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7febcbc1eed0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7febcbc1ef60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7febcbc1eff0_0, 0;
    %delay 7, 0;
    %vpi_call 2 28 "$display", "A = %d, B = %d, Cin = %d, S = %d, Cout = %d", v0x7febcbc1eed0_0, v0x7febcbc1ef60_0, v0x7febcbc1eff0_0, v0x7febcbc1f150_0, v0x7febcbc1f0a0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7febcbc1eed0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7febcbc1ef60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7febcbc1eff0_0, 0;
    %delay 7, 0;
    %vpi_call 2 34 "$display", "A = %d, B = %d, Cin = %d, S = %d, Cout = %d", v0x7febcbc1eed0_0, v0x7febcbc1ef60_0, v0x7febcbc1eff0_0, v0x7febcbc1f150_0, v0x7febcbc1f0a0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7febcbc1eed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7febcbc1ef60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7febcbc1eff0_0, 0;
    %delay 7, 0;
    %vpi_call 2 40 "$display", "A = %d, B = %d, Cin = %d, S = %d, Cout = %d", v0x7febcbc1eed0_0, v0x7febcbc1ef60_0, v0x7febcbc1eff0_0, v0x7febcbc1f150_0, v0x7febcbc1f0a0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7febcbc1eed0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7febcbc1ef60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7febcbc1eff0_0, 0;
    %delay 14, 0;
    %vpi_call 2 46 "$display", "A = %d, B = %d, Cin = %d, S = %d, Cout = %d", v0x7febcbc1eed0_0, v0x7febcbc1ef60_0, v0x7febcbc1eff0_0, v0x7febcbc1f150_0, v0x7febcbc1f0a0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7febcbc1eed0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7febcbc1ef60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x7febcbc1eff0_0, 0;
    %delay 14, 0;
    %vpi_call 2 52 "$display", "A = %d, B = %d, Cin = %d, S = %d, Cout = %d", v0x7febcbc1eed0_0, v0x7febcbc1ef60_0, v0x7febcbc1eff0_0, v0x7febcbc1f150_0, v0x7febcbc1f0a0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7febcbc1eed0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7febcbc1ef60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x7febcbc1eff0_0, 0;
    %delay 7, 0;
    %vpi_call 2 58 "$display", "A = %d, B = %d, Cin = %d, S = %d, Cout = %d", v0x7febcbc1eed0_0, v0x7febcbc1ef60_0, v0x7febcbc1eff0_0, v0x7febcbc1f150_0, v0x7febcbc1f0a0_0 {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "fullAdder_test.v";
    "fullAdder.v";
