#! /usr/bin/vvp
:ivl_version "10.2 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x177d1d0 .scope module, "CPU" "CPU" 2 4;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "data_out"
    .port_info 1 /OUTPUT 6 "address"
    .port_info 2 /OUTPUT 1 "RW"
    .port_info 3 /INPUT 4 "data_in"
    .port_info 4 /INPUT 1 "clk"
L_0x17b4c78 .functor BUFZ 6, v0x17b4698_0, C4<000000>, C4<000000>, C4<000000>;
L_0x17b4ce8 .functor BUFZ 1, v0x17b4630_0, C4<0>, C4<0>, C4<0>;
L_0x17b4d68 .functor BUFZ 4, L_0x17b4e00, C4<0000>, C4<0000>, C4<0000>;
v0x17b41d0_0 .var "ALU_A", 3 0;
v0x17b4248_0 .var "ALU_B", 3 0;
v0x17b42a0_0 .var "ALU_Sel", 1 0;
v0x17b42f8_0 .var "ALU_clk", 0 0;
v0x17b4350_0 .net "ALU_out", 3 0, L_0x17b4e00;  1 drivers
v0x17b43d0_0 .var "OP1", 3 0;
v0x17b4428_0 .var "OP1_addr", 5 0;
v0x17b4490_0 .var "OP2", 3 0;
v0x17b4508_0 .var "OP2_addr", 5 0;
v0x17b45c8_0 .net "RW", 0 0, L_0x17b4ce8;  1 drivers
v0x17b4630_0 .var "RW_reg", 0 0;
v0x17b4698_0 .var "addr", 5 0;
v0x17b4710_0 .var "addr_bkp", 5 0;
v0x17b4788_0 .net "address", 5 0, L_0x17b4c78;  1 drivers
o0x178c570 .functor BUFZ 1, C4<z>; HiZ drive
v0x17b4800_0 .net "clk", 0 0, o0x178c570;  0 drivers
o0x178c588 .functor BUFZ 4, C4<zzzz>; HiZ drive
v0x17b4868_0 .net "data_in", 3 0, o0x178c588;  0 drivers
v0x17b48e0_0 .net "data_out", 3 0, L_0x17b4d68;  1 drivers
v0x17b4958_0 .var/i "do_this_flag", 31 0;
v0x17b49d0_0 .var/i "flag", 31 0;
v0x17b4a48_0 .var "inter1", 3 0;
v0x17b4ac0_0 .var "inter2", 3 0;
v0x17b4b38_0 .var "inter3", 3 0;
v0x17b4bb0_0 .var/i "mem_operand_flag", 31 0;
E_0x178be70 .event posedge, v0x17b4800_0;
S_0x177d298 .scope module, "A1" "ALU" 2 40, 3 4 0, S_0x177d1d0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "out"
    .port_info 1 /INPUT 2 "Sel"
    .port_info 2 /INPUT 4 "A"
    .port_info 3 /INPUT 4 "B"
    .port_info 4 /INPUT 1 "clk"
v0x17475f8_0 .net "A", 3 0, v0x17b41d0_0;  1 drivers
v0x17b3ea0_0 .net "B", 3 0, v0x17b4248_0;  1 drivers
v0x17b3f18_0 .net "Sel", 1 0, v0x17b42a0_0;  1 drivers
L_0x76bd5010 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x17b3f98_0 .net *"_s3", 2 0, L_0x76bd5010;  1 drivers
v0x17b4010_0 .net "clk", 0 0, v0x17b42f8_0;  1 drivers
v0x17b40a0_0 .var "ou", 0 0;
v0x17b4108_0 .net "out", 3 0, L_0x17b4e00;  alias, 1 drivers
E_0x17475d0 .event posedge, v0x17b4010_0;
L_0x17b4e00 .concat [ 1 3 0 0], v0x17b40a0_0, L_0x76bd5010;
    .scope S_0x177d298;
T_0 ;
    %wait E_0x17475d0;
    %load/vec4 v0x17b3f18_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %jmp T_0.4;
T_0.0 ;
    %load/vec4 v0x17475f8_0;
    %load/vec4 v0x17b3ea0_0;
    %add;
    %pad/u 1;
    %store/vec4 v0x17b40a0_0, 0, 1;
    %jmp T_0.4;
T_0.1 ;
    %load/vec4 v0x17475f8_0;
    %load/vec4 v0x17b3ea0_0;
    %sub;
    %pad/u 1;
    %store/vec4 v0x17b40a0_0, 0, 1;
    %jmp T_0.4;
T_0.2 ;
    %load/vec4 v0x17475f8_0;
    %load/vec4 v0x17b3ea0_0;
    %mul;
    %pad/u 1;
    %store/vec4 v0x17b40a0_0, 0, 1;
    %jmp T_0.4;
T_0.3 ;
    %load/vec4 v0x17475f8_0;
    %load/vec4 v0x17b3ea0_0;
    %div;
    %pad/u 1;
    %store/vec4 v0x17b40a0_0, 0, 1;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0;
    .scope S_0x177d1d0;
T_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x17b49d0_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x17b4698_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17b4630_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17b42f8_0, 0, 1;
    %end;
    .thread T_1;
    .scope S_0x177d1d0;
T_2 ;
    %wait E_0x178be70;
    %load/vec4 v0x17b49d0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x17b49d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17b4630_0, 0, 1;
    %load/vec4 v0x17b4868_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %jmp T_2.10;
T_2.2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x17b4958_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x17b42a0_0, 0, 2;
    %jmp T_2.10;
T_2.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x17b4958_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x17b4bb0_0, 0, 32;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x17b42a0_0, 0, 2;
    %jmp T_2.10;
T_2.4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x17b4958_0, 0, 32;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x17b42a0_0, 0, 2;
    %jmp T_2.10;
T_2.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x17b4958_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x17b4bb0_0, 0, 32;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x17b42a0_0, 0, 2;
    %jmp T_2.10;
T_2.6 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x17b4958_0, 0, 32;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x17b42a0_0, 0, 2;
    %jmp T_2.10;
T_2.7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x17b4958_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x17b4bb0_0, 0, 32;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x17b42a0_0, 0, 2;
    %jmp T_2.10;
T_2.8 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x17b4958_0, 0, 32;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x17b42a0_0, 0, 2;
    %jmp T_2.10;
T_2.9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x17b4958_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x17b4bb0_0, 0, 32;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x17b42a0_0, 0, 2;
    %jmp T_2.10;
T_2.10 ;
    %pop/vec4 1;
    %load/vec4 v0x17b4698_0;
    %addi 1, 0, 6;
    %store/vec4 v0x17b4698_0, 0, 6;
T_2.0 ;
    %load/vec4 v0x17b49d0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.11, 4;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x17b49d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17b4630_0, 0, 1;
    %load/vec4 v0x17b4bb0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.13, 4;
    %load/vec4 v0x17b4868_0;
    %store/vec4 v0x17b4a48_0, 0, 4;
    %load/vec4 v0x17b4698_0;
    %addi 1, 0, 6;
    %store/vec4 v0x17b4698_0, 0, 6;
    %load/vec4 v0x17b4868_0;
    %store/vec4 v0x17b4ac0_0, 0, 4;
    %load/vec4 v0x17b4a48_0;
    %load/vec4 v0x17b4ac0_0;
    %parti/s 1, 3, 3;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x17b4ac0_0;
    %parti/s 1, 2, 3;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x17b4428_0, 0, 6;
    %load/vec4 v0x17b4698_0;
    %store/vec4 v0x17b4710_0, 0, 6;
    %load/vec4 v0x17b4428_0;
    %store/vec4 v0x17b4698_0, 0, 6;
    %load/vec4 v0x17b4868_0;
    %store/vec4 v0x17b43d0_0, 0, 4;
    %load/vec4 v0x17b4710_0;
    %store/vec4 v0x17b4698_0, 0, 6;
    %jmp T_2.14;
T_2.13 ;
    %load/vec4 v0x17b4868_0;
    %store/vec4 v0x17b43d0_0, 0, 4;
T_2.14 ;
    %load/vec4 v0x17b4698_0;
    %addi 1, 0, 6;
    %store/vec4 v0x17b4698_0, 0, 6;
T_2.11 ;
    %load/vec4 v0x17b49d0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_2.15, 4;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x17b49d0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17b4630_0, 0, 1;
    %load/vec4 v0x17b4bb0_0;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.17, 4;
    %load/vec4 v0x17b4868_0;
    %store/vec4 v0x17b4b38_0, 0, 4;
    %load/vec4 v0x17b4ac0_0;
    %parti/s 1, 1, 2;
    %load/vec4 v0x17b4ac0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x17b4b38_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x17b4508_0, 0, 6;
    %load/vec4 v0x17b4698_0;
    %store/vec4 v0x17b4710_0, 0, 6;
    %load/vec4 v0x17b4508_0;
    %store/vec4 v0x17b4698_0, 0, 6;
    %load/vec4 v0x17b4868_0;
    %store/vec4 v0x17b4490_0, 0, 4;
    %load/vec4 v0x17b4710_0;
    %store/vec4 v0x17b4698_0, 0, 6;
    %jmp T_2.18;
T_2.17 ;
    %load/vec4 v0x17b4868_0;
    %store/vec4 v0x17b4490_0, 0, 4;
T_2.18 ;
    %load/vec4 v0x17b4698_0;
    %addi 1, 0, 6;
    %store/vec4 v0x17b4698_0, 0, 6;
T_2.15 ;
    %load/vec4 v0x17b49d0_0;
    %cmpi/e 3, 0, 32;
    %jmp/0xz  T_2.19, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17b4630_0, 0, 1;
    %load/vec4 v0x17b43d0_0;
    %store/vec4 v0x17b41d0_0, 0, 4;
    %load/vec4 v0x17b4490_0;
    %store/vec4 v0x17b4248_0, 0, 4;
    %delay 2000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17b42f8_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17b42f8_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x17b49d0_0, 0, 32;
    %load/vec4 v0x17b4698_0;
    %store/vec4 v0x17b4710_0, 0, 6;
    %pushi/vec4 63, 0, 6;
    %store/vec4 v0x17b4698_0, 0, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x17b4630_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17b4630_0, 0, 1;
    %load/vec4 v0x17b4710_0;
    %store/vec4 v0x17b4698_0, 0, 6;
T_2.19 ;
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "CPU.v";
    "./ALU.v";
