<profile>
    <ReportVersion>
        <Version>2025.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg484-1</Part>
        <TopModelName>conv2d</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>912528</Best-caseLatency>
            <Average-caseLatency>912528</Average-caseLatency>
            <Worst-caseLatency>912528</Worst-caseLatency>
            <Best-caseRealTimeLatency>9.125 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>9.125 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>9.125 ms</Worst-caseRealTimeLatency>
            <Interval-min>912529</Interval-min>
            <Interval-max>912529</Interval-max>
            <PerformancePragma>-</PerformancePragma>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <VITIS_LOOP_37_1>
                <Slack>7.30</Slack>
                <TripCount>8</TripCount>
                <isPerfectNested>0</isPerfectNested>
                <Latency>49208</Latency>
                <AbsoluteTimeLatency>492080</AbsoluteTimeLatency>
                <IterationLatency>6151</IterationLatency>
                <PerformancePragma>-</PerformancePragma>
                <InstanceList/>
            </VITIS_LOOP_37_1>
            <VITIS_LOOP_85_11>
                <Slack>7.30</Slack>
                <TripCount>16</TripCount>
                <isPerfectNested>0</isPerfectNested>
                <Latency>836848</Latency>
                <AbsoluteTimeLatency>8368480</AbsoluteTimeLatency>
                <IterationLatency>52303</IterationLatency>
                <PerformancePragma>-</PerformancePragma>
                <InstanceList/>
            </VITIS_LOOP_85_11>
            <VITIS_LOOP_151_25>
                <Slack>7.30</Slack>
                <TripCount>10</TripCount>
                <isPerfectNested>0</isPerfectNested>
                <Latency>24280</Latency>
                <AbsoluteTimeLatency>242800</AbsoluteTimeLatency>
                <IterationLatency>2428</IterationLatency>
                <PerformancePragma>-</PerformancePragma>
                <InstanceList/>
            </VITIS_LOOP_151_25>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>conv2d.cpp:37</SourceLocation>
            <SummaryOfLoopViolations>
                <VITIS_LOOP_37_1>
                    <Name>VITIS_LOOP_37_1</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>conv2d.cpp:37</SourceLocation>
                </VITIS_LOOP_37_1>
                <VITIS_LOOP_85_11>
                    <Name>VITIS_LOOP_85_11</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>conv2d.cpp:85</SourceLocation>
                </VITIS_LOOP_85_11>
                <VITIS_LOOP_151_25>
                    <Name>VITIS_LOOP_151_25</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>conv2d.cpp:151</SourceLocation>
                </VITIS_LOOP_151_25>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>34</BRAM_18K>
            <DSP>12</DSP>
            <FF>9321</FF>
            <LUT>10228</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>conv2d</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>conv2d</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>conv2d</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WSTRB</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WSTRB</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWADDR</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWLEN</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWSIZE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWBURST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWLOCK</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWCACHE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWPROT</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWQOS</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWREGION</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_AWUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WDATA</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WSTRB</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WLAST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_WUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARADDR</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARLEN</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARSIZE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARBURST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARLOCK</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARCACHE</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARPROT</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARQOS</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARREGION</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_ARUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RDATA</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RLAST</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_RRESP</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BVALID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BREADY</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BRESP</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BID</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem2_BUSER</name>
            <Object>gmem2</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>conv2d</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8_fu_286</InstName>
                    <ModuleName>conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>286</ID>
                    <BindInstances>icmp_ln60_fu_191_p2 add_ln60_1_fu_197_p2 add_ln60_fu_209_p2 icmp_ln61_fu_215_p2 select_ln60_fu_264_p3 xor_ln60_fu_271_p2 icmp_ln62_fu_276_p2 and_ln60_fu_282_p2 select_ln60_1_fu_221_p3 add_ln61_fu_288_p2 empty_fu_294_p2 j_1_mid2_fu_299_p3 select_ln61_fu_307_p3 mul_4ns_6ns_9_1_1_U25 mac_muladd_4ns_4ns_4ns_8_4_1_U26 mac_muladd_4ns_4ns_4ns_8_4_1_U26 mac_muladd_8ns_4ns_4ns_11_4_1_U29 add_ln64_fu_339_p2 mac_muladd_9ns_4ns_4ns_12_4_1_U27 add_ln68_fu_361_p2 mac_muladd_9ns_4ns_4ns_12_4_1_U28 mac_muladd_9ns_4ns_4ns_12_4_1_U27 mac_muladd_9ns_4ns_4ns_12_4_1_U28 mac_muladd_8ns_4ns_4ns_11_4_1_U29 icmp_ln68_fu_442_p2 icmp_ln68_1_fu_448_p2 or_ln68_fu_454_p2 icmp_ln68_2_fu_460_p2 icmp_ln68_3_fu_466_p2 or_ln68_1_fu_472_p2 and_ln68_fu_478_p2 and_ln68_1_fu_484_p2 m_2_fu_490_p3 icmp_ln68_4_fu_530_p2 icmp_ln68_5_fu_536_p2 or_ln68_2_fu_542_p2 icmp_ln68_6_fu_548_p2 icmp_ln68_7_fu_554_p2 or_ln68_3_fu_560_p2 and_ln68_2_fu_566_p2 and_ln68_3_fu_572_p2 m_4_fu_578_p3 icmp_ln68_8_fu_618_p2 icmp_ln68_9_fu_624_p2 or_ln68_4_fu_630_p2 icmp_ln68_10_fu_636_p2 icmp_ln68_11_fu_642_p2 or_ln68_5_fu_648_p2 and_ln68_4_fu_654_p2 and_ln68_5_fu_660_p2 m_6_fu_666_p3 add_ln62_fu_371_p2 add_ln61_1_fu_229_p2 select_ln61_1_fu_235_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293</InstName>
                    <ModuleName>conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>293</ID>
                    <BindInstances>icmp_ln38_fu_359_p2 add_ln38_1_fu_365_p2 add_ln38_fu_377_p2 icmp_ln39_fu_383_p2 select_ln38_fu_389_p3 select_ln38_1_fu_397_p3 add_ln51_fu_723_p2 mac_muladd_8ns_4ns_4ns_12_4_1_U4 mac_muladd_8ns_4ns_4ns_12_4_1_U4 add_ln45_fu_480_p2 add_ln45_1_fu_533_p2 add_ln45_2_fu_542_p2 add_ln45_3_fu_585_p2 add_ln45_4_fu_594_p2 icmp_ln50_fu_753_p2 icmp_ln50_1_fu_759_p2 or_ln50_fu_765_p2 and_ln50_fu_771_p2 sum_10_fu_777_p3 add_ln39_fu_505_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19_fu_315</InstName>
                    <ModuleName>conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>315</ID>
                    <BindInstances>icmp_ln116_fu_199_p2 add_ln116_1_fu_205_p2 add_ln116_fu_217_p2 icmp_ln117_fu_223_p2 select_ln116_fu_272_p3 xor_ln116_fu_279_p2 icmp_ln118_fu_284_p2 and_ln116_fu_290_p2 select_ln116_1_fu_229_p3 add_ln117_fu_296_p2 empty_fu_302_p2 j_3_mid2_fu_307_p3 select_ln117_fu_315_p3 mul_5ns_5ns_9_1_1_U52 add_ln120_fu_344_p2 add_ln124_fu_438_p2 icmp_ln124_fu_557_p2 icmp_ln124_1_fu_563_p2 or_ln124_fu_569_p2 icmp_ln124_2_fu_575_p2 icmp_ln124_3_fu_581_p2 or_ln124_1_fu_587_p2 and_ln124_fu_593_p2 and_ln124_1_fu_599_p2 m_8_fu_605_p3 icmp_ln124_4_fu_645_p2 icmp_ln124_5_fu_651_p2 or_ln124_2_fu_657_p2 icmp_ln124_6_fu_663_p2 icmp_ln124_7_fu_669_p2 or_ln124_3_fu_675_p2 and_ln124_2_fu_681_p2 and_ln124_3_fu_687_p2 m_10_fu_693_p3 icmp_ln124_8_fu_733_p2 icmp_ln124_9_fu_739_p2 or_ln124_4_fu_745_p2 icmp_ln124_10_fu_751_p2 icmp_ln124_11_fu_757_p2 or_ln124_5_fu_763_p2 and_ln124_4_fu_769_p2 and_ln124_5_fu_775_p2 m_12_fu_781_p3 add_ln118_fu_354_p2 add_ln117_1_fu_237_p2 select_ln117_1_fu_243_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322</InstName>
                    <ModuleName>conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>322</ID>
                    <BindInstances>icmp_ln86_fu_318_p2 add_ln86_1_fu_324_p2 add_ln86_fu_682_p2 icmp_ln87_fu_330_p2 select_ln86_fu_715_p3 select_ln86_1_fu_776_p3 xor_ln86_fu_336_p2 icmp_ln93_fu_417_p2 and_ln86_fu_423_p2 icmp_ln92_fu_342_p2 icmp_ln91_fu_348_p2 and_ln86_2_fu_354_p2 select_ln86_2_fu_688_p3 add_ln87_fu_722_p2 empty_fu_428_p2 ic_mid251_fu_432_p3 sum_19_mid257_fu_782_p3 exitcond_flatten46_not_fu_360_p2 not_exitcond_flatten46_mid2105_fu_366_p2 icmp_ln93_mid265_fu_440_p2 and_ln86_1_fu_445_p2 exitcond_flatten31_mid269_fu_449_p2 select_ln87_fu_727_p3 add_ln91_fu_454_p2 empty_29_fu_460_p2 empty_30_fu_465_p2 ki_mid236_fu_470_p3 not_exitcond_flatten31_mid269_fu_478_p2 icmp_ln93_mid243_fu_484_p2 select_ln91_fu_490_p3 add_ln92_fu_498_p2 empty_31_fu_504_p2 empty_32_fu_510_p2 kj_mid2_fu_516_p3 select_ln92_fu_524_p3 add_ln107_fu_795_p2 mac_muladd_4ns_4ns_4ns_8_4_1_U40 add_ln92_2_fu_552_p2 sub_ln98_fu_570_p2 add_ln100_fu_695_p2 mac_muladd_4ns_4ns_4ns_8_4_1_U40 mac_muladd_8ns_4ns_4ns_11_4_1_U41 add_ln100_1_fu_740_p2 mac_muladd_8ns_4ns_4ns_11_4_1_U41 add_ln101_1_fu_648_p2 add_ln93_fu_576_p2 icmp_ln93_1_fu_582_p2 icmp_ln92_1_fu_588_p2 icmp_ln91_1_fu_594_p2 icmp_ln106_fu_817_p2 icmp_ln106_1_fu_823_p2 or_ln106_fu_829_p2 and_ln106_fu_835_p2 sum_2_fu_841_p3 add_ln92_1_fu_372_p2 select_ln92_1_fu_600_p3 add_ln91_1_fu_378_p2 select_ln91_1_fu_607_p3 add_ln87_1_fu_384_p2 select_ln87_1_fu_390_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24_fu_334</InstName>
                    <ModuleName>conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>334</ID>
                    <BindInstances>icmp_ln137_fu_168_p2 add_ln137_2_fu_174_p2 add_ln137_fu_222_p2 icmp_ln138_fu_183_p2 select_ln137_fu_388_p3 select_ln137_1_fu_228_p3 select_ln137_2_fu_395_p3 xor_ln137_fu_235_p2 icmp_ln139_fu_240_p2 and_ln137_fu_246_p2 select_ln137_3_fu_402_p3 select_ln137_4_fu_252_p3 add_ln138_fu_259_p2 idx_1_mid2_fu_409_p3 empty_fu_265_p2 j_4_mid2_fu_270_p3 select_ln138_fu_416_p3 select_ln138_1_fu_278_p3 add_ln140_fu_428_p2 add_ln139_1_fu_322_p2 add_ln139_fu_434_p2 add_ln137_1_fu_440_p2 add_ln138_1_fu_189_p2 select_ln138_2_fu_195_p3</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340</InstName>
                    <ModuleName>conv2d_Pipeline_VITIS_LOOP_155_26</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>340</ID>
                    <BindInstances>icmp_ln155_fu_155_p2 add_ln155_fu_187_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>conv1_out_U conv1_out_1_U pool1_out_U conv2_out_U conv2_out_1_U pool2_out_U fc_in_U add_ln37_1_fu_385_p2 icmp_ln37_fu_391_p2 add_ln37_fu_397_p2 add_ln41_2_fu_460_p2 add_ln41_fu_469_p2 add_ln41_1_fu_407_p2 add_ln46_fu_494_p2 add_ln46_1_fu_501_p2 add_ln46_2_fu_508_p2 add_ln46_3_fu_515_p2 add_ln46_4_fu_522_p2 add_ln46_5_fu_529_p2 add_ln46_6_fu_536_p2 add_ln46_7_fu_543_p2 add_ln85_fu_550_p2 add_ln85_2_fu_575_p2 icmp_ln85_fu_581_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U69 add_ln89_1_fu_699_p2 add_ln89_2_fu_597_p2 fcmp_32ns_32ns_1_2_no_dsp_1_U70 add_ln151_fu_719_p2 fmul_32ns_32ns_32_4_max_dsp_1_U68 add_ln151_3_fu_743_p2 icmp_ln151_fu_749_p2 add_ln151_2_fu_755_p2 add_ln153_fu_765_p2 control_s_axi_U gmem0_m_axi_U gmem1_m_axi_U gmem2_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3</Name>
            <Loops>
                <VITIS_LOOP_38_2_VITIS_LOOP_39_3/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>6139</Best-caseLatency>
                    <Average-caseLatency>6139</Average-caseLatency>
                    <Worst-caseLatency>6139</Worst-caseLatency>
                    <Best-caseRealTimeLatency>61.390 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>61.390 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>61.390 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>6093</PipelineInitiationInterval>
                    <PipelineType>loop pipeline stpstp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_38_2_VITIS_LOOP_39_3>
                        <Name>VITIS_LOOP_38_2_VITIS_LOOP_39_3</Name>
                        <Slack>7.30</Slack>
                        <TripCount>676</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>6137</Latency>
                        <AbsoluteTimeLatency>61.370 us</AbsoluteTimeLatency>
                        <PipelineII>9</PipelineII>
                        <PipelineDepth>63</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_38_2_VITIS_LOOP_39_3>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>conv2d.cpp:39</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_38_2_VITIS_LOOP_39_3>
                            <Name>VITIS_LOOP_38_2_VITIS_LOOP_39_3</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>conv2d.cpp:38</SourceLocation>
                        </VITIS_LOOP_38_2_VITIS_LOOP_39_3>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>1</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>2123</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>1</UTIL_FF>
                    <LUT>1235</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_38_2_VITIS_LOOP_39_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln38_fu_359_p2" SOURCE="conv2d.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_2_VITIS_LOOP_39_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_1_fu_365_p2" SOURCE="conv2d.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln38_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_2_VITIS_LOOP_39_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_fu_377_p2" SOURCE="conv2d.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_38_2_VITIS_LOOP_39_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln39_fu_383_p2" SOURCE="conv2d.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_38_2_VITIS_LOOP_39_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln38_fu_389_p3" SOURCE="conv2d.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_38_2_VITIS_LOOP_39_3" OPTYPE="select" PRAGMA="" RTLNAME="select_ln38_1_fu_397_p3" SOURCE="conv2d.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln38_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_2_VITIS_LOOP_39_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_fu_723_p2" SOURCE="conv2d.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_38_2_VITIS_LOOP_39_3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_4ns_4ns_12_4_1_U4" SOURCE="conv2d.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_38_2_VITIS_LOOP_39_3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_4ns_4ns_12_4_1_U4" SOURCE="conv2d.cpp:51" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln51_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_2_VITIS_LOOP_39_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_fu_480_p2" SOURCE="conv2d.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_2_VITIS_LOOP_39_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_1_fu_533_p2" SOURCE="conv2d.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln45_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_2_VITIS_LOOP_39_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_2_fu_542_p2" SOURCE="conv2d.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln45_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_2_VITIS_LOOP_39_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_3_fu_585_p2" SOURCE="conv2d.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln45_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_2_VITIS_LOOP_39_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_4_fu_594_p2" SOURCE="conv2d.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln45_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_38_2_VITIS_LOOP_39_3" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln50_fu_753_p2" SOURCE="conv2d.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_38_2_VITIS_LOOP_39_3" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln50_1_fu_759_p2" SOURCE="conv2d.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln50_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_38_2_VITIS_LOOP_39_3" OPTYPE="or" PRAGMA="" RTLNAME="or_ln50_fu_765_p2" SOURCE="conv2d.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_38_2_VITIS_LOOP_39_3" OPTYPE="and" PRAGMA="" RTLNAME="and_ln50_fu_771_p2" SOURCE="conv2d.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_38_2_VITIS_LOOP_39_3" OPTYPE="select" PRAGMA="" RTLNAME="sum_10_fu_777_p3" SOURCE="conv2d.cpp:50" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_38_2_VITIS_LOOP_39_3" OPTYPE="add" PRAGMA="" RTLNAME="add_ln39_fu_505_p2" SOURCE="conv2d.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln39" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2d_Pipeline_VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8</Name>
            <Loops>
                <VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.107</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>1365</Best-caseLatency>
                    <Average-caseLatency>1365</Average-caseLatency>
                    <Worst-caseLatency>1365</Worst-caseLatency>
                    <Best-caseRealTimeLatency>13.650 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>13.650 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>13.650 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>1353</PipelineInitiationInterval>
                    <PipelineType>loop pipeline stpstp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8>
                        <Name>VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8</Name>
                        <Slack>7.30</Slack>
                        <TripCount>1352</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>1363</Latency>
                        <AbsoluteTimeLatency>13.630 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>13</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>conv2d.cpp:62</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8>
                            <Name>VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>conv2d.cpp:60</SourceLocation>
                        </VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>4</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>676</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>736</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln60_fu_191_p2" SOURCE="conv2d.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_1_fu_197_p2" SOURCE="conv2d.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln60_fu_209_p2" SOURCE="conv2d.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln60" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln61_fu_215_p2" SOURCE="conv2d.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln60_fu_264_p3" SOURCE="conv2d.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln60_fu_271_p2" SOURCE="conv2d.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln62_fu_276_p2" SOURCE="conv2d.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln62" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln60_fu_282_p2" SOURCE="conv2d.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln60_1_fu_221_p3" SOURCE="conv2d.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln60_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_fu_288_p2" SOURCE="conv2d.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8" OPTYPE="or" PRAGMA="" RTLNAME="empty_fu_294_p2" SOURCE="conv2d.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8" OPTYPE="select" PRAGMA="" RTLNAME="j_1_mid2_fu_299_p3" SOURCE="conv2d.cpp:60" STORAGESUBTYPE="" URAM="0" VARIABLE="j_1_mid2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln61_fu_307_p3" SOURCE="conv2d.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8" OPTYPE="mul" PRAGMA="" RTLNAME="mul_4ns_6ns_9_1_1_U25" SOURCE="conv2d.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_4ns_4ns_4ns_8_4_1_U26" SOURCE="conv2d.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln71" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_4ns_4ns_4ns_8_4_1_U26" SOURCE="conv2d.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_4ns_4ns_11_4_1_U29" SOURCE="conv2d.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln64_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln64_fu_339_p2" SOURCE="conv2d.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9ns_4ns_4ns_12_4_1_U27" SOURCE="conv2d.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln68_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln68_fu_361_p2" SOURCE="conv2d.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_9ns_4ns_4ns_12_4_1_U28" SOURCE="conv2d.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln62" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9ns_4ns_4ns_12_4_1_U27" SOURCE="conv2d.cpp:64" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln64_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_9ns_4ns_4ns_12_4_1_U28" SOURCE="conv2d.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln68_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_4ns_4ns_11_4_1_U29" SOURCE="conv2d.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln71_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln68_fu_442_p2" SOURCE="conv2d.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln68" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln68_1_fu_448_p2" SOURCE="conv2d.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln68_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8" OPTYPE="or" PRAGMA="" RTLNAME="or_ln68_fu_454_p2" SOURCE="conv2d.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln68" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln68_2_fu_460_p2" SOURCE="conv2d.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln68_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln68_3_fu_466_p2" SOURCE="conv2d.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln68_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8" OPTYPE="or" PRAGMA="" RTLNAME="or_ln68_1_fu_472_p2" SOURCE="conv2d.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln68_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln68_fu_478_p2" SOURCE="conv2d.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln68" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln68_1_fu_484_p2" SOURCE="conv2d.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln68_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8" OPTYPE="select" PRAGMA="" RTLNAME="m_2_fu_490_p3" SOURCE="conv2d.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="m_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln68_4_fu_530_p2" SOURCE="conv2d.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln68_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln68_5_fu_536_p2" SOURCE="conv2d.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln68_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8" OPTYPE="or" PRAGMA="" RTLNAME="or_ln68_2_fu_542_p2" SOURCE="conv2d.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln68_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln68_6_fu_548_p2" SOURCE="conv2d.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln68_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln68_7_fu_554_p2" SOURCE="conv2d.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln68_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8" OPTYPE="or" PRAGMA="" RTLNAME="or_ln68_3_fu_560_p2" SOURCE="conv2d.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln68_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln68_2_fu_566_p2" SOURCE="conv2d.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln68_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln68_3_fu_572_p2" SOURCE="conv2d.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln68_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8" OPTYPE="select" PRAGMA="" RTLNAME="m_4_fu_578_p3" SOURCE="conv2d.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="m_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln68_8_fu_618_p2" SOURCE="conv2d.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln68_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln68_9_fu_624_p2" SOURCE="conv2d.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln68_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8" OPTYPE="or" PRAGMA="" RTLNAME="or_ln68_4_fu_630_p2" SOURCE="conv2d.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln68_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln68_10_fu_636_p2" SOURCE="conv2d.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln68_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln68_11_fu_642_p2" SOURCE="conv2d.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln68_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8" OPTYPE="or" PRAGMA="" RTLNAME="or_ln68_5_fu_648_p2" SOURCE="conv2d.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln68_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln68_4_fu_654_p2" SOURCE="conv2d.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln68_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8" OPTYPE="and" PRAGMA="" RTLNAME="and_ln68_5_fu_660_p2" SOURCE="conv2d.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln68_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8" OPTYPE="select" PRAGMA="" RTLNAME="m_6_fu_666_p3" SOURCE="conv2d.cpp:68" STORAGESUBTYPE="" URAM="0" VARIABLE="m_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln62_fu_371_p2" SOURCE="conv2d.cpp:62" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln62" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8" OPTYPE="add" PRAGMA="" RTLNAME="add_ln61_1_fu_229_p2" SOURCE="conv2d.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln61_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_60_6_VITIS_LOOP_61_7_VITIS_LOOP_62_8" OPTYPE="select" PRAGMA="" RTLNAME="select_ln61_1_fu_235_p3" SOURCE="conv2d.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln61_1" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92</Name>
            <Loops>
                <VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_15_VITIS_LOOP_93_16/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>52291</Best-caseLatency>
                    <Average-caseLatency>52291</Average-caseLatency>
                    <Worst-caseLatency>52291</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.523 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.523 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.523 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>52278</PipelineInitiationInterval>
                    <PipelineType>loop pipeline stpstp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_15_VITIS_LOOP_93_16>
                        <Name>VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_15_VITIS_LOOP_93_16</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8712</TripCount>
                        <isPerfectNested>1</isPerfectNested>
                        <Latency>52289</Latency>
                        <AbsoluteTimeLatency>0.523 ms</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>24</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_15_VITIS_LOOP_93_16>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>conv2d.cpp:89</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_15_VITIS_LOOP_93_16>
                            <Name>VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_15_VITIS_LOOP_93_16</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>conv2d.cpp:92</SourceLocation>
                        </VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_15_VITIS_LOOP_93_16>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>2</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>1052</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1184</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>2</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_15_VITIS_LOOP_93_16" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln86_fu_318_p2" SOURCE="conv2d.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln86" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_15_VITIS_LOOP_93_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_1_fu_324_p2" SOURCE="conv2d.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_15_VITIS_LOOP_93_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln86_fu_682_p2" SOURCE="conv2d.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln86" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_15_VITIS_LOOP_93_16" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln87_fu_330_p2" SOURCE="conv2d.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln87" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_15_VITIS_LOOP_93_16" OPTYPE="select" PRAGMA="" RTLNAME="select_ln86_fu_715_p3" SOURCE="conv2d.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln86" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_15_VITIS_LOOP_93_16" OPTYPE="select" PRAGMA="" RTLNAME="select_ln86_1_fu_776_p3" SOURCE="conv2d.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln86_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_15_VITIS_LOOP_93_16" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln86_fu_336_p2" SOURCE="conv2d.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln86" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_15_VITIS_LOOP_93_16" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln93_fu_417_p2" SOURCE="conv2d.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_15_VITIS_LOOP_93_16" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_fu_423_p2" SOURCE="conv2d.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln86" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_15_VITIS_LOOP_93_16" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln92_fu_342_p2" SOURCE="conv2d.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln92" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_15_VITIS_LOOP_93_16" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln91_fu_348_p2" SOURCE="conv2d.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln91" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_15_VITIS_LOOP_93_16" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_2_fu_354_p2" SOURCE="conv2d.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln86_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_15_VITIS_LOOP_93_16" OPTYPE="select" PRAGMA="" RTLNAME="select_ln86_2_fu_688_p3" SOURCE="conv2d.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln86_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_15_VITIS_LOOP_93_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_fu_722_p2" SOURCE="conv2d.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_15_VITIS_LOOP_93_16" OPTYPE="or" PRAGMA="" RTLNAME="empty_fu_428_p2" SOURCE="conv2d.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_15_VITIS_LOOP_93_16" OPTYPE="select" PRAGMA="" RTLNAME="ic_mid251_fu_432_p3" SOURCE="conv2d.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="ic_mid251" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_15_VITIS_LOOP_93_16" OPTYPE="select" PRAGMA="" RTLNAME="sum_19_mid257_fu_782_p3" SOURCE="conv2d.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_19_mid257" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_15_VITIS_LOOP_93_16" OPTYPE="xor" PRAGMA="" RTLNAME="exitcond_flatten46_not_fu_360_p2" SOURCE="conv2d.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="exitcond_flatten46_not" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_15_VITIS_LOOP_93_16" OPTYPE="or" PRAGMA="" RTLNAME="not_exitcond_flatten46_mid2105_fu_366_p2" SOURCE="conv2d.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="not_exitcond_flatten46_mid2105" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_15_VITIS_LOOP_93_16" OPTYPE="and" PRAGMA="" RTLNAME="icmp_ln93_mid265_fu_440_p2" SOURCE="conv2d.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln93_mid265" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_15_VITIS_LOOP_93_16" OPTYPE="and" PRAGMA="" RTLNAME="and_ln86_1_fu_445_p2" SOURCE="conv2d.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln86_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_15_VITIS_LOOP_93_16" OPTYPE="and" PRAGMA="" RTLNAME="exitcond_flatten31_mid269_fu_449_p2" SOURCE="conv2d.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="exitcond_flatten31_mid269" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_15_VITIS_LOOP_93_16" OPTYPE="select" PRAGMA="" RTLNAME="select_ln87_fu_727_p3" SOURCE="conv2d.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln87" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_15_VITIS_LOOP_93_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_fu_454_p2" SOURCE="conv2d.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln91" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_15_VITIS_LOOP_93_16" OPTYPE="or" PRAGMA="" RTLNAME="empty_29_fu_460_p2" SOURCE="conv2d.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_15_VITIS_LOOP_93_16" OPTYPE="or" PRAGMA="" RTLNAME="empty_30_fu_465_p2" SOURCE="conv2d.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_15_VITIS_LOOP_93_16" OPTYPE="select" PRAGMA="" RTLNAME="ki_mid236_fu_470_p3" SOURCE="conv2d.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="ki_mid236" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_15_VITIS_LOOP_93_16" OPTYPE="xor" PRAGMA="" RTLNAME="not_exitcond_flatten31_mid269_fu_478_p2" SOURCE="conv2d.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="not_exitcond_flatten31_mid269" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_15_VITIS_LOOP_93_16" OPTYPE="and" PRAGMA="" RTLNAME="icmp_ln93_mid243_fu_484_p2" SOURCE="conv2d.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln93_mid243" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_15_VITIS_LOOP_93_16" OPTYPE="select" PRAGMA="" RTLNAME="select_ln91_fu_490_p3" SOURCE="conv2d.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln91" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_15_VITIS_LOOP_93_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_fu_498_p2" SOURCE="conv2d.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln92" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_15_VITIS_LOOP_93_16" OPTYPE="or" PRAGMA="" RTLNAME="empty_31_fu_504_p2" SOURCE="conv2d.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_15_VITIS_LOOP_93_16" OPTYPE="or" PRAGMA="" RTLNAME="empty_32_fu_510_p2" SOURCE="conv2d.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_15_VITIS_LOOP_93_16" OPTYPE="select" PRAGMA="" RTLNAME="kj_mid2_fu_516_p3" SOURCE="conv2d.cpp:86" STORAGESUBTYPE="" URAM="0" VARIABLE="kj_mid2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_15_VITIS_LOOP_93_16" OPTYPE="select" PRAGMA="" RTLNAME="select_ln92_fu_524_p3" SOURCE="conv2d.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln92" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_15_VITIS_LOOP_93_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln107_fu_795_p2" SOURCE="conv2d.cpp:107" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln107" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_15_VITIS_LOOP_93_16" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_4ns_4ns_4ns_8_4_1_U40" SOURCE="conv2d.cpp:100" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln100" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_15_VITIS_LOOP_93_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_2_fu_552_p2" SOURCE="conv2d.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln92_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_15_VITIS_LOOP_93_16" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln98_fu_570_p2" SOURCE="conv2d.cpp:98" STORAGESUBTYPE="" URAM="0" VARIABLE="sub_ln98" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_15_VITIS_LOOP_93_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_fu_695_p2" SOURCE="conv2d.cpp:100" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln100" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_15_VITIS_LOOP_93_16" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_4ns_4ns_4ns_8_4_1_U40" SOURCE="conv2d.cpp:100" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln100_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_15_VITIS_LOOP_93_16" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_4ns_4ns_11_4_1_U41" SOURCE="conv2d.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln93" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_15_VITIS_LOOP_93_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln100_1_fu_740_p2" SOURCE="conv2d.cpp:100" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln100_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_15_VITIS_LOOP_93_16" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_4ns_4ns_11_4_1_U41" SOURCE="conv2d.cpp:100" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln100_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_15_VITIS_LOOP_93_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln101_1_fu_648_p2" SOURCE="conv2d.cpp:101" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln101_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_15_VITIS_LOOP_93_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln93_fu_576_p2" SOURCE="conv2d.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln93" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_15_VITIS_LOOP_93_16" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln93_1_fu_582_p2" SOURCE="conv2d.cpp:93" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln93_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_15_VITIS_LOOP_93_16" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln92_1_fu_588_p2" SOURCE="conv2d.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln92_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_15_VITIS_LOOP_93_16" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln91_1_fu_594_p2" SOURCE="conv2d.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln91_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_15_VITIS_LOOP_93_16" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln106_fu_817_p2" SOURCE="conv2d.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln106" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_15_VITIS_LOOP_93_16" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln106_1_fu_823_p2" SOURCE="conv2d.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln106_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_15_VITIS_LOOP_93_16" OPTYPE="or" PRAGMA="" RTLNAME="or_ln106_fu_829_p2" SOURCE="conv2d.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln106" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_15_VITIS_LOOP_93_16" OPTYPE="and" PRAGMA="" RTLNAME="and_ln106_fu_835_p2" SOURCE="conv2d.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln106" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_15_VITIS_LOOP_93_16" OPTYPE="select" PRAGMA="" RTLNAME="sum_2_fu_841_p3" SOURCE="conv2d.cpp:106" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_15_VITIS_LOOP_93_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln92_1_fu_372_p2" SOURCE="conv2d.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln92_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_15_VITIS_LOOP_93_16" OPTYPE="select" PRAGMA="" RTLNAME="select_ln92_1_fu_600_p3" SOURCE="conv2d.cpp:92" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln92_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_15_VITIS_LOOP_93_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln91_1_fu_378_p2" SOURCE="conv2d.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln91_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_15_VITIS_LOOP_93_16" OPTYPE="select" PRAGMA="" RTLNAME="select_ln91_1_fu_607_p3" SOURCE="conv2d.cpp:91" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln91_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_15_VITIS_LOOP_93_16" OPTYPE="add" PRAGMA="" RTLNAME="add_ln87_1_fu_384_p2" SOURCE="conv2d.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln87_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_15_VITIS_LOOP_93_16" OPTYPE="select" PRAGMA="" RTLNAME="select_ln87_1_fu_390_p3" SOURCE="conv2d.cpp:87" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln87_1" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2d_Pipeline_VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19</Name>
            <Loops>
                <VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.107</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>411</Best-caseLatency>
                    <Average-caseLatency>411</Average-caseLatency>
                    <Worst-caseLatency>411</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.110 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.110 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.110 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>401</PipelineInitiationInterval>
                    <PipelineType>loop pipeline stpstp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19>
                        <Name>VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19</Name>
                        <Slack>7.30</Slack>
                        <TripCount>400</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>409</Latency>
                        <AbsoluteTimeLatency>4.090 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>11</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>conv2d.cpp:118</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19>
                            <Name>VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>conv2d.cpp:116</SourceLocation>
                        </VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <FF>641</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>765</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln116_fu_199_p2" SOURCE="conv2d.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln116" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_1_fu_205_p2" SOURCE="conv2d.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19" OPTYPE="add" PRAGMA="" RTLNAME="add_ln116_fu_217_p2" SOURCE="conv2d.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln116" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln117_fu_223_p2" SOURCE="conv2d.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln117" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19" OPTYPE="select" PRAGMA="" RTLNAME="select_ln116_fu_272_p3" SOURCE="conv2d.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln116" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln116_fu_279_p2" SOURCE="conv2d.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln116" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln118_fu_284_p2" SOURCE="conv2d.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln118" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19" OPTYPE="and" PRAGMA="" RTLNAME="and_ln116_fu_290_p2" SOURCE="conv2d.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln116" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19" OPTYPE="select" PRAGMA="" RTLNAME="select_ln116_1_fu_229_p3" SOURCE="conv2d.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln116_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_fu_296_p2" SOURCE="conv2d.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln117" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19" OPTYPE="or" PRAGMA="" RTLNAME="empty_fu_302_p2" SOURCE="conv2d.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19" OPTYPE="select" PRAGMA="" RTLNAME="j_3_mid2_fu_307_p3" SOURCE="conv2d.cpp:116" STORAGESUBTYPE="" URAM="0" VARIABLE="j_3_mid2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19" OPTYPE="select" PRAGMA="" RTLNAME="select_ln117_fu_315_p3" SOURCE="conv2d.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln117" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19" OPTYPE="mul" PRAGMA="" RTLNAME="mul_5ns_5ns_9_1_1_U52" SOURCE="conv2d.cpp:120" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln120" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19" OPTYPE="add" PRAGMA="" RTLNAME="add_ln120_fu_344_p2" SOURCE="conv2d.cpp:120" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln120" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19" OPTYPE="add" PRAGMA="" RTLNAME="add_ln124_fu_438_p2" SOURCE="conv2d.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln124" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln124_fu_557_p2" SOURCE="conv2d.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln124" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln124_1_fu_563_p2" SOURCE="conv2d.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln124_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19" OPTYPE="or" PRAGMA="" RTLNAME="or_ln124_fu_569_p2" SOURCE="conv2d.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln124" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln124_2_fu_575_p2" SOURCE="conv2d.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln124_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln124_3_fu_581_p2" SOURCE="conv2d.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln124_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19" OPTYPE="or" PRAGMA="" RTLNAME="or_ln124_1_fu_587_p2" SOURCE="conv2d.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln124_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19" OPTYPE="and" PRAGMA="" RTLNAME="and_ln124_fu_593_p2" SOURCE="conv2d.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln124" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19" OPTYPE="and" PRAGMA="" RTLNAME="and_ln124_1_fu_599_p2" SOURCE="conv2d.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln124_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19" OPTYPE="select" PRAGMA="" RTLNAME="m_8_fu_605_p3" SOURCE="conv2d.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="m_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln124_4_fu_645_p2" SOURCE="conv2d.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln124_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln124_5_fu_651_p2" SOURCE="conv2d.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln124_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19" OPTYPE="or" PRAGMA="" RTLNAME="or_ln124_2_fu_657_p2" SOURCE="conv2d.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln124_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln124_6_fu_663_p2" SOURCE="conv2d.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln124_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln124_7_fu_669_p2" SOURCE="conv2d.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln124_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19" OPTYPE="or" PRAGMA="" RTLNAME="or_ln124_3_fu_675_p2" SOURCE="conv2d.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln124_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19" OPTYPE="and" PRAGMA="" RTLNAME="and_ln124_2_fu_681_p2" SOURCE="conv2d.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln124_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19" OPTYPE="and" PRAGMA="" RTLNAME="and_ln124_3_fu_687_p2" SOURCE="conv2d.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln124_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19" OPTYPE="select" PRAGMA="" RTLNAME="m_10_fu_693_p3" SOURCE="conv2d.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="m_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln124_8_fu_733_p2" SOURCE="conv2d.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln124_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln124_9_fu_739_p2" SOURCE="conv2d.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln124_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19" OPTYPE="or" PRAGMA="" RTLNAME="or_ln124_4_fu_745_p2" SOURCE="conv2d.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln124_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setne" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19" OPTYPE="setne" PRAGMA="" RTLNAME="icmp_ln124_10_fu_751_p2" SOURCE="conv2d.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln124_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln124_11_fu_757_p2" SOURCE="conv2d.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln124_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19" OPTYPE="or" PRAGMA="" RTLNAME="or_ln124_5_fu_763_p2" SOURCE="conv2d.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln124_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19" OPTYPE="and" PRAGMA="" RTLNAME="and_ln124_4_fu_769_p2" SOURCE="conv2d.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln124_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19" OPTYPE="and" PRAGMA="" RTLNAME="and_ln124_5_fu_775_p2" SOURCE="conv2d.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln124_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19" OPTYPE="select" PRAGMA="" RTLNAME="m_12_fu_781_p3" SOURCE="conv2d.cpp:124" STORAGESUBTYPE="" URAM="0" VARIABLE="m_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19" OPTYPE="add" PRAGMA="" RTLNAME="add_ln118_fu_354_p2" SOURCE="conv2d.cpp:118" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln118" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19" OPTYPE="add" PRAGMA="" RTLNAME="add_ln117_1_fu_237_p2" SOURCE="conv2d.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln117_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_116_17_VITIS_LOOP_117_18_VITIS_LOOP_118_19" OPTYPE="select" PRAGMA="" RTLNAME="select_ln117_1_fu_243_p3" SOURCE="conv2d.cpp:117" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln117_1" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2d_Pipeline_VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24</Name>
            <Loops>
                <VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.279</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>404</Best-caseLatency>
                    <Average-caseLatency>404</Average-caseLatency>
                    <Worst-caseLatency>404</Worst-caseLatency>
                    <Best-caseRealTimeLatency>4.040 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>4.040 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>4.040 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>401</PipelineInitiationInterval>
                    <PipelineType>loop pipeline stpstp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24>
                        <Name>VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24</Name>
                        <Slack>7.30</Slack>
                        <TripCount>400</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>402</Latency>
                        <AbsoluteTimeLatency>4.020 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>conv2d.cpp:139</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24>
                            <Name>VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>conv2d.cpp:137</SourceLocation>
                        </VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>163</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>391</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln137_fu_168_p2" SOURCE="conv2d.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln137" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_2_fu_174_p2" SOURCE="conv2d.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_fu_222_p2" SOURCE="conv2d.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln138_fu_183_p2" SOURCE="conv2d.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln138" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24" OPTYPE="select" PRAGMA="" RTLNAME="select_ln137_fu_388_p3" SOURCE="conv2d.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln137" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24" OPTYPE="select" PRAGMA="" RTLNAME="select_ln137_1_fu_228_p3" SOURCE="conv2d.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln137_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24" OPTYPE="select" PRAGMA="" RTLNAME="select_ln137_2_fu_395_p3" SOURCE="conv2d.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln137_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln137_fu_235_p2" SOURCE="conv2d.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln137" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln139_fu_240_p2" SOURCE="conv2d.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln139" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24" OPTYPE="and" PRAGMA="" RTLNAME="and_ln137_fu_246_p2" SOURCE="conv2d.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln137" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24" OPTYPE="select" PRAGMA="" RTLNAME="select_ln137_3_fu_402_p3" SOURCE="conv2d.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln137_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24" OPTYPE="select" PRAGMA="" RTLNAME="select_ln137_4_fu_252_p3" SOURCE="conv2d.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln137_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24" OPTYPE="add" PRAGMA="" RTLNAME="add_ln138_fu_259_p2" SOURCE="conv2d.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln138" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24" OPTYPE="select" PRAGMA="" RTLNAME="idx_1_mid2_fu_409_p3" SOURCE="conv2d.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="idx_1_mid2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24" OPTYPE="or" PRAGMA="" RTLNAME="empty_fu_265_p2" SOURCE="conv2d.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24" OPTYPE="select" PRAGMA="" RTLNAME="j_4_mid2_fu_270_p3" SOURCE="conv2d.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="j_4_mid2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24" OPTYPE="select" PRAGMA="" RTLNAME="select_ln138_fu_416_p3" SOURCE="conv2d.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln138" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24" OPTYPE="select" PRAGMA="" RTLNAME="select_ln138_1_fu_278_p3" SOURCE="conv2d.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln138_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24" OPTYPE="add" PRAGMA="" RTLNAME="add_ln140_fu_428_p2" SOURCE="conv2d.cpp:140" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln140" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_1_fu_322_p2" SOURCE="conv2d.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24" OPTYPE="add" PRAGMA="" RTLNAME="add_ln139_fu_434_p2" SOURCE="conv2d.cpp:139" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln139" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24" OPTYPE="add" PRAGMA="" RTLNAME="add_ln137_1_fu_440_p2" SOURCE="conv2d.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln137_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24" OPTYPE="add" PRAGMA="" RTLNAME="add_ln138_1_fu_189_p2" SOURCE="conv2d.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln138_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_137_22_VITIS_LOOP_138_23_VITIS_LOOP_139_24" OPTYPE="select" PRAGMA="" RTLNAME="select_ln138_2_fu_195_p3" SOURCE="conv2d.cpp:138" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln138_2" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2d_Pipeline_VITIS_LOOP_155_26</Name>
            <Loops>
                <VITIS_LOOP_155_26/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>2415</Best-caseLatency>
                    <Average-caseLatency>2415</Average-caseLatency>
                    <Worst-caseLatency>2415</Worst-caseLatency>
                    <Best-caseRealTimeLatency>24.150 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>24.150 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>24.150 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>2406</PipelineInitiationInterval>
                    <PipelineType>loop pipeline stpstp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_155_26>
                        <Name>VITIS_LOOP_155_26</Name>
                        <Slack>7.30</Slack>
                        <TripCount>400</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>2413</Latency>
                        <AbsoluteTimeLatency>24.130 us</AbsoluteTimeLatency>
                        <PipelineII>6</PipelineII>
                        <PipelineDepth>20</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_155_26>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>conv2d.cpp:153</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_155_26>
                            <Name>VITIS_LOOP_155_26</Name>
                            <IssueType>II Violation</IssueType>
                            <ViolationType>Memory Dependency</ViolationType>
                            <IterationDistance>1</IterationDistance>
                            <SourceLocation>conv2d.cpp:155</SourceLocation>
                        </VITIS_LOOP_155_26>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>322</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>332</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_155_26" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln155_fu_155_p2" SOURCE="conv2d.cpp:155" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln155" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_155_26" OPTYPE="add" PRAGMA="" RTLNAME="add_ln155_fu_187_p2" SOURCE="conv2d.cpp:155" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln155" VISIBLE="true"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>conv2d</Name>
            <Loops>
                <VITIS_LOOP_37_1/>
                <VITIS_LOOP_85_11/>
                <VITIS_LOOP_151_25/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>912528</Best-caseLatency>
                    <Average-caseLatency>912528</Average-caseLatency>
                    <Worst-caseLatency>912528</Worst-caseLatency>
                    <Best-caseRealTimeLatency>9.125 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>9.125 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>9.125 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>912529</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_37_1>
                        <Name>VITIS_LOOP_37_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>8</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>49208</Latency>
                        <AbsoluteTimeLatency>0.492 ms</AbsoluteTimeLatency>
                        <IterationLatency>6151</IterationLatency>
                        <PipelineDepth>6151</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList>
                            <Instance>grp_conv2d_Pipeline_VITIS_LOOP_38_2_VITIS_LOOP_39_3_fu_293</Instance>
                        </InstanceList>
                    </VITIS_LOOP_37_1>
                    <VITIS_LOOP_85_11>
                        <Name>VITIS_LOOP_85_11</Name>
                        <Slack>7.30</Slack>
                        <TripCount>16</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>836848</Latency>
                        <AbsoluteTimeLatency>8.368 ms</AbsoluteTimeLatency>
                        <IterationLatency>52303</IterationLatency>
                        <PipelineDepth>52303</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList>
                            <Instance>grp_conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_fu_322</Instance>
                        </InstanceList>
                    </VITIS_LOOP_85_11>
                    <VITIS_LOOP_151_25>
                        <Name>VITIS_LOOP_151_25</Name>
                        <Slack>7.30</Slack>
                        <TripCount>10</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>24280</Latency>
                        <AbsoluteTimeLatency>0.243 ms</AbsoluteTimeLatency>
                        <IterationLatency>2428</IterationLatency>
                        <PipelineDepth>2428</PipelineDepth>
                        <PipelineType>no</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList>
                            <Instance>grp_conv2d_Pipeline_VITIS_LOOP_155_26_fu_340</Instance>
                        </InstanceList>
                    </VITIS_LOOP_151_25>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>conv2d.cpp:37</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_37_1>
                            <Name>VITIS_LOOP_37_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>conv2d.cpp:37</SourceLocation>
                        </VITIS_LOOP_37_1>
                        <VITIS_LOOP_85_11>
                            <Name>VITIS_LOOP_85_11</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>conv2d.cpp:85</SourceLocation>
                        </VITIS_LOOP_85_11>
                        <VITIS_LOOP_151_25>
                            <Name>VITIS_LOOP_151_25</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>conv2d.cpp:151</SourceLocation>
                        </VITIS_LOOP_151_25>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>34</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>12</UTIL_BRAM>
                    <DSP>12</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>5</UTIL_DSP>
                    <FF>9321</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>8</UTIL_FF>
                    <LUT>10236</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>19</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="conv1_out_U" SOURCE="conv2d.cpp:24" STORAGESIZE="32 2704 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="conv1_out" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="8" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="conv1_out_1_U" SOURCE="conv2d.cpp:24" STORAGESIZE="32 2704 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="conv1_out_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pool1_out_U" SOURCE="conv2d.cpp:25" STORAGESIZE="32 1352 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pool1_out" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="conv2_out_U" SOURCE="conv2d.cpp:27" STORAGESIZE="32 1056 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="conv2_out" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage ram_2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_2p" PRAGMA="" RTLNAME="conv2_out_1_U" SOURCE="conv2d.cpp:27" STORAGESIZE="32 1056 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_2p array" URAM="0" VARIABLE="conv2_out_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="pool2_out_U" SOURCE="conv2d.cpp:28" STORAGESIZE="32 400 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="pool2_out" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="fc_in_U" SOURCE="conv2d.cpp:30" STORAGESIZE="32 400 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_1p array" URAM="0" VARIABLE="fc_in" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_37_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_1_fu_385_p2" SOURCE="conv2d.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln37_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_37_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln37_fu_391_p2" SOURCE="conv2d.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_37_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_fu_397_p2" SOURCE="conv2d.cpp:37" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_37_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_2_fu_460_p2" SOURCE="conv2d.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_37_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_fu_469_p2" SOURCE="conv2d.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_37_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln41_1_fu_407_p2" SOURCE="conv2d.cpp:41" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln41_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_37_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_fu_494_p2" SOURCE="conv2d.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln46" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_37_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_1_fu_501_p2" SOURCE="conv2d.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln46_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_37_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_2_fu_508_p2" SOURCE="conv2d.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln46_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_37_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_3_fu_515_p2" SOURCE="conv2d.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln46_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_37_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_4_fu_522_p2" SOURCE="conv2d.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln46_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_37_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_5_fu_529_p2" SOURCE="conv2d.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln46_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_37_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_6_fu_536_p2" SOURCE="conv2d.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln46_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_37_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln46_7_fu_543_p2" SOURCE="conv2d.cpp:46" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln46_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_fu_550_p2" SOURCE="conv2d.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln85" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_85_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln85_2_fu_575_p2" SOURCE="conv2d.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln85_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_85_11" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln85_fu_581_p2" SOURCE="conv2d.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln85" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_85_11" OPTYPE="add" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U69" SOURCE="conv2d.cpp:85" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln85_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_85_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln89_1_fu_699_p2" SOURCE="conv2d.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln89_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_85_11" OPTYPE="add" PRAGMA="" RTLNAME="add_ln89_2_fu_597_p2" SOURCE="conv2d.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln89_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op adapter" DSP="0" ID="" IMPL="m_axi" LATENCY="0" LOOP="VITIS_LOOP_85_11" OPTYPE="adapter" PRAGMA="" RTLNAME="fcmp_32ns_32ns_1_2_no_dsp_1_U70" SOURCE="conv2d.cpp:89" STORAGESUBTYPE="" URAM="0" VARIABLE="gmem1_addr_9_read" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_fu_719_p2" SOURCE="conv2d.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln151" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U68" SOURCE="conv2d.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln151_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_151_25" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_3_fu_743_p2" SOURCE="conv2d.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln151_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_151_25" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln151_fu_749_p2" SOURCE="conv2d.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln151" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_151_25" OPTYPE="add" PRAGMA="" RTLNAME="add_ln151_2_fu_755_p2" SOURCE="conv2d.cpp:151" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln151_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_151_25" OPTYPE="add" PRAGMA="" RTLNAME="add_ln153_fu_765_p2" SOURCE="conv2d.cpp:153" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln153" VISIBLE="true"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="2" BUNDLEDNAME="gmem0" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem0_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="2" BUNDLEDNAME="gmem1" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem1_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="gmem2" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem2_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="input" index="0" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="input_r_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="input_r_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="weights" index="1" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem1" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="weights_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="weights_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="bias" index="2" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem1" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="bias_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="bias_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="output" index="3" direction="out" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem2" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="output_r_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="output_r_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="6" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="input_r_1" access="W" description="Data signal of input_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="input_r" access="W" description="Bit 31 to 0 of input_r"/>
                    </fields>
                </register>
                <register offset="0x14" name="input_r_2" access="W" description="Data signal of input_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="input_r" access="W" description="Bit 63 to 32 of input_r"/>
                    </fields>
                </register>
                <register offset="0x1c" name="weights_1" access="W" description="Data signal of weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="weights" access="W" description="Bit 31 to 0 of weights"/>
                    </fields>
                </register>
                <register offset="0x20" name="weights_2" access="W" description="Data signal of weights" range="32">
                    <fields>
                        <field offset="0" width="32" name="weights" access="W" description="Bit 63 to 32 of weights"/>
                    </fields>
                </register>
                <register offset="0x28" name="bias_1" access="W" description="Data signal of bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="bias" access="W" description="Bit 31 to 0 of bias"/>
                    </fields>
                </register>
                <register offset="0x2c" name="bias_2" access="W" description="Data signal of bias" range="32">
                    <fields>
                        <field offset="0" width="32" name="bias" access="W" description="Bit 63 to 32 of bias"/>
                    </fields>
                </register>
                <register offset="0x34" name="output_r_1" access="W" description="Data signal of output_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="output_r" access="W" description="Bit 31 to 0 of output_r"/>
                    </fields>
                </register>
                <register offset="0x38" name="output_r_2" access="W" description="Data signal of output_r" range="32">
                    <fields>
                        <field offset="0" width="32" name="output_r" access="W" description="Bit 63 to 32 of output_r"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="input"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="weights"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="40" argName="bias"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="52" argName="output"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem0:m_axi_gmem1:m_axi_gmem2</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem0" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem0_" paramPrefix="C_M_AXI_GMEM0_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem0_ARADDR</port>
                <port>m_axi_gmem0_ARBURST</port>
                <port>m_axi_gmem0_ARCACHE</port>
                <port>m_axi_gmem0_ARID</port>
                <port>m_axi_gmem0_ARLEN</port>
                <port>m_axi_gmem0_ARLOCK</port>
                <port>m_axi_gmem0_ARPROT</port>
                <port>m_axi_gmem0_ARQOS</port>
                <port>m_axi_gmem0_ARREADY</port>
                <port>m_axi_gmem0_ARREGION</port>
                <port>m_axi_gmem0_ARSIZE</port>
                <port>m_axi_gmem0_ARUSER</port>
                <port>m_axi_gmem0_ARVALID</port>
                <port>m_axi_gmem0_AWADDR</port>
                <port>m_axi_gmem0_AWBURST</port>
                <port>m_axi_gmem0_AWCACHE</port>
                <port>m_axi_gmem0_AWID</port>
                <port>m_axi_gmem0_AWLEN</port>
                <port>m_axi_gmem0_AWLOCK</port>
                <port>m_axi_gmem0_AWPROT</port>
                <port>m_axi_gmem0_AWQOS</port>
                <port>m_axi_gmem0_AWREADY</port>
                <port>m_axi_gmem0_AWREGION</port>
                <port>m_axi_gmem0_AWSIZE</port>
                <port>m_axi_gmem0_AWUSER</port>
                <port>m_axi_gmem0_AWVALID</port>
                <port>m_axi_gmem0_BID</port>
                <port>m_axi_gmem0_BREADY</port>
                <port>m_axi_gmem0_BRESP</port>
                <port>m_axi_gmem0_BUSER</port>
                <port>m_axi_gmem0_BVALID</port>
                <port>m_axi_gmem0_RDATA</port>
                <port>m_axi_gmem0_RID</port>
                <port>m_axi_gmem0_RLAST</port>
                <port>m_axi_gmem0_RREADY</port>
                <port>m_axi_gmem0_RRESP</port>
                <port>m_axi_gmem0_RUSER</port>
                <port>m_axi_gmem0_RVALID</port>
                <port>m_axi_gmem0_WDATA</port>
                <port>m_axi_gmem0_WID</port>
                <port>m_axi_gmem0_WLAST</port>
                <port>m_axi_gmem0_WREADY</port>
                <port>m_axi_gmem0_WSTRB</port>
                <port>m_axi_gmem0_WUSER</port>
                <port>m_axi_gmem0_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="input"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="input"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem1_" paramPrefix="C_M_AXI_GMEM1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem1_ARADDR</port>
                <port>m_axi_gmem1_ARBURST</port>
                <port>m_axi_gmem1_ARCACHE</port>
                <port>m_axi_gmem1_ARID</port>
                <port>m_axi_gmem1_ARLEN</port>
                <port>m_axi_gmem1_ARLOCK</port>
                <port>m_axi_gmem1_ARPROT</port>
                <port>m_axi_gmem1_ARQOS</port>
                <port>m_axi_gmem1_ARREADY</port>
                <port>m_axi_gmem1_ARREGION</port>
                <port>m_axi_gmem1_ARSIZE</port>
                <port>m_axi_gmem1_ARUSER</port>
                <port>m_axi_gmem1_ARVALID</port>
                <port>m_axi_gmem1_AWADDR</port>
                <port>m_axi_gmem1_AWBURST</port>
                <port>m_axi_gmem1_AWCACHE</port>
                <port>m_axi_gmem1_AWID</port>
                <port>m_axi_gmem1_AWLEN</port>
                <port>m_axi_gmem1_AWLOCK</port>
                <port>m_axi_gmem1_AWPROT</port>
                <port>m_axi_gmem1_AWQOS</port>
                <port>m_axi_gmem1_AWREADY</port>
                <port>m_axi_gmem1_AWREGION</port>
                <port>m_axi_gmem1_AWSIZE</port>
                <port>m_axi_gmem1_AWUSER</port>
                <port>m_axi_gmem1_AWVALID</port>
                <port>m_axi_gmem1_BID</port>
                <port>m_axi_gmem1_BREADY</port>
                <port>m_axi_gmem1_BRESP</port>
                <port>m_axi_gmem1_BUSER</port>
                <port>m_axi_gmem1_BVALID</port>
                <port>m_axi_gmem1_RDATA</port>
                <port>m_axi_gmem1_RID</port>
                <port>m_axi_gmem1_RLAST</port>
                <port>m_axi_gmem1_RREADY</port>
                <port>m_axi_gmem1_RRESP</port>
                <port>m_axi_gmem1_RUSER</port>
                <port>m_axi_gmem1_RVALID</port>
                <port>m_axi_gmem1_WDATA</port>
                <port>m_axi_gmem1_WID</port>
                <port>m_axi_gmem1_WLAST</port>
                <port>m_axi_gmem1_WREADY</port>
                <port>m_axi_gmem1_WSTRB</port>
                <port>m_axi_gmem1_WUSER</port>
                <port>m_axi_gmem1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="weights"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="weights"/>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="bias"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="bias"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem2" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem2_" paramPrefix="C_M_AXI_GMEM2_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">WRITE_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem2_ARADDR</port>
                <port>m_axi_gmem2_ARBURST</port>
                <port>m_axi_gmem2_ARCACHE</port>
                <port>m_axi_gmem2_ARID</port>
                <port>m_axi_gmem2_ARLEN</port>
                <port>m_axi_gmem2_ARLOCK</port>
                <port>m_axi_gmem2_ARPROT</port>
                <port>m_axi_gmem2_ARQOS</port>
                <port>m_axi_gmem2_ARREADY</port>
                <port>m_axi_gmem2_ARREGION</port>
                <port>m_axi_gmem2_ARSIZE</port>
                <port>m_axi_gmem2_ARUSER</port>
                <port>m_axi_gmem2_ARVALID</port>
                <port>m_axi_gmem2_AWADDR</port>
                <port>m_axi_gmem2_AWBURST</port>
                <port>m_axi_gmem2_AWCACHE</port>
                <port>m_axi_gmem2_AWID</port>
                <port>m_axi_gmem2_AWLEN</port>
                <port>m_axi_gmem2_AWLOCK</port>
                <port>m_axi_gmem2_AWPROT</port>
                <port>m_axi_gmem2_AWQOS</port>
                <port>m_axi_gmem2_AWREADY</port>
                <port>m_axi_gmem2_AWREGION</port>
                <port>m_axi_gmem2_AWSIZE</port>
                <port>m_axi_gmem2_AWUSER</port>
                <port>m_axi_gmem2_AWVALID</port>
                <port>m_axi_gmem2_BID</port>
                <port>m_axi_gmem2_BREADY</port>
                <port>m_axi_gmem2_BRESP</port>
                <port>m_axi_gmem2_BUSER</port>
                <port>m_axi_gmem2_BVALID</port>
                <port>m_axi_gmem2_RDATA</port>
                <port>m_axi_gmem2_RID</port>
                <port>m_axi_gmem2_RLAST</port>
                <port>m_axi_gmem2_RREADY</port>
                <port>m_axi_gmem2_RRESP</port>
                <port>m_axi_gmem2_RUSER</port>
                <port>m_axi_gmem2_RVALID</port>
                <port>m_axi_gmem2_WDATA</port>
                <port>m_axi_gmem2_WID</port>
                <port>m_axi_gmem2_WLAST</port>
                <port>m_axi_gmem2_WREADY</port>
                <port>m_axi_gmem2_WSTRB</port>
                <port>m_axi_gmem2_WUSER</port>
                <port>m_axi_gmem2_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="output"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="output"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="13">Interface, Read/Write, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_gmem0">READ_ONLY, 32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=2</column>
                    <column name="m_axi_gmem1">READ_ONLY, 32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=2</column>
                    <column name="m_axi_gmem2">WRITE_ONLY, 32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, </column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 6, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">input_r_1, 0x10, 32, W, Data signal of input_r, </column>
                    <column name="s_axi_control">input_r_2, 0x14, 32, W, Data signal of input_r, </column>
                    <column name="s_axi_control">weights_1, 0x1c, 32, W, Data signal of weights, </column>
                    <column name="s_axi_control">weights_2, 0x20, 32, W, Data signal of weights, </column>
                    <column name="s_axi_control">bias_1, 0x28, 32, W, Data signal of bias, </column>
                    <column name="s_axi_control">bias_2, 0x2c, 32, W, Data signal of bias, </column>
                    <column name="s_axi_control">output_r_1, 0x34, 32, W, Data signal of output_r, </column>
                    <column name="s_axi_control">output_r_2, 0x38, 32, W, Data signal of output_r, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="input">in, float*</column>
                    <column name="weights">in, float*</column>
                    <column name="bias">in, float*</column>
                    <column name="output">out, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="input">m_axi_gmem0, interface, , channel=0</column>
                    <column name="input">s_axi_control, register, offset, name=input_r_1 offset=0x10 range=32</column>
                    <column name="input">s_axi_control, register, offset, name=input_r_2 offset=0x14 range=32</column>
                    <column name="weights">m_axi_gmem1, interface, , channel=0</column>
                    <column name="weights">s_axi_control, register, offset, name=weights_1 offset=0x1c range=32</column>
                    <column name="weights">s_axi_control, register, offset, name=weights_2 offset=0x20 range=32</column>
                    <column name="bias">m_axi_gmem1, interface, , channel=0</column>
                    <column name="bias">s_axi_control, register, offset, name=bias_1 offset=0x28 range=32</column>
                    <column name="bias">s_axi_control, register, offset, name=bias_2 offset=0x2c range=32</column>
                    <column name="output">m_axi_gmem2, interface, , channel=0</column>
                    <column name="output">s_axi_control, register, offset, name=output_r_1 offset=0x34 range=32</column>
                    <column name="output">s_axi_control, register, offset, name=output_r_2 offset=0x38 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.amd.com/access/sources/dita/topic?Doc_Version=2025.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_gmem0">read, 3, 32, , </column>
                    <column name="m_axi_gmem2">write, 10, 32, VITIS_LOOP_151_25, conv2d.cpp:151:24</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_gmem0">input, conv2d.cpp:45:32, read, Widen Fail, , VITIS_LOOP_44_5, conv2d.cpp:44:38, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem0">input, conv2d.cpp:45:32, read, Fail, , VITIS_LOOP_43_4, conv2d.cpp:43:34, 214-230, Stride is incompatible</column>
                    <column name="m_axi_gmem0">input, conv2d.cpp:45:32, read, Inferred, 3, VITIS_LOOP_44_5, conv2d.cpp:44:38, , </column>
                    <column name="m_axi_gmem1">, conv2d.cpp:37:22, read, Fail, , , , 214-224, Could not burst due to multiple potential reads to the same bundle in the same region.</column>
                    <column name="m_axi_gmem1">bias, conv2d.cpp:41:29, read, Widen Fail, , VITIS_LOOP_37_1, conv2d.cpp:37:22, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem1">bias, conv2d.cpp:41:29, read, Inferred, 8, VITIS_LOOP_37_1, conv2d.cpp:37:22, , </column>
                    <column name="m_axi_gmem1">weights, conv2d.cpp:46:34, read, Widen Fail, , VITIS_LOOP_44_5, conv2d.cpp:44:38, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem1">weights, conv2d.cpp:46:34, read, Fail, , VITIS_LOOP_39_3, conv2d.cpp:39:30, 214-230, Stride is incompatible</column>
                    <column name="m_axi_gmem1">weights, conv2d.cpp:46:34, read, Inferred, 9, VITIS_LOOP_43_4, conv2d.cpp:43:34, , </column>
                    <column name="m_axi_gmem1">, conv2d.cpp:85:23, read, Fail, , , , 214-224, Could not burst due to multiple potential reads to the same bundle in the same region.</column>
                    <column name="m_axi_gmem1">bias, conv2d.cpp:89:29, read, Widen Fail, , VITIS_LOOP_85_11, conv2d.cpp:85:23, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem1">bias, conv2d.cpp:89:29, read, Inferred, 16, VITIS_LOOP_85_11, conv2d.cpp:85:23, , </column>
                    <column name="m_axi_gmem1">weights, conv2d.cpp:101:38, read, Widen Fail, , VITIS_LOOP_93_16, conv2d.cpp:93:43, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem1">weights, conv2d.cpp:101:38, read, Fail, , VITIS_LOOP_87_13, conv2d.cpp:87:31, 214-230, Stride is incompatible</column>
                    <column name="m_axi_gmem1">weights, conv2d.cpp:101:38, read, Inferred, 72, VITIS_LOOP_91_14, conv2d.cpp:91:35, , </column>
                    <column name="m_axi_gmem1">, conv2d.cpp:151:24, read, Fail, , , , 214-224, Could not burst due to multiple potential reads to the same bundle in the same region.</column>
                    <column name="m_axi_gmem1">bias, conv2d.cpp:153:21, read, Widen Fail, , VITIS_LOOP_151_25, conv2d.cpp:151:24, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem1">bias, conv2d.cpp:153:21, read, Inferred, 10, VITIS_LOOP_151_25, conv2d.cpp:151:24, , </column>
                    <column name="m_axi_gmem1">weights, conv2d.cpp:156:31, read, Widen Fail, , VITIS_LOOP_155_26, conv2d.cpp:155:28, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem1">weights, conv2d.cpp:156:31, read, Inferred, 4000, VITIS_LOOP_151_25, conv2d.cpp:151:24, , </column>
                    <column name="m_axi_gmem2">output, conv2d.cpp:158:19, write, Widen Fail, , VITIS_LOOP_151_25, conv2d.cpp:151:24, 214-353, Could not widen since type float size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem2">output, conv2d.cpp:158:19, write, Inferred, 10, VITIS_LOOP_151_25, conv2d.cpp:151:24, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="interface" location="conv2d.cpp:9" status="valid" parentFunction="conv2d" variable="input" isDirective="0" options="m_axi port=input bundle=gmem0 depth=784"/>
        <Pragma type="interface" location="conv2d.cpp:10" status="valid" parentFunction="conv2d" variable="weights" isDirective="0" options="m_axi port=weights bundle=gmem1 depth=5224"/>
        <Pragma type="interface" location="conv2d.cpp:11" status="valid" parentFunction="conv2d" variable="bias" isDirective="0" options="m_axi port=bias bundle=gmem1 depth=34"/>
        <Pragma type="interface" location="conv2d.cpp:12" status="valid" parentFunction="conv2d" variable="output" isDirective="0" options="m_axi port=output bundle=gmem2 depth=10"/>
        <Pragma type="interface" location="conv2d.cpp:14" status="valid" parentFunction="conv2d" variable="input" isDirective="0" options="s_axilite port=input"/>
        <Pragma type="interface" location="conv2d.cpp:15" status="valid" parentFunction="conv2d" variable="weights" isDirective="0" options="s_axilite port=weights"/>
        <Pragma type="interface" location="conv2d.cpp:16" status="valid" parentFunction="conv2d" variable="bias" isDirective="0" options="s_axilite port=bias"/>
        <Pragma type="interface" location="conv2d.cpp:17" status="valid" parentFunction="conv2d" variable="output" isDirective="0" options="s_axilite port=output"/>
        <Pragma type="interface" location="conv2d.cpp:18" status="valid" parentFunction="conv2d" variable="return" isDirective="0" options="s_axilite port=return"/>
        <Pragma type="loop_flatten" location="conv2d.cpp:137" status="valid" parentFunction="conv2d" variable="" isDirective="0" options=" "/>
        <Pragma type="loop_flatten" location="conv2d.cpp:137" status="valid" parentFunction="conv2d" variable="" isDirective="0" options=" "/>
        <Pragma type="loop_flatten" location="conv2d.cpp:137" status="valid" parentFunction="conv2d" variable="" isDirective="0" options=" "/>
        <Pragma type="loop_flatten" location="conv2d.cpp:137" status="valid" parentFunction="conv2d" variable="" isDirective="0" options=" "/>
        <Pragma type="loop_flatten" location="conv2d.cpp:137" status="valid" parentFunction="conv2d" variable="" isDirective="0" options=" "/>
        <Pragma type="loop_flatten" location="conv2d.cpp:137" status="warning" parentFunction="conv2d" variable="" isDirective="0" options=" ">
            <Msg msg_id="HLS 200-880" msg_severity="WARNING" msg_body="The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92' (loop 'VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_15_VITIS_LOOP_93_16'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation ('sum_write_ln89', conv2d.cpp:89) of variable 'sum_1', conv2d.cpp:100 32 bit on local variable 'sum', conv2d.cpp:89 and 'load' operation 32 bit ('sum_load', conv2d.cpp:86) on local variable 'sum', conv2d.cpp:89."/>
            <Msg msg_id="HLS 200-880" msg_severity="WARNING" msg_body="The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92' (loop 'VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_15_VITIS_LOOP_93_16'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 0) between 'store' operation ('sum_write_ln89', conv2d.cpp:89) of variable 'sum_1', conv2d.cpp:100 32 bit on local variable 'sum', conv2d.cpp:89 and 'load' operation 32 bit ('sum_load', conv2d.cpp:86) on local variable 'sum', conv2d.cpp:89."/>
            <Msg msg_id="HLS 200-880" msg_severity="WARNING" msg_body="The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92' (loop 'VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_15_VITIS_LOOP_93_16'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 0) between 'store' operation ('sum_write_ln89', conv2d.cpp:89) of variable 'sum_1', conv2d.cpp:100 32 bit on local variable 'sum', conv2d.cpp:89 and 'load' operation 32 bit ('sum_load', conv2d.cpp:86) on local variable 'sum', conv2d.cpp:89."/>
            <Msg msg_id="HLS 200-880" msg_severity="WARNING" msg_body="The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92' (loop 'VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_15_VITIS_LOOP_93_16'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 0) between 'store' operation ('sum_write_ln89', conv2d.cpp:89) of variable 'sum_1', conv2d.cpp:100 32 bit on local variable 'sum', conv2d.cpp:89 and 'load' operation 32 bit ('sum_load', conv2d.cpp:86) on local variable 'sum', conv2d.cpp:89."/>
            <Msg msg_id="HLS 200-880" msg_severity="WARNING" msg_body="The II Violation in module 'conv2d_Pipeline_VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92' (loop 'VITIS_LOOP_86_12_VITIS_LOOP_87_13_VITIS_LOOP_91_14_VITIS_LOOP_92_15_VITIS_LOOP_93_16'): Unable to enforce a carried dependence constraint (II = 5, distance = 1, offset = 0) between 'store' operation ('sum_write_ln89', conv2d.cpp:89) of variable 'sum_1', conv2d.cpp:100 32 bit on local variable 'sum', conv2d.cpp:89 and 'load' operation 32 bit ('sum_load', conv2d.cpp:86) on local variable 'sum', conv2d.cpp:89."/>
        </Pragma>
        <Pragma type="loop_flatten" location="conv2d.cpp:137" status="valid" parentFunction="conv2d" variable="" isDirective="0" options=" "/>
        <Pragma type="loop_flatten" location="conv2d.cpp:137" status="valid" parentFunction="conv2d" variable="" isDirective="0" options=" "/>
    </PragmaReport>
    <AutoPragmaReport>
        <AutoPragma type="loop_flatten" parentFunction="conv2d" options=" " pragmaLocId="conv2d.cpp:61:0" pragmaLocOpt="conv2d/VITIS_LOOP_61_7" srcPragmaType="pipeline" srcPragmaLoc="conv2d.cpp:62" srcPragmaSource="dse-inferred" srcPragmaSourceDesc="pipeline conv2d.cpp:62 (Performance Budgeter)" srcIsDirective="0" srcIsSlxDirective="0" srcIsCsimDirective="0" directiveIni="syn.directive.loop_flatten=conv2d/VITIS_LOOP_61_7  " loopName="VITIS_LOOP_61_7" loopLoc="conv2d.cpp:61:26"/>
        <AutoPragma type="loop_flatten" parentFunction="conv2d" options=" " pragmaLocId="conv2d.cpp:60:0" pragmaLocOpt="conv2d/VITIS_LOOP_60_6" srcPragmaType="pipeline" srcPragmaLoc="conv2d.cpp:62" srcPragmaSource="dse-inferred" srcPragmaSourceDesc="pipeline conv2d.cpp:62 (Performance Budgeter)" srcIsDirective="0" srcIsSlxDirective="0" srcIsCsimDirective="0" directiveIni="syn.directive.loop_flatten=conv2d/VITIS_LOOP_60_6  " loopName="VITIS_LOOP_60_6" loopLoc="conv2d.cpp:60:22"/>
        <AutoPragma type="loop_flatten" parentFunction="conv2d" options=" " pragmaLocId="conv2d.cpp:92:0" pragmaLocOpt="conv2d/VITIS_LOOP_92_15" srcPragmaType="pipeline" srcPragmaLoc="conv2d.cpp:93" srcPragmaSource="dse-inferred" srcPragmaSourceDesc="pipeline conv2d.cpp:93 (Performance Budgeter)" srcIsDirective="0" srcIsSlxDirective="0" srcIsCsimDirective="0" directiveIni="syn.directive.loop_flatten=conv2d/VITIS_LOOP_92_15  " loopName="VITIS_LOOP_92_15" loopLoc="conv2d.cpp:92:39"/>
        <AutoPragma type="loop_flatten" parentFunction="conv2d" options=" " pragmaLocId="conv2d.cpp:91:0" pragmaLocOpt="conv2d/VITIS_LOOP_91_14" srcPragmaType="pipeline" srcPragmaLoc="conv2d.cpp:93" srcPragmaSource="dse-inferred" srcPragmaSourceDesc="pipeline conv2d.cpp:93 (Performance Budgeter)" srcIsDirective="0" srcIsSlxDirective="0" srcIsCsimDirective="0" directiveIni="syn.directive.loop_flatten=conv2d/VITIS_LOOP_91_14  " loopName="VITIS_LOOP_91_14" loopLoc="conv2d.cpp:91:35"/>
        <AutoPragma type="loop_flatten" parentFunction="conv2d" options=" " pragmaLocId="conv2d.cpp:87:0" pragmaLocOpt="conv2d/VITIS_LOOP_87_13" srcPragmaType="pipeline" srcPragmaLoc="conv2d.cpp:93" srcPragmaSource="dse-inferred" srcPragmaSourceDesc="pipeline conv2d.cpp:93 (Performance Budgeter)" srcIsDirective="0" srcIsSlxDirective="0" srcIsCsimDirective="0" directiveIni="syn.directive.loop_flatten=conv2d/VITIS_LOOP_87_13  " loopName="VITIS_LOOP_87_13" loopLoc="conv2d.cpp:87:31"/>
        <AutoPragma type="loop_flatten" parentFunction="conv2d" options=" " pragmaLocId="conv2d.cpp:86:0" pragmaLocOpt="conv2d/VITIS_LOOP_86_12" srcPragmaType="pipeline" srcPragmaLoc="conv2d.cpp:93" srcPragmaSource="dse-inferred" srcPragmaSourceDesc="pipeline conv2d.cpp:93 (Performance Budgeter)" srcIsDirective="0" srcIsSlxDirective="0" srcIsCsimDirective="0" directiveIni="syn.directive.loop_flatten=conv2d/VITIS_LOOP_86_12  " loopName="VITIS_LOOP_86_12" loopLoc="conv2d.cpp:86:27"/>
        <AutoPragma type="loop_flatten" parentFunction="conv2d" options=" " pragmaLocId="conv2d.cpp:117:0" pragmaLocOpt="conv2d/VITIS_LOOP_117_18" srcPragmaType="pipeline" srcPragmaLoc="conv2d.cpp:118" srcPragmaSource="dse-inferred" srcPragmaSourceDesc="pipeline conv2d.cpp:118 (Performance Budgeter)" srcIsDirective="0" srcIsSlxDirective="0" srcIsCsimDirective="0" directiveIni="syn.directive.loop_flatten=conv2d/VITIS_LOOP_117_18  " loopName="VITIS_LOOP_117_18" loopLoc="conv2d.cpp:117:28"/>
        <AutoPragma type="loop_flatten" parentFunction="conv2d" options=" " pragmaLocId="conv2d.cpp:116:0" pragmaLocOpt="conv2d/VITIS_LOOP_116_17" srcPragmaType="pipeline" srcPragmaLoc="conv2d.cpp:118" srcPragmaSource="dse-inferred" srcPragmaSourceDesc="pipeline conv2d.cpp:118 (Performance Budgeter)" srcIsDirective="0" srcIsSlxDirective="0" srcIsCsimDirective="0" directiveIni="syn.directive.loop_flatten=conv2d/VITIS_LOOP_116_17  " loopName="VITIS_LOOP_116_17" loopLoc="conv2d.cpp:116:24"/>
        <AutoPragma type="pipeline" parentFunction="conv2d" options="" pragmaLocId="conv2d.cpp:39:0" pragmaLocOpt="conv2d/VITIS_LOOP_39_3" srcTcl="config_compile -pipeline_loops 64" srcIni="syn.compile.pipeline_loops=64" srcPragmaType="" srcPragmaLoc="syn.compile.pipeline_loops=64" srcPragmaSource="config" srcPragmaSourceDesc="syn.compile.pipeline_loops=64" srcIsDirective="0" srcIsSlxDirective="0" srcIsCsimDirective="0" directiveIni="syn.directive.pipeline=conv2d/VITIS_LOOP_39_3 " loopName="VITIS_LOOP_39_3" loopLoc="conv2d.cpp:39:30"/>
        <AutoPragma type="pipeline" parentFunction="conv2d" options="" pragmaLocId="conv2d.cpp:62:0" pragmaLocOpt="conv2d/VITIS_LOOP_62_8" srcTcl="config_compile -pipeline_loops 64" srcIni="syn.compile.pipeline_loops=64" srcPragmaType="" srcPragmaLoc="syn.compile.pipeline_loops=64" srcPragmaSource="config" srcPragmaSourceDesc="syn.compile.pipeline_loops=64" srcIsDirective="0" srcIsSlxDirective="0" srcIsCsimDirective="0" directiveIni="syn.directive.pipeline=conv2d/VITIS_LOOP_62_8 " loopName="VITIS_LOOP_62_8" loopLoc="conv2d.cpp:62:30"/>
        <AutoPragma type="pipeline" parentFunction="conv2d" options="" pragmaLocId="conv2d.cpp:93:0" pragmaLocOpt="conv2d/VITIS_LOOP_93_16" srcTcl="config_compile -pipeline_loops 64" srcIni="syn.compile.pipeline_loops=64" srcPragmaType="" srcPragmaLoc="syn.compile.pipeline_loops=64" srcPragmaSource="config" srcPragmaSourceDesc="syn.compile.pipeline_loops=64" srcIsDirective="0" srcIsSlxDirective="0" srcIsCsimDirective="0" directiveIni="syn.directive.pipeline=conv2d/VITIS_LOOP_93_16 " loopName="VITIS_LOOP_93_16" loopLoc="conv2d.cpp:93:43"/>
        <AutoPragma type="pipeline" parentFunction="conv2d" options="" pragmaLocId="conv2d.cpp:118:0" pragmaLocOpt="conv2d/VITIS_LOOP_118_19" srcTcl="config_compile -pipeline_loops 64" srcIni="syn.compile.pipeline_loops=64" srcPragmaType="" srcPragmaLoc="syn.compile.pipeline_loops=64" srcPragmaSource="config" srcPragmaSourceDesc="syn.compile.pipeline_loops=64" srcIsDirective="0" srcIsSlxDirective="0" srcIsCsimDirective="0" directiveIni="syn.directive.pipeline=conv2d/VITIS_LOOP_118_19 " loopName="VITIS_LOOP_118_19" loopLoc="conv2d.cpp:118:32"/>
        <AutoPragma type="pipeline" parentFunction="conv2d" options="" pragmaLocId="conv2d.cpp:139:0" pragmaLocOpt="conv2d/VITIS_LOOP_139_24" srcTcl="config_compile -pipeline_loops 64" srcIni="syn.compile.pipeline_loops=64" srcPragmaType="" srcPragmaLoc="syn.compile.pipeline_loops=64" srcPragmaSource="config" srcPragmaSourceDesc="syn.compile.pipeline_loops=64" srcIsDirective="0" srcIsSlxDirective="0" srcIsCsimDirective="0" directiveIni="syn.directive.pipeline=conv2d/VITIS_LOOP_139_24 " loopName="VITIS_LOOP_139_24" loopLoc="conv2d.cpp:139:32"/>
        <AutoPragma type="pipeline" parentFunction="conv2d" options="" pragmaLocId="conv2d.cpp:155:0" pragmaLocOpt="conv2d/VITIS_LOOP_155_26" srcTcl="config_compile -pipeline_loops 64" srcIni="syn.compile.pipeline_loops=64" srcPragmaType="" srcPragmaLoc="syn.compile.pipeline_loops=64" srcPragmaSource="config" srcPragmaSourceDesc="syn.compile.pipeline_loops=64" srcIsDirective="0" srcIsSlxDirective="0" srcIsCsimDirective="0" directiveIni="syn.directive.pipeline=conv2d/VITIS_LOOP_155_26 " loopName="VITIS_LOOP_155_26" loopLoc="conv2d.cpp:155:28"/>
    </AutoPragmaReport>
</profile>
