Microsemi Libero Software
Version: 11.9.2.1
Release: v11.9 SP2

Created a new design.
'BA_NAME' set to 'Top_0_ba'
'IDE_DESIGNERVIEW_NAME' set to 'Impl1'
'IDE_DESIGNERVIEW_COUNT' set to '1'
'IDE_DESIGNERVIEW_REV0' set to 'Impl1'
'IDE_DESIGNERVIEW_REVNUM0' set to '1'
'IDE_DESIGNERVIEW_ROOTDIR' set to 'D:\FPGA\a3p1000_FIBER\designer'
'IDE_DESIGNERVIEW_LASTREV' set to '1'
'DESDIR' set to 'D:/FPGA/a3p1000_FIBER/designer/impl1'
'BA_DIR' set to 'D:/FPGA/a3p1000_FIBER/designer/impl1'
'BA_NETLIST_ALSO' set to '1'
'EDNINFLAVOR' set to 'GENERIC'
'NETLIST_NAMING_STYLE' set to 'VERILOG'
'EXPORT_STATUS_REPORT' set to '1'
'EXPORT_STATUS_REPORT_FILENAME' set to 'Top_0.rpt'
'AUDIT_NETLIST_FILE' set to '1'
'AUDIT_DCF_FILE' set to '1'
'AUDIT_PIN_FILE' set to '1'
'AUDIT_ADL_FILE' set to '1'

 Netlist Reading Time = 0.0 seconds
Imported the file:
   D:\FPGA\a3p1000_FIBER\synthesis\Top_0.edn

The Import command succeeded ( 00:00:01 )
Design saved to file Top_0.adb.
=====================================================================
Parameters used to run compile:
===============================

Family      : ProASIC3
Device      : A3P1000
Package     : 208 PQFP
Source      : D:\FPGA\a3p1000_FIBER\synthesis\Top_0.edn
Format      : EDIF
Topcell     : Top_0
Speed grade : STD
Temp        : 0:25:70
Voltage     : 1.58:1.50:1.42

Keep Existing Physical Constraints : No
Keep Existing Timing Constraints   : Yes

pdc_abort_on_error                 : Yes
pdc_eco_display_unmatched_objects  : No
pdc_eco_max_warnings               : 10000

demote_globals                     : No
promote_globals                    : No
localclock_max_shared_instances    : 12
localclock_buffer_tree_max_fanout  : 12

combine_register                   : No
delete_buffer_tree                 : No

report_high_fanout_nets_limit      : 10

=====================================================================
Compile starts ...

Warning: CMP201: Net COREUART_0/genblk3_rx_fifo/Top_0_COREUART_0_fifo_256x8_pa3/AEMPTY drives no
         load.
Warning: CMP201: Net
         COREUART_0/genblk3_rx_fifo/Top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0_FULL_0 drives no
         load.
Warning: CMP201: Net COREUART_0/genblk3_rx_fifo/Top_0_COREUART_0_fifo_256x8_pa3/Q_1[0] drives no
         load.
Warning: CMP201: Net COREUART_0/genblk3_rx_fifo/Top_0_COREUART_0_fifo_256x8_pa3/Q_1[1] drives no
         load.
Warning: CMP201: Net COREUART_0/genblk3_rx_fifo/Top_0_COREUART_0_fifo_256x8_pa3/Q_1[2] drives no
         load.
Warning: CMP201: Net COREUART_0/genblk3_rx_fifo/Top_0_COREUART_0_fifo_256x8_pa3/Q_1[3] drives no
         load.
Warning: CMP201: Net COREUART_0/genblk3_rx_fifo/Top_0_COREUART_0_fifo_256x8_pa3/Q_1[4] drives no
         load.
Warning: CMP201: Net COREUART_0/genblk3_rx_fifo/Top_0_COREUART_0_fifo_256x8_pa3/Q_1[5] drives no
         load.
Warning: CMP201: Net COREUART_0/genblk3_rx_fifo/Top_0_COREUART_0_fifo_256x8_pa3/Q_1[6] drives no
         load.
Warning: CMP201: Net COREUART_0/genblk3_rx_fifo/Top_0_COREUART_0_fifo_256x8_pa3/Q_1[7] drives no
         load.
Warning: CMP201: Net COREUART_0/genblk3_rx_fifo/Top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0_RD8_0
         drives no load.
Warning: CMP201: Net COREUART_0/genblk3_rx_fifo/Top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0_RD9_0
         drives no load.
Warning: CMP201: Net
         COREUART_0/genblk3_rx_fifo/Top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0_RD10_0 drives no
         load.
Warning: CMP201: Net
         COREUART_0/genblk3_rx_fifo/Top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0_RD11_0 drives no
         load.
Warning: CMP201: Net
         COREUART_0/genblk3_rx_fifo/Top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0_RD12_0 drives no
         load.
Warning: CMP201: Net
         COREUART_0/genblk3_rx_fifo/Top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0_RD13_0 drives no
         load.
Warning: CMP201: Net
         COREUART_0/genblk3_rx_fifo/Top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0_RD14_0 drives no
         load.
Warning: CMP201: Net
         COREUART_0/genblk3_rx_fifo/Top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0_RD15_0 drives no
         load.
Warning: CMP201: Net
         COREUART_0/genblk3_rx_fifo/Top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0_RD16_0 drives no
         load.
Warning: CMP201: Net
         COREUART_0/genblk3_rx_fifo/Top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0_RD17_0 drives no
         load.
Warning: CMP201: Net COREUART_0/genblk2_tx_fifo/Top_0_COREUART_0_fifo_256x8_pa3/AEMPTY drives no
         load.
Warning: CMP201: Net COREUART_0/genblk2_tx_fifo/Top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0_FULL
         drives no load.
Warning: CMP201: Net COREUART_0/genblk2_tx_fifo/Top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0_RD8
         drives no load.
Warning: CMP201: Net COREUART_0/genblk2_tx_fifo/Top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0_RD9
         drives no load.
Warning: CMP201: Net COREUART_0/genblk2_tx_fifo/Top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0_RD10
         drives no load.
Warning: CMP201: Net COREUART_0/genblk2_tx_fifo/Top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0_RD11
         drives no load.
Warning: CMP201: Net COREUART_0/genblk2_tx_fifo/Top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0_RD12
         drives no load.
Warning: CMP201: Net COREUART_0/genblk2_tx_fifo/Top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0_RD13
         drives no load.
Warning: CMP201: Net COREUART_0/genblk2_tx_fifo/Top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0_RD14
         drives no load.
Warning: CMP201: Net COREUART_0/genblk2_tx_fifo/Top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0_RD15
         drives no load.
Warning: CMP201: Net COREUART_0/genblk2_tx_fifo/Top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0_RD16
         drives no load.
Warning: CMP201: Net COREUART_0/genblk2_tx_fifo/Top_0_COREUART_0_fifo_256x8_pa3/FIFOBLOCK0_RD17
         drives no load.
Warning: Top level port FIBGY_FLT_H is not connected to any IO pad
Warning: Top level port FIBGY_FLT_L is not connected to any IO pad

Netlist Optimization Report
===========================

Optimized macros:
  - Dangling net drivers:   0
  - Buffers:                0
  - Inverters:              0
  - Tieoff:                 0
  - Logic combining:        2

    Total macros optimized  2

There were 0 error(s) and 34 warning(s) in this design.
=====================================================================
Compile report:
===============

    CORE                       Used:    254  Total:  24576   (1.03%)
    IO (W/ clocks)             Used:     16  Total:    154   (10.39%)
    Differential IO            Used:      0  Total:     35   (0.00%)
    GLOBAL (Chip+Quadrant)     Used:      2  Total:     18   (11.11%)
    PLL                        Used:      0  Total:      1   (0.00%)
    RAM/FIFO                   Used:      2  Total:     32   (6.25%)
    Low Static ICC             Used:      0  Total:      1   (0.00%)
    FlashROM                   Used:      0  Total:      1   (0.00%)
    User JTAG                  Used:      0  Total:      1   (0.00%)

Global Information:

    Type            | Used   | Total
    ----------------|--------|--------------
    Chip global     | 2      | 6  (33.33%)*
    Quadrant global | 0      | 12 (0.00%)

    (*) Chip globals may be assigned to Quadrant globals using the Multi-View Navigator (MVN)
        or Physical Design Constraints (PDC).
        They may also be assigned to Quadrant globals automatically during Layout.

Core Information:

    Type    | Instances    | Core tiles
    --------|--------------|-----------
    COMB    | 152          | 152
    SEQ     | 102          | 102

I/O Function:

    Type                                  | w/o register  | w/ register  | w/ DDR register
    --------------------------------------|---------------|--------------|----------------
    Input I/O                             | 11            | 0            | 0
    Output I/O                            | 5             | 0            | 0
    Bidirectional I/O                     | 0             | 0            | 0
    Differential Input I/O Pairs          | 0             | 0            | 0
    Differential Output I/O Pairs         | 0             | 0            | 0

I/O Technology:

                                    |   Voltages    |             I/Os
    --------------------------------|-------|-------|-------|--------|--------------
    I/O Standard(s)                 | Vcci  | Vref  | Input | Output | Bidirectional
    --------------------------------|-------|-------|-------|--------|--------------
    LVTTL                           | 3.30v | N/A   | 11    | 5      | 0

I/O Placement:

    Locked  :   0
    Placed  :   0
    UnPlaced:  16 ( 100.00% )

Net information report:
=======================

The following nets have been assigned to a chip global resource:
    Fanout  Type          Name
    --------------------------
    106     CLK_NET       Net   : CLK_c
                          Driver: CLK_pad
                          Source: NETLIST
    96      SET/RESET_NET Net   : RESET_c
                          Driver: RESET_pad
                          Source: NETLIST

High fanout nets in the post compile netlist:
    Fanout  Type          Name
    --------------------------
    19      INT_NET       Net   : COREUART_0/baud_clock
                          Driver: COREUART_0/make_CLOCK_GEN/genblk1.baud_clock_int
    15      INT_NET       Net   : COREUART_0/make_RX/N_163_1
                          Driver: COREUART_0/make_RX/rx_state_RNIJP7J_0[0]
    13      INT_NET       Net   : COREUART_0/make_CLOCK_GEN/baud_cntr8
                          Driver: COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI94DU4[10]
    12      INT_NET       Net   : COREUART_0/make_RX/rx_bit_cnte
                          Driver: COREUART_0/make_RX/receive_count_RNIMJSH2[1]
    10      INT_NET       Net   : FIBERGYRO_TX_EN_c
                          Driver: FIBERGYRO_control_0/TX_state_RNIGM7A
    10      INT_NET       Net   : COREUART_0/xmit_pulse
                          Driver: COREUART_0/make_CLOCK_GEN/xmit_clock_RNIKRQP
    9       INT_NET       Net   : FIBERGYRO_control_0/TX6
                          Driver: FIBERGYRO_control_0/TX_RNIEN3B6[1]
    8       INT_NET       Net   : COREUART_0/make_TX/xmit_state[3]
                          Driver: COREUART_0/make_TX/xmit_state[3]
    8       INT_NET       Net   : COREUART_0/make_TX/N_28
                          Driver: COREUART_0/make_TX/xmit_state_RNIPTQQ[2]
    8       INT_NET       Net   : COREUART_0/make_RX/receive_count[0]
                          Driver: COREUART_0/make_RX/receive_count[0]

Nets that are candidates for clock assignment and the resulting fanout:
    Fanout  Type          Name
    --------------------------
    19      INT_NET       Net   : COREUART_0/baud_clock
                          Driver: COREUART_0/make_CLOCK_GEN/genblk1.baud_clock_int
    15      INT_NET       Net   : COREUART_0/make_RX/N_163_1
                          Driver: COREUART_0/make_RX/rx_state_RNIJP7J_0[0]
    13      INT_NET       Net   : COREUART_0/make_CLOCK_GEN/baud_cntr8
                          Driver: COREUART_0/make_CLOCK_GEN/genblk1.baud_cntr_RNI94DU4[10]
    12      INT_NET       Net   : COREUART_0/make_RX/rx_bit_cnte
                          Driver: COREUART_0/make_RX/receive_count_RNIMJSH2[1]
    10      INT_NET       Net   : FIBERGYRO_TX_EN_c
                          Driver: FIBERGYRO_control_0/TX_state_RNIGM7A
    10      INT_NET       Net   : COREUART_0/xmit_pulse
                          Driver: COREUART_0/make_CLOCK_GEN/xmit_clock_RNIKRQP
    9       INT_NET       Net   : FIBERGYRO_control_0/TX6
                          Driver: FIBERGYRO_control_0/TX_RNIEN3B6[1]
    8       INT_NET       Net   : COREUART_0/make_TX/xmit_state[3]
                          Driver: COREUART_0/make_TX/xmit_state[3]
    8       INT_NET       Net   : COREUART_0/make_TX/N_28
                          Driver: COREUART_0/make_TX/xmit_state_RNIPTQQ[2]
    8       INT_NET       Net   : COREUART_0/make_RX/receive_count[0]
                          Driver: COREUART_0/make_RX/receive_count[0]

The Compile command succeeded ( 00:00:01 )
Wrote status report to file: Top_0_compile_report.txt

The Report command succeeded ( 00:00:00 )
Wrote pin report to file: Top_0_report_pin_byname.txt

The Report command succeeded ( 00:00:00 )
Wrote pin report to file: Top_0_report_pin_bynumber.txt

The Report command succeeded ( 00:00:01 )
Design saved to file D:\FPGA\a3p1000_FIBER\designer\impl1\Top_0.adb.

The Execute Script command succeeded ( 00:00:08 )
Design closed.

