// Seed: 1522138207
module module_0 (
    input tri1 id_0,
    output tri0 id_1,
    input tri0 id_2,
    input tri0 id_3,
    input tri id_4
    , id_41,
    output tri id_5,
    input uwire id_6,
    input uwire id_7,
    output supply1 id_8,
    output supply0 id_9,
    input supply1 id_10,
    input tri0 id_11,
    input wire id_12,
    output wire id_13,
    output wor id_14,
    input wand id_15,
    output supply0 id_16,
    input wand id_17,
    output wire id_18,
    output supply1 id_19,
    output supply1 id_20,
    input supply0 id_21,
    output supply0 id_22,
    input wor id_23,
    input wire id_24,
    input supply1 id_25,
    input wor id_26,
    input tri0 id_27,
    output uwire id_28,
    input wand id_29,
    output tri1 id_30,
    input supply0 id_31,
    input tri0 id_32,
    input wire id_33,
    input wire id_34,
    input wire id_35,
    input wire id_36,
    output tri0 id_37,
    output wor id_38,
    output tri0 id_39
);
  assign id_38 = id_10;
  wire id_42;
endmodule
module module_1 #(
    parameter id_11 = 32'd4
) (
    input uwire id_0,
    input tri0 id_1,
    input tri1 id_2,
    output supply0 id_3,
    input wire id_4,
    input wand id_5,
    output supply0 id_6,
    output supply1 id_7,
    output wor id_8,
    output tri0 id_9
    , id_15,
    input uwire id_10,
    input tri0 _id_11,
    output wand id_12,
    input tri id_13
);
  wire id_16;
  wire id_17;
  ;
  module_0 modCall_1 (
      id_5,
      id_9,
      id_2,
      id_5,
      id_1,
      id_3,
      id_5,
      id_4,
      id_9,
      id_12,
      id_13,
      id_0,
      id_13,
      id_12,
      id_9,
      id_1,
      id_3,
      id_13,
      id_8,
      id_7,
      id_3,
      id_5,
      id_8,
      id_4,
      id_5,
      id_5,
      id_0,
      id_5,
      id_6,
      id_13,
      id_12,
      id_4,
      id_4,
      id_5,
      id_4,
      id_10,
      id_1,
      id_7,
      id_8,
      id_6
  );
  assign modCall_1.id_35 = 0;
  logic [1 : 1  -  id_11] id_18;
endmodule
