[TEST 275 - 69.json]
	MEM WRITE: fcc1 / (64705) => 69 / (105)
	MEM WRITE: fcc2 / (64706) => 48 / (72)
	MEM WRITE: fcc3 / (64707) => 2d / (45)
	MEM READ: fcc1 / (64705) => 69 / (105)
[OP START 64705 -> 0x69 -> adc]
	REGS:
		PC: 64705 (fcc1)
		SP: 90 (5a)
		A:  220 (dc)
		X:  150 (96)
		Y:  144 (90)
		P:  101 (65)
		|C|Z|I|D|B|X|V|N|
		|1|0|1|0|0|1|1|0|
	ADDRESSING MODE: IMMEDIATE
	MEM READ: fcc2 / (64706) => 48 / (72)
	BINADC: dc + 48 = 25[OP END @ 64706]
Done..
