module uc
(
	input [5:0] opcode,
	output reg regdst, regwrite,  alusrc, memtoreg,
	output reg [2:0] aluop
);

always @(*)
begin
	case(opcode)
	//Tipo R
		6'b000000:
			begin 
				regdst <= 1'b1;
				regwrite <= 1'b1;
				alusrc <= 1'b0;
				memtoreg <= 1'b0;
				aluop <= 3'b010;
			end
	endcase
end
endmodule 	