|xuat_xung
busy <= DDA:inst.busy
PULSE_WR => DDA:inst.PULSE_WR
NADV => inst6.IN0
Data[0] <> encoder_2:inst15.D[0]
Data[1] <> encoder_2:inst15.D[1]
Data[2] <> encoder_2:inst15.D[2]
Data[3] <> encoder_2:inst15.D[3]
Data[4] <> encoder_2:inst15.D[4]
Data[5] <> encoder_2:inst15.D[5]
Data[6] <> encoder_2:inst15.D[6]
Data[7] <> encoder_2:inst15.D[7]
Data[8] <> encoder_2:inst15.D[8]
Data[9] <> encoder_2:inst15.D[9]
Data[10] <> encoder_2:inst15.D[10]
Data[11] <> encoder_2:inst15.D[11]
Data[12] <> encoder_2:inst15.D[12]
Data[13] <> encoder_2:inst15.D[13]
Data[14] <> encoder_2:inst15.D[14]
Data[15] <> encoder_2:inst15.D[15]
NOE => encoder_2:inst15.NOE
CLK => encoder_2:inst15.CLK
CLK => DDA:inst.CLK
ENC_RST => encoder_2:inst15.ENC_RST
ENC_Mot[0] => encoder_2:inst15.ENC1[0]
ENC_Mot[1] => encoder_2:inst15.ENC1[1]
ENC2[0] => encoder_2:inst15.ENC2[0]
ENC2[1] => encoder_2:inst15.ENC2[1]
NWE => DDA:inst.NWE
HOME <= inst1.DB_MAX_OUTPUT_PORT_TYPE
LSW0 => inst1.IN0
LSW0 => inst4.IN1
LSW1 => inst1.IN1
LSW1 => inst13.IN1
PULSE1 <= inst11.DB_MAX_OUTPUT_PORT_TYPE
DIR1 <= DIR11.DB_MAX_OUTPUT_PORT_TYPE
PULSE0 <= inst10.DB_MAX_OUTPUT_PORT_TYPE
DIR0 <= DIR00.DB_MAX_OUTPUT_PORT_TYPE
NE1 => ~NO_FANOUT~
LSW2 => ~NO_FANOUT~
LSW3 => ~NO_FANOUT~
temp[0] => ~NO_FANOUT~
temp[1] => ~NO_FANOUT~
temp[2] => ~NO_FANOUT~
temp[3] => ~NO_FANOUT~


|xuat_xung|DDA:inst
busy <= busy1.DB_MAX_OUTPUT_PORT_TYPE
PULSE_WR => test:inst.WR
PULSE_WR => test:inst14.WR
CLK => test:inst.clk
CLK => test:inst14.clk
A[0] => 74138:inst2.A
A[1] => 74138:inst2.B
A[2] => 74138:inst2.C
CS => 74138:inst2.G2AN
NWE => 74138:inst2.G2BN
D[0] => 74373b:inst3.D[1]
D[0] => 74373b:inst6.D[1]
D[1] => 74373b:inst3.D[2]
D[1] => 74373b:inst6.D[2]
D[2] => 74373b:inst3.D[3]
D[2] => 74373b:inst6.D[3]
D[3] => 74373b:inst3.D[4]
D[3] => 74373b:inst6.D[4]
D[4] => 74373b:inst3.D[5]
D[4] => 74373b:inst6.D[5]
D[5] => 74373b:inst3.D[6]
D[5] => 74373b:inst6.D[6]
D[6] => 74373b:inst3.D[7]
D[6] => 74373b:inst6.D[7]
D[7] => 74373b:inst3.D[8]
D[7] => 74373b:inst6.D[8]
PULSE1 <= test:inst.pulse
DIR1 <= test:inst.dir
PULSE2 <= test:inst14.pulse
DIR2 <= test:inst14.dir


|xuat_xung|DDA:inst|test:inst
N[0] => Ntemp[0].DATAIN
N[1] => Ntemp[1].DATAIN
N[2] => Ntemp[2].DATAIN
N[3] => Ntemp[3].DATAIN
N[4] => Ntemp[4].DATAIN
N[5] => Ntemp[5].DATAIN
N[6] => Ntemp[6].DATAIN
N[7] => dir~reg0.DATAIN
WR => pre_WR.DATAIN
WR => Equal0.IN0
clk => pulse~reg0.CLK
clk => acc[0].CLK
clk => acc[1].CLK
clk => acc[2].CLK
clk => acc[3].CLK
clk => acc[4].CLK
clk => acc[5].CLK
clk => acc[6].CLK
clk => acc[7].CLK
clk => clk20u.CLK
clk => clk20u_cnt[0].CLK
clk => clk20u_cnt[1].CLK
clk => clk20u_cnt[2].CLK
clk => clk20u_cnt[3].CLK
clk => clk20u_cnt[4].CLK
clk => clk20u_cnt[5].CLK
clk => clk20u_cnt[6].CLK
clk => clk20u_cnt[7].CLK
clk => clk_cnt[0].CLK
clk => clk_cnt[1].CLK
clk => clk_cnt[2].CLK
clk => clk_cnt[3].CLK
clk => clk_cnt[4].CLK
clk => clk_cnt[5].CLK
clk => clk_cnt[6].CLK
clk => clk_cnt[7].CLK
clk => busy~reg0.CLK
clk => dir~reg0.CLK
clk => Ntemp[0].CLK
clk => Ntemp[1].CLK
clk => Ntemp[2].CLK
clk => Ntemp[3].CLK
clk => Ntemp[4].CLK
clk => Ntemp[5].CLK
clk => Ntemp[6].CLK
clk => Ntemp[7].CLK
clk => pre_WR.CLK
pulse <= pulse~reg0.DB_MAX_OUTPUT_PORT_TYPE
dir <= dir~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE


|xuat_xung|DDA:inst|74373b:inst3
Q8 <= 74.DB_MAX_OUTPUT_PORT_TYPE
D8 => 19.DATAIN
G => 19.LATCH_ENABLE
G => 18.LATCH_ENABLE
G => 17.LATCH_ENABLE
G => 16.LATCH_ENABLE
G => 15.LATCH_ENABLE
G => 14.LATCH_ENABLE
G => 13.LATCH_ENABLE
G => 12.LATCH_ENABLE
OEN => 1.IN0
Q7 <= 73.DB_MAX_OUTPUT_PORT_TYPE
D7 => 18.DATAIN
Q6 <= 72.DB_MAX_OUTPUT_PORT_TYPE
D6 => 17.DATAIN
Q5 <= 71.DB_MAX_OUTPUT_PORT_TYPE
D5 => 16.DATAIN
Q4 <= 70.DB_MAX_OUTPUT_PORT_TYPE
D4 => 15.DATAIN
Q3 <= 69.DB_MAX_OUTPUT_PORT_TYPE
D3 => 14.DATAIN
Q2 <= 68.DB_MAX_OUTPUT_PORT_TYPE
D2 => 13.DATAIN
Q1 <= 67.DB_MAX_OUTPUT_PORT_TYPE
D1 => 12.DATAIN


|xuat_xung|DDA:inst|74138:inst2
Y7N <= 22.DB_MAX_OUTPUT_PORT_TYPE
G1 => 8.IN0
G2BN => 1.IN1
G2AN => 1.IN2
B => 10.IN0
A => 9.IN0
C => 11.IN0
Y6N <= 21.DB_MAX_OUTPUT_PORT_TYPE
Y5N <= 20.DB_MAX_OUTPUT_PORT_TYPE
Y4N <= 19.DB_MAX_OUTPUT_PORT_TYPE
Y3N <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y2N <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y1N <= 16.DB_MAX_OUTPUT_PORT_TYPE
Y0N <= 15.DB_MAX_OUTPUT_PORT_TYPE


|xuat_xung|DDA:inst|test:inst14
N[0] => Ntemp[0].DATAIN
N[1] => Ntemp[1].DATAIN
N[2] => Ntemp[2].DATAIN
N[3] => Ntemp[3].DATAIN
N[4] => Ntemp[4].DATAIN
N[5] => Ntemp[5].DATAIN
N[6] => Ntemp[6].DATAIN
N[7] => dir~reg0.DATAIN
WR => pre_WR.DATAIN
WR => Equal0.IN0
clk => pulse~reg0.CLK
clk => acc[0].CLK
clk => acc[1].CLK
clk => acc[2].CLK
clk => acc[3].CLK
clk => acc[4].CLK
clk => acc[5].CLK
clk => acc[6].CLK
clk => acc[7].CLK
clk => clk20u.CLK
clk => clk20u_cnt[0].CLK
clk => clk20u_cnt[1].CLK
clk => clk20u_cnt[2].CLK
clk => clk20u_cnt[3].CLK
clk => clk20u_cnt[4].CLK
clk => clk20u_cnt[5].CLK
clk => clk20u_cnt[6].CLK
clk => clk20u_cnt[7].CLK
clk => clk_cnt[0].CLK
clk => clk_cnt[1].CLK
clk => clk_cnt[2].CLK
clk => clk_cnt[3].CLK
clk => clk_cnt[4].CLK
clk => clk_cnt[5].CLK
clk => clk_cnt[6].CLK
clk => clk_cnt[7].CLK
clk => busy~reg0.CLK
clk => dir~reg0.CLK
clk => Ntemp[0].CLK
clk => Ntemp[1].CLK
clk => Ntemp[2].CLK
clk => Ntemp[3].CLK
clk => Ntemp[4].CLK
clk => Ntemp[5].CLK
clk => Ntemp[6].CLK
clk => Ntemp[7].CLK
clk => pre_WR.CLK
pulse <= pulse~reg0.DB_MAX_OUTPUT_PORT_TYPE
dir <= dir~reg0.DB_MAX_OUTPUT_PORT_TYPE
busy <= busy~reg0.DB_MAX_OUTPUT_PORT_TYPE


|xuat_xung|DDA:inst|74373b:inst6
Q8 <= 74.DB_MAX_OUTPUT_PORT_TYPE
D8 => 19.DATAIN
G => 19.LATCH_ENABLE
G => 18.LATCH_ENABLE
G => 17.LATCH_ENABLE
G => 16.LATCH_ENABLE
G => 15.LATCH_ENABLE
G => 14.LATCH_ENABLE
G => 13.LATCH_ENABLE
G => 12.LATCH_ENABLE
OEN => 1.IN0
Q7 <= 73.DB_MAX_OUTPUT_PORT_TYPE
D7 => 18.DATAIN
Q6 <= 72.DB_MAX_OUTPUT_PORT_TYPE
D6 => 17.DATAIN
Q5 <= 71.DB_MAX_OUTPUT_PORT_TYPE
D5 => 16.DATAIN
Q4 <= 70.DB_MAX_OUTPUT_PORT_TYPE
D4 => 15.DATAIN
Q3 <= 69.DB_MAX_OUTPUT_PORT_TYPE
D3 => 14.DATAIN
Q2 <= 68.DB_MAX_OUTPUT_PORT_TYPE
D2 => 13.DATAIN
Q1 <= 67.DB_MAX_OUTPUT_PORT_TYPE
D1 => 12.DATAIN


|xuat_xung|74138:inst3
Y7N <= 22.DB_MAX_OUTPUT_PORT_TYPE
G1 => 8.IN0
G2BN => 1.IN1
G2AN => 1.IN2
B => 10.IN0
A => 9.IN0
C => 11.IN0
Y6N <= 21.DB_MAX_OUTPUT_PORT_TYPE
Y5N <= 20.DB_MAX_OUTPUT_PORT_TYPE
Y4N <= 19.DB_MAX_OUTPUT_PORT_TYPE
Y3N <= 18.DB_MAX_OUTPUT_PORT_TYPE
Y2N <= 17.DB_MAX_OUTPUT_PORT_TYPE
Y1N <= 16.DB_MAX_OUTPUT_PORT_TYPE
Y0N <= 15.DB_MAX_OUTPUT_PORT_TYPE


|xuat_xung|74373b:inst5
Q8 <= 74.DB_MAX_OUTPUT_PORT_TYPE
D8 => 19.DATAIN
G => 19.LATCH_ENABLE
G => 18.LATCH_ENABLE
G => 17.LATCH_ENABLE
G => 16.LATCH_ENABLE
G => 15.LATCH_ENABLE
G => 14.LATCH_ENABLE
G => 13.LATCH_ENABLE
G => 12.LATCH_ENABLE
OEN => 1.IN0
Q7 <= 73.DB_MAX_OUTPUT_PORT_TYPE
D7 => 18.DATAIN
Q6 <= 72.DB_MAX_OUTPUT_PORT_TYPE
D6 => 17.DATAIN
Q5 <= 71.DB_MAX_OUTPUT_PORT_TYPE
D5 => 16.DATAIN
Q4 <= 70.DB_MAX_OUTPUT_PORT_TYPE
D4 => 15.DATAIN
Q3 <= 69.DB_MAX_OUTPUT_PORT_TYPE
D3 => 14.DATAIN
Q2 <= 68.DB_MAX_OUTPUT_PORT_TYPE
D2 => 13.DATAIN
Q1 <= 67.DB_MAX_OUTPUT_PORT_TYPE
D1 => 12.DATAIN


|xuat_xung|encoder_2:inst15
D[0] <= lpm_bustri1:inst10.tridata[0]
D[1] <= lpm_bustri1:inst10.tridata[1]
D[2] <= lpm_bustri1:inst10.tridata[2]
D[3] <= lpm_bustri1:inst10.tridata[3]
D[4] <= lpm_bustri1:inst10.tridata[4]
D[5] <= lpm_bustri1:inst10.tridata[5]
D[6] <= lpm_bustri1:inst10.tridata[6]
D[7] <= lpm_bustri1:inst10.tridata[7]
D[8] <= lpm_bustri1:inst10.tridata[8]
D[9] <= lpm_bustri1:inst10.tridata[9]
D[10] <= lpm_bustri1:inst10.tridata[10]
D[11] <= lpm_bustri1:inst10.tridata[11]
D[12] <= lpm_bustri1:inst10.tridata[12]
D[13] <= lpm_bustri1:inst10.tridata[13]
D[14] <= lpm_bustri1:inst10.tridata[14]
D[15] <= lpm_bustri1:inst10.tridata[15]
NOE => inst7.IN0
CS_ENC => inst7.IN1
A[0] => lpm_mux0:inst.sel
A[1] => ~NO_FANOUT~
A[2] => ~NO_FANOUT~
ENC1[0] => encoder_module:inst13.ENC_B
ENC1[1] => encoder_module:inst13.ENC_A
ENC_RST => encoder_module:inst13.ENC_RST
ENC_RST => encoder_module:inst14.ENC_RST
CLK => encoder_module:inst13.CLK
CLK => encoder_module:inst14.CLK
ENC2[0] => encoder_module:inst14.ENC_B
ENC2[1] => encoder_module:inst14.ENC_A


|xuat_xung|encoder_2:inst15|lpm_bustri1:inst10
data[0] => lpm_bustri:lpm_bustri_component.data[0]
data[1] => lpm_bustri:lpm_bustri_component.data[1]
data[2] => lpm_bustri:lpm_bustri_component.data[2]
data[3] => lpm_bustri:lpm_bustri_component.data[3]
data[4] => lpm_bustri:lpm_bustri_component.data[4]
data[5] => lpm_bustri:lpm_bustri_component.data[5]
data[6] => lpm_bustri:lpm_bustri_component.data[6]
data[7] => lpm_bustri:lpm_bustri_component.data[7]
data[8] => lpm_bustri:lpm_bustri_component.data[8]
data[9] => lpm_bustri:lpm_bustri_component.data[9]
data[10] => lpm_bustri:lpm_bustri_component.data[10]
data[11] => lpm_bustri:lpm_bustri_component.data[11]
data[12] => lpm_bustri:lpm_bustri_component.data[12]
data[13] => lpm_bustri:lpm_bustri_component.data[13]
data[14] => lpm_bustri:lpm_bustri_component.data[14]
data[15] => lpm_bustri:lpm_bustri_component.data[15]
enabledt => lpm_bustri:lpm_bustri_component.enabledt
tridata[0] <> lpm_bustri:lpm_bustri_component.tridata[0]
tridata[1] <> lpm_bustri:lpm_bustri_component.tridata[1]
tridata[2] <> lpm_bustri:lpm_bustri_component.tridata[2]
tridata[3] <> lpm_bustri:lpm_bustri_component.tridata[3]
tridata[4] <> lpm_bustri:lpm_bustri_component.tridata[4]
tridata[5] <> lpm_bustri:lpm_bustri_component.tridata[5]
tridata[6] <> lpm_bustri:lpm_bustri_component.tridata[6]
tridata[7] <> lpm_bustri:lpm_bustri_component.tridata[7]
tridata[8] <> lpm_bustri:lpm_bustri_component.tridata[8]
tridata[9] <> lpm_bustri:lpm_bustri_component.tridata[9]
tridata[10] <> lpm_bustri:lpm_bustri_component.tridata[10]
tridata[11] <> lpm_bustri:lpm_bustri_component.tridata[11]
tridata[12] <> lpm_bustri:lpm_bustri_component.tridata[12]
tridata[13] <> lpm_bustri:lpm_bustri_component.tridata[13]
tridata[14] <> lpm_bustri:lpm_bustri_component.tridata[14]
tridata[15] <> lpm_bustri:lpm_bustri_component.tridata[15]


|xuat_xung|encoder_2:inst15|lpm_bustri1:inst10|lpm_bustri:lpm_bustri_component
tridata[0] <> dout[0]
tridata[1] <> dout[1]
tridata[2] <> dout[2]
tridata[3] <> dout[3]
tridata[4] <> dout[4]
tridata[5] <> dout[5]
tridata[6] <> dout[6]
tridata[7] <> dout[7]
tridata[8] <> dout[8]
tridata[9] <> dout[9]
tridata[10] <> dout[10]
tridata[11] <> dout[11]
tridata[12] <> dout[12]
tridata[13] <> dout[13]
tridata[14] <> dout[14]
tridata[15] <> dout[15]
data[0] => dout[0].DATAIN
data[1] => dout[1].DATAIN
data[2] => dout[2].DATAIN
data[3] => dout[3].DATAIN
data[4] => dout[4].DATAIN
data[5] => dout[5].DATAIN
data[6] => dout[6].DATAIN
data[7] => dout[7].DATAIN
data[8] => dout[8].DATAIN
data[9] => dout[9].DATAIN
data[10] => dout[10].DATAIN
data[11] => dout[11].DATAIN
data[12] => dout[12].DATAIN
data[13] => dout[13].DATAIN
data[14] => dout[14].DATAIN
data[15] => dout[15].DATAIN
enabletr => ~NO_FANOUT~
enabledt => dout[15].OE
enabledt => dout[14].OE
enabledt => dout[13].OE
enabledt => dout[12].OE
enabledt => dout[11].OE
enabledt => dout[10].OE
enabledt => dout[9].OE
enabledt => dout[8].OE
enabledt => dout[7].OE
enabledt => dout[6].OE
enabledt => dout[5].OE
enabledt => dout[4].OE
enabledt => dout[3].OE
enabledt => dout[2].OE
enabledt => dout[1].OE
enabledt => dout[0].OE
result[0] <= result[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result[15].DB_MAX_OUTPUT_PORT_TYPE


|xuat_xung|encoder_2:inst15|lpm_mux0:inst
data0x[0] => lpm_mux:lpm_mux_component.data[0][0]
data0x[1] => lpm_mux:lpm_mux_component.data[0][1]
data0x[2] => lpm_mux:lpm_mux_component.data[0][2]
data0x[3] => lpm_mux:lpm_mux_component.data[0][3]
data0x[4] => lpm_mux:lpm_mux_component.data[0][4]
data0x[5] => lpm_mux:lpm_mux_component.data[0][5]
data0x[6] => lpm_mux:lpm_mux_component.data[0][6]
data0x[7] => lpm_mux:lpm_mux_component.data[0][7]
data0x[8] => lpm_mux:lpm_mux_component.data[0][8]
data0x[9] => lpm_mux:lpm_mux_component.data[0][9]
data0x[10] => lpm_mux:lpm_mux_component.data[0][10]
data0x[11] => lpm_mux:lpm_mux_component.data[0][11]
data0x[12] => lpm_mux:lpm_mux_component.data[0][12]
data0x[13] => lpm_mux:lpm_mux_component.data[0][13]
data0x[14] => lpm_mux:lpm_mux_component.data[0][14]
data0x[15] => lpm_mux:lpm_mux_component.data[0][15]
data1x[0] => lpm_mux:lpm_mux_component.data[1][0]
data1x[1] => lpm_mux:lpm_mux_component.data[1][1]
data1x[2] => lpm_mux:lpm_mux_component.data[1][2]
data1x[3] => lpm_mux:lpm_mux_component.data[1][3]
data1x[4] => lpm_mux:lpm_mux_component.data[1][4]
data1x[5] => lpm_mux:lpm_mux_component.data[1][5]
data1x[6] => lpm_mux:lpm_mux_component.data[1][6]
data1x[7] => lpm_mux:lpm_mux_component.data[1][7]
data1x[8] => lpm_mux:lpm_mux_component.data[1][8]
data1x[9] => lpm_mux:lpm_mux_component.data[1][9]
data1x[10] => lpm_mux:lpm_mux_component.data[1][10]
data1x[11] => lpm_mux:lpm_mux_component.data[1][11]
data1x[12] => lpm_mux:lpm_mux_component.data[1][12]
data1x[13] => lpm_mux:lpm_mux_component.data[1][13]
data1x[14] => lpm_mux:lpm_mux_component.data[1][14]
data1x[15] => lpm_mux:lpm_mux_component.data[1][15]
sel => lpm_mux:lpm_mux_component.sel[0]
result[0] <= lpm_mux:lpm_mux_component.result[0]
result[1] <= lpm_mux:lpm_mux_component.result[1]
result[2] <= lpm_mux:lpm_mux_component.result[2]
result[3] <= lpm_mux:lpm_mux_component.result[3]
result[4] <= lpm_mux:lpm_mux_component.result[4]
result[5] <= lpm_mux:lpm_mux_component.result[5]
result[6] <= lpm_mux:lpm_mux_component.result[6]
result[7] <= lpm_mux:lpm_mux_component.result[7]
result[8] <= lpm_mux:lpm_mux_component.result[8]
result[9] <= lpm_mux:lpm_mux_component.result[9]
result[10] <= lpm_mux:lpm_mux_component.result[10]
result[11] <= lpm_mux:lpm_mux_component.result[11]
result[12] <= lpm_mux:lpm_mux_component.result[12]
result[13] <= lpm_mux:lpm_mux_component.result[13]
result[14] <= lpm_mux:lpm_mux_component.result[14]
result[15] <= lpm_mux:lpm_mux_component.result[15]


|xuat_xung|encoder_2:inst15|lpm_mux0:inst|lpm_mux:lpm_mux_component
data[0][0] => mux_4bc:auto_generated.data[0]
data[0][1] => mux_4bc:auto_generated.data[1]
data[0][2] => mux_4bc:auto_generated.data[2]
data[0][3] => mux_4bc:auto_generated.data[3]
data[0][4] => mux_4bc:auto_generated.data[4]
data[0][5] => mux_4bc:auto_generated.data[5]
data[0][6] => mux_4bc:auto_generated.data[6]
data[0][7] => mux_4bc:auto_generated.data[7]
data[0][8] => mux_4bc:auto_generated.data[8]
data[0][9] => mux_4bc:auto_generated.data[9]
data[0][10] => mux_4bc:auto_generated.data[10]
data[0][11] => mux_4bc:auto_generated.data[11]
data[0][12] => mux_4bc:auto_generated.data[12]
data[0][13] => mux_4bc:auto_generated.data[13]
data[0][14] => mux_4bc:auto_generated.data[14]
data[0][15] => mux_4bc:auto_generated.data[15]
data[1][0] => mux_4bc:auto_generated.data[16]
data[1][1] => mux_4bc:auto_generated.data[17]
data[1][2] => mux_4bc:auto_generated.data[18]
data[1][3] => mux_4bc:auto_generated.data[19]
data[1][4] => mux_4bc:auto_generated.data[20]
data[1][5] => mux_4bc:auto_generated.data[21]
data[1][6] => mux_4bc:auto_generated.data[22]
data[1][7] => mux_4bc:auto_generated.data[23]
data[1][8] => mux_4bc:auto_generated.data[24]
data[1][9] => mux_4bc:auto_generated.data[25]
data[1][10] => mux_4bc:auto_generated.data[26]
data[1][11] => mux_4bc:auto_generated.data[27]
data[1][12] => mux_4bc:auto_generated.data[28]
data[1][13] => mux_4bc:auto_generated.data[29]
data[1][14] => mux_4bc:auto_generated.data[30]
data[1][15] => mux_4bc:auto_generated.data[31]
sel[0] => mux_4bc:auto_generated.sel[0]
clock => ~NO_FANOUT~
aclr => ~NO_FANOUT~
clken => ~NO_FANOUT~
result[0] <= mux_4bc:auto_generated.result[0]
result[1] <= mux_4bc:auto_generated.result[1]
result[2] <= mux_4bc:auto_generated.result[2]
result[3] <= mux_4bc:auto_generated.result[3]
result[4] <= mux_4bc:auto_generated.result[4]
result[5] <= mux_4bc:auto_generated.result[5]
result[6] <= mux_4bc:auto_generated.result[6]
result[7] <= mux_4bc:auto_generated.result[7]
result[8] <= mux_4bc:auto_generated.result[8]
result[9] <= mux_4bc:auto_generated.result[9]
result[10] <= mux_4bc:auto_generated.result[10]
result[11] <= mux_4bc:auto_generated.result[11]
result[12] <= mux_4bc:auto_generated.result[12]
result[13] <= mux_4bc:auto_generated.result[13]
result[14] <= mux_4bc:auto_generated.result[14]
result[15] <= mux_4bc:auto_generated.result[15]


|xuat_xung|encoder_2:inst15|lpm_mux0:inst|lpm_mux:lpm_mux_component|mux_4bc:auto_generated
data[0] => result_node[0].IN1
data[1] => result_node[1].IN1
data[2] => result_node[2].IN1
data[3] => result_node[3].IN1
data[4] => result_node[4].IN1
data[5] => result_node[5].IN1
data[6] => result_node[6].IN1
data[7] => result_node[7].IN1
data[8] => result_node[8].IN1
data[9] => result_node[9].IN1
data[10] => result_node[10].IN1
data[11] => result_node[11].IN1
data[12] => result_node[12].IN1
data[13] => result_node[13].IN1
data[14] => result_node[14].IN1
data[15] => result_node[15].IN1
data[16] => result_node[0].IN1
data[17] => result_node[1].IN1
data[18] => result_node[2].IN1
data[19] => result_node[3].IN1
data[20] => result_node[4].IN1
data[21] => result_node[5].IN1
data[22] => result_node[6].IN1
data[23] => result_node[7].IN1
data[24] => result_node[8].IN1
data[25] => result_node[9].IN1
data[26] => result_node[10].IN1
data[27] => result_node[11].IN1
data[28] => result_node[12].IN1
data[29] => result_node[13].IN1
data[30] => result_node[14].IN1
data[31] => result_node[15].IN1
result[0] <= result_node[0].DB_MAX_OUTPUT_PORT_TYPE
result[1] <= result_node[1].DB_MAX_OUTPUT_PORT_TYPE
result[2] <= result_node[2].DB_MAX_OUTPUT_PORT_TYPE
result[3] <= result_node[3].DB_MAX_OUTPUT_PORT_TYPE
result[4] <= result_node[4].DB_MAX_OUTPUT_PORT_TYPE
result[5] <= result_node[5].DB_MAX_OUTPUT_PORT_TYPE
result[6] <= result_node[6].DB_MAX_OUTPUT_PORT_TYPE
result[7] <= result_node[7].DB_MAX_OUTPUT_PORT_TYPE
result[8] <= result_node[8].DB_MAX_OUTPUT_PORT_TYPE
result[9] <= result_node[9].DB_MAX_OUTPUT_PORT_TYPE
result[10] <= result_node[10].DB_MAX_OUTPUT_PORT_TYPE
result[11] <= result_node[11].DB_MAX_OUTPUT_PORT_TYPE
result[12] <= result_node[12].DB_MAX_OUTPUT_PORT_TYPE
result[13] <= result_node[13].DB_MAX_OUTPUT_PORT_TYPE
result[14] <= result_node[14].DB_MAX_OUTPUT_PORT_TYPE
result[15] <= result_node[15].DB_MAX_OUTPUT_PORT_TYPE
sel[0] => result_node[15].IN0
sel[0] => _.IN0
sel[0] => result_node[14].IN0
sel[0] => _.IN0
sel[0] => result_node[13].IN0
sel[0] => _.IN0
sel[0] => result_node[12].IN0
sel[0] => _.IN0
sel[0] => result_node[11].IN0
sel[0] => _.IN0
sel[0] => result_node[10].IN0
sel[0] => _.IN0
sel[0] => result_node[9].IN0
sel[0] => _.IN0
sel[0] => result_node[8].IN0
sel[0] => _.IN0
sel[0] => result_node[7].IN0
sel[0] => _.IN0
sel[0] => result_node[6].IN0
sel[0] => _.IN0
sel[0] => result_node[5].IN0
sel[0] => _.IN0
sel[0] => result_node[4].IN0
sel[0] => _.IN0
sel[0] => result_node[3].IN0
sel[0] => _.IN0
sel[0] => result_node[2].IN0
sel[0] => _.IN0
sel[0] => result_node[1].IN0
sel[0] => _.IN0
sel[0] => result_node[0].IN0
sel[0] => _.IN0


|xuat_xung|encoder_2:inst15|encoder_module:inst13
D[0] <= encoder:inst1.D1[0]
D[1] <= encoder:inst1.D1[1]
D[2] <= encoder:inst1.D1[2]
D[3] <= encoder:inst1.D1[3]
D[4] <= encoder:inst1.D1[4]
D[5] <= encoder:inst1.D1[5]
D[6] <= encoder:inst1.D1[6]
D[7] <= encoder:inst1.D1[7]
D[8] <= encoder:inst1.D1[8]
D[9] <= encoder:inst1.D1[9]
D[10] <= encoder:inst1.D1[10]
D[11] <= encoder:inst1.D1[11]
D[12] <= encoder:inst1.D1[12]
D[13] <= encoder:inst1.D1[13]
D[14] <= encoder:inst1.D1[14]
D[15] <= encoder:inst1.D1[15]
ENC_A => encoder_filter:inst.A
ENC_B => encoder_filter:inst.B
CLK => lpm_counter5:inst9.clock
ENC_RST => encoder:inst1.RST1


|xuat_xung|encoder_2:inst15|encoder_module:inst13|encoder:inst1
D1[0] <= lpm_counter1:inst3.q[0]
D1[1] <= lpm_counter1:inst3.q[1]
D1[2] <= lpm_counter1:inst3.q[2]
D1[3] <= lpm_counter1:inst3.q[3]
D1[4] <= lpm_counter1:inst3.q[4]
D1[5] <= lpm_counter1:inst3.q[5]
D1[6] <= lpm_counter1:inst3.q[6]
D1[7] <= lpm_counter1:inst3.q[7]
D1[8] <= lpm_counter1:inst3.q[8]
D1[9] <= lpm_counter1:inst3.q[9]
D1[10] <= lpm_counter1:inst3.q[10]
D1[11] <= lpm_counter1:inst3.q[11]
D1[12] <= lpm_counter1:inst3.q[12]
D1[13] <= lpm_counter1:inst3.q[13]
D1[14] <= lpm_counter1:inst3.q[14]
D1[15] <= lpm_counter1:inst3.q[15]
QEP1A => inst7.IN0
QEP1A => lpm_xor2:inst.data0
QEP1A => inst4.DATAIN
CLK => inst5.CLK
CLK => lpm_counter1:inst3.clock
CLK => inst4.CLK
QEP1B => inst5.DATAIN
QEP1B => lpm_xor2:inst.data2
RST1 => lpm_counter1:inst3.aclr


|xuat_xung|encoder_2:inst15|encoder_module:inst13|encoder:inst1|lpm_counter1:inst3
aclr => lpm_counter:lpm_counter_component.aclr
clk_en => lpm_counter:lpm_counter_component.clk_en
clock => lpm_counter:lpm_counter_component.clock
updown => lpm_counter:lpm_counter_component.updown
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]
q[8] <= lpm_counter:lpm_counter_component.q[8]
q[9] <= lpm_counter:lpm_counter_component.q[9]
q[10] <= lpm_counter:lpm_counter_component.q[10]
q[11] <= lpm_counter:lpm_counter_component.q[11]
q[12] <= lpm_counter:lpm_counter_component.q[12]
q[13] <= lpm_counter:lpm_counter_component.q[13]
q[14] <= lpm_counter:lpm_counter_component.q[14]
q[15] <= lpm_counter:lpm_counter_component.q[15]


|xuat_xung|encoder_2:inst15|encoder_module:inst13|encoder:inst1|lpm_counter1:inst3|lpm_counter:lpm_counter_component
clock => cntr_t2h:auto_generated.clock
clk_en => cntr_t2h:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => cntr_t2h:auto_generated.updown
aclr => cntr_t2h:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_t2h:auto_generated.q[0]
q[1] <= cntr_t2h:auto_generated.q[1]
q[2] <= cntr_t2h:auto_generated.q[2]
q[3] <= cntr_t2h:auto_generated.q[3]
q[4] <= cntr_t2h:auto_generated.q[4]
q[5] <= cntr_t2h:auto_generated.q[5]
q[6] <= cntr_t2h:auto_generated.q[6]
q[7] <= cntr_t2h:auto_generated.q[7]
q[8] <= cntr_t2h:auto_generated.q[8]
q[9] <= cntr_t2h:auto_generated.q[9]
q[10] <= cntr_t2h:auto_generated.q[10]
q[11] <= cntr_t2h:auto_generated.q[11]
q[12] <= cntr_t2h:auto_generated.q[12]
q[13] <= cntr_t2h:auto_generated.q[13]
q[14] <= cntr_t2h:auto_generated.q[14]
q[15] <= cntr_t2h:auto_generated.q[15]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|xuat_xung|encoder_2:inst15|encoder_module:inst13|encoder:inst1|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated
aclr => counter_cella0.ACLR
aclr => counter_cella1.ACLR
aclr => counter_cella2.ACLR
aclr => counter_cella3.ACLR
aclr => counter_cella4.ACLR
aclr => counter_cella5.ACLR
aclr => counter_cella6.ACLR
aclr => counter_cella7.ACLR
aclr => counter_cella8.ACLR
aclr => counter_cella9.ACLR
aclr => counter_cella10.ACLR
aclr => counter_cella11.ACLR
aclr => counter_cella12.ACLR
aclr => counter_cella13.ACLR
aclr => counter_cella14.ACLR
aclr => counter_cella15.ACLR
clk_en => counter_cella0.IN0
clock => counter_cella0.CLK
clock => counter_cella1.CLK
clock => counter_cella2.CLK
clock => counter_cella3.CLK
clock => counter_cella4.CLK
clock => counter_cella5.CLK
clock => counter_cella6.CLK
clock => counter_cella7.CLK
clock => counter_cella8.CLK
clock => counter_cella9.CLK
clock => counter_cella10.CLK
clock => counter_cella11.CLK
clock => counter_cella12.CLK
clock => counter_cella13.CLK
clock => counter_cella14.CLK
clock => counter_cella15.CLK
q[0] <= counter_cella0.REGOUT
q[1] <= counter_cella1.REGOUT
q[2] <= counter_cella2.REGOUT
q[3] <= counter_cella3.REGOUT
q[4] <= counter_cella4.REGOUT
q[5] <= counter_cella5.REGOUT
q[6] <= counter_cella6.REGOUT
q[7] <= counter_cella7.REGOUT
q[8] <= counter_cella8.REGOUT
q[9] <= counter_cella9.REGOUT
q[10] <= counter_cella10.REGOUT
q[11] <= counter_cella11.REGOUT
q[12] <= counter_cella12.REGOUT
q[13] <= counter_cella13.REGOUT
q[14] <= counter_cella14.REGOUT
q[15] <= counter_cella15.REGOUT
updown => counter_cella0.DATAB
updown => counter_cella1.DATAB
updown => counter_cella2.DATAB
updown => counter_cella3.DATAB
updown => counter_cella4.DATAB
updown => counter_cella5.DATAB
updown => counter_cella6.DATAB
updown => counter_cella7.DATAB
updown => counter_cella8.DATAB
updown => counter_cella9.DATAB
updown => counter_cella10.DATAB
updown => counter_cella11.DATAB
updown => counter_cella12.DATAB
updown => counter_cella13.DATAB
updown => counter_cella14.DATAB
updown => counter_cella15.DATAB


|xuat_xung|encoder_2:inst15|encoder_module:inst13|encoder:inst1|lpm_xor2:inst
data0 => lpm_xor:lpm_xor_component.data[0][0]
data1 => lpm_xor:lpm_xor_component.data[1][0]
data2 => lpm_xor:lpm_xor_component.data[2][0]
data3 => lpm_xor:lpm_xor_component.data[3][0]
result <= lpm_xor:lpm_xor_component.result[0]


|xuat_xung|encoder_2:inst15|encoder_module:inst13|encoder:inst1|lpm_xor2:inst|lpm_xor:lpm_xor_component
data[0][0] => xor_cascade[0][1].IN1
data[1][0] => xor_cascade[0][1].IN0
data[2][0] => xor_cascade[0][2].IN0
data[3][0] => xor_cascade[0][3].IN0
result[0] <= xor_cascade[0][3].DB_MAX_OUTPUT_PORT_TYPE


|xuat_xung|encoder_2:inst15|encoder_module:inst13|encoder_filter:inst
AF <= inst3.DB_MAX_OUTPUT_PORT_TYPE
clk => inst1.CLK
clk => inst.CLK
clk => inst2.CLK
clk => inst3.CLK
clk => inst8.CLK
clk => inst6.CLK
clk => inst9.CLK
clk => inst18.CLK
clk => inst12.CLK
clk => inst11.CLK
clk => inst13.CLK
clk => inst19.CLK
A => inst.DATAIN
BF <= inst18.DB_MAX_OUTPUT_PORT_TYPE
B => inst6.DATAIN
ZF <= inst19.DB_MAX_OUTPUT_PORT_TYPE
Z => inst11.DATAIN


|xuat_xung|encoder_2:inst15|encoder_module:inst13|lpm_counter5:inst9
clock => lpm_counter:lpm_counter_component.clock
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]


|xuat_xung|encoder_2:inst15|encoder_module:inst13|lpm_counter5:inst9|lpm_counter:lpm_counter_component
clock => cntr_g7h:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_g7h:auto_generated.q[0]
q[1] <= cntr_g7h:auto_generated.q[1]
q[2] <= cntr_g7h:auto_generated.q[2]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|xuat_xung|encoder_2:inst15|encoder_module:inst13|lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated
clock => counter_cella0.CLK
clock => counter_cella1.CLK
clock => counter_cella2.CLK
q[0] <= counter_cella0.REGOUT
q[1] <= counter_cella1.REGOUT
q[2] <= counter_cella2.REGOUT


|xuat_xung|encoder_2:inst15|encoder_module:inst14
D[0] <= encoder:inst1.D1[0]
D[1] <= encoder:inst1.D1[1]
D[2] <= encoder:inst1.D1[2]
D[3] <= encoder:inst1.D1[3]
D[4] <= encoder:inst1.D1[4]
D[5] <= encoder:inst1.D1[5]
D[6] <= encoder:inst1.D1[6]
D[7] <= encoder:inst1.D1[7]
D[8] <= encoder:inst1.D1[8]
D[9] <= encoder:inst1.D1[9]
D[10] <= encoder:inst1.D1[10]
D[11] <= encoder:inst1.D1[11]
D[12] <= encoder:inst1.D1[12]
D[13] <= encoder:inst1.D1[13]
D[14] <= encoder:inst1.D1[14]
D[15] <= encoder:inst1.D1[15]
ENC_A => encoder_filter:inst.A
ENC_B => encoder_filter:inst.B
CLK => lpm_counter5:inst9.clock
ENC_RST => encoder:inst1.RST1


|xuat_xung|encoder_2:inst15|encoder_module:inst14|encoder:inst1
D1[0] <= lpm_counter1:inst3.q[0]
D1[1] <= lpm_counter1:inst3.q[1]
D1[2] <= lpm_counter1:inst3.q[2]
D1[3] <= lpm_counter1:inst3.q[3]
D1[4] <= lpm_counter1:inst3.q[4]
D1[5] <= lpm_counter1:inst3.q[5]
D1[6] <= lpm_counter1:inst3.q[6]
D1[7] <= lpm_counter1:inst3.q[7]
D1[8] <= lpm_counter1:inst3.q[8]
D1[9] <= lpm_counter1:inst3.q[9]
D1[10] <= lpm_counter1:inst3.q[10]
D1[11] <= lpm_counter1:inst3.q[11]
D1[12] <= lpm_counter1:inst3.q[12]
D1[13] <= lpm_counter1:inst3.q[13]
D1[14] <= lpm_counter1:inst3.q[14]
D1[15] <= lpm_counter1:inst3.q[15]
QEP1A => inst7.IN0
QEP1A => lpm_xor2:inst.data0
QEP1A => inst4.DATAIN
CLK => inst5.CLK
CLK => lpm_counter1:inst3.clock
CLK => inst4.CLK
QEP1B => inst5.DATAIN
QEP1B => lpm_xor2:inst.data2
RST1 => lpm_counter1:inst3.aclr


|xuat_xung|encoder_2:inst15|encoder_module:inst14|encoder:inst1|lpm_counter1:inst3
aclr => lpm_counter:lpm_counter_component.aclr
clk_en => lpm_counter:lpm_counter_component.clk_en
clock => lpm_counter:lpm_counter_component.clock
updown => lpm_counter:lpm_counter_component.updown
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]
q[3] <= lpm_counter:lpm_counter_component.q[3]
q[4] <= lpm_counter:lpm_counter_component.q[4]
q[5] <= lpm_counter:lpm_counter_component.q[5]
q[6] <= lpm_counter:lpm_counter_component.q[6]
q[7] <= lpm_counter:lpm_counter_component.q[7]
q[8] <= lpm_counter:lpm_counter_component.q[8]
q[9] <= lpm_counter:lpm_counter_component.q[9]
q[10] <= lpm_counter:lpm_counter_component.q[10]
q[11] <= lpm_counter:lpm_counter_component.q[11]
q[12] <= lpm_counter:lpm_counter_component.q[12]
q[13] <= lpm_counter:lpm_counter_component.q[13]
q[14] <= lpm_counter:lpm_counter_component.q[14]
q[15] <= lpm_counter:lpm_counter_component.q[15]


|xuat_xung|encoder_2:inst15|encoder_module:inst14|encoder:inst1|lpm_counter1:inst3|lpm_counter:lpm_counter_component
clock => cntr_t2h:auto_generated.clock
clk_en => cntr_t2h:auto_generated.clk_en
cnt_en => ~NO_FANOUT~
updown => cntr_t2h:auto_generated.updown
aclr => cntr_t2h:auto_generated.aclr
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
data[3] => ~NO_FANOUT~
data[4] => ~NO_FANOUT~
data[5] => ~NO_FANOUT~
data[6] => ~NO_FANOUT~
data[7] => ~NO_FANOUT~
data[8] => ~NO_FANOUT~
data[9] => ~NO_FANOUT~
data[10] => ~NO_FANOUT~
data[11] => ~NO_FANOUT~
data[12] => ~NO_FANOUT~
data[13] => ~NO_FANOUT~
data[14] => ~NO_FANOUT~
data[15] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_t2h:auto_generated.q[0]
q[1] <= cntr_t2h:auto_generated.q[1]
q[2] <= cntr_t2h:auto_generated.q[2]
q[3] <= cntr_t2h:auto_generated.q[3]
q[4] <= cntr_t2h:auto_generated.q[4]
q[5] <= cntr_t2h:auto_generated.q[5]
q[6] <= cntr_t2h:auto_generated.q[6]
q[7] <= cntr_t2h:auto_generated.q[7]
q[8] <= cntr_t2h:auto_generated.q[8]
q[9] <= cntr_t2h:auto_generated.q[9]
q[10] <= cntr_t2h:auto_generated.q[10]
q[11] <= cntr_t2h:auto_generated.q[11]
q[12] <= cntr_t2h:auto_generated.q[12]
q[13] <= cntr_t2h:auto_generated.q[13]
q[14] <= cntr_t2h:auto_generated.q[14]
q[15] <= cntr_t2h:auto_generated.q[15]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|xuat_xung|encoder_2:inst15|encoder_module:inst14|encoder:inst1|lpm_counter1:inst3|lpm_counter:lpm_counter_component|cntr_t2h:auto_generated
aclr => counter_cella0.ACLR
aclr => counter_cella1.ACLR
aclr => counter_cella2.ACLR
aclr => counter_cella3.ACLR
aclr => counter_cella4.ACLR
aclr => counter_cella5.ACLR
aclr => counter_cella6.ACLR
aclr => counter_cella7.ACLR
aclr => counter_cella8.ACLR
aclr => counter_cella9.ACLR
aclr => counter_cella10.ACLR
aclr => counter_cella11.ACLR
aclr => counter_cella12.ACLR
aclr => counter_cella13.ACLR
aclr => counter_cella14.ACLR
aclr => counter_cella15.ACLR
clk_en => counter_cella0.IN0
clock => counter_cella0.CLK
clock => counter_cella1.CLK
clock => counter_cella2.CLK
clock => counter_cella3.CLK
clock => counter_cella4.CLK
clock => counter_cella5.CLK
clock => counter_cella6.CLK
clock => counter_cella7.CLK
clock => counter_cella8.CLK
clock => counter_cella9.CLK
clock => counter_cella10.CLK
clock => counter_cella11.CLK
clock => counter_cella12.CLK
clock => counter_cella13.CLK
clock => counter_cella14.CLK
clock => counter_cella15.CLK
q[0] <= counter_cella0.REGOUT
q[1] <= counter_cella1.REGOUT
q[2] <= counter_cella2.REGOUT
q[3] <= counter_cella3.REGOUT
q[4] <= counter_cella4.REGOUT
q[5] <= counter_cella5.REGOUT
q[6] <= counter_cella6.REGOUT
q[7] <= counter_cella7.REGOUT
q[8] <= counter_cella8.REGOUT
q[9] <= counter_cella9.REGOUT
q[10] <= counter_cella10.REGOUT
q[11] <= counter_cella11.REGOUT
q[12] <= counter_cella12.REGOUT
q[13] <= counter_cella13.REGOUT
q[14] <= counter_cella14.REGOUT
q[15] <= counter_cella15.REGOUT
updown => counter_cella0.DATAB
updown => counter_cella1.DATAB
updown => counter_cella2.DATAB
updown => counter_cella3.DATAB
updown => counter_cella4.DATAB
updown => counter_cella5.DATAB
updown => counter_cella6.DATAB
updown => counter_cella7.DATAB
updown => counter_cella8.DATAB
updown => counter_cella9.DATAB
updown => counter_cella10.DATAB
updown => counter_cella11.DATAB
updown => counter_cella12.DATAB
updown => counter_cella13.DATAB
updown => counter_cella14.DATAB
updown => counter_cella15.DATAB


|xuat_xung|encoder_2:inst15|encoder_module:inst14|encoder:inst1|lpm_xor2:inst
data0 => lpm_xor:lpm_xor_component.data[0][0]
data1 => lpm_xor:lpm_xor_component.data[1][0]
data2 => lpm_xor:lpm_xor_component.data[2][0]
data3 => lpm_xor:lpm_xor_component.data[3][0]
result <= lpm_xor:lpm_xor_component.result[0]


|xuat_xung|encoder_2:inst15|encoder_module:inst14|encoder:inst1|lpm_xor2:inst|lpm_xor:lpm_xor_component
data[0][0] => xor_cascade[0][1].IN1
data[1][0] => xor_cascade[0][1].IN0
data[2][0] => xor_cascade[0][2].IN0
data[3][0] => xor_cascade[0][3].IN0
result[0] <= xor_cascade[0][3].DB_MAX_OUTPUT_PORT_TYPE


|xuat_xung|encoder_2:inst15|encoder_module:inst14|encoder_filter:inst
AF <= inst3.DB_MAX_OUTPUT_PORT_TYPE
clk => inst1.CLK
clk => inst.CLK
clk => inst2.CLK
clk => inst3.CLK
clk => inst8.CLK
clk => inst6.CLK
clk => inst9.CLK
clk => inst18.CLK
clk => inst12.CLK
clk => inst11.CLK
clk => inst13.CLK
clk => inst19.CLK
A => inst.DATAIN
BF <= inst18.DB_MAX_OUTPUT_PORT_TYPE
B => inst6.DATAIN
ZF <= inst19.DB_MAX_OUTPUT_PORT_TYPE
Z => inst11.DATAIN


|xuat_xung|encoder_2:inst15|encoder_module:inst14|lpm_counter5:inst9
clock => lpm_counter:lpm_counter_component.clock
q[0] <= lpm_counter:lpm_counter_component.q[0]
q[1] <= lpm_counter:lpm_counter_component.q[1]
q[2] <= lpm_counter:lpm_counter_component.q[2]


|xuat_xung|encoder_2:inst15|encoder_module:inst14|lpm_counter5:inst9|lpm_counter:lpm_counter_component
clock => cntr_g7h:auto_generated.clock
clk_en => ~NO_FANOUT~
cnt_en => ~NO_FANOUT~
updown => ~NO_FANOUT~
aclr => ~NO_FANOUT~
aset => ~NO_FANOUT~
aconst => ~NO_FANOUT~
aload => ~NO_FANOUT~
sclr => ~NO_FANOUT~
sset => ~NO_FANOUT~
sconst => ~NO_FANOUT~
sload => ~NO_FANOUT~
data[0] => ~NO_FANOUT~
data[1] => ~NO_FANOUT~
data[2] => ~NO_FANOUT~
cin => ~NO_FANOUT~
q[0] <= cntr_g7h:auto_generated.q[0]
q[1] <= cntr_g7h:auto_generated.q[1]
q[2] <= cntr_g7h:auto_generated.q[2]
cout <= <GND>
eq[0] <= <GND>
eq[1] <= <GND>
eq[2] <= <GND>
eq[3] <= <GND>
eq[4] <= <GND>
eq[5] <= <GND>
eq[6] <= <GND>
eq[7] <= <GND>
eq[8] <= <GND>
eq[9] <= <GND>
eq[10] <= <GND>
eq[11] <= <GND>
eq[12] <= <GND>
eq[13] <= <GND>
eq[14] <= <GND>
eq[15] <= <GND>


|xuat_xung|encoder_2:inst15|encoder_module:inst14|lpm_counter5:inst9|lpm_counter:lpm_counter_component|cntr_g7h:auto_generated
clock => counter_cella0.CLK
clock => counter_cella1.CLK
clock => counter_cella2.CLK
q[0] <= counter_cella0.REGOUT
q[1] <= counter_cella1.REGOUT
q[2] <= counter_cella2.REGOUT


