#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "E:\Marcos01\iverilog\lib\ivl\system.vpi";
:vpi_module "E:\Marcos01\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "E:\Marcos01\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "E:\Marcos01\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "E:\Marcos01\iverilog\lib\ivl\va_math.vpi";
:vpi_module "E:\Marcos01\iverilog\lib\ivl\v2009.vpi";
S_0000029a5cdde630 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000029a5cdea970 .scope module, "computer_tb" "computer_tb" 3 4;
 .timescale -9 -12;
v0000029a5ce4dd00_0 .var "clk", 0 0;
v0000029a5ce4dbc0_0 .var "port_in_00", 7 0;
v0000029a5ce4c860_0 .var "port_in_01", 7 0;
v0000029a5ce4eb90_0 .var "port_in_02", 7 0;
v0000029a5ce4e910_0 .var "port_in_03", 7 0;
v0000029a5ce4e730_0 .var "port_in_04", 7 0;
v0000029a5ce4ee10_0 .var "port_in_05", 7 0;
v0000029a5ce4e690_0 .var "port_in_06", 7 0;
v0000029a5ce4ef50_0 .var "port_in_07", 7 0;
v0000029a5ce4e5f0_0 .var "port_in_08", 7 0;
v0000029a5ce4ea50_0 .var "port_in_09", 7 0;
v0000029a5ce4f950_0 .var "port_in_10", 7 0;
v0000029a5ce4fc70_0 .var "port_in_11", 7 0;
v0000029a5ce4f810_0 .var "port_in_12", 7 0;
v0000029a5ce4ed70_0 .var "port_in_13", 7 0;
v0000029a5ce4e7d0_0 .var "port_in_14", 7 0;
v0000029a5ce4fd10_0 .var "port_in_15", 7 0;
v0000029a5ce4e370_0 .net "port_out_00", 7 0, v0000029a5ce3f5e0_0;  1 drivers
v0000029a5ce4ecd0_0 .net "port_out_01", 7 0, v0000029a5ce3f680_0;  1 drivers
v0000029a5ce4f130_0 .net "port_out_02", 7 0, v0000029a5ce3e140_0;  1 drivers
v0000029a5ce4e2d0_0 .net "port_out_03", 7 0, v0000029a5ce3f720_0;  1 drivers
v0000029a5ce4eeb0_0 .net "port_out_04", 7 0, v0000029a5ce3f7c0_0;  1 drivers
v0000029a5ce4fdb0_0 .net "port_out_05", 7 0, v0000029a5ce3e280_0;  1 drivers
v0000029a5ce4fb30_0 .net "port_out_06", 7 0, v0000029a5ce3f860_0;  1 drivers
v0000029a5ce4eff0_0 .net "port_out_07", 7 0, v0000029a5ce3f900_0;  1 drivers
v0000029a5ce4f9f0_0 .net "port_out_08", 7 0, v0000029a5ce3e320_0;  1 drivers
v0000029a5ce4fe50_0 .net "port_out_09", 7 0, v0000029a5ce3e3c0_0;  1 drivers
v0000029a5ce4dfb0_0 .net "port_out_10", 7 0, v0000029a5ce4b110_0;  1 drivers
v0000029a5ce4f090_0 .net "port_out_11", 7 0, v0000029a5ce4a990_0;  1 drivers
v0000029a5ce4e870_0 .net "port_out_12", 7 0, v0000029a5ce4bb10_0;  1 drivers
v0000029a5ce4eaf0_0 .net "port_out_13", 7 0, v0000029a5ce4aa30_0;  1 drivers
v0000029a5ce4e9b0_0 .net "port_out_14", 7 0, v0000029a5ce4aad0_0;  1 drivers
v0000029a5ce4e050_0 .net "port_out_15", 7 0, v0000029a5ce4b390_0;  1 drivers
v0000029a5ce4e0f0_0 .var "reset", 0 0;
S_0000029a5cdbf2f0 .scope module, "DUT" "computer" 3 19, 4 4 0, S_0000029a5cdea970;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "port_out_00";
    .port_info 1 /OUTPUT 8 "port_out_01";
    .port_info 2 /OUTPUT 8 "port_out_02";
    .port_info 3 /OUTPUT 8 "port_out_03";
    .port_info 4 /OUTPUT 8 "port_out_04";
    .port_info 5 /OUTPUT 8 "port_out_05";
    .port_info 6 /OUTPUT 8 "port_out_06";
    .port_info 7 /OUTPUT 8 "port_out_07";
    .port_info 8 /OUTPUT 8 "port_out_08";
    .port_info 9 /OUTPUT 8 "port_out_09";
    .port_info 10 /OUTPUT 8 "port_out_10";
    .port_info 11 /OUTPUT 8 "port_out_11";
    .port_info 12 /OUTPUT 8 "port_out_12";
    .port_info 13 /OUTPUT 8 "port_out_13";
    .port_info 14 /OUTPUT 8 "port_out_14";
    .port_info 15 /OUTPUT 8 "port_out_15";
    .port_info 16 /INPUT 8 "port_in_00";
    .port_info 17 /INPUT 8 "port_in_01";
    .port_info 18 /INPUT 8 "port_in_02";
    .port_info 19 /INPUT 8 "port_in_03";
    .port_info 20 /INPUT 8 "port_in_04";
    .port_info 21 /INPUT 8 "port_in_05";
    .port_info 22 /INPUT 8 "port_in_06";
    .port_info 23 /INPUT 8 "port_in_07";
    .port_info 24 /INPUT 8 "port_in_08";
    .port_info 25 /INPUT 8 "port_in_09";
    .port_info 26 /INPUT 8 "port_in_10";
    .port_info 27 /INPUT 8 "port_in_11";
    .port_info 28 /INPUT 8 "port_in_12";
    .port_info 29 /INPUT 8 "port_in_13";
    .port_info 30 /INPUT 8 "port_in_14";
    .port_info 31 /INPUT 8 "port_in_15";
    .port_info 32 /INPUT 1 "clk";
    .port_info 33 /INPUT 1 "reset";
v0000029a5ce4c040_0 .net "address_signal", 7 0, v0000029a5cdce480_0;  1 drivers
v0000029a5ce4c0e0_0 .net "clk", 0 0, v0000029a5ce4dd00_0;  1 drivers
v0000029a5ce4c680_0 .net "cpu_data", 7 0, v0000029a5ce4b7f0_0;  1 drivers
v0000029a5ce4ca40_0 .net "memory_data", 7 0, v0000029a5cdcdf80_0;  1 drivers
v0000029a5ce4c2c0_0 .net "port_in_00", 7 0, v0000029a5ce4dbc0_0;  1 drivers
v0000029a5ce4dc60_0 .net "port_in_01", 7 0, v0000029a5ce4c860_0;  1 drivers
v0000029a5ce4d800_0 .net "port_in_02", 7 0, v0000029a5ce4eb90_0;  1 drivers
v0000029a5ce4ce00_0 .net "port_in_03", 7 0, v0000029a5ce4e910_0;  1 drivers
v0000029a5ce4c7c0_0 .net "port_in_04", 7 0, v0000029a5ce4e730_0;  1 drivers
v0000029a5ce4de40_0 .net "port_in_05", 7 0, v0000029a5ce4ee10_0;  1 drivers
v0000029a5ce4d080_0 .net "port_in_06", 7 0, v0000029a5ce4e690_0;  1 drivers
v0000029a5ce4c9a0_0 .net "port_in_07", 7 0, v0000029a5ce4ef50_0;  1 drivers
v0000029a5ce4d120_0 .net "port_in_08", 7 0, v0000029a5ce4e5f0_0;  1 drivers
v0000029a5ce4cf40_0 .net "port_in_09", 7 0, v0000029a5ce4ea50_0;  1 drivers
v0000029a5ce4d3a0_0 .net "port_in_10", 7 0, v0000029a5ce4f950_0;  1 drivers
v0000029a5ce4d440_0 .net "port_in_11", 7 0, v0000029a5ce4fc70_0;  1 drivers
v0000029a5ce4c900_0 .net "port_in_12", 7 0, v0000029a5ce4f810_0;  1 drivers
v0000029a5ce4cfe0_0 .net "port_in_13", 7 0, v0000029a5ce4ed70_0;  1 drivers
v0000029a5ce4bfa0_0 .net "port_in_14", 7 0, v0000029a5ce4e7d0_0;  1 drivers
v0000029a5ce4cb80_0 .net "port_in_15", 7 0, v0000029a5ce4fd10_0;  1 drivers
v0000029a5ce4d4e0_0 .net "port_out_00", 7 0, v0000029a5ce3f5e0_0;  alias, 1 drivers
v0000029a5ce4d1c0_0 .net "port_out_01", 7 0, v0000029a5ce3f680_0;  alias, 1 drivers
v0000029a5ce4d260_0 .net "port_out_02", 7 0, v0000029a5ce3e140_0;  alias, 1 drivers
v0000029a5ce4d300_0 .net "port_out_03", 7 0, v0000029a5ce3f720_0;  alias, 1 drivers
v0000029a5ce4d8a0_0 .net "port_out_04", 7 0, v0000029a5ce3f7c0_0;  alias, 1 drivers
v0000029a5ce4c720_0 .net "port_out_05", 7 0, v0000029a5ce3e280_0;  alias, 1 drivers
v0000029a5ce4d580_0 .net "port_out_06", 7 0, v0000029a5ce3f860_0;  alias, 1 drivers
v0000029a5ce4c180_0 .net "port_out_07", 7 0, v0000029a5ce3f900_0;  alias, 1 drivers
v0000029a5ce4c220_0 .net "port_out_08", 7 0, v0000029a5ce3e320_0;  alias, 1 drivers
v0000029a5ce4db20_0 .net "port_out_09", 7 0, v0000029a5ce3e3c0_0;  alias, 1 drivers
v0000029a5ce4d6c0_0 .net "port_out_10", 7 0, v0000029a5ce4b110_0;  alias, 1 drivers
v0000029a5ce4c360_0 .net "port_out_11", 7 0, v0000029a5ce4a990_0;  alias, 1 drivers
v0000029a5ce4d940_0 .net "port_out_12", 7 0, v0000029a5ce4bb10_0;  alias, 1 drivers
v0000029a5ce4c400_0 .net "port_out_13", 7 0, v0000029a5ce4aa30_0;  alias, 1 drivers
v0000029a5ce4d9e0_0 .net "port_out_14", 7 0, v0000029a5ce4aad0_0;  alias, 1 drivers
v0000029a5ce4c4a0_0 .net "port_out_15", 7 0, v0000029a5ce4b390_0;  alias, 1 drivers
v0000029a5ce4c540_0 .net "reset", 0 0, v0000029a5ce4e0f0_0;  1 drivers
v0000029a5ce4da80_0 .net "write_signal", 0 0, v0000029a5ce3e960_0;  1 drivers
S_0000029a5cd38cc0 .scope module, "CPU" "cpu" 4 43, 5 5 0, S_0000029a5cdbf2f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "address";
    .port_info 1 /OUTPUT 8 "to_memory";
    .port_info 2 /OUTPUT 1 "write";
    .port_info 3 /INPUT 8 "from_memory";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "reset";
v0000029a5ce3eb40_0 .net "ALU_signal", 2 0, v0000029a5cdce020_0;  1 drivers
v0000029a5ce3e780_0 .net "A_signal", 0 0, v0000029a5cdcf600_0;  1 drivers
v0000029a5ce3e000_0 .net "B_signal", 0 0, v0000029a5cdcd940_0;  1 drivers
v0000029a5ce3eaa0_0 .net "Bus1_signal", 1 0, v0000029a5cdcd9e0_0;  1 drivers
v0000029a5ce3e820_0 .net "Bus2_signal", 1 0, v0000029a5cdce3e0_0;  1 drivers
v0000029a5ce3f4a0_0 .net "CCR_data", 3 0, v0000029a5cdcdc60_0;  1 drivers
v0000029a5ce3f040_0 .net "CCR_signal", 0 0, v0000029a5cdce700_0;  1 drivers
v0000029a5ce3e0a0_0 .net "IR_data", 7 0, v0000029a5cdcd800_0;  1 drivers
v0000029a5ce3ebe0_0 .net "IR_signal", 0 0, v0000029a5cdc01a0_0;  1 drivers
v0000029a5ce3f180_0 .net "MAR_signal", 0 0, v0000029a5cdbf8e0_0;  1 drivers
v0000029a5ce3fd60_0 .net "PC_Inc_signal", 0 0, v0000029a5cdbfe80_0;  1 drivers
v0000029a5ce3fa40_0 .net "PC_signal", 0 0, v0000029a5cdc0060_0;  1 drivers
v0000029a5ce3ef00_0 .net "address", 7 0, v0000029a5cdce480_0;  alias, 1 drivers
v0000029a5ce3f9a0_0 .net "clk", 0 0, v0000029a5ce4dd00_0;  alias, 1 drivers
v0000029a5ce3ea00_0 .net "from_memory", 7 0, v0000029a5ce4b7f0_0;  alias, 1 drivers
v0000029a5ce3ed20_0 .net "reset", 0 0, v0000029a5ce4e0f0_0;  alias, 1 drivers
v0000029a5ce3f400_0 .net "to_memory", 7 0, v0000029a5cdcdf80_0;  alias, 1 drivers
v0000029a5ce3edc0_0 .net "write", 0 0, v0000029a5ce3e960_0;  alias, 1 drivers
S_0000029a5cd1f810 .scope module, "Caminho_Dados" "data_path" 5 37, 6 5 0, S_0000029a5cd38cc0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "address";
    .port_info 1 /OUTPUT 8 "to_memory";
    .port_info 2 /OUTPUT 8 "IR_out";
    .port_info 3 /OUTPUT 4 "CCR_Result";
    .port_info 4 /INPUT 8 "from_memory";
    .port_info 5 /INPUT 3 "ALU_Sel";
    .port_info 6 /INPUT 2 "Bus1_Sel";
    .port_info 7 /INPUT 2 "Bus2_Sel";
    .port_info 8 /INPUT 1 "IR_Load";
    .port_info 9 /INPUT 1 "MAR_Load";
    .port_info 10 /INPUT 1 "PC_Load";
    .port_info 11 /INPUT 1 "A_Load";
    .port_info 12 /INPUT 1 "B_Load";
    .port_info 13 /INPUT 1 "CCR_Load";
    .port_info 14 /INPUT 1 "Clk";
    .port_info 15 /INPUT 1 "Reset";
    .port_info 16 /INPUT 1 "PC_Inc";
v0000029a5cddccb0_0 .net "A", 7 0, v0000029a5cddc350_0;  1 drivers
v0000029a5cddcf30_0 .net "ALU_Result", 7 0, v0000029a5cddce90_0;  1 drivers
v0000029a5cddd2f0_0 .net "ALU_Sel", 2 0, v0000029a5cdce020_0;  alias, 1 drivers
v0000029a5cddd390_0 .net "A_Load", 0 0, v0000029a5cdcf600_0;  alias, 1 drivers
v0000029a5cddd4d0_0 .net "B", 7 0, v0000029a5cdddb10_0;  1 drivers
v0000029a5cdcf4c0_0 .net "B_Load", 0 0, v0000029a5cdcd940_0;  alias, 1 drivers
v0000029a5cdcda80_0 .var "Bus1", 7 0;
v0000029a5cdcf560_0 .net "Bus1_Sel", 1 0, v0000029a5cdcd9e0_0;  alias, 1 drivers
v0000029a5cdcdb20_0 .var "Bus2", 7 0;
v0000029a5cdcf060_0 .net "Bus2_Sel", 1 0, v0000029a5cdce3e0_0;  alias, 1 drivers
v0000029a5cdce160_0 .net "CCR_Load", 0 0, v0000029a5cdce700_0;  alias, 1 drivers
v0000029a5cdcdc60_0 .var "CCR_Result", 3 0;
v0000029a5cdce200_0 .net "CCR_val", 3 0, v0000029a5cddc490_0;  1 drivers
v0000029a5cdcf100_0 .net "CCR_valF", 3 0, v0000029a5cdddc50_0;  1 drivers
v0000029a5cdce5c0_0 .net "Clk", 0 0, v0000029a5ce4dd00_0;  alias, 1 drivers
v0000029a5cdceb60_0 .net "IR_Load", 0 0, v0000029a5cdc01a0_0;  alias, 1 drivers
v0000029a5cdcd800_0 .var "IR_out", 7 0;
v0000029a5cdce660_0 .net "IR_val", 7 0, v0000029a5cdddbb0_0;  1 drivers
v0000029a5cdcf1a0_0 .net "MAR", 7 0, v0000029a5cddcdf0_0;  1 drivers
v0000029a5cdcdda0_0 .net "MAR_Load", 0 0, v0000029a5cdbf8e0_0;  alias, 1 drivers
v0000029a5cdcde40_0 .net "PC", 7 0, v0000029a5cddcc10_0;  1 drivers
v0000029a5cdce840_0 .net "PC_Inc", 0 0, v0000029a5cdbfe80_0;  alias, 1 drivers
v0000029a5cdce0c0_0 .net "PC_Load", 0 0, v0000029a5cdc0060_0;  alias, 1 drivers
v0000029a5cdcd760_0 .net "Reset", 0 0, v0000029a5ce4e0f0_0;  alias, 1 drivers
v0000029a5cdce480_0 .var "address", 7 0;
v0000029a5cdcdd00_0 .net "from_memory", 7 0, v0000029a5ce4b7f0_0;  alias, 1 drivers
v0000029a5cdcdf80_0 .var "to_memory", 7 0;
E_0000029a5cde2ff0 .event anyedge, v0000029a5cdddc50_0, v0000029a5cdddbb0_0;
E_0000029a5cde39b0 .event anyedge, v0000029a5cddcdf0_0, v0000029a5cdcda80_0;
E_0000029a5cde3530 .event anyedge, v0000029a5cdcdd00_0, v0000029a5cdcda80_0, v0000029a5cddce90_0, v0000029a5cdcf060_0;
E_0000029a5cde2bf0 .event anyedge, v0000029a5cddcfd0_0, v0000029a5cddd570_0, v0000029a5cddcc10_0, v0000029a5cdcf560_0;
S_0000029a5cd1f9a0 .scope module, "ALU" "alu" 6 61, 7 3 0, S_0000029a5cd1f810;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "Result";
    .port_info 1 /OUTPUT 4 "NZVC";
    .port_info 2 /INPUT 8 "A";
    .port_info 3 /INPUT 8 "B";
    .port_info 4 /INPUT 3 "ALU_Sel";
v0000029a5cddd570_0 .net "A", 7 0, v0000029a5cddc350_0;  alias, 1 drivers
v0000029a5cddcd50_0 .net "ALU_Sel", 2 0, v0000029a5cdce020_0;  alias, 1 drivers
v0000029a5cddcfd0_0 .net "B", 7 0, v0000029a5cdddb10_0;  alias, 1 drivers
v0000029a5cddc490_0 .var "NZVC", 3 0;
v0000029a5cddce90_0 .var "Result", 7 0;
E_0000029a5cde2d70 .event anyedge, v0000029a5cddcd50_0, v0000029a5cddcfd0_0, v0000029a5cddd570_0;
S_0000029a5cd22120 .scope module, "A_Reg" "reg8" 6 55, 8 3 0, S_0000029a5cd1f810;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "Reg_Out";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "res";
    .port_info 3 /INPUT 1 "EN";
    .port_info 4 /INPUT 8 "Reg_In";
v0000029a5cddd610_0 .net "EN", 0 0, v0000029a5cdcf600_0;  alias, 1 drivers
v0000029a5cddd750_0 .net "Reg_In", 7 0, v0000029a5cdcdb20_0;  1 drivers
v0000029a5cddc350_0 .var "Reg_Out", 7 0;
v0000029a5cddd6b0_0 .net "clk", 0 0, v0000029a5ce4dd00_0;  alias, 1 drivers
v0000029a5cddc7b0_0 .net "res", 0 0, v0000029a5ce4e0f0_0;  alias, 1 drivers
E_0000029a5cde3430/0 .event negedge, v0000029a5cddc7b0_0;
E_0000029a5cde3430/1 .event posedge, v0000029a5cddd6b0_0;
E_0000029a5cde3430 .event/or E_0000029a5cde3430/0, E_0000029a5cde3430/1;
S_0000029a5cd222b0 .scope begin, "REGISTER" "REGISTER" 8 8, 8 8 0, S_0000029a5cd22120;
 .timescale -9 -12;
S_0000029a5cd424e0 .scope module, "B_Reg" "reg8" 6 56, 8 3 0, S_0000029a5cd1f810;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "Reg_Out";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "res";
    .port_info 3 /INPUT 1 "EN";
    .port_info 4 /INPUT 8 "Reg_In";
v0000029a5cddc3f0_0 .net "EN", 0 0, v0000029a5cdcd940_0;  alias, 1 drivers
v0000029a5cddc170_0 .net "Reg_In", 7 0, v0000029a5cdcdb20_0;  alias, 1 drivers
v0000029a5cdddb10_0 .var "Reg_Out", 7 0;
v0000029a5cddda70_0 .net "clk", 0 0, v0000029a5ce4dd00_0;  alias, 1 drivers
v0000029a5cddbe50_0 .net "res", 0 0, v0000029a5ce4e0f0_0;  alias, 1 drivers
S_0000029a5cd42670 .scope begin, "REGISTER" "REGISTER" 8 8, 8 8 0, S_0000029a5cd424e0;
 .timescale -9 -12;
S_0000029a5cd29f60 .scope module, "CCR_Reg" "reg4" 6 70, 8 18 0, S_0000029a5cd1f810;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 4 "Reg_Out";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "res";
    .port_info 3 /INPUT 1 "EN";
    .port_info 4 /INPUT 4 "Reg_In";
v0000029a5cddd110_0 .net "EN", 0 0, v0000029a5cdce700_0;  alias, 1 drivers
v0000029a5cddc530_0 .net "Reg_In", 3 0, v0000029a5cddc490_0;  alias, 1 drivers
v0000029a5cdddc50_0 .var "Reg_Out", 3 0;
v0000029a5cddd7f0_0 .net "clk", 0 0, v0000029a5ce4dd00_0;  alias, 1 drivers
v0000029a5cddc850_0 .net "res", 0 0, v0000029a5ce4e0f0_0;  alias, 1 drivers
S_0000029a5cd2a0f0 .scope begin, "REGISTER" "REGISTER" 8 23, 8 23 0, S_0000029a5cd29f60;
 .timescale -9 -12;
S_0000029a5cd2ed80 .scope module, "IR_Reg" "reg8" 6 51, 8 3 0, S_0000029a5cd1f810;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "Reg_Out";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "res";
    .port_info 3 /INPUT 1 "EN";
    .port_info 4 /INPUT 8 "Reg_In";
v0000029a5cddd930_0 .net "EN", 0 0, v0000029a5cdc01a0_0;  alias, 1 drivers
v0000029a5cddd890_0 .net "Reg_In", 7 0, v0000029a5cdcdb20_0;  alias, 1 drivers
v0000029a5cdddbb0_0 .var "Reg_Out", 7 0;
v0000029a5cddbef0_0 .net "clk", 0 0, v0000029a5ce4dd00_0;  alias, 1 drivers
v0000029a5cddcad0_0 .net "res", 0 0, v0000029a5ce4e0f0_0;  alias, 1 drivers
S_0000029a5cd2ef10 .scope begin, "REGISTER" "REGISTER" 8 8, 8 8 0, S_0000029a5cd2ed80;
 .timescale -9 -12;
S_0000029a5cd25a50 .scope module, "MAR_Reg" "reg8" 6 52, 8 3 0, S_0000029a5cd1f810;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "Reg_Out";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "res";
    .port_info 3 /INPUT 1 "EN";
    .port_info 4 /INPUT 8 "Reg_In";
v0000029a5cddc8f0_0 .net "EN", 0 0, v0000029a5cdbf8e0_0;  alias, 1 drivers
v0000029a5cddd070_0 .net "Reg_In", 7 0, v0000029a5cdcdb20_0;  alias, 1 drivers
v0000029a5cddcdf0_0 .var "Reg_Out", 7 0;
v0000029a5cddbf90_0 .net "clk", 0 0, v0000029a5ce4dd00_0;  alias, 1 drivers
v0000029a5cddcb70_0 .net "res", 0 0, v0000029a5ce4e0f0_0;  alias, 1 drivers
S_0000029a5cd25be0 .scope begin, "REGISTER" "REGISTER" 8 8, 8 8 0, S_0000029a5cd25a50;
 .timescale -9 -12;
S_0000029a5ce3b960 .scope begin, "MUX_BUS1" "MUX_BUS1" 6 21, 6 21 0, S_0000029a5cd1f810;
 .timescale -9 -12;
S_0000029a5ce3bc80 .scope begin, "MUX_BUS2" "MUX_BUS2" 6 31, 6 31 0, S_0000029a5cd1f810;
 .timescale -9 -12;
S_0000029a5ce3c2c0 .scope module, "PC_Count" "count8" 6 54, 9 3 0, S_0000029a5cd1f810;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "CNT";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /INPUT 1 "res";
    .port_info 3 /INPUT 1 "load";
    .port_info 4 /INPUT 1 "inc";
    .port_info 5 /INPUT 8 "CNT_In";
v0000029a5cddcc10_0 .var "CNT", 7 0;
v0000029a5cddd9d0_0 .net "CNT_In", 7 0, v0000029a5cdcdb20_0;  alias, 1 drivers
v0000029a5cddc030_0 .net "clk", 0 0, v0000029a5ce4dd00_0;  alias, 1 drivers
v0000029a5cddd1b0_0 .net "inc", 0 0, v0000029a5cdbfe80_0;  alias, 1 drivers
v0000029a5cddd250_0 .net "load", 0 0, v0000029a5cdc0060_0;  alias, 1 drivers
v0000029a5cddc0d0_0 .net "res", 0 0, v0000029a5ce4e0f0_0;  alias, 1 drivers
S_0000029a5ce3c130 .scope begin, "COUNTER" "COUNTER" 9 8, 9 8 0, S_0000029a5ce3c2c0;
 .timescale -9 -12;
S_0000029a5ce3b7d0 .scope module, "Unidade_Controle" "control_unit" 5 19, 10 1 0, S_0000029a5cd38cc0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 1 "IR_Load";
    .port_info 1 /OUTPUT 1 "MAR_Load";
    .port_info 2 /OUTPUT 1 "PC_Load";
    .port_info 3 /OUTPUT 1 "PC_Inc";
    .port_info 4 /OUTPUT 1 "A_Load";
    .port_info 5 /OUTPUT 1 "B_Load";
    .port_info 6 /OUTPUT 1 "CCR_Load";
    .port_info 7 /OUTPUT 3 "ALU_Sel";
    .port_info 8 /OUTPUT 2 "Bus1_Sel";
    .port_info 9 /OUTPUT 2 "Bus2_Sel";
    .port_info 10 /OUTPUT 1 "write";
    .port_info 11 /INPUT 8 "IR";
    .port_info 12 /INPUT 4 "CCR_Result";
    .port_info 13 /INPUT 1 "Clk";
    .port_info 14 /INPUT 1 "Reset";
P_0000029a5ce3d480 .param/l "ADD_AB" 0 10 32, C4<01000010>;
P_0000029a5ce3d4b8 .param/l "AND_AB" 0 10 34, C4<01000100>;
P_0000029a5ce3d4f0 .param/l "BCC" 0 10 51, C4<00101000>;
P_0000029a5ce3d528 .param/l "BCS" 0 10 50, C4<00100111>;
P_0000029a5ce3d560 .param/l "BEQ" 0 10 46, C4<00100011>;
P_0000029a5ce3d598 .param/l "BMI" 0 10 44, C4<00100001>;
P_0000029a5ce3d5d0 .param/l "BNE" 0 10 47, C4<00100100>;
P_0000029a5ce3d608 .param/l "BPL" 0 10 45, C4<00100010>;
P_0000029a5ce3d640 .param/l "BRA" 0 10 43, C4<00100000>;
P_0000029a5ce3d678 .param/l "BVC" 0 10 49, C4<00100110>;
P_0000029a5ce3d6b0 .param/l "BVS" 0 10 48, C4<00100101>;
P_0000029a5ce3d6e8 .param/l "DECA" 0 10 38, C4<01001000>;
P_0000029a5ce3d720 .param/l "DECB" 0 10 39, C4<01001001>;
P_0000029a5ce3d758 .param/l "INCA" 0 10 36, C4<01000110>;
P_0000029a5ce3d790 .param/l "INCB" 0 10 37, C4<01000111>;
P_0000029a5ce3d7c8 .param/l "LDA_DIR" 0 10 27, C4<10000111>;
P_0000029a5ce3d800 .param/l "LDA_IMM" 0 10 26, C4<10000110>;
P_0000029a5ce3d838 .param/l "LDB_DIR" 0 10 29, C4<10001001>;
P_0000029a5ce3d870 .param/l "LDB_IMM" 0 10 28, C4<10001000>;
P_0000029a5ce3d8a8 .param/l "NOTA" 0 10 41, C4<01001011>;
P_0000029a5ce3d8e0 .param/l "NOTB" 0 10 42, C4<01001100>;
P_0000029a5ce3d918 .param/l "OR_AB" 0 10 35, C4<01000101>;
P_0000029a5ce3d950 .param/l "S0_FETCH" 0 10 55, C4<00000000>;
P_0000029a5ce3d988 .param/l "S1_FETCH" 0 10 56, C4<00000001>;
P_0000029a5ce3d9c0 .param/l "S2_FETCH" 0 10 57, C4<00000010>;
P_0000029a5ce3d9f8 .param/l "S3_DECODE" 0 10 58, C4<00000011>;
P_0000029a5ce3da30 .param/l "S4_ALU_OP" 0 10 72, C4<00010001>;
P_0000029a5ce3da68 .param/l "S4_BR" 0 10 74, C4<00010011>;
P_0000029a5ce3daa0 .param/l "S4_LDR_DIR" 0 10 62, C4<00000111>;
P_0000029a5ce3dad8 .param/l "S4_LDR_IMM" 0 10 59, C4<00000100>;
P_0000029a5ce3db10 .param/l "S4_STR_DIR" 0 10 67, C4<00001100>;
P_0000029a5ce3db48 .param/l "S5_ALU_OP" 0 10 73, C4<00010010>;
P_0000029a5ce3db80 .param/l "S5_BR" 0 10 75, C4<00010100>;
P_0000029a5ce3dbb8 .param/l "S5_LDR_DIR" 0 10 63, C4<00001000>;
P_0000029a5ce3dbf0 .param/l "S5_LDR_IMM" 0 10 60, C4<00000101>;
P_0000029a5ce3dc28 .param/l "S5_STR_DIR" 0 10 68, C4<00001101>;
P_0000029a5ce3dc60 .param/l "S6_BR" 0 10 76, C4<00010101>;
P_0000029a5ce3dc98 .param/l "S6_LDR_DIR" 0 10 64, C4<00001001>;
P_0000029a5ce3dcd0 .param/l "S6_LDR_IMM" 0 10 61, C4<00000110>;
P_0000029a5ce3dd08 .param/l "S6_STR_DIR" 0 10 69, C4<00001110>;
P_0000029a5ce3dd40 .param/l "S7_LDR_DIR" 0 10 65, C4<00001010>;
P_0000029a5ce3dd78 .param/l "S7_STR_DIR" 0 10 70, C4<00001111>;
P_0000029a5ce3ddb0 .param/l "S8_LDR_DIR" 0 10 66, C4<00001011>;
P_0000029a5ce3dde8 .param/l "S8_STR_DIR" 0 10 71, C4<00010000>;
P_0000029a5ce3de20 .param/l "STA_DIR" 0 10 30, C4<10010110>;
P_0000029a5ce3de58 .param/l "STB_DIR" 0 10 31, C4<10010111>;
P_0000029a5ce3de90 .param/l "SUB_AB" 0 10 33, C4<01000011>;
P_0000029a5ce3dec8 .param/l "XOR_AB" 0 10 40, C4<01001010>;
v0000029a5cdce020_0 .var "ALU_Sel", 2 0;
v0000029a5cdcf600_0 .var "A_Load", 0 0;
v0000029a5cdcd940_0 .var "B_Load", 0 0;
v0000029a5cdcd9e0_0 .var "Bus1_Sel", 1 0;
v0000029a5cdce3e0_0 .var "Bus2_Sel", 1 0;
v0000029a5cdce520_0 .net "C", 0 0, L_0000029a5ce4f8b0;  1 drivers
v0000029a5cdce700_0 .var "CCR_Load", 0 0;
v0000029a5cdceac0_0 .net "CCR_Result", 3 0, v0000029a5cdcdc60_0;  alias, 1 drivers
v0000029a5cdcea20_0 .net "Clk", 0 0, v0000029a5ce4dd00_0;  alias, 1 drivers
v0000029a5cdcec00_0 .net "IR", 7 0, v0000029a5cdcd800_0;  alias, 1 drivers
v0000029a5cdc01a0_0 .var "IR_Load", 0 0;
v0000029a5cdbf8e0_0 .var "MAR_Load", 0 0;
v0000029a5cdc0420_0 .net "N", 0 0, L_0000029a5ce4ec30;  1 drivers
v0000029a5cdbfe80_0 .var "PC_Inc", 0 0;
v0000029a5cdc0060_0 .var "PC_Load", 0 0;
v0000029a5cdc04c0_0 .net "Reset", 0 0, v0000029a5ce4e0f0_0;  alias, 1 drivers
v0000029a5ce3e8c0_0 .net "V", 0 0, L_0000029a5ce4f270;  1 drivers
v0000029a5ce3fc20_0 .net "Z", 0 0, L_0000029a5ce4f1d0;  1 drivers
v0000029a5ce3ec80_0 .var "current_state", 7 0;
v0000029a5ce3df60_0 .var "next_state", 7 0;
v0000029a5ce3e960_0 .var "write", 0 0;
E_0000029a5cde31f0 .event anyedge, v0000029a5cdcd800_0, v0000029a5ce3ec80_0;
E_0000029a5cde37f0 .event anyedge, v0000029a5cdcdc60_0, v0000029a5cdcd800_0, v0000029a5ce3ec80_0;
L_0000029a5ce4ec30 .part v0000029a5cdcdc60_0, 3, 1;
L_0000029a5ce4f1d0 .part v0000029a5cdcdc60_0, 2, 1;
L_0000029a5ce4f270 .part v0000029a5cdcdc60_0, 1, 1;
L_0000029a5ce4f8b0 .part v0000029a5cdcdc60_0, 0, 1;
S_0000029a5ce3bfa0 .scope module, "Memoria" "memory" 4 52, 11 7 0, S_0000029a5cdbf2f0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "port_out_00";
    .port_info 1 /OUTPUT 8 "port_out_01";
    .port_info 2 /OUTPUT 8 "port_out_02";
    .port_info 3 /OUTPUT 8 "port_out_03";
    .port_info 4 /OUTPUT 8 "port_out_04";
    .port_info 5 /OUTPUT 8 "port_out_05";
    .port_info 6 /OUTPUT 8 "port_out_06";
    .port_info 7 /OUTPUT 8 "port_out_07";
    .port_info 8 /OUTPUT 8 "port_out_08";
    .port_info 9 /OUTPUT 8 "port_out_09";
    .port_info 10 /OUTPUT 8 "port_out_10";
    .port_info 11 /OUTPUT 8 "port_out_11";
    .port_info 12 /OUTPUT 8 "port_out_12";
    .port_info 13 /OUTPUT 8 "port_out_13";
    .port_info 14 /OUTPUT 8 "port_out_14";
    .port_info 15 /OUTPUT 8 "port_out_15";
    .port_info 16 /OUTPUT 8 "data_out";
    .port_info 17 /INPUT 8 "address";
    .port_info 18 /INPUT 8 "data_in";
    .port_info 19 /INPUT 8 "port_in_00";
    .port_info 20 /INPUT 8 "port_in_01";
    .port_info 21 /INPUT 8 "port_in_02";
    .port_info 22 /INPUT 8 "port_in_03";
    .port_info 23 /INPUT 8 "port_in_04";
    .port_info 24 /INPUT 8 "port_in_05";
    .port_info 25 /INPUT 8 "port_in_06";
    .port_info 26 /INPUT 8 "port_in_07";
    .port_info 27 /INPUT 8 "port_in_08";
    .port_info 28 /INPUT 8 "port_in_09";
    .port_info 29 /INPUT 8 "port_in_10";
    .port_info 30 /INPUT 8 "port_in_11";
    .port_info 31 /INPUT 8 "port_in_12";
    .port_info 32 /INPUT 8 "port_in_13";
    .port_info 33 /INPUT 8 "port_in_14";
    .port_info 34 /INPUT 8 "port_in_15";
    .port_info 35 /INPUT 1 "write";
    .port_info 36 /INPUT 1 "clk";
    .port_info 37 /INPUT 1 "reset";
L_0000029a5cdcc920 .functor AND 1, v0000029a5ce3e960_0, L_0000029a5ce4f590, C4<1>, C4<1>;
L_0000029a5cdccae0 .functor AND 1, L_0000029a5cdcc920, L_0000029a5ce4f450, C4<1>, C4<1>;
v0000029a5ce4ab70_0 .net *"_ivl_11", 0 0, L_0000029a5cdcc920;  1 drivers
v0000029a5ce4b2f0_0 .net *"_ivl_12", 31 0, L_0000029a5ce4e190;  1 drivers
L_0000029a5ce52018 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029a5ce4b6b0_0 .net *"_ivl_15", 23 0, L_0000029a5ce52018;  1 drivers
L_0000029a5ce52060 .functor BUFT 1, C4<00000000000000000000000011011111>, C4<0>, C4<0>, C4<0>;
v0000029a5ce4bbb0_0 .net/2u *"_ivl_16", 31 0, L_0000029a5ce52060;  1 drivers
v0000029a5ce4b430_0 .net *"_ivl_18", 0 0, L_0000029a5ce4f450;  1 drivers
v0000029a5ce4b1b0_0 .net *"_ivl_2", 31 0, L_0000029a5ce4f3b0;  1 drivers
L_0000029a5ce51f88 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000029a5ce4b610_0 .net *"_ivl_5", 23 0, L_0000029a5ce51f88;  1 drivers
L_0000029a5ce51fd0 .functor BUFT 1, C4<00000000000000000000000010000000>, C4<0>, C4<0>, C4<0>;
v0000029a5ce4afd0_0 .net/2u *"_ivl_6", 31 0, L_0000029a5ce51fd0;  1 drivers
v0000029a5ce4b750_0 .net *"_ivl_8", 0 0, L_0000029a5ce4f590;  1 drivers
v0000029a5ce4b070_0 .net "address", 7 0, v0000029a5cdce480_0;  alias, 1 drivers
v0000029a5ce4a490_0 .net "clk", 0 0, v0000029a5ce4dd00_0;  alias, 1 drivers
v0000029a5ce4a850_0 .net "data_in", 7 0, v0000029a5cdcdf80_0;  alias, 1 drivers
v0000029a5ce4b7f0_0 .var "data_out", 7 0;
v0000029a5ce4b890_0 .net "nreset", 0 0, L_0000029a5ce4f310;  1 drivers
v0000029a5ce4b4d0_0 .net "port_in_00", 7 0, v0000029a5ce4dbc0_0;  alias, 1 drivers
v0000029a5ce4bcf0_0 .net "port_in_01", 7 0, v0000029a5ce4c860_0;  alias, 1 drivers
v0000029a5ce4b9d0_0 .net "port_in_02", 7 0, v0000029a5ce4eb90_0;  alias, 1 drivers
v0000029a5ce4a2b0_0 .net "port_in_03", 7 0, v0000029a5ce4e910_0;  alias, 1 drivers
v0000029a5ce4bd90_0 .net "port_in_04", 7 0, v0000029a5ce4e730_0;  alias, 1 drivers
v0000029a5ce4a5d0_0 .net "port_in_05", 7 0, v0000029a5ce4ee10_0;  alias, 1 drivers
v0000029a5ce4b250_0 .net "port_in_06", 7 0, v0000029a5ce4e690_0;  alias, 1 drivers
v0000029a5ce4be30_0 .net "port_in_07", 7 0, v0000029a5ce4ef50_0;  alias, 1 drivers
v0000029a5ce4b570_0 .net "port_in_08", 7 0, v0000029a5ce4e5f0_0;  alias, 1 drivers
v0000029a5ce4a3f0_0 .net "port_in_09", 7 0, v0000029a5ce4ea50_0;  alias, 1 drivers
v0000029a5ce4b930_0 .net "port_in_10", 7 0, v0000029a5ce4f950_0;  alias, 1 drivers
v0000029a5ce4a710_0 .net "port_in_11", 7 0, v0000029a5ce4fc70_0;  alias, 1 drivers
v0000029a5ce4ba70_0 .net "port_in_12", 7 0, v0000029a5ce4f810_0;  alias, 1 drivers
v0000029a5ce4a670_0 .net "port_in_13", 7 0, v0000029a5ce4ed70_0;  alias, 1 drivers
v0000029a5ce4bc50_0 .net "port_in_14", 7 0, v0000029a5ce4e7d0_0;  alias, 1 drivers
v0000029a5ce49f90_0 .net "port_in_15", 7 0, v0000029a5ce4fd10_0;  alias, 1 drivers
v0000029a5ce4a030_0 .net "port_out_00", 7 0, v0000029a5ce3f5e0_0;  alias, 1 drivers
v0000029a5ce4a0d0_0 .net "port_out_01", 7 0, v0000029a5ce3f680_0;  alias, 1 drivers
v0000029a5ce4a7b0_0 .net "port_out_02", 7 0, v0000029a5ce3e140_0;  alias, 1 drivers
v0000029a5ce4a350_0 .net "port_out_03", 7 0, v0000029a5ce3f720_0;  alias, 1 drivers
v0000029a5ce4a170_0 .net "port_out_04", 7 0, v0000029a5ce3f7c0_0;  alias, 1 drivers
v0000029a5ce4ae90_0 .net "port_out_05", 7 0, v0000029a5ce3e280_0;  alias, 1 drivers
v0000029a5ce4a210_0 .net "port_out_06", 7 0, v0000029a5ce3f860_0;  alias, 1 drivers
v0000029a5ce4a8f0_0 .net "port_out_07", 7 0, v0000029a5ce3f900_0;  alias, 1 drivers
v0000029a5ce4ac10_0 .net "port_out_08", 7 0, v0000029a5ce3e320_0;  alias, 1 drivers
v0000029a5ce4acb0_0 .net "port_out_09", 7 0, v0000029a5ce3e3c0_0;  alias, 1 drivers
v0000029a5ce4ad50_0 .net "port_out_10", 7 0, v0000029a5ce4b110_0;  alias, 1 drivers
v0000029a5ce4adf0_0 .net "port_out_11", 7 0, v0000029a5ce4a990_0;  alias, 1 drivers
v0000029a5ce4ccc0_0 .net "port_out_12", 7 0, v0000029a5ce4bb10_0;  alias, 1 drivers
v0000029a5ce4d620_0 .net "port_out_13", 7 0, v0000029a5ce4aa30_0;  alias, 1 drivers
v0000029a5ce4cd60_0 .net "port_out_14", 7 0, v0000029a5ce4aad0_0;  alias, 1 drivers
v0000029a5ce4cea0_0 .net "port_out_15", 7 0, v0000029a5ce4b390_0;  alias, 1 drivers
v0000029a5ce4d760_0 .net "ram_we", 0 0, L_0000029a5cdccae0;  1 drivers
v0000029a5ce4cae0_0 .net "reset", 0 0, v0000029a5ce4e0f0_0;  alias, 1 drivers
v0000029a5ce4c5e0_0 .net "rom_data_out", 7 0, v0000029a5ce3f0e0_0;  1 drivers
v0000029a5ce4dda0_0 .net "rw_data_out", 7 0, v0000029a5ce3fb80_0;  1 drivers
v0000029a5ce4cc20_0 .net "write", 0 0, v0000029a5ce3e960_0;  alias, 1 drivers
E_0000029a5cde3330/0 .event anyedge, v0000029a5ce49f90_0, v0000029a5ce4bc50_0, v0000029a5ce4a670_0, v0000029a5ce4ba70_0;
E_0000029a5cde3330/1 .event anyedge, v0000029a5ce4a710_0, v0000029a5ce4b930_0, v0000029a5ce4a3f0_0, v0000029a5ce4b570_0;
E_0000029a5cde3330/2 .event anyedge, v0000029a5ce4be30_0, v0000029a5ce4b250_0, v0000029a5ce4a5d0_0, v0000029a5ce4bd90_0;
E_0000029a5cde3330/3 .event anyedge, v0000029a5ce4a2b0_0, v0000029a5ce4b9d0_0, v0000029a5ce4bcf0_0, v0000029a5ce4b4d0_0;
E_0000029a5cde3330/4 .event anyedge, v0000029a5ce3fb80_0, v0000029a5ce3f0e0_0, v0000029a5cdce480_0;
E_0000029a5cde3330 .event/or E_0000029a5cde3330/0, E_0000029a5cde3330/1, E_0000029a5cde3330/2, E_0000029a5cde3330/3, E_0000029a5cde3330/4;
L_0000029a5ce4f310 .reduce/nor v0000029a5ce4e0f0_0;
L_0000029a5ce4f3b0 .concat [ 8 24 0 0], v0000029a5cdce480_0, L_0000029a5ce51f88;
L_0000029a5ce4f590 .cmp/ge 32, L_0000029a5ce4f3b0, L_0000029a5ce51fd0;
L_0000029a5ce4e190 .concat [ 8 24 0 0], v0000029a5cdce480_0, L_0000029a5ce52018;
L_0000029a5ce4f450 .cmp/ge 32, L_0000029a5ce52060, L_0000029a5ce4e190;
S_0000029a5ce3b4b0 .scope begin, "Multiplexing_to_Memory_Data_Bus" "Multiplexing_to_Memory_Data_Bus" 11 49, 11 49 0, S_0000029a5ce3bfa0;
 .timescale -9 -12;
S_0000029a5ce3b640 .scope module, "ROM" "rom_128x8_sync" 11 92, 12 1 0, S_0000029a5ce3bfa0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "data_out";
    .port_info 1 /INPUT 8 "address";
    .port_info 2 /INPUT 1 "clk";
P_0000029a5cd56fc0 .param/l "ADD_AB" 0 12 21, C4<01000010>;
P_0000029a5cd56ff8 .param/l "AND_AB" 0 12 23, C4<01000100>;
P_0000029a5cd57030 .param/l "BCC" 0 12 42, C4<00101000>;
P_0000029a5cd57068 .param/l "BCS" 0 12 41, C4<00100111>;
P_0000029a5cd570a0 .param/l "BEQ" 0 12 37, C4<00100011>;
P_0000029a5cd570d8 .param/l "BMI" 0 12 35, C4<00100001>;
P_0000029a5cd57110 .param/l "BNE" 0 12 38, C4<00100100>;
P_0000029a5cd57148 .param/l "BPL" 0 12 36, C4<00100010>;
P_0000029a5cd57180 .param/l "BRA" 0 12 34, C4<00100000>;
P_0000029a5cd571b8 .param/l "BVC" 0 12 40, C4<00100110>;
P_0000029a5cd571f0 .param/l "BVS" 0 12 39, C4<00100101>;
P_0000029a5cd57228 .param/l "DECA" 0 12 27, C4<01001000>;
P_0000029a5cd57260 .param/l "DECB" 0 12 28, C4<01001001>;
P_0000029a5cd57298 .param/l "INCA" 0 12 25, C4<01000110>;
P_0000029a5cd572d0 .param/l "INCB" 0 12 26, C4<01000111>;
P_0000029a5cd57308 .param/l "LDA_DIR" 0 12 14, C4<10000111>;
P_0000029a5cd57340 .param/l "LDA_IMM" 0 12 13, C4<10000110>;
P_0000029a5cd57378 .param/l "LDB_DIR" 0 12 16, C4<10001001>;
P_0000029a5cd573b0 .param/l "LDB_IMM" 0 12 15, C4<10001000>;
P_0000029a5cd573e8 .param/l "NOTA" 0 12 30, C4<01001011>;
P_0000029a5cd57420 .param/l "NOTB" 0 12 31, C4<01001100>;
P_0000029a5cd57458 .param/l "OR_AB" 0 12 24, C4<01000101>;
P_0000029a5cd57490 .param/l "STA_DIR" 0 12 17, C4<10010110>;
P_0000029a5cd574c8 .param/l "STB_DIR" 0 12 18, C4<10010111>;
P_0000029a5cd57500 .param/l "SUB_AB" 0 12 22, C4<01000011>;
P_0000029a5cd57538 .param/l "XOR_AB" 0 12 29, C4<01001010>;
v0000029a5ce3f220_0 .var "EN", 0 0;
v0000029a5ce3efa0 .array "ROM", 127 0, 7 0;
v0000029a5ce3e640_0 .net "address", 7 0, v0000029a5cdce480_0;  alias, 1 drivers
v0000029a5ce3fae0_0 .net "clk", 0 0, v0000029a5ce4dd00_0;  alias, 1 drivers
v0000029a5ce3f0e0_0 .var "data_out", 7 0;
E_0000029a5cde29f0 .event posedge, v0000029a5cddd6b0_0;
E_0000029a5cde34b0 .event anyedge, v0000029a5cdce480_0;
S_0000029a5ce3be10 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 12 61, 12 61 0, S_0000029a5ce3b640;
 .timescale -9 -12;
v0000029a5ce3e5a0_0 .var/i "i", 31 0;
S_0000029a5ce3baf0 .scope module, "RW" "rw_96x8_sync" 11 93, 13 1 0, S_0000029a5ce3bfa0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "data_out";
    .port_info 1 /INPUT 8 "address";
    .port_info 2 /INPUT 1 "WE";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /INPUT 1 "clk";
v0000029a5ce3f2c0_0 .var "EN", 0 0;
v0000029a5ce3fcc0 .array "RW", 223 128, 7 0;
v0000029a5ce3e6e0_0 .net "WE", 0 0, L_0000029a5cdccae0;  alias, 1 drivers
v0000029a5ce3e460_0 .net "address", 7 0, v0000029a5cdce480_0;  alias, 1 drivers
v0000029a5ce3e1e0_0 .net "clk", 0 0, v0000029a5ce4dd00_0;  alias, 1 drivers
v0000029a5ce3fe00_0 .net "data_in", 7 0, v0000029a5cdcdf80_0;  alias, 1 drivers
v0000029a5ce3fb80_0 .var "data_out", 7 0;
S_0000029a5ce49880 .scope module, "portas_fora" "port_out8_sync" 11 94, 14 1 0, S_0000029a5ce3bfa0;
 .timescale -9 -12;
    .port_info 0 /OUTPUT 8 "port_out_00";
    .port_info 1 /OUTPUT 8 "port_out_01";
    .port_info 2 /OUTPUT 8 "port_out_02";
    .port_info 3 /OUTPUT 8 "port_out_03";
    .port_info 4 /OUTPUT 8 "port_out_04";
    .port_info 5 /OUTPUT 8 "port_out_05";
    .port_info 6 /OUTPUT 8 "port_out_06";
    .port_info 7 /OUTPUT 8 "port_out_07";
    .port_info 8 /OUTPUT 8 "port_out_08";
    .port_info 9 /OUTPUT 8 "port_out_09";
    .port_info 10 /OUTPUT 8 "port_out_10";
    .port_info 11 /OUTPUT 8 "port_out_11";
    .port_info 12 /OUTPUT 8 "port_out_12";
    .port_info 13 /OUTPUT 8 "port_out_13";
    .port_info 14 /OUTPUT 8 "port_out_14";
    .port_info 15 /OUTPUT 8 "port_out_15";
    .port_info 16 /INPUT 8 "address";
    .port_info 17 /INPUT 8 "data_in";
    .port_info 18 /INPUT 1 "write";
    .port_info 19 /INPUT 1 "clk";
    .port_info 20 /INPUT 1 "reset";
v0000029a5ce3f360_0 .net "address", 7 0, v0000029a5cdce480_0;  alias, 1 drivers
v0000029a5ce3e500_0 .net "clk", 0 0, v0000029a5ce4dd00_0;  alias, 1 drivers
v0000029a5ce3f540_0 .net "data_in", 7 0, v0000029a5cdcdf80_0;  alias, 1 drivers
v0000029a5ce3f5e0_0 .var "port_out_00", 7 0;
v0000029a5ce3f680_0 .var "port_out_01", 7 0;
v0000029a5ce3e140_0 .var "port_out_02", 7 0;
v0000029a5ce3f720_0 .var "port_out_03", 7 0;
v0000029a5ce3f7c0_0 .var "port_out_04", 7 0;
v0000029a5ce3e280_0 .var "port_out_05", 7 0;
v0000029a5ce3f860_0 .var "port_out_06", 7 0;
v0000029a5ce3f900_0 .var "port_out_07", 7 0;
v0000029a5ce3e320_0 .var "port_out_08", 7 0;
v0000029a5ce3e3c0_0 .var "port_out_09", 7 0;
v0000029a5ce4b110_0 .var "port_out_10", 7 0;
v0000029a5ce4a990_0 .var "port_out_11", 7 0;
v0000029a5ce4bb10_0 .var "port_out_12", 7 0;
v0000029a5ce4aa30_0 .var "port_out_13", 7 0;
v0000029a5ce4aad0_0 .var "port_out_14", 7 0;
v0000029a5ce4b390_0 .var "port_out_15", 7 0;
v0000029a5ce4af30_0 .net "reset", 0 0, L_0000029a5ce4f310;  alias, 1 drivers
v0000029a5ce4a530_0 .net "write", 0 0, v0000029a5ce3e960_0;  alias, 1 drivers
E_0000029a5cde32b0/0 .event negedge, v0000029a5ce4af30_0;
E_0000029a5cde32b0/1 .event posedge, v0000029a5cddd6b0_0;
E_0000029a5cde32b0 .event/or E_0000029a5cde32b0/0, E_0000029a5cde32b0/1;
    .scope S_0000029a5ce3b7d0;
T_0 ;
    %wait E_0000029a5cde3430;
    %load/vec4 v0000029a5cdc04c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000029a5ce3ec80_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000029a5ce3df60_0;
    %assign/vec4 v0000029a5ce3ec80_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000029a5ce3b7d0;
T_1 ;
    %wait E_0000029a5cde37f0;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000029a5ce3df60_0, 0, 8;
    %load/vec4 v0000029a5ce3ec80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 8;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_1.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_1.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_1.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_1.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_1.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_1.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_1.17, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 8;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 8;
    %cmp/u;
    %jmp/1 T_1.20, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 8;
    %cmp/u;
    %jmp/1 T_1.21, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000029a5ce3df60_0, 0, 8;
    %jmp T_1.23;
T_1.0 ;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000029a5ce3df60_0, 0, 8;
    %jmp T_1.23;
T_1.1 ;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0000029a5ce3df60_0, 0, 8;
    %jmp T_1.23;
T_1.2 ;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v0000029a5ce3df60_0, 0, 8;
    %jmp T_1.23;
T_1.3 ;
    %load/vec4 v0000029a5cdcec00_0;
    %dup/vec4;
    %pushi/vec4 134, 0, 8;
    %cmp/u;
    %jmp/1 T_1.24, 6;
    %dup/vec4;
    %pushi/vec4 136, 0, 8;
    %cmp/u;
    %jmp/1 T_1.25, 6;
    %dup/vec4;
    %pushi/vec4 135, 0, 8;
    %cmp/u;
    %jmp/1 T_1.26, 6;
    %dup/vec4;
    %pushi/vec4 137, 0, 8;
    %cmp/u;
    %jmp/1 T_1.27, 6;
    %dup/vec4;
    %pushi/vec4 150, 0, 8;
    %cmp/u;
    %jmp/1 T_1.28, 6;
    %dup/vec4;
    %pushi/vec4 151, 0, 8;
    %cmp/u;
    %jmp/1 T_1.29, 6;
    %dup/vec4;
    %pushi/vec4 66, 0, 8;
    %cmp/u;
    %jmp/1 T_1.30, 6;
    %dup/vec4;
    %pushi/vec4 67, 0, 8;
    %cmp/u;
    %jmp/1 T_1.31, 6;
    %dup/vec4;
    %pushi/vec4 68, 0, 8;
    %cmp/u;
    %jmp/1 T_1.32, 6;
    %dup/vec4;
    %pushi/vec4 69, 0, 8;
    %cmp/u;
    %jmp/1 T_1.33, 6;
    %dup/vec4;
    %pushi/vec4 74, 0, 8;
    %cmp/u;
    %jmp/1 T_1.34, 6;
    %dup/vec4;
    %pushi/vec4 70, 0, 8;
    %cmp/u;
    %jmp/1 T_1.35, 6;
    %dup/vec4;
    %pushi/vec4 71, 0, 8;
    %cmp/u;
    %jmp/1 T_1.36, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 8;
    %cmp/u;
    %jmp/1 T_1.37, 6;
    %dup/vec4;
    %pushi/vec4 73, 0, 8;
    %cmp/u;
    %jmp/1 T_1.38, 6;
    %dup/vec4;
    %pushi/vec4 75, 0, 8;
    %cmp/u;
    %jmp/1 T_1.39, 6;
    %dup/vec4;
    %pushi/vec4 76, 0, 8;
    %cmp/u;
    %jmp/1 T_1.40, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_1.41, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_1.42, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_1.43, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 8;
    %cmp/u;
    %jmp/1 T_1.44, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 8;
    %cmp/u;
    %jmp/1 T_1.45, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 8;
    %cmp/u;
    %jmp/1 T_1.46, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 8;
    %cmp/u;
    %jmp/1 T_1.47, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 8;
    %cmp/u;
    %jmp/1 T_1.48, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 8;
    %cmp/u;
    %jmp/1 T_1.49, 6;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000029a5ce3df60_0, 0, 8;
    %jmp T_1.51;
T_1.24 ;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0000029a5ce3df60_0, 0, 8;
    %jmp T_1.51;
T_1.25 ;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v0000029a5ce3df60_0, 0, 8;
    %jmp T_1.51;
T_1.26 ;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0000029a5ce3df60_0, 0, 8;
    %jmp T_1.51;
T_1.27 ;
    %pushi/vec4 7, 0, 8;
    %store/vec4 v0000029a5ce3df60_0, 0, 8;
    %jmp T_1.51;
T_1.28 ;
    %pushi/vec4 12, 0, 8;
    %store/vec4 v0000029a5ce3df60_0, 0, 8;
    %jmp T_1.51;
T_1.29 ;
    %pushi/vec4 12, 0, 8;
    %store/vec4 v0000029a5ce3df60_0, 0, 8;
    %jmp T_1.51;
T_1.30 ;
    %pushi/vec4 17, 0, 8;
    %store/vec4 v0000029a5ce3df60_0, 0, 8;
    %jmp T_1.51;
T_1.31 ;
    %pushi/vec4 17, 0, 8;
    %store/vec4 v0000029a5ce3df60_0, 0, 8;
    %jmp T_1.51;
T_1.32 ;
    %pushi/vec4 17, 0, 8;
    %store/vec4 v0000029a5ce3df60_0, 0, 8;
    %jmp T_1.51;
T_1.33 ;
    %pushi/vec4 17, 0, 8;
    %store/vec4 v0000029a5ce3df60_0, 0, 8;
    %jmp T_1.51;
T_1.34 ;
    %pushi/vec4 17, 0, 8;
    %store/vec4 v0000029a5ce3df60_0, 0, 8;
    %jmp T_1.51;
T_1.35 ;
    %pushi/vec4 17, 0, 8;
    %store/vec4 v0000029a5ce3df60_0, 0, 8;
    %jmp T_1.51;
T_1.36 ;
    %pushi/vec4 17, 0, 8;
    %store/vec4 v0000029a5ce3df60_0, 0, 8;
    %jmp T_1.51;
T_1.37 ;
    %pushi/vec4 17, 0, 8;
    %store/vec4 v0000029a5ce3df60_0, 0, 8;
    %jmp T_1.51;
T_1.38 ;
    %pushi/vec4 17, 0, 8;
    %store/vec4 v0000029a5ce3df60_0, 0, 8;
    %jmp T_1.51;
T_1.39 ;
    %pushi/vec4 17, 0, 8;
    %store/vec4 v0000029a5ce3df60_0, 0, 8;
    %jmp T_1.51;
T_1.40 ;
    %pushi/vec4 17, 0, 8;
    %store/vec4 v0000029a5ce3df60_0, 0, 8;
    %jmp T_1.51;
T_1.41 ;
    %pushi/vec4 19, 0, 8;
    %store/vec4 v0000029a5ce3df60_0, 0, 8;
    %jmp T_1.51;
T_1.42 ;
    %pushi/vec4 19, 0, 8;
    %store/vec4 v0000029a5ce3df60_0, 0, 8;
    %jmp T_1.51;
T_1.43 ;
    %pushi/vec4 19, 0, 8;
    %store/vec4 v0000029a5ce3df60_0, 0, 8;
    %jmp T_1.51;
T_1.44 ;
    %pushi/vec4 19, 0, 8;
    %store/vec4 v0000029a5ce3df60_0, 0, 8;
    %jmp T_1.51;
T_1.45 ;
    %pushi/vec4 19, 0, 8;
    %store/vec4 v0000029a5ce3df60_0, 0, 8;
    %jmp T_1.51;
T_1.46 ;
    %pushi/vec4 19, 0, 8;
    %store/vec4 v0000029a5ce3df60_0, 0, 8;
    %jmp T_1.51;
T_1.47 ;
    %pushi/vec4 19, 0, 8;
    %store/vec4 v0000029a5ce3df60_0, 0, 8;
    %jmp T_1.51;
T_1.48 ;
    %pushi/vec4 19, 0, 8;
    %store/vec4 v0000029a5ce3df60_0, 0, 8;
    %jmp T_1.51;
T_1.49 ;
    %pushi/vec4 19, 0, 8;
    %store/vec4 v0000029a5ce3df60_0, 0, 8;
    %jmp T_1.51;
T_1.51 ;
    %pop/vec4 1;
    %jmp T_1.23;
T_1.4 ;
    %pushi/vec4 5, 0, 8;
    %store/vec4 v0000029a5ce3df60_0, 0, 8;
    %jmp T_1.23;
T_1.5 ;
    %pushi/vec4 6, 0, 8;
    %store/vec4 v0000029a5ce3df60_0, 0, 8;
    %jmp T_1.23;
T_1.6 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000029a5ce3df60_0, 0, 8;
    %jmp T_1.23;
T_1.7 ;
    %pushi/vec4 18, 0, 8;
    %store/vec4 v0000029a5ce3df60_0, 0, 8;
    %jmp T_1.23;
T_1.8 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000029a5ce3df60_0, 0, 8;
    %jmp T_1.23;
T_1.9 ;
    %pushi/vec4 8, 0, 8;
    %store/vec4 v0000029a5ce3df60_0, 0, 8;
    %jmp T_1.23;
T_1.10 ;
    %pushi/vec4 9, 0, 8;
    %store/vec4 v0000029a5ce3df60_0, 0, 8;
    %jmp T_1.23;
T_1.11 ;
    %pushi/vec4 10, 0, 8;
    %store/vec4 v0000029a5ce3df60_0, 0, 8;
    %jmp T_1.23;
T_1.12 ;
    %pushi/vec4 11, 0, 8;
    %store/vec4 v0000029a5ce3df60_0, 0, 8;
    %jmp T_1.23;
T_1.13 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000029a5ce3df60_0, 0, 8;
    %jmp T_1.23;
T_1.14 ;
    %pushi/vec4 13, 0, 8;
    %store/vec4 v0000029a5ce3df60_0, 0, 8;
    %jmp T_1.23;
T_1.15 ;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0000029a5ce3df60_0, 0, 8;
    %jmp T_1.23;
T_1.16 ;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0000029a5ce3df60_0, 0, 8;
    %jmp T_1.23;
T_1.17 ;
    %pushi/vec4 16, 0, 8;
    %store/vec4 v0000029a5ce3df60_0, 0, 8;
    %jmp T_1.23;
T_1.18 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000029a5ce3df60_0, 0, 8;
    %jmp T_1.23;
T_1.19 ;
    %pushi/vec4 20, 0, 8;
    %store/vec4 v0000029a5ce3df60_0, 0, 8;
    %jmp T_1.23;
T_1.20 ;
    %load/vec4 v0000029a5cdcec00_0;
    %cmpi/e 32, 0, 8;
    %jmp/0xz  T_1.52, 4;
    %pushi/vec4 21, 0, 8;
    %store/vec4 v0000029a5ce3df60_0, 0, 8;
    %jmp T_1.53;
T_1.52 ;
    %load/vec4 v0000029a5cdcec00_0;
    %cmpi/e 35, 0, 8;
    %flag_get/vec4 4;
    %jmp/0 T_1.56, 4;
    %load/vec4 v0000029a5ce3fc20_0;
    %and;
T_1.56;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.54, 8;
    %pushi/vec4 21, 0, 8;
    %store/vec4 v0000029a5ce3df60_0, 0, 8;
    %jmp T_1.55;
T_1.54 ;
    %load/vec4 v0000029a5cdcec00_0;
    %cmpi/e 36, 0, 8;
    %flag_get/vec4 4;
    %jmp/0 T_1.59, 4;
    %load/vec4 v0000029a5ce3fc20_0;
    %nor/r;
    %and;
T_1.59;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.57, 8;
    %pushi/vec4 21, 0, 8;
    %store/vec4 v0000029a5ce3df60_0, 0, 8;
    %jmp T_1.58;
T_1.57 ;
    %load/vec4 v0000029a5cdcec00_0;
    %cmpi/e 33, 0, 8;
    %flag_get/vec4 4;
    %jmp/0 T_1.62, 4;
    %load/vec4 v0000029a5cdc0420_0;
    %and;
T_1.62;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.60, 8;
    %pushi/vec4 21, 0, 8;
    %store/vec4 v0000029a5ce3df60_0, 0, 8;
    %jmp T_1.61;
T_1.60 ;
    %load/vec4 v0000029a5cdcec00_0;
    %cmpi/e 34, 0, 8;
    %flag_get/vec4 4;
    %jmp/0 T_1.65, 4;
    %load/vec4 v0000029a5cdc0420_0;
    %nor/r;
    %and;
T_1.65;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.63, 8;
    %pushi/vec4 21, 0, 8;
    %store/vec4 v0000029a5ce3df60_0, 0, 8;
    %jmp T_1.64;
T_1.63 ;
    %load/vec4 v0000029a5cdcec00_0;
    %cmpi/e 37, 0, 8;
    %flag_get/vec4 4;
    %jmp/0 T_1.68, 4;
    %load/vec4 v0000029a5ce3e8c0_0;
    %and;
T_1.68;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.66, 8;
    %pushi/vec4 21, 0, 8;
    %store/vec4 v0000029a5ce3df60_0, 0, 8;
    %jmp T_1.67;
T_1.66 ;
    %load/vec4 v0000029a5cdcec00_0;
    %cmpi/e 38, 0, 8;
    %flag_get/vec4 4;
    %jmp/0 T_1.71, 4;
    %load/vec4 v0000029a5ce3e8c0_0;
    %nor/r;
    %and;
T_1.71;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.69, 8;
    %pushi/vec4 21, 0, 8;
    %store/vec4 v0000029a5ce3df60_0, 0, 8;
    %jmp T_1.70;
T_1.69 ;
    %load/vec4 v0000029a5cdcec00_0;
    %cmpi/e 39, 0, 8;
    %flag_get/vec4 4;
    %jmp/0 T_1.74, 4;
    %load/vec4 v0000029a5cdce520_0;
    %and;
T_1.74;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.72, 8;
    %pushi/vec4 21, 0, 8;
    %store/vec4 v0000029a5ce3df60_0, 0, 8;
    %jmp T_1.73;
T_1.72 ;
    %load/vec4 v0000029a5cdcec00_0;
    %cmpi/e 40, 0, 8;
    %flag_get/vec4 4;
    %jmp/0 T_1.77, 4;
    %load/vec4 v0000029a5cdce520_0;
    %nor/r;
    %and;
T_1.77;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.75, 8;
    %pushi/vec4 21, 0, 8;
    %store/vec4 v0000029a5ce3df60_0, 0, 8;
    %jmp T_1.76;
T_1.75 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000029a5ce3df60_0, 0, 8;
T_1.76 ;
T_1.73 ;
T_1.70 ;
T_1.67 ;
T_1.64 ;
T_1.61 ;
T_1.58 ;
T_1.55 ;
T_1.53 ;
    %jmp T_1.23;
T_1.21 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000029a5ce3df60_0, 0, 8;
    %jmp T_1.23;
T_1.23 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000029a5ce3b7d0;
T_2 ;
    %wait E_0000029a5cde31f0;
    %pushi/vec4 0, 0, 8;
    %split/vec4 1;
    %store/vec4 v0000029a5ce3e960_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000029a5cdce700_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000029a5cdcd940_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000029a5cdcf600_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000029a5cdbfe80_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000029a5cdc0060_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0000029a5cdbf8e0_0, 0, 1;
    %store/vec4 v0000029a5cdc01a0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000029a5cdce020_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000029a5cdcd9e0_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000029a5cdce3e0_0, 0, 2;
    %load/vec4 v0000029a5ce3ec80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 8;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 8;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 8;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 8;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 8;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 8;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 8;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 8;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 20, 0, 8;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 8;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %jmp T_2.22;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029a5cdbf8e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000029a5cdcd9e0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000029a5cdce3e0_0, 0, 2;
    %jmp T_2.22;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029a5cdc01a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029a5cdbfe80_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000029a5cdce3e0_0, 0, 2;
    %jmp T_2.22;
T_2.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029a5cdbf8e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000029a5cdcd9e0_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000029a5cdce3e0_0, 0, 2;
    %jmp T_2.22;
T_2.3 ;
    %jmp T_2.22;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029a5cdbfe80_0, 0, 1;
    %load/vec4 v0000029a5cdcec00_0;
    %cmpi/e 134, 0, 8;
    %jmp/0xz  T_2.23, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029a5cdcf600_0, 0, 1;
T_2.23 ;
    %load/vec4 v0000029a5cdcec00_0;
    %cmpi/e 136, 0, 8;
    %jmp/0xz  T_2.25, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029a5cdcd940_0, 0, 1;
T_2.25 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000029a5cdce3e0_0, 0, 2;
    %jmp T_2.22;
T_2.5 ;
    %load/vec4 v0000029a5cdcec00_0;
    %cmpi/e 134, 0, 8;
    %jmp/0xz  T_2.27, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029a5cdcf600_0, 0, 1;
T_2.27 ;
    %load/vec4 v0000029a5cdcec00_0;
    %cmpi/e 136, 0, 8;
    %jmp/0xz  T_2.29, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029a5cdcd940_0, 0, 1;
T_2.29 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000029a5cdce3e0_0, 0, 2;
    %jmp T_2.22;
T_2.6 ;
    %jmp T_2.22;
T_2.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029a5cdce700_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000029a5cdce3e0_0, 0, 2;
    %load/vec4 v0000029a5cdcec00_0;
    %dup/vec4;
    %pushi/vec4 66, 0, 8;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 67, 0, 8;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 68, 0, 8;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 69, 0, 8;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 74, 0, 8;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 70, 0, 8;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 8;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 75, 0, 8;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 71, 0, 8;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 73, 0, 8;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 76, 0, 8;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %jmp T_2.42;
T_2.31 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029a5cdcf600_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000029a5cdcd9e0_0, 0, 2;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000029a5cdce020_0, 0, 3;
    %jmp T_2.42;
T_2.32 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029a5cdcf600_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000029a5cdcd9e0_0, 0, 2;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000029a5cdce020_0, 0, 3;
    %jmp T_2.42;
T_2.33 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029a5cdcf600_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000029a5cdcd9e0_0, 0, 2;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000029a5cdce020_0, 0, 3;
    %jmp T_2.42;
T_2.34 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029a5cdcf600_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000029a5cdcd9e0_0, 0, 2;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000029a5cdce020_0, 0, 3;
    %jmp T_2.42;
T_2.35 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029a5cdcf600_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000029a5cdcd9e0_0, 0, 2;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000029a5cdce020_0, 0, 3;
    %jmp T_2.42;
T_2.36 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029a5cdcf600_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000029a5cdcd9e0_0, 0, 2;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000029a5cdce020_0, 0, 3;
    %jmp T_2.42;
T_2.37 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029a5cdcf600_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000029a5cdcd9e0_0, 0, 2;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000029a5cdce020_0, 0, 3;
    %jmp T_2.42;
T_2.38 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029a5cdcf600_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000029a5cdcd9e0_0, 0, 2;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000029a5cdce020_0, 0, 3;
    %jmp T_2.42;
T_2.39 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029a5cdcd940_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000029a5cdcd9e0_0, 0, 2;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000029a5cdce020_0, 0, 3;
    %jmp T_2.42;
T_2.40 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029a5cdcd940_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000029a5cdcd9e0_0, 0, 2;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000029a5cdce020_0, 0, 3;
    %jmp T_2.42;
T_2.41 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029a5cdcd940_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000029a5cdcd9e0_0, 0, 2;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0000029a5cdce020_0, 0, 3;
    %jmp T_2.42;
T_2.42 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.8 ;
    %jmp T_2.22;
T_2.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029a5cdbf8e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029a5cdbfe80_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000029a5cdce020_0, 0, 3;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000029a5cdce3e0_0, 0, 2;
    %jmp T_2.22;
T_2.10 ;
    %jmp T_2.22;
T_2.11 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000029a5cdce020_0, 0, 3;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000029a5cdce3e0_0, 0, 2;
    %jmp T_2.22;
T_2.12 ;
    %jmp T_2.22;
T_2.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029a5cdce700_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000029a5cdce3e0_0, 0, 2;
    %load/vec4 v0000029a5cdcec00_0;
    %cmpi/e 135, 0, 8;
    %jmp/0xz  T_2.43, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029a5cdcf600_0, 0, 1;
T_2.43 ;
    %load/vec4 v0000029a5cdcec00_0;
    %cmpi/e 137, 0, 8;
    %jmp/0xz  T_2.45, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029a5cdcd940_0, 0, 1;
T_2.45 ;
    %jmp T_2.22;
T_2.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029a5cdbfe80_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000029a5cdce020_0, 0, 3;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000029a5cdce3e0_0, 0, 2;
    %jmp T_2.22;
T_2.15 ;
    %jmp T_2.22;
T_2.16 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029a5cdbfe80_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000029a5cdce020_0, 0, 3;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000029a5cdce3e0_0, 0, 2;
    %jmp T_2.22;
T_2.17 ;
    %jmp T_2.22;
T_2.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029a5ce3e960_0, 0, 1;
    %load/vec4 v0000029a5cdcec00_0;
    %cmpi/e 150, 0, 8;
    %jmp/0xz  T_2.47, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000029a5cdcd9e0_0, 0, 2;
T_2.47 ;
    %load/vec4 v0000029a5cdcec00_0;
    %cmpi/e 151, 0, 8;
    %jmp/0xz  T_2.49, 4;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000029a5cdcd9e0_0, 0, 2;
T_2.49 ;
    %jmp T_2.22;
T_2.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029a5cdbf8e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029a5cdbfe80_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000029a5cdce020_0, 0, 3;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000029a5cdce3e0_0, 0, 2;
    %jmp T_2.22;
T_2.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029a5cdbf8e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029a5cdbfe80_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000029a5cdce020_0, 0, 3;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000029a5cdce3e0_0, 0, 2;
    %jmp T_2.22;
T_2.21 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029a5cdc0060_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000029a5cdce3e0_0, 0, 2;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000029a5cd2ed80;
T_3 ;
    %wait E_0000029a5cde3430;
    %fork t_1, S_0000029a5cd2ef10;
    %jmp t_0;
    .scope S_0000029a5cd2ef10;
t_1 ;
    %load/vec4 v0000029a5cddcad0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000029a5cdddbb0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000029a5cddd930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0000029a5cddd890_0;
    %assign/vec4 v0000029a5cdddbb0_0, 0;
T_3.2 ;
T_3.1 ;
    %end;
    .scope S_0000029a5cd2ed80;
t_0 %join;
    %jmp T_3;
    .thread T_3;
    .scope S_0000029a5cd25a50;
T_4 ;
    %wait E_0000029a5cde3430;
    %fork t_3, S_0000029a5cd25be0;
    %jmp t_2;
    .scope S_0000029a5cd25be0;
t_3 ;
    %load/vec4 v0000029a5cddcb70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000029a5cddcdf0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000029a5cddc8f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0000029a5cddd070_0;
    %assign/vec4 v0000029a5cddcdf0_0, 0;
T_4.2 ;
T_4.1 ;
    %end;
    .scope S_0000029a5cd25a50;
t_2 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_0000029a5ce3c2c0;
T_5 ;
    %wait E_0000029a5cde3430;
    %fork t_5, S_0000029a5ce3c130;
    %jmp t_4;
    .scope S_0000029a5ce3c130;
t_5 ;
    %load/vec4 v0000029a5cddc0d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000029a5cddcc10_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000029a5cddd250_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0000029a5cddd9d0_0;
    %assign/vec4 v0000029a5cddcc10_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0000029a5cddcc10_0;
    %load/vec4 v0000029a5cddd1b0_0;
    %pad/u 8;
    %add;
    %assign/vec4 v0000029a5cddcc10_0, 0;
T_5.3 ;
T_5.1 ;
    %end;
    .scope S_0000029a5ce3c2c0;
t_4 %join;
    %jmp T_5;
    .thread T_5;
    .scope S_0000029a5cd22120;
T_6 ;
    %wait E_0000029a5cde3430;
    %fork t_7, S_0000029a5cd222b0;
    %jmp t_6;
    .scope S_0000029a5cd222b0;
t_7 ;
    %load/vec4 v0000029a5cddc7b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000029a5cddc350_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000029a5cddd610_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v0000029a5cddd750_0;
    %assign/vec4 v0000029a5cddc350_0, 0;
T_6.2 ;
T_6.1 ;
    %end;
    .scope S_0000029a5cd22120;
t_6 %join;
    %jmp T_6;
    .thread T_6;
    .scope S_0000029a5cd424e0;
T_7 ;
    %wait E_0000029a5cde3430;
    %fork t_9, S_0000029a5cd42670;
    %jmp t_8;
    .scope S_0000029a5cd42670;
t_9 ;
    %load/vec4 v0000029a5cddbe50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000029a5cdddb10_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000029a5cddc3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000029a5cddc170_0;
    %assign/vec4 v0000029a5cdddb10_0, 0;
T_7.2 ;
T_7.1 ;
    %end;
    .scope S_0000029a5cd424e0;
t_8 %join;
    %jmp T_7;
    .thread T_7;
    .scope S_0000029a5cd1f9a0;
T_8 ;
    %wait E_0000029a5cde2d70;
    %load/vec4 v0000029a5cddcd50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0000029a5cddce90_0, 0, 8;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0000029a5cddc490_0, 0, 4;
    %jmp T_8.9;
T_8.0 ;
    %load/vec4 v0000029a5cddd570_0;
    %pad/u 9;
    %load/vec4 v0000029a5cddcfd0_0;
    %pad/u 9;
    %add;
    %split/vec4 8;
    %store/vec4 v0000029a5cddce90_0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000029a5cddc490_0, 4, 1;
    %load/vec4 v0000029a5cddce90_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000029a5cddc490_0, 4, 1;
    %load/vec4 v0000029a5cddce90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000029a5cddc490_0, 4, 1;
    %jmp T_8.11;
T_8.10 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000029a5cddc490_0, 4, 1;
T_8.11 ;
    %load/vec4 v0000029a5cddd570_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_8.15, 4;
    %load/vec4 v0000029a5cddcfd0_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.15;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.14, 9;
    %load/vec4 v0000029a5cddce90_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.12, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000029a5cddc490_0, 4, 1;
    %jmp T_8.13;
T_8.12 ;
    %load/vec4 v0000029a5cddd570_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_8.19, 4;
    %load/vec4 v0000029a5cddcfd0_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.19;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.18, 9;
    %load/vec4 v0000029a5cddce90_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.16, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000029a5cddc490_0, 4, 1;
    %jmp T_8.17;
T_8.16 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000029a5cddc490_0, 4, 1;
T_8.17 ;
T_8.13 ;
    %jmp T_8.9;
T_8.1 ;
    %load/vec4 v0000029a5cddd570_0;
    %pad/u 9;
    %addi 1, 0, 9;
    %split/vec4 8;
    %store/vec4 v0000029a5cddce90_0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000029a5cddc490_0, 4, 1;
    %load/vec4 v0000029a5cddce90_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000029a5cddc490_0, 4, 1;
    %load/vec4 v0000029a5cddce90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.20, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000029a5cddc490_0, 4, 1;
    %jmp T_8.21;
T_8.20 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000029a5cddc490_0, 4, 1;
T_8.21 ;
    %load/vec4 v0000029a5cddd570_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_8.24, 4;
    %load/vec4 v0000029a5cddce90_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.24;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.22, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000029a5cddc490_0, 4, 1;
    %jmp T_8.23;
T_8.22 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000029a5cddc490_0, 4, 1;
T_8.23 ;
    %jmp T_8.9;
T_8.2 ;
    %load/vec4 v0000029a5cddd570_0;
    %pad/u 9;
    %load/vec4 v0000029a5cddcfd0_0;
    %pad/u 9;
    %sub;
    %split/vec4 8;
    %store/vec4 v0000029a5cddce90_0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000029a5cddc490_0, 4, 1;
    %load/vec4 v0000029a5cddce90_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000029a5cddc490_0, 4, 1;
    %load/vec4 v0000029a5cddce90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.25, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000029a5cddc490_0, 4, 1;
    %jmp T_8.26;
T_8.25 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000029a5cddc490_0, 4, 1;
T_8.26 ;
    %load/vec4 v0000029a5cddd570_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_8.30, 4;
    %load/vec4 v0000029a5cddcfd0_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.30;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.29, 9;
    %load/vec4 v0000029a5cddce90_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.29;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.27, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000029a5cddc490_0, 4, 1;
    %jmp T_8.28;
T_8.27 ;
    %load/vec4 v0000029a5cddd570_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_8.34, 4;
    %load/vec4 v0000029a5cddcfd0_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.34;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.33, 9;
    %load/vec4 v0000029a5cddce90_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.33;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.31, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000029a5cddc490_0, 4, 1;
    %jmp T_8.32;
T_8.31 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000029a5cddc490_0, 4, 1;
T_8.32 ;
T_8.28 ;
    %jmp T_8.9;
T_8.3 ;
    %load/vec4 v0000029a5cddd570_0;
    %pad/u 9;
    %subi 1, 0, 9;
    %split/vec4 8;
    %store/vec4 v0000029a5cddce90_0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000029a5cddc490_0, 4, 1;
    %load/vec4 v0000029a5cddce90_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000029a5cddc490_0, 4, 1;
    %load/vec4 v0000029a5cddce90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.35, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000029a5cddc490_0, 4, 1;
    %jmp T_8.36;
T_8.35 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000029a5cddc490_0, 4, 1;
T_8.36 ;
    %load/vec4 v0000029a5cddd570_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_8.39, 4;
    %load/vec4 v0000029a5cddce90_0;
    %parti/s 1, 7, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_8.39;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.37, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000029a5cddc490_0, 4, 1;
    %jmp T_8.38;
T_8.37 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000029a5cddc490_0, 4, 1;
T_8.38 ;
    %jmp T_8.9;
T_8.4 ;
    %load/vec4 v0000029a5cddd570_0;
    %load/vec4 v0000029a5cddcfd0_0;
    %and;
    %store/vec4 v0000029a5cddce90_0, 0, 8;
    %load/vec4 v0000029a5cddce90_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000029a5cddc490_0, 4, 1;
    %load/vec4 v0000029a5cddce90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.40, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000029a5cddc490_0, 4, 1;
    %jmp T_8.41;
T_8.40 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000029a5cddc490_0, 4, 1;
T_8.41 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000029a5cddc490_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000029a5cddc490_0, 4, 1;
    %jmp T_8.9;
T_8.5 ;
    %load/vec4 v0000029a5cddd570_0;
    %load/vec4 v0000029a5cddcfd0_0;
    %or;
    %store/vec4 v0000029a5cddce90_0, 0, 8;
    %load/vec4 v0000029a5cddce90_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000029a5cddc490_0, 4, 1;
    %load/vec4 v0000029a5cddce90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.42, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000029a5cddc490_0, 4, 1;
    %jmp T_8.43;
T_8.42 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000029a5cddc490_0, 4, 1;
T_8.43 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000029a5cddc490_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000029a5cddc490_0, 4, 1;
    %jmp T_8.9;
T_8.6 ;
    %load/vec4 v0000029a5cddd570_0;
    %load/vec4 v0000029a5cddcfd0_0;
    %xor;
    %store/vec4 v0000029a5cddce90_0, 0, 8;
    %load/vec4 v0000029a5cddce90_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000029a5cddc490_0, 4, 1;
    %load/vec4 v0000029a5cddce90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.44, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000029a5cddc490_0, 4, 1;
    %jmp T_8.45;
T_8.44 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000029a5cddc490_0, 4, 1;
T_8.45 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000029a5cddc490_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000029a5cddc490_0, 4, 1;
    %jmp T_8.9;
T_8.7 ;
    %load/vec4 v0000029a5cddd570_0;
    %inv;
    %store/vec4 v0000029a5cddce90_0, 0, 8;
    %load/vec4 v0000029a5cddce90_0;
    %parti/s 1, 7, 4;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000029a5cddc490_0, 4, 1;
    %load/vec4 v0000029a5cddce90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.46, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000029a5cddc490_0, 4, 1;
    %jmp T_8.47;
T_8.46 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000029a5cddc490_0, 4, 1;
T_8.47 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000029a5cddc490_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000029a5cddc490_0, 4, 1;
    %jmp T_8.9;
T_8.9 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000029a5cd29f60;
T_9 ;
    %wait E_0000029a5cde3430;
    %fork t_11, S_0000029a5cd2a0f0;
    %jmp t_10;
    .scope S_0000029a5cd2a0f0;
t_11 ;
    %load/vec4 v0000029a5cddc850_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000029a5cdddc50_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000029a5cddd110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0000029a5cddc530_0;
    %assign/vec4 v0000029a5cdddc50_0, 0;
T_9.2 ;
T_9.1 ;
    %end;
    .scope S_0000029a5cd29f60;
t_10 %join;
    %jmp T_9;
    .thread T_9;
    .scope S_0000029a5cd1f810;
T_10 ;
    %wait E_0000029a5cde2bf0;
    %fork t_13, S_0000029a5ce3b960;
    %jmp t_12;
    .scope S_0000029a5ce3b960;
t_13 ;
    %load/vec4 v0000029a5cdcf560_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0000029a5cdcda80_0, 0, 8;
    %jmp T_10.4;
T_10.0 ;
    %load/vec4 v0000029a5cdcde40_0;
    %store/vec4 v0000029a5cdcda80_0, 0, 8;
    %jmp T_10.4;
T_10.1 ;
    %load/vec4 v0000029a5cddccb0_0;
    %store/vec4 v0000029a5cdcda80_0, 0, 8;
    %jmp T_10.4;
T_10.2 ;
    %load/vec4 v0000029a5cddd4d0_0;
    %store/vec4 v0000029a5cdcda80_0, 0, 8;
    %jmp T_10.4;
T_10.4 ;
    %pop/vec4 1;
    %end;
    .scope S_0000029a5cd1f810;
t_12 %join;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000029a5cd1f810;
T_11 ;
    %wait E_0000029a5cde3530;
    %fork t_15, S_0000029a5ce3bc80;
    %jmp t_14;
    .scope S_0000029a5ce3bc80;
t_15 ;
    %load/vec4 v0000029a5cdcf060_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %pushi/vec4 255, 255, 8;
    %store/vec4 v0000029a5cdcdb20_0, 0, 8;
    %jmp T_11.4;
T_11.0 ;
    %load/vec4 v0000029a5cddcf30_0;
    %store/vec4 v0000029a5cdcdb20_0, 0, 8;
    %jmp T_11.4;
T_11.1 ;
    %load/vec4 v0000029a5cdcda80_0;
    %store/vec4 v0000029a5cdcdb20_0, 0, 8;
    %jmp T_11.4;
T_11.2 ;
    %load/vec4 v0000029a5cdcdd00_0;
    %store/vec4 v0000029a5cdcdb20_0, 0, 8;
    %jmp T_11.4;
T_11.4 ;
    %pop/vec4 1;
    %end;
    .scope S_0000029a5cd1f810;
t_14 %join;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0000029a5cd1f810;
T_12 ;
    %wait E_0000029a5cde39b0;
    %load/vec4 v0000029a5cdcda80_0;
    %store/vec4 v0000029a5cdcdf80_0, 0, 8;
    %load/vec4 v0000029a5cdcf1a0_0;
    %store/vec4 v0000029a5cdce480_0, 0, 8;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0000029a5cd1f810;
T_13 ;
    %wait E_0000029a5cde2ff0;
    %load/vec4 v0000029a5cdcf100_0;
    %store/vec4 v0000029a5cdcdc60_0, 0, 4;
    %load/vec4 v0000029a5cdce660_0;
    %store/vec4 v0000029a5cdcd800_0, 0, 8;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000029a5ce3b640;
T_14 ;
    %pushi/vec4 136, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000029a5ce3efa0, 4, 0;
    %pushi/vec4 10, 0, 8;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000029a5ce3efa0, 4, 0;
    %pushi/vec4 134, 0, 8;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000029a5ce3efa0, 4, 0;
    %pushi/vec4 5, 0, 8;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000029a5ce3efa0, 4, 0;
    %pushi/vec4 66, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000029a5ce3efa0, 4, 0;
    %pushi/vec4 150, 0, 8;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000029a5ce3efa0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000029a5ce3efa0, 4, 0;
    %pushi/vec4 128, 0, 8;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000029a5ce3efa0, 4, 0;
    %pushi/vec4 32, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000029a5ce3efa0, 4, 0;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000029a5ce3efa0, 4, 0;
    %pushi/vec4 8, 0, 8;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000029a5ce3efa0, 4, 0;
    %fork t_17, S_0000029a5ce3be10;
    %jmp t_16;
    .scope S_0000029a5ce3be10;
t_17 ;
    %pushi/vec4 11, 0, 32;
    %store/vec4 v0000029a5ce3e5a0_0, 0, 32;
T_14.0 ;
    %load/vec4 v0000029a5ce3e5a0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_14.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0000029a5ce3e5a0_0;
    %store/vec4a v0000029a5ce3efa0, 4, 0;
    %load/vec4 v0000029a5ce3e5a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000029a5ce3e5a0_0, 0, 32;
    %jmp T_14.0;
T_14.1 ;
    %end;
    .scope S_0000029a5ce3b640;
t_16 %join;
    %end;
    .thread T_14;
    .scope S_0000029a5ce3b640;
T_15 ;
    %wait E_0000029a5cde34b0;
    %load/vec4 v0000029a5ce3e640_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_15.2, 5;
    %load/vec4 v0000029a5ce3e640_0;
    %pad/u 32;
    %cmpi/u 127, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_15.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029a5ce3f220_0, 0, 1;
    %jmp T_15.1;
T_15.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029a5ce3f220_0, 0, 1;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000029a5ce3b640;
T_16 ;
    %wait E_0000029a5cde29f0;
    %load/vec4 v0000029a5ce3f220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0000029a5ce3e640_0;
    %pad/u 9;
    %ix/vec4 4;
    %load/vec4a v0000029a5ce3efa0, 4;
    %store/vec4 v0000029a5ce3f0e0_0, 0, 8;
    %jmp T_16.1;
T_16.0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000029a5ce3f0e0_0, 0, 8;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000029a5ce3baf0;
T_17 ;
    %wait E_0000029a5cde34b0;
    %load/vec4 v0000029a5ce3e460_0;
    %pad/u 32;
    %cmpi/u 128, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_17.2, 5;
    %load/vec4 v0000029a5ce3e460_0;
    %pad/u 32;
    %cmpi/u 223, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_17.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029a5ce3f2c0_0, 0, 1;
    %jmp T_17.1;
T_17.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029a5ce3f2c0_0, 0, 1;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0000029a5ce3baf0;
T_18 ;
    %wait E_0000029a5cde29f0;
    %load/vec4 v0000029a5ce3e6e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.2, 9;
    %load/vec4 v0000029a5ce3f2c0_0;
    %and;
T_18.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v0000029a5ce3fe00_0;
    %load/vec4 v0000029a5ce3e460_0;
    %pad/u 9;
    %subi 128, 0, 9;
    %ix/vec4 4;
    %store/vec4a v0000029a5ce3fcc0, 4, 0;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v0000029a5ce3e6e0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_18.5, 9;
    %load/vec4 v0000029a5ce3f2c0_0;
    %and;
T_18.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.3, 8;
    %load/vec4 v0000029a5ce3e460_0;
    %pad/u 9;
    %subi 128, 0, 9;
    %ix/vec4 4;
    %load/vec4a v0000029a5ce3fcc0, 4;
    %store/vec4 v0000029a5ce3fb80_0, 0, 8;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000029a5ce49880;
T_19 ;
    %wait E_0000029a5cde32b0;
    %load/vec4 v0000029a5ce4af30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000029a5ce3f5e0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0000029a5ce3f360_0;
    %cmpi/e 224, 0, 8;
    %flag_get/vec4 4;
    %jmp/0 T_19.4, 4;
    %load/vec4 v0000029a5ce4a530_0;
    %and;
T_19.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %load/vec4 v0000029a5ce3f540_0;
    %assign/vec4 v0000029a5ce3f5e0_0, 0;
T_19.2 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000029a5ce49880;
T_20 ;
    %wait E_0000029a5cde32b0;
    %load/vec4 v0000029a5ce4af30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000029a5ce3f680_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000029a5ce3f360_0;
    %cmpi/e 225, 0, 8;
    %flag_get/vec4 4;
    %jmp/0 T_20.4, 4;
    %load/vec4 v0000029a5ce4a530_0;
    %and;
T_20.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v0000029a5ce3f540_0;
    %assign/vec4 v0000029a5ce3f680_0, 0;
T_20.2 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000029a5ce49880;
T_21 ;
    %wait E_0000029a5cde32b0;
    %load/vec4 v0000029a5ce4af30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000029a5ce3e140_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v0000029a5ce3f360_0;
    %cmpi/e 226, 0, 8;
    %flag_get/vec4 4;
    %jmp/0 T_21.4, 4;
    %load/vec4 v0000029a5ce4a530_0;
    %and;
T_21.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %load/vec4 v0000029a5ce3f540_0;
    %assign/vec4 v0000029a5ce3e140_0, 0;
T_21.2 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000029a5ce49880;
T_22 ;
    %wait E_0000029a5cde32b0;
    %load/vec4 v0000029a5ce4af30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000029a5ce3f720_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v0000029a5ce3f360_0;
    %cmpi/e 227, 0, 8;
    %flag_get/vec4 4;
    %jmp/0 T_22.4, 4;
    %load/vec4 v0000029a5ce4a530_0;
    %and;
T_22.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %load/vec4 v0000029a5ce3f540_0;
    %assign/vec4 v0000029a5ce3f720_0, 0;
T_22.2 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0000029a5ce49880;
T_23 ;
    %wait E_0000029a5cde32b0;
    %load/vec4 v0000029a5ce4af30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000029a5ce3f7c0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0000029a5ce3f360_0;
    %cmpi/e 228, 0, 8;
    %flag_get/vec4 4;
    %jmp/0 T_23.4, 4;
    %load/vec4 v0000029a5ce4a530_0;
    %and;
T_23.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %load/vec4 v0000029a5ce3f540_0;
    %assign/vec4 v0000029a5ce3f7c0_0, 0;
T_23.2 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0000029a5ce49880;
T_24 ;
    %wait E_0000029a5cde32b0;
    %load/vec4 v0000029a5ce4af30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000029a5ce3e280_0, 0;
    %jmp T_24.1;
T_24.0 ;
    %load/vec4 v0000029a5ce3f360_0;
    %cmpi/e 229, 0, 8;
    %flag_get/vec4 4;
    %jmp/0 T_24.4, 4;
    %load/vec4 v0000029a5ce4a530_0;
    %and;
T_24.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_24.2, 8;
    %load/vec4 v0000029a5ce3f540_0;
    %assign/vec4 v0000029a5ce3e280_0, 0;
T_24.2 ;
T_24.1 ;
    %jmp T_24;
    .thread T_24;
    .scope S_0000029a5ce49880;
T_25 ;
    %wait E_0000029a5cde32b0;
    %load/vec4 v0000029a5ce4af30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000029a5ce3f860_0, 0;
    %jmp T_25.1;
T_25.0 ;
    %load/vec4 v0000029a5ce3f360_0;
    %cmpi/e 230, 0, 8;
    %flag_get/vec4 4;
    %jmp/0 T_25.4, 4;
    %load/vec4 v0000029a5ce4a530_0;
    %and;
T_25.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.2, 8;
    %load/vec4 v0000029a5ce3f540_0;
    %assign/vec4 v0000029a5ce3f860_0, 0;
T_25.2 ;
T_25.1 ;
    %jmp T_25;
    .thread T_25;
    .scope S_0000029a5ce49880;
T_26 ;
    %wait E_0000029a5cde32b0;
    %load/vec4 v0000029a5ce4af30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000029a5ce3f900_0, 0;
    %jmp T_26.1;
T_26.0 ;
    %load/vec4 v0000029a5ce3f360_0;
    %cmpi/e 231, 0, 8;
    %flag_get/vec4 4;
    %jmp/0 T_26.4, 4;
    %load/vec4 v0000029a5ce4a530_0;
    %and;
T_26.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_26.2, 8;
    %load/vec4 v0000029a5ce3f540_0;
    %assign/vec4 v0000029a5ce3f900_0, 0;
T_26.2 ;
T_26.1 ;
    %jmp T_26;
    .thread T_26;
    .scope S_0000029a5ce49880;
T_27 ;
    %wait E_0000029a5cde32b0;
    %load/vec4 v0000029a5ce4af30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000029a5ce3e320_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v0000029a5ce3f360_0;
    %cmpi/e 232, 0, 8;
    %flag_get/vec4 4;
    %jmp/0 T_27.4, 4;
    %load/vec4 v0000029a5ce4a530_0;
    %and;
T_27.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_27.2, 8;
    %load/vec4 v0000029a5ce3f540_0;
    %assign/vec4 v0000029a5ce3e320_0, 0;
T_27.2 ;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_0000029a5ce49880;
T_28 ;
    %wait E_0000029a5cde32b0;
    %load/vec4 v0000029a5ce4af30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000029a5ce3e3c0_0, 0;
    %jmp T_28.1;
T_28.0 ;
    %load/vec4 v0000029a5ce3f360_0;
    %cmpi/e 233, 0, 8;
    %flag_get/vec4 4;
    %jmp/0 T_28.4, 4;
    %load/vec4 v0000029a5ce4a530_0;
    %and;
T_28.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_28.2, 8;
    %load/vec4 v0000029a5ce3f540_0;
    %assign/vec4 v0000029a5ce3e3c0_0, 0;
T_28.2 ;
T_28.1 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0000029a5ce49880;
T_29 ;
    %wait E_0000029a5cde32b0;
    %load/vec4 v0000029a5ce4af30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000029a5ce4b110_0, 0;
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v0000029a5ce3f360_0;
    %cmpi/e 234, 0, 8;
    %flag_get/vec4 4;
    %jmp/0 T_29.4, 4;
    %load/vec4 v0000029a5ce4a530_0;
    %and;
T_29.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.2, 8;
    %load/vec4 v0000029a5ce3f540_0;
    %assign/vec4 v0000029a5ce4b110_0, 0;
T_29.2 ;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0000029a5ce49880;
T_30 ;
    %wait E_0000029a5cde32b0;
    %load/vec4 v0000029a5ce4af30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000029a5ce4a990_0, 0;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v0000029a5ce3f360_0;
    %cmpi/e 235, 0, 8;
    %flag_get/vec4 4;
    %jmp/0 T_30.4, 4;
    %load/vec4 v0000029a5ce4a530_0;
    %and;
T_30.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_30.2, 8;
    %load/vec4 v0000029a5ce3f540_0;
    %assign/vec4 v0000029a5ce4a990_0, 0;
T_30.2 ;
T_30.1 ;
    %jmp T_30;
    .thread T_30;
    .scope S_0000029a5ce49880;
T_31 ;
    %wait E_0000029a5cde32b0;
    %load/vec4 v0000029a5ce4af30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000029a5ce4bb10_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0000029a5ce3f360_0;
    %cmpi/e 236, 0, 8;
    %flag_get/vec4 4;
    %jmp/0 T_31.4, 4;
    %load/vec4 v0000029a5ce4a530_0;
    %and;
T_31.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %load/vec4 v0000029a5ce3f540_0;
    %assign/vec4 v0000029a5ce4bb10_0, 0;
T_31.2 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31;
    .scope S_0000029a5ce49880;
T_32 ;
    %wait E_0000029a5cde32b0;
    %load/vec4 v0000029a5ce4af30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000029a5ce4aa30_0, 0;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0000029a5ce3f360_0;
    %cmpi/e 237, 0, 8;
    %flag_get/vec4 4;
    %jmp/0 T_32.4, 4;
    %load/vec4 v0000029a5ce4a530_0;
    %and;
T_32.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %load/vec4 v0000029a5ce3f540_0;
    %assign/vec4 v0000029a5ce4aa30_0, 0;
T_32.2 ;
T_32.1 ;
    %jmp T_32;
    .thread T_32;
    .scope S_0000029a5ce49880;
T_33 ;
    %wait E_0000029a5cde32b0;
    %load/vec4 v0000029a5ce4af30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000029a5ce4aad0_0, 0;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v0000029a5ce3f360_0;
    %cmpi/e 238, 0, 8;
    %flag_get/vec4 4;
    %jmp/0 T_33.4, 4;
    %load/vec4 v0000029a5ce4a530_0;
    %and;
T_33.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_33.2, 8;
    %load/vec4 v0000029a5ce3f540_0;
    %assign/vec4 v0000029a5ce4aad0_0, 0;
T_33.2 ;
T_33.1 ;
    %jmp T_33;
    .thread T_33;
    .scope S_0000029a5ce49880;
T_34 ;
    %wait E_0000029a5cde32b0;
    %load/vec4 v0000029a5ce4af30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000029a5ce4b390_0, 0;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v0000029a5ce3f360_0;
    %cmpi/e 239, 0, 8;
    %flag_get/vec4 4;
    %jmp/0 T_34.4, 4;
    %load/vec4 v0000029a5ce4a530_0;
    %and;
T_34.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_34.2, 8;
    %load/vec4 v0000029a5ce3f540_0;
    %assign/vec4 v0000029a5ce4b390_0, 0;
T_34.2 ;
T_34.1 ;
    %jmp T_34;
    .thread T_34;
    .scope S_0000029a5ce3bfa0;
T_35 ;
    %wait E_0000029a5cde3330;
    %fork t_19, S_0000029a5ce3b4b0;
    %jmp t_18;
    .scope S_0000029a5ce3b4b0;
t_19 ;
    %load/vec4 v0000029a5ce4b070_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_35.2, 5;
    %load/vec4 v0000029a5ce4b070_0;
    %pad/u 32;
    %cmpi/u 127, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_35.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.0, 8;
    %load/vec4 v0000029a5ce4c5e0_0;
    %store/vec4 v0000029a5ce4b7f0_0, 0, 8;
    %jmp T_35.1;
T_35.0 ;
    %load/vec4 v0000029a5ce4b070_0;
    %pad/u 32;
    %cmpi/u 128, 0, 32;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_35.5, 5;
    %load/vec4 v0000029a5ce4b070_0;
    %pad/u 32;
    %cmpi/u 223, 0, 32;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_35.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_35.3, 8;
    %load/vec4 v0000029a5ce4dda0_0;
    %store/vec4 v0000029a5ce4b7f0_0, 0, 8;
    %jmp T_35.4;
T_35.3 ;
    %load/vec4 v0000029a5ce4b070_0;
    %cmpi/e 240, 0, 8;
    %jmp/0xz  T_35.6, 4;
    %load/vec4 v0000029a5ce4b4d0_0;
    %store/vec4 v0000029a5ce4b7f0_0, 0, 8;
    %jmp T_35.7;
T_35.6 ;
    %load/vec4 v0000029a5ce4b070_0;
    %cmpi/e 241, 0, 8;
    %jmp/0xz  T_35.8, 4;
    %load/vec4 v0000029a5ce4bcf0_0;
    %store/vec4 v0000029a5ce4b7f0_0, 0, 8;
    %jmp T_35.9;
T_35.8 ;
    %load/vec4 v0000029a5ce4b070_0;
    %cmpi/e 242, 0, 8;
    %jmp/0xz  T_35.10, 4;
    %load/vec4 v0000029a5ce4b9d0_0;
    %store/vec4 v0000029a5ce4b7f0_0, 0, 8;
    %jmp T_35.11;
T_35.10 ;
    %load/vec4 v0000029a5ce4b070_0;
    %cmpi/e 243, 0, 8;
    %jmp/0xz  T_35.12, 4;
    %load/vec4 v0000029a5ce4a2b0_0;
    %store/vec4 v0000029a5ce4b7f0_0, 0, 8;
    %jmp T_35.13;
T_35.12 ;
    %load/vec4 v0000029a5ce4b070_0;
    %cmpi/e 244, 0, 8;
    %jmp/0xz  T_35.14, 4;
    %load/vec4 v0000029a5ce4bd90_0;
    %store/vec4 v0000029a5ce4b7f0_0, 0, 8;
    %jmp T_35.15;
T_35.14 ;
    %load/vec4 v0000029a5ce4b070_0;
    %cmpi/e 245, 0, 8;
    %jmp/0xz  T_35.16, 4;
    %load/vec4 v0000029a5ce4a5d0_0;
    %store/vec4 v0000029a5ce4b7f0_0, 0, 8;
    %jmp T_35.17;
T_35.16 ;
    %load/vec4 v0000029a5ce4b070_0;
    %cmpi/e 246, 0, 8;
    %jmp/0xz  T_35.18, 4;
    %load/vec4 v0000029a5ce4b250_0;
    %store/vec4 v0000029a5ce4b7f0_0, 0, 8;
    %jmp T_35.19;
T_35.18 ;
    %load/vec4 v0000029a5ce4b070_0;
    %cmpi/e 247, 0, 8;
    %jmp/0xz  T_35.20, 4;
    %load/vec4 v0000029a5ce4be30_0;
    %store/vec4 v0000029a5ce4b7f0_0, 0, 8;
    %jmp T_35.21;
T_35.20 ;
    %load/vec4 v0000029a5ce4b070_0;
    %cmpi/e 248, 0, 8;
    %jmp/0xz  T_35.22, 4;
    %load/vec4 v0000029a5ce4b570_0;
    %store/vec4 v0000029a5ce4b7f0_0, 0, 8;
    %jmp T_35.23;
T_35.22 ;
    %load/vec4 v0000029a5ce4b070_0;
    %cmpi/e 249, 0, 8;
    %jmp/0xz  T_35.24, 4;
    %load/vec4 v0000029a5ce4a3f0_0;
    %store/vec4 v0000029a5ce4b7f0_0, 0, 8;
    %jmp T_35.25;
T_35.24 ;
    %load/vec4 v0000029a5ce4b070_0;
    %cmpi/e 250, 0, 8;
    %jmp/0xz  T_35.26, 4;
    %load/vec4 v0000029a5ce4b930_0;
    %store/vec4 v0000029a5ce4b7f0_0, 0, 8;
    %jmp T_35.27;
T_35.26 ;
    %load/vec4 v0000029a5ce4b070_0;
    %cmpi/e 251, 0, 8;
    %jmp/0xz  T_35.28, 4;
    %load/vec4 v0000029a5ce4a710_0;
    %store/vec4 v0000029a5ce4b7f0_0, 0, 8;
    %jmp T_35.29;
T_35.28 ;
    %load/vec4 v0000029a5ce4b070_0;
    %cmpi/e 252, 0, 8;
    %jmp/0xz  T_35.30, 4;
    %load/vec4 v0000029a5ce4ba70_0;
    %store/vec4 v0000029a5ce4b7f0_0, 0, 8;
    %jmp T_35.31;
T_35.30 ;
    %load/vec4 v0000029a5ce4b070_0;
    %cmpi/e 253, 0, 8;
    %jmp/0xz  T_35.32, 4;
    %load/vec4 v0000029a5ce4a670_0;
    %store/vec4 v0000029a5ce4b7f0_0, 0, 8;
    %jmp T_35.33;
T_35.32 ;
    %load/vec4 v0000029a5ce4b070_0;
    %cmpi/e 254, 0, 8;
    %jmp/0xz  T_35.34, 4;
    %load/vec4 v0000029a5ce4bc50_0;
    %store/vec4 v0000029a5ce4b7f0_0, 0, 8;
    %jmp T_35.35;
T_35.34 ;
    %load/vec4 v0000029a5ce4b070_0;
    %cmpi/e 255, 0, 8;
    %jmp/0xz  T_35.36, 4;
    %load/vec4 v0000029a5ce49f90_0;
    %store/vec4 v0000029a5ce4b7f0_0, 0, 8;
T_35.36 ;
T_35.35 ;
T_35.33 ;
T_35.31 ;
T_35.29 ;
T_35.27 ;
T_35.25 ;
T_35.23 ;
T_35.21 ;
T_35.19 ;
T_35.17 ;
T_35.15 ;
T_35.13 ;
T_35.11 ;
T_35.9 ;
T_35.7 ;
T_35.4 ;
T_35.1 ;
    %end;
    .scope S_0000029a5ce3bfa0;
t_18 %join;
    %jmp T_35;
    .thread T_35, $push;
    .scope S_0000029a5cdea970;
T_36 ;
    %delay 5000, 0;
    %load/vec4 v0000029a5ce4dd00_0;
    %inv;
    %store/vec4 v0000029a5ce4dd00_0, 0, 1;
    %jmp T_36;
    .thread T_36;
    .scope S_0000029a5cdea970;
T_37 ;
    %vpi_call/w 3 40 "$dumpfile", "computer.vcd" {0 0 0};
    %vpi_call/w 3 41 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000029a5cdea970 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029a5ce4dd00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000029a5ce4e0f0_0, 0, 1;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0000029a5ce4dbc0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000029a5ce4c860_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000029a5ce4eb90_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000029a5ce4e910_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000029a5ce4e730_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000029a5ce4ee10_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000029a5ce4e690_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000029a5ce4ef50_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000029a5ce4e5f0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000029a5ce4ea50_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000029a5ce4f950_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000029a5ce4fc70_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000029a5ce4f810_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000029a5ce4ed70_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000029a5ce4e7d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000029a5ce4fd10_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000029a5ce4e0f0_0, 0, 1;
    %vpi_call/w 3 52 "$display", "Sistema resetado. Iniciando execu\303\247\303\243o..." {0 0 0};
    %delay 400000, 0;
    %vpi_call/w 3 56 "$display", "Fim da simula\303\247\303\243o." {0 0 0};
    %vpi_call/w 3 57 "$finish" {0 0 0};
    %end;
    .thread T_37;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "-";
    "APS4\APS4\computer_tb.v";
    "APS4\APS4/computer.v";
    "APS4\APS4/cpu.v";
    "APS4\APS4/data_path.v";
    "APS4\APS4/ALU.v";
    "APS4\APS4/registers.v";
    "APS4\APS4/count8.v";
    "APS4\APS4/control_unit_marcos.v";
    "APS4\APS4/memory.v";
    "APS4\APS4/rom_128x8_programada.v";
    "APS4\APS4/rw_96x8_sync.v";
    "APS4\APS4/port_out8_sync.v";
