0.7
2020.2
May 22 2025
00:13:55
C:/Users/Alex/Documents/Personal Tech Projects/FPGA_Synth/FPGA_Synth/FPGA_Synth.sim/sim_2/behav/xsim/glbl.v,1741209010,verilog,,,,glbl,,uvm,,,,,,
C:/Users/Alex/Documents/Personal Tech Projects/FPGA_Synth/LFO.sv,1758606492,systemVerilog,,C:/Users/Alex/Documents/Personal Tech Projects/FPGA_Synth/TB_LFO.sv,,LFO,,uvm,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Users/Alex/Documents/Personal Tech Projects/FPGA_Synth/TB_LFO.sv,1758606580,systemVerilog,,,,tb_LFO,,uvm,../../../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
