var __xr_tmp = [
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_CS_CDB16\">PORT_CS_CDB16</a><span class=\"ts\"/><span class=\"ts\"/>= (1 << 5), <span class=\"comment\">/* 0=12b cdb, 1=16b cdb */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_CS_PMP_RESUME\">PORT_CS_PMP_RESUME</a><span class=\"ts\"/>= (1 << 6), <span class=\"comment\">/* PMP resume */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_CS_32BIT_ACTV\">PORT_CS_32BIT_ACTV</a><span class=\"ts\"/>= (1 << 10), <span class=\"comment\">/* 32-bit activation */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_CS_PMP_EN\">PORT_CS_PMP_EN</a><span class=\"ts\"/><span class=\"ts\"/>= (1 << 13), <span class=\"comment\">/* port multiplier enable */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_CS_RDY\">PORT_CS_RDY</a><span class=\"ts\"/><span class=\"ts\"/>= (1 << 31), <span class=\"comment\">/* port ready to accept commands */</span>", 
"", 
"<span class=\"ts\"/><span class=\"comment\">/* PORT_IRQ_STAT/ENABLE_SET/CLR */</span>", 
"<span class=\"ts\"/><span class=\"comment\">/* bits[11:0] are masked */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_IRQ_COMPLETE\">PORT_IRQ_COMPLETE</a><span class=\"ts\"/>= (1 << 0), <span class=\"comment\">/* command(s) completed */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_IRQ_ERROR\">PORT_IRQ_ERROR</a><span class=\"ts\"/><span class=\"ts\"/>= (1 << 1), <span class=\"comment\">/* command execution error */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_IRQ_PORTRDY_CHG\">PORT_IRQ_PORTRDY_CHG</a><span class=\"ts\"/>= (1 << 2), <span class=\"comment\">/* port ready change */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_IRQ_PWR_CHG\">PORT_IRQ_PWR_CHG</a><span class=\"ts\"/>= (1 << 3), <span class=\"comment\">/* power management change */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_IRQ_PHYRDY_CHG\">PORT_IRQ_PHYRDY_CHG</a><span class=\"ts\"/>= (1 << 4), <span class=\"comment\">/* PHY ready change */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_IRQ_COMWAKE\">PORT_IRQ_COMWAKE</a><span class=\"ts\"/>= (1 << 5), <span class=\"comment\">/* COMWAKE received */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_IRQ_UNK_FIS\">PORT_IRQ_UNK_FIS</a><span class=\"ts\"/>= (1 << 6), <span class=\"comment\">/* unknown FIS received */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_IRQ_DEV_XCHG\">PORT_IRQ_DEV_XCHG</a><span class=\"ts\"/>= (1 << 7), <span class=\"comment\">/* device exchanged */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_IRQ_8B10B\">PORT_IRQ_8B10B</a><span class=\"ts\"/><span class=\"ts\"/>= (1 << 8), <span class=\"comment\">/* 8b/10b decode error threshold */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_IRQ_CRC\">PORT_IRQ_CRC</a><span class=\"ts\"/><span class=\"ts\"/>= (1 << 9), <span class=\"comment\">/* CRC error threshold */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_IRQ_HANDSHAKE\">PORT_IRQ_HANDSHAKE</a><span class=\"ts\"/>= (1 << 10), <span class=\"comment\">/* handshake error threshold */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_IRQ_SDB_NOTIFY\">PORT_IRQ_SDB_NOTIFY</a><span class=\"ts\"/>= (1 << 11), <span class=\"comment\">/* SDB notify received */</span>", 
"", 
"<span class=\"ts\"/><a class=\"id\" href=\"#DEF_PORT_IRQ\">DEF_PORT_IRQ</a><span class=\"ts\"/><span class=\"ts\"/>= <a class=\"id\" href=\"#PORT_IRQ_COMPLETE\">PORT_IRQ_COMPLETE</a> | <a class=\"id\" href=\"#PORT_IRQ_ERROR\">PORT_IRQ_ERROR</a> |", 
"<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>  <a class=\"id\" href=\"#PORT_IRQ_PHYRDY_CHG\">PORT_IRQ_PHYRDY_CHG</a> | <a class=\"id\" href=\"#PORT_IRQ_DEV_XCHG\">PORT_IRQ_DEV_XCHG</a> |", 
"<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>  <a class=\"id\" href=\"#PORT_IRQ_UNK_FIS\">PORT_IRQ_UNK_FIS</a> | <a class=\"id\" href=\"#PORT_IRQ_SDB_NOTIFY\">PORT_IRQ_SDB_NOTIFY</a>,", 
"", 
"<span class=\"ts\"/><span class=\"comment\">/* bits[27:16] are unmasked (raw) */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_IRQ_RAW_SHIFT\">PORT_IRQ_RAW_SHIFT</a><span class=\"ts\"/>= 16,", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_IRQ_MASKED_MASK\">PORT_IRQ_MASKED_MASK</a><span class=\"ts\"/>= 0x7ff,", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_IRQ_RAW_MASK\">PORT_IRQ_RAW_MASK</a><span class=\"ts\"/>= (0x7ff << <a class=\"id\" href=\"#PORT_IRQ_RAW_SHIFT\">PORT_IRQ_RAW_SHIFT</a>),", 
"", 
"<span class=\"ts\"/><span class=\"comment\">/* ENABLE_SET/CLR specific, intr steering - 2 bit field */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_IRQ_STEER_SHIFT\">PORT_IRQ_STEER_SHIFT</a><span class=\"ts\"/>= 30,", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_IRQ_STEER_MASK\">PORT_IRQ_STEER_MASK</a><span class=\"ts\"/>= (3 << <a class=\"id\" href=\"#PORT_IRQ_STEER_SHIFT\">PORT_IRQ_STEER_SHIFT</a>),", 
"", 
"<span class=\"ts\"/><span class=\"comment\">/* PORT_CMD_ERR constants */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_CERR_DEV\">PORT_CERR_DEV</a><span class=\"ts\"/><span class=\"ts\"/>= 1, <span class=\"comment\">/* Error bit in D2H Register FIS */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_CERR_SDB\">PORT_CERR_SDB</a><span class=\"ts\"/><span class=\"ts\"/>= 2, <span class=\"comment\">/* Error bit in SDB FIS */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_CERR_DATA\">PORT_CERR_DATA</a><span class=\"ts\"/><span class=\"ts\"/>= 3, <span class=\"comment\">/* Error in data FIS not detected by dev */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_CERR_SEND\">PORT_CERR_SEND</a><span class=\"ts\"/><span class=\"ts\"/>= 4, <span class=\"comment\">/* Initial cmd FIS transmission failure */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_CERR_INCONSISTENT\">PORT_CERR_INCONSISTENT</a><span class=\"ts\"/>= 5, <span class=\"comment\">/* Protocol mismatch */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_CERR_DIRECTION\">PORT_CERR_DIRECTION</a><span class=\"ts\"/>= 6, <span class=\"comment\">/* Data direction mismatch */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_CERR_UNDERRUN\">PORT_CERR_UNDERRUN</a><span class=\"ts\"/>= 7, <span class=\"comment\">/* Ran out of SGEs while writing */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_CERR_OVERRUN\">PORT_CERR_OVERRUN</a><span class=\"ts\"/>= 8, <span class=\"comment\">/* Ran out of SGEs while reading */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_CERR_PKT_PROT\">PORT_CERR_PKT_PROT</a><span class=\"ts\"/>= 11, <span class=\"comment\">/* DIR invalid in 1st PIO setup of ATAPI */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_CERR_SGT_BOUNDARY\">PORT_CERR_SGT_BOUNDARY</a><span class=\"ts\"/>= 16, <span class=\"comment\">/* PLD ecode 00 - SGT not on qword boundary */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_CERR_SGT_TGTABRT\">PORT_CERR_SGT_TGTABRT</a><span class=\"ts\"/>= 17, <span class=\"comment\">/* PLD ecode 01 - target abort */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_CERR_SGT_MSTABRT\">PORT_CERR_SGT_MSTABRT</a><span class=\"ts\"/>= 18, <span class=\"comment\">/* PLD ecode 10 - master abort */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_CERR_SGT_PCIPERR\">PORT_CERR_SGT_PCIPERR</a><span class=\"ts\"/>= 19, <span class=\"comment\">/* PLD ecode 11 - PCI parity err while fetching SGT */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_CERR_CMD_BOUNDARY\">PORT_CERR_CMD_BOUNDARY</a><span class=\"ts\"/>= 24, <span class=\"comment\">/* ctrl[15:13] 001 - PRB not on qword boundary */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_CERR_CMD_TGTABRT\">PORT_CERR_CMD_TGTABRT</a><span class=\"ts\"/>= 25, <span class=\"comment\">/* ctrl[15:13] 010 - target abort */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_CERR_CMD_MSTABRT\">PORT_CERR_CMD_MSTABRT</a><span class=\"ts\"/>= 26, <span class=\"comment\">/* ctrl[15:13] 100 - master abort */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_CERR_CMD_PCIPERR\">PORT_CERR_CMD_PCIPERR</a><span class=\"ts\"/>= 27, <span class=\"comment\">/* ctrl[15:13] 110 - PCI parity err while fetching PRB */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_CERR_XFR_UNDEF\">PORT_CERR_XFR_UNDEF</a><span class=\"ts\"/>= 32, <span class=\"comment\">/* PSD ecode 00 - undefined */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_CERR_XFR_TGTABRT\">PORT_CERR_XFR_TGTABRT</a><span class=\"ts\"/>= 33, <span class=\"comment\">/* PSD ecode 01 - target abort */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_CERR_XFR_MSTABRT\">PORT_CERR_XFR_MSTABRT</a><span class=\"ts\"/>= 34, <span class=\"comment\">/* PSD ecode 10 - master abort */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_CERR_XFR_PCIPERR\">PORT_CERR_XFR_PCIPERR</a><span class=\"ts\"/>= 35, <span class=\"comment\">/* PSD ecode 11 - PCI prity err during transfer */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PORT_CERR_SENDSERVICE\">PORT_CERR_SENDSERVICE</a><span class=\"ts\"/>= 36, <span class=\"comment\">/* FIS received while sending service */</span>", 
"", 
"<span class=\"ts\"/><span class=\"comment\">/* bits of PRB control field */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PRB_CTRL_PROTOCOL\">PRB_CTRL_PROTOCOL</a><span class=\"ts\"/>= (1 << 0), <span class=\"comment\">/* override def. ATA protocol */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PRB_CTRL_PACKET_READ\">PRB_CTRL_PACKET_READ</a><span class=\"ts\"/>= (1 << 4), <span class=\"comment\">/* PACKET cmd read */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PRB_CTRL_PACKET_WRITE\">PRB_CTRL_PACKET_WRITE</a><span class=\"ts\"/>= (1 << 5), <span class=\"comment\">/* PACKET cmd write */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PRB_CTRL_NIEN\">PRB_CTRL_NIEN</a><span class=\"ts\"/><span class=\"ts\"/>= (1 << 6), <span class=\"comment\">/* Mask completion irq */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PRB_CTRL_SRST\">PRB_CTRL_SRST</a><span class=\"ts\"/><span class=\"ts\"/>= (1 << 7), <span class=\"comment\">/* Soft reset request (ign BSY?) */</span>", 
"", 
"<span class=\"ts\"/><span class=\"comment\">/* PRB protocol field */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PRB_PROT_PACKET\">PRB_PROT_PACKET</a><span class=\"ts\"/><span class=\"ts\"/>= (1 << 0),", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PRB_PROT_TCQ\">PRB_PROT_TCQ</a><span class=\"ts\"/><span class=\"ts\"/>= (1 << 1),", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PRB_PROT_NCQ\">PRB_PROT_NCQ</a><span class=\"ts\"/><span class=\"ts\"/>= (1 << 2),", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PRB_PROT_READ\">PRB_PROT_READ</a><span class=\"ts\"/><span class=\"ts\"/>= (1 << 3),", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PRB_PROT_WRITE\">PRB_PROT_WRITE</a><span class=\"ts\"/><span class=\"ts\"/>= (1 << 4),", 
"<span class=\"ts\"/><a class=\"id\" href=\"#PRB_PROT_TRANSPARENT\">PRB_PROT_TRANSPARENT</a><span class=\"ts\"/>= (1 << 5),", 
"", 
"<span class=\"ts\"/><span class=\"comment\">/*</span>", 
"<span class=\"comment\"><span class=\"ts\"/> * Other constants</span>", 
"<span class=\"comment\"><span class=\"ts\"/> */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#SGE_TRM\">SGE_TRM</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>= (1 << 31), <span class=\"comment\">/* Last SGE in chain */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#SGE_LNK\">SGE_LNK</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>= (1 << 30), <span class=\"comment\">/* linked list</span>", 
"<span class=\"comment\"><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>Points to SGT, not SGE */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#SGE_DRD\">SGE_DRD</a><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>= (1 << 29), <span class=\"comment\">/* discard data read (/dev/null)</span>", 
"<span class=\"comment\"><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>data address ignored */</span>", 
"", 
"<span class=\"ts\"/><a class=\"id\" href=\"#SIL24_MAX_CMDS\">SIL24_MAX_CMDS</a><span class=\"ts\"/><span class=\"ts\"/>= 31,", 
"", 
"<span class=\"ts\"/><span class=\"comment\">/* board id */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#BID_SIL3124\">BID_SIL3124</a><span class=\"ts\"/><span class=\"ts\"/>= 0,", 
"<span class=\"ts\"/><a class=\"id\" href=\"#BID_SIL3132\">BID_SIL3132</a><span class=\"ts\"/><span class=\"ts\"/>= 1,", 
"<span class=\"ts\"/><a class=\"id\" href=\"#BID_SIL3131\">BID_SIL3131</a><span class=\"ts\"/><span class=\"ts\"/>= 2,", 
"", 
"<span class=\"ts\"/><span class=\"comment\">/* host flags */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#SIL24_COMMON_FLAGS\">SIL24_COMMON_FLAGS</a><span class=\"ts\"/>= <a class=\"id\" href=\"#ATA_FLAG_SATA\">ATA_FLAG_SATA</a> | <a class=\"id\" href=\"#ATA_FLAG_NO_LEGACY\">ATA_FLAG_NO_LEGACY</a> |", 
"<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>  <a class=\"id\" href=\"#ATA_FLAG_MMIO\">ATA_FLAG_MMIO</a> | <a class=\"id\" href=\"#ATA_FLAG_PIO_DMA\">ATA_FLAG_PIO_DMA</a> |", 
"<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>  <a class=\"id\" href=\"#ATA_FLAG_NCQ\">ATA_FLAG_NCQ</a> | <a class=\"id\" href=\"#ATA_FLAG_ACPI_SATA\">ATA_FLAG_ACPI_SATA</a> |", 
"<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>  <a class=\"id\" href=\"#ATA_FLAG_AN\">ATA_FLAG_AN</a> | <a class=\"id\" href=\"#ATA_FLAG_PMP\">ATA_FLAG_PMP</a>,", 
"<span class=\"ts\"/><a class=\"id\" href=\"#SIL24_FLAG_PCIX_IRQ_WOC\">SIL24_FLAG_PCIX_IRQ_WOC</a><span class=\"ts\"/>= (1 << 24), <span class=\"comment\">/* IRQ loss errata on PCI-X */</span>", 
"", 
"<span class=\"ts\"/><a class=\"id\" href=\"#IRQ_STAT_4PORTS\">IRQ_STAT_4PORTS</a><span class=\"ts\"/><span class=\"ts\"/>= 0xf,", 
"};", 
"", 
"struct <a class=\"id\" href=\"#sil24_ata_block\">sil24_ata_block</a> {", 
"<span class=\"ts\"/>struct <a class=\"id\" href=\"#sil24_prb\">sil24_prb</a> <a class=\"id\" href=\"#prb\">prb</a>;", 
"<span class=\"ts\"/>struct <a class=\"id\" href=\"#sil24_sge\">sil24_sge</a> <a class=\"id\" href=\"#sge\">sge</a>[<a class=\"id\" href=\"#SIL24_MAX_SGE\">SIL24_MAX_SGE</a>];", 
"};", 
"", 
"struct <a class=\"id\" href=\"#sil24_atapi_block\">sil24_atapi_block</a> {", 
"<span class=\"ts\"/>struct <a class=\"id\" href=\"#sil24_prb\">sil24_prb</a> <a class=\"id\" href=\"#prb\">prb</a>;", 
"<span class=\"ts\"/><a class=\"id\" href=\"#u8\">u8</a> <a class=\"id\" href=\"#cdb\">cdb</a>[16];", 
"<span class=\"ts\"/>struct <a class=\"id\" href=\"#sil24_sge\">sil24_sge</a> <a class=\"id\" href=\"#sge\">sge</a>[<a class=\"id\" href=\"#SIL24_MAX_SGE\">SIL24_MAX_SGE</a>];", 
"};", 
"", 
"union <a class=\"id\" href=\"#sil24_cmd_block\">sil24_cmd_block</a> {", 
"<span class=\"ts\"/>struct <a class=\"id\" href=\"#sil24_ata_block\">sil24_ata_block</a> <a class=\"id\" href=\"#ata\">ata</a>;", 
"<span class=\"ts\"/>struct <a class=\"id\" href=\"#sil24_atapi_block\">sil24_atapi_block</a> <a class=\"id\" href=\"#atapi\">atapi</a>;", 
"};", 
"", 
"static struct <a class=\"id\" href=\"#sil24_cerr_info\">sil24_cerr_info</a> {", 
"<span class=\"ts\"/>unsigned int <a class=\"id\" href=\"#err_mask\">err_mask</a>, <a class=\"id\" href=\"#action\">action</a>;", 
"<span class=\"ts\"/>const char *<a class=\"id\" href=\"#desc\">desc</a>;", 
"} <a class=\"id\" href=\"#sil24_cerr_db\">sil24_cerr_db</a>[] = {", 
"<span class=\"ts\"/>[0]<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>= { <a class=\"id\" href=\"#AC_ERR_DEV\">AC_ERR_DEV</a>, 0,", 
"<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>    \"device error\" },", 
"<span class=\"ts\"/>[<a class=\"id\" href=\"#PORT_CERR_DEV\">PORT_CERR_DEV</a>]<span class=\"ts\"/><span class=\"ts\"/>= { <a class=\"id\" href=\"#AC_ERR_DEV\">AC_ERR_DEV</a>, 0,", 
"<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>    \"device error via D2H FIS\" },", 
"<span class=\"ts\"/>[<a class=\"id\" href=\"#PORT_CERR_SDB\">PORT_CERR_SDB</a>]<span class=\"ts\"/><span class=\"ts\"/>= { <a class=\"id\" href=\"#AC_ERR_DEV\">AC_ERR_DEV</a>, 0,", 
"<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>    \"device error via SDB FIS\" },", 
"<span class=\"ts\"/>[<a class=\"id\" href=\"#PORT_CERR_DATA\">PORT_CERR_DATA</a>]<span class=\"ts\"/>= { <a class=\"id\" href=\"#AC_ERR_ATA_BUS\">AC_ERR_ATA_BUS</a>, <a class=\"id\" href=\"#ATA_EH_RESET\">ATA_EH_RESET</a>,", 
"<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>    \"error in data FIS\" },", 
"<span class=\"ts\"/>[<a class=\"id\" href=\"#PORT_CERR_SEND\">PORT_CERR_SEND</a>]<span class=\"ts\"/>= { <a class=\"id\" href=\"#AC_ERR_ATA_BUS\">AC_ERR_ATA_BUS</a>, <a class=\"id\" href=\"#ATA_EH_RESET\">ATA_EH_RESET</a>,", 
"<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>    \"failed to transmit command FIS\" },", 
"<span class=\"ts\"/>[<a class=\"id\" href=\"#PORT_CERR_INCONSISTENT\">PORT_CERR_INCONSISTENT</a>] = { <a class=\"id\" href=\"#AC_ERR_HSM\">AC_ERR_HSM</a>, <a class=\"id\" href=\"#ATA_EH_RESET\">ATA_EH_RESET</a>,", 
"<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>     \"protocol mismatch\" },", 
"<span class=\"ts\"/>[<a class=\"id\" href=\"#PORT_CERR_DIRECTION\">PORT_CERR_DIRECTION</a>]<span class=\"ts\"/>= { <a class=\"id\" href=\"#AC_ERR_HSM\">AC_ERR_HSM</a>, <a class=\"id\" href=\"#ATA_EH_RESET\">ATA_EH_RESET</a>,", 
"<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>    \"data directon mismatch\" },", 
"<span class=\"ts\"/>[<a class=\"id\" href=\"#PORT_CERR_UNDERRUN\">PORT_CERR_UNDERRUN</a>]<span class=\"ts\"/>= { <a class=\"id\" href=\"#AC_ERR_HSM\">AC_ERR_HSM</a>, <a class=\"id\" href=\"#ATA_EH_RESET\">ATA_EH_RESET</a>,", 
"<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>    \"ran out of SGEs while writing\" },", 
"<span class=\"ts\"/>[<a class=\"id\" href=\"#PORT_CERR_OVERRUN\">PORT_CERR_OVERRUN</a>]<span class=\"ts\"/>= { <a class=\"id\" href=\"#AC_ERR_HSM\">AC_ERR_HSM</a>, <a class=\"id\" href=\"#ATA_EH_RESET\">ATA_EH_RESET</a>,", 
"<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>    \"ran out of SGEs while reading\" },", 
"<span class=\"ts\"/>[<a class=\"id\" href=\"#PORT_CERR_PKT_PROT\">PORT_CERR_PKT_PROT</a>]<span class=\"ts\"/>= { <a class=\"id\" href=\"#AC_ERR_HSM\">AC_ERR_HSM</a>, <a class=\"id\" href=\"#ATA_EH_RESET\">ATA_EH_RESET</a>,", 
"<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>    \"invalid data directon for ATAPI CDB\" },", 
"<span class=\"ts\"/>[<a class=\"id\" href=\"#PORT_CERR_SGT_BOUNDARY\">PORT_CERR_SGT_BOUNDARY</a>] = { <a class=\"id\" href=\"#AC_ERR_SYSTEM\">AC_ERR_SYSTEM</a>, <a class=\"id\" href=\"#ATA_EH_RESET\">ATA_EH_RESET</a>,", 
"<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>     \"SGT not on qword boundary\" },", 
"<span class=\"ts\"/>[<a class=\"id\" href=\"#PORT_CERR_SGT_TGTABRT\">PORT_CERR_SGT_TGTABRT</a>]<span class=\"ts\"/>= { <a class=\"id\" href=\"#AC_ERR_HOST_BUS\">AC_ERR_HOST_BUS</a>, <a class=\"id\" href=\"#ATA_EH_RESET\">ATA_EH_RESET</a>,", 
"<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>    \"PCI target abort while fetching SGT\" },", 
"<span class=\"ts\"/>[<a class=\"id\" href=\"#PORT_CERR_SGT_MSTABRT\">PORT_CERR_SGT_MSTABRT</a>]<span class=\"ts\"/>= { <a class=\"id\" href=\"#AC_ERR_HOST_BUS\">AC_ERR_HOST_BUS</a>, <a class=\"id\" href=\"#ATA_EH_RESET\">ATA_EH_RESET</a>,", 
"<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>    \"PCI master abort while fetching SGT\" },", 
"<span class=\"ts\"/>[<a class=\"id\" href=\"#PORT_CERR_SGT_PCIPERR\">PORT_CERR_SGT_PCIPERR</a>]<span class=\"ts\"/>= { <a class=\"id\" href=\"#AC_ERR_HOST_BUS\">AC_ERR_HOST_BUS</a>, <a class=\"id\" href=\"#ATA_EH_RESET\">ATA_EH_RESET</a>,", 
"<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>    \"PCI parity error while fetching SGT\" },", 
"<span class=\"ts\"/>[<a class=\"id\" href=\"#PORT_CERR_CMD_BOUNDARY\">PORT_CERR_CMD_BOUNDARY</a>] = { <a class=\"id\" href=\"#AC_ERR_SYSTEM\">AC_ERR_SYSTEM</a>, <a class=\"id\" href=\"#ATA_EH_RESET\">ATA_EH_RESET</a>,", 
"<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>     \"PRB not on qword boundary\" },", 
"<span class=\"ts\"/>[<a class=\"id\" href=\"#PORT_CERR_CMD_TGTABRT\">PORT_CERR_CMD_TGTABRT</a>]<span class=\"ts\"/>= { <a class=\"id\" href=\"#AC_ERR_HOST_BUS\">AC_ERR_HOST_BUS</a>, <a class=\"id\" href=\"#ATA_EH_RESET\">ATA_EH_RESET</a>,", 
"<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>    \"PCI target abort while fetching PRB\" },", 
"<span class=\"ts\"/>[<a class=\"id\" href=\"#PORT_CERR_CMD_MSTABRT\">PORT_CERR_CMD_MSTABRT</a>]<span class=\"ts\"/>= { <a class=\"id\" href=\"#AC_ERR_HOST_BUS\">AC_ERR_HOST_BUS</a>, <a class=\"id\" href=\"#ATA_EH_RESET\">ATA_EH_RESET</a>,", 
"<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>    \"PCI master abort while fetching PRB\" },", 
"<span class=\"ts\"/>[<a class=\"id\" href=\"#PORT_CERR_CMD_PCIPERR\">PORT_CERR_CMD_PCIPERR</a>]<span class=\"ts\"/>= { <a class=\"id\" href=\"#AC_ERR_HOST_BUS\">AC_ERR_HOST_BUS</a>, <a class=\"id\" href=\"#ATA_EH_RESET\">ATA_EH_RESET</a>,", 
"<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>    \"PCI parity error while fetching PRB\" },", 
"<span class=\"ts\"/>[<a class=\"id\" href=\"#PORT_CERR_XFR_UNDEF\">PORT_CERR_XFR_UNDEF</a>]<span class=\"ts\"/>= { <a class=\"id\" href=\"#AC_ERR_HOST_BUS\">AC_ERR_HOST_BUS</a>, <a class=\"id\" href=\"#ATA_EH_RESET\">ATA_EH_RESET</a>,", 
"<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>    \"undefined error while transferring data\" },", 
"<span class=\"ts\"/>[<a class=\"id\" href=\"#PORT_CERR_XFR_TGTABRT\">PORT_CERR_XFR_TGTABRT</a>]<span class=\"ts\"/>= { <a class=\"id\" href=\"#AC_ERR_HOST_BUS\">AC_ERR_HOST_BUS</a>, <a class=\"id\" href=\"#ATA_EH_RESET\">ATA_EH_RESET</a>,", 
"<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>    \"PCI target abort while transferring data\" },", 
"<span class=\"ts\"/>[<a class=\"id\" href=\"#PORT_CERR_XFR_MSTABRT\">PORT_CERR_XFR_MSTABRT</a>]<span class=\"ts\"/>= { <a class=\"id\" href=\"#AC_ERR_HOST_BUS\">AC_ERR_HOST_BUS</a>, <a class=\"id\" href=\"#ATA_EH_RESET\">ATA_EH_RESET</a>,", 
"<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>    \"PCI master abort while transferring data\" },", 
"<span class=\"ts\"/>[<a class=\"id\" href=\"#PORT_CERR_XFR_PCIPERR\">PORT_CERR_XFR_PCIPERR</a>]<span class=\"ts\"/>= { <a class=\"id\" href=\"#AC_ERR_HOST_BUS\">AC_ERR_HOST_BUS</a>, <a class=\"id\" href=\"#ATA_EH_RESET\">ATA_EH_RESET</a>,", 
"<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>    \"PCI parity error while transferring data\" },", 
"<span class=\"ts\"/>[<a class=\"id\" href=\"#PORT_CERR_SENDSERVICE\">PORT_CERR_SENDSERVICE</a>]<span class=\"ts\"/>= { <a class=\"id\" href=\"#AC_ERR_HSM\">AC_ERR_HSM</a>, <a class=\"id\" href=\"#ATA_EH_RESET\">ATA_EH_RESET</a>,", 
"<span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/><span class=\"ts\"/>    \"FIS received while sending service FIS\" },", 
"};", 
"", 
"<span class=\"comment\">/*</span>", 
"<span class=\"comment\"> * ap-&gt;private_data</span>", 
"<span class=\"comment\"> *</span>", 
"<span class=\"comment\"> * The preview driver always returned 0 for status.  We emulate it</span>", 
"<span class=\"comment\"> * here from the previous interrupt.</span>", 
"<span class=\"comment\"> */</span>", 
"struct <a class=\"id\" href=\"#sil24_port_priv\">sil24_port_priv</a> {", 
"<span class=\"ts\"/>union <a class=\"id\" href=\"#sil24_cmd_block\">sil24_cmd_block</a> *<a class=\"id\" href=\"#cmd_block\">cmd_block</a>;<span class=\"ts\"/><span class=\"comment\">/* 32 cmd blocks */</span>", 
"<span class=\"ts\"/><a class=\"id\" href=\"#dma_addr_t\">dma_addr_t</a> <a class=\"id\" href=\"#cmd_block_dma\">cmd_block_dma</a>;<span class=\"ts\"/><span class=\"ts\"/><span class=\"comment\">/* DMA base addr for them */</span>", 
"<span class=\"ts\"/>int <a class=\"id\" href=\"#do_port_rst\">do_port_rst</a>;", 
"};", 
"", 
"static void <a class=\"id\" href=\"#sil24_dev_config\">sil24_dev_config</a>(struct <a class=\"id\" href=\"#ata_device\">ata_device</a> *<a class=\"id\" href=\"#dev\">dev</a>);", 
"static int <a class=\"id\" href=\"#sil24_scr_read\">sil24_scr_read</a>(struct <a class=\"id\" href=\"#ata_link\">ata_link</a> *<a class=\"id\" href=\"#link\">link</a>, unsigned <a class=\"id\" href=\"#sc_reg\">sc_reg</a>, <a class=\"id\" href=\"#u32\">u32</a> *<a class=\"id\" href=\"#val\">val</a>);", 
"static int <a class=\"id\" href=\"#sil24_scr_write\">sil24_scr_write</a>(struct <a class=\"id\" href=\"#ata_link\">ata_link</a> *<a class=\"id\" href=\"#link\">link</a>, unsigned <a class=\"id\" href=\"#sc_reg\">sc_reg</a>, <a class=\"id\" href=\"#u32\">u32</a> <a class=\"id\" href=\"#val\">val</a>);", 
"static int <a class=\"id\" href=\"#sil24_qc_defer\">sil24_qc_defer</a>(struct <a class=\"id\" href=\"#ata_queued_cmd\">ata_queued_cmd</a> *<a class=\"id\" href=\"#qc\">qc</a>);", 
"static void <a class=\"id\" href=\"#sil24_qc_prep\">sil24_qc_prep</a>(struct <a class=\"id\" href=\"#ata_queued_cmd\">ata_queued_cmd</a> *<a class=\"id\" href=\"#qc\">qc</a>);", 
];
xr_frag_insert('l/9e/a88458b2b0511bf5ee61fe571ec60afe59c8c5.xr', __xr_tmp);
