<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1104" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1104{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_1104{left:110px;bottom:68px;letter-spacing:0.1px;}
#t3_1104{left:69px;bottom:1141px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t4_1104{left:69px;bottom:1088px;letter-spacing:-0.14px;word-spacing:-1.37px;}
#t5_1104{left:69px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t6_1104{left:69px;bottom:1054px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t7_1104{left:418px;bottom:1061px;}
#t8_1104{left:69px;bottom:1030px;letter-spacing:-0.14px;}
#t9_1104{left:95px;bottom:1030px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#ta_1104{left:95px;bottom:1013px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tb_1104{left:211px;bottom:1013px;}
#tc_1104{left:69px;bottom:988px;letter-spacing:-0.14px;}
#td_1104{left:95px;bottom:988px;letter-spacing:-0.16px;word-spacing:-1.08px;}
#te_1104{left:95px;bottom:972px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tf_1104{left:95px;bottom:955px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#tg_1104{left:69px;bottom:930px;letter-spacing:-0.13px;}
#th_1104{left:95px;bottom:930px;letter-spacing:-0.15px;word-spacing:-0.6px;}
#ti_1104{left:95px;bottom:914px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tj_1104{left:69px;bottom:889px;letter-spacing:-0.16px;}
#tk_1104{left:95px;bottom:889px;letter-spacing:-0.13px;word-spacing:-0.5px;}
#tl_1104{left:95px;bottom:872px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tm_1104{left:69px;bottom:848px;letter-spacing:-0.13px;}
#tn_1104{left:95px;bottom:848px;letter-spacing:-0.13px;word-spacing:-0.86px;}
#to_1104{left:95px;bottom:831px;letter-spacing:-0.14px;word-spacing:-1.02px;}
#tp_1104{left:69px;bottom:807px;letter-spacing:-0.13px;}
#tq_1104{left:95px;bottom:807px;letter-spacing:-0.14px;word-spacing:-0.5px;}
#tr_1104{left:95px;bottom:790px;letter-spacing:-0.13px;word-spacing:-0.46px;}
#ts_1104{left:69px;bottom:765px;letter-spacing:-0.14px;}
#tt_1104{left:95px;bottom:765px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tu_1104{left:69px;bottom:741px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#tv_1104{left:69px;bottom:724px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tw_1104{left:69px;bottom:700px;letter-spacing:-0.14px;word-spacing:-1.1px;}
#tx_1104{left:69px;bottom:683px;letter-spacing:-0.14px;word-spacing:-0.42px;}
#ty_1104{left:69px;bottom:656px;}
#tz_1104{left:95px;bottom:660px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t10_1104{left:95px;bottom:643px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t11_1104{left:95px;bottom:626px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t12_1104{left:95px;bottom:602px;}
#t13_1104{left:121px;bottom:602px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#t14_1104{left:95px;bottom:577px;}
#t15_1104{left:121px;bottom:577px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t16_1104{left:95px;bottom:553px;}
#t17_1104{left:121px;bottom:553px;letter-spacing:-0.18px;word-spacing:-0.4px;}
#t18_1104{left:69px;bottom:527px;}
#t19_1104{left:95px;bottom:530px;letter-spacing:-0.17px;word-spacing:-0.43px;}
#t1a_1104{left:95px;bottom:513px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#t1b_1104{left:95px;bottom:496px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1c_1104{left:95px;bottom:480px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#t1d_1104{left:69px;bottom:453px;}
#t1e_1104{left:95px;bottom:457px;letter-spacing:-0.14px;word-spacing:-0.7px;}
#t1f_1104{left:95px;bottom:440px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#t1g_1104{left:95px;bottom:423px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t1h_1104{left:95px;bottom:406px;letter-spacing:-0.14px;word-spacing:-0.44px;}
#t1i_1104{left:69px;bottom:338px;letter-spacing:0.16px;}
#t1j_1104{left:150px;bottom:338px;letter-spacing:0.19px;word-spacing:-0.03px;}
#t1k_1104{left:69px;bottom:315px;letter-spacing:-0.14px;word-spacing:-0.87px;}
#t1l_1104{left:69px;bottom:298px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t1m_1104{left:69px;bottom:281px;letter-spacing:-0.17px;}
#t1n_1104{left:107px;bottom:261px;letter-spacing:-0.11px;}
#t1o_1104{left:107px;bottom:243px;letter-spacing:-0.11px;}
#t1p_1104{left:107px;bottom:224px;letter-spacing:-0.11px;}
#t1q_1104{left:107px;bottom:206px;letter-spacing:-0.11px;}
#t1r_1104{left:69px;bottom:133px;letter-spacing:-0.11px;}
#t1s_1104{left:91px;bottom:133px;letter-spacing:-0.12px;}
#t1t_1104{left:91px;bottom:116px;letter-spacing:-0.11px;}

.s1_1104{font-size:12px;font-family:NeoSansIntel_1uk1;color:#000;}
.s2_1104{font-size:14px;font-family:NeoSansIntel_1uk1;color:#0860A8;}
.s3_1104{font-size:14px;font-family:Verdana_3e8;color:#000;}
.s4_1104{font-size:11px;font-family:Verdana_3e8;color:#000;}
.s5_1104{font-size:14px;font-family:Verdana-Bold_3e7;color:#000;}
.s6_1104{font-size:21px;font-family:TimesNewRoman_3ec;color:#000;}
.s7_1104{font-size:21px;font-family:NeoSansIntelMedium_1uk0;color:#0860A8;}
.s8_1104{font-size:14px;font-family:NeoSansIntel_1uk1;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1104" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_1uk0;
	src: url("fonts/NeoSansIntelMedium_1uk0.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_1uk1;
	src: url("fonts/NeoSansIntel_1uk1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_3ec;
	src: url("fonts/TimesNewRoman_3ec.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_3e7;
	src: url("fonts/Verdana-Bold_3e7.woff") format("woff");
}

@font-face {
	font-family: Verdana_3e8;
	src: url("fonts/Verdana_3e8.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1104Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1104" style="-webkit-user-select: none;"><object width="935" height="1210" data="1104/1104.svg" type="image/svg+xml" id="pdf1104" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1104" class="t s1_1104">30-16 </span><span id="t2_1104" class="t s1_1104">Vol. 3C </span>
<span id="t3_1104" class="t s2_1104">APIC VIRTUALIZATION AND VIRTUAL INTERRUPTS </span>
<span id="t4_1104" class="t s3_1104">If the “external-interrupt exiting” VM-execution control is 1, any unmasked external interrupt causes a VM exit (see </span>
<span id="t5_1104" class="t s3_1104">Section 26.2). If the “process posted interrupts” VM-execution control is also 1, this behavior is changed and the </span>
<span id="t6_1104" class="t s3_1104">processor handles an external interrupt as follows: </span>
<span id="t7_1104" class="t s4_1104">1 </span>
<span id="t8_1104" class="t s3_1104">1. </span><span id="t9_1104" class="t s3_1104">The local APIC is acknowledged; this provides the processor core with an interrupt vector, called here the </span>
<span id="ta_1104" class="t s5_1104">physical vector</span><span id="tb_1104" class="t s3_1104">. </span>
<span id="tc_1104" class="t s3_1104">2. </span><span id="td_1104" class="t s3_1104">If the physical vector equals the posted-interrupt notification vector, the logical processor continues to the next </span>
<span id="te_1104" class="t s3_1104">step. Otherwise, a VM exit occurs as it would normally due to an external interrupt; the vector is saved in the </span>
<span id="tf_1104" class="t s3_1104">VM-exit interruption-information field. </span>
<span id="tg_1104" class="t s3_1104">3. </span><span id="th_1104" class="t s3_1104">The processor clears the outstanding-notification bit in the posted-interrupt descriptor. This is done atomically </span>
<span id="ti_1104" class="t s3_1104">so as to leave the remainder of the descriptor unmodified (e.g., with a locked AND operation). </span>
<span id="tj_1104" class="t s3_1104">4. </span><span id="tk_1104" class="t s3_1104">The processor writes zero to the EOI register in the local APIC; this dismisses the interrupt with the posted- </span>
<span id="tl_1104" class="t s3_1104">interrupt notification vector from the local APIC. </span>
<span id="tm_1104" class="t s3_1104">5. </span><span id="tn_1104" class="t s3_1104">The logical processor performs a logical-OR of PIR into VIRR and clears PIR. No other agent can read or write a </span>
<span id="to_1104" class="t s3_1104">PIR bit (or group of bits) between the time it is read (to determine what to OR into VIRR) and when it is cleared. </span>
<span id="tp_1104" class="t s3_1104">6. </span><span id="tq_1104" class="t s3_1104">The logical processor sets RVI to be the maximum of the old value of RVI and the highest index of all bits that </span>
<span id="tr_1104" class="t s3_1104">were set in PIR; if no bit was set in PIR, RVI is left unmodified. </span>
<span id="ts_1104" class="t s3_1104">7. </span><span id="tt_1104" class="t s3_1104">The logical processor evaluates pending virtual interrupts as described in Section 30.2.1. </span>
<span id="tu_1104" class="t s3_1104">The logical processor performs the steps above in an uninterruptible manner. If step #7 leads to recognition of a </span>
<span id="tv_1104" class="t s3_1104">virtual interrupt, the processor may deliver that interrupt immediately. </span>
<span id="tw_1104" class="t s3_1104">Steps #1 to #7 above occur when the interrupt controller delivers an unmasked external interrupt to the CPU core. </span>
<span id="tx_1104" class="t s3_1104">The following items consider certain cases of interrupt delivery: </span>
<span id="ty_1104" class="t s6_1104">• </span><span id="tz_1104" class="t s3_1104">Interrupt delivery can occur between iterations of a REP-prefixed instruction (after at least one iteration has </span>
<span id="t10_1104" class="t s3_1104">completed but before all iterations have completed). If this occurs, the following items characterize processor </span>
<span id="t11_1104" class="t s3_1104">state after posted-interrupt processing completes and before guest execution resumes: </span>
<span id="t12_1104" class="t s3_1104">— </span><span id="t13_1104" class="t s3_1104">RIP references the REP-prefixed instruction; </span>
<span id="t14_1104" class="t s3_1104">— </span><span id="t15_1104" class="t s3_1104">RCX, RSI, and RDI are updated to reflect the iterations completed; and </span>
<span id="t16_1104" class="t s3_1104">— </span><span id="t17_1104" class="t s3_1104">RFLAGS.RF = 1. </span>
<span id="t18_1104" class="t s6_1104">• </span><span id="t19_1104" class="t s3_1104">Interrupt delivery can occur when the logical processor is in the active, HLT, or MWAIT states. If the logical </span>
<span id="t1a_1104" class="t s3_1104">processor had been in the active or MWAIT state before the arrival of the interrupt, it is in the active state </span>
<span id="t1b_1104" class="t s3_1104">following completion of step #7; if it had been in the HLT state, it returns to the HLT state after step #7 (if a </span>
<span id="t1c_1104" class="t s3_1104">pending virtual interrupt was recognized, the logical processor may immediately wake from the HLT state). </span>
<span id="t1d_1104" class="t s6_1104">• </span><span id="t1e_1104" class="t s3_1104">Interrupt delivery can occur while the logical processor is in enclave mode. If the logical processor had been in </span>
<span id="t1f_1104" class="t s3_1104">enclave mode before the arrival of the interrupt, an Asynchronous Enclave Exit (AEX) may occur before the </span>
<span id="t1g_1104" class="t s3_1104">steps #1 to #7 (see Chapter 37, “Enclave Exiting Events”). If no AEX occurs before step #1 and a VM exit </span>
<span id="t1h_1104" class="t s3_1104">occurs at step #2, an AEX occurs before the VM exit is delivered. </span>
<span id="t1i_1104" class="t s7_1104">30.7 </span><span id="t1j_1104" class="t s7_1104">VIRTUALIZING SENDUIPI </span>
<span id="t1k_1104" class="t s3_1104">The user-interrupt feature includes the SENDUIPI instruction that software operating with CPL = 3 can use to send </span>
<span id="t1l_1104" class="t s3_1104">user interrupts to another software thread (“user IPIs”). The SENDUIPI instruction has the following high-level </span>
<span id="t1m_1104" class="t s3_1104">operation: </span>
<span id="t1n_1104" class="t s8_1104">read selected entry from user-interrupt target table; </span>
<span id="t1o_1104" class="t s8_1104">use address in entry to read the referenced user posted-interrupt descriptor (UPID); </span>
<span id="t1p_1104" class="t s8_1104">update certain fields in UPID; </span>
<span id="t1q_1104" class="t s8_1104">if necessary, send ordinary IPI indicated in UPID’s notification information; </span>
<span id="t1r_1104" class="t s8_1104">1. </span><span id="t1s_1104" class="t s8_1104">VM entry ensures that the “process posted interrupts” VM-execution control is 1 only if the “external-interrupt exiting” VM-execu- </span>
<span id="t1t_1104" class="t s8_1104">tion control is also 1. SeeSection 27.2.1.1. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
