================================================================================ 
Commit: bfd04a54fd4d5ed746ecadd06e068a7b1eeb03fe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 4 11:45:46 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: bbe6cbf247dfabacd7535db890042f4e5c6b859e
Original commit date: Mon Apr 2 18:19:26 2018 -0700
[TeamCity] Auto-Commit FSP
Mon Apr 2 18:19:26 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspBinPkg/Fsp.fd

================================================================================ 
Commit: 30776374d8ac403d45be73fea3c2ed71f090673b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 4 11:45:44 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: fbe71f887fbdb1fd4d49496c864908e2d542f408
Original commit date: Mon Apr 2 18:04:09 2018 -0700
Change-Id: I273cc6f62f6eb72490a41218020109e432109dab
[NO HSD] Update BIOS ID to 138.2 and FSP/RC version to 7.x.2C.51
Mon Apr 2 18:04:09 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 960179291f7a7f5f944ee927f79e1b8eb9a08b8f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Wed Apr 4 11:45:42 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 8385fd976a54c33805ddc5c7b18fc8f271bc09ac
Original commit date: Mon Apr 2 17:21:40 2018 -0700
Change-Id: I9fadfb730a5700c75f18bfdcf9c724206fae4866
Revert "[CNL][FSP]VMX detecting code behavior in case of SkipMpinit"
This reverts commit edd88eff78c1242e409d4e855e8ae871bb55339c.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.c

================================================================================ 
Commit: 45ba440e144937b59340ab4419a67bdaedab91a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Mar 30 14:12:44 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: a3320c11b1ebc4ea9baf250068a49ecf3269dc94
Original commit date: Fri Mar 30 11:43:21 2018 +0800
Change-Id: Id0c90fa9d9ecc6dc25673299b0245f456382a42f
Update BIOS ID to 138.1
Fri Mar 30 11:43:21 2018 +0800

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 7a0cc9bfc3013a7cb915ff22d9c190792fcd7a7b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Mar 30 14:12:44 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: cb51c8cd13836a4cdc530341c871d6c268906c3c
Original commit date: Thu Mar 29 18:29:58 2018 -0700
Change-Id: I0403c12f4af9b0fa090a839658142df0da3b345d
Update BIOS ID to v138

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 9c22ce559ebcd68732b523176d46e4b73a3f0825 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Mar 30 14:12:43 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: e3efe7622ed24eb7721c3ad7b3530b43c9ab2e51
Original commit date: Thu Mar 29 18:17:56 2018 -0700
[TeamCity] Auto-Commit FSP
Thu Mar 29 18:17:56 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspBinPkg/Fsp.fd

================================================================================ 
Commit: c59a8296ddac7bb123617e04c1b73a1f022e1897 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Mar 30 14:12:42 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 453ce4e0dc71498ca113c1a8643a1a51c6f405e7
Original commit date: Tue Mar 27 14:57:50 2018 -0700
Change-Id: If41b2eb8af149b794978a9950a7aed5efe5e112b
Address of TPM20_SGX_NVIDNEX doesn't align document#543229
SGX NV Index handle value has changed to 0x01C10104.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfig.h

================================================================================ 
Commit: 92d7cd28731df2e05fdcc55da51553f9ef422e33 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Mar 30 14:12:41 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 0d0df419164c13cefcc96bffec6ba95f48d87b61
Original commit date: Thu Mar 29 09:18:50 2018 -0700
Change-Id: Ief80337f784eb7d4612ccce0f878559084fbc8c3
CannonLakeSiliconPkg: [CNL] Klocwork issues for MRC based on Daily_132_00_123
Change: MemConfigNoCrc initialization issue.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/MemoryInit.c
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 91d1f6885b26dab06537aca5d770653bea040646 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Mar 30 14:12:40 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 5b15e6120adb224b54afb8286a22c115765f2048
Original commit date: Thu Mar 29 11:35:53 2018 -0700
[TeamCity]  Daily Update_FSP/RC
Thu Mar 29 11:35:53 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: db980fba4349b4f80532f2a62c61aab1ef889ee0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Mar 30 14:12:40 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: aa2e734473298ea5cb2311770861e55e4b0d61c4
Original commit date: Wed Mar 28 11:35:13 2018 -0700
[TeamCity]  Daily Update_FSP/RC
Wed Mar 28 11:35:13 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: f579d441a20f04adf97a36a9f4bb082d2f707e1c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Mar 30 14:12:39 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 5372c75c891c37def9c6afbcae9f2e95b5309888
Original commit date: Wed Mar 28 15:50:01 2018 +0800
Change-Id: I49848902651f0f891afee6ca14a024d574e6f6ba
[CFL-S 8+2][Power ON][LPC]Delay observed for > 8 minutes while DUT Booting into OS
Resolution: GPIO setting not correct because name error
Impacted Platform: CFL-S82

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.c

================================================================================ 
Commit: 4dc68b44d6a40a14e658f57aea1c227fbb271ef8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Mar 30 14:12:38 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 0c5a2463a3e774bdba70d1436393a5bea7adb14b
Original commit date: Wed Mar 28 14:07:45 2018 +0800
Change-Id: Ib71eca30f30eee8970b33be9464a5a44e6c8ea7c
[1504761530] [CFL] The reference code info of ME version is incorrect in SMBios type unknow in CFL.
Resolution: Update ME string content.
Impacted None

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Include/SiFvi.h

================================================================================ 
Commit: 52e711b835e4e2451c6d13333e80a05b56558ea3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Mar 30 14:12:37 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: e79ce85e9aa6b9b269f377348cd80337c9438bf1
Original commit date: Wed Mar 28 18:19:39 2018 +0800
Change-Id: I0baf9167f1352dab8494b9a07cd464cca91c477a
CannonLakePlatSamplePkg: Implement CNL/CFL RC136 review feedback
Update the year of copyright

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/FspWrapperPlatformSecLib.c

================================================================================ 
Commit: d77e69beeab62bc58a2187be5d5d84e2a17fb6fd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Fri Mar 30 14:12:12 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: ec8b2288739b345b0c7b1ac4a22829b79bfe1c75
Original commit date: Tue Mar 27 08:41:56 2018 +0300
Change-Id: I5de106f412ad4a9cfccbec1ffb266b641c00417a
CannonLakeSiliconPkg: [CNL][MRC] Error Counter status is being overwritten by second subchannel within MrcGetBERMarginCh.
Request:
Error Counter status per-subchannel, the first value is being overwritten by the second subchannel call.
Need to dum the return values
Change:
make summary of Error counters for both SubCh 0 + 1.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 0e35707120c47c7b2a250782698d4692a840e2d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 29 15:44:21 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 1d1ffb43859a40e94aa60eb693439e3dfb92546f
Original commit date: Tue Mar 27 18:32:25 2018 -0700
[TeamCity] Auto-Commit FSP
Tue Mar 27 18:32:25 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspBinPkg/Fsp.fd

================================================================================ 
Commit: c327c135fef850f104b32ed36d59ca880485b611 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 29 15:44:20 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: e3fb5cbe83f0e8ff835c8e5079990a26b888394b
Original commit date: Tue Mar 27 18:22:42 2018 -0700
[TeamCity] Weekly Update BIOS ID
Increment BIOS Major Version and reset Minor Version to 0
Tue Mar 27 18:22:42 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: ba74c04e1713ddc236bbb2d2f2338683796939db 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 29 15:43:28 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: b0d305f1114e1c5078f168bc32b154d417e1db2d
Original commit date: Tue Mar 27 16:49:31 2018 -0700
Change-Id: I3dbd51b7cf33d0198e0ab0bfab40b61a6d86f82f
[WHL-U42][PO][TBT] [AR RTD3 ] : Autowake from Sx is seen with or without device connected to TBT
Autowake issue is resolved by configuring GPPC_D11_SLOT1_WAKE_N as
platform reset instead of deep reset in Bios.  Updating GPIO POR value
to resolve this issue.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCnlUDdr4.h

================================================================================ 
Commit: b6300458791a900ce7c8f51574bc2cd645adf4c5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 29 15:43:27 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 35e1b23ebad2eed0f29b0398d85f174ae2961341
Original commit date: Wed Mar 21 15:39:54 2018 -0700
Change-Id: Id02fa1945d88cace3d9d59215e26e16c55be2005
[CFL/CNL] Request policy/ UPD for Periodic Noise Mitigation - Dynamic Periodicity Alteration (DPA) tuning
Add policies for Pre Wake, Ramp Up and Ramp Down for DPA tuning.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
CannonLakeFspPkg/Upd/FspsUpd.dsc
CannonLakePlatSamplePkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspCpuPolicyInitLib.c
CannonLakePlatSamplePkg/Include/SetupVariable.h
CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
CannonLakePlatSamplePkg/Setup/CpuSetup.hfr
CannonLakePlatSamplePkg/Setup/CpuSetup.uni
CannonLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtVrConfig.h
CannonLakeSiliconPkg/Cpu/Include/CpuPowerMgmt.h
CannonLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicy.c
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/CpuInitPreResetCpl.c

================================================================================ 
Commit: b20324645d646b375d2146571cf0bc8a3b34631d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 29 15:43:26 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 64c8fbf7cff9868c2a1354d6d755f4d7d2527d51
Original commit date: Tue Mar 27 14:54:52 2018 +0800
Change-Id: I0ad4c2d2710d8f71adffb0225af3e03a6b56754a
Klocwork issues for Platform based on Daily_135_00_149
Fixed below klockwork issues caused by 239aab6d1e3e5d9ce1d62ee284cf84afe852301f:
217484: 'SupportedModes' might be used uninitialized in this function.
215462: Pointer 'SysInfo' returned from call to function 'AllocateZeroPool' at line 204 may be NULL and may be dereferenced at line 211.
215467: Pointer 'mBackUpFileSystemHandle' returned from call to function 'SearchBackupFileSystem' at line 727 may be NULL and will be dereferenced at line 730.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Features/CapsuleUpdate/SystemFirmwareUpdate/SeamlessRecoverySupport.c
CannonLakePlatSamplePkg/Features/Sata/AtaDeviceDriverPei/AhciMode.c

================================================================================ 
Commit: 6577805c6fd6d2e87b6d97d216af5c0458239d98 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 29 15:43:25 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 43fb1071c2acec6fe164817709d345ea12214b5c
Original commit date: Wed Mar 14 17:40:59 2018 -0700
Change-Id: Ib7ff5d9bf50bbfcdc6366159b9f9c099b8ac93be
[PCH] Update HSIO ChipsetInit Version 5 for CNP-LP D1

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Pch/ChipsetInit/Binaries/CnlPchLpChipsetInitTable_Dx.bin
CannonLakeSiliconPkg/Pch/ChipsetInit/Binaries/CnlPchLpChipsetInitTable_Dx_Edbc.bin
CannonLakeSiliconPkg/Pch/Include/Private/CnlPchLpHsioDx.h
CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/CnlPchLpHsioDx.c

================================================================================ 
Commit: 448d65f6480b77fe33d6b60f0af048a8f9b329db 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 29 15:43:24 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 874412329cbf22539167a6f3594de13ddc8dcac4
Original commit date: Fri Mar 23 13:00:47 2018 +0800
Change-Id: Ied637641c8d6e28a1b3a2b79e0085348697dc93f
CannonLakeFspPkg: Fix FSP release-with-symbol build failure
BuildFv.cmd should always switch to new line in
CannonLakeFspPkgExtConfig.dsc to prevent unexpected lines
from causing failure.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/BuildFv.cmd
CannonLakeFspPkg/CannonLakeFspPkgExtConfig.dsc

================================================================================ 
Commit: bd869d22d5830966727038d148bfb2d02ab86e8a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 29 15:43:23 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: da930e00c252b19c65c0084f28d7f33d96b89550
Original commit date: Tue Mar 27 10:23:38 2018 +0800
Change-Id: If47fc9dc76585fdddeb6a2765c00d7284775fdb9
Request to add new Mailbox command for PECI interface fails to resume properly when exiting Pkg-C10.
Resolved the lack of PeciSxReset and PeciC10Reset missed in FSP policy update.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiCpuPolicyUpdatePreMem.c

================================================================================ 
Commit: 20ff524428ee53416e89a0717c45f7411455408f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 29 15:43:22 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 779e0a0755c16b0f834cb67782d46937630d5c8d
Original commit date: Mon Mar 26 21:05:22 2018 -0700
Change-Id: I003d02146c296d101f00e7c15f70d91973c4d139
[CFL] Add UPD update for VrPowerDeliveryDesign policy in PeiFspCpuPolicyInitLib.c
UPD needs to be updated in PeiFspCpuPolicyInitLib.c to match the config block.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspCpuPolicyInitLib.c

================================================================================ 
Commit: fd43e7cb934f3584e6ebfb193edda7542f9bc3ba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 29 15:43:21 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: d171cc33b0d099c7802643127b7b359424b6d324
Original commit date: Tue Mar 27 11:36:53 2018 -0700
[TeamCity]  Daily Update_FSP/RC
Tue Mar 27 11:36:53 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 7aac40f3d7e80cb9ee8218f21351c9ae2d645491 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 29 15:43:20 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 8582fdc483ebb0fc197ba1a8fcebdfc85c210ac0
Original commit date: Mon Mar 26 10:36:01 2018 +0800
Change-Id: I3f98d21a2ea70bb68903667ceb59fc7e91ca7084
ClientCommonPkg, ClientSiliconPkg: bump up revision and update doxygen
ClientCommonPkg revision to BP1410RP09 and ClientSiliconPkg revision
to 0.2.0.C, also update doxygen for package revisions.

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/ClientCommonPkg.dec
ClientSiliconPkg/ClientSiliconPkg.dec

================================================================================ 
Commit: aa20f90a31fd3d907c9eb48e2fc34d100f061dcd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 29 15:43:19 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: bacf3d842f66da94f41df32afd0863dc7992ed0d
Original commit date: Mon Mar 26 19:21:43 2018 -0700
[TeamCity] Auto-Commit FSP
Mon Mar 26 19:21:43 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspBinPkg/Fsp.fd

================================================================================ 
Commit: 159c3b3664f14d684e27d2e960207626b04893aa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 29 15:43:19 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 97c1a14e8c52805e55da4d6cb2a53beb898dbe9c
Original commit date: Mon Mar 26 15:49:04 2018 -0700
[TeamCity] Auto-Commit FSP
Mon Mar 26 15:49:04 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspBinPkg/Fsp.fd

================================================================================ 
Commit: f537683c910e4cfa20a81e1b6fe6b63c3a8d539c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 29 15:43:18 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 85f6f1844de5d3799a5db15295fbea98323badb2
Original commit date: Mon Mar 26 15:31:45 2018 -0700
[TeamCity] Weekly Update BIOS ID
Increment BIOS Major Version and reset Minor Version to 0
Mon Mar 26 15:31:45 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: b7fe0c80746a9f985f2665fe1b0be143766c7180 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 29 15:43:17 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 9b6be7e982bda09bf93ad034f80325955fc17e39
Original commit date: Thu Mar 22 11:28:39 2018 -0700
Change-Id: If37dc303000ec25626aa689ca7ffc8b4744ac42d
CFL/CNL: Some VR config block defaults missing in LoadCpuPowerMgmtVrConfigDefault()
Add missing default VR config block initialization.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c

================================================================================ 
Commit: 807eea9bf54dfc5c4978f9dcca7d627dd9b1b2f6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 29 15:43:16 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 3e774fee2379280aaacb0478cb0223580e1b9af7
Original commit date: Mon Mar 26 13:21:59 2018 -0700
Change-Id: I7c1217bc3c4ab6a271cb2ed55a65f6830d8be67a
CannonLakeSiliconPkg: [CNL] Klocwork issues for MRC based on Daily_132_00_123
Change: Minor Klocwork issue fix.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/MemoryInit.c
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ddda788a0a7a8d53ef6b6cbf75854c6eb98e66a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 29 15:43:15 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 26f44d9cc724e7b42e8b93b6d3793f49200b4790
Original commit date: Thu Mar 22 13:37:24 2018 +0800
Change-Id: I4a96144165652e6919643be02b0e94ca57d06db9
[CNL_Y_LP4x] [TR-TBT] Wake on LAN and Wake with USB KB/mouse connect behind TBT dock is not working with TBT type-C ports
PCIe slot1 wake pin connect to GPIO_CNL_LP_GPP_D11 which is Teir 2 GPIO so it depends on GPIO_TIER2_SCI_EN to enable wake capability.
The solution is to enable GPIO_TIER2_SCI_EN at Sx callback.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c
CannonLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.h
CannonLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.inf
CannonLakePlatSamplePkg/Platform/SmmPlatform/Smm/SmmPlatform.c
CannonLakePlatSamplePkg/Platform/SmmPlatform/Smm/SmmPlatform.inf
CannonLakePlatSamplePkg/PlatformPkg.dec

================================================================================ 
Commit: bea87b52436442061cc507382e377ef2796a474e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 29 15:43:14 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 628ba624c883ddc3dd1dac2d81213313538874a0
Original commit date: Mon Mar 26 17:49:21 2018 +0800
Change-Id: Id2e429c7d7f1a8772338aadcac57f3d140185311
TBT BIOS: DTbtSxExitFlow issue
Set write cycle before read TBT device that make sure PCH line up is ready

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Features/Tbt/Library/Private/PeiDTbtInitLib/PeiDTbtInitLib.c

================================================================================ 
Commit: 26d2c85ddf8e7cfade322f60f0f15f9d12cb3c51 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 29 15:43:13 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 2b8e3d5721d33cfc134b2a85cb681d1407d84dde
Original commit date: Mon Mar 26 11:11:17 2018 +0800
Change-Id: I87d873436479e03ddd1391eff87b8aadb26b326a
[PCH] Fix BIOS reference code is without SATA device ID 0x282A definition for PCH-H Mobile Sku
it might cause legacy RST Option ROM didn't be invoked at customer CFL-H platfrom.
This change adds 0x282A support for PCH-H.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Pch/Include/Register/PchRegsSata.h

================================================================================ 
Commit: 131c5e06db3566dae729116005bef310fc15aa15 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 29 15:43:12 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 413d292e6172c36c7298269d2f85dcc42337a4cd
Original commit date: Mon Mar 26 19:02:24 2018 +0530
Change-Id: Ib75838493ae51c35036623381159c5bbeea75f78
BSOD is observed while booting to OS with TBT settings and Jfp_CRF Module connected.
This issue root caused to a regression issue of "SHA-1: 0ed332345cb60c3baafbf0768deae4a0f70da6cd"

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c

================================================================================ 
Commit: a0e45de964e212abfde184db4871651ff05ef2fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 29 15:43:12 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: a19fd22e1a989d4ada65aca2eb9aae4c64c8394f
Original commit date: Mon Mar 26 11:37:23 2018 -0700
[TeamCity]  Daily Update_FSP/RC
Mon Mar 26 11:37:23 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 3a74b66d44ba2746382f2bda35f9e8e751534ebb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 29 15:43:11 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: aa8c22c6b538c459a2e981a28a69fa342f53679e
Original commit date: Fri Mar 23 15:21:47 2018 -0700
Change-Id: Ide6594cb917ef5b2d625154a321ed1168f25b5e7
[CNL-Y BIOS]{Lp4X}: CAT Error is observed in S5  Cycling with TBT device connected through TR C1 card

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitLib.c
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardPchInitPreMemLib.c
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCnlUDdr4.h
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCnlUDdr4PreMem.h

================================================================================ 
Commit: efd5ab4474bd5b9ce53227971832e2026f05af87 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 29 15:43:10 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 8a68f14a948e53488afb22dc17592208484eea39
Original commit date: Mon Mar 19 18:37:29 2018 +0800
Change-Id: I7370d82f4193870a45eab7bc5453d2d14551535d
Build failure when setting PcdSmmVariableEnable to FALSE
CannonLakePlatSamplePkg\
1. Fix build error when setting PcdSmmVariableEnable to FALSE
2. Change OnEndOfDxe TPL from TPL_NOTIFY to TPL_CALLBACK in VariableDxe.c. It makes other end of DXE function can use SetVariable.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Override/DoxygenRpOverride.h
CannonLakePlatSamplePkg/Override/MdeModulePkg/Universal/Variable/RuntimeDxe/VariableDxe.c
CannonLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 92ff2cee54b1ca84d19933fd207c8658c674e939 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 29 15:43:09 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 00be5e02480d75ce902ca5464396815c1dd074bc
Original commit date: Sun Mar 25 12:08:47 2018 -0700
[TeamCity] Weekly Update FSP/RC
Increment FSP Revision Number and reset FSP Build Number to 1
Sun Mar 25 12:08:47 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 138c645a4e0c91842dd4e6bbadbb2914b4e6eeab 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 29 15:43:08 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: edf3e415cd0cfdf84d9916a808fad7d7658600fd
Original commit date: Sun Mar 25 11:36:05 2018 -0700
[TeamCity]  Daily Update_FSP/RC
Sun Mar 25 11:36:05 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 59b3dd44f792180a0776e39f2f2973c638f10e61 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 29 15:43:08 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 0c358c66c18b2b5693a38c4ac1b16e1206a3544e
Original commit date: Sat Mar 24 11:37:58 2018 -0700
[TeamCity]  Daily Update_FSP/RC
Sat Mar 24 11:37:58 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 84d1c1223c8feacfe9392570aa4287c23e0183d2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 29 15:43:07 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 74fa87e6825e91c3d4c41c2fbd9686afc635f7e4
Original commit date: Thu Mar 22 10:22:36 2018 -0700
Change-Id: I256fed207a8187539b46c887b756550317deabd9
CannonLakeSiliconPkg: [2202597607][CFL][MRC] Add support for new CPU Device ID to MRC MiniBIOS
CFL MRC MiniBIOS should add support for CFL-S 8+2 new CPU Device ID "0x3E30".
Without this support, MRC will not recognize the CPU Device ID and Assert during MiniBIOS initialization.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/MEMORY/MrcOemPlatform.h
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: bfc4a082c9451a5b6c1991497d559d0a0aa0fe9c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 29 15:43:06 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 0d0a23cf60ca842bb61da7e99115080fbdfbb43b
Original commit date: Mon Feb 26 15:17:00 2018 -0800
Change-Id: Ia902aaf87b4b824851d9ecfeed346e42e3a4d9da
[CNL] Enable cln.bat to use Git to do a better clean

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/cln.bat

================================================================================ 
Commit: ffc741c8a1823b267bac342c9789806a941c0494 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 29 15:43:05 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: da8cc1b89053ce34d71b270e2333c5b13eda1f6b
Original commit date: Fri Mar 23 11:40:54 2018 -0700
[TeamCity]  Daily Update_FSP/RC
Fri Mar 23 11:40:54 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 2b447cf4d2b0d94b60153e349c21a45d66f12582 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 29 15:43:04 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 3f2dd56498e12968f365db6c4ef9f3be4001e2bd
Original commit date: Thu Mar 22 11:35:22 2018 -0700
[TeamCity]  Daily Update_FSP/RC
Thu Mar 22 11:35:22 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: f137a2c7462da3122e90063f17eeaad5f8fb42de 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 29 15:42:45 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: f8afd9367f57862ee8783bbc9afb7a17c8ece6a2
Original commit date: Wed Mar 21 12:29:56 2018 +0530
Change-Id: If2dbc18f85a860f9f96e603f219cc54d7ab3bf4b
[BIOS] [PCIe] CPU PEG10 required for PEG11 to stay in L0


-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Board/Library/PeiBoardConfigLib/PeiBoardConfigLib.c
CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaPcieInitLib/LowLevel/SklPegPrivateLowLevel.c

================================================================================ 
Commit: 612d11efd11024aaaf5ec418cf77d4d350cf8770 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 29 15:42:44 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 908c3203ea9bf051a5a6af4097ed88b62a9010f2
Original commit date: Wed Mar 21 23:04:36 2018 -0700
[TeamCity] Auto-Commit FSP
Wed Mar 21 23:04:36 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspBinPkg/Fsp.fd

================================================================================ 
Commit: 09b786939e361a19eff1b629e79ba959aa9f3dfd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 29 15:42:44 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: ab12519dd0002e897826cd51fc9c96b38c5f0a06
Original commit date: Thu Mar 22 11:21:51 2018 +0800
Change-Id: Iba16ae8c73ef3b63e07c002cd0558b1661b9bb31
Title:[1504760442][CNL] Klocwork issues for CPU based on Daily_132_00_123
Resolution: Add error handling to resolve pointer mCpuNvsAreaConfig.Area and GenerationString would be NULL issue
Impacted Platform: CannonLake and CoffeeLake


-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Setup/CpuSetup.c
CannonLakeSiliconPkg/Cpu/Include/Private/Library/CpuInitLib.h
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c

================================================================================ 
Commit: 1136bbcf8aa809d523eba0f6426b7b77c1400c5b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 29 15:42:07 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: f6f0990d30812df418b3d54a5630f50786a1785d
Original commit date: Wed Mar 14 13:14:39 2018 -0700
Change-Id: I356ff4be38d34e29460fbf36870fc37e34c59b2e
[CNL][Camera]Control logic Device HWID change.
Resubmitting code review that was reverted in V134, since issue is resolved with latest camera driver.
Change the Control logic device HWID from INT3472 to INT346F since CNL platform.


-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/MipiCamSensors.asl

================================================================================ 
Commit: 5541bda7b5e2e662444f80d0a8c4b57005ab2c33 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 29 15:42:07 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: b8339b0c55cafcdd59ff42ef4439a770f068e3f3
Original commit date: Thu Mar 15 18:59:30 2018 +0800
Change-Id: I40b90782a49582896651876152610eb5e382546b
[PCH] SysFw Capsule update feature enablement - add solution to fix "EDKII hang up at post code 000C"
1. Add previous commit a9f4d84371750e99dab57af187643aec3e33525b back.
2. In previous commit, ReportFvRecoveryPei includes a Non-null PCD Library instance in order to set PcdFspmBaseAddress dynamic PCD.
It means PCD.inf needs to be dispatched before ReportFvRecoveryPei (ReportFvRecoveryPei has a dependency of PCD related PPIs which are installed by PCD.inf PEIM)
For EDK build, PCD PEIM resides in FvRecovery2. On the other hand, FvRecovery2 is reported by ReportFvRecoveryPei. This causes a deadlock and therefore system hangs up.
The solution is to use BasePcdLibNull instance in ReportFvRecoveryPei for EDKII build since it does not need to set PcdFspmBaseAddress dynamic PCD.
3. Besides, add more condition check to determine if fault tolerance update is supported on the platform or not.
4. Fix issues of capsule build and recovery path after the flash map change.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/CapsuleUpdateConfig/BiosUpdate.inf
CannonLakePlatSamplePkg/CapsuleUpdateConfig/BiosUpdateConfig.ini
CannonLakePlatSamplePkg/CapsuleUpdateConfig/ClientBiosBgup.bin
CannonLakePlatSamplePkg/Features/CapsuleUpdate/BiosInfoRecovery/BiosInfo.c
CannonLakePlatSamplePkg/Features/CapsuleUpdate/BiosInfoRecovery/BiosInfoRecovery.inf
CannonLakePlatSamplePkg/Features/CapsuleUpdate/FaultTolerance.fdf
CannonLakePlatSamplePkg/Features/CapsuleUpdate/Include/Guid/SysFwUpdateProgress.h
CannonLakePlatSamplePkg/Features/CapsuleUpdate/Include/Library/EdkiiSystemCapsuleLib.h
CannonLakePlatSamplePkg/Features/CapsuleUpdate/Include/Protocol/SysFwUpdatePlatformProtocol.h
CannonLakePlatSamplePkg/Features/CapsuleUpdate/Library/EdkiiSystemCapsuleLib/EdkiiSystemCapsuleLib.c
CannonLakePlatSamplePkg/Features/CapsuleUpdate/Library/EdkiiSystemCapsuleLib/EdkiiSystemCapsuleLib.inf
CannonLakePlatSamplePkg/Features/CapsuleUpdate/Library/PlatformFlashAccessLib/PlatformFlashAccessLib.c
CannonLakePlatSamplePkg/Features/CapsuleUpdate/Library/PlatformFvAddressTsLib/PlatformFvAddressTsLib.c
CannonLakePlatSamplePkg/Features/CapsuleUpdate/Library/PlatformFvAddressTsLib/PlatformFvAddressTsLib.inf
CannonLakePlatSamplePkg/Features/CapsuleUpdate/SystemFirmwareDescriptor/SystemFirmwareDescriptorTemplate.aslc
CannonLakePlatSamplePkg/Features/CapsuleUpdate/SystemFirmwareUpdate/SeamlessRecoverySupport.c
CannonLakePlatSamplePkg/Features/CapsuleUpdate/SystemFirmwareUpdate/SystemFirmwareDxe.h
CannonLakePlatSamplePkg/Features/CapsuleUpdate/SystemFirmwareUpdate/SystemFirmwareReportDxe.c
CannonLakePlatSamplePkg/Features/CapsuleUpdate/SystemFirmwareUpdate/SystemFirmwareReportDxe.inf
CannonLakePlatSamplePkg/Features/CapsuleUpdate/SystemFirmwareUpdate/SystemFirmwareUpdateDxe.c
CannonLakePlatSamplePkg/Features/CapsuleUpdate/SystemFirmwareUpdate/SystemFirmwareUpdateDxe.h
CannonLakePlatSamplePkg/Features/CapsuleUpdate/SystemFirmwareUpdate/SystemFirmwareUpdateDxe.inf
CannonLakePlatSamplePkg/Features/CapsuleUpdate/SystemFirmwareUpdateConfig/SystemFirmwareUpdateConfig.ini
CannonLakePlatSamplePkg/Features/MultiFv/ReportFvRecoveryPei/ReportFvRecoveryPei.c
CannonLakePlatSamplePkg/Features/MultiFv/ReportFvRecoveryPei/ReportFvRecoveryPei.inf
CannonLakePlatSamplePkg/Features/Sata/AtaDeviceDriverPei/AhciMode.c
CannonLakePlatSamplePkg/Features/Sata/AtaDeviceDriverPei/AhciMode.h
CannonLakePlatSamplePkg/Features/Sata/AtaDeviceDriverPei/AtaBlockIoPei.c
CannonLakePlatSamplePkg/Features/Sata/AtaDeviceDriverPei/AtaBlockIoPei.h
CannonLakePlatSamplePkg/Features/Sata/AtaDeviceDriverPei/AtaDeviceDriverPei.inf
CannonLakePlatSamplePkg/Features/Sata/AtaDeviceDriverPei/AtaHostDriver.c
CannonLakePlatSamplePkg/Features/Sata/AtaDeviceDriverPei/AtaHostDriver.h
CannonLakePlatSamplePkg/Features/Sata/AtaDeviceDriverPei/AtaMain.c
CannonLakePlatSamplePkg/Features/Sata/AtaDeviceDriverPei/AtaPassThruExecute.c
CannonLakePlatSamplePkg/Features/Sata/AtaDeviceDriverPei/AtaPassThruPei.c
CannonLakePlatSamplePkg/Features/Sata/AtaDeviceDriverPei/AtaPassThruPei.h
CannonLakePlatSamplePkg/Features/Sata/AtaDeviceDriverPei/IdeMode.h
CannonLakePlatSamplePkg/FlashMap/SIZE_100_FSP_WRAPPER.fdf
CannonLakePlatSamplePkg/FspBinFvsBaseAddress.dsc
CannonLakePlatSamplePkg/FspWrapper/FspWrapperExtractGuidedPeim/FspWrapperExtractGuidedPeim.c
CannonLakePlatSamplePkg/FspWrapper/FspWrapperExtractGuidedPeim/FspWrapperExtractGuidedPeim.inf
CannonLakePlatSamplePkg/FspWrapper/Library/BaseFspWrapperPlatformLib/BaseFspWrapperPlatformLib.inf
CannonLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/FspWrapperPlatformSecLib.c
CannonLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/Ia32/SecEntry.asm
CannonLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/Ia32/SecEntry.nasm
CannonLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecFspWrapperPlatformSecLib.inf
CannonLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecRamInitData.c
CannonLakePlatSamplePkg/Include/Library/PlatformFvAddressLib.h
CannonLakePlatSamplePkg/Include/Ppi/AtaHostControllerPpi.h
CannonLakePlatSamplePkg/Include/Ppi/AtaPassThruPpi.h
CannonLakePlatSamplePkg/Library/DxePlatformBootManagerLib/Capsules.c
CannonLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.c
CannonLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.inf
CannonLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLibCnl.c
CannonLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLibCnl.inf
CannonLakePlatSamplePkg/Library/PeiPlatformRecoveryLib/PeiPlatformRecoveryLib.c
CannonLakePlatSamplePkg/Library/PeiPlatformRecoveryLib/PeiPlatformRecoveryLib.inf
CannonLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiCpuPolicyBoardConfigPreMem.c
CannonLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLib.inf
CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
CannonLakePlatSamplePkg/Library/PlatformFvAddressLib/PlatformFvAddressLib.c
CannonLakePlatSamplePkg/Library/PlatformFvAddressLib/PlatformFvAddressLib.inf
CannonLakePlatSamplePkg/Override/DoxygenRpOverride.h
CannonLakePlatSamplePkg/Override/FatPkg/FatPei/FatLiteAccess.c
CannonLakePlatSamplePkg/Override/FatPkg/FatPei/FatLiteApi.c
CannonLakePlatSamplePkg/Override/FatPkg/FatPei/FatLiteApi.h
CannonLakePlatSamplePkg/Override/FatPkg/FatPei/FatLiteFmt.h
CannonLakePlatSamplePkg/Override/FatPkg/FatPei/FatLiteLib.c
CannonLakePlatSamplePkg/Override/FatPkg/FatPei/FatLitePeim.h
CannonLakePlatSamplePkg/Override/FatPkg/FatPei/FatPei.inf
CannonLakePlatSamplePkg/Override/FatPkg/FatPei/FatPei.uni
CannonLakePlatSamplePkg/Override/FatPkg/FatPei/FatPeiExtra.uni
CannonLakePlatSamplePkg/Override/FatPkg/FatPei/Part.c
CannonLakePlatSamplePkg/Override/IntelFsp2WrapperPkg/FspmWrapperPeim/FspmWrapperPeim.inf
CannonLakePlatSamplePkg/Override/IntelFsp2WrapperPkg/Library/BaseFspWrapperApiLib/BaseFspWrapperApiLib.inf
CannonLakePlatSamplePkg/Override/IntelFsp2WrapperPkg/Library/BaseFspWrapperApiLib/FspWrapperApiLib.c
CannonLakePlatSamplePkg/Override/IntelFsp2WrapperPkg/Library/BaseFspWrapperApiLib/IA32/DispatchExecute.c
CannonLakePlatSamplePkg/Override/IntelFsp2WrapperPkg/Library/BaseFspWrapperApiLib/X64/DispatchExecute.c
CannonLakePlatSamplePkg/Override/IntelFsp2WrapperPkg/Library/BaseFspWrapperApiLib/X64/Thunk64To32.nasm
CannonLakePlatSamplePkg/Platform/BiosInfoChecker/BiosInfoChecker.c
CannonLakePlatSamplePkg/Platform/BiosInfoChecker/BiosInfoChecker.inf
CannonLakePlatSamplePkg/Platform/PlatformInfo/Dxe/PlatformInfoDxe.c
CannonLakePlatSamplePkg/Platform/PlatformInfo/Dxe/PlatformInfoDxe.inf
CannonLakePlatSamplePkg/Platform/SmmPlatform/Smm/SmmPlatform.c
CannonLakePlatSamplePkg/Platform/SpiFvbService/Dxe/SpiFvbServiceDxe.c
CannonLakePlatSamplePkg/Platform/SpiFvbService/SpiFvbServiceDxe.inf
CannonLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInit.c
CannonLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInit.inf
CannonLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPreMem.c
CannonLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPreMem.inf
CannonLakePlatSamplePkg/PlatformPkg.dec
CannonLakePlatSamplePkg/PlatformPkg.dsc
CannonLakePlatSamplePkg/PlatformPkg.fdf
CannonLakePlatSamplePkg/PreBuild.sh
CannonLakePlatSamplePkg/Tools/CapsuleUpdate/CapsuleRecoveryGen/FitBpmGen.bat
CannonLakePlatSamplePkg/Tools/CapsuleUpdate/CapsuleRecoveryGen/FvBinaryRebase.py
CannonLakePlatSamplePkg/Tools/CapsuleUpdate/CapsuleRecoveryGen/ProcessFvRebase.py
CannonLakePlatSamplePkg/Tools/CapsuleUpdate/CapsuleRecoveryGen/SplitFv.py
CannonLakePlatSamplePkg/postbuild.bat
CannonLakeSiliconPkg/Pch/Include/Register/PchRegsSpi.h

================================================================================ 
Commit: 180237086bd4e87c00929bc674a292d0a4b480cc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 29 15:42:05 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 3e0180dc11603d0a8e3ca63692e3c24badb3a348
Original commit date: Wed Mar 21 20:44:03 2018 -0700
[TeamCity] Weekly Update BIOS ID
Increment BIOS Major Version and reset Minor Version to 0
Wed Mar 21 20:44:03 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: 5fdb7f666f8896e3d877c86d66ae1a0dfd644948 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 29 15:42:04 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: ee4874cc0113ec59c5a7ab1b0c9f9133aa971879
Original commit date: Mon Feb 19 17:46:50 2018 +0100
Change-Id: Id19d3b4779d8849497f95782a9f870fabea9afae
Generate SystemFirmwareDescriptor.aslc
Instead of patching SystemFirmwareDescriptor.aslc with the
correct BIOS version we generate the entire file from the
SystemFirmwareDescriptorTemplate.aslc. This is done so that
SystemFirmwareDescriptor.aslc doesn't show up as modified
after each build.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Features/CapsuleUpdate/SystemFirmwareDescriptor/SystemFirmwareDescriptorTemplate.aslc
CannonLakePlatSamplePkg/PreBuild.sh
CannonLakePlatSamplePkg/Tools/CapsuleUpdate/PatchFwVerInFmpImgDesc.py
CannonLakePlatSamplePkg/prebuild.bat

================================================================================ 
Commit: f71823c8e0cb1fd612d47184db9d6556288c142c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 29 15:42:04 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: e9e051c7437a32b25703c0866bb12c2cc8b717a4
Original commit date: Thu Feb 22 11:04:51 2018 +0800
Change-Id: I6696de7c1c8e45fdb8397f97d4df0ceb6f5f7e66
TBT BIOS: DTbtSxExitFlow issue
1)RP Sec/Sub set to 0xf0.
2)Config Write to bus 0xf0 to any reg (usually 0)/ Before this change BIOS writes to PCIe2TBT and this is also OK.
3)Config read from bus 0x0f.


-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Features/Tbt/Library/Private/PeiDTbtInitLib/PeiDTbtInitLib.c

================================================================================ 
Commit: 8b7cc449ba5233a46b703c1ad195a15a77732a3c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 29 15:41:41 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 0faf5dcd1b6452f9a2d21798c115adb9a2a905cf
Original commit date: Tue Mar 20 17:26:26 2018 +0200
Change-Id: Ic8f83c0450b38e88a00ef33ca0adda5125e8b865
CannonLakeSiliconPkg: [CNL][MRC] SeekCacheLocation is not aware of 64-bit registers.
Request:
When a 64-b\which will then fill the entry marking it as a 64-bit register and fill the first 32 bits of data in this entry.
The caller SetRegisterCachedData64() will call SetCache32 again for the second 32 bits of data.
This time Seek will return register cache full. The last entry will still be valid.
Change:
Add RegSize to SeekCacheLocation for test enought space when work with 64 bit.
Other change, when try to set/get 64 bit n Cache array, first 32 will be kept with RegSize = true and second 32bit with RegSize=FALSE.


-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcRegisterCache.c

================================================================================ 
Commit: f18e86c6e54b2f965b82865b0d3c58d9807e5487 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 29 15:34:16 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 91da3a386b910f956312272f353aadae4f5a8fab
Original commit date: Tue Mar 20 15:18:40 2018 +0800
Change-Id: I1aff8228ecefc300f2727af95072a67382406597
Debug BIOS generates errors with Secure Boot disabled
Resending review since this was reverted for CNL v134 label
Rearrange drivers order in platformPkg.fdf
1. Make sure load PeiTbtInit.inf before BoardConfigInit.inf
2. Make sure load BoardConfigInit.inf before PlatformInit.inf
3. Move PeiTbtInit.inf & BoardConfigInit.inf from FV2 to FV3

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Board/BoardInit/Pei/BoardConfigInit.c
CannonLakePlatSamplePkg/Board/BoardInit/Pei/BoardConfigInit.inf
CannonLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInit.inf
CannonLakePlatSamplePkg/PlatformPkg.dec
CannonLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: c053202ee7fc3e3b5a004d2a4b0c1ced52eefa90 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 29 15:34:13 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: cfe32ab985027199ee9d64b3846a54fd11dbcd79
Original commit date: Fri Mar 16 15:24:04 2018 +0100
Change-Id: I8cc5e6035da570f6e977515246912c0ab5d53025
[PCH] Update PMC "Enable Clock Wake to SA" register initialed flow to align with silicon design

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PmcPrivateLibCnl.c

================================================================================ 
Commit: f40b6c1f5eeebea7ac02a9cedf7454a15698f833 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 29 15:34:11 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: edd88eff78c1242e409d4e855e8ae871bb55339c
Original commit date: Wed Mar 21 16:34:17 2018 -0700
Change-Id: I428fad507f6c1352af3264ac04e509dcb10247d0
[CNL][FSP]VMX detecting code behavior in case of SkipMpinit
VMX enable code should be skipped when SkipMpinit is set, however VmxCheckResetRequired still executed regardless of SkipMpInit causing extra cold reboot.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.c

================================================================================ 
Commit: 8808b964721ea2cff5f228a762105d802c745780 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 29 15:34:09 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 97e37c4f4365c95505d814d765d14a403de0a8cf
Original commit date: Fri Mar 16 09:18:59 2018 +0100
Change-Id: I5627ff6e1ba469f03584f67504ca89ef1a33df59
[PCH] Fix GPIO error log in PCH RC ITSS lib
PCH ITSS lib when printing error messages related to GPIO doesn't use new API (e.g. GpioName()) to provide meaningful messages to users.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Pch/Library/Private/PeiItssLib/ItssLib.c

================================================================================ 
Commit: 7ba697b5aeefab93b181d46d159e3ea7a34a93a5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 29 15:34:07 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: c8a078acf33e9cc6d0a9e55866059cc711e69460
Original commit date: Wed Mar 21 20:15:35 2018 +0530
Change-Id: If1253320d3d3dda22df5e98bc1d38f4b9473dcea
Integrate latest available CNL GOP V1017

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspBinPkg/SampleCode/Vbt/Vbt.bin
CannonLakeSiliconPkg/SampleCode/IntelGraphicsVbt/Vbt.bin
CannonLakeSiliconPkg/SystemAgent/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
CannonLakeSiliconPkg/SystemAgent/IntelGraphicsPeim/Binaries/IntelGraphicsPeimCnlDebug.efi

================================================================================ 
Commit: b4e61e22ccdc7147ef3210166af67b8f27c5e5ec 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Thu Mar 29 15:34:04 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 09d10e2bc3536290abcbb2db87a191ab57d77e02
Original commit date: Tue Mar 20 11:40:07 2018 -0700
Change-Id: I872544af756d30774de3190ffa8f2e9e01003b07
SelfTest - Component Name offset 5h are not programmed in BIOS Guard and FSP Binary reference codes
Component Name offset was set to '0', which referenced NULL. Updated to '1', referencing first string in structure.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/FspWrapper/FspWrapperPeim/FspWrapperPeim.c
CannonLakeSiliconPkg/Cpu/Library/Private/PeiBiosGuardLib/BiosGuardInit.c

================================================================================ 
Commit: 0968d3f8f7c01715ca6928e9951e79fc6e31ac34 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 26 23:24:11 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 061a60bf0e4cffc3e3bd102388d88ac29fed1176
Original commit date: Thu Mar 22 18:12:09 2018 +0800
Change-Id: Ibcc182f495740622b57a66f7508e1c74d064de03
[CFL-S BIOS]{CNPH}[Regression}:SUT is Not booting with V134 Release BIOS
Resolution: Revert "CannonLakeSiliconPkg: KC reports possible debug print in MRC code"
            This reverts commit 25f18944ea3a7bbb872793ef51b79e3d39c2eb8a.
Impacted Platform: CFL S platform.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 6038776570c52d8f9e78a69424a5c050765c1037 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 26 23:24:10 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 0223b3b6b43c3f1861a36632a22feeb7fad72b59
Original commit date: Thu Mar 22 19:16:11 2018 +0800
Revert "[TeamCity] Auto-Commit FSP"
This reverts commit a76a675cb43d91f1189326402ce2db49066932ad.
Thu Mar 22 19:16:11 2018 +0800

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspBinPkg/Fsp.bsf
CannonLakeFspBinPkg/Fsp.fd

================================================================================ 
Commit: 1864186035a2f4eecaad448ec5ef489f35337ebe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 26 23:24:10 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: a76a675cb43d91f1189326402ce2db49066932ad
Original commit date: Thu Mar 22 04:07:09 2018 -0700
[TeamCity] Auto-Commit FSP
Thu Mar 22 04:07:09 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspBinPkg/Fsp.bsf
CannonLakeFspBinPkg/Fsp.fd

================================================================================ 
Commit: 322312a6eb2a1e911ca45a59604f83070d765b92 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 26 23:24:09 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 535e73823210cb0e8f248927a586c8154c16cf65
Original commit date: Wed Mar 21 17:27:12 2018 -0700
[TeamCity] Auto-Commit FSP
Wed Mar 21 17:27:12 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspBinPkg/Fsp.fd

================================================================================ 
Commit: 491af8d638f2c6e0e2f48fcb1cce3358c7abfdfd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 26 23:24:09 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: f7c4757a4d62e3d1156d4865eb95d10be41ba972
Original commit date: Tue Mar 20 15:57:30 2018 -0700
Change-Id: Ibd362812b85f9b5f8e9124accd11af700d0e4a63

Description: Bug in CannonLakeSiliconPkg SmbiosType4.c.
Solution: Updating CFL H/S and CNL H Socket types along with comments for all sockets.
Platform Affected: CFL

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Setup/CpuSetup.c
CannonLakeSiliconPkg/Cpu/Library/Private/PeiSmbiosCpuLib/SmbiosType4.c

================================================================================ 
Commit: d5c32fe3106522cfd3f44639cd858f0fdbd3af07 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 26 23:24:08 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 4407866026b89c1586af7c26697977dfb0365cd9
Original commit date: Wed Mar 21 10:27:45 2018 -0700
Change-Id: I6555772260dd0835bb062593d9aa59d99dbe01ce
CannonLakeSiliconPkg: [CNL] Klocwork issues for MRC based on Daily_132_00_123
Change: Fixed Klcwork issue of MemConfigNoCrc and updated default value of MemTestOnWarmBoot in MEMORY_CONFIG_NO_CRC.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/PeiSaPolicyLib.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/MemoryInit.c
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3326ce5a06e93b3bcfabf03b0bebf4e5708450c1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 26 23:24:08 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 5a8b6e6c72a1f7f3e46bddf008c24556498097a0
Original commit date: Wed Mar 21 16:30:19 2018 -0700
Change-Id: I8770f01500c3f997177be5f7dca9b7fd570560bc
Revert "Debug BIOS generates errors with Secure"
This reverts commit 6eccd22e57fa3abf01a7184f09a4e749dcedd3ef.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Board/BoardInit/Pei/BoardConfigInit.c
CannonLakePlatSamplePkg/Board/BoardInit/Pei/BoardConfigInit.inf
CannonLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInit.inf
CannonLakePlatSamplePkg/PlatformPkg.dec
CannonLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 63f9aa15eec4208ca46cd58184d6789e3d8aebb4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 26 23:23:41 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 2bfeef907e993617893f146c09eec43b87433011
Original commit date: Wed Mar 21 15:20:32 2018 -0700
Change-Id: Ic8115ddc6486b8416ede67b45ecbe72439d9bd51
[CNL-Y BIOS]{LP4}[Regression]:SUT Not booting with V133 Release BIOS
Fix issue with FSP wrapper flash map, and also unify size of Ucode region.


-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/FlashMap/SIZE_100_FSP_WRAPPER.fdf
CannonLakePlatSamplePkg/FlashMap/SIZE_100_UEFI_BOOT.fdf

================================================================================ 
Commit: 0c3ccabf5a57099673a23cc7421d5c39460d32f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 26 23:23:41 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 7724f2c4d7c671e94ce719b6ae56370761c9ba83
Original commit date: Wed Mar 21 16:52:14 2018 -0700
[TeamCity] Weekly Update BIOS ID
Increment BIOS Major Version and reset Minor Version to 0
Wed Mar 21 16:52:14 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: f3d98b88469dbbbffd59cb8d7f536af0cbaf5a25 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 26 23:23:40 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: b7e9b16e8416827cc16ea3edc2b30c79205f19b8
Original commit date: Wed Mar 21 08:25:12 2018 -0700
Change-Id: I3a09caa76a6fda98c2ee5dcd0a5e227188c1acdb
CNL Y LPDDR4 [Regression] : camera is not enumerating and not working in OS
Revert "[CNL][Camera]Control logic Device HWID change."
This reverts commit 7d13ec48424b0a305651928b5596ef96e9742f1d.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/MipiCamSensors.asl

================================================================================ 
Commit: e9b884f4b7284bc7967f9a79da258f53cb60945d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 26 23:23:40 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 4e78d2192af0c5a4ca36f58c0e4af71e11625034
Original commit date: Wed Mar 21 11:33:18 2018 -0700
[TeamCity]  Daily Update_FSP/RC
Wed Mar 21 11:33:18 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: ff359daafee69df53c2b89beb7eae55ee146bd74 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 26 23:23:39 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: ab7097f1fb5f583e0359a7d3de540db1b2f2556f
Original commit date: Wed Mar 21 10:59:26 2018 +0800
Change-Id: Ie5a5501ca221dd8a6032ddee7852f5fedcb011c3
revert HddPassword driver override to early non-IOMMU version

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Override/BpCommonPkg/Universal/HddPassword/Dxe/HddPasswordDxe.c
ClientCommonPkg/Override/BpCommonPkg/Universal/HddPassword/Dxe/HddPasswordDxe.h

================================================================================ 
Commit: 0e37128ef918d5049851ef1b306534c16faaabcd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 26 23:23:39 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 5d054641dab23580fb00ba4c7592b5d9d9ad2932
Original commit date: Tue Mar 20 23:19:07 2018 +0800
Change-Id: Ida7ee89f0e269204ddb0435af5ae5b12402f8a43
[1504573058] FSP UPD generation tool enhancement to support Natural Alignment. Phase 3.
1. Fix GenCfgOpt natural alignment support phase 2 change causing ICL boot
failure issue.
2. Remove hardcoding offsets from UPD dsc files.

-------------------------------------------------------------------------------- 
[Changed Files]
ClientSiliconPkg/Override/IntelFsp2Pkg/Tools/GenCfgOpt.py

================================================================================ 
Commit: 08a2718206e06b6e3e4a2b27e22164d7d0a51aa9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 26 23:23:38 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 25f18944ea3a7bbb872793ef51b79e3d39c2eb8a
Original commit date: Wed Mar 14 13:32:54 2018 -0700
Change-Id: I0ff0c8f6309b95a346cfdeeb3610f9de1c5b8467
CannonLakeSiliconPkg: KC reports possible debug print in MRC code
Change: Pinting warning message of zero eye margin and also considered the eye size zero to initialize the Best1DEye, BestByte and BestRank values.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h
CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: 21caf7514dad4cdc7eed571c6d1474b617c5bf5d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 26 23:23:38 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 6eccd22e57fa3abf01a7184f09a4e749dcedd3ef
Original commit date: Tue Mar 20 15:18:40 2018 +0800
Change-Id: I1b0c21216b903cac324ba87976afd95011e4b92f
Debug BIOS generates errors with Secure
Boot disabled
Rearrange drivers order in platformPkg.fdf
1. Make sure load PeiTbtInit.inf before BoardConfigInit.inf
2. Make sure load BoardConfigInit.inf before PlatformInit.inf
3. Move PeiTbtInit.inf & BoardConfigInit.inf from FV2 to FV3

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Board/BoardInit/Pei/BoardConfigInit.c
CannonLakePlatSamplePkg/Board/BoardInit/Pei/BoardConfigInit.inf
CannonLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInit.inf
CannonLakePlatSamplePkg/PlatformPkg.dec
CannonLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 89635d4e0fdab44ac4f156b432c98f57e8bb46a8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 26 23:23:05 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: cf1ed25bd45bd25b7eb00c081324cc1ad40a8754
Original commit date: Sun Mar 18 20:56:48 2018 +0200
Change-Id: Ib77c42357fbe9fee09e9e890bd3a7f30da7a1a6f
CannonLakeSiliconPkg: [CNL][MRC] Remove LPDDR3 and DDR3 references from the code - Phase VI
Request:
Clear DDR3/LPDDR3 code from CannonLake
Change:
Move Enable ParkMode to memory init.
add SPEC check in

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Cannonlake/MrcCommonTypes.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/Coffeelake/MrcCommonTypes.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/Library/PeiDxeSmmMemAddrEncodeLib/MemAddrEncodeLib.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModesUpServer.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdrCommon.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcMemoryApi.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommandTraining.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcOemPlatform.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcOemPlatform.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c

================================================================================ 
Commit: 01baefab00e1eb7e964d694e6302c8b3ae321755 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 26 23:23:04 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 2cd0ca7c3bed6a0cc739631ae21c4636b28bd0a0
Original commit date: Thu Mar 15 17:13:51 2018 +0800
Change-Id: I7de34b1c1d66ff9dc6bf9307b7f9ead9e8b4cd02
CannonLakePlatSamplePkg : BaseTracehubPostcodeLib is not using the GetDebugInterface
Based on SHA-ID:26faa9249c745559e524d3147f8f60d199a7b4ad to add back GetDebugInterface

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Library/BaseTraceHubPostCodeLib/BaseTraceHubPostCodeLib.c
CannonLakePlatSamplePkg/Library/BaseTraceHubPostCodeLib/BaseTraceHubPostCodeLib.inf

================================================================================ 
Commit: 78106538b2e9dafe98401b32c28129e1d57e58d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 26 23:23:04 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 03a7054af40e18574af8d275fe1ddc748a3f79a2
Original commit date: Sat Mar 3 16:25:58 2018 +0800
Change-Id: I2391d6f65a30df7409c5c1482da430d57ab8fd49

Description: CpuSetup.hfr cond() logic cleanup.
Solution: Fixed to meet VFR Cond() logic.
Platform Affected: CNL/CFL

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiCpuPolicyDebugLib.c
CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdatePreMem.c
CannonLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: f9a386d402862bfcb124e6493146c7244f0a3b64 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 26 23:23:03 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: ca5c81545d1d5fba5314e9bed445d9f7ba40228f
Original commit date: Fri Mar 16 16:34:50 2018 -0700
Change-Id: If25ce8e76ecb81a4aff0dd3175df9493cdac3416

Description: Allocate CPU NVS memory in different location on S3 resume so it is ignored in OS as a workaround.
Solution: Actual NVS memory was being re-intialized in S3 resume in PEI causing SGX driver not to load in OS. The solution fixes the issue.
Platform Affected: CNL/CFL

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerMgmtInitPeim.c

================================================================================ 
Commit: d9385be06551b8e69b15dd1aab59acd5ea3a9fb3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 26 23:23:03 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 5f77dd2de043acdc2e463747ee37e4493a6ab794
Original commit date: Tue Mar 20 11:37:34 2018 -0700
[TeamCity]  Daily Update_FSP/RC
Tue Mar 20 11:37:34 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 3e3ee4d9f7fdc398d3db56744b77e86cb68be4bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 26 23:23:03 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 47cee13f8f48adb020ffbab888c21d85cdd7e933
Original commit date: Tue Mar 20 11:22:00 2018 -0700
[TeamCity] Auto-Commit FSP
Tue Mar 20 11:22:00 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspBinPkg/Fsp.bsf
CannonLakeFspBinPkg/Fsp.fd

================================================================================ 
Commit: 50b65134e27e8671df745356ee7c98e80e9fa76f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 26 23:23:02 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 3e80bf93322128c0be84ffe76077cee307627789
Original commit date: Tue Mar 20 11:12:11 2018 -0700
[TeamCity] Weekly Update BIOS ID
Increment BIOS Major Version and reset Minor Version to 0
Tue Mar 20 11:12:11 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: beb2a42de1e9aa05a1ddd3626e5920c351ae2700 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 26 23:22:27 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: dffcd620c18942173bccafa0daa229bd2629da71
Original commit date: Mon Mar 19 23:05:16 2018 -0700
Change-Id: Iad35f89074fb510f9572d95bc7234fac747b80e6
Revert "BIOS should perform global reset instead of a cold one after HSIO Sync"
This reverts commit ce0d0a1d4a5f2d483a0b747f035b2908cd9b119f, due to:
  CFL-H CNPH/CNL Y [Regression]: SUT restarts from PC9b15 contineously after CMOS Clear by Coin cell battery

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/Me/Library/PeiMeLib/HeciMsgPeiLib.c

================================================================================ 
Commit: 51f20ba501b6314e5b25688d98dd8724ecca7de1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 26 23:20:35 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: c66e907c40a22f8ef788c98f029a6f51364b60bc
Original commit date: Fri Mar 16 15:37:46 2018 -0700
Change-Id: I51e7a33ec99afe925fe7f1fa9ec746112718b18a
FSP Debug build fails with VS2013 compiler
Resolution: Move 1 block from FvRecovery2 to FvCnv.
Impacted Platform: CNL/CFL


-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/FlashMap/SIZE_100_FSP_WRAPPER.fdf
CannonLakePlatSamplePkg/FlashMap/SIZE_100_UEFI_BOOT.fdf
CannonLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 4a1b79e01c91c9634941a44ce37f840b91868a10 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 26 23:20:35 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: f12fe6f5934090a1f4972bfbd633d9a5344acbf7
Original commit date: Mon Mar 19 11:34:26 2018 -0700
[TeamCity]  Daily Update_FSP/RC
Mon Mar 19 11:34:26 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 2562ddbe3c0ebc7828b623804debea3a91b90b3e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 26 23:20:35 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: d8116391d332e7d4ff2c61365b80c2fd8e21a541
Original commit date: Sun Mar 18 12:06:21 2018 -0700
[TeamCity] Weekly Update FSP/RC
Increment FSP Revision Number and reset FSP Build Number to 1
Sun Mar 18 12:06:21 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: c75b53fc3a47e187ed0e571b434713faec38e812 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 26 23:20:34 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: ec872492009a1ad7a55593293f0dc75e08eea09d
Original commit date: Sun Mar 18 11:34:04 2018 -0700
[TeamCity]  Daily Update_FSP/RC
Sun Mar 18 11:34:04 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 681805aa9a3e2c73556a75dbeeb864d09789c262 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 26 23:20:34 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 11e38fb4713d5cd9c9909f790d885eedc999ca8e
Original commit date: Sat Mar 17 11:37:58 2018 -0700
[TeamCity]  Daily Update_FSP/RC
Sat Mar 17 11:37:58 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 5056dfa86884df17e3e78ec04a069eb5613c2a06 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 26 23:19:19 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 9e0d14e9fe632a2d837d14d94c960958d7779404
Original commit date: Fri Mar 16 11:33:39 2018 -0700
Change-Id: I5fce969a9f6bc760b341c57135d12f2ed53368d6
[CNL]Supports TR TBT and RTD3 on PEG slot
Missing port configuration and GPIO change (possibly) to enable TBT support on CNL PEG slot. The change requires to support TR TBT feature and RTD3 as well.
Expecting no further change required except for port configuration (for detection and _DSD/RS4), and GPIO change (for detection and RTD3).

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCnlHLpDdr4.h

================================================================================ 
Commit: c9f92cddc5dab20ba3f72765748d7e135866f032 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 26 23:19:18 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 318a7843225c3e9d452ca3e9f14a397d9c6e3227
Original commit date: Fri Mar 16 11:36:17 2018 -0700
[TeamCity]  Daily Update_FSP/RC
Fri Mar 16 11:36:17 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: f7f072e94d74a44556473e96498d8707649179b1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 26 23:19:18 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: c912f2c42abd035bf00671a6ba07772098a9c2ca
Original commit date: Fri Mar 16 17:02:35 2018 +0800
Change-Id: I6e04a85d32c4406128c9a7af1f6bafeb6d26f9ae
Title: Remove the IntelFrameworkModulePkg and IntelFrameworkPkg usage from CNL and later projects
Resolution: Override 8254Timer
Impacted Platform: ICL

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Override/PcAtChipsetPkg/8254TimerDxe/8254Timer.inf
ClientCommonPkg/Override/PcAtChipsetPkg/8254TimerDxe/Timer.c
ClientCommonPkg/Override/PcAtChipsetPkg/8254TimerDxe/Timer.h
ClientCommonPkg/Override/PcAtChipsetPkg/8254TimerDxe/Timer.uni
ClientCommonPkg/Override/PcAtChipsetPkg/8254TimerDxe/TimerExtra.uni

================================================================================ 
Commit: 359c4653730ff30d4a45b2bd7e890f5ba3f448c5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 26 23:19:18 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 4d80b2cc72bcb453965ad9ee23ab222f0b618f73
Original commit date: Thu Mar 15 11:50:30 2018 -0700
Change-Id: I86faf4ce9853ad4092d8b68cc2a51ddb3966038f
Revert "[TeamCity]  Daily Update_FSP/RC"
This reverts commit 9cfefcd0cacee8443ef2fc32428a8b7f8f9e2231.
Daily build to increment FSP version ran twice

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 5022ce4fd8e62db58ca9d2a595af07cefe8fbc49 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 26 23:19:17 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: cff44c2274dfa7c17c9452be90e143294a4944a8
Original commit date: Thu Mar 15 15:06:18 2018 -0700
Change-Id: I007d07ffe6f14d95a360a74b87db9d10c2b5d136
Integrate CNL D0 Patch 0x20
Update CNL D0 with Patch 0x20

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 0d318e8dd39f2808cdf49897ec5ff48eda56606e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 26 23:19:17 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: b8a691a98cad23d4fffd564fbccb5d13c0ab2777
Original commit date: Thu Mar 15 10:37:31 2018 -0700
Change-Id: I48ee4b3a646358d0e0f1f89564afe638d80cfbc2
CannonLakeSiliconPkg: [CNL][MRC] Klocwork issues for MRC based on Daily_129_00_130
Change programming of Rank_Occupancy field to use MrcLeftShift64 MrcCall to have equivalent operand sizes for bitwise operation.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: f0d6c9c613ffeea448b04989b0af38038b8c17b4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 26 23:19:16 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 9cfefcd0cacee8443ef2fc32428a8b7f8f9e2231
Original commit date: Thu Mar 15 11:41:22 2018 -0700
[TeamCity]  Daily Update_FSP/RC
Thu Mar 15 11:41:22 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: f238a521c61f3890d7ec2f286732ecb1790e7912 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 26 23:19:16 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: c7fb528d32baa8c5002ea5ba612f5384f9f00a91
Original commit date: Thu Mar 15 11:36:41 2018 -0700
[TeamCity]  Daily Update_FSP/RC
Thu Mar 15 11:36:41 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: a957667b7883b773abb9ad22d3bfd81dc2b7e8fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 26 23:19:15 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 94d60350bfcc18993efc20de78f613c4d8208d11
Original commit date: Thu Mar 15 14:38:19 2018 +0200
Change-Id: I6a60858930cdc6a0dba8d587c615fb6273d20030
[CNL][MRC] warm reset after S3 will be treated as a failing fastboot
Issue: warm reset after S3 in release BIOS will issue a cold-flow in
MRC, due to mistaking it to be a failing fastboot.
Change: set the "MEM_TEST_DONE" bit in SSKPD on S3/warm even in a case
where there is no memtest (release bios).

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0f8da0f1b87c3742eb3e1c6a8fc587878b5ae6fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 26 23:19:15 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 7ee66ac51e39e6f94bcbd808494976fec2bc4d12
Original commit date: Thu Mar 15 16:30:49 2018 +0800
Change-Id: I98e14e44cbdff4ee0ced12e961043136874fdb3d
CannonLakePlatSamplePkg: [CNL/CFL] Fix Setup Variable backward compatible issue
Update SA_SETUP for backward compatibility.
Also update year number in copyright some files.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspSaPolicyInitLib.c
CannonLakePlatSamplePkg/Include/SetupVariable.h
CannonLakePlatSamplePkg/PlatformInit/PcdInitDxe/PcdInitDxe.c
CannonLakePlatSamplePkg/PlatformInit/PcdInitDxe/PcdInitDxe.inf
CannonLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 93f1747fcdfd142659cff044bb5bcc6af93baaf9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 26 23:19:14 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 5791db7eafbdd916c03cdd3963b92655ff77f97a
Original commit date: Thu Mar 15 02:26:03 2018 -0700
[TeamCity] Auto-Commit FSP
Thu Mar 15 02:26:03 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspBinPkg/Fsp.fd

================================================================================ 
Commit: 054bd0b0c8397a52867782590d6ba86d8f04a65c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 26 23:19:14 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 9af4daaf0ffec5a2dba54eea4a68bf0e816c13fb
Original commit date: Thu Mar 15 16:36:27 2018 +0800
Change-Id: Ifc052cf923e5f91914976d33b1743952b2905293
[PCH] Revert solution for "SysFw Capsule update feature enablement (3rd stage)" avoding EDK BIOS boot fail
Impacted Platform: All EDK BIOS.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/CapsuleUpdateConfig/BiosUpdate.inf
CannonLakePlatSamplePkg/CapsuleUpdateConfig/BiosUpdateConfig.ini
CannonLakePlatSamplePkg/CapsuleUpdateConfig/ClientBiosBgup.bin
CannonLakePlatSamplePkg/Features/CapsuleUpdate/BiosInfoRecovery/BiosInfo.c
CannonLakePlatSamplePkg/Features/CapsuleUpdate/BiosInfoRecovery/BiosInfoRecovery.inf
CannonLakePlatSamplePkg/Features/CapsuleUpdate/FaultTolerance.fdf
CannonLakePlatSamplePkg/Features/CapsuleUpdate/Include/Guid/SysFwUpdateProgress.h
CannonLakePlatSamplePkg/Features/CapsuleUpdate/Include/Library/EdkiiSystemCapsuleLib.h
CannonLakePlatSamplePkg/Features/CapsuleUpdate/Library/EdkiiSystemCapsuleLib/EdkiiSystemCapsuleLib.c
CannonLakePlatSamplePkg/Features/CapsuleUpdate/Library/EdkiiSystemCapsuleLib/EdkiiSystemCapsuleLib.inf
CannonLakePlatSamplePkg/Features/CapsuleUpdate/Library/PlatformFlashAccessLib/PlatformFlashAccessLib.c
CannonLakePlatSamplePkg/Features/CapsuleUpdate/Library/PlatformFvAddressTsLib/PlatformFvAddressTsLib.c
CannonLakePlatSamplePkg/Features/CapsuleUpdate/Library/PlatformFvAddressTsLib/PlatformFvAddressTsLib.inf
CannonLakePlatSamplePkg/Features/CapsuleUpdate/SystemFirmwareDescriptor/SystemFirmwareDescriptor.aslc
CannonLakePlatSamplePkg/Features/CapsuleUpdate/SystemFirmwareUpdate/SeamlessRecoverySupport.c
CannonLakePlatSamplePkg/Features/CapsuleUpdate/SystemFirmwareUpdate/SystemFirmwareDxe.h
CannonLakePlatSamplePkg/Features/CapsuleUpdate/SystemFirmwareUpdate/SystemFirmwareReportDxe.c
CannonLakePlatSamplePkg/Features/CapsuleUpdate/SystemFirmwareUpdate/SystemFirmwareReportDxe.inf
CannonLakePlatSamplePkg/Features/CapsuleUpdate/SystemFirmwareUpdate/SystemFirmwareUpdateDxe.c
CannonLakePlatSamplePkg/Features/CapsuleUpdate/SystemFirmwareUpdate/SystemFirmwareUpdateDxe.h
CannonLakePlatSamplePkg/Features/CapsuleUpdate/SystemFirmwareUpdate/SystemFirmwareUpdateDxe.inf
CannonLakePlatSamplePkg/Features/CapsuleUpdate/SystemFirmwareUpdateConfig/SystemFirmwareUpdateConfig.ini
CannonLakePlatSamplePkg/Features/MultiFv/ReportFvRecoveryPei/ReportFvRecoveryPei.c
CannonLakePlatSamplePkg/Features/MultiFv/ReportFvRecoveryPei/ReportFvRecoveryPei.inf
CannonLakePlatSamplePkg/Features/Sata/AtaDeviceDriverPei/AhciMode.c
CannonLakePlatSamplePkg/Features/Sata/AtaDeviceDriverPei/AhciMode.h
CannonLakePlatSamplePkg/Features/Sata/AtaDeviceDriverPei/AtaBlockIoPei.c
CannonLakePlatSamplePkg/Features/Sata/AtaDeviceDriverPei/AtaBlockIoPei.h
CannonLakePlatSamplePkg/Features/Sata/AtaDeviceDriverPei/AtaDeviceDriverPei.inf
CannonLakePlatSamplePkg/Features/Sata/AtaDeviceDriverPei/AtaHostDriver.c
CannonLakePlatSamplePkg/Features/Sata/AtaDeviceDriverPei/AtaHostDriver.h
CannonLakePlatSamplePkg/Features/Sata/AtaDeviceDriverPei/AtaMain.c
CannonLakePlatSamplePkg/Features/Sata/AtaDeviceDriverPei/AtaPassThruExecute.c
CannonLakePlatSamplePkg/Features/Sata/AtaDeviceDriverPei/AtaPassThruPei.c
CannonLakePlatSamplePkg/Features/Sata/AtaDeviceDriverPei/AtaPassThruPei.h
CannonLakePlatSamplePkg/Features/Sata/AtaDeviceDriverPei/IdeMode.h
CannonLakePlatSamplePkg/FspBinFvsBaseAddress.dsc
CannonLakePlatSamplePkg/FspWrapper/FspWrapperExtractGuidedPeim/FspWrapperExtractGuidedPeim.c
CannonLakePlatSamplePkg/FspWrapper/FspWrapperExtractGuidedPeim/FspWrapperExtractGuidedPeim.inf
CannonLakePlatSamplePkg/FspWrapper/FspWrapperReportFv/FspWrapperReportFv.c
CannonLakePlatSamplePkg/FspWrapper/FspWrapperReportFv/FspWrapperReportFv.inf
CannonLakePlatSamplePkg/FspWrapper/Library/BaseFspWrapperPlatformLib/BaseFspWrapperPlatformLib.inf
CannonLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/FspWrapperPlatformSecLib.c
CannonLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/Ia32/SecEntry.asm
CannonLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/Ia32/SecEntry.nasm
CannonLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecFspWrapperPlatformSecLib.inf
CannonLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecRamInitData.c
CannonLakePlatSamplePkg/Include/Ppi/AtaHostControllerPpi.h
CannonLakePlatSamplePkg/Include/Ppi/AtaPassThruPpi.h
CannonLakePlatSamplePkg/Include/Protocol/SysFwUpdatePlatformProtocol.h
CannonLakePlatSamplePkg/Library/DxePlatformBootManagerLib/Capsules.c
CannonLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.c
CannonLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.inf
CannonLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLibCnl.c
CannonLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLibCnl.inf
CannonLakePlatSamplePkg/Library/PeiPlatformRecoveryLib/PeiPlatformRecoveryLib.c
CannonLakePlatSamplePkg/Library/PeiPlatformRecoveryLib/PeiPlatformRecoveryLib.inf
CannonLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiCpuPolicyBoardConfigPreMem.c
CannonLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLib.inf
CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
CannonLakePlatSamplePkg/Library/PlatformFvAddressLib/PlatformFvAddressLib.c
CannonLakePlatSamplePkg/Override/DoxygenRpOverride.h
CannonLakePlatSamplePkg/Override/FatPkg/FatPei/FatLiteAccess.c
CannonLakePlatSamplePkg/Override/FatPkg/FatPei/FatLiteApi.c
CannonLakePlatSamplePkg/Override/FatPkg/FatPei/FatLiteApi.h
CannonLakePlatSamplePkg/Override/FatPkg/FatPei/FatLiteFmt.h
CannonLakePlatSamplePkg/Override/FatPkg/FatPei/FatLiteLib.c
CannonLakePlatSamplePkg/Override/FatPkg/FatPei/FatLitePeim.h
CannonLakePlatSamplePkg/Override/FatPkg/FatPei/FatPei.inf
CannonLakePlatSamplePkg/Override/FatPkg/FatPei/FatPei.uni
CannonLakePlatSamplePkg/Override/FatPkg/FatPei/FatPeiExtra.uni
CannonLakePlatSamplePkg/Override/FatPkg/FatPei/Part.c
CannonLakePlatSamplePkg/Override/IntelFsp2WrapperPkg/FspmWrapperPeim/FspmWrapperPeim.inf
CannonLakePlatSamplePkg/Override/IntelFsp2WrapperPkg/Library/BaseFspWrapperApiLib/BaseFspWrapperApiLib.inf
CannonLakePlatSamplePkg/Override/IntelFsp2WrapperPkg/Library/BaseFspWrapperApiLib/FspWrapperApiLib.c
CannonLakePlatSamplePkg/Override/IntelFsp2WrapperPkg/Library/BaseFspWrapperApiLib/IA32/DispatchExecute.c
CannonLakePlatSamplePkg/Override/IntelFsp2WrapperPkg/Library/BaseFspWrapperApiLib/X64/DispatchExecute.c
CannonLakePlatSamplePkg/Override/IntelFsp2WrapperPkg/Library/BaseFspWrapperApiLib/X64/Thunk64To32.nasm
CannonLakePlatSamplePkg/Platform/BiosInfoChecker/BiosInfoChecker.c
CannonLakePlatSamplePkg/Platform/BiosInfoChecker/BiosInfoChecker.inf
CannonLakePlatSamplePkg/Platform/PlatformInfo/Dxe/PlatformInfoDxe.c
CannonLakePlatSamplePkg/Platform/PlatformInfo/Dxe/PlatformInfoDxe.inf
CannonLakePlatSamplePkg/Platform/SmmPlatform/Smm/SmmPlatform.c
CannonLakePlatSamplePkg/Platform/SpiFvbService/Dxe/SpiFvbServiceDxe.c
CannonLakePlatSamplePkg/Platform/SpiFvbService/SpiFvbServiceDxe.inf
CannonLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInit.c
CannonLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInit.inf
CannonLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPreMem.c
CannonLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPreMem.inf
CannonLakePlatSamplePkg/PlatformPkg.dec
CannonLakePlatSamplePkg/PlatformPkg.dsc
CannonLakePlatSamplePkg/PlatformPkg.fdf
CannonLakePlatSamplePkg/PreBuild.sh
CannonLakePlatSamplePkg/Tools/CapsuleUpdate/CapsuleRecoveryGen/FitBpmGen.bat
CannonLakePlatSamplePkg/Tools/CapsuleUpdate/CapsuleRecoveryGen/FvBinaryRebase.py
CannonLakePlatSamplePkg/Tools/CapsuleUpdate/CapsuleRecoveryGen/ProcessFvRebase.py
CannonLakePlatSamplePkg/Tools/CapsuleUpdate/CapsuleRecoveryGen/SplitFv.py
CannonLakePlatSamplePkg/postbuild.bat
CannonLakeSiliconPkg/Pch/Include/Register/PchRegsSpi.h

================================================================================ 
Commit: 1cff0e97cba4a07993064b6649d22fd29e5387a1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 26 23:19:13 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 3d310c23da4e54298d0a9338119ba7baa354d7b8
Original commit date: Thu Mar 15 16:28:15 2018 +0800
Change-Id: I13dcb7cdf69de0bbb5a901eabf49756683b22a70
[PCH] Revert solution for "PHY SUS Restore Delivery through CSME" avoding SUT with CNL PCH debug assert

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
CannonLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPchPolicyUpdatePreMem.c
CannonLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPolicyUpdatePreMemLib.inf
CannonLakeFspPkg/Upd/FspmUpd.dsc
CannonLakeFspPkg/Upd/FspsUpd.dsc
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitPreMemLib.c
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitPreMemLib.inf
CannonLakePlatSamplePkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspPchPolicyInitLib.c
CannonLakePlatSamplePkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspPolicyInitLib.inf
CannonLakePlatSamplePkg/Include/SetupVariable.h
CannonLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiPchPolicyDebugPreMemLib.c
CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c
CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
CannonLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInit.c
CannonLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInit.inf
CannonLakePlatSamplePkg/PlatformPkg.dec
CannonLakePlatSamplePkg/PlatformPkg.fdf
CannonLakePlatSamplePkg/Setup/Main.vfr
CannonLakePlatSamplePkg/Setup/PchSetup.c
CannonLakePlatSamplePkg/Setup/PchSetup.hfr
CannonLakePlatSamplePkg/Setup/PchSetup.uni
CannonLakePlatSamplePkg/Setup/PlatformSetup.uni
CannonLakeSiliconPkg/Library/Private/PeiDxeUsbInitLib/XhciInit.c
CannonLakeSiliconPkg/Me/Include/BupMsgs.h
CannonLakeSiliconPkg/Me/Include/CoreBiosMsg.h
CannonLakeSiliconPkg/Me/Include/Library/PeiMeLib.h
CannonLakeSiliconPkg/Me/Include/MeBiosPayloadData.h
CannonLakeSiliconPkg/Me/Library/PeiMeLib/HeciMsgPeiLib.c
CannonLakeSiliconPkg/Me/Library/Private/PeiMeInitLib/MbpData.c
CannonLakeSiliconPkg/Pch/Include/ChipsetInfoHob.h
CannonLakeSiliconPkg/Pch/Include/ConfigBlock/HsioConfig.h
CannonLakeSiliconPkg/Pch/Include/Private/Library/PeiHsioLib.h
CannonLakeSiliconPkg/Pch/Include/Private/Library/PmcPrivateLib.h
CannonLakeSiliconPkg/Pch/Include/Private/PchHsio.h
CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPreMemPrintPolicy.c
CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLibCnl.inf
CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPreMemPolicyLib.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiHsioLib/PeiHsioLibCnl.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiHsioLib/PeiHsioLibCnl.inf
CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHsio.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHsioPreMem.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInit.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInitPei.h
CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInitPreMem.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchUsb.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PeiPchInitLibFspCnl.inf
CannonLakeSiliconPkg/SiInit/Pei/SiInit.c
CannonLakeSiliconPkg/SiPkg.dec
CannonLakeSiliconPkg/SiPkgBuildOption.dsc

================================================================================ 
Commit: 5ad61bcb5f904599514cfe7fff8c2d27c65bbadc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 26 23:19:12 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: bde6b7468fb77aecc4ccd6695ba0fe44307dcd45
Original commit date: Fri Mar 9 10:12:27 2018 +0800
Change-Id: I2316f68ebef0e766ce85f1dda4322d8f6cf5ace2
CNP BIOS: Patch for CNL in INTEL REPO to build with mater after new OpalPassword solution
Resolution: Patch for CNL in INTEL REPO to build with mater after new OpalPassword solution
Impacted Platform: CNL and CFL All SKUs

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/PlatformPkg.dsc
CannonLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: b75e2be18bed9c8de54cbef2be7c4cee9bce0a5a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 26 23:19:12 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 5be94332f19acd4a774add3dd37543beb4eaf1cd
Original commit date: Wed Mar 7 11:26:44 2018 +0800
BpCommonPkg WifiConnectionManagerDxe: Remove auto connection right after scan finished
* To reduce the time between first scan and connect, previous patch added a trigger to
  connect saved network right after scan finished if this network is newly found in scan
  result. But this patch enrolled some disorder logic on connection manager time machine,
  and some other new bugs in connection. So remove this feature to avoid more risks in
  current phase.
* Remove Eap password in NV region after this network is deleted.

-------------------------------------------------------------------------------- 
[Changed Files]
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrImpl.c
BpCommonPkg/Universal/WifiConnectionManagerDxe/WifiConnectionMgrMisc.c

================================================================================ 
Commit: 836bc2cfeb46ddde22ab1bfe243206a90d10edba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 26 23:19:11 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 4f0d6f394faf4b3f7f84037e855a7803e9424491
Original commit date: Wed Mar 14 16:30:13 2018 -0700
[TeamCity] Auto-Commit FSP
Wed Mar 14 16:30:13 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspBinPkg/Fsp.fd

================================================================================ 
Commit: 3680f8a26d90a2f5aca3175abfd2ba7d56ea76f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 26 23:19:11 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 0b1660cf6d06b5a0b49f3f9a8cec7b0897373631
Original commit date: Wed Mar 14 16:23:58 2018 -0700
[TeamCity] Auto-Commit NVS
Wed Mar 14 16:23:58 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
CannonLakePlatSamplePkg/Include/PlatformNvsAreaDef.h

================================================================================ 
Commit: 4fd03a35bcf91bab07a1d715ed4db360b4b2686b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 26 23:18:36 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 9d3fad07f148b33663e3a58c51fa99baf880f5d0
Original commit date: Wed Nov 15 15:05:31 2017 -0800
Change-Id: Ia4ed1ba039a446fa3e72bf2aacf2b2c2807bfd36
[PCH] Change for feature "PHY SUS Restore Delivery through CSME"

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
CannonLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPchPolicyUpdatePreMem.c
CannonLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPolicyUpdatePreMemLib.inf
CannonLakeFspPkg/Upd/FspmUpd.dsc
CannonLakeFspPkg/Upd/FspsUpd.dsc
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitPreMemLib.c
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/BoardInitPreMemLib.inf
CannonLakePlatSamplePkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspPchPolicyInitLib.c
CannonLakePlatSamplePkg/FspWrapper/Library/PeiFspPolicyInitLib/PeiFspPolicyInitLib.inf
CannonLakePlatSamplePkg/Include/SetupVariable.h
CannonLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiPchPolicyDebugPreMemLib.c
CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c
CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
CannonLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInit.c
CannonLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInit.inf
CannonLakePlatSamplePkg/PlatformPkg.dec
CannonLakePlatSamplePkg/PlatformPkg.fdf
CannonLakePlatSamplePkg/Setup/Main.vfr
CannonLakePlatSamplePkg/Setup/PchSetup.c
CannonLakePlatSamplePkg/Setup/PchSetup.hfr
CannonLakePlatSamplePkg/Setup/PchSetup.uni
CannonLakePlatSamplePkg/Setup/PlatformSetup.uni
CannonLakeSiliconPkg/Library/Private/PeiDxeUsbInitLib/XhciInit.c
CannonLakeSiliconPkg/Me/Include/BupMsgs.h
CannonLakeSiliconPkg/Me/Include/CoreBiosMsg.h
CannonLakeSiliconPkg/Me/Include/Library/PeiMeLib.h
CannonLakeSiliconPkg/Me/Include/MeBiosPayloadData.h
CannonLakeSiliconPkg/Me/Library/PeiMeLib/HeciMsgPeiLib.c
CannonLakeSiliconPkg/Me/Library/Private/PeiMeInitLib/MbpData.c
CannonLakeSiliconPkg/Pch/Include/ChipsetInfoHob.h
CannonLakeSiliconPkg/Pch/Include/ConfigBlock/HsioConfig.h
CannonLakeSiliconPkg/Pch/Include/Private/Library/PeiHsioLib.h
CannonLakeSiliconPkg/Pch/Include/Private/Library/PmcPrivateLib.h
CannonLakeSiliconPkg/Pch/Include/Private/PchHsio.h
CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPreMemPrintPolicy.c
CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PchPrintPolicy.c
CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c
CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLibCnl.inf
CannonLakeSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPreMemPolicyLib.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiHsioLib/PeiHsioLibCnl.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiHsioLib/PeiHsioLibCnl.inf
CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHsio.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHsioPreMem.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInit.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInitPei.h
CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInitPreMem.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchUsb.c
CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PeiPchInitLibFspCnl.inf
CannonLakeSiliconPkg/SiInit/Pei/SiInit.c
CannonLakeSiliconPkg/SiPkg.dec
CannonLakeSiliconPkg/SiPkgBuildOption.dsc

================================================================================ 
Commit: ef5940af3235e2b097e2a1530beb8ff2d4e88575 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 26 23:18:36 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 0cd0cf5375114d0720405262e7ebe1e9db1b1128
Original commit date: Wed Mar 14 15:52:34 2018 -0700
[TeamCity] Weekly Update BIOS ID
Increment BIOS Major Version and reset Minor Version to 0
Wed Mar 14 15:52:34 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Tools/GenBiosId/BiosId.env

================================================================================ 
Commit: a9f4d84371750e99dab57af187643aec3e33525b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 26 23:18:35 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 070136d013e05e6aa8d250770489a3e94dfbe001
Original commit date: Sun Feb 25 18:22:42 2018 +0800
Change-Id: I59af0df35b58cc7496fbff056a93285fbb74d5fc
[PCH] SysFw Capsule update feature enablement (3rd stage)
[Description] Support Capsule update with Fault tolerance and Seamless Recovery.
1. Separated BIOS to 3 regions: IBB1 (FvRecovery), IBB2 (FspMT, FvRecovery2, uCode, FvBinary, FspS and FvRecovery3) and OBB (Other FVs).
2. Modified update process as below:
   a. Before updating, keep Capsule image, current FvMain and new FvMain in external storage. (Currently only SATA hard drive is supported)
   b. Also keep the message digest (SHA-256) of Capsule image in NV variable for integrity check.
   c. Update BIOS with below order:
      c-1. Update a backup IBB1 (i.e., IBB1R) to TopSwap region
      c-2. Update a backup IBB2 (i.e., IBB2R) to OBB region (BIOS ROM offset FvRecovery3 - PcdFaultToleranceOffset)
      c-3. Set TopSwap bit and update IBB1
      c-4. Update IBB2, clear TopSwap bit
      c-5. Update OBB
   d. During the update, set SysFwUpdateProgress variable to record current update progress. So when it got interrupted, BIOS knows where to continue in the next power on.
3. Whenever the update process gets interrupted, the next boot process becomes:
   a. Use TopSwap bit to determine the FvBaseAddress to load IBB2 FVs (e.g., FspMT, FvRecovery2, etc.)
   b. BIOS detects SysFwUpdateProgress variable, set SysFwUpdateProgress GUID HOB and also set boot mode as BOOT_ON_FLASH_UPDATE to continue the update process.
   c. Dispatch recovery device modules (e.g., AtaDevice and FatPei) to load FvMain from external storage.
   e. Load FvMain and Capsule image from the external storage. Use SysFwUpdateProgress GUID HOB to determine which FvMain file (the old one or the new one) to be loaded.
   f. Compare the message digest (SHA-256) of loaded FvMain with the file gObbSha256HashFileGuid in FvRecovery to ensure the integrity.
   g. Compare the message digest (SHA-256) of loaded Capsule image with the one kept in NV variable to ensure the integrity.
   h. Install FvMain FV info PPI and create Capsule HOB so that system can boot to DXE and continue the update process.
4. Post-build process is modified to generate the message digest (SHA-256) of FvMain and replace the dummy binary in FvRecovery.
5. Capsule generating process is modified:
   a. Patch address/length information in SystemFirmwareUpdateConfig.ini according to flashmap and PcdFaultToleranceOffset.
   b. Generate IBB1R and IBB2R:
      b-1. FspMT and FvRecovery2 are XIP FVs, they need to be re-based (i.e., Original base address - PcdFaultToleranceOffset).
      b-2. IBB2R has different base address compare to IBB2, FIT table need to be generated. (FIT gen)
      b-3. IBB2R and IBB1R are modified, need to resign them to support BootGuard. (BPM gen)
   c. Generate ClientBios_Ft.rom which is composed of BIOS ROM + 1BB2R + 1BB1R.
   d. Patch address/length information in BGSL script. Generate BGUP binaries for Ibb1, Ibb2, Ibb1R, Ibb2R, Obb, accordingly to support BiosGuard update.
6. Brief description of new added modules:
   a. DummySha256Digest.bin - Used to check the integrity of FvMain (3-f)
   b. BiosInfoRecovery.inf - Used by FIT tool to generate the new FIT table with PcdFaultToleranceOffset. This module wont be dispatched.
   c. FaultTolerance.fdf - Define the FvBaseAddress/Offset when TopSwap bit is set.
   d. SysFwUpdateProgress.h - Define the GUID, variable name, file name used in Seamless Recovery process.
   e. PlatformFvAddressLib - Report FvBaseAddress within IBB2 according to TopSwap bit.
   f. AtaDeviceDriverPei/FatPei - Provide the capability to load files from external storage in PEI.
   g. Tools/CapsuleUpdate/CapsuleRecoveryGen - For FspMT/FvRecovery2 re-base, FIT re-gen, BPM re-sign.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/CapsuleUpdateConfig/BiosUpdate.inf
CannonLakePlatSamplePkg/CapsuleUpdateConfig/BiosUpdateConfig.ini
CannonLakePlatSamplePkg/CapsuleUpdateConfig/ClientBiosBgup.bin
CannonLakePlatSamplePkg/Features/CapsuleUpdate/BiosInfoRecovery/BiosInfo.c
CannonLakePlatSamplePkg/Features/CapsuleUpdate/BiosInfoRecovery/BiosInfoRecovery.inf
CannonLakePlatSamplePkg/Features/CapsuleUpdate/FaultTolerance.fdf
CannonLakePlatSamplePkg/Features/CapsuleUpdate/Include/Guid/SysFwUpdateProgress.h
CannonLakePlatSamplePkg/Features/CapsuleUpdate/Include/Library/EdkiiSystemCapsuleLib.h
CannonLakePlatSamplePkg/Features/CapsuleUpdate/Include/Protocol/SysFwUpdatePlatformProtocol.h
CannonLakePlatSamplePkg/Features/CapsuleUpdate/Library/EdkiiSystemCapsuleLib/EdkiiSystemCapsuleLib.c
CannonLakePlatSamplePkg/Features/CapsuleUpdate/Library/EdkiiSystemCapsuleLib/EdkiiSystemCapsuleLib.inf
CannonLakePlatSamplePkg/Features/CapsuleUpdate/Library/PlatformFlashAccessLib/PlatformFlashAccessLib.c
CannonLakePlatSamplePkg/Features/CapsuleUpdate/Library/PlatformFvAddressTsLib/PlatformFvAddressTsLib.c
CannonLakePlatSamplePkg/Features/CapsuleUpdate/Library/PlatformFvAddressTsLib/PlatformFvAddressTsLib.inf
CannonLakePlatSamplePkg/Features/CapsuleUpdate/SystemFirmwareDescriptor/SystemFirmwareDescriptor.aslc
CannonLakePlatSamplePkg/Features/CapsuleUpdate/SystemFirmwareUpdate/SeamlessRecoverySupport.c
CannonLakePlatSamplePkg/Features/CapsuleUpdate/SystemFirmwareUpdate/SystemFirmwareDxe.h
CannonLakePlatSamplePkg/Features/CapsuleUpdate/SystemFirmwareUpdate/SystemFirmwareReportDxe.c
CannonLakePlatSamplePkg/Features/CapsuleUpdate/SystemFirmwareUpdate/SystemFirmwareReportDxe.inf
CannonLakePlatSamplePkg/Features/CapsuleUpdate/SystemFirmwareUpdate/SystemFirmwareUpdateDxe.c
CannonLakePlatSamplePkg/Features/CapsuleUpdate/SystemFirmwareUpdate/SystemFirmwareUpdateDxe.h
CannonLakePlatSamplePkg/Features/CapsuleUpdate/SystemFirmwareUpdate/SystemFirmwareUpdateDxe.inf
CannonLakePlatSamplePkg/Features/CapsuleUpdate/SystemFirmwareUpdateConfig/SystemFirmwareUpdateConfig.ini
CannonLakePlatSamplePkg/Features/MultiFv/ReportFvRecoveryPei/ReportFvRecoveryPei.c
CannonLakePlatSamplePkg/Features/MultiFv/ReportFvRecoveryPei/ReportFvRecoveryPei.inf
CannonLakePlatSamplePkg/Features/Sata/AtaDeviceDriverPei/AhciMode.c
CannonLakePlatSamplePkg/Features/Sata/AtaDeviceDriverPei/AhciMode.h
CannonLakePlatSamplePkg/Features/Sata/AtaDeviceDriverPei/AtaBlockIoPei.c
CannonLakePlatSamplePkg/Features/Sata/AtaDeviceDriverPei/AtaBlockIoPei.h
CannonLakePlatSamplePkg/Features/Sata/AtaDeviceDriverPei/AtaDeviceDriverPei.inf
CannonLakePlatSamplePkg/Features/Sata/AtaDeviceDriverPei/AtaHostDriver.c
CannonLakePlatSamplePkg/Features/Sata/AtaDeviceDriverPei/AtaHostDriver.h
CannonLakePlatSamplePkg/Features/Sata/AtaDeviceDriverPei/AtaMain.c
CannonLakePlatSamplePkg/Features/Sata/AtaDeviceDriverPei/AtaPassThruExecute.c
CannonLakePlatSamplePkg/Features/Sata/AtaDeviceDriverPei/AtaPassThruPei.c
CannonLakePlatSamplePkg/Features/Sata/AtaDeviceDriverPei/AtaPassThruPei.h
CannonLakePlatSamplePkg/Features/Sata/AtaDeviceDriverPei/IdeMode.h
CannonLakePlatSamplePkg/FspBinFvsBaseAddress.dsc
CannonLakePlatSamplePkg/FspWrapper/FspWrapperExtractGuidedPeim/FspWrapperExtractGuidedPeim.c
CannonLakePlatSamplePkg/FspWrapper/FspWrapperExtractGuidedPeim/FspWrapperExtractGuidedPeim.inf
CannonLakePlatSamplePkg/FspWrapper/Library/BaseFspWrapperPlatformLib/BaseFspWrapperPlatformLib.inf
CannonLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/FspWrapperPlatformSecLib.c
CannonLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/Ia32/SecEntry.asm
CannonLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/Ia32/SecEntry.nasm
CannonLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecFspWrapperPlatformSecLib.inf
CannonLakePlatSamplePkg/FspWrapper/Library/SecFspWrapperPlatformSecLib/SecRamInitData.c
CannonLakePlatSamplePkg/Include/Library/PlatformFvAddressLib.h
CannonLakePlatSamplePkg/Include/Ppi/AtaHostControllerPpi.h
CannonLakePlatSamplePkg/Include/Ppi/AtaPassThruPpi.h
CannonLakePlatSamplePkg/Library/DxePlatformBootManagerLib/Capsules.c
CannonLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.c
CannonLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLib.inf
CannonLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLibCnl.c
CannonLakePlatSamplePkg/Library/PeiBootGuardEventLogLib/PeiBootGuardEventLogLibCnl.inf
CannonLakePlatSamplePkg/Library/PeiPlatformRecoveryLib/PeiPlatformRecoveryLib.c
CannonLakePlatSamplePkg/Library/PeiPlatformRecoveryLib/PeiPlatformRecoveryLib.inf
CannonLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiCpuPolicyBoardConfigPreMem.c
CannonLakePlatSamplePkg/Library/PeiPolicyBoardConfigLib/PeiPolicyBoardConfigLib.inf
CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
CannonLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
CannonLakePlatSamplePkg/Library/PlatformFvAddressLib/PlatformFvAddressLib.c
CannonLakePlatSamplePkg/Library/PlatformFvAddressLib/PlatformFvAddressLib.inf
CannonLakePlatSamplePkg/Override/DoxygenRpOverride.h
CannonLakePlatSamplePkg/Override/FatPkg/FatPei/FatLiteAccess.c
CannonLakePlatSamplePkg/Override/FatPkg/FatPei/FatLiteApi.c
CannonLakePlatSamplePkg/Override/FatPkg/FatPei/FatLiteApi.h
CannonLakePlatSamplePkg/Override/FatPkg/FatPei/FatLiteFmt.h
CannonLakePlatSamplePkg/Override/FatPkg/FatPei/FatLiteLib.c
CannonLakePlatSamplePkg/Override/FatPkg/FatPei/FatLitePeim.h
CannonLakePlatSamplePkg/Override/FatPkg/FatPei/FatPei.inf
CannonLakePlatSamplePkg/Override/FatPkg/FatPei/FatPei.uni
CannonLakePlatSamplePkg/Override/FatPkg/FatPei/FatPeiExtra.uni
CannonLakePlatSamplePkg/Override/FatPkg/FatPei/Part.c
CannonLakePlatSamplePkg/Override/IntelFsp2WrapperPkg/FspmWrapperPeim/FspmWrapperPeim.inf
CannonLakePlatSamplePkg/Override/IntelFsp2WrapperPkg/Library/BaseFspWrapperApiLib/BaseFspWrapperApiLib.inf
CannonLakePlatSamplePkg/Override/IntelFsp2WrapperPkg/Library/BaseFspWrapperApiLib/FspWrapperApiLib.c
CannonLakePlatSamplePkg/Override/IntelFsp2WrapperPkg/Library/BaseFspWrapperApiLib/IA32/DispatchExecute.c
CannonLakePlatSamplePkg/Override/IntelFsp2WrapperPkg/Library/BaseFspWrapperApiLib/X64/DispatchExecute.c
CannonLakePlatSamplePkg/Override/IntelFsp2WrapperPkg/Library/BaseFspWrapperApiLib/X64/Thunk64To32.nasm
CannonLakePlatSamplePkg/Platform/BiosInfoChecker/BiosInfoChecker.c
CannonLakePlatSamplePkg/Platform/BiosInfoChecker/BiosInfoChecker.inf
CannonLakePlatSamplePkg/Platform/PlatformInfo/Dxe/PlatformInfoDxe.c
CannonLakePlatSamplePkg/Platform/PlatformInfo/Dxe/PlatformInfoDxe.inf
CannonLakePlatSamplePkg/Platform/SmmPlatform/Smm/SmmPlatform.c
CannonLakePlatSamplePkg/Platform/SpiFvbService/Dxe/SpiFvbServiceDxe.c
CannonLakePlatSamplePkg/Platform/SpiFvbService/SpiFvbServiceDxe.inf
CannonLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInit.c
CannonLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInit.inf
CannonLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPreMem.c
CannonLakePlatSamplePkg/PlatformInit/PlatformInitPei/PlatformInitPreMem.inf
CannonLakePlatSamplePkg/PlatformPkg.dec
CannonLakePlatSamplePkg/PlatformPkg.dsc
CannonLakePlatSamplePkg/PlatformPkg.fdf
CannonLakePlatSamplePkg/PreBuild.sh
CannonLakePlatSamplePkg/Tools/CapsuleUpdate/CapsuleRecoveryGen/FitBpmGen.bat
CannonLakePlatSamplePkg/Tools/CapsuleUpdate/CapsuleRecoveryGen/FvBinaryRebase.py
CannonLakePlatSamplePkg/Tools/CapsuleUpdate/CapsuleRecoveryGen/ProcessFvRebase.py
CannonLakePlatSamplePkg/Tools/CapsuleUpdate/CapsuleRecoveryGen/SplitFv.py
CannonLakePlatSamplePkg/postbuild.bat
CannonLakeSiliconPkg/Pch/Include/Register/PchRegsSpi.h

================================================================================ 
Commit: 9b332bf75d27ef799d1f34fca6642acf1c12f0c0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 26 23:18:34 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: ba751944015a26abbee1debbad2d3eaede22fa49
Original commit date: Wed Mar 14 13:14:39 2018 +0800
Change-Id: Id1529330d06f324f3f6a02befc17203a84a4b0ea
Change FSP Wrapper Flashmap to meet multiple requirements.
Change flashmap for:
1. Put 0x20000 Reserved region back to support Fault tolerant Capsule update with FspWrapper BIOS.
2. Add one block to FvMian in debug build for XmlCli to insert BiosKnobData.
3. Add one block to FvRecovery3 in debug build to adopt incoming PEI device related module.
4. Add one block to MicroCode region to support more SKUs.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.fdf
CannonLakePlatSamplePkg/FlashMap/SIZE_100_FSP_WRAPPER.fdf
CannonLakePlatSamplePkg/PlatformPkg.dec
CannonLakePlatSamplePkg/postbuild.bat

================================================================================ 
Commit: 3ee0b662ed8e684dc5363d5b6bb455e754326962 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 26 23:18:34 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 0ed332345cb60c3baafbf0768deae4a0f70da6cd
Original commit date: Wed Mar 14 22:10:39 2018 +0530
Change-Id: Idcf482e090a03de5104f35b085feac29dab541fe
Title: Add TBT RTD3 support for WHL, CNL-U, CFL-U.
Platform Affected: CNL-U, CFL-U, WHL

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Acpi/AcpiTables/AcpiPlatform/Dxe/AcpiPlatform.c
CannonLakePlatSamplePkg/Acpi/AcpiTables/AcpiTables.inf
CannonLakePlatSamplePkg/Acpi/AcpiTables/SsdtRtd3/CnlURvpTbtRtd3.asl
CannonLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl

================================================================================ 
Commit: c3855b32cb7f0e09f4b19f56a808886304f639e0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 26 23:18:33 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 7d13ec48424b0a305651928b5596ef96e9742f1d
Original commit date: Wed Mar 14 13:14:39 2018 -0700
Change-Id: Icd976e76f53a30c8f7421f66b7438548b811bf60
[CNL][Camera]Control logic Device HWID change.
This reverts commit 9e1bd67ccc544c383ffb6716f9ebe3705801a039.
Resubmitting code review that was reverted for v131 label.
Change the Control logic device HWID from INT3472 to INT346F since CNL platform.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Acpi/AcpiTables/Dsdt/MipiCamSensors.asl

================================================================================ 
Commit: 4eed009cdc1ab6f7bfff3ded8378daba0c7a94d8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 26 23:18:33 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 317bd3da09363494cc0eb2ee43781f5ea8c306d3
Original commit date: Wed Mar 14 13:10:44 2018 -0700
Change-Id: Ic7c5f97078b5f44fe533724d6dc9a27f9252be12
Scratch pad register isn't updated after postcode 0055
This reverts commit 70ade5893899c38fa99a2d9d21d7640a29832410.
Resubmitting code review that was reverted for v131 label.
Resolution: Added 2 libraries, one is for CNL, and one is NULL library that will be used as platform independent code,when compiled without TestMenu

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dsc
CannonLakeFspPkg/Library/BasePostCodeLibPort80Ex/BasePostCodeLibPort80Ex.inf
CannonLakeFspPkg/Library/BasePostCodeLibPort80Ex/PostCode.c
CannonLakePlatSamplePkg/Library/BaseTraceHubPostCodeLib/BaseTraceHubPostCodeLib.c
CannonLakePlatSamplePkg/Library/BaseTraceHubPostCodeLib/BaseTraceHubPostCodeLib.inf
CannonLakePlatSamplePkg/PlatformPkg.dsc
CannonLakeSiliconPkg/Library/PeiPostcodeToScratchpadRegLib/PeiPostcodeToScratchpadRegLib.c
CannonLakeSiliconPkg/Library/PeiPostcodeToScratchpadRegLib/PeiPostcodeToScratchpadRegLib.inf

================================================================================ 
Commit: 6f799c414d9c3450df9a851217adb78a7ab5106c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 26 23:18:32 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: d42ee4eade78f0a1226e957dd58e6a96b524ce22
Original commit date: Wed Mar 14 13:00:03 2018 -0700
Change-Id: Iee7baa0572e71b03a86e14b4e4847cac8a909460
CannonLakePlatSamplePkg: [CNL] CNV UEFI Variables support in UEFI
This reverts commit 91efef4bd525ca79006942eab1691c3c25acfd88.
Resubmitting code review that was reverted for v131 label.
Resolution:
 1.Added CnvUefiVariables driver to create/update CNV related UEFI variables.
 2.The variables are created based on setup data. If setup data is not available,
   the default settings in the driver will be used for the variables.
Impacted Platform: CNL

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Features/Cnv/CnvUefiVariables/CnvUefiVariables.c
CannonLakePlatSamplePkg/Features/Cnv/CnvUefiVariables/CnvUefiVariables.h
CannonLakePlatSamplePkg/Features/Cnv/CnvUefiVariables/CnvUefiVariables.inf
CannonLakePlatSamplePkg/Include/CnvVariables.h
CannonLakePlatSamplePkg/PlatformPkg.dec
CannonLakePlatSamplePkg/PlatformPkg.dsc
CannonLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 5220cdb2dd52c47a7c639c9610553c4e0e026390 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 26 23:18:32 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 7af908e62b36b71bcd6ac2867470453b1d1408ca
Original commit date: Wed Mar 14 12:21:21 2018 -0700
Change-Id: I5d2eea830abcc3f5ef2c80b837e6b12bb589df4e

Description: TBT/Type-c devices wont work on TBT TR C1 card.
Resolution: Workaround to skip VRefRxDet programming as it is only needed for CNL-H.
Platform Affected: CFL

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaPcieInitLib/PeiSaPcieInitLib.c

================================================================================ 
Commit: fc8ef65174c9dcbbc83d6f35b63001273944b5bb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 26 23:18:31 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: cea628186da8d5f41de55132d9b138953114b93d
Original commit date: Wed Mar 14 13:06:31 2018 -0700
Change-Id: Ib660a405527a06b12fdcf2b3bafe22d210e04c96

Description: Change TccActivation Offset default to 15C for CNL-Y.
Solution: This change will make the default RATL temperature at TjMax - 15C, which on CNL is 105C - 15C = 90C.
Platform Affected: CNL

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/Upd/FspsUpd.dsc
CannonLakePlatSamplePkg/Board/Include/OtherBoardConfigPatchTable.h
CannonLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtBasicConfig.h
CannonLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c

================================================================================ 
Commit: 83940ef584d9a08444abb13aa0cbfd38ae85bfb1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 26 23:18:31 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 6a8169822b566c17cb458cccbe1bc0dd65c2ce25
Original commit date: Wed Mar 14 16:07:13 2018 +0800
Change-Id: I63821f4ab01be30e8fc58156ac9a79b9b3194c49
[PCH] Change GPIO E-16 pin setting for EC LPC Mode for CFL-U RVP

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c
CannonLakePlatSamplePkg/Board/Others/PeiBoardInitLib/GpioTableCnlUDdr4.h

================================================================================ 
Commit: 33afa25a8662e9a6d4683a719ffdb8aa4d40d3e2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 26 23:18:30 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 08ad339d7fee4128cd36a5fd49c3c32d025b0b8c
Original commit date: Tue Mar 13 10:40:44 2018 +0800
Change-Id: I47e105a9b5f8644b13b50842f455d751b6e232bf
Title: [2202505824][cannon_lake.u_ddr4_il_merged_rails][CNL] PEP PCIe Storage BIOS SETUP option not placing constraint on NVME disk
Resolution: Compare to BIT4 for PCIe NVMe PEP enable/disable bit
Verified : Release build can boot to win10 on CNL/CFL, tested with PEP BIOS checker with PCIe NVMe PEP enabled in BIOS setup
Impacted Platform: CNL, CFL


-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl

================================================================================ 
Commit: 819c9632d72e62151ded263a9502095972d0ade4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 26 23:18:30 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 4fcdf57c4385cd2cf86efc911af629fe1bf46669
Original commit date: Wed Mar 14 11:44:03 2018 -0700
[TeamCity]  Daily Update_FSP/RC
Wed Mar 14 11:44:03 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: c7ea29752761a88f3dbfdb359d8ec3fe17307d45 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 26 23:18:29 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: b36a267349f84e8dd605261916372b597af55abc
Original commit date: Wed Mar 14 11:36:28 2018 -0700
[TeamCity]  Daily Update_FSP/RC
Wed Mar 14 11:36:28 2018 -0700

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakeFspPkg/CannonLakeFspPkg.dec
CannonLakeSiliconPkg/SiPkg.dec

================================================================================ 
Commit: 1de0590a4b57a9ce00f0c4c5b2f2893068d1046b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 26 23:18:29 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 346c90b7dfeb02da56f7724fbcca9ed70dfabe67
Original commit date: Tue Mar 6 17:54:39 2018 +0800
Change-Id: I37c70f9c3be7519cdd70eb96bddb22f344003e3e
CNP BIOS: Change WHL-U type C support to two ports from TBT AIC only
Resolution: WHL-U no longer share the same setting as CFL-U as it only supports AIC ports
Impacted Platform: WHL-U SKUs

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Board/Others/DxeBoardInitLib/BoardInitLib.c

================================================================================ 
Commit: 50bc1a4423b7b34bb157ac42dd71b6b81d23d484 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 26 23:17:36 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: e63340024aa7cd8c9e134b6f438484c932fe515c
Original commit date: Wed Mar 14 13:51:24 2018 +0800
Change-Id: Iea8903c7d1edea4ceca25fafd3499f033bc7b11a
Partially revert commit 1ff94dfeacfca8474a5495073ff677afcb6921ac.

-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/Override/BpCommonPkg/Csm/VariableSmiInt15Dxe/VariableSmiInt15Dxe.c
ClientCommonPkg/Override/BpCommonPkg/Csm/VariableSmiInt15Dxe/VariableSmiInt15Dxe.h
ClientCommonPkg/Override/BpCommonPkg/Csm/VariableSmiInt15Dxe/VariableSmiInt15Dxe.inf
ClientCommonPkg/Override/BpCommonPkg/Universal/VariableSmi/VariableSmiExportHii.c
ClientCommonPkg/Override/BpCommonPkg/Universal/VariableSmi/VariableSmiSmm.c
ClientCommonPkg/Override/RoyalParkCommonOverride.md

================================================================================ 
Commit: dea164a47cb54c89e08cd40503f3f17d3c0d07ef 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 26 22:45:44 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 846495b5f8b811a433aaf8e6d392076c9c70df5d
Original commit date: Wed Mar 14 11:47:57 2018 +0800
Change-Id: Icbc048e96bb3667383d37be209977d7d3ec96f64
CannonLakePlatSamplePkg: [CNL/CFL] Update ACPI NVS
Update revision/history and keep offset with reserved bytes for backward compatibility.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Include/OemSetup.h
CannonLakePlatSamplePkg/Include/Protocol/PlatformNvsArea.h
CannonLakePlatSamplePkg/Setup/SetupCallbackExList.h

================================================================================ 
Commit: eada6327ece2395d4bb5e9da15015fa8ee0bf429 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 26 22:45:36 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 26faa9249c745559e524d3147f8f60d199a7b4ad
Original commit date: Tue Mar 13 14:45:24 2018 +0800
Change-Id: Iacf35e80db786ef0d2fdc3d6e213d8b2d00d7ad6
[CFL] DEBUG BIOS with serial out messages Disabled or Error only, hangs at resuming from S3 or entering to S3.
Resolution: Adding LibConstructor to DxeSmmSerialPortParameterLib to initialize those module variables always (mSerialPortBaudRate, mDebugInterfaces...).
Impacted Platform: CFL

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Library/DxeSmmSerialPortParameterLib/DxeSmmSerialPortParameterLib.c
CannonLakePlatSamplePkg/Library/DxeSmmSerialPortParameterLib/DxeSmmSerialPortParameterLib.inf

================================================================================ 
Commit: 1782c6cfdefe8efaf19fd54ccce7f6a951d8e6dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 26 22:45:32 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 28916e815a4c2b3c49cc43caea87feca111e7d7a
Original commit date: Wed Mar 7 20:56:30 2018 +0800
Change-Id: I1e28606958638c71d6697b583272bff0d4ccf346
[1406874066] CrashLog still be triggered after setup option CrashLog on All Reset being disabled
[Description] According to ICL CrashLog Platform HAS, CrashLogOnAllReset variable kept in PMC needs a G3 or global reset to clear it up. So after disabling this option in BIOS SETUP, BIOS should trigger a global reset to clear this variable in PMC.
Besides, it's not reasonable to provide "CrashLog On All Reset" option when "CrashLog Feature" is disabled in BIOS Setup Menu. Hide this option when CrashLog is disabled.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Setup/DebugSetup.hfr
CannonLakePlatSamplePkg/Setup/PlatformSetup.c

================================================================================ 
Commit: 1408ae568286d543b0333dabc4b7161538cd1908 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 26 22:45:30 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 2bf9661da8b4e68fd948d937a599cd34381f078f
Original commit date: Wed Mar 14 02:53:31 2018 +0800
Change-Id: I1eeedea98c9e9317ea1aa4e16ff501119aa0fc83 

Description: System asserts in Flash Update boot mode and always boot fails afterward.
Solution: The solution enables BiosGuardToolsInterface by default to keep memory map consistent between normal boot mode and flash update boot mode.
Platform Affected: CNL

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Setup/CpuSetup.hfr

================================================================================ 
Commit: 447be5fdda5219edd56927a249584de572934519 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 26 22:45:20 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 1da3887ef7aed34952e739d9e41f84db6cd4303d
Original commit date: Mon Mar 12 17:21:53 2018 +0800
Change-Id: I87cdf82ce6f18f919824149c5f652922338d5549
Title: [CFL_Ebat_Validation][UEFI PlugFest  2017][SCT Test] NetworkSupportTest test fail
Resolution: Update binary file. Fix NetworkSupportTest fail. the interrupt status was preserved across calls in variable, and always ORed with new status.
Impacted Platform: All CNL and CFL SKUs


-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/PlatformPkg.fdf

================================================================================ 
Commit: 8cab4657ac6146db5c91f18384c826de69809123 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 26 22:45:17 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: d5f69b411ab9794dee3921e7f66c3e8a869afb7e
Original commit date: Mon Mar 5 18:03:40 2018 -0800
Change-Id: Id3b0d4a5de4f5beb47f598fc91b4dc2fc893db65
Merge Override PiSmmCpuDxeSmm from CNL to ICL and move to ClientCommonPkg.

-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/PlatformPkg.dsc
CannonLakePlatSamplePkg/PlatformPkg.fdf
CannonLakeSiliconPkg/Override/DoxygenSiOverride.h
CannonLakeSiliconPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/Ia32/SmmInit.nasm
ClientCommonPkg/Override/RoyalParkCommonOverride.md
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/CpuS3.c
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/CpuService.c
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/CpuService.h
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/Ia32/MpFuncs.S
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/Ia32/MpFuncs.asm
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/Ia32/MpFuncs.nasm
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/Ia32/PageTbl.c
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/Ia32/Semaphore.c
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/Ia32/SmiEntry.S
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/Ia32/SmiEntry.asm
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/Ia32/SmiEntry.nasm
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/Ia32/SmiException.S
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/Ia32/SmiException.asm
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/Ia32/SmiException.nasm
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/Ia32/SmmFuncsArch.c
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/Ia32/SmmInit.S
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/Ia32/SmmInit.asm
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/Ia32/SmmInit.nasm
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/Ia32/SmmProfileArch.c
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/Ia32/SmmProfileArch.h
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/MpService.c
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm.c
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm.h
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm.inf
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmm.uni
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/PiSmmCpuDxeSmmExtra.uni
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/SmmCpuMemoryManagement.c
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/SmmProfile.c
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/SmmProfile.h
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/SmmProfileInternal.h
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/SmramSaveState.c
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/SyncTimer.c
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/X64/MpFuncs.S
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/X64/MpFuncs.asm
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/X64/MpFuncs.nasm
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/X64/PageTbl.c
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/X64/Semaphore.c
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/X64/SmiEntry.S
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/X64/SmiEntry.asm
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/X64/SmiEntry.nasm
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/X64/SmiException.S
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/X64/SmiException.asm
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/X64/SmiException.nasm
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/X64/SmmFuncsArch.c
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/X64/SmmInit.S
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/X64/SmmInit.asm
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/X64/SmmInit.nasm
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/X64/SmmProfileArch.c
ClientCommonPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/X64/SmmProfileArch.h

================================================================================ 
Commit: aa603349fedf3e826bdbafae5f8fbbfc5e1da74c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 26 22:45:12 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 2097e8da473b61251a29d6e5cbd6ea9e3884294b
Original commit date: Mon Mar 12 14:44:23 2018 +0530
Change-Id: Ic34bd466462926083b27194d27c7faffb3432ee8
[CFL-S+CNP-H] PEG MAX PAYLOAD option in BIOS setup menu didn't have function on external BIOS image
Issue: PEG MAX PAYLOAD option change is not getting reflected in external BIOS.
Change: Hiding the setup option for external BIOS


-------------------------------------------------------------------------------- 
[Changed Files]
CannonLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: d8d11cedd36f8b965a4e5b1fad12b343f002a17e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Mon Mar 26 22:45:07 2018 -0700 
-------------------------------------------------------------------------------- 
Original commit hash: 4c3fe8349f54f31442310df9ed24e5f99191ee30
Original commit date: Wed Mar 14 10:58:29 2018 +0800
Change-Id: I6df3361332604d28dee4488f11310d77287a33c2
CNP BIOS: Per CNL/CFL RC 7.0.29.3x RC review feedback, updated ClientCommonPkg revision to 1.4.1.0RP08 and ClientSiliconPkg revision to 0.2.0.B
Resolution: Bump up revisions
Impacted Platform: CNL and CFL All SKUs


-------------------------------------------------------------------------------- 
[Changed Files]
ClientCommonPkg/ClientCommonPkg.dec
ClientSiliconPkg/ClientSiliconPkg.dec
