Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Sun Nov  5 08:34:40 2017
| Host         : Lee running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file AUDIO_FX_TOP_timing_summary_routed.rpt -warn_on_violation -rpx AUDIO_FX_TOP_timing_summary_routed.rpx
| Design       : AUDIO_FX_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: cc2/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cc20k/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: fc0/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: ts/cc3b20k/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: ts/cc3b30k/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: ts/cc3b50k/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 31 register/latch pins with no clock driven by root clock pin: ts/ex/game_speed_inter_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ts/mpo/ccview/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ts/mpt/ah2/cc2b100h/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: ts/mpt/ah2/cc2b20kh/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ts/mpt/al2/cc2b100l/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: ts/mpt/al2/cc2b20kl/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ts/mpt/ao2/cc2b300off/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ts/t2/db1/d0/Q_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ts/t2/db1/d1/Q_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ts/t2/db2/d0/Q_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ts/t2/db2/d1/Q_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ts/t2/fc1/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs10/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs11/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs12/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs13/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs14/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs15/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs16/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs17/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs18/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs2/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs20/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs21/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs22/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs23/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs24/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs25/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs26/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs27/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs28/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs29/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs3/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs30/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs32/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs33/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs34/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs35/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs36/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs37/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs38/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs39/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs4/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs40/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs41/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs42/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs44/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs45/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs46/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs47/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs48/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs49/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs5/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs50/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs51/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs52/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs53/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs54/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs56/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs57/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs58/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs59/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs6/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs60/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs61/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs62/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs63/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs64/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs65/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs66/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs68/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs69/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs70/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs71/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs72/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs73/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs74/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs75/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs76/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs77/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs78/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs8/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs80/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs81/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs82/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs83/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs84/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs85/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/gs9/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: ts/t2/state_reg[0]_C/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: ts/t2/state_reg[0]_LDC/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: ts/t2/state_reg[0]_P/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: ts/t2/state_reg[10]_C/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: ts/t2/state_reg[10]_LDC/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: ts/t2/state_reg[10]_P/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ts/t2/state_reg[11]_C/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ts/t2/state_reg[11]_LDC/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ts/t2/state_reg[11]_P/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ts/t2/state_reg[12]_C/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ts/t2/state_reg[12]_LDC/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ts/t2/state_reg[12]_P/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: ts/t2/state_reg[13]_C/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: ts/t2/state_reg[13]_LDC/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: ts/t2/state_reg[13]_P/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: ts/t2/state_reg[14]_C/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: ts/t2/state_reg[14]_LDC/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: ts/t2/state_reg[14]_P/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/state_reg[15]_C/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/state_reg[15]_LDC/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t2/state_reg[15]_P/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: ts/t2/state_reg[16]_C/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: ts/t2/state_reg[16]_LDC/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: ts/t2/state_reg[16]_P/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: ts/t2/state_reg[17]_C/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: ts/t2/state_reg[17]_LDC/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: ts/t2/state_reg[17]_P/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: ts/t2/state_reg[18]_C/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: ts/t2/state_reg[18]_LDC/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: ts/t2/state_reg[18]_P/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ts/t2/state_reg[19]_C/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ts/t2/state_reg[19]_LDC/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ts/t2/state_reg[19]_P/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: ts/t2/state_reg[1]_C/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: ts/t2/state_reg[1]_LDC/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: ts/t2/state_reg[1]_P/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: ts/t2/state_reg[20]_C/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: ts/t2/state_reg[20]_LDC/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: ts/t2/state_reg[20]_P/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: ts/t2/state_reg[21]_C/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: ts/t2/state_reg[21]_LDC/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: ts/t2/state_reg[21]_P/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: ts/t2/state_reg[22]_C/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: ts/t2/state_reg[22]_LDC/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: ts/t2/state_reg[22]_P/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ts/t2/state_reg[23]_C/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ts/t2/state_reg[23]_LDC/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ts/t2/state_reg[23]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ts/t2/state_reg[24]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ts/t2/state_reg[24]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ts/t2/state_reg[24]_P/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ts/t2/state_reg[25]_C/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ts/t2/state_reg[25]_LDC/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ts/t2/state_reg[25]_P/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ts/t2/state_reg[26]_C/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ts/t2/state_reg[26]_LDC/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ts/t2/state_reg[26]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ts/t2/state_reg[27]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ts/t2/state_reg[27]_LDC/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ts/t2/state_reg[27]_P/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ts/t2/state_reg[28]_C/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ts/t2/state_reg[28]_LDC/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ts/t2/state_reg[28]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ts/t2/state_reg[29]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ts/t2/state_reg[29]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ts/t2/state_reg[29]_P/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: ts/t2/state_reg[2]_C/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: ts/t2/state_reg[2]_LDC/Q (HIGH)

 There are 29 register/latch pins with no clock driven by root clock pin: ts/t2/state_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ts/t2/state_reg[30]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ts/t2/state_reg[30]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ts/t2/state_reg[30]_P/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: ts/t2/state_reg[3]_C/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: ts/t2/state_reg[3]_LDC/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: ts/t2/state_reg[3]_P/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: ts/t2/state_reg[4]_C/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: ts/t2/state_reg[4]_LDC/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: ts/t2/state_reg[4]_P/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: ts/t2/state_reg[5]_C/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: ts/t2/state_reg[5]_LDC/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: ts/t2/state_reg[5]_P/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: ts/t2/state_reg[6]_C/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: ts/t2/state_reg[6]_LDC/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: ts/t2/state_reg[6]_P/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ts/t2/state_reg[7]_C/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ts/t2/state_reg[7]_LDC/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: ts/t2/state_reg[7]_P/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ts/t2/state_reg[8]_C/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: ts/t2/state_reg[8]_LDC/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ts/t2/state_reg[8]_P/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ts/t2/state_reg[9]_C/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: ts/t2/state_reg[9]_LDC/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ts/t2/state_reg[9]_P/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ts/t3/circ/db1/d0/Q_reg/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ts/t3/circ/db1/d1/Q_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ts/t3/circ/db2/d0/Q_reg/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: ts/t3/circ/db2/d1/Q_reg/Q (HIGH)

 There are 90 register/latch pins with no clock driven by root clock pin: ts/t3/circ/fc/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ts/t3/circ/fc1/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: ts/t3/circ/freq_reg[0]_C/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: ts/t3/circ/freq_reg[0]_LDC/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: ts/t3/circ/freq_reg[0]_P/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: ts/t3/circ/freq_reg[10]_C/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: ts/t3/circ/freq_reg[10]_LDC/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: ts/t3/circ/freq_reg[10]_P/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ts/t3/circ/freq_reg[11]_C/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ts/t3/circ/freq_reg[11]_LDC/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: ts/t3/circ/freq_reg[11]_P/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ts/t3/circ/freq_reg[12]_C/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ts/t3/circ/freq_reg[12]_LDC/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: ts/t3/circ/freq_reg[12]_P/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: ts/t3/circ/freq_reg[13]_C/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: ts/t3/circ/freq_reg[13]_LDC/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: ts/t3/circ/freq_reg[13]_P/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: ts/t3/circ/freq_reg[14]_C/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: ts/t3/circ/freq_reg[14]_LDC/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: ts/t3/circ/freq_reg[14]_P/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t3/circ/freq_reg[15]_C/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t3/circ/freq_reg[15]_LDC/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: ts/t3/circ/freq_reg[15]_P/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: ts/t3/circ/freq_reg[16]_C/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: ts/t3/circ/freq_reg[16]_LDC/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: ts/t3/circ/freq_reg[16]_P/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: ts/t3/circ/freq_reg[17]_C/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: ts/t3/circ/freq_reg[17]_LDC/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: ts/t3/circ/freq_reg[17]_P/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: ts/t3/circ/freq_reg[18]_C/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: ts/t3/circ/freq_reg[18]_LDC/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: ts/t3/circ/freq_reg[18]_P/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ts/t3/circ/freq_reg[19]_C/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ts/t3/circ/freq_reg[19]_LDC/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ts/t3/circ/freq_reg[19]_P/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: ts/t3/circ/freq_reg[1]_C/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: ts/t3/circ/freq_reg[1]_LDC/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: ts/t3/circ/freq_reg[1]_P/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: ts/t3/circ/freq_reg[20]_C/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: ts/t3/circ/freq_reg[20]_LDC/Q (HIGH)

 There are 11 register/latch pins with no clock driven by root clock pin: ts/t3/circ/freq_reg[20]_P/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: ts/t3/circ/freq_reg[21]_C/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: ts/t3/circ/freq_reg[21]_LDC/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: ts/t3/circ/freq_reg[21]_P/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: ts/t3/circ/freq_reg[22]_C/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: ts/t3/circ/freq_reg[22]_LDC/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: ts/t3/circ/freq_reg[22]_P/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ts/t3/circ/freq_reg[23]_C/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ts/t3/circ/freq_reg[23]_LDC/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ts/t3/circ/freq_reg[23]_P/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ts/t3/circ/freq_reg[24]_C/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ts/t3/circ/freq_reg[24]_LDC/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ts/t3/circ/freq_reg[24]_P/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ts/t3/circ/freq_reg[25]_C/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ts/t3/circ/freq_reg[25]_LDC/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ts/t3/circ/freq_reg[25]_P/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ts/t3/circ/freq_reg[26]_C/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ts/t3/circ/freq_reg[26]_LDC/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ts/t3/circ/freq_reg[26]_P/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ts/t3/circ/freq_reg[27]_C/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ts/t3/circ/freq_reg[27]_LDC/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ts/t3/circ/freq_reg[27]_P/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ts/t3/circ/freq_reg[28]_C/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ts/t3/circ/freq_reg[28]_LDC/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: ts/t3/circ/freq_reg[28]_P/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ts/t3/circ/freq_reg[29]_C/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ts/t3/circ/freq_reg[29]_LDC/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: ts/t3/circ/freq_reg[29]_P/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: ts/t3/circ/freq_reg[2]_C/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: ts/t3/circ/freq_reg[2]_LDC/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: ts/t3/circ/freq_reg[2]_P/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ts/t3/circ/freq_reg[30]_C/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ts/t3/circ/freq_reg[30]_LDC/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ts/t3/circ/freq_reg[30]_P/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: ts/t3/circ/freq_reg[3]_C/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: ts/t3/circ/freq_reg[3]_LDC/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: ts/t3/circ/freq_reg[3]_P/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: ts/t3/circ/freq_reg[4]_C/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: ts/t3/circ/freq_reg[4]_LDC/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: ts/t3/circ/freq_reg[4]_P/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: ts/t3/circ/freq_reg[5]_C/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: ts/t3/circ/freq_reg[5]_LDC/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: ts/t3/circ/freq_reg[5]_P/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: ts/t3/circ/freq_reg[6]_C/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: ts/t3/circ/freq_reg[6]_LDC/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: ts/t3/circ/freq_reg[6]_P/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: ts/t3/circ/freq_reg[7]_C/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: ts/t3/circ/freq_reg[7]_LDC/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: ts/t3/circ/freq_reg[7]_P/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ts/t3/circ/freq_reg[8]_C/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: ts/t3/circ/freq_reg[8]_LDC/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ts/t3/circ/freq_reg[8]_P/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ts/t3/circ/freq_reg[9]_C/Q (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: ts/t3/circ/freq_reg[9]_LDC/Q (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: ts/t3/circ/freq_reg[9]_P/Q (HIGH)

 There are 984 register/latch pins with no clock driven by root clock pin: ts/t3/fc0/mtc/OUTPUT_CLOCK_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u1/sclk_reg/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: u2/clk_counter_reg[0]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3488 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 22 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 44 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.075        0.000                      0                 6498        0.053        0.000                      0                 6498        4.500        0.000                       0                  3381  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.075        0.000                      0                 6498        0.053        0.000                      0                 6498        4.500        0.000                       0                  3381  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.075ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.053ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.075ns  (required time - arrival time)
  Source:                 ts/taskthreeb/bincounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/speaker_inter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.888ns  (logic 2.150ns (27.256%)  route 5.738ns (72.744%))
  Logic Levels:           7  (LUT5=1 LUT6=3 MUXF7=3)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3380, routed)        1.546     5.067    ts/taskthreeb/CLK_IBUF_BUFG
    SLICE_X11Y81         FDRE                                         r  ts/taskthreeb/bincounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  ts/taskthreeb/bincounter_reg[1]/Q
                         net (fo=1135, routed)        2.679     8.201    ts/taskthreeb/dmg/U0/a[1]
    SLICE_X50Y90         LUT6 (Prop_lut6_I1_O)        0.124     8.325 r  ts/taskthreeb/dmg/U0/g95_b3/O
                         net (fo=1, routed)           0.000     8.325    ts/taskthreeb/dmg/U0/g95_b3_n_0
    SLICE_X50Y90         MUXF7 (Prop_muxf7_I1_O)      0.214     8.539 r  ts/taskthreeb/dmg/U0/spo[3]_INST_0_i_66/O
                         net (fo=1, routed)           1.480    10.020    ts/taskthreeb/dmg/U0/spo[3]_INST_0_i_66_n_0
    SLICE_X29Y91         LUT6 (Prop_lut6_I0_O)        0.297    10.317 r  ts/taskthreeb/dmg/U0/spo[3]_INST_0_i_22/O
                         net (fo=1, routed)           0.000    10.317    ts/taskthreeb/dmg/U0/spo[3]_INST_0_i_22_n_0
    SLICE_X29Y91         MUXF7 (Prop_muxf7_I1_O)      0.245    10.562 r  ts/taskthreeb/dmg/U0/spo[3]_INST_0_i_9/O
                         net (fo=1, routed)           0.654    11.215    ts/taskthreeb/dmg/U0/spo[3]_INST_0_i_9_n_0
    SLICE_X28Y89         LUT6 (Prop_lut6_I3_O)        0.298    11.513 r  ts/taskthreeb/dmg/U0/spo[3]_INST_0_i_2/O
                         net (fo=1, routed)           0.000    11.513    ts/taskthreeb/dmg/U0/spo[3]_INST_0_i_2_n_0
    SLICE_X28Y89         MUXF7 (Prop_muxf7_I1_O)      0.217    11.730 r  ts/taskthreeb/dmg/U0/spo[3]_INST_0/O
                         net (fo=1, routed)           0.926    12.656    ts/taskthreeb/mpthreeOut[3]
    SLICE_X15Y86         LUT5 (Prop_lut5_I0_O)        0.299    12.955 r  ts/taskthreeb/speaker_inter[3]_i_1/O
                         net (fo=1, routed)           0.000    12.955    ts/taskthreeb_n_3
    SLICE_X15Y86         FDRE                                         r  ts/speaker_inter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3380, routed)        1.435    14.776    ts/CLK_IBUF_BUFG
    SLICE_X15Y86         FDRE                                         r  ts/speaker_inter_reg[3]/C
                         clock pessimism              0.258    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X15Y86         FDRE (Setup_fdre_C_D)        0.031    15.030    ts/speaker_inter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                         -12.955    
  -------------------------------------------------------------------
                         slack                                  2.075    

Slack (MET) :             2.409ns  (required time - arrival time)
  Source:                 ts/taskthreeb/bincounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/speaker_inter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.542ns  (logic 1.525ns (20.219%)  route 6.017ns (79.781%))
  Logic Levels:           6  (LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3380, routed)        1.552     5.073    ts/taskthreeb/CLK_IBUF_BUFG
    SLICE_X10Y85         FDRE                                         r  ts/taskthreeb/bincounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  ts/taskthreeb/bincounter_reg[0]/Q
                         net (fo=1119, routed)        2.509     8.100    ts/taskthreeb/dmg/U0/a[0]
    SLICE_X40Y62         LUT6 (Prop_lut6_I0_O)        0.124     8.224 r  ts/taskthreeb/dmg/U0/g80_b7/O
                         net (fo=1, routed)           0.000     8.224    ts/taskthreeb/dmg/U0/g80_b7_n_0
    SLICE_X40Y62         MUXF7 (Prop_muxf7_I0_O)      0.212     8.436 r  ts/taskthreeb/dmg/U0/spo[7]_INST_0_i_20/O
                         net (fo=1, routed)           0.559     8.995    ts/taskthreeb/dmg/U0/spo[7]_INST_0_i_20_n_0
    SLICE_X40Y63         LUT6 (Prop_lut6_I5_O)        0.299     9.294 r  ts/taskthreeb/dmg/U0/spo[7]_INST_0_i_7/O
                         net (fo=1, routed)           1.065    10.359    ts/taskthreeb/dmg/U0/spo[7]_INST_0_i_7_n_0
    SLICE_X40Y74         LUT6 (Prop_lut6_I1_O)        0.124    10.483 r  ts/taskthreeb/dmg/U0/spo[7]_INST_0_i_2/O
                         net (fo=1, routed)           0.965    11.448    ts/taskthreeb/dmg/U0/spo[7]_INST_0_i_2_n_0
    SLICE_X36Y79         LUT6 (Prop_lut6_I1_O)        0.124    11.572 r  ts/taskthreeb/dmg/U0/spo[7]_INST_0/O
                         net (fo=1, routed)           0.919    12.491    ts/taskthreeb/mpthreeOut[7]
    SLICE_X15Y81         LUT5 (Prop_lut5_I0_O)        0.124    12.615 r  ts/taskthreeb/speaker_inter[7]_i_1/O
                         net (fo=1, routed)           0.000    12.615    ts/taskthreeb_n_7
    SLICE_X15Y81         FDRE                                         r  ts/speaker_inter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3380, routed)        1.430    14.771    ts/CLK_IBUF_BUFG
    SLICE_X15Y81         FDRE                                         r  ts/speaker_inter_reg[7]/C
                         clock pessimism              0.258    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X15Y81         FDRE (Setup_fdre_C_D)        0.031    15.025    ts/speaker_inter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                         -12.615    
  -------------------------------------------------------------------
                         slack                                  2.409    

Slack (MET) :             2.490ns  (required time - arrival time)
  Source:                 ts/taskthreeb/bincounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/speaker_inter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.462ns  (logic 1.793ns (24.030%)  route 5.669ns (75.970%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3380, routed)        1.552     5.073    ts/taskthreeb/CLK_IBUF_BUFG
    SLICE_X10Y85         FDRE                                         r  ts/taskthreeb/bincounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y85         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  ts/taskthreeb/bincounter_reg[0]/Q
                         net (fo=1119, routed)        2.907     8.498    ts/taskthreeb/dmg/U0/a[0]
    SLICE_X49Y73         LUT6 (Prop_lut6_I0_O)        0.124     8.622 r  ts/taskthreeb/dmg/U0/g30_b9/O
                         net (fo=1, routed)           0.000     8.622    ts/taskthreeb/dmg/U0/g30_b9_n_0
    SLICE_X49Y73         MUXF7 (Prop_muxf7_I0_O)      0.212     8.834 r  ts/taskthreeb/dmg/U0/spo[9]_INST_0_i_28/O
                         net (fo=1, routed)           0.796     9.630    ts/taskthreeb/dmg/U0/spo[9]_INST_0_i_28_n_0
    SLICE_X47Y73         LUT6 (Prop_lut6_I0_O)        0.299     9.929 r  ts/taskthreeb/dmg/U0/spo[9]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     9.929    ts/taskthreeb/dmg/U0/spo[9]_INST_0_i_11_n_0
    SLICE_X47Y73         MUXF7 (Prop_muxf7_I1_O)      0.217    10.146 r  ts/taskthreeb/dmg/U0/spo[9]_INST_0_i_3/O
                         net (fo=1, routed)           0.937    11.083    ts/taskthreeb/dmg/U0/spo[9]_INST_0_i_3_n_0
    SLICE_X37Y74         LUT6 (Prop_lut6_I4_O)        0.299    11.382 r  ts/taskthreeb/dmg/U0/spo[9]_INST_0/O
                         net (fo=1, routed)           1.029    12.410    ts/taskthreeb/mpthreeOut[9]
    SLICE_X15Y81         LUT5 (Prop_lut5_I0_O)        0.124    12.534 r  ts/taskthreeb/speaker_inter[9]_i_1/O
                         net (fo=1, routed)           0.000    12.534    ts/taskthreeb_n_9
    SLICE_X15Y81         FDRE                                         r  ts/speaker_inter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3380, routed)        1.430    14.771    ts/CLK_IBUF_BUFG
    SLICE_X15Y81         FDRE                                         r  ts/speaker_inter_reg[9]/C
                         clock pessimism              0.258    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X15Y81         FDRE (Setup_fdre_C_D)        0.031    15.025    ts/speaker_inter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                         -12.534    
  -------------------------------------------------------------------
                         slack                                  2.490    

Slack (MET) :             2.702ns  (required time - arrival time)
  Source:                 ts/taskthreeb/bincounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/speaker_inter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.261ns  (logic 1.874ns (25.809%)  route 5.387ns (74.191%))
  Logic Levels:           7  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3380, routed)        1.546     5.067    ts/taskthreeb/CLK_IBUF_BUFG
    SLICE_X11Y81         FDRE                                         r  ts/taskthreeb/bincounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  ts/taskthreeb/bincounter_reg[1]/Q
                         net (fo=1135, routed)        2.920     8.443    ts/taskthreeb/dmg/U0/a[1]
    SLICE_X4Y96          LUT6 (Prop_lut6_I1_O)        0.124     8.567 r  ts/taskthreeb/dmg/U0/g31_b4/O
                         net (fo=1, routed)           0.000     8.567    ts/taskthreeb/dmg/U0/g31_b4_n_0
    SLICE_X4Y96          MUXF7 (Prop_muxf7_I1_O)      0.245     8.812 r  ts/taskthreeb/dmg/U0/spo[4]_INST_0_i_72/O
                         net (fo=1, routed)           0.969     9.781    ts/taskthreeb/dmg/U0/spo[4]_INST_0_i_72_n_0
    SLICE_X4Y97          LUT6 (Prop_lut6_I0_O)        0.298    10.079 r  ts/taskthreeb/dmg/U0/spo[4]_INST_0_i_31/O
                         net (fo=1, routed)           0.000    10.079    ts/taskthreeb/dmg/U0/spo[4]_INST_0_i_31_n_0
    SLICE_X4Y97          MUXF7 (Prop_muxf7_I1_O)      0.217    10.296 r  ts/taskthreeb/dmg/U0/spo[4]_INST_0_i_13/O
                         net (fo=1, routed)           0.000    10.296    ts/taskthreeb/dmg/U0/spo[4]_INST_0_i_13_n_0
    SLICE_X4Y97          MUXF8 (Prop_muxf8_I1_O)      0.094    10.390 r  ts/taskthreeb/dmg/U0/spo[4]_INST_0_i_4/O
                         net (fo=1, routed)           0.855    11.245    ts/taskthreeb/dmg/U0/spo[4]_INST_0_i_4_n_0
    SLICE_X9Y91          LUT6 (Prop_lut6_I5_O)        0.316    11.561 r  ts/taskthreeb/dmg/U0/spo[4]_INST_0/O
                         net (fo=1, routed)           0.642    12.204    ts/taskthreeb/mpthreeOut[4]
    SLICE_X13Y85         LUT5 (Prop_lut5_I0_O)        0.124    12.328 r  ts/taskthreeb/speaker_inter[4]_i_1/O
                         net (fo=1, routed)           0.000    12.328    ts/taskthreeb_n_4
    SLICE_X13Y85         FDRE                                         r  ts/speaker_inter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3380, routed)        1.435    14.776    ts/CLK_IBUF_BUFG
    SLICE_X13Y85         FDRE                                         r  ts/speaker_inter_reg[4]/C
                         clock pessimism              0.258    15.034    
                         clock uncertainty           -0.035    14.999    
    SLICE_X13Y85         FDRE (Setup_fdre_C_D)        0.031    15.030    ts/speaker_inter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                         -12.328    
  -------------------------------------------------------------------
                         slack                                  2.702    

Slack (MET) :             2.738ns  (required time - arrival time)
  Source:                 ts/taskthreeb/bincounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/speaker_inter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.222ns  (logic 1.878ns (26.004%)  route 5.344ns (73.996%))
  Logic Levels:           7  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3380, routed)        1.546     5.067    ts/taskthreeb/CLK_IBUF_BUFG
    SLICE_X11Y81         FDRE                                         r  ts/taskthreeb/bincounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  ts/taskthreeb/bincounter_reg[1]/Q
                         net (fo=1135, routed)        2.503     8.026    ts/taskthreeb/dmg/U0/a[1]
    SLICE_X35Y64         LUT6 (Prop_lut6_I1_O)        0.124     8.150 r  ts/taskthreeb/dmg/U0/g67_b5/O
                         net (fo=1, routed)           0.000     8.150    ts/taskthreeb/dmg/U0/g67_b5_n_0
    SLICE_X35Y64         MUXF7 (Prop_muxf7_I1_O)      0.217     8.367 r  ts/taskthreeb/dmg/U0/spo[5]_INST_0_i_39/O
                         net (fo=1, routed)           0.805     9.172    ts/taskthreeb/dmg/U0/spo[5]_INST_0_i_39_n_0
    SLICE_X35Y66         LUT6 (Prop_lut6_I3_O)        0.299     9.471 r  ts/taskthreeb/dmg/U0/spo[5]_INST_0_i_19/O
                         net (fo=1, routed)           0.000     9.471    ts/taskthreeb/dmg/U0/spo[5]_INST_0_i_19_n_0
    SLICE_X35Y66         MUXF7 (Prop_muxf7_I0_O)      0.238     9.709 r  ts/taskthreeb/dmg/U0/spo[5]_INST_0_i_8/O
                         net (fo=1, routed)           0.000     9.709    ts/taskthreeb/dmg/U0/spo[5]_INST_0_i_8_n_0
    SLICE_X35Y66         MUXF8 (Prop_muxf8_I0_O)      0.104     9.813 r  ts/taskthreeb/dmg/U0/spo[5]_INST_0_i_2/O
                         net (fo=1, routed)           1.272    11.085    ts/taskthreeb/dmg/U0/spo[5]_INST_0_i_2_n_0
    SLICE_X37Y81         LUT6 (Prop_lut6_I1_O)        0.316    11.401 r  ts/taskthreeb/dmg/U0/spo[5]_INST_0/O
                         net (fo=1, routed)           0.764    12.165    ts/taskthreeb/mpthreeOut[5]
    SLICE_X15Y82         LUT5 (Prop_lut5_I0_O)        0.124    12.289 r  ts/taskthreeb/speaker_inter[5]_i_1/O
                         net (fo=1, routed)           0.000    12.289    ts/taskthreeb_n_5
    SLICE_X15Y82         FDRE                                         r  ts/speaker_inter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3380, routed)        1.432    14.773    ts/CLK_IBUF_BUFG
    SLICE_X15Y82         FDRE                                         r  ts/speaker_inter_reg[5]/C
                         clock pessimism              0.258    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X15Y82         FDRE (Setup_fdre_C_D)        0.031    15.027    ts/speaker_inter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.027    
                         arrival time                         -12.289    
  -------------------------------------------------------------------
                         slack                                  2.738    

Slack (MET) :             2.812ns  (required time - arrival time)
  Source:                 ts/taskthreeb/bincounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/speaker_inter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.151ns  (logic 2.195ns (30.697%)  route 4.956ns (69.303%))
  Logic Levels:           7  (LUT5=1 LUT6=3 MUXF7=3)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3380, routed)        1.546     5.067    ts/taskthreeb/CLK_IBUF_BUFG
    SLICE_X11Y81         FDRE                                         r  ts/taskthreeb/bincounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  ts/taskthreeb/bincounter_reg[1]/Q
                         net (fo=1135, routed)        2.740     8.263    ts/taskthreeb/dmg/U0/a[1]
    SLICE_X3Y96          LUT6 (Prop_lut6_I1_O)        0.124     8.387 r  ts/taskthreeb/dmg/U0/g21_b2/O
                         net (fo=1, routed)           0.000     8.387    ts/taskthreeb/dmg/U0/g21_b2_n_0
    SLICE_X3Y96          MUXF7 (Prop_muxf7_I1_O)      0.245     8.632 r  ts/taskthreeb/dmg/U0/spo[2]_INST_0_i_44/O
                         net (fo=1, routed)           0.625     9.258    ts/taskthreeb/dmg/U0/spo[2]_INST_0_i_44_n_0
    SLICE_X3Y95          LUT6 (Prop_lut6_I1_O)        0.298     9.556 r  ts/taskthreeb/dmg/U0/spo[2]_INST_0_i_15/O
                         net (fo=1, routed)           0.000     9.556    ts/taskthreeb/dmg/U0/spo[2]_INST_0_i_15_n_0
    SLICE_X3Y95          MUXF7 (Prop_muxf7_I0_O)      0.238     9.794 r  ts/taskthreeb/dmg/U0/spo[2]_INST_0_i_5/O
                         net (fo=1, routed)           0.565    10.358    ts/taskthreeb/dmg/U0/spo[2]_INST_0_i_5_n_0
    SLICE_X4Y92          LUT6 (Prop_lut6_I3_O)        0.298    10.656 r  ts/taskthreeb/dmg/U0/spo[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    10.656    ts/taskthreeb/dmg/U0/spo[2]_INST_0_i_1_n_0
    SLICE_X4Y92          MUXF7 (Prop_muxf7_I0_O)      0.238    10.894 r  ts/taskthreeb/dmg/U0/spo[2]_INST_0/O
                         net (fo=1, routed)           1.025    11.919    ts/taskthreeb/mpthreeOut[2]
    SLICE_X15Y88         LUT5 (Prop_lut5_I0_O)        0.298    12.217 r  ts/taskthreeb/speaker_inter[2]_i_1/O
                         net (fo=1, routed)           0.000    12.217    ts/taskthreeb_n_2
    SLICE_X15Y88         FDRE                                         r  ts/speaker_inter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3380, routed)        1.437    14.778    ts/CLK_IBUF_BUFG
    SLICE_X15Y88         FDRE                                         r  ts/speaker_inter_reg[2]/C
                         clock pessimism              0.258    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X15Y88         FDRE (Setup_fdre_C_D)        0.029    15.030    ts/speaker_inter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                         -12.217    
  -------------------------------------------------------------------
                         slack                                  2.812    

Slack (MET) :             2.966ns  (required time - arrival time)
  Source:                 ts/taskthreeb/bincounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/speaker_inter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.986ns  (logic 1.847ns (26.438%)  route 5.139ns (73.562%))
  Logic Levels:           7  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.770ns = ( 14.770 - 10.000 ) 
    Source Clock Delay      (SCD):    5.070ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3380, routed)        1.549     5.070    ts/taskthreeb/CLK_IBUF_BUFG
    SLICE_X9Y83          FDRE                                         r  ts/taskthreeb/bincounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y83          FDRE (Prop_fdre_C_Q)         0.456     5.526 r  ts/taskthreeb/bincounter_reg[2]/Q
                         net (fo=1142, routed)        2.558     8.084    ts/taskthreeb/dmg/U0/a[2]
    SLICE_X35Y70         LUT6 (Prop_lut6_I2_O)        0.124     8.208 r  ts/taskthreeb/dmg/U0/g61_b11/O
                         net (fo=1, routed)           0.000     8.208    ts/taskthreeb/dmg/U0/g61_b11_n_0
    SLICE_X35Y70         MUXF7 (Prop_muxf7_I1_O)      0.217     8.425 r  ts/taskthreeb/dmg/U0/spo[11]_INST_0_i_47/O
                         net (fo=1, routed)           0.968     9.393    ts/taskthreeb/dmg/U0/spo[11]_INST_0_i_47_n_0
    SLICE_X36Y71         LUT6 (Prop_lut6_I1_O)        0.299     9.692 r  ts/taskthreeb/dmg/U0/spo[11]_INST_0_i_17/O
                         net (fo=1, routed)           0.000     9.692    ts/taskthreeb/dmg/U0/spo[11]_INST_0_i_17_n_0
    SLICE_X36Y71         MUXF7 (Prop_muxf7_I1_O)      0.217     9.909 r  ts/taskthreeb/dmg/U0/spo[11]_INST_0_i_7/O
                         net (fo=1, routed)           0.000     9.909    ts/taskthreeb/dmg/U0/spo[11]_INST_0_i_7_n_0
    SLICE_X36Y71         MUXF8 (Prop_muxf8_I1_O)      0.094    10.003 r  ts/taskthreeb/dmg/U0/spo[11]_INST_0_i_2/O
                         net (fo=1, routed)           0.738    10.741    ts/taskthreeb/dmg/U0/spo[11]_INST_0_i_2_n_0
    SLICE_X34Y77         LUT6 (Prop_lut6_I2_O)        0.316    11.057 r  ts/taskthreeb/dmg/U0/spo[11]_INST_0/O
                         net (fo=1, routed)           0.875    11.932    ts/taskthreeb/mpthreeOut[11]
    SLICE_X15Y79         LUT5 (Prop_lut5_I0_O)        0.124    12.056 r  ts/taskthreeb/speaker_inter[11]_i_1/O
                         net (fo=1, routed)           0.000    12.056    ts/taskthreeb_n_11
    SLICE_X15Y79         FDRE                                         r  ts/speaker_inter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3380, routed)        1.429    14.770    ts/CLK_IBUF_BUFG
    SLICE_X15Y79         FDRE                                         r  ts/speaker_inter_reg[11]/C
                         clock pessimism              0.258    15.028    
                         clock uncertainty           -0.035    14.993    
    SLICE_X15Y79         FDRE (Setup_fdre_C_D)        0.029    15.022    ts/speaker_inter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.022    
                         arrival time                         -12.056    
  -------------------------------------------------------------------
                         slack                                  2.966    

Slack (MET) :             3.031ns  (required time - arrival time)
  Source:                 ts/t2/ss/count_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/seg_inter_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.911ns  (logic 0.952ns (13.775%)  route 5.959ns (86.225%))
  Logic Levels:           4  (LUT4=1 LUT5=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3380, routed)        1.556     5.077    ts/t2/ss/CLK_IBUF_BUFG
    SLICE_X49Y60         FDRE                                         r  ts/t2/ss/count_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y60         FDRE (Prop_fdre_C_Q)         0.456     5.533 r  ts/t2/ss/count_reg[16]/Q
                         net (fo=10, routed)          2.322     7.854    ts/t2/dtd/p_0_in[0]
    SLICE_X55Y86         LUT5 (Prop_lut5_I2_O)        0.124     7.978 f  ts/t2/dtd/seg_inter[6]_i_25/O
                         net (fo=1, routed)           0.331     8.309    ts/t2/ss/count_reg[16]_0
    SLICE_X52Y86         LUT5 (Prop_lut5_I4_O)        0.124     8.433 r  ts/t2/ss/seg_inter[6]_i_8/O
                         net (fo=7, routed)           2.873    11.306    ts/t2/ss/seg_inter[6]_i_8_n_0
    SLICE_X52Y45         LUT4 (Prop_lut4_I2_O)        0.124    11.430 r  ts/t2/ss/seg_inter[0]_i_2/O
                         net (fo=1, routed)           0.434    11.864    ts/t2/ss/seg_inter[0]_i_2_n_0
    SLICE_X50Y46         LUT5 (Prop_lut5_I1_O)        0.124    11.988 r  ts/t2/ss/seg_inter[0]_i_1/O
                         net (fo=1, routed)           0.000    11.988    ts/t2_n_407
    SLICE_X50Y46         FDSE                                         r  ts/seg_inter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3380, routed)        1.452    14.793    ts/CLK_IBUF_BUFG
    SLICE_X50Y46         FDSE                                         r  ts/seg_inter_reg[0]/C
                         clock pessimism              0.180    14.973    
                         clock uncertainty           -0.035    14.938    
    SLICE_X50Y46         FDSE (Setup_fdse_C_D)        0.081    15.019    ts/seg_inter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.019    
                         arrival time                         -11.988    
  -------------------------------------------------------------------
                         slack                                  3.031    

Slack (MET) :             3.036ns  (required time - arrival time)
  Source:                 ts/taskthreeb/bincounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/speaker_inter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.925ns  (logic 1.842ns (26.599%)  route 5.083ns (73.401%))
  Logic Levels:           7  (LUT5=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3380, routed)        1.546     5.067    ts/taskthreeb/CLK_IBUF_BUFG
    SLICE_X11Y81         FDRE                                         r  ts/taskthreeb/bincounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  ts/taskthreeb/bincounter_reg[3]/Q
                         net (fo=1145, routed)        2.956     8.479    ts/taskthreeb/dmg/U0/a[3]
    SLICE_X49Y65         LUT6 (Prop_lut6_I3_O)        0.124     8.603 r  ts/taskthreeb/dmg/U0/g51_b6/O
                         net (fo=1, routed)           0.000     8.603    ts/taskthreeb/dmg/U0/g51_b6_n_0
    SLICE_X49Y65         MUXF7 (Prop_muxf7_I1_O)      0.217     8.820 r  ts/taskthreeb/dmg/U0/spo[6]_INST_0_i_61/O
                         net (fo=1, routed)           0.673     9.493    ts/taskthreeb/dmg/U0/spo[6]_INST_0_i_61_n_0
    SLICE_X40Y65         LUT6 (Prop_lut6_I3_O)        0.299     9.792 r  ts/taskthreeb/dmg/U0/spo[6]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     9.792    ts/taskthreeb/dmg/U0/spo[6]_INST_0_i_23_n_0
    SLICE_X40Y65         MUXF7 (Prop_muxf7_I0_O)      0.212    10.004 r  ts/taskthreeb/dmg/U0/spo[6]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    10.004    ts/taskthreeb/dmg/U0/spo[6]_INST_0_i_11_n_0
    SLICE_X40Y65         MUXF8 (Prop_muxf8_I1_O)      0.094    10.098 r  ts/taskthreeb/dmg/U0/spo[6]_INST_0_i_3/O
                         net (fo=1, routed)           0.946    11.045    ts/taskthreeb/dmg/U0/spo[6]_INST_0_i_3_n_0
    SLICE_X33Y78         LUT6 (Prop_lut6_I3_O)        0.316    11.361 r  ts/taskthreeb/dmg/U0/spo[6]_INST_0/O
                         net (fo=1, routed)           0.507    11.868    ts/taskthreeb/mpthreeOut[6]
    SLICE_X15Y82         LUT5 (Prop_lut5_I0_O)        0.124    11.992 r  ts/taskthreeb/speaker_inter[6]_i_1/O
                         net (fo=1, routed)           0.000    11.992    ts/taskthreeb_n_6
    SLICE_X15Y82         FDRE                                         r  ts/speaker_inter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3380, routed)        1.432    14.773    ts/CLK_IBUF_BUFG
    SLICE_X15Y82         FDRE                                         r  ts/speaker_inter_reg[6]/C
                         clock pessimism              0.258    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X15Y82         FDRE (Setup_fdre_C_D)        0.032    15.028    ts/speaker_inter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                         -11.992    
  -------------------------------------------------------------------
                         slack                                  3.036    

Slack (MET) :             3.136ns  (required time - arrival time)
  Source:                 ts/taskthreeb/bincounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/speaker_inter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.820ns  (logic 1.763ns (25.850%)  route 5.057ns (74.150%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.067ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3380, routed)        1.546     5.067    ts/taskthreeb/CLK_IBUF_BUFG
    SLICE_X11Y81         FDRE                                         r  ts/taskthreeb/bincounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y81         FDRE (Prop_fdre_C_Q)         0.456     5.523 r  ts/taskthreeb/bincounter_reg[1]/Q
                         net (fo=1135, routed)        2.387     7.910    ts/taskthreeb/dmg/U0/a[1]
    SLICE_X33Y82         LUT6 (Prop_lut6_I1_O)        0.124     8.034 r  ts/taskthreeb/dmg/U0/g27_b10/O
                         net (fo=1, routed)           0.000     8.034    ts/taskthreeb/dmg/U0/g27_b10_n_0
    SLICE_X33Y82         MUXF7 (Prop_muxf7_I1_O)      0.217     8.251 r  ts/taskthreeb/dmg/U0/spo[10]_INST_0_i_22/O
                         net (fo=1, routed)           0.667     8.918    ts/taskthreeb/dmg/U0/spo[10]_INST_0_i_22_n_0
    SLICE_X32Y82         LUT6 (Prop_lut6_I3_O)        0.299     9.217 r  ts/taskthreeb/dmg/U0/spo[10]_INST_0_i_9/O
                         net (fo=1, routed)           0.000     9.217    ts/taskthreeb/dmg/U0/spo[10]_INST_0_i_9_n_0
    SLICE_X32Y82         MUXF7 (Prop_muxf7_I1_O)      0.245     9.462 r  ts/taskthreeb/dmg/U0/spo[10]_INST_0_i_3/O
                         net (fo=1, routed)           1.208    10.670    ts/taskthreeb/dmg/U0/spo[10]_INST_0_i_3_n_0
    SLICE_X29Y78         LUT6 (Prop_lut6_I4_O)        0.298    10.968 r  ts/taskthreeb/dmg/U0/spo[10]_INST_0/O
                         net (fo=1, routed)           0.795    11.763    ts/taskthreeb/mpthreeOut[10]
    SLICE_X15Y81         LUT5 (Prop_lut5_I0_O)        0.124    11.887 r  ts/taskthreeb/speaker_inter[10]_i_1/O
                         net (fo=1, routed)           0.000    11.887    ts/taskthreeb_n_10
    SLICE_X15Y81         FDRE                                         r  ts/speaker_inter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3380, routed)        1.430    14.771    ts/CLK_IBUF_BUFG
    SLICE_X15Y81         FDRE                                         r  ts/speaker_inter_reg[10]/C
                         clock pessimism              0.258    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X15Y81         FDRE (Setup_fdre_C_D)        0.029    15.023    ts/speaker_inter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.023    
                         arrival time                         -11.887    
  -------------------------------------------------------------------
                         slack                                  3.136    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 ts/t2/gs28/fc/mtc/COUNT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/t2/gs28/fc/mtc/COUNT_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.392ns (76.863%)  route 0.118ns (23.137%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3380, routed)        0.565     1.448    ts/t2/gs28/fc/mtc/CLK_IBUF_BUFG
    SLICE_X9Y99          FDRE                                         r  ts/t2/gs28/fc/mtc/COUNT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  ts/t2/gs28/fc/mtc/COUNT_reg[8]/Q
                         net (fo=3, routed)           0.117     1.707    ts/t2/gs28/fc/mtc/COUNT_reg[31]_0[5]
    SLICE_X9Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.904 r  ts/t2/gs28/fc/mtc/COUNT_reg[8]_i_1__29/CO[3]
                         net (fo=1, routed)           0.001     1.904    ts/t2/gs28/fc/mtc/COUNT_reg[8]_i_1__29_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.958 r  ts/t2/gs28/fc/mtc/COUNT_reg[12]_i_1__29/O[0]
                         net (fo=1, routed)           0.000     1.958    ts/t2/gs28/fc/mtc/COUNT_reg[12]_i_1__29_n_7
    SLICE_X9Y100         FDRE                                         r  ts/t2/gs28/fc/mtc/COUNT_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3380, routed)        0.922     2.050    ts/t2/gs28/fc/mtc/CLK_IBUF_BUFG
    SLICE_X9Y100         FDRE                                         r  ts/t2/gs28/fc/mtc/COUNT_reg[12]/C
                         clock pessimism             -0.249     1.801    
    SLICE_X9Y100         FDRE (Hold_fdre_C_D)         0.105     1.906    ts/t2/gs28/fc/mtc/COUNT_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 ts/t2/gs80/fc/mtc/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/t2/gs80/fc/mtc/COUNT_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.495%)  route 0.121ns (23.505%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3380, routed)        0.592     1.475    ts/t2/gs80/fc/mtc/CLK_IBUF_BUFG
    SLICE_X5Y98          FDRE                                         r  ts/t2/gs80/fc/mtc/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  ts/t2/gs80/fc/mtc/COUNT_reg[3]/Q
                         net (fo=3, routed)           0.120     1.737    ts/t2/gs80/fc/mtc/COUNT_reg[31]_0[3]
    SLICE_X5Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.897 r  ts/t2/gs80/fc/mtc/COUNT_reg[0]_i_1__76/CO[3]
                         net (fo=1, routed)           0.000     1.897    ts/t2/gs80/fc/mtc/COUNT_reg[0]_i_1__76_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.936 r  ts/t2/gs80/fc/mtc/COUNT_reg[4]_i_1__76/CO[3]
                         net (fo=1, routed)           0.001     1.936    ts/t2/gs80/fc/mtc/COUNT_reg[4]_i_1__76_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.990 r  ts/t2/gs80/fc/mtc/COUNT_reg[8]_i_1__76/O[0]
                         net (fo=1, routed)           0.000     1.990    ts/t2/gs80/fc/mtc/COUNT_reg[8]_i_1__76_n_7
    SLICE_X5Y100         FDRE                                         r  ts/t2/gs80/fc/mtc/COUNT_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3380, routed)        0.949     2.077    ts/t2/gs80/fc/mtc/CLK_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  ts/t2/gs80/fc/mtc/COUNT_reg[8]/C
                         clock pessimism             -0.249     1.828    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.105     1.933    ts/t2/gs80/fc/mtc/COUNT_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 ts/t2/gs66/fc/mtc/COUNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/t2/gs66/fc/mtc/COUNT_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.505%)  route 0.121ns (23.495%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3380, routed)        0.562     1.445    ts/t2/gs66/fc/mtc/CLK_IBUF_BUFG
    SLICE_X37Y98         FDRE                                         r  ts/t2/gs66/fc/mtc/COUNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  ts/t2/gs66/fc/mtc/COUNT_reg[7]/Q
                         net (fo=3, routed)           0.120     1.707    ts/t2/gs66/fc/mtc/COUNT_reg[31]_0[7]
    SLICE_X37Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  ts/t2/gs66/fc/mtc/COUNT_reg[4]_i_1__64/CO[3]
                         net (fo=1, routed)           0.000     1.867    ts/t2/gs66/fc/mtc/COUNT_reg[4]_i_1__64_n_0
    SLICE_X37Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.906 r  ts/t2/gs66/fc/mtc/COUNT_reg[8]_i_1__64/CO[3]
                         net (fo=1, routed)           0.001     1.906    ts/t2/gs66/fc/mtc/COUNT_reg[8]_i_1__64_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.960 r  ts/t2/gs66/fc/mtc/COUNT_reg[12]_i_1__64/O[0]
                         net (fo=1, routed)           0.000     1.960    ts/t2/gs66/fc/mtc/COUNT_reg[12]_i_1__64_n_7
    SLICE_X37Y100        FDRE                                         r  ts/t2/gs66/fc/mtc/COUNT_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3380, routed)        0.917     2.045    ts/t2/gs66/fc/mtc/CLK_IBUF_BUFG
    SLICE_X37Y100        FDRE                                         r  ts/t2/gs66/fc/mtc/COUNT_reg[12]/C
                         clock pessimism             -0.249     1.796    
    SLICE_X37Y100        FDRE (Hold_fdre_C_D)         0.105     1.901    ts/t2/gs66/fc/mtc/COUNT_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           1.960    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 ts/t2/gs28/fc/mtc/COUNT_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/t2/gs28/fc/mtc/COUNT_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.403ns (77.351%)  route 0.118ns (22.649%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3380, routed)        0.565     1.448    ts/t2/gs28/fc/mtc/CLK_IBUF_BUFG
    SLICE_X9Y99          FDRE                                         r  ts/t2/gs28/fc/mtc/COUNT_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y99          FDRE (Prop_fdre_C_Q)         0.141     1.589 r  ts/t2/gs28/fc/mtc/COUNT_reg[8]/Q
                         net (fo=3, routed)           0.117     1.707    ts/t2/gs28/fc/mtc/COUNT_reg[31]_0[5]
    SLICE_X9Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.904 r  ts/t2/gs28/fc/mtc/COUNT_reg[8]_i_1__29/CO[3]
                         net (fo=1, routed)           0.001     1.904    ts/t2/gs28/fc/mtc/COUNT_reg[8]_i_1__29_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.969 r  ts/t2/gs28/fc/mtc/COUNT_reg[12]_i_1__29/O[2]
                         net (fo=1, routed)           0.000     1.969    ts/t2/gs28/fc/mtc/COUNT_reg[12]_i_1__29_n_5
    SLICE_X9Y100         FDRE                                         r  ts/t2/gs28/fc/mtc/COUNT_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3380, routed)        0.922     2.050    ts/t2/gs28/fc/mtc/CLK_IBUF_BUFG
    SLICE_X9Y100         FDRE                                         r  ts/t2/gs28/fc/mtc/COUNT_reg[14]/C
                         clock pessimism             -0.249     1.801    
    SLICE_X9Y100         FDRE (Hold_fdre_C_D)         0.105     1.906    ts/t2/gs28/fc/mtc/COUNT_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.906    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 ts/t2/gs16/fc/mtc/COUNT_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/t2/gs16/fc/mtc/COUNT_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.392ns (75.216%)  route 0.129ns (24.784%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3380, routed)        0.592     1.475    ts/t2/gs16/fc/mtc/CLK_IBUF_BUFG
    SLICE_X7Y99          FDRE                                         r  ts/t2/gs16/fc/mtc/COUNT_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  ts/t2/gs16/fc/mtc/COUNT_reg[20]/Q
                         net (fo=3, routed)           0.128     1.745    ts/t2/gs16/fc/mtc/COUNT_reg[31]_0[17]
    SLICE_X7Y99          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.942 r  ts/t2/gs16/fc/mtc/COUNT_reg[20]_i_1__18/CO[3]
                         net (fo=1, routed)           0.001     1.942    ts/t2/gs16/fc/mtc/COUNT_reg[20]_i_1__18_n_0
    SLICE_X7Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.996 r  ts/t2/gs16/fc/mtc/COUNT_reg[24]_i_1__18/O[0]
                         net (fo=1, routed)           0.000     1.996    ts/t2/gs16/fc/mtc/COUNT_reg[24]_i_1__18_n_7
    SLICE_X7Y100         FDRE                                         r  ts/t2/gs16/fc/mtc/COUNT_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3380, routed)        0.949     2.077    ts/t2/gs16/fc/mtc/CLK_IBUF_BUFG
    SLICE_X7Y100         FDRE                                         r  ts/t2/gs16/fc/mtc/COUNT_reg[24]/C
                         clock pessimism             -0.249     1.828    
    SLICE_X7Y100         FDRE (Hold_fdre_C_D)         0.105     1.933    ts/t2/gs16/fc/mtc/COUNT_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           1.996    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 ts/t2/gs54/fc/mtc/COUNT_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/t2/gs54/fc/mtc/COUNT_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.392ns (75.216%)  route 0.129ns (24.784%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3380, routed)        0.561     1.444    ts/t2/gs54/fc/mtc/CLK_IBUF_BUFG
    SLICE_X35Y99         FDRE                                         r  ts/t2/gs54/fc/mtc/COUNT_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y99         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  ts/t2/gs54/fc/mtc/COUNT_reg[24]/Q
                         net (fo=3, routed)           0.128     1.714    ts/t2/gs54/fc/mtc/COUNT_reg[31]_0[21]
    SLICE_X35Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.197     1.911 r  ts/t2/gs54/fc/mtc/COUNT_reg[24]_i_1__53/CO[3]
                         net (fo=1, routed)           0.001     1.911    ts/t2/gs54/fc/mtc/COUNT_reg[24]_i_1__53_n_0
    SLICE_X35Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.965 r  ts/t2/gs54/fc/mtc/COUNT_reg[28]_i_1__53/O[0]
                         net (fo=1, routed)           0.000     1.965    ts/t2/gs54/fc/mtc/COUNT_reg[28]_i_1__53_n_7
    SLICE_X35Y100        FDRE                                         r  ts/t2/gs54/fc/mtc/COUNT_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3380, routed)        0.917     2.045    ts/t2/gs54/fc/mtc/CLK_IBUF_BUFG
    SLICE_X35Y100        FDRE                                         r  ts/t2/gs54/fc/mtc/COUNT_reg[28]/C
                         clock pessimism             -0.249     1.796    
    SLICE_X35Y100        FDRE (Hold_fdre_C_D)         0.105     1.901    ts/t2/gs54/fc/mtc/COUNT_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.065    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 ts/t2/gs80/fc/mtc/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/t2/gs80/fc/mtc/COUNT_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.405ns (76.987%)  route 0.121ns (23.013%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.077ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3380, routed)        0.592     1.475    ts/t2/gs80/fc/mtc/CLK_IBUF_BUFG
    SLICE_X5Y98          FDRE                                         r  ts/t2/gs80/fc/mtc/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  ts/t2/gs80/fc/mtc/COUNT_reg[3]/Q
                         net (fo=3, routed)           0.120     1.737    ts/t2/gs80/fc/mtc/COUNT_reg[31]_0[3]
    SLICE_X5Y98          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.897 r  ts/t2/gs80/fc/mtc/COUNT_reg[0]_i_1__76/CO[3]
                         net (fo=1, routed)           0.000     1.897    ts/t2/gs80/fc/mtc/COUNT_reg[0]_i_1__76_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.936 r  ts/t2/gs80/fc/mtc/COUNT_reg[4]_i_1__76/CO[3]
                         net (fo=1, routed)           0.001     1.936    ts/t2/gs80/fc/mtc/COUNT_reg[4]_i_1__76_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.001 r  ts/t2/gs80/fc/mtc/COUNT_reg[8]_i_1__76/O[2]
                         net (fo=1, routed)           0.000     2.001    ts/t2/gs80/fc/mtc/COUNT_reg[8]_i_1__76_n_5
    SLICE_X5Y100         FDRE                                         r  ts/t2/gs80/fc/mtc/COUNT_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3380, routed)        0.949     2.077    ts/t2/gs80/fc/mtc/CLK_IBUF_BUFG
    SLICE_X5Y100         FDRE                                         r  ts/t2/gs80/fc/mtc/COUNT_reg[10]/C
                         clock pessimism             -0.249     1.828    
    SLICE_X5Y100         FDRE (Hold_fdre_C_D)         0.105     1.933    ts/t2/gs80/fc/mtc/COUNT_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.933    
                         arrival time                           2.001    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 ts/t2/gs56/fc/mtc/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/t2/gs56/fc/mtc/COUNT_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.371ns (66.662%)  route 0.186ns (33.338%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3380, routed)        0.594     1.477    ts/t2/gs56/fc/mtc/CLK_IBUF_BUFG
    SLICE_X2Y99          FDRE                                         r  ts/t2/gs56/fc/mtc/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y99          FDRE (Prop_fdre_C_Q)         0.164     1.641 r  ts/t2/gs56/fc/mtc/COUNT_reg[3]/Q
                         net (fo=3, routed)           0.185     1.826    ts/t2/gs56/fc/mtc/COUNT_reg[31]_0[3]
    SLICE_X2Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     1.980 r  ts/t2/gs56/fc/mtc/COUNT_reg[0]_i_1__54/CO[3]
                         net (fo=1, routed)           0.001     1.981    ts/t2/gs56/fc/mtc/COUNT_reg[0]_i_1__54_n_0
    SLICE_X2Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.034 r  ts/t2/gs56/fc/mtc/COUNT_reg[4]_i_1__54/O[0]
                         net (fo=1, routed)           0.000     2.034    ts/t2/gs56/fc/mtc/COUNT_reg[4]_i_1__54_n_7
    SLICE_X2Y100         FDRE                                         r  ts/t2/gs56/fc/mtc/COUNT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3380, routed)        0.951     2.079    ts/t2/gs56/fc/mtc/CLK_IBUF_BUFG
    SLICE_X2Y100         FDRE                                         r  ts/t2/gs56/fc/mtc/COUNT_reg[4]/C
                         clock pessimism             -0.249     1.830    
    SLICE_X2Y100         FDRE (Hold_fdre_C_D)         0.134     1.964    ts/t2/gs56/fc/mtc/COUNT_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.964    
                         arrival time                           2.034    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 ts/t2/gs66/fc/mtc/COUNT_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/t2/gs66/fc/mtc/COUNT_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.405ns (76.996%)  route 0.121ns (23.004%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3380, routed)        0.562     1.445    ts/t2/gs66/fc/mtc/CLK_IBUF_BUFG
    SLICE_X37Y98         FDRE                                         r  ts/t2/gs66/fc/mtc/COUNT_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y98         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  ts/t2/gs66/fc/mtc/COUNT_reg[7]/Q
                         net (fo=3, routed)           0.120     1.707    ts/t2/gs66/fc/mtc/COUNT_reg[31]_0[7]
    SLICE_X37Y98         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  ts/t2/gs66/fc/mtc/COUNT_reg[4]_i_1__64/CO[3]
                         net (fo=1, routed)           0.000     1.867    ts/t2/gs66/fc/mtc/COUNT_reg[4]_i_1__64_n_0
    SLICE_X37Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.906 r  ts/t2/gs66/fc/mtc/COUNT_reg[8]_i_1__64/CO[3]
                         net (fo=1, routed)           0.001     1.906    ts/t2/gs66/fc/mtc/COUNT_reg[8]_i_1__64_n_0
    SLICE_X37Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.971 r  ts/t2/gs66/fc/mtc/COUNT_reg[12]_i_1__64/O[2]
                         net (fo=1, routed)           0.000     1.971    ts/t2/gs66/fc/mtc/COUNT_reg[12]_i_1__64_n_5
    SLICE_X37Y100        FDRE                                         r  ts/t2/gs66/fc/mtc/COUNT_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3380, routed)        0.917     2.045    ts/t2/gs66/fc/mtc/CLK_IBUF_BUFG
    SLICE_X37Y100        FDRE                                         r  ts/t2/gs66/fc/mtc/COUNT_reg[14]/C
                         clock pessimism             -0.249     1.796    
    SLICE_X37Y100        FDRE (Hold_fdre_C_D)         0.105     1.901    ts/t2/gs66/fc/mtc/COUNT_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.901    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 ts/t2/gs44/fc/mtc/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/t2/gs44/fc/mtc/COUNT_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.559ns  (logic 0.371ns (66.403%)  route 0.188ns (33.597%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.352ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.050ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3380, routed)        0.565     1.448    ts/t2/gs44/fc/mtc/CLK_IBUF_BUFG
    SLICE_X8Y99          FDRE                                         r  ts/t2/gs44/fc/mtc/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y99          FDRE (Prop_fdre_C_Q)         0.164     1.612 r  ts/t2/gs44/fc/mtc/COUNT_reg[3]/Q
                         net (fo=3, routed)           0.187     1.799    ts/t2/gs44/fc/mtc/COUNT_reg[3]
    SLICE_X8Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     1.953 r  ts/t2/gs44/fc/mtc/COUNT_reg[0]_i_1__43/CO[3]
                         net (fo=1, routed)           0.001     1.954    ts/t2/gs44/fc/mtc/COUNT_reg[0]_i_1__43_n_0
    SLICE_X8Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.007 r  ts/t2/gs44/fc/mtc/COUNT_reg[4]_i_1__43/O[0]
                         net (fo=1, routed)           0.000     2.007    ts/t2/gs44/fc/mtc/COUNT_reg[4]_i_1__43_n_7
    SLICE_X8Y100         FDRE                                         r  ts/t2/gs44/fc/mtc/COUNT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=3380, routed)        0.922     2.050    ts/t2/gs44/fc/mtc/CLK_IBUF_BUFG
    SLICE_X8Y100         FDRE                                         r  ts/t2/gs44/fc/mtc/COUNT_reg[4]/C
                         clock pessimism             -0.249     1.801    
    SLICE_X8Y100         FDRE (Hold_fdre_C_D)         0.134     1.935    ts/t2/gs44/fc/mtc/COUNT_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.935    
                         arrival time                           2.007    
  -------------------------------------------------------------------
                         slack                                  0.072    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y96   fc0/mtc/COUNT_reg[20]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y96   fc0/mtc/COUNT_reg[21]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y96   fc0/mtc/COUNT_reg[22]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y96   fc0/mtc/COUNT_reg[23]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y97   fc0/mtc/COUNT_reg[24]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y97   fc0/mtc/COUNT_reg[25]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y97   fc0/mtc/COUNT_reg[26]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y97   fc0/mtc/COUNT_reg[27]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y98   fc0/mtc/COUNT_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X20Y129  ts/t2/gs50/fc/mtc/COUNT_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X20Y129  ts/t2/gs50/fc/mtc/COUNT_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y120   ts/t2/gs27/fc/mtc/OUTPUT_CLOCK_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y134  ts/t2/gs14/fc/mtc/COUNT_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y134  ts/t2/gs14/fc/mtc/COUNT_reg[25]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y134  ts/t2/gs14/fc/mtc/COUNT_reg[26]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y134  ts/t2/gs14/fc/mtc/COUNT_reg[27]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X38Y134  ts/t2/gs14/fc/mtc/OUTPUT_CLOCK_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y119  ts/t2/gs15/fc/mtc/COUNT_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y119  ts/t2/gs15/fc/mtc/COUNT_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y96   fc0/mtc/COUNT_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y96   fc0/mtc/COUNT_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y96   fc0/mtc/COUNT_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y96   fc0/mtc/COUNT_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y122  ts/t2/gs12/fc/mtc/COUNT_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y127  ts/t2/gs12/fc/mtc/OUTPUT_CLOCK_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X25Y131  ts/t2/gs38/fc/mtc/COUNT_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X25Y131  ts/t2/gs38/fc/mtc/COUNT_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y95   ts/t2/gs78/fc/mtc/COUNT_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X33Y95   ts/t2/gs78/fc/mtc/COUNT_reg[14]/C



