var g_data = {"name":"run_test.v","src":"task run_test();\n	reg [31:0] temp;\n\n	begin \n\n\n	$display(\"=======================================================================\");\n	$display(\"===========================Counter Control=============================\");\n	$display(\"============================default====================================\");\n	test_bench.write(TCR, 32'h0);\n	test_bench.write(TCR, 32'h1);\n	repeat(100) @(posedge test_bench.sys_clk);\n	test_bench.read(TDR0, temp);\n	test_bench.cmp(temp, TDR0, 32'h67, 32'hffff);\n\n	//div_val = 0\n	test_bench.write(TCR, 32'h0);\n	#10;\n	test_bench.write(TCR, 32'h003);\n	repeat(200) @(posedge test_bench.sys_clk);\n	test_bench.read(TDR0, temp);\n	test_bench.cmp(temp, TDR0, 32'hcb, 32'hffff);\n\n	//div_val = 1\n	test_bench.write(TCR, 32'h2);\n	test_bench.write(TCR, 32'h0);\n	#10;\n	test_bench.write(TCR, 32'h103);\n	repeat(200) @(posedge test_bench.sys_clk);\n	test_bench.read(TDR0, temp);\n	test_bench.cmp(temp, TDR0, 32'h65, 32'hffff);\n\n	//div_val = 2\n	test_bench.write(TCR, 32'h102);\n	test_bench.write(TCR, 32'h0);\n	#10;\n	test_bench.write(TCR, 32'h203);\n	repeat(200) @(posedge test_bench.sys_clk);\n	test_bench.read(TDR0, temp);\n	test_bench.cmp(temp, TDR0, 32'h32, 32'hffff);\n\n	//div_val = 3\n	test_bench.write(TCR, 32'h202);\n	test_bench.write(TCR, 32'h0);\n	#10;\n	test_bench.write(TCR, 32'h303);\n	repeat(200) @(posedge test_bench.sys_clk);\n	test_bench.read(TDR0, temp);\n	test_bench.cmp(temp, TDR0, 32'h19, 32'hffff);\n\n\n	//div_val = 4\n	test_bench.write(TCR, 32'h302);\n	test_bench.write(TCR, 32'h0);\n	#10;\n	test_bench.write(TCR, 32'h403);\n	repeat(400) @(posedge test_bench.sys_clk);\n	test_bench.read(TDR0, temp);\n	test_bench.cmp(temp, TDR0, 32'h19, 32'hffff);\n\n	//div_val = 5\n	test_bench.write(TCR, 32'h402);\n	test_bench.write(TCR, 32'h0);\n	#10;\n	test_bench.write(TCR, 32'h503);\n	repeat(400) @(posedge test_bench.sys_clk);\n	test_bench.read(TDR0, temp);\n	test_bench.cmp(temp, TDR0, 32'h0c, 32'hffff);\n\n	//div_val = 6\n	test_bench.write(TCR, 32'h502);\n	test_bench.write(TCR, 32'h0);\n	#10;\n	test_bench.write(TCR, 32'h603);\n	repeat(400) @(posedge test_bench.sys_clk);\n	test_bench.read(TDR0, temp);\n	test_bench.cmp(temp, TDR0, 32'h06, 32'hffff);\n\n	//div_val = 7\n	test_bench.write(TCR, 32'h602);\n	test_bench.write(TCR, 32'h0);\n	#10;\n	test_bench.write(TCR, 32'h703);\n	repeat(400) @(posedge test_bench.sys_clk);\n	test_bench.read(TDR0, temp);\n	test_bench.cmp(temp, TDR0, 32'h03, 32'hffff);\n\n	//div_val = 8\n	test_bench.write(TCR, 32'h702);\n	test_bench.write(TCR, 32'h0);\n	#10;\n	test_bench.write(TCR, 32'h803);\n	repeat(400) @(posedge test_bench.sys_clk);\n	test_bench.read(TDR0, temp);\n	test_bench.cmp(temp, TDR0, 32'h01, 32'hffff);\n\n	test_bench.write(TCR, 32'h802);\n	test_bench.write(TCR, 32'h0);\n	#10;\n\n	//Interrupt Occur -> Count continue\n	test_bench.write(TDR0, 32'hffff_fffa);\n	test_bench.write(TDR1, 32'hffff_ffff);\n	#10;\n	test_bench.write(TIER, 32'h1);\n	test_bench.write(TCR,  32'h1);\n\n	repeat(200) @(posedge test_bench.sys_clk);\n\n	test_bench.read(TDR0, temp);\n	test_bench.read(TISR, temp);\n\n	//TIER.int_en = 0 -> TISR.int_st = 0\n	test_bench.write(TCR, 32'h0);\n	test_bench.read(TDR0, temp);\n	test_bench.write(TIER, 32'h0);\n	test_bench.read(TIER, temp);\n	test_bench.read(TISR, temp);\n\n	//TISR parital\n	write_pstrb(TIER, 32'h1, 2);\n	test_bench.read(TIER, temp);\n\n	//TCR pslverr\n	test_bench.write(TCR, 32'h3);\n	#100;\n	write_pstrb(TCR, 32'h0, 14);\n	write_pstrb(TCR, 32'h0, 15);\n	\n	//TCR write error_respone with byte strb\n	test_bench.write(TCR, 32'h0);\n	write_pstrb(TCR, 32'h3, 15);\n	write_pstrb(TCR, 32'h2, 14);\n	write_pstrb(TCR, 32'h2, 15);\n	write_pstrb(TCR, 32'h0, 15);\n\n	write_pstrb(TCR, 32'h803, 15);\n	write_pstrb(TCR, 32'h802, 15);\n	write_pstrb(TCR, 32'h000, 15);\n\n	//TCR RW reserved bits\n	write_pstrb(TCR, 32'hffff_ffff, 15);\n	test_bench.read(TCR, temp);\n\n	write_pstrb(TCR, 32'h3, 1);\n	#100;\n	write_pstrb(TCR, 32'h1, 1);\n	#100;\n	write_pstrb(TCR, 32'h1, 2);\n	#100;\n	write_pstrb(TCR, 32'h0, 1);\n\n	//TIER\n	test_bench.write(TDR0, 32'hffff_fffe);\n	test_bench.write(TDR1, 32'hffff_ffff);\n	test_bench.write(TCR, 32'h3);	\n	repeat(50) @(posedge test_bench.sys_clk);\n	 \n	test_bench.write(TIER, 32'h1);\n	test_bench.write(TISR, 32'h1);\n	test_bench.read(TISR, temp);\n	test_bench.read(TIER, temp);\n	//test_bench.write(TDR0, 32'hffff_fffe);\n	//test_bench.write(TDR1, 32'hffff_ffff);\n	//test_bench.write(TCR, 32'3);	\n	repeat(50) @(posedge test_bench.sys_clk);\n	test_bench.write(TIER, 32'h1);\n	test_bench.write(TISR, 32'h1);\n	repeat(5) @(posedge test_bench.sys_clk); \n	test_bench.read(TISR, temp);\n	test_bench.read(TIER, temp);	\n\nend\nendtask\n\n","lang":"verilog"};
processSrcData(g_data);