\BOOKMARK [1][-]{section.1}{Introduzione}{}% 1
\BOOKMARK [1][-]{section.2}{Background}{}% 2
\BOOKMARK [2][-]{subsection.2.1}{Progettazione hardware}{section.2}% 3
\BOOKMARK [2][-]{subsection.2.2}{IEEE 754 single-precision binary floating-point format}{section.2}% 4
\BOOKMARK [1][-]{section.3}{Metodologia applicata}{}% 5
\BOOKMARK [2][-]{subsection.3.1}{Struttura progetto}{section.3}% 6
\BOOKMARK [2][-]{subsection.3.2}{Procedimento}{section.3}% 7
\BOOKMARK [2][-]{subsection.3.3}{Vincoli ed Architettura}{section.3}% 8
\BOOKMARK [2][-]{subsection.3.4}{multiplier}{section.3}% 9
\BOOKMARK [2][-]{subsection.3.5}{double\137multiplier}{section.3}% 10
\BOOKMARK [2][-]{subsection.3.6}{testbench}{section.3}% 11
\BOOKMARK [1][-]{section.4}{risultati}{}% 12
\BOOKMARK [2][-]{subsection.4.1}{Simulazioni con script TCL}{section.4}% 13
\BOOKMARK [2][-]{subsection.4.2}{Simulazione con testbench in Verilog}{section.4}% 14
\BOOKMARK [2][-]{subsection.4.3}{Simulazione con testbench in SystemC}{section.4}% 15
\BOOKMARK [2][-]{subsection.4.4}{Sintesi double\137multiplier}{section.4}% 16
\BOOKMARK [2][-]{subsection.4.5}{Sintesi multiplier e HLS}{section.4}% 17
\BOOKMARK [1][-]{section.5}{Conclusioni}{}% 18
\BOOKMARK [1][-]{section*.20}{Riferimenti bibliografici}{}% 19
\BOOKMARK [1][-]{section*.21}{Appendice}{}% 20
