#-----------------------------------------------------------
# Vivado v2024.1.2 (64-bit)
# SW Build 5164865 on Thu Sep  5 14:37:11 MDT 2024
# IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
# SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
# Start of session at: Thu Nov 21 15:29:21 2024
# Process ID: 25056
# Current directory: C:/Projects/ERN24004/Projects/Cora-Z7-GPIO-IP
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent34336 C:\Projects\ERN24004\Projects\Cora-Z7-GPIO-IP\Cora-Z7-GPIO-IP-test.xpr
# Log file: C:/Projects/ERN24004/Projects/Cora-Z7-GPIO-IP/vivado.log
# Journal file: C:/Projects/ERN24004/Projects/Cora-Z7-GPIO-IP\vivado.jou
# Running On        :DonGun
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :13th Gen Intel(R) Core(TM) i7-13700K
# CPU Frequency     :3418 MHz
# CPU Physical cores:16
# CPU Logical cores :24
# Host memory       :34124 MB
# Swap memory       :2147 MB
# Total Virtual     :36272 MB
# Available Virtual :19935 MB
#-----------------------------------------------------------
start_gui
open_project C:/Projects/ERN24004/Projects/Cora-Z7-GPIO-IP/Cora-Z7-GPIO-IP-test.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2024.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [Project 1-313] Project file moved from 'C:/Projects/ERN24004/Projects/Cora-Z7-GPIO-IP-test' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/ERN24004/digilent/vivado-library-master'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/ERN24004/Projects/Cora-Z7-GPIO-IP/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.1/data/ip'.
open_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:10 . Memory (MB): peak = 1809.859 ; gain = 548.977
update_compile_order -fileset sources_1
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/ERN24004/digilent/vivado-library-master'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/ERN24004/Projects/Cora-Z7-GPIO-IP/ip_repo'.
report_ip_status -name ip_status
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/ERN24004/digilent/vivado-library-master'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Projects/ERN24004/Projects/Cora-Z7-GPIO-IP/ip_repo'.
report_ip_status -name ip_status
upgrade_ip -vlnv spicer.local:user:GPIO_Control:1.0 [get_ips  design_1_GPIO_Control_0_0] -log ip_upgrade.log
Reading block design file <C:/Projects/ERN24004/Projects/Cora-Z7-GPIO-IP/Cora-Z7-GPIO-IP-test.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- spicer.local:user:GPIO_Control:1.0 - GPIO_Control_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_50M
Successfully read diagram <design_1> from block design file <C:/Projects/ERN24004/Projects/Cora-Z7-GPIO-IP/Cora-Z7-GPIO-IP-test.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading 'C:/Projects/ERN24004/Projects/Cora-Z7-GPIO-IP/Cora-Z7-GPIO-IP-test.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-3420] Updated design_1_GPIO_Control_0_0 to use current project options
Wrote  : <C:\Projects\ERN24004\Projects\Cora-Z7-GPIO-IP\Cora-Z7-GPIO-IP-test.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <C:/Projects/ERN24004/Projects/Cora-Z7-GPIO-IP/Cora-Z7-GPIO-IP-test.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Projects/ERN24004/Projects/Cora-Z7-GPIO-IP/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_GPIO_Control_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Projects/ERN24004/Projects/Cora-Z7-GPIO-IP/Cora-Z7-GPIO-IP-test.srcs/sources_1/bd/design_1/design_1.bd]
Wrote  : <C:\Projects\ERN24004\Projects\Cora-Z7-GPIO-IP\Cora-Z7-GPIO-IP-test.srcs\sources_1\bd\design_1\design_1.bd> 
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/GPIO_Control_0/switches'(2) to pin '/switches_0'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Projects/ERN24004/Projects/Cora-Z7-GPIO-IP/Cora-Z7-GPIO-IP-test.gen/sources_1/bd/design_1/synth/design_1.v
CRITICAL WARNING: [BD 41-2383] Width mismatch when connecting input pin '/GPIO_Control_0/switches'(2) to pin '/switches_0'(8) - Only lower order bits will be connected, and other input bits of this pin will be left unconnected.
Verilog Output written to : c:/Projects/ERN24004/Projects/Cora-Z7-GPIO-IP/Cora-Z7-GPIO-IP-test.gen/sources_1/bd/design_1/sim/design_1.v
Verilog Output written to : c:/Projects/ERN24004/Projects/Cora-Z7-GPIO-IP/Cora-Z7-GPIO-IP-test.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block GPIO_Control_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Projects/ERN24004/Projects/Cora-Z7-GPIO-IP/Cora-Z7-GPIO-IP-test.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file c:/Projects/ERN24004/Projects/Cora-Z7-GPIO-IP/Cora-Z7-GPIO-IP-test.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File c:/Projects/ERN24004/Projects/Cora-Z7-GPIO-IP/Cora-Z7-GPIO-IP-test.gen/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_GPIO_Control_0_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_GPIO_Control_0_0
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_auto_pc_0
INFO: [IP_Flow 19-6922] IPCACHE: Exporting cached entry 8303ab40dec7ec38 to dir: c:/Projects/ERN24004/Projects/Cora-Z7-GPIO-IP/Cora-Z7-GPIO-IP-test.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Projects/ERN24004/Projects/Cora-Z7-GPIO-IP/Cora-Z7-GPIO-IP-test.cache/ip/2024.1.2/8/3/8303ab40dec7ec38/design_1_auto_pc_0.dcp to c:/Projects/ERN24004/Projects/Cora-Z7-GPIO-IP/Cora-Z7-GPIO-IP-test.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Projects/ERN24004/Projects/Cora-Z7-GPIO-IP/Cora-Z7-GPIO-IP-test.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0.dcp
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Projects/ERN24004/Projects/Cora-Z7-GPIO-IP/Cora-Z7-GPIO-IP-test.cache/ip/2024.1.2/8/3/8303ab40dec7ec38/design_1_auto_pc_0_sim_netlist.v to c:/Projects/ERN24004/Projects/Cora-Z7-GPIO-IP/Cora-Z7-GPIO-IP-test.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Projects/ERN24004/Projects/Cora-Z7-GPIO-IP/Cora-Z7-GPIO-IP-test.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Projects/ERN24004/Projects/Cora-Z7-GPIO-IP/Cora-Z7-GPIO-IP-test.cache/ip/2024.1.2/8/3/8303ab40dec7ec38/design_1_auto_pc_0_sim_netlist.vhdl to c:/Projects/ERN24004/Projects/Cora-Z7-GPIO-IP/Cora-Z7-GPIO-IP-test.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Projects/ERN24004/Projects/Cora-Z7-GPIO-IP/Cora-Z7-GPIO-IP-test.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_sim_netlist.vhdl
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Projects/ERN24004/Projects/Cora-Z7-GPIO-IP/Cora-Z7-GPIO-IP-test.cache/ip/2024.1.2/8/3/8303ab40dec7ec38/design_1_auto_pc_0_stub.v to c:/Projects/ERN24004/Projects/Cora-Z7-GPIO-IP/Cora-Z7-GPIO-IP-test.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Projects/ERN24004/Projects/Cora-Z7-GPIO-IP/Cora-Z7-GPIO-IP-test.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.v
INFO: [IP_Flow 19-6928] IPCACHE: copied cached file c:/Projects/ERN24004/Projects/Cora-Z7-GPIO-IP/Cora-Z7-GPIO-IP-test.cache/ip/2024.1.2/8/3/8303ab40dec7ec38/design_1_auto_pc_0_stub.vhdl to c:/Projects/ERN24004/Projects/Cora-Z7-GPIO-IP/Cora-Z7-GPIO-IP-test.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl.
INFO: [IP_Flow 19-6926] IPCACHE: added file to list for BOM: c:/Projects/ERN24004/Projects/Cora-Z7-GPIO-IP/Cora-Z7-GPIO-IP-test.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_stub.vhdl
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 8303ab40dec7ec38; cache size = 1.598 MB.
export_ip_user_files -of_objects [get_files C:/Projects/ERN24004/Projects/Cora-Z7-GPIO-IP/Cora-Z7-GPIO-IP-test.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Projects/ERN24004/Projects/Cora-Z7-GPIO-IP/Cora-Z7-GPIO-IP-test.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_GPIO_Control_0_0_synth_1 -jobs 4
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_GPIO_Control_0_0
[Thu Nov 21 15:31:53 2024] Launched design_1_GPIO_Control_0_0_synth_1...
Run output will be captured here: C:/Projects/ERN24004/Projects/Cora-Z7-GPIO-IP/Cora-Z7-GPIO-IP-test.runs/design_1_GPIO_Control_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Projects/ERN24004/Projects/Cora-Z7-GPIO-IP/Cora-Z7-GPIO-IP-test.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Projects/ERN24004/Projects/Cora-Z7-GPIO-IP/Cora-Z7-GPIO-IP-test.ip_user_files/sim_scripts -ip_user_files_dir C:/Projects/ERN24004/Projects/Cora-Z7-GPIO-IP/Cora-Z7-GPIO-IP-test.ip_user_files -ipstatic_source_dir C:/Projects/ERN24004/Projects/Cora-Z7-GPIO-IP/Cora-Z7-GPIO-IP-test.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Projects/ERN24004/Projects/Cora-Z7-GPIO-IP/Cora-Z7-GPIO-IP-test.cache/compile_simlib/modelsim} {questa=C:/Projects/ERN24004/Projects/Cora-Z7-GPIO-IP/Cora-Z7-GPIO-IP-test.cache/compile_simlib/questa} {riviera=C:/Projects/ERN24004/Projects/Cora-Z7-GPIO-IP/Cora-Z7-GPIO-IP-test.cache/compile_simlib/riviera} {activehdl=C:/Projects/ERN24004/Projects/Cora-Z7-GPIO-IP/Cora-Z7-GPIO-IP-test.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
INFO: [Project 1-1161] Replacing file C:/Projects/ERN24004/Projects/Cora-Z7-GPIO-IP/Cora-Z7-GPIO-IP-test.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp with file C:/Projects/ERN24004/Projects/Cora-Z7-GPIO-IP/Cora-Z7-GPIO-IP-test.runs/synth_1/design_1_wrapper.dcp
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Projects/ERN24004/Projects/Cora-Z7-GPIO-IP/Cora-Z7-GPIO-IP-test.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_GPIO_Control_0_0
[Thu Nov 21 15:32:09 2024] Launched design_1_GPIO_Control_0_0_synth_1, synth_1...
Run output will be captured here:
design_1_GPIO_Control_0_0_synth_1: C:/Projects/ERN24004/Projects/Cora-Z7-GPIO-IP/Cora-Z7-GPIO-IP-test.runs/design_1_GPIO_Control_0_0_synth_1/runme.log
synth_1: C:/Projects/ERN24004/Projects/Cora-Z7-GPIO-IP/Cora-Z7-GPIO-IP-test.runs/synth_1/runme.log
[Thu Nov 21 15:32:09 2024] Launched impl_1...
Run output will be captured here: C:/Projects/ERN24004/Projects/Cora-Z7-GPIO-IP/Cora-Z7-GPIO-IP-test.runs/impl_1/runme.log
write_bd_tcl -force C:/Projects/ERN24004/Projects/Cora-Z7-GPIO-IP/pynq/gpio.tcl
WARNING: [BD 41-2937] The design that will be created by this Tcl script contains the following user IPs:
/GPIO_Control_0
Please add the following user repository(s):
c:/Projects/ERN24004/Projects/Cora-Z7-GPIO-IP/ip_repo
before sourcing this Tcl script or use write_project_tcl.
INFO: [BD 5-148] Tcl file written out <C:/Projects/ERN24004/Projects/Cora-Z7-GPIO-IP/pynq/gpio.tcl>.

file copy -force C:/Projects/ERN24004/Projects/Cora-Z7-GPIO-IP/Cora-Z7-GPIO-IP-test.runs/impl_1/design_1_wrapper.bit C:/Projects/ERN24004/Projects/Cora-Z7-GPIO-IP/pynq/gpio.bit
