TRACE::2020-07-11.13:54:22::SCWPlatform::Trying to open the hw design at C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:22::SCWPlatform::DSA given C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:22::SCWPlatform::DSA absoulate path C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:28::SCWPlatform::DSA directory C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw
TRACE::2020-07-11.13:54:28::SCWPlatform:: Platform Path C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:28::SCWPlatform:: Unique name xilinx:arty::0.0
TRACE::2020-07-11.13:54:28::SCWPlatform::Do not have an existing db opened. 
TRACE::2020-07-11.13:54:28::SCWPlatform::Opened new HwDB with name fpga_0
TRACE::2020-07-11.13:54:28::SCWWriter::formatted JSON is {
	"platformName":	"fpga",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"fpga",
	"platHandOff":	"C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/MicroGPIO/fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"true",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2020-07-11.13:54:28::SCWWriter::formatted JSON is {
	"platformName":	"fpga",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"fpga",
	"platHandOff":	"C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/MicroGPIO/fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"true",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"fpga",
	"systems":	[{
			"systemName":	"fpga",
			"systemDesc":	"fpga",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"fpga"
		}]
}
TRACE::2020-07-11.13:54:28::SCWWriter::formatted JSON is {
	"platformName":	"fpga",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"fpga",
	"platHandOff":	"C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/MicroGPIO/fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"true",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"fpga",
	"systems":	[{
			"systemName":	"fpga",
			"systemDesc":	"fpga",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"fpga"
		}]
}
TRACE::2020-07-11.13:54:29::SCWPlatform::Trying to open the hw design at C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:29::SCWPlatform::DSA given C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:29::SCWPlatform::DSA absoulate path C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:29::SCWPlatform::DSA directory C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw
TRACE::2020-07-11.13:54:29::SCWPlatform:: Platform Path C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:29::SCWPlatform:: Unique name xilinx:arty::0.0
TRACE::2020-07-11.13:54:29::SCWPlatform::Trying to set the existing hwdb with name fpga_0
TRACE::2020-07-11.13:54:29::SCWPlatform::Opened existing hwdb fpga_0
TRACE::2020-07-11.13:54:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-11.13:54:29::SCWDomain::checking for install qemu data   : 
TRACE::2020-07-11.13:54:29::SCWPlatform::Trying to open the hw design at C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:29::SCWPlatform::DSA given C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:29::SCWPlatform::DSA absoulate path C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:29::SCWPlatform::DSA directory C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw
TRACE::2020-07-11.13:54:29::SCWPlatform:: Platform Path C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:29::SCWPlatform:: Unique name xilinx:arty::0.0
TRACE::2020-07-11.13:54:29::SCWPlatform::Trying to set the existing hwdb with name fpga_0
TRACE::2020-07-11.13:54:29::SCWPlatform::Opened existing hwdb fpga_0
TRACE::2020-07-11.13:54:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-11.13:54:29::SCWPlatform::Trying to open the hw design at C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:29::SCWPlatform::DSA given C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:29::SCWPlatform::DSA absoulate path C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:29::SCWPlatform::DSA directory C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw
TRACE::2020-07-11.13:54:29::SCWPlatform:: Platform Path C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:29::SCWPlatform:: Unique name xilinx:arty::0.0
TRACE::2020-07-11.13:54:29::SCWPlatform::Trying to set the existing hwdb with name fpga_0
TRACE::2020-07-11.13:54:29::SCWPlatform::Opened existing hwdb fpga_0
TRACE::2020-07-11.13:54:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-11.13:54:29::SCWPlatform::Trying to open the hw design at C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:29::SCWPlatform::DSA given C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:29::SCWPlatform::DSA absoulate path C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:29::SCWPlatform::DSA directory C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw
TRACE::2020-07-11.13:54:29::SCWPlatform:: Platform Path C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:29::SCWPlatform:: Unique name xilinx:arty::0.0
TRACE::2020-07-11.13:54:29::SCWPlatform::Trying to set the existing hwdb with name fpga_0
TRACE::2020-07-11.13:54:29::SCWPlatform::Opened existing hwdb fpga_0
TRACE::2020-07-11.13:54:29::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-11.13:54:29::SCWMssOS::Checking the sw design at  C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2020-07-11.13:54:29::SCWMssOS::DEBUG:  swdes dump  
TRACE::2020-07-11.13:54:29::SCWMssOS::No sw design opened at  C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2020-07-11.13:54:29::SCWMssOS::mss does not exists at C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2020-07-11.13:54:29::SCWMssOS::Creating sw design at  C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2020-07-11.13:54:29::SCWMssOS::Adding the swdes entry, created swdb C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/microblaze_0/domain_microblaze_0/bsp/system.mss with des name C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2020-07-11.13:54:29::SCWMssOS::updating the scw layer changes to swdes at   C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2020-07-11.13:54:29::SCWMssOS::Writing mss at C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2020-07-11.13:54:29::SCWMssOS::Completed writing the mss file at C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/microblaze_0/domain_microblaze_0/bsp
TRACE::2020-07-11.13:54:29::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2020-07-11.13:54:30::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2020-07-11.13:54:30::SCWMssOS::Completed writing the mss file at C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/microblaze_0/domain_microblaze_0/bsp
TRACE::2020-07-11.13:54:30::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2020-07-11.13:54:50::SCWMssOS::Saving the mss changes C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2020-07-11.13:54:50::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-07-11.13:54:50::SCWMssOS::Running validate of swdbs.
KEYINFO::2020-07-11.13:54:50::SCWMssOS::Could not open the swdb for C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/microblaze_0/domain_microblaze_0/bsp/system.mss
KEYINFO::2020-07-11.13:54:50::SCWMssOS::Could not open the sw design at  C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/microblaze_0/domain_microblaze_0/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/microblaze_0/domain_microblaze_0/bsp/system.mss is not found

TRACE::2020-07-11.13:54:50::SCWMssOS::Cleared the swdb table entry
TRACE::2020-07-11.13:54:50::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/microblaze_0/domain_microblaze_0/bsp/system.mss with des name system
TRACE::2020-07-11.13:54:50::SCWMssOS::Writing the mss file completed C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2020-07-11.13:54:50::SCWMssOS::Commit changes completed.
TRACE::2020-07-11.13:54:50::SCWPlatform::Trying to open the hw design at C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:50::SCWPlatform::DSA given C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:50::SCWPlatform::DSA absoulate path C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:50::SCWPlatform::DSA directory C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw
TRACE::2020-07-11.13:54:50::SCWPlatform:: Platform Path C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:50::SCWPlatform:: Unique name xilinx:arty::0.0
TRACE::2020-07-11.13:54:50::SCWPlatform::Trying to set the existing hwdb with name fpga_0
TRACE::2020-07-11.13:54:50::SCWPlatform::Opened existing hwdb fpga_0
TRACE::2020-07-11.13:54:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-11.13:54:50::SCWMssOS::Checking the sw design at  C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2020-07-11.13:54:50::SCWMssOS::DEBUG:  swdes dump  C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/microblaze_0/domain_microblaze_0/bsp/system.mss|system||

TRACE::2020-07-11.13:54:50::SCWMssOS::Sw design exists and opened at  C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2020-07-11.13:54:50::SCWPlatform::Trying to open the hw design at C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:50::SCWPlatform::DSA given C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:50::SCWPlatform::DSA absoulate path C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:50::SCWPlatform::DSA directory C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw
TRACE::2020-07-11.13:54:50::SCWPlatform:: Platform Path C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:50::SCWPlatform:: Unique name xilinx:arty::0.0
TRACE::2020-07-11.13:54:50::SCWPlatform::Trying to set the existing hwdb with name fpga_0
TRACE::2020-07-11.13:54:50::SCWPlatform::Opened existing hwdb fpga_0
TRACE::2020-07-11.13:54:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-11.13:54:50::SCWMssOS::Checking the sw design at  C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2020-07-11.13:54:50::SCWMssOS::DEBUG:  swdes dump  C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/microblaze_0/domain_microblaze_0/bsp/system.mss|system||

TRACE::2020-07-11.13:54:50::SCWMssOS::Sw design exists and opened at  C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2020-07-11.13:54:50::SCWPlatform::Trying to open the hw design at C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:50::SCWPlatform::DSA given C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:50::SCWPlatform::DSA absoulate path C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:50::SCWPlatform::DSA directory C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw
TRACE::2020-07-11.13:54:50::SCWPlatform:: Platform Path C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:50::SCWPlatform:: Unique name xilinx:arty::0.0
TRACE::2020-07-11.13:54:50::SCWPlatform::Trying to set the existing hwdb with name fpga_0
TRACE::2020-07-11.13:54:50::SCWPlatform::Opened existing hwdb fpga_0
TRACE::2020-07-11.13:54:50::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-11.13:54:50::SCWMssOS::Checking the sw design at  C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2020-07-11.13:54:50::SCWMssOS::DEBUG:  swdes dump  C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/microblaze_0/domain_microblaze_0/bsp/system.mss|system||

TRACE::2020-07-11.13:54:50::SCWMssOS::Sw design exists and opened at  C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2020-07-11.13:54:51::SCWWriter::formatted JSON is {
	"platformName":	"fpga",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"fpga",
	"platHandOff":	"C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/MicroGPIO/fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"true",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"fpga",
	"systems":	[{
			"systemName":	"fpga",
			"systemDesc":	"fpga",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"fpga",
			"sysActiveDom":	"domain_microblaze_0",
			"sysDefaultDom":	"domain_microblaze_0",
			"domains":	[{
					"domainName":	"domain_microblaze_0",
					"domainDispName":	"domain_microblaze_0",
					"domainDesc":	"domain_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"0a6d9c1663aa00ba1bfe78425f875701",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-07-11.13:54:51::SCWPlatform::Started generating the artifacts platform fpga
TRACE::2020-07-11.13:54:51::SCWPlatform::Sanity checking of platform is completed
LOG::2020-07-11.13:54:51::SCWPlatform::Started generating the artifacts for system configuration fpga
LOG::2020-07-11.13:54:51::SCWSystem::Checking the domain domain_microblaze_0
LOG::2020-07-11.13:54:51::SCWSystem::Not a boot domain 
LOG::2020-07-11.13:54:51::SCWSystem::Started Processing the domain domain_microblaze_0
TRACE::2020-07-11.13:54:51::SCWDomain::Generating domain artifcats
TRACE::2020-07-11.13:54:51::SCWMssOS::Generating standalone artifcats
TRACE::2020-07-11.13:54:51::SCWMssOS:: Copying the user libraries. 
TRACE::2020-07-11.13:54:51::SCWPlatform::Trying to open the hw design at C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:51::SCWPlatform::DSA given C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:51::SCWPlatform::DSA absoulate path C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:51::SCWPlatform::DSA directory C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw
TRACE::2020-07-11.13:54:51::SCWPlatform:: Platform Path C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:51::SCWPlatform:: Unique name xilinx:arty::0.0
TRACE::2020-07-11.13:54:51::SCWPlatform::Trying to set the existing hwdb with name fpga_0
TRACE::2020-07-11.13:54:51::SCWPlatform::Opened existing hwdb fpga_0
TRACE::2020-07-11.13:54:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-11.13:54:51::SCWMssOS::Checking the sw design at  C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2020-07-11.13:54:51::SCWMssOS::DEBUG:  swdes dump  C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/microblaze_0/domain_microblaze_0/bsp/system.mss|system||

TRACE::2020-07-11.13:54:51::SCWMssOS::Sw design exists and opened at  C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2020-07-11.13:54:51::SCWMssOS::Completed writing the mss file at C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/microblaze_0/domain_microblaze_0/bsp
TRACE::2020-07-11.13:54:51::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2020-07-11.13:54:51::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-07-11.13:54:51::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-07-11.13:54:51::SCWDomain::Skipping the build for domain :  domain_microblaze_0
TRACE::2020-07-11.13:54:51::SCWMssOS::skipping the bsp build ... 
TRACE::2020-07-11.13:54:51::SCWMssOS::Copying to export directory.
TRACE::2020-07-11.13:54:51::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-07-11.13:54:51::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-07-11.13:54:51::SCWSystem::Completed Processing the domain domain_microblaze_0
LOG::2020-07-11.13:54:51::SCWSystem::Completed Processing the sysconfig fpga
LOG::2020-07-11.13:54:51::SCWPlatform::Completed generating the artifacts for system configuration fpga
TRACE::2020-07-11.13:54:51::SCWPlatform::Started preparing the platform 
TRACE::2020-07-11.13:54:51::SCWSystem::Writing the bif file for system config fpga
TRACE::2020-07-11.13:54:51::SCWSystem::dir created 
TRACE::2020-07-11.13:54:51::SCWSystem::Writing the bif 
TRACE::2020-07-11.13:54:51::SCWPlatform::Started writing the spfm file 
TRACE::2020-07-11.13:54:51::SCWPlatform::Started writing the xpfm file 
TRACE::2020-07-11.13:54:51::SCWPlatform::Completed generating the platform
TRACE::2020-07-11.13:54:51::SCWMssOS::Saving the mss changes C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2020-07-11.13:54:51::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-07-11.13:54:51::SCWMssOS::Completed writemss as part of save.
TRACE::2020-07-11.13:54:51::SCWMssOS::Commit changes completed.
TRACE::2020-07-11.13:54:51::SCWPlatform::Trying to open the hw design at C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:51::SCWPlatform::DSA given C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:51::SCWPlatform::DSA absoulate path C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:51::SCWPlatform::DSA directory C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw
TRACE::2020-07-11.13:54:51::SCWPlatform:: Platform Path C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:51::SCWPlatform:: Unique name xilinx:arty::0.0
TRACE::2020-07-11.13:54:51::SCWPlatform::Trying to set the existing hwdb with name fpga_0
TRACE::2020-07-11.13:54:51::SCWPlatform::Opened existing hwdb fpga_0
TRACE::2020-07-11.13:54:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-11.13:54:51::SCWMssOS::Checking the sw design at  C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2020-07-11.13:54:51::SCWMssOS::DEBUG:  swdes dump  C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/microblaze_0/domain_microblaze_0/bsp/system.mss|system||

TRACE::2020-07-11.13:54:51::SCWMssOS::Sw design exists and opened at  C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2020-07-11.13:54:51::SCWPlatform::Trying to open the hw design at C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:51::SCWPlatform::DSA given C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:51::SCWPlatform::DSA absoulate path C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:51::SCWPlatform::DSA directory C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw
TRACE::2020-07-11.13:54:51::SCWPlatform:: Platform Path C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:51::SCWPlatform:: Unique name xilinx:arty::0.0
TRACE::2020-07-11.13:54:51::SCWPlatform::Trying to set the existing hwdb with name fpga_0
TRACE::2020-07-11.13:54:51::SCWPlatform::Opened existing hwdb fpga_0
TRACE::2020-07-11.13:54:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-11.13:54:51::SCWMssOS::Checking the sw design at  C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2020-07-11.13:54:51::SCWMssOS::DEBUG:  swdes dump  C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/microblaze_0/domain_microblaze_0/bsp/system.mss|system||

TRACE::2020-07-11.13:54:51::SCWMssOS::Sw design exists and opened at  C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2020-07-11.13:54:51::SCWPlatform::Trying to open the hw design at C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:51::SCWPlatform::DSA given C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:51::SCWPlatform::DSA absoulate path C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:51::SCWPlatform::DSA directory C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw
TRACE::2020-07-11.13:54:51::SCWPlatform:: Platform Path C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:51::SCWPlatform:: Unique name xilinx:arty::0.0
TRACE::2020-07-11.13:54:51::SCWPlatform::Trying to set the existing hwdb with name fpga_0
TRACE::2020-07-11.13:54:51::SCWPlatform::Opened existing hwdb fpga_0
TRACE::2020-07-11.13:54:51::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-11.13:54:51::SCWMssOS::Checking the sw design at  C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2020-07-11.13:54:51::SCWMssOS::DEBUG:  swdes dump  C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/microblaze_0/domain_microblaze_0/bsp/system.mss|system||

TRACE::2020-07-11.13:54:51::SCWMssOS::Sw design exists and opened at  C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2020-07-11.13:54:51::SCWWriter::formatted JSON is {
	"platformName":	"fpga",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"fpga",
	"platHandOff":	"C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/MicroGPIO/fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"true",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"fpga",
	"systems":	[{
			"systemName":	"fpga",
			"systemDesc":	"fpga",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"fpga",
			"sysActiveDom":	"domain_microblaze_0",
			"sysDefaultDom":	"domain_microblaze_0",
			"domains":	[{
					"domainName":	"domain_microblaze_0",
					"domainDispName":	"domain_microblaze_0",
					"domainDesc":	"domain_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"0a6d9c1663aa00ba1bfe78425f875701",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-07-11.13:54:51::SCWPlatform::updated the xpfm file.
TRACE::2020-07-11.13:54:52::SCWPlatform::Trying to open the hw design at C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:52::SCWPlatform::DSA given C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:52::SCWPlatform::DSA absoulate path C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:52::SCWPlatform::DSA directory C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw
TRACE::2020-07-11.13:54:52::SCWPlatform:: Platform Path C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:52::SCWPlatform:: Unique name xilinx:arty::0.0
TRACE::2020-07-11.13:54:52::SCWPlatform::Trying to set the existing hwdb with name fpga_0
TRACE::2020-07-11.13:54:52::SCWPlatform::Opened existing hwdb fpga_0
TRACE::2020-07-11.13:54:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-11.13:54:52::SCWMssOS::Checking the sw design at  C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2020-07-11.13:54:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/microblaze_0/domain_microblaze_0/bsp/system.mss|system||

TRACE::2020-07-11.13:54:52::SCWMssOS::Sw design exists and opened at  C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2020-07-11.13:54:52::SCWMssOS::Saving the mss changes C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2020-07-11.13:54:52::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-07-11.13:54:52::SCWMssOS::Completed writemss as part of save.
TRACE::2020-07-11.13:54:52::SCWMssOS::Commit changes completed.
TRACE::2020-07-11.13:54:52::SCWPlatform::Trying to open the hw design at C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:52::SCWPlatform::DSA given C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:52::SCWPlatform::DSA absoulate path C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:52::SCWPlatform::DSA directory C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw
TRACE::2020-07-11.13:54:52::SCWPlatform:: Platform Path C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:52::SCWPlatform:: Unique name xilinx:arty::0.0
TRACE::2020-07-11.13:54:52::SCWPlatform::Trying to set the existing hwdb with name fpga_0
TRACE::2020-07-11.13:54:52::SCWPlatform::Opened existing hwdb fpga_0
TRACE::2020-07-11.13:54:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-11.13:54:52::SCWMssOS::Checking the sw design at  C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2020-07-11.13:54:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/microblaze_0/domain_microblaze_0/bsp/system.mss|system||

TRACE::2020-07-11.13:54:52::SCWMssOS::Sw design exists and opened at  C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2020-07-11.13:54:52::SCWPlatform::Trying to open the hw design at C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:52::SCWPlatform::DSA given C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:52::SCWPlatform::DSA absoulate path C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:52::SCWPlatform::DSA directory C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw
TRACE::2020-07-11.13:54:52::SCWPlatform:: Platform Path C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:52::SCWPlatform:: Unique name xilinx:arty::0.0
TRACE::2020-07-11.13:54:52::SCWPlatform::Trying to set the existing hwdb with name fpga_0
TRACE::2020-07-11.13:54:52::SCWPlatform::Opened existing hwdb fpga_0
TRACE::2020-07-11.13:54:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-11.13:54:52::SCWMssOS::Checking the sw design at  C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2020-07-11.13:54:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/microblaze_0/domain_microblaze_0/bsp/system.mss|system||

TRACE::2020-07-11.13:54:52::SCWMssOS::Sw design exists and opened at  C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2020-07-11.13:54:52::SCWPlatform::Trying to open the hw design at C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:52::SCWPlatform::DSA given C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:52::SCWPlatform::DSA absoulate path C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:52::SCWPlatform::DSA directory C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw
TRACE::2020-07-11.13:54:52::SCWPlatform:: Platform Path C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:52::SCWPlatform:: Unique name xilinx:arty::0.0
TRACE::2020-07-11.13:54:52::SCWPlatform::Trying to set the existing hwdb with name fpga_0
TRACE::2020-07-11.13:54:52::SCWPlatform::Opened existing hwdb fpga_0
TRACE::2020-07-11.13:54:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-11.13:54:52::SCWMssOS::Checking the sw design at  C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2020-07-11.13:54:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/microblaze_0/domain_microblaze_0/bsp/system.mss|system||

TRACE::2020-07-11.13:54:52::SCWMssOS::Sw design exists and opened at  C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2020-07-11.13:54:52::SCWWriter::formatted JSON is {
	"platformName":	"fpga",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"fpga",
	"platHandOff":	"C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/MicroGPIO/fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"true",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"fpga",
	"systems":	[{
			"systemName":	"fpga",
			"systemDesc":	"fpga",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"fpga",
			"sysActiveDom":	"domain_microblaze_0",
			"sysDefaultDom":	"domain_microblaze_0",
			"domains":	[{
					"domainName":	"domain_microblaze_0",
					"domainDispName":	"domain_microblaze_0",
					"domainDesc":	"domain_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"0a6d9c1663aa00ba1bfe78425f875701",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2020-07-11.13:54:52::SCWPlatform::Trying to open the hw design at C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:52::SCWPlatform::DSA given C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:52::SCWPlatform::DSA absoulate path C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:52::SCWPlatform::DSA directory C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw
TRACE::2020-07-11.13:54:52::SCWPlatform:: Platform Path C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:52::SCWPlatform:: Unique name xilinx:arty::0.0
TRACE::2020-07-11.13:54:52::SCWPlatform::Trying to set the existing hwdb with name fpga_0
TRACE::2020-07-11.13:54:52::SCWPlatform::Opened existing hwdb fpga_0
TRACE::2020-07-11.13:54:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-11.13:54:52::SCWMssOS::Checking the sw design at  C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2020-07-11.13:54:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/microblaze_0/domain_microblaze_0/bsp/system.mss|system||

TRACE::2020-07-11.13:54:52::SCWMssOS::Sw design exists and opened at  C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2020-07-11.13:54:52::SCWPlatform::Trying to open the hw design at C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:52::SCWPlatform::DSA given C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:52::SCWPlatform::DSA absoulate path C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:52::SCWPlatform::DSA directory C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw
TRACE::2020-07-11.13:54:52::SCWPlatform:: Platform Path C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:52::SCWPlatform:: Unique name xilinx:arty::0.0
TRACE::2020-07-11.13:54:52::SCWPlatform::Trying to set the existing hwdb with name fpga_0
TRACE::2020-07-11.13:54:52::SCWPlatform::Opened existing hwdb fpga_0
TRACE::2020-07-11.13:54:52::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-11.13:54:52::SCWMssOS::Checking the sw design at  C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2020-07-11.13:54:52::SCWMssOS::DEBUG:  swdes dump  C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/microblaze_0/domain_microblaze_0/bsp/system.mss|system||

TRACE::2020-07-11.13:54:53::SCWMssOS::Sw design exists and opened at  C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2020-07-11.13:54:53::SCWMssOS::Saving the mss changes C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2020-07-11.13:54:53::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-07-11.13:54:53::SCWMssOS::Completed writemss as part of save.
TRACE::2020-07-11.13:54:53::SCWMssOS::Commit changes completed.
TRACE::2020-07-11.13:54:53::SCWPlatform::Trying to open the hw design at C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:53::SCWPlatform::DSA given C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:53::SCWPlatform::DSA absoulate path C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:53::SCWPlatform::DSA directory C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw
TRACE::2020-07-11.13:54:53::SCWPlatform:: Platform Path C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:53::SCWPlatform:: Unique name xilinx:arty::0.0
TRACE::2020-07-11.13:54:53::SCWPlatform::Trying to set the existing hwdb with name fpga_0
TRACE::2020-07-11.13:54:53::SCWPlatform::Opened existing hwdb fpga_0
TRACE::2020-07-11.13:54:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-11.13:54:53::SCWMssOS::Checking the sw design at  C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2020-07-11.13:54:53::SCWMssOS::DEBUG:  swdes dump  C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/microblaze_0/domain_microblaze_0/bsp/system.mss|system||

TRACE::2020-07-11.13:54:53::SCWMssOS::Sw design exists and opened at  C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2020-07-11.13:54:53::SCWPlatform::Trying to open the hw design at C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:53::SCWPlatform::DSA given C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:53::SCWPlatform::DSA absoulate path C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:53::SCWPlatform::DSA directory C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw
TRACE::2020-07-11.13:54:53::SCWPlatform:: Platform Path C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:53::SCWPlatform:: Unique name xilinx:arty::0.0
TRACE::2020-07-11.13:54:53::SCWPlatform::Trying to set the existing hwdb with name fpga_0
TRACE::2020-07-11.13:54:53::SCWPlatform::Opened existing hwdb fpga_0
TRACE::2020-07-11.13:54:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-11.13:54:53::SCWMssOS::Checking the sw design at  C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2020-07-11.13:54:53::SCWMssOS::DEBUG:  swdes dump  C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/microblaze_0/domain_microblaze_0/bsp/system.mss|system||

TRACE::2020-07-11.13:54:53::SCWMssOS::Sw design exists and opened at  C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2020-07-11.13:54:53::SCWPlatform::Trying to open the hw design at C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:53::SCWPlatform::DSA given C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:53::SCWPlatform::DSA absoulate path C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:53::SCWPlatform::DSA directory C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw
TRACE::2020-07-11.13:54:53::SCWPlatform:: Platform Path C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:53::SCWPlatform:: Unique name xilinx:arty::0.0
TRACE::2020-07-11.13:54:53::SCWPlatform::Trying to set the existing hwdb with name fpga_0
TRACE::2020-07-11.13:54:53::SCWPlatform::Opened existing hwdb fpga_0
TRACE::2020-07-11.13:54:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-11.13:54:53::SCWMssOS::Checking the sw design at  C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2020-07-11.13:54:53::SCWMssOS::DEBUG:  swdes dump  C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/microblaze_0/domain_microblaze_0/bsp/system.mss|system||

TRACE::2020-07-11.13:54:53::SCWMssOS::Sw design exists and opened at  C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2020-07-11.13:54:53::SCWWriter::formatted JSON is {
	"platformName":	"fpga",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"fpga",
	"platHandOff":	"C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/MicroGPIO/fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"true",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"fpga",
	"systems":	[{
			"systemName":	"fpga",
			"systemDesc":	"fpga",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"fpga",
			"sysActiveDom":	"domain_microblaze_0",
			"sysDefaultDom":	"domain_microblaze_0",
			"domains":	[{
					"domainName":	"domain_microblaze_0",
					"domainDispName":	"domain_microblaze_0",
					"domainDesc":	"domain_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"0a6d9c1663aa00ba1bfe78425f875701",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2020-07-11.13:54:53::SCWPlatform::Started generating the artifacts platform fpga
TRACE::2020-07-11.13:54:53::SCWPlatform::Sanity checking of platform is completed
LOG::2020-07-11.13:54:53::SCWPlatform::Started generating the artifacts for system configuration fpga
LOG::2020-07-11.13:54:53::SCWSystem::Started Processing the domain domain_microblaze_0
TRACE::2020-07-11.13:54:53::SCWDomain::Generating domain artifcats
TRACE::2020-07-11.13:54:53::SCWMssOS::Generating standalone artifcats
TRACE::2020-07-11.13:54:53::SCWMssOS:: Copying the user libraries. 
TRACE::2020-07-11.13:54:53::SCWPlatform::Trying to open the hw design at C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:53::SCWPlatform::DSA given C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:53::SCWPlatform::DSA absoulate path C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:53::SCWPlatform::DSA directory C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw
TRACE::2020-07-11.13:54:53::SCWPlatform:: Platform Path C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:53::SCWPlatform:: Unique name xilinx:arty::0.0
TRACE::2020-07-11.13:54:53::SCWPlatform::Trying to set the existing hwdb with name fpga_0
TRACE::2020-07-11.13:54:53::SCWPlatform::Opened existing hwdb fpga_0
TRACE::2020-07-11.13:54:53::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-11.13:54:53::SCWMssOS::Checking the sw design at  C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2020-07-11.13:54:53::SCWMssOS::DEBUG:  swdes dump  C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/microblaze_0/domain_microblaze_0/bsp/system.mss|system||

TRACE::2020-07-11.13:54:53::SCWMssOS::Sw design exists and opened at  C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2020-07-11.13:54:53::SCWMssOS::Completed writing the mss file at C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/microblaze_0/domain_microblaze_0/bsp
TRACE::2020-07-11.13:54:53::SCWMssOS::Mss edits present, copying mssfile into export location C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2020-07-11.13:54:53::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2020-07-11.13:54:53::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2020-07-11.13:54:53::SCWDomain::Building the domain as part of full build :  domain_microblaze_0
TRACE::2020-07-11.13:54:53::SCWMssOS::skipping the bsp build ... 
TRACE::2020-07-11.13:54:53::SCWMssOS::Copying to export directory.
TRACE::2020-07-11.13:54:53::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2020-07-11.13:54:53::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2020-07-11.13:54:53::SCWSystem::Completed Processing the domain domain_microblaze_0
LOG::2020-07-11.13:54:53::SCWSystem::Completed Processing the sysconfig fpga
LOG::2020-07-11.13:54:53::SCWPlatform::Completed generating the artifacts for system configuration fpga
TRACE::2020-07-11.13:54:53::SCWPlatform::Started preparing the platform 
TRACE::2020-07-11.13:54:53::SCWSystem::Writing the bif file for system config fpga
TRACE::2020-07-11.13:54:53::SCWSystem::dir created 
TRACE::2020-07-11.13:54:54::SCWSystem::Writing the bif 
TRACE::2020-07-11.13:54:54::SCWPlatform::Started writing the spfm file 
TRACE::2020-07-11.13:54:54::SCWPlatform::Started writing the xpfm file 
TRACE::2020-07-11.13:54:54::SCWPlatform::Completed generating the platform
TRACE::2020-07-11.13:54:54::SCWMssOS::Saving the mss changes C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2020-07-11.13:54:54::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2020-07-11.13:54:54::SCWMssOS::Completed writemss as part of save.
TRACE::2020-07-11.13:54:54::SCWMssOS::Commit changes completed.
TRACE::2020-07-11.13:54:54::SCWPlatform::Trying to open the hw design at C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:54::SCWPlatform::DSA given C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:54::SCWPlatform::DSA absoulate path C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:54::SCWPlatform::DSA directory C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw
TRACE::2020-07-11.13:54:54::SCWPlatform:: Platform Path C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:54::SCWPlatform:: Unique name xilinx:arty::0.0
TRACE::2020-07-11.13:54:54::SCWPlatform::Trying to set the existing hwdb with name fpga_0
TRACE::2020-07-11.13:54:54::SCWPlatform::Opened existing hwdb fpga_0
TRACE::2020-07-11.13:54:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-11.13:54:54::SCWMssOS::Checking the sw design at  C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2020-07-11.13:54:54::SCWMssOS::DEBUG:  swdes dump  C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/microblaze_0/domain_microblaze_0/bsp/system.mss|system||

TRACE::2020-07-11.13:54:54::SCWMssOS::Sw design exists and opened at  C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2020-07-11.13:54:54::SCWPlatform::Trying to open the hw design at C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:54::SCWPlatform::DSA given C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:54::SCWPlatform::DSA absoulate path C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:54::SCWPlatform::DSA directory C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw
TRACE::2020-07-11.13:54:54::SCWPlatform:: Platform Path C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:54::SCWPlatform:: Unique name xilinx:arty::0.0
TRACE::2020-07-11.13:54:54::SCWPlatform::Trying to set the existing hwdb with name fpga_0
TRACE::2020-07-11.13:54:54::SCWPlatform::Opened existing hwdb fpga_0
TRACE::2020-07-11.13:54:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-11.13:54:54::SCWMssOS::Checking the sw design at  C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2020-07-11.13:54:54::SCWMssOS::DEBUG:  swdes dump  C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/microblaze_0/domain_microblaze_0/bsp/system.mss|system||

TRACE::2020-07-11.13:54:54::SCWMssOS::Sw design exists and opened at  C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2020-07-11.13:54:54::SCWPlatform::Trying to open the hw design at C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:54::SCWPlatform::DSA given C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:54::SCWPlatform::DSA absoulate path C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:54::SCWPlatform::DSA directory C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw
TRACE::2020-07-11.13:54:54::SCWPlatform:: Platform Path C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/hw/fpga.xsa
TRACE::2020-07-11.13:54:54::SCWPlatform:: Unique name xilinx:arty::0.0
TRACE::2020-07-11.13:54:54::SCWPlatform::Trying to set the existing hwdb with name fpga_0
TRACE::2020-07-11.13:54:54::SCWPlatform::Opened existing hwdb fpga_0
TRACE::2020-07-11.13:54:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2020-07-11.13:54:54::SCWMssOS::Checking the sw design at  C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2020-07-11.13:54:54::SCWMssOS::DEBUG:  swdes dump  C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/microblaze_0/domain_microblaze_0/bsp/system.mss|system||

TRACE::2020-07-11.13:54:54::SCWMssOS::Sw design exists and opened at  C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/fpga/microblaze_0/domain_microblaze_0/bsp/system.mss
TRACE::2020-07-11.13:54:54::SCWWriter::formatted JSON is {
	"platformName":	"fpga",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"fpga",
	"platHandOff":	"C:/Users/miner/Documents/JIME/4toAnio/procom/vivado_stuff/MicroGPIO/fpga.xsa",
	"platIntHandOff":	"<platformDir>/hw/fpga.xsa",
	"deviceType":	"FPGA",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"true",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"fpga",
	"systems":	[{
			"systemName":	"fpga",
			"systemDesc":	"fpga",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"fpga",
			"sysActiveDom":	"domain_microblaze_0",
			"sysDefaultDom":	"domain_microblaze_0",
			"domains":	[{
					"domainName":	"domain_microblaze_0",
					"domainDispName":	"domain_microblaze_0",
					"domainDesc":	"domain_microblaze_0",
					"processors":	"microblaze_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"0a6d9c1663aa00ba1bfe78425f875701",
					"compatibleApp":	"hello_world",
					"domType":	"mssDomain",
					"arch":	"32-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2020-07-11.13:54:54::SCWPlatform::updated the xpfm file.
