#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000017dd773b700 .scope module, "ALU_64_bit_tb" "ALU_64_bit_tb" 2 4;
 .timescale -12 -12;
v0000017dd773d1c0_0 .var "ALUop", 5 0;
v0000017dd773d260_0 .var "a", 63 0;
v0000017dd773d300_0 .var "b", 63 0;
v0000017dd773d3a0_0 .net "o", 63 0, v0000017dd773b890_0;  1 drivers
v0000017dd773d440_0 .net "zero", 0 0, v0000017dd773b930_0;  1 drivers
S_0000017dd773d030 .scope module, "a64_1" "ALU_64_bit" 2 11, 3 1 0, S_0000017dd773b700;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "A";
    .port_info 1 /INPUT 64 "B";
    .port_info 2 /INPUT 6 "ALUOp";
    .port_info 3 /OUTPUT 64 "O";
    .port_info 4 /OUTPUT 1 "Zero";
v0000017dd75732f0_0 .net "A", 63 0, v0000017dd773d260_0;  1 drivers
v0000017dd7572ed0_0 .net "ALUOp", 5 0, v0000017dd773d1c0_0;  1 drivers
v0000017dd77391d0_0 .net "B", 63 0, v0000017dd773d300_0;  1 drivers
v0000017dd773b890_0 .var "O", 63 0;
v0000017dd773b930_0 .var "Zero", 0 0;
E_0000017dd75a9930 .event anyedge, v0000017dd7572ed0_0, v0000017dd75732f0_0, v0000017dd77391d0_0, v0000017dd773b890_0;
    .scope S_0000017dd773d030;
T_0 ;
    %wait E_0000017dd75a9930;
    %load/vec4 v0000017dd7572ed0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %load/vec4 v0000017dd75732f0_0;
    %load/vec4 v0000017dd77391d0_0;
    %or;
    %inv;
    %assign/vec4 v0000017dd773b890_0, 0;
    %jmp T_0.5;
T_0.0 ;
    %load/vec4 v0000017dd75732f0_0;
    %load/vec4 v0000017dd77391d0_0;
    %and;
    %assign/vec4 v0000017dd773b890_0, 0;
    %jmp T_0.5;
T_0.1 ;
    %load/vec4 v0000017dd75732f0_0;
    %load/vec4 v0000017dd77391d0_0;
    %or;
    %assign/vec4 v0000017dd773b890_0, 0;
    %jmp T_0.5;
T_0.2 ;
    %load/vec4 v0000017dd75732f0_0;
    %load/vec4 v0000017dd77391d0_0;
    %add;
    %assign/vec4 v0000017dd773b890_0, 0;
    %jmp T_0.5;
T_0.3 ;
    %load/vec4 v0000017dd75732f0_0;
    %load/vec4 v0000017dd77391d0_0;
    %sub;
    %assign/vec4 v0000017dd773b890_0, 0;
    %jmp T_0.5;
T_0.5 ;
    %pop/vec4 1;
    %load/vec4 v0000017dd773b890_0;
    %cmpi/e 0, 0, 64;
    %flag_mov 8, 4;
    %jmp/0 T_0.6, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_0.7, 8;
T_0.6 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_0.7, 8;
 ; End of false expr.
    %blend;
T_0.7;
    %store/vec4 v0000017dd773b930_0, 0, 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000017dd773b700;
T_1 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000017dd773d1c0_0, 0, 6;
    %pushi/vec4 42, 0, 64;
    %store/vec4 v0000017dd773d260_0, 0, 64;
    %pushi/vec4 0, 0, 64;
    %store/vec4 v0000017dd773d300_0, 0, 64;
    %delay 50, 0;
    %pushi/vec4 1, 0, 6;
    %store/vec4 v0000017dd773d1c0_0, 0, 6;
    %pushi/vec4 42, 0, 64;
    %store/vec4 v0000017dd773d260_0, 0, 64;
    %pushi/vec4 44, 0, 64;
    %store/vec4 v0000017dd773d300_0, 0, 64;
    %delay 50, 0;
    %pushi/vec4 2, 0, 6;
    %store/vec4 v0000017dd773d1c0_0, 0, 6;
    %pushi/vec4 42, 0, 64;
    %store/vec4 v0000017dd773d260_0, 0, 64;
    %pushi/vec4 44, 0, 64;
    %store/vec4 v0000017dd773d300_0, 0, 64;
    %delay 50, 0;
    %pushi/vec4 6, 0, 6;
    %store/vec4 v0000017dd773d1c0_0, 0, 6;
    %pushi/vec4 42, 0, 64;
    %store/vec4 v0000017dd773d260_0, 0, 64;
    %pushi/vec4 44, 0, 64;
    %store/vec4 v0000017dd773d300_0, 0, 64;
    %delay 50, 0;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0000017dd773d1c0_0, 0, 6;
    %pushi/vec4 42, 0, 64;
    %store/vec4 v0000017dd773d260_0, 0, 64;
    %pushi/vec4 44, 0, 64;
    %store/vec4 v0000017dd773d300_0, 0, 64;
    %vpi_call 2 23 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0000017dd773b700;
T_2 ;
    %vpi_call 2 27 "$dumpfile", "ALU_64_bit_results.vcd" {0 0 0};
    %vpi_call 2 28 "$dumpvars" {0 0 0};
    %end;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "ALU_64_bit_tb.v";
    "./ALU_64_bit.v";
