
---------- Begin Simulation Statistics ----------
final_tick                               132937774500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 533484                       # Simulator instruction rate (inst/s)
host_mem_usage                                 725196                       # Number of bytes of host memory used
host_op_rate                                   816094                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   118.91                       # Real time elapsed on the host
host_tick_rate                             1117963564                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    63436881                       # Number of instructions simulated
sim_ops                                      97042211                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.132938                       # Number of seconds simulated
sim_ticks                                132937774500                       # Number of ticks simulated
system.cpu.Branches                           7714393                       # Number of branches fetched
system.cpu.committedInsts                    63436881                       # Number of instructions committed
system.cpu.committedOps                      97042211                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                     0.000000                       # Percentage of idle cycles
system.cpu.not_idle_fraction                 1.000000                       # Percentage of non-idle cycles
system.cpu.numCycles                        265875549                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles               265875548.998000                       # Number of busy cycles
system.cpu.num_cc_register_reads             29902187                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            27168377                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts      4234783                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                  85206                       # Number of float alu accesses
system.cpu.num_fp_insts                         85206                       # number of float instructions
system.cpu.num_fp_register_reads               119500                       # number of times the floating registers were read
system.cpu.num_fp_register_writes               63458                       # number of times the floating registers were written
system.cpu.num_func_calls                     1924148                       # number of times a function call or return occured
system.cpu.num_idle_cycles                   0.002000                       # Number of idle cycles
system.cpu.num_int_alu_accesses              95088668                       # Number of integer alu accesses
system.cpu.num_int_insts                     95088668                       # number of integer instructions
system.cpu.num_int_register_reads           214307220                       # number of times the integer registers were read
system.cpu.num_int_register_writes           77409627                       # number of times the integer registers were written
system.cpu.num_load_insts                    26073751                       # Number of load instructions
system.cpu.num_mem_refs                      36099174                       # number of memory refs
system.cpu.num_store_insts                   10025423                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                976243      1.01%      1.01% # Class of executed instruction
system.cpu.op_class::IntAlu                  59879192     61.70%     62.71% # Class of executed instruction
system.cpu.op_class::IntMult                       74      0.00%     62.71% # Class of executed instruction
system.cpu.op_class::IntDiv                     36240      0.04%     62.75% # Class of executed instruction
system.cpu.op_class::FloatAdd                    5590      0.01%     62.75% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatCvt                    1232      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     62.75% # Class of executed instruction
system.cpu.op_class::SimdAdd                     6716      0.01%     62.76% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     62.76% # Class of executed instruction
system.cpu.op_class::SimdAlu                    12162      0.01%     62.77% # Class of executed instruction
system.cpu.op_class::SimdCmp                        6      0.00%     62.77% # Class of executed instruction
system.cpu.op_class::SimdCvt                    13804      0.01%     62.79% # Class of executed instruction
system.cpu.op_class::SimdMisc                   12230      0.01%     62.80% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdShift                    436      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                  10      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                  30      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                 12      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     62.80% # Class of executed instruction
system.cpu.op_class::MemRead                 26056914     26.85%     89.65% # Class of executed instruction
system.cpu.op_class::MemWrite                10011985     10.32%     99.97% # Class of executed instruction
system.cpu.op_class::FloatMemRead               16837      0.02%     99.99% # Class of executed instruction
system.cpu.op_class::FloatMemWrite              13438      0.01%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   97043151                       # Class of executed instruction
system.cpu.workload.numSyscalls                   100                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       105185                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        248285                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       107262                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       141056                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       250396                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         141056                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data     35992313                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35992313                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35992313                       # number of overall hits
system.cpu.dcache.overall_hits::total        35992313                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       139162                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         139162                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       139162                       # number of overall misses
system.cpu.dcache.overall_misses::total        139162                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  11084837000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  11084837000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  11084837000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  11084837000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     36131475                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     36131475                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     36131475                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     36131475                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003852                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003852                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003852                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003852                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 79654.194392                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 79654.194392                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 79654.194392                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 79654.194392                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        91743                       # number of writebacks
system.cpu.dcache.writebacks::total             91743                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data       139162                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       139162                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       139162                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       139162                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  10945675000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  10945675000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  10945675000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  10945675000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003852                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003852                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003852                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003852                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 78654.194392                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78654.194392                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 78654.194392                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78654.194392                       # average overall mshr miss latency
system.cpu.dcache.replacements                 106394                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     26044927                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        26044927                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        28944                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         28944                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2411886000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2411886000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     26073871                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     26073871                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001110                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001110                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 83329.394693                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 83329.394693                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        28944                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        28944                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   2382942000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2382942000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.001110                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.001110                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 82329.394693                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 82329.394693                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      9947386                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        9947386                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       110218                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       110218                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   8672951000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   8672951000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10057604                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10057604                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.010959                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010959                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 78689.061678                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 78689.061678                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       110218                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       110218                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   8562733000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8562733000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.010959                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010959                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 77689.061678                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 77689.061678                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 132937774500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse         30682.912653                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            36131475                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            139162                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            259.636072                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data 30682.912653                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.936368                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.936368                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024        32768                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          352                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         5238                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3        14207                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4        12936                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          72402112                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         72402112                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 132937774500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    26074093                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    10058352                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1987                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          1560                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 132937774500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 132937774500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 132937774500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     85584526                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         85584526                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     85584526                       # number of overall hits
system.cpu.icache.overall_hits::total        85584526                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3972                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3972                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3972                       # number of overall misses
system.cpu.icache.overall_misses::total          3972                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    309961500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    309961500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    309961500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    309961500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     85588498                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     85588498                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     85588498                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     85588498                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000046                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000046                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000046                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000046                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 78036.631420                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 78036.631420                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 78036.631420                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 78036.631420                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          868                       # number of writebacks
system.cpu.icache.writebacks::total               868                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         3972                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3972                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3972                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3972                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    305989500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    305989500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    305989500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    305989500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000046                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000046                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000046                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000046                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 77036.631420                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 77036.631420                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 77036.631420                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 77036.631420                       # average overall mshr miss latency
system.cpu.icache.replacements                    868                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     85584526                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        85584526                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3972                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3972                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    309961500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    309961500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     85588498                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     85588498                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000046                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000046                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 78036.631420                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 78036.631420                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3972                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3972                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    305989500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    305989500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000046                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000046                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 77036.631420                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 77036.631420                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 132937774500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          2681.272743                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            85588498                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3972                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          21547.960222                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst  2681.272743                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.654608                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.654608                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         3104                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           60                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          386                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          212                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4         2446                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.757812                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         171180968                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        171180968                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 132937774500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    85588627                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           542                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 132937774500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 132937774500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 132937774500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 132937774500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                   20                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                   14                       # number of demand (read+write) hits
system.l2.demand_hits::total                       34                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  20                       # number of overall hits
system.l2.overall_hits::.cpu.data                  14                       # number of overall hits
system.l2.overall_hits::total                      34                       # number of overall hits
system.l2.demand_misses::.cpu.inst               3952                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             139148                       # number of demand (read+write) misses
system.l2.demand_misses::total                 143100                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              3952                       # number of overall misses
system.l2.overall_misses::.cpu.data            139148                       # number of overall misses
system.l2.overall_misses::total                143100                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    299821500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  10736779500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      11036601000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    299821500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  10736779500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     11036601000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             3972                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           139162                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               143134                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            3972                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          139162                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              143134                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.994965                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.999899                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.999762                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.994965                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.999899                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.999762                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75865.764170                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 77160.861098                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77125.094340                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75865.764170                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 77160.861098                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77125.094340                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               89879                       # number of writebacks
system.l2.writebacks::total                     89879                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          3952                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        139148                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            143100                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         3952                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       139148                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           143100                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    260301500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   9345299500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9605601000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    260301500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   9345299500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9605601000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.994965                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.999899                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.999762                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.994965                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.999899                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.999762                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65865.764170                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 67160.861098                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67125.094340                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65865.764170                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 67160.861098                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67125.094340                       # average overall mshr miss latency
system.l2.replacements                         231592                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        91743                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            91743                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        91743                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        91743                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          868                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              868                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          868                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          868                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        14649                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         14649                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data                 2                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                     2                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          110216                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              110216                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   8397384500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8397384500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        110218                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            110218                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.999982                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.999982                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 76190.249147                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 76190.249147                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       110216                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         110216                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   7295224500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7295224500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.999982                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.999982                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 66190.249147                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 66190.249147                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             20                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 20                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         3952                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3952                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    299821500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    299821500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         3972                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3972                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.994965                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.994965                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75865.764170                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75865.764170                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         3952                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3952                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    260301500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    260301500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.994965                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.994965                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65865.764170                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65865.764170                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data            12                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total                12                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        28932                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           28932                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   2339395000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2339395000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        28944                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         28944                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.999585                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.999585                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80858.392092                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80858.392092                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data        28932                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        28932                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2050075000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2050075000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.999585                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.999585                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70858.392092                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70858.392092                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 132937774500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4085.583965                       # Cycle average of tags in use
system.l2.tags.total_refs                      235747                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    235688                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.000250                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    1718.706971                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        33.610191                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2333.266804                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.419606                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.008206                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.569645                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.997457                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          166                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1053                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2877                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    736480                       # Number of tag accesses
system.l2.tags.data_accesses                   736480                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 132937774500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     47285.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      3952.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    139137.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.153109956500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         2671                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         2671                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              409291                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              44657                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      143100                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      89879                       # Number of write requests accepted
system.mem_ctrls.readBursts                    143100                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    89879                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     11                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 42594                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      20.67                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                143100                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                89879                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  143078                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   2267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2673                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2672                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2671                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         2671                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      53.557844                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     36.389373                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    396.934078                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023         2662     99.66%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-2047            5      0.19%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.04%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-4095            1      0.04%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-5119            1      0.04%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-19455            1      0.04%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2671                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2671                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.692999                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.677453                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.722112                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              408     15.28%     15.28% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                8      0.30%     15.57% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2251     84.28%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                4      0.15%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2671                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     704                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 4579200                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              2876128                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     34.45                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     21.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  132937700500                       # Total gap between requests
system.mem_ctrls.avgGap                     570599.50                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       126464                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      4452384                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1512256                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 951302.219972096849                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 33492241.138729158789                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 11375668.095000341535                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         3952                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       139148                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        89879                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     98938250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   3666392500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 2715729816000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     25034.98                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     26348.87                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  30215398.66                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       126464                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      4452736                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       4579200                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       126464                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       126464                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      2876128                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      2876128                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         3952                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       139148                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         143100                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        89879                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         89879                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       951302                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     33494889                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         34446191                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       951302                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       951302                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     21635145                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        21635145                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     21635145                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       951302                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     33494889                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        56081336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               143089                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               47258                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         9304                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         8909                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         8514                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         9405                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         8458                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         8597                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         8710                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         8928                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         9189                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         9181                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         9419                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         8777                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         8598                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         8763                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         9074                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         9263                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         3089                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         2848                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         2733                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         3124                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         2725                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         2879                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         3170                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         2823                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         3102                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         2833                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         3013                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         2758                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         2866                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         3050                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         3183                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         3062                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              1082412000                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             715445000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         3765330750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 7564.61                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           26314.61                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              114272                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              41170                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            79.86                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           87.12                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        34899                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   349.015387                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   221.906277                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   320.929336                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        10205     29.24%     29.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         5252     15.05%     44.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         9047     25.92%     70.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1489      4.27%     74.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         1240      3.55%     78.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         2126      6.09%     84.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          822      2.36%     86.48% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          641      1.84%     88.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         4077     11.68%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        34899                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               9157696                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            3024512                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               68.887087                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               22.751336                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.72                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.54                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.18                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               81.66                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 132937774500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       118174140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        62803455                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      505690500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     122101020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 10493748720.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  18363230010                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  35584332960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   65250080805                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   490.831752                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  92319239500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   4438980000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  36179555000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       131047560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        69638250                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      515964960                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     124585740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 10493748720.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  18252298890                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  35677748640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   65265032760                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   490.944226                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  92532692500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   4438980000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  35966102000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 132937774500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              32884                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        89879                       # Transaction distribution
system.membus.trans_dist::CleanEvict            15306                       # Transaction distribution
system.membus.trans_dist::ReadExReq            110216                       # Transaction distribution
system.membus.trans_dist::ReadExResp           110216                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         32884                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       391385                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       391385                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 391385                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      7455328                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      7455328                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 7455328                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            143100                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  143100    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              143100                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 132937774500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           428081500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          473984250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp             32916                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       181622                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          868                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          156364                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           110218                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          110218                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3972                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        28944                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         8812                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       384718                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                393530                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       154880                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      7388960                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total                7543840                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          231592                       # Total snoops (count)
system.tol2bus.snoopTraffic                   2876128                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           374726                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.376424                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.484489                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 233670     62.36%     62.36% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 141056     37.64%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             374726                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 132937774500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          171503500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3972000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         139162000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
