<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='pipelined_fixed_point_elementary_functions.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: pipelined_fixed_point_elementary_functions
    <br/>
    Created: Dec 22, 2013
    <br/>
    Updated: Jan  7, 2014
    <br/>
    SVN Updated: Dec 31, 2013
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     DSP core
    
    <br/>
    Language:
    
     Verilog
    
    <br/>
    Development status:
    
     Alpha
    
    <br/>
    Additional info:
    
     Design done
    
    ,
    
     FPGA proven
    
    <br/>
    WishBone Compliant: No
    <br/>
    License: LGPL
   </p>
   <div id="d_Description">
    <h2>
     
     
     Description
    </h2>
    <p id="p_Description">
     Conveyored (result on every clock) elementary functions, implemented with CORDIC for demoscene project (
     
      http://www.youtube.com/watch?v=oh1_MzuFtdU).
     
     Number sizes in bits parametrized. Tested by eye, on DE2-115 board with VGA display.
     <br/>
     Testing environments for DE2-115 and Marsohod II dev. boards included. DE2-115 testing environment may contain some board related code copyrited by Terasic or Altera.
     <br/>
     Test projects for DE0 and DE0_nano dev. boards may be added on request.
    </p>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
