// Seed: 2024563565
module module_0 (
    output wand id_0,
    input tri id_1,
    input tri1 id_2,
    input wand id_3,
    input supply1 id_4,
    input uwire id_5
);
  tri0 id_7, id_8 = {-1{id_8 != id_1}};
  wire id_9;
  uwire id_10, id_11;
  wire id_12;
  assign module_1.type_3 = 0;
  wand id_13 = -1 == -1 == 1;
  parameter id_14 = (-1);
  wire id_15;
  wire id_16;
  assign {id_11, 1} = id_14;
  wire id_17, id_18, id_19;
endmodule
module module_1 (
    output tri0 id_0,
    input tri1 id_1,
    output tri1 id_2,
    output wand id_3,
    input supply1 id_4,
    output tri id_5,
    input wire id_6
);
  assign id_3 = id_1;
  wire \id_8 ;
  module_0 modCall_1 (
      id_0,
      id_4,
      id_4,
      id_4,
      id_6,
      id_4
  );
endmodule
