<map id="llvm::GCNSubtarget" name="llvm::GCNSubtarget">
<area shape="rect" id="node1" title=" " alt="" coords="1897,1129,2048,1156"/>
<area shape="rect" id="node2" href="$classAMDGPUGenSubtargetInfo.html" title=" " alt="" coords="1565,463,1760,489"/>
<area shape="rect" id="node3" href="$classllvm_1_1AMDGPUSubtarget.html" title=" " alt="" coords="409,676,591,703"/>
<area shape="rect" id="node4" title=" " alt="" coords="48,401,99,428"/>
<area shape="rect" id="node10" href="$structllvm_1_1MCProcResourceDesc.html" title="Define a kind of processor resource that will be modeled by the scheduler." alt="" coords="400,1211,600,1237"/>
<area shape="rect" id="node12" href="$structllvm_1_1MCSchedClassDesc.html" title="Summarize the scheduling resources required for an instruction of a particular scheduling class." alt="" coords="407,412,593,439"/>
<area shape="rect" id="node17" href="$structllvm_1_1MCRegisterFileDesc.html" title="A register file descriptor." alt="" coords="405,463,595,489"/>
<area shape="rect" id="node5" href="$classbool.html" title=" " alt="" coords="48,695,99,721"/>
<area shape="rect" id="node9" href="$structllvm_1_1MCSchedModel.html" title="Machine model for scheduling, bundling, and heuristics." alt="" coords="1265,955,1424,981"/>
<area shape="rect" id="node18" href="$structllvm_1_1MCRegisterCostEntry.html" title="Specify the cost of a register definition in terms of number of physical register allocated at regist..." alt="" coords="401,941,599,968"/>
<area shape="rect" id="node6" href="$classunsigned.html" title=" " alt="" coords="33,1076,114,1103"/>
<area shape="rect" id="node8" href="$classllvm_1_1InstrItineraryData.html" title="Itinerary data supplied by a subtarget to be used by a target." alt="" coords="1575,955,1750,981"/>
<area shape="rect" id="node16" href="$structllvm_1_1MCExtraProcessorInfo.html" title="Provide extra details about the machine processor." alt="" coords="848,945,1051,972"/>
<area shape="rect" id="node19" href="$structllvm_1_1InstrStage.html" title="These values represent a non&#45;pipelined step in the execution of an instruction." alt="" coords="437,1431,563,1457"/>
<area shape="rect" id="node7" href="$classllvm_1_1AMDGPU_1_1IsaInfo_1_1AMDGPUTargetID.html" title=" " alt="" coords="1577,1122,1748,1163"/>
<area shape="rect" id="node11" title=" " alt="" coords="54,1351,93,1377"/>
<area shape="rect" id="node13" title=" " alt="" coords="36,199,111,225"/>
<area shape="rect" id="node14" href="$structllvm_1_1InstrItinerary.html" title="An itinerary represents the scheduling information for an instruction." alt="" coords="878,589,1021,616"/>
<area shape="rect" id="node15" title=" " alt="" coords="467,361,533,388"/>
<area shape="rect" id="node20" title=" " alt="" coords="5,1476,141,1503"/>
<area shape="rect" id="node21" href="$classuint64__t.html" title=" " alt="" coords="36,1527,111,1553"/>
<area shape="rect" id="node22" href="$classllvm_1_1SelectionDAGTargetInfo.html" title="Targets can subclass this to parameterize the SelectionDAG lowering and instruction selection process..." alt="" coords="1556,1401,1769,1428"/>
<area shape="rect" id="node23" href="$classllvm_1_1Triple.html" title="Triple &#45; Helper class for working with autoconf configuration names." alt="" coords="1615,1452,1710,1479"/>
</map>
