--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml Lab08_0416037.twx Lab08_0416037.ncd -o Lab08_0416037.twr
Lab08_0416037.pcf -ucf Lab08_0416037.ucf

Design file:              Lab08_0416037.ncd
Physical constraint file: Lab08_0416037.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
SW<0>       |    6.696(R)|   -1.241(R)|clk_BUFGP         |   0.000|
SW<1>       |    7.080(R)|   -1.419(R)|clk_BUFGP         |   0.000|
SW<2>       |    5.967(R)|   -0.033(R)|clk_BUFGP         |   0.000|
SW<3>       |    6.571(R)|   -1.743(R)|clk_BUFGP         |   0.000|
mut         |    7.707(R)|   -1.785(R)|clk_BUFGP         |   0.000|
pls         |    4.832(R)|   -0.043(R)|clk_BUFGP         |   0.000|
rst         |    1.654(R)|    0.178(R)|clk_BUFGP         |   0.000|
sqt         |    5.522(R)|   -0.204(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
LCD_E       |    9.423(R)|clk_BUFGP         |   0.000|
LCD_RS      |    9.462(R)|clk_BUFGP         |   0.000|
LCD_RW      |    9.462(R)|clk_BUFGP         |   0.000|
LED<0>      |    9.732(R)|clk_BUFGP         |   0.000|
LED<1>      |    9.405(R)|clk_BUFGP         |   0.000|
LED<2>      |    9.993(R)|clk_BUFGP         |   0.000|
LED<3>      |    9.388(R)|clk_BUFGP         |   0.000|
LED<4>      |    9.549(R)|clk_BUFGP         |   0.000|
LED<5>      |    9.887(R)|clk_BUFGP         |   0.000|
LED<6>      |   10.633(R)|clk_BUFGP         |   0.000|
LED<7>      |   11.003(R)|clk_BUFGP         |   0.000|
SF_D<8>     |   10.788(R)|clk_BUFGP         |   0.000|
SF_D<9>     |   10.213(R)|clk_BUFGP         |   0.000|
SF_D<10>    |   10.678(R)|clk_BUFGP         |   0.000|
SF_D<11>    |   11.045(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    7.809|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Fri Dec 16 14:17:41 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 194 MB



