/*
 * Copyright (c) 2018 Samsung Electronics Co., Ltd.
 *
 * Author: Youngmin Nam <youngmin.nam@samsung.com>
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * Device Tree binding constants for Exynos9830 interrupt controller.
*/

#ifndef _DT_BINDINGS_INTERRUPT_CONTROLLER_EXYNOS_9830_H
#define _DT_BINDINGS_INTERRUPT_CONTROLLER_EXYNOS_9830_H

#include <dt-bindings/interrupt-controller/arm-gic.h>

#define INTREQ__ALIVE_EINT0	0
#define INTREQ__ALIVE_EINT1	1
#define INTREQ__ALIVE_EINT2	2
#define INTREQ__ALIVE_EINT3	3
#define INTREQ__ALIVE_EINT4	4
#define INTREQ__ALIVE_EINT5	5
#define INTREQ__ALIVE_EINT6	6
#define INTREQ__ALIVE_EINT7	7
#define INTREQ__ALIVE_EINT8	8
#define INTREQ__ALIVE_EINT9	9
#define INTREQ__ALIVE_EINT10	10
#define INTREQ__ALIVE_EINT11	11
#define INTREQ__ALIVE_EINT12	12
#define INTREQ__ALIVE_EINT13	13
#define INTREQ__ALIVE_EINT14	14
#define INTREQ__ALIVE_EINT15	15
#define INTREQ__ALIVE_EINT16	16
#define INTREQ__ALIVE_EINT17	17
#define INTREQ__ALIVE_EINT18	18
#define INTREQ__ALIVE_EINT19	19
#define INTREQ__ALIVE_EINT20	20
#define INTREQ__ALIVE_EINT21	21
#define INTREQ__ALIVE_EINT22	22
#define INTREQ__ALIVE_EINT23	23
#define INTREQ__ALIVE_EINT24	24
#define INTREQ__ALIVE_EINT25	25
#define INTREQ__ALIVE_EINT26	26
#define INTREQ__ALIVE_EINT27	27
#define INTREQ__ALIVE_EINT28	28
#define INTREQ__ALIVE_EINT29	29
#define INTREQ__ALIVE_EINT30	30
#define INTREQ__ALIVE_EINT31	31
#define INTREQ__ALIVE_EINT32	32
#define INTREQ__ALIVE_EINT33	33
#define INTREQ__ALIVE_EINT34	34
#define INTREQ__ALIVE_EINT35	35
#define INTREQ__ALIVE_EINT36	36
#define INTREQ__ALIVE_EINT37	37
#define INTREQ__ALIVE_EINT38	38
#define INTREQ__COMB_SFI_CE_NONSECURE_SYSREG_APM	39
#define INTREQ__COMB_SFI_UCE_NONSECURE_SYSREG_APM	40
#define INTREQ__MAILBOX_APM2AP	41
#define INTREQ__MAILBOX_DBGCORE2AP	42
#define INTREQ__NOTIFY	43
#define INTREQ__PEM_INTERRUPT_0	44
#define INTREQ__PEM_INTERRUPT_1	45
#define INTREQ__RFMSPEEDY_APM	46
#define INTREQ__RTC_ALARM_INT	47
#define INTREQ__RTC_TIC_INT_0	48
#define INTREQ__SPEEDY_APM	49
#define INTREQ__SPEEDY_SUB_APM	50
#define INTREQ__TOP_RTC_ALARM_INT	51
#define INTREQ__TOP_RTC_TIC_INT_0	52
#define INTREQ__AUD_ABOX_GIC400	53
#define INTREQ__AUD_WDT	54
#define INTREQ__SYSMMU_AUD_S1_NS	55
#define INTREQ__SYSMMU_AUD_S1_S	56
#define INTREQ__SYSMMU_AUD_S2	57
#define INTREQ__TREX_D0_BUS0_debugInterrupt	58
#define INTREQ__TREX_D1_BUS0_debugInterrupt	59
#define INTREQ__TREX_P_BUS0_debugInterrupt	60
#define INTREQ__DIT_Err	61
#define INTREQ__DIT_RxDst0	62
#define INTREQ__DIT_RxDst1	63
#define INTREQ__DIT_RxDst2	64
#define INTREQ__DIT_Tx	65
#define INTREQ__PDMA	66
#define INTREQ__RTIC	67
#define INTREQ__SBIC	68
#define INTREQ__SPDMA	69
#define INTREQ__SSS	70
#define INTREQ__SSS_DMA	71
#define INTREQ__SSS_KM	72
#define INTREQ__SSS_NS_MB	73
#define INTREQ__SSS_S_MB	74
#define INTREQ__SSS_SWDT1	75
#define INTREQ__SYSMMU_S2_ACVPS	76
#define INTREQ__SYSMMU_S2_DIT	77
#define INTREQ__SYSMMU_S2_SBIC	78
#define INTREQ__TREX_D0_BUS1_debugInterrupt	79
#define INTREQ__TREX_D1_BUS1_debugInterrupt	80
#define INTREQ__TREX_P_BUS1_debugInterrupt	81
#define INTREQ__TREX_RB_BUS1_debugInterrupt	82
#define INTREQ__ADC_CMGP2AP	83
#define INTREQ__ADC_CMGP2AP2	84
#define INTREQ__EXT_INTM04	85
#define INTREQ__EXT_INTM05	86
#define INTREQ__EXT_INTM06	87
#define INTREQ__EXT_INTM07	88
#define INTREQ__EXT_INTM08	89
#define INTREQ__EXT_INTM09	90
#define INTREQ__EXT_INTM10	91
#define INTREQ__EXT_INTM11	92
#define INTREQ__EXT_INTM12	93
#define INTREQ__EXT_INTM13	94
#define INTREQ__EXT_INTM14	95
#define INTREQ__EXT_INTM15	96
#define INTREQ__EXT_INTM16	97
#define INTREQ__EXT_INTM17	98
#define INTREQ__EXT_INTM18	99
#define INTREQ__EXT_INTM19	100
#define INTREQ__EXT_INTM20	101
#define INTREQ__EXT_INTM21	102
#define INTREQ__EXT_INTM22	103
#define INTREQ__EXT_INTM23	104
#define INTREQ__EXT_INTM24	105
#define INTREQ__EXT_INTM25	106
#define INTREQ__EXT_INTM26	107
#define INTREQ__EXT_INTM27	108
#define INTREQ__EXT_INTM28	109
#define INTREQ__EXT_INTM29	110
#define INTREQ__EXT_INTM30	111
#define INTREQ__EXT_INTM31	112
#define INTREQ__EXT_INTM32	113
#define INTREQ__EXT_INTM33	114
#define INTREQ__I2C_CMGP0	115
#define INTREQ__I2C_CMGP1	116
#define INTREQ__I2C_CMGP2	117
#define INTREQ__I2C_CMGP3	118
#define INTREQ__USI_CMGP0	119
#define INTREQ__USI_CMGP1	120
#define INTREQ__USI_CMGP2	121
#define INTREQ__USI_CMGP3	122
#define INTREQ__CCI_ERRFATAL	123
#define INTREQ__CCI_ERRINT_COR	124
#define INTREQ__CCI_ERRINT_UNCOR	125
#define INTREQ__CCI_TZCINT	126
#define INTREQ__PPC_DEBUG_CCI_PPC_INTR	127
#define INTREQ__PPCFW_G3D_INT	128
#define INTREQ__SYSMMU_G3D0_O_INTERRUPT_S2	129
#define INTREQ__SYSMMU_G3D1_O_INTERRUPT_S2	130
#define INTREQ__SYSMMU_G3D2_O_INTERRUPT_S2	131
#define INTREQ__SYSMMU_G3D3_O_INTERRUPT_S2	132
#define INTREQ__TREX_D_CORE_debugInterrupt	133
#define INTREQ__TREX_P0_CORE_debugInterrupt	134
#define INTREQ__TREX_P1_CORE_debugInterrupt	135
#define INTREQ__CPUCL0_CLUSTERPMUIRQ	136
#define INTREQ__CPUCL0_COMMIRQ_0	137
#define INTREQ__CPUCL0_COMMIRQ_1	138
#define INTREQ__CPUCL0_COMMIRQ_2	139
#define INTREQ__CPUCL0_COMMIRQ_3	140
#define INTREQ__CPUCL0_COMMIRQ_4	141
#define INTREQ__CPUCL0_COMMIRQ_5	142
#define INTREQ__CPUCL0_ERRIRQ_0	143
#define INTREQ__CPUCL0_ERRIRQ_1	144
#define INTREQ__CPUCL0_ERRIRQ_2	145
#define INTREQ__CPUCL0_ERRIRQ_3	146
#define INTREQ__CPUCL0_ERRIRQ_4	147
#define INTREQ__CPUCL0_CTIIRQ_0	148
#define INTREQ__CPUCL0_CTIIRQ_1	149
#define INTREQ__CPUCL0_CTIIRQ_2	150
#define INTREQ__CPUCL0_CTIIRQ_3	151
#define INTREQ__CPUCL0_CTIIRQ_4	152
#define INTREQ__CPUCL0_CTIIRQ_5	153
#define INTREQ__CPUCL0_ERRIRQ_5	154
#define INTREQ__CPUCL0_ERRIRQ_6	155
#define INTREQ__CPUCL0_FAULTIRQ_0	156
#define INTREQ__CPUCL0_FAULTIRQ_1	157
#define INTREQ__CPUCL0_FAULTIRQ_2	158
#define INTREQ__CPUCL0_FAULTIRQ_3	159
#define INTREQ__CPUCL0_FAULTIRQ_4	160
#define INTREQ__CPUCL0_FAULTIRQ_5	161
#define INTREQ__CPUCL0_FAULTIRQ_6	162
#define INTREQ__CPUCL0_PMUIRQ_0	163
#define INTREQ__CPUCL0_PMUIRQ_1	164
#define INTREQ__CPUCL0_PMUIRQ_2	165
#define INTREQ__CPUCL0_PMUIRQ_3	166
#define INTREQ__CPUCL0_PMUIRQ_4	167
#define INTREQ__CPUCL0_PMUIRQ_5	168
#define INTREQ__CPUCL2_COMMIRQ_0	169
#define INTREQ__CPUCL2_COMMIRQ_1	170
#define INTREQ__CPUCL2_ERRIRQ_0	171
#define INTREQ__CPUCL2_ERRIRQ_1	172
#define INTREQ__CPUCL2_ERRIRQ_2_3_4	173
#define INTREQ__CPUCL2_FAULTIRQ_0	174
#define INTREQ__CPUCL2_FAULTIRQ_1	175
#define INTREQ__CPUCL2_CTIIRQ_0	176
#define INTREQ__CPUCL2_CTIIRQ_1	177
#define INTREQ__CPUCL2_FAULTIRQ_2_3_4	178
#define INTREQ__CPUCL2_GCUIRQ	179
#define INTREQ__CPUCL2_PMUIRQ_0	180
#define INTREQ__CPUCL2_PMUIRQ_1	181
#define INTREQ__CSIS0	182
#define INTREQ__CSIS1	183
#define INTREQ__CSIS2	184
#define INTREQ__CSIS3	185
#define INTREQ__CSIS4	186
#define INTREQ__CSIS5	187
#define INTREQ__CSIS_DMA0	188
#define INTREQ__CSIS_DMA1	189
#define INTREQ__CSIS_DMA2	190
#define INTREQ__CSIS_DMA3	191
#define INTREQ__CSIS_DMA4	192
#define INTREQ__OIS_MCU_CSIS	193
#define INTREQ__PDP_TOP0	194
#define INTREQ__PDP_TOP1	195
#define INTREQ__PDP_TOP2	196
#define INTREQ__PDP_TOP3	197
#define INTREQ__PDP_TOP4	198
#define INTREQ__PDP_TOP5	199
#define INTREQ__STRP_DMA0	200
#define INTREQ__STRP_DMA1	201
#define INTREQ__STRP_DMA2	202
#define INTREQ__SYSMMU_D0_CSIS_S1_NS	203
#define INTREQ__SYSMMU_D0_CSIS_S1_S	204
#define INTREQ__SYSMMU_D0_CSIS_S2	205
#define INTREQ__SYSMMU_D1_CSIS_S1_NS	206
#define INTREQ__SYSMMU_D1_CSIS_S1_S	207
#define INTREQ__SYSMMU_D1_CSIS_S2	208
#define INTREQ__ZSL_DMA0	209
#define INTREQ__ZSL_DMA1	210
#define INTREQ__ZSL_DMA2	211
#define INTREQ__DSPC_0	212
#define INTREQ__DSPC_1	213
#define INTREQ__DSPC_2	214
#define INTREQ__DSPC_3	215
#define INTREQ__NPUC_0	216
#define INTREQ__NPUC_1	217
#define INTREQ__NPUC_2	218
#define INTREQ__NPUC_3	219
#define INTREQ__NPUC_4	220
#define INTREQ__NPUC_5	221

#define INTREQ__TBASE	223
#define INTREQ__SECURE_LOG	224
#define INTREQ__RPMB	225

#define INTREQ__NPUC_6	226
#define INTREQ__NPUC_10	227
#define INTREQ__NPUC_11	228
#define INTREQ__NPUC_12	229
#define INTREQ__NPUC_13	230
#define INTREQ__NPUC_14	231
#define INTREQ__NPUC_15	232
#define INTREQ__NPUC_16	233
#define INTREQ__SYSMMU_DNC0_interrupt_s1_ns	234
#define INTREQ__SYSMMU_DNC0_interrupt_s1_s	235
#define INTREQ__SYSMMU_DNC0_interrupt_s2	236
#define INTREQ__SYSMMU_DNC1_interrupt_s1_ns	237
#define INTREQ__SYSMMU_DNC1_interrupt_s1_s	238
#define INTREQ__SYSMMU_DNC1_interrupt_s2	239
#define INTREQ__SYSMMU_DNC2_interrupt_s1_ns	240
#define INTREQ__SYSMMU_DNC2_interrupt_s1_s	241
#define INTREQ__SYSMMU_DNC2_interrupt_s2	242
#define INTREQ__DNS0_0	243
#define INTREQ__DNS0_1	244
#define INTREQ__DNS1_0	245
#define INTREQ__DNS1_1	246
#define INTREQ__SYSMMU_DNS_S1_NS	247
#define INTREQ__SYSMMU_DNS_S1_S	248
#define INTREQ__SYSMMU_DNS_S2	249
#define INTREQ__DPU_DECON0_DQE_DIMMING_END	250
#define INTREQ__DPU_DECON0_DQE_DIMMING_START	251
#define INTREQ__DPU_DECON0_EXTRA	252
#define INTREQ__DPU_DECON0_FRAME_DONE	253
#define INTREQ__DPU_DECON0_FRAME_START	254
#define INTREQ__DPU_DECON1_EXTRA	255
#define INTREQ__DPU_DECON1_FRAME_DONE	256
#define INTREQ__DPU_DECON1_FRAME_START	257
#define INTREQ__DPU_DECON2_EXTRA	258
#define INTREQ__DPU_DECON2_FRAME_DONE	259
#define INTREQ__DPU_DECON2_FRAME_START	260
#define INTREQ__DPU_DMA_L0	261
#define INTREQ__DPU_DMA_L1	262
#define INTREQ__DPU_DMA_L2	263
#define INTREQ__DPU_DMA_L3	264
#define INTREQ__DPU_DMA_L4	265
#define INTREQ__DPU_DMA_L5	266
#define INTREQ__DPU_DMA_WB	267
#define INTREQ__DPU_DPP_L0	268
#define INTREQ__DPU_DPP_L1	269
#define INTREQ__DPU_DPP_L2	270
#define INTREQ__DPU_DPP_L3	271
#define INTREQ__DPU_DPP_L4	272
#define INTREQ__DPU_DPP_L5	273
#define INTREQ__DPU_DSIM0	274
#define INTREQ__DPU_DSIM1	275
#define INTREQ__SYSMMU_DPUD0_S1_NS	276
#define INTREQ__SYSMMU_DPUD0_S1_S	277
#define INTREQ__SYSMMU_DPUD0_S2	278
#define INTREQ__SYSMMU_DPUD1_S1_NS	279
#define INTREQ__SYSMMU_DPUD1_S1_S	280
#define INTREQ__SYSMMU_DPUD1_S2	281
#define INTREQ__SYSMMU_DPUD2_S1_NS	282
#define INTREQ__SYSMMU_DPUD2_S1_S	283
#define INTREQ__SYSMMU_DPUD2_S2	284
#define INTREQ__ASTC	285
#define INTREQ__G2D	286
#define INTREQ__JPEG	287
#define INTREQ__JSQZ	288
#define INTREQ__MSCL	289
#define INTREQ_SYSMMU_D0_S1_N	290
#define INTREQ_SYSMMU_D0_S1_S	291
#define INTREQ_SYSMMU_D0_S2	292
#define INTREQ_SYSMMU_D1_S1_N	293
#define INTREQ_SYSMMU_D1_S1_S	294
#define INTREQ_SYSMMU_D1_S2	295
#define INTREQ_SYSMMU_D2_S1_N	296
#define INTREQ_SYSMMU_D2_S1_S	297
#define INTREQ_SYSMMU_D2_S2	298
#define INTREQ__G3D_IRQEVENT	299
#define INTREQ__G3D_IRQGPU	300
#define INTREQ__G3D_IRQJOB	301
#define INTREQ__G3D_IRQMMU	302
#define INTREQ__DP_LINK	303
#define INTREQ__SYSMMU_USB	304
#define INTREQ__USB2_REMOTE_CONNECT_GIC	305
#define INTREQ__USB2_REMOTE_TIMER_GIC	306
#define INTREQ__USB2_REMOTE_WAKEUP_GIC	307
#define INTREQ__USB31DRD_FSVMINUS_GIC	308
#define INTREQ__USB31DRD_FSVPLUS_GIC	309
#define INTREQ__USB31DRD_GIC0	310
#define INTREQ__USB31DRD_GIC1	311
#define INTREQ__GPIO_HSI1	312
#define INTREQ__MMC_CARD	313
#define INTREQ__PCIE_GEN2	314
#define INTREQ__PCIE_GEN4_0	315
#define INTREQ__PCIE_IA_GEN2	316
#define INTREQ__PCIE_IA_GEN4_0	317
#define INTREQ__PCIE_PCS_GEN4_0	318
#define INTREQ__SYSMMU_HSI1_S2MPU	319
#define INTREQ__UFS_CARD	320
#define INTREQ__UFS_EMBD	321
#define INTREQ__GPIO_HSI2	322
#define INTREQ__PCIE_GEN4_1	323
#define INTREQ__PCIE_IA_GEN4_1	324
#define INTREQ__PCIE_PCS_GEN4_1	325
#define INTREQ__SYSMMU_HSI2_S2MPU	326
#define INTREQ__IPP_CH0_0	327
#define INTREQ__IPP_CH0_1	328
#define INTREQ__IPP_CH1_0	329
#define INTREQ__IPP_CH1_1	330
#define INTREQ__IPP_CH2_0	331
#define INTREQ__IPP_CH2_1	332
#define INTREQ__SYSMMU_D_IPP_S1_S	333
#define INTREQ__SYSMMU_IPP_S1_NS	334
#define INTREQ__SYSMMU_IPP_S2	335
#define INTREQ__GDC_IRQ	336
#define INTREQ__ITSC_OTF0	337
#define INTREQ__ITSC_OTF1	338
#define INTREQ__MCSC_OTF0	339
#define INTREQ__MCSC_OTF1	340
#define INTREQ__MEIP_0	341
#define INTREQ__MEIP_1	342
#define INTREQ__SYSMMU_D0_MCSC_S1_NS	343
#define INTREQ__SYSMMU_D0_MCSC_S1_S	344
#define INTREQ__SYSMMU_D0_MCSC_S2	345
#define INTREQ__SYSMMU_D1_MCSC_S1_NS	346
#define INTREQ__SYSMMU_D1_MCSC_S1_S	347
#define INTREQ__SYSMMU_D1_MCSC_S2	348
#define INTREQ__MFC0	349
#define INTREQ__SYSMMU_MFC0D0_interrupt_s1_ns	350
#define INTREQ__SYSMMU_MFC0D0_interrupt_s1_s	351
#define INTREQ__SYSMMU_MFC0D0_interrupt_s2	352
#define INTREQ__SYSMMU_MFC0D1_interrupt_s1_ns	353
#define INTREQ__SYSMMU_MFC0D1_interrupt_s1_s	354
#define INTREQ__SYSMMU_MFC0D1_interrupt_s2	355
#define INTREQ__WFD	356
#define INTREQ__DMC_ECC_CORERR_MIF0	357
#define INTREQ__DMC_ECC_UNCORERR_MIF0	358
#define INTREQ__DMC_PPMPINT_MIF0	359
#define INTREQ__DMC_SWZQ0_MIF0	360
#define INTREQ__DMC_SWZQ1_MIF0	361
#define INTREQ__DMC_TEMPERR_MIF0	362
#define INTREQ__DMC_TEMPHOT_MIF0	363
#define INTREQ__DMC_TZCINT_MIF0	364
#define INTREQ__DMC_ECC_CORERR_MIF1	365
#define INTREQ__DMC_ECC_UNCORERR_MIF1	366
#define INTREQ__DMC_PPMPINT_MIF1	367
#define INTREQ__DMC_SWZQ0_MIF1	368
#define INTREQ__DMC_SWZQ1_MIF1	369
#define INTREQ__DMC_TEMPERR_MIF1	370
#define INTREQ__DMC_TEMPHOT_MIF1	371
#define INTREQ__DMC_TZCINT_MIF1	372
#define INTREQ__DMC_ECC_CORERR_MIF2	373
#define INTREQ__DMC_ECC_UNCORERR_MIF2	374
#define INTREQ__DMC_PPMPINT_MIF2	375
#define INTREQ__DMC_SWZQ0_MIF2	376
#define INTREQ__DMC_SWZQ1_MIF2	377
#define INTREQ__DMC_TEMPERR_MIF2	378
#define INTREQ__DMC_TEMPHOT_MIF2	379
#define INTREQ__DMC_TZCINT_MIF2	380
#define INTREQ__DMC_ECC_CORERR_MIF3	381
#define INTREQ__DMC_ECC_UNCORERR_MIF3	382
#define INTREQ__DMC_PPMPINT_MIF3	383
#define INTREQ__DMC_SWZQ0_MIF3	384
#define INTREQ__DMC_SWZQ1_MIF3	385
#define INTREQ__DMC_TEMPERR_MIF3	386
#define INTREQ__DMC_TEMPHOT_MIF3	387
#define INTREQ__DMC_TZCINT_MIF3	388
#define INTREQ__NPU_0	389
#define INTREQ__NPU_1	390
#define INTREQ__DBG_UART	391
#define INTREQ__GPIO_PERIC0	392
#define INTREQ__PWM0	393
#define INTREQ__PWM1	394
#define INTREQ__PWM2	395
#define INTREQ__PWM3	396
#define INTREQ__PWM4	397
#define INTREQ__USI00_I2C	398
#define INTREQ__USI00_USI	399
#define INTREQ__USI01_I2C	400
#define INTREQ__USI01_USI	401
#define INTREQ__USI02_I2C	402
#define INTREQ__USI02_USI	403
#define INTREQ__USI03_I2C	404
#define INTREQ__USI03_USI	405
#define INTREQ__USI04_I2C	406
#define INTREQ__USI04_USI	407
#define INTREQ__USI05_I2C	408
#define INTREQ__USI05_USI	409
#define INTREQ__USI13_I2C	410
#define INTREQ__USI13_USI	411
#define INTREQ__USI14_I2C	412
#define INTREQ__USI14_USI	413
#define INTREQ__USI15_I2C	414
#define INTREQ__USI15_USI	415
#define INTREQ__BT_UART	416
#define INTREQ__GPIO_PERIC1	417
#define INTREQ__USI06_I2C	418
#define INTREQ__USI06_USI	419
#define INTREQ__USI07_I2C	420
#define INTREQ__USI07_USI	421
#define INTREQ__USI08_I2C	422
#define INTREQ__USI08_USI	423
#define INTREQ__USI09_I2C	424
#define INTREQ__USI09_USI	425
#define INTREQ__USI10_I2C	426
#define INTREQ__USI10_USI	427
#define INTREQ__USI11_I2C	428
#define INTREQ__USI11_USI	429
#define INTREQ__USI12_I2C	430
#define INTREQ__USI12_USI	431
#define INTREQ__USI16_I2C	432
#define INTREQ__USI16_I3C	433
#define INTREQ__USI16_USI	434
#define INTREQ__USI17_I2C	435
#define INTREQ__USI17_I3C	436
#define INTREQ__USI17_USI	437
#define INTREQ__USI18_I2C	438
#define INTREQ__USI18_USI	439
#define INTREQ__SSPCORE_NS	440
#define INTREQ__SSPCORE_S	441
#define INTREQ__SYSMMU_TNR_S1_NS	442
#define INTREQ__SYSMMU_TNR_S1_S	443
#define INTREQ__SYSMMU_TNR_S2	444
#define INTREQ__TNR	445
#define INTREQ__STR_0	446
#define INTREQ__STR_1	447
#define INTREQ__STR_2	448
#define INTREQ__STR_3	449
#define INTREQ__STR_4	450
#define INTREQ__STR_5	451
#define INTREQ__SYSMMU_VRA_S1_NS	452
#define INTREQ__SYSMMU_VRA_S1_S	453
#define INTREQ__SYSMMU_VRA_S2	454
#define INTREQ__VRA	455
#define INTREQ__MAILBOX_AP_VTS	456
#define INTREQ__WDT_VTS	457
#define INTREQ__HDCP	459

#define INTREQ__TEEGRIS_EVENT	458
#define INTREQ__TEEGRIS_PANIC	460

#define INTREQ__OTP_CON_TOP	461
#define INTREQ__OTP_CON_BIRA	462
#define INTREQ__OTP_CON_BISR	463
#define INTREQ__WDT_CLUSTER0	464
#define INTREQ__WDT_CLUSTER2	465
#define INTREQ__MCT_G0	466
#define INTREQ__MCT_G1	467
#define INTREQ__MCT_G2	468
#define INTREQ__MCT_G3	469
#define INTREQ__MCT_L0	470
#define INTREQ__MCT_L1	471
#define INTREQ__MCT_L2	472
#define INTREQ__MCT_L3	473
#define INTREQ__MCT_L4	474
#define INTREQ__MCT_L5	475
#define INTREQ__MCT_L6	476
#define INTREQ__MCT_L7	477
#define INTREQ__TMU_TMU_TOP	478
#define INTREQ__TMU_TMU_SUB	479

#endif	/* _DT_BINDINGS_INTERRUPT_CONTROLLER_EXYNOS_9830_H */
