// Seed: 1814607374
module module_0 (
    input  tri  id_0,
    input  tri  id_1,
    input  wand id_2,
    output wire id_3
);
  tri1 id_5;
  assign id_3 = id_1;
  tri0 id_6;
  wire id_7;
  assign module_1.type_0 = 0;
  assign id_6 = id_5;
  assign id_6 = -1;
endmodule
module module_1 (
    input wand id_0,
    input wor id_1,
    output supply1 id_2,
    output wor id_3,
    output uwire id_4,
    output logic id_5,
    input supply1 id_6
);
  assign id_3 = id_6;
  always $display;
  tri1 id_8;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_6,
      id_2
  );
  initial
    if (id_8) begin : LABEL_0
      @(negedge -1) id_5 <= ~-1;
    end
endmodule
