# MajorProject_NIE_G4
This is the major project work of [POOJA](), [ASHISH](), [JAGRUTH]() and [SUHAS](https://github.com/IamJezza) of The national institute of engineering, Mysuru. 

## Discription of files
The folder `FullAdders` consist of verilog implementation of full adder with single stuck at faults. `full_adder0.v` is the fault-free and the rest are faulty implementations. 

Folder `TestBenches` contains the test bench implementation of 8-bit excess 3 encoder. `test_bench0.v` is for fault-free case, rest are for faulty case. 

The  Folder `Results` contains the output of each case.

