BUG1:  Illegal Operand
2. The register z4 is not defined in RISC-V ISA. Therefore, it's invalid.
   It is fixed by replacing z4 with r4 because r4 is defined in the RISC-V ISA.
   
 ![image](https://github.com/vyomasystems-lab/riscv-ctb-challenge-akshaya-2612/assets/102654877/bd5bebae-c4fc-4a26-94d4-7991879ba51a)

2. 
