\hypertarget{classuop__c}{
\section{uop\_\-c Class Reference}
\label{classuop__c}\index{uop\_\-c@{uop\_\-c}}
}


Micro-\/Op (uop) class.  




{\ttfamily \#include $<$uop.h$>$}

\subsection*{Public Member Functions}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classuop__c_a7f548a6f6c150e03fbc39e464925c832}{uop\_\-c} (\hyperlink{classmacsim__c}{macsim\_\-c} $\ast$simBase)
\item 
void \hyperlink{classuop__c_a49ac4c99c80e84769db2b1d9d8ccec4b}{init} ()
\item 
\hyperlink{classuop__c}{uop\_\-c} $\ast$ \hyperlink{classuop__c_ab48dbe63bcb2dfb76feb522e70bdbf80}{free} ()
\item 
void \hyperlink{classuop__c_aa035178717b4db40f8550225d3c8e3b3}{allocate} ()
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
Counter \hyperlink{classuop__c_ac38111e7296a5b8200866328c1826e71}{m\_\-uop\_\-num}
\item 
Counter \hyperlink{classuop__c_a3b6fcba563db0edda36f52978c638c4d}{m\_\-unique\_\-num}
\item 
Counter \hyperlink{classuop__c_a8f764aaa37e8d6cf7f5a9ce54b796f88}{m\_\-inst\_\-num}
\item 
int \hyperlink{classuop__c_a1be8c8d4660a12852650f4d8f2d4664b}{m\_\-thread\_\-id}
\item 
int \hyperlink{classuop__c_a393be438169e3d639387930aaf97c0d9}{m\_\-unique\_\-thread\_\-id}
\item 
int \hyperlink{classuop__c_a2203174651092ff60dd62029124c1ae1}{m\_\-orig\_\-thread\_\-id}
\item 
int \hyperlink{classuop__c_ac44b81eb2e89734fa5cded47ae8f275d}{m\_\-orig\_\-block\_\-id}
\item 
uns \hyperlink{classuop__c_a8d223e8fbd540bc687ad2243aa4ec2a2}{m\_\-block\_\-id}
\item 
int \hyperlink{classuop__c_afb8bcaae7c15cde79f3d551e91c8c66b}{m\_\-core\_\-id}
\item 
Addr \hyperlink{classuop__c_ae6f4147d85b5772d8fe5e0ad900aa9a2}{m\_\-pc}
\item 
Addr \hyperlink{classuop__c_a4aad3ee2a1aa0286421bc198866765b9}{m\_\-npc}
\item 
uint8\_\-t \hyperlink{classuop__c_aa9d298c300f17b0ffd24b3c994ddf667}{m\_\-opcode}
\item 
Uop\_\-Type \hyperlink{classuop__c_aa8674c436855849f9f2d0c8ab0267e3b}{m\_\-uop\_\-type}
\item 
Cf\_\-Type \hyperlink{classuop__c_a96dbe9b75914317162cad8cf8d4bbf1f}{m\_\-cf\_\-type}
\item 
Mem\_\-Type \hyperlink{classuop__c_a367c4313b99264de545c594bd0c60662}{m\_\-mem\_\-type}
\item 
Bar\_\-Type \hyperlink{classuop__c_ad954f77ae60ce234817968e983ee713b}{m\_\-bar\_\-type}
\item 
Counter \hyperlink{classuop__c_a3b7c8dfe378d88ea32546fc5c45f6da2}{m\_\-fetched\_\-cycle}
\item 
Counter \hyperlink{classuop__c_a02da65accb05bbdf6d911ab5916695f3}{m\_\-bp\_\-cycle}
\item 
Counter \hyperlink{classuop__c_a36cecb19758b40693067ccf51f600184}{m\_\-alloc\_\-cycle}
\item 
Counter \hyperlink{classuop__c_a0abddd71c924e7ef2c994a68f4a96d2e}{m\_\-sched\_\-cycle}
\item 
Counter \hyperlink{classuop__c_a6817cdf4eb52076177cd8bea6c74089a}{m\_\-exec\_\-cycle}
\item 
Counter \hyperlink{classuop__c_ae9691c0e5dbb1fbe05b57c25193ee0ce}{m\_\-done\_\-cycle}
\item 
uns \hyperlink{classuop__c_a9d462e0b6d7b32a634a44fd979e2987e}{m\_\-num\_\-srcs}
\item 
uns \hyperlink{classuop__c_ac68903d9326230501d9800b68e62d11e}{m\_\-num\_\-dests}
\item 
Addr \hyperlink{classuop__c_a8211cb652547c417466a9aa8fa603e6b}{m\_\-vaddr}
\item 
int \hyperlink{classuop__c_a2b1a6a46c6f697826fdaa258298ad58c}{m\_\-mem\_\-size}
\item 
uns8 \hyperlink{classuop__c_a7e8f609f4cfffed00ff9e4dc24cca06a}{m\_\-dir}
\item 
uns16 \hyperlink{classuop__c_a5511188ca1e9e42c96e926cc43dc997f}{m\_\-src\_\-info} \mbox{[}MAX\_\-SRCS\mbox{]}
\item 
\hyperlink{classsrc__info__c}{src\_\-info\_\-c} \hyperlink{classuop__c_a2d59c4434f359dc0986e39d70c547024}{m\_\-map\_\-src\_\-info} \mbox{[}MAX\_\-UOP\_\-SRC\_\-DEPS\mbox{]}
\item 
Counter \hyperlink{classuop__c_a18571ad6d71b59f3f400956219270523}{m\_\-src\_\-uop\_\-num}
\item 
uns16 \hyperlink{classuop__c_a875407660b76c8ded7c0df96b9a263b5}{m\_\-dest\_\-info} \mbox{[}MAX\_\-DESTS\mbox{]}
\item 
bool \hyperlink{classuop__c_aa18f9a89a6d89e20ba459a3d0dc4f90e}{m\_\-valid}
\item 
bool \hyperlink{classuop__c_a06ee887f6eb340d4a39f317efe4b8118}{m\_\-bogus}
\item 
bool \hyperlink{classuop__c_ad596fa360563f1642c09047c59481abe}{m\_\-off\_\-path}
\item 
bool \hyperlink{classuop__c_afa08f6646fb5b5ce6110057e81c72a13}{m\_\-mispredicted}
\item 
Addr \hyperlink{classuop__c_a60944607488a0ad1e06be21d4e028e26}{m\_\-target\_\-addr}
\item 
uint32\_\-t \hyperlink{classuop__c_a5f8b37c3d7a3b5c8255ab8990cacc93f}{m\_\-active\_\-mask}
\item 
uint32\_\-t \hyperlink{classuop__c_a09c150848bd478757885a3cdaad467f4}{m\_\-taken\_\-mask}
\item 
Addr \hyperlink{classuop__c_a1b4ca5b212004b9b759366edf1f5230d}{m\_\-reconverge\_\-addr}
\item 
Uop\_\-State \hyperlink{classuop__c_a5a06fb116a11e460c6e4fe8911ea313e}{m\_\-state}
\item 
int \hyperlink{classuop__c_aa13e7e0e95d53edfca66b5c487412039}{m\_\-rob\_\-entry}
\item 
bool \hyperlink{classuop__c_a1e781ac8a3b7a97b32051cd56cd6ff3c}{m\_\-in\_\-scheduler}
\item 
ALLOCQ\_\-Type \hyperlink{classuop__c_a26f48f0600b751f4cafb812ca59acb23}{m\_\-allocq\_\-num}
\item 
bool \hyperlink{classuop__c_a4eac12f7b9397fe87befa0c280ba7a68}{m\_\-in\_\-iaq}
\item 
Counter $\ast$ \hyperlink{classuop__c_a5c31eaec3d0421844ae67c8117e2e12d}{m\_\-last\_\-dep\_\-exec}
\item 
bool \hyperlink{classuop__c_a17902cc0c1b6822c2b2ae90c1dfb68d8}{m\_\-srcs\_\-rdy}
\item 
\hyperlink{classuop__info__c}{uop\_\-info\_\-c} \hyperlink{classuop__c_a0c3d8af431bbce5095bb0c2c7bddfb99}{m\_\-uop\_\-info}
\item 
bool \hyperlink{classuop__c_a83a4be636c94d1cd0374d4d6c6cc6b73}{m\_\-isitBOM}
\item 
bool \hyperlink{classuop__c_af5a101ca6b34915c03d169aec29f74ee}{m\_\-isitEOM}
\item 
bool \hyperlink{classuop__c_a5b1259492da4298ae3db51c888a31659}{m\_\-last\_\-uop}
\item 
\hyperlink{classrecovery__info__c}{recovery\_\-info\_\-c} \hyperlink{classuop__c_a5e089783cc7382e60170bb49e412f6c8}{m\_\-recovery\_\-info}
\item 
uns \hyperlink{classuop__c_af479f3e40620da2d36d3e03bd3c6c54e}{m\_\-srcs\_\-not\_\-rdy\_\-vector}
\item 
int \hyperlink{classuop__c_aa6cfd5b37d0d6f865ed2e8fe795774f4}{m\_\-num\_\-child\_\-uops}
\item 
int \hyperlink{classuop__c_a788ae8beb7aa64f5192d8b58368fdb72}{m\_\-num\_\-child\_\-uops\_\-done}
\item 
\hyperlink{classuop__c}{uop\_\-c} $\ast$$\ast$ \hyperlink{classuop__c_a2a5840c5dcfcb176ce0bd09c1e5c1e6b}{m\_\-child\_\-uops}
\item 
\hyperlink{classuop__c}{uop\_\-c} $\ast$ \hyperlink{classuop__c_aa6452c76b89dca70a65638d11c7da8d7}{m\_\-parent\_\-uop}
\item 
uns64 \hyperlink{classuop__c_a27555c938d5442471b84010767769e42}{m\_\-pending\_\-child\_\-uops}
\item 
\hyperlink{structmem__req__s}{mem\_\-req\_\-s} $\ast$ \hyperlink{classuop__c_a793e716bd61ad15970b3ffe2063b3e8b}{m\_\-req}
\item 
bool \hyperlink{classuop__c_aa2aef7fac1040ff057b6e77867957072}{m\_\-uncoalesced\_\-flag}
\item 
Counter \hyperlink{classuop__c_a7b653e864bbc4569c7b566b1eb944603}{m\_\-mem\_\-start\_\-cycle}
\item 
bool \hyperlink{classuop__c_a8473ef6f48319a2a2b442e14e2291268}{m\_\-req\_\-sb}
\item 
bool \hyperlink{classuop__c_af40e746fafa6e749df329ffe5eeda710}{m\_\-req\_\-lb}
\item 
bool \hyperlink{classuop__c_a356f4516637d65fd2c0cd489f263034b}{m\_\-req\_\-int\_\-reg}
\item 
bool \hyperlink{classuop__c_ac9a30f13d75fc5b053cba1eee35b5c04}{m\_\-req\_\-fp\_\-reg}
\item 
int \hyperlink{classuop__c_a2f5f4bca667824fc726574f065524b1d}{m\_\-dcache\_\-bank\_\-id}
\item 
bool \hyperlink{classuop__c_ae65d6ef54ceb8fd55c792605e5d79a72}{m\_\-bypass\_\-llc}
\item 
\hypertarget{classuop__c_ad585bb34c680590da7f21dfba4c75f45}{
bool {\bfseries m\_\-skip\_\-llc}}
\label{classuop__c_ad585bb34c680590da7f21dfba4c75f45}

\end{DoxyCompactItemize}
\subsection*{Static Public Attributes}
\begin{DoxyCompactItemize}
\item 
static const char $\ast$ {\bfseries g\_\-mem\_\-type\_\-name} \mbox{[}NUM\_\-MEM\_\-TYPES\mbox{]}
\item 
static const char $\ast$ {\bfseries g\_\-uop\_\-state\_\-name} \mbox{[}NUM\_\-OP\_\-STATES\mbox{]}
\item 
static const char $\ast$ {\bfseries g\_\-cf\_\-type\_\-name} \mbox{[}NUM\_\-CF\_\-TYPES\mbox{]}
\item 
static const char $\ast$ {\bfseries g\_\-dep\_\-type\_\-name} \mbox{[}NUM\_\-DEP\_\-TYPES\mbox{]}
\item 
static const char $\ast$ {\bfseries g\_\-uop\_\-type\_\-name} \mbox{[}NUM\_\-UOP\_\-TYPES\mbox{]}
\end{DoxyCompactItemize}
\subsection*{Private Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classmacsim__c}{macsim\_\-c} $\ast$ \hyperlink{classuop__c_a214a67149f1af91c8d3c4ffccc786322}{m\_\-simBase}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Micro-\/Op (uop) class. 

\subsection{Constructor \& Destructor Documentation}
\hypertarget{classuop__c_a7f548a6f6c150e03fbc39e464925c832}{
\index{uop\_\-c@{uop\_\-c}!uop\_\-c@{uop\_\-c}}
\index{uop\_\-c@{uop\_\-c}!uop_c@{uop\_\-c}}
\subsubsection[{uop\_\-c}]{\setlength{\rightskip}{0pt plus 5cm}uop\_\-c::uop\_\-c (
\begin{DoxyParamCaption}
\item[{{\bf macsim\_\-c} $\ast$}]{ simBase}
\end{DoxyParamCaption}
)}}
\label{classuop__c_a7f548a6f6c150e03fbc39e464925c832}
Constructor 

\subsection{Member Function Documentation}
\hypertarget{classuop__c_aa035178717b4db40f8550225d3c8e3b3}{
\index{uop\_\-c@{uop\_\-c}!allocate@{allocate}}
\index{allocate@{allocate}!uop_c@{uop\_\-c}}
\subsubsection[{allocate}]{\setlength{\rightskip}{0pt plus 5cm}void uop\_\-c::allocate (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}}
\label{classuop__c_aa035178717b4db40f8550225d3c8e3b3}
Allocate (set) \hypertarget{classuop__c_ab48dbe63bcb2dfb76feb522e70bdbf80}{
\index{uop\_\-c@{uop\_\-c}!free@{free}}
\index{free@{free}!uop_c@{uop\_\-c}}
\subsubsection[{free}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uop\_\-c} $\ast$ uop\_\-c::free (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}}
\label{classuop__c_ab48dbe63bcb2dfb76feb522e70bdbf80}
Reset \hypertarget{classuop__c_a49ac4c99c80e84769db2b1d9d8ccec4b}{
\index{uop\_\-c@{uop\_\-c}!init@{init}}
\index{init@{init}!uop_c@{uop\_\-c}}
\subsubsection[{init}]{\setlength{\rightskip}{0pt plus 5cm}void uop\_\-c::init (
\begin{DoxyParamCaption}
\item[{void}]{}
\end{DoxyParamCaption}
)}}
\label{classuop__c_a49ac4c99c80e84769db2b1d9d8ccec4b}
Initilization 

\subsection{Member Data Documentation}
\hypertarget{classuop__c_acfe5e4dca73fd3122e8379cbdc996006}{
\index{uop\_\-c@{uop\_\-c}!g\_\-cf\_\-type\_\-name@{g\_\-cf\_\-type\_\-name}}
\index{g\_\-cf\_\-type\_\-name@{g\_\-cf\_\-type\_\-name}!uop_c@{uop\_\-c}}
\subsubsection[{g\_\-cf\_\-type\_\-name}]{\setlength{\rightskip}{0pt plus 5cm}const char $\ast$ uop\_\-c::g\_\-cf\_\-type\_\-name\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classuop__c_acfe5e4dca73fd3122e8379cbdc996006}
{\bfseries Initial value:}
\begin{DoxyCode}
 {
  "NOT_CF",
  "CF_BR",
  "CF_CBR",
  "CF_CALL",
  "CF_IBR",
  "CF_ICALL",
  "CF_ICO",
  "CF_RET",
  "CF_MITE",
}
\end{DoxyCode}
\hypertarget{classuop__c_ae4e41fb0727bb9624e31f174fcfd2e9e}{
\index{uop\_\-c@{uop\_\-c}!g\_\-dep\_\-type\_\-name@{g\_\-dep\_\-type\_\-name}}
\index{g\_\-dep\_\-type\_\-name@{g\_\-dep\_\-type\_\-name}!uop_c@{uop\_\-c}}
\subsubsection[{g\_\-dep\_\-type\_\-name}]{\setlength{\rightskip}{0pt plus 5cm}const char $\ast$ uop\_\-c::g\_\-dep\_\-type\_\-name\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classuop__c_ae4e41fb0727bb9624e31f174fcfd2e9e}
{\bfseries Initial value:}
\begin{DoxyCode}
 {
  "REG_DATA_DEP",
  "MEM_ADDR_DEP",
  "MEM_DATA_DEP",
  "PREV_UOP_DEP",
}
\end{DoxyCode}
\hypertarget{classuop__c_ac29b63bf10d83cece357e4c46c93e5c6}{
\index{uop\_\-c@{uop\_\-c}!g\_\-mem\_\-type\_\-name@{g\_\-mem\_\-type\_\-name}}
\index{g\_\-mem\_\-type\_\-name@{g\_\-mem\_\-type\_\-name}!uop_c@{uop\_\-c}}
\subsubsection[{g\_\-mem\_\-type\_\-name}]{\setlength{\rightskip}{0pt plus 5cm}const char $\ast$ uop\_\-c::g\_\-mem\_\-type\_\-name\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classuop__c_ac29b63bf10d83cece357e4c46c93e5c6}
{\bfseries Initial value:}
\begin{DoxyCode}
 {
  "NOT",
  "LD",
  "ST",
  "PF",
  "WH",
  "EVICT",
  "SWPREF_NTA",
  "SWPREF_T0",
  "SWPREF_T1",
  "SWPREF_T2",
  "LD_LM",
  "LD_SM",
  "LD_GM",
  "ST_LM",
  "ST_SM",
  "ST_GM",
  "LD_CM",
  "LD_TM",
  "LD_PM",
}
\end{DoxyCode}
\hypertarget{classuop__c_ab3f606b096f11a3f1c14f4efa38551ff}{
\index{uop\_\-c@{uop\_\-c}!g\_\-uop\_\-state\_\-name@{g\_\-uop\_\-state\_\-name}}
\index{g\_\-uop\_\-state\_\-name@{g\_\-uop\_\-state\_\-name}!uop_c@{uop\_\-c}}
\subsubsection[{g\_\-uop\_\-state\_\-name}]{\setlength{\rightskip}{0pt plus 5cm}const char $\ast$ uop\_\-c::g\_\-uop\_\-state\_\-name\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classuop__c_ab3f606b096f11a3f1c14f4efa38551ff}
{\bfseries Initial value:}
\begin{DoxyCode}
 {
  "OS_FETCHED",
  "OS_ISSUED",
  "OS_SCHEDULED",
  "OS_MISS",
  "OS_WAIT_MEM",
  "OS_DONE",
  "OS_ALLOCATE",
  "OS_EXEC",
  "OS_MERGED",
  "OS_SCHEDULE",
  "OS_SCHEDULE_DONE",
  "OS_DCACHE_BEGIN",
  "OS_DCACHE_HIT",
  "OS_DCACHE_ACCESS",
  "OS_DCACHE_MEM_ACCESS_DENIED",
  "OS_EXEC_BEGIN",
}
\end{DoxyCode}
\hypertarget{classuop__c_a2c6dcc9d7bc69d525430cb9f1f3d481c}{
\index{uop\_\-c@{uop\_\-c}!g\_\-uop\_\-type\_\-name@{g\_\-uop\_\-type\_\-name}}
\index{g\_\-uop\_\-type\_\-name@{g\_\-uop\_\-type\_\-name}!uop_c@{uop\_\-c}}
\subsubsection[{g\_\-uop\_\-type\_\-name}]{\setlength{\rightskip}{0pt plus 5cm}const char $\ast$ uop\_\-c::g\_\-uop\_\-type\_\-name\hspace{0.3cm}{\ttfamily  \mbox{[}static\mbox{]}}}}
\label{classuop__c_a2c6dcc9d7bc69d525430cb9f1f3d481c}
{\bfseries Initial value:}
\begin{DoxyCode}
 {
  "UOP_INV",
  "UOP_SPEC",
  "UOP_NOP",
  "UOP_CF",
  "UOP_CMOV",
  "UOP_LDA",
  "UOP_IMEM",
  "UOP_IADD",
  "UOP_IMUL",
  "UOP_ICMP",
  "UOP_LOGIC",
  "UOP_SHIFT",
  "UOP_BYTE",
  "UOP_MM",
  "UOP_FMEM",
  "UOP_FCF",
  "UOP_FCVT",
  "UOP_FADD",
  "UOP_FMUL",
  "UOP_FDIV",
  "UOP_FCMP",
  "UOP_FBIT",
  "UOP_FCMOV",
  "UOP_LD",
  "UOP_ST",
  "UOP_SSE",
}
\end{DoxyCode}
\hypertarget{classuop__c_a5f8b37c3d7a3b5c8255ab8990cacc93f}{
\index{uop\_\-c@{uop\_\-c}!m\_\-active\_\-mask@{m\_\-active\_\-mask}}
\index{m\_\-active\_\-mask@{m\_\-active\_\-mask}!uop_c@{uop\_\-c}}
\subsubsection[{m\_\-active\_\-mask}]{\setlength{\rightskip}{0pt plus 5cm}uint32\_\-t {\bf uop\_\-c::m\_\-active\_\-mask}}}
\label{classuop__c_a5f8b37c3d7a3b5c8255ab8990cacc93f}
GPU : active mask \hypertarget{classuop__c_a36cecb19758b40693067ccf51f600184}{
\index{uop\_\-c@{uop\_\-c}!m\_\-alloc\_\-cycle@{m\_\-alloc\_\-cycle}}
\index{m\_\-alloc\_\-cycle@{m\_\-alloc\_\-cycle}!uop_c@{uop\_\-c}}
\subsubsection[{m\_\-alloc\_\-cycle}]{\setlength{\rightskip}{0pt plus 5cm}Counter {\bf uop\_\-c::m\_\-alloc\_\-cycle}}}
\label{classuop__c_a36cecb19758b40693067ccf51f600184}
allocated cycle \hypertarget{classuop__c_a26f48f0600b751f4cafb812ca59acb23}{
\index{uop\_\-c@{uop\_\-c}!m\_\-allocq\_\-num@{m\_\-allocq\_\-num}}
\index{m\_\-allocq\_\-num@{m\_\-allocq\_\-num}!uop_c@{uop\_\-c}}
\subsubsection[{m\_\-allocq\_\-num}]{\setlength{\rightskip}{0pt plus 5cm}ALLOCQ\_\-Type {\bf uop\_\-c::m\_\-allocq\_\-num}}}
\label{classuop__c_a26f48f0600b751f4cafb812ca59acb23}
alloc queue id \hypertarget{classuop__c_ad954f77ae60ce234817968e983ee713b}{
\index{uop\_\-c@{uop\_\-c}!m\_\-bar\_\-type@{m\_\-bar\_\-type}}
\index{m\_\-bar\_\-type@{m\_\-bar\_\-type}!uop_c@{uop\_\-c}}
\subsubsection[{m\_\-bar\_\-type}]{\setlength{\rightskip}{0pt plus 5cm}Bar\_\-Type {\bf uop\_\-c::m\_\-bar\_\-type}}}
\label{classuop__c_ad954f77ae60ce234817968e983ee713b}
barrier type \hypertarget{classuop__c_a8d223e8fbd540bc687ad2243aa4ec2a2}{
\index{uop\_\-c@{uop\_\-c}!m\_\-block\_\-id@{m\_\-block\_\-id}}
\index{m\_\-block\_\-id@{m\_\-block\_\-id}!uop_c@{uop\_\-c}}
\subsubsection[{m\_\-block\_\-id}]{\setlength{\rightskip}{0pt plus 5cm}uns {\bf uop\_\-c::m\_\-block\_\-id}}}
\label{classuop__c_a8d223e8fbd540bc687ad2243aa4ec2a2}
GPU data structure \hypertarget{classuop__c_a06ee887f6eb340d4a39f317efe4b8118}{
\index{uop\_\-c@{uop\_\-c}!m\_\-bogus@{m\_\-bogus}}
\index{m\_\-bogus@{m\_\-bogus}!uop_c@{uop\_\-c}}
\subsubsection[{m\_\-bogus}]{\setlength{\rightskip}{0pt plus 5cm}bool {\bf uop\_\-c::m\_\-bogus}}}
\label{classuop__c_a06ee887f6eb340d4a39f317efe4b8118}
mispredicted uops \hypertarget{classuop__c_a02da65accb05bbdf6d911ab5916695f3}{
\index{uop\_\-c@{uop\_\-c}!m\_\-bp\_\-cycle@{m\_\-bp\_\-cycle}}
\index{m\_\-bp\_\-cycle@{m\_\-bp\_\-cycle}!uop_c@{uop\_\-c}}
\subsubsection[{m\_\-bp\_\-cycle}]{\setlength{\rightskip}{0pt plus 5cm}Counter {\bf uop\_\-c::m\_\-bp\_\-cycle}}}
\label{classuop__c_a02da65accb05bbdf6d911ab5916695f3}
branch predictor access cycle \hypertarget{classuop__c_ae65d6ef54ceb8fd55c792605e5d79a72}{
\index{uop\_\-c@{uop\_\-c}!m\_\-bypass\_\-llc@{m\_\-bypass\_\-llc}}
\index{m\_\-bypass\_\-llc@{m\_\-bypass\_\-llc}!uop_c@{uop\_\-c}}
\subsubsection[{m\_\-bypass\_\-llc}]{\setlength{\rightskip}{0pt plus 5cm}bool {\bf uop\_\-c::m\_\-bypass\_\-llc}}}
\label{classuop__c_ae65d6ef54ceb8fd55c792605e5d79a72}
bypass last level cache \hypertarget{classuop__c_a96dbe9b75914317162cad8cf8d4bbf1f}{
\index{uop\_\-c@{uop\_\-c}!m\_\-cf\_\-type@{m\_\-cf\_\-type}}
\index{m\_\-cf\_\-type@{m\_\-cf\_\-type}!uop_c@{uop\_\-c}}
\subsubsection[{m\_\-cf\_\-type}]{\setlength{\rightskip}{0pt plus 5cm}Cf\_\-Type {\bf uop\_\-c::m\_\-cf\_\-type}}}
\label{classuop__c_a96dbe9b75914317162cad8cf8d4bbf1f}
branch type \hypertarget{classuop__c_a2a5840c5dcfcb176ce0bd09c1e5c1e6b}{
\index{uop\_\-c@{uop\_\-c}!m\_\-child\_\-uops@{m\_\-child\_\-uops}}
\index{m\_\-child\_\-uops@{m\_\-child\_\-uops}!uop_c@{uop\_\-c}}
\subsubsection[{m\_\-child\_\-uops}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uop\_\-c}$\ast$$\ast$ {\bf uop\_\-c::m\_\-child\_\-uops}}}
\label{classuop__c_a2a5840c5dcfcb176ce0bd09c1e5c1e6b}
children uops \hypertarget{classuop__c_afb8bcaae7c15cde79f3d551e91c8c66b}{
\index{uop\_\-c@{uop\_\-c}!m\_\-core\_\-id@{m\_\-core\_\-id}}
\index{m\_\-core\_\-id@{m\_\-core\_\-id}!uop_c@{uop\_\-c}}
\subsubsection[{m\_\-core\_\-id}]{\setlength{\rightskip}{0pt plus 5cm}int {\bf uop\_\-c::m\_\-core\_\-id}}}
\label{classuop__c_afb8bcaae7c15cde79f3d551e91c8c66b}
core id \hypertarget{classuop__c_a2f5f4bca667824fc726574f065524b1d}{
\index{uop\_\-c@{uop\_\-c}!m\_\-dcache\_\-bank\_\-id@{m\_\-dcache\_\-bank\_\-id}}
\index{m\_\-dcache\_\-bank\_\-id@{m\_\-dcache\_\-bank\_\-id}!uop_c@{uop\_\-c}}
\subsubsection[{m\_\-dcache\_\-bank\_\-id}]{\setlength{\rightskip}{0pt plus 5cm}int {\bf uop\_\-c::m\_\-dcache\_\-bank\_\-id}}}
\label{classuop__c_a2f5f4bca667824fc726574f065524b1d}
dcache bank id \hypertarget{classuop__c_a875407660b76c8ded7c0df96b9a263b5}{
\index{uop\_\-c@{uop\_\-c}!m\_\-dest\_\-info@{m\_\-dest\_\-info}}
\index{m\_\-dest\_\-info@{m\_\-dest\_\-info}!uop_c@{uop\_\-c}}
\subsubsection[{m\_\-dest\_\-info}]{\setlength{\rightskip}{0pt plus 5cm}uns16 {\bf uop\_\-c::m\_\-dest\_\-info}\mbox{[}MAX\_\-DESTS\mbox{]}}}
\label{classuop__c_a875407660b76c8ded7c0df96b9a263b5}
destination information \hypertarget{classuop__c_a7e8f609f4cfffed00ff9e4dc24cca06a}{
\index{uop\_\-c@{uop\_\-c}!m\_\-dir@{m\_\-dir}}
\index{m\_\-dir@{m\_\-dir}!uop_c@{uop\_\-c}}
\subsubsection[{m\_\-dir}]{\setlength{\rightskip}{0pt plus 5cm}uns8 {\bf uop\_\-c::m\_\-dir}}}
\label{classuop__c_a7e8f609f4cfffed00ff9e4dc24cca06a}
branch direction \hypertarget{classuop__c_ae9691c0e5dbb1fbe05b57c25193ee0ce}{
\index{uop\_\-c@{uop\_\-c}!m\_\-done\_\-cycle@{m\_\-done\_\-cycle}}
\index{m\_\-done\_\-cycle@{m\_\-done\_\-cycle}!uop_c@{uop\_\-c}}
\subsubsection[{m\_\-done\_\-cycle}]{\setlength{\rightskip}{0pt plus 5cm}Counter {\bf uop\_\-c::m\_\-done\_\-cycle}}}
\label{classuop__c_ae9691c0e5dbb1fbe05b57c25193ee0ce}
done cycle \hypertarget{classuop__c_a6817cdf4eb52076177cd8bea6c74089a}{
\index{uop\_\-c@{uop\_\-c}!m\_\-exec\_\-cycle@{m\_\-exec\_\-cycle}}
\index{m\_\-exec\_\-cycle@{m\_\-exec\_\-cycle}!uop_c@{uop\_\-c}}
\subsubsection[{m\_\-exec\_\-cycle}]{\setlength{\rightskip}{0pt plus 5cm}Counter {\bf uop\_\-c::m\_\-exec\_\-cycle}}}
\label{classuop__c_a6817cdf4eb52076177cd8bea6c74089a}
execution cycle \hypertarget{classuop__c_a3b7c8dfe378d88ea32546fc5c45f6da2}{
\index{uop\_\-c@{uop\_\-c}!m\_\-fetched\_\-cycle@{m\_\-fetched\_\-cycle}}
\index{m\_\-fetched\_\-cycle@{m\_\-fetched\_\-cycle}!uop_c@{uop\_\-c}}
\subsubsection[{m\_\-fetched\_\-cycle}]{\setlength{\rightskip}{0pt plus 5cm}Counter {\bf uop\_\-c::m\_\-fetched\_\-cycle}}}
\label{classuop__c_a3b7c8dfe378d88ea32546fc5c45f6da2}
fetched cycle \hypertarget{classuop__c_a4eac12f7b9397fe87befa0c280ba7a68}{
\index{uop\_\-c@{uop\_\-c}!m\_\-in\_\-iaq@{m\_\-in\_\-iaq}}
\index{m\_\-in\_\-iaq@{m\_\-in\_\-iaq}!uop_c@{uop\_\-c}}
\subsubsection[{m\_\-in\_\-iaq}]{\setlength{\rightskip}{0pt plus 5cm}bool {\bf uop\_\-c::m\_\-in\_\-iaq}}}
\label{classuop__c_a4eac12f7b9397fe87befa0c280ba7a68}
in allocation queue \hypertarget{classuop__c_a1e781ac8a3b7a97b32051cd56cd6ff3c}{
\index{uop\_\-c@{uop\_\-c}!m\_\-in\_\-scheduler@{m\_\-in\_\-scheduler}}
\index{m\_\-in\_\-scheduler@{m\_\-in\_\-scheduler}!uop_c@{uop\_\-c}}
\subsubsection[{m\_\-in\_\-scheduler}]{\setlength{\rightskip}{0pt plus 5cm}bool {\bf uop\_\-c::m\_\-in\_\-scheduler}}}
\label{classuop__c_a1e781ac8a3b7a97b32051cd56cd6ff3c}
in scheduler \hypertarget{classuop__c_a8f764aaa37e8d6cf7f5a9ce54b796f88}{
\index{uop\_\-c@{uop\_\-c}!m\_\-inst\_\-num@{m\_\-inst\_\-num}}
\index{m\_\-inst\_\-num@{m\_\-inst\_\-num}!uop_c@{uop\_\-c}}
\subsubsection[{m\_\-inst\_\-num}]{\setlength{\rightskip}{0pt plus 5cm}Counter {\bf uop\_\-c::m\_\-inst\_\-num}}}
\label{classuop__c_a8f764aaa37e8d6cf7f5a9ce54b796f88}
instruction number \hypertarget{classuop__c_a83a4be636c94d1cd0374d4d6c6cc6b73}{
\index{uop\_\-c@{uop\_\-c}!m\_\-isitBOM@{m\_\-isitBOM}}
\index{m\_\-isitBOM@{m\_\-isitBOM}!uop_c@{uop\_\-c}}
\subsubsection[{m\_\-isitBOM}]{\setlength{\rightskip}{0pt plus 5cm}bool {\bf uop\_\-c::m\_\-isitBOM}}}
\label{classuop__c_a83a4be636c94d1cd0374d4d6c6cc6b73}
first uop of an instruction \hypertarget{classuop__c_af5a101ca6b34915c03d169aec29f74ee}{
\index{uop\_\-c@{uop\_\-c}!m\_\-isitEOM@{m\_\-isitEOM}}
\index{m\_\-isitEOM@{m\_\-isitEOM}!uop_c@{uop\_\-c}}
\subsubsection[{m\_\-isitEOM}]{\setlength{\rightskip}{0pt plus 5cm}bool {\bf uop\_\-c::m\_\-isitEOM}}}
\label{classuop__c_af5a101ca6b34915c03d169aec29f74ee}
last uop of an instruction \hypertarget{classuop__c_a5c31eaec3d0421844ae67c8117e2e12d}{
\index{uop\_\-c@{uop\_\-c}!m\_\-last\_\-dep\_\-exec@{m\_\-last\_\-dep\_\-exec}}
\index{m\_\-last\_\-dep\_\-exec@{m\_\-last\_\-dep\_\-exec}!uop_c@{uop\_\-c}}
\subsubsection[{m\_\-last\_\-dep\_\-exec}]{\setlength{\rightskip}{0pt plus 5cm}Counter$\ast$ {\bf uop\_\-c::m\_\-last\_\-dep\_\-exec}}}
\label{classuop__c_a5c31eaec3d0421844ae67c8117e2e12d}
last dependent execution cycle \hypertarget{classuop__c_a5b1259492da4298ae3db51c888a31659}{
\index{uop\_\-c@{uop\_\-c}!m\_\-last\_\-uop@{m\_\-last\_\-uop}}
\index{m\_\-last\_\-uop@{m\_\-last\_\-uop}!uop_c@{uop\_\-c}}
\subsubsection[{m\_\-last\_\-uop}]{\setlength{\rightskip}{0pt plus 5cm}bool {\bf uop\_\-c::m\_\-last\_\-uop}}}
\label{classuop__c_a5b1259492da4298ae3db51c888a31659}
last uop of a thread \hypertarget{classuop__c_a2d59c4434f359dc0986e39d70c547024}{
\index{uop\_\-c@{uop\_\-c}!m\_\-map\_\-src\_\-info@{m\_\-map\_\-src\_\-info}}
\index{m\_\-map\_\-src\_\-info@{m\_\-map\_\-src\_\-info}!uop_c@{uop\_\-c}}
\subsubsection[{m\_\-map\_\-src\_\-info}]{\setlength{\rightskip}{0pt plus 5cm}{\bf src\_\-info\_\-c} {\bf uop\_\-c::m\_\-map\_\-src\_\-info}\mbox{[}MAX\_\-UOP\_\-SRC\_\-DEPS\mbox{]}}}
\label{classuop__c_a2d59c4434f359dc0986e39d70c547024}
src map information \hypertarget{classuop__c_a2b1a6a46c6f697826fdaa258298ad58c}{
\index{uop\_\-c@{uop\_\-c}!m\_\-mem\_\-size@{m\_\-mem\_\-size}}
\index{m\_\-mem\_\-size@{m\_\-mem\_\-size}!uop_c@{uop\_\-c}}
\subsubsection[{m\_\-mem\_\-size}]{\setlength{\rightskip}{0pt plus 5cm}int {\bf uop\_\-c::m\_\-mem\_\-size}}}
\label{classuop__c_a2b1a6a46c6f697826fdaa258298ad58c}
memory access size \hypertarget{classuop__c_a7b653e864bbc4569c7b566b1eb944603}{
\index{uop\_\-c@{uop\_\-c}!m\_\-mem\_\-start\_\-cycle@{m\_\-mem\_\-start\_\-cycle}}
\index{m\_\-mem\_\-start\_\-cycle@{m\_\-mem\_\-start\_\-cycle}!uop_c@{uop\_\-c}}
\subsubsection[{m\_\-mem\_\-start\_\-cycle}]{\setlength{\rightskip}{0pt plus 5cm}Counter {\bf uop\_\-c::m\_\-mem\_\-start\_\-cycle}}}
\label{classuop__c_a7b653e864bbc4569c7b566b1eb944603}
mem start cycle \hypertarget{classuop__c_a367c4313b99264de545c594bd0c60662}{
\index{uop\_\-c@{uop\_\-c}!m\_\-mem\_\-type@{m\_\-mem\_\-type}}
\index{m\_\-mem\_\-type@{m\_\-mem\_\-type}!uop_c@{uop\_\-c}}
\subsubsection[{m\_\-mem\_\-type}]{\setlength{\rightskip}{0pt plus 5cm}Mem\_\-Type {\bf uop\_\-c::m\_\-mem\_\-type}}}
\label{classuop__c_a367c4313b99264de545c594bd0c60662}
memory type \hypertarget{classuop__c_afa08f6646fb5b5ce6110057e81c72a13}{
\index{uop\_\-c@{uop\_\-c}!m\_\-mispredicted@{m\_\-mispredicted}}
\index{m\_\-mispredicted@{m\_\-mispredicted}!uop_c@{uop\_\-c}}
\subsubsection[{m\_\-mispredicted}]{\setlength{\rightskip}{0pt plus 5cm}bool {\bf uop\_\-c::m\_\-mispredicted}}}
\label{classuop__c_afa08f6646fb5b5ce6110057e81c72a13}
mispredicted branch \hypertarget{classuop__c_a4aad3ee2a1aa0286421bc198866765b9}{
\index{uop\_\-c@{uop\_\-c}!m\_\-npc@{m\_\-npc}}
\index{m\_\-npc@{m\_\-npc}!uop_c@{uop\_\-c}}
\subsubsection[{m\_\-npc}]{\setlength{\rightskip}{0pt plus 5cm}Addr {\bf uop\_\-c::m\_\-npc}}}
\label{classuop__c_a4aad3ee2a1aa0286421bc198866765b9}
next pc \hypertarget{classuop__c_aa6cfd5b37d0d6f865ed2e8fe795774f4}{
\index{uop\_\-c@{uop\_\-c}!m\_\-num\_\-child\_\-uops@{m\_\-num\_\-child\_\-uops}}
\index{m\_\-num\_\-child\_\-uops@{m\_\-num\_\-child\_\-uops}!uop_c@{uop\_\-c}}
\subsubsection[{m\_\-num\_\-child\_\-uops}]{\setlength{\rightskip}{0pt plus 5cm}int {\bf uop\_\-c::m\_\-num\_\-child\_\-uops}}}
\label{classuop__c_aa6cfd5b37d0d6f865ed2e8fe795774f4}
number of children uops \hypertarget{classuop__c_a788ae8beb7aa64f5192d8b58368fdb72}{
\index{uop\_\-c@{uop\_\-c}!m\_\-num\_\-child\_\-uops\_\-done@{m\_\-num\_\-child\_\-uops\_\-done}}
\index{m\_\-num\_\-child\_\-uops\_\-done@{m\_\-num\_\-child\_\-uops\_\-done}!uop_c@{uop\_\-c}}
\subsubsection[{m\_\-num\_\-child\_\-uops\_\-done}]{\setlength{\rightskip}{0pt plus 5cm}int {\bf uop\_\-c::m\_\-num\_\-child\_\-uops\_\-done}}}
\label{classuop__c_a788ae8beb7aa64f5192d8b58368fdb72}
number of done children uops \hypertarget{classuop__c_ac68903d9326230501d9800b68e62d11e}{
\index{uop\_\-c@{uop\_\-c}!m\_\-num\_\-dests@{m\_\-num\_\-dests}}
\index{m\_\-num\_\-dests@{m\_\-num\_\-dests}!uop_c@{uop\_\-c}}
\subsubsection[{m\_\-num\_\-dests}]{\setlength{\rightskip}{0pt plus 5cm}uns {\bf uop\_\-c::m\_\-num\_\-dests}}}
\label{classuop__c_ac68903d9326230501d9800b68e62d11e}
number of dest registers \hypertarget{classuop__c_a9d462e0b6d7b32a634a44fd979e2987e}{
\index{uop\_\-c@{uop\_\-c}!m\_\-num\_\-srcs@{m\_\-num\_\-srcs}}
\index{m\_\-num\_\-srcs@{m\_\-num\_\-srcs}!uop_c@{uop\_\-c}}
\subsubsection[{m\_\-num\_\-srcs}]{\setlength{\rightskip}{0pt plus 5cm}uns {\bf uop\_\-c::m\_\-num\_\-srcs}}}
\label{classuop__c_a9d462e0b6d7b32a634a44fd979e2987e}
number of src registers \hypertarget{classuop__c_ad596fa360563f1642c09047c59481abe}{
\index{uop\_\-c@{uop\_\-c}!m\_\-off\_\-path@{m\_\-off\_\-path}}
\index{m\_\-off\_\-path@{m\_\-off\_\-path}!uop_c@{uop\_\-c}}
\subsubsection[{m\_\-off\_\-path}]{\setlength{\rightskip}{0pt plus 5cm}bool {\bf uop\_\-c::m\_\-off\_\-path}}}
\label{classuop__c_ad596fa360563f1642c09047c59481abe}
uop in wrong-\/path \hypertarget{classuop__c_aa9d298c300f17b0ffd24b3c994ddf667}{
\index{uop\_\-c@{uop\_\-c}!m\_\-opcode@{m\_\-opcode}}
\index{m\_\-opcode@{m\_\-opcode}!uop_c@{uop\_\-c}}
\subsubsection[{m\_\-opcode}]{\setlength{\rightskip}{0pt plus 5cm}uint8\_\-t {\bf uop\_\-c::m\_\-opcode}}}
\label{classuop__c_aa9d298c300f17b0ffd24b3c994ddf667}
opcode \hypertarget{classuop__c_ac44b81eb2e89734fa5cded47ae8f275d}{
\index{uop\_\-c@{uop\_\-c}!m\_\-orig\_\-block\_\-id@{m\_\-orig\_\-block\_\-id}}
\index{m\_\-orig\_\-block\_\-id@{m\_\-orig\_\-block\_\-id}!uop_c@{uop\_\-c}}
\subsubsection[{m\_\-orig\_\-block\_\-id}]{\setlength{\rightskip}{0pt plus 5cm}int {\bf uop\_\-c::m\_\-orig\_\-block\_\-id}}}
\label{classuop__c_ac44b81eb2e89734fa5cded47ae8f275d}
original GPU block id \hypertarget{classuop__c_a2203174651092ff60dd62029124c1ae1}{
\index{uop\_\-c@{uop\_\-c}!m\_\-orig\_\-thread\_\-id@{m\_\-orig\_\-thread\_\-id}}
\index{m\_\-orig\_\-thread\_\-id@{m\_\-orig\_\-thread\_\-id}!uop_c@{uop\_\-c}}
\subsubsection[{m\_\-orig\_\-thread\_\-id}]{\setlength{\rightskip}{0pt plus 5cm}int {\bf uop\_\-c::m\_\-orig\_\-thread\_\-id}}}
\label{classuop__c_a2203174651092ff60dd62029124c1ae1}
original thread id \hypertarget{classuop__c_aa6452c76b89dca70a65638d11c7da8d7}{
\index{uop\_\-c@{uop\_\-c}!m\_\-parent\_\-uop@{m\_\-parent\_\-uop}}
\index{m\_\-parent\_\-uop@{m\_\-parent\_\-uop}!uop_c@{uop\_\-c}}
\subsubsection[{m\_\-parent\_\-uop}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uop\_\-c}$\ast$ {\bf uop\_\-c::m\_\-parent\_\-uop}}}
\label{classuop__c_aa6452c76b89dca70a65638d11c7da8d7}
parent uop \hypertarget{classuop__c_ae6f4147d85b5772d8fe5e0ad900aa9a2}{
\index{uop\_\-c@{uop\_\-c}!m\_\-pc@{m\_\-pc}}
\index{m\_\-pc@{m\_\-pc}!uop_c@{uop\_\-c}}
\subsubsection[{m\_\-pc}]{\setlength{\rightskip}{0pt plus 5cm}Addr {\bf uop\_\-c::m\_\-pc}}}
\label{classuop__c_ae6f4147d85b5772d8fe5e0ad900aa9a2}
pc address \hypertarget{classuop__c_a27555c938d5442471b84010767769e42}{
\index{uop\_\-c@{uop\_\-c}!m\_\-pending\_\-child\_\-uops@{m\_\-pending\_\-child\_\-uops}}
\index{m\_\-pending\_\-child\_\-uops@{m\_\-pending\_\-child\_\-uops}!uop_c@{uop\_\-c}}
\subsubsection[{m\_\-pending\_\-child\_\-uops}]{\setlength{\rightskip}{0pt plus 5cm}uns64 {\bf uop\_\-c::m\_\-pending\_\-child\_\-uops}}}
\label{classuop__c_a27555c938d5442471b84010767769e42}
pending child uops vector \hypertarget{classuop__c_a1b4ca5b212004b9b759366edf1f5230d}{
\index{uop\_\-c@{uop\_\-c}!m\_\-reconverge\_\-addr@{m\_\-reconverge\_\-addr}}
\index{m\_\-reconverge\_\-addr@{m\_\-reconverge\_\-addr}!uop_c@{uop\_\-c}}
\subsubsection[{m\_\-reconverge\_\-addr}]{\setlength{\rightskip}{0pt plus 5cm}Addr {\bf uop\_\-c::m\_\-reconverge\_\-addr}}}
\label{classuop__c_a1b4ca5b212004b9b759366edf1f5230d}
GPU : reconvergence address \hypertarget{classuop__c_a5e089783cc7382e60170bb49e412f6c8}{
\index{uop\_\-c@{uop\_\-c}!m\_\-recovery\_\-info@{m\_\-recovery\_\-info}}
\index{m\_\-recovery\_\-info@{m\_\-recovery\_\-info}!uop_c@{uop\_\-c}}
\subsubsection[{m\_\-recovery\_\-info}]{\setlength{\rightskip}{0pt plus 5cm}{\bf recovery\_\-info\_\-c} {\bf uop\_\-c::m\_\-recovery\_\-info}}}
\label{classuop__c_a5e089783cc7382e60170bb49e412f6c8}
recovery information \hypertarget{classuop__c_a793e716bd61ad15970b3ffe2063b3e8b}{
\index{uop\_\-c@{uop\_\-c}!m\_\-req@{m\_\-req}}
\index{m\_\-req@{m\_\-req}!uop_c@{uop\_\-c}}
\subsubsection[{m\_\-req}]{\setlength{\rightskip}{0pt plus 5cm}{\bf mem\_\-req\_\-s}$\ast$ {\bf uop\_\-c::m\_\-req}}}
\label{classuop__c_a793e716bd61ad15970b3ffe2063b3e8b}
pointer to memory request \hypertarget{classuop__c_ac9a30f13d75fc5b053cba1eee35b5c04}{
\index{uop\_\-c@{uop\_\-c}!m\_\-req\_\-fp\_\-reg@{m\_\-req\_\-fp\_\-reg}}
\index{m\_\-req\_\-fp\_\-reg@{m\_\-req\_\-fp\_\-reg}!uop_c@{uop\_\-c}}
\subsubsection[{m\_\-req\_\-fp\_\-reg}]{\setlength{\rightskip}{0pt plus 5cm}bool {\bf uop\_\-c::m\_\-req\_\-fp\_\-reg}}}
\label{classuop__c_ac9a30f13d75fc5b053cba1eee35b5c04}
need fp register \hypertarget{classuop__c_a356f4516637d65fd2c0cd489f263034b}{
\index{uop\_\-c@{uop\_\-c}!m\_\-req\_\-int\_\-reg@{m\_\-req\_\-int\_\-reg}}
\index{m\_\-req\_\-int\_\-reg@{m\_\-req\_\-int\_\-reg}!uop_c@{uop\_\-c}}
\subsubsection[{m\_\-req\_\-int\_\-reg}]{\setlength{\rightskip}{0pt plus 5cm}bool {\bf uop\_\-c::m\_\-req\_\-int\_\-reg}}}
\label{classuop__c_a356f4516637d65fd2c0cd489f263034b}
need integer register \hypertarget{classuop__c_af40e746fafa6e749df329ffe5eeda710}{
\index{uop\_\-c@{uop\_\-c}!m\_\-req\_\-lb@{m\_\-req\_\-lb}}
\index{m\_\-req\_\-lb@{m\_\-req\_\-lb}!uop_c@{uop\_\-c}}
\subsubsection[{m\_\-req\_\-lb}]{\setlength{\rightskip}{0pt plus 5cm}bool {\bf uop\_\-c::m\_\-req\_\-lb}}}
\label{classuop__c_af40e746fafa6e749df329ffe5eeda710}
need load buffer \hypertarget{classuop__c_a8473ef6f48319a2a2b442e14e2291268}{
\index{uop\_\-c@{uop\_\-c}!m\_\-req\_\-sb@{m\_\-req\_\-sb}}
\index{m\_\-req\_\-sb@{m\_\-req\_\-sb}!uop_c@{uop\_\-c}}
\subsubsection[{m\_\-req\_\-sb}]{\setlength{\rightskip}{0pt plus 5cm}bool {\bf uop\_\-c::m\_\-req\_\-sb}}}
\label{classuop__c_a8473ef6f48319a2a2b442e14e2291268}
need store buffer \hypertarget{classuop__c_aa13e7e0e95d53edfca66b5c487412039}{
\index{uop\_\-c@{uop\_\-c}!m\_\-rob\_\-entry@{m\_\-rob\_\-entry}}
\index{m\_\-rob\_\-entry@{m\_\-rob\_\-entry}!uop_c@{uop\_\-c}}
\subsubsection[{m\_\-rob\_\-entry}]{\setlength{\rightskip}{0pt plus 5cm}int {\bf uop\_\-c::m\_\-rob\_\-entry}}}
\label{classuop__c_aa13e7e0e95d53edfca66b5c487412039}
rob entry id \hypertarget{classuop__c_a0abddd71c924e7ef2c994a68f4a96d2e}{
\index{uop\_\-c@{uop\_\-c}!m\_\-sched\_\-cycle@{m\_\-sched\_\-cycle}}
\index{m\_\-sched\_\-cycle@{m\_\-sched\_\-cycle}!uop_c@{uop\_\-c}}
\subsubsection[{m\_\-sched\_\-cycle}]{\setlength{\rightskip}{0pt plus 5cm}Counter {\bf uop\_\-c::m\_\-sched\_\-cycle}}}
\label{classuop__c_a0abddd71c924e7ef2c994a68f4a96d2e}
scheduled cycle \hypertarget{classuop__c_a214a67149f1af91c8d3c4ffccc786322}{
\index{uop\_\-c@{uop\_\-c}!m\_\-simBase@{m\_\-simBase}}
\index{m\_\-simBase@{m\_\-simBase}!uop_c@{uop\_\-c}}
\subsubsection[{m\_\-simBase}]{\setlength{\rightskip}{0pt plus 5cm}{\bf macsim\_\-c}$\ast$ {\bf uop\_\-c::m\_\-simBase}\hspace{0.3cm}{\ttfamily  \mbox{[}private\mbox{]}}}}
\label{classuop__c_a214a67149f1af91c8d3c4ffccc786322}
\hyperlink{classmacsim__c}{macsim\_\-c} base class for simulation globals \hypertarget{classuop__c_a5511188ca1e9e42c96e926cc43dc997f}{
\index{uop\_\-c@{uop\_\-c}!m\_\-src\_\-info@{m\_\-src\_\-info}}
\index{m\_\-src\_\-info@{m\_\-src\_\-info}!uop_c@{uop\_\-c}}
\subsubsection[{m\_\-src\_\-info}]{\setlength{\rightskip}{0pt plus 5cm}uns16 {\bf uop\_\-c::m\_\-src\_\-info}\mbox{[}MAX\_\-SRCS\mbox{]}}}
\label{classuop__c_a5511188ca1e9e42c96e926cc43dc997f}
src uop info \hypertarget{classuop__c_a18571ad6d71b59f3f400956219270523}{
\index{uop\_\-c@{uop\_\-c}!m\_\-src\_\-uop\_\-num@{m\_\-src\_\-uop\_\-num}}
\index{m\_\-src\_\-uop\_\-num@{m\_\-src\_\-uop\_\-num}!uop_c@{uop\_\-c}}
\subsubsection[{m\_\-src\_\-uop\_\-num}]{\setlength{\rightskip}{0pt plus 5cm}Counter {\bf uop\_\-c::m\_\-src\_\-uop\_\-num}}}
\label{classuop__c_a18571ad6d71b59f3f400956219270523}
number of source uops \hypertarget{classuop__c_af479f3e40620da2d36d3e03bd3c6c54e}{
\index{uop\_\-c@{uop\_\-c}!m\_\-srcs\_\-not\_\-rdy\_\-vector@{m\_\-srcs\_\-not\_\-rdy\_\-vector}}
\index{m\_\-srcs\_\-not\_\-rdy\_\-vector@{m\_\-srcs\_\-not\_\-rdy\_\-vector}!uop_c@{uop\_\-c}}
\subsubsection[{m\_\-srcs\_\-not\_\-rdy\_\-vector}]{\setlength{\rightskip}{0pt plus 5cm}uns {\bf uop\_\-c::m\_\-srcs\_\-not\_\-rdy\_\-vector}}}
\label{classuop__c_af479f3e40620da2d36d3e03bd3c6c54e}
src not ready bit vector \hypertarget{classuop__c_a17902cc0c1b6822c2b2ae90c1dfb68d8}{
\index{uop\_\-c@{uop\_\-c}!m\_\-srcs\_\-rdy@{m\_\-srcs\_\-rdy}}
\index{m\_\-srcs\_\-rdy@{m\_\-srcs\_\-rdy}!uop_c@{uop\_\-c}}
\subsubsection[{m\_\-srcs\_\-rdy}]{\setlength{\rightskip}{0pt plus 5cm}bool {\bf uop\_\-c::m\_\-srcs\_\-rdy}}}
\label{classuop__c_a17902cc0c1b6822c2b2ae90c1dfb68d8}
source ready \hypertarget{classuop__c_a5a06fb116a11e460c6e4fe8911ea313e}{
\index{uop\_\-c@{uop\_\-c}!m\_\-state@{m\_\-state}}
\index{m\_\-state@{m\_\-state}!uop_c@{uop\_\-c}}
\subsubsection[{m\_\-state}]{\setlength{\rightskip}{0pt plus 5cm}Uop\_\-State {\bf uop\_\-c::m\_\-state}}}
\label{classuop__c_a5a06fb116a11e460c6e4fe8911ea313e}
the state of the op in the datapath \hypertarget{classuop__c_a09c150848bd478757885a3cdaad467f4}{
\index{uop\_\-c@{uop\_\-c}!m\_\-taken\_\-mask@{m\_\-taken\_\-mask}}
\index{m\_\-taken\_\-mask@{m\_\-taken\_\-mask}!uop_c@{uop\_\-c}}
\subsubsection[{m\_\-taken\_\-mask}]{\setlength{\rightskip}{0pt plus 5cm}uint32\_\-t {\bf uop\_\-c::m\_\-taken\_\-mask}}}
\label{classuop__c_a09c150848bd478757885a3cdaad467f4}
GPU : taken mask \hypertarget{classuop__c_a60944607488a0ad1e06be21d4e028e26}{
\index{uop\_\-c@{uop\_\-c}!m\_\-target\_\-addr@{m\_\-target\_\-addr}}
\index{m\_\-target\_\-addr@{m\_\-target\_\-addr}!uop_c@{uop\_\-c}}
\subsubsection[{m\_\-target\_\-addr}]{\setlength{\rightskip}{0pt plus 5cm}Addr {\bf uop\_\-c::m\_\-target\_\-addr}}}
\label{classuop__c_a60944607488a0ad1e06be21d4e028e26}
branch target address \hypertarget{classuop__c_a1be8c8d4660a12852650f4d8f2d4664b}{
\index{uop\_\-c@{uop\_\-c}!m\_\-thread\_\-id@{m\_\-thread\_\-id}}
\index{m\_\-thread\_\-id@{m\_\-thread\_\-id}!uop_c@{uop\_\-c}}
\subsubsection[{m\_\-thread\_\-id}]{\setlength{\rightskip}{0pt plus 5cm}int {\bf uop\_\-c::m\_\-thread\_\-id}}}
\label{classuop__c_a1be8c8d4660a12852650f4d8f2d4664b}
thread id \hypertarget{classuop__c_aa2aef7fac1040ff057b6e77867957072}{
\index{uop\_\-c@{uop\_\-c}!m\_\-uncoalesced\_\-flag@{m\_\-uncoalesced\_\-flag}}
\index{m\_\-uncoalesced\_\-flag@{m\_\-uncoalesced\_\-flag}!uop_c@{uop\_\-c}}
\subsubsection[{m\_\-uncoalesced\_\-flag}]{\setlength{\rightskip}{0pt plus 5cm}bool {\bf uop\_\-c::m\_\-uncoalesced\_\-flag}}}
\label{classuop__c_aa2aef7fac1040ff057b6e77867957072}
uncoalesced flag \hypertarget{classuop__c_a3b6fcba563db0edda36f52978c638c4d}{
\index{uop\_\-c@{uop\_\-c}!m\_\-unique\_\-num@{m\_\-unique\_\-num}}
\index{m\_\-unique\_\-num@{m\_\-unique\_\-num}!uop_c@{uop\_\-c}}
\subsubsection[{m\_\-unique\_\-num}]{\setlength{\rightskip}{0pt plus 5cm}Counter {\bf uop\_\-c::m\_\-unique\_\-num}}}
\label{classuop__c_a3b6fcba563db0edda36f52978c638c4d}
uop unique number \hypertarget{classuop__c_a393be438169e3d639387930aaf97c0d9}{
\index{uop\_\-c@{uop\_\-c}!m\_\-unique\_\-thread\_\-id@{m\_\-unique\_\-thread\_\-id}}
\index{m\_\-unique\_\-thread\_\-id@{m\_\-unique\_\-thread\_\-id}!uop_c@{uop\_\-c}}
\subsubsection[{m\_\-unique\_\-thread\_\-id}]{\setlength{\rightskip}{0pt plus 5cm}int {\bf uop\_\-c::m\_\-unique\_\-thread\_\-id}}}
\label{classuop__c_a393be438169e3d639387930aaf97c0d9}
unique thread id \hypertarget{classuop__c_a0c3d8af431bbce5095bb0c2c7bddfb99}{
\index{uop\_\-c@{uop\_\-c}!m\_\-uop\_\-info@{m\_\-uop\_\-info}}
\index{m\_\-uop\_\-info@{m\_\-uop\_\-info}!uop_c@{uop\_\-c}}
\subsubsection[{m\_\-uop\_\-info}]{\setlength{\rightskip}{0pt plus 5cm}{\bf uop\_\-info\_\-c} {\bf uop\_\-c::m\_\-uop\_\-info}}}
\label{classuop__c_a0c3d8af431bbce5095bb0c2c7bddfb99}
uop microarchitecture info \hypertarget{classuop__c_ac38111e7296a5b8200866328c1826e71}{
\index{uop\_\-c@{uop\_\-c}!m\_\-uop\_\-num@{m\_\-uop\_\-num}}
\index{m\_\-uop\_\-num@{m\_\-uop\_\-num}!uop_c@{uop\_\-c}}
\subsubsection[{m\_\-uop\_\-num}]{\setlength{\rightskip}{0pt plus 5cm}Counter {\bf uop\_\-c::m\_\-uop\_\-num}}}
\label{classuop__c_ac38111e7296a5b8200866328c1826e71}
uop number \hypertarget{classuop__c_aa8674c436855849f9f2d0c8ab0267e3b}{
\index{uop\_\-c@{uop\_\-c}!m\_\-uop\_\-type@{m\_\-uop\_\-type}}
\index{m\_\-uop\_\-type@{m\_\-uop\_\-type}!uop_c@{uop\_\-c}}
\subsubsection[{m\_\-uop\_\-type}]{\setlength{\rightskip}{0pt plus 5cm}Uop\_\-Type {\bf uop\_\-c::m\_\-uop\_\-type}}}
\label{classuop__c_aa8674c436855849f9f2d0c8ab0267e3b}
uop type \hypertarget{classuop__c_a8211cb652547c417466a9aa8fa603e6b}{
\index{uop\_\-c@{uop\_\-c}!m\_\-vaddr@{m\_\-vaddr}}
\index{m\_\-vaddr@{m\_\-vaddr}!uop_c@{uop\_\-c}}
\subsubsection[{m\_\-vaddr}]{\setlength{\rightskip}{0pt plus 5cm}Addr {\bf uop\_\-c::m\_\-vaddr}}}
\label{classuop__c_a8211cb652547c417466a9aa8fa603e6b}
memory address \hypertarget{classuop__c_aa18f9a89a6d89e20ba459a3d0dc4f90e}{
\index{uop\_\-c@{uop\_\-c}!m\_\-valid@{m\_\-valid}}
\index{m\_\-valid@{m\_\-valid}!uop_c@{uop\_\-c}}
\subsubsection[{m\_\-valid}]{\setlength{\rightskip}{0pt plus 5cm}bool {\bf uop\_\-c::m\_\-valid}}}
\label{classuop__c_aa18f9a89a6d89e20ba459a3d0dc4f90e}
valid uop 

The documentation for this class was generated from the following files:\begin{DoxyCompactItemize}
\item 
uop.h\item 
uop.cc\end{DoxyCompactItemize}
