Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Wed Apr 27 10:21:24 2022
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  88          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (88)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (203)
5. checking no_input_delay (11)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (88)
-------------------------
 There are 88 register/latch pins with no clock driven by root clock pin: CLK100MHZ (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (203)
--------------------------------------------------
 There are 203 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  212          inf        0.000                      0                  212           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           212 Endpoints
Min Delay           212 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 transmitter/tx_data_out_reg/C
                            (rising edge-triggered cell FDSE)
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.564ns  (logic 4.002ns (46.734%)  route 4.562ns (53.266%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y38          FDSE                         0.000     0.000 r  transmitter/tx_data_out_reg/C
    SLICE_X7Y38          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  transmitter/tx_data_out_reg/Q
                         net (fo=1, routed)           4.562     5.018    tx_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.546     8.564 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     8.564    tx
    D4                                                                r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            receiver/FSM_sequential_rx_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.659ns  (logic 1.908ns (24.907%)  route 5.751ns (75.093%))
  Logic Levels:           4  (IBUF=1 LUT4=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.508     1.508 f  rx_IBUF_inst/O
                         net (fo=5, routed)           4.055     5.563    receiver/rx_IBUF
    SLICE_X3Y39          LUT4 (Prop_lut4_I3_O)        0.124     5.687 r  receiver/FSM_sequential_rx_state[1]_i_3/O
                         net (fo=1, routed)           0.661     6.348    receiver/FSM_sequential_rx_state[1]_i_3_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I0_O)        0.124     6.472 r  receiver/FSM_sequential_rx_state[1]_i_2/O
                         net (fo=2, routed)           0.510     6.982    receiver/FSM_sequential_rx_state[1]_i_2_n_0
    SLICE_X3Y39          LUT4 (Prop_lut4_I2_O)        0.152     7.134 r  receiver/FSM_sequential_rx_state[1]_i_1/O
                         net (fo=1, routed)           0.525     7.659    receiver/FSM_sequential_rx_state[1]_i_1_n_0
    SLICE_X3Y39          FDRE                                         r  receiver/FSM_sequential_rx_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            receiver/rx_stored_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.173ns  (logic 1.756ns (24.474%)  route 5.418ns (75.526%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.508     1.508 r  rx_IBUF_inst/O
                         net (fo=5, routed)           4.272     5.780    receiver/rx_IBUF
    SLICE_X1Y40          LUT2 (Prop_lut2_I1_O)        0.124     5.904 r  receiver/rx_stored_data[7]_i_2/O
                         net (fo=8, routed)           1.145     7.049    receiver/rx_stored_data[7]
    SLICE_X2Y38          LUT6 (Prop_lut6_I0_O)        0.124     7.173 r  receiver/rx_stored_data[7]_i_1/O
                         net (fo=1, routed)           0.000     7.173    receiver/rx_stored_data[7]_i_1_n_0
    SLICE_X2Y38          FDRE                                         r  receiver/rx_stored_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            receiver/rx_stored_data_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.114ns  (logic 1.756ns (24.676%)  route 5.359ns (75.324%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.508     1.508 r  rx_IBUF_inst/O
                         net (fo=5, routed)           4.272     5.780    receiver/rx_IBUF
    SLICE_X1Y40          LUT2 (Prop_lut2_I1_O)        0.124     5.904 r  receiver/rx_stored_data[7]_i_2/O
                         net (fo=8, routed)           1.086     6.990    receiver/rx_stored_data[7]
    SLICE_X0Y38          LUT6 (Prop_lut6_I0_O)        0.124     7.114 r  receiver/rx_stored_data[4]_i_1/O
                         net (fo=1, routed)           0.000     7.114    receiver/rx_stored_data[4]_i_1_n_0
    SLICE_X0Y38          FDRE                                         r  receiver/rx_stored_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            receiver/rx_stored_data_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.107ns  (logic 1.756ns (24.701%)  route 5.352ns (75.299%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.508     1.508 r  rx_IBUF_inst/O
                         net (fo=5, routed)           4.272     5.780    receiver/rx_IBUF
    SLICE_X1Y40          LUT2 (Prop_lut2_I1_O)        0.124     5.904 r  receiver/rx_stored_data[7]_i_2/O
                         net (fo=8, routed)           1.079     6.983    receiver/rx_stored_data[7]
    SLICE_X0Y38          LUT6 (Prop_lut6_I0_O)        0.124     7.107 r  receiver/rx_stored_data[5]_i_1/O
                         net (fo=1, routed)           0.000     7.107    receiver/rx_stored_data[5]_i_1_n_0
    SLICE_X0Y38          FDRE                                         r  receiver/rx_stored_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            receiver/FSM_sequential_rx_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.101ns  (logic 1.880ns (26.470%)  route 5.221ns (73.530%))
  Logic Levels:           4  (IBUF=1 LUT2=1 LUT4=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 f  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.508     1.508 f  rx_IBUF_inst/O
                         net (fo=5, routed)           4.055     5.563    receiver/rx_IBUF
    SLICE_X3Y39          LUT4 (Prop_lut4_I3_O)        0.124     5.687 r  receiver/FSM_sequential_rx_state[1]_i_3/O
                         net (fo=1, routed)           0.661     6.348    receiver/FSM_sequential_rx_state[1]_i_3_n_0
    SLICE_X2Y39          LUT6 (Prop_lut6_I0_O)        0.124     6.472 r  receiver/FSM_sequential_rx_state[1]_i_2/O
                         net (fo=2, routed)           0.505     6.977    receiver/FSM_sequential_rx_state[1]_i_2_n_0
    SLICE_X3Y39          LUT2 (Prop_lut2_I0_O)        0.124     7.101 r  receiver/FSM_sequential_rx_state[0]_i_1/O
                         net (fo=1, routed)           0.000     7.101    receiver/FSM_sequential_rx_state[0]_i_1_n_0
    SLICE_X3Y39          FDRE                                         r  receiver/FSM_sequential_rx_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            receiver/rx_stored_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.915ns  (logic 1.756ns (25.389%)  route 5.159ns (74.611%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.508     1.508 r  rx_IBUF_inst/O
                         net (fo=5, routed)           4.272     5.780    receiver/rx_IBUF
    SLICE_X1Y40          LUT2 (Prop_lut2_I1_O)        0.124     5.904 r  receiver/rx_stored_data[7]_i_2/O
                         net (fo=8, routed)           0.887     6.791    receiver/rx_stored_data[7]
    SLICE_X0Y40          LUT6 (Prop_lut6_I0_O)        0.124     6.915 r  receiver/rx_stored_data[3]_i_1/O
                         net (fo=1, routed)           0.000     6.915    receiver/rx_stored_data[3]_i_1_n_0
    SLICE_X0Y40          FDRE                                         r  receiver/rx_stored_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            receiver/rx_stored_data_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.889ns  (logic 1.756ns (25.483%)  route 5.134ns (74.517%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.508     1.508 r  rx_IBUF_inst/O
                         net (fo=5, routed)           4.272     5.780    receiver/rx_IBUF
    SLICE_X1Y40          LUT2 (Prop_lut2_I1_O)        0.124     5.904 r  receiver/rx_stored_data[7]_i_2/O
                         net (fo=8, routed)           0.861     6.765    receiver/rx_stored_data[7]
    SLICE_X2Y38          LUT6 (Prop_lut6_I0_O)        0.124     6.889 r  receiver/rx_stored_data[6]_i_1/O
                         net (fo=1, routed)           0.000     6.889    receiver/rx_stored_data[6]_i_1_n_0
    SLICE_X2Y38          FDRE                                         r  receiver/rx_stored_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            receiver/rx_stored_data_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.783ns  (logic 1.756ns (25.883%)  route 5.027ns (74.117%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.508     1.508 r  rx_IBUF_inst/O
                         net (fo=5, routed)           4.272     5.780    receiver/rx_IBUF
    SLICE_X1Y40          LUT2 (Prop_lut2_I1_O)        0.124     5.904 r  receiver/rx_stored_data[7]_i_2/O
                         net (fo=8, routed)           0.755     6.659    receiver/rx_stored_data[7]
    SLICE_X0Y40          LUT6 (Prop_lut6_I0_O)        0.124     6.783 r  receiver/rx_stored_data[2]_i_1/O
                         net (fo=1, routed)           0.000     6.783    receiver/rx_stored_data[2]_i_1_n_0
    SLICE_X0Y40          FDRE                                         r  receiver/rx_stored_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            receiver/rx_stored_data_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.684ns  (logic 1.756ns (26.265%)  route 4.928ns (73.735%))
  Logic Levels:           3  (IBUF=1 LUT2=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C4                                                0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    C4                   IBUF (Prop_ibuf_I_O)         1.508     1.508 r  rx_IBUF_inst/O
                         net (fo=5, routed)           4.272     5.780    receiver/rx_IBUF
    SLICE_X1Y40          LUT2 (Prop_lut2_I1_O)        0.124     5.904 r  receiver/rx_stored_data[7]_i_2/O
                         net (fo=8, routed)           0.656     6.560    receiver/rx_stored_data[7]
    SLICE_X0Y40          LUT6 (Prop_lut6_I0_O)        0.124     6.684 r  receiver/rx_stored_data[0]_i_1/O
                         net (fo=1, routed)           0.000     6.684    receiver/rx_stored_data[0]_i_1_n_0
    SLICE_X0Y40          FDRE                                         r  receiver/rx_stored_data_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 receiver/rx_stored_data_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receiver/rx_data_out_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.264ns  (logic 0.141ns (53.422%)  route 0.123ns (46.578%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE                         0.000     0.000 r  receiver/rx_stored_data_reg[5]/C
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receiver/rx_stored_data_reg[5]/Q
                         net (fo=2, routed)           0.123     0.264    receiver/rx_stored_data_reg_n_0_[5]
    SLICE_X0Y37          FDRE                                         r  receiver/rx_data_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiver/rx_stored_data_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receiver/rx_data_out_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (53.021%)  route 0.125ns (46.979%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE                         0.000     0.000 r  receiver/rx_stored_data_reg[1]/C
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receiver/rx_stored_data_reg[1]/Q
                         net (fo=2, routed)           0.125     0.266    receiver/rx_stored_data_reg_n_0_[1]
    SLICE_X0Y41          FDRE                                         r  receiver/rx_data_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiver/rx_stored_data_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receiver/rx_data_out_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.141ns (52.817%)  route 0.126ns (47.183%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE                         0.000     0.000 r  receiver/rx_stored_data_reg[2]/C
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receiver/rx_stored_data_reg[2]/Q
                         net (fo=2, routed)           0.126     0.267    receiver/rx_stored_data_reg_n_0_[2]
    SLICE_X0Y41          FDRE                                         r  receiver/rx_data_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiver/rx_stored_data_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receiver/rx_data_out_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.141ns (51.925%)  route 0.131ns (48.075%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y38          FDRE                         0.000     0.000 r  receiver/rx_stored_data_reg[4]/C
    SLICE_X0Y38          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receiver/rx_stored_data_reg[4]/Q
                         net (fo=2, routed)           0.131     0.272    receiver/rx_stored_data_reg_n_0_[4]
    SLICE_X0Y37          FDRE                                         r  receiver/rx_data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiver/rx_stored_data_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receiver/rx_data_out_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.274ns  (logic 0.141ns (51.546%)  route 0.133ns (48.454%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y40          FDRE                         0.000     0.000 r  receiver/rx_stored_data_reg[0]/C
    SLICE_X0Y40          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receiver/rx_stored_data_reg[0]/Q
                         net (fo=2, routed)           0.133     0.274    receiver/rx_stored_data_reg_n_0_[0]
    SLICE_X0Y41          FDRE                                         r  receiver/rx_data_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 button/flipflop_1_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            button/flipflop_2_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.128ns (46.338%)  route 0.148ns (53.662%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y36          FDRE                         0.000     0.000 r  button/flipflop_1_reg/C
    SLICE_X3Y36          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  button/flipflop_1_reg/Q
                         net (fo=3, routed)           0.148     0.276    button/flipflop_1
    SLICE_X3Y36          FDRE                                         r  button/flipflop_2_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/baud_rate_clk_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/tx_data_out_reg/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.286ns  (logic 0.141ns (49.330%)  route 0.145ns (50.670%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y38          FDRE                         0.000     0.000 r  transmitter/baud_rate_clk_reg/C
    SLICE_X4Y38          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmitter/baud_rate_clk_reg/Q
                         net (fo=7, routed)           0.145     0.286    transmitter/baud_rate_clk_reg_n_0
    SLICE_X7Y38          FDSE                                         r  transmitter/tx_data_out_reg/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiver/rx_stored_data_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receiver/rx_data_out_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.291ns  (logic 0.164ns (56.290%)  route 0.127ns (43.710%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y38          FDRE                         0.000     0.000 r  receiver/rx_stored_data_reg[6]/C
    SLICE_X2Y38          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  receiver/rx_stored_data_reg[6]/Q
                         net (fo=2, routed)           0.127     0.291    receiver/rx_stored_data_reg_n_0_[6]
    SLICE_X2Y36          FDRE                                         r  receiver/rx_data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmitter/FSM_onehot_tx_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmitter/FSM_onehot_tx_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.164ns (55.031%)  route 0.134ns (44.969%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y39          FDRE                         0.000     0.000 r  transmitter/FSM_onehot_tx_state_reg[3]/C
    SLICE_X6Y39          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  transmitter/FSM_onehot_tx_state_reg[3]/Q
                         net (fo=4, routed)           0.134     0.298    transmitter/FSM_onehot_tx_state_reg_n_0_[3]
    SLICE_X6Y39          FDSE                                         r  transmitter/FSM_onehot_tx_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receiver/baud_rate_x16_clk_generator.baud_x16_count_reg[7]/C
                            (rising edge-triggered cell FDSE)
  Destination:            receiver/baud_rate_x16_clk_generator.baud_x16_count_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.186ns (61.316%)  route 0.117ns (38.684%))
  Logic Levels:           2  (FDSE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y54          FDSE                         0.000     0.000 r  receiver/baud_rate_x16_clk_generator.baud_x16_count_reg[7]/C
    SLICE_X4Y54          FDSE (Prop_fdse_C_Q)         0.141     0.141 r  receiver/baud_rate_x16_clk_generator.baud_x16_count_reg[7]/Q
                         net (fo=8, routed)           0.117     0.258    receiver/baud_x16_count[7]
    SLICE_X5Y54          LUT6 (Prop_lut6_I4_O)        0.045     0.303 r  receiver/baud_rate_x16_clk_generator.baud_x16_count[8]_i_1/O
                         net (fo=1, routed)           0.000     0.303    receiver/baud_x16_count_0[8]
    SLICE_X5Y54          FDRE                                         r  receiver/baud_rate_x16_clk_generator.baud_x16_count_reg[8]/D
  -------------------------------------------------------------------    -------------------





