Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Nov 23 17:50:58 2020
| Host         : ROG-305-16 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file guessing_game_timing_summary_routed.rpt -pb guessing_game_timing_summary_routed.pb -rpx guessing_game_timing_summary_routed.rpx -warn_on_violation
| Design       : guessing_game
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (60)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (10)
5. checking no_input_delay (6)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (60)
-------------------------
 There are 10 register/latch pins with no clock driven by root clock pin: guessing_game/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: guessing_game/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: guessing_game/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: guessing_game/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: guessing_game/FSM_onehot_state_reg[4]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: guessing_game/FSM_onehot_state_reg[5]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (10)
-------------------------------------------------
 There are 10 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.770        0.000                      0                  148        0.249        0.000                      0                  148        4.500        0.000                       0                   149  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.770        0.000                      0                  148        0.249        0.000                      0                  148        4.500        0.000                       0                   149  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.770ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.770ns  (required time - arrival time)
  Source:                 fast/reg_in_count/Q_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guessing_game/FSM_onehot_state_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.956ns  (logic 0.890ns (22.495%)  route 3.066ns (77.505%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.618     5.139    fast/reg_in_count/CLK
    SLICE_X6Y22          FDCE                                         r  fast/reg_in_count/Q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDCE (Prop_fdce_C_Q)         0.518     5.657 r  fast/reg_in_count/Q_reg[15]/Q
                         net (fo=2, routed)           1.075     6.732    fast/reg_in_count/Q_reg[15]
    SLICE_X7Y22          LUT6 (Prop_lut6_I1_O)        0.124     6.856 r  fast/reg_in_count/FSM_onehot_state[5]_i_10/O
                         net (fo=1, routed)           0.716     7.573    fast/reg_in_count/FSM_onehot_state[5]_i_10_n_0
    SLICE_X7Y19          LUT5 (Prop_lut5_I2_O)        0.124     7.697 r  fast/reg_in_count/FSM_onehot_state[5]_i_4/O
                         net (fo=1, routed)           0.431     8.128    slow/reg_in_count/FSM_onehot_state_reg[5]
    SLICE_X5Y19          LUT3 (Prop_lut3_I2_O)        0.124     8.252 r  slow/reg_in_count/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.844     9.096    guessing_game/E[0]
    SLICE_X1Y22          FDPE                                         r  guessing_game/FSM_onehot_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.505    14.846    guessing_game/CLK
    SLICE_X1Y22          FDPE                                         r  guessing_game/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X1Y22          FDPE (Setup_fdpe_C_CE)      -0.205    14.866    guessing_game/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                          -9.096    
  -------------------------------------------------------------------
                         slack                                  5.770    

Slack (MET) :             5.770ns  (required time - arrival time)
  Source:                 fast/reg_in_count/Q_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guessing_game/FSM_onehot_state_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.956ns  (logic 0.890ns (22.495%)  route 3.066ns (77.505%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.618     5.139    fast/reg_in_count/CLK
    SLICE_X6Y22          FDCE                                         r  fast/reg_in_count/Q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDCE (Prop_fdce_C_Q)         0.518     5.657 r  fast/reg_in_count/Q_reg[15]/Q
                         net (fo=2, routed)           1.075     6.732    fast/reg_in_count/Q_reg[15]
    SLICE_X7Y22          LUT6 (Prop_lut6_I1_O)        0.124     6.856 r  fast/reg_in_count/FSM_onehot_state[5]_i_10/O
                         net (fo=1, routed)           0.716     7.573    fast/reg_in_count/FSM_onehot_state[5]_i_10_n_0
    SLICE_X7Y19          LUT5 (Prop_lut5_I2_O)        0.124     7.697 r  fast/reg_in_count/FSM_onehot_state[5]_i_4/O
                         net (fo=1, routed)           0.431     8.128    slow/reg_in_count/FSM_onehot_state_reg[5]
    SLICE_X5Y19          LUT3 (Prop_lut3_I2_O)        0.124     8.252 r  slow/reg_in_count/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.844     9.096    guessing_game/E[0]
    SLICE_X1Y22          FDCE                                         r  guessing_game/FSM_onehot_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.505    14.846    guessing_game/CLK
    SLICE_X1Y22          FDCE                                         r  guessing_game/FSM_onehot_state_reg[1]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X1Y22          FDCE (Setup_fdce_C_CE)      -0.205    14.866    guessing_game/FSM_onehot_state_reg[1]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                          -9.096    
  -------------------------------------------------------------------
                         slack                                  5.770    

Slack (MET) :             5.770ns  (required time - arrival time)
  Source:                 fast/reg_in_count/Q_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guessing_game/FSM_onehot_state_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.956ns  (logic 0.890ns (22.495%)  route 3.066ns (77.505%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.618     5.139    fast/reg_in_count/CLK
    SLICE_X6Y22          FDCE                                         r  fast/reg_in_count/Q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDCE (Prop_fdce_C_Q)         0.518     5.657 r  fast/reg_in_count/Q_reg[15]/Q
                         net (fo=2, routed)           1.075     6.732    fast/reg_in_count/Q_reg[15]
    SLICE_X7Y22          LUT6 (Prop_lut6_I1_O)        0.124     6.856 r  fast/reg_in_count/FSM_onehot_state[5]_i_10/O
                         net (fo=1, routed)           0.716     7.573    fast/reg_in_count/FSM_onehot_state[5]_i_10_n_0
    SLICE_X7Y19          LUT5 (Prop_lut5_I2_O)        0.124     7.697 r  fast/reg_in_count/FSM_onehot_state[5]_i_4/O
                         net (fo=1, routed)           0.431     8.128    slow/reg_in_count/FSM_onehot_state_reg[5]
    SLICE_X5Y19          LUT3 (Prop_lut3_I2_O)        0.124     8.252 r  slow/reg_in_count/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.844     9.096    guessing_game/E[0]
    SLICE_X1Y22          FDCE                                         r  guessing_game/FSM_onehot_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.505    14.846    guessing_game/CLK
    SLICE_X1Y22          FDCE                                         r  guessing_game/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X1Y22          FDCE (Setup_fdce_C_CE)      -0.205    14.866    guessing_game/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                          -9.096    
  -------------------------------------------------------------------
                         slack                                  5.770    

Slack (MET) :             5.770ns  (required time - arrival time)
  Source:                 fast/reg_in_count/Q_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guessing_game/FSM_onehot_state_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.956ns  (logic 0.890ns (22.495%)  route 3.066ns (77.505%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.618     5.139    fast/reg_in_count/CLK
    SLICE_X6Y22          FDCE                                         r  fast/reg_in_count/Q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDCE (Prop_fdce_C_Q)         0.518     5.657 r  fast/reg_in_count/Q_reg[15]/Q
                         net (fo=2, routed)           1.075     6.732    fast/reg_in_count/Q_reg[15]
    SLICE_X7Y22          LUT6 (Prop_lut6_I1_O)        0.124     6.856 r  fast/reg_in_count/FSM_onehot_state[5]_i_10/O
                         net (fo=1, routed)           0.716     7.573    fast/reg_in_count/FSM_onehot_state[5]_i_10_n_0
    SLICE_X7Y19          LUT5 (Prop_lut5_I2_O)        0.124     7.697 r  fast/reg_in_count/FSM_onehot_state[5]_i_4/O
                         net (fo=1, routed)           0.431     8.128    slow/reg_in_count/FSM_onehot_state_reg[5]
    SLICE_X5Y19          LUT3 (Prop_lut3_I2_O)        0.124     8.252 r  slow/reg_in_count/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.844     9.096    guessing_game/E[0]
    SLICE_X1Y22          FDCE                                         r  guessing_game/FSM_onehot_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.505    14.846    guessing_game/CLK
    SLICE_X1Y22          FDCE                                         r  guessing_game/FSM_onehot_state_reg[4]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X1Y22          FDCE (Setup_fdce_C_CE)      -0.205    14.866    guessing_game/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                          -9.096    
  -------------------------------------------------------------------
                         slack                                  5.770    

Slack (MET) :             6.074ns  (required time - arrival time)
  Source:                 deb2/counter_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb2/counter_reg[17]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.939ns  (logic 2.192ns (55.654%)  route 1.747ns (44.346%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.631     5.152    deb2/CLK
    SLICE_X2Y15          FDPE                                         r  deb2/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDPE (Prop_fdpe_C_Q)         0.478     5.630 f  deb2/counter_reg[2]/Q
                         net (fo=3, routed)           0.874     6.504    deb2/counter_reg_n_0_[2]
    SLICE_X3Y15          LUT1 (Prop_lut1_I0_O)        0.301     6.805 r  deb2/counter_next0_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.805    deb2/counter_next0_carry_i_3__0_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.355 r  deb2/counter_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.355    deb2/counter_next0_carry_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.469 r  deb2/counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.469    deb2/counter_next0_carry__0_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.583 r  deb2/counter_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.583    deb2/counter_next0_carry__1_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.697 r  deb2/counter_next0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.697    deb2/counter_next0_carry__2_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.919 r  deb2/counter_next0_carry__3/O[0]
                         net (fo=1, routed)           0.873     8.792    deb2/counter_next0_carry__3_n_7
    SLICE_X2Y19          LUT2 (Prop_lut2_I0_O)        0.299     9.091 r  deb2/counter[17]_i_1__0/O
                         net (fo=1, routed)           0.000     9.091    deb2/counter[17]_i_1__0_n_0
    SLICE_X2Y19          FDPE                                         r  deb2/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.508    14.849    deb2/CLK
    SLICE_X2Y19          FDPE                                         r  deb2/counter_reg[17]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X2Y19          FDPE (Setup_fdpe_C_D)        0.077    15.165    deb2/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.165    
                         arrival time                          -9.091    
  -------------------------------------------------------------------
                         slack                                  6.074    

Slack (MET) :             6.079ns  (required time - arrival time)
  Source:                 deb4/counter_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb4/counter_reg[17]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.886ns  (logic 2.113ns (54.375%)  route 1.773ns (45.625%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.556     5.077    deb4/CLK
    SLICE_X11Y20         FDPE                                         r  deb4/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y20         FDPE (Prop_fdpe_C_Q)         0.419     5.496 f  deb4/counter_reg[2]/Q
                         net (fo=3, routed)           0.872     6.368    deb4/counter_reg_n_0_[2]
    SLICE_X10Y20         LUT1 (Prop_lut1_I0_O)        0.296     6.664 r  deb4/counter_next0_carry_i_3__2/O
                         net (fo=1, routed)           0.000     6.664    deb4/counter_next0_carry_i_3__2_n_0
    SLICE_X10Y20         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.197 r  deb4/counter_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.197    deb4/counter_next0_carry_n_0
    SLICE_X10Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.314 r  deb4/counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.314    deb4/counter_next0_carry__0_n_0
    SLICE_X10Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.431 r  deb4/counter_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.431    deb4/counter_next0_carry__1_n_0
    SLICE_X10Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.548 r  deb4/counter_next0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.548    deb4/counter_next0_carry__2_n_0
    SLICE_X10Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     7.767 r  deb4/counter_next0_carry__3/O[0]
                         net (fo=1, routed)           0.901     8.668    deb4/counter_next0_carry__3_n_7
    SLICE_X11Y24         LUT2 (Prop_lut2_I0_O)        0.295     8.963 r  deb4/counter[17]_i_1__2/O
                         net (fo=1, routed)           0.000     8.963    deb4/counter[17]_i_1__2_n_0
    SLICE_X11Y24         FDPE                                         r  deb4/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.434    14.775    deb4/CLK
    SLICE_X11Y24         FDPE                                         r  deb4/counter_reg[17]/C
                         clock pessimism              0.273    15.048    
                         clock uncertainty           -0.035    15.013    
    SLICE_X11Y24         FDPE (Setup_fdpe_C_D)        0.029    15.042    deb4/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.042    
                         arrival time                          -8.963    
  -------------------------------------------------------------------
                         slack                                  6.079    

Slack (MET) :             6.091ns  (required time - arrival time)
  Source:                 fast/reg_in_count/Q_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guessing_game/FSM_onehot_state_reg[5]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.635ns  (logic 0.890ns (24.482%)  route 2.745ns (75.518%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.618     5.139    fast/reg_in_count/CLK
    SLICE_X6Y22          FDCE                                         r  fast/reg_in_count/Q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDCE (Prop_fdce_C_Q)         0.518     5.657 r  fast/reg_in_count/Q_reg[15]/Q
                         net (fo=2, routed)           1.075     6.732    fast/reg_in_count/Q_reg[15]
    SLICE_X7Y22          LUT6 (Prop_lut6_I1_O)        0.124     6.856 r  fast/reg_in_count/FSM_onehot_state[5]_i_10/O
                         net (fo=1, routed)           0.716     7.573    fast/reg_in_count/FSM_onehot_state[5]_i_10_n_0
    SLICE_X7Y19          LUT5 (Prop_lut5_I2_O)        0.124     7.697 r  fast/reg_in_count/FSM_onehot_state[5]_i_4/O
                         net (fo=1, routed)           0.431     8.128    slow/reg_in_count/FSM_onehot_state_reg[5]
    SLICE_X5Y19          LUT3 (Prop_lut3_I2_O)        0.124     8.252 r  slow/reg_in_count/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.523     8.775    guessing_game/E[0]
    SLICE_X3Y22          FDCE                                         r  guessing_game/FSM_onehot_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.505    14.846    guessing_game/CLK
    SLICE_X3Y22          FDCE                                         r  guessing_game/FSM_onehot_state_reg[5]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X3Y22          FDCE (Setup_fdce_C_CE)      -0.205    14.866    guessing_game/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                         14.866    
                         arrival time                          -8.775    
  -------------------------------------------------------------------
                         slack                                  6.091    

Slack (MET) :             6.107ns  (required time - arrival time)
  Source:                 fast/reg_in_count/Q_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            guessing_game/FSM_onehot_state_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.622ns  (logic 0.890ns (24.572%)  route 2.732ns (75.428%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.139ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.618     5.139    fast/reg_in_count/CLK
    SLICE_X6Y22          FDCE                                         r  fast/reg_in_count/Q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDCE (Prop_fdce_C_Q)         0.518     5.657 r  fast/reg_in_count/Q_reg[15]/Q
                         net (fo=2, routed)           1.075     6.732    fast/reg_in_count/Q_reg[15]
    SLICE_X7Y22          LUT6 (Prop_lut6_I1_O)        0.124     6.856 r  fast/reg_in_count/FSM_onehot_state[5]_i_10/O
                         net (fo=1, routed)           0.716     7.573    fast/reg_in_count/FSM_onehot_state[5]_i_10_n_0
    SLICE_X7Y19          LUT5 (Prop_lut5_I2_O)        0.124     7.697 r  fast/reg_in_count/FSM_onehot_state[5]_i_4/O
                         net (fo=1, routed)           0.431     8.128    slow/reg_in_count/FSM_onehot_state_reg[5]
    SLICE_X5Y19          LUT3 (Prop_lut3_I2_O)        0.124     8.252 r  slow/reg_in_count/FSM_onehot_state[5]_i_1/O
                         net (fo=6, routed)           0.510     8.761    guessing_game/E[0]
    SLICE_X3Y21          FDCE                                         r  guessing_game/FSM_onehot_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.507    14.848    guessing_game/CLK
    SLICE_X3Y21          FDCE                                         r  guessing_game/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.260    15.108    
                         clock uncertainty           -0.035    15.073    
    SLICE_X3Y21          FDCE (Setup_fdce_C_CE)      -0.205    14.868    guessing_game/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         14.868    
                         arrival time                          -8.761    
  -------------------------------------------------------------------
                         slack                                  6.107    

Slack (MET) :             6.165ns  (required time - arrival time)
  Source:                 deb3/counter_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb3/counter_reg[17]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.798ns  (logic 2.128ns (56.034%)  route 1.670ns (43.966%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.136ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.615     5.136    deb3/CLK
    SLICE_X4Y24          FDPE                                         r  deb3/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y24          FDPE (Prop_fdpe_C_Q)         0.419     5.555 f  deb3/counter_reg[2]/Q
                         net (fo=3, routed)           0.840     6.395    deb3/counter_reg_n_0_[2]
    SLICE_X5Y23          LUT1 (Prop_lut1_I0_O)        0.296     6.691 r  deb3/counter_next0_carry_i_3__1/O
                         net (fo=1, routed)           0.000     6.691    deb3/counter_next0_carry_i_3__1_n_0
    SLICE_X5Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.241 r  deb3/counter_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.241    deb3/counter_next0_carry_n_0
    SLICE_X5Y24          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.355 r  deb3/counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.364    deb3/counter_next0_carry__0_n_0
    SLICE_X5Y25          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.478 r  deb3/counter_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.478    deb3/counter_next0_carry__1_n_0
    SLICE_X5Y26          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.592 r  deb3/counter_next0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.592    deb3/counter_next0_carry__2_n_0
    SLICE_X5Y27          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.814 r  deb3/counter_next0_carry__3/O[0]
                         net (fo=1, routed)           0.821     8.635    deb3/counter_next0_carry__3_n_7
    SLICE_X4Y26          LUT2 (Prop_lut2_I0_O)        0.299     8.934 r  deb3/counter[17]_i_1__1/O
                         net (fo=1, routed)           0.000     8.934    deb3/counter[17]_i_1__1_n_0
    SLICE_X4Y26          FDPE                                         r  deb3/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.502    14.843    deb3/CLK
    SLICE_X4Y26          FDPE                                         r  deb3/counter_reg[17]/C
                         clock pessimism              0.260    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X4Y26          FDPE (Setup_fdpe_C_D)        0.031    15.099    deb3/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                          -8.934    
  -------------------------------------------------------------------
                         slack                                  6.165    

Slack (MET) :             6.170ns  (required time - arrival time)
  Source:                 deb2/counter_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb2/counter_reg[18]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.847ns  (logic 2.308ns (59.996%)  route 1.539ns (40.004%))
  Logic Levels:           7  (CARRY4=5 LUT1=1 LUT2=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.631     5.152    deb2/CLK
    SLICE_X2Y15          FDPE                                         r  deb2/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y15          FDPE (Prop_fdpe_C_Q)         0.478     5.630 f  deb2/counter_reg[2]/Q
                         net (fo=3, routed)           0.874     6.504    deb2/counter_reg_n_0_[2]
    SLICE_X3Y15          LUT1 (Prop_lut1_I0_O)        0.301     6.805 r  deb2/counter_next0_carry_i_3__0/O
                         net (fo=1, routed)           0.000     6.805    deb2/counter_next0_carry_i_3__0_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.355 r  deb2/counter_next0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.355    deb2/counter_next0_carry_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.469 r  deb2/counter_next0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.469    deb2/counter_next0_carry__0_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.583 r  deb2/counter_next0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.583    deb2/counter_next0_carry__1_n_0
    SLICE_X3Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.697 r  deb2/counter_next0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.697    deb2/counter_next0_carry__2_n_0
    SLICE_X3Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.031 r  deb2/counter_next0_carry__3/O[1]
                         net (fo=1, routed)           0.665     8.696    deb2/counter_next0_carry__3_n_6
    SLICE_X2Y19          LUT2 (Prop_lut2_I0_O)        0.303     8.999 r  deb2/counter[18]_i_1__0/O
                         net (fo=1, routed)           0.000     8.999    deb2/counter[18]_i_1__0_n_0
    SLICE_X2Y19          FDPE                                         r  deb2/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         1.508    14.849    deb2/CLK
    SLICE_X2Y19          FDPE                                         r  deb2/counter_reg[18]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X2Y19          FDPE (Setup_fdpe_C_D)        0.081    15.169    deb2/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         15.169    
                         arrival time                          -8.999    
  -------------------------------------------------------------------
                         slack                                  6.170    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 deb4/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb4/counter_reg[15]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.189ns (51.549%)  route 0.178ns (48.451%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.556     1.439    deb4/CLK
    SLICE_X11Y21         FDCE                                         r  deb4/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDCE (Prop_fdce_C_Q)         0.141     1.580 f  deb4/FSM_sequential_state_reg[0]/Q
                         net (fo=23, routed)          0.178     1.758    deb4/state[0]
    SLICE_X11Y23         LUT2 (Prop_lut2_I1_O)        0.048     1.806 r  deb4/counter[15]_i_1__2/O
                         net (fo=1, routed)           0.000     1.806    deb4/counter[15]_i_1__2_n_0
    SLICE_X11Y23         FDPE                                         r  deb4/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.821     1.948    deb4/CLK
    SLICE_X11Y23         FDPE                                         r  deb4/counter_reg[15]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X11Y23         FDPE (Hold_fdpe_C_D)         0.107     1.557    deb4/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 deb2/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb2/counter_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.184ns (45.623%)  route 0.219ns (54.377%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.590     1.473    deb2/CLK
    SLICE_X1Y16          FDCE                                         r  deb2/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDCE (Prop_fdce_C_Q)         0.141     1.614 f  deb2/FSM_sequential_state_reg[0]/Q
                         net (fo=23, routed)          0.219     1.833    deb2/state[0]
    SLICE_X2Y15          LUT2 (Prop_lut2_I1_O)        0.043     1.876 r  deb2/counter[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.876    deb2/counter[4]_i_1__0_n_0
    SLICE_X2Y15          FDPE                                         r  deb2/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.860     1.987    deb2/CLK
    SLICE_X2Y15          FDPE                                         r  deb2/counter_reg[4]/C
                         clock pessimism             -0.499     1.488    
    SLICE_X2Y15          FDPE (Hold_fdpe_C_D)         0.131     1.619    deb2/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 deb4/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb4/counter_reg[13]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.149%)  route 0.178ns (48.851%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.556     1.439    deb4/CLK
    SLICE_X11Y21         FDCE                                         r  deb4/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDCE (Prop_fdce_C_Q)         0.141     1.580 f  deb4/FSM_sequential_state_reg[0]/Q
                         net (fo=23, routed)          0.178     1.758    deb4/state[0]
    SLICE_X11Y23         LUT2 (Prop_lut2_I1_O)        0.045     1.803 r  deb4/counter[13]_i_1__2/O
                         net (fo=1, routed)           0.000     1.803    deb4/counter[13]_i_1__2_n_0
    SLICE_X11Y23         FDPE                                         r  deb4/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.821     1.948    deb4/CLK
    SLICE_X11Y23         FDPE                                         r  deb4/counter_reg[13]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X11Y23         FDPE (Hold_fdpe_C_D)         0.091     1.541    deb4/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 fast/reg_in_count/Q_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fast/reg_in_count/Q_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.583     1.466    fast/reg_in_count/CLK
    SLICE_X6Y21          FDCE                                         r  fast/reg_in_count/Q_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDCE (Prop_fdce_C_Q)         0.164     1.630 r  fast/reg_in_count/Q_reg[10]/Q
                         net (fo=2, routed)           0.125     1.756    fast/reg_in_count/Q_reg[10]
    SLICE_X6Y21          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.866 r  fast/reg_in_count/Q_reg[8]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.866    fast/reg_in_count/Q_reg[8]_i_1__0_n_5
    SLICE_X6Y21          FDCE                                         r  fast/reg_in_count/Q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.852     1.979    fast/reg_in_count/CLK
    SLICE_X6Y21          FDCE                                         r  fast/reg_in_count/Q_reg[10]/C
                         clock pessimism             -0.513     1.466    
    SLICE_X6Y21          FDCE (Hold_fdce_C_D)         0.134     1.600    fast/reg_in_count/Q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 fast/reg_in_count/Q_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fast/reg_in_count/Q_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.463ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.580     1.463    fast/reg_in_count/CLK
    SLICE_X6Y24          FDCE                                         r  fast/reg_in_count/Q_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y24          FDCE (Prop_fdce_C_Q)         0.164     1.627 r  fast/reg_in_count/Q_reg[22]/Q
                         net (fo=2, routed)           0.125     1.753    fast/reg_in_count/Q_reg[22]
    SLICE_X6Y24          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.863 r  fast/reg_in_count/Q_reg[20]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.863    fast/reg_in_count/Q_reg[20]_i_1__0_n_5
    SLICE_X6Y24          FDCE                                         r  fast/reg_in_count/Q_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.848     1.975    fast/reg_in_count/CLK
    SLICE_X6Y24          FDCE                                         r  fast/reg_in_count/Q_reg[22]/C
                         clock pessimism             -0.512     1.463    
    SLICE_X6Y24          FDCE (Hold_fdce_C_D)         0.134     1.597    fast/reg_in_count/Q_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 fast/reg_in_count/Q_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fast/reg_in_count/Q_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.583     1.466    fast/reg_in_count/CLK
    SLICE_X6Y22          FDCE                                         r  fast/reg_in_count/Q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y22          FDCE (Prop_fdce_C_Q)         0.164     1.630 r  fast/reg_in_count/Q_reg[14]/Q
                         net (fo=2, routed)           0.126     1.756    fast/reg_in_count/Q_reg[14]
    SLICE_X6Y22          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.866 r  fast/reg_in_count/Q_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.866    fast/reg_in_count/Q_reg[12]_i_1__0_n_5
    SLICE_X6Y22          FDCE                                         r  fast/reg_in_count/Q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.851     1.978    fast/reg_in_count/CLK
    SLICE_X6Y22          FDCE                                         r  fast/reg_in_count/Q_reg[14]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X6Y22          FDCE (Hold_fdce_C_D)         0.134     1.600    fast/reg_in_count/Q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 fast/reg_in_count/Q_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fast/reg_in_count/Q_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.585     1.468    fast/reg_in_count/CLK
    SLICE_X6Y19          FDCE                                         r  fast/reg_in_count/Q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y19          FDCE (Prop_fdce_C_Q)         0.164     1.632 r  fast/reg_in_count/Q_reg[2]/Q
                         net (fo=2, routed)           0.126     1.758    fast/reg_in_count/Q_reg[2]
    SLICE_X6Y19          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.868 r  fast/reg_in_count/Q_reg[0]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.868    fast/reg_in_count/Q_reg[0]_i_1__0_n_5
    SLICE_X6Y19          FDCE                                         r  fast/reg_in_count/Q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.854     1.981    fast/reg_in_count/CLK
    SLICE_X6Y19          FDCE                                         r  fast/reg_in_count/Q_reg[2]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X6Y19          FDCE (Hold_fdce_C_D)         0.134     1.602    fast/reg_in_count/Q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 fast/reg_in_count/Q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fast/reg_in_count/Q_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.584     1.467    fast/reg_in_count/CLK
    SLICE_X6Y20          FDCE                                         r  fast/reg_in_count/Q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y20          FDCE (Prop_fdce_C_Q)         0.164     1.631 r  fast/reg_in_count/Q_reg[6]/Q
                         net (fo=2, routed)           0.127     1.758    fast/reg_in_count/Q_reg[6]
    SLICE_X6Y20          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.868 r  fast/reg_in_count/Q_reg[4]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.868    fast/reg_in_count/Q_reg[4]_i_1__0_n_5
    SLICE_X6Y20          FDCE                                         r  fast/reg_in_count/Q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.853     1.980    fast/reg_in_count/CLK
    SLICE_X6Y20          FDCE                                         r  fast/reg_in_count/Q_reg[6]/C
                         clock pessimism             -0.513     1.467    
    SLICE_X6Y20          FDCE (Hold_fdce_C_D)         0.134     1.601    fast/reg_in_count/Q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 fast/reg_in_count/Q_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fast/reg_in_count/Q_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.581     1.464    fast/reg_in_count/CLK
    SLICE_X6Y23          FDCE                                         r  fast/reg_in_count/Q_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y23          FDCE (Prop_fdce_C_Q)         0.164     1.628 r  fast/reg_in_count/Q_reg[18]/Q
                         net (fo=2, routed)           0.127     1.755    fast/reg_in_count/Q_reg[18]
    SLICE_X6Y23          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.865 r  fast/reg_in_count/Q_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.865    fast/reg_in_count/Q_reg[16]_i_1__0_n_5
    SLICE_X6Y23          FDCE                                         r  fast/reg_in_count/Q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.849     1.976    fast/reg_in_count/CLK
    SLICE_X6Y23          FDCE                                         r  fast/reg_in_count/Q_reg[18]/C
                         clock pessimism             -0.512     1.464    
    SLICE_X6Y23          FDCE (Hold_fdce_C_D)         0.134     1.598    fast/reg_in_count/Q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 deb2/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            deb2/counter_reg[8]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.188ns (45.400%)  route 0.226ns (54.600%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.590     1.473    deb2/CLK
    SLICE_X1Y16          FDCE                                         r  deb2/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDCE (Prop_fdce_C_Q)         0.141     1.614 f  deb2/FSM_sequential_state_reg[0]/Q
                         net (fo=23, routed)          0.226     1.840    deb2/state[0]
    SLICE_X2Y16          LUT2 (Prop_lut2_I1_O)        0.047     1.887 r  deb2/counter[8]_i_1__0/O
                         net (fo=1, routed)           0.000     1.887    deb2/counter[8]_i_1__0_n_0
    SLICE_X2Y16          FDPE                                         r  deb2/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=148, routed)         0.859     1.986    deb2/CLK
    SLICE_X2Y16          FDPE                                         r  deb2/counter_reg[8]/C
                         clock pessimism             -0.499     1.487    
    SLICE_X2Y16          FDPE (Hold_fdpe_C_D)         0.131     1.618    deb2/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.269    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y21    deb1/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y21    deb1/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X1Y18    deb1/counter_reg[0]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X0Y20    deb1/counter_reg[10]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X0Y20    deb1/counter_reg[11]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X0Y20    deb1/counter_reg[12]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X0Y21    deb1/counter_reg[13]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X0Y21    deb1/counter_reg[14]/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X0Y21    deb1/counter_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    deb1/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    deb1/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    deb1/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    deb1/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y18    deb1/counter_reg[0]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y20    deb1/counter_reg[10]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y20    deb1/counter_reg[11]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y20    deb1/counter_reg[12]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    deb1/counter_reg[13]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X0Y21    deb1/counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    deb2/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    deb2/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    deb2/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y16    deb2/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X3Y15    deb2/counter_reg[0]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y17    deb2/counter_reg[10]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    deb2/counter_reg[1]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    deb2/counter_reg[2]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    deb2/counter_reg[3]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    deb2/counter_reg[4]/C



