[Inputs]
clk
rst
mem_wreg
mem_whilo
mem_cp0_reg_we
flush
=mem_wd[4:0]=
=mem_wdata[31:0]=
=mem_hi[31:0]=
=mem_lo[31:0]=
=mem_cp0_reg_write_addr[4:0]=
=mem_cp0_reg_data[31:0]=
=stall[5:0]=
[Outputs]
wb_cp0_reg_we
wb_wreg
wb_whilo
=wb_cp0_reg_write_addr[4:0]=
=wb_cp0_reg_data[31:0]=
=wb_wd[4:0]=
=wb_wdata[31:0]=
=wb_hi[31:0]=
=wb_lo[31:0]=
[BiDir]
[ATTRIBUTES]
VeriModel MEM_WB

