

================================================================
== Vitis HLS Report for 'load_tile_mm'
================================================================
* Date:           Tue Oct 21 00:21:36 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- InputTileHread   |        ?|        ?|         ?|          -|          -|     ?|        no|
        | + InputTileWread  |        ?|        ?|        11|          -|          -|     ?|        no|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.54>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%py = alloca i32 1"   --->   Operation 14 'alloca' 'py' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%phase_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %phase"   --->   Operation 15 'read' 'phase_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%w0_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %w0"   --->   Operation 16 'read' 'w0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%h0_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %h0"   --->   Operation 17 'read' 'h0_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%input_ftmap_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_ftmap"   --->   Operation 18 'read' 'input_ftmap_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%w0_cast2 = zext i8 %w0_read"   --->   Operation 19 'zext' 'w0_cast2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.77ns)   --->   "%add_ln428 = add i9 %h0_read, i9 16" [src/srcnn.cpp:428]   --->   Operation 20 'add' 'add_ln428' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_1)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln428, i32 8" [src/srcnn.cpp:428]   --->   Operation 21 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_1)   --->   "%trunc_ln427 = trunc i9 %h0_read" [src/srcnn.cpp:427]   --->   Operation 22 'trunc' 'trunc_ln427' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_1)   --->   "%xor_ln428 = xor i8 %trunc_ln427, i8 255" [src/srcnn.cpp:428]   --->   Operation 23 'xor' 'xor_ln428' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_1)   --->   "%th_eff = select i1 %tmp, i8 %xor_ln428, i8 16" [src/srcnn.cpp:428]   --->   Operation 24 'select' 'th_eff' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.76ns)   --->   "%add_ln431 = add i9 %w0_cast2, i9 16" [src/srcnn.cpp:431]   --->   Operation 25 'add' 'add_ln431' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln431, i32 8" [src/srcnn.cpp:431]   --->   Operation 26 'bitselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%xor_ln431 = xor i8 %w0_read, i8 255" [src/srcnn.cpp:431]   --->   Operation 27 'xor' 'xor_ln431' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%tw_eff = select i1 %tmp_5, i8 %xor_ln431, i8 16" [src/srcnn.cpp:431]   --->   Operation 28 'select' 'tw_eff' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.38ns)   --->   "%select_ln56_cast_cast = select i1 %phase_read, i10 28, i10 0"   --->   Operation 29 'select' 'select_ln56_cast_cast' <Predicate = true> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%h0_cast11_i = zext i9 %h0_read"   --->   Operation 30 'zext' 'h0_cast11_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %inbuf, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem_in, void @empty_35, i32 0, i32 0, void @empty_36, i32 0, i32 65025, void @empty_18, void @empty_37, void @empty_36, i32 16, i32 16, i32 16, i32 16, void @empty_36, void @empty_36, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specpipeline_ln40 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_36" [src/srcnn.cpp:40->src/srcnn.cpp:436]   --->   Operation 33 'specpipeline' 'specpipeline_ln40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%tw_eff_cast = zext i8 %tw_eff" [src/srcnn.cpp:431]   --->   Operation 34 'zext' 'tw_eff_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln42 = add i9 %tw_eff_cast, i9 12" [src/srcnn.cpp:42->src/srcnn.cpp:436]   --->   Operation 35 'add' 'add_ln42' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_1)   --->   "%th_eff_cast = zext i8 %th_eff" [src/srcnn.cpp:428]   --->   Operation 36 'zext' 'th_eff_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.76ns) (out node of the LUT)   --->   "%add_ln42_1 = add i9 %th_eff_cast, i9 12" [src/srcnn.cpp:42->src/srcnn.cpp:436]   --->   Operation 37 'add' 'add_ln42_1' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.77ns)   --->   "%add_ln46 = add i10 %h0_cast11_i, i10 1018" [src/srcnn.cpp:46->src/srcnn.cpp:436]   --->   Operation 38 'add' 'add_ln46' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln46 = sext i10 %add_ln46" [src/srcnn.cpp:46->src/srcnn.cpp:436]   --->   Operation 39 'sext' 'sext_ln46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.76ns)   --->   "%add_ln53 = add i9 %w0_cast2, i9 506" [src/srcnn.cpp:53->src/srcnn.cpp:436]   --->   Operation 40 'add' 'add_ln53' <Predicate = true> <Delay = 0.76> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln53 = sext i9 %add_ln53" [src/srcnn.cpp:53->src/srcnn.cpp:436]   --->   Operation 41 'sext' 'sext_ln53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%sext_ln53_1 = sext i9 %add_ln53" [src/srcnn.cpp:53->src/srcnn.cpp:436]   --->   Operation 42 'sext' 'sext_ln53_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.42ns)   --->   "%store_ln42 = store i9 0, i9 %py" [src/srcnn.cpp:42->src/srcnn.cpp:436]   --->   Operation 43 'store' 'store_ln42' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln42 = br void %for.body.i" [src/srcnn.cpp:42->src/srcnn.cpp:436]   --->   Operation 44 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.24>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%py_1 = load i9 %py" [src/srcnn.cpp:42->src/srcnn.cpp:436]   --->   Operation 45 'load' 'py_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln56_3 = zext i9 %py_1" [src/srcnn.cpp:56->src/srcnn.cpp:436]   --->   Operation 46 'zext' 'zext_ln56_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.77ns)   --->   "%add_ln56_2 = add i10 %select_ln56_cast_cast, i10 %zext_ln56_3" [src/srcnn.cpp:56->src/srcnn.cpp:436]   --->   Operation 47 'add' 'add_ln56_2' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln56 = trunc i10 %add_ln56_2" [src/srcnn.cpp:56->src/srcnn.cpp:436]   --->   Operation 48 'trunc' 'trunc_ln56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln56, i5 0" [src/srcnn.cpp:56->src/srcnn.cpp:436]   --->   Operation 49 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln56_1 = trunc i10 %add_ln56_2" [src/srcnn.cpp:56->src/srcnn.cpp:436]   --->   Operation 50 'trunc' 'trunc_ln56_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%p_shl1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %trunc_ln56_1, i2 0" [src/srcnn.cpp:56->src/srcnn.cpp:436]   --->   Operation 51 'bitconcatenate' 'p_shl1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.79ns)   --->   "%sub_ln56_1 = sub i11 %p_shl, i11 %p_shl1" [src/srcnn.cpp:56->src/srcnn.cpp:436]   --->   Operation 52 'sub' 'sub_ln56_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln42 = zext i9 %py_1" [src/srcnn.cpp:42->src/srcnn.cpp:436]   --->   Operation 53 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.77ns)   --->   "%icmp_ln42 = icmp_eq  i9 %py_1, i9 %add_ln42_1" [src/srcnn.cpp:42->src/srcnn.cpp:436]   --->   Operation 54 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.77ns)   --->   "%add_ln42_2 = add i9 %py_1, i9 1" [src/srcnn.cpp:42->src/srcnn.cpp:436]   --->   Operation 55 'add' 'add_ln42_2' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln42 = br i1 %icmp_ln42, void %for.body.split.i, void %load_tile_mm.exit" [src/srcnn.cpp:42->src/srcnn.cpp:436]   --->   Operation 56 'br' 'br_ln42' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln42 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [src/srcnn.cpp:42->src/srcnn.cpp:436]   --->   Operation 57 'specloopname' 'specloopname_ln42' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.78ns)   --->   "%add_ln46_1 = add i11 %sext_ln46, i11 %zext_ln42" [src/srcnn.cpp:46->src/srcnn.cpp:436]   --->   Operation 58 'add' 'add_ln46_1' <Predicate = (!icmp_ln42)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 59 [1/1] (0.78ns)   --->   "%add_ln47 = add i10 %add_ln46, i10 %zext_ln56_3" [src/srcnn.cpp:47->src/srcnn.cpp:436]   --->   Operation 59 'add' 'add_ln47' <Predicate = (!icmp_ln42)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %add_ln46_1, i32 10" [src/srcnn.cpp:47->src/srcnn.cpp:436]   --->   Operation 60 'bitselect' 'tmp_6' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.40ns)   --->   "%iy = select i1 %tmp_6, i10 0, i10 %add_ln47" [src/srcnn.cpp:47->src/srcnn.cpp:436]   --->   Operation 61 'select' 'iy' <Predicate = (!icmp_ln42)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i10 %iy" [src/srcnn.cpp:46->src/srcnn.cpp:436]   --->   Operation 62 'trunc' 'trunc_ln46' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.78ns)   --->   "%icmp_ln48 = icmp_ugt  i10 %iy, i10 254" [src/srcnn.cpp:48->src/srcnn.cpp:436]   --->   Operation 63 'icmp' 'icmp_ln48' <Predicate = (!icmp_ln42)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.39ns)   --->   "%iy_1 = select i1 %icmp_ln48, i8 254, i8 %trunc_ln46" [src/srcnn.cpp:48->src/srcnn.cpp:436]   --->   Operation 64 'select' 'iy_1' <Predicate = (!icmp_ln42)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i18 @_ssdm_op_BitConcatenate.i18.i8.i10, i8 %iy_1, i10 0" [src/srcnn.cpp:56->src/srcnn.cpp:436]   --->   Operation 65 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i18 %shl_ln" [src/srcnn.cpp:56->src/srcnn.cpp:436]   --->   Operation 66 'zext' 'zext_ln56' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%shl_ln56_1 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %iy_1, i2 0" [src/srcnn.cpp:56->src/srcnn.cpp:436]   --->   Operation 67 'bitconcatenate' 'shl_ln56_1' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln56_1 = zext i10 %shl_ln56_1" [src/srcnn.cpp:56->src/srcnn.cpp:436]   --->   Operation 68 'zext' 'zext_ln56_1' <Predicate = (!icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.87ns)   --->   "%sub_ln56 = sub i19 %zext_ln56, i19 %zext_ln56_1" [src/srcnn.cpp:56->src/srcnn.cpp:436]   --->   Operation 69 'sub' 'sub_ln56' <Predicate = (!icmp_ln42)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 70 [1/1] (0.42ns)   --->   "%br_ln51 = br void %for.body10.i" [src/srcnn.cpp:51->src/srcnn.cpp:436]   --->   Operation 70 'br' 'br_ln51' <Predicate = (!icmp_ln42)> <Delay = 0.42>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%mrv = insertvalue i19 <undef>, i9 %h0_read" [src/srcnn.cpp:436]   --->   Operation 71 'insertvalue' 'mrv' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i19 %mrv, i9 %w0_cast2" [src/srcnn.cpp:436]   --->   Operation 72 'insertvalue' 'mrv_1' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i19 %mrv_1, i1 %phase_read" [src/srcnn.cpp:436]   --->   Operation 73 'insertvalue' 'mrv_2' <Predicate = (icmp_ln42)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%ret_ln436 = ret i19 %mrv_2" [src/srcnn.cpp:436]   --->   Operation 74 'ret' 'ret_ln436' <Predicate = (icmp_ln42)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.93>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%px = phi i9 0, void %for.body.split.i, i9 %add_ln51, void %for.body10.split.i" [src/srcnn.cpp:53->src/srcnn.cpp:436]   --->   Operation 75 'phi' 'px' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln56_4 = zext i9 %px" [src/srcnn.cpp:56->src/srcnn.cpp:436]   --->   Operation 76 'zext' 'zext_ln56_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.79ns)   --->   "%add_ln56_3 = add i11 %sub_ln56_1, i11 %zext_ln56_4" [src/srcnn.cpp:56->src/srcnn.cpp:436]   --->   Operation 77 'add' 'add_ln56_3' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln56_5 = zext i11 %add_ln56_3" [src/srcnn.cpp:56->src/srcnn.cpp:436]   --->   Operation 78 'zext' 'zext_ln56_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%inbuf_addr = getelementptr i32 %inbuf, i64 0, i64 %zext_ln56_5" [src/srcnn.cpp:56->src/srcnn.cpp:436]   --->   Operation 79 'getelementptr' 'inbuf_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.77ns)   --->   "%icmp_ln51 = icmp_eq  i9 %px, i9 %add_ln42" [src/srcnn.cpp:51->src/srcnn.cpp:436]   --->   Operation 80 'icmp' 'icmp_ln51' <Predicate = true> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.77ns)   --->   "%add_ln51 = add i9 %px, i9 1" [src/srcnn.cpp:51->src/srcnn.cpp:436]   --->   Operation 81 'add' 'add_ln51' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln51 = br i1 %icmp_ln51, void %for.body10.split.i, void %for.inc26.loopexit.i" [src/srcnn.cpp:51->src/srcnn.cpp:436]   --->   Operation 82 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln53 = zext i9 %px" [src/srcnn.cpp:53->src/srcnn.cpp:436]   --->   Operation 83 'zext' 'zext_ln53' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.77ns)   --->   "%add_ln53_1 = add i11 %sext_ln53, i11 %zext_ln56_4" [src/srcnn.cpp:53->src/srcnn.cpp:436]   --->   Operation 84 'add' 'add_ln53_1' <Predicate = (!icmp_ln51)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.77ns)   --->   "%add_ln54 = add i10 %sext_ln53_1, i10 %zext_ln53" [src/srcnn.cpp:54->src/srcnn.cpp:436]   --->   Operation 85 'add' 'add_ln54' <Predicate = (!icmp_ln51)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_7 = bitselect i1 @_ssdm_op_BitSelect.i1.i11.i32, i11 %add_ln53_1, i32 10" [src/srcnn.cpp:54->src/srcnn.cpp:436]   --->   Operation 86 'bitselect' 'tmp_7' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.40ns)   --->   "%ix = select i1 %tmp_7, i10 0, i10 %add_ln54" [src/srcnn.cpp:54->src/srcnn.cpp:436]   --->   Operation 87 'select' 'ix' <Predicate = (!icmp_ln51)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.78ns)   --->   "%icmp_ln55 = icmp_ugt  i10 %ix, i10 254" [src/srcnn.cpp:55->src/srcnn.cpp:436]   --->   Operation 88 'icmp' 'icmp_ln55' <Predicate = (!icmp_ln51)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node add_ln56)   --->   "%trunc_ln56_2 = trunc i10 %ix" [src/srcnn.cpp:56->src/srcnn.cpp:436]   --->   Operation 89 'trunc' 'trunc_ln56_2' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node add_ln56)   --->   "%select_ln55 = select i1 %icmp_ln55, i8 254, i8 %trunc_ln56_2" [src/srcnn.cpp:55->src/srcnn.cpp:436]   --->   Operation 90 'select' 'select_ln55' <Predicate = (!icmp_ln51)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node add_ln56)   --->   "%shl_ln56_2 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %select_ln55, i2 0" [src/srcnn.cpp:56->src/srcnn.cpp:436]   --->   Operation 91 'bitconcatenate' 'shl_ln56_2' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node add_ln56)   --->   "%zext_ln56_2 = zext i10 %shl_ln56_2" [src/srcnn.cpp:56->src/srcnn.cpp:436]   --->   Operation 92 'zext' 'zext_ln56_2' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.88ns) (out node of the LUT)   --->   "%add_ln56 = add i19 %sub_ln56, i19 %zext_ln56_2" [src/srcnn.cpp:56->src/srcnn.cpp:436]   --->   Operation 93 'add' 'add_ln56' <Predicate = (!icmp_ln51)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%sext_ln56 = sext i19 %add_ln56" [src/srcnn.cpp:56->src/srcnn.cpp:436]   --->   Operation 94 'sext' 'sext_ln56' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (1.08ns)   --->   "%add_ln56_1 = add i64 %sext_ln56, i64 %input_ftmap_read" [src/srcnn.cpp:56->src/srcnn.cpp:436]   --->   Operation 95 'add' 'add_ln56_1' <Predicate = (!icmp_ln51)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln8 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln56_1, i32 2, i32 63" [src/srcnn.cpp:56->src/srcnn.cpp:436]   --->   Operation 96 'partselect' 'trunc_ln8' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln56_1 = sext i62 %trunc_ln8" [src/srcnn.cpp:56->src/srcnn.cpp:436]   --->   Operation 97 'sext' 'sext_ln56_1' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%gmem_in_addr = getelementptr i32 %gmem_in, i64 %sext_ln56_1" [src/srcnn.cpp:56->src/srcnn.cpp:436]   --->   Operation 98 'getelementptr' 'gmem_in_addr' <Predicate = (!icmp_ln51)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.42ns)   --->   "%store_ln42 = store i9 %add_ln42_2, i9 %py" [src/srcnn.cpp:42->src/srcnn.cpp:436]   --->   Operation 99 'store' 'store_ln42' <Predicate = (icmp_ln51)> <Delay = 0.42>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln42 = br void %for.body.i" [src/srcnn.cpp:42->src/srcnn.cpp:436]   --->   Operation 100 'br' 'br_ln42' <Predicate = (icmp_ln51)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.30>
ST_4 : Operation 101 [8/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_in_addr, i32 1" [src/srcnn.cpp:56->src/srcnn.cpp:436]   --->   Operation 101 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 7.30>
ST_5 : Operation 102 [7/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_in_addr, i32 1" [src/srcnn.cpp:56->src/srcnn.cpp:436]   --->   Operation 102 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 7.30>
ST_6 : Operation 103 [6/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_in_addr, i32 1" [src/srcnn.cpp:56->src/srcnn.cpp:436]   --->   Operation 103 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 7.30>
ST_7 : Operation 104 [5/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_in_addr, i32 1" [src/srcnn.cpp:56->src/srcnn.cpp:436]   --->   Operation 104 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 7.30>
ST_8 : Operation 105 [4/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_in_addr, i32 1" [src/srcnn.cpp:56->src/srcnn.cpp:436]   --->   Operation 105 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 106 [3/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_in_addr, i32 1" [src/srcnn.cpp:56->src/srcnn.cpp:436]   --->   Operation 106 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 107 [2/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_in_addr, i32 1" [src/srcnn.cpp:56->src/srcnn.cpp:436]   --->   Operation 107 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 108 [1/8] (7.30ns)   --->   "%gmem_in_load_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_in_addr, i32 1" [src/srcnn.cpp:56->src/srcnn.cpp:436]   --->   Operation 108 'readreq' 'gmem_in_load_req' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 109 [1/1] (7.30ns)   --->   "%gmem_in_addr_read = read i32 @_ssdm_op_Read.m_axi.i32P1A, i32 %gmem_in_addr" [src/srcnn.cpp:56->src/srcnn.cpp:436]   --->   Operation 109 'read' 'gmem_in_addr_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 1.23>
ST_13 : Operation 110 [1/1] (0.00ns)   --->   "%specloopname_ln51 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [src/srcnn.cpp:51->src/srcnn.cpp:436]   --->   Operation 110 'specloopname' 'specloopname_ln51' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 111 [1/1] (0.00ns)   --->   "%bitcast_ln56 = bitcast i32 %gmem_in_addr_read" [src/srcnn.cpp:56->src/srcnn.cpp:436]   --->   Operation 111 'bitcast' 'bitcast_ln56' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 112 [1/1] (1.23ns)   --->   "%store_ln56 = store i32 %bitcast_ln56, i11 %inbuf_addr" [src/srcnn.cpp:56->src/srcnn.cpp:436]   --->   Operation 112 'store' 'store_ln56' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 32> <Depth = 1568> <RAM>
ST_13 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln51 = br void %for.body10.i" [src/srcnn.cpp:51->src/srcnn.cpp:436]   --->   Operation 113 'br' 'br_ln51' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.541ns
The critical path consists of the following:
	wire read operation ('h0_read') on port 'h0' [10]  (0.000 ns)
	'add' operation ('add_ln428', src/srcnn.cpp:428) [13]  (0.776 ns)
	'select' operation ('th_eff', src/srcnn.cpp:428) [17]  (0.000 ns)
	'add' operation ('add_ln42_1', src/srcnn.cpp:42->src/srcnn.cpp:436) [30]  (0.765 ns)

 <State 2>: 3.243ns
The critical path consists of the following:
	'load' operation ('py', src/srcnn.cpp:42->src/srcnn.cpp:436) on local variable 'py' [39]  (0.000 ns)
	'add' operation ('add_ln46_1', src/srcnn.cpp:46->src/srcnn.cpp:436) [53]  (0.787 ns)
	'select' operation ('iy', src/srcnn.cpp:47->src/srcnn.cpp:436) [56]  (0.403 ns)
	'icmp' operation ('icmp_ln48', src/srcnn.cpp:48->src/srcnn.cpp:436) [58]  (0.787 ns)
	'select' operation ('iy', src/srcnn.cpp:48->src/srcnn.cpp:436) [59]  (0.393 ns)
	'sub' operation ('sub_ln56', src/srcnn.cpp:56->src/srcnn.cpp:436) [64]  (0.873 ns)

 <State 3>: 3.935ns
The critical path consists of the following:
	'phi' operation ('px', src/srcnn.cpp:53->src/srcnn.cpp:436) with incoming values : ('add_ln51', src/srcnn.cpp:51->src/srcnn.cpp:436) [67]  (0.000 ns)
	'add' operation ('add_ln54', src/srcnn.cpp:54->src/srcnn.cpp:436) [79]  (0.776 ns)
	'select' operation ('ix', src/srcnn.cpp:54->src/srcnn.cpp:436) [81]  (0.403 ns)
	'icmp' operation ('icmp_ln55', src/srcnn.cpp:55->src/srcnn.cpp:436) [82]  (0.787 ns)
	'select' operation ('select_ln55', src/srcnn.cpp:55->src/srcnn.cpp:436) [84]  (0.000 ns)
	'add' operation ('add_ln56', src/srcnn.cpp:56->src/srcnn.cpp:436) [87]  (0.884 ns)
	'add' operation ('add_ln56_1', src/srcnn.cpp:56->src/srcnn.cpp:436) [89]  (1.085 ns)

 <State 4>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_in_load_req', src/srcnn.cpp:56->src/srcnn.cpp:436) on port 'gmem_in' (src/srcnn.cpp:56->src/srcnn.cpp:436) [93]  (7.300 ns)

 <State 5>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_in_load_req', src/srcnn.cpp:56->src/srcnn.cpp:436) on port 'gmem_in' (src/srcnn.cpp:56->src/srcnn.cpp:436) [93]  (7.300 ns)

 <State 6>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_in_load_req', src/srcnn.cpp:56->src/srcnn.cpp:436) on port 'gmem_in' (src/srcnn.cpp:56->src/srcnn.cpp:436) [93]  (7.300 ns)

 <State 7>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_in_load_req', src/srcnn.cpp:56->src/srcnn.cpp:436) on port 'gmem_in' (src/srcnn.cpp:56->src/srcnn.cpp:436) [93]  (7.300 ns)

 <State 8>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_in_load_req', src/srcnn.cpp:56->src/srcnn.cpp:436) on port 'gmem_in' (src/srcnn.cpp:56->src/srcnn.cpp:436) [93]  (7.300 ns)

 <State 9>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_in_load_req', src/srcnn.cpp:56->src/srcnn.cpp:436) on port 'gmem_in' (src/srcnn.cpp:56->src/srcnn.cpp:436) [93]  (7.300 ns)

 <State 10>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_in_load_req', src/srcnn.cpp:56->src/srcnn.cpp:436) on port 'gmem_in' (src/srcnn.cpp:56->src/srcnn.cpp:436) [93]  (7.300 ns)

 <State 11>: 7.300ns
The critical path consists of the following:
	bus request operation ('gmem_in_load_req', src/srcnn.cpp:56->src/srcnn.cpp:436) on port 'gmem_in' (src/srcnn.cpp:56->src/srcnn.cpp:436) [93]  (7.300 ns)

 <State 12>: 7.300ns
The critical path consists of the following:
	bus read operation ('gmem_in_addr_read', src/srcnn.cpp:56->src/srcnn.cpp:436) on port 'gmem_in' (src/srcnn.cpp:56->src/srcnn.cpp:436) [94]  (7.300 ns)

 <State 13>: 1.237ns
The critical path consists of the following:
	'store' operation ('store_ln56', src/srcnn.cpp:56->src/srcnn.cpp:436) of variable 'bitcast_ln56', src/srcnn.cpp:56->src/srcnn.cpp:436 on array 'inbuf' [96]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
