verilog xil_defaultlib -i "../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef" \
"../../../../tpu_top_v1_0_project.gen/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
