#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x23a8de0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x23c12f0 .scope module, "tb" "tb" 3 56;
 .timescale -12 -12;
L_0x23ace30 .functor NOT 1, L_0x23f35c0, C4<0>, C4<0>, C4<0>;
L_0x23f33c0 .functor XOR 2, L_0x23f3160, L_0x23f3320, C4<00>, C4<00>;
L_0x23f3500 .functor XOR 2, L_0x23f33c0, L_0x23f3430, C4<00>, C4<00>;
v0x23f1200_0 .net *"_ivl_10", 1 0, L_0x23f3430;  1 drivers
v0x23f1300_0 .net *"_ivl_12", 1 0, L_0x23f3500;  1 drivers
v0x23f13e0_0 .net *"_ivl_2", 1 0, L_0x23f30c0;  1 drivers
v0x23f14a0_0 .net *"_ivl_4", 1 0, L_0x23f3160;  1 drivers
v0x23f1580_0 .net *"_ivl_6", 1 0, L_0x23f3320;  1 drivers
v0x23f16b0_0 .net *"_ivl_8", 1 0, L_0x23f33c0;  1 drivers
v0x23f1790_0 .net "a", 0 0, v0x23efc20_0;  1 drivers
v0x23f1830_0 .net "b", 0 0, v0x23efcc0_0;  1 drivers
v0x23f18d0_0 .net "cin", 0 0, v0x23efd60_0;  1 drivers
v0x23f1a00_0 .var "clk", 0 0;
v0x23f1aa0_0 .net "cout_dut", 0 0, L_0x23f2fa0;  1 drivers
v0x23f1b40_0 .net "cout_ref", 0 0, L_0x23f21d0;  1 drivers
v0x23f1be0_0 .var/2u "stats1", 223 0;
v0x23f1c80_0 .var/2u "strobe", 0 0;
v0x23f1d20_0 .net "sum_dut", 0 0, L_0x23c1ff0;  1 drivers
v0x23f1dc0_0 .net "sum_ref", 0 0, L_0x23f2270;  1 drivers
v0x23f1e90_0 .net "tb_match", 0 0, L_0x23f35c0;  1 drivers
v0x23f1f30_0 .net "tb_mismatch", 0 0, L_0x23ace30;  1 drivers
v0x23f1fd0_0 .net "wavedrom_enable", 0 0, v0x23efea0_0;  1 drivers
v0x23f20a0_0 .net "wavedrom_title", 511 0, v0x23eff90_0;  1 drivers
L_0x23f30c0 .concat [ 1 1 0 0], L_0x23f2270, L_0x23f21d0;
L_0x23f3160 .concat [ 1 1 0 0], L_0x23f2270, L_0x23f21d0;
L_0x23f3320 .concat [ 1 1 0 0], L_0x23c1ff0, L_0x23f2fa0;
L_0x23f3430 .concat [ 1 1 0 0], L_0x23f2270, L_0x23f21d0;
L_0x23f35c0 .cmp/eeq 2, L_0x23f30c0, L_0x23f3500;
S_0x23c1480 .scope module, "good1" "reference_module" 3 103, 3 4 0, S_0x23c12f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x7f5b3f508060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x23b7570_0 .net *"_ivl_10", 0 0, L_0x7f5b3f508060;  1 drivers
v0x23acbe0_0 .net *"_ivl_11", 1 0, L_0x23f25e0;  1 drivers
v0x23acf00_0 .net *"_ivl_13", 1 0, L_0x23f2720;  1 drivers
L_0x7f5b3f5080a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x23ad250_0 .net *"_ivl_16", 0 0, L_0x7f5b3f5080a8;  1 drivers
v0x23ad5e0_0 .net *"_ivl_17", 1 0, L_0x23f2890;  1 drivers
v0x23ad970_0 .net *"_ivl_3", 1 0, L_0x23f23b0;  1 drivers
L_0x7f5b3f508018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x23add00_0 .net *"_ivl_6", 0 0, L_0x7f5b3f508018;  1 drivers
v0x23eef00_0 .net *"_ivl_7", 1 0, L_0x23f2450;  1 drivers
v0x23eefe0_0 .net "a", 0 0, v0x23efc20_0;  alias, 1 drivers
v0x23ef0a0_0 .net "b", 0 0, v0x23efcc0_0;  alias, 1 drivers
v0x23ef160_0 .net "cin", 0 0, v0x23efd60_0;  alias, 1 drivers
v0x23ef220_0 .net "cout", 0 0, L_0x23f21d0;  alias, 1 drivers
v0x23ef2e0_0 .net "sum", 0 0, L_0x23f2270;  alias, 1 drivers
L_0x23f21d0 .part L_0x23f2890, 1, 1;
L_0x23f2270 .part L_0x23f2890, 0, 1;
L_0x23f23b0 .concat [ 1 1 0 0], v0x23efc20_0, L_0x7f5b3f508018;
L_0x23f2450 .concat [ 1 1 0 0], v0x23efcc0_0, L_0x7f5b3f508060;
L_0x23f25e0 .arith/sum 2, L_0x23f23b0, L_0x23f2450;
L_0x23f2720 .concat [ 1 1 0 0], v0x23efd60_0, L_0x7f5b3f5080a8;
L_0x23f2890 .arith/sum 2, L_0x23f25e0, L_0x23f2720;
S_0x23ef440 .scope module, "stim1" "stimulus_gen" 3 97, 3 17 0, S_0x23c12f0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "cin";
    .port_info 4 /OUTPUT 512 "wavedrom_title";
    .port_info 5 /OUTPUT 1 "wavedrom_enable";
v0x23efc20_0 .var "a", 0 0;
v0x23efcc0_0 .var "b", 0 0;
v0x23efd60_0 .var "cin", 0 0;
v0x23efe00_0 .net "clk", 0 0, v0x23f1a00_0;  1 drivers
v0x23efea0_0 .var "wavedrom_enable", 0 0;
v0x23eff90_0 .var "wavedrom_title", 511 0;
E_0x23bb5b0/0 .event negedge, v0x23efe00_0;
E_0x23bb5b0/1 .event posedge, v0x23efe00_0;
E_0x23bb5b0 .event/or E_0x23bb5b0/0, E_0x23bb5b0/1;
E_0x23bb800 .event negedge, v0x23efe00_0;
E_0x23a59f0 .event posedge, v0x23efe00_0;
S_0x23ef720 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x23ef440;
 .timescale -12 -12;
v0x23ef920_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x23efa20 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x23ef440;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x23f00f0 .scope module, "top_module1" "top_module" 3 110, 4 1 0, S_0x23c12f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x23ad180 .functor AND 1, v0x23efc20_0, v0x23efcc0_0, C4<1>, C4<1>;
L_0x23ad4d0 .functor AND 1, v0x23efc20_0, v0x23efd60_0, C4<1>, C4<1>;
L_0x23ad860 .functor AND 1, v0x23efcc0_0, v0x23efd60_0, C4<1>, C4<1>;
L_0x23adbf0 .functor XOR 1, L_0x23ad180, L_0x23ad4d0, C4<0>, C4<0>;
L_0x23c1ff0 .functor XOR 1, L_0x23adbf0, L_0x23ad860, C4<0>, C4<0>;
L_0x23b91b0 .functor AND 1, L_0x23ad180, L_0x23ad4d0, C4<1>, C4<1>;
L_0x23f2c00 .functor AND 1, L_0x23ad180, L_0x23ad860, C4<1>, C4<1>;
L_0x23f2d00 .functor OR 1, L_0x23b91b0, L_0x23f2c00, C4<0>, C4<0>;
L_0x23f2e10 .functor AND 1, L_0x23ad4d0, L_0x23ad860, C4<1>, C4<1>;
L_0x23f2fa0 .functor OR 1, L_0x23f2d00, L_0x23f2e10, C4<0>, C4<0>;
v0x23f03b0_0 .net *"_ivl_10", 0 0, L_0x23b91b0;  1 drivers
v0x23f0490_0 .net *"_ivl_12", 0 0, L_0x23f2c00;  1 drivers
v0x23f0570_0 .net *"_ivl_14", 0 0, L_0x23f2d00;  1 drivers
v0x23f0660_0 .net *"_ivl_16", 0 0, L_0x23f2e10;  1 drivers
v0x23f0740_0 .net *"_ivl_6", 0 0, L_0x23adbf0;  1 drivers
v0x23f0870_0 .net "a", 0 0, v0x23efc20_0;  alias, 1 drivers
v0x23f0960_0 .net "b", 0 0, v0x23efcc0_0;  alias, 1 drivers
v0x23f0a50_0 .net "cin", 0 0, v0x23efd60_0;  alias, 1 drivers
v0x23f0b40_0 .net "cout", 0 0, L_0x23f2fa0;  alias, 1 drivers
v0x23f0c90_0 .net "sum", 0 0, L_0x23c1ff0;  alias, 1 drivers
v0x23f0d50_0 .net "w1", 0 0, L_0x23ad180;  1 drivers
v0x23f0e10_0 .net "w2", 0 0, L_0x23ad4d0;  1 drivers
v0x23f0ed0_0 .net "w3", 0 0, L_0x23ad860;  1 drivers
S_0x23f1030 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 119, 3 119 0, S_0x23c12f0;
 .timescale -12 -12;
E_0x23bb350 .event anyedge, v0x23f1c80_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x23f1c80_0;
    %nor/r;
    %assign/vec4 v0x23f1c80_0, 0;
    %wait E_0x23bb350;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x23ef440;
T_3 ;
    %wait E_0x23a59f0;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x23efd60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23efcc0_0, 0;
    %assign/vec4 v0x23efc20_0, 0;
    %wait E_0x23a59f0;
    %pushi/vec4 2, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x23efd60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23efcc0_0, 0;
    %assign/vec4 v0x23efc20_0, 0;
    %wait E_0x23a59f0;
    %pushi/vec4 4, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x23efd60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23efcc0_0, 0;
    %assign/vec4 v0x23efc20_0, 0;
    %wait E_0x23a59f0;
    %pushi/vec4 6, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x23efd60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23efcc0_0, 0;
    %assign/vec4 v0x23efc20_0, 0;
    %wait E_0x23a59f0;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x23efd60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23efcc0_0, 0;
    %assign/vec4 v0x23efc20_0, 0;
    %wait E_0x23a59f0;
    %pushi/vec4 1, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x23efd60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23efcc0_0, 0;
    %assign/vec4 v0x23efc20_0, 0;
    %wait E_0x23a59f0;
    %pushi/vec4 3, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x23efd60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23efcc0_0, 0;
    %assign/vec4 v0x23efc20_0, 0;
    %wait E_0x23bb800;
    %fork TD_tb.stim1.wavedrom_stop, S_0x23efa20;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x23bb5b0;
    %vpi_func 3 50 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x23efd60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23efcc0_0, 0;
    %assign/vec4 v0x23efc20_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 51 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x23c12f0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23f1a00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23f1c80_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x23c12f0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x23f1a00_0;
    %inv;
    %store/vec4 v0x23f1a00_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x23c12f0;
T_6 ;
    %vpi_call/w 3 89 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 90 "$dumpvars", 32'sb00000000000000000000000000000001, v0x23efe00_0, v0x23f1f30_0, v0x23f1790_0, v0x23f1830_0, v0x23f18d0_0, v0x23f1b40_0, v0x23f1aa0_0, v0x23f1dc0_0, v0x23f1d20_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x23c12f0;
T_7 ;
    %load/vec4 v0x23f1be0_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x23f1be0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x23f1be0_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 128 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "cout", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 129 "$display", "Hint: Output '%s' has no mismatches.", "cout" {0 0 0};
T_7.1 ;
    %load/vec4 v0x23f1be0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x23f1be0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x23f1be0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 130 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_7.3 ;
    %load/vec4 v0x23f1be0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x23f1be0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 133 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 134 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x23f1be0_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x23f1be0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 135 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x23c12f0;
T_8 ;
    %wait E_0x23bb5b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x23f1be0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23f1be0_0, 4, 32;
    %load/vec4 v0x23f1e90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x23f1be0_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 146 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23f1be0_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x23f1be0_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23f1be0_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x23f1b40_0;
    %load/vec4 v0x23f1b40_0;
    %load/vec4 v0x23f1aa0_0;
    %xor;
    %load/vec4 v0x23f1b40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x23f1be0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 150 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23f1be0_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x23f1be0_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23f1be0_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x23f1dc0_0;
    %load/vec4 v0x23f1dc0_0;
    %load/vec4 v0x23f1d20_0;
    %xor;
    %load/vec4 v0x23f1dc0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x23f1be0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 153 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23f1be0_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x23f1be0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23f1be0_0, 4, 32;
T_8.8 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/fadd/fadd_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can1_depth5/human/fadd/iter2/response0/top_module.sv";
