/***************************************************************************
 *     Copyright (c) 1999-2010, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_ds_b_tops.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 10/4/10 3:58p $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Mon Oct  4 15:18:11 2010
 *                 MD5 Checksum         bdf8d5080847df3bd92848d5b0a3a329
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/3128/rdb/a0/bchp_ds_b_tops.h $
 * 
 * Hydra_Software_Devel/1   10/4/10 3:58p farshidf
 * SW3128-1: new header file
 *
 ***************************************************************************/

#ifndef BCHP_DS_B_TOPS_H__
#define BCHP_DS_B_TOPS_H__

/***************************************************************************
 *DS_B_TOPS - DS_B Top FS clock domain Registers
 ***************************************************************************/
#define BCHP_DS_B_TOPS_FSCNT1                    0x000b3000 /* Sample Rate Counter 1 */
#define BCHP_DS_B_TOPS_FSCNT2                    0x000b3004 /* Sample Rate Counter 2 */
#define BCHP_DS_B_TOPS_SW_SPARE1                 0x000b3090 /* DS Top Software SPARE1 Register */
#define BCHP_DS_B_TOPS_SW_SPARE2                 0x000b3094 /* DS Top Software SPARE2 Register */
#define BCHP_DS_B_TOPS_SPARE1                    0x000b3098 /* DS Top SPARE1 Register */
#define BCHP_DS_B_TOPS_CNTL                      0x000b309c /* DS Top Control Register */

/***************************************************************************
 *CLPCNT_%i - DS Front End Qmix Clip Counter
 ***************************************************************************/
#define BCHP_DS_B_TOPS_CLPCNT_i_ARRAY_BASE                         0x000b3010
#define BCHP_DS_B_TOPS_CLPCNT_i_ARRAY_START                        0
#define BCHP_DS_B_TOPS_CLPCNT_i_ARRAY_END                          4
#define BCHP_DS_B_TOPS_CLPCNT_i_ARRAY_ELEMENT_SIZE                 32

/***************************************************************************
 *CLPCNT_%i - DS Front End Qmix Clip Counter
 ***************************************************************************/
/* DS_B_TOPS :: CLPCNT_i :: CLPCNT [31:00] */
#define BCHP_DS_B_TOPS_CLPCNT_i_CLPCNT_MASK                        0xffffffff
#define BCHP_DS_B_TOPS_CLPCNT_i_CLPCNT_SHIFT                       0


/***************************************************************************
 *CFLPA_%i - DS Carrier Frequency Loop Phase accumulator
 ***************************************************************************/
#define BCHP_DS_B_TOPS_CFLPA_i_ARRAY_BASE                          0x000b3050
#define BCHP_DS_B_TOPS_CFLPA_i_ARRAY_START                         0
#define BCHP_DS_B_TOPS_CFLPA_i_ARRAY_END                           4
#define BCHP_DS_B_TOPS_CFLPA_i_ARRAY_ELEMENT_SIZE                  32

/***************************************************************************
 *CFLPA_%i - DS Carrier Frequency Loop Phase accumulator
 ***************************************************************************/
/* DS_B_TOPS :: CFLPA_i :: CFLPA [31:00] */
#define BCHP_DS_B_TOPS_CFLPA_i_CFLPA_MASK                          0xffffffff
#define BCHP_DS_B_TOPS_CFLPA_i_CFLPA_SHIFT                         0


#endif /* #ifndef BCHP_DS_B_TOPS_H__ */

/* End of File */
