Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 3636f00db3a0471d9fe4c9c6a46236bc --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot execTB_behav xil_defaultlib.execTB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Full_Adder [full_adder_default]
Compiling architecture struct of entity xil_defaultlib.Rip_Car_Adder [\Rip_Car_Adder(n=32)\]
Compiling architecture behavioral of entity xil_defaultlib.SRA_ALU [\SRA_ALU(n=32)\]
Compiling architecture behavioral of entity xil_defaultlib.SRL_ALU [\SRL_ALU(n=32)\]
Compiling architecture behavioral of entity xil_defaultlib.SLL_ALU [\SLL_ALU(n=32)\]
Compiling architecture behavioral of entity xil_defaultlib.multu [\multu(n=16)\]
Compiling architecture df of entity xil_defaultlib.alu [alu_default]
Compiling architecture struct of entity xil_defaultlib.ExecuteStage [executestage_default]
Compiling architecture behavioral of entity xil_defaultlib.exectb
Built simulation snapshot execTB_behav
