$comment
	File created using the following command:
		vcd file MUX_4_TO1.msim.vcd -direction
$end
$date
	Tue Feb 24 07:49:32 2026
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module MUX_4_TO1_vlg_vec_tst $end
$var reg 4 ! A0 [3:0] $end
$var reg 4 " A1 [3:0] $end
$var reg 4 # A2 [3:0] $end
$var reg 4 $ A3 [3:0] $end
$var reg 2 % s [1:0] $end
$var wire 1 & f [3] $end
$var wire 1 ' f [2] $end
$var wire 1 ( f [1] $end
$var wire 1 ) f [0] $end

$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var tri1 1 - devclrn $end
$var tri1 1 . devpor $end
$var tri1 1 / devoe $end
$var wire 1 0 f[0]~output_o $end
$var wire 1 1 f[1]~output_o $end
$var wire 1 2 f[2]~output_o $end
$var wire 1 3 f[3]~output_o $end
$var wire 1 4 s[1]~input_o $end
$var wire 1 5 s[0]~input_o $end
$var wire 1 6 A2[0]~input_o $end
$var wire 1 7 A3[0]~input_o $end
$var wire 1 8 A1[0]~input_o $end
$var wire 1 9 A0[0]~input_o $end
$var wire 1 : f~0_combout $end
$var wire 1 ; A2[1]~input_o $end
$var wire 1 < A3[1]~input_o $end
$var wire 1 = A1[1]~input_o $end
$var wire 1 > A0[1]~input_o $end
$var wire 1 ? f~1_combout $end
$var wire 1 @ A2[2]~input_o $end
$var wire 1 A A3[2]~input_o $end
$var wire 1 B A1[2]~input_o $end
$var wire 1 C A0[2]~input_o $end
$var wire 1 D f~2_combout $end
$var wire 1 E A2[3]~input_o $end
$var wire 1 F A3[3]~input_o $end
$var wire 1 G A1[3]~input_o $end
$var wire 1 H A0[3]~input_o $end
$var wire 1 I f~3_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1000 !
b100 "
b10 #
b1 $
b11 %
1)
0(
0'
0&
0*
1+
x,
1-
1.
1/
10
01
02
03
14
15
06
17
08
09
1:
1;
0<
0=
0>
0?
0@
0A
1B
0C
0D
0E
0F
0G
1H
0I
$end
#1000000
