<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\Users\HUIP\Desktop\udp_gmii_send\impl\gwsynthesis\top.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\Users\HUIP\Desktop\udp_gmii_send\src\top.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.11</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18PG256C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Sep 24 05:10:49 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>499</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>229</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>96</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>sys_clk_ibuf/I </td>
</tr>
<tr>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>8.008</td>
<td>124.875
<td>0.000</td>
<td>4.004</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>GMII_pll_m0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>8.008</td>
<td>124.875
<td>0.000</td>
<td>4.004</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>GMII_pll_m0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>16.016</td>
<td>62.438
<td>0.000</td>
<td>8.008</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>GMII_pll_m0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>24.024</td>
<td>41.625
<td>0.000</td>
<td>12.012</td>
<td>sys_clk_ibuf/I</td>
<td>sys_clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>124.875(MHz)</td>
<td>132.536(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of sys_clk!</h4>
<h4>No timing paths to get frequency of GMII_pll_m0/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of GMII_pll_m0/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of GMII_pll_m0/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>sys_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>sys_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>GMII_pll_m0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>GMII_pll_m0/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>GMII_pll_m0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>GMII_pll_m0/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>GMII_pll_m0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>GMII_pll_m0/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.231</td>
<td>GMII_TXD_4_s1/Q</td>
<td>crc32_m0/Crc_11_s1/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>4.004</td>
<td>-0.018</td>
<td>3.756</td>
</tr>
<tr>
<td>2</td>
<td>0.979</td>
<td>packet_header[2]_7_s0/Q</td>
<td>check_buffer_15_s0/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.008</td>
<td>0.000</td>
<td>6.994</td>
</tr>
<tr>
<td>3</td>
<td>0.601</td>
<td>GMII_TXD_5_s1/Q</td>
<td>crc32_m0/Crc_13_s1/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>4.004</td>
<td>-0.018</td>
<td>3.386</td>
</tr>
<tr>
<td>4</td>
<td>1.476</td>
<td>packet_header[2]_7_s0/Q</td>
<td>check_buffer_18_s0/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.008</td>
<td>0.000</td>
<td>6.497</td>
</tr>
<tr>
<td>5</td>
<td>0.739</td>
<td>GMII_TXD_4_s1/Q</td>
<td>crc32_m0/Crc_8_s1/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>4.004</td>
<td>-0.018</td>
<td>3.248</td>
</tr>
<tr>
<td>6</td>
<td>1.495</td>
<td>packet_header[2]_0_s0/Q</td>
<td>check_buffer_14_s0/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.008</td>
<td>0.000</td>
<td>6.478</td>
</tr>
<tr>
<td>7</td>
<td>1.512</td>
<td>packet_header[2]_0_s0/Q</td>
<td>check_buffer_11_s0/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.008</td>
<td>0.000</td>
<td>6.461</td>
</tr>
<tr>
<td>8</td>
<td>0.811</td>
<td>crc32_m0/Crc_19_s1/Q</td>
<td>GMII_TXD_4_s1/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.004</td>
<td>0.018</td>
<td>3.140</td>
</tr>
<tr>
<td>9</td>
<td>1.708</td>
<td>packet_header[2]_0_s0/Q</td>
<td>check_buffer_13_s0/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.008</td>
<td>0.000</td>
<td>6.265</td>
</tr>
<tr>
<td>10</td>
<td>0.910</td>
<td>crc32_m0/Crc_26_s1/Q</td>
<td>GMII_TXD_5_s1/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.004</td>
<td>0.018</td>
<td>3.041</td>
</tr>
<tr>
<td>11</td>
<td>1.867</td>
<td>packet_header[2]_0_s0/Q</td>
<td>check_buffer_9_s0/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.008</td>
<td>0.000</td>
<td>6.106</td>
</tr>
<tr>
<td>12</td>
<td>1.870</td>
<td>packet_header[2]_0_s0/Q</td>
<td>check_buffer_12_s0/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.008</td>
<td>0.000</td>
<td>6.103</td>
</tr>
<tr>
<td>13</td>
<td>1.924</td>
<td>packet_header[2]_7_s0/Q</td>
<td>check_buffer_17_s0/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.008</td>
<td>0.000</td>
<td>6.049</td>
</tr>
<tr>
<td>14</td>
<td>1.967</td>
<td>packet_header[2]_0_s0/Q</td>
<td>check_buffer_10_s0/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.008</td>
<td>0.000</td>
<td>6.006</td>
</tr>
<tr>
<td>15</td>
<td>0.990</td>
<td>crc32_m0/Crc_17_s1/Q</td>
<td>GMII_TXD_6_s1/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.004</td>
<td>0.018</td>
<td>2.960</td>
</tr>
<tr>
<td>16</td>
<td>1.002</td>
<td>crc32_m0/Crc_28_s1/Q</td>
<td>GMII_TXD_3_s1/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.004</td>
<td>0.018</td>
<td>2.949</td>
</tr>
<tr>
<td>17</td>
<td>2.133</td>
<td>packet_header[2]_7_s0/Q</td>
<td>check_buffer_16_s0/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.008</td>
<td>0.000</td>
<td>5.840</td>
</tr>
<tr>
<td>18</td>
<td>1.080</td>
<td>crc32_m0/Crc_22_s1/Q</td>
<td>GMII_TXD_1_s1/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.004</td>
<td>0.018</td>
<td>2.871</td>
</tr>
<tr>
<td>19</td>
<td>1.085</td>
<td>crc32_m0/Crc_16_s1/Q</td>
<td>GMII_TXD_7_s2/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.004</td>
<td>0.018</td>
<td>2.865</td>
</tr>
<tr>
<td>20</td>
<td>1.104</td>
<td>crc32_m0/Crc_29_s1/Q</td>
<td>GMII_TXD_2_s1/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.004</td>
<td>0.018</td>
<td>2.847</td>
</tr>
<tr>
<td>21</td>
<td>1.109</td>
<td>GMII_TXD_3_s1/Q</td>
<td>crc32_m0/Crc_12_s1/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>4.004</td>
<td>-0.018</td>
<td>2.878</td>
</tr>
<tr>
<td>22</td>
<td>2.302</td>
<td>packet_header[2]_0_s0/Q</td>
<td>check_buffer_7_s0/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.008</td>
<td>0.000</td>
<td>5.671</td>
</tr>
<tr>
<td>23</td>
<td>1.177</td>
<td>GMII_TXD_0_s1/Q</td>
<td>crc32_m0/Crc_14_s1/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>4.004</td>
<td>-0.018</td>
<td>2.810</td>
</tr>
<tr>
<td>24</td>
<td>2.368</td>
<td>packet_header[2]_0_s0/Q</td>
<td>check_buffer_8_s0/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>8.008</td>
<td>0.000</td>
<td>5.605</td>
</tr>
<tr>
<td>25</td>
<td>1.188</td>
<td>crc32_m0/Crc_31_s1/Q</td>
<td>GMII_TXD_0_s1/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>4.004</td>
<td>0.018</td>
<td>2.763</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.427</td>
<td>send_cnt_10_s2/Q</td>
<td>send_cnt_10_s2/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>2</td>
<td>0.427</td>
<td>send_cnt_1_s2/Q</td>
<td>send_cnt_1_s2/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.438</td>
</tr>
<tr>
<td>3</td>
<td>0.428</td>
<td>send_cnt_0_s2/Q</td>
<td>send_cnt_0_s2/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>4</td>
<td>0.428</td>
<td>send_cnt_8_s2/Q</td>
<td>send_cnt_8_s2/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>5</td>
<td>0.428</td>
<td>state_0_s0/Q</td>
<td>state_0_s0/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.439</td>
</tr>
<tr>
<td>6</td>
<td>0.430</td>
<td>state_2_s0/Q</td>
<td>state_2_s0/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.441</td>
</tr>
<tr>
<td>7</td>
<td>0.432</td>
<td>send_cnt_6_s2/Q</td>
<td>send_cnt_6_s2/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.443</td>
</tr>
<tr>
<td>8</td>
<td>0.436</td>
<td>send_cnt_2_s2/Q</td>
<td>send_cnt_2_s2/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.447</td>
</tr>
<tr>
<td>9</td>
<td>0.547</td>
<td>crc32_m0/Crc_3_s1/Q</td>
<td>crc32_m0/Crc_11_s1/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.558</td>
</tr>
<tr>
<td>10</td>
<td>0.547</td>
<td>crc32_m0/Crc_7_s1/Q</td>
<td>crc32_m0/Crc_15_s1/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.558</td>
</tr>
<tr>
<td>11</td>
<td>0.547</td>
<td>crc32_m0/Crc_11_s1/Q</td>
<td>crc32_m0/Crc_19_s1/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.558</td>
</tr>
<tr>
<td>12</td>
<td>0.547</td>
<td>crc32_m0/Crc_13_s1/Q</td>
<td>crc32_m0/Crc_21_s1/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.558</td>
</tr>
<tr>
<td>13</td>
<td>0.547</td>
<td>check_buffer_6_s0/Q</td>
<td>packet_header[2]_6_s0/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.558</td>
</tr>
<tr>
<td>14</td>
<td>0.547</td>
<td>check_buffer_11_s0/Q</td>
<td>packet_header[2]_11_s0/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.558</td>
</tr>
<tr>
<td>15</td>
<td>0.552</td>
<td>crc32_m0/Crc_24_s1/Q</td>
<td>crc32_m0/Crc_2_s1/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.563</td>
</tr>
<tr>
<td>16</td>
<td>0.557</td>
<td>crc32_m0/Crc_29_s1/Q</td>
<td>crc32_m0/Crc_31_s1/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.568</td>
</tr>
<tr>
<td>17</td>
<td>0.560</td>
<td>send_cnt_9_s2/Q</td>
<td>send_cnt_9_s2/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.571</td>
</tr>
<tr>
<td>18</td>
<td>0.561</td>
<td>state_1_s0/Q</td>
<td>state_1_s0/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.572</td>
</tr>
<tr>
<td>19</td>
<td>0.562</td>
<td>send_cnt_5_s2/Q</td>
<td>send_cnt_5_s2/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.573</td>
</tr>
<tr>
<td>20</td>
<td>0.565</td>
<td>crc32_m0/Crc_31_s1/Q</td>
<td>crc32_m0/Crc_1_s1/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.576</td>
</tr>
<tr>
<td>21</td>
<td>0.565</td>
<td>crc32_m0/Crc_31_s1/Q</td>
<td>crc32_m0/Crc_18_s1/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.576</td>
</tr>
<tr>
<td>22</td>
<td>0.566</td>
<td>state_2_s0/Q</td>
<td>packet_header[2]_2_s0/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.577</td>
</tr>
<tr>
<td>23</td>
<td>0.566</td>
<td>state_2_s0/Q</td>
<td>packet_header[2]_3_s0/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.577</td>
</tr>
<tr>
<td>24</td>
<td>0.567</td>
<td>send_cnt_4_s2/Q</td>
<td>send_cnt_4_s2/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.578</td>
</tr>
<tr>
<td>25</td>
<td>0.569</td>
<td>state_0_s0/Q</td>
<td>packet_header[2]_7_s0/D</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.580</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>2.726</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_3_s1/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>4.004</td>
<td>-0.018</td>
<td>1.261</td>
</tr>
<tr>
<td>2</td>
<td>2.726</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_13_s1/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>4.004</td>
<td>-0.018</td>
<td>1.261</td>
</tr>
<tr>
<td>3</td>
<td>2.726</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_16_s1/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>4.004</td>
<td>-0.018</td>
<td>1.261</td>
</tr>
<tr>
<td>4</td>
<td>2.726</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_24_s1/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>4.004</td>
<td>-0.018</td>
<td>1.261</td>
</tr>
<tr>
<td>5</td>
<td>2.726</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_25_s1/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>4.004</td>
<td>-0.018</td>
<td>1.261</td>
</tr>
<tr>
<td>6</td>
<td>2.891</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_20_s1/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>4.004</td>
<td>-0.018</td>
<td>1.096</td>
</tr>
<tr>
<td>7</td>
<td>2.892</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_31_s1/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>4.004</td>
<td>-0.018</td>
<td>1.095</td>
</tr>
<tr>
<td>8</td>
<td>2.892</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_11_s1/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>4.004</td>
<td>-0.018</td>
<td>1.095</td>
</tr>
<tr>
<td>9</td>
<td>2.892</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_21_s1/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>4.004</td>
<td>-0.018</td>
<td>1.095</td>
</tr>
<tr>
<td>10</td>
<td>2.892</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_28_s1/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>4.004</td>
<td>-0.018</td>
<td>1.095</td>
</tr>
<tr>
<td>11</td>
<td>2.892</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_29_s1/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>4.004</td>
<td>-0.018</td>
<td>1.095</td>
</tr>
<tr>
<td>12</td>
<td>3.046</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_0_s1/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>4.004</td>
<td>-0.018</td>
<td>0.941</td>
</tr>
<tr>
<td>13</td>
<td>3.046</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_4_s1/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>4.004</td>
<td>-0.018</td>
<td>0.941</td>
</tr>
<tr>
<td>14</td>
<td>3.046</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_8_s1/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>4.004</td>
<td>-0.018</td>
<td>0.941</td>
</tr>
<tr>
<td>15</td>
<td>3.046</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_9_s1/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>4.004</td>
<td>-0.018</td>
<td>0.941</td>
</tr>
<tr>
<td>16</td>
<td>3.046</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_14_s1/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>4.004</td>
<td>-0.018</td>
<td>0.941</td>
</tr>
<tr>
<td>17</td>
<td>3.052</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_1_s1/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>4.004</td>
<td>-0.018</td>
<td>0.935</td>
</tr>
<tr>
<td>18</td>
<td>3.052</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_2_s1/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>4.004</td>
<td>-0.018</td>
<td>0.935</td>
</tr>
<tr>
<td>19</td>
<td>3.052</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_18_s1/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>4.004</td>
<td>-0.018</td>
<td>0.935</td>
</tr>
<tr>
<td>20</td>
<td>3.052</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_23_s1/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>4.004</td>
<td>-0.018</td>
<td>0.935</td>
</tr>
<tr>
<td>21</td>
<td>3.057</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_22_s1/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>4.004</td>
<td>-0.018</td>
<td>0.930</td>
</tr>
<tr>
<td>22</td>
<td>3.058</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_15_s1/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>4.004</td>
<td>-0.018</td>
<td>0.929</td>
</tr>
<tr>
<td>23</td>
<td>3.058</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_19_s1/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>4.004</td>
<td>-0.018</td>
<td>0.929</td>
</tr>
<tr>
<td>24</td>
<td>3.058</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_27_s1/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>4.004</td>
<td>-0.018</td>
<td>0.929</td>
</tr>
<tr>
<td>25</td>
<td>3.058</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_30_s1/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>4.004</td>
<td>-0.018</td>
<td>0.929</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>4.594</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_5_s1/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-4.004</td>
<td>-0.010</td>
<td>0.611</td>
</tr>
<tr>
<td>2</td>
<td>4.594</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_6_s1/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-4.004</td>
<td>-0.010</td>
<td>0.611</td>
</tr>
<tr>
<td>3</td>
<td>4.594</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_7_s1/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-4.004</td>
<td>-0.010</td>
<td>0.611</td>
</tr>
<tr>
<td>4</td>
<td>4.594</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_10_s1/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-4.004</td>
<td>-0.010</td>
<td>0.611</td>
</tr>
<tr>
<td>5</td>
<td>4.594</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_12_s1/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-4.004</td>
<td>-0.010</td>
<td>0.611</td>
</tr>
<tr>
<td>6</td>
<td>4.594</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_17_s1/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-4.004</td>
<td>-0.010</td>
<td>0.611</td>
</tr>
<tr>
<td>7</td>
<td>4.594</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_26_s1/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-4.004</td>
<td>-0.010</td>
<td>0.611</td>
</tr>
<tr>
<td>8</td>
<td>4.599</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_15_s1/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-4.004</td>
<td>-0.010</td>
<td>0.616</td>
</tr>
<tr>
<td>9</td>
<td>4.599</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_19_s1/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-4.004</td>
<td>-0.010</td>
<td>0.616</td>
</tr>
<tr>
<td>10</td>
<td>4.599</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_27_s1/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-4.004</td>
<td>-0.010</td>
<td>0.616</td>
</tr>
<tr>
<td>11</td>
<td>4.599</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_30_s1/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-4.004</td>
<td>-0.010</td>
<td>0.616</td>
</tr>
<tr>
<td>12</td>
<td>4.600</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_22_s1/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-4.004</td>
<td>-0.010</td>
<td>0.618</td>
</tr>
<tr>
<td>13</td>
<td>4.603</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_1_s1/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-4.004</td>
<td>-0.010</td>
<td>0.621</td>
</tr>
<tr>
<td>14</td>
<td>4.603</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_2_s1/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-4.004</td>
<td>-0.010</td>
<td>0.621</td>
</tr>
<tr>
<td>15</td>
<td>4.603</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_18_s1/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-4.004</td>
<td>-0.010</td>
<td>0.621</td>
</tr>
<tr>
<td>16</td>
<td>4.603</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_23_s1/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-4.004</td>
<td>-0.010</td>
<td>0.621</td>
</tr>
<tr>
<td>17</td>
<td>4.606</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_0_s1/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-4.004</td>
<td>-0.010</td>
<td>0.624</td>
</tr>
<tr>
<td>18</td>
<td>4.606</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_4_s1/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-4.004</td>
<td>-0.010</td>
<td>0.624</td>
</tr>
<tr>
<td>19</td>
<td>4.606</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_8_s1/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-4.004</td>
<td>-0.010</td>
<td>0.624</td>
</tr>
<tr>
<td>20</td>
<td>4.606</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_9_s1/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-4.004</td>
<td>-0.010</td>
<td>0.624</td>
</tr>
<tr>
<td>21</td>
<td>4.606</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_14_s1/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-4.004</td>
<td>-0.010</td>
<td>0.624</td>
</tr>
<tr>
<td>22</td>
<td>4.736</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_31_s1/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-4.004</td>
<td>-0.010</td>
<td>0.753</td>
</tr>
<tr>
<td>23</td>
<td>4.736</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_11_s1/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-4.004</td>
<td>-0.010</td>
<td>0.753</td>
</tr>
<tr>
<td>24</td>
<td>4.736</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_21_s1/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-4.004</td>
<td>-0.010</td>
<td>0.753</td>
</tr>
<tr>
<td>25</td>
<td>4.736</td>
<td>crc_rst_s0/Q</td>
<td>crc32_m0/Crc_28_s1/PRESET</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
<td>-4.004</td>
<td>-0.010</td>
<td>0.753</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.927</td>
<td>3.927</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>state_2_s0</td>
</tr>
<tr>
<td>2</td>
<td>2.927</td>
<td>3.927</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>state_0_s0</td>
</tr>
<tr>
<td>3</td>
<td>2.927</td>
<td>3.927</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>GMII_TXD_7_s2</td>
</tr>
<tr>
<td>4</td>
<td>2.927</td>
<td>3.927</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>packet_header[2]_15_s0</td>
</tr>
<tr>
<td>5</td>
<td>2.927</td>
<td>3.927</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>check_buffer_18_s0</td>
</tr>
<tr>
<td>6</td>
<td>2.927</td>
<td>3.927</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>crc32_m0/Crc_29_s1</td>
</tr>
<tr>
<td>7</td>
<td>2.927</td>
<td>3.927</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>crc32_m0/Crc_30_s1</td>
</tr>
<tr>
<td>8</td>
<td>2.927</td>
<td>3.927</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>packet_header[2]_0_s0</td>
</tr>
<tr>
<td>9</td>
<td>2.927</td>
<td>3.927</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>send_cnt_10_s2</td>
</tr>
<tr>
<td>10</td>
<td>2.927</td>
<td>3.927</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
<td>send_cnt_0_s2</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.231</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.978</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>GMII_TXD_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[0][B]</td>
<td>GMII_TXD_4_s1/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C27[0][B]</td>
<td style=" font-weight:bold;">GMII_TXD_4_s1/Q</td>
</tr>
<tr>
<td>2.466</td>
<td>1.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[1][A]</td>
<td>crc32_m0/CrcNext_4_s2/I3</td>
</tr>
<tr>
<td>3.021</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C32[1][A]</td>
<td style=" background: #97FFFF;">crc32_m0/CrcNext_4_s2/F</td>
</tr>
<tr>
<td>3.435</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[3][A]</td>
<td>crc32_m0/CrcNext_8_s1/I3</td>
</tr>
<tr>
<td>3.990</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C32[3][A]</td>
<td style=" background: #97FFFF;">crc32_m0/CrcNext_8_s1/F</td>
</tr>
<tr>
<td>4.408</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[2][B]</td>
<td>crc32_m0/CrcNext_11_s0/I1</td>
</tr>
<tr>
<td>4.978</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C33[2][B]</td>
<td style=" background: #97FFFF;">crc32_m0/CrcNext_11_s0/F</td>
</tr>
<tr>
<td>4.978</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[2][B]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[2][B]</td>
<td>crc32_m0/Crc_11_s1/CLK</td>
</tr>
<tr>
<td>5.209</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C33[2][B]</td>
<td>crc32_m0/Crc_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.680, 44.733%; route: 1.844, 49.089%; tC2Q: 0.232, 6.177%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.979</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.216</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>packet_header[2]_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>check_buffer_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[0][A]</td>
<td>packet_header[2]_7_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R29C29[0][A]</td>
<td style=" font-weight:bold;">packet_header[2]_7_s0/Q</td>
</tr>
<tr>
<td>2.299</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[2][B]</td>
<td>n92_s5/I2</td>
</tr>
<tr>
<td>2.854</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C28[2][B]</td>
<td style=" background: #97FFFF;">n92_s5/F</td>
</tr>
<tr>
<td>3.122</td>
<td>0.267</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[0][A]</td>
<td>n88_s5/I2</td>
</tr>
<tr>
<td>3.671</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C26[0][A]</td>
<td style=" background: #97FFFF;">n88_s5/F</td>
</tr>
<tr>
<td>3.672</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[3][B]</td>
<td>n88_s4/I3</td>
</tr>
<tr>
<td>4.043</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R24C26[3][B]</td>
<td style=" background: #97FFFF;">n88_s4/F</td>
</tr>
<tr>
<td>4.061</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td>n88_s3/I1</td>
</tr>
<tr>
<td>4.610</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td style=" background: #97FFFF;">n88_s3/F</td>
</tr>
<tr>
<td>4.782</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C26[2][B]</td>
<td>n179_s/I1</td>
</tr>
<tr>
<td>5.153</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C26[2][B]</td>
<td style=" background: #97FFFF;">n179_s/COUT</td>
</tr>
<tr>
<td>5.153</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C27[0][A]</td>
<td>n178_s/CIN</td>
</tr>
<tr>
<td>5.623</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td style=" background: #97FFFF;">n178_s/SUM</td>
</tr>
<tr>
<td>6.186</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C27[1][A]</td>
<td>n178_s1/I1</td>
</tr>
<tr>
<td>6.557</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C27[1][A]</td>
<td style=" background: #97FFFF;">n178_s1/COUT</td>
</tr>
<tr>
<td>6.557</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C27[1][B]</td>
<td>n177_s1/CIN</td>
</tr>
<tr>
<td>7.027</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C27[1][B]</td>
<td style=" background: #97FFFF;">n177_s1/SUM</td>
</tr>
<tr>
<td>7.667</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[1][B]</td>
<td>n265_s6/I1</td>
</tr>
<tr>
<td>8.216</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C31[1][B]</td>
<td style=" background: #97FFFF;">n265_s6/F</td>
</tr>
<tr>
<td>8.216</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[1][B]</td>
<td style=" font-weight:bold;">check_buffer_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.008</td>
<td>8.008</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.987</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.230</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[1][B]</td>
<td>check_buffer_15_s0/CLK</td>
</tr>
<tr>
<td>9.195</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C31[1][B]</td>
<td>check_buffer_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.008</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.255, 60.842%; route: 2.507, 35.841%; tC2Q: 0.232, 3.317%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.609</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>GMII_TXD_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[0][A]</td>
<td>GMII_TXD_5_s1/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>11</td>
<td>R27C27[0][A]</td>
<td style=" font-weight:bold;">GMII_TXD_5_s1/Q</td>
</tr>
<tr>
<td>2.399</td>
<td>0.945</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[3][A]</td>
<td>crc32_m0/CrcNext_6_s1/I3</td>
</tr>
<tr>
<td>2.916</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R24C33[3][A]</td>
<td style=" background: #97FFFF;">crc32_m0/CrcNext_6_s1/F</td>
</tr>
<tr>
<td>3.317</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[3][A]</td>
<td>crc32_m0/CrcNext_13_s2/I2</td>
</tr>
<tr>
<td>3.887</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C33[3][A]</td>
<td style=" background: #97FFFF;">crc32_m0/CrcNext_13_s2/F</td>
</tr>
<tr>
<td>4.060</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[1][B]</td>
<td>crc32_m0/CrcNext_13_s0/I0</td>
</tr>
<tr>
<td>4.609</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C33[1][B]</td>
<td style=" background: #97FFFF;">crc32_m0/CrcNext_13_s0/F</td>
</tr>
<tr>
<td>4.609</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C33[1][B]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_13_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[1][B]</td>
<td>crc32_m0/Crc_13_s1/CLK</td>
</tr>
<tr>
<td>5.209</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C33[1][B]</td>
<td>crc32_m0/Crc_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.636, 48.311%; route: 1.518, 44.838%; tC2Q: 0.232, 6.851%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.476</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.719</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>packet_header[2]_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>check_buffer_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[0][A]</td>
<td>packet_header[2]_7_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R29C29[0][A]</td>
<td style=" font-weight:bold;">packet_header[2]_7_s0/Q</td>
</tr>
<tr>
<td>2.299</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[2][B]</td>
<td>n92_s5/I2</td>
</tr>
<tr>
<td>2.854</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C28[2][B]</td>
<td style=" background: #97FFFF;">n92_s5/F</td>
</tr>
<tr>
<td>3.122</td>
<td>0.267</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[0][A]</td>
<td>n88_s5/I2</td>
</tr>
<tr>
<td>3.671</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C26[0][A]</td>
<td style=" background: #97FFFF;">n88_s5/F</td>
</tr>
<tr>
<td>3.672</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[3][B]</td>
<td>n88_s4/I3</td>
</tr>
<tr>
<td>4.043</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R24C26[3][B]</td>
<td style=" background: #97FFFF;">n88_s4/F</td>
</tr>
<tr>
<td>4.061</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[1][B]</td>
<td>n87_s3/I1</td>
</tr>
<tr>
<td>4.578</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C26[1][B]</td>
<td style=" background: #97FFFF;">n87_s3/F</td>
</tr>
<tr>
<td>5.141</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C27[0][A]</td>
<td>n178_s/I1</td>
</tr>
<tr>
<td>5.512</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td style=" background: #97FFFF;">n178_s/COUT</td>
</tr>
<tr>
<td>5.512</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C27[0][B]</td>
<td>n177_s/CIN</td>
</tr>
<tr>
<td>5.547</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C27[0][B]</td>
<td style=" background: #97FFFF;">n177_s/COUT</td>
</tr>
<tr>
<td>5.547</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C27[1][A]</td>
<td>n176_s/CIN</td>
</tr>
<tr>
<td>6.017</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C27[1][A]</td>
<td style=" background: #97FFFF;">n176_s/SUM</td>
</tr>
<tr>
<td>6.430</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C27[2][A]</td>
<td>n176_s4/I1</td>
</tr>
<tr>
<td>6.801</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C27[2][A]</td>
<td style=" background: #97FFFF;">n176_s4/COUT</td>
</tr>
<tr>
<td>6.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C27[2][B]</td>
<td>n175_s1/CIN</td>
</tr>
<tr>
<td>6.836</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C27[2][B]</td>
<td style=" background: #97FFFF;">n175_s1/COUT</td>
</tr>
<tr>
<td>7.719</td>
<td>0.883</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[2][B]</td>
<td style=" font-weight:bold;">check_buffer_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.008</td>
<td>8.008</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.987</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.230</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[2][B]</td>
<td>check_buffer_18_s0/CLK</td>
</tr>
<tr>
<td>9.195</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C27[2][B]</td>
<td>check_buffer_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.008</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.274, 50.398%; route: 2.991, 46.031%; tC2Q: 0.232, 3.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.739</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.470</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>GMII_TXD_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[0][B]</td>
<td>GMII_TXD_4_s1/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R27C27[0][B]</td>
<td style=" font-weight:bold;">GMII_TXD_4_s1/Q</td>
</tr>
<tr>
<td>2.466</td>
<td>1.011</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[1][A]</td>
<td>crc32_m0/CrcNext_4_s2/I3</td>
</tr>
<tr>
<td>3.021</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R26C32[1][A]</td>
<td style=" background: #97FFFF;">crc32_m0/CrcNext_4_s2/F</td>
</tr>
<tr>
<td>3.435</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[3][A]</td>
<td>crc32_m0/CrcNext_8_s1/I3</td>
</tr>
<tr>
<td>4.005</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R24C32[3][A]</td>
<td style=" background: #97FFFF;">crc32_m0/CrcNext_8_s1/F</td>
</tr>
<tr>
<td>4.008</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C32[1][A]</td>
<td>crc32_m0/CrcNext_8_s0/I1</td>
</tr>
<tr>
<td>4.470</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C32[1][A]</td>
<td style=" background: #97FFFF;">crc32_m0/CrcNext_8_s0/F</td>
</tr>
<tr>
<td>4.470</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C32[1][A]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_8_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[1][A]</td>
<td>crc32_m0/Crc_8_s1/CLK</td>
</tr>
<tr>
<td>5.209</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C32[1][A]</td>
<td>crc32_m0/Crc_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.587, 48.865%; route: 1.429, 43.991%; tC2Q: 0.232, 7.143%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.495</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.701</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>packet_header[2]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>check_buffer_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[0][B]</td>
<td>packet_header[2]_0_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R24C29[0][B]</td>
<td style=" font-weight:bold;">packet_header[2]_0_s0/Q</td>
</tr>
<tr>
<td>1.983</td>
<td>0.528</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td>n98_s4/I0</td>
</tr>
<tr>
<td>2.445</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R24C25[2][A]</td>
<td style=" background: #97FFFF;">n98_s4/F</td>
</tr>
<tr>
<td>2.447</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[2][B]</td>
<td>n96_s4/I2</td>
</tr>
<tr>
<td>2.900</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R24C25[2][B]</td>
<td style=" background: #97FFFF;">n96_s4/F</td>
</tr>
<tr>
<td>3.165</td>
<td>0.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C27[1][A]</td>
<td>n92_s4/I0</td>
</tr>
<tr>
<td>3.714</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C27[1][A]</td>
<td style=" background: #97FFFF;">n92_s4/F</td>
</tr>
<tr>
<td>3.887</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[3][B]</td>
<td>n90_s3/I2</td>
</tr>
<tr>
<td>4.436</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C27[3][B]</td>
<td style=" background: #97FFFF;">n90_s3/F</td>
</tr>
<tr>
<td>4.608</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C26[1][B]</td>
<td>n181_s/I1</td>
</tr>
<tr>
<td>4.979</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C26[1][B]</td>
<td style=" background: #97FFFF;">n181_s/COUT</td>
</tr>
<tr>
<td>4.979</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C26[2][A]</td>
<td>n180_s/CIN</td>
</tr>
<tr>
<td>5.014</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C26[2][A]</td>
<td style=" background: #97FFFF;">n180_s/COUT</td>
</tr>
<tr>
<td>5.014</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C26[2][B]</td>
<td>n179_s/CIN</td>
</tr>
<tr>
<td>5.484</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C26[2][B]</td>
<td style=" background: #97FFFF;">n179_s/SUM</td>
</tr>
<tr>
<td>5.897</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C27[0][B]</td>
<td>n179_s1/I1</td>
</tr>
<tr>
<td>6.268</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C27[0][B]</td>
<td style=" background: #97FFFF;">n179_s1/COUT</td>
</tr>
<tr>
<td>6.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C27[1][A]</td>
<td>n178_s1/CIN</td>
</tr>
<tr>
<td>6.738</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C27[1][A]</td>
<td style=" background: #97FFFF;">n178_s1/SUM</td>
</tr>
<tr>
<td>7.152</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>n267_s6/I1</td>
</tr>
<tr>
<td>7.701</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td style=" background: #97FFFF;">n267_s6/F</td>
</tr>
<tr>
<td>7.701</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td style=" font-weight:bold;">check_buffer_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.008</td>
<td>8.008</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.987</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.230</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>check_buffer_14_s0/CLK</td>
</tr>
<tr>
<td>9.195</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C28[0][A]</td>
<td>check_buffer_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.008</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.279, 66.055%; route: 1.967, 30.363%; tC2Q: 0.232, 3.581%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.512</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.683</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>packet_header[2]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>check_buffer_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[0][B]</td>
<td>packet_header[2]_0_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R24C29[0][B]</td>
<td style=" font-weight:bold;">packet_header[2]_0_s0/Q</td>
</tr>
<tr>
<td>1.983</td>
<td>0.528</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td>n98_s4/I0</td>
</tr>
<tr>
<td>2.445</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R24C25[2][A]</td>
<td style=" background: #97FFFF;">n98_s4/F</td>
</tr>
<tr>
<td>2.447</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[2][B]</td>
<td>n96_s4/I2</td>
</tr>
<tr>
<td>2.900</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R24C25[2][B]</td>
<td style=" background: #97FFFF;">n96_s4/F</td>
</tr>
<tr>
<td>3.349</td>
<td>0.449</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[3][A]</td>
<td>n93_s3/I0</td>
</tr>
<tr>
<td>3.720</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C28[3][A]</td>
<td style=" background: #97FFFF;">n93_s3/F</td>
</tr>
<tr>
<td>4.376</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C26[0][A]</td>
<td>n184_s/I1</td>
</tr>
<tr>
<td>4.747</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C26[0][A]</td>
<td style=" background: #97FFFF;">n184_s/COUT</td>
</tr>
<tr>
<td>4.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C26[0][B]</td>
<td>n183_s/CIN</td>
</tr>
<tr>
<td>4.782</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C26[0][B]</td>
<td style=" background: #97FFFF;">n183_s/COUT</td>
</tr>
<tr>
<td>4.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C26[1][A]</td>
<td>n182_s/CIN</td>
</tr>
<tr>
<td>5.252</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C26[1][A]</td>
<td style=" background: #97FFFF;">n182_s/SUM</td>
</tr>
<tr>
<td>5.665</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C26[2][A]</td>
<td>n182_s1/I1</td>
</tr>
<tr>
<td>6.036</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C26[2][A]</td>
<td style=" background: #97FFFF;">n182_s1/COUT</td>
</tr>
<tr>
<td>6.036</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C26[2][B]</td>
<td>n181_s1/CIN</td>
</tr>
<tr>
<td>6.506</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C26[2][B]</td>
<td style=" background: #97FFFF;">n181_s1/SUM</td>
</tr>
<tr>
<td>7.312</td>
<td>0.806</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C29[1][A]</td>
<td>n273_s6/I1</td>
</tr>
<tr>
<td>7.683</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C29[1][A]</td>
<td style=" background: #97FFFF;">n273_s6/F</td>
</tr>
<tr>
<td>7.683</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C29[1][A]</td>
<td style=" font-weight:bold;">check_buffer_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.008</td>
<td>8.008</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.987</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.230</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C29[1][A]</td>
<td>check_buffer_11_s0/CLK</td>
</tr>
<tr>
<td>9.195</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C29[1][A]</td>
<td>check_buffer_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.008</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.374, 52.226%; route: 2.855, 44.183%; tC2Q: 0.232, 3.591%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.811</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.384</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc32_m0/Crc_19_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>GMII_TXD_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td>crc32_m0/Crc_19_s1/CLK</td>
</tr>
<tr>
<td>5.476</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R26C32[0][A]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_19_s1/Q</td>
</tr>
<tr>
<td>5.637</td>
<td>0.161</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[3][B]</td>
<td>n814_s21/I1</td>
</tr>
<tr>
<td>6.207</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C32[3][B]</td>
<td style=" background: #97FFFF;">n814_s21/F</td>
</tr>
<tr>
<td>6.380</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[3][B]</td>
<td>n814_s15/I1</td>
</tr>
<tr>
<td>6.833</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C31[3][B]</td>
<td style=" background: #97FFFF;">n814_s15/F</td>
</tr>
<tr>
<td>7.351</td>
<td>0.518</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[2][A]</td>
<td>n814_s12/I0</td>
</tr>
<tr>
<td>7.921</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C27[2][A]</td>
<td style=" background: #97FFFF;">n814_s12/F</td>
</tr>
<tr>
<td>7.922</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[0][B]</td>
<td>n814_s11/I0</td>
</tr>
<tr>
<td>8.384</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C27[0][B]</td>
<td style=" background: #97FFFF;">n814_s11/F</td>
</tr>
<tr>
<td>8.384</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[0][B]</td>
<td style=" font-weight:bold;">GMII_TXD_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.008</td>
<td>8.008</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.987</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.230</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[0][B]</td>
<td>GMII_TXD_4_s1/CLK</td>
</tr>
<tr>
<td>9.195</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C27[0][B]</td>
<td>GMII_TXD_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.055, 65.450%; route: 0.853, 27.161%; tC2Q: 0.232, 7.389%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.487</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>packet_header[2]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>check_buffer_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[0][B]</td>
<td>packet_header[2]_0_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R24C29[0][B]</td>
<td style=" font-weight:bold;">packet_header[2]_0_s0/Q</td>
</tr>
<tr>
<td>1.983</td>
<td>0.528</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td>n98_s4/I0</td>
</tr>
<tr>
<td>2.445</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R24C25[2][A]</td>
<td style=" background: #97FFFF;">n98_s4/F</td>
</tr>
<tr>
<td>2.447</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[2][B]</td>
<td>n96_s4/I2</td>
</tr>
<tr>
<td>2.900</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R24C25[2][B]</td>
<td style=" background: #97FFFF;">n96_s4/F</td>
</tr>
<tr>
<td>3.165</td>
<td>0.265</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C27[1][A]</td>
<td>n92_s4/I0</td>
</tr>
<tr>
<td>3.714</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C27[1][A]</td>
<td style=" background: #97FFFF;">n92_s4/F</td>
</tr>
<tr>
<td>3.887</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[3][B]</td>
<td>n90_s3/I2</td>
</tr>
<tr>
<td>4.436</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C27[3][B]</td>
<td style=" background: #97FFFF;">n90_s3/F</td>
</tr>
<tr>
<td>4.608</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C26[1][B]</td>
<td>n181_s/I1</td>
</tr>
<tr>
<td>4.979</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C26[1][B]</td>
<td style=" background: #97FFFF;">n181_s/COUT</td>
</tr>
<tr>
<td>4.979</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C26[2][A]</td>
<td>n180_s/CIN</td>
</tr>
<tr>
<td>5.449</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C26[2][A]</td>
<td style=" background: #97FFFF;">n180_s/SUM</td>
</tr>
<tr>
<td>5.862</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C27[0][A]</td>
<td>n180_s1/I1</td>
</tr>
<tr>
<td>6.233</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C27[0][A]</td>
<td style=" background: #97FFFF;">n180_s1/COUT</td>
</tr>
<tr>
<td>6.233</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C27[0][B]</td>
<td>n179_s1/CIN</td>
</tr>
<tr>
<td>6.703</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C27[0][B]</td>
<td style=" background: #97FFFF;">n179_s1/SUM</td>
</tr>
<tr>
<td>7.116</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C29[0][B]</td>
<td>n269_s6/I1</td>
</tr>
<tr>
<td>7.487</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C29[0][B]</td>
<td style=" background: #97FFFF;">n269_s6/F</td>
</tr>
<tr>
<td>7.487</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C29[0][B]</td>
<td style=" font-weight:bold;">check_buffer_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.008</td>
<td>8.008</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.987</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.230</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C29[0][B]</td>
<td>check_buffer_13_s0/CLK</td>
</tr>
<tr>
<td>9.195</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C29[0][B]</td>
<td>check_buffer_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.008</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 4.066, 64.900%; route: 1.967, 31.397%; tC2Q: 0.232, 3.703%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.910</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.286</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc32_m0/Crc_26_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>GMII_TXD_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][A]</td>
<td>crc32_m0/Crc_26_s1/CLK</td>
</tr>
<tr>
<td>5.476</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>10</td>
<td>R24C33[0][A]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_26_s1/Q</td>
</tr>
<tr>
<td>6.160</td>
<td>0.683</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C29[3][A]</td>
<td>n810_s17/I2</td>
</tr>
<tr>
<td>6.730</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C29[3][A]</td>
<td style=" background: #97FFFF;">n810_s17/F</td>
</tr>
<tr>
<td>6.731</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C29[2][B]</td>
<td>n810_s13/I2</td>
</tr>
<tr>
<td>7.184</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C29[2][B]</td>
<td style=" background: #97FFFF;">n810_s13/F</td>
</tr>
<tr>
<td>7.824</td>
<td>0.640</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C27[0][A]</td>
<td>n810_s11/I1</td>
</tr>
<tr>
<td>8.286</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C27[0][A]</td>
<td style=" background: #97FFFF;">n810_s11/F</td>
</tr>
<tr>
<td>8.286</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[0][A]</td>
<td style=" font-weight:bold;">GMII_TXD_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.008</td>
<td>8.008</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.987</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.230</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C27[0][A]</td>
<td>GMII_TXD_5_s1/CLK</td>
</tr>
<tr>
<td>9.195</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C27[0][A]</td>
<td>GMII_TXD_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.485, 48.830%; route: 1.324, 43.541%; tC2Q: 0.232, 7.629%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.867</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.328</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>packet_header[2]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>check_buffer_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[0][B]</td>
<td>packet_header[2]_0_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R24C29[0][B]</td>
<td style=" font-weight:bold;">packet_header[2]_0_s0/Q</td>
</tr>
<tr>
<td>1.983</td>
<td>0.528</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td>n98_s4/I0</td>
</tr>
<tr>
<td>2.445</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R24C25[2][A]</td>
<td style=" background: #97FFFF;">n98_s4/F</td>
</tr>
<tr>
<td>2.447</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[2][B]</td>
<td>n96_s4/I2</td>
</tr>
<tr>
<td>2.900</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R24C25[2][B]</td>
<td style=" background: #97FFFF;">n96_s4/F</td>
</tr>
<tr>
<td>3.331</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[2][A]</td>
<td>n94_s5/I0</td>
</tr>
<tr>
<td>3.702</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C27[2][A]</td>
<td style=" background: #97FFFF;">n94_s5/F</td>
</tr>
<tr>
<td>4.115</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C25[2][B]</td>
<td>n185_s/I1</td>
</tr>
<tr>
<td>4.486</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C25[2][B]</td>
<td style=" background: #97FFFF;">n185_s/COUT</td>
</tr>
<tr>
<td>4.486</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C26[0][A]</td>
<td>n184_s/CIN</td>
</tr>
<tr>
<td>4.956</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C26[0][A]</td>
<td style=" background: #97FFFF;">n184_s/SUM</td>
</tr>
<tr>
<td>5.369</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C26[1][A]</td>
<td>n184_s1/I1</td>
</tr>
<tr>
<td>5.740</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C26[1][A]</td>
<td style=" background: #97FFFF;">n184_s1/COUT</td>
</tr>
<tr>
<td>5.740</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C26[1][B]</td>
<td>n183_s1/CIN</td>
</tr>
<tr>
<td>6.210</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C26[1][B]</td>
<td style=" background: #97FFFF;">n183_s1/SUM</td>
</tr>
<tr>
<td>6.866</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C30[0][A]</td>
<td>n277_s6/I1</td>
</tr>
<tr>
<td>7.328</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C30[0][A]</td>
<td style=" background: #97FFFF;">n277_s6/F</td>
</tr>
<tr>
<td>7.328</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C30[0][A]</td>
<td style=" font-weight:bold;">check_buffer_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.008</td>
<td>8.008</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.987</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.230</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C30[0][A]</td>
<td>check_buffer_9_s0/CLK</td>
</tr>
<tr>
<td>9.195</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C30[0][A]</td>
<td>check_buffer_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.008</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.430, 56.175%; route: 2.444, 40.026%; tC2Q: 0.232, 3.800%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.870</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.326</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>packet_header[2]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>check_buffer_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[0][B]</td>
<td>packet_header[2]_0_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R24C29[0][B]</td>
<td style=" font-weight:bold;">packet_header[2]_0_s0/Q</td>
</tr>
<tr>
<td>1.983</td>
<td>0.528</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td>n98_s4/I0</td>
</tr>
<tr>
<td>2.445</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R24C25[2][A]</td>
<td style=" background: #97FFFF;">n98_s4/F</td>
</tr>
<tr>
<td>2.447</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[2][B]</td>
<td>n96_s4/I2</td>
</tr>
<tr>
<td>2.900</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R24C25[2][B]</td>
<td style=" background: #97FFFF;">n96_s4/F</td>
</tr>
<tr>
<td>3.349</td>
<td>0.449</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[3][A]</td>
<td>n93_s3/I0</td>
</tr>
<tr>
<td>3.720</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C28[3][A]</td>
<td style=" background: #97FFFF;">n93_s3/F</td>
</tr>
<tr>
<td>4.376</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C26[0][A]</td>
<td>n184_s/I1</td>
</tr>
<tr>
<td>4.747</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C26[0][A]</td>
<td style=" background: #97FFFF;">n184_s/COUT</td>
</tr>
<tr>
<td>4.747</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C26[0][B]</td>
<td>n183_s/CIN</td>
</tr>
<tr>
<td>4.782</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C26[0][B]</td>
<td style=" background: #97FFFF;">n183_s/COUT</td>
</tr>
<tr>
<td>4.782</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C26[1][A]</td>
<td>n182_s/CIN</td>
</tr>
<tr>
<td>5.252</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C26[1][A]</td>
<td style=" background: #97FFFF;">n182_s/SUM</td>
</tr>
<tr>
<td>5.665</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C26[2][A]</td>
<td>n182_s1/I1</td>
</tr>
<tr>
<td>6.036</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C26[2][A]</td>
<td style=" background: #97FFFF;">n182_s1/COUT</td>
</tr>
<tr>
<td>6.036</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C26[2][B]</td>
<td>n181_s1/CIN</td>
</tr>
<tr>
<td>6.072</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C26[2][B]</td>
<td style=" background: #97FFFF;">n181_s1/COUT</td>
</tr>
<tr>
<td>6.072</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C27[0][A]</td>
<td>n180_s1/CIN</td>
</tr>
<tr>
<td>6.542</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C27[0][A]</td>
<td style=" background: #97FFFF;">n180_s1/SUM</td>
</tr>
<tr>
<td>6.955</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C29[0][A]</td>
<td>n271_s6/I1</td>
</tr>
<tr>
<td>7.326</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C29[0][A]</td>
<td style=" background: #97FFFF;">n271_s6/F</td>
</tr>
<tr>
<td>7.326</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C29[0][A]</td>
<td style=" font-weight:bold;">check_buffer_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.008</td>
<td>8.008</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.987</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.230</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C29[0][A]</td>
<td>check_buffer_12_s0/CLK</td>
</tr>
<tr>
<td>9.195</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C29[0][A]</td>
<td>check_buffer_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.008</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.409, 55.860%; route: 2.462, 40.339%; tC2Q: 0.232, 3.801%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.924</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.271</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>packet_header[2]_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>check_buffer_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[0][A]</td>
<td>packet_header[2]_7_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R29C29[0][A]</td>
<td style=" font-weight:bold;">packet_header[2]_7_s0/Q</td>
</tr>
<tr>
<td>2.299</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[2][B]</td>
<td>n92_s5/I2</td>
</tr>
<tr>
<td>2.854</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C28[2][B]</td>
<td style=" background: #97FFFF;">n92_s5/F</td>
</tr>
<tr>
<td>3.122</td>
<td>0.267</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[0][A]</td>
<td>n88_s5/I2</td>
</tr>
<tr>
<td>3.671</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C26[0][A]</td>
<td style=" background: #97FFFF;">n88_s5/F</td>
</tr>
<tr>
<td>3.672</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[3][B]</td>
<td>n88_s4/I3</td>
</tr>
<tr>
<td>4.043</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R24C26[3][B]</td>
<td style=" background: #97FFFF;">n88_s4/F</td>
</tr>
<tr>
<td>4.061</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[1][B]</td>
<td>n87_s3/I1</td>
</tr>
<tr>
<td>4.578</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C26[1][B]</td>
<td style=" background: #97FFFF;">n87_s3/F</td>
</tr>
<tr>
<td>5.141</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C27[0][A]</td>
<td>n178_s/I1</td>
</tr>
<tr>
<td>5.512</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td style=" background: #97FFFF;">n178_s/COUT</td>
</tr>
<tr>
<td>5.512</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C27[0][B]</td>
<td>n177_s/CIN</td>
</tr>
<tr>
<td>5.547</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C27[0][B]</td>
<td style=" background: #97FFFF;">n177_s/COUT</td>
</tr>
<tr>
<td>5.547</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C27[1][A]</td>
<td>n176_s/CIN</td>
</tr>
<tr>
<td>6.017</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C27[1][A]</td>
<td style=" background: #97FFFF;">n176_s/SUM</td>
</tr>
<tr>
<td>6.430</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C27[2][A]</td>
<td>n176_s4/I1</td>
</tr>
<tr>
<td>6.801</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C27[2][A]</td>
<td style=" background: #97FFFF;">n176_s4/COUT</td>
</tr>
<tr>
<td>6.801</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C27[2][B]</td>
<td>n175_s1/CIN</td>
</tr>
<tr>
<td>7.271</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C27[2][B]</td>
<td style=" background: #97FFFF;">n175_s1/SUM</td>
</tr>
<tr>
<td>7.271</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[2][B]</td>
<td style=" font-weight:bold;">check_buffer_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.008</td>
<td>8.008</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.987</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.230</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[2][B]</td>
<td>check_buffer_17_s0/CLK</td>
</tr>
<tr>
<td>9.195</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C27[2][B]</td>
<td>check_buffer_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.008</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.709, 61.322%; route: 2.107, 34.842%; tC2Q: 0.232, 3.836%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.967</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.229</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>packet_header[2]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>check_buffer_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[0][B]</td>
<td>packet_header[2]_0_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R24C29[0][B]</td>
<td style=" font-weight:bold;">packet_header[2]_0_s0/Q</td>
</tr>
<tr>
<td>1.983</td>
<td>0.528</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td>n98_s4/I0</td>
</tr>
<tr>
<td>2.445</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R24C25[2][A]</td>
<td style=" background: #97FFFF;">n98_s4/F</td>
</tr>
<tr>
<td>2.447</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[2][B]</td>
<td>n96_s4/I2</td>
</tr>
<tr>
<td>2.900</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R24C25[2][B]</td>
<td style=" background: #97FFFF;">n96_s4/F</td>
</tr>
<tr>
<td>3.331</td>
<td>0.431</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C27[2][A]</td>
<td>n94_s5/I0</td>
</tr>
<tr>
<td>3.702</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C27[2][A]</td>
<td style=" background: #97FFFF;">n94_s5/F</td>
</tr>
<tr>
<td>4.115</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C25[2][B]</td>
<td>n185_s/I1</td>
</tr>
<tr>
<td>4.486</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C25[2][B]</td>
<td style=" background: #97FFFF;">n185_s/COUT</td>
</tr>
<tr>
<td>4.486</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C26[0][A]</td>
<td>n184_s/CIN</td>
</tr>
<tr>
<td>4.956</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C26[0][A]</td>
<td style=" background: #97FFFF;">n184_s/SUM</td>
</tr>
<tr>
<td>5.369</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C26[1][A]</td>
<td>n184_s1/I1</td>
</tr>
<tr>
<td>5.740</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C26[1][A]</td>
<td style=" background: #97FFFF;">n184_s1/COUT</td>
</tr>
<tr>
<td>5.740</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C26[1][B]</td>
<td>n183_s1/CIN</td>
</tr>
<tr>
<td>5.776</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C26[1][B]</td>
<td style=" background: #97FFFF;">n183_s1/COUT</td>
</tr>
<tr>
<td>5.776</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C26[2][A]</td>
<td>n182_s1/CIN</td>
</tr>
<tr>
<td>6.246</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C26[2][A]</td>
<td style=" background: #97FFFF;">n182_s1/SUM</td>
</tr>
<tr>
<td>6.659</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[2][B]</td>
<td>n275_s6/I1</td>
</tr>
<tr>
<td>7.229</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C28[2][B]</td>
<td style=" background: #97FFFF;">n275_s6/F</td>
</tr>
<tr>
<td>7.229</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[2][B]</td>
<td style=" font-weight:bold;">check_buffer_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.008</td>
<td>8.008</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.987</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.230</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[2][B]</td>
<td>check_buffer_10_s0/CLK</td>
</tr>
<tr>
<td>9.195</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C28[2][B]</td>
<td>check_buffer_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.008</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.573, 59.490%; route: 2.201, 36.648%; tC2Q: 0.232, 3.863%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.990</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.205</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc32_m0/Crc_17_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>GMII_TXD_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][B]</td>
<td>crc32_m0/Crc_17_s1/CLK</td>
</tr>
<tr>
<td>5.476</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R24C33[0][B]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_17_s1/Q</td>
</tr>
<tr>
<td>6.163</td>
<td>0.686</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[1][A]</td>
<td>n807_s21/I1</td>
</tr>
<tr>
<td>6.712</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C32[1][A]</td>
<td style=" background: #97FFFF;">n807_s21/F</td>
</tr>
<tr>
<td>6.884</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[1][A]</td>
<td>n807_s15/I2</td>
</tr>
<tr>
<td>7.255</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C31[1][A]</td>
<td style=" background: #97FFFF;">n807_s15/F</td>
</tr>
<tr>
<td>7.260</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[1][B]</td>
<td>n807_s12/I0</td>
</tr>
<tr>
<td>7.631</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C31[1][B]</td>
<td style=" background: #97FFFF;">n807_s12/F</td>
</tr>
<tr>
<td>7.635</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>n807_s11/I0</td>
</tr>
<tr>
<td>8.205</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td style=" background: #97FFFF;">n807_s11/F</td>
</tr>
<tr>
<td>8.205</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td style=" font-weight:bold;">GMII_TXD_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.008</td>
<td>8.008</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.987</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.230</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>GMII_TXD_6_s1/CLK</td>
</tr>
<tr>
<td>9.195</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C31[0][A]</td>
<td>GMII_TXD_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.861, 62.861%; route: 0.867, 29.302%; tC2Q: 0.232, 7.837%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.002</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.193</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc32_m0/Crc_28_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>GMII_TXD_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[2][A]</td>
<td>crc32_m0/Crc_28_s1/CLK</td>
</tr>
<tr>
<td>5.476</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>5</td>
<td>R26C33[2][A]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_28_s1/Q</td>
</tr>
<tr>
<td>5.901</td>
<td>0.424</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[3][B]</td>
<td>n817_s15/I0</td>
</tr>
<tr>
<td>6.363</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C31[3][B]</td>
<td style=" background: #97FFFF;">n817_s15/F</td>
</tr>
<tr>
<td>6.535</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td>n817_s12/I2</td>
</tr>
<tr>
<td>6.988</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C30[0][A]</td>
<td style=" background: #97FFFF;">n817_s12/F</td>
</tr>
<tr>
<td>7.644</td>
<td>0.656</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[0][A]</td>
<td>n817_s11/I0</td>
</tr>
<tr>
<td>8.193</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C29[0][A]</td>
<td style=" background: #97FFFF;">n817_s11/F</td>
</tr>
<tr>
<td>8.193</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][A]</td>
<td style=" font-weight:bold;">GMII_TXD_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.008</td>
<td>8.008</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.987</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.230</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][A]</td>
<td>GMII_TXD_3_s1/CLK</td>
</tr>
<tr>
<td>9.195</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C29[0][A]</td>
<td>GMII_TXD_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.464, 49.648%; route: 1.253, 42.484%; tC2Q: 0.232, 7.868%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.133</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.062</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>packet_header[2]_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>check_buffer_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[0][A]</td>
<td>packet_header[2]_7_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>R29C29[0][A]</td>
<td style=" font-weight:bold;">packet_header[2]_7_s0/Q</td>
</tr>
<tr>
<td>2.299</td>
<td>0.845</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C28[2][B]</td>
<td>n92_s5/I2</td>
</tr>
<tr>
<td>2.854</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>5</td>
<td>R24C28[2][B]</td>
<td style=" background: #97FFFF;">n92_s5/F</td>
</tr>
<tr>
<td>3.122</td>
<td>0.267</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[0][A]</td>
<td>n88_s5/I2</td>
</tr>
<tr>
<td>3.671</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C26[0][A]</td>
<td style=" background: #97FFFF;">n88_s5/F</td>
</tr>
<tr>
<td>3.672</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26[3][B]</td>
<td>n88_s4/I3</td>
</tr>
<tr>
<td>4.043</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R24C26[3][B]</td>
<td style=" background: #97FFFF;">n88_s4/F</td>
</tr>
<tr>
<td>4.061</td>
<td>0.018</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td>n88_s3/I1</td>
</tr>
<tr>
<td>4.610</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C26[3][A]</td>
<td style=" background: #97FFFF;">n88_s3/F</td>
</tr>
<tr>
<td>4.782</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R25C26[2][B]</td>
<td>n179_s/I1</td>
</tr>
<tr>
<td>5.153</td>
<td>0.371</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C26[2][B]</td>
<td style=" background: #97FFFF;">n179_s/COUT</td>
</tr>
<tr>
<td>5.153</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C27[0][A]</td>
<td>n178_s/CIN</td>
</tr>
<tr>
<td>5.623</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C27[0][A]</td>
<td style=" background: #97FFFF;">n178_s/SUM</td>
</tr>
<tr>
<td>6.186</td>
<td>0.563</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C27[1][A]</td>
<td>n178_s1/I1</td>
</tr>
<tr>
<td>6.557</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C27[1][A]</td>
<td style=" background: #97FFFF;">n178_s1/COUT</td>
</tr>
<tr>
<td>6.557</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C27[1][B]</td>
<td>n177_s1/CIN</td>
</tr>
<tr>
<td>6.592</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C27[1][B]</td>
<td style=" background: #97FFFF;">n177_s1/COUT</td>
</tr>
<tr>
<td>6.592</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C27[2][A]</td>
<td>n176_s4/CIN</td>
</tr>
<tr>
<td>7.062</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C27[2][A]</td>
<td style=" background: #97FFFF;">n176_s4/SUM</td>
</tr>
<tr>
<td>7.062</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C27[2][A]</td>
<td style=" font-weight:bold;">check_buffer_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.008</td>
<td>8.008</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.987</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.230</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C27[2][A]</td>
<td>check_buffer_16_s0/CLK</td>
</tr>
<tr>
<td>9.195</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C27[2][A]</td>
<td>check_buffer_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.008</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.741, 64.061%; route: 1.867, 31.966%; tC2Q: 0.232, 3.973%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.080</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.116</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc32_m0/Crc_22_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>GMII_TXD_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td>crc32_m0/Crc_22_s1/CLK</td>
</tr>
<tr>
<td>5.476</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R27C32[0][A]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_22_s1/Q</td>
</tr>
<tr>
<td>5.898</td>
<td>0.421</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[3][B]</td>
<td>n823_s17/I1</td>
</tr>
<tr>
<td>6.468</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C32[3][B]</td>
<td style=" background: #97FFFF;">n823_s17/F</td>
</tr>
<tr>
<td>6.640</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[2][B]</td>
<td>n823_s13/I2</td>
</tr>
<tr>
<td>7.102</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C31[2][B]</td>
<td style=" background: #97FFFF;">n823_s13/F</td>
</tr>
<tr>
<td>7.103</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[3][A]</td>
<td>n823_s11/I0</td>
</tr>
<tr>
<td>7.652</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C31[3][A]</td>
<td style=" background: #97FFFF;">n823_s11/F</td>
</tr>
<tr>
<td>7.654</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[0][A]</td>
<td>n823_s9/I1</td>
</tr>
<tr>
<td>8.116</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R24C31[0][A]</td>
<td style=" background: #97FFFF;">n823_s9/F</td>
</tr>
<tr>
<td>8.116</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[0][A]</td>
<td style=" font-weight:bold;">GMII_TXD_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.008</td>
<td>8.008</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.987</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.230</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C31[0][A]</td>
<td>GMII_TXD_1_s1/CLK</td>
</tr>
<tr>
<td>9.195</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C31[0][A]</td>
<td>GMII_TXD_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.043, 71.153%; route: 0.596, 20.767%; tC2Q: 0.232, 8.080%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.085</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.110</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc32_m0/Crc_16_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>GMII_TXD_7_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[2][A]</td>
<td>crc32_m0/Crc_16_s1/CLK</td>
</tr>
<tr>
<td>5.476</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R27C33[2][A]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_16_s1/Q</td>
</tr>
<tr>
<td>5.892</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[0][B]</td>
<td>n803_s21/I1</td>
</tr>
<tr>
<td>6.462</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C32[0][B]</td>
<td style=" background: #97FFFF;">n803_s21/F</td>
</tr>
<tr>
<td>6.634</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[2][B]</td>
<td>n803_s16/I1</td>
</tr>
<tr>
<td>7.096</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C31[2][B]</td>
<td style=" background: #97FFFF;">n803_s16/F</td>
</tr>
<tr>
<td>7.098</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[3][A]</td>
<td>n803_s13/I0</td>
</tr>
<tr>
<td>7.647</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C31[3][A]</td>
<td style=" background: #97FFFF;">n803_s13/F</td>
</tr>
<tr>
<td>7.648</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][B]</td>
<td>n803_s11/I1</td>
</tr>
<tr>
<td>8.110</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][B]</td>
<td style=" background: #97FFFF;">n803_s11/F</td>
</tr>
<tr>
<td>8.110</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][B]</td>
<td style=" font-weight:bold;">GMII_TXD_7_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.008</td>
<td>8.008</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.987</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.230</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C31[0][B]</td>
<td>GMII_TXD_7_s2/CLK</td>
</tr>
<tr>
<td>9.195</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C31[0][B]</td>
<td>GMII_TXD_7_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.043, 71.296%; route: 0.590, 20.607%; tC2Q: 0.232, 8.096%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.104</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.092</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc32_m0/Crc_29_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>GMII_TXD_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[1][B]</td>
<td>crc32_m0/Crc_29_s1/CLK</td>
</tr>
<tr>
<td>5.476</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>7</td>
<td>R26C33[1][B]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_29_s1/Q</td>
</tr>
<tr>
<td>6.128</td>
<td>0.652</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C29[3][A]</td>
<td>n820_s15/I2</td>
</tr>
<tr>
<td>6.645</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C29[3][A]</td>
<td style=" background: #97FFFF;">n820_s15/F</td>
</tr>
<tr>
<td>7.058</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C28[3][A]</td>
<td>n820_s12/I2</td>
</tr>
<tr>
<td>7.628</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C28[3][A]</td>
<td style=" background: #97FFFF;">n820_s12/F</td>
</tr>
<tr>
<td>7.630</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[1][A]</td>
<td>n820_s11/I0</td>
</tr>
<tr>
<td>8.092</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R27C28[1][A]</td>
<td style=" background: #97FFFF;">n820_s11/F</td>
</tr>
<tr>
<td>8.092</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[1][A]</td>
<td style=" font-weight:bold;">GMII_TXD_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.008</td>
<td>8.008</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.987</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.230</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C28[1][A]</td>
<td>GMII_TXD_2_s1/CLK</td>
</tr>
<tr>
<td>9.195</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C28[1][A]</td>
<td>GMII_TXD_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.549, 54.404%; route: 1.066, 37.447%; tC2Q: 0.232, 8.148%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.109</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.101</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>GMII_TXD_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][A]</td>
<td>GMII_TXD_3_s1/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>6</td>
<td>R27C29[0][A]</td>
<td style=" font-weight:bold;">GMII_TXD_3_s1/Q</td>
</tr>
<tr>
<td>2.130</td>
<td>0.676</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[3][A]</td>
<td>crc32_m0/CrcNext_5_s5/I1</td>
</tr>
<tr>
<td>2.501</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>6</td>
<td>R26C32[3][A]</td>
<td style=" background: #97FFFF;">crc32_m0/CrcNext_5_s5/F</td>
</tr>
<tr>
<td>2.916</td>
<td>0.415</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[2][B]</td>
<td>crc32_m0/CrcNext_9_s1/I3</td>
</tr>
<tr>
<td>3.378</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R24C32[2][B]</td>
<td style=" background: #97FFFF;">crc32_m0/CrcNext_9_s1/F</td>
</tr>
<tr>
<td>3.552</td>
<td>0.174</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[1][B]</td>
<td>crc32_m0/CrcNext_12_s0/I2</td>
</tr>
<tr>
<td>4.101</td>
<td>0.549</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R25C32[1][B]</td>
<td style=" background: #97FFFF;">crc32_m0/CrcNext_12_s0/F</td>
</tr>
<tr>
<td>4.101</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[1][B]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_12_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[1][B]</td>
<td>crc32_m0/Crc_12_s1/CLK</td>
</tr>
<tr>
<td>5.209</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C32[1][B]</td>
<td>crc32_m0/Crc_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.382, 48.012%; route: 1.264, 43.928%; tC2Q: 0.232, 8.060%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.302</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.894</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>packet_header[2]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>check_buffer_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[0][B]</td>
<td>packet_header[2]_0_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R24C29[0][B]</td>
<td style=" font-weight:bold;">packet_header[2]_0_s0/Q</td>
</tr>
<tr>
<td>1.983</td>
<td>0.528</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td>n98_s4/I0</td>
</tr>
<tr>
<td>2.445</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R24C25[2][A]</td>
<td style=" background: #97FFFF;">n98_s4/F</td>
</tr>
<tr>
<td>2.447</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[2][B]</td>
<td>n96_s4/I2</td>
</tr>
<tr>
<td>2.900</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R24C25[2][B]</td>
<td style=" background: #97FFFF;">n96_s4/F</td>
</tr>
<tr>
<td>2.922</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[3][B]</td>
<td>n96_s3/I1</td>
</tr>
<tr>
<td>3.439</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C25[3][B]</td>
<td style=" background: #97FFFF;">n96_s3/F</td>
</tr>
<tr>
<td>3.836</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C25[1][B]</td>
<td>n187_s/I1</td>
</tr>
<tr>
<td>4.207</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C25[1][B]</td>
<td style=" background: #97FFFF;">n187_s/COUT</td>
</tr>
<tr>
<td>4.207</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C25[2][A]</td>
<td>n186_s/CIN</td>
</tr>
<tr>
<td>4.677</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C25[2][A]</td>
<td style=" background: #97FFFF;">n186_s/SUM</td>
</tr>
<tr>
<td>5.090</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C26[0][A]</td>
<td>n186_s1/I1</td>
</tr>
<tr>
<td>5.461</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C26[0][A]</td>
<td style=" background: #97FFFF;">n186_s1/COUT</td>
</tr>
<tr>
<td>5.461</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C26[0][B]</td>
<td>n185_s1/CIN</td>
</tr>
<tr>
<td>5.931</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C26[0][B]</td>
<td style=" background: #97FFFF;">n185_s1/SUM</td>
</tr>
<tr>
<td>6.345</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[1][B]</td>
<td>n281_s6/I1</td>
</tr>
<tr>
<td>6.894</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R25C28[1][B]</td>
<td style=" background: #97FFFF;">n281_s6/F</td>
</tr>
<tr>
<td>6.894</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[1][B]</td>
<td style=" font-weight:bold;">check_buffer_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.008</td>
<td>8.008</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.987</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.230</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[1][B]</td>
<td>check_buffer_7_s0/CLK</td>
</tr>
<tr>
<td>9.195</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C28[1][B]</td>
<td>check_buffer_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.008</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.663, 64.589%; route: 1.776, 31.320%; tC2Q: 0.232, 4.091%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.177</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>4.032</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>GMII_TXD_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>GMII_TXD_0_s1/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>R27C29[0][B]</td>
<td style=" font-weight:bold;">GMII_TXD_0_s1/Q</td>
</tr>
<tr>
<td>2.147</td>
<td>0.692</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[3][A]</td>
<td>crc32_m0/CrcNext_1_s1/I1</td>
</tr>
<tr>
<td>2.600</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R25C33[3][A]</td>
<td style=" background: #97FFFF;">crc32_m0/CrcNext_1_s1/F</td>
</tr>
<tr>
<td>2.613</td>
<td>0.013</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[3][B]</td>
<td>crc32_m0/CrcNext_2_s2/I3</td>
</tr>
<tr>
<td>3.066</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R25C33[3][B]</td>
<td style=" background: #97FFFF;">crc32_m0/CrcNext_2_s2/F</td>
</tr>
<tr>
<td>3.483</td>
<td>0.418</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[2][A]</td>
<td>crc32_m0/CrcNext_14_s0/I2</td>
</tr>
<tr>
<td>4.032</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C32[2][A]</td>
<td style=" background: #97FFFF;">crc32_m0/CrcNext_14_s0/F</td>
</tr>
<tr>
<td>4.032</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C32[2][A]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_14_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[2][A]</td>
<td>crc32_m0/Crc_14_s1/CLK</td>
</tr>
<tr>
<td>5.209</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C32[2][A]</td>
<td>crc32_m0/Crc_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.455, 51.780%; route: 1.123, 39.964%; tC2Q: 0.232, 8.256%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.368</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.827</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>packet_header[2]_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>check_buffer_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[0][B]</td>
<td>packet_header[2]_0_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>8</td>
<td>R24C29[0][B]</td>
<td style=" font-weight:bold;">packet_header[2]_0_s0/Q</td>
</tr>
<tr>
<td>1.983</td>
<td>0.528</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[2][A]</td>
<td>n98_s4/I0</td>
</tr>
<tr>
<td>2.445</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>2</td>
<td>R24C25[2][A]</td>
<td style=" background: #97FFFF;">n98_s4/F</td>
</tr>
<tr>
<td>2.447</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[2][B]</td>
<td>n96_s4/I2</td>
</tr>
<tr>
<td>2.900</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>9</td>
<td>R24C25[2][B]</td>
<td style=" background: #97FFFF;">n96_s4/F</td>
</tr>
<tr>
<td>2.922</td>
<td>0.022</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[3][B]</td>
<td>n96_s3/I1</td>
</tr>
<tr>
<td>3.439</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C25[3][B]</td>
<td style=" background: #97FFFF;">n96_s3/F</td>
</tr>
<tr>
<td>3.836</td>
<td>0.397</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C25[1][B]</td>
<td>n187_s/I1</td>
</tr>
<tr>
<td>4.207</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C25[1][B]</td>
<td style=" background: #97FFFF;">n187_s/COUT</td>
</tr>
<tr>
<td>4.207</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C25[2][A]</td>
<td>n186_s/CIN</td>
</tr>
<tr>
<td>4.242</td>
<td>0.035</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C25[2][A]</td>
<td style=" background: #97FFFF;">n186_s/COUT</td>
</tr>
<tr>
<td>4.242</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R25C25[2][B]</td>
<td>n185_s/CIN</td>
</tr>
<tr>
<td>4.712</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C25[2][B]</td>
<td style=" background: #97FFFF;">n185_s/SUM</td>
</tr>
<tr>
<td>5.126</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C26[0][B]</td>
<td>n185_s1/I1</td>
</tr>
<tr>
<td>5.497</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C26[0][B]</td>
<td style=" background: #97FFFF;">n185_s1/COUT</td>
</tr>
<tr>
<td>5.497</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R26C26[1][A]</td>
<td>n184_s1/CIN</td>
</tr>
<tr>
<td>5.967</td>
<td>0.470</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C26[1][A]</td>
<td style=" background: #97FFFF;">n184_s1/SUM</td>
</tr>
<tr>
<td>6.457</td>
<td>0.490</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>n279_s6/I1</td>
</tr>
<tr>
<td>6.827</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td style=" background: #97FFFF;">n279_s6/F</td>
</tr>
<tr>
<td>6.827</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td style=" font-weight:bold;">check_buffer_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.008</td>
<td>8.008</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.987</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.230</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>check_buffer_8_s0/CLK</td>
</tr>
<tr>
<td>9.195</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C28[1][A]</td>
<td>check_buffer_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>8.008</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.520, 62.803%; route: 1.853, 33.058%; tC2Q: 0.232, 4.139%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.188</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.007</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>9.195</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc32_m0/Crc_31_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>GMII_TXD_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[0][B]</td>
<td>crc32_m0/Crc_31_s1/CLK</td>
</tr>
<tr>
<td>5.476</td>
<td>0.232</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R26C33[0][B]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_31_s1/Q</td>
</tr>
<tr>
<td>5.732</td>
<td>0.256</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C31[3][A]</td>
<td>n826_s20/I0</td>
</tr>
<tr>
<td>6.302</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R26C31[3][A]</td>
<td style=" background: #97FFFF;">n826_s20/F</td>
</tr>
<tr>
<td>6.304</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C31[1][A]</td>
<td>n826_s15/I2</td>
</tr>
<tr>
<td>6.757</td>
<td>0.453</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R26C31[1][A]</td>
<td style=" background: #97FFFF;">n826_s15/F</td>
</tr>
<tr>
<td>7.170</td>
<td>0.413</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[3][A]</td>
<td>n826_s12/I0</td>
</tr>
<tr>
<td>7.541</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C29[3][A]</td>
<td style=" background: #97FFFF;">n826_s12/F</td>
</tr>
<tr>
<td>7.545</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>n826_s11/I0</td>
</tr>
<tr>
<td>8.007</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td style=" background: #97FFFF;">n826_s11/F</td>
</tr>
<tr>
<td>8.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td style=" font-weight:bold;">GMII_TXD_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>8.008</td>
<td>8.008</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.987</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.230</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>GMII_TXD_0_s1/CLK</td>
</tr>
<tr>
<td>9.195</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C29[0][B]</td>
<td>GMII_TXD_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.856, 67.180%; route: 0.675, 24.422%; tC2Q: 0.232, 8.398%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>send_cnt_10_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>send_cnt_10_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[0][A]</td>
<td>send_cnt_10_s2/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R30C27[0][A]</td>
<td style=" font-weight:bold;">send_cnt_10_s2/Q</td>
</tr>
<tr>
<td>1.369</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[0][A]</td>
<td>n784_s17/I3</td>
</tr>
<tr>
<td>1.601</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C27[0][A]</td>
<td style=" background: #97FFFF;">n784_s17/F</td>
</tr>
<tr>
<td>1.601</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][A]</td>
<td style=" font-weight:bold;">send_cnt_10_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[0][A]</td>
<td>send_cnt_10_s2/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C27[0][A]</td>
<td>send_cnt_10_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.427</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.601</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>send_cnt_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>send_cnt_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[1][A]</td>
<td>send_cnt_1_s2/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>42</td>
<td>R30C25[1][A]</td>
<td style=" font-weight:bold;">send_cnt_1_s2/Q</td>
</tr>
<tr>
<td>1.369</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[1][A]</td>
<td>n793_s17/I3</td>
</tr>
<tr>
<td>1.601</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C25[1][A]</td>
<td style=" background: #97FFFF;">n793_s17/F</td>
</tr>
<tr>
<td>1.601</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C25[1][A]</td>
<td style=" font-weight:bold;">send_cnt_1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[1][A]</td>
<td>send_cnt_1_s2/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C25[1][A]</td>
<td>send_cnt_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.008%; route: 0.004, 0.838%; tC2Q: 0.202, 46.154%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.602</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>send_cnt_0_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>send_cnt_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[0][A]</td>
<td>send_cnt_0_s2/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>42</td>
<td>R27C24[0][A]</td>
<td style=" font-weight:bold;">send_cnt_0_s2/Q</td>
</tr>
<tr>
<td>1.370</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[0][A]</td>
<td>n794_s17/I2</td>
</tr>
<tr>
<td>1.602</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C24[0][A]</td>
<td style=" background: #97FFFF;">n794_s17/F</td>
</tr>
<tr>
<td>1.602</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C24[0][A]</td>
<td style=" font-weight:bold;">send_cnt_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C24[0][A]</td>
<td>send_cnt_0_s2/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C24[0][A]</td>
<td>send_cnt_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.602</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>send_cnt_8_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>send_cnt_8_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td>send_cnt_8_s2/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R31C24[0][A]</td>
<td style=" font-weight:bold;">send_cnt_8_s2/Q</td>
</tr>
<tr>
<td>1.370</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td>n786_s17/I3</td>
</tr>
<tr>
<td>1.602</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td style=" background: #97FFFF;">n786_s17/F</td>
</tr>
<tr>
<td>1.602</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td style=" font-weight:bold;">send_cnt_8_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C24[0][A]</td>
<td>send_cnt_8_s2/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C24[0][A]</td>
<td>send_cnt_8_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.428</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.602</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C29[0][A]</td>
<td>state_0_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>41</td>
<td>R30C29[0][A]</td>
<td style=" font-weight:bold;">state_0_s0/Q</td>
</tr>
<tr>
<td>1.370</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C29[0][A]</td>
<td>n1281_s17/I0</td>
</tr>
<tr>
<td>1.602</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C29[0][A]</td>
<td style=" background: #97FFFF;">n1281_s17/F</td>
</tr>
<tr>
<td>1.602</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C29[0][A]</td>
<td style=" font-weight:bold;">state_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C29[0][A]</td>
<td>state_0_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C29[0][A]</td>
<td>state_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.861%; route: 0.005, 1.114%; tC2Q: 0.202, 46.025%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.430</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.605</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>state_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>state_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[1][A]</td>
<td>state_2_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>41</td>
<td>R24C24[1][A]</td>
<td style=" font-weight:bold;">state_2_s0/Q</td>
</tr>
<tr>
<td>1.373</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[1][A]</td>
<td>n1278_s16/I3</td>
</tr>
<tr>
<td>1.605</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R24C24[1][A]</td>
<td style=" background: #97FFFF;">n1278_s16/F</td>
</tr>
<tr>
<td>1.605</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C24[1][A]</td>
<td style=" font-weight:bold;">state_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[1][A]</td>
<td>state_2_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C24[1][A]</td>
<td>state_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.568%; route: 0.007, 1.662%; tC2Q: 0.202, 45.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.432</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.606</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>send_cnt_6_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>send_cnt_6_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[0][A]</td>
<td>send_cnt_6_s2/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>11</td>
<td>R30C25[0][A]</td>
<td style=" font-weight:bold;">send_cnt_6_s2/Q</td>
</tr>
<tr>
<td>1.374</td>
<td>0.009</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[0][A]</td>
<td>n788_s17/I3</td>
</tr>
<tr>
<td>1.606</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C25[0][A]</td>
<td style=" background: #97FFFF;">n788_s17/F</td>
</tr>
<tr>
<td>1.606</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C25[0][A]</td>
<td style=" font-weight:bold;">send_cnt_6_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[0][A]</td>
<td>send_cnt_6_s2/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C25[0][A]</td>
<td>send_cnt_6_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 52.423%; route: 0.009, 1.933%; tC2Q: 0.202, 45.644%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.436</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.611</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>send_cnt_2_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>send_cnt_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C26[0][A]</td>
<td>send_cnt_2_s2/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>29</td>
<td>R31C26[0][A]</td>
<td style=" font-weight:bold;">send_cnt_2_s2/Q</td>
</tr>
<tr>
<td>1.379</td>
<td>0.013</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C26[0][A]</td>
<td>n792_s17/I2</td>
</tr>
<tr>
<td>1.611</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C26[0][A]</td>
<td style=" background: #97FFFF;">n792_s17/F</td>
</tr>
<tr>
<td>1.611</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C26[0][A]</td>
<td style=" font-weight:bold;">send_cnt_2_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C26[0][A]</td>
<td>send_cnt_2_s2/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C26[0][A]</td>
<td>send_cnt_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 51.850%; route: 0.013, 3.005%; tC2Q: 0.202, 45.145%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.547</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc32_m0/Crc_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.178</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[1][A]</td>
<td>crc32_m0/Crc_3_s1/CLK</td>
</tr>
<tr>
<td>5.379</td>
<td>0.201</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R27C33[1][A]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_3_s1/Q</td>
</tr>
<tr>
<td>5.504</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[2][B]</td>
<td>crc32_m0/CrcNext_11_s0/I0</td>
</tr>
<tr>
<td>5.736</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C33[2][B]</td>
<td style=" background: #97FFFF;">crc32_m0/CrcNext_11_s0/F</td>
</tr>
<tr>
<td>5.736</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[2][B]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_11_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.178</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[2][B]</td>
<td>crc32_m0/Crc_11_s1/CLK</td>
</tr>
<tr>
<td>5.189</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C33[2][B]</td>
<td>crc32_m0/Crc_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.564%; route: 0.125, 22.426%; tC2Q: 0.201, 36.010%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.547</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc32_m0/Crc_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.178</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[1][A]</td>
<td>crc32_m0/Crc_7_s1/CLK</td>
</tr>
<tr>
<td>5.379</td>
<td>0.201</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R25C32[1][A]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_7_s1/Q</td>
</tr>
<tr>
<td>5.504</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[2][A]</td>
<td>crc32_m0/CrcNext_15_s0/I0</td>
</tr>
<tr>
<td>5.736</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C32[2][A]</td>
<td style=" background: #97FFFF;">crc32_m0/CrcNext_15_s0/F</td>
</tr>
<tr>
<td>5.736</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[2][A]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_15_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.178</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[2][A]</td>
<td>crc32_m0/Crc_15_s1/CLK</td>
</tr>
<tr>
<td>5.189</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C32[2][A]</td>
<td>crc32_m0/Crc_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.564%; route: 0.125, 22.426%; tC2Q: 0.201, 36.010%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.547</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc32_m0/Crc_11_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_19_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.178</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[2][B]</td>
<td>crc32_m0/Crc_11_s1/CLK</td>
</tr>
<tr>
<td>5.379</td>
<td>0.201</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R26C33[2][B]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_11_s1/Q</td>
</tr>
<tr>
<td>5.504</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td>crc32_m0/CrcNext_19_s0/I0</td>
</tr>
<tr>
<td>5.736</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td style=" background: #97FFFF;">crc32_m0/CrcNext_19_s0/F</td>
</tr>
<tr>
<td>5.736</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_19_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.178</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td>crc32_m0/Crc_19_s1/CLK</td>
</tr>
<tr>
<td>5.189</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C32[0][A]</td>
<td>crc32_m0/Crc_19_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.564%; route: 0.125, 22.426%; tC2Q: 0.201, 36.010%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.547</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.736</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc32_m0/Crc_13_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_21_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.178</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[1][B]</td>
<td>crc32_m0/Crc_13_s1/CLK</td>
</tr>
<tr>
<td>5.379</td>
<td>0.201</td>
<td>tC2Q</td>
<td>FF</td>
<td>2</td>
<td>R27C33[1][B]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_13_s1/Q</td>
</tr>
<tr>
<td>5.504</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>crc32_m0/CrcNext_21_s1/I0</td>
</tr>
<tr>
<td>5.736</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td style=" background: #97FFFF;">crc32_m0/CrcNext_21_s1/F</td>
</tr>
<tr>
<td>5.736</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_21_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.178</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>crc32_m0/Crc_21_s1/CLK</td>
</tr>
<tr>
<td>5.189</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>crc32_m0/Crc_21_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.564%; route: 0.125, 22.426%; tC2Q: 0.201, 36.010%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.547</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.721</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>check_buffer_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>packet_header[2]_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[2][A]</td>
<td>check_buffer_6_s0/CLK</td>
</tr>
<tr>
<td>1.364</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R27C29[2][A]</td>
<td style=" font-weight:bold;">check_buffer_6_s0/Q</td>
</tr>
<tr>
<td>1.489</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[1][B]</td>
<td>n305_s2/I0</td>
</tr>
<tr>
<td>1.721</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R27C29[1][B]</td>
<td style=" background: #97FFFF;">n305_s2/F</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C29[1][B]</td>
<td style=" font-weight:bold;">packet_header[2]_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C29[1][B]</td>
<td>packet_header[2]_6_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C29[1][B]</td>
<td>packet_header[2]_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.564%; route: 0.125, 22.426%; tC2Q: 0.201, 36.010%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.547</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.721</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>check_buffer_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>packet_header[2]_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C29[1][A]</td>
<td>check_buffer_11_s0/CLK</td>
</tr>
<tr>
<td>1.364</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R25C29[1][A]</td>
<td style=" font-weight:bold;">check_buffer_11_s0/Q</td>
</tr>
<tr>
<td>1.489</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C29[1][B]</td>
<td>n300_s2/I0</td>
</tr>
<tr>
<td>1.721</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C29[1][B]</td>
<td style=" background: #97FFFF;">n300_s2/F</td>
</tr>
<tr>
<td>1.721</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C29[1][B]</td>
<td style=" font-weight:bold;">packet_header[2]_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C29[1][B]</td>
<td>packet_header[2]_11_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C29[1][B]</td>
<td>packet_header[2]_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.564%; route: 0.125, 22.426%; tC2Q: 0.201, 36.010%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.552</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.740</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc32_m0/Crc_24_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.178</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td>crc32_m0/Crc_24_s1/CLK</td>
</tr>
<tr>
<td>5.380</td>
<td>0.202</td>
<td>tC2Q</td>
<td>FR</td>
<td>7</td>
<td>R27C33[0][A]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_24_s1/Q</td>
</tr>
<tr>
<td>5.508</td>
<td>0.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[1][B]</td>
<td>crc32_m0/CrcNext_2_s0/I1</td>
</tr>
<tr>
<td>5.740</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R25C33[1][B]</td>
<td style=" background: #97FFFF;">crc32_m0/CrcNext_2_s0/F</td>
</tr>
<tr>
<td>5.740</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[1][B]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.178</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[1][B]</td>
<td>crc32_m0/Crc_2_s1/CLK</td>
</tr>
<tr>
<td>5.189</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C33[1][B]</td>
<td>crc32_m0/Crc_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 41.232%; route: 0.129, 22.867%; tC2Q: 0.202, 35.900%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.557</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.746</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc32_m0/Crc_29_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_31_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.178</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[1][B]</td>
<td>crc32_m0/Crc_29_s1/CLK</td>
</tr>
<tr>
<td>5.379</td>
<td>0.201</td>
<td>tC2Q</td>
<td>FF</td>
<td>7</td>
<td>R26C33[1][B]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_29_s1/Q</td>
</tr>
<tr>
<td>5.514</td>
<td>0.135</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[0][B]</td>
<td>crc32_m0/CrcNext_31_s1/I1</td>
</tr>
<tr>
<td>5.746</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R26C33[0][B]</td>
<td style=" background: #97FFFF;">crc32_m0/CrcNext_31_s1/F</td>
</tr>
<tr>
<td>5.746</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[0][B]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_31_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.178</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[0][B]</td>
<td>crc32_m0/Crc_31_s1/CLK</td>
</tr>
<tr>
<td>5.189</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C33[0][B]</td>
<td>crc32_m0/Crc_31_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 40.844%; route: 0.135, 23.769%; tC2Q: 0.201, 35.387%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.560</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.734</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>send_cnt_9_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>send_cnt_9_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td>send_cnt_9_s2/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R30C27[0][B]</td>
<td style=" font-weight:bold;">send_cnt_9_s2/Q</td>
</tr>
<tr>
<td>1.370</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td>n785_s17/I3</td>
</tr>
<tr>
<td>1.734</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td style=" background: #97FFFF;">n785_s17/F</td>
</tr>
<tr>
<td>1.734</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td style=" font-weight:bold;">send_cnt_9_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C27[0][B]</td>
<td>send_cnt_9_s2/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C27[0][B]</td>
<td>send_cnt_9_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 63.760%; route: 0.005, 0.856%; tC2Q: 0.202, 35.383%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.561</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.735</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>state_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>state_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[0][B]</td>
<td>state_1_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>41</td>
<td>R27C30[0][B]</td>
<td style=" font-weight:bold;">state_1_s0/Q</td>
</tr>
<tr>
<td>1.371</td>
<td>0.006</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[0][B]</td>
<td>n1280_s16/I2</td>
</tr>
<tr>
<td>1.735</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R27C30[0][B]</td>
<td style=" background: #97FFFF;">n1280_s16/F</td>
</tr>
<tr>
<td>1.735</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C30[0][B]</td>
<td style=" font-weight:bold;">state_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C30[0][B]</td>
<td>state_1_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C30[0][B]</td>
<td>state_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 63.624%; route: 0.006, 1.068%; tC2Q: 0.202, 35.308%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.562</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.737</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>send_cnt_5_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>send_cnt_5_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[0][B]</td>
<td>send_cnt_5_s2/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>12</td>
<td>R30C25[0][B]</td>
<td style=" font-weight:bold;">send_cnt_5_s2/Q</td>
</tr>
<tr>
<td>1.373</td>
<td>0.007</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[0][B]</td>
<td>n789_s17/I2</td>
</tr>
<tr>
<td>1.737</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R30C25[0][B]</td>
<td style=" background: #97FFFF;">n789_s17/F</td>
</tr>
<tr>
<td>1.737</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R30C25[0][B]</td>
<td style=" font-weight:bold;">send_cnt_5_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C25[0][B]</td>
<td>send_cnt_5_s2/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R30C25[0][B]</td>
<td>send_cnt_5_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 63.488%; route: 0.007, 1.279%; tC2Q: 0.202, 35.233%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.565</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.754</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc32_m0/Crc_31_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.178</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[0][B]</td>
<td>crc32_m0/Crc_31_s1/CLK</td>
</tr>
<tr>
<td>5.379</td>
<td>0.201</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R26C33[0][B]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_31_s1/Q</td>
</tr>
<tr>
<td>5.522</td>
<td>0.143</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[0][B]</td>
<td>crc32_m0/CrcNext_1_s3/I1</td>
</tr>
<tr>
<td>5.754</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C33[0][B]</td>
<td style=" background: #97FFFF;">crc32_m0/CrcNext_1_s3/F</td>
</tr>
<tr>
<td>5.754</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[0][B]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.178</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[0][B]</td>
<td>crc32_m0/Crc_1_s1/CLK</td>
</tr>
<tr>
<td>5.189</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C33[0][B]</td>
<td>crc32_m0/Crc_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 40.280%; route: 0.143, 24.822%; tC2Q: 0.201, 34.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.565</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.754</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.189</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc32_m0/Crc_31_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_18_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.178</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[0][B]</td>
<td>crc32_m0/Crc_31_s1/CLK</td>
</tr>
<tr>
<td>5.379</td>
<td>0.201</td>
<td>tC2Q</td>
<td>FF</td>
<td>6</td>
<td>R26C33[0][B]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_31_s1/Q</td>
</tr>
<tr>
<td>5.522</td>
<td>0.143</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[0][A]</td>
<td>crc32_m0/CrcNext_18_s2/I1</td>
</tr>
<tr>
<td>5.754</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R25C33[0][A]</td>
<td style=" background: #97FFFF;">crc32_m0/CrcNext_18_s2/F</td>
</tr>
<tr>
<td>5.754</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[0][A]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_18_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.178</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[0][A]</td>
<td>crc32_m0/Crc_18_s1/CLK</td>
</tr>
<tr>
<td>5.189</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C33[0][A]</td>
<td>crc32_m0/Crc_18_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 40.280%; route: 0.143, 24.822%; tC2Q: 0.201, 34.898%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.566</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.740</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>state_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>packet_header[2]_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[1][A]</td>
<td>state_2_s0/CLK</td>
</tr>
<tr>
<td>1.364</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R24C24[1][A]</td>
<td style=" font-weight:bold;">state_2_s0/Q</td>
</tr>
<tr>
<td>1.508</td>
<td>0.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[0][B]</td>
<td>n309_s2/I2</td>
</tr>
<tr>
<td>1.740</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C25[0][B]</td>
<td style=" background: #97FFFF;">n309_s2/F</td>
</tr>
<tr>
<td>1.740</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[0][B]</td>
<td style=" font-weight:bold;">packet_header[2]_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[0][B]</td>
<td>packet_header[2]_2_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C25[0][B]</td>
<td>packet_header[2]_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 40.215%; route: 0.144, 24.944%; tC2Q: 0.201, 34.841%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.566</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.740</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>state_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>packet_header[2]_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[1][A]</td>
<td>state_2_s0/CLK</td>
</tr>
<tr>
<td>1.364</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>41</td>
<td>R24C24[1][A]</td>
<td style=" font-weight:bold;">state_2_s0/Q</td>
</tr>
<tr>
<td>1.508</td>
<td>0.144</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[0][A]</td>
<td>n308_s2/I2</td>
</tr>
<tr>
<td>1.740</td>
<td>0.232</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R24C25[0][A]</td>
<td style=" background: #97FFFF;">n308_s2/F</td>
</tr>
<tr>
<td>1.740</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C25[0][A]</td>
<td style=" font-weight:bold;">packet_header[2]_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C25[0][A]</td>
<td>packet_header[2]_3_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C25[0][A]</td>
<td>packet_header[2]_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 40.215%; route: 0.144, 24.944%; tC2Q: 0.201, 34.841%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.567</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.742</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>send_cnt_4_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>send_cnt_4_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C27[0][B]</td>
<td>send_cnt_4_s2/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>18</td>
<td>R31C27[0][B]</td>
<td style=" font-weight:bold;">send_cnt_4_s2/Q</td>
</tr>
<tr>
<td>1.378</td>
<td>0.012</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C27[0][B]</td>
<td>n790_s17/I3</td>
</tr>
<tr>
<td>1.742</td>
<td>0.364</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C27[0][B]</td>
<td style=" background: #97FFFF;">n790_s17/F</td>
</tr>
<tr>
<td>1.742</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C27[0][B]</td>
<td style=" font-weight:bold;">send_cnt_4_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C27[0][B]</td>
<td>send_cnt_4_s2/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C27[0][B]</td>
<td>send_cnt_4_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.364, 62.952%; route: 0.012, 2.114%; tC2Q: 0.202, 34.935%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.569</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.743</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.174</td>
</tr>
<tr>
<td class="label">From</td>
<td>state_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>packet_header[2]_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R30C29[0][A]</td>
<td>state_0_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>41</td>
<td>R30C29[0][A]</td>
<td style=" font-weight:bold;">state_0_s0/Q</td>
</tr>
<tr>
<td>1.511</td>
<td>0.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[0][A]</td>
<td>n304_s2/I3</td>
</tr>
<tr>
<td>1.743</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R29C29[0][A]</td>
<td style=" background: #97FFFF;">n304_s2/F</td>
</tr>
<tr>
<td>1.743</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C29[0][A]</td>
<td style=" font-weight:bold;">packet_header[2]_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R29C29[0][A]</td>
<td>packet_header[2]_7_s0/CLK</td>
</tr>
<tr>
<td>1.174</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R29C29[0][A]</td>
<td>packet_header[2]_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 40.031%; route: 0.146, 25.115%; tC2Q: 0.202, 34.854%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.726</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.484</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R24C24[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>2.484</td>
<td>1.029</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[1][A]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_3_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[1][A]</td>
<td>crc32_m0/Crc_3_s1/CLK</td>
</tr>
<tr>
<td>5.209</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C33[1][A]</td>
<td>crc32_m0/Crc_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.029, 81.606%; tC2Q: 0.232, 18.394%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.726</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.484</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_13_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R24C24[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>2.484</td>
<td>1.029</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[1][B]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_13_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[1][B]</td>
<td>crc32_m0/Crc_13_s1/CLK</td>
</tr>
<tr>
<td>5.209</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C33[1][B]</td>
<td>crc32_m0/Crc_13_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.029, 81.606%; tC2Q: 0.232, 18.394%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.726</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.484</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_16_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R24C24[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>2.484</td>
<td>1.029</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[2][A]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_16_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[2][A]</td>
<td>crc32_m0/Crc_16_s1/CLK</td>
</tr>
<tr>
<td>5.209</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C33[2][A]</td>
<td>crc32_m0/Crc_16_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.029, 81.606%; tC2Q: 0.232, 18.394%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.726</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.484</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_24_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R24C24[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>2.484</td>
<td>1.029</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_24_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[0][A]</td>
<td>crc32_m0/Crc_24_s1/CLK</td>
</tr>
<tr>
<td>5.209</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C33[0][A]</td>
<td>crc32_m0/Crc_24_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.029, 81.606%; tC2Q: 0.232, 18.394%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.726</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.484</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_25_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R24C24[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>2.484</td>
<td>1.029</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[0][B]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_25_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C33[0][B]</td>
<td>crc32_m0/Crc_25_s1/CLK</td>
</tr>
<tr>
<td>5.209</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C33[0][B]</td>
<td>crc32_m0/Crc_25_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.029, 81.606%; tC2Q: 0.232, 18.394%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.891</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.318</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_20_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R24C24[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>2.318</td>
<td>0.864</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[2][A]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_20_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C31[2][A]</td>
<td>crc32_m0/Crc_20_s1/CLK</td>
</tr>
<tr>
<td>5.209</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C31[2][A]</td>
<td>crc32_m0/Crc_20_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.864, 78.827%; tC2Q: 0.232, 21.173%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.318</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_31_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R24C24[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>2.318</td>
<td>0.863</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[0][B]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_31_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[0][B]</td>
<td>crc32_m0/Crc_31_s1/CLK</td>
</tr>
<tr>
<td>5.209</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C33[0][B]</td>
<td>crc32_m0/Crc_31_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.863, 78.817%; tC2Q: 0.232, 21.183%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.318</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R24C24[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>2.318</td>
<td>0.863</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[2][B]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_11_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[2][B]</td>
<td>crc32_m0/Crc_11_s1/CLK</td>
</tr>
<tr>
<td>5.209</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C33[2][B]</td>
<td>crc32_m0/Crc_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.863, 78.817%; tC2Q: 0.232, 21.183%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.318</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_21_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R24C24[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>2.318</td>
<td>0.863</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_21_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>crc32_m0/Crc_21_s1/CLK</td>
</tr>
<tr>
<td>5.209</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>crc32_m0/Crc_21_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.863, 78.817%; tC2Q: 0.232, 21.183%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.318</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_28_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R24C24[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>2.318</td>
<td>0.863</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[2][A]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_28_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[2][A]</td>
<td>crc32_m0/Crc_28_s1/CLK</td>
</tr>
<tr>
<td>5.209</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C33[2][A]</td>
<td>crc32_m0/Crc_28_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.863, 78.817%; tC2Q: 0.232, 21.183%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.892</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.318</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_29_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R24C24[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>2.318</td>
<td>0.863</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[1][B]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_29_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[1][B]</td>
<td>crc32_m0/Crc_29_s1/CLK</td>
</tr>
<tr>
<td>5.209</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C33[1][B]</td>
<td>crc32_m0/Crc_29_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.863, 78.817%; tC2Q: 0.232, 21.183%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.046</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.164</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R24C24[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>2.164</td>
<td>0.709</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[0][A]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_0_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[0][A]</td>
<td>crc32_m0/Crc_0_s1/CLK</td>
</tr>
<tr>
<td>5.209</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C32[0][A]</td>
<td>crc32_m0/Crc_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.709, 75.349%; tC2Q: 0.232, 24.651%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.046</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.164</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R24C24[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>2.164</td>
<td>0.709</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[1][B]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_4_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[1][B]</td>
<td>crc32_m0/Crc_4_s1/CLK</td>
</tr>
<tr>
<td>5.209</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C32[1][B]</td>
<td>crc32_m0/Crc_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.709, 75.349%; tC2Q: 0.232, 24.651%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.046</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.164</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R24C24[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>2.164</td>
<td>0.709</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[1][A]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_8_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[1][A]</td>
<td>crc32_m0/Crc_8_s1/CLK</td>
</tr>
<tr>
<td>5.209</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C32[1][A]</td>
<td>crc32_m0/Crc_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.709, 75.349%; tC2Q: 0.232, 24.651%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.046</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.164</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R24C24[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>2.164</td>
<td>0.709</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[0][B]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_9_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[0][B]</td>
<td>crc32_m0/Crc_9_s1/CLK</td>
</tr>
<tr>
<td>5.209</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C32[0][B]</td>
<td>crc32_m0/Crc_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.709, 75.349%; tC2Q: 0.232, 24.651%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.046</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.164</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R24C24[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>2.164</td>
<td>0.709</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[2][A]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_14_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[2][A]</td>
<td>crc32_m0/Crc_14_s1/CLK</td>
</tr>
<tr>
<td>5.209</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C32[2][A]</td>
<td>crc32_m0/Crc_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.709, 75.349%; tC2Q: 0.232, 24.651%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.052</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.158</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R24C24[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>2.158</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[0][B]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_1_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[0][B]</td>
<td>crc32_m0/Crc_1_s1/CLK</td>
</tr>
<tr>
<td>5.209</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C33[0][B]</td>
<td>crc32_m0/Crc_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.703, 75.198%; tC2Q: 0.232, 24.802%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.052</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.158</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R24C24[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>2.158</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[1][B]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_2_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[1][B]</td>
<td>crc32_m0/Crc_2_s1/CLK</td>
</tr>
<tr>
<td>5.209</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C33[1][B]</td>
<td>crc32_m0/Crc_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.703, 75.198%; tC2Q: 0.232, 24.802%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.052</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.158</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_18_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R24C24[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>2.158</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[0][A]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_18_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[0][A]</td>
<td>crc32_m0/Crc_18_s1/CLK</td>
</tr>
<tr>
<td>5.209</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C33[0][A]</td>
<td>crc32_m0/Crc_18_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.703, 75.198%; tC2Q: 0.232, 24.802%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.052</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.158</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_23_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R24C24[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>2.158</td>
<td>0.703</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[1][A]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_23_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[1][A]</td>
<td>crc32_m0/Crc_23_s1/CLK</td>
</tr>
<tr>
<td>5.209</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R25C33[1][A]</td>
<td>crc32_m0/Crc_23_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.703, 75.198%; tC2Q: 0.232, 24.802%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.057</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_22_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R24C24[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>2.152</td>
<td>0.698</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_22_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td>crc32_m0/Crc_22_s1/CLK</td>
</tr>
<tr>
<td>5.209</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R27C32[0][A]</td>
<td>crc32_m0/Crc_22_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.698, 75.045%; tC2Q: 0.232, 24.955%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R24C24[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>2.152</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[2][A]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_15_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[2][A]</td>
<td>crc32_m0/Crc_15_s1/CLK</td>
</tr>
<tr>
<td>5.209</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C32[2][A]</td>
<td>crc32_m0/Crc_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.697, 75.031%; tC2Q: 0.232, 24.969%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_19_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R24C24[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>2.152</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_19_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td>crc32_m0/Crc_19_s1/CLK</td>
</tr>
<tr>
<td>5.209</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C32[0][A]</td>
<td>crc32_m0/Crc_19_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.697, 75.031%; tC2Q: 0.232, 24.969%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_27_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R24C24[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>2.152</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_27_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td>crc32_m0/Crc_27_s1/CLK</td>
</tr>
<tr>
<td>5.209</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C32[1][B]</td>
<td>crc32_m0/Crc_27_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.697, 75.031%; tC2Q: 0.232, 24.969%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.152</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.209</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_30_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.222</td>
<td>0.243</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.454</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>32</td>
<td>R24C24[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>2.152</td>
<td>0.697</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[0][B]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_30_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[0][B]</td>
<td>crc32_m0/Crc_30_s1/CLK</td>
</tr>
<tr>
<td>5.209</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R26C32[0][B]</td>
<td>crc32_m0/Crc_30_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.243, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.697, 75.031%; tC2Q: 0.232, 24.969%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.261, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.594</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.775</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-2.819</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R24C24[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>1.775</td>
<td>0.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[1][B]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_5_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-4.004</td>
<td>-4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-3.025</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-2.830</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[1][B]</td>
<td>crc32_m0/Crc_5_s1/CLK</td>
</tr>
<tr>
<td>-2.819</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C33[1][B]</td>
<td>crc32_m0/Crc_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.409, 66.958%; tC2Q: 0.202, 33.042%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.594</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.775</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-2.819</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R24C24[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>1.775</td>
<td>0.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_6_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-4.004</td>
<td>-4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-3.025</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-2.830</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[1][A]</td>
<td>crc32_m0/Crc_6_s1/CLK</td>
</tr>
<tr>
<td>-2.819</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C33[1][A]</td>
<td>crc32_m0/Crc_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.409, 66.958%; tC2Q: 0.202, 33.042%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.594</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.775</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-2.819</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R24C24[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>1.775</td>
<td>0.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[1][A]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_7_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-4.004</td>
<td>-4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-3.025</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-2.830</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[1][A]</td>
<td>crc32_m0/Crc_7_s1/CLK</td>
</tr>
<tr>
<td>-2.819</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C32[1][A]</td>
<td>crc32_m0/Crc_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.409, 66.958%; tC2Q: 0.202, 33.042%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.594</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.775</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-2.819</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_10_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R24C24[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>1.775</td>
<td>0.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[0][B]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_10_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-4.004</td>
<td>-4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-3.025</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-2.830</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[0][B]</td>
<td>crc32_m0/Crc_10_s1/CLK</td>
</tr>
<tr>
<td>-2.819</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C32[0][B]</td>
<td>crc32_m0/Crc_10_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.409, 66.958%; tC2Q: 0.202, 33.042%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.594</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.775</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-2.819</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_12_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R24C24[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>1.775</td>
<td>0.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C32[1][B]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_12_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-4.004</td>
<td>-4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-3.025</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-2.830</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C32[1][B]</td>
<td>crc32_m0/Crc_12_s1/CLK</td>
</tr>
<tr>
<td>-2.819</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C32[1][B]</td>
<td>crc32_m0/Crc_12_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.409, 66.958%; tC2Q: 0.202, 33.042%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.594</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.775</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-2.819</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_17_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R24C24[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>1.775</td>
<td>0.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[0][B]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_17_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-4.004</td>
<td>-4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-3.025</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-2.830</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][B]</td>
<td>crc32_m0/Crc_17_s1/CLK</td>
</tr>
<tr>
<td>-2.819</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C33[0][B]</td>
<td>crc32_m0/Crc_17_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.409, 66.958%; tC2Q: 0.202, 33.042%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.594</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.775</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-2.819</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_26_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R24C24[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>1.775</td>
<td>0.409</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C33[0][A]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_26_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-4.004</td>
<td>-4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-3.025</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-2.830</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C33[0][A]</td>
<td>crc32_m0/Crc_26_s1/CLK</td>
</tr>
<tr>
<td>-2.819</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C33[0][A]</td>
<td>crc32_m0/Crc_26_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.409, 66.958%; tC2Q: 0.202, 33.042%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.599</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.780</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-2.819</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_15_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R24C24[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>1.780</td>
<td>0.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[2][A]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_15_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-4.004</td>
<td>-4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-3.025</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-2.830</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[2][A]</td>
<td>crc32_m0/Crc_15_s1/CLK</td>
</tr>
<tr>
<td>-2.819</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C32[2][A]</td>
<td>crc32_m0/Crc_15_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.414, 67.224%; tC2Q: 0.202, 32.776%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.599</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.780</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-2.819</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_19_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R24C24[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>1.780</td>
<td>0.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_19_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-4.004</td>
<td>-4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-3.025</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-2.830</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[0][A]</td>
<td>crc32_m0/Crc_19_s1/CLK</td>
</tr>
<tr>
<td>-2.819</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C32[0][A]</td>
<td>crc32_m0/Crc_19_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.414, 67.224%; tC2Q: 0.202, 32.776%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.599</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.780</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-2.819</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_27_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R24C24[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>1.780</td>
<td>0.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_27_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-4.004</td>
<td>-4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-3.025</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-2.830</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[1][B]</td>
<td>crc32_m0/Crc_27_s1/CLK</td>
</tr>
<tr>
<td>-2.819</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C32[1][B]</td>
<td>crc32_m0/Crc_27_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.414, 67.224%; tC2Q: 0.202, 32.776%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.599</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.780</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-2.819</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_30_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R24C24[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>1.780</td>
<td>0.414</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C32[0][B]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_30_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-4.004</td>
<td>-4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-3.025</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-2.830</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C32[0][B]</td>
<td>crc32_m0/Crc_30_s1/CLK</td>
</tr>
<tr>
<td>-2.819</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C32[0][B]</td>
<td>crc32_m0/Crc_30_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.414, 67.224%; tC2Q: 0.202, 32.776%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.600</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.781</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-2.819</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_22_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R24C24[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>1.781</td>
<td>0.416</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_22_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-4.004</td>
<td>-4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-3.025</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-2.830</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R27C32[0][A]</td>
<td>crc32_m0/Crc_22_s1/CLK</td>
</tr>
<tr>
<td>-2.819</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R27C32[0][A]</td>
<td>crc32_m0/Crc_22_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.416, 67.291%; tC2Q: 0.202, 32.709%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.603</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.784</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-2.819</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R24C24[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>1.784</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[0][B]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_1_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-4.004</td>
<td>-4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-3.025</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-2.830</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[0][B]</td>
<td>crc32_m0/Crc_1_s1/CLK</td>
</tr>
<tr>
<td>-2.819</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C33[0][B]</td>
<td>crc32_m0/Crc_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.419, 67.449%; tC2Q: 0.202, 32.551%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.603</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.784</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-2.819</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R24C24[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>1.784</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[1][B]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_2_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-4.004</td>
<td>-4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-3.025</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-2.830</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[1][B]</td>
<td>crc32_m0/Crc_2_s1/CLK</td>
</tr>
<tr>
<td>-2.819</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C33[1][B]</td>
<td>crc32_m0/Crc_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.419, 67.449%; tC2Q: 0.202, 32.551%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.603</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.784</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-2.819</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_18_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R24C24[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>1.784</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[0][A]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_18_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-4.004</td>
<td>-4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-3.025</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-2.830</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[0][A]</td>
<td>crc32_m0/Crc_18_s1/CLK</td>
</tr>
<tr>
<td>-2.819</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C33[0][A]</td>
<td>crc32_m0/Crc_18_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.419, 67.449%; tC2Q: 0.202, 32.551%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.603</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.784</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-2.819</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_23_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R24C24[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>1.784</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C33[1][A]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_23_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-4.004</td>
<td>-4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-3.025</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-2.830</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R25C33[1][A]</td>
<td>crc32_m0/Crc_23_s1/CLK</td>
</tr>
<tr>
<td>-2.819</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R25C33[1][A]</td>
<td>crc32_m0/Crc_23_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.419, 67.449%; tC2Q: 0.202, 32.551%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.606</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.787</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-2.819</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R24C24[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>1.787</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C32[0][A]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_0_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-4.004</td>
<td>-4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-3.025</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-2.830</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[0][A]</td>
<td>crc32_m0/Crc_0_s1/CLK</td>
</tr>
<tr>
<td>-2.819</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C32[0][A]</td>
<td>crc32_m0/Crc_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.422, 67.606%; tC2Q: 0.202, 32.394%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.606</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.787</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-2.819</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R24C24[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>1.787</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C32[1][B]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_4_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-4.004</td>
<td>-4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-3.025</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-2.830</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[1][B]</td>
<td>crc32_m0/Crc_4_s1/CLK</td>
</tr>
<tr>
<td>-2.819</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C32[1][B]</td>
<td>crc32_m0/Crc_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.422, 67.606%; tC2Q: 0.202, 32.394%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.606</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.787</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-2.819</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_8_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R24C24[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>1.787</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C32[1][A]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_8_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-4.004</td>
<td>-4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-3.025</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-2.830</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[1][A]</td>
<td>crc32_m0/Crc_8_s1/CLK</td>
</tr>
<tr>
<td>-2.819</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C32[1][A]</td>
<td>crc32_m0/Crc_8_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.422, 67.606%; tC2Q: 0.202, 32.394%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.606</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.787</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-2.819</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_9_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R24C24[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>1.787</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C32[0][B]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_9_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-4.004</td>
<td>-4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-3.025</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-2.830</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[0][B]</td>
<td>crc32_m0/Crc_9_s1/CLK</td>
</tr>
<tr>
<td>-2.819</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C32[0][B]</td>
<td>crc32_m0/Crc_9_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.422, 67.606%; tC2Q: 0.202, 32.394%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.606</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.787</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-2.819</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_14_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R24C24[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>1.787</td>
<td>0.422</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C32[2][A]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_14_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-4.004</td>
<td>-4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-3.025</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-2.830</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C32[2][A]</td>
<td>crc32_m0/Crc_14_s1/CLK</td>
</tr>
<tr>
<td>-2.819</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C32[2][A]</td>
<td>crc32_m0/Crc_14_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.422, 67.606%; tC2Q: 0.202, 32.394%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.736</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.917</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-2.819</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_31_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R24C24[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>1.917</td>
<td>0.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][B]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_31_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-4.004</td>
<td>-4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-3.025</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-2.830</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[0][B]</td>
<td>crc32_m0/Crc_31_s1/CLK</td>
</tr>
<tr>
<td>-2.819</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C33[0][B]</td>
<td>crc32_m0/Crc_31_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.551, 73.191%; tC2Q: 0.202, 26.809%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.736</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.917</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-2.819</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_11_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R24C24[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>1.917</td>
<td>0.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[2][B]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_11_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-4.004</td>
<td>-4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-3.025</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-2.830</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[2][B]</td>
<td>crc32_m0/Crc_11_s1/CLK</td>
</tr>
<tr>
<td>-2.819</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C33[2][B]</td>
<td>crc32_m0/Crc_11_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.551, 73.191%; tC2Q: 0.202, 26.809%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.736</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.917</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-2.819</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_21_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R24C24[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>1.917</td>
<td>0.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_21_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-4.004</td>
<td>-4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-3.025</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-2.830</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>crc32_m0/Crc_21_s1/CLK</td>
</tr>
<tr>
<td>-2.819</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C33[0][A]</td>
<td>crc32_m0/Crc_21_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.551, 73.191%; tC2Q: 0.202, 26.809%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.736</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.917</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-2.819</td>
</tr>
<tr>
<td class="label">From</td>
<td>crc_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>crc32_m0/Crc_28_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.979</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>1.163</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C24[0][A]</td>
<td>crc_rst_s0/CLK</td>
</tr>
<tr>
<td>1.365</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>32</td>
<td>R24C24[0][A]</td>
<td style=" font-weight:bold;">crc_rst_s0/Q</td>
</tr>
<tr>
<td>1.917</td>
<td>0.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R26C33[2][A]</td>
<td style=" font-weight:bold;">crc32_m0/Crc_28_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-4.004</td>
<td>-4.004</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>-3.025</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>94</td>
<td>PLL_L[0]</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>-2.830</td>
<td>0.195</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R26C33[2][A]</td>
<td>crc32_m0/Crc_28_s1/CLK</td>
</tr>
<tr>
<td>-2.819</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R26C33[2][A]</td>
<td>crc32_m0/Crc_28_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-4.004</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.184, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.551, 73.191%; tC2Q: 0.202, 26.809%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.195, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.927</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.927</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>state_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>state_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.987</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.171</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>state_2_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.927</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.927</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>state_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>state_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.987</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.171</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>state_0_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.927</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.927</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>GMII_TXD_7_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>GMII_TXD_7_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.987</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.171</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>GMII_TXD_7_s2/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.927</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.927</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>packet_header[2]_15_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>packet_header[2]_15_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.987</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.171</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>packet_header[2]_15_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.927</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.927</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>check_buffer_18_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>check_buffer_18_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.987</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.171</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>check_buffer_18_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.927</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.927</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>crc32_m0/Crc_29_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>crc32_m0/Crc_29_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.987</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.171</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>crc32_m0/Crc_29_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.927</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.927</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>crc32_m0/Crc_30_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>crc32_m0/Crc_30_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.987</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.171</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>crc32_m0/Crc_30_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.927</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.927</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>packet_header[2]_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>packet_header[2]_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.987</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.171</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>packet_header[2]_0_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.927</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.927</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>send_cnt_10_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>send_cnt_10_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.987</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.171</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>send_cnt_10_s2/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.927</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.927</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>send_cnt_0_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>4.004</td>
<td>0.000</td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.983</td>
<td>0.979</td>
<td>tCL</td>
<td>FF</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>5.244</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>send_cnt_0_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>8.008</td>
<td>0.000</td>
<td></td>
<td></td>
<td>GMII_pll_m0/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>8.987</td>
<td>0.979</td>
<td>tCL</td>
<td>RR</td>
<td>GMII_pll_m0/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>9.171</td>
<td>0.184</td>
<td>tNET</td>
<td>RR</td>
<td>send_cnt_0_s2/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>94</td>
<td>GMII_GTXCLK_d</td>
<td>0.231</td>
<td>0.427</td>
</tr>
<tr>
<td>42</td>
<td>send_cnt[0]</td>
<td>2.674</td>
<td>1.425</td>
</tr>
<tr>
<td>42</td>
<td>send_cnt[1]</td>
<td>2.775</td>
<td>1.923</td>
</tr>
<tr>
<td>41</td>
<td>state[0]</td>
<td>3.228</td>
<td>1.499</td>
</tr>
<tr>
<td>41</td>
<td>state[1]</td>
<td>3.052</td>
<td>1.701</td>
</tr>
<tr>
<td>41</td>
<td>state[2]</td>
<td>2.779</td>
<td>1.761</td>
</tr>
<tr>
<td>32</td>
<td>crc_en</td>
<td>3.197</td>
<td>0.690</td>
</tr>
<tr>
<td>32</td>
<td>send_cnt[3]</td>
<td>2.775</td>
<td>1.261</td>
</tr>
<tr>
<td>32</td>
<td>crc_rst</td>
<td>2.726</td>
<td>1.029</td>
</tr>
<tr>
<td>29</td>
<td>send_cnt[2]</td>
<td>3.039</td>
<td>0.967</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R25C28</td>
<td>87.50%</td>
</tr>
<tr>
<td>R27C29</td>
<td>83.33%</td>
</tr>
<tr>
<td>R26C33</td>
<td>80.56%</td>
</tr>
<tr>
<td>R25C29</td>
<td>73.61%</td>
</tr>
<tr>
<td>R27C33</td>
<td>73.61%</td>
</tr>
<tr>
<td>R24C29</td>
<td>70.83%</td>
</tr>
<tr>
<td>R24C32</td>
<td>70.83%</td>
</tr>
<tr>
<td>R26C32</td>
<td>70.83%</td>
</tr>
<tr>
<td>R24C33</td>
<td>65.28%</td>
</tr>
<tr>
<td>R25C33</td>
<td>65.28%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
