Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Tue Dec 26 22:56:04 2023
| Host         : xyh running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file cpu_test_wrapper_control_sets_placed.rpt
| Design       : cpu_test_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   520 |
|    Minimum number of control sets                        |   520 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  1143 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   520 |
| >= 0 to < 4        |    22 |
| >= 4 to < 6        |    95 |
| >= 6 to < 8        |    18 |
| >= 8 to < 10       |    45 |
| >= 10 to < 12      |    14 |
| >= 12 to < 14      |    44 |
| >= 14 to < 16      |    38 |
| >= 16              |   244 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2287 |          694 |
| No           | No                    | Yes                    |              18 |            6 |
| No           | Yes                   | No                     |             876 |          393 |
| Yes          | No                    | No                     |            3109 |          837 |
| Yes          | No                    | Yes                    |            1359 |          754 |
| Yes          | Yes                   | No                     |            4528 |         1493 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                         Clock Signal                        |                                                                                                                     Enable Signal                                                                                                                     |                                                                                                                                Set/Reset Signal                                                                                                                               | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                         | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/m_payload_i[31]_i_1_n_0                                                                                                                                                |                1 |              1 |         1.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/OMIT_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd2dre_valid_reg                        |                                                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
| ~cpu_test_i/processing_system7_0/inst/FCLK_CLK1             | cpu_test_i/PS_to_CPU_controller_0/inst/enable_CPU                                                                                                                                                                                                     | cpu_test_i/bluex_0/inst/util_vector_logic_2/Res[0]                                                                                                                                                                                                                            |                1 |              1 |         1.00 |
| ~cpu_test_i/processing_system7_0/inst/FCLK_CLK1             |                                                                                                                                                                                                                                                       | cpu_test_i/bluex_0/inst/reg_heap_id_0/inst/rst_n_0                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                       | cpu_test_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                     |                1 |              2 |         2.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                       | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/reset                                                                                                                                                                  |                1 |              2 |         2.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK1             |                                                                                                                                                                                                                                                       | cpu_test_i/bluex_0/inst/reg_heap_id_0/inst/rst_n_0                                                                                                                                                                                                                            |                1 |              2 |         2.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                       |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                       |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                      | cpu_test_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                                             |                1 |              2 |         2.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]           |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                       |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                       |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                       |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                       |                                                                                                                                                                                                                                                                               |                1 |              2 |         2.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/load_s1                                                                                                                   |                                                                                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                       | cpu_test_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                  |                1 |              3 |         3.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                       | cpu_test_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                              |                1 |              3 |         3.00 |
|  cpu_test_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                       | cpu_test_i/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[3].srl_nx1/push                                                                                       |                                                                                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                       |                                                                                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                          |                                                                                                                                                                                                                                                                               |                1 |              3 |         3.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[31].bram_wrdata_int[31]_i_1_n_0                                                                                                                     | cpu_test_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                                                                                                                                                   |                2 |              4 |         2.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/E[0]                                                                                              | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                1 |              4 |         4.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                       | cpu_test_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                                                      |                2 |              4 |         2.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                       | cpu_test_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_i_1_n_0                                                                                                                                                  |                2 |              4 |         2.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/E[0]                                                                                             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                1 |              4 |         4.00 |
|  cpu_test_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                       | cpu_test_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_int1                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                          | cpu_test_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                       |                1 |              4 |         4.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                         | cpu_test_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/SR[0]                                                                                                                                                                       |                1 |              4 |         4.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[1].active_cnt_reg[10][0]                                         | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                1 |              4 |         4.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                          | cpu_test_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                       |                1 |              4 |         4.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                  | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                1 |              4 |         4.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[4].active_cnt_reg[34][0]                                         | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                1 |              4 |         4.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                       | cpu_test_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                4 |              4 |         1.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                       | cpu_test_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                3 |              4 |         1.33 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[2].active_cnt_reg[18][0]                                         | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                2 |              4 |         2.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                       | cpu_test_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                4 |              4 |         1.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                       | cpu_test_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                4 |              4 |         1.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/FSM_sequential_GEN_NO_RD_CMD_OPT.rd_data_sm_cs[3]_i_1_n_0                                                                                                      | cpu_test_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                    |                2 |              4 |         2.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[4]_i_2_n_0                                                                                                                                                                            | cpu_test_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram_addr[4]_i_1_n_0                                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                       | cpu_test_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                2 |              4 |         2.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                       | cpu_test_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                1 |              4 |         4.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK1             |                                                                                                                                                                                                                                                       | cpu_test_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[42][0]                                         | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                1 |              4 |         4.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[2].w_issuing_cnt_reg[18][0]                                                                                                                             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                2 |              4 |         2.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                       | cpu_test_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                4 |              4 |         1.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                       | cpu_test_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                4 |              4 |         1.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[26][0]                                         | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                1 |              4 |         4.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/bid_fifo_not_empty                                                                                                                                    | cpu_test_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                    |                1 |              4 |         4.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[6].active_cnt_reg[50][0]                                         | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                1 |              4 |         4.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                     | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[1]_2[0]                                                                                                                                   | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[4]_2[0]                                                                                                                                   | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[5]_1[0]                                                                                                                                   | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[6]_2[0]                                                                                                                                   | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                1 |              4 |         4.00 |
|  cpu_test_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | cpu_test_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_2[0]                                                                                                                                                         | cpu_test_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[3]_2[0]                                                                                                                                   | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[7]_1[0]                                                                                                                                   | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_arbiter.m_target_hot_i_reg[2]_2[0]                                                                                                                                   | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                1 |              4 |         4.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[4].w_issuing_cnt_reg[34][0]                                                                                                                             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                2 |              4 |         2.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[3].w_issuing_cnt_reg[26][0]                                                                                                                             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                2 |              4 |         2.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[6].w_issuing_cnt_reg[50][0]                                                                                                                             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                2 |              4 |         2.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[0].w_issuing_cnt_reg[2][0]                                                                                                                              | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                2 |              4 |         2.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[1].w_issuing_cnt_reg[10][0]                                                                                                                             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                2 |              4 |         2.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[1].r_issuing_cnt_reg[10][0]                                                                                                                             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                2 |              4 |         2.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[6].r_issuing_cnt_reg[50][0]                                                                                                                             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                2 |              4 |         2.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[2].r_issuing_cnt_reg[18][0]                                                                                                                             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                2 |              4 |         2.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[4].r_issuing_cnt_reg[34][0]                                                                                                                             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                2 |              4 |         2.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[3].r_issuing_cnt_reg[26][0]                                                                                                                             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                2 |              4 |         2.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                     | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                1 |              4 |         4.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_fpga.genblk2.gen_mux_5_8[16].mux_s2_inst_0[0]                                                    | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                1 |              4 |         4.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/E[0]                                                                                                 | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                1 |              4 |         4.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                              | cpu_test_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                             |                1 |              4 |         4.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                 | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                             |                2 |              4 |         2.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                          |                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                              |                                                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                     | cpu_test_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_keep[9]_i_1_n_0                                                                   |                1 |              4 |         4.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                       | cpu_test_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r                                                                 |                2 |              4 |         2.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                        |                                                                                                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                          |                                                                                                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                       | cpu_test_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                 | cpu_test_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                         |                2 |              4 |         2.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/state_count[4]_i_2_n_0                                                                                                                                                                         | cpu_test_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/state_count[4]_i_1_n_0                                                                                                                                                                                                 |                1 |              4 |         4.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[59][0]                                        | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                1 |              4 |         4.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[5].active_cnt_reg[43][0]                                        | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                1 |              4 |         4.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[7].active_cnt_reg[58][0]                                         | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                1 |              4 |         4.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[3].active_cnt_reg[27][0]                                        | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                1 |              4 |         4.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                  | cpu_test_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                    | cpu_test_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                               |                1 |              4 |         4.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                    | cpu_test_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[1].active_cnt_reg[11][0]                                        | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                1 |              4 |         4.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.mux_resp_multi_thread/gen_multi_thread.gen_thread_loop[2].active_cnt_reg[19][0]                                        | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                1 |              4 |         4.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                       | cpu_test_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                2 |              4 |         2.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                       | cpu_test_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                2 |              4 |         2.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                       | cpu_test_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                               |                4 |              4 |         1.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                       | cpu_test_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                           |                3 |              4 |         1.33 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                       | cpu_test_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/gen_multi_thread.accept_cnt_reg[2][0]                                                                | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                2 |              4 |         2.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                     | cpu_test_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |         2.50 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                       | cpu_test_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_inhibit_rdy_n_reg                                                                                  |                1 |              5 |         5.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                     | cpu_test_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |         2.50 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                   | cpu_test_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                1 |              5 |         5.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                   | cpu_test_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                1 |              5 |         5.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/E[0]                                                                                                                                                                                | cpu_test_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/prmry_resetn_i_reg[0]                                                                                                                                                                        |                2 |              5 |         2.50 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                     | cpu_test_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                1 |              5 |         5.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                       | cpu_test_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                   |                1 |              5 |         5.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/p_1_in                                                                                                                                                               | cpu_test_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                   | cpu_test_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |         2.50 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                   | cpu_test_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |         2.50 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                     | cpu_test_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |         2.50 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK1             | cpu_test_i/PS_to_CPU_controller_0/inst/enable_CPU                                                                                                                                                                                                     | cpu_test_i/bluex_0/inst/util_vector_logic_2/Res[0]                                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[1]                                                                          | cpu_test_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                     | cpu_test_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |         2.50 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                                                                                                                     | cpu_test_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |         2.50 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                   | cpu_test_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                2 |              5 |         2.50 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                   | cpu_test_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                1 |              5 |         5.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                               | cpu_test_i/axi_vdma_0/U0/I_RST_MODULE/hrd_resetn_i_reg_0[0]                                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                               | cpu_test_i/axi_vdma_0/U0/I_RST_MODULE/hrd_resetn_i_reg_0[0]                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                          | cpu_test_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[35][7]_i_1_n_0                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                          | cpu_test_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[31][7]_i_1_n_0                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                          | cpu_test_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[33][7]_i_1_n_0                                                                                                                                                                                                     |                3 |              6 |         2.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                          | cpu_test_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[29][7]_i_1_n_0                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                          | cpu_test_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[27][7]_i_1_n_0                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                          | cpu_test_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[37][7]_i_1_n_0                                                                                                                                                                                                     |                2 |              6 |         3.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                          | cpu_test_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/ram[38][13]_i_1_n_0                                                                                                                                                                                                    |                3 |              6 |         2.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK1             | cpu_test_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                         | cpu_test_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                           | cpu_test_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                            |                1 |              6 |         6.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                       | cpu_test_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4LITE.I_AXI_LITE/s_axi_aresetn_0                                                                                                                                                                              |                3 |              6 |         2.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                       | cpu_test_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/wrack_reg_10                                                                                                                                                                                                     |                1 |              6 |         6.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                       | cpu_test_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aresetn                                                                                                                                                                        |                1 |              7 |         7.00 |
|  cpu_test_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | cpu_test_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_0[0]                                                                                                                                                         | cpu_test_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                3 |              7 |         2.33 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                       | cpu_test_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_1_n_0                                                                                                                                           |                2 |              7 |         3.50 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                       | cpu_test_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                                            |                1 |              7 |         7.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DADDR[6]_i_2_n_0                                                                                                                                                                               | cpu_test_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DADDR[6]_i_1_n_0                                                                                                                                                                                                       |                1 |              7 |         7.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                | cpu_test_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/PS_to_CPU_controller_0/inst/p_1_in[23]                                                                                                                                                                                                     | cpu_test_i/PS_to_CPU_controller_0/inst/enable_CPU_i_1_n_0                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                     | cpu_test_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                | cpu_test_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                3 |              8 |         2.67 |
|  cpu_test_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | cpu_test_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_4[0]                                                                                                                                                         | cpu_test_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                5 |              8 |         1.60 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/PS_to_CPU_controller_0/inst/slv_reg2[15]_i_1_n_0                                                                                                                                                                                           | cpu_test_i/PS_to_CPU_controller_0/inst/enable_CPU_i_1_n_0                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                          | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                3 |              8 |         2.67 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                | cpu_test_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                2 |              8 |         4.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                | cpu_test_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                2 |              8 |         4.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                           | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                3 |              8 |         2.67 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                     | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                3 |              8 |         2.67 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                | cpu_test_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                3 |              8 |         2.67 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0                                                                                                                     | cpu_test_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.ch1_delay_count[7]_i_1_n_0                                                                                                                                                                 |                3 |              8 |         2.67 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                        | cpu_test_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/err_i_reg[0]                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[5] | cpu_test_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/prmry_resetn_i_reg_0[0]                                                                                              |                2 |              8 |         4.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                        |                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                          |                                                                                                                                                                                                                                                                               |                4 |              8 |         2.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                          |                                                                                                                                                                                                                                                                               |                1 |              8 |         8.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                              |                                                                                                                                                                                                                                                                               |                4 |              8 |         2.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                | cpu_test_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                3 |              8 |         2.67 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/GEN_NO_INTERNAL_GENLOCK.DS_GEN_DMACR_REGISTER.dmacr_i_reg[13]_0[0]                                                                                                   | cpu_test_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                   |                3 |              8 |         2.67 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/last_rr_hot                                                                                           | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                3 |              8 |         2.67 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                | cpu_test_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                    |                2 |              8 |         4.00 |
|  cpu_test_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | cpu_test_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly                                                                                                                                                                                               | cpu_test_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.brst_cnt[7]_i_1_n_0                                                                                                                          | cpu_test_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                    |                4 |              8 |         2.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/PS_to_CPU_controller_0/inst/slv_reg1[23]_i_1_n_0                                                                                                                                                                                           | cpu_test_i/PS_to_CPU_controller_0/inst/enable_CPU_i_1_n_0                                                                                                                                                                                                                     |                4 |              8 |         2.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/PS_to_CPU_controller_0/inst/slv_reg1[31]_i_1_n_0                                                                                                                                                                                           | cpu_test_i/PS_to_CPU_controller_0/inst/enable_CPU_i_1_n_0                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                       | cpu_test_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/PS_to_CPU_controller_0/inst/slv_reg1[7]_i_1_n_0                                                                                                                                                                                            | cpu_test_i/PS_to_CPU_controller_0/inst/enable_CPU_i_1_n_0                                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/PS_to_CPU_controller_0/inst/slv_reg1[15]_i_1_n_0                                                                                                                                                                                           | cpu_test_i/PS_to_CPU_controller_0/inst/enable_CPU_i_1_n_0                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.arbiter_resp_inst/need_arbitration                                                                                      | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                4 |              8 |         2.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/PS_to_CPU_controller_0/inst/slv_reg2[31]_i_1_n_0                                                                                                                                                                                           | cpu_test_i/PS_to_CPU_controller_0/inst/enable_CPU_i_1_n_0                                                                                                                                                                                                                     |                1 |              8 |         8.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/PS_to_CPU_controller_0/inst/slv_reg3[31]_i_1_n_0                                                                                                                                                                                           | cpu_test_i/PS_to_CPU_controller_0/inst/enable_CPU_i_1_n_0                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  cpu_test_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | cpu_test_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_sof_cnt                                                                                                                                                                                              | cpu_test_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/PS_to_CPU_controller_0/inst/slv_reg2[7]_i_1_n_0                                                                                                                                                                                            | cpu_test_i/PS_to_CPU_controller_0/inst/enable_CPU_i_1_n_0                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/PS_to_CPU_controller_0/inst/slv_reg2[23]_i_1_n_0                                                                                                                                                                                           | cpu_test_i/PS_to_CPU_controller_0/inst/enable_CPU_i_1_n_0                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/PS_to_CPU_controller_0/inst/slv_reg3[15]_i_1_n_0                                                                                                                                                                                           | cpu_test_i/PS_to_CPU_controller_0/inst/enable_CPU_i_1_n_0                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/PS_to_CPU_controller_0/inst/slv_reg3[23]_i_1_n_0                                                                                                                                                                                           | cpu_test_i/PS_to_CPU_controller_0/inst/enable_CPU_i_1_n_0                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/PS_to_CPU_controller_0/inst/slv_reg3[7]_i_1_n_0                                                                                                                                                                                            | cpu_test_i/PS_to_CPU_controller_0/inst/enable_CPU_i_1_n_0                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/PS_to_CPU_controller_0/inst/p_1_in[0]                                                                                                                                                                                                      | cpu_test_i/PS_to_CPU_controller_0/inst/enable_CPU_i_1_n_0                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/PS_to_CPU_controller_0/inst/p_1_in[31]                                                                                                                                                                                                     | cpu_test_i/PS_to_CPU_controller_0/inst/enable_CPU_i_1_n_0                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/PS_to_CPU_controller_0/inst/p_1_in[15]                                                                                                                                                                                                     | cpu_test_i/PS_to_CPU_controller_0/inst/enable_CPU_i_1_n_0                                                                                                                                                                                                                     |                2 |              8 |         4.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                       | cpu_test_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                               |                4 |              9 |         2.25 |
|  cpu_test_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                       | cpu_test_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                                                 |                3 |              9 |         3.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                   | cpu_test_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                                              |                2 |              9 |         4.50 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                       | cpu_test_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                |                3 |             10 |         3.33 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                       | cpu_test_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                5 |             10 |         2.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                5 |             10 |         2.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]   | cpu_test_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                4 |             10 |         2.50 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                       | cpu_test_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                5 |             10 |         2.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]           | cpu_test_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                       | cpu_test_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                5 |             10 |         2.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                       | cpu_test_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                6 |             10 |         1.67 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                3 |             10 |         3.33 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/p_0_in_0[0]                                                                                                                      | cpu_test_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/I_WRAP_BRST/FSM_onehot_GEN_WDATA_SM_NO_ECC_SNG_REG_WREADY.wr_data_sng_sm_cs_reg[2]                                                                                                     |                5 |             10 |         2.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                       | cpu_test_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                4 |             10 |         2.50 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                       | cpu_test_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                          |                3 |             10 |         3.33 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                       | cpu_test_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                             |                5 |             11 |         2.20 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                       | cpu_test_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                                                            |                3 |             11 |         3.67 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                          |                                                                                                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  cpu_test_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | cpu_test_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_count                                                                                                                                                                                 | cpu_test_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_count[0]_i_1_n_0                                                                                                                                                                                              |                3 |             12 |         4.00 |
|  cpu_test_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | cpu_test_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count                                                                                                                                                                                          | cpu_test_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[0]_i_1_n_0                                                                                                                                                                                                       |                3 |             12 |         4.00 |
|  cpu_test_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | cpu_test_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/eqOp53_in                                                                                                                                                                                        | cpu_test_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset                                                                                                                                                                                                                    |                2 |             12 |         6.00 |
|  cpu_test_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | cpu_test_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                    | cpu_test_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[0]_i_1_n_0                                                                                                                                                                                                       |                3 |             12 |         4.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                        |                                                                                                                                                                                                                                                                               |                5 |             12 |         2.40 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                          |                                                                                                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                        |                                                                                                                                                                                                                                                                               |                5 |             12 |         2.40 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                              |                                                                                                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                          |                                                                                                                                                                                                                                                                               |                2 |             12 |         6.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                              |                                                                                                                                                                                                                                                                               |                7 |             12 |         1.71 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/b.b_pipe/st_mr_bvalid[7]                                                                                                                                |                                                                                                                                                                                                                                                                               |                5 |             12 |         2.40 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                          |                                                                                                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                              |                                                                                                                                                                                                                                                                               |                5 |             12 |         2.40 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                       | cpu_test_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             12 |         4.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                       | cpu_test_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                  |                5 |             12 |         2.40 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                        |                                                                                                                                                                                                                                                                               |                2 |             12 |         6.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                          |                                                                                                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  cpu_test_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                       | cpu_test_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/reset                                                                                                                                                                                                                    |                3 |             12 |         4.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_bid_i[12]_i_1_n_0                                                                                                                       | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                2 |             12 |         6.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                            |                                                                                                                                                                                                                                                                               |                5 |             12 |         2.40 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[10]_i_1_n_0                                                                                                                                                                | cpu_test_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                            |                4 |             12 |         3.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                          |                                                                                                                                                                                                                                                                               |                4 |             12 |         3.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                          |                                                                                                                                                                                                                                                                               |                5 |             12 |         2.40 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                              |                                                                                                                                                                                                                                                                               |                5 |             12 |         2.40 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[12]_i_2_n_0                                                                                                          | cpu_test_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[12]_i_1_n_0                                                                                                                                  |                3 |             12 |         4.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                        |                                                                                                                                                                                                                                                                               |                3 |             12 |         4.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.s_axi_rid_i[12]_i_1_n_0                                                                                                                       | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                2 |             12 |         6.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/CI                                                                                                                                                    |                                                                                                                                                                                                                                                                               |                2 |             12 |         6.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/BID_FIFO/E[0]                                                                                                                                                  | cpu_test_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                    |                2 |             12 |         6.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                          |                                                                                                                                                                                                                                                                               |                5 |             12 |         2.40 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                |                                                                                                                                                                                                                                                                               |                2 |             13 |         6.50 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                    |                                                                                                                                                                                                                                                                               |                4 |             13 |         3.25 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                    |                                                                                                                                                                                                                                                                               |                4 |             13 |         3.25 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                    |                                                                                                                                                                                                                                                                               |                4 |             13 |         3.25 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                    |                                                                                                                                                                                                                                                                               |                4 |             13 |         3.25 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                    |                                                                                                                                                                                                                                                                               |                4 |             13 |         3.25 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[0]_i_1_n_0                                                                                                                                                          | cpu_test_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                   |                4 |             13 |         3.25 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[7].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                         |                                                                                                                                                                                                                                                                               |                3 |             13 |         4.33 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                       | cpu_test_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                       |                6 |             13 |         2.17 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                    |                                                                                                                                                                                                                                                                               |                4 |             13 |         3.25 |
|  cpu_test_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | cpu_test_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly                                                                                                                                                                                           | cpu_test_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[0]_i_1_n_0                                                                                                                                                                                                           |                4 |             13 |         3.25 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/aw_active_re                                                                                                                                          | cpu_test_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                    |                4 |             13 |         3.25 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[2]                                                                          | cpu_test_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                   |                2 |             13 |         6.50 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.vsize_counter[12]_i_2_n_0                                                                                                         | cpu_test_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_FREE_RUN_MODE.frame_sync_out_reg[0]                                                                                                                                                                      |                5 |             14 |         2.80 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                            |                                                                                                                                                                                                                                                                               |                2 |             14 |         7.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                            |                                                                                                                                                                                                                                                                               |                2 |             14 |         7.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/b.b_pipe/st_mr_bvalid[5]                                                                                                                                |                                                                                                                                                                                                                                                                               |                3 |             14 |         4.67 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                            |                                                                                                                                                                                                                                                                               |                3 |             14 |         4.67 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                            |                                                                                                                                                                                                                                                                               |                4 |             14 |         3.50 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                     |                                                                                                                                                                                                                                                                               |                2 |             14 |         7.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                            |                                                                                                                                                                                                                                                                               |                2 |             14 |         7.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                     |                                                                                                                                                                                                                                                                               |                2 |             14 |         7.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                            |                                                                                                                                                                                                                                                                               |                4 |             14 |         3.50 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                            |                                                                                                                                                                                                                                                                               |                2 |             14 |         7.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                     |                                                                                                                                                                                                                                                                               |                2 |             14 |         7.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                            |                                                                                                                                                                                                                                                                               |                2 |             14 |         7.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                     |                                                                                                                                                                                                                                                                               |                3 |             14 |         4.67 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                            |                                                                                                                                                                                                                                                                               |                5 |             14 |         2.80 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                     |                                                                                                                                                                                                                                                                               |                5 |             14 |         2.80 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                       | cpu_test_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/areset_r                                                                                                                     |                6 |             14 |         2.33 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                            |                                                                                                                                                                                                                                                                               |                4 |             14 |         3.50 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/m_valid_i_reg_inv_0                                                                                                                            |                                                                                                                                                                                                                                                                               |                3 |             14 |         4.67 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_1_n_0                                                                                                                                             | cpu_test_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_FREE_RUN_MODE.frame_sync_out_reg[0]                                                                                                                                                                      |                5 |             14 |         2.80 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                     |                                                                                                                                                                                                                                                                               |                3 |             14 |         4.67 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_2                                                                                                             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                3 |             15 |         5.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_7                                                                                                             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                5 |             15 |         3.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_3                                                                                                             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                3 |             15 |         5.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_1                                                                                                              | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                4 |             15 |         3.75 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_1                                                                                                             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                3 |             15 |         5.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_5                                                                                                             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                4 |             15 |         3.75 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_4                                                                                                             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                3 |             15 |         5.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_2                                                                                                              | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                4 |             15 |         3.75 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_0                                                                                                             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                4 |             15 |         3.75 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_4                                                                                                              | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                2 |             15 |         7.50 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                        | cpu_test_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                       |                5 |             15 |         3.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_7                                                                                                              | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                4 |             15 |         3.75 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_5                                                                                                              | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                3 |             15 |         5.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.cmd_push_6                                                                                                             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                3 |             15 |         5.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_6                                                                                                              | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                4 |             15 |         3.75 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_0                                                                                                              | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                3 |             15 |         5.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_multi_thread.cmd_push_3                                                                                                              | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                5 |             15 |         3.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[4]                                                                          | cpu_test_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                   |                2 |             16 |         8.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                       | cpu_test_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |                7 |             16 |         2.29 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                        |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[3]                                                                          | cpu_test_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                   |                4 |             16 |         4.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                              | cpu_test_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                       |                4 |             16 |         4.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                         |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK1             | cpu_test_i/bluex_0/inst/util_vector_logic_1/Res[0]                                                                                                                                                                                                    | cpu_test_i/bluex_0/inst/reg_heap_id_0/inst/rst_n_0                                                                                                                                                                                                                            |                4 |             16 |         4.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI[15]_i_2_n_0                                                                                                                                                                                 | cpu_test_i/clk_wiz_0/inst/CLK_CORE_DRP_I/mmcm_drp_inst/DI[15]_i_1_n_0                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                        |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                        |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                        |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg_0[0]                                                                                                                                                           | cpu_test_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                        |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                            |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                     |                                                                                                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                        |                                                                                                                                                                                                                                                                               |                3 |             16 |         5.33 |
|  cpu_test_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | cpu_test_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                    | cpu_test_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_4_in                                                                                                                                                                                                                   |                6 |             17 |         2.83 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                                                                            |                                                                                                                                                                                                                                                                               |                7 |             18 |         2.57 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/E[0]                                                                 | cpu_test_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                   |                4 |             18 |         4.50 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/rst_reg[0]                                                                                                                                                                     |                                                                                                                                                                                                                                                                               |                4 |             18 |         4.50 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                                                                            |                                                                                                                                                                                                                                                                               |                6 |             18 |         3.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                  | cpu_test_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_SYNC_FIFO.I_LINEBUFFER_FIFO/xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                   |                5 |             18 |         3.60 |
| ~cpu_test_i/processing_system7_0/inst/FCLK_CLK1             | cpu_test_i/bluex_0/inst/reg_heap_id_0/inst/wr_cnt                                                                                                                                                                                                     | cpu_test_i/bluex_0/inst/reg_heap_id_0/inst/rst_n_0                                                                                                                                                                                                                            |                6 |             19 |         3.17 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                | cpu_test_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                               |                7 |             19 |         2.71 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                       | cpu_test_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                               |                5 |             19 |         3.80 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[5] | cpu_test_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                   |                5 |             20 |         4.00 |
|  cpu_test_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | cpu_test_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdpp1_inst/E[0]                                                                                                 | cpu_test_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                       |                6 |             21 |         3.50 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                                                                            |                                                                                                                                                                                                                                                                               |               10 |             22 |         2.20 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                  | cpu_test_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                                                          |                4 |             22 |         5.50 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                                                                            |                                                                                                                                                                                                                                                                               |                9 |             22 |         2.44 |
|  cpu_test_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | cpu_test_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_5[0]                                                                                                                                                         | cpu_test_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               14 |             22 |         1.57 |
|  cpu_test_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | cpu_test_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_0[0]                                                                                                                                                         | cpu_test_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                8 |             24 |         3.00 |
|  cpu_test_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | cpu_test_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_3[0]                                                                                                                                                         | cpu_test_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                8 |             24 |         3.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK1             |                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |                8 |             24 |         3.00 |
|  cpu_test_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | cpu_test_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_9[0]                                                                                                                                                         | cpu_test_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               10 |             24 |         2.40 |
|  cpu_test_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | cpu_test_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_329[0]                                                                                                                                                       | cpu_test_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                7 |             24 |         3.43 |
|  cpu_test_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | cpu_test_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_330[0]                                                                                                                                                       | cpu_test_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                7 |             24 |         3.43 |
|  cpu_test_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | cpu_test_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_3[0]                                                                                                                                                         | cpu_test_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                5 |             24 |         4.80 |
|  cpu_test_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | cpu_test_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_4[0]                                                                                                                                                         | cpu_test_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                8 |             24 |         3.00 |
|  cpu_test_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | cpu_test_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_2[0]                                                                                                                                                         | cpu_test_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               11 |             24 |         2.18 |
|  cpu_test_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | cpu_test_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_1[0]                                                                                                                                                         | cpu_test_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               10 |             24 |         2.40 |
|  cpu_test_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | cpu_test_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_333[0]                                                                                                                                                       | cpu_test_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                6 |             24 |         4.00 |
|  cpu_test_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | cpu_test_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_1[0]                                                                                                                                                         | cpu_test_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                9 |             24 |         2.67 |
|  cpu_test_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | cpu_test_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_332[0]                                                                                                                                                       | cpu_test_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                8 |             24 |         3.00 |
|  cpu_test_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | cpu_test_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_331[0]                                                                                                                                                       | cpu_test_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                6 |             24 |         4.00 |
|  cpu_test_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | cpu_test_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/E[0]                                                                                                                                                                              | cpu_test_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                8 |             24 |         3.00 |
|  cpu_test_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | cpu_test_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_7[0]                                                                                                                                                         | cpu_test_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               10 |             24 |         2.40 |
|  cpu_test_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | cpu_test_i/v_axi4s_vid_out_0/inst/SYNC_INST/E[0]                                                                                                                                                                                                      | cpu_test_i/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                                                             |                3 |             24 |         8.00 |
|  cpu_test_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                       | cpu_test_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                       |                7 |             24 |         3.43 |
|  cpu_test_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | cpu_test_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_8[0]                                                                                                                                                         | cpu_test_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                6 |             24 |         4.00 |
|  cpu_test_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | cpu_test_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_2[0]                                                                                                                                                         | cpu_test_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |                6 |             24 |         4.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                           | cpu_test_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                       |                6 |             25 |         4.17 |
|  cpu_test_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | cpu_test_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][38]_0[0]                                                                                                                                                         | cpu_test_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               14 |             25 |         1.79 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                                                                            |                                                                                                                                                                                                                                                                               |               11 |             26 |         2.36 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                                                                            |                                                                                                                                                                                                                                                                               |               10 |             26 |         2.60 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                                                                            |                                                                                                                                                                                                                                                                               |               11 |             26 |         2.36 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                                                                            |                                                                                                                                                                                                                                                                               |               10 |             26 |         2.60 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                                                                            |                                                                                                                                                                                                                                                                               |               11 |             26 |         2.36 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo_0                                     |                                                                                                                                                                                                                                                                               |                4 |             26 |         6.50 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0[0]                                                                                                            |                                                                                                                                                                                                                                                                               |               11 |             26 |         2.36 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[7][0]                                                                                                                                                        |                                                                                                                                                                                                                                                                               |                6 |             26 |         4.33 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                                                                            |                                                                                                                                                                                                                                                                               |               10 |             26 |         2.60 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_load                                                   |                                                                                                                                                                                                                                                                               |               15 |             26 |         1.73 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0[0]                                                                                                            |                                                                                                                                                                                                                                                                               |                9 |             26 |         2.89 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                          |                                                                                                                                                                                                                                                                               |                7 |             27 |         3.86 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                              |                                                                                                                                                                                                                                                                               |                7 |             27 |         3.86 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                                                                                          | cpu_test_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                    |                7 |             27 |         3.86 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                          |                                                                                                                                                                                                                                                                               |                7 |             27 |         3.86 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                                                              |                                                                                                                                                                                                                                                                               |                5 |             27 |         5.40 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                                                              |                                                                                                                                                                                                                                                                               |                6 |             28 |         4.67 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                              |                                                                                                                                                                                                                                                                               |                6 |             28 |         4.67 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                          |                                                                                                                                                                                                                                                                               |                6 |             28 |         4.67 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                          |                                                                                                                                                                                                                                                                               |                5 |             28 |         5.60 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                       | cpu_test_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                             |               12 |             29 |         2.42 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                       | cpu_test_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                            |                9 |             29 |         3.22 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                        | cpu_test_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                             |                9 |             31 |         3.44 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0[0]                                                                                                                                 | cpu_test_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |                9 |             31 |         3.44 |
|  cpu_test_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                       | cpu_test_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/data_sync_reg[2][34]                                                                                                                                                                                          |               12 |             32 |         2.67 |
|  cpu_test_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                       | cpu_test_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_0                                                                                                                                                                                    |               27 |             32 |         1.19 |
| ~cpu_test_i/processing_system7_0/inst/FCLK_CLK1             | cpu_test_i/bluex_0/inst/reg_heap_id_0/inst/__12/i__n_0                                                                                                                                                                                                | cpu_test_i/bluex_0/inst/reg_heap_id_0/inst/rst_n_0                                                                                                                                                                                                                            |               17 |             32 |         1.88 |
|  cpu_test_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                       | cpu_test_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]_0                                                                                                                                                                          |               16 |             32 |         2.00 |
| ~cpu_test_i/processing_system7_0/inst/FCLK_CLK1             | cpu_test_i/bluex_0/inst/reg_heap_id_0/inst/__1/i__n_0                                                                                                                                                                                                 | cpu_test_i/bluex_0/inst/reg_heap_id_0/inst/rst_n_0                                                                                                                                                                                                                            |               16 |             32 |         2.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5][0]                                                                                                                                                        | cpu_test_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |               13 |             32 |         2.46 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_2[0]                                                                                                                                                      | cpu_test_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |               11 |             32 |         2.91 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_3[0]                                                                                                                                                      | cpu_test_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |               13 |             32 |         2.46 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_4[0]                                                                                                                                                      | cpu_test_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |               18 |             32 |         1.78 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2][0]                                                                                                                                                        | cpu_test_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |               12 |             32 |         2.67 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6][0]                                                                                                                                                        | cpu_test_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |               13 |             32 |         2.46 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_6[0]                                                                                                                                                      | cpu_test_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |               11 |             32 |         2.91 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_8[0]                                                                                                                                                      | cpu_test_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |               13 |             32 |         2.46 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3][0]                                                                                                                                                        | cpu_test_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |               15 |             32 |         2.13 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_5[0]                                                                                                                                                      | cpu_test_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |               10 |             32 |         3.20 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                           | cpu_test_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |               11 |             32 |         2.91 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_2[0]                                                                                                                                                      | cpu_test_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |               20 |             32 |         1.60 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_4[0]                                                                                                                                                      | cpu_test_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |               11 |             32 |         2.91 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_0[0]                                                                                                                                                      | cpu_test_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |               11 |             32 |         2.91 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_1[0]                                                                                                                                                      | cpu_test_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |               12 |             32 |         2.67 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_1[0]                                                                                                                                                      | cpu_test_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |               14 |             32 |         2.29 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_7[0]                                                                                                                                                      | cpu_test_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |               13 |             32 |         2.46 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                          |                                                                                                                                                                                                                                                                               |               10 |             32 |         3.20 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_4[0]                                                                                                                                                      | cpu_test_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |               12 |             32 |         2.67 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4][0]                                                                                                                                                        | cpu_test_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |               17 |             32 |         1.88 |
| ~cpu_test_i/processing_system7_0/inst/FCLK_CLK1             | cpu_test_i/bluex_0/inst/reg_heap_id_0/inst/__2/i__n_0                                                                                                                                                                                                 | cpu_test_i/bluex_0/inst/reg_heap_id_0/inst/rst_n_0                                                                                                                                                                                                                            |               18 |             32 |         1.78 |
| ~cpu_test_i/processing_system7_0/inst/FCLK_CLK1             | cpu_test_i/bluex_0/inst/reg_heap_id_0/inst/__20/i__n_0                                                                                                                                                                                                | cpu_test_i/bluex_0/inst/reg_heap_id_0/inst/rst_n_0                                                                                                                                                                                                                            |               22 |             32 |         1.45 |
| ~cpu_test_i/processing_system7_0/inst/FCLK_CLK1             | cpu_test_i/bluex_0/inst/reg_heap_id_0/inst/__21/i__n_0                                                                                                                                                                                                | cpu_test_i/bluex_0/inst/reg_heap_id_0/inst/rst_n_0                                                                                                                                                                                                                            |               23 |             32 |         1.39 |
| ~cpu_test_i/processing_system7_0/inst/FCLK_CLK1             | cpu_test_i/bluex_0/inst/reg_heap_id_0/inst/__23/i__n_0                                                                                                                                                                                                | cpu_test_i/bluex_0/inst/reg_heap_id_0/inst/rst_n_0                                                                                                                                                                                                                            |               19 |             32 |         1.68 |
| ~cpu_test_i/processing_system7_0/inst/FCLK_CLK1             | cpu_test_i/bluex_0/inst/reg_heap_id_0/inst/__22/i__n_0                                                                                                                                                                                                | cpu_test_i/bluex_0/inst/reg_heap_id_0/inst/rst_n_0                                                                                                                                                                                                                            |               20 |             32 |         1.60 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_0[0]                                                                                                                                                      | cpu_test_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |               13 |             32 |         2.46 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                                                                                                 | cpu_test_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                    |                7 |             32 |         4.57 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                                                                                                   | cpu_test_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.GEN_RID_SNG.axi_rid_int[12]_i_1_n_0                                                                                                                                  |                6 |             32 |         5.33 |
| ~cpu_test_i/processing_system7_0/inst/FCLK_CLK1             | cpu_test_i/bluex_0/inst/reg_heap_id_0/inst/__24/i__n_0                                                                                                                                                                                                | cpu_test_i/bluex_0/inst/reg_heap_id_0/inst/rst_n_0                                                                                                                                                                                                                            |               21 |             32 |         1.52 |
| ~cpu_test_i/processing_system7_0/inst/FCLK_CLK1             | cpu_test_i/bluex_0/inst/reg_heap_id_0/inst/__25/i__n_0                                                                                                                                                                                                | cpu_test_i/bluex_0/inst/reg_heap_id_0/inst/rst_n_0                                                                                                                                                                                                                            |               22 |             32 |         1.45 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WRDATA[31].bram_wrdata_int[31]_i_1_n_0                                                                                                                     |                                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
| ~cpu_test_i/processing_system7_0/inst/FCLK_CLK1             | cpu_test_i/bluex_0/inst/reg_heap_id_0/inst/__17/i__n_0                                                                                                                                                                                                | cpu_test_i/bluex_0/inst/reg_heap_id_0/inst/rst_n_0                                                                                                                                                                                                                            |               17 |             32 |         1.88 |
| ~cpu_test_i/processing_system7_0/inst/FCLK_CLK1             | cpu_test_i/bluex_0/inst/reg_heap_id_0/inst/__0/i__n_0                                                                                                                                                                                                 | cpu_test_i/bluex_0/inst/reg_heap_id_0/inst/rst_n_0                                                                                                                                                                                                                            |               20 |             32 |         1.60 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[5]                                                                          | cpu_test_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                   |                7 |             32 |         4.57 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_3[0]                                                                                                                                                      | cpu_test_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |               11 |             32 |         2.91 |
| ~cpu_test_i/processing_system7_0/inst/FCLK_CLK1             | cpu_test_i/bluex_0/inst/reg_heap_id_0/inst/__11/i__n_0                                                                                                                                                                                                | cpu_test_i/bluex_0/inst/reg_heap_id_0/inst/rst_n_0                                                                                                                                                                                                                            |               15 |             32 |         2.13 |
| ~cpu_test_i/processing_system7_0/inst/FCLK_CLK1             | cpu_test_i/bluex_0/inst/reg_heap_id_0/inst/__26/i__n_0                                                                                                                                                                                                | cpu_test_i/bluex_0/inst/reg_heap_id_0/inst/rst_n_0                                                                                                                                                                                                                            |               16 |             32 |         2.00 |
| ~cpu_test_i/processing_system7_0/inst/FCLK_CLK1             | cpu_test_i/bluex_0/inst/reg_heap_id_0/inst/__27/i__n_0                                                                                                                                                                                                | cpu_test_i/bluex_0/inst/reg_heap_id_0/inst/rst_n_0                                                                                                                                                                                                                            |               19 |             32 |         1.68 |
| ~cpu_test_i/processing_system7_0/inst/FCLK_CLK1             | cpu_test_i/bluex_0/inst/reg_heap_id_0/inst/__28/i__n_0                                                                                                                                                                                                | cpu_test_i/bluex_0/inst/reg_heap_id_0/inst/rst_n_0                                                                                                                                                                                                                            |               23 |             32 |         1.39 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_2[0]                                                                                                                                                      | cpu_test_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |               15 |             32 |         2.13 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_1[0]                                                                                                                                                      | cpu_test_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |               12 |             32 |         2.67 |
| ~cpu_test_i/processing_system7_0/inst/FCLK_CLK1             | cpu_test_i/bluex_0/inst/reg_heap_id_0/inst/__29/i__n_0                                                                                                                                                                                                | cpu_test_i/bluex_0/inst/reg_heap_id_0/inst/rst_n_0                                                                                                                                                                                                                            |               22 |             32 |         1.45 |
| ~cpu_test_i/processing_system7_0/inst/FCLK_CLK1             | cpu_test_i/bluex_0/inst/reg_heap_id_0/inst/__3/i__n_0                                                                                                                                                                                                 | cpu_test_i/bluex_0/inst/reg_heap_id_0/inst/rst_n_0                                                                                                                                                                                                                            |               22 |             32 |         1.45 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                           | cpu_test_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                   |                8 |             32 |         4.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                                                              |                                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                       |                                                                                                                                                                                                                                                                               |                9 |             32 |         3.56 |
| ~cpu_test_i/processing_system7_0/inst/FCLK_CLK1             | cpu_test_i/bluex_0/inst/reg_heap_id_0/inst/__9/i__n_0                                                                                                                                                                                                 | cpu_test_i/bluex_0/inst/reg_heap_id_0/inst/rst_n_0                                                                                                                                                                                                                            |               17 |             32 |         1.88 |
| ~cpu_test_i/processing_system7_0/inst/FCLK_CLK1             | cpu_test_i/bluex_0/inst/reg_heap_id_0/inst/__8/i__n_0                                                                                                                                                                                                 | cpu_test_i/bluex_0/inst/reg_heap_id_0/inst/rst_n_0                                                                                                                                                                                                                            |               17 |             32 |         1.88 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_6[0]                                                                                                                                                      | cpu_test_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |               15 |             32 |         2.13 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_1[0]                                                                                                                                                      | cpu_test_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |               18 |             32 |         1.78 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_3[0]                                                                                                                                                      | cpu_test_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |               10 |             32 |         3.20 |
| ~cpu_test_i/processing_system7_0/inst/FCLK_CLK1             | cpu_test_i/bluex_0/inst/reg_heap_id_0/inst/__5/i__n_0                                                                                                                                                                                                 | cpu_test_i/bluex_0/inst/reg_heap_id_0/inst/rst_n_0                                                                                                                                                                                                                            |               20 |             32 |         1.60 |
| ~cpu_test_i/processing_system7_0/inst/FCLK_CLK1             | cpu_test_i/bluex_0/inst/reg_heap_id_0/inst/__4/i__n_0                                                                                                                                                                                                 | cpu_test_i/bluex_0/inst/reg_heap_id_0/inst/rst_n_0                                                                                                                                                                                                                            |               19 |             32 |         1.68 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                       |                                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
| ~cpu_test_i/processing_system7_0/inst/FCLK_CLK1             | cpu_test_i/bluex_0/inst/reg_heap_id_0/inst/__6/i__n_0                                                                                                                                                                                                 | cpu_test_i/bluex_0/inst/reg_heap_id_0/inst/rst_n_0                                                                                                                                                                                                                            |               16 |             32 |         2.00 |
| ~cpu_test_i/processing_system7_0/inst/FCLK_CLK1             | cpu_test_i/bluex_0/inst/reg_heap_id_0/inst/__7/i__n_0                                                                                                                                                                                                 | cpu_test_i/bluex_0/inst/reg_heap_id_0/inst/rst_n_0                                                                                                                                                                                                                            |               21 |             32 |         1.52 |
| ~cpu_test_i/processing_system7_0/inst/FCLK_CLK1             | cpu_test_i/bluex_0/inst/reg_heap_id_0/inst/ram_reg                                                                                                                                                                                                    | cpu_test_i/bluex_0/inst/reg_heap_id_0/inst/rst_n_0                                                                                                                                                                                                                            |               21 |             32 |         1.52 |
|  cpu_test_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | cpu_test_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_8[0]                                                                                                                                                         | cpu_test_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               16 |             32 |         2.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[4]_0[0]                                                                                                                                                      | cpu_test_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |               16 |             32 |         2.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                              |                                                                                                                                                                                                                                                                               |                7 |             32 |         4.57 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[6]_2[0]                                                                                                                                                      | cpu_test_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |                9 |             32 |         3.56 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[3]_5[0]                                                                                                                                                      | cpu_test_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |               13 |             32 |         2.46 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/PS_to_CPU_controller_0/inst/slv_reg_rden__0                                                                                                                                                                                                | cpu_test_i/PS_to_CPU_controller_0/inst/enable_CPU_i_1_n_0                                                                                                                                                                                                                     |               12 |             32 |         2.67 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                          |                                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                          |                                                                                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                                                              |                                                                                                                                                                                                                                                                               |                6 |             32 |         5.33 |
| ~cpu_test_i/processing_system7_0/inst/FCLK_CLK1             | cpu_test_i/bluex_0/inst/reg_heap_id_0/inst/__15/i__n_0                                                                                                                                                                                                | cpu_test_i/bluex_0/inst/reg_heap_id_0/inst/rst_n_0                                                                                                                                                                                                                            |               20 |             32 |         1.60 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                              |                                                                                                                                                                                                                                                                               |                7 |             32 |         4.57 |
|  cpu_test_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | cpu_test_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                                                                                                                                   | cpu_test_i/v_axi4s_vid_out_0/inst/SYNC_INST/sof_ignore0                                                                                                                                                                                                                       |                8 |             32 |         4.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                             | cpu_test_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                       |                9 |             32 |         3.56 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                                                              |                                                                                                                                                                                                                                                                               |                7 |             32 |         4.57 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                      | cpu_test_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                       |               11 |             32 |         2.91 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                       |                                                                                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                          |                                                                                                                                                                                                                                                                               |                8 |             32 |         4.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                          |                                                                                                                                                                                                                                                                               |                7 |             32 |         4.57 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[5]_0[0]                                                                                                                                                      | cpu_test_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |               10 |             32 |         3.20 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_0[0]                                                                                                                                                      | cpu_test_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |                7 |             32 |         4.57 |
|  cpu_test_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | cpu_test_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][39]_0[0]                                                                                                                                                         | cpu_test_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               17 |             32 |         1.88 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                              |                                                                                                                                                                                                                                                                               |                6 |             32 |         5.33 |
|  cpu_test_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | cpu_test_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_6[0]                                                                                                                                                         | cpu_test_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               14 |             32 |         2.29 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                 |                                                                                                                                                                                                                                                                               |               10 |             32 |         3.20 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                          |                                                                                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                          |                                                                                                                                                                                                                                                                               |                7 |             32 |         4.57 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_i_reg[2]_2[0]                                                                                                                                                      | cpu_test_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst_reg_0                                                                                                                                                                                                        |               14 |             32 |         2.29 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_4[0]                                                                                              |                                                                                                                                                                                                                                                                               |                7 |             32 |         4.57 |
|  cpu_test_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | cpu_test_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_5[0]                                                                                                                                                         | cpu_test_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               16 |             32 |         2.00 |
|  cpu_test_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | cpu_test_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_1[0]                                                                                                                                                         | cpu_test_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               13 |             32 |         2.46 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                     |                                                                                                                                                                                                                                                                               |                7 |             32 |         4.57 |
|  cpu_test_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | cpu_test_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_3[0]                                                                                                                                                         | cpu_test_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               19 |             32 |         1.68 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                              |                                                                                                                                                                                                                                                                               |                9 |             32 |         3.56 |
|  cpu_test_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | cpu_test_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_1[0]                                                                                                                                                         | cpu_test_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               11 |             32 |         2.91 |
|  cpu_test_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | cpu_test_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_2[0]                                                                                                                                                         | cpu_test_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               12 |             32 |         2.67 |
|  cpu_test_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | cpu_test_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_0[0]                                                                                                                                                         | cpu_test_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               20 |             32 |         1.60 |
|  cpu_test_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | cpu_test_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_6[0]                                                                                                                                                         | cpu_test_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               16 |             32 |         2.00 |
|  cpu_test_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | cpu_test_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_7[0]                                                                                                                                                         | cpu_test_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               14 |             32 |         2.29 |
|  cpu_test_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | cpu_test_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_3[0]                                                                                                                                                         | cpu_test_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               18 |             32 |         1.78 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                          |                                                                                                                                                                                                                                                                               |                6 |             32 |         5.33 |
| ~cpu_test_i/processing_system7_0/inst/FCLK_CLK1             | cpu_test_i/bluex_0/inst/reg_heap_id_0/inst/__13/i__n_0                                                                                                                                                                                                | cpu_test_i/bluex_0/inst/reg_heap_id_0/inst/rst_n_0                                                                                                                                                                                                                            |               19 |             32 |         1.68 |
| ~cpu_test_i/processing_system7_0/inst/FCLK_CLK1             | cpu_test_i/bluex_0/inst/reg_heap_id_0/inst/__14/i__n_0                                                                                                                                                                                                | cpu_test_i/bluex_0/inst/reg_heap_id_0/inst/rst_n_0                                                                                                                                                                                                                            |               19 |             32 |         1.68 |
| ~cpu_test_i/processing_system7_0/inst/FCLK_CLK1             | cpu_test_i/bluex_0/inst/reg_heap_id_0/inst/__16/i__n_0                                                                                                                                                                                                | cpu_test_i/bluex_0/inst/reg_heap_id_0/inst/rst_n_0                                                                                                                                                                                                                            |               20 |             32 |         1.60 |
| ~cpu_test_i/processing_system7_0/inst/FCLK_CLK1             | cpu_test_i/bluex_0/inst/reg_heap_id_0/inst/__10/i__n_0                                                                                                                                                                                                | cpu_test_i/bluex_0/inst/reg_heap_id_0/inst/rst_n_0                                                                                                                                                                                                                            |               16 |             32 |         2.00 |
| ~cpu_test_i/processing_system7_0/inst/FCLK_CLK1             | cpu_test_i/bluex_0/inst/reg_heap_id_0/inst/__18/i__n_0                                                                                                                                                                                                | cpu_test_i/bluex_0/inst/reg_heap_id_0/inst/rst_n_0                                                                                                                                                                                                                            |               20 |             32 |         1.60 |
| ~cpu_test_i/processing_system7_0/inst/FCLK_CLK1             | cpu_test_i/bluex_0/inst/reg_heap_id_0/inst/__19/i__n_0                                                                                                                                                                                                | cpu_test_i/bluex_0/inst/reg_heap_id_0/inst/rst_n_0                                                                                                                                                                                                                            |               21 |             32 |         1.52 |
|  cpu_test_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                       | cpu_test_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]                                                                                                                                                                                        |               16 |             33 |         2.06 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                              | cpu_test_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                     |                9 |             33 |         3.67 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                       |                                                                                                                                                                                                                                                                               |                9 |             33 |         3.67 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                         | cpu_test_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                       |               12 |             33 |         2.75 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                            | cpu_test_i/clk_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                                                            |               11 |             33 |         3.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                   | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |               10 |             33 |         3.30 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                   | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |                9 |             33 |         3.67 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                       |                                                                                                                                                                                                                                                                               |                9 |             33 |         3.67 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                | cpu_test_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                                                  |                9 |             33 |         3.67 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                 |                                                                                                                                                                                                                                                                               |               11 |             34 |         3.09 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                       | cpu_test_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                   |               16 |             38 |         2.38 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                            | cpu_test_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg_1[0]                                                                                                                                                                                              |                9 |             38 |         4.22 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]_1[0]                                             | cpu_test_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/halt_i_reg_1[0]                                                                                                                                                                                              |               13 |             38 |         2.92 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                       | cpu_test_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                    |               15 |             38 |         2.53 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]_0                                                |                                                                                                                                                                                                                                                                               |                9 |             38 |         4.22 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                               |                                                                                                                                                                                                                                                                               |                6 |             42 |         7.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                       | cpu_test_i/PS_to_CPU_controller_0/inst/enable_CPU_i_1_n_0                                                                                                                                                                                                                     |               12 |             43 |         3.58 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                       | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_write.si_transactor_aw/gen_multi_thread.arbiter_resp_inst/SR[0]                                                                                                                        |               25 |             44 |         1.76 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                       | cpu_test_i/axi_bram_ctrl_1/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_NO_RD_CMD_OPT.I_WRAP_BRST/SR[0]                                                                                                                                                    |               24 |             44 |         1.83 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                            |                                                                                                                                                                                                                                                                               |                9 |             45 |         5.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m05_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                     |                                                                                                                                                                                                                                                                               |                7 |             45 |         6.43 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                |                                                                                                                                                                                                                                                                               |               12 |             45 |         3.75 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[5].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                         |                                                                                                                                                                                                                                                                               |               14 |             45 |         3.21 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_ok_to_post_rd_addr_reg                                  | cpu_test_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                                                        |                7 |             45 |         6.43 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                            |                                                                                                                                                                                                                                                                               |               10 |             45 |         4.50 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m04_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                     |                                                                                                                                                                                                                                                                               |                7 |             45 |         6.43 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                     |                                                                                                                                                                                                                                                                               |                7 |             45 |         6.43 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                            |                                                                                                                                                                                                                                                                               |                9 |             45 |         5.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                         |                                                                                                                                                                                                                                                                               |               11 |             45 |         4.09 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[6].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                |                                                                                                                                                                                                                                                                               |                9 |             45 |         5.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                         |                                                                                                                                                                                                                                                                               |               13 |             45 |         3.46 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[4].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                |                                                                                                                                                                                                                                                                               |               12 |             45 |         3.75 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                |                                                                                                                                                                                                                                                                               |               11 |             45 |         4.09 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                       |                                                                                                                                                                                                                                                                               |               12 |             45 |         3.75 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/p_1_in_0                                                                                                                                       |                                                                                                                                                                                                                                                                               |               13 |             46 |         3.54 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                            |                                                                                                                                                                                                                                                                               |               10 |             46 |         4.60 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                     |                                                                                                                                                                                                                                                                               |               10 |             46 |         4.60 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                     |                                                                                                                                                                                                                                                                               |               10 |             46 |         4.60 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/p_1_in                                                                                                                                         |                                                                                                                                                                                                                                                                               |               12 |             46 |         3.83 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[2].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                |                                                                                                                                                                                                                                                                               |               10 |             46 |         4.60 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/m03_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                            |                                                                                                                                                                                                                                                                               |               13 |             46 |         3.54 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/ps7_0_axi_periph/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[3].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                |                                                                                                                                                                                                                                                                               |               16 |             46 |         2.88 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                    | cpu_test_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                   |                8 |             48 |         6.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/FIFO_Full_reg_0[0]                                                                                     | cpu_test_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/s_axis_cmd_tvalid0                                                                                                                                                                           |               10 |             50 |         5.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                                       |                                                                                                                                                                                                                                                                               |                7 |             50 |         7.14 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                       | cpu_test_i/axi_vdma_0/U0/I_RST_MODULE/hrd_resetn_i_reg_0[0]                                                                                                                                                                                                                   |               15 |             52 |         3.47 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK1             | cpu_test_i/bluex_0/inst/alu_ex_0/inst/E[0]                                                                                                                                                                                                            | cpu_test_i/bluex_0/inst/alu_ex_0/inst/real_rst                                                                                                                                                                                                                                |               16 |             52 |         3.25 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                           | cpu_test_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/SR[0]                                                                                                                     |               16 |             64 |         4.00 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                   | cpu_test_i/axi_vdma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                   |               13 |             77 |         5.92 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.GEN_AXIS_MM2S_DWIDTH_CONV.AXIS_MM2S_DWIDTH_CONVERTER_I/GEN_DWIDTH_NO_SOF.MM2S_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_load                                                   |                                                                                                                                                                                                                                                                               |               21 |             98 |         4.67 |
|  cpu_test_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                       | cpu_test_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               51 |            100 |         1.96 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK1             | cpu_test_i/bluex_0/inst/alu_ex_0/inst/E[0]                                                                                                                                                                                                            | cpu_test_i/bluex_0/inst/util_vector_logic_2/Res[0]                                                                                                                                                                                                                            |               58 |            111 |         1.91 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK1             | cpu_test_i/PS_to_CPU_controller_0/inst/enable_CPU                                                                                                                                                                                                     | cpu_test_i/bluex_0/inst/reg_heap_id_0/inst/rst_n_0                                                                                                                                                                                                                            |               64 |            143 |         2.23 |
|  cpu_test_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | cpu_test_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                    | cpu_test_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[11]_i_1_n_0                                                                                                                                                                                                       |               35 |            145 |         4.14 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             | cpu_test_i/clk_wiz_0/inst/CLK_CORE_DRP_I/SEN                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                               |               59 |            146 |         2.47 |
|  cpu_test_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 | cpu_test_i/v_tc_0/U0/U_VIDEO_CTRL/time_control_regs2_int[16][31]                                                                                                                                                                                      | cpu_test_i/v_tc_0/U0/U_VIDEO_CTRL/GEN_HAS_IRQ.irq_i_1_n_0                                                                                                                                                                                                                     |               46 |            173 |         3.76 |
|  cpu_test_i/clk_wiz_0/inst/CLK_CORE_DRP_I/clk_inst/clk_out1 |                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |              287 |           1034 |         3.60 |
|  cpu_test_i/processing_system7_0/inst/FCLK_CLK0             |                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                               |              402 |           1238 |         3.08 |
+-------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


