/*
** ###################################################################
**     Processors:          MIMX94398AVKE_ca55
**                          MIMX94398AVKE_cm33_core0
**                          MIMX94398AVKE_cm33_core1
**                          MIMX94398AVKE_cm7_core0
**                          MIMX94398AVKE_cm7_core1
**                          MIMX94398AVKJ_ca55
**                          MIMX94398AVKJ_cm33_core0
**                          MIMX94398AVKJ_cm33_core1
**                          MIMX94398AVKJ_cm7_core0
**                          MIMX94398AVKJ_cm7_core1
**                          MIMX94398AVKM_ca55
**                          MIMX94398AVKM_cm33_core0
**                          MIMX94398AVKM_cm33_core1
**                          MIMX94398AVKM_cm7_core0
**                          MIMX94398AVKM_cm7_core1
**                          MIMX94398AVME_ca55
**                          MIMX94398AVME_cm33_core0
**                          MIMX94398AVME_cm33_core1
**                          MIMX94398AVME_cm7_core0
**                          MIMX94398AVME_cm7_core1
**                          MIMX94398AVMJ_ca55
**                          MIMX94398AVMJ_cm33_core0
**                          MIMX94398AVMJ_cm33_core1
**                          MIMX94398AVMJ_cm7_core0
**                          MIMX94398AVMJ_cm7_core1
**                          MIMX94398AVMM_ca55
**                          MIMX94398AVMM_cm33_core0
**                          MIMX94398AVMM_cm33_core1
**                          MIMX94398AVMM_cm7_core0
**                          MIMX94398AVMM_cm7_core1
**                          MIMX94398CVKE_ca55
**                          MIMX94398CVKE_cm33_core0
**                          MIMX94398CVKE_cm33_core1
**                          MIMX94398CVKE_cm7_core0
**                          MIMX94398CVKE_cm7_core1
**                          MIMX94398CVKJ_ca55
**                          MIMX94398CVKJ_cm33_core0
**                          MIMX94398CVKJ_cm33_core1
**                          MIMX94398CVKJ_cm7_core0
**                          MIMX94398CVKJ_cm7_core1
**                          MIMX94398CVKM_ca55
**                          MIMX94398CVKM_cm33_core0
**                          MIMX94398CVKM_cm33_core1
**                          MIMX94398CVKM_cm7_core0
**                          MIMX94398CVKM_cm7_core1
**                          MIMX94398CVME_ca55
**                          MIMX94398CVME_cm33_core0
**                          MIMX94398CVME_cm33_core1
**                          MIMX94398CVME_cm7_core0
**                          MIMX94398CVME_cm7_core1
**                          MIMX94398CVMJ_ca55
**                          MIMX94398CVMJ_cm33_core0
**                          MIMX94398CVMJ_cm33_core1
**                          MIMX94398CVMJ_cm7_core0
**                          MIMX94398CVMJ_cm7_core1
**                          MIMX94398CVMM_ca55
**                          MIMX94398CVMM_cm33_core0
**                          MIMX94398CVMM_cm33_core1
**                          MIMX94398CVMM_cm7_core0
**                          MIMX94398CVMM_cm7_core1
**                          MIMX94398DVKE_ca55
**                          MIMX94398DVKE_cm33_core0
**                          MIMX94398DVKE_cm33_core1
**                          MIMX94398DVKE_cm7_core0
**                          MIMX94398DVKE_cm7_core1
**                          MIMX94398DVKJ_ca55
**                          MIMX94398DVKJ_cm33_core0
**                          MIMX94398DVKJ_cm33_core1
**                          MIMX94398DVKJ_cm7_core0
**                          MIMX94398DVKJ_cm7_core1
**                          MIMX94398DVKM_ca55
**                          MIMX94398DVKM_cm33_core0
**                          MIMX94398DVKM_cm33_core1
**                          MIMX94398DVKM_cm7_core0
**                          MIMX94398DVKM_cm7_core1
**                          MIMX94398DVME_ca55
**                          MIMX94398DVME_cm33_core0
**                          MIMX94398DVME_cm33_core1
**                          MIMX94398DVME_cm7_core0
**                          MIMX94398DVME_cm7_core1
**                          MIMX94398DVMJ_ca55
**                          MIMX94398DVMJ_cm33_core0
**                          MIMX94398DVMJ_cm33_core1
**                          MIMX94398DVMJ_cm7_core0
**                          MIMX94398DVMJ_cm7_core1
**                          MIMX94398DVMM_ca55
**                          MIMX94398DVMM_cm33_core0
**                          MIMX94398DVMM_cm33_core1
**                          MIMX94398DVMM_cm7_core0
**                          MIMX94398DVMM_cm7_core1
**                          MIMX94398XVKE_ca55
**                          MIMX94398XVKE_cm33_core0
**                          MIMX94398XVKE_cm33_core1
**                          MIMX94398XVKE_cm7_core0
**                          MIMX94398XVKE_cm7_core1
**                          MIMX94398XVKJ_ca55
**                          MIMX94398XVKJ_cm33_core0
**                          MIMX94398XVKJ_cm33_core1
**                          MIMX94398XVKJ_cm7_core0
**                          MIMX94398XVKJ_cm7_core1
**                          MIMX94398XVKM_ca55
**                          MIMX94398XVKM_cm33_core0
**                          MIMX94398XVKM_cm33_core1
**                          MIMX94398XVKM_cm7_core0
**                          MIMX94398XVKM_cm7_core1
**                          MIMX94398XVME_ca55
**                          MIMX94398XVME_cm33_core0
**                          MIMX94398XVME_cm33_core1
**                          MIMX94398XVME_cm7_core0
**                          MIMX94398XVME_cm7_core1
**                          MIMX94398XVMJ_ca55
**                          MIMX94398XVMJ_cm33_core0
**                          MIMX94398XVMJ_cm33_core1
**                          MIMX94398XVMJ_cm7_core0
**                          MIMX94398XVMJ_cm7_core1
**                          MIMX94398XVMM_ca55
**                          MIMX94398XVMM_cm33_core0
**                          MIMX94398XVMM_cm33_core1
**                          MIMX94398XVMM_cm7_core0
**                          MIMX94398XVMM_cm7_core1
**
**     Version:             rev. 1.0, 2023-11-01
**     Build:               b250109
**
**     Abstract:
**         CMSIS Peripheral Access Layer for M7_ERM
**
**     Copyright 1997-2016 Freescale Semiconductor, Inc.
**     Copyright 2016-2025 NXP
**     SPDX-License-Identifier: BSD-3-Clause
**
**     http:                 www.nxp.com
**     mail:                 support@nxp.com
**
**     Revisions:
**     - rev. 1.0 (2023-11-01)
**         Initial version.
**         core name and core alias name
**         +---------------------------------------------------------------------+
**         | core name  |                  core alias name                       |
**         +---------------------------------------------------------------------+
**         | cm33_core0 | m33, cm33                                              |
**         +---------------------------------------------------------------------+
**         | cm33_core1 | m33_2, cm33_2, cm33_sync, netcmix_cm33                 |
**         +---------------------------------------------------------------------+
**         | cm7_core0  | m7, cm7                                                |
**         +---------------------------------------------------------------------+
**         | cm7_core1  | m7_2, cm7_2                                            |
**         +---------------------------------------------------------------------+
**         | ca55_core0 | a55, ca55, a55_0, ca55_0                               |
**         +---------------------------------------------------------------------+
**         | ca55_core1 | a55, ca55, a55_1, ca55_1                               |
**         +---------------------------------------------------------------------+
**         | ca55_core2 | a55, ca55, a55_2, ca55_2                               |
**         +---------------------------------------------------------------------+
**         | ca55_core3 | a55, ca55, a55_3, ca55_3                               |
**         +---------------------------------------------------------------------+
**
** ###################################################################
*/

/*!
 * @file M7_ERM.h
 * @version 1.0
 * @date 2023-11-01
 * @brief CMSIS Peripheral Access Layer for M7_ERM
 *
 * CMSIS Peripheral Access Layer for M7_ERM
 */

#if !defined(M7_ERM_H_)
#define M7_ERM_H_                                /**< Symbol preventing repeated inclusion */

#if (defined(CPU_MIMX94398AVKE_ca55) || defined(CPU_MIMX94398AVKJ_ca55) || defined(CPU_MIMX94398AVKM_ca55) || defined(CPU_MIMX94398AVME_ca55) || defined(CPU_MIMX94398AVMJ_ca55) || defined(CPU_MIMX94398AVMM_ca55) || defined(CPU_MIMX94398CVKE_ca55) || defined(CPU_MIMX94398CVKJ_ca55) || defined(CPU_MIMX94398CVKM_ca55) || defined(CPU_MIMX94398CVME_ca55) || defined(CPU_MIMX94398CVMJ_ca55) || defined(CPU_MIMX94398CVMM_ca55) || defined(CPU_MIMX94398DVKE_ca55) || defined(CPU_MIMX94398DVKJ_ca55) || defined(CPU_MIMX94398DVKM_ca55) || defined(CPU_MIMX94398DVME_ca55) || defined(CPU_MIMX94398DVMJ_ca55) || defined(CPU_MIMX94398DVMM_ca55) || defined(CPU_MIMX94398XVKE_ca55) || defined(CPU_MIMX94398XVKJ_ca55) || defined(CPU_MIMX94398XVKM_ca55) || defined(CPU_MIMX94398XVME_ca55) || defined(CPU_MIMX94398XVMJ_ca55) || defined(CPU_MIMX94398XVMM_ca55))
#include "MIMX94398_ca55_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm33_core0) || defined(CPU_MIMX94398AVKJ_cm33_core0) || defined(CPU_MIMX94398AVKM_cm33_core0) || defined(CPU_MIMX94398AVME_cm33_core0) || defined(CPU_MIMX94398AVMJ_cm33_core0) || defined(CPU_MIMX94398AVMM_cm33_core0) || defined(CPU_MIMX94398CVKE_cm33_core0) || defined(CPU_MIMX94398CVKJ_cm33_core0) || defined(CPU_MIMX94398CVKM_cm33_core0) || defined(CPU_MIMX94398CVME_cm33_core0) || defined(CPU_MIMX94398CVMJ_cm33_core0) || defined(CPU_MIMX94398CVMM_cm33_core0) || defined(CPU_MIMX94398DVKE_cm33_core0) || defined(CPU_MIMX94398DVKJ_cm33_core0) || defined(CPU_MIMX94398DVKM_cm33_core0) || defined(CPU_MIMX94398DVME_cm33_core0) || defined(CPU_MIMX94398DVMJ_cm33_core0) || defined(CPU_MIMX94398DVMM_cm33_core0) || defined(CPU_MIMX94398XVKE_cm33_core0) || defined(CPU_MIMX94398XVKJ_cm33_core0) || defined(CPU_MIMX94398XVKM_cm33_core0) || defined(CPU_MIMX94398XVME_cm33_core0) || defined(CPU_MIMX94398XVMJ_cm33_core0) || defined(CPU_MIMX94398XVMM_cm33_core0))
#include "MIMX94398_cm33_core0_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm33_core1) || defined(CPU_MIMX94398AVKJ_cm33_core1) || defined(CPU_MIMX94398AVKM_cm33_core1) || defined(CPU_MIMX94398AVME_cm33_core1) || defined(CPU_MIMX94398AVMJ_cm33_core1) || defined(CPU_MIMX94398AVMM_cm33_core1) || defined(CPU_MIMX94398CVKE_cm33_core1) || defined(CPU_MIMX94398CVKJ_cm33_core1) || defined(CPU_MIMX94398CVKM_cm33_core1) || defined(CPU_MIMX94398CVME_cm33_core1) || defined(CPU_MIMX94398CVMJ_cm33_core1) || defined(CPU_MIMX94398CVMM_cm33_core1) || defined(CPU_MIMX94398DVKE_cm33_core1) || defined(CPU_MIMX94398DVKJ_cm33_core1) || defined(CPU_MIMX94398DVKM_cm33_core1) || defined(CPU_MIMX94398DVME_cm33_core1) || defined(CPU_MIMX94398DVMJ_cm33_core1) || defined(CPU_MIMX94398DVMM_cm33_core1) || defined(CPU_MIMX94398XVKE_cm33_core1) || defined(CPU_MIMX94398XVKJ_cm33_core1) || defined(CPU_MIMX94398XVKM_cm33_core1) || defined(CPU_MIMX94398XVME_cm33_core1) || defined(CPU_MIMX94398XVMJ_cm33_core1) || defined(CPU_MIMX94398XVMM_cm33_core1))
#include "MIMX94398_cm33_core1_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm7_core0) || defined(CPU_MIMX94398AVKJ_cm7_core0) || defined(CPU_MIMX94398AVKM_cm7_core0) || defined(CPU_MIMX94398AVME_cm7_core0) || defined(CPU_MIMX94398AVMJ_cm7_core0) || defined(CPU_MIMX94398AVMM_cm7_core0) || defined(CPU_MIMX94398CVKE_cm7_core0) || defined(CPU_MIMX94398CVKJ_cm7_core0) || defined(CPU_MIMX94398CVKM_cm7_core0) || defined(CPU_MIMX94398CVME_cm7_core0) || defined(CPU_MIMX94398CVMJ_cm7_core0) || defined(CPU_MIMX94398CVMM_cm7_core0) || defined(CPU_MIMX94398DVKE_cm7_core0) || defined(CPU_MIMX94398DVKJ_cm7_core0) || defined(CPU_MIMX94398DVKM_cm7_core0) || defined(CPU_MIMX94398DVME_cm7_core0) || defined(CPU_MIMX94398DVMJ_cm7_core0) || defined(CPU_MIMX94398DVMM_cm7_core0) || defined(CPU_MIMX94398XVKE_cm7_core0) || defined(CPU_MIMX94398XVKJ_cm7_core0) || defined(CPU_MIMX94398XVKM_cm7_core0) || defined(CPU_MIMX94398XVME_cm7_core0) || defined(CPU_MIMX94398XVMJ_cm7_core0) || defined(CPU_MIMX94398XVMM_cm7_core0))
#include "MIMX94398_cm7_core0_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm7_core1) || defined(CPU_MIMX94398AVKJ_cm7_core1) || defined(CPU_MIMX94398AVKM_cm7_core1) || defined(CPU_MIMX94398AVME_cm7_core1) || defined(CPU_MIMX94398AVMJ_cm7_core1) || defined(CPU_MIMX94398AVMM_cm7_core1) || defined(CPU_MIMX94398CVKE_cm7_core1) || defined(CPU_MIMX94398CVKJ_cm7_core1) || defined(CPU_MIMX94398CVKM_cm7_core1) || defined(CPU_MIMX94398CVME_cm7_core1) || defined(CPU_MIMX94398CVMJ_cm7_core1) || defined(CPU_MIMX94398CVMM_cm7_core1) || defined(CPU_MIMX94398DVKE_cm7_core1) || defined(CPU_MIMX94398DVKJ_cm7_core1) || defined(CPU_MIMX94398DVKM_cm7_core1) || defined(CPU_MIMX94398DVME_cm7_core1) || defined(CPU_MIMX94398DVMJ_cm7_core1) || defined(CPU_MIMX94398DVMM_cm7_core1) || defined(CPU_MIMX94398XVKE_cm7_core1) || defined(CPU_MIMX94398XVKJ_cm7_core1) || defined(CPU_MIMX94398XVKM_cm7_core1) || defined(CPU_MIMX94398XVME_cm7_core1) || defined(CPU_MIMX94398XVMJ_cm7_core1) || defined(CPU_MIMX94398XVMM_cm7_core1))
#include "MIMX94398_cm7_core1_COMMON.h"
#else
  #error "No valid CPU defined!"
#endif

/* ----------------------------------------------------------------------------
   -- Device Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup Peripheral_access_layer Device Peripheral Access Layer
 * @{
 */


/*
** Start of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic push
  #else
    #pragma push
    #pragma anon_unions
  #endif
#elif defined(__GNUC__)
  /* anonymous unions are enabled by default */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=extended
#else
  #error Not supported compiler type
#endif

/* ----------------------------------------------------------------------------
   -- M7_ERM Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup M7_ERM_Peripheral_Access_Layer M7_ERM Peripheral Access Layer
 * @{
 */

/** M7_ERM - Register Layout Typedef */
typedef struct {
  __IO uint32_t CR0;                               /**< ERM Configuration Register 0, offset: 0x0 */
       uint8_t RESERVED_0[12];
  __IO uint32_t SR0;                               /**< ERM Status Register 0, offset: 0x10 */
       uint8_t RESERVED_1[244];
  __IO uint32_t CORR_ERR_CNT0;                     /**< ERM Memory 0 Correctable Error Count Register, offset: 0x108 */
       uint8_t RESERVED_2[12];
  __IO uint32_t CORR_ERR_CNT1;                     /**< ERM Memory 1 Correctable Error Count Register, offset: 0x118 */
       uint8_t RESERVED_3[12];
  __IO uint32_t CORR_ERR_CNT2;                     /**< ERM Memory 2 Correctable Error Count Register, offset: 0x128 */
       uint8_t RESERVED_4[12];
  __IO uint32_t CORR_ERR_CNT3;                     /**< ERM Memory 3 Correctable Error Count Register, offset: 0x138 */
       uint8_t RESERVED_5[20];
  __I  uint32_t EAR5;                              /**< ERM Memory 5 Error Address Register, offset: 0x150 */
  __I  uint32_t SYN5;                              /**< ERM Memory 5 Syndrome Register, offset: 0x154 */
  __IO uint32_t CORR_ERR_CNT5;                     /**< ERM Memory 5 Correctable Error Count Register, offset: 0x158 */
       uint8_t RESERVED_6[4];
  __I  uint32_t EAR6;                              /**< ERM Memory 6 Error Address Register, offset: 0x160 */
  __I  uint32_t SYN6;                              /**< ERM Memory 6 Syndrome Register, offset: 0x164 */
  __IO uint32_t CORR_ERR_CNT6;                     /**< ERM Memory 6 Correctable Error Count Register, offset: 0x168 */
       uint8_t RESERVED_7[4];
  __I  uint32_t EAR7;                              /**< ERM Memory 7 Error Address Register, offset: 0x170 */
  __I  uint32_t SYN7;                              /**< ERM Memory 7 Syndrome Register, offset: 0x174 */
  __IO uint32_t CORR_ERR_CNT7;                     /**< ERM Memory 7 Correctable Error Count Register, offset: 0x178 */
} M7_ERM_Type;

/* ----------------------------------------------------------------------------
   -- M7_ERM Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup M7_ERM_Register_Masks M7_ERM Register Masks
 * @{
 */

/*! @name CR0 - ERM Configuration Register 0 */
/*! @{ */

#define M7_ERM_CR0_ENCIE7_MASK                   (0x4U)
#define M7_ERM_CR0_ENCIE7_SHIFT                  (2U)
/*! ENCIE7 - ENCIE7
 *  0b0..Interrupt notification of Memory 7 non-correctable error events is disabled.
 *  0b1..Interrupt notification of Memory 7 non-correctable error events is enabled.
 */
#define M7_ERM_CR0_ENCIE7(x)                     (((uint32_t)(((uint32_t)(x)) << M7_ERM_CR0_ENCIE7_SHIFT)) & M7_ERM_CR0_ENCIE7_MASK)

#define M7_ERM_CR0_ESCIE7_MASK                   (0x8U)
#define M7_ERM_CR0_ESCIE7_SHIFT                  (3U)
/*! ESCIE7 - ESCIE7
 *  0b0..Interrupt notification of Memory 7 single-bit correction events is disabled.
 *  0b1..Interrupt notification of Memory 7 single-bit correction events is enabled.
 */
#define M7_ERM_CR0_ESCIE7(x)                     (((uint32_t)(((uint32_t)(x)) << M7_ERM_CR0_ESCIE7_SHIFT)) & M7_ERM_CR0_ESCIE7_MASK)

#define M7_ERM_CR0_ENCIE6_MASK                   (0x40U)
#define M7_ERM_CR0_ENCIE6_SHIFT                  (6U)
/*! ENCIE6 - ENCIE6
 *  0b0..Interrupt notification of Memory 6 non-correctable error events is disabled.
 *  0b1..Interrupt notification of Memory 6 non-correctable error events is enabled.
 */
#define M7_ERM_CR0_ENCIE6(x)                     (((uint32_t)(((uint32_t)(x)) << M7_ERM_CR0_ENCIE6_SHIFT)) & M7_ERM_CR0_ENCIE6_MASK)

#define M7_ERM_CR0_ESCIE6_MASK                   (0x80U)
#define M7_ERM_CR0_ESCIE6_SHIFT                  (7U)
/*! ESCIE6 - ESCIE6
 *  0b0..Interrupt notification of Memory 6 single-bit correction events is disabled.
 *  0b1..Interrupt notification of Memory 6 single-bit correction events is enabled.
 */
#define M7_ERM_CR0_ESCIE6(x)                     (((uint32_t)(((uint32_t)(x)) << M7_ERM_CR0_ESCIE6_SHIFT)) & M7_ERM_CR0_ESCIE6_MASK)

#define M7_ERM_CR0_ENCIE5_MASK                   (0x400U)
#define M7_ERM_CR0_ENCIE5_SHIFT                  (10U)
/*! ENCIE5 - ENCIE5
 *  0b0..Interrupt notification of Memory 5 non-correctable error events is disabled.
 *  0b1..Interrupt notification of Memory 5 non-correctable error events is enabled.
 */
#define M7_ERM_CR0_ENCIE5(x)                     (((uint32_t)(((uint32_t)(x)) << M7_ERM_CR0_ENCIE5_SHIFT)) & M7_ERM_CR0_ENCIE5_MASK)

#define M7_ERM_CR0_ESCIE5_MASK                   (0x800U)
#define M7_ERM_CR0_ESCIE5_SHIFT                  (11U)
/*! ESCIE5 - ESCIE5
 *  0b0..Interrupt notification of Memory 5 single-bit correction events is disabled.
 *  0b1..Interrupt notification of Memory 5 single-bit correction events is enabled.
 */
#define M7_ERM_CR0_ESCIE5(x)                     (((uint32_t)(((uint32_t)(x)) << M7_ERM_CR0_ESCIE5_SHIFT)) & M7_ERM_CR0_ESCIE5_MASK)

#define M7_ERM_CR0_ENCIE3_MASK                   (0x40000U)
#define M7_ERM_CR0_ENCIE3_SHIFT                  (18U)
/*! ENCIE3 - ENCIE3
 *  0b0..Interrupt notification of Memory 3 non-correctable error events is disabled.
 *  0b1..Interrupt notification of Memory 3 non-correctable error events is enabled.
 */
#define M7_ERM_CR0_ENCIE3(x)                     (((uint32_t)(((uint32_t)(x)) << M7_ERM_CR0_ENCIE3_SHIFT)) & M7_ERM_CR0_ENCIE3_MASK)

#define M7_ERM_CR0_ESCIE3_MASK                   (0x80000U)
#define M7_ERM_CR0_ESCIE3_SHIFT                  (19U)
/*! ESCIE3 - ESCIE3
 *  0b0..Interrupt notification of Memory 3 single-bit correction events is disabled.
 *  0b1..Interrupt notification of Memory 3 single-bit correction events is enabled.
 */
#define M7_ERM_CR0_ESCIE3(x)                     (((uint32_t)(((uint32_t)(x)) << M7_ERM_CR0_ESCIE3_SHIFT)) & M7_ERM_CR0_ESCIE3_MASK)

#define M7_ERM_CR0_ENCIE2_MASK                   (0x400000U)
#define M7_ERM_CR0_ENCIE2_SHIFT                  (22U)
/*! ENCIE2 - ENCIE2
 *  0b0..Interrupt notification of Memory 2 non-correctable error events is disabled.
 *  0b1..Interrupt notification of Memory 2 non-correctable error events is enabled.
 */
#define M7_ERM_CR0_ENCIE2(x)                     (((uint32_t)(((uint32_t)(x)) << M7_ERM_CR0_ENCIE2_SHIFT)) & M7_ERM_CR0_ENCIE2_MASK)

#define M7_ERM_CR0_ESCIE2_MASK                   (0x800000U)
#define M7_ERM_CR0_ESCIE2_SHIFT                  (23U)
/*! ESCIE2 - ESCIE2
 *  0b0..Interrupt notification of Memory 2 single-bit correction events is disabled.
 *  0b1..Interrupt notification of Memory 2 single-bit correction events is enabled.
 */
#define M7_ERM_CR0_ESCIE2(x)                     (((uint32_t)(((uint32_t)(x)) << M7_ERM_CR0_ESCIE2_SHIFT)) & M7_ERM_CR0_ESCIE2_MASK)

#define M7_ERM_CR0_ENCIE1_MASK                   (0x4000000U)
#define M7_ERM_CR0_ENCIE1_SHIFT                  (26U)
/*! ENCIE1 - ENCIE1
 *  0b0..Interrupt notification of Memory 1 non-correctable error events is disabled.
 *  0b1..Interrupt notification of Memory 1 non-correctable error events is enabled.
 */
#define M7_ERM_CR0_ENCIE1(x)                     (((uint32_t)(((uint32_t)(x)) << M7_ERM_CR0_ENCIE1_SHIFT)) & M7_ERM_CR0_ENCIE1_MASK)

#define M7_ERM_CR0_ESCIE1_MASK                   (0x8000000U)
#define M7_ERM_CR0_ESCIE1_SHIFT                  (27U)
/*! ESCIE1 - ESCIE1
 *  0b0..Interrupt notification of Memory 1 single-bit correction events is disabled.
 *  0b1..Interrupt notification of Memory 1 single-bit correction events is enabled.
 */
#define M7_ERM_CR0_ESCIE1(x)                     (((uint32_t)(((uint32_t)(x)) << M7_ERM_CR0_ESCIE1_SHIFT)) & M7_ERM_CR0_ESCIE1_MASK)

#define M7_ERM_CR0_ENCIE0_MASK                   (0x40000000U)
#define M7_ERM_CR0_ENCIE0_SHIFT                  (30U)
/*! ENCIE0 - ENCIE0
 *  0b0..Interrupt notification of Memory 0 non-correctable error events is disabled.
 *  0b1..Interrupt notification of Memory 0 non-correctable error events is enabled.
 */
#define M7_ERM_CR0_ENCIE0(x)                     (((uint32_t)(((uint32_t)(x)) << M7_ERM_CR0_ENCIE0_SHIFT)) & M7_ERM_CR0_ENCIE0_MASK)

#define M7_ERM_CR0_ESCIE0_MASK                   (0x80000000U)
#define M7_ERM_CR0_ESCIE0_SHIFT                  (31U)
/*! ESCIE0 - ESCIE0
 *  0b0..Interrupt notification of Memory 0 single-bit correction events is disabled.
 *  0b1..Interrupt notification of Memory 0 single-bit correction events is enabled.
 */
#define M7_ERM_CR0_ESCIE0(x)                     (((uint32_t)(((uint32_t)(x)) << M7_ERM_CR0_ESCIE0_SHIFT)) & M7_ERM_CR0_ESCIE0_MASK)
/*! @} */

/*! @name SR0 - ERM Status Register 0 */
/*! @{ */

#define M7_ERM_SR0_NCE7_MASK                     (0x4U)
#define M7_ERM_SR0_NCE7_SHIFT                    (2U)
/*! NCE7 - NCE7
 *  0b0..No non-correctable error event on Memory 7 detected.
 *  0b1..Non-correctable error event on Memory 7 detected.
 */
#define M7_ERM_SR0_NCE7(x)                       (((uint32_t)(((uint32_t)(x)) << M7_ERM_SR0_NCE7_SHIFT)) & M7_ERM_SR0_NCE7_MASK)

#define M7_ERM_SR0_SBC7_MASK                     (0x8U)
#define M7_ERM_SR0_SBC7_SHIFT                    (3U)
/*! SBC7 - SBC7
 *  0b0..No single-bit correction event on Memory 7 detected.
 *  0b1..Single-bit correction event on Memory 7 detected.
 */
#define M7_ERM_SR0_SBC7(x)                       (((uint32_t)(((uint32_t)(x)) << M7_ERM_SR0_SBC7_SHIFT)) & M7_ERM_SR0_SBC7_MASK)

#define M7_ERM_SR0_NCE6_MASK                     (0x40U)
#define M7_ERM_SR0_NCE6_SHIFT                    (6U)
/*! NCE6 - NCE6
 *  0b0..No non-correctable error event on Memory 6 detected.
 *  0b1..Non-correctable error event on Memory 6 detected.
 */
#define M7_ERM_SR0_NCE6(x)                       (((uint32_t)(((uint32_t)(x)) << M7_ERM_SR0_NCE6_SHIFT)) & M7_ERM_SR0_NCE6_MASK)

#define M7_ERM_SR0_SBC6_MASK                     (0x80U)
#define M7_ERM_SR0_SBC6_SHIFT                    (7U)
/*! SBC6 - SBC6
 *  0b0..No single-bit correction event on Memory 6 detected.
 *  0b1..Single-bit correction event on Memory 6 detected.
 */
#define M7_ERM_SR0_SBC6(x)                       (((uint32_t)(((uint32_t)(x)) << M7_ERM_SR0_SBC6_SHIFT)) & M7_ERM_SR0_SBC6_MASK)

#define M7_ERM_SR0_NCE5_MASK                     (0x400U)
#define M7_ERM_SR0_NCE5_SHIFT                    (10U)
/*! NCE5 - NCE5
 *  0b0..No non-correctable error event on Memory 5 detected.
 *  0b1..Non-correctable error event on Memory 5 detected.
 */
#define M7_ERM_SR0_NCE5(x)                       (((uint32_t)(((uint32_t)(x)) << M7_ERM_SR0_NCE5_SHIFT)) & M7_ERM_SR0_NCE5_MASK)

#define M7_ERM_SR0_SBC5_MASK                     (0x800U)
#define M7_ERM_SR0_SBC5_SHIFT                    (11U)
/*! SBC5 - SBC5
 *  0b0..No single-bit correction event on Memory 5 detected.
 *  0b1..Single-bit correction event on Memory 5 detected.
 */
#define M7_ERM_SR0_SBC5(x)                       (((uint32_t)(((uint32_t)(x)) << M7_ERM_SR0_SBC5_SHIFT)) & M7_ERM_SR0_SBC5_MASK)

#define M7_ERM_SR0_NCE3_MASK                     (0x40000U)
#define M7_ERM_SR0_NCE3_SHIFT                    (18U)
/*! NCE3 - NCE3
 *  0b0..No non-correctable error event on Memory 3 detected.
 *  0b1..Non-correctable error event on Memory 3 detected.
 */
#define M7_ERM_SR0_NCE3(x)                       (((uint32_t)(((uint32_t)(x)) << M7_ERM_SR0_NCE3_SHIFT)) & M7_ERM_SR0_NCE3_MASK)

#define M7_ERM_SR0_SBC3_MASK                     (0x80000U)
#define M7_ERM_SR0_SBC3_SHIFT                    (19U)
/*! SBC3 - SBC3
 *  0b0..No single-bit correction event on Memory 3 detected.
 *  0b1..Single-bit correction event on Memory 3 detected.
 */
#define M7_ERM_SR0_SBC3(x)                       (((uint32_t)(((uint32_t)(x)) << M7_ERM_SR0_SBC3_SHIFT)) & M7_ERM_SR0_SBC3_MASK)

#define M7_ERM_SR0_NCE2_MASK                     (0x400000U)
#define M7_ERM_SR0_NCE2_SHIFT                    (22U)
/*! NCE2 - NCE2
 *  0b0..No non-correctable error event on Memory 2 detected.
 *  0b1..Non-correctable error event on Memory 2 detected.
 */
#define M7_ERM_SR0_NCE2(x)                       (((uint32_t)(((uint32_t)(x)) << M7_ERM_SR0_NCE2_SHIFT)) & M7_ERM_SR0_NCE2_MASK)

#define M7_ERM_SR0_SBC2_MASK                     (0x800000U)
#define M7_ERM_SR0_SBC2_SHIFT                    (23U)
/*! SBC2 - SBC2
 *  0b0..No single-bit correction event on Memory 2 detected.
 *  0b1..Single-bit correction event on Memory 2 detected.
 */
#define M7_ERM_SR0_SBC2(x)                       (((uint32_t)(((uint32_t)(x)) << M7_ERM_SR0_SBC2_SHIFT)) & M7_ERM_SR0_SBC2_MASK)

#define M7_ERM_SR0_NCE1_MASK                     (0x4000000U)
#define M7_ERM_SR0_NCE1_SHIFT                    (26U)
/*! NCE1 - NCE1
 *  0b0..No non-correctable error event on Memory 1 detected.
 *  0b1..Non-correctable error event on Memory 1 detected.
 */
#define M7_ERM_SR0_NCE1(x)                       (((uint32_t)(((uint32_t)(x)) << M7_ERM_SR0_NCE1_SHIFT)) & M7_ERM_SR0_NCE1_MASK)

#define M7_ERM_SR0_SBC1_MASK                     (0x8000000U)
#define M7_ERM_SR0_SBC1_SHIFT                    (27U)
/*! SBC1 - SBC1
 *  0b0..No single-bit correction event on Memory 1 detected.
 *  0b1..Single-bit correction event on Memory 1 detected.
 */
#define M7_ERM_SR0_SBC1(x)                       (((uint32_t)(((uint32_t)(x)) << M7_ERM_SR0_SBC1_SHIFT)) & M7_ERM_SR0_SBC1_MASK)

#define M7_ERM_SR0_NCE0_MASK                     (0x40000000U)
#define M7_ERM_SR0_NCE0_SHIFT                    (30U)
/*! NCE0 - NCE0
 *  0b0..No non-correctable error event on Memory 0 detected.
 *  0b1..Non-correctable error event on Memory 0 detected.
 */
#define M7_ERM_SR0_NCE0(x)                       (((uint32_t)(((uint32_t)(x)) << M7_ERM_SR0_NCE0_SHIFT)) & M7_ERM_SR0_NCE0_MASK)

#define M7_ERM_SR0_SBC0_MASK                     (0x80000000U)
#define M7_ERM_SR0_SBC0_SHIFT                    (31U)
/*! SBC0 - SBC0
 *  0b0..No single-bit correction event on Memory 0 detected.
 *  0b1..Single-bit correction event on Memory 0 detected.
 */
#define M7_ERM_SR0_SBC0(x)                       (((uint32_t)(((uint32_t)(x)) << M7_ERM_SR0_SBC0_SHIFT)) & M7_ERM_SR0_SBC0_MASK)
/*! @} */

/*! @name CORR_ERR_CNT0 - ERM Memory 0 Correctable Error Count Register */
/*! @{ */

#define M7_ERM_CORR_ERR_CNT0_COUNT_MASK          (0xFFU)
#define M7_ERM_CORR_ERR_CNT0_COUNT_SHIFT         (0U)
/*! COUNT - Memory n Correctable Error Count */
#define M7_ERM_CORR_ERR_CNT0_COUNT(x)            (((uint32_t)(((uint32_t)(x)) << M7_ERM_CORR_ERR_CNT0_COUNT_SHIFT)) & M7_ERM_CORR_ERR_CNT0_COUNT_MASK)
/*! @} */

/*! @name CORR_ERR_CNT1 - ERM Memory 1 Correctable Error Count Register */
/*! @{ */

#define M7_ERM_CORR_ERR_CNT1_COUNT_MASK          (0xFFU)
#define M7_ERM_CORR_ERR_CNT1_COUNT_SHIFT         (0U)
/*! COUNT - Memory n Correctable Error Count */
#define M7_ERM_CORR_ERR_CNT1_COUNT(x)            (((uint32_t)(((uint32_t)(x)) << M7_ERM_CORR_ERR_CNT1_COUNT_SHIFT)) & M7_ERM_CORR_ERR_CNT1_COUNT_MASK)
/*! @} */

/*! @name CORR_ERR_CNT2 - ERM Memory 2 Correctable Error Count Register */
/*! @{ */

#define M7_ERM_CORR_ERR_CNT2_COUNT_MASK          (0xFFU)
#define M7_ERM_CORR_ERR_CNT2_COUNT_SHIFT         (0U)
/*! COUNT - Memory n Correctable Error Count */
#define M7_ERM_CORR_ERR_CNT2_COUNT(x)            (((uint32_t)(((uint32_t)(x)) << M7_ERM_CORR_ERR_CNT2_COUNT_SHIFT)) & M7_ERM_CORR_ERR_CNT2_COUNT_MASK)
/*! @} */

/*! @name CORR_ERR_CNT3 - ERM Memory 3 Correctable Error Count Register */
/*! @{ */

#define M7_ERM_CORR_ERR_CNT3_COUNT_MASK          (0xFFU)
#define M7_ERM_CORR_ERR_CNT3_COUNT_SHIFT         (0U)
/*! COUNT - Memory n Correctable Error Count */
#define M7_ERM_CORR_ERR_CNT3_COUNT(x)            (((uint32_t)(((uint32_t)(x)) << M7_ERM_CORR_ERR_CNT3_COUNT_SHIFT)) & M7_ERM_CORR_ERR_CNT3_COUNT_MASK)
/*! @} */

/*! @name EAR5 - ERM Memory 5 Error Address Register */
/*! @{ */

#define M7_ERM_EAR5_EAR_MASK                     (0xFFFFFFFFU)
#define M7_ERM_EAR5_EAR_SHIFT                    (0U)
/*! EAR - EAR */
#define M7_ERM_EAR5_EAR(x)                       (((uint32_t)(((uint32_t)(x)) << M7_ERM_EAR5_EAR_SHIFT)) & M7_ERM_EAR5_EAR_MASK)
/*! @} */

/*! @name SYN5 - ERM Memory 5 Syndrome Register */
/*! @{ */

#define M7_ERM_SYN5_SYNDROME_MASK                (0xFF000000U)
#define M7_ERM_SYN5_SYNDROME_SHIFT               (24U)
/*! SYNDROME - SYNDROME */
#define M7_ERM_SYN5_SYNDROME(x)                  (((uint32_t)(((uint32_t)(x)) << M7_ERM_SYN5_SYNDROME_SHIFT)) & M7_ERM_SYN5_SYNDROME_MASK)
/*! @} */

/*! @name CORR_ERR_CNT5 - ERM Memory 5 Correctable Error Count Register */
/*! @{ */

#define M7_ERM_CORR_ERR_CNT5_COUNT_MASK          (0xFFU)
#define M7_ERM_CORR_ERR_CNT5_COUNT_SHIFT         (0U)
/*! COUNT - Memory n Correctable Error Count */
#define M7_ERM_CORR_ERR_CNT5_COUNT(x)            (((uint32_t)(((uint32_t)(x)) << M7_ERM_CORR_ERR_CNT5_COUNT_SHIFT)) & M7_ERM_CORR_ERR_CNT5_COUNT_MASK)
/*! @} */

/*! @name EAR6 - ERM Memory 6 Error Address Register */
/*! @{ */

#define M7_ERM_EAR6_EAR_MASK                     (0xFFFFFFFFU)
#define M7_ERM_EAR6_EAR_SHIFT                    (0U)
/*! EAR - EAR */
#define M7_ERM_EAR6_EAR(x)                       (((uint32_t)(((uint32_t)(x)) << M7_ERM_EAR6_EAR_SHIFT)) & M7_ERM_EAR6_EAR_MASK)
/*! @} */

/*! @name SYN6 - ERM Memory 6 Syndrome Register */
/*! @{ */

#define M7_ERM_SYN6_SYNDROME_MASK                (0xFF000000U)
#define M7_ERM_SYN6_SYNDROME_SHIFT               (24U)
/*! SYNDROME - SYNDROME */
#define M7_ERM_SYN6_SYNDROME(x)                  (((uint32_t)(((uint32_t)(x)) << M7_ERM_SYN6_SYNDROME_SHIFT)) & M7_ERM_SYN6_SYNDROME_MASK)
/*! @} */

/*! @name CORR_ERR_CNT6 - ERM Memory 6 Correctable Error Count Register */
/*! @{ */

#define M7_ERM_CORR_ERR_CNT6_COUNT_MASK          (0xFFU)
#define M7_ERM_CORR_ERR_CNT6_COUNT_SHIFT         (0U)
/*! COUNT - Memory n Correctable Error Count */
#define M7_ERM_CORR_ERR_CNT6_COUNT(x)            (((uint32_t)(((uint32_t)(x)) << M7_ERM_CORR_ERR_CNT6_COUNT_SHIFT)) & M7_ERM_CORR_ERR_CNT6_COUNT_MASK)
/*! @} */

/*! @name EAR7 - ERM Memory 7 Error Address Register */
/*! @{ */

#define M7_ERM_EAR7_EAR_MASK                     (0xFFFFFFFFU)
#define M7_ERM_EAR7_EAR_SHIFT                    (0U)
/*! EAR - EAR */
#define M7_ERM_EAR7_EAR(x)                       (((uint32_t)(((uint32_t)(x)) << M7_ERM_EAR7_EAR_SHIFT)) & M7_ERM_EAR7_EAR_MASK)
/*! @} */

/*! @name SYN7 - ERM Memory 7 Syndrome Register */
/*! @{ */

#define M7_ERM_SYN7_SYNDROME_MASK                (0xFF000000U)
#define M7_ERM_SYN7_SYNDROME_SHIFT               (24U)
/*! SYNDROME - SYNDROME */
#define M7_ERM_SYN7_SYNDROME(x)                  (((uint32_t)(((uint32_t)(x)) << M7_ERM_SYN7_SYNDROME_SHIFT)) & M7_ERM_SYN7_SYNDROME_MASK)
/*! @} */

/*! @name CORR_ERR_CNT7 - ERM Memory 7 Correctable Error Count Register */
/*! @{ */

#define M7_ERM_CORR_ERR_CNT7_COUNT_MASK          (0xFFU)
#define M7_ERM_CORR_ERR_CNT7_COUNT_SHIFT         (0U)
/*! COUNT - Memory n Correctable Error Count */
#define M7_ERM_CORR_ERR_CNT7_COUNT(x)            (((uint32_t)(((uint32_t)(x)) << M7_ERM_CORR_ERR_CNT7_COUNT_SHIFT)) & M7_ERM_CORR_ERR_CNT7_COUNT_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group M7_ERM_Register_Masks */


/*!
 * @}
 */ /* end of group M7_ERM_Peripheral_Access_Layer */


/*
** End of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic pop
  #else
    #pragma pop
  #endif
#elif defined(__GNUC__)
  /* leave anonymous unions enabled */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=default
#else
  #error Not supported compiler type
#endif

/*!
 * @}
 */ /* end of group Peripheral_access_layer */


#endif  /* M7_ERM_H_ */

