// Seed: 245843684
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_4;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  inout wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  uwire id_11;
  wire  id_13;
  wire  id_14;
  wire  id_15;
  always @(negedge id_4) begin
    begin
      id_11 = 1;
    end
  end
  module_0(
      id_6, id_11, id_6
  );
  wire id_16;
endmodule
