Information: Building the design 'key_expansion'. (HDL-193)
Warning:  File /home/che0514/AES_CTR/dc_file/key_expansion-verilog.pvl not found, or does not contain a usable description of key_expansion. (ELAB-320)
Presto compilation completed successfully.
Error: Can't find inout port 'inv_en' on reference to 'shift_rows' in 'AES_256_3'. (LINK-1)
Warning: Unable to resolve reference 'shift_rows' in 'AES_256_3'. (LINK-5)
Error: Can't find inout port 'inv_en' on reference to 'mix_columns' in 'AES_256_3'. (LINK-1)
Warning: Unable to resolve reference 'mix_columns' in 'AES_256_3'. (LINK-5)
Error: Can't find inout port 'inv_en' on reference to 'shift_rows' in 'AES_256_2'. (LINK-1)
Warning: Unable to resolve reference 'shift_rows' in 'AES_256_2'. (LINK-5)
Error: Can't find inout port 'inv_en' on reference to 'mix_columns' in 'AES_256_2'. (LINK-1)
Warning: Unable to resolve reference 'mix_columns' in 'AES_256_2'. (LINK-5)
Error: Can't find inout port 'inv_en' on reference to 'shift_rows' in 'AES_256_1'. (LINK-1)
Warning: Unable to resolve reference 'shift_rows' in 'AES_256_1'. (LINK-5)
Error: Can't find inout port 'inv_en' on reference to 'mix_columns' in 'AES_256_1'. (LINK-1)
Warning: Unable to resolve reference 'mix_columns' in 'AES_256_1'. (LINK-5)
Error: Can't find inout port 'inv_en' on reference to 'shift_rows' in 'AES_256_0'. (LINK-1)
Warning: Unable to resolve reference 'shift_rows' in 'AES_256_0'. (LINK-5)
Error: Can't find inout port 'inv_en' on reference to 'mix_columns' in 'AES_256_0'. (LINK-1)
Warning: Unable to resolve reference 'mix_columns' in 'AES_256_0'. (LINK-5)
Warning: Unable to resolve reference 'key_expansion' in 'AES_256_CTR'. (LINK-5)
Warning: Design 'AES_256_CTR' has '1' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Checking out the license 'DesignWare'. (SEC-104)
Error: Set of commands 
	'set_attribute [current_design] "canonical_name" "DW01_add" -type "string" -quiet
set_attribute "A" "canonical_pin_number" "0" -type "integer" -bus -quiet
set_attribute "B" "canonical_pin_number" "1" -type "integer" -bus -quiet
set_attribute "CI" "canonical_pin_number" "2" -type "integer" -bus -quiet
set_attribute "SUM" "canonical_pin_number" "3" -type "integer" -bus -quiet
set_attribute "CO" "canonical_pin_number" "4" -type "integer" -bus -quiet
set ::suppress_errors [concat $::suppress_errors {EQN-10}]
set save_suppress_dw01_add [lminus $::suppress_errors {EQN-10}]
set ::suppress_errors {VHDL-2023 UID-95 EQN-19 TIM-103}
set_attribute [current_design] "standard_part:synopsys-private" "TRUE" -type "boolean" -quiet
set_model_load 4 [all_outputs]
set_model_drive 1 [all_inputs]
set_structure "true"
set_flatten "false"
if { [get_attribute [current_design] {$width}] < 5 }  {
    set_ungroup [current_design] "true" 
} else {
  set_map_only [find "reference" "GTECH_ADD_ABC"] "true" 
}
set_max_area 0
set_attribute [current_design] "date" "04.12.96" -type "string" -quiet
set_attribute [current_design] "DesignWare" "TRUE" -type "boolean" -quiet
set_attribute [current_design] "vendor" "Synopsys" -type "string" -quiet
set_attribute [current_design] "library" "dw01" -type "string" -quiet
set_attribute [current_design] "keyword" "math" -type "string" -quiet
set_attribute [current_design] "abstract" "Ripple Adder with carry-in and carry-out" -type "string" -quiet
set_attribute [current_design] "designer" "Paul Scheidt" -type "string" -quiet 
set_attribute [current_design] "DesignWare_version" "8ae680ff" -type "string" -quiet
set_attribute [current_design] "DesignWare_release" "D-2010.03:U-2022.12-DWBB_202212.0" -type "string" -quiet
set ::suppress_errors $save_suppress_dw01_add
unset save_suppress_dw01_add
' have one or more unsupported embedded script commands.  (UIO-201)
Error: Design 'DW01_add_width6' has embedded script processing errors. (UIO-162)
Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : AES_256_CTR
Version: U-2022.12
Date   : Sat May 18 21:48:50 2024
****************************************

Operating Conditions: ss_typical_max_0p81v_125c   Library: sc9_cln40g_base_rvt_ss_typical_max_0p81v_125c
Wire Load Model Mode: top
No paths.

Warning: Reports may be inaccurate and/or incomplete due to interrupt. (RPT-1)

1
