{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1537900938381 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1537900938390 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 25 15:42:18 2018 " "Processing started: Tue Sep 25 15:42:18 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1537900938390 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537900938390 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off relogio -c relogio " "Command: quartus_map --read_settings_files=on --write_settings_files=off relogio -c relogio" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537900938391 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1537900939204 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1537900939205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "relogio.vhd 2 1 " "Found 2 design units, including 1 entities, in source file relogio.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 relogio-arch " "Found design unit 1: relogio-arch" {  } { { "relogio.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/relogio.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537900963670 ""} { "Info" "ISGN_ENTITY_NAME" "1 relogio " "Found entity 1: relogio" {  } { { "relogio.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/relogio.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537900963670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537900963670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rommif.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rommif.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 romMif-initFileROM " "Found design unit 1: romMif-initFileROM" {  } { { "romMif.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/romMif.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537900963675 ""} { "Info" "ISGN_ENTITY_NAME" "1 romMif " "Found entity 1: romMif" {  } { { "romMif.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/romMif.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537900963675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537900963675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-alu_arch " "Found design unit 1: alu-alu_arch" {  } { { "alu.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/alu.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537900963679 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/alu.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537900963679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537900963679 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.vhd " "Entity \"mux\" obtained from \"mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "mux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/mux.vhd" 5 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1537900963683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-mux_arch " "Found design unit 1: mux-mux_arch" {  } { { "mux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/mux.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537900963684 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/mux.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537900963684 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537900963684 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorhex7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorhex7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/conversorHex7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537900963688 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537900963688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537900963688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registrador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registrador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Registrador-comportamento " "Found design unit 1: Registrador-comportamento" {  } { { "Registrador.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/Registrador.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537900963693 ""} { "Info" "ISGN_ENTITY_NAME" "1 Registrador " "Found entity 1: Registrador" {  } { { "Registrador.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/Registrador.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537900963693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537900963693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorgenerico.vhd 3 1 " "Found 3 design units, including 1 entities, in source file divisorgenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenerico-divisaoPor2 " "Found design unit 1: divisorGenerico-divisaoPor2" {  } { { "divisorGenerico.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/divisorGenerico.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537900963697 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 divisorGenerico-divisaoGenerica " "Found design unit 2: divisorGenerico-divisaoGenerica" {  } { { "divisorGenerico.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/divisorGenerico.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537900963697 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenerico " "Found entity 1: divisorGenerico" {  } { { "divisorGenerico.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/divisorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537900963697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537900963697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dmux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dmux-dmux_arch " "Found design unit 1: dmux-dmux_arch" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/dmux.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537900963702 ""} { "Info" "ISGN_ENTITY_NAME" "1 dmux " "Found entity 1: dmux" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/dmux.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537900963702 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537900963702 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero.vhd 2 1 " "Found 2 design units, including 1 entities, in source file zero.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zero-zero_arch " "Found design unit 1: zero-zero_arch" {  } { { "zero.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/zero.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537900963705 ""} { "Info" "ISGN_ENTITY_NAME" "1 zero " "Found entity 1: zero" {  } { { "zero.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/zero.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537900963705 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537900963705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockprescaler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clockprescaler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ClockPrescaler-Behavioral " "Found design unit 1: ClockPrescaler-Behavioral" {  } { { "ClockPrescaler.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/ClockPrescaler.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537900963709 ""} { "Info" "ISGN_ENTITY_NAME" "1 ClockPrescaler " "Found entity 1: ClockPrescaler" {  } { { "ClockPrescaler.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/ClockPrescaler.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537900963709 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537900963709 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pchandler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pchandler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PCHandler-PCHandler_arch " "Found design unit 1: PCHandler-PCHandler_arch" {  } { { "PCHandler.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/PCHandler.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537900963714 ""} { "Info" "ISGN_ENTITY_NAME" "1 PCHandler " "Found entity 1: PCHandler" {  } { { "PCHandler.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/PCHandler.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537900963714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537900963714 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "relogio " "Elaborating entity \"relogio\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1537900963864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "romMif romMif:e1 " "Elaborating entity \"romMif\" for hierarchy \"romMif:e1\"" {  } { { "relogio.vhd" "e1" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/relogio.vhd" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537900963870 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "content romMif.vhd(23) " "VHDL Signal Declaration warning at romMif.vhd(23): used implicit default value for signal \"content\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "romMif.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/romMif.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1537900963873 "|relogio|romMif:e1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Registrador Registrador:q1 " "Elaborating entity \"Registrador\" for hierarchy \"Registrador:q1\"" {  } { { "relogio.vhd" "q1" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/relogio.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537900963875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCHandler PCHandler:q8 " "Elaborating entity \"PCHandler\" for hierarchy \"PCHandler:q8\"" {  } { { "relogio.vhd" "q8" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/relogio.vhd" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537900963884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux mux:e2 " "Elaborating entity \"mux\" for hierarchy \"mux:e2\"" {  } { { "relogio.vhd" "e2" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/relogio.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537900963887 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "selected mux.vhd(19) " "VHDL Process Statement warning at mux.vhd(19): inferring latch(es) for signal or variable \"selected\", which holds its previous value in one or more paths through the process" {  } { { "mux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/mux.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1537900963889 "|relogio|mux:e2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[0\] mux.vhd(19) " "Inferred latch for \"selected\[0\]\" at mux.vhd(19)" {  } { { "mux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/mux.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537900963889 "|relogio|mux:e2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[1\] mux.vhd(19) " "Inferred latch for \"selected\[1\]\" at mux.vhd(19)" {  } { { "mux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/mux.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537900963889 "|relogio|mux:e2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[2\] mux.vhd(19) " "Inferred latch for \"selected\[2\]\" at mux.vhd(19)" {  } { { "mux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/mux.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537900963889 "|relogio|mux:e2"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "selected\[3\] mux.vhd(19) " "Inferred latch for \"selected\[3\]\" at mux.vhd(19)" {  } { { "mux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/mux.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537900963889 "|relogio|mux:e2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:e3 " "Elaborating entity \"alu\" for hierarchy \"alu:e3\"" {  } { { "relogio.vhd" "e3" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/relogio.vhd" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537900963891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zero zero:t1 " "Elaborating entity \"zero\" for hierarchy \"zero:t1\"" {  } { { "relogio.vhd" "t1" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/relogio.vhd" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537900963967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg conversorHex7Seg:e4 " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"conversorHex7Seg:e4\"" {  } { { "relogio.vhd" "e4" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/relogio.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537900963971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmux dmux:e5 " "Elaborating entity \"dmux\" for hierarchy \"dmux:e5\"" {  } { { "relogio.vhd" "e5" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/relogio.vhd" 203 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537900963977 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o1 dmux.vhd(21) " "VHDL Process Statement warning at dmux.vhd(21): inferring latch(es) for signal or variable \"o1\", which holds its previous value in one or more paths through the process" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/dmux.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1537900963981 "|relogio|dmux:e5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o2 dmux.vhd(21) " "VHDL Process Statement warning at dmux.vhd(21): inferring latch(es) for signal or variable \"o2\", which holds its previous value in one or more paths through the process" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/dmux.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1537900963981 "|relogio|dmux:e5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o3 dmux.vhd(21) " "VHDL Process Statement warning at dmux.vhd(21): inferring latch(es) for signal or variable \"o3\", which holds its previous value in one or more paths through the process" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/dmux.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1537900963982 "|relogio|dmux:e5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o4 dmux.vhd(21) " "VHDL Process Statement warning at dmux.vhd(21): inferring latch(es) for signal or variable \"o4\", which holds its previous value in one or more paths through the process" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/dmux.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1537900963982 "|relogio|dmux:e5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o5 dmux.vhd(21) " "VHDL Process Statement warning at dmux.vhd(21): inferring latch(es) for signal or variable \"o5\", which holds its previous value in one or more paths through the process" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/dmux.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1537900963982 "|relogio|dmux:e5"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o6 dmux.vhd(21) " "VHDL Process Statement warning at dmux.vhd(21): inferring latch(es) for signal or variable \"o6\", which holds its previous value in one or more paths through the process" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/dmux.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1537900963983 "|relogio|dmux:e5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o6\[0\] dmux.vhd(21) " "Inferred latch for \"o6\[0\]\" at dmux.vhd(21)" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/dmux.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537900963983 "|relogio|dmux:e5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o6\[1\] dmux.vhd(21) " "Inferred latch for \"o6\[1\]\" at dmux.vhd(21)" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/dmux.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537900963983 "|relogio|dmux:e5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o6\[2\] dmux.vhd(21) " "Inferred latch for \"o6\[2\]\" at dmux.vhd(21)" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/dmux.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537900963983 "|relogio|dmux:e5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o6\[3\] dmux.vhd(21) " "Inferred latch for \"o6\[3\]\" at dmux.vhd(21)" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/dmux.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537900963983 "|relogio|dmux:e5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o5\[0\] dmux.vhd(21) " "Inferred latch for \"o5\[0\]\" at dmux.vhd(21)" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/dmux.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537900963983 "|relogio|dmux:e5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o5\[1\] dmux.vhd(21) " "Inferred latch for \"o5\[1\]\" at dmux.vhd(21)" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/dmux.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537900963984 "|relogio|dmux:e5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o5\[2\] dmux.vhd(21) " "Inferred latch for \"o5\[2\]\" at dmux.vhd(21)" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/dmux.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537900963984 "|relogio|dmux:e5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o5\[3\] dmux.vhd(21) " "Inferred latch for \"o5\[3\]\" at dmux.vhd(21)" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/dmux.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537900963984 "|relogio|dmux:e5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o4\[0\] dmux.vhd(21) " "Inferred latch for \"o4\[0\]\" at dmux.vhd(21)" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/dmux.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537900963984 "|relogio|dmux:e5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o4\[1\] dmux.vhd(21) " "Inferred latch for \"o4\[1\]\" at dmux.vhd(21)" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/dmux.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537900963984 "|relogio|dmux:e5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o4\[2\] dmux.vhd(21) " "Inferred latch for \"o4\[2\]\" at dmux.vhd(21)" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/dmux.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537900963984 "|relogio|dmux:e5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o4\[3\] dmux.vhd(21) " "Inferred latch for \"o4\[3\]\" at dmux.vhd(21)" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/dmux.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537900963984 "|relogio|dmux:e5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o3\[0\] dmux.vhd(21) " "Inferred latch for \"o3\[0\]\" at dmux.vhd(21)" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/dmux.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537900963985 "|relogio|dmux:e5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o3\[1\] dmux.vhd(21) " "Inferred latch for \"o3\[1\]\" at dmux.vhd(21)" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/dmux.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537900963985 "|relogio|dmux:e5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o3\[2\] dmux.vhd(21) " "Inferred latch for \"o3\[2\]\" at dmux.vhd(21)" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/dmux.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537900963985 "|relogio|dmux:e5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o3\[3\] dmux.vhd(21) " "Inferred latch for \"o3\[3\]\" at dmux.vhd(21)" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/dmux.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537900963985 "|relogio|dmux:e5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o2\[0\] dmux.vhd(21) " "Inferred latch for \"o2\[0\]\" at dmux.vhd(21)" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/dmux.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537900963985 "|relogio|dmux:e5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o2\[1\] dmux.vhd(21) " "Inferred latch for \"o2\[1\]\" at dmux.vhd(21)" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/dmux.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537900963985 "|relogio|dmux:e5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o2\[2\] dmux.vhd(21) " "Inferred latch for \"o2\[2\]\" at dmux.vhd(21)" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/dmux.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537900963986 "|relogio|dmux:e5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o2\[3\] dmux.vhd(21) " "Inferred latch for \"o2\[3\]\" at dmux.vhd(21)" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/dmux.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537900963986 "|relogio|dmux:e5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o1\[0\] dmux.vhd(21) " "Inferred latch for \"o1\[0\]\" at dmux.vhd(21)" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/dmux.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537900963986 "|relogio|dmux:e5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o1\[1\] dmux.vhd(21) " "Inferred latch for \"o1\[1\]\" at dmux.vhd(21)" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/dmux.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537900963986 "|relogio|dmux:e5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o1\[2\] dmux.vhd(21) " "Inferred latch for \"o1\[2\]\" at dmux.vhd(21)" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/dmux.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537900963987 "|relogio|dmux:e5"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o1\[3\] dmux.vhd(21) " "Inferred latch for \"o1\[3\]\" at dmux.vhd(21)" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/dmux.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537900963987 "|relogio|dmux:e5"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmux dmux:e6 " "Elaborating entity \"dmux\" for hierarchy \"dmux:e6\"" {  } { { "relogio.vhd" "e6" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/relogio.vhd" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537900963990 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o1 dmux.vhd(21) " "VHDL Process Statement warning at dmux.vhd(21): inferring latch(es) for signal or variable \"o1\", which holds its previous value in one or more paths through the process" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/dmux.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1537900963995 "|relogio|dmux:e6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o2 dmux.vhd(21) " "VHDL Process Statement warning at dmux.vhd(21): inferring latch(es) for signal or variable \"o2\", which holds its previous value in one or more paths through the process" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/dmux.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1537900963995 "|relogio|dmux:e6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o3 dmux.vhd(21) " "VHDL Process Statement warning at dmux.vhd(21): inferring latch(es) for signal or variable \"o3\", which holds its previous value in one or more paths through the process" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/dmux.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1537900963995 "|relogio|dmux:e6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o4 dmux.vhd(21) " "VHDL Process Statement warning at dmux.vhd(21): inferring latch(es) for signal or variable \"o4\", which holds its previous value in one or more paths through the process" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/dmux.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1537900963995 "|relogio|dmux:e6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o5 dmux.vhd(21) " "VHDL Process Statement warning at dmux.vhd(21): inferring latch(es) for signal or variable \"o5\", which holds its previous value in one or more paths through the process" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/dmux.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1537900963996 "|relogio|dmux:e6"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "o6 dmux.vhd(21) " "VHDL Process Statement warning at dmux.vhd(21): inferring latch(es) for signal or variable \"o6\", which holds its previous value in one or more paths through the process" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/dmux.vhd" 21 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1537900963996 "|relogio|dmux:e6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o6\[0\] dmux.vhd(21) " "Inferred latch for \"o6\[0\]\" at dmux.vhd(21)" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/dmux.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537900963996 "|relogio|dmux:e6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o6\[1\] dmux.vhd(21) " "Inferred latch for \"o6\[1\]\" at dmux.vhd(21)" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/dmux.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537900963997 "|relogio|dmux:e6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o6\[2\] dmux.vhd(21) " "Inferred latch for \"o6\[2\]\" at dmux.vhd(21)" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/dmux.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537900963997 "|relogio|dmux:e6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o6\[3\] dmux.vhd(21) " "Inferred latch for \"o6\[3\]\" at dmux.vhd(21)" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/dmux.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537900963997 "|relogio|dmux:e6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o6\[4\] dmux.vhd(21) " "Inferred latch for \"o6\[4\]\" at dmux.vhd(21)" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/dmux.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537900963997 "|relogio|dmux:e6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o6\[5\] dmux.vhd(21) " "Inferred latch for \"o6\[5\]\" at dmux.vhd(21)" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/dmux.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537900963997 "|relogio|dmux:e6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o6\[6\] dmux.vhd(21) " "Inferred latch for \"o6\[6\]\" at dmux.vhd(21)" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/dmux.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537900963998 "|relogio|dmux:e6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o5\[0\] dmux.vhd(21) " "Inferred latch for \"o5\[0\]\" at dmux.vhd(21)" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/dmux.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537900963998 "|relogio|dmux:e6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o5\[1\] dmux.vhd(21) " "Inferred latch for \"o5\[1\]\" at dmux.vhd(21)" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/dmux.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537900963998 "|relogio|dmux:e6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o5\[2\] dmux.vhd(21) " "Inferred latch for \"o5\[2\]\" at dmux.vhd(21)" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/dmux.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537900963999 "|relogio|dmux:e6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o5\[3\] dmux.vhd(21) " "Inferred latch for \"o5\[3\]\" at dmux.vhd(21)" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/dmux.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537900963999 "|relogio|dmux:e6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o5\[4\] dmux.vhd(21) " "Inferred latch for \"o5\[4\]\" at dmux.vhd(21)" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/dmux.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537900963999 "|relogio|dmux:e6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o5\[5\] dmux.vhd(21) " "Inferred latch for \"o5\[5\]\" at dmux.vhd(21)" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/dmux.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537900963999 "|relogio|dmux:e6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o5\[6\] dmux.vhd(21) " "Inferred latch for \"o5\[6\]\" at dmux.vhd(21)" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/dmux.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537900963999 "|relogio|dmux:e6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o4\[0\] dmux.vhd(21) " "Inferred latch for \"o4\[0\]\" at dmux.vhd(21)" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/dmux.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537900963999 "|relogio|dmux:e6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o4\[1\] dmux.vhd(21) " "Inferred latch for \"o4\[1\]\" at dmux.vhd(21)" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/dmux.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537900964000 "|relogio|dmux:e6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o4\[2\] dmux.vhd(21) " "Inferred latch for \"o4\[2\]\" at dmux.vhd(21)" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/dmux.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537900964000 "|relogio|dmux:e6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o4\[3\] dmux.vhd(21) " "Inferred latch for \"o4\[3\]\" at dmux.vhd(21)" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/dmux.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537900964000 "|relogio|dmux:e6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o4\[4\] dmux.vhd(21) " "Inferred latch for \"o4\[4\]\" at dmux.vhd(21)" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/dmux.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537900964000 "|relogio|dmux:e6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o4\[5\] dmux.vhd(21) " "Inferred latch for \"o4\[5\]\" at dmux.vhd(21)" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/dmux.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537900964000 "|relogio|dmux:e6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o4\[6\] dmux.vhd(21) " "Inferred latch for \"o4\[6\]\" at dmux.vhd(21)" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/dmux.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537900964000 "|relogio|dmux:e6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o3\[0\] dmux.vhd(21) " "Inferred latch for \"o3\[0\]\" at dmux.vhd(21)" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/dmux.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537900964001 "|relogio|dmux:e6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o3\[1\] dmux.vhd(21) " "Inferred latch for \"o3\[1\]\" at dmux.vhd(21)" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/dmux.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537900964001 "|relogio|dmux:e6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o3\[2\] dmux.vhd(21) " "Inferred latch for \"o3\[2\]\" at dmux.vhd(21)" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/dmux.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537900964001 "|relogio|dmux:e6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o3\[3\] dmux.vhd(21) " "Inferred latch for \"o3\[3\]\" at dmux.vhd(21)" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/dmux.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537900964001 "|relogio|dmux:e6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o3\[4\] dmux.vhd(21) " "Inferred latch for \"o3\[4\]\" at dmux.vhd(21)" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/dmux.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537900964001 "|relogio|dmux:e6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o3\[5\] dmux.vhd(21) " "Inferred latch for \"o3\[5\]\" at dmux.vhd(21)" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/dmux.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537900964001 "|relogio|dmux:e6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o3\[6\] dmux.vhd(21) " "Inferred latch for \"o3\[6\]\" at dmux.vhd(21)" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/dmux.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537900964001 "|relogio|dmux:e6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o2\[0\] dmux.vhd(21) " "Inferred latch for \"o2\[0\]\" at dmux.vhd(21)" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/dmux.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537900964002 "|relogio|dmux:e6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o2\[1\] dmux.vhd(21) " "Inferred latch for \"o2\[1\]\" at dmux.vhd(21)" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/dmux.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537900964002 "|relogio|dmux:e6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o2\[2\] dmux.vhd(21) " "Inferred latch for \"o2\[2\]\" at dmux.vhd(21)" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/dmux.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537900964002 "|relogio|dmux:e6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o2\[3\] dmux.vhd(21) " "Inferred latch for \"o2\[3\]\" at dmux.vhd(21)" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/dmux.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537900964002 "|relogio|dmux:e6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o2\[4\] dmux.vhd(21) " "Inferred latch for \"o2\[4\]\" at dmux.vhd(21)" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/dmux.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537900964002 "|relogio|dmux:e6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o2\[5\] dmux.vhd(21) " "Inferred latch for \"o2\[5\]\" at dmux.vhd(21)" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/dmux.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537900964002 "|relogio|dmux:e6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o2\[6\] dmux.vhd(21) " "Inferred latch for \"o2\[6\]\" at dmux.vhd(21)" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/dmux.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537900964003 "|relogio|dmux:e6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o1\[0\] dmux.vhd(21) " "Inferred latch for \"o1\[0\]\" at dmux.vhd(21)" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/dmux.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537900964003 "|relogio|dmux:e6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o1\[1\] dmux.vhd(21) " "Inferred latch for \"o1\[1\]\" at dmux.vhd(21)" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/dmux.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537900964003 "|relogio|dmux:e6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o1\[2\] dmux.vhd(21) " "Inferred latch for \"o1\[2\]\" at dmux.vhd(21)" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/dmux.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537900964003 "|relogio|dmux:e6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o1\[3\] dmux.vhd(21) " "Inferred latch for \"o1\[3\]\" at dmux.vhd(21)" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/dmux.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537900964004 "|relogio|dmux:e6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o1\[4\] dmux.vhd(21) " "Inferred latch for \"o1\[4\]\" at dmux.vhd(21)" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/dmux.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537900964004 "|relogio|dmux:e6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o1\[5\] dmux.vhd(21) " "Inferred latch for \"o1\[5\]\" at dmux.vhd(21)" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/dmux.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537900964004 "|relogio|dmux:e6"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "o1\[6\] dmux.vhd(21) " "Inferred latch for \"o1\[6\]\" at dmux.vhd(21)" {  } { { "dmux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/dmux.vhd" 21 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537900964004 "|relogio|dmux:e6"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "romMif:e1\|content " "RAM logic \"romMif:e1\|content\" is uninferred due to inappropriate RAM size" {  } { { "romMif.vhd" "content" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/romMif.vhd" 23 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1537900964678 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1537900964678 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/initROM.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/initROM.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1537900964681 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:e2\|selected\[0\] " "Latch mux:e2\|selected\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA whichDisplay\[2\] " "Ports D and ENA on the latch are fed by the same signal whichDisplay\[2\]" {  } { { "relogio.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/relogio.vhd" 157 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1537900965211 ""}  } { { "mux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/mux.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1537900965211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:e2\|selected\[1\] " "Latch mux:e2\|selected\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA whichDisplay\[2\] " "Ports D and ENA on the latch are fed by the same signal whichDisplay\[2\]" {  } { { "relogio.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/relogio.vhd" 157 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1537900965211 ""}  } { { "mux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/mux.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1537900965211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:e2\|selected\[2\] " "Latch mux:e2\|selected\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA whichDisplay\[2\] " "Ports D and ENA on the latch are fed by the same signal whichDisplay\[2\]" {  } { { "relogio.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/relogio.vhd" 157 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1537900965211 ""}  } { { "mux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/mux.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1537900965211 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "mux:e2\|selected\[3\] " "Latch mux:e2\|selected\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA whichDisplay\[2\] " "Ports D and ENA on the latch are fed by the same signal whichDisplay\[2\]" {  } { { "relogio.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/relogio.vhd" 157 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1537900965211 ""}  } { { "mux.vhd" "" { Text "C:/Users/Hugo/Documents/GitHub/DesignDeComputadores/relogio/mux.vhd" 19 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1537900965211 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1537900965448 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1537900966806 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537900966806 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "239 " "Implemented 239 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1537900967359 ""} { "Info" "ICUT_CUT_TM_OPINS" "61 " "Implemented 61 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1537900967359 ""} { "Info" "ICUT_CUT_TM_LCELLS" "177 " "Implemented 177 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1537900967359 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1537900967359 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4811 " "Peak virtual memory: 4811 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1537900967439 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 25 15:42:47 2018 " "Processing ended: Tue Sep 25 15:42:47 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1537900967439 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1537900967439 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:01 " "Total CPU time (on all processors): 00:01:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1537900967439 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1537900967439 ""}
