// Verilog netlist produced by program LSE :  version Radiant Software (64-bit) 3.0.0.24.1
// Netlist written on Mon Dec  5 22:09:01 2022
// Source file index table: 
// Object locations will have the form @<file_index>(<first_ line>[<left_column>],<last_line>[<right_column>])
// file 0 "//vs-home/tlyons01/es4/smack_buds/my_pll/rtl/my_pll.v"
// file 1 "//vs-home/tlyons01/es4/smack_buds/source/impl_1/collisions.vhd"
// file 2 "//vs-home/tlyons01/es4/smack_buds/source/impl_1/controller.vhd"
// file 3 "//vs-home/tlyons01/es4/smack_buds/source/impl_1/game_logic.vhd"
// file 4 "//vs-home/tlyons01/es4/smack_buds/source/impl_1/pattern_gen.vhd"
// file 5 "//vs-home/tlyons01/es4/smack_buds/source/impl_1/physics.vhd"
// file 6 "//vs-home/tlyons01/es4/smack_buds/source/impl_1/platform.vhd"
// file 7 "//vs-home/tlyons01/es4/smack_buds/source/impl_1/pllclock_to_60hz.vhd"
// file 8 "//vs-home/tlyons01/es4/smack_buds/source/impl_1/tony_idle_rom.vhd"
// file 9 "//vs-home/tlyons01/es4/smack_buds/source/impl_1/tony_run_rom1.vhd"
// file 10 "//vs-home/tlyons01/es4/smack_buds/source/impl_1/tony_run_rom2.vhd"
// file 11 "//vs-home/tlyons01/es4/smack_buds/source/impl_1/top.vhd"
// file 12 "//vs-home/tlyons01/es4/smack_buds/source/impl_1/vga.vhd"
// file 13 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_ice40up.v"
// file 14 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_ice40up.vhd"
// file 15 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/ccu2_b.v"
// file 16 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/fd1p3bz.v"
// file 17 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/fd1p3dz.v"
// file 18 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/fd1p3iz.v"
// file 19 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/fd1p3jz.v"
// file 20 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/hsosc.v"
// file 21 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/hsosc1p8v.v"
// file 22 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/ib.v"
// file 23 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/ifd1p3az.v"
// file 24 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/lsosc.v"
// file 25 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/lsosc1p8v.v"
// file 26 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/ob.v"
// file 27 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/obz_b.v"
// file 28 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/ofd1p3az.v"
// file 29 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/pdp4k.v"
// file 30 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/rgb.v"
// file 31 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/rgb1p8v.v"
// file 32 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/sp256k.v"
// file 33 "c:/program files/lscc/radiant/3.0/cae_library/simulation/verilog/ice40up/legacy.v"
// file 34 "c:/program files/lscc/radiant/3.0/ip/common/adder/rtl/lscc_adder.v"
// file 35 "c:/program files/lscc/radiant/3.0/ip/common/adder_subtractor/rtl/lscc_add_sub.v"
// file 36 "c:/program files/lscc/radiant/3.0/ip/common/complex_mult/rtl/lscc_complex_mult.v"
// file 37 "c:/program files/lscc/radiant/3.0/ip/common/counter/rtl/lscc_cntr.v"
// file 38 "c:/program files/lscc/radiant/3.0/ip/common/fifo/rtl/lscc_fifo.v"
// file 39 "c:/program files/lscc/radiant/3.0/ip/common/fifo_dc/rtl/lscc_fifo_dc.v"
// file 40 "c:/program files/lscc/radiant/3.0/ip/common/mult_accumulate/rtl/lscc_mult_accumulate.v"
// file 41 "c:/program files/lscc/radiant/3.0/ip/common/mult_add_sub/rtl/lscc_mult_add_sub.v"
// file 42 "c:/program files/lscc/radiant/3.0/ip/common/mult_add_sub_sum/rtl/lscc_mult_add_sub_sum.v"
// file 43 "c:/program files/lscc/radiant/3.0/ip/common/multiplier/rtl/lscc_multiplier.v"
// file 44 "c:/program files/lscc/radiant/3.0/ip/common/ram_dp/rtl/lscc_ram_dp.v"
// file 45 "c:/program files/lscc/radiant/3.0/ip/common/ram_dq/rtl/lscc_ram_dq.v"
// file 46 "c:/program files/lscc/radiant/3.0/ip/common/rom/rtl/lscc_rom.v"
// file 47 "c:/program files/lscc/radiant/3.0/ip/common/subtractor/rtl/lscc_subtractor.v"
// file 48 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_add.v"
// file 49 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_addsub.v"
// file 50 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_complex_mult.v"
// file 51 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_counter.v"
// file 52 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_dsp.v"
// file 53 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_fifo.v"
// file 54 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_fifo_dc.v"
// file 55 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_mac.v"
// file 56 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_mult.v"
// file 57 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_multaddsub.v"
// file 58 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_multaddsubsum.v"
// file 59 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_ram_dp.v"
// file 60 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_ram_dp_be.v"
// file 61 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_ram_dq.v"
// file 62 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_ram_dq_be.v"
// file 63 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_rom.v"
// file 64 "c:/program files/lscc/radiant/3.0/ip/pmi/pmi_sub.v"

//
// Verilog Description of module top
//

module top (input ext12m, output HSYNC, output VSYNC, output up, output [5:0]RGB, 
            output testPLLout, input controller_in, output controller_latch, 
            output controller_clock);   /* synthesis lineinfo="@11(5[8],5[11])"*/
    
    (* is_clock=1 *) wire ext12m_c;   /* synthesis lineinfo="@11(7[4],7[10])"*/
    (* is_clock=1 *) wire testPLLout_c;   /* synthesis lineinfo="@11(12[4],12[14])"*/
    (* is_clock=1, SET_AS_NETWORK="controller_latch_c" *) wire controller_latch_c;   /* synthesis lineinfo="@11(15[4],15[20])"*/
    (* is_clock=1, SET_AS_NETWORK="controller_clock_c" *) wire controller_clock_c;   /* synthesis lineinfo="@11(16[4],16[20])"*/
    (* is_clock=1 *) wire internal25clk;   /* synthesis lineinfo="@11(75[9],75[22])"*/
    (* is_clock=1 *) wire internal60hzclk;   /* synthesis lineinfo="@11(80[9],80[24])"*/
    
    wire up_c, RGB_c_5, RGB_c_4, RGB_c_3, RGB_c_2, RGB_c_1, RGB_c_0, 
        controller_in_c;
    wire [10:0]internalrow;   /* synthesis lineinfo="@11(76[9],76[20])"*/
    wire [10:0]internalcol;   /* synthesis lineinfo="@11(77[9],77[20])"*/
    
    wire internalvalid;
    wire [7:0]controller_buttons_signal;   /* synthesis lineinfo="@11(79[9],79[34])"*/
    wire [10:0]xpos;   /* synthesis lineinfo="@11(81[9],81[13])"*/
    wire [10:0]ypos;   /* synthesis lineinfo="@11(82[9],82[13])"*/
    
    wire GND_net, col_10__N_123, row_10__N_135, HSYNC_N_136, VSYNC_N_139;
    wire [10:0]drawing_tony_x_N_205;
    wire [10:0]drawing_tony_y_N_218;
    
    wire col_b, n397, x_10__N_363;
    wire [10:0]x_10__N_352;
    
    wire n3031, VCC_net, n3024, n2696;
    
    VLO i1 (.Z(GND_net));
    OB \RGB_pad[1]  (.I(RGB_c_1), .O(RGB[1]));   /* synthesis lineinfo="@11(11[4],11[7])"*/
    OB \RGB_pad[2]  (.I(RGB_c_2), .O(RGB[2]));   /* synthesis lineinfo="@11(11[4],11[7])"*/
    OB \RGB_pad[3]  (.I(RGB_c_3), .O(RGB[3]));   /* synthesis lineinfo="@11(11[4],11[7])"*/
    OB \RGB_pad[4]  (.I(RGB_c_4), .O(RGB[4]));   /* synthesis lineinfo="@11(11[4],11[7])"*/
    vga internalvga ({internalcol}, col_10__N_123, {internalrow}, n397, 
        internal25clk, row_10__N_135, internalvalid, GND_net, HSYNC_N_136, 
        VSYNC_N_139);   /* synthesis lineinfo="@11(92[18],92[21])"*/
    OB \RGB_pad[5]  (.I(RGB_c_5), .O(RGB[5]));   /* synthesis lineinfo="@11(11[4],11[7])"*/
    (* lut_function="(A+(B))" *) LUT4 i6082_2_lut (.A(col_10__N_123), .B(row_10__N_135), 
            .Z(n397));
    defparam i6082_2_lut.INIT = "0xeeee";
    pllclock_to_60_hz sixtyHZclock (internal25clk, internal60hzclk, GND_net);   /* synthesis lineinfo="@11(90[19],90[36])"*/
    OB up_pad (.I(up_c), .O(up));   /* synthesis lineinfo="@11(10[4],10[6])"*/
    OB VSYNC_pad (.I(VSYNC_N_139), .O(VSYNC));   /* synthesis lineinfo="@11(9[4],9[9])"*/
    OB HSYNC_pad (.I(HSYNC_N_136), .O(HSYNC));   /* synthesis lineinfo="@11(8[4],8[9])"*/
    OB \RGB_pad[0]  (.I(RGB_c_0), .O(RGB[0]));   /* synthesis lineinfo="@11(11[4],11[7])"*/
    OB testPLLout_pad (.I(testPLLout_c), .O(testPLLout));   /* synthesis lineinfo="@11(12[4],12[14])"*/
    OB controller_latch_pad (.I(controller_latch_c), .O(controller_latch));   /* synthesis lineinfo="@11(15[4],15[20])"*/
    OB controller_clock_pad (.I(controller_clock_c), .O(controller_clock));   /* synthesis lineinfo="@11(16[4],16[20])"*/
    IB ext12m_pad (.I(ext12m), .O(ext12m_c));   /* synthesis lineinfo="@11(7[4],7[10])"*/
    IB controller_in_pad (.I(controller_in), .O(controller_in_c));   /* synthesis lineinfo="@11(14[4],14[17])"*/
    my_pll pll (GND_net, ext12m_c, testPLLout_c, internal25clk);   /* synthesis lineinfo="@11(91[10],91[16])"*/
    (* lut_function="(A+(B))" *) LUT4 i2116_2_lut (.A(x_10__N_363), .B(x_10__N_352[7]), 
            .Z(n3024));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam i2116_2_lut.INIT = "0xeeee";
    pattern_gen patternmaker (GND_net, ypos[0], {internalcol}, {xpos}, 
            drawing_tony_x_N_205[10], controller_buttons_signal[0], controller_buttons_signal[1], 
            {internalrow}, drawing_tony_y_N_218[2], drawing_tony_y_N_218[3], 
            drawing_tony_y_N_218[4], drawing_tony_y_N_218[5], drawing_tony_y_N_218[6], 
            drawing_tony_y_N_218[7], drawing_tony_y_N_218[8], ypos[1], 
            ypos[2], ypos[3], internal25clk, ypos[4], ypos[5], ypos[6], 
            ypos[7], ypos[8], ypos[9], drawing_tony_y_N_218[9], drawing_tony_y_N_218[10], 
            internalvalid, RGB_c_1, RGB_c_0, RGB_c_5, RGB_c_4, RGB_c_3, 
            RGB_c_2);   /* synthesis lineinfo="@11(93[19],93[30])"*/
    (* lut_function="((B)+!A)" *) LUT4 i2123_2_lut (.A(col_b), .B(n2696), 
            .Z(n3031));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam i2123_2_lut.INIT = "0xdddd";
    game_logic game (ypos[0], internal60hzclk, x_10__N_363, GND_net, 
            {xpos}, n3031, n2696, controller_buttons_signal[7], col_b, 
            x_10__N_352[7], ypos[1], ypos[2], controller_buttons_signal[0], 
            controller_buttons_signal[1], ypos[3], ypos[4], ypos[5], 
            ypos[6], ypos[7], ypos[8], ypos[9], n3024, drawing_tony_y_N_218[2], 
            drawing_tony_y_N_218[4], drawing_tony_y_N_218[3], drawing_tony_y_N_218[7], 
            drawing_tony_y_N_218[6], drawing_tony_y_N_218[5], drawing_tony_y_N_218[10], 
            drawing_tony_y_N_218[9], drawing_tony_y_N_218[8], drawing_tony_x_N_205[10]);   /* synthesis lineinfo="@11(105[9],105[19])"*/
    controller controller1 (up_c, controller_latch_c, GND_net, controller_buttons_signal[7], 
            x_10__N_363, controller_buttons_signal[1], controller_in_c, 
            controller_clock_c, controller_buttons_signal[0]);   /* synthesis lineinfo="@11(84[18],84[28])"*/
    VHI i7048 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module vga
//

module vga (output [10:0]internalcol, output col_10__N_123, output [10:0]internalrow, 
            input n397, input internal25clk, output row_10__N_135, output internalvalid, 
            input GND_net, output HSYNC_N_136, output VSYNC_N_139);
    
    (* is_clock=1 *) wire internal25clk;   /* synthesis lineinfo="@11(75[9],75[22])"*/
    
    wire n5, n7031, n6645, n9, n10, n16;
    wire [10:0]n62;
    
    wire n15, n6617, valid_N_143;
    wire [10:0]n49;
    
    wire n5155, n9129, n5153, n9126, n5268, n9213, n5151, n9123, 
        n5266, n9210, n5264, n9207, n5149, n9120, n5262, n9204, 
        n5260, n9201, n9111, VCC_net, n5147, n9117, n9102, n6, 
        n14, n6_adj_527, n6637;
    
    (* lut_function="(A+((C)+!B))" *) LUT4 i1_3_lut (.A(internalcol[5]), .B(internalcol[3]), 
            .C(internalcol[6]), .Z(n5));
    defparam i1_3_lut.INIT = "0xfbfb";
    (* lut_function="(A (B))" *) LUT4 i5553_2_lut (.A(internalcol[0]), .B(internalcol[8]), 
            .Z(n7031));
    defparam i5553_2_lut.INIT = "0x8888";
    (* lut_function="(A+(B+!(C (D))))" *) LUT4 i3_4_lut (.A(n5), .B(n6645), 
            .C(internalcol[1]), .D(internalcol[2]), .Z(n9));
    defparam i3_4_lut.INIT = "0xefff";
    (* lut_function="(!(A+(B+!(C (D)))))" *) LUT4 i6089_4_lut (.A(n9), .B(internalcol[7]), 
            .C(n7031), .D(internalcol[4]), .Z(col_10__N_123));   /* synthesis lineinfo="@12(22[7],22[21])"*/
    defparam i6089_4_lut.INIT = "0x1000";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut (.A(internalrow[10]), .B(internalrow[7]), 
            .Z(n10));   /* synthesis lineinfo="@12(29[7],29[21])"*/
    defparam i1_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i7_4_lut (.A(internalrow[1]), 
            .B(internalrow[6]), .C(internalrow[5]), .D(n10), .Z(n16));   /* synthesis lineinfo="@12(29[7],29[21])"*/
    defparam i7_4_lut.INIT = "0xfffe";
    (* syn_use_carry_chain=1 *) FD1P3XZ col_170__i0 (.D(n49[0]), .SP(VCC_net), 
            .CK(internal25clk), .SR(col_10__N_123), .Q(internalcol[0]));
    defparam col_170__i0.REGSET = "RESET";
    defparam col_170__i0.SRMODE = "CE_OVER_LSR";
    (* lut_function="((B+(C+(D)))+!A)" *) LUT4 i6_4_lut (.A(internalrow[2]), 
            .B(internalrow[4]), .C(internalrow[0]), .D(internalrow[8]), 
            .Z(n15));   /* synthesis lineinfo="@12(29[7],29[21])"*/
    defparam i6_4_lut.INIT = "0xfffd";
    (* lut_function="(!(((C+(D))+!B)+!A))" *) LUT4 i6092_4_lut (.A(internalrow[9]), 
            .B(internalrow[3]), .C(n15), .D(n16), .Z(row_10__N_135));   /* synthesis lineinfo="@12(29[7],29[21])"*/
    defparam i6092_4_lut.INIT = "0x0008";
    (* lut_function="(A+!(B))" *) LUT4 i1_2_lut_adj_44 (.A(internalcol[10]), 
            .B(internalcol[9]), .Z(n6645));
    defparam i1_2_lut_adj_44.INIT = "0xbbbb";
    (* lut_function="(A (B (C)))" *) LUT4 i2_3_lut (.A(internalrow[7]), .B(internalrow[6]), 
            .C(internalrow[8]), .Z(n6617));   /* synthesis lineinfo="@12(40[41],40[51])"*/
    defparam i2_3_lut.INIT = "0x8080";
    (* lut_function="(A (B+!(C+(D)))+!A (B+!(C)))" *) LUT4 i456_4_lut (.A(internalrow[5]), 
            .B(internalrow[10]), .C(internalrow[9]), .D(n6617), .Z(valid_N_143));
    defparam i456_4_lut.INIT = "0xcdcf";
    (* lut_function="(A (B (C))+!A (B (C+!(D))))" *) LUT4 valid_I_0_4_lut (.A(internalcol[7]), 
            .B(valid_N_143), .C(n6645), .D(internalcol[8]), .Z(internalvalid));   /* synthesis lineinfo="@12(40[23],40[52])"*/
    defparam valid_I_0_4_lut.INIT = "0xc0c4";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=21, LSE_LLINE=92, LSE_RLINE=92 *) FD1P3XZ row__i1 (.D(n62[1]), 
            .SP(n397), .CK(internal25clk), .SR(row_10__N_135), .Q(internalrow[1]));   /* synthesis lineinfo="@12(20[2],32[9])"*/
    defparam row__i1.REGSET = "RESET";
    defparam row__i1.SRMODE = "CE_OVER_LSR";
    FA2 add_8_add_5_11 (.A0(GND_net), .B0(internalrow[9]), .C0(GND_net), 
        .D0(n5155), .CI0(n5155), .A1(GND_net), .B1(internalrow[10]), 
        .C1(GND_net), .D1(n9129), .CI1(n9129), .CO0(n9129), .S0(n62[9]), 
        .S1(n62[10]));
    defparam add_8_add_5_11.INIT0 = "0xc33c";
    defparam add_8_add_5_11.INIT1 = "0xc33c";
    FA2 add_8_add_5_9 (.A0(GND_net), .B0(internalrow[7]), .C0(GND_net), 
        .D0(n5153), .CI0(n5153), .A1(GND_net), .B1(internalrow[8]), 
        .C1(GND_net), .D1(n9126), .CI1(n9126), .CO0(n9126), .CO1(n5155), 
        .S0(n62[7]), .S1(n62[8]));
    defparam add_8_add_5_9.INIT0 = "0xc33c";
    defparam add_8_add_5_9.INIT1 = "0xc33c";
    FA2 col_170_add_4_11 (.A0(GND_net), .B0(GND_net), .C0(internalcol[9]), 
        .D0(n5268), .CI0(n5268), .A1(GND_net), .B1(GND_net), .C1(internalcol[10]), 
        .D1(n9213), .CI1(n9213), .CO0(n9213), .S0(n49[9]), .S1(n49[10]));
    defparam col_170_add_4_11.INIT0 = "0xc33c";
    defparam col_170_add_4_11.INIT1 = "0xc33c";
    FA2 add_8_add_5_7 (.A0(GND_net), .B0(internalrow[5]), .C0(GND_net), 
        .D0(n5151), .CI0(n5151), .A1(GND_net), .B1(internalrow[6]), 
        .C1(GND_net), .D1(n9123), .CI1(n9123), .CO0(n9123), .CO1(n5153), 
        .S0(n62[5]), .S1(n62[6]));
    defparam add_8_add_5_7.INIT0 = "0xc33c";
    defparam add_8_add_5_7.INIT1 = "0xc33c";
    FA2 col_170_add_4_9 (.A0(GND_net), .B0(GND_net), .C0(internalcol[7]), 
        .D0(n5266), .CI0(n5266), .A1(GND_net), .B1(GND_net), .C1(internalcol[8]), 
        .D1(n9210), .CI1(n9210), .CO0(n9210), .CO1(n5268), .S0(n49[7]), 
        .S1(n49[8]));
    defparam col_170_add_4_9.INIT0 = "0xc33c";
    defparam col_170_add_4_9.INIT1 = "0xc33c";
    FA2 col_170_add_4_7 (.A0(GND_net), .B0(GND_net), .C0(internalcol[5]), 
        .D0(n5264), .CI0(n5264), .A1(GND_net), .B1(GND_net), .C1(internalcol[6]), 
        .D1(n9207), .CI1(n9207), .CO0(n9207), .CO1(n5266), .S0(n49[5]), 
        .S1(n49[6]));
    defparam col_170_add_4_7.INIT0 = "0xc33c";
    defparam col_170_add_4_7.INIT1 = "0xc33c";
    FA2 add_8_add_5_5 (.A0(GND_net), .B0(internalrow[3]), .C0(GND_net), 
        .D0(n5149), .CI0(n5149), .A1(GND_net), .B1(internalrow[4]), 
        .C1(GND_net), .D1(n9120), .CI1(n9120), .CO0(n9120), .CO1(n5151), 
        .S0(n62[3]), .S1(n62[4]));
    defparam add_8_add_5_5.INIT0 = "0xc33c";
    defparam add_8_add_5_5.INIT1 = "0xc33c";
    FA2 col_170_add_4_5 (.A0(GND_net), .B0(GND_net), .C0(internalcol[3]), 
        .D0(n5262), .CI0(n5262), .A1(GND_net), .B1(GND_net), .C1(internalcol[4]), 
        .D1(n9204), .CI1(n9204), .CO0(n9204), .CO1(n5264), .S0(n49[3]), 
        .S1(n49[4]));
    defparam col_170_add_4_5.INIT0 = "0xc33c";
    defparam col_170_add_4_5.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=21, LSE_LLINE=92, LSE_RLINE=92 *) FD1P3XZ row__i2 (.D(n62[2]), 
            .SP(n397), .CK(internal25clk), .SR(row_10__N_135), .Q(internalrow[2]));   /* synthesis lineinfo="@12(20[2],32[9])"*/
    defparam row__i2.REGSET = "RESET";
    defparam row__i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=21, LSE_LLINE=92, LSE_RLINE=92 *) FD1P3XZ row__i3 (.D(n62[3]), 
            .SP(n397), .CK(internal25clk), .SR(row_10__N_135), .Q(internalrow[3]));   /* synthesis lineinfo="@12(20[2],32[9])"*/
    defparam row__i3.REGSET = "RESET";
    defparam row__i3.SRMODE = "CE_OVER_LSR";
    FA2 col_170_add_4_3 (.A0(GND_net), .B0(GND_net), .C0(internalcol[1]), 
        .D0(n5260), .CI0(n5260), .A1(GND_net), .B1(GND_net), .C1(internalcol[2]), 
        .D1(n9201), .CI1(n9201), .CO0(n9201), .CO1(n5262), .S0(n49[1]), 
        .S1(n49[2]));
    defparam col_170_add_4_3.INIT0 = "0xc33c";
    defparam col_170_add_4_3.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=21, LSE_LLINE=92, LSE_RLINE=92 *) FD1P3XZ row__i4 (.D(n62[4]), 
            .SP(n397), .CK(internal25clk), .SR(row_10__N_135), .Q(internalrow[4]));   /* synthesis lineinfo="@12(20[2],32[9])"*/
    defparam row__i4.REGSET = "RESET";
    defparam row__i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=21, LSE_LLINE=92, LSE_RLINE=92 *) FD1P3XZ row__i5 (.D(n62[5]), 
            .SP(n397), .CK(internal25clk), .SR(row_10__N_135), .Q(internalrow[5]));   /* synthesis lineinfo="@12(20[2],32[9])"*/
    defparam row__i5.REGSET = "RESET";
    defparam row__i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=21, LSE_LLINE=92, LSE_RLINE=92 *) FD1P3XZ row__i6 (.D(n62[6]), 
            .SP(n397), .CK(internal25clk), .SR(row_10__N_135), .Q(internalrow[6]));   /* synthesis lineinfo="@12(20[2],32[9])"*/
    defparam row__i6.REGSET = "RESET";
    defparam row__i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=21, LSE_LLINE=92, LSE_RLINE=92 *) FD1P3XZ row__i7 (.D(n62[7]), 
            .SP(n397), .CK(internal25clk), .SR(row_10__N_135), .Q(internalrow[7]));   /* synthesis lineinfo="@12(20[2],32[9])"*/
    defparam row__i7.REGSET = "RESET";
    defparam row__i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=21, LSE_LLINE=92, LSE_RLINE=92 *) FD1P3XZ row__i8 (.D(n62[8]), 
            .SP(n397), .CK(internal25clk), .SR(row_10__N_135), .Q(internalrow[8]));   /* synthesis lineinfo="@12(20[2],32[9])"*/
    defparam row__i8.REGSET = "RESET";
    defparam row__i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=21, LSE_LLINE=92, LSE_RLINE=92 *) FD1P3XZ row__i9 (.D(n62[9]), 
            .SP(n397), .CK(internal25clk), .SR(row_10__N_135), .Q(internalrow[9]));   /* synthesis lineinfo="@12(20[2],32[9])"*/
    defparam row__i9.REGSET = "RESET";
    defparam row__i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=21, LSE_LLINE=92, LSE_RLINE=92 *) FD1P3XZ row__i10 (.D(n62[10]), 
            .SP(n397), .CK(internal25clk), .SR(row_10__N_135), .Q(internalrow[10]));   /* synthesis lineinfo="@12(20[2],32[9])"*/
    defparam row__i10.REGSET = "RESET";
    defparam row__i10.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ col_170__i1 (.D(n49[1]), .SP(VCC_net), 
            .CK(internal25clk), .SR(col_10__N_123), .Q(internalcol[1]));
    defparam col_170__i1.REGSET = "RESET";
    defparam col_170__i1.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ col_170__i2 (.D(n49[2]), .SP(VCC_net), 
            .CK(internal25clk), .SR(col_10__N_123), .Q(internalcol[2]));
    defparam col_170__i2.REGSET = "RESET";
    defparam col_170__i2.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ col_170__i3 (.D(n49[3]), .SP(VCC_net), 
            .CK(internal25clk), .SR(col_10__N_123), .Q(internalcol[3]));
    defparam col_170__i3.REGSET = "RESET";
    defparam col_170__i3.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ col_170__i4 (.D(n49[4]), .SP(VCC_net), 
            .CK(internal25clk), .SR(col_10__N_123), .Q(internalcol[4]));
    defparam col_170__i4.REGSET = "RESET";
    defparam col_170__i4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ col_170__i5 (.D(n49[5]), .SP(VCC_net), 
            .CK(internal25clk), .SR(col_10__N_123), .Q(internalcol[5]));
    defparam col_170__i5.REGSET = "RESET";
    defparam col_170__i5.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ col_170__i6 (.D(n49[6]), .SP(VCC_net), 
            .CK(internal25clk), .SR(col_10__N_123), .Q(internalcol[6]));
    defparam col_170__i6.REGSET = "RESET";
    defparam col_170__i6.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ col_170__i7 (.D(n49[7]), .SP(VCC_net), 
            .CK(internal25clk), .SR(col_10__N_123), .Q(internalcol[7]));
    defparam col_170__i7.REGSET = "RESET";
    defparam col_170__i7.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ col_170__i8 (.D(n49[8]), .SP(VCC_net), 
            .CK(internal25clk), .SR(col_10__N_123), .Q(internalcol[8]));
    defparam col_170__i8.REGSET = "RESET";
    defparam col_170__i8.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ col_170__i9 (.D(n49[9]), .SP(VCC_net), 
            .CK(internal25clk), .SR(col_10__N_123), .Q(internalcol[9]));
    defparam col_170__i9.REGSET = "RESET";
    defparam col_170__i9.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ col_170__i10 (.D(n49[10]), .SP(VCC_net), 
            .CK(internal25clk), .SR(col_10__N_123), .Q(internalcol[10]));
    defparam col_170__i10.REGSET = "RESET";
    defparam col_170__i10.SRMODE = "CE_OVER_LSR";
    FA2 col_170_add_4_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(VCC_net), .C1(internalcol[0]), .D1(n9111), .CI1(n9111), 
        .CO0(n9111), .CO1(n5260), .S1(n49[0]));
    defparam col_170_add_4_1.INIT0 = "0xc33c";
    defparam col_170_add_4_1.INIT1 = "0xc33c";
    FA2 add_8_add_5_3 (.A0(GND_net), .B0(internalrow[1]), .C0(GND_net), 
        .D0(n5147), .CI0(n5147), .A1(GND_net), .B1(internalrow[2]), 
        .C1(GND_net), .D1(n9117), .CI1(n9117), .CO0(n9117), .CO1(n5149), 
        .S0(n62[1]), .S1(n62[2]));
    defparam add_8_add_5_3.INIT0 = "0xc33c";
    defparam add_8_add_5_3.INIT1 = "0xc33c";
    FA2 add_8_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(internalrow[0]), .C1(VCC_net), .D1(n9102), .CI1(n9102), 
        .CO0(n9102), .CO1(n5147), .S1(n62[0]));
    defparam add_8_add_5_1.INIT0 = "0xc33c";
    defparam add_8_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_45 (.A(internalcol[10]), 
            .B(internalcol[9]), .Z(n6));   /* synthesis lineinfo="@12(36[23],36[50])"*/
    defparam i1_2_lut_adj_45.INIT = "0x4444";
    (* lut_function="(!(A (B (C))+!A !(B+(C))))" *) LUT4 i29_3_lut (.A(internalcol[6]), 
            .B(internalcol[5]), .C(internalcol[4]), .Z(n14));   /* synthesis lineinfo="@12(36[23],36[50])"*/
    defparam i29_3_lut.INIT = "0x7e7e";
    (* lut_function="(A+!(B (C (D))))" *) LUT4 i6076_4_lut (.A(internalcol[8]), 
            .B(n14), .C(internalcol[7]), .D(n6), .Z(HSYNC_N_136));   /* synthesis lineinfo="@12(36[13],36[60])"*/
    defparam i6076_4_lut.INIT = "0xbfff";
    (* lut_function="(!(A+!(B)))" *) LUT4 i1_2_lut_adj_46 (.A(internalrow[10]), 
            .B(internalrow[5]), .Z(n6_adj_527));   /* synthesis lineinfo="@12(39[23],39[51])"*/
    defparam i1_2_lut_adj_46.INIT = "0x4444";
    (* lut_function="(!(A+(((D)+!C)+!B)))" *) LUT4 i2_4_lut (.A(internalrow[4]), 
            .B(internalrow[1]), .C(internalrow[3]), .D(internalrow[2]), 
            .Z(n6637));   /* synthesis lineinfo="@12(39[23],39[51])"*/
    defparam i2_4_lut.INIT = "0x0040";
    (* lut_function="(((C+!(D))+!B)+!A)" *) LUT4 i6079_4_lut (.A(n6617), .B(n6637), 
            .C(internalrow[9]), .D(n6_adj_527), .Z(VSYNC_N_139));   /* synthesis lineinfo="@12(39[13],39[61])"*/
    defparam i6079_4_lut.INIT = "0xf7ff";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=21, LSE_LLINE=92, LSE_RLINE=92 *) FD1P3XZ row__i0 (.D(n62[0]), 
            .SP(n397), .CK(internal25clk), .SR(row_10__N_135), .Q(internalrow[0]));   /* synthesis lineinfo="@12(20[2],32[9])"*/
    defparam row__i0.REGSET = "RESET";
    defparam row__i0.SRMODE = "CE_OVER_LSR";
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module pllclock_to_60_hz
//

module pllclock_to_60_hz (input internal25clk, output internal60hzclk, input GND_net);
    
    (* is_clock=1 *) wire internal25clk;   /* synthesis lineinfo="@11(75[9],75[22])"*/
    (* is_clock=1 *) wire internal60hzclk;   /* synthesis lineinfo="@11(80[9],80[24])"*/
    wire [18:0]n81;
    wire [18:0]clock_count;   /* synthesis lineinfo="@7(13[9],13[20])"*/
    
    wire n5288, n9240, n5286, n9237, n5284, n9234, n5282, n9231, 
        n5280, n9228, n5278, n9225, n5276, n9222, n5274, n9219, 
        n5272, n9216, n9114, VCC_net, n7023, n7045, n7041, n7049, 
        n12, n7051;
    
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_169__i1 (.D(n81[1]), .SP(VCC_net), 
            .CK(internal25clk), .SR(internal60hzclk), .Q(clock_count[1]));
    defparam clock_count_169__i1.REGSET = "RESET";
    defparam clock_count_169__i1.SRMODE = "CE_OVER_LSR";
    FA2 clock_count_169_add_4_19 (.A0(GND_net), .B0(GND_net), .C0(clock_count[17]), 
        .D0(n5288), .CI0(n5288), .A1(GND_net), .B1(GND_net), .C1(clock_count[18]), 
        .D1(n9240), .CI1(n9240), .CO0(n9240), .S0(n81[17]), .S1(n81[18]));
    defparam clock_count_169_add_4_19.INIT0 = "0xc33c";
    defparam clock_count_169_add_4_19.INIT1 = "0xc33c";
    FA2 clock_count_169_add_4_17 (.A0(GND_net), .B0(GND_net), .C0(clock_count[15]), 
        .D0(n5286), .CI0(n5286), .A1(GND_net), .B1(GND_net), .C1(clock_count[16]), 
        .D1(n9237), .CI1(n9237), .CO0(n9237), .CO1(n5288), .S0(n81[15]), 
        .S1(n81[16]));
    defparam clock_count_169_add_4_17.INIT0 = "0xc33c";
    defparam clock_count_169_add_4_17.INIT1 = "0xc33c";
    FA2 clock_count_169_add_4_15 (.A0(GND_net), .B0(GND_net), .C0(clock_count[13]), 
        .D0(n5284), .CI0(n5284), .A1(GND_net), .B1(GND_net), .C1(clock_count[14]), 
        .D1(n9234), .CI1(n9234), .CO0(n9234), .CO1(n5286), .S0(n81[13]), 
        .S1(n81[14]));
    defparam clock_count_169_add_4_15.INIT0 = "0xc33c";
    defparam clock_count_169_add_4_15.INIT1 = "0xc33c";
    FA2 clock_count_169_add_4_13 (.A0(GND_net), .B0(GND_net), .C0(clock_count[11]), 
        .D0(n5282), .CI0(n5282), .A1(GND_net), .B1(GND_net), .C1(clock_count[12]), 
        .D1(n9231), .CI1(n9231), .CO0(n9231), .CO1(n5284), .S0(n81[11]), 
        .S1(n81[12]));
    defparam clock_count_169_add_4_13.INIT0 = "0xc33c";
    defparam clock_count_169_add_4_13.INIT1 = "0xc33c";
    FA2 clock_count_169_add_4_11 (.A0(GND_net), .B0(GND_net), .C0(clock_count[9]), 
        .D0(n5280), .CI0(n5280), .A1(GND_net), .B1(GND_net), .C1(clock_count[10]), 
        .D1(n9228), .CI1(n9228), .CO0(n9228), .CO1(n5282), .S0(n81[9]), 
        .S1(n81[10]));
    defparam clock_count_169_add_4_11.INIT0 = "0xc33c";
    defparam clock_count_169_add_4_11.INIT1 = "0xc33c";
    FA2 clock_count_169_add_4_9 (.A0(GND_net), .B0(GND_net), .C0(clock_count[7]), 
        .D0(n5278), .CI0(n5278), .A1(GND_net), .B1(GND_net), .C1(clock_count[8]), 
        .D1(n9225), .CI1(n9225), .CO0(n9225), .CO1(n5280), .S0(n81[7]), 
        .S1(n81[8]));
    defparam clock_count_169_add_4_9.INIT0 = "0xc33c";
    defparam clock_count_169_add_4_9.INIT1 = "0xc33c";
    FA2 clock_count_169_add_4_7 (.A0(GND_net), .B0(GND_net), .C0(clock_count[5]), 
        .D0(n5276), .CI0(n5276), .A1(GND_net), .B1(GND_net), .C1(clock_count[6]), 
        .D1(n9222), .CI1(n9222), .CO0(n9222), .CO1(n5278), .S0(n81[5]), 
        .S1(n81[6]));
    defparam clock_count_169_add_4_7.INIT0 = "0xc33c";
    defparam clock_count_169_add_4_7.INIT1 = "0xc33c";
    FA2 clock_count_169_add_4_5 (.A0(GND_net), .B0(GND_net), .C0(clock_count[3]), 
        .D0(n5274), .CI0(n5274), .A1(GND_net), .B1(GND_net), .C1(clock_count[4]), 
        .D1(n9219), .CI1(n9219), .CO0(n9219), .CO1(n5276), .S0(n81[3]), 
        .S1(n81[4]));
    defparam clock_count_169_add_4_5.INIT0 = "0xc33c";
    defparam clock_count_169_add_4_5.INIT1 = "0xc33c";
    FA2 clock_count_169_add_4_3 (.A0(GND_net), .B0(GND_net), .C0(clock_count[1]), 
        .D0(n5272), .CI0(n5272), .A1(GND_net), .B1(GND_net), .C1(clock_count[2]), 
        .D1(n9216), .CI1(n9216), .CO0(n9216), .CO1(n5274), .S0(n81[1]), 
        .S1(n81[2]));
    defparam clock_count_169_add_4_3.INIT0 = "0xc33c";
    defparam clock_count_169_add_4_3.INIT1 = "0xc33c";
    FA2 clock_count_169_add_4_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), 
        .A1(GND_net), .B1(VCC_net), .C1(clock_count[0]), .D1(n9114), 
        .CI1(n9114), .CO0(n9114), .CO1(n5272), .S1(n81[0]));
    defparam clock_count_169_add_4_1.INIT0 = "0xc33c";
    defparam clock_count_169_add_4_1.INIT1 = "0xc33c";
    (* lut_function="(A (B))" *) LUT4 i5545_2_lut (.A(clock_count[3]), .B(clock_count[6]), 
            .Z(n7023));
    defparam i5545_2_lut.INIT = "0x8888";
    (* lut_function="(A (B (C (D))))" *) LUT4 i5567_4_lut (.A(clock_count[10]), 
            .B(clock_count[15]), .C(clock_count[9]), .D(clock_count[16]), 
            .Z(n7045));
    defparam i5567_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C)))" *) LUT4 i5563_3_lut (.A(clock_count[12]), 
            .B(clock_count[7]), .C(clock_count[11]), .Z(n7041));
    defparam i5563_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C (D))))" *) LUT4 i5571_4_lut (.A(clock_count[18]), 
            .B(n7045), .C(n7023), .D(clock_count[8]), .Z(n7049));
    defparam i5571_4_lut.INIT = "0x8000";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i5_4_lut (.A(clock_count[17]), 
            .B(clock_count[4]), .C(clock_count[1]), .D(clock_count[13]), 
            .Z(n12));
    defparam i5_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B (C (D))))" *) LUT4 i5573_4_lut (.A(clock_count[5]), 
            .B(n7049), .C(n7041), .D(clock_count[14]), .Z(n7051));
    defparam i5573_4_lut.INIT = "0x8000";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i6085_4_lut (.A(n7051), 
            .B(n12), .C(clock_count[2]), .D(clock_count[0]), .Z(internal60hzclk));   /* synthesis lineinfo="@7(29[23],29[43])"*/
    defparam i6085_4_lut.INIT = "0x0002";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_169__i2 (.D(n81[2]), .SP(VCC_net), 
            .CK(internal25clk), .SR(internal60hzclk), .Q(clock_count[2]));
    defparam clock_count_169__i2.REGSET = "RESET";
    defparam clock_count_169__i2.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_169__i3 (.D(n81[3]), .SP(VCC_net), 
            .CK(internal25clk), .SR(internal60hzclk), .Q(clock_count[3]));
    defparam clock_count_169__i3.REGSET = "RESET";
    defparam clock_count_169__i3.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_169__i4 (.D(n81[4]), .SP(VCC_net), 
            .CK(internal25clk), .SR(internal60hzclk), .Q(clock_count[4]));
    defparam clock_count_169__i4.REGSET = "RESET";
    defparam clock_count_169__i4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_169__i5 (.D(n81[5]), .SP(VCC_net), 
            .CK(internal25clk), .SR(internal60hzclk), .Q(clock_count[5]));
    defparam clock_count_169__i5.REGSET = "RESET";
    defparam clock_count_169__i5.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_169__i6 (.D(n81[6]), .SP(VCC_net), 
            .CK(internal25clk), .SR(internal60hzclk), .Q(clock_count[6]));
    defparam clock_count_169__i6.REGSET = "RESET";
    defparam clock_count_169__i6.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_169__i7 (.D(n81[7]), .SP(VCC_net), 
            .CK(internal25clk), .SR(internal60hzclk), .Q(clock_count[7]));
    defparam clock_count_169__i7.REGSET = "RESET";
    defparam clock_count_169__i7.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_169__i8 (.D(n81[8]), .SP(VCC_net), 
            .CK(internal25clk), .SR(internal60hzclk), .Q(clock_count[8]));
    defparam clock_count_169__i8.REGSET = "RESET";
    defparam clock_count_169__i8.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_169__i9 (.D(n81[9]), .SP(VCC_net), 
            .CK(internal25clk), .SR(internal60hzclk), .Q(clock_count[9]));
    defparam clock_count_169__i9.REGSET = "RESET";
    defparam clock_count_169__i9.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_169__i10 (.D(n81[10]), 
            .SP(VCC_net), .CK(internal25clk), .SR(internal60hzclk), .Q(clock_count[10]));
    defparam clock_count_169__i10.REGSET = "RESET";
    defparam clock_count_169__i10.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_169__i11 (.D(n81[11]), 
            .SP(VCC_net), .CK(internal25clk), .SR(internal60hzclk), .Q(clock_count[11]));
    defparam clock_count_169__i11.REGSET = "RESET";
    defparam clock_count_169__i11.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_169__i12 (.D(n81[12]), 
            .SP(VCC_net), .CK(internal25clk), .SR(internal60hzclk), .Q(clock_count[12]));
    defparam clock_count_169__i12.REGSET = "RESET";
    defparam clock_count_169__i12.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_169__i13 (.D(n81[13]), 
            .SP(VCC_net), .CK(internal25clk), .SR(internal60hzclk), .Q(clock_count[13]));
    defparam clock_count_169__i13.REGSET = "RESET";
    defparam clock_count_169__i13.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_169__i14 (.D(n81[14]), 
            .SP(VCC_net), .CK(internal25clk), .SR(internal60hzclk), .Q(clock_count[14]));
    defparam clock_count_169__i14.REGSET = "RESET";
    defparam clock_count_169__i14.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_169__i15 (.D(n81[15]), 
            .SP(VCC_net), .CK(internal25clk), .SR(internal60hzclk), .Q(clock_count[15]));
    defparam clock_count_169__i15.REGSET = "RESET";
    defparam clock_count_169__i15.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_169__i16 (.D(n81[16]), 
            .SP(VCC_net), .CK(internal25clk), .SR(internal60hzclk), .Q(clock_count[16]));
    defparam clock_count_169__i16.REGSET = "RESET";
    defparam clock_count_169__i16.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_169__i17 (.D(n81[17]), 
            .SP(VCC_net), .CK(internal25clk), .SR(internal60hzclk), .Q(clock_count[17]));
    defparam clock_count_169__i17.REGSET = "RESET";
    defparam clock_count_169__i17.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_169__i18 (.D(n81[18]), 
            .SP(VCC_net), .CK(internal25clk), .SR(internal60hzclk), .Q(clock_count[18]));
    defparam clock_count_169__i18.REGSET = "RESET";
    defparam clock_count_169__i18.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ clock_count_169__i0 (.D(n81[0]), .SP(VCC_net), 
            .CK(internal25clk), .SR(internal60hzclk), .Q(clock_count[0]));
    defparam clock_count_169__i0.REGSET = "RESET";
    defparam clock_count_169__i0.SRMODE = "CE_OVER_LSR";
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module my_pll
//

module my_pll (input GND_net, input ext12m_c, output testPLLout_c, output internal25clk);
    
    (* is_clock=1 *) wire ext12m_c;   /* synthesis lineinfo="@11(7[4],7[10])"*/
    (* is_clock=1 *) wire testPLLout_c;   /* synthesis lineinfo="@11(12[4],12[14])"*/
    (* is_clock=1 *) wire internal25clk;   /* synthesis lineinfo="@11(75[9],75[22])"*/
    
    \my_pll_ipgen_lscc_pll(DIVR="0",DIVF="66",DIVQ="5",FILTER_RANGE="1",PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",FREQUENCY_PIN_REFERENCECLK="12.000000") lscc_pll_inst (GND_net, 
            ext12m_c, testPLLout_c, internal25clk);   /* synthesis lineinfo="@0(35[41],48[26])"*/
    
endmodule

//
// Verilog Description of module \my_pll_ipgen_lscc_pll(DIVR="0",DIVF="66",DIVQ="5",FILTER_RANGE="1",PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",FREQUENCY_PIN_REFERENCECLK="12.000000") 
//

module \my_pll_ipgen_lscc_pll(DIVR="0",DIVF="66",DIVQ="5",FILTER_RANGE="1",PLLOUT_SELECT_PORTA="GENCLK",PLLOUT_SELECT_PORTB="GENCLK",FREQUENCY_PIN_REFERENCECLK="12.000000") (input GND_net, 
            input ext12m_c, output testPLLout_c, output internal25clk);
    
    (* is_clock=1 *) wire ext12m_c;   /* synthesis lineinfo="@11(7[4],7[10])"*/
    (* is_clock=1 *) wire testPLLout_c;   /* synthesis lineinfo="@11(12[4],12[14])"*/
    (* is_clock=1 *) wire internal25clk;   /* synthesis lineinfo="@11(75[9],75[22])"*/
    
    wire VCC_net, feedback_w;
    
    (* syn_instantiated=1, LSE_LINE_FILE_ID=56, LSE_LCOL=41, LSE_RCOL=26, LSE_LLINE=35, LSE_RLINE=48 *) PLL_B u_PLL_B (.REFERENCECLK(ext12m_c), 
            .FEEDBACK(feedback_w), .DYNAMICDELAY7(GND_net), .DYNAMICDELAY6(GND_net), 
            .DYNAMICDELAY5(GND_net), .DYNAMICDELAY4(GND_net), .DYNAMICDELAY3(GND_net), 
            .DYNAMICDELAY2(GND_net), .DYNAMICDELAY1(GND_net), .DYNAMICDELAY0(GND_net), 
            .BYPASS(GND_net), .RESET_N(VCC_net), .SCLK(GND_net), .SDI(GND_net), 
            .LATCH(GND_net), .INTFBOUT(feedback_w), .OUTCORE(testPLLout_c), 
            .OUTGLOBAL(internal25clk));   /* synthesis lineinfo="@0(35[41],48[26])"*/
    defparam u_PLL_B.FEEDBACK_PATH = "SIMPLE";
    defparam u_PLL_B.DELAY_ADJUSTMENT_MODE_FEEDBACK = "FIXED";
    defparam u_PLL_B.FDA_FEEDBACK = "0";
    defparam u_PLL_B.DELAY_ADJUSTMENT_MODE_RELATIVE = "FIXED";
    defparam u_PLL_B.FDA_RELATIVE = "0";
    defparam u_PLL_B.SHIFTREG_DIV_MODE = "0";
    defparam u_PLL_B.PLLOUT_SELECT_PORTA = "GENCLK";
    defparam u_PLL_B.PLLOUT_SELECT_PORTB = "GENCLK";
    defparam u_PLL_B.DIVR = "0";
    defparam u_PLL_B.DIVF = "66";
    defparam u_PLL_B.DIVQ = "5";
    defparam u_PLL_B.FILTER_RANGE = "1";
    defparam u_PLL_B.EXTERNAL_DIVIDE_FACTOR = "NONE";
    defparam u_PLL_B.ENABLE_ICEGATE_PORTA = "0";
    defparam u_PLL_B.ENABLE_ICEGATE_PORTB = "0";
    defparam u_PLL_B.TEST_MODE = "0";
    defparam u_PLL_B.FREQUENCY_PIN_REFERENCECLK = "12.000000";
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module pattern_gen
//

module pattern_gen (input GND_net, input \ypos[0] , input [10:0]internalcol, 
            input [10:0]xpos, output \drawing_tony_x_N_205[10] , input \controller_buttons_signal[0] , 
            input \controller_buttons_signal[1] , input [10:0]internalrow, 
            output \drawing_tony_y_N_218[2] , output \drawing_tony_y_N_218[3] , 
            output \drawing_tony_y_N_218[4] , output \drawing_tony_y_N_218[5] , 
            output \drawing_tony_y_N_218[6] , output \drawing_tony_y_N_218[7] , 
            output \drawing_tony_y_N_218[8] , input \ypos[1] , input \ypos[2] , 
            input \ypos[3] , input internal25clk, input \ypos[4] , input \ypos[5] , 
            input \ypos[6] , input \ypos[7] , input \ypos[8] , input \ypos[9] , 
            output \drawing_tony_y_N_218[9] , output \drawing_tony_y_N_218[10] , 
            input internalvalid, output RGB_c_1, output RGB_c_0, output RGB_c_5, 
            output RGB_c_4, output RGB_c_3, output RGB_c_2);
    
    (* is_clock=1 *) wire internal25clk;   /* synthesis lineinfo="@11(75[9],75[22])"*/
    
    wire n8985, VCC_net, n5171;
    wire [10:0]drawing_tony_y_N_218;
    
    wire n5233, n9162, n25, n24, n5235;
    wire [25:0]n109;
    
    wire n4, n6, n2903, n5167, n8982;
    wire [10:0]drawing_tony_x_N_205;
    
    wire n4_adj_470, n2892, n5165, n8979, n9108, n26, n2895, n622;
    wire [10:0]diff_x_vector;   /* synthesis lineinfo="@4(30[8],30[21])"*/
    
    wire n5163, n8976, toout_5__N_152, toout_5__N_150, n4_adj_471, 
        n6_adj_472, n8, n10, n12, n14, n5161, n8973, n16, n18, 
        n5159, n8970, n4_adj_473, n6_adj_474, n8_adj_475, n10_adj_476, 
        n12_adj_477, n14_adj_478, n16_adj_479, n4_adj_480, n6_adj_481, 
        n8_adj_482, n8967, n10_adj_483, n12_adj_484, n14_adj_485, 
        n16_adj_486, n18_adj_487, n18_adj_488, n20, n20_adj_489, n4_adj_490, 
        n6_adj_491, n8_adj_492, n10_adj_493, n12_adj_494, n14_adj_495, 
        n16_adj_496, n18_adj_497, n20_adj_498, n20_adj_499, n6_adj_500, 
        n7;
    wire [5:0]toout_5__N_144;
    wire [5:0]rgb_5__N_229;
    
    wire n23, n22, n21, n20_adj_501, n19, n18_adj_502, n17, n16_adj_503, 
        n15, n14_adj_504, n13, n12_adj_505, n11, n10_adj_506, n9, 
        n8_adj_507, n7_adj_508, n6_adj_509, n5, n4_adj_510, n3, 
        n2;
    wire [25:0]counter;   /* synthesis lineinfo="@4(66[8],66[15])"*/
    
    wire n5184, n9024;
    wire [5:0]n1;
    wire [10:0]diff_y_vector;   /* synthesis lineinfo="@4(31[8],31[21])"*/
    
    wire n5257, n9198, n5182, n9021, n5255, n9195, n5253, n9192, 
        n9018, n5251, n9189, n5249, n9186, n5247, n9183, n5245, 
        n9180, n5179, n9000, n5177, n8997, n5175, n8994, n5243, 
        n9177, n5241, n9174, n5239, n9171, n5173, n8991, n5237, 
        n9168, n8988, n9165;
    wire [5:0]rgb_5__N_241;
    wire [5:0]rgb_5__N_235;
    
    wire GND_net_c;
    
    FA2 add_167_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(\ypos[0] ), .C1(VCC_net), .D1(n8985), .CI1(n8985), .CO0(n8985), 
        .CO1(n5171), .S1(drawing_tony_y_N_218[0]));   /* synthesis lineinfo="@4(103[52],103[53])"*/
    defparam add_167_add_5_1.INIT0 = "0xc33c";
    defparam add_167_add_5_1.INIT1 = "0xc33c";
    FA2 counter_171_add_4_3 (.A0(GND_net), .B0(GND_net), .C0(n25), .D0(n5233), 
        .CI0(n5233), .A1(GND_net), .B1(GND_net), .C1(n24), .D1(n9162), 
        .CI1(n9162), .CO0(n9162), .CO1(n5235), .S0(n109[1]), .S1(n109[2]));
    defparam counter_171_add_4_3.INIT0 = "0xc33c";
    defparam counter_171_add_4_3.INIT1 = "0xc33c";
    (* lut_function="(A ((C)+!B)+!A !(B+!(C)))" *) LUT4 i289_3_lut (.A(internalcol[2]), 
            .B(xpos[2]), .C(n4), .Z(n6));   /* synthesis lineinfo="@4(105[14],105[17])"*/
    defparam i289_3_lut.INIT = "0xb2b2";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i2_3_lut (.A(n4), 
            .B(xpos[2]), .C(internalcol[2]), .Z(n2903));
    defparam i2_3_lut.INIT = "0x9696";
    FA2 add_11_add_5_11 (.A0(GND_net), .B0(xpos[9]), .C0(GND_net), .D0(n5167), 
        .CI0(n5167), .A1(GND_net), .B1(xpos[10]), .C1(GND_net), .D1(n8982), 
        .CI1(n8982), .CO0(n8982), .S0(drawing_tony_x_N_205[9]), .S1(\drawing_tony_x_N_205[10] ));   /* synthesis lineinfo="@4(102[52],102[53])"*/
    defparam add_11_add_5_11.INIT0 = "0xc33c";
    defparam add_11_add_5_11.INIT1 = "0xc33c";
    (* lut_function="(!(A (B)+!A !(B)))" *) LUT4 i1_2_lut (.A(xpos[4]), .B(internalcol[4]), 
            .Z(n4_adj_470));
    defparam i1_2_lut.INIT = "0x6666";
    (* lut_function="(!(A (B ((D)+!C)+!B !((D)+!C))+!A !(B (C+!(D))+!B !(C+!(D)))))" *) LUT4 i2_4_lut (.A(internalcol[3]), 
            .B(n4_adj_470), .C(xpos[3]), .D(n6), .Z(n2892));
    defparam i2_4_lut.INIT = "0x63c6";
    FA2 add_11_add_5_9 (.A0(GND_net), .B0(xpos[7]), .C0(GND_net), .D0(n5165), 
        .CI0(n5165), .A1(GND_net), .B1(xpos[8]), .C1(GND_net), .D1(n8979), 
        .CI1(n8979), .CO0(n8979), .CO1(n5167), .S0(drawing_tony_x_N_205[7]), 
        .S1(drawing_tony_x_N_205[8]));   /* synthesis lineinfo="@4(102[52],102[53])"*/
    defparam add_11_add_5_9.INIT0 = "0xc33c";
    defparam add_11_add_5_9.INIT1 = "0xc33c";
    FA2 counter_171_add_4_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), 
        .A1(GND_net), .B1(VCC_net), .C1(n26), .D1(n9108), .CI1(n9108), 
        .CO0(n9108), .CO1(n5233), .S1(n109[0]));
    defparam counter_171_add_4_1.INIT0 = "0xc33c";
    defparam counter_171_add_4_1.INIT1 = "0xc33c";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i2_3_lut_adj_40 (.A(n6), 
            .B(xpos[3]), .C(internalcol[3]), .Z(n2895));
    defparam i2_3_lut_adj_40.INIT = "0x9696";
    (* lut_function="(!(A (B (C)+!B !(C))+!A (B (C)+!B !(C (D)+!C !(D)))))" *) LUT4 mux_386_i4_4_lut (.A(n2895), 
            .B(\controller_buttons_signal[0] ), .C(n2892), .D(n622), .Z(diff_x_vector[4]));   /* synthesis lineinfo="@4(108[21],109[63])"*/
    defparam mux_386_i4_4_lut.INIT = "0x3c2d";
    (* lut_function="(!(A (B (C)+!B !(C))+!A (C)))" *) LUT4 mux_386_i3_3_lut (.A(n622), 
            .B(\controller_buttons_signal[0] ), .C(n2895), .Z(diff_x_vector[3]));   /* synthesis lineinfo="@4(108[21],109[63])"*/
    defparam mux_386_i3_3_lut.INIT = "0x2d2d";
    FA2 add_11_add_5_7 (.A0(GND_net), .B0(xpos[5]), .C0(GND_net), .D0(n5163), 
        .CI0(n5163), .A1(GND_net), .B1(xpos[6]), .C1(GND_net), .D1(n8976), 
        .CI1(n8976), .CO0(n8976), .CO1(n5165), .S0(drawing_tony_x_N_205[5]), 
        .S1(drawing_tony_x_N_205[6]));   /* synthesis lineinfo="@4(102[52],102[53])"*/
    defparam add_11_add_5_7.INIT0 = "0xc33c";
    defparam add_11_add_5_7.INIT1 = "0xc33c";
    (* lut_function="(!(A (B+!(C))+!A !(B+!(C))))" *) LUT4 mux_386_i2_3_lut (.A(n2903), 
            .B(\controller_buttons_signal[0] ), .C(diff_x_vector[1]), .Z(diff_x_vector[2]));   /* synthesis lineinfo="@4(108[21],109[63])"*/
    defparam mux_386_i2_3_lut.INIT = "0x6565";
    (* lut_function="(!(A (B (C)+!B !(C))+!A !(B (C)+!B !(C))))" *) LUT4 i2_3_lut_adj_41 (.A(\controller_buttons_signal[0] ), 
            .B(xpos[0]), .C(internalcol[0]), .Z(diff_x_vector[0]));
    defparam i2_3_lut_adj_41.INIT = "0x6969";
    (* lut_function="(!((B+(C))+!A))" *) LUT4 i1_3_lut (.A(toout_5__N_152), 
            .B(\controller_buttons_signal[0] ), .C(\controller_buttons_signal[1] ), 
            .Z(toout_5__N_150));   /* synthesis lineinfo="@4(113[13],116[11])"*/
    defparam i1_3_lut.INIT = "0x0202";
    (* lut_function="(A (B+!(C))+!A !(B (C (D))+!B (C+(D))))" *) LUT4 drawing_tony_y_I_10_i4_4_lut (.A(drawing_tony_y_N_218[0]), 
            .B(drawing_tony_y_N_218[1]), .C(internalrow[1]), .D(internalrow[0]), 
            .Z(n4_adj_471));   /* synthesis lineinfo="@4(103[45],103[67])"*/
    defparam drawing_tony_y_I_10_i4_4_lut.INIT = "0x8ecf";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 drawing_tony_y_I_10_i6_3_lut (.A(n4_adj_471), 
            .B(\drawing_tony_y_N_218[2] ), .C(internalrow[2]), .Z(n6_adj_472));   /* synthesis lineinfo="@4(103[45],103[67])"*/
    defparam drawing_tony_y_I_10_i6_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 drawing_tony_y_I_10_i8_3_lut (.A(n6_adj_472), 
            .B(\drawing_tony_y_N_218[3] ), .C(internalrow[3]), .Z(n8));   /* synthesis lineinfo="@4(103[45],103[67])"*/
    defparam drawing_tony_y_I_10_i8_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 drawing_tony_y_I_10_i10_3_lut (.A(n8), 
            .B(\drawing_tony_y_N_218[4] ), .C(internalrow[4]), .Z(n10));   /* synthesis lineinfo="@4(103[45],103[67])"*/
    defparam drawing_tony_y_I_10_i10_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 drawing_tony_y_I_10_i12_3_lut (.A(n10), 
            .B(\drawing_tony_y_N_218[5] ), .C(internalrow[5]), .Z(n12));   /* synthesis lineinfo="@4(103[45],103[67])"*/
    defparam drawing_tony_y_I_10_i12_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 drawing_tony_y_I_10_i14_3_lut (.A(n12), 
            .B(\drawing_tony_y_N_218[6] ), .C(internalrow[6]), .Z(n14));   /* synthesis lineinfo="@4(103[45],103[67])"*/
    defparam drawing_tony_y_I_10_i14_3_lut.INIT = "0x8e8e";
    FA2 add_11_add_5_5 (.A0(GND_net), .B0(xpos[3]), .C0(VCC_net), .D0(n5161), 
        .CI0(n5161), .A1(GND_net), .B1(xpos[4]), .C1(VCC_net), .D1(n8973), 
        .CI1(n8973), .CO0(n8973), .CO1(n5163), .S0(drawing_tony_x_N_205[3]), 
        .S1(drawing_tony_x_N_205[4]));   /* synthesis lineinfo="@4(102[52],102[53])"*/
    defparam add_11_add_5_5.INIT0 = "0xc33c";
    defparam add_11_add_5_5.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 drawing_tony_y_I_10_i16_3_lut (.A(n14), 
            .B(\drawing_tony_y_N_218[7] ), .C(internalrow[7]), .Z(n16));   /* synthesis lineinfo="@4(103[45],103[67])"*/
    defparam drawing_tony_y_I_10_i16_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 drawing_tony_y_I_10_i18_3_lut (.A(n16), 
            .B(\drawing_tony_y_N_218[8] ), .C(internalrow[8]), .Z(n18));   /* synthesis lineinfo="@4(103[45],103[67])"*/
    defparam drawing_tony_y_I_10_i18_3_lut.INIT = "0x8e8e";
    FA2 add_11_add_5_3 (.A0(GND_net), .B0(xpos[1]), .C0(GND_net), .D0(n5159), 
        .CI0(n5159), .A1(GND_net), .B1(xpos[2]), .C1(GND_net), .D1(n8970), 
        .CI1(n8970), .CO0(n8970), .CO1(n5161), .S0(drawing_tony_x_N_205[1]), 
        .S1(drawing_tony_x_N_205[2]));   /* synthesis lineinfo="@4(102[52],102[53])"*/
    defparam add_11_add_5_3.INIT0 = "0xc33c";
    defparam add_11_add_5_3.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A !(B (C (D))+!B (C+(D))))" *) LUT4 col_10__I_0_i4_4_lut (.A(internalcol[0]), 
            .B(internalcol[1]), .C(xpos[1]), .D(xpos[0]), .Z(n4_adj_473));   /* synthesis lineinfo="@4(102[32],102[40])"*/
    defparam col_10__I_0_i4_4_lut.INIT = "0x8ecf";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 col_10__I_0_i6_3_lut (.A(n4_adj_473), 
            .B(internalcol[2]), .C(xpos[2]), .Z(n6_adj_474));   /* synthesis lineinfo="@4(102[32],102[40])"*/
    defparam col_10__I_0_i6_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 col_10__I_0_i8_3_lut (.A(n6_adj_474), 
            .B(internalcol[3]), .C(xpos[3]), .Z(n8_adj_475));   /* synthesis lineinfo="@4(102[32],102[40])"*/
    defparam col_10__I_0_i8_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 col_10__I_0_i10_3_lut (.A(n8_adj_475), 
            .B(internalcol[4]), .C(xpos[4]), .Z(n10_adj_476));   /* synthesis lineinfo="@4(102[32],102[40])"*/
    defparam col_10__I_0_i10_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 col_10__I_0_i12_3_lut (.A(n10_adj_476), 
            .B(internalcol[5]), .C(xpos[5]), .Z(n12_adj_477));   /* synthesis lineinfo="@4(102[32],102[40])"*/
    defparam col_10__I_0_i12_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 col_10__I_0_i14_3_lut (.A(n12_adj_477), 
            .B(internalcol[6]), .C(xpos[6]), .Z(n14_adj_478));   /* synthesis lineinfo="@4(102[32],102[40])"*/
    defparam col_10__I_0_i14_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 col_10__I_0_i16_3_lut (.A(n14_adj_478), 
            .B(internalcol[7]), .C(xpos[7]), .Z(n16_adj_479));   /* synthesis lineinfo="@4(102[32],102[40])"*/
    defparam col_10__I_0_i16_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !(B (C (D))+!B (C+(D))))" *) LUT4 row_10__I_0_i4_4_lut (.A(internalrow[0]), 
            .B(internalrow[1]), .C(\ypos[1] ), .D(\ypos[0] ), .Z(n4_adj_480));   /* synthesis lineinfo="@4(103[32],103[40])"*/
    defparam row_10__I_0_i4_4_lut.INIT = "0x8ecf";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 row_10__I_0_i6_3_lut (.A(n4_adj_480), 
            .B(internalrow[2]), .C(\ypos[2] ), .Z(n6_adj_481));   /* synthesis lineinfo="@4(103[32],103[40])"*/
    defparam row_10__I_0_i6_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 row_10__I_0_i8_3_lut (.A(n6_adj_481), 
            .B(internalrow[3]), .C(\ypos[3] ), .Z(n8_adj_482));   /* synthesis lineinfo="@4(103[32],103[40])"*/
    defparam row_10__I_0_i8_3_lut.INIT = "0x8e8e";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_171__i2 (.D(n109[1]), .SP(VCC_net), 
            .CK(internal25clk), .SR(GND_net_c), .Q(n25));
    defparam counter_171__i2.REGSET = "RESET";
    defparam counter_171__i2.SRMODE = "CE_OVER_LSR";
    FA2 add_11_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(xpos[0]), .C1(VCC_net), .D1(n8967), .CI1(n8967), .CO0(n8967), 
        .CO1(n5159), .S1(drawing_tony_x_N_205[0]));   /* synthesis lineinfo="@4(102[52],102[53])"*/
    defparam add_11_add_5_1.INIT0 = "0xc33c";
    defparam add_11_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 row_10__I_0_i10_3_lut (.A(n8_adj_482), 
            .B(internalrow[4]), .C(\ypos[4] ), .Z(n10_adj_483));   /* synthesis lineinfo="@4(103[32],103[40])"*/
    defparam row_10__I_0_i10_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 row_10__I_0_i12_3_lut (.A(n10_adj_483), 
            .B(internalrow[5]), .C(\ypos[5] ), .Z(n12_adj_484));   /* synthesis lineinfo="@4(103[32],103[40])"*/
    defparam row_10__I_0_i12_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 row_10__I_0_i14_3_lut (.A(n12_adj_484), 
            .B(internalrow[6]), .C(\ypos[6] ), .Z(n14_adj_485));   /* synthesis lineinfo="@4(103[32],103[40])"*/
    defparam row_10__I_0_i14_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 row_10__I_0_i16_3_lut (.A(n14_adj_485), 
            .B(internalrow[7]), .C(\ypos[7] ), .Z(n16_adj_486));   /* synthesis lineinfo="@4(103[32],103[40])"*/
    defparam row_10__I_0_i16_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 row_10__I_0_i18_3_lut (.A(n16_adj_486), 
            .B(internalrow[8]), .C(\ypos[8] ), .Z(n18_adj_487));   /* synthesis lineinfo="@4(103[32],103[40])"*/
    defparam row_10__I_0_i18_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 col_10__I_0_i18_3_lut (.A(n16_adj_479), 
            .B(internalcol[8]), .C(xpos[8]), .Z(n18_adj_488));   /* synthesis lineinfo="@4(102[32],102[40])"*/
    defparam col_10__I_0_i18_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 row_10__I_0_i20_3_lut (.A(n18_adj_487), 
            .B(internalrow[9]), .C(\ypos[9] ), .Z(n20));   /* synthesis lineinfo="@4(103[32],103[40])"*/
    defparam row_10__I_0_i20_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 col_10__I_0_i20_3_lut (.A(n18_adj_488), 
            .B(internalcol[9]), .C(xpos[9]), .Z(n20_adj_489));   /* synthesis lineinfo="@4(102[32],102[40])"*/
    defparam col_10__I_0_i20_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !(B (C (D))+!B (C+(D))))" *) LUT4 drawing_tony_x_I_9_i4_4_lut (.A(drawing_tony_x_N_205[0]), 
            .B(drawing_tony_x_N_205[1]), .C(internalcol[1]), .D(internalcol[0]), 
            .Z(n4_adj_490));   /* synthesis lineinfo="@4(102[45],102[66])"*/
    defparam drawing_tony_x_I_9_i4_4_lut.INIT = "0x8ecf";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 drawing_tony_x_I_9_i6_3_lut (.A(n4_adj_490), 
            .B(drawing_tony_x_N_205[2]), .C(internalcol[2]), .Z(n6_adj_491));   /* synthesis lineinfo="@4(102[45],102[66])"*/
    defparam drawing_tony_x_I_9_i6_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 drawing_tony_x_I_9_i8_3_lut (.A(n6_adj_491), 
            .B(drawing_tony_x_N_205[3]), .C(internalcol[3]), .Z(n8_adj_492));   /* synthesis lineinfo="@4(102[45],102[66])"*/
    defparam drawing_tony_x_I_9_i8_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 drawing_tony_x_I_9_i10_3_lut (.A(n8_adj_492), 
            .B(drawing_tony_x_N_205[4]), .C(internalcol[4]), .Z(n10_adj_493));   /* synthesis lineinfo="@4(102[45],102[66])"*/
    defparam drawing_tony_x_I_9_i10_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 drawing_tony_x_I_9_i12_3_lut (.A(n10_adj_493), 
            .B(drawing_tony_x_N_205[5]), .C(internalcol[5]), .Z(n12_adj_494));   /* synthesis lineinfo="@4(102[45],102[66])"*/
    defparam drawing_tony_x_I_9_i12_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 drawing_tony_x_I_9_i14_3_lut (.A(n12_adj_494), 
            .B(drawing_tony_x_N_205[6]), .C(internalcol[6]), .Z(n14_adj_495));   /* synthesis lineinfo="@4(102[45],102[66])"*/
    defparam drawing_tony_x_I_9_i14_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 drawing_tony_x_I_9_i16_3_lut (.A(n14_adj_495), 
            .B(drawing_tony_x_N_205[7]), .C(internalcol[7]), .Z(n16_adj_496));   /* synthesis lineinfo="@4(102[45],102[66])"*/
    defparam drawing_tony_x_I_9_i16_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 drawing_tony_x_I_9_i18_3_lut (.A(n16_adj_496), 
            .B(drawing_tony_x_N_205[8]), .C(internalcol[8]), .Z(n18_adj_497));   /* synthesis lineinfo="@4(102[45],102[66])"*/
    defparam drawing_tony_x_I_9_i18_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 drawing_tony_y_I_10_i20_3_lut (.A(n18), 
            .B(\drawing_tony_y_N_218[9] ), .C(internalrow[9]), .Z(n20_adj_498));   /* synthesis lineinfo="@4(103[45],103[67])"*/
    defparam drawing_tony_y_I_10_i20_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B+!(C))+!A !((C)+!B))" *) LUT4 drawing_tony_x_I_9_i20_3_lut (.A(n18_adj_497), 
            .B(drawing_tony_x_N_205[9]), .C(internalcol[9]), .Z(n20_adj_499));   /* synthesis lineinfo="@4(102[45],102[66])"*/
    defparam drawing_tony_x_I_9_i20_3_lut.INIT = "0x8e8e";
    (* lut_function="(A (B (C+!(D)))+!A !(((D)+!C)+!B))" *) LUT4 i1_4_lut (.A(n20_adj_489), 
            .B(n20), .C(xpos[10]), .D(internalcol[10]), .Z(n6_adj_500));   /* synthesis lineinfo="@4(113[35],113[68])"*/
    defparam i1_4_lut.INIT = "0x80c8";
    (* lut_function="(A ((D)+!C)+!A !(B (C+!(D))+!B !((D)+!C)))" *) LUT4 i282_3_lut_4_lut (.A(internalcol[0]), 
            .B(xpos[0]), .C(xpos[1]), .D(internalcol[1]), .Z(n4));   /* synthesis lineinfo="@4(105[14],105[17])"*/
    defparam i282_3_lut_4_lut.INIT = "0xbf0b";
    (* lut_function="(A (B (C+!(D)))+!A !(((D)+!C)+!B))" *) LUT4 i2_4_lut_adj_42 (.A(n20_adj_499), 
            .B(n20_adj_498), .C(internalcol[10]), .D(\drawing_tony_x_N_205[10] ), 
            .Z(n7));   /* synthesis lineinfo="@4(113[35],113[68])"*/
    defparam i2_4_lut_adj_42.INIT = "0x80c8";
    (* lut_function="(!(A (C (D)+!C !(D))+!A !(B (C (D)+!C !(D))+!B !(C (D)+!C !(D)))))" *) LUT4 i2_3_lut_4_lut (.A(internalcol[0]), 
            .B(xpos[0]), .C(internalcol[1]), .D(xpos[1]), .Z(diff_x_vector[1]));   /* synthesis lineinfo="@4(105[14],105[17])"*/
    defparam i2_3_lut_4_lut.INIT = "0x4bb4";
    (* lut_function="(!(A+((C+!(D))+!B)))" *) LUT4 i1_4_lut_adj_43 (.A(internalrow[10]), 
            .B(n7), .C(\drawing_tony_y_N_218[10] ), .D(n6_adj_500), .Z(toout_5__N_152));   /* synthesis lineinfo="@4(113[35],113[68])"*/
    defparam i1_4_lut_adj_43.INIT = "0x0400";
    (* lut_function="(A (B (C+!(D)))+!A (B (C (D))))" *) LUT4 i3577_4_lut (.A(toout_5__N_144[1]), 
            .B(internalvalid), .C(rgb_5__N_229[1]), .D(toout_5__N_150), 
            .Z(RGB_c_1));   /* synthesis lineinfo="@4(119[11],119[38])"*/
    defparam i3577_4_lut.INIT = "0xc088";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_171__i3 (.D(n109[2]), .SP(VCC_net), 
            .CK(internal25clk), .SR(GND_net_c), .Q(n24));
    defparam counter_171__i3.REGSET = "RESET";
    defparam counter_171__i3.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_171__i4 (.D(n109[3]), .SP(VCC_net), 
            .CK(internal25clk), .SR(GND_net_c), .Q(n23));
    defparam counter_171__i4.REGSET = "RESET";
    defparam counter_171__i4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_171__i5 (.D(n109[4]), .SP(VCC_net), 
            .CK(internal25clk), .SR(GND_net_c), .Q(n22));
    defparam counter_171__i5.REGSET = "RESET";
    defparam counter_171__i5.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_171__i6 (.D(n109[5]), .SP(VCC_net), 
            .CK(internal25clk), .SR(GND_net_c), .Q(n21));
    defparam counter_171__i6.REGSET = "RESET";
    defparam counter_171__i6.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_171__i7 (.D(n109[6]), .SP(VCC_net), 
            .CK(internal25clk), .SR(GND_net_c), .Q(n20_adj_501));
    defparam counter_171__i7.REGSET = "RESET";
    defparam counter_171__i7.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_171__i8 (.D(n109[7]), .SP(VCC_net), 
            .CK(internal25clk), .SR(GND_net_c), .Q(n19));
    defparam counter_171__i8.REGSET = "RESET";
    defparam counter_171__i8.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_171__i9 (.D(n109[8]), .SP(VCC_net), 
            .CK(internal25clk), .SR(GND_net_c), .Q(n18_adj_502));
    defparam counter_171__i9.REGSET = "RESET";
    defparam counter_171__i9.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_171__i10 (.D(n109[9]), .SP(VCC_net), 
            .CK(internal25clk), .SR(GND_net_c), .Q(n17));
    defparam counter_171__i10.REGSET = "RESET";
    defparam counter_171__i10.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_171__i11 (.D(n109[10]), .SP(VCC_net), 
            .CK(internal25clk), .SR(GND_net_c), .Q(n16_adj_503));
    defparam counter_171__i11.REGSET = "RESET";
    defparam counter_171__i11.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_171__i12 (.D(n109[11]), .SP(VCC_net), 
            .CK(internal25clk), .SR(GND_net_c), .Q(n15));
    defparam counter_171__i12.REGSET = "RESET";
    defparam counter_171__i12.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_171__i13 (.D(n109[12]), .SP(VCC_net), 
            .CK(internal25clk), .SR(GND_net_c), .Q(n14_adj_504));
    defparam counter_171__i13.REGSET = "RESET";
    defparam counter_171__i13.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_171__i14 (.D(n109[13]), .SP(VCC_net), 
            .CK(internal25clk), .SR(GND_net_c), .Q(n13));
    defparam counter_171__i14.REGSET = "RESET";
    defparam counter_171__i14.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_171__i15 (.D(n109[14]), .SP(VCC_net), 
            .CK(internal25clk), .SR(GND_net_c), .Q(n12_adj_505));
    defparam counter_171__i15.REGSET = "RESET";
    defparam counter_171__i15.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_171__i16 (.D(n109[15]), .SP(VCC_net), 
            .CK(internal25clk), .SR(GND_net_c), .Q(n11));
    defparam counter_171__i16.REGSET = "RESET";
    defparam counter_171__i16.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_171__i17 (.D(n109[16]), .SP(VCC_net), 
            .CK(internal25clk), .SR(GND_net_c), .Q(n10_adj_506));
    defparam counter_171__i17.REGSET = "RESET";
    defparam counter_171__i17.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_171__i18 (.D(n109[17]), .SP(VCC_net), 
            .CK(internal25clk), .SR(GND_net_c), .Q(n9));
    defparam counter_171__i18.REGSET = "RESET";
    defparam counter_171__i18.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_171__i19 (.D(n109[18]), .SP(VCC_net), 
            .CK(internal25clk), .SR(GND_net_c), .Q(n8_adj_507));
    defparam counter_171__i19.REGSET = "RESET";
    defparam counter_171__i19.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_171__i20 (.D(n109[19]), .SP(VCC_net), 
            .CK(internal25clk), .SR(GND_net_c), .Q(n7_adj_508));
    defparam counter_171__i20.REGSET = "RESET";
    defparam counter_171__i20.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_171__i21 (.D(n109[20]), .SP(VCC_net), 
            .CK(internal25clk), .SR(GND_net_c), .Q(n6_adj_509));
    defparam counter_171__i21.REGSET = "RESET";
    defparam counter_171__i21.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_171__i22 (.D(n109[21]), .SP(VCC_net), 
            .CK(internal25clk), .SR(GND_net_c), .Q(n5));
    defparam counter_171__i22.REGSET = "RESET";
    defparam counter_171__i22.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_171__i23 (.D(n109[22]), .SP(VCC_net), 
            .CK(internal25clk), .SR(GND_net_c), .Q(n4_adj_510));
    defparam counter_171__i23.REGSET = "RESET";
    defparam counter_171__i23.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_171__i24 (.D(n109[23]), .SP(VCC_net), 
            .CK(internal25clk), .SR(GND_net_c), .Q(n3));
    defparam counter_171__i24.REGSET = "RESET";
    defparam counter_171__i24.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_171__i25 (.D(n109[24]), .SP(VCC_net), 
            .CK(internal25clk), .SR(GND_net_c), .Q(n2));
    defparam counter_171__i25.REGSET = "RESET";
    defparam counter_171__i25.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_171__i26 (.D(n109[25]), .SP(VCC_net), 
            .CK(internal25clk), .SR(GND_net_c), .Q(counter[25]));
    defparam counter_171__i26.REGSET = "RESET";
    defparam counter_171__i26.SRMODE = "CE_OVER_LSR";
    FA2 add_395_6 (.A0(GND_net), .B0(internalrow[4]), .C0(n1[4]), .D0(n5184), 
        .CI0(n5184), .A1(GND_net), .B1(internalrow[5]), .C1(n1[5]), 
        .D1(n9024), .CI1(n9024), .CO0(n9024), .S0(diff_y_vector[4]), 
        .S1(diff_y_vector[5]));   /* synthesis lineinfo="@4(106[14],106[17])"*/
    defparam add_395_6.INIT0 = "0xc33c";
    defparam add_395_6.INIT1 = "0xc33c";
    FA2 counter_171_add_4_27 (.A0(GND_net), .B0(GND_net), .C0(counter[25]), 
        .D0(n5257), .CI0(n5257), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n9198), .CI1(n9198), .CO0(n9198), .S0(n109[25]));
    defparam counter_171_add_4_27.INIT0 = "0xc33c";
    defparam counter_171_add_4_27.INIT1 = "0xc33c";
    FA2 add_395_4 (.A0(GND_net), .B0(internalrow[2]), .C0(n1[2]), .D0(n5182), 
        .CI0(n5182), .A1(GND_net), .B1(internalrow[3]), .C1(n1[3]), 
        .D1(n9021), .CI1(n9021), .CO0(n9021), .CO1(n5184), .S0(diff_y_vector[2]), 
        .S1(diff_y_vector[3]));   /* synthesis lineinfo="@4(106[14],106[17])"*/
    defparam add_395_4.INIT0 = "0xc33c";
    defparam add_395_4.INIT1 = "0xc33c";
    FA2 counter_171_add_4_25 (.A0(GND_net), .B0(GND_net), .C0(n3), .D0(n5255), 
        .CI0(n5255), .A1(GND_net), .B1(GND_net), .C1(n2), .D1(n9195), 
        .CI1(n9195), .CO0(n9195), .CO1(n5257), .S0(n109[23]), .S1(n109[24]));
    defparam counter_171_add_4_25.INIT0 = "0xc33c";
    defparam counter_171_add_4_25.INIT1 = "0xc33c";
    FA2 counter_171_add_4_23 (.A0(GND_net), .B0(GND_net), .C0(n5), .D0(n5253), 
        .CI0(n5253), .A1(GND_net), .B1(GND_net), .C1(n4_adj_510), .D1(n9192), 
        .CI1(n9192), .CO0(n9192), .CO1(n5255), .S0(n109[21]), .S1(n109[22]));
    defparam counter_171_add_4_23.INIT0 = "0xc33c";
    defparam counter_171_add_4_23.INIT1 = "0xc33c";
    FA2 add_395_2 (.A0(GND_net), .B0(internalrow[0]), .C0(n1[0]), .D0(VCC_net), 
        .A1(GND_net), .B1(internalrow[1]), .C1(n1[1]), .D1(n9018), .CI1(n9018), 
        .CO0(n9018), .CO1(n5182), .S0(diff_y_vector[0]), .S1(diff_y_vector[1]));   /* synthesis lineinfo="@4(106[14],106[17])"*/
    defparam add_395_2.INIT0 = "0xc33c";
    defparam add_395_2.INIT1 = "0xc33c";
    FA2 counter_171_add_4_21 (.A0(GND_net), .B0(GND_net), .C0(n7_adj_508), 
        .D0(n5251), .CI0(n5251), .A1(GND_net), .B1(GND_net), .C1(n6_adj_509), 
        .D1(n9189), .CI1(n9189), .CO0(n9189), .CO1(n5253), .S0(n109[19]), 
        .S1(n109[20]));
    defparam counter_171_add_4_21.INIT0 = "0xc33c";
    defparam counter_171_add_4_21.INIT1 = "0xc33c";
    FA2 counter_171_add_4_19 (.A0(GND_net), .B0(GND_net), .C0(n9), .D0(n5249), 
        .CI0(n5249), .A1(GND_net), .B1(GND_net), .C1(n8_adj_507), .D1(n9186), 
        .CI1(n9186), .CO0(n9186), .CO1(n5251), .S0(n109[17]), .S1(n109[18]));
    defparam counter_171_add_4_19.INIT0 = "0xc33c";
    defparam counter_171_add_4_19.INIT1 = "0xc33c";
    FA2 counter_171_add_4_17 (.A0(GND_net), .B0(GND_net), .C0(n11), .D0(n5247), 
        .CI0(n5247), .A1(GND_net), .B1(GND_net), .C1(n10_adj_506), .D1(n9183), 
        .CI1(n9183), .CO0(n9183), .CO1(n5249), .S0(n109[15]), .S1(n109[16]));
    defparam counter_171_add_4_17.INIT0 = "0xc33c";
    defparam counter_171_add_4_17.INIT1 = "0xc33c";
    (* lut_function="(!(A))" *) LUT4 sub_41_inv_0_i2_1_lut (.A(\ypos[1] ), 
            .Z(n1[1]));   /* synthesis lineinfo="@4(106[14],106[17])"*/
    defparam sub_41_inv_0_i2_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_41_inv_0_i1_1_lut (.A(\ypos[0] ), 
            .Z(n1[0]));   /* synthesis lineinfo="@4(106[14],106[17])"*/
    defparam sub_41_inv_0_i1_1_lut.INIT = "0x5555";
    FA2 counter_171_add_4_15 (.A0(GND_net), .B0(GND_net), .C0(n13), .D0(n5245), 
        .CI0(n5245), .A1(GND_net), .B1(GND_net), .C1(n12_adj_505), .D1(n9180), 
        .CI1(n9180), .CO0(n9180), .CO1(n5247), .S0(n109[13]), .S1(n109[14]));
    defparam counter_171_add_4_15.INIT0 = "0xc33c";
    defparam counter_171_add_4_15.INIT1 = "0xc33c";
    (* lut_function="(!(A))" *) LUT4 sub_41_inv_0_i4_1_lut (.A(\ypos[3] ), 
            .Z(n1[3]));   /* synthesis lineinfo="@4(106[14],106[17])"*/
    defparam sub_41_inv_0_i4_1_lut.INIT = "0x5555";
    FA2 add_167_add_5_11 (.A0(GND_net), .B0(\ypos[9] ), .C0(GND_net), 
        .D0(n5179), .CI0(n5179), .A1(GND_net), .B1(GND_net), .C1(GND_net), 
        .D1(n9000), .CI1(n9000), .CO0(n9000), .S0(\drawing_tony_y_N_218[9] ), 
        .S1(\drawing_tony_y_N_218[10] ));   /* synthesis lineinfo="@4(103[52],103[53])"*/
    defparam add_167_add_5_11.INIT0 = "0xc33c";
    defparam add_167_add_5_11.INIT1 = "0xc33c";
    (* lut_function="(!(A))" *) LUT4 sub_41_inv_0_i3_1_lut (.A(\ypos[2] ), 
            .Z(n1[2]));   /* synthesis lineinfo="@4(106[14],106[17])"*/
    defparam sub_41_inv_0_i3_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_41_inv_0_i6_1_lut (.A(\ypos[5] ), 
            .Z(n1[5]));   /* synthesis lineinfo="@4(106[14],106[17])"*/
    defparam sub_41_inv_0_i6_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 sub_41_inv_0_i5_1_lut (.A(\ypos[4] ), 
            .Z(n1[4]));   /* synthesis lineinfo="@4(106[14],106[17])"*/
    defparam sub_41_inv_0_i5_1_lut.INIT = "0x5555";
    FA2 add_167_add_5_9 (.A0(GND_net), .B0(\ypos[7] ), .C0(GND_net), .D0(n5177), 
        .CI0(n5177), .A1(GND_net), .B1(\ypos[8] ), .C1(GND_net), .D1(n8997), 
        .CI1(n8997), .CO0(n8997), .CO1(n5179), .S0(\drawing_tony_y_N_218[7] ), 
        .S1(\drawing_tony_y_N_218[8] ));   /* synthesis lineinfo="@4(103[52],103[53])"*/
    defparam add_167_add_5_9.INIT0 = "0xc33c";
    defparam add_167_add_5_9.INIT1 = "0xc33c";
    FA2 add_167_add_5_7 (.A0(GND_net), .B0(\ypos[5] ), .C0(VCC_net), .D0(n5175), 
        .CI0(n5175), .A1(GND_net), .B1(\ypos[6] ), .C1(GND_net), .D1(n8994), 
        .CI1(n8994), .CO0(n8994), .CO1(n5177), .S0(\drawing_tony_y_N_218[5] ), 
        .S1(\drawing_tony_y_N_218[6] ));   /* synthesis lineinfo="@4(103[52],103[53])"*/
    defparam add_167_add_5_7.INIT0 = "0xc33c";
    defparam add_167_add_5_7.INIT1 = "0xc33c";
    FA2 counter_171_add_4_13 (.A0(GND_net), .B0(GND_net), .C0(n15), .D0(n5243), 
        .CI0(n5243), .A1(GND_net), .B1(GND_net), .C1(n14_adj_504), .D1(n9177), 
        .CI1(n9177), .CO0(n9177), .CO1(n5245), .S0(n109[11]), .S1(n109[12]));
    defparam counter_171_add_4_13.INIT0 = "0xc33c";
    defparam counter_171_add_4_13.INIT1 = "0xc33c";
    FA2 counter_171_add_4_11 (.A0(GND_net), .B0(GND_net), .C0(n17), .D0(n5241), 
        .CI0(n5241), .A1(GND_net), .B1(GND_net), .C1(n16_adj_503), .D1(n9174), 
        .CI1(n9174), .CO0(n9174), .CO1(n5243), .S0(n109[9]), .S1(n109[10]));
    defparam counter_171_add_4_11.INIT0 = "0xc33c";
    defparam counter_171_add_4_11.INIT1 = "0xc33c";
    FA2 counter_171_add_4_9 (.A0(GND_net), .B0(GND_net), .C0(n19), .D0(n5239), 
        .CI0(n5239), .A1(GND_net), .B1(GND_net), .C1(n18_adj_502), .D1(n9171), 
        .CI1(n9171), .CO0(n9171), .CO1(n5241), .S0(n109[7]), .S1(n109[8]));
    defparam counter_171_add_4_9.INIT0 = "0xc33c";
    defparam counter_171_add_4_9.INIT1 = "0xc33c";
    FA2 add_167_add_5_5 (.A0(GND_net), .B0(\ypos[3] ), .C0(VCC_net), .D0(n5173), 
        .CI0(n5173), .A1(GND_net), .B1(\ypos[4] ), .C1(VCC_net), .D1(n8991), 
        .CI1(n8991), .CO0(n8991), .CO1(n5175), .S0(\drawing_tony_y_N_218[3] ), 
        .S1(\drawing_tony_y_N_218[4] ));   /* synthesis lineinfo="@4(103[52],103[53])"*/
    defparam add_167_add_5_5.INIT0 = "0xc33c";
    defparam add_167_add_5_5.INIT1 = "0xc33c";
    FA2 counter_171_add_4_7 (.A0(GND_net), .B0(GND_net), .C0(n21), .D0(n5237), 
        .CI0(n5237), .A1(GND_net), .B1(GND_net), .C1(n20_adj_501), .D1(n9168), 
        .CI1(n9168), .CO0(n9168), .CO1(n5239), .S0(n109[5]), .S1(n109[6]));
    defparam counter_171_add_4_7.INIT0 = "0xc33c";
    defparam counter_171_add_4_7.INIT1 = "0xc33c";
    FA2 add_167_add_5_3 (.A0(GND_net), .B0(\ypos[1] ), .C0(VCC_net), .D0(n5171), 
        .CI0(n5171), .A1(GND_net), .B1(\ypos[2] ), .C1(VCC_net), .D1(n8988), 
        .CI1(n8988), .CO0(n8988), .CO1(n5173), .S0(drawing_tony_y_N_218[1]), 
        .S1(\drawing_tony_y_N_218[2] ));   /* synthesis lineinfo="@4(103[52],103[53])"*/
    defparam add_167_add_5_3.INIT0 = "0xc33c";
    defparam add_167_add_5_3.INIT1 = "0xc33c";
    FA2 counter_171_add_4_5 (.A0(GND_net), .B0(GND_net), .C0(n23), .D0(n5235), 
        .CI0(n5235), .A1(GND_net), .B1(GND_net), .C1(n22), .D1(n9165), 
        .CI1(n9165), .CO0(n9165), .CO1(n5237), .S0(n109[3]), .S1(n109[4]));
    defparam counter_171_add_4_5.INIT0 = "0xc33c";
    defparam counter_171_add_4_5.INIT1 = "0xc33c";
    (* lut_function="(A (B (C+!(D)))+!A (B (C (D))))" *) LUT4 i3516_4_lut (.A(toout_5__N_144[0]), 
            .B(internalvalid), .C(rgb_5__N_229[0]), .D(toout_5__N_150), 
            .Z(RGB_c_0));   /* synthesis lineinfo="@4(119[11],119[38])"*/
    defparam i3516_4_lut.INIT = "0xc088";
    (* lut_function="(A (B+(C+!(D)))+!A !(B (C (D))+!B (D)))" *) LUT4 toout_5__I_6_i3_4_lut_4_lut (.A(rgb_5__N_241[2]), 
            .B(rgb_5__N_235[2]), .C(counter[25]), .D(toout_5__N_152), 
            .Z(toout_5__N_144[2]));   /* synthesis lineinfo="@4(113[112],114[88])"*/
    defparam toout_5__I_6_i3_4_lut_4_lut.INIT = "0xacff";
    (* lut_function="(A (B+(C+!(D)))+!A !(B (C (D))+!B (D)))" *) LUT4 toout_5__I_6_i4_4_lut_4_lut (.A(rgb_5__N_241[3]), 
            .B(rgb_5__N_235[3]), .C(counter[25]), .D(toout_5__N_152), 
            .Z(toout_5__N_144[3]));   /* synthesis lineinfo="@4(113[112],114[88])"*/
    defparam toout_5__I_6_i4_4_lut_4_lut.INIT = "0xacff";
    (* lut_function="(A (B+(C+!(D)))+!A !(B (C (D))+!B (D)))" *) LUT4 toout_5__I_6_i5_4_lut_4_lut (.A(rgb_5__N_241[4]), 
            .B(rgb_5__N_235[4]), .C(counter[25]), .D(toout_5__N_152), 
            .Z(toout_5__N_144[4]));   /* synthesis lineinfo="@4(113[112],114[88])"*/
    defparam toout_5__I_6_i5_4_lut_4_lut.INIT = "0xacff";
    (* lut_function="(A (B+(C+!(D)))+!A !(B (C (D))+!B (D)))" *) LUT4 toout_5__I_6_i6_4_lut_4_lut (.A(rgb_5__N_241[5]), 
            .B(rgb_5__N_235[5]), .C(counter[25]), .D(toout_5__N_152), 
            .Z(toout_5__N_144[5]));   /* synthesis lineinfo="@4(113[112],114[88])"*/
    defparam toout_5__I_6_i6_4_lut_4_lut.INIT = "0xacff";
    (* lut_function="(A (B+(C+!(D)))+!A !(B (C (D))+!B (D)))" *) LUT4 toout_5__I_6_i1_4_lut_4_lut (.A(rgb_5__N_241[0]), 
            .B(rgb_5__N_235[0]), .C(counter[25]), .D(toout_5__N_152), 
            .Z(toout_5__N_144[0]));   /* synthesis lineinfo="@4(113[112],114[88])"*/
    defparam toout_5__I_6_i1_4_lut_4_lut.INIT = "0xacff";
    (* lut_function="(A (B (C+!(D)))+!A (B (C (D))))" *) LUT4 i3568_4_lut (.A(toout_5__N_144[5]), 
            .B(internalvalid), .C(rgb_5__N_229[5]), .D(toout_5__N_150), 
            .Z(RGB_c_5));   /* synthesis lineinfo="@4(119[11],119[38])"*/
    defparam i3568_4_lut.INIT = "0xc088";
    (* lut_function="(A (B (C+!(D)))+!A (B (C (D))))" *) LUT4 i3569_4_lut (.A(toout_5__N_144[4]), 
            .B(internalvalid), .C(rgb_5__N_229[4]), .D(toout_5__N_150), 
            .Z(RGB_c_4));   /* synthesis lineinfo="@4(119[11],119[38])"*/
    defparam i3569_4_lut.INIT = "0xc088";
    (* lut_function="(A (B (C+!(D)))+!A (B (C (D))))" *) LUT4 i3572_4_lut (.A(toout_5__N_144[3]), 
            .B(internalvalid), .C(rgb_5__N_229[3]), .D(toout_5__N_150), 
            .Z(RGB_c_3));   /* synthesis lineinfo="@4(119[11],119[38])"*/
    defparam i3572_4_lut.INIT = "0xc088";
    (* lut_function="(A (B (C+!(D)))+!A (B (C (D))))" *) LUT4 i3574_4_lut (.A(toout_5__N_144[2]), 
            .B(internalvalid), .C(rgb_5__N_229[2]), .D(toout_5__N_150), 
            .Z(RGB_c_2));   /* synthesis lineinfo="@4(119[11],119[38])"*/
    defparam i3574_4_lut.INIT = "0xc088";
    (* lut_function="(A (B+(C+!(D)))+!A !(B (C (D))+!B (D)))" *) LUT4 toout_5__I_6_i2_4_lut_4_lut (.A(rgb_5__N_241[1]), 
            .B(rgb_5__N_235[1]), .C(counter[25]), .D(toout_5__N_152), 
            .Z(toout_5__N_144[1]));   /* synthesis lineinfo="@4(113[112],114[88])"*/
    defparam toout_5__I_6_i2_4_lut_4_lut.INIT = "0xacff";
    (* lut_function="(!(A (B ((D)+!C)+!B (C+(D)))+!A (B (C+(D))+!B ((D)+!C))))" *) LUT4 i249_2_lut_4_lut (.A(n4), 
            .B(xpos[2]), .C(internalcol[2]), .D(diff_x_vector[1]), .Z(n622));   /* synthesis lineinfo="@4(109[23],109[43])"*/
    defparam i249_2_lut_4_lut.INIT = "0x0096";
    tony_run_rom2 tony_run_map2 (diff_x_vector[0], diff_x_vector[1], diff_x_vector[2], 
            diff_x_vector[3], diff_x_vector[4], diff_y_vector[0], diff_y_vector[1], 
            diff_y_vector[2], diff_y_vector[3], diff_y_vector[4], diff_y_vector[5], 
            {rgb_5__N_241}, internal25clk, GND_net);   /* synthesis lineinfo="@4(83[18],83[31])"*/
    tony_run_rom1 tony_run_map1 (diff_x_vector[0], diff_x_vector[1], diff_x_vector[2], 
            diff_x_vector[3], diff_x_vector[4], diff_y_vector[0], diff_y_vector[1], 
            diff_y_vector[2], diff_y_vector[3], diff_y_vector[4], diff_y_vector[5], 
            {rgb_5__N_235}, internal25clk, GND_net);   /* synthesis lineinfo="@4(76[18],76[31])"*/
    tony_idle_rom tony_map (diff_x_vector[0], diff_x_vector[1], diff_x_vector[2], 
            diff_x_vector[3], diff_x_vector[4], diff_y_vector[0], diff_y_vector[1], 
            diff_y_vector[2], diff_y_vector[3], diff_y_vector[4], diff_y_vector[5], 
            {rgb_5__N_229}, internal25clk, GND_net);   /* synthesis lineinfo="@4(69[15],69[28])"*/
    VLO i2 (.Z(GND_net_c));
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_171__i1 (.D(n109[0]), .SP(VCC_net), 
            .CK(internal25clk), .SR(GND_net_c), .Q(n26));
    defparam counter_171__i1.REGSET = "RESET";
    defparam counter_171__i1.SRMODE = "CE_OVER_LSR";
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module tony_run_rom2
//

module tony_run_rom2 (input \diff_x_vector[0] , input \diff_x_vector[1] , 
            input \diff_x_vector[2] , input \diff_x_vector[3] , input \diff_x_vector[4] , 
            input \diff_y_vector[0] , input \diff_y_vector[1] , input \diff_y_vector[2] , 
            input \diff_y_vector[3] , input \diff_y_vector[4] , input \diff_y_vector[5] , 
            output [5:0]rgb_5__N_241, input internal25clk, input GND_net);
    
    (* is_clock=1 *) wire internal25clk;   /* synthesis lineinfo="@11(75[9],75[22])"*/
    
    wire VCC_net, GND_net_c;
    
    (* ECO_MEM_TYPE="EBR", ECO_MEM_ID="\\patternmaker/tony_run_map2/totaladr_10__I_0", ECO_MEM_SIZE="[6, 2048]", ECO_MEM_BLOCK_SIZE="[2, 2048]", ECO_MEM_BLOCK_POS="[4, 0]" *) EBR_B mux_27 (.RADDR10(\diff_y_vector[5] ), 
            .RADDR9(\diff_y_vector[4] ), .RADDR8(\diff_y_vector[3] ), .RADDR7(\diff_y_vector[2] ), 
            .RADDR6(\diff_y_vector[1] ), .RADDR5(\diff_y_vector[0] ), .RADDR4(\diff_x_vector[4] ), 
            .RADDR3(\diff_x_vector[3] ), .RADDR2(\diff_x_vector[2] ), .RADDR1(\diff_x_vector[1] ), 
            .RADDR0(\diff_x_vector[0] ), .WADDR10(GND_net), .WADDR9(GND_net), 
            .WADDR8(GND_net), .WADDR7(GND_net), .WADDR6(GND_net), .WADDR5(GND_net), 
            .WADDR4(GND_net), .WADDR3(GND_net), .WADDR2(GND_net), .WADDR1(GND_net), 
            .WADDR0(GND_net), .MASK_N15(GND_net_c), .MASK_N14(GND_net_c), 
            .MASK_N13(GND_net_c), .MASK_N12(GND_net_c), .MASK_N11(GND_net_c), 
            .MASK_N10(GND_net_c), .MASK_N9(GND_net_c), .MASK_N8(GND_net_c), 
            .MASK_N7(GND_net_c), .MASK_N6(GND_net_c), .MASK_N5(GND_net_c), 
            .MASK_N4(GND_net_c), .MASK_N3(GND_net_c), .MASK_N2(GND_net_c), 
            .MASK_N1(GND_net_c), .MASK_N0(GND_net_c), .WDATA15(GND_net_c), 
            .WDATA14(GND_net_c), .WDATA13(GND_net_c), .WDATA12(GND_net_c), 
            .WDATA11(GND_net), .WDATA10(GND_net_c), .WDATA9(GND_net_c), 
            .WDATA8(GND_net_c), .WDATA7(GND_net_c), .WDATA6(GND_net_c), 
            .WDATA5(GND_net_c), .WDATA4(GND_net_c), .WDATA3(GND_net), 
            .WDATA2(GND_net_c), .WDATA1(GND_net_c), .WDATA0(GND_net_c), 
            .RCLKE(VCC_net), .RCLK(internal25clk), .RE(VCC_net), .WCLKE(VCC_net), 
            .WCLK(GND_net), .WE(GND_net), .RDATA11(rgb_5__N_241[5]), .RDATA3(rgb_5__N_241[4]));
    defparam mux_27.INIT_0 = "0x9B9B9B9B9B9B9B9B9F9F9F9F9F9F9F9F1F1F1F1F1F1D1F1D7F717F71FFE1FFE1";
    defparam mux_27.INIT_1 = "0xFFFFFFFFFFFFFFFFFFFFFFFF3F3F3F3F7B7B7B7B5F5B5F5B5F5F5F5F1B1B1B1B";
    defparam mux_27.INIT_2 = "0x9B9B9B9B9B9B9B9B9F9F9F9F9F9F9F9F1F1F1F1F1F1D1F1D7F717F71FFE1FFE1";
    defparam mux_27.INIT_3 = "0xFFFFFFFFFFFFFFFFFFFFFFFF3F3F3F3F7B7B7B7B5F5B5F5B5F5F5F5F1B1B1B1B";
    defparam mux_27.INIT_4 = "0x9F9E9F9E9F9E9F9E9F9E9F9E9F9E9F9E1F1E1F1E1F1E1F1E7F717F71FFF1FFF1";
    defparam mux_27.INIT_5 = "0xFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFBFBFBFBFBFDBDADBDADBDADBDA9F9E9F9E";
    defparam mux_27.INIT_6 = "0x9F9E9F9E9F9E9F9E9F9E9F9E9F9E9F9E1F1E1F1E1F1E1F1E7F717F71FFF1FFF1";
    defparam mux_27.INIT_7 = "0xFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFBFBFBFBFBFDBDADBDADBDADBDA9F9E9F9E";
    defparam mux_27.INIT_8 = "0x9F9E9F9E9F9E9F9E9F9E9F9E9D9C9D9C1F1E1F1E1F1E1F1E7F707F70FFF1FFF1";
    defparam mux_27.INIT_9 = "0xFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFBFBFBEBFBEBFBEBFBE9F9E9F9E9F9E9F9E";
    defparam mux_27.INIT_A = "0x9F9E9F9E9F9E9F9E9F9E9F9E9D9C9D9C1F1E1F1E1F1E1F1E7F707F70FFF1FFF1";
    defparam mux_27.INIT_B = "0xFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFBFBFBEBFBEBFBEBFBE9F9E9F9E9F9E9F9E";
    defparam mux_27.INIT_C = "0x8F8F8F8FCFCFCFCFCDCDCDCD0F0F0F0F0D0C0D0C0F0E0F0EBFB8BFB8FFF0FFF0";
    defparam mux_27.INIT_D = "0xFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFBFBFBEBFBEBDBCBDBCBDBCBDBC8F8F8F8F";
    defparam mux_27.INIT_E = "0x8F8F8F8FCFCFCFCFCDCDCDCD0F0F0F0F0D0C0D0C0F0E0F0EBFB8BFB8FFF0FFF0";
    defparam mux_27.INIT_F = "0xFFFFFFFFFFFFFFFFFFFFFFFFBFBFBFBFBFBEBFBEBDBCBDBCBDBCBDBC8F8F8F8F";
    defparam mux_27.DATA_WIDTH_W = "2";
    defparam mux_27.DATA_WIDTH_R = "2";
    (* ECO_MEM_TYPE="EBR", ECO_MEM_ID="\\patternmaker/tony_run_map2/totaladr_10__I_0", ECO_MEM_SIZE="[6, 2048]", ECO_MEM_BLOCK_SIZE="[2, 2048]", ECO_MEM_BLOCK_POS="[2, 0]" *) EBR_B mux_26 (.RADDR10(\diff_y_vector[5] ), 
            .RADDR9(\diff_y_vector[4] ), .RADDR8(\diff_y_vector[3] ), .RADDR7(\diff_y_vector[2] ), 
            .RADDR6(\diff_y_vector[1] ), .RADDR5(\diff_y_vector[0] ), .RADDR4(\diff_x_vector[4] ), 
            .RADDR3(\diff_x_vector[3] ), .RADDR2(\diff_x_vector[2] ), .RADDR1(\diff_x_vector[1] ), 
            .RADDR0(\diff_x_vector[0] ), .WADDR10(GND_net), .WADDR9(GND_net), 
            .WADDR8(GND_net), .WADDR7(GND_net), .WADDR6(GND_net), .WADDR5(GND_net), 
            .WADDR4(GND_net), .WADDR3(GND_net), .WADDR2(GND_net), .WADDR1(GND_net), 
            .WADDR0(GND_net), .MASK_N15(GND_net_c), .MASK_N14(GND_net_c), 
            .MASK_N13(GND_net_c), .MASK_N12(GND_net_c), .MASK_N11(GND_net_c), 
            .MASK_N10(GND_net_c), .MASK_N9(GND_net_c), .MASK_N8(GND_net_c), 
            .MASK_N7(GND_net_c), .MASK_N6(GND_net_c), .MASK_N5(GND_net_c), 
            .MASK_N4(GND_net_c), .MASK_N3(GND_net_c), .MASK_N2(GND_net_c), 
            .MASK_N1(GND_net_c), .MASK_N0(GND_net_c), .WDATA15(GND_net_c), 
            .WDATA14(GND_net_c), .WDATA13(GND_net_c), .WDATA12(GND_net_c), 
            .WDATA11(GND_net), .WDATA10(GND_net_c), .WDATA9(GND_net_c), 
            .WDATA8(GND_net_c), .WDATA7(GND_net_c), .WDATA6(GND_net_c), 
            .WDATA5(GND_net_c), .WDATA4(GND_net_c), .WDATA3(GND_net), 
            .WDATA2(GND_net_c), .WDATA1(GND_net_c), .WDATA0(GND_net_c), 
            .RCLKE(VCC_net), .RCLK(internal25clk), .RE(VCC_net), .WCLKE(VCC_net), 
            .WCLK(GND_net), .WE(GND_net), .RDATA11(rgb_5__N_241[3]), .RDATA3(rgb_5__N_241[2]));
    defparam mux_26.INIT_0 = "0x9BFB9BFB9BFB9BFB9FFB9FFB9FF79FF71FFB1FFB1FFD1FFD7FF17FF1FFE1FFE1";
    defparam mux_26.INIT_1 = "0xFFFFFFFFFFFFFFFFFFFFFFFF3F373F377B7B7B7B1FBB1FBB5FF75FF70BFB0BFB";
    defparam mux_26.INIT_2 = "0x9BFB9BFB9BFB9BFB9FFB9FFB9FF79FF71FFB1FFB1FFD1FFD7FF17FF1FFE1FFE1";
    defparam mux_26.INIT_3 = "0xFFFFFFFFFFFFFFFFFFFFFFFF3F373F377B7B7B7B1FBB1FBB5FF75FF70BFB0BFB";
    defparam mux_26.INIT_4 = "0x9FFE9FFE9FFE9FFE9FFE9FFE9FFE9FFE1F7A1F7A1F7E1F7E7F717F71FFF1FFF1";
    defparam mux_26.INIT_5 = "0xFFFFFFFFFFFFFFFFFFFFFFFFBFBBBFBBAFB7AFB7CBF2CBF2CBFACBFA9FFE9FFE";
    defparam mux_26.INIT_6 = "0x9FFE9FFE9FFE9FFE9FFE9FFE9FFE9FFE1F7A1F7A1F7E1F7E7F717F71FFF1FFF1";
    defparam mux_26.INIT_7 = "0xFFFFFFFFFFFFFFFFFFFFFFFFBFBBBFBBAFB7AFB7CBF2CBF2CBFACBFA9FFE9FFE";
    defparam mux_26.INIT_8 = "0x9FFE9FFE9FFE9FFE9FFE9FFE9DFC9DFC1F7A1F7A1F7E1F7E7F707F70FFF1FFF1";
    defparam mux_26.INIT_9 = "0xFFFFFFFFFFFFFFFFFFFFFFFFBFBBBFBBBFBEBFBE9FDA9FDA9FFE9FFE9FFE9FFE";
    defparam mux_26.INIT_A = "0x9FFE9FFE9FFE9FFE9FFE9FFE9DFC9DFC1F7A1F7A1F7E1F7E7F707F70FFF1FFF1";
    defparam mux_26.INIT_B = "0xFFFFFFFFFFFFFFFFFFFFFFFFBFBBBFBBBFBEBFBE9FDA9FDA9FFE9FFE9FFE9FFE";
    defparam mux_26.INIT_C = "0x8FFF8FFFCFFFCFFFCDF9CDF90F7D0F7D0D780D780F7E0F7EBFF8BFF8FFF0FFF0";
    defparam mux_26.INIT_D = "0xFFFFFFFFFFFFFFFFFFFFFFFFBFBBBFBBB7BEB7BE95D895D8B5FCB5FC87FF87FF";
    defparam mux_26.INIT_E = "0x8FFF8FFFCFFFCFFFCDF9CDF90F7D0F7D0D780D780F7E0F7EBFF8BFF8FFF0FFF0";
    defparam mux_26.INIT_F = "0xFFFFFFFFFFFFFFFFFFFFFFFFBFBBBFBBB7BEB7BE95D895D8B5FCB5FC87FF87FF";
    defparam mux_26.DATA_WIDTH_W = "2";
    defparam mux_26.DATA_WIDTH_R = "2";
    VLO i2 (.Z(GND_net_c));
    (* ECO_MEM_TYPE="EBR", ECO_MEM_ID="\\patternmaker/tony_run_map2/totaladr_10__I_0", ECO_MEM_SIZE="[6, 2048]", ECO_MEM_BLOCK_SIZE="[2, 2048]", ECO_MEM_BLOCK_POS="[0, 0]" *) EBR_B mux_25 (.RADDR10(\diff_y_vector[5] ), 
            .RADDR9(\diff_y_vector[4] ), .RADDR8(\diff_y_vector[3] ), .RADDR7(\diff_y_vector[2] ), 
            .RADDR6(\diff_y_vector[1] ), .RADDR5(\diff_y_vector[0] ), .RADDR4(\diff_x_vector[4] ), 
            .RADDR3(\diff_x_vector[3] ), .RADDR2(\diff_x_vector[2] ), .RADDR1(\diff_x_vector[1] ), 
            .RADDR0(\diff_x_vector[0] ), .WADDR10(GND_net), .WADDR9(GND_net), 
            .WADDR8(GND_net), .WADDR7(GND_net), .WADDR6(GND_net), .WADDR5(GND_net), 
            .WADDR4(GND_net), .WADDR3(GND_net), .WADDR2(GND_net), .WADDR1(GND_net), 
            .WADDR0(GND_net), .MASK_N15(GND_net_c), .MASK_N14(GND_net_c), 
            .MASK_N13(GND_net_c), .MASK_N12(GND_net_c), .MASK_N11(GND_net_c), 
            .MASK_N10(GND_net_c), .MASK_N9(GND_net_c), .MASK_N8(GND_net_c), 
            .MASK_N7(GND_net_c), .MASK_N6(GND_net_c), .MASK_N5(GND_net_c), 
            .MASK_N4(GND_net_c), .MASK_N3(GND_net_c), .MASK_N2(GND_net_c), 
            .MASK_N1(GND_net_c), .MASK_N0(GND_net_c), .WDATA15(GND_net_c), 
            .WDATA14(GND_net_c), .WDATA13(GND_net_c), .WDATA12(GND_net_c), 
            .WDATA11(GND_net), .WDATA10(GND_net_c), .WDATA9(GND_net_c), 
            .WDATA8(GND_net_c), .WDATA7(GND_net_c), .WDATA6(GND_net_c), 
            .WDATA5(GND_net_c), .WDATA4(GND_net_c), .WDATA3(GND_net), 
            .WDATA2(GND_net_c), .WDATA1(GND_net_c), .WDATA0(GND_net_c), 
            .RCLKE(VCC_net), .RCLK(internal25clk), .RE(VCC_net), .WCLKE(VCC_net), 
            .WCLK(GND_net), .WE(GND_net), .RDATA11(rgb_5__N_241[1]), .RDATA3(rgb_5__N_241[0]));
    defparam mux_25.INIT_0 = "0xFB81FB81FB81FB81FB85FB85F789F789FB05FB05FF01FF01FF61FF61FFE1FFE1";
    defparam mux_25.INIT_1 = "0xFFFFFFFFFFFFFFFFFFFFFFFF371F371F7B517B51BF11BF11F759F759EB11EB11";
    defparam mux_25.INIT_2 = "0xFB81FB81FB81FB81FB85FB85F789F789FB05FB05FF01FF01FF61FF61FFE1FFE1";
    defparam mux_25.INIT_3 = "0xFFFFFFFFFFFFFFFFFFFFFFFF371F371F7B517B51BF11BF11F759F759EB11EB11";
    defparam mux_25.INIT_4 = "0xFF80FF80FF80FF80FF80FF80FF80FF807B047B047F007F007F617F61FFF1FFF1";
    defparam mux_25.INIT_5 = "0xFFFFFFFFFFFFFFFFFFFFFFFFBB9FBB9FA799A799E3D8E3D8EBD0EBD0FF80FF80";
    defparam mux_25.INIT_6 = "0xFF80FF80FF80FF80FF80FF80FF80FF807B047B047F007F007F617F61FFF1FFF1";
    defparam mux_25.INIT_7 = "0xFFFFFFFFFFFFFFFFFFFFFFFFBB9FBB9FA799A799E3D8E3D8EBD0EBD0FF80FF80";
    defparam mux_25.INIT_8 = "0xFF80FF80FF80FF80FF80FF80FD80FD807B047B047F007F007F707F70FFF1FFF1";
    defparam mux_25.INIT_9 = "0xFFFFFFFFFFFFFFFFFFFFFFFFBBBFBBBFBFA0BFA0DB84DB84FF80FF80FF80FF80";
    defparam mux_25.INIT_A = "0xFF80FF80FF80FF80FF80FF80FD80FD807B047B047F007F007F707F70FFF1FFF1";
    defparam mux_25.INIT_B = "0xFFFFFFFFFFFFFFFFFFFFFFFFBBBFBBBFBFA0BFA0DB84DB84FF80FF80FF80FF80";
    defparam mux_25.INIT_C = "0xFF80FF80FFC0FFC0F9C4F9C47D027D02790479047F007F00FFB0FFB0FFF0FFF0";
    defparam mux_25.INIT_D = "0xFFFFFFFFFFFFFFFFFFFFFFFFBBBFBBBFB7A8B7A8D18CD18CF5B8F5B8F788F788";
    defparam mux_25.INIT_E = "0xFF80FF80FFC0FFC0F9C4F9C47D027D02790479047F007F00FFB0FFB0FFF0FFF0";
    defparam mux_25.INIT_F = "0xFFFFFFFFFFFFFFFFFFFFFFFFBBBFBBBFB7A8B7A8D18CD18CF5B8F5B8F788F788";
    defparam mux_25.DATA_WIDTH_W = "2";
    defparam mux_25.DATA_WIDTH_R = "2";
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module tony_run_rom1
//

module tony_run_rom1 (input \diff_x_vector[0] , input \diff_x_vector[1] , 
            input \diff_x_vector[2] , input \diff_x_vector[3] , input \diff_x_vector[4] , 
            input \diff_y_vector[0] , input \diff_y_vector[1] , input \diff_y_vector[2] , 
            input \diff_y_vector[3] , input \diff_y_vector[4] , input \diff_y_vector[5] , 
            output [5:0]rgb_5__N_235, input internal25clk, input GND_net);
    
    (* is_clock=1 *) wire internal25clk;   /* synthesis lineinfo="@11(75[9],75[22])"*/
    
    wire VCC_net, GND_net_c;
    
    (* ECO_MEM_TYPE="EBR", ECO_MEM_ID="\\patternmaker/tony_run_map1/totaladr_10__I_0", ECO_MEM_SIZE="[6, 2048]", ECO_MEM_BLOCK_SIZE="[2, 2048]", ECO_MEM_BLOCK_POS="[4, 0]" *) EBR_B mux_24 (.RADDR10(\diff_y_vector[5] ), 
            .RADDR9(\diff_y_vector[4] ), .RADDR8(\diff_y_vector[3] ), .RADDR7(\diff_y_vector[2] ), 
            .RADDR6(\diff_y_vector[1] ), .RADDR5(\diff_y_vector[0] ), .RADDR4(\diff_x_vector[4] ), 
            .RADDR3(\diff_x_vector[3] ), .RADDR2(\diff_x_vector[2] ), .RADDR1(\diff_x_vector[1] ), 
            .RADDR0(\diff_x_vector[0] ), .WADDR10(GND_net), .WADDR9(GND_net), 
            .WADDR8(GND_net), .WADDR7(GND_net), .WADDR6(GND_net), .WADDR5(GND_net), 
            .WADDR4(GND_net), .WADDR3(GND_net), .WADDR2(GND_net), .WADDR1(GND_net), 
            .WADDR0(GND_net), .MASK_N15(GND_net_c), .MASK_N14(GND_net_c), 
            .MASK_N13(GND_net_c), .MASK_N12(GND_net_c), .MASK_N11(GND_net_c), 
            .MASK_N10(GND_net_c), .MASK_N9(GND_net_c), .MASK_N8(GND_net_c), 
            .MASK_N7(GND_net_c), .MASK_N6(GND_net_c), .MASK_N5(GND_net_c), 
            .MASK_N4(GND_net_c), .MASK_N3(GND_net_c), .MASK_N2(GND_net_c), 
            .MASK_N1(GND_net_c), .MASK_N0(GND_net_c), .WDATA15(GND_net_c), 
            .WDATA14(GND_net_c), .WDATA13(GND_net_c), .WDATA12(GND_net_c), 
            .WDATA11(GND_net), .WDATA10(GND_net_c), .WDATA9(GND_net_c), 
            .WDATA8(GND_net_c), .WDATA7(GND_net_c), .WDATA6(GND_net_c), 
            .WDATA5(GND_net_c), .WDATA4(GND_net_c), .WDATA3(GND_net), 
            .WDATA2(GND_net_c), .WDATA1(GND_net_c), .WDATA0(GND_net_c), 
            .RCLKE(VCC_net), .RCLK(internal25clk), .RE(VCC_net), .WCLKE(VCC_net), 
            .WCLK(GND_net), .WE(GND_net), .RDATA11(rgb_5__N_235[5]), .RDATA3(rgb_5__N_235[4]));
    defparam mux_24.INIT_0 = "0xDFDEDFDEDFDEDFDEDFDEDFDE1F1E1F1E1F1E1F1E1F1E1F1EFFF1FFF1FFF1FFF1";
    defparam mux_24.INIT_1 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7B7A7B7A7B7A7B7A1F1E1F1E";
    defparam mux_24.INIT_2 = "0xDFDEDFDEDFDEDFDEDFDEDFDE1F1E1F1E1F1E1F1E1F1E1F1EFFF1FFF1FFF1FFF1";
    defparam mux_24.INIT_3 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7B7A7B7A7B7A7B7A1F1E1F1E";
    defparam mux_24.INIT_4 = "0xDFDEDFDEDFDEDFDEDFDEDFDE1D1C1D1C1F1E1F1E1F1E1F1EFFF0FFF0FFF1FFF1";
    defparam mux_24.INIT_5 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFE7F7E7F7E7F7E7F7E1F1E1F1E";
    defparam mux_24.INIT_6 = "0xDFDEDFDEDFDEDFDEDFDEDFDE1D1C1D1C1F1E1F1E1F1E1F1EFFF0FFF0FFF1FFF1";
    defparam mux_24.INIT_7 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFE7F7E7F7E7F7E7F7E1F1E1F1E";
    defparam mux_24.INIT_8 = "0x8F8F8F8F0F0F0F0F0D0D0D0D0F0F0F0F0D0C0D0C0F0E0F0EFFF8FFF8FFF0FFF0";
    defparam mux_24.INIT_9 = "0xFFFFFFFFFFFFFFFFFFFFFFFF7F7F7F7F7F7E7F7E3D3C3D3C3D3C3D3C1F1F1F1F";
    defparam mux_24.INIT_A = "0x8F8F8F8F0F0F0F0F0D0D0D0D0F0F0F0F0D0C0D0C0F0E0F0EFFF8FFF8FFF0FFF0";
    defparam mux_24.INIT_B = "0xFFFFFFFFFFFFFFFFFFFFFFFF7F7F7F7F7F7E7F7E3D3C3D3C3D3C3D3C1F1F1F1F";
    defparam mux_24.INIT_C = "0xCDCDCDCD4D4D4D4D4F4F4F4F0F0F0F0F0F0F0F0F0F0E0F0EFFF8FFF8FFF0FFF0";
    defparam mux_24.INIT_D = "0xFFFFFFFFFFFFFFFFFFFFFFFF7F7F7F7F7D7D7D7D3F3D3F3D3F3F3F3F0D0D0D0D";
    defparam mux_24.INIT_E = "0xCDCDCDCD4D4D4D4D4F4F4F4F0F0F0F0F0F0F0F0F0F0E0F0EFFF8FFF8FFF0FFF0";
    defparam mux_24.INIT_F = "0xFFFFFFFFFFFFFFFFFFFFFFFF7F7F7F7F7D7D7D7D3F3D3F3D3F3F3F3F0D0D0D0D";
    defparam mux_24.DATA_WIDTH_W = "2";
    defparam mux_24.DATA_WIDTH_R = "2";
    (* ECO_MEM_TYPE="EBR", ECO_MEM_ID="\\patternmaker/tony_run_map1/totaladr_10__I_0", ECO_MEM_SIZE="[6, 2048]", ECO_MEM_BLOCK_SIZE="[2, 2048]", ECO_MEM_BLOCK_POS="[2, 0]" *) EBR_B mux_23 (.RADDR10(\diff_y_vector[5] ), 
            .RADDR9(\diff_y_vector[4] ), .RADDR8(\diff_y_vector[3] ), .RADDR7(\diff_y_vector[2] ), 
            .RADDR6(\diff_y_vector[1] ), .RADDR5(\diff_y_vector[0] ), .RADDR4(\diff_x_vector[4] ), 
            .RADDR3(\diff_x_vector[3] ), .RADDR2(\diff_x_vector[2] ), .RADDR1(\diff_x_vector[1] ), 
            .RADDR0(\diff_x_vector[0] ), .WADDR10(GND_net), .WADDR9(GND_net), 
            .WADDR8(GND_net), .WADDR7(GND_net), .WADDR6(GND_net), .WADDR5(GND_net), 
            .WADDR4(GND_net), .WADDR3(GND_net), .WADDR2(GND_net), .WADDR1(GND_net), 
            .WADDR0(GND_net), .MASK_N15(GND_net_c), .MASK_N14(GND_net_c), 
            .MASK_N13(GND_net_c), .MASK_N12(GND_net_c), .MASK_N11(GND_net_c), 
            .MASK_N10(GND_net_c), .MASK_N9(GND_net_c), .MASK_N8(GND_net_c), 
            .MASK_N7(GND_net_c), .MASK_N6(GND_net_c), .MASK_N5(GND_net_c), 
            .MASK_N4(GND_net_c), .MASK_N3(GND_net_c), .MASK_N2(GND_net_c), 
            .MASK_N1(GND_net_c), .MASK_N0(GND_net_c), .WDATA15(GND_net_c), 
            .WDATA14(GND_net_c), .WDATA13(GND_net_c), .WDATA12(GND_net_c), 
            .WDATA11(GND_net), .WDATA10(GND_net_c), .WDATA9(GND_net_c), 
            .WDATA8(GND_net_c), .WDATA7(GND_net_c), .WDATA6(GND_net_c), 
            .WDATA5(GND_net_c), .WDATA4(GND_net_c), .WDATA3(GND_net), 
            .WDATA2(GND_net_c), .WDATA1(GND_net_c), .WDATA0(GND_net_c), 
            .RCLKE(VCC_net), .RCLK(internal25clk), .RE(VCC_net), .WCLKE(VCC_net), 
            .WCLK(GND_net), .WE(GND_net), .RDATA11(rgb_5__N_235[3]), .RDATA3(rgb_5__N_235[2]));
    defparam mux_23.INIT_0 = "0xDFFEDFFEDFFEDFFEDFFEDFFE1FFE1FFE1FFA1FFA1FFE1FFEFFF1FFF1FFF1FFF1";
    defparam mux_23.INIT_1 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFBEFF7EFF70B920B926BFA6BFA1FFE1FFE";
    defparam mux_23.INIT_2 = "0xDFFEDFFEDFFEDFFEDFFEDFFE1FFE1FFE1FFA1FFA1FFE1FFEFFF1FFF1FFF1FFF1";
    defparam mux_23.INIT_3 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFBEFF7EFF70B920B926BFA6BFA1FFE1FFE";
    defparam mux_23.INIT_4 = "0xDFFEDFFEDFFEDFFEDFFEDFFE1DFC1DFC1FFA1FFA1FFE1FFEFFF0FFF0FFF1FFF1";
    defparam mux_23.INIT_5 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFBFFFEFFFE5FDA5FDA7FFE7FFE1FFE1FFE";
    defparam mux_23.INIT_6 = "0xDFFEDFFEDFFEDFFEDFFEDFFE1DFC1DFC1FFA1FFA1FFE1FFEFFF0FFF0FFF1FFF1";
    defparam mux_23.INIT_7 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFBFFFEFFFE5FDA5FDA7FFE7FFE1FFE1FFE";
    defparam mux_23.INIT_8 = "0x8FFF8FFF0F7F0F7F0D790D790F7D0F7D0D780D780F7E0F7EFFF8FFF8FFF0FFF0";
    defparam mux_23.INIT_9 = "0xFFFFFFFFFFFFFFFFFFFFFFFF7F7B7F7B777E777E15581558357C357C177F177F";
    defparam mux_23.INIT_A = "0x8FFF8FFF0F7F0F7F0D790D790F7D0F7D0D780D780F7E0F7EFFF8FFF8FFF0FFF0";
    defparam mux_23.INIT_B = "0xFFFFFFFFFFFFFFFFFFFFFFFF7F7B7F7B777E777E15581558357C357C177F177F";
    defparam mux_23.INIT_C = "0xCDFDCDFD4D7D4D7D4F7D4F7D0F7B0F7B0F7D0F7D0F7E0F7EFFF8FFF8FFF0FFF0";
    defparam mux_23.INIT_D = "0xFFFFFFFFFFFFFFFFFFFFFFFF7F7B7F7B7D7D7D7D0F4D0F4D3F7B3F7B057D057D";
    defparam mux_23.INIT_E = "0xCDFDCDFD4D7D4D7D4F7D4F7D0F7B0F7B0F7D0F7D0F7E0F7EFFF8FFF8FFF0FFF0";
    defparam mux_23.INIT_F = "0xFFFFFFFFFFFFFFFFFFFFFFFF7F7B7F7B7D7D7D7D0F4D0F4D3F7B3F7B057D057D";
    defparam mux_23.DATA_WIDTH_W = "2";
    defparam mux_23.DATA_WIDTH_R = "2";
    VLO i2 (.Z(GND_net_c));
    (* ECO_MEM_TYPE="EBR", ECO_MEM_ID="\\patternmaker/tony_run_map1/totaladr_10__I_0", ECO_MEM_SIZE="[6, 2048]", ECO_MEM_BLOCK_SIZE="[2, 2048]", ECO_MEM_BLOCK_POS="[0, 0]" *) EBR_B mux_22 (.RADDR10(\diff_y_vector[5] ), 
            .RADDR9(\diff_y_vector[4] ), .RADDR8(\diff_y_vector[3] ), .RADDR7(\diff_y_vector[2] ), 
            .RADDR6(\diff_y_vector[1] ), .RADDR5(\diff_y_vector[0] ), .RADDR4(\diff_x_vector[4] ), 
            .RADDR3(\diff_x_vector[3] ), .RADDR2(\diff_x_vector[2] ), .RADDR1(\diff_x_vector[1] ), 
            .RADDR0(\diff_x_vector[0] ), .WADDR10(GND_net), .WADDR9(GND_net), 
            .WADDR8(GND_net), .WADDR7(GND_net), .WADDR6(GND_net), .WADDR5(GND_net), 
            .WADDR4(GND_net), .WADDR3(GND_net), .WADDR2(GND_net), .WADDR1(GND_net), 
            .WADDR0(GND_net), .MASK_N15(GND_net_c), .MASK_N14(GND_net_c), 
            .MASK_N13(GND_net_c), .MASK_N12(GND_net_c), .MASK_N11(GND_net_c), 
            .MASK_N10(GND_net_c), .MASK_N9(GND_net_c), .MASK_N8(GND_net_c), 
            .MASK_N7(GND_net_c), .MASK_N6(GND_net_c), .MASK_N5(GND_net_c), 
            .MASK_N4(GND_net_c), .MASK_N3(GND_net_c), .MASK_N2(GND_net_c), 
            .MASK_N1(GND_net_c), .MASK_N0(GND_net_c), .WDATA15(GND_net_c), 
            .WDATA14(GND_net_c), .WDATA13(GND_net_c), .WDATA12(GND_net_c), 
            .WDATA11(GND_net), .WDATA10(GND_net_c), .WDATA9(GND_net_c), 
            .WDATA8(GND_net_c), .WDATA7(GND_net_c), .WDATA6(GND_net_c), 
            .WDATA5(GND_net_c), .WDATA4(GND_net_c), .WDATA3(GND_net), 
            .WDATA2(GND_net_c), .WDATA1(GND_net_c), .WDATA0(GND_net_c), 
            .RCLKE(VCC_net), .RCLK(internal25clk), .RE(VCC_net), .WCLKE(VCC_net), 
            .WCLK(GND_net), .WE(GND_net), .RDATA11(rgb_5__N_235[1]), .RDATA3(rgb_5__N_235[0]));
    defparam mux_22.INIT_0 = "0xFF80FF80FF80FF80FF80FF80FF00FF00FB04FB04FF00FF00FFE1FFE1FFF1FFF1";
    defparam mux_22.INIT_1 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFBFFFBFFE7F9E7F983188318EB70EB70FF00FF00";
    defparam mux_22.INIT_2 = "0xFF80FF80FF80FF80FF80FF80FF00FF00FB04FB04FF00FF00FFE1FFE1FFF1FFF1";
    defparam mux_22.INIT_3 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFBFFFBFFE7F9E7F983188318EB70EB70FF00FF00";
    defparam mux_22.INIT_4 = "0xFF80FF80FF80FF80FF80FF80FD00FD00FB04FB04FF00FF00FFF0FFF0FFF1FFF1";
    defparam mux_22.INIT_5 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFBFFFBFFFFE0FFE0DB44DB44FF60FF60FF00FF00";
    defparam mux_22.INIT_6 = "0xFF80FF80FF80FF80FF80FF80FD00FD00FB04FB04FF00FF00FFF0FFF0FFF1FFF1";
    defparam mux_22.INIT_7 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFBFFFBFFFFE0FFE0DB44DB44FF60FF60FF00FF00";
    defparam mux_22.INIT_8 = "0xFF80FF807F007F00790479047D027D02790479047F007F00FFF0FFF0FFF0FFF0";
    defparam mux_22.INIT_9 = "0xFFFFFFFFFFFFFFFFFFFFFFFF7B7F7B7F77687768510C510C7538753877187718";
    defparam mux_22.INIT_A = "0xFF80FF807F007F00790479047D027D02790479047F007F00FFF0FFF0FFF0FFF0";
    defparam mux_22.INIT_B = "0xFFFFFFFFFFFFFFFFFFFFFFFF7B7F7B7F77687768510C510C7538753877187718";
    defparam mux_22.INIT_C = "0xFDC0FDC07D407D407D427D427B047B047D027D027F007F00FFF0FFF0FFF0FFF0";
    defparam mux_22.INIT_D = "0xFFFFFFFFFFFFFFFFFFFFFFFF7B7F7B7F7D787D784F084F087B3C7B3C75087508";
    defparam mux_22.INIT_E = "0xFDC0FDC07D407D407D427D427B047B047D027D027F007F00FFF0FFF0FFF0FFF0";
    defparam mux_22.INIT_F = "0xFFFFFFFFFFFFFFFFFFFFFFFF7B7F7B7F7D787D784F084F087B3C7B3C75087508";
    defparam mux_22.DATA_WIDTH_W = "2";
    defparam mux_22.DATA_WIDTH_R = "2";
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module tony_idle_rom
//

module tony_idle_rom (input \diff_x_vector[0] , input \diff_x_vector[1] , 
            input \diff_x_vector[2] , input \diff_x_vector[3] , input \diff_x_vector[4] , 
            input \diff_y_vector[0] , input \diff_y_vector[1] , input \diff_y_vector[2] , 
            input \diff_y_vector[3] , input \diff_y_vector[4] , input \diff_y_vector[5] , 
            output [5:0]rgb_5__N_229, input internal25clk, input GND_net);
    
    (* is_clock=1 *) wire internal25clk;   /* synthesis lineinfo="@11(75[9],75[22])"*/
    
    wire VCC_net, GND_net_c;
    
    (* ECO_MEM_TYPE="EBR", ECO_MEM_ID="\\patternmaker/tony_map/totaladr_10__I_0", ECO_MEM_SIZE="[6, 2048]", ECO_MEM_BLOCK_SIZE="[2, 2048]", ECO_MEM_BLOCK_POS="[2, 0]" *) EBR_B mux_20 (.RADDR10(\diff_y_vector[5] ), 
            .RADDR9(\diff_y_vector[4] ), .RADDR8(\diff_y_vector[3] ), .RADDR7(\diff_y_vector[2] ), 
            .RADDR6(\diff_y_vector[1] ), .RADDR5(\diff_y_vector[0] ), .RADDR4(\diff_x_vector[4] ), 
            .RADDR3(\diff_x_vector[3] ), .RADDR2(\diff_x_vector[2] ), .RADDR1(\diff_x_vector[1] ), 
            .RADDR0(\diff_x_vector[0] ), .WADDR10(GND_net), .WADDR9(GND_net), 
            .WADDR8(GND_net), .WADDR7(GND_net), .WADDR6(GND_net), .WADDR5(GND_net), 
            .WADDR4(GND_net), .WADDR3(GND_net), .WADDR2(GND_net), .WADDR1(GND_net), 
            .WADDR0(GND_net), .MASK_N15(GND_net_c), .MASK_N14(GND_net_c), 
            .MASK_N13(GND_net_c), .MASK_N12(GND_net_c), .MASK_N11(GND_net_c), 
            .MASK_N10(GND_net_c), .MASK_N9(GND_net_c), .MASK_N8(GND_net_c), 
            .MASK_N7(GND_net_c), .MASK_N6(GND_net_c), .MASK_N5(GND_net_c), 
            .MASK_N4(GND_net_c), .MASK_N3(GND_net_c), .MASK_N2(GND_net_c), 
            .MASK_N1(GND_net_c), .MASK_N0(GND_net_c), .WDATA15(GND_net_c), 
            .WDATA14(GND_net_c), .WDATA13(GND_net_c), .WDATA12(GND_net_c), 
            .WDATA11(GND_net), .WDATA10(GND_net_c), .WDATA9(GND_net_c), 
            .WDATA8(GND_net_c), .WDATA7(GND_net_c), .WDATA6(GND_net_c), 
            .WDATA5(GND_net_c), .WDATA4(GND_net_c), .WDATA3(GND_net), 
            .WDATA2(GND_net_c), .WDATA1(GND_net_c), .WDATA0(GND_net_c), 
            .RCLKE(VCC_net), .RCLK(internal25clk), .RE(VCC_net), .WCLKE(VCC_net), 
            .WCLK(GND_net), .WE(GND_net), .RDATA11(rgb_5__N_229[3]), .RDATA3(rgb_5__N_229[2]));
    defparam mux_20.INIT_0 = "0x6BF26BF28F968F966BF26BF20BFA0BFA1BFA1BFADFF6DFF6DFFDDFFDFFFDFFFD";
    defparam mux_20.INIT_1 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFDDFFDDFFDDFF6DFF61BFA1BFA0BFA0BFA";
    defparam mux_20.INIT_2 = "0x6BF26BF28F968F966BF26BF20BFA0BFA1BFA1BFADFF6DFF6DFFDDFFDFFFDFFFD";
    defparam mux_20.INIT_3 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFDDFFDDFFDDFF6DFF61BFA1BFA0BFA0BFA";
    defparam mux_20.INIT_4 = "0x3FF83FF89FDE9FDE3FF83FF81FFC1FFC1FFE1FFEDFF6DFF6DFFEDFFEFFFDFFFD";
    defparam mux_20.INIT_5 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFDDFFEDFFEDFF6DFF61FFE1FFE1FFC1FFC";
    defparam mux_20.INIT_6 = "0x3FF83FF89FDE9FDE3FF83FF81FFC1FFC1FFE1FFEDFF6DFF6DFFEDFFEFFFDFFFD";
    defparam mux_20.INIT_7 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFDDFFEDFFEDFF6DFF61FFE1FFE1FFC1FFC";
    defparam mux_20.INIT_8 = "0x3578357897DE97DE35783578157C157C057D057D4F7F4F7F4F764F76FDFCFDFC";
    defparam mux_20.INIT_9 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFDFCFDFC4F764F764F7F4F7F057D057D157C157C";
    defparam mux_20.INIT_A = "0x3578357897DE97DE35783578157C157C057D057D4F7F4F7F4F764F76FDFCFDFC";
    defparam mux_20.INIT_B = "0xFFFFFFFFFFFFFFFFFFFFFFFFFDFCFDFC4F764F764F7F4F7F057D057D157C157C";
    defparam mux_20.INIT_C = "0x2F6F2F6FCDCDCDCD2F6F2F6F1D7B1D7B077F077F4D7D4D7D4D784D78FFFEFFFE";
    defparam mux_20.INIT_D = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFE4D784D784D7D4D7D077F077F1D7B1D7B";
    defparam mux_20.INIT_E = "0x2F6F2F6FCDCDCDCD2F6F2F6F1D7B1D7B077F077F4D7D4D7D4D784D78FFFEFFFE";
    defparam mux_20.INIT_F = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFE4D784D784D7D4D7D077F077F1D7B1D7B";
    defparam mux_20.DATA_WIDTH_W = "2";
    defparam mux_20.DATA_WIDTH_R = "2";
    (* ECO_MEM_TYPE="EBR", ECO_MEM_ID="\\patternmaker/tony_map/totaladr_10__I_0", ECO_MEM_SIZE="[6, 2048]", ECO_MEM_BLOCK_SIZE="[2, 2048]", ECO_MEM_BLOCK_POS="[0, 0]" *) EBR_B mux_19 (.RADDR10(\diff_y_vector[5] ), 
            .RADDR9(\diff_y_vector[4] ), .RADDR8(\diff_y_vector[3] ), .RADDR7(\diff_y_vector[2] ), 
            .RADDR6(\diff_y_vector[1] ), .RADDR5(\diff_y_vector[0] ), .RADDR4(\diff_x_vector[4] ), 
            .RADDR3(\diff_x_vector[3] ), .RADDR2(\diff_x_vector[2] ), .RADDR1(\diff_x_vector[1] ), 
            .RADDR0(\diff_x_vector[0] ), .WADDR10(GND_net), .WADDR9(GND_net), 
            .WADDR8(GND_net), .WADDR7(GND_net), .WADDR6(GND_net), .WADDR5(GND_net), 
            .WADDR4(GND_net), .WADDR3(GND_net), .WADDR2(GND_net), .WADDR1(GND_net), 
            .WADDR0(GND_net), .MASK_N15(GND_net_c), .MASK_N14(GND_net_c), 
            .MASK_N13(GND_net_c), .MASK_N12(GND_net_c), .MASK_N11(GND_net_c), 
            .MASK_N10(GND_net_c), .MASK_N9(GND_net_c), .MASK_N8(GND_net_c), 
            .MASK_N7(GND_net_c), .MASK_N6(GND_net_c), .MASK_N5(GND_net_c), 
            .MASK_N4(GND_net_c), .MASK_N3(GND_net_c), .MASK_N2(GND_net_c), 
            .MASK_N1(GND_net_c), .MASK_N0(GND_net_c), .WDATA15(GND_net_c), 
            .WDATA14(GND_net_c), .WDATA13(GND_net_c), .WDATA12(GND_net_c), 
            .WDATA11(GND_net), .WDATA10(GND_net_c), .WDATA9(GND_net_c), 
            .WDATA8(GND_net_c), .WDATA7(GND_net_c), .WDATA6(GND_net_c), 
            .WDATA5(GND_net_c), .WDATA4(GND_net_c), .WDATA3(GND_net), 
            .WDATA2(GND_net_c), .WDATA1(GND_net_c), .WDATA0(GND_net_c), 
            .RCLKE(VCC_net), .RCLK(internal25clk), .RE(VCC_net), .WCLKE(VCC_net), 
            .WCLK(GND_net), .WE(GND_net), .RDATA11(rgb_5__N_229[1]), .RDATA3(rgb_5__N_229[0]));
    defparam mux_19.INIT_0 = "0xE378E37887988798E378E378EB10EB10FB00FB00F788F788FF81FF81FFF1FFF1";
    defparam mux_19.INIT_1 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFF1FF81FF81F788F788FB00FB00EB10EB10";
    defparam mux_19.INIT_2 = "0xE378E37887988798E378E378EB10EB10FB00FB00F788F788FF81FF81FFF1FFF1";
    defparam mux_19.INIT_3 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFF1FF81FF81F788F788FB00FB00EB10EB10";
    defparam mux_19.INIT_4 = "0xFB24FB24DF80DF80FB24FB24FF00FF00FF00FF00F788F788FF90FF90FFF1FFF1";
    defparam mux_19.INIT_5 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFF1FF90FF90F788F788FF00FF00FF00FF00";
    defparam mux_19.INIT_6 = "0xFB24FB24DF80DF80FB24FB24FF00FF00FF00FF00F788F788FF90FF90FFF1FFF1";
    defparam mux_19.INIT_7 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFF1FF90FF90F788F788FF00FF00FF00FF00";
    defparam mux_19.INIT_8 = "0x712C712CD788D788712C712C75087508750875087F407F4077487748FDF0FDF0";
    defparam mux_19.INIT_9 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFDF0FDF0774877487F407F407508750875087508";
    defparam mux_19.INIT_A = "0x712C712CD788D788712C712C75087508750875087F407F4077487748FDF0FDF0";
    defparam mux_19.INIT_B = "0xFFFFFFFFFFFFFFFFFFFFFFFFFDF0FDF0774877487F407F407508750875087508";
    defparam mux_19.INIT_C = "0x6F286F28CDC8CDC86F286F28791E791E770877087D407D4079447944FFF0FFF0";
    defparam mux_19.INIT_D = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFF0794479447D407D4077087708791E791E";
    defparam mux_19.INIT_E = "0x6F286F28CDC8CDC86F286F28791E791E770877087D407D4079447944FFF0FFF0";
    defparam mux_19.INIT_F = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFF0794479447D407D4077087708791E791E";
    defparam mux_19.DATA_WIDTH_W = "2";
    defparam mux_19.DATA_WIDTH_R = "2";
    VLO i2 (.Z(GND_net_c));
    (* ECO_MEM_TYPE="EBR", ECO_MEM_ID="\\patternmaker/tony_map/totaladr_10__I_0", ECO_MEM_SIZE="[6, 2048]", ECO_MEM_BLOCK_SIZE="[2, 2048]", ECO_MEM_BLOCK_POS="[4, 0]" *) EBR_B mux_21 (.RADDR10(\diff_y_vector[5] ), 
            .RADDR9(\diff_y_vector[4] ), .RADDR8(\diff_y_vector[3] ), .RADDR7(\diff_y_vector[2] ), 
            .RADDR6(\diff_y_vector[1] ), .RADDR5(\diff_y_vector[0] ), .RADDR4(\diff_x_vector[4] ), 
            .RADDR3(\diff_x_vector[3] ), .RADDR2(\diff_x_vector[2] ), .RADDR1(\diff_x_vector[1] ), 
            .RADDR0(\diff_x_vector[0] ), .WADDR10(GND_net), .WADDR9(GND_net), 
            .WADDR8(GND_net), .WADDR7(GND_net), .WADDR6(GND_net), .WADDR5(GND_net), 
            .WADDR4(GND_net), .WADDR3(GND_net), .WADDR2(GND_net), .WADDR1(GND_net), 
            .WADDR0(GND_net), .MASK_N15(GND_net_c), .MASK_N14(GND_net_c), 
            .MASK_N13(GND_net_c), .MASK_N12(GND_net_c), .MASK_N11(GND_net_c), 
            .MASK_N10(GND_net_c), .MASK_N9(GND_net_c), .MASK_N8(GND_net_c), 
            .MASK_N7(GND_net_c), .MASK_N6(GND_net_c), .MASK_N5(GND_net_c), 
            .MASK_N4(GND_net_c), .MASK_N3(GND_net_c), .MASK_N2(GND_net_c), 
            .MASK_N1(GND_net_c), .MASK_N0(GND_net_c), .WDATA15(GND_net_c), 
            .WDATA14(GND_net_c), .WDATA13(GND_net_c), .WDATA12(GND_net_c), 
            .WDATA11(GND_net), .WDATA10(GND_net_c), .WDATA9(GND_net_c), 
            .WDATA8(GND_net_c), .WDATA7(GND_net_c), .WDATA6(GND_net_c), 
            .WDATA5(GND_net_c), .WDATA4(GND_net_c), .WDATA3(GND_net), 
            .WDATA2(GND_net_c), .WDATA1(GND_net_c), .WDATA0(GND_net_c), 
            .RCLKE(VCC_net), .RCLK(internal25clk), .RE(VCC_net), .WCLKE(VCC_net), 
            .WCLK(GND_net), .WE(GND_net), .RDATA11(rgb_5__N_229[5]), .RDATA3(rgb_5__N_229[4]));
    defparam mux_21.INIT_0 = "0x7B7A7B7AFFFEFFFE7B7A7B7A1B1A1B1A1B1A1B1ADFDEDFDEDFDDDFDDFFFDFFFD";
    defparam mux_21.INIT_1 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFDDFDDDFDDDFDEDFDE1B1A1B1A1B1A1B1A";
    defparam mux_21.INIT_2 = "0x7B7A7B7AFFFEFFFE7B7A7B7A1B1A1B1A1B1A1B1ADFDEDFDEDFDDDFDDFFFDFFFD";
    defparam mux_21.INIT_3 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFDDFDDDFDDDFDEDFDE1B1A1B1A1B1A1B1A";
    defparam mux_21.INIT_4 = "0x3F3C3F3CBFBEBFBE3F3C3F3C1F1C1F1C1F1E1F1EDFDEDFDEDFDEDFDEFFFDFFFD";
    defparam mux_21.INIT_5 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFDDFDEDFDEDFDEDFDE1F1E1F1E1F1C1F1C";
    defparam mux_21.INIT_6 = "0x3F3C3F3CBFBEBFBE3F3C3F3C1F1C1F1C1F1E1F1EDFDEDFDEDFDEDFDEFFFDFFFD";
    defparam mux_21.INIT_7 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFDDFDEDFDEDFDEDFDE1F1E1F1E1F1C1F1C";
    defparam mux_21.INIT_8 = "0x3D3C3D3CBFBEBFBE3D3C3D3C1D1C1D1C0D0D0D0D4F4F4F4F4F4E4F4EFDFCFDFC";
    defparam mux_21.INIT_9 = "0xFFFFFFFFFFFFFFFFFFFFFFFFFDFCFDFC4F4E4F4E4F4F4F4F0D0D0D0D1D1C1D1C";
    defparam mux_21.INIT_A = "0x3D3C3D3CBFBEBFBE3D3C3D3C1D1C1D1C0D0D0D0D4F4F4F4F4F4E4F4EFDFCFDFC";
    defparam mux_21.INIT_B = "0xFFFFFFFFFFFFFFFFFFFFFFFFFDFCFDFC4F4E4F4E4F4F4F4F0D0D0D0D1D1C1D1C";
    defparam mux_21.INIT_C = "0x3F3F3F3FFDFDFDFD3F3F3F3F1D1F1D1F0F0F0F0F4D4D4D4D4D4C4D4CFFFEFFFE";
    defparam mux_21.INIT_D = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFE4D4C4D4C4D4D4D4D0F0F0F0F1D1F1D1F";
    defparam mux_21.INIT_E = "0x3F3F3F3FFDFDFDFD3F3F3F3F1D1F1D1F0F0F0F0F4D4D4D4D4D4C4D4CFFFEFFFE";
    defparam mux_21.INIT_F = "0xFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFE4D4C4D4C4D4D4D4D0F0F0F0F1D1F1D1F";
    defparam mux_21.DATA_WIDTH_W = "2";
    defparam mux_21.DATA_WIDTH_R = "2";
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module game_logic
//

module game_logic (output \ypos[0] , input internal60hzclk, input x_10__N_363, 
            input GND_net, output [10:0]xpos, input n3031, output n2696, 
            input \controller_buttons_signal[7] , output col_b, output \x_10__N_352[7] , 
            output \ypos[1] , output \ypos[2] , input \controller_buttons_signal[0] , 
            input \controller_buttons_signal[1] , output \ypos[3] , output \ypos[4] , 
            output \ypos[5] , output \ypos[6] , output \ypos[7] , output \ypos[8] , 
            output \ypos[9] , input n3024, input \drawing_tony_y_N_218[2] , 
            input \drawing_tony_y_N_218[4] , input \drawing_tony_y_N_218[3] , 
            input \drawing_tony_y_N_218[7] , input \drawing_tony_y_N_218[6] , 
            input \drawing_tony_y_N_218[5] , input \drawing_tony_y_N_218[10] , 
            input \drawing_tony_y_N_218[9] , input \drawing_tony_y_N_218[8] , 
            input \drawing_tony_x_N_205[10] );
    
    (* is_clock=1 *) wire internal60hzclk;   /* synthesis lineinfo="@11(80[9],80[24])"*/
    
    wire col_t, n2954, n8;
    
    physics phys_map (\ypos[0] , internal60hzclk, x_10__N_363, GND_net, 
            {xpos}, n3031, n2696, col_t, \controller_buttons_signal[7] , 
            col_b, \x_10__N_352[7] , \ypos[1] , \ypos[2] , n2954, 
            \controller_buttons_signal[0] , \controller_buttons_signal[1] , 
            n8, \ypos[3] , \ypos[4] , \ypos[5] , \ypos[6] , \ypos[7] , 
            \ypos[8] , \ypos[9] , n3024);   /* synthesis lineinfo="@3(75[13],75[20])"*/
    collisions col_map ({xpos}, n2954, n8, \ypos[9] , \drawing_tony_y_N_218[2] , 
            \drawing_tony_y_N_218[4] , \drawing_tony_y_N_218[3] , \drawing_tony_y_N_218[7] , 
            \drawing_tony_y_N_218[6] , \drawing_tony_y_N_218[5] , \drawing_tony_y_N_218[10] , 
            \drawing_tony_y_N_218[9] , \drawing_tony_y_N_218[8] , \ypos[0] , 
            \ypos[1] , \ypos[3] , \ypos[4] , \ypos[2] , \ypos[7] , 
            \ypos[6] , \ypos[5] , \ypos[8] , col_t, \drawing_tony_x_N_205[10] , 
            col_b);   /* synthesis lineinfo="@3(62[12],62[22])"*/
    
endmodule

//
// Verilog Description of module physics
//

module physics (output \ypos[0] , input internal60hzclk, input x_10__N_363, 
            input GND_net, output [10:0]xpos, input n3031, output n2696, 
            input col_t, input \controller_buttons_signal[7] , input col_b, 
            output \x_10__N_352[7] , output \ypos[1] , output \ypos[2] , 
            input n2954, input \controller_buttons_signal[0] , input \controller_buttons_signal[1] , 
            input n8, output \ypos[3] , output \ypos[4] , output \ypos[5] , 
            output \ypos[6] , output \ypos[7] , output \ypos[8] , output \ypos[9] , 
            input n3024);
    
    (* is_clock=1 *) wire internal60hzclk;   /* synthesis lineinfo="@11(80[9],80[24])"*/
    wire [3:0]xVelocity;   /* synthesis lineinfo="@5(30[14],30[23])"*/
    wire [3:0]n21;
    wire [10:0]y_10__N_367;
    
    wire n6091, n2995, n5330, n9063;
    wire [10:0]n1;
    
    wire n5332;
    wire [10:0]n1_adj_466;
    
    wire n5328, n9060, n5326, n9057, n6094, n5324, n9054;
    wire [10:0]x_10__N_352;
    
    wire n9033, VCC_net, n5230, n9084, n173;
    wire [10:0]n1154;
    
    wire n5228, n9081, n109, n174, n5321, n9015, n598;
    wire [9:0]n1415;
    
    wire n5319, n9012, n600, n599;
    wire [10:0]n62;
    
    wire n5226, n9078, n111_2, n110, n6092, n5317, n9009, n602, 
        n601, n563;
    wire [10:0]n585;
    
    wire n573, n564, n227;
    wire [10:0]n1401;
    
    wire n534, n285, n5315, n9006, n604, n603, n5313, n9003, 
        n606, n605, n8916, n175, n170, n566, n340, n565, n171, 
        n567;
    wire [10:0]n1_adj_467;
    wire [10:0]n62_adj_468;
    
    wire n165, n166, n5310, n8964, n561, n5224, n9075, n113, 
        n112, n5308, n8961, n562, n5306, n8958, n5222, n9072, 
        n115, n114, n9069, n117, n116, n5304, n8955, n5302, 
        n8952, n569, n568, n8949, n174_adj_403, n5298, n8946, 
        n5296, n8943, n172, n173_adj_406, n8_adj_407, n4664, n5294, 
        n8940;
    wire [4:0]n111;
    wire [4:0]yVelocity;   /* synthesis lineinfo="@5(29[14],29[23])"*/
    
    wire n679, n95;
    wire [4:0]n129;
    
    wire n5292, n8937, n694, n149, n8_adj_414, n239, n148, n2948, 
        n6_adj_415, n5196, n9099, n633, n632;
    wire [10:0]n656;
    
    wire n8934, n4658, n4600, n636, n640, n637, n644, n673, 
        n676, n669, n672, n635, n638, n674, n639, n634, n5194, 
        n9096, n5192, n9093, n641, n5190, n9090, n676_adj_422, 
        n12_adj_426, n11_adj_427, n248, n12_adj_429, n8_adj_430, n12_adj_431, 
        n4_adj_432, n4_adj_433, n6649, n24, n4_adj_434, n4_adj_435, 
        n14, n668, n677, n670, n5188, n9087, n6_adj_437, n675, 
        n18, n678, n17, n19, n681, n8_adj_438, n4686, n6060, 
        n609, n636_adj_441, n635_adj_442, n639_adj_443, n10_adj_444, 
        n16, n637_adj_445, n643, n640_adj_446, n642, n15, n634_adj_447, 
        n646, n5139, n9042, n5141, n9051;
    wire [9:0]n290;
    
    wire n2750, n673_adj_448, n671, n668_adj_449, n2991, n5137, 
        n9039, n5135, n9036;
    wire [10:0]n1_adj_469;
    
    wire n5344, n8931, n5342, n8928, n5340, n8925, n4502, n4596, 
        n638_adj_463, n4594, n9030, n5338, n8922, n5143, n9048, 
        n5125, n8904, n5127, n5336, n8919, n8898, n5131, n8913, 
        n641_adj_464, n8895, n5123, n8901, n9045, n9066, n5129, 
        n8910, n8907, n4_adj_465, GND_net_c;
    
    (* lut_function="(!(A))" *) LUT4 i4192_1_lut (.A(xVelocity[0]), .Z(n21[0]));   /* synthesis lineinfo="@5(50[13],83[20])"*/
    defparam i4192_1_lut.INIT = "0x5555";
    FD1P3XZ xVelocity_172__i2 (.D(n6091), .SP(n2995), .CK(internal60hzclk), 
            .SR(x_10__N_363), .Q(xVelocity[2]));   /* synthesis lineinfo="@5(50[13],83[20])"*/
    defparam xVelocity_172__i2.REGSET = "RESET";
    defparam xVelocity_172__i2.SRMODE = "CE_OVER_LSR";
    FD1P3XZ xVelocity_172__i1 (.D(n6094), .SP(n2995), .CK(internal60hzclk), 
            .SR(x_10__N_363), .Q(xVelocity[1]));   /* synthesis lineinfo="@5(50[13],83[20])"*/
    defparam xVelocity_172__i1.REGSET = "RESET";
    defparam xVelocity_172__i1.SRMODE = "CE_OVER_LSR";
    FA2 mod_34_unary_minus_2_add_3_9 (.A0(GND_net), .B0(GND_net), .C0(n1[7]), 
        .D0(n5330), .CI0(n5330), .A1(GND_net), .B1(GND_net), .C1(n1[8]), 
        .D1(n9063), .CI1(n9063), .CO0(n9063), .CO1(n5332), .S0(n1_adj_466[7]), 
        .S1(n1_adj_466[8]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_unary_minus_2_add_3_9.INIT0 = "0xc33c";
    defparam mod_34_unary_minus_2_add_3_9.INIT1 = "0xc33c";
    FA2 mod_34_unary_minus_2_add_3_7 (.A0(GND_net), .B0(GND_net), .C0(n1[5]), 
        .D0(n5328), .CI0(n5328), .A1(GND_net), .B1(GND_net), .C1(n1[6]), 
        .D1(n9060), .CI1(n9060), .CO0(n9060), .CO1(n5330), .S0(n1_adj_466[5]), 
        .S1(n1_adj_466[6]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_unary_minus_2_add_3_7.INIT0 = "0xc33c";
    defparam mod_34_unary_minus_2_add_3_7.INIT1 = "0xc33c";
    FA2 mod_34_unary_minus_2_add_3_5 (.A0(GND_net), .B0(GND_net), .C0(n1[3]), 
        .D0(n5326), .CI0(n5326), .A1(GND_net), .B1(GND_net), .C1(n1[4]), 
        .D1(n9057), .CI1(n9057), .CO0(n9057), .CO1(n5328), .S0(n1_adj_466[3]), 
        .S1(n1_adj_466[4]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_unary_minus_2_add_3_5.INIT0 = "0xc33c";
    defparam mod_34_unary_minus_2_add_3_5.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ x_i0 (.D(x_10__N_352[0]), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(x_10__N_363), .Q(xpos[0]));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam x_i0.REGSET = "RESET";
    defparam x_i0.SRMODE = "CE_OVER_LSR";
    FA2 mod_34_unary_minus_2_add_3_3 (.A0(GND_net), .B0(GND_net), .C0(n1[1]), 
        .D0(n5324), .CI0(n5324), .A1(GND_net), .B1(GND_net), .C1(n1[2]), 
        .D1(n9054), .CI1(n9054), .CO0(n9054), .CO1(n5326), .S0(n1_adj_466[1]), 
        .S1(n1_adj_466[2]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_unary_minus_2_add_3_3.INIT0 = "0xc33c";
    defparam mod_34_unary_minus_2_add_3_3.INIT1 = "0xc33c";
    FD1P3XZ xVelocity_172__i0 (.D(n21[0]), .SP(n2995), .CK(internal60hzclk), 
            .SR(x_10__N_363), .Q(xVelocity[0]));   /* synthesis lineinfo="@5(50[13],83[20])"*/
    defparam xVelocity_172__i0.REGSET = "RESET";
    defparam xVelocity_172__i0.SRMODE = "CE_OVER_LSR";
    FA2 mod_34_unary_minus_2_add_3_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), 
        .A1(GND_net), .B1(VCC_net), .C1(n1[0]), .D1(n9033), .CI1(n9033), 
        .CO0(n9033), .CO1(n5324), .S1(n1_adj_466[0]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_unary_minus_2_add_3_1.INIT0 = "0xc33c";
    defparam mod_34_unary_minus_2_add_3_1.INIT1 = "0xc33c";
    FA2 add_516_12 (.A0(GND_net), .B0(n173), .C0(GND_net), .D0(n5230), 
        .CI0(n5230), .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n9084), 
        .CI1(n9084), .CO0(n9084), .S0(n1154[10]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam add_516_12.INIT0 = "0xc33c";
    defparam add_516_12.INIT1 = "0xc33c";
    FA2 add_516_10 (.A0(GND_net), .B0(n109), .C0(VCC_net), .D0(n5228), 
        .CI0(n5228), .A1(GND_net), .B1(n174), .C1(VCC_net), .D1(n9081), 
        .CI1(n9081), .CO0(n9081), .CO1(n5230), .S0(n1154[8]), .S1(n1154[9]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam add_516_10.INIT0 = "0xc33c";
    defparam add_516_10.INIT1 = "0xc33c";
    FA2 add_537_11 (.A0(GND_net), .B0(n598), .C0(VCC_net), .D0(n5321), 
        .CI0(n5321), .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n9015), 
        .CI1(n9015), .CO0(n9015), .S0(n1415[9]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam add_537_11.INIT0 = "0xc33c";
    defparam add_537_11.INIT1 = "0xc33c";
    FA2 add_537_9 (.A0(GND_net), .B0(n600), .C0(GND_net), .D0(n5319), 
        .CI0(n5319), .A1(GND_net), .B1(n599), .C1(GND_net), .D1(n9012), 
        .CI1(n9012), .CO0(n9012), .CO1(n5321), .S0(n1415[7]), .S1(n1415[8]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam add_537_9.INIT0 = "0xc33c";
    defparam add_537_9.INIT1 = "0xc33c";
    FD1P3XZ xVelocity_172__i3 (.D(n6092), .SP(n2995), .CK(internal60hzclk), 
            .SR(x_10__N_363), .Q(xVelocity[3]));   /* synthesis lineinfo="@5(50[13],83[20])"*/
    defparam xVelocity_172__i3.REGSET = "RESET";
    defparam xVelocity_172__i3.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))" *) LUT4 mod_34_unary_minus_2_inv_0_i3_1_lut (.A(n62[2]), 
            .Z(n1[2]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_unary_minus_2_inv_0_i3_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 mod_34_unary_minus_2_inv_0_i2_1_lut (.A(n62[1]), 
            .Z(n1[1]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_unary_minus_2_inv_0_i2_1_lut.INIT = "0x5555";
    FA2 add_516_8 (.A0(GND_net), .B0(n111_2), .C0(GND_net), .D0(n5226), 
        .CI0(n5226), .A1(GND_net), .B1(n110), .C1(GND_net), .D1(n9078), 
        .CI1(n9078), .CO0(n9078), .CO1(n5228), .S0(n1154[6]), .S1(n1154[7]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam add_516_8.INIT0 = "0xc33c";
    defparam add_516_8.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ yVelocity__i3 (.D(n111[3]), 
            .SP(n3031), .CK(internal60hzclk), .SR(n2696), .Q(yVelocity[3]));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam yVelocity__i3.REGSET = "RESET";
    defparam yVelocity__i3.SRMODE = "CE_OVER_LSR";
    FA2 add_537_7 (.A0(GND_net), .B0(n602), .C0(VCC_net), .D0(n5317), 
        .CI0(n5317), .A1(GND_net), .B1(n601), .C1(GND_net), .D1(n9009), 
        .CI1(n9009), .CO0(n9009), .CO1(n5319), .S0(n1415[5]), .S1(n1415[6]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam add_537_7.INIT0 = "0xc33c";
    defparam add_537_7.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_i383_3_lut (.A(n563), 
            .B(n585[8]), .C(n573), .Z(n599));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i383_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_i384_3_lut (.A(n564), 
            .B(n585[7]), .C(n573), .Z(n600));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i384_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_i358_3_lut (.A(n227), 
            .B(n1401[8]), .C(n534), .Z(n563));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i358_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_i359_3_lut (.A(n285), 
            .B(n1401[7]), .C(n534), .Z(n564));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i359_3_lut.INIT = "0xcaca";
    FA2 add_537_5 (.A0(GND_net), .B0(n604), .C0(GND_net), .D0(n5315), 
        .CI0(n5315), .A1(GND_net), .B1(n603), .C1(GND_net), .D1(n9006), 
        .CI1(n9006), .CO0(n9006), .CO1(n5317), .S0(n1415[3]), .S1(n1415[4]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam add_537_5.INIT0 = "0xc33c";
    defparam add_537_5.INIT1 = "0xc33c";
    FA2 add_537_3 (.A0(GND_net), .B0(n606), .C0(GND_net), .D0(n5313), 
        .CI0(n5313), .A1(GND_net), .B1(n605), .C1(GND_net), .D1(n9003), 
        .CI1(n9003), .CO0(n9003), .CO1(n5315), .S0(n1415[1]), .S1(n1415[2]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam add_537_3.INIT0 = "0xc33c";
    defparam add_537_3.INIT1 = "0xc33c";
    FA2 add_537_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(n175), .C1(VCC_net), .D1(n8916), .CI1(n8916), .CO0(n8916), 
        .CO1(n5313), .S1(n1415[0]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam add_537_1.INIT0 = "0xc33c";
    defparam add_537_1.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_i361_3_lut (.A(n170), 
            .B(n1401[5]), .C(n534), .Z(n566));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i361_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_i360_3_lut (.A(n340), 
            .B(n1401[6]), .C(n534), .Z(n565));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i360_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_i362_3_lut (.A(n171), 
            .B(n1401[4]), .C(n534), .Z(n567));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i362_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B))" *) LUT4 i608_2_lut (.A(n1_adj_467[10]), .B(n62_adj_468[10]), 
            .Z(n165));
    defparam i608_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_mux_3_i10_3_lut (.A(n62_adj_468[9]), 
            .B(n1_adj_467[9]), .C(n62_adj_468[10]), .Z(n166));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_mux_3_i10_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_mux_3_i9_3_lut (.A(n62_adj_468[8]), 
            .B(n1_adj_467[8]), .C(n62_adj_468[10]), .Z(n227));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_mux_3_i9_3_lut.INIT = "0xcaca";
    FA2 mod_48_add_379_12 (.A0(GND_net), .B0(n561), .C0(VCC_net), .D0(n5310), 
        .CI0(n5310), .A1(GND_net), .B1(GND_net), .C1(GND_net), .D1(n8964), 
        .CI1(n8964), .CO0(n8964), .S0(n585[10]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_add_379_12.INIT0 = "0xc33c";
    defparam mod_48_add_379_12.INIT1 = "0xc33c";
    FA2 add_516_6 (.A0(GND_net), .B0(n113), .C0(GND_net), .D0(n5224), 
        .CI0(n5224), .A1(GND_net), .B1(n112), .C1(GND_net), .D1(n9075), 
        .CI1(n9075), .CO0(n9075), .CO1(n5226), .S0(n1154[4]), .S1(n1154[5]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam add_516_6.INIT0 = "0xc33c";
    defparam add_516_6.INIT1 = "0xc33c";
    FA2 mod_48_add_379_10 (.A0(GND_net), .B0(n563), .C0(GND_net), .D0(n5308), 
        .CI0(n5308), .A1(GND_net), .B1(n562), .C1(GND_net), .D1(n8961), 
        .CI1(n8961), .CO0(n8961), .CO1(n5310), .S0(n585[8]), .S1(n585[9]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_add_379_10.INIT0 = "0xc33c";
    defparam mod_48_add_379_10.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_mux_3_i7_3_lut (.A(n62_adj_468[6]), 
            .B(n1_adj_467[6]), .C(n62_adj_468[10]), .Z(n340));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_mux_3_i7_3_lut.INIT = "0xcaca";
    FA2 mod_48_add_379_8 (.A0(GND_net), .B0(n565), .C0(VCC_net), .D0(n5306), 
        .CI0(n5306), .A1(GND_net), .B1(n564), .C1(GND_net), .D1(n8958), 
        .CI1(n8958), .CO0(n8958), .CO1(n5308), .S0(n585[6]), .S1(n585[7]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_add_379_8.INIT0 = "0xc33c";
    defparam mod_48_add_379_8.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_mux_3_i8_3_lut (.A(n62_adj_468[7]), 
            .B(n1_adj_467[7]), .C(n62_adj_468[10]), .Z(n285));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_mux_3_i8_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_mux_3_i6_3_lut (.A(n62_adj_468[5]), 
            .B(n1_adj_467[5]), .C(n62_adj_468[10]), .Z(n170));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_mux_3_i6_3_lut.INIT = "0xcaca";
    FA2 add_516_4 (.A0(GND_net), .B0(n115), .C0(GND_net), .D0(n5222), 
        .CI0(n5222), .A1(GND_net), .B1(n114), .C1(GND_net), .D1(n9072), 
        .CI1(n9072), .CO0(n9072), .CO1(n5224), .S0(n1154[2]), .S1(n1154[3]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam add_516_4.INIT0 = "0xc33c";
    defparam add_516_4.INIT1 = "0xc33c";
    FA2 add_516_2 (.A0(GND_net), .B0(n117), .C0(VCC_net), .D0(VCC_net), 
        .A1(GND_net), .B1(n116), .C1(GND_net), .D1(n9069), .CI1(n9069), 
        .CO0(n9069), .CO1(n5222), .S1(n1154[1]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam add_516_2.INIT0 = "0xc33c";
    defparam add_516_2.INIT1 = "0xc33c";
    FA2 mod_48_add_379_6 (.A0(GND_net), .B0(n567), .C0(GND_net), .D0(n5304), 
        .CI0(n5304), .A1(GND_net), .B1(n566), .C1(GND_net), .D1(n8955), 
        .CI1(n8955), .CO0(n8955), .CO1(n5306), .S0(n585[4]), .S1(n585[5]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_add_379_6.INIT0 = "0xc33c";
    defparam mod_48_add_379_6.INIT1 = "0xc33c";
    FA2 mod_48_add_379_4 (.A0(GND_net), .B0(n569), .C0(GND_net), .D0(n5302), 
        .CI0(n5302), .A1(GND_net), .B1(n568), .C1(GND_net), .D1(n8952), 
        .CI1(n8952), .CO0(n8952), .CO1(n5304), .S0(n585[2]), .S1(n585[3]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_add_379_4.INIT0 = "0xc33c";
    defparam mod_48_add_379_4.INIT1 = "0xc33c";
    FA2 mod_48_add_379_2 (.A0(GND_net), .B0(n175), .C0(VCC_net), .D0(VCC_net), 
        .A1(GND_net), .B1(n174_adj_403), .C1(GND_net), .D1(n8949), .CI1(n8949), 
        .CO0(n8949), .CO1(n5302), .S1(n585[1]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_add_379_2.INIT0 = "0xc33c";
    defparam mod_48_add_379_2.INIT1 = "0xc33c";
    FA2 add_535_9 (.A0(GND_net), .B0(n166), .C0(GND_net), .D0(n5298), 
        .CI0(n5298), .A1(GND_net), .B1(n165), .C1(GND_net), .D1(n8946), 
        .CI1(n8946), .CO0(n8946), .S0(n1401[9]), .S1(n1401[10]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam add_535_9.INIT0 = "0xc33c";
    defparam add_535_9.INIT1 = "0xc33c";
    FA2 add_535_7 (.A0(GND_net), .B0(n285), .C0(VCC_net), .D0(n5296), 
        .CI0(n5296), .A1(GND_net), .B1(n227), .C1(GND_net), .D1(n8943), 
        .CI1(n8943), .CO0(n8943), .CO1(n5298), .S0(n1401[7]), .S1(n1401[8]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam add_535_7.INIT0 = "0xc33c";
    defparam add_535_7.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_mux_3_i4_3_lut (.A(n62_adj_468[3]), 
            .B(n1_adj_467[3]), .C(n62_adj_468[10]), .Z(n172));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_mux_3_i4_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_mux_3_i5_3_lut (.A(n62_adj_468[4]), 
            .B(n1_adj_467[4]), .C(n62_adj_468[10]), .Z(n171));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_mux_3_i5_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C)))" *) LUT4 i3_3_lut (.A(n171), .B(n173_adj_406), 
            .C(n172), .Z(n8_adj_407));
    defparam i3_3_lut.INIT = "0x8080";
    (* lut_function="(A (B+(C (D)))+!A (B))" *) LUT4 i3761_4_lut (.A(n170), 
            .B(n285), .C(n8_adj_407), .D(n340), .Z(n4664));
    defparam i3761_4_lut.INIT = "0xeccc";
    FA2 add_535_5 (.A0(GND_net), .B0(n170), .C0(GND_net), .D0(n5294), 
        .CI0(n5294), .A1(GND_net), .B1(n340), .C1(GND_net), .D1(n8940), 
        .CI1(n8940), .CO0(n8940), .CO1(n5296), .S0(n1401[5]), .S1(n1401[6]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam add_535_5.INIT0 = "0xc33c";
    defparam add_535_5.INIT1 = "0xc33c";
    (* lut_function="(A (B (C (D))))" *) LUT4 i3_4_lut (.A(n4664), .B(n227), 
            .C(n166), .D(n165), .Z(n534));
    defparam i3_4_lut.INIT = "0x8000";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_mux_3_i3_3_lut (.A(n62_adj_468[2]), 
            .B(n1_adj_467[2]), .C(n62_adj_468[10]), .Z(n173_adj_406));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_mux_3_i3_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_i364_3_lut (.A(n173_adj_406), 
            .B(n1401[2]), .C(n534), .Z(n569));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i364_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ y_i2 (.D(n676_adj_422), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(n239), .Q(\ypos[1] ));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam y_i2.REGSET = "RESET";
    defparam y_i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_mux_3_i2_3_lut (.A(n62_adj_468[1]), 
            .B(n1_adj_467[1]), .C(n62_adj_468[10]), .Z(n174_adj_403));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_mux_3_i2_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C+!(D))+!B (C+(D)))+!A (C+(D)))" *) LUT4 i3614_3_lut_4_lut (.A(yVelocity[1]), 
            .B(n679), .C(n95), .D(yVelocity[2]), .Z(n129[2]));   /* synthesis lineinfo="@5(79[44],79[53])"*/
    defparam i3614_3_lut_4_lut.INIT = "0xf7f8";
    FA2 add_535_3 (.A0(GND_net), .B0(n172), .C0(GND_net), .D0(n5292), 
        .CI0(n5292), .A1(GND_net), .B1(n171), .C1(GND_net), .D1(n8937), 
        .CI1(n8937), .CO0(n8937), .CO1(n5294), .S0(n1401[3]), .S1(n1401[4]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam add_535_3.INIT0 = "0xc33c";
    defparam add_535_3.INIT1 = "0xc33c";
    (* lut_function="(A (B (C)))" *) LUT4 i321_2_lut_3_lut (.A(yVelocity[1]), 
            .B(n679), .C(yVelocity[2]), .Z(n694));   /* synthesis lineinfo="@5(79[44],79[53])"*/
    defparam i321_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_i363_3_lut (.A(n172), 
            .B(n1401[3]), .C(n534), .Z(n568));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i363_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B (C)+!B !(C))+!A (C)))" *) LUT4 i304_2_lut_3_lut (.A(yVelocity[3]), 
            .B(yVelocity[4]), .C(yVelocity[0]), .Z(n111[0]));
    defparam i304_2_lut_3_lut.INIT = "0x2d2d";
    (* lut_function="(A (B (C))+!A (C))" *) LUT4 i306_2_lut_3_lut (.A(yVelocity[3]), 
            .B(yVelocity[4]), .C(yVelocity[0]), .Z(n679));
    defparam i306_2_lut_3_lut.INIT = "0xd0d0";
    (* lut_function="(!((B+(C))+!A))" *) LUT4 i16_2_lut_3_lut (.A(col_t), 
            .B(\controller_buttons_signal[7] ), .C(col_b), .Z(n149));   /* synthesis lineinfo="@5(70[19],82[26])"*/
    defparam i16_2_lut_3_lut.INIT = "0x0202";
    (* lut_function="(A (B (C)))" *) LUT4 i3_3_lut_adj_25 (.A(n568), .B(n174_adj_403), 
            .C(n569), .Z(n8_adj_414));
    defparam i3_3_lut_adj_25.INIT = "0x8080";
    (* lut_function="(A ((C)+!B)+!A (C))" *) LUT4 i84_2_lut_3_lut (.A(col_t), 
            .B(\controller_buttons_signal[7] ), .C(x_10__N_363), .Z(n239));   /* synthesis lineinfo="@5(70[19],82[26])"*/
    defparam i84_2_lut_3_lut.INIT = "0xf2f2";
    (* lut_function="(!((B+!(C))+!A))" *) LUT4 i15_2_lut_3_lut (.A(col_t), 
            .B(\controller_buttons_signal[7] ), .C(col_b), .Z(n148));   /* synthesis lineinfo="@5(70[19],82[26])"*/
    defparam i15_2_lut_3_lut.INIT = "0x2020";
    (* lut_function="(A+(B+(C)))" *) LUT4 i2_2_lut_3_lut (.A(xVelocity[1]), 
            .B(xVelocity[0]), .C(xVelocity[2]), .Z(n2948));
    defparam i2_2_lut_3_lut.INIT = "0xfefe";
    (* lut_function="(A (B))" *) LUT4 i2_2_lut (.A(n564), .B(n562), .Z(n6_adj_415));
    defparam i2_2_lut.INIT = "0x8888";
    FA2 mod_34_add_426_11 (.A0(GND_net), .B0(n633), .C0(GND_net), .D0(n5196), 
        .CI0(n5196), .A1(GND_net), .B1(n632), .C1(VCC_net), .D1(n9099), 
        .CI1(n9099), .CO0(n9099), .S0(n656[9]), .S1(n656[10]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_add_426_11.INIT0 = "0xc33c";
    defparam mod_34_add_426_11.INIT1 = "0xc33c";
    FA2 add_535_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(n173_adj_406), .C1(VCC_net), .D1(n8934), .CI1(n8934), .CO0(n8934), 
        .CO1(n5292), .S1(n1401[2]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam add_535_1.INIT0 = "0xc33c";
    defparam add_535_1.INIT1 = "0xc33c";
    (* lut_function="(A (B+(C (D)))+!A (B))" *) LUT4 i3755_4_lut (.A(n567), 
            .B(n565), .C(n8_adj_414), .D(n566), .Z(n4658));
    defparam i3755_4_lut.INIT = "0xeccc";
    (* lut_function="(A (B+(C (D)))+!A (B))" *) LUT4 i3801_4_lut (.A(n4658), 
            .B(n561), .C(n6_adj_415), .D(n563), .Z(n573));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam i3801_4_lut.INIT = "0xeccc";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_i357_3_lut (.A(n166), 
            .B(n1401[9]), .C(n534), .Z(n562));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i357_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 mod_34_i407_3_lut_4_lut (.A(n4600), 
            .B(n173), .C(n1154[6]), .D(n111_2), .Z(n636));
    defparam mod_34_i407_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_i382_3_lut (.A(n562), 
            .B(n585[9]), .C(n573), .Z(n598));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i382_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A))" *) LUT4 mod_34_unary_minus_2_inv_0_i1_1_lut (.A(n62[0]), 
            .Z(n1[0]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_unary_minus_2_inv_0_i1_1_lut.INIT = "0x5555";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 mod_34_i411_3_lut_4_lut (.A(n4600), 
            .B(n173), .C(n1154[2]), .D(n115), .Z(n640));
    defparam mod_34_i411_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 mod_34_i404_3_lut_4_lut (.A(n4600), 
            .B(n173), .C(n1154[9]), .D(n174), .Z(n633));
    defparam mod_34_i404_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_34_i433_3_lut (.A(n637), 
            .B(n656[5]), .C(n644), .Z(n673));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_i433_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_34_i436_3_lut (.A(n640), 
            .B(n656[2]), .C(n644), .Z(n676));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_i436_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_34_i429_3_lut (.A(n633), 
            .B(n656[9]), .C(n644), .Z(n669));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_i429_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_34_i432_3_lut (.A(n636), 
            .B(n656[6]), .C(n644), .Z(n672));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_i432_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_34_i431_3_lut (.A(n635), 
            .B(n656[7]), .C(n644), .Z(\x_10__N_352[7] ));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_i431_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 mod_34_i409_3_lut_4_lut (.A(n4600), 
            .B(n173), .C(n1154[4]), .D(n113), .Z(n638));
    defparam mod_34_i409_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_34_i434_3_lut (.A(n638), 
            .B(n656[4]), .C(n644), .Z(n674));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_i434_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 mod_34_i410_3_lut_4_lut (.A(n4600), 
            .B(n173), .C(n1154[3]), .D(n114), .Z(n639));
    defparam mod_34_i410_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 mod_34_i408_3_lut_4_lut (.A(n4600), 
            .B(n173), .C(n1154[5]), .D(n112), .Z(n637));
    defparam mod_34_i408_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 mod_34_i405_3_lut_4_lut (.A(n4600), 
            .B(n173), .C(n1154[8]), .D(n109), .Z(n634));
    defparam mod_34_i405_3_lut_4_lut.INIT = "0xf780";
    FA2 mod_34_add_426_9 (.A0(GND_net), .B0(n635), .C0(VCC_net), .D0(n5194), 
        .CI0(n5194), .A1(GND_net), .B1(n634), .C1(VCC_net), .D1(n9096), 
        .CI1(n9096), .CO0(n9096), .CO1(n5196), .S0(n656[7]), .S1(n656[8]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_add_426_9.INIT0 = "0xc33c";
    defparam mod_34_add_426_9.INIT1 = "0xc33c";
    FA2 mod_34_add_426_7 (.A0(GND_net), .B0(n637), .C0(GND_net), .D0(n5192), 
        .CI0(n5192), .A1(GND_net), .B1(n636), .C1(GND_net), .D1(n9093), 
        .CI1(n9093), .CO0(n9093), .CO1(n5194), .S0(n656[5]), .S1(n656[6]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_add_426_7.INIT0 = "0xc33c";
    defparam mod_34_add_426_7.INIT1 = "0xc33c";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 mod_34_i412_3_lut_4_lut (.A(n4600), 
            .B(n173), .C(n1154[1]), .D(n116), .Z(n641));
    defparam mod_34_i412_3_lut_4_lut.INIT = "0xf780";
    FA2 mod_34_add_426_5 (.A0(GND_net), .B0(n639), .C0(GND_net), .D0(n5190), 
        .CI0(n5190), .A1(GND_net), .B1(n638), .C1(GND_net), .D1(n9090), 
        .CI1(n9090), .CO0(n9090), .CO1(n5192), .S0(n656[3]), .S1(n656[4]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_add_426_5.INIT0 = "0xc33c";
    defparam mod_34_add_426_5.INIT1 = "0xc33c";
    (* lut_function="(A (B (C)+!B (D))+!A (D))" *) LUT4 mod_34_i406_3_lut_4_lut (.A(n4600), 
            .B(n173), .C(n1154[7]), .D(n110), .Z(n635));
    defparam mod_34_i406_3_lut_4_lut.INIT = "0xf780";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_34_mux_3_i9_3_lut (.A(n62[8]), 
            .B(n1_adj_466[8]), .C(n62[10]), .Z(n109));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_mux_3_i9_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_34_mux_3_i10_3_lut (.A(n62[9]), 
            .B(n1_adj_466[9]), .C(n62[10]), .Z(n174));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_mux_3_i10_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_34_mux_3_i5_3_lut (.A(n62[4]), 
            .B(n1_adj_466[4]), .C(n62[10]), .Z(n113));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_mux_3_i5_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_34_mux_3_i2_3_lut (.A(n62[1]), 
            .B(n1_adj_466[1]), .C(n62[10]), .Z(n116));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_mux_3_i2_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_34_mux_3_i6_3_lut (.A(n62[5]), 
            .B(n1_adj_466[5]), .C(n62[10]), .Z(n112));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_mux_3_i6_3_lut.INIT = "0xcaca";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ y_i3 (.D(y_10__N_367[2]), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(x_10__N_363), .Q(\ypos[2] ));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam y_i3.REGSET = "RESET";
    defparam y_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ y_i4 (.D(n290[3]), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(n2750), .Q(\ypos[3] ));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam y_i4.REGSET = "SET";
    defparam y_i4.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_34_mux_3_i8_3_lut (.A(n62[7]), 
            .B(n1_adj_466[7]), .C(n62[10]), .Z(n110));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_mux_3_i8_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_34_mux_3_i7_3_lut (.A(n62[6]), 
            .B(n1_adj_466[6]), .C(n62[10]), .Z(n111_2));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_mux_3_i7_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_34_mux_3_i3_3_lut (.A(n62[2]), 
            .B(n1_adj_466[2]), .C(n62[10]), .Z(n115));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_mux_3_i3_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B))" *) LUT4 i550_2_lut (.A(n1_adj_466[10]), .B(n62[10]), 
            .Z(n173));
    defparam i550_2_lut.INIT = "0x8888";
    (* lut_function="(A (B (C (D))))" *) LUT4 i5_4_lut (.A(n115), .B(n111_2), 
            .C(n114), .D(n110), .Z(n12_adj_426));
    defparam i5_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C)))" *) LUT4 i4_3_lut (.A(n112), .B(n116), 
            .C(n113), .Z(n11_adj_427));
    defparam i4_3_lut.INIT = "0x8080";
    (* lut_function="(A (B (C)+!B !(C))+!A !(B (C)+!B !(C)))" *) LUT4 i2_3_lut (.A(xVelocity[1]), 
            .B(n248), .C(xVelocity[0]), .Z(n6094));   /* synthesis lineinfo="@5(50[13],83[20])"*/
    defparam i2_3_lut.INIT = "0x9696";
    (* lut_function="(A+(B (C+(D))+!B (C)))" *) LUT4 i2_4_lut (.A(n174), .B(n11_adj_427), 
            .C(n109), .D(n12_adj_426), .Z(n4600));
    defparam i2_4_lut.INIT = "0xfefa";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_34_mux_3_i4_3_lut (.A(n62[3]), 
            .B(n1_adj_466[3]), .C(n62[10]), .Z(n114));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_mux_3_i4_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A))" *) LUT4 mod_34_unary_minus_2_inv_0_i5_1_lut (.A(n62[4]), 
            .Z(n1[4]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_unary_minus_2_inv_0_i5_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 mod_34_unary_minus_2_inv_0_i4_1_lut (.A(n62[3]), 
            .Z(n1[3]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_unary_minus_2_inv_0_i4_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 mod_34_unary_minus_2_inv_0_i7_1_lut (.A(n62[6]), 
            .Z(n1[6]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_unary_minus_2_inv_0_i7_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 mod_34_unary_minus_2_inv_0_i6_1_lut (.A(n62[5]), 
            .Z(n1[5]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_unary_minus_2_inv_0_i6_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 mod_34_unary_minus_2_inv_0_i9_1_lut (.A(n62[8]), 
            .Z(n1[8]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_unary_minus_2_inv_0_i9_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 mod_34_unary_minus_2_inv_0_i8_1_lut (.A(n62[7]), 
            .Z(n1[7]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_unary_minus_2_inv_0_i8_1_lut.INIT = "0x5555";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_34_mux_3_i1_3_lut (.A(n62[0]), 
            .B(n1_adj_466[0]), .C(n62[10]), .Z(n117));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_mux_3_i1_3_lut.INIT = "0xcaca";
    (* lut_function="(A+!(B (C (D))))" *) LUT4 i5_4_lut_adj_26 (.A(xpos[0]), 
            .B(n2954), .C(xpos[7]), .D(xpos[8]), .Z(n12_adj_429));
    defparam i5_4_lut_adj_26.INIT = "0xbfff";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut (.A(n117), .B(n639), .Z(n8_adj_430));
    defparam i1_2_lut.INIT = "0x8888";
    (* lut_function="(A (B (C (D))))" *) LUT4 i5_4_lut_adj_27 (.A(n641), .B(n637), 
            .C(n640), .D(n636), .Z(n12_adj_431));
    defparam i5_4_lut_adj_27.INIT = "0x8000";
    (* lut_function="((B)+!A)" *) LUT4 i1_2_lut_adj_28 (.A(xVelocity[1]), 
            .B(xVelocity[3]), .Z(n4_adj_432));
    defparam i1_2_lut_adj_28.INIT = "0xdddd";
    (* lut_function="(A (B+(C (D)))+!A (B))" *) LUT4 i1_4_lut (.A(n638), .B(n635), 
            .C(n12_adj_431), .D(n8_adj_430), .Z(n4_adj_433));
    defparam i1_4_lut.INIT = "0xeccc";
    (* lut_function="(A+(B+((D)+!C)))" *) LUT4 i6_4_lut (.A(xpos[4]), .B(n12_adj_429), 
            .C(xpos[10]), .D(xpos[3]), .Z(n6649));
    defparam i6_4_lut.INIT = "0xffef";
    (* lut_function="(A (B ((D)+!C)))" *) LUT4 i1_4_lut_adj_29 (.A(\controller_buttons_signal[0] ), 
            .B(n6649), .C(xVelocity[2]), .D(n4_adj_432), .Z(n24));   /* synthesis lineinfo="@5(61[19],62[56])"*/
    defparam i1_4_lut_adj_29.INIT = "0x8808";
    (* lut_function="(A (B+(C))+!A (B+(C (D))))" *) LUT4 i3723_4_lut (.A(n634), 
            .B(n632), .C(n633), .D(n4_adj_433), .Z(n644));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam i3723_4_lut.INIT = "0xfcec";
    (* lut_function="(A (B+(C+!(D))))" *) LUT4 i1_4_lut_adj_30 (.A(\controller_buttons_signal[1] ), 
            .B(xVelocity[2]), .C(n4_adj_434), .D(xVelocity[3]), .Z(n4_adj_435));   /* synthesis lineinfo="@5(59[19],66[26])"*/
    defparam i1_4_lut_adj_30.INIT = "0xa8aa";
    (* lut_function="(!(A ((C (D))+!B)+!A !(B)))" *) LUT4 i2_4_lut_adj_31 (.A(xpos[0]), 
            .B(n4_adj_435), .C(n8), .D(xpos[3]), .Z(n14));   /* synthesis lineinfo="@5(59[19],66[26])"*/
    defparam i2_4_lut_adj_31.INIT = "0x4ccc";
    (* lut_function="(A (B)+!A (B+!(C+!(D))))" *) LUT4 i93_4_lut (.A(n24), 
            .B(n14), .C(xVelocity[3]), .D(n2948), .Z(n248));
    defparam i93_4_lut.INIT = "0xcdcc";
    (* lut_function="(A (B))" *) LUT4 i3724_2_lut (.A(n644), .B(n656[10]), 
            .Z(n668));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam i3724_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_34_i437_3_lut (.A(n641), 
            .B(n656[1]), .C(n644), .Z(n677));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_i437_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_34_i430_3_lut (.A(n634), 
            .B(n656[8]), .C(n644), .Z(n670));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_i430_3_lut.INIT = "0xcaca";
    FA2 mod_34_add_426_3 (.A0(GND_net), .B0(n641), .C0(GND_net), .D0(n5188), 
        .CI0(n5188), .A1(GND_net), .B1(n640), .C1(GND_net), .D1(n9087), 
        .CI1(n9087), .CO0(n9087), .CO1(n5190), .S0(n656[1]), .S1(n656[2]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_add_426_3.INIT0 = "0xc33c";
    defparam mod_34_add_426_3.INIT1 = "0xc33c";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i4_4_lut (.A(n24), .B(xVelocity[3]), 
            .C(n248), .D(n6_adj_437), .Z(n2995));
    defparam i4_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_34_i435_3_lut (.A(n639), 
            .B(n656[3]), .C(n644), .Z(n675));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_i435_3_lut.INIT = "0xcaca";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i7_4_lut (.A(n675), .B(n670), 
            .C(n677), .D(n668), .Z(n18));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam i7_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C)))" *) LUT4 i6_3_lut (.A(n674), .B(\x_10__N_352[7] ), 
            .C(n678), .Z(n17));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam i6_3_lut.INIT = "0xfefe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i8_4_lut (.A(n672), .B(n669), 
            .C(n676), .D(n673), .Z(n19));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam i8_4_lut.INIT = "0xfffe";
    (* lut_function="(A (B+(C+(D))))" *) LUT4 mod_34_i441_4_lut (.A(n62[10]), 
            .B(n19), .C(n17), .D(n18), .Z(n681));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_i441_4_lut.INIT = "0xaaa8";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_34_i438_3_lut (.A(n117), 
            .B(n656[0]), .C(n644), .Z(n678));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_i438_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C)))" *) LUT4 i3_3_lut_adj_32 (.A(n605), .B(n175), 
            .C(n606), .Z(n8_adj_438));
    defparam i3_3_lut_adj_32.INIT = "0x8080";
    (* lut_function="(A (B+(C (D)))+!A (B))" *) LUT4 i3783_4_lut (.A(n604), 
            .B(n602), .C(n8_adj_438), .D(n603), .Z(n4686));
    defparam i3783_4_lut.INIT = "0xeccc";
    (* lut_function="(A (B (C (D))))" *) LUT4 i3_4_lut_adj_33 (.A(n4686), 
            .B(n601), .C(n600), .D(n599), .Z(n6060));
    defparam i3_4_lut_adj_33.INIT = "0x8000";
    (* lut_function="(A+(B+(C (D))))" *) LUT4 i1_4_lut_adj_34 (.A(n598), .B(n6060), 
            .C(n573), .D(n585[10]), .Z(n609));
    defparam i1_4_lut_adj_34.INIT = "0xfeee";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_mux_3_i1_3_lut (.A(n62_adj_468[0]), 
            .B(n1_adj_467[0]), .C(n62_adj_468[10]), .Z(n175));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_mux_3_i1_3_lut.INIT = "0xcaca";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i7_4_lut_adj_35 (.A(n636_adj_441), 
            .B(n635_adj_442), .C(n639_adj_443), .D(n10_adj_444), .Z(n16));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam i7_4_lut_adj_35.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i6_4_lut_adj_36 (.A(n637_adj_445), 
            .B(n643), .C(n640_adj_446), .D(n642), .Z(n15));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam i6_4_lut_adj_36.INIT = "0xfffe";
    (* lut_function="(A (B+(C+(D))))" *) LUT4 mod_48_i419_4_lut (.A(n62_adj_468[10]), 
            .B(n15), .C(n634_adj_447), .D(n16), .Z(n646));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i419_4_lut.INIT = "0xaaa8";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_i416_3_lut (.A(n175), 
            .B(n1415[0]), .C(n609), .Z(n643));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i416_3_lut.INIT = "0xcaca";
    FA2 add_33_add_5_7 (.A0(GND_net), .B0(xpos[5]), .C0(xVelocity[3]), 
        .D0(n5139), .CI0(n5139), .A1(GND_net), .B1(xpos[6]), .C1(xVelocity[3]), 
        .D1(n9042), .CI1(n9042), .CO0(n9042), .CO1(n5141), .S0(n62[5]), 
        .S1(n62[6]));   /* synthesis lineinfo="@5(67[25],67[26])"*/
    defparam add_33_add_5_7.INIT0 = "0xc33c";
    defparam add_33_add_5_7.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C+(D)))+!A (B+!(C+!(D))))" *) LUT4 i3525_4_lut (.A(n643), 
            .B(n149), .C(n148), .D(n646), .Z(y_10__N_367[0]));   /* synthesis lineinfo="@5(70[19],82[26])"*/
    defparam i3525_4_lut.INIT = "0xcdce";
    FA2 mod_34_add_426_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(n117), .C1(VCC_net), .D1(n9051), .CI1(n9051), .CO0(n9051), 
        .CO1(n5188), .S1(n656[0]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_add_426_1.INIT0 = "0xc33c";
    defparam mod_34_add_426_1.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ y_i5 (.D(n673_adj_448), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(n239), .Q(\ypos[4] ));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam y_i5.REGSET = "RESET";
    defparam y_i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ y_i6 (.D(y_10__N_367[5]), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(x_10__N_363), .Q(\ypos[5] ));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam y_i6.REGSET = "RESET";
    defparam y_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ y_i7 (.D(n671), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(n239), .Q(\ypos[6] ));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam y_i7.REGSET = "SET";
    defparam y_i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ y_i8 (.D(n290[7]), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(n2750), .Q(\ypos[7] ));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam y_i8.REGSET = "SET";
    defparam y_i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ y_i9 (.D(n290[8]), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(n2750), .Q(\ypos[8] ));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam y_i9.REGSET = "RESET";
    defparam y_i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ y_i10 (.D(n668_adj_449), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(n239), .Q(\ypos[9] ));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam y_i10.REGSET = "RESET";
    defparam y_i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ x_i1 (.D(x_10__N_352[1]), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(x_10__N_363), .Q(xpos[1]));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam x_i1.REGSET = "RESET";
    defparam x_i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ x_i2 (.D(x_10__N_352[2]), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(x_10__N_363), .Q(xpos[2]));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam x_i2.REGSET = "RESET";
    defparam x_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ x_i3 (.D(x_10__N_352[3]), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(x_10__N_363), .Q(xpos[3]));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam x_i3.REGSET = "SET";
    defparam x_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ x_i4 (.D(x_10__N_352[4]), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(x_10__N_363), .Q(xpos[4]));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam x_i4.REGSET = "RESET";
    defparam x_i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ x_i5 (.D(x_10__N_352[5]), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(x_10__N_363), .Q(xpos[5]));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam x_i5.REGSET = "RESET";
    defparam x_i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ x_i6 (.D(x_10__N_352[6]), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(x_10__N_363), .Q(xpos[6]));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam x_i6.REGSET = "SET";
    defparam x_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ x_i8 (.D(x_10__N_352[8]), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(x_10__N_363), .Q(xpos[8]));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam x_i8.REGSET = "RESET";
    defparam x_i8.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ yVelocity__i0 (.D(n111[0]), 
            .SP(n3031), .CK(internal60hzclk), .SR(n2696), .Q(yVelocity[0]));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam yVelocity__i0.REGSET = "RESET";
    defparam yVelocity__i0.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ x_i9 (.D(x_10__N_352[9]), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(x_10__N_363), .Q(xpos[9]));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam x_i9.REGSET = "RESET";
    defparam x_i9.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ x_i10 (.D(x_10__N_352[10]), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(x_10__N_363), .Q(xpos[10]));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam x_i10.REGSET = "RESET";
    defparam x_i10.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ x_i7 (.D(n3024), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(GND_net_c), .Q(xpos[7]));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam x_i7.REGSET = "RESET";
    defparam x_i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ yVelocity__i1 (.D(n129[1]), 
            .SP(n2991), .CK(internal60hzclk), .SR(n239), .Q(yVelocity[1]));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam yVelocity__i1.REGSET = "RESET";
    defparam yVelocity__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ yVelocity__i2 (.D(n129[2]), 
            .SP(n2991), .CK(internal60hzclk), .SR(n239), .Q(yVelocity[2]));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam yVelocity__i2.REGSET = "RESET";
    defparam yVelocity__i2.SRMODE = "CE_OVER_LSR";
    (* lut_function="(A (B))" *) LUT4 i494_2_lut (.A(xVelocity[0]), .B(xVelocity[1]), 
            .Z(n4_adj_434));
    defparam i494_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C (D)))+!A (B+(C (D))))" *) LUT4 i3615_4_lut (.A(yVelocity[4]), 
            .B(n95), .C(yVelocity[3]), .D(n694), .Z(n129[4]));   /* synthesis lineinfo="@5(74[25],80[32])"*/
    defparam i3615_4_lut.INIT = "0xdeee";
    (* lut_function="(!(A))" *) LUT4 mod_34_unary_minus_2_inv_0_i11_1_lut (.A(n62[10]), 
            .Z(n1[10]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_unary_minus_2_inv_0_i11_1_lut.INIT = "0x5555";
    FA2 add_33_add_5_5 (.A0(GND_net), .B0(xpos[3]), .C0(xVelocity[3]), 
        .D0(n5137), .CI0(n5137), .A1(GND_net), .B1(xpos[4]), .C1(xVelocity[3]), 
        .D1(n9039), .CI1(n9039), .CO0(n9039), .CO1(n5139), .S0(n62[3]), 
        .S1(n62[4]));   /* synthesis lineinfo="@5(67[25],67[26])"*/
    defparam add_33_add_5_5.INIT0 = "0xc33c";
    defparam add_33_add_5_5.INIT1 = "0xc33c";
    (* lut_function="(!(A))" *) LUT4 mod_34_unary_minus_2_inv_0_i10_1_lut (.A(n62[9]), 
            .Z(n1[9]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_unary_minus_2_inv_0_i10_1_lut.INIT = "0x5555";
    FA2 add_33_add_5_3 (.A0(GND_net), .B0(xpos[1]), .C0(xVelocity[1]), 
        .D0(n5135), .CI0(n5135), .A1(GND_net), .B1(xpos[2]), .C1(xVelocity[2]), 
        .D1(n9036), .CI1(n9036), .CO0(n9036), .CO1(n5137), .S0(n62[1]), 
        .S1(n62[2]));   /* synthesis lineinfo="@5(67[25],67[26])"*/
    defparam add_33_add_5_3.INIT0 = "0xc33c";
    defparam add_33_add_5_3.INIT1 = "0xc33c";
    (* lut_function="(!(A))" *) LUT4 mod_48_unary_minus_2_inv_0_i1_1_lut (.A(n62_adj_468[0]), 
            .Z(n1_adj_469[0]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_unary_minus_2_inv_0_i1_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 mod_48_unary_minus_2_inv_0_i3_1_lut (.A(n62_adj_468[2]), 
            .Z(n1_adj_469[2]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_unary_minus_2_inv_0_i3_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 mod_48_unary_minus_2_inv_0_i2_1_lut (.A(n62_adj_468[1]), 
            .Z(n1_adj_469[1]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_unary_minus_2_inv_0_i2_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 mod_48_unary_minus_2_inv_0_i5_1_lut (.A(n62_adj_468[4]), 
            .Z(n1_adj_469[4]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_unary_minus_2_inv_0_i5_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 mod_48_unary_minus_2_inv_0_i4_1_lut (.A(n62_adj_468[3]), 
            .Z(n1_adj_469[3]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_unary_minus_2_inv_0_i4_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 mod_48_unary_minus_2_inv_0_i7_1_lut (.A(n62_adj_468[6]), 
            .Z(n1_adj_469[6]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_unary_minus_2_inv_0_i7_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 mod_48_unary_minus_2_inv_0_i6_1_lut (.A(n62_adj_468[5]), 
            .Z(n1_adj_469[5]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_unary_minus_2_inv_0_i6_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 mod_48_unary_minus_2_inv_0_i9_1_lut (.A(n62_adj_468[8]), 
            .Z(n1_adj_469[8]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_unary_minus_2_inv_0_i9_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 mod_48_unary_minus_2_inv_0_i8_1_lut (.A(n62_adj_468[7]), 
            .Z(n1_adj_469[7]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_unary_minus_2_inv_0_i8_1_lut.INIT = "0x5555";
    FA2 mod_48_unary_minus_2_add_3_11 (.A0(GND_net), .B0(GND_net), .C0(n1_adj_469[9]), 
        .D0(n5344), .CI0(n5344), .A1(GND_net), .B1(GND_net), .C1(n1_adj_469[10]), 
        .D1(n8931), .CI1(n8931), .CO0(n8931), .S0(n1_adj_467[9]), .S1(n1_adj_467[10]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_unary_minus_2_add_3_11.INIT0 = "0xc33c";
    defparam mod_48_unary_minus_2_add_3_11.INIT1 = "0xc33c";
    FA2 mod_48_unary_minus_2_add_3_9 (.A0(GND_net), .B0(GND_net), .C0(n1_adj_469[7]), 
        .D0(n5342), .CI0(n5342), .A1(GND_net), .B1(GND_net), .C1(n1_adj_469[8]), 
        .D1(n8928), .CI1(n8928), .CO0(n8928), .CO1(n5344), .S0(n1_adj_467[7]), 
        .S1(n1_adj_467[8]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_unary_minus_2_add_3_9.INIT0 = "0xc33c";
    defparam mod_48_unary_minus_2_add_3_9.INIT1 = "0xc33c";
    (* lut_function="(!(A))" *) LUT4 mod_48_unary_minus_2_inv_0_i11_1_lut (.A(n62_adj_468[10]), 
            .Z(n1_adj_469[10]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_unary_minus_2_inv_0_i11_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 mod_48_unary_minus_2_inv_0_i10_1_lut (.A(n62_adj_468[9]), 
            .Z(n1_adj_469[9]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_unary_minus_2_inv_0_i10_1_lut.INIT = "0x5555";
    FA2 mod_48_unary_minus_2_add_3_7 (.A0(GND_net), .B0(GND_net), .C0(n1_adj_469[5]), 
        .D0(n5340), .CI0(n5340), .A1(GND_net), .B1(GND_net), .C1(n1_adj_469[6]), 
        .D1(n8925), .CI1(n8925), .CO0(n8925), .CO1(n5342), .S0(n1_adj_467[5]), 
        .S1(n1_adj_467[6]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_unary_minus_2_add_3_7.INIT0 = "0xc33c";
    defparam mod_48_unary_minus_2_add_3_7.INIT1 = "0xc33c";
    (* lut_function="(!(A (B (C (D)))+!A !(B (C (D)))))" *) LUT4 mod_34_i455_4_lut (.A(n668), 
            .B(n669), .C(n681), .D(n4502), .Z(x_10__N_352[10]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_i455_4_lut.INIT = "0x6aaa";
    (* lut_function="(A+(B))" *) LUT4 i3599_2_lut (.A(n670), .B(\x_10__N_352[7] ), 
            .Z(n4502));
    defparam i3599_2_lut.INIT = "0xeeee";
    (* lut_function="(!(A (B (C))+!A !(B (C))))" *) LUT4 i5834_3_lut (.A(n670), 
            .B(\x_10__N_352[7] ), .C(n681), .Z(x_10__N_352[8]));
    defparam i5834_3_lut.INIT = "0x6a6a";
    (* lut_function="(A (B))" *) LUT4 i5536_2_lut (.A(n609), .B(n1415[9]), 
            .Z(n634_adj_447));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam i5536_2_lut.INIT = "0x8888";
    (* lut_function="(!(A (B (C (D)))+!A !(B (C (D)))))" *) LUT4 mod_48_i432_4_lut (.A(n634_adj_447), 
            .B(n635_adj_442), .C(n646), .D(n4596), .Z(n668_adj_449));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i432_4_lut.INIT = "0x6aaa";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_i408_3_lut (.A(n599), 
            .B(n1415[8]), .C(n609), .Z(n635_adj_442));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i408_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+(C+!(D)))+!A (B+!(C+!(D))))" *) LUT4 i3624_4_lut (.A(n635_adj_442), 
            .B(n148), .C(n4596), .D(n646), .Z(n290[8]));   /* synthesis lineinfo="@5(70[19],82[26])"*/
    defparam i3624_4_lut.INIT = "0xedee";
    (* lut_function="(A (B))" *) LUT4 i3691_2_lut (.A(n637_adj_445), .B(n638_adj_463), 
            .Z(n4594));
    defparam i3691_2_lut.INIT = "0x8888";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_i409_3_lut (.A(n600), 
            .B(n1415[7]), .C(n609), .Z(n636_adj_441));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i409_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B+!(C+!(D)))+!A (B+(C+!(D)))))" *) LUT4 i3623_4_lut (.A(n636_adj_441), 
            .B(n148), .C(n4594), .D(n646), .Z(n290[7]));   /* synthesis lineinfo="@5(70[19],82[26])"*/
    defparam i3623_4_lut.INIT = "0x2122";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_i410_3_lut (.A(n601), 
            .B(n1415[6]), .C(n609), .Z(n637_adj_445));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i410_3_lut.INIT = "0xcaca";
    FA2 add_33_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(xpos[0]), .C1(xVelocity[0]), .D1(n9030), .CI1(n9030), .CO0(n9030), 
        .CO1(n5135), .S1(n62[0]));   /* synthesis lineinfo="@5(67[25],67[26])"*/
    defparam add_33_add_5_1.INIT0 = "0xc33c";
    defparam add_33_add_5_1.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A !(B+!(C)))" *) LUT4 mod_48_i435_3_lut (.A(n637_adj_445), 
            .B(n638_adj_463), .C(n646), .Z(n671));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i435_3_lut.INIT = "0x9a9a";
    FA2 mod_48_unary_minus_2_add_3_5 (.A0(GND_net), .B0(GND_net), .C0(n1_adj_469[3]), 
        .D0(n5338), .CI0(n5338), .A1(GND_net), .B1(GND_net), .C1(n1_adj_469[4]), 
        .D1(n8922), .CI1(n8922), .CO0(n8922), .CO1(n5340), .S0(n1_adj_467[3]), 
        .S1(n1_adj_467[4]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_unary_minus_2_add_3_5.INIT0 = "0xc33c";
    defparam mod_48_unary_minus_2_add_3_5.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_i411_3_lut (.A(n602), 
            .B(n1415[5]), .C(n609), .Z(n638_adj_463));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i411_3_lut.INIT = "0xcaca";
    FA2 add_33_add_5_11 (.A0(GND_net), .B0(xpos[9]), .C0(xVelocity[3]), 
        .D0(n5143), .CI0(n5143), .A1(GND_net), .B1(xpos[10]), .C1(xVelocity[3]), 
        .D1(n9048), .CI1(n9048), .CO0(n9048), .S0(n62[9]), .S1(n62[10]));   /* synthesis lineinfo="@5(67[25],67[26])"*/
    defparam add_33_add_5_11.INIT0 = "0xc33c";
    defparam add_33_add_5_11.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B))" *) LUT4 i3626_3_lut (.A(n638_adj_463), 
            .B(n149), .C(n148), .Z(y_10__N_367[5]));   /* synthesis lineinfo="@5(70[19],82[26])"*/
    defparam i3626_3_lut.INIT = "0xcece";
    FA2 add_47_add_5_5 (.A0(GND_net), .B0(\ypos[3] ), .C0(yVelocity[3]), 
        .D0(n5125), .CI0(n5125), .A1(GND_net), .B1(\ypos[4] ), .C1(yVelocity[4]), 
        .D1(n8904), .CI1(n8904), .CO0(n8904), .CO1(n5127), .S0(n62_adj_468[3]), 
        .S1(n62_adj_468[4]));   /* synthesis lineinfo="@5(81[31],81[32])"*/
    defparam add_47_add_5_5.INIT0 = "0xc33c";
    defparam add_47_add_5_5.INIT1 = "0xc33c";
    FA2 mod_48_unary_minus_2_add_3_3 (.A0(GND_net), .B0(GND_net), .C0(n1_adj_469[1]), 
        .D0(n5336), .CI0(n5336), .A1(GND_net), .B1(GND_net), .C1(n1_adj_469[2]), 
        .D1(n8919), .CI1(n8919), .CO0(n8919), .CO1(n5338), .S0(n1_adj_467[1]), 
        .S1(n1_adj_467[2]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_unary_minus_2_add_3_3.INIT0 = "0xc33c";
    defparam mod_48_unary_minus_2_add_3_3.INIT1 = "0xc33c";
    FA2 mod_48_unary_minus_2_add_3_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), 
        .A1(GND_net), .B1(VCC_net), .C1(n1_adj_469[0]), .D1(n8898), 
        .CI1(n8898), .CO0(n8898), .CO1(n5336), .S1(n1_adj_467[0]));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_unary_minus_2_add_3_1.INIT0 = "0xc33c";
    defparam mod_48_unary_minus_2_add_3_1.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_i412_3_lut (.A(n603), 
            .B(n1415[4]), .C(n609), .Z(n639_adj_443));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i412_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_i413_3_lut (.A(n604), 
            .B(n1415[3]), .C(n609), .Z(n640_adj_446));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i413_3_lut.INIT = "0xcaca";
    (* lut_function="(A+(B))" *) LUT4 i1857_2_lut (.A(n149), .B(x_10__N_363), 
            .Z(n2750));   /* synthesis lineinfo="@5(50[13],83[20])"*/
    defparam i1857_2_lut.INIT = "0xeeee";
    (* lut_function="(!(A (B+(C))+!A (B+!(C))))" *) LUT4 i3621_3_lut (.A(n640_adj_446), 
            .B(n148), .C(n646), .Z(n290[3]));   /* synthesis lineinfo="@5(70[19],82[26])"*/
    defparam i3621_3_lut.INIT = "0x1212";
    FA2 add_47_add_5_11 (.A0(GND_net), .B0(\ypos[9] ), .C0(yVelocity[4]), 
        .D0(n5131), .CI0(n5131), .A1(GND_net), .B1(GND_net), .C1(yVelocity[4]), 
        .D1(n8913), .CI1(n8913), .CO0(n8913), .S0(n62_adj_468[9]), .S1(n62_adj_468[10]));   /* synthesis lineinfo="@5(81[31],81[32])"*/
    defparam add_47_add_5_11.INIT0 = "0xc33c";
    defparam add_47_add_5_11.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_i414_3_lut (.A(n605), 
            .B(n1415[2]), .C(n609), .Z(n641_adj_464));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i414_3_lut.INIT = "0xcaca";
    FA2 add_47_add_5_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), .A1(GND_net), 
        .B1(\ypos[0] ), .C1(yVelocity[0]), .D1(n8895), .CI1(n8895), 
        .CO0(n8895), .CO1(n5123), .S1(n62_adj_468[0]));   /* synthesis lineinfo="@5(81[31],81[32])"*/
    defparam add_47_add_5_1.INIT0 = "0xc33c";
    defparam add_47_add_5_1.INIT1 = "0xc33c";
    FA2 add_47_add_5_3 (.A0(GND_net), .B0(\ypos[1] ), .C0(yVelocity[1]), 
        .D0(n5123), .CI0(n5123), .A1(GND_net), .B1(\ypos[2] ), .C1(yVelocity[2]), 
        .D1(n8901), .CI1(n8901), .CO0(n8901), .CO1(n5125), .S0(n62_adj_468[1]), 
        .S1(n62_adj_468[2]));   /* synthesis lineinfo="@5(81[31],81[32])"*/
    defparam add_47_add_5_3.INIT0 = "0xc33c";
    defparam add_47_add_5_3.INIT1 = "0xc33c";
    FA2 add_33_add_5_9 (.A0(GND_net), .B0(xpos[7]), .C0(xVelocity[3]), 
        .D0(n5141), .CI0(n5141), .A1(GND_net), .B1(xpos[8]), .C1(xVelocity[3]), 
        .D1(n9045), .CI1(n9045), .CO0(n9045), .CO1(n5143), .S0(n62[7]), 
        .S1(n62[8]));   /* synthesis lineinfo="@5(67[25],67[26])"*/
    defparam add_33_add_5_9.INIT0 = "0xc33c";
    defparam add_33_add_5_9.INIT1 = "0xc33c";
    FA2 mod_34_unary_minus_2_add_3_11 (.A0(GND_net), .B0(GND_net), .C0(n1[9]), 
        .D0(n5332), .CI0(n5332), .A1(GND_net), .B1(GND_net), .C1(n1[10]), 
        .D1(n9066), .CI1(n9066), .CO0(n9066), .S0(n1_adj_466[9]), .S1(n1_adj_466[10]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_unary_minus_2_add_3_11.INIT0 = "0xc33c";
    defparam mod_34_unary_minus_2_add_3_11.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ yVelocity__i4 (.D(n129[4]), 
            .SP(n2991), .CK(internal60hzclk), .SR(n239), .Q(yVelocity[4]));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam yVelocity__i4.REGSET = "RESET";
    defparam yVelocity__i4.SRMODE = "CE_OVER_LSR";
    FA2 add_47_add_5_9 (.A0(GND_net), .B0(\ypos[7] ), .C0(yVelocity[4]), 
        .D0(n5129), .CI0(n5129), .A1(GND_net), .B1(\ypos[8] ), .C1(yVelocity[4]), 
        .D1(n8910), .CI1(n8910), .CO0(n8910), .CO1(n5131), .S0(n62_adj_468[7]), 
        .S1(n62_adj_468[8]));   /* synthesis lineinfo="@5(81[31],81[32])"*/
    defparam add_47_add_5_9.INIT0 = "0xc33c";
    defparam add_47_add_5_9.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C+(D)))+!A (B+!(C+!(D))))" *) LUT4 i3625_4_lut (.A(n641_adj_464), 
            .B(n149), .C(n148), .D(n646), .Z(y_10__N_367[2]));   /* synthesis lineinfo="@5(70[19],82[26])"*/
    defparam i3625_4_lut.INIT = "0xcdce";
    FA2 add_47_add_5_7 (.A0(GND_net), .B0(\ypos[5] ), .C0(yVelocity[4]), 
        .D0(n5127), .CI0(n5127), .A1(GND_net), .B1(\ypos[6] ), .C1(yVelocity[4]), 
        .D1(n8907), .CI1(n8907), .CO0(n8907), .CO1(n5129), .S0(n62_adj_468[5]), 
        .S1(n62_adj_468[6]));   /* synthesis lineinfo="@5(81[31],81[32])"*/
    defparam add_47_add_5_7.INIT0 = "0xc33c";
    defparam add_47_add_5_7.INIT1 = "0xc33c";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_i415_3_lut (.A(n606), 
            .B(n1415[1]), .C(n609), .Z(n642));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i415_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B))" *) LUT4 i38_2_lut (.A(col_t), .B(\controller_buttons_signal[7] ), 
            .Z(n95));   /* synthesis lineinfo="@5(74[25],80[32])"*/
    defparam i38_2_lut.INIT = "0x8888";
    (* lut_function="(!(A (B (C (D)))+!A !(B (C (D)))))" *) LUT4 i326_2_lut_4_lut (.A(yVelocity[3]), 
            .B(yVelocity[1]), .C(n679), .D(yVelocity[2]), .Z(n111[3]));   /* synthesis lineinfo="@5(79[44],79[53])"*/
    defparam i326_2_lut_4_lut.INIT = "0x6aaa";
    (* lut_function="(A (B+(C))+!A (C))" *) LUT4 i1806_2_lut_3_lut (.A(col_t), 
            .B(\controller_buttons_signal[7] ), .C(n239), .Z(n2696));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam i1806_2_lut_3_lut.INIT = "0xf8f8";
    (* lut_function="(!(A (B (D)+!B !(C (D)+!C !(D)))+!A (B (C (D)+!C !(D))+!B !(D))))" *) LUT4 i1801_2_lut_4_lut (.A(n606), 
            .B(n1415[1]), .C(n609), .D(n646), .Z(n676_adj_422));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam i1801_2_lut_4_lut.INIT = "0x35ca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_i389_3_lut (.A(n569), 
            .B(n585[2]), .C(n573), .Z(n605));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i389_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B (D)+!B !(C (D)+!C !(D)))+!A (B (C (D)+!C !(D))+!B !(D))))" *) LUT4 i1798_2_lut_4_lut (.A(n603), 
            .B(n1415[4]), .C(n609), .D(n646), .Z(n673_adj_448));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam i1798_2_lut_4_lut.INIT = "0x35ca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_i390_3_lut (.A(n174_adj_403), 
            .B(n585[1]), .C(n573), .Z(n606));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i390_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_i387_3_lut (.A(n567), 
            .B(n585[4]), .C(n573), .Z(n603));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i387_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_i388_3_lut (.A(n568), 
            .B(n585[3]), .C(n573), .Z(n604));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i388_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B (C)))" *) LUT4 i3693_2_lut_3_lut (.A(n636_adj_441), 
            .B(n637_adj_445), .C(n638_adj_463), .Z(n4596));
    defparam i3693_2_lut_3_lut.INIT = "0x8080";
    (* lut_function="(!(A (B (D)+!B !(C (D)+!C !(D)))+!A (B (C (D)+!C !(D))+!B !(D))))" *) LUT4 i1796_2_lut_4_lut (.A(n641), 
            .B(n656[1]), .C(n644), .D(n681), .Z(x_10__N_352[1]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam i1796_2_lut_4_lut.INIT = "0x35ca";
    (* lut_function="(!(A (B (D)+!B !(C (D)+!C !(D)))+!A (B (C (D)+!C !(D))+!B !(D))))" *) LUT4 i1795_2_lut_4_lut (.A(n640), 
            .B(n656[2]), .C(n644), .D(n681), .Z(x_10__N_352[2]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam i1795_2_lut_4_lut.INIT = "0x35ca";
    (* lut_function="(!(A (B (D)+!B !(C (D)+!C !(D)))+!A (B (C (D)+!C !(D))+!B !(D))))" *) LUT4 i1794_2_lut_4_lut (.A(n639), 
            .B(n656[3]), .C(n644), .D(n681), .Z(x_10__N_352[3]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam i1794_2_lut_4_lut.INIT = "0x35ca";
    (* lut_function="(!(A (B (D)+!B !(C (D)+!C !(D)))+!A (B (C (D)+!C !(D))+!B !(D))))" *) LUT4 i1793_2_lut_4_lut (.A(n638), 
            .B(n656[4]), .C(n644), .D(n681), .Z(x_10__N_352[4]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam i1793_2_lut_4_lut.INIT = "0x35ca";
    (* lut_function="(!(A (B (D)+!B !(C (D)+!C !(D)))+!A (B (C (D)+!C !(D))+!B !(D))))" *) LUT4 i1792_2_lut_4_lut (.A(n637), 
            .B(n656[5]), .C(n644), .D(n681), .Z(x_10__N_352[5]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam i1792_2_lut_4_lut.INIT = "0x35ca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_i385_3_lut (.A(n565), 
            .B(n585[6]), .C(n573), .Z(n601));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i385_3_lut.INIT = "0xcaca";
    (* lut_function="(A (B+!(C))+!A (B (C)))" *) LUT4 mod_48_i386_3_lut (.A(n566), 
            .B(n585[5]), .C(n573), .Z(n602));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i386_3_lut.INIT = "0xcaca";
    (* lut_function="(!(A (B (D)+!B !(C (D)+!C !(D)))+!A (B (C (D)+!C !(D))+!B !(D))))" *) LUT4 i1791_2_lut_4_lut (.A(n636), 
            .B(n656[6]), .C(n644), .D(n681), .Z(x_10__N_352[6]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam i1791_2_lut_4_lut.INIT = "0x35ca";
    (* lut_function="(A (B (C+(D))+!B !(C (D)))+!A !(B (C+(D))+!B !(C (D))))" *) LUT4 i2_4_lut_adj_37 (.A(xVelocity[3]), 
            .B(n248), .C(xVelocity[2]), .D(n4_adj_465), .Z(n6092));   /* synthesis lineinfo="@5(50[13],83[20])"*/
    defparam i2_4_lut_adj_37.INIT = "0x9aa6";
    (* lut_function="(A (B+(C+!(D)))+!A !(B+(C+!(D))))" *) LUT4 mod_34_i456_3_lut_4_lut (.A(n669), 
            .B(n670), .C(\x_10__N_352[7] ), .D(n681), .Z(x_10__N_352[9]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam mod_34_i456_3_lut_4_lut.INIT = "0xa9aa";
    (* lut_function="(A (B (C+!(D))+!B !(D))+!A (B (C+(D))+!B (D)))" *) LUT4 i3613_3_lut_4_lut (.A(yVelocity[1]), 
            .B(col_t), .C(\controller_buttons_signal[7] ), .D(n679), .Z(n129[1]));   /* synthesis lineinfo="@5(74[25],80[32])"*/
    defparam i3613_3_lut_4_lut.INIT = "0xd5ea";
    (* lut_function="(A+((C (D))+!B))" *) LUT4 i2_3_lut_4_lut (.A(n239), .B(col_b), 
            .C(col_t), .D(\controller_buttons_signal[7] ), .Z(n2991));
    defparam i2_3_lut_4_lut.INIT = "0xfbbb";
    (* lut_function="(A (B+((D)+!C))+!A (B (C+(D))+!B (D)))" *) LUT4 i1_2_lut_4_lut (.A(n605), 
            .B(n1415[2]), .C(n609), .D(n638_adj_463), .Z(n10_adj_444));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam i1_2_lut_4_lut.INIT = "0xffca";
    (* lut_function="(A (B (C+(D))+!B !(C (D)))+!A !(B (C+(D))+!B !(C (D))))" *) LUT4 i2_3_lut_4_lut_adj_38 (.A(xVelocity[2]), 
            .B(n248), .C(xVelocity[1]), .D(xVelocity[0]), .Z(n6091));   /* synthesis lineinfo="@5(50[13],83[20])"*/
    defparam i2_3_lut_4_lut_adj_38.INIT = "0x9aa6";
    (* lut_function="(!(A (B (D)+!B !(C (D)+!C !(D)))+!A (B (C (D)+!C !(D))+!B !(D))))" *) LUT4 i1797_2_lut_4_lut (.A(n117), 
            .B(n656[0]), .C(n644), .D(n681), .Z(x_10__N_352[0]));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam i1797_2_lut_4_lut.INIT = "0x35ca";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i1_2_lut_4_lut_adj_39 (.A(xVelocity[1]), 
            .B(xVelocity[0]), .C(xVelocity[2]), .D(x_10__N_363), .Z(n6_adj_437));
    defparam i1_2_lut_4_lut_adj_39.INIT = "0xfffe";
    (* lut_function="(A (B (C (D)))+!A (B (C)))" *) LUT4 i3718_3_lut_4_lut (.A(n4600), 
            .B(n1_adj_466[10]), .C(n62[10]), .D(n1154[10]), .Z(n632));   /* synthesis lineinfo="@5(67[25],67[38])"*/
    defparam i3718_3_lut_4_lut.INIT = "0xc040";
    (* lut_function="(A (B+(C))+!A (B (C)))" *) LUT4 i4199_3_lut_4_lut_3_lut (.A(xVelocity[1]), 
            .B(xVelocity[0]), .C(n248), .Z(n4_adj_465));
    defparam i4199_3_lut_4_lut_3_lut.INIT = "0xe8e8";
    (* lut_function="(A (B (C+!(D))+!B (C (D)))+!A (C (D)))" *) LUT4 mod_48_i356_3_lut_4_lut (.A(n1_adj_467[10]), 
            .B(n62_adj_468[10]), .C(n1401[10]), .D(n534), .Z(n561));   /* synthesis lineinfo="@5(81[31],81[44])"*/
    defparam mod_48_i356_3_lut_4_lut.INIT = "0xf088";
    VLO i2 (.Z(GND_net_c));
    (* LSE_LINE_FILE_ID=96, LSE_LCOL=13, LSE_RCOL=20, LSE_LLINE=75, LSE_RLINE=75 *) FD1P3XZ y_i1 (.D(y_10__N_367[0]), 
            .SP(VCC_net), .CK(internal60hzclk), .SR(x_10__N_363), .Q(\ypos[0] ));   /* synthesis lineinfo="@5(49[7],84[14])"*/
    defparam y_i1.REGSET = "RESET";
    defparam y_i1.SRMODE = "CE_OVER_LSR";
    VHI i1 (.Z(VCC_net));
    
endmodule

//
// Verilog Description of module collisions
//

module collisions (input [10:0]xpos, output n2954, output n8, input \ypos[9] , 
            input \drawing_tony_y_N_218[2] , input \drawing_tony_y_N_218[4] , 
            input \drawing_tony_y_N_218[3] , input \drawing_tony_y_N_218[7] , 
            input \drawing_tony_y_N_218[6] , input \drawing_tony_y_N_218[5] , 
            input \drawing_tony_y_N_218[10] , input \drawing_tony_y_N_218[9] , 
            input \drawing_tony_y_N_218[8] , input \ypos[0] , input \ypos[1] , 
            input \ypos[3] , input \ypos[4] , input \ypos[2] , input \ypos[7] , 
            input \ypos[6] , input \ypos[5] , input \ypos[8] , output col_t, 
            input \drawing_tony_x_N_205[10] , output col_b);
    
    
    \platform(plat_width="01010000000",plat_height="00000010100",corner_y="00100101100") floor ({xpos}, 
            n2954, n8, \ypos[9] , \drawing_tony_y_N_218[2] , \drawing_tony_y_N_218[4] , 
            \drawing_tony_y_N_218[3] , \drawing_tony_y_N_218[7] , \drawing_tony_y_N_218[6] , 
            \drawing_tony_y_N_218[5] , \drawing_tony_y_N_218[10] , \drawing_tony_y_N_218[9] , 
            \drawing_tony_y_N_218[8] , \ypos[0] , \ypos[1] , \ypos[3] , 
            \ypos[4] , \ypos[2] , \ypos[7] , \ypos[6] , \ypos[5] , 
            \ypos[8] , col_t, \drawing_tony_x_N_205[10] , col_b);   /* synthesis lineinfo="@1(61[10],61[18])"*/
    
endmodule

//
// Verilog Description of module \platform(plat_width="01010000000",plat_height="00000010100",corner_y="00100101100") 
//

module \platform(plat_width="01010000000",plat_height="00000010100",corner_y="00100101100") (input [10:0]xpos, 
            output n2954, output n8, input \ypos[9] , input \drawing_tony_y_N_218[2] , 
            input \drawing_tony_y_N_218[4] , input \drawing_tony_y_N_218[3] , 
            input \drawing_tony_y_N_218[7] , input \drawing_tony_y_N_218[6] , 
            input \drawing_tony_y_N_218[5] , input \drawing_tony_y_N_218[10] , 
            input \drawing_tony_y_N_218[9] , input \drawing_tony_y_N_218[8] , 
            input \ypos[0] , input \ypos[1] , input \ypos[3] , input \ypos[4] , 
            input \ypos[2] , input \ypos[7] , input \ypos[6] , input \ypos[5] , 
            input \ypos[8] , output col_t, input \drawing_tony_x_N_205[10] , 
            output col_b);
    
    
    wire n7003, n18, below_platform, n12, passing_through_platform_top, 
        n10, n6075, n4562, n4656, n6080, n6642, n10_adj_388, n6077, 
        n12_adj_389, n6086, n7029, n4560;
    
    (* lut_function="(A+(B))" *) LUT4 i5525_2_lut (.A(xpos[10]), .B(xpos[8]), 
            .Z(n7003));
    defparam i5525_2_lut.INIT = "0xeeee";
    (* lut_function="(!(A+((C+!(D))+!B)))" *) LUT4 i3_4_lut (.A(xpos[7]), 
            .B(n2954), .C(n7003), .D(xpos[4]), .Z(n8));
    defparam i3_4_lut.INIT = "0x0400";
    (* lut_function="(A+(B))" *) LUT4 i208_2_lut (.A(n18), .B(\ypos[9] ), 
            .Z(below_platform));
    defparam i208_2_lut.INIT = "0xeeee";
    (* lut_function="(!((((D)+!C)+!B)+!A))" *) LUT4 i5_4_lut (.A(xpos[9]), 
            .B(xpos[5]), .C(xpos[2]), .D(below_platform), .Z(n12));
    defparam i5_4_lut.INIT = "0x0080";
    (* lut_function="(A (B (C (D))))" *) LUT4 i6_4_lut (.A(xpos[1]), .B(n12), 
            .C(xpos[6]), .D(passing_through_platform_top), .Z(n2954));
    defparam i6_4_lut.INIT = "0x8000";
    (* lut_function="(A (B+(C))+!A (B))" *) LUT4 i484_3_lut (.A(\drawing_tony_y_N_218[2] ), 
            .B(\drawing_tony_y_N_218[4] ), .C(\drawing_tony_y_N_218[3] ), 
            .Z(n10));
    defparam i484_3_lut.INIT = "0xecec";
    (* lut_function="(A+(B+(C (D))))" *) LUT4 i2_4_lut (.A(\drawing_tony_y_N_218[7] ), 
            .B(\drawing_tony_y_N_218[6] ), .C(n10), .D(\drawing_tony_y_N_218[5] ), 
            .Z(n6075));
    defparam i2_4_lut.INIT = "0xfeee";
    (* lut_function="(!(A (B+!(C+(D)))+!A (B+!(C))))" *) LUT4 i3610_4_lut (.A(n6075), 
            .B(\drawing_tony_y_N_218[10] ), .C(\drawing_tony_y_N_218[9] ), 
            .D(\drawing_tony_y_N_218[8] ), .Z(passing_through_platform_top));   /* synthesis lineinfo="@6(54[45],54[93])"*/
    defparam i3610_4_lut.INIT = "0x3230";
    (* lut_function="(A+(B))" *) LUT4 i3659_2_lut (.A(\ypos[0] ), .B(\ypos[1] ), 
            .Z(n4562));
    defparam i3659_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B+(C (D)))+!A (B))" *) LUT4 i3753_4_lut (.A(\ypos[3] ), 
            .B(\ypos[4] ), .C(n4562), .D(\ypos[2] ), .Z(n4656));
    defparam i3753_4_lut.INIT = "0xeccc";
    (* lut_function="(A+(B (C+(D))+!B (C)))" *) LUT4 i2_4_lut_adj_20 (.A(\ypos[7] ), 
            .B(n4656), .C(\ypos[6] ), .D(\ypos[5] ), .Z(n6080));
    defparam i2_4_lut_adj_20.INIT = "0xfefa";
    (* lut_function="(!(((C (D))+!B)+!A))" *) LUT4 i2_4_lut_adj_21 (.A(n6642), 
            .B(passing_through_platform_top), .C(n6080), .D(\ypos[8] ), 
            .Z(col_t));
    defparam i2_4_lut_adj_21.INIT = "0x0888";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i4_4_lut (.A(\ypos[2] ), .B(\ypos[1] ), 
            .C(\ypos[0] ), .D(\ypos[4] ), .Z(n10_adj_388));
    defparam i4_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B+(C)))" *) LUT4 i5_3_lut (.A(\ypos[5] ), .B(n10_adj_388), 
            .C(\ypos[3] ), .Z(n6077));
    defparam i5_3_lut.INIT = "0xfefe";
    (* lut_function="(A (B (C+(D)))+!A (B (C)))" *) LUT4 i207_4_lut (.A(n6077), 
            .B(\ypos[8] ), .C(\ypos[7] ), .D(\ypos[6] ), .Z(n18));
    defparam i207_4_lut.INIT = "0xc8c0";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i5_4_lut_adj_22 (.A(xpos[1]), 
            .B(xpos[5]), .C(xpos[2]), .D(xpos[6]), .Z(n12_adj_389));
    defparam i5_4_lut_adj_22.INIT = "0xfffe";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i6_4_lut_adj_23 (.A(xpos[4]), 
            .B(n12_adj_389), .C(xpos[0]), .D(xpos[3]), .Z(n6086));
    defparam i6_4_lut_adj_23.INIT = "0xfffe";
    (* lut_function="(A (B (C+(D)))+!A (B (C)))" *) LUT4 i5551_4_lut (.A(n6086), 
            .B(xpos[9]), .C(xpos[8]), .D(xpos[7]), .Z(n7029));
    defparam i5551_4_lut.INIT = "0xc8c0";
    (* lut_function="(!(A+(B+!(C+!(D)))))" *) LUT4 i1_4_lut (.A(\drawing_tony_x_N_205[10] ), 
            .B(\ypos[9] ), .C(xpos[10]), .D(n7029), .Z(n6642));
    defparam i1_4_lut.INIT = "0x1011";
    (* lut_function="(A+(B))" *) LUT4 i3657_2_lut (.A(\ypos[6] ), .B(\ypos[7] ), 
            .Z(n4560));
    defparam i3657_2_lut.INIT = "0xeeee";
    (* lut_function="(!((B ((D)+!C)+!B !(C))+!A))" *) LUT4 i2_4_lut_adj_24 (.A(n6642), 
            .B(n4560), .C(n18), .D(\ypos[8] ), .Z(col_b));
    defparam i2_4_lut_adj_24.INIT = "0x20a0";
    
endmodule

//
// Verilog Description of module controller
//

module controller (output up_c, output controller_latch_c, input GND_net, 
            output \controller_buttons_signal[7] , output x_10__N_363, output \controller_buttons_signal[1] , 
            input controller_in_c, output controller_clock_c, output \controller_buttons_signal[0] );
    
    (* is_clock=1 *) wire clk;   /* synthesis lineinfo="@2(24[8],24[11])"*/
    (* is_clock=1, SET_AS_NETWORK="controller_latch_c" *) wire controller_latch_c;   /* synthesis lineinfo="@11(15[4],15[20])"*/
    (* is_clock=1, SET_AS_NETWORK="controller_clock_c" *) wire controller_clock_c;   /* synthesis lineinfo="@11(16[4],16[20])"*/
    
    wire VCC_net;
    wire [7:0]output_7__N_1;
    wire [20:0]n89;
    
    wire n21, counter_20__N_51, n5218, n9159;
    wire [20:0]counter;   /* synthesis lineinfo="@2(25[8],25[15])"*/
    
    wire n5216, n9156, n5214, n9153, n5212, n9150, n5210, n9147, 
        n5208, n9144, n5206, n9141, n5204, n9138, n5202, n9135, 
        n5200, n9132, n20, n9105;
    wire [7:0]shift;   /* synthesis lineinfo="@2(27[8],27[13])"*/
    
    wire n5, n2980, n10, n9, n6639, n6640, n28, n36, n10_adj_387, 
        n14, GND_net_c;
    
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=84, LSE_RLINE=84 *) IOL_B output_i3 (.PADDI(GND_net_c), 
            .DO1(GND_net_c), .DO0(output_7__N_1[3]), .CE(VCC_net), .IOLTO(GND_net_c), 
            .HOLD(GND_net_c), .INCLK(GND_net_c), .OUTCLK(controller_latch_c), 
            .PADDO(up_c));   /* synthesis lineinfo="@2(58[1],60[8])"*/
    defparam output_i3.LATCHIN = "LATCH_REG";
    defparam output_i3.DDROUT = "NO";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_168__i1 (.D(n89[0]), .SP(VCC_net), 
            .CK(clk), .SR(counter_20__N_51), .Q(n21));
    defparam counter_168__i1.REGSET = "RESET";
    defparam counter_168__i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=84, LSE_RLINE=84 *) FD1P3XZ output_i5 (.D(output_7__N_1[7]), 
            .SP(VCC_net), .CK(controller_latch_c), .SR(GND_net_c), .Q(\controller_buttons_signal[7] ));   /* synthesis lineinfo="@2(58[1],60[8])"*/
    defparam output_i5.REGSET = "RESET";
    defparam output_i5.SRMODE = "CE_OVER_LSR";
    FA2 counter_168_add_4_21 (.A0(GND_net), .B0(GND_net), .C0(counter[19]), 
        .D0(n5218), .CI0(n5218), .A1(GND_net), .B1(GND_net), .C1(counter[20]), 
        .D1(n9159), .CI1(n9159), .CO0(n9159), .S0(n89[19]), .S1(n89[20]));
    defparam counter_168_add_4_21.INIT0 = "0xc33c";
    defparam counter_168_add_4_21.INIT1 = "0xc33c";
    FA2 counter_168_add_4_19 (.A0(GND_net), .B0(GND_net), .C0(counter[17]), 
        .D0(n5216), .CI0(n5216), .A1(GND_net), .B1(GND_net), .C1(counter[18]), 
        .D1(n9156), .CI1(n9156), .CO0(n9156), .CO1(n5218), .S0(n89[17]), 
        .S1(n89[18]));
    defparam counter_168_add_4_19.INIT0 = "0xc33c";
    defparam counter_168_add_4_19.INIT1 = "0xc33c";
    FA2 counter_168_add_4_17 (.A0(GND_net), .B0(GND_net), .C0(counter[15]), 
        .D0(n5214), .CI0(n5214), .A1(GND_net), .B1(GND_net), .C1(counter[16]), 
        .D1(n9153), .CI1(n9153), .CO0(n9153), .CO1(n5216), .S0(n89[15]), 
        .S1(n89[16]));
    defparam counter_168_add_4_17.INIT0 = "0xc33c";
    defparam counter_168_add_4_17.INIT1 = "0xc33c";
    FA2 counter_168_add_4_15 (.A0(GND_net), .B0(GND_net), .C0(counter[13]), 
        .D0(n5212), .CI0(n5212), .A1(GND_net), .B1(GND_net), .C1(counter[14]), 
        .D1(n9150), .CI1(n9150), .CO0(n9150), .CO1(n5214), .S0(n89[13]), 
        .S1(n89[14]));
    defparam counter_168_add_4_15.INIT0 = "0xc33c";
    defparam counter_168_add_4_15.INIT1 = "0xc33c";
    FA2 counter_168_add_4_13 (.A0(GND_net), .B0(GND_net), .C0(counter[11]), 
        .D0(n5210), .CI0(n5210), .A1(GND_net), .B1(GND_net), .C1(counter[12]), 
        .D1(n9147), .CI1(n9147), .CO0(n9147), .CO1(n5212), .S0(n89[11]), 
        .S1(n89[12]));
    defparam counter_168_add_4_13.INIT0 = "0xc33c";
    defparam counter_168_add_4_13.INIT1 = "0xc33c";
    FA2 counter_168_add_4_11 (.A0(GND_net), .B0(GND_net), .C0(counter[9]), 
        .D0(n5208), .CI0(n5208), .A1(GND_net), .B1(GND_net), .C1(counter[10]), 
        .D1(n9144), .CI1(n9144), .CO0(n9144), .CO1(n5210), .S0(n89[9]), 
        .S1(n89[10]));
    defparam counter_168_add_4_11.INIT0 = "0xc33c";
    defparam counter_168_add_4_11.INIT1 = "0xc33c";
    FA2 counter_168_add_4_9 (.A0(GND_net), .B0(GND_net), .C0(counter[7]), 
        .D0(n5206), .CI0(n5206), .A1(GND_net), .B1(GND_net), .C1(counter[8]), 
        .D1(n9141), .CI1(n9141), .CO0(n9141), .CO1(n5208), .S0(n89[7]), 
        .S1(n89[8]));
    defparam counter_168_add_4_9.INIT0 = "0xc33c";
    defparam counter_168_add_4_9.INIT1 = "0xc33c";
    FA2 counter_168_add_4_7 (.A0(GND_net), .B0(GND_net), .C0(counter[5]), 
        .D0(n5204), .CI0(n5204), .A1(GND_net), .B1(GND_net), .C1(counter[6]), 
        .D1(n9138), .CI1(n9138), .CO0(n9138), .CO1(n5206), .S0(n89[5]), 
        .S1(n89[6]));
    defparam counter_168_add_4_7.INIT0 = "0xc33c";
    defparam counter_168_add_4_7.INIT1 = "0xc33c";
    FA2 counter_168_add_4_5 (.A0(GND_net), .B0(GND_net), .C0(counter[3]), 
        .D0(n5202), .CI0(n5202), .A1(GND_net), .B1(GND_net), .C1(counter[4]), 
        .D1(n9135), .CI1(n9135), .CO0(n9135), .CO1(n5204), .S0(n89[3]), 
        .S1(n89[4]));
    defparam counter_168_add_4_5.INIT0 = "0xc33c";
    defparam counter_168_add_4_5.INIT1 = "0xc33c";
    FA2 counter_168_add_4_3 (.A0(GND_net), .B0(GND_net), .C0(n20), .D0(n5200), 
        .CI0(n5200), .A1(GND_net), .B1(GND_net), .C1(counter[2]), .D1(n9132), 
        .CI1(n9132), .CO0(n9132), .CO1(n5202), .S0(n89[1]), .S1(n89[2]));
    defparam counter_168_add_4_3.INIT0 = "0xc33c";
    defparam counter_168_add_4_3.INIT1 = "0xc33c";
    FA2 counter_168_add_4_1 (.A0(GND_net), .B0(GND_net), .C0(GND_net), 
        .A1(GND_net), .B1(VCC_net), .C1(n21), .D1(n9105), .CI1(n9105), 
        .CO0(n9105), .CO1(n5200), .S1(n89[0]));
    defparam counter_168_add_4_1.INIT0 = "0xc33c";
    defparam counter_168_add_4_1.INIT1 = "0xc33c";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=84, LSE_RLINE=84 *) FD1P3XZ output_i4 (.D(output_7__N_1[4]), 
            .SP(VCC_net), .CK(controller_latch_c), .SR(GND_net_c), .Q(x_10__N_363));   /* synthesis lineinfo="@2(58[1],60[8])"*/
    defparam output_i4.REGSET = "RESET";
    defparam output_i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=84, LSE_RLINE=84 *) FD1P3XZ output_i2 (.D(output_7__N_1[1]), 
            .SP(VCC_net), .CK(controller_latch_c), .SR(GND_net_c), .Q(\controller_buttons_signal[1] ));   /* synthesis lineinfo="@2(58[1],60[8])"*/
    defparam output_i2.REGSET = "RESET";
    defparam output_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=84, LSE_RLINE=84 *) IOL_B shift_i0 (.PADDI(controller_in_c), 
            .DO1(GND_net_c), .DO0(GND_net_c), .CE(VCC_net), .IOLTO(GND_net_c), 
            .HOLD(GND_net_c), .INCLK(controller_clock_c), .OUTCLK(GND_net_c), 
            .DI0(shift[0]));   /* synthesis lineinfo="@2(45[1],54[8])"*/
    defparam shift_i0.LATCHIN = "NONE_REG";
    defparam shift_i0.DDROUT = "NO";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=84, LSE_RLINE=84 *) FD1P3XZ shift_i7 (.D(shift[6]), 
            .SP(VCC_net), .CK(controller_clock_c), .SR(GND_net_c), .Q(shift[7]));   /* synthesis lineinfo="@2(45[1],54[8])"*/
    defparam shift_i7.REGSET = "RESET";
    defparam shift_i7.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=84, LSE_RLINE=84 *) FD1P3XZ shift_i6 (.D(shift[5]), 
            .SP(VCC_net), .CK(controller_clock_c), .SR(GND_net_c), .Q(shift[6]));   /* synthesis lineinfo="@2(45[1],54[8])"*/
    defparam shift_i6.REGSET = "RESET";
    defparam shift_i6.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=84, LSE_RLINE=84 *) FD1P3XZ shift_i5 (.D(shift[4]), 
            .SP(VCC_net), .CK(controller_clock_c), .SR(GND_net_c), .Q(shift[5]));   /* synthesis lineinfo="@2(45[1],54[8])"*/
    defparam shift_i5.REGSET = "RESET";
    defparam shift_i5.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=84, LSE_RLINE=84 *) FD1P3XZ shift_i4 (.D(shift[3]), 
            .SP(VCC_net), .CK(controller_clock_c), .SR(GND_net_c), .Q(shift[4]));   /* synthesis lineinfo="@2(45[1],54[8])"*/
    defparam shift_i4.REGSET = "RESET";
    defparam shift_i4.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=84, LSE_RLINE=84 *) FD1P3XZ shift_i3 (.D(shift[2]), 
            .SP(VCC_net), .CK(controller_clock_c), .SR(GND_net_c), .Q(shift[3]));   /* synthesis lineinfo="@2(45[1],54[8])"*/
    defparam shift_i3.REGSET = "RESET";
    defparam shift_i3.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=84, LSE_RLINE=84 *) FD1P3XZ shift_i2 (.D(shift[1]), 
            .SP(VCC_net), .CK(controller_clock_c), .SR(GND_net_c), .Q(shift[2]));   /* synthesis lineinfo="@2(45[1],54[8])"*/
    defparam shift_i2.REGSET = "RESET";
    defparam shift_i2.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=84, LSE_RLINE=84 *) FD1P3XZ shift_i1 (.D(shift[0]), 
            .SP(VCC_net), .CK(controller_clock_c), .SR(GND_net_c), .Q(shift[1]));   /* synthesis lineinfo="@2(45[1],54[8])"*/
    defparam shift_i1.REGSET = "RESET";
    defparam shift_i1.SRMODE = "CE_OVER_LSR";
    (* LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=84, LSE_RLINE=84 *) FD1P3XZ output_i1 (.D(output_7__N_1[0]), 
            .SP(VCC_net), .CK(controller_latch_c), .SR(GND_net_c), .Q(\controller_buttons_signal[0] ));   /* synthesis lineinfo="@2(58[1],60[8])"*/
    defparam output_i1.REGSET = "RESET";
    defparam output_i1.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_168__i2 (.D(n89[1]), .SP(VCC_net), 
            .CK(clk), .SR(counter_20__N_51), .Q(n20));
    defparam counter_168__i2.REGSET = "RESET";
    defparam counter_168__i2.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_168__i3 (.D(n89[2]), .SP(VCC_net), 
            .CK(clk), .SR(counter_20__N_51), .Q(counter[2]));
    defparam counter_168__i3.REGSET = "RESET";
    defparam counter_168__i3.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_168__i4 (.D(n89[3]), .SP(VCC_net), 
            .CK(clk), .SR(counter_20__N_51), .Q(counter[3]));
    defparam counter_168__i4.REGSET = "RESET";
    defparam counter_168__i4.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_168__i5 (.D(n89[4]), .SP(VCC_net), 
            .CK(clk), .SR(counter_20__N_51), .Q(counter[4]));
    defparam counter_168__i5.REGSET = "RESET";
    defparam counter_168__i5.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_168__i6 (.D(n89[5]), .SP(VCC_net), 
            .CK(clk), .SR(counter_20__N_51), .Q(counter[5]));
    defparam counter_168__i6.REGSET = "RESET";
    defparam counter_168__i6.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_168__i7 (.D(n89[6]), .SP(VCC_net), 
            .CK(clk), .SR(counter_20__N_51), .Q(counter[6]));
    defparam counter_168__i7.REGSET = "RESET";
    defparam counter_168__i7.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_168__i8 (.D(n89[7]), .SP(VCC_net), 
            .CK(clk), .SR(counter_20__N_51), .Q(counter[7]));
    defparam counter_168__i8.REGSET = "RESET";
    defparam counter_168__i8.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_168__i9 (.D(n89[8]), .SP(VCC_net), 
            .CK(clk), .SR(counter_20__N_51), .Q(counter[8]));
    defparam counter_168__i9.REGSET = "RESET";
    defparam counter_168__i9.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_168__i10 (.D(n89[9]), .SP(VCC_net), 
            .CK(clk), .SR(counter_20__N_51), .Q(counter[9]));
    defparam counter_168__i10.REGSET = "RESET";
    defparam counter_168__i10.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_168__i11 (.D(n89[10]), .SP(VCC_net), 
            .CK(clk), .SR(counter_20__N_51), .Q(counter[10]));
    defparam counter_168__i11.REGSET = "RESET";
    defparam counter_168__i11.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_168__i12 (.D(n89[11]), .SP(VCC_net), 
            .CK(clk), .SR(counter_20__N_51), .Q(counter[11]));
    defparam counter_168__i12.REGSET = "RESET";
    defparam counter_168__i12.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_168__i13 (.D(n89[12]), .SP(VCC_net), 
            .CK(clk), .SR(counter_20__N_51), .Q(counter[12]));
    defparam counter_168__i13.REGSET = "RESET";
    defparam counter_168__i13.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_168__i14 (.D(n89[13]), .SP(VCC_net), 
            .CK(clk), .SR(counter_20__N_51), .Q(counter[13]));
    defparam counter_168__i14.REGSET = "RESET";
    defparam counter_168__i14.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_168__i15 (.D(n89[14]), .SP(VCC_net), 
            .CK(clk), .SR(counter_20__N_51), .Q(counter[14]));
    defparam counter_168__i15.REGSET = "RESET";
    defparam counter_168__i15.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_168__i16 (.D(n89[15]), .SP(VCC_net), 
            .CK(clk), .SR(counter_20__N_51), .Q(counter[15]));
    defparam counter_168__i16.REGSET = "RESET";
    defparam counter_168__i16.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_168__i17 (.D(n89[16]), .SP(VCC_net), 
            .CK(clk), .SR(counter_20__N_51), .Q(counter[16]));
    defparam counter_168__i17.REGSET = "RESET";
    defparam counter_168__i17.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_168__i18 (.D(n89[17]), .SP(VCC_net), 
            .CK(clk), .SR(counter_20__N_51), .Q(counter[17]));
    defparam counter_168__i18.REGSET = "RESET";
    defparam counter_168__i18.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_168__i19 (.D(n89[18]), .SP(VCC_net), 
            .CK(clk), .SR(counter_20__N_51), .Q(counter[18]));
    defparam counter_168__i19.REGSET = "RESET";
    defparam counter_168__i19.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_168__i20 (.D(n89[19]), .SP(VCC_net), 
            .CK(clk), .SR(counter_20__N_51), .Q(counter[19]));
    defparam counter_168__i20.REGSET = "RESET";
    defparam counter_168__i20.SRMODE = "CE_OVER_LSR";
    (* syn_use_carry_chain=1 *) FD1P3XZ counter_168__i21 (.D(n89[20]), .SP(VCC_net), 
            .CK(clk), .SR(counter_20__N_51), .Q(counter[20]));
    defparam counter_168__i21.REGSET = "RESET";
    defparam counter_168__i21.SRMODE = "CE_OVER_LSR";
    (* lut_function="(!(A))" *) LUT4 shift_7__I_0_i1_1_lut (.A(shift[0]), 
            .Z(output_7__N_1[0]));   /* synthesis lineinfo="@2(59[15],59[20])"*/
    defparam shift_7__I_0_i1_1_lut.INIT = "0x5555";
    (* lut_function="(!((B+(C+(D)))+!A))" *) LUT4 i3_4_lut (.A(n5), .B(counter[13]), 
            .C(counter[12]), .D(counter[14]), .Z(controller_clock_c));
    defparam i3_4_lut.INIT = "0x0002";
    (* lut_function="(!(A))" *) LUT4 shift_7__I_0_i2_1_lut (.A(shift[1]), 
            .Z(output_7__N_1[1]));   /* synthesis lineinfo="@2(59[15],59[20])"*/
    defparam shift_7__I_0_i2_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 shift_7__I_0_i5_1_lut (.A(shift[4]), 
            .Z(output_7__N_1[4]));   /* synthesis lineinfo="@2(59[15],59[20])"*/
    defparam shift_7__I_0_i5_1_lut.INIT = "0x5555";
    (* lut_function="(!(A))" *) LUT4 shift_7__I_0_i8_1_lut (.A(shift[7]), 
            .Z(output_7__N_1[7]));   /* synthesis lineinfo="@2(59[15],59[20])"*/
    defparam shift_7__I_0_i8_1_lut.INIT = "0x5555";
    (* lut_function="(!(A+((C+(D))+!B)))" *) LUT4 i1_3_lut_4_lut (.A(counter[17]), 
            .B(counter[8]), .C(counter[16]), .D(counter[15]), .Z(n5));
    defparam i1_3_lut_4_lut.INIT = "0x0004";
    (* lut_function="(A+(B))" *) LUT4 i1_2_lut (.A(counter[16]), .B(counter[15]), 
            .Z(n2980));   /* synthesis lineinfo="@2(67[23],67[40])"*/
    defparam i1_2_lut.INIT = "0xeeee";
    (* lut_function="(A+(B+(C+(D))))" *) LUT4 i4_4_lut (.A(counter[4]), .B(counter[3]), 
            .C(counter[2]), .D(counter[6]), .Z(n10));
    defparam i4_4_lut.INIT = "0xfffe";
    (* lut_function="(A+(B))" *) LUT4 i3_2_lut (.A(counter[7]), .B(counter[5]), 
            .Z(n9));
    defparam i3_2_lut.INIT = "0xeeee";
    (* lut_function="(A (B (C)+!B (C (D))))" *) LUT4 i2_4_lut (.A(n6639), 
            .B(n9), .C(counter[8]), .D(n10), .Z(n6640));
    defparam i2_4_lut.INIT = "0xa080";
    (* lut_function="(A (B+(C))+!A (B+(C (D))))" *) LUT4 i218_4_lut (.A(n6640), 
            .B(counter[13]), .C(counter[12]), .D(counter[11]), .Z(n28));
    defparam i218_4_lut.INIT = "0xfcec";
    (* lut_function="(A (B (C+(D)))+!A (B (C)))" *) LUT4 i222_4_lut (.A(n28), 
            .B(counter[17]), .C(n2980), .D(counter[14]), .Z(n36));
    defparam i222_4_lut.INIT = "0xc8c0";
    (* lut_function="(A (B)+!A (B (C+(D))))" *) LUT4 i209_4_lut (.A(counter[19]), 
            .B(counter[20]), .C(counter[18]), .D(n36), .Z(counter_20__N_51));
    defparam i209_4_lut.INIT = "0xccc8";
    (* lut_function="(A (B))" *) LUT4 i1_2_lut_adj_19 (.A(counter[9]), .B(counter[10]), 
            .Z(n6639));
    defparam i1_2_lut_adj_19.INIT = "0x8888";
    (* lut_function="(A (B))" *) LUT4 i2_2_lut (.A(counter[11]), .B(counter[16]), 
            .Z(n10_adj_387));
    defparam i2_2_lut.INIT = "0x8888";
    (* lut_function="(A (B (C (D))))" *) LUT4 i6_4_lut (.A(counter[13]), .B(counter[15]), 
            .C(counter[14]), .D(n6639), .Z(n14));
    defparam i6_4_lut.INIT = "0x8000";
    (* lut_function="(A (B (C (D))))" *) LUT4 i7_4_lut (.A(counter[12]), .B(n14), 
            .C(n10_adj_387), .D(counter[17]), .Z(controller_latch_c));
    defparam i7_4_lut.INIT = "0x8000";
    (* lut_function="(!(A))" *) LUT4 shift_7__I_0_i4_1_lut (.A(shift[3]), 
            .Z(output_7__N_1[3]));   /* synthesis lineinfo="@2(59[15],59[20])"*/
    defparam shift_7__I_0_i4_1_lut.INIT = "0x5555";
    VLO i2 (.Z(GND_net_c));
    (* syn_instantiated=1, LSE_LINE_FILE_ID=91, LSE_LCOL=18, LSE_RCOL=28, LSE_LLINE=84, LSE_RLINE=84 *) HSOSC_CORE the_hsosc (.CLKHFPU(VCC_net), 
            .CLKHFEN(VCC_net), .TRIM9(GND_net_c), .TRIM8(GND_net_c), .TRIM7(GND_net_c), 
            .TRIM6(GND_net_c), .TRIM5(GND_net_c), .TRIM4(GND_net_c), .TRIM3(GND_net_c), 
            .TRIM2(GND_net_c), .TRIM1(GND_net_c), .TRIM0(GND_net_c), .CLKHF(clk));   /* synthesis lineinfo="@11(84[18],84[28])"*/
    defparam the_hsosc.CLKHF_DIV = "0b00";
    defparam the_hsosc.FABRIC_TRIME = "DISABLE";
    VHI i1 (.Z(VCC_net));
    
endmodule
