Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Dec 18 11:38:26 2024
| Host         : L running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xczu2cg
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1614 |
|    Minimum number of control sets                        |  1614 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  2197 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1614 |
| >= 0 to < 4        |   458 |
| >= 4 to < 6        |   168 |
| >= 6 to < 8        |   100 |
| >= 8 to < 10       |   136 |
| >= 10 to < 12      |    56 |
| >= 12 to < 14      |    64 |
| >= 14 to < 16      |    31 |
| >= 16              |   601 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            4310 |         1267 |
| No           | No                    | Yes                    |             796 |          191 |
| No           | Yes                   | No                     |            2297 |          973 |
| Yes          | No                    | No                     |           16826 |         3017 |
| Yes          | No                    | Yes                    |             321 |           60 |
| Yes          | Yes                   | No                     |           14489 |         2889 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|               Clock Signal               |                                                                                                                                                                                            Enable Signal                                                                                                                                                                                           |                                                                                                                                                Set/Reset Signal                                                                                                                                                | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_4                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s02_nodes/s02_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_4                                                                                                                                                                                                      | system_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s06_nodes/s06_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                                                                                                                                              | system_i/axi_smc/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s04_entry_pipeline/s04_transaction_regulator/inst/areset                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s07_entry_pipeline/s07_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_4                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s07_entry_pipeline/s07_mmu/inst/areset                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/s_sc_areset                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s04_nodes/s04_aw_node/inst/s_sc_areset                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s04_nodes/s04_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_ld_dre_cmd                                                                                                                                                                                                                                                                | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/s_sc_areset                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s05_nodes/s05_ar_node/inst/s_sc_areset                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s05_nodes/s05_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s05_nodes/s05_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s05_nodes/s05_aw_node/inst/s_sc_areset                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/b_sreg/state                                                                                                                                                                                                                                                                                                                                 | system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s05_nodes/s05_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s05_nodes/s05_w_node/inst/s_sc_areset                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s07_nodes/s07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                                                                                                                                               | system_i/axi_smc/inst/s06_nodes/s06_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_ld_dre_cmd                                                                                                                                                                                                                                                                | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s07_entry_pipeline/s07_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_4                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s07_nodes/s07_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                       |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s06_nodes/s06_ar_node/inst/s_sc_areset                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s06_nodes/s06_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s06_nodes/s06_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s06_nodes/s06_aw_node/inst/s_sc_areset                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s06_nodes/s06_r_node/inst/s_sc_areset                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                                                                                                                                                 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                                                                                                                                                 | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s06_nodes/s06_w_node/inst/s_sc_areset                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s06_nodes/s06_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                                                                                                                        | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s05_nodes/s05_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s06_nodes/s06_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s06_nodes/s06_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s07_nodes/s07_ar_node/inst/s_sc_areset                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s07_nodes/s07_ar_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s07_nodes/s07_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s07_nodes/s07_aw_node/inst/s_sc_areset                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s05_nodes/s05_b_node/inst/s_sc_areset                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s07_nodes/s07_b_node/inst/s_sc_areset                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s07_nodes/s07_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s07_nodes/s07_w_node/inst/s_sc_areset                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s06_nodes/s06_b_node/inst/s_sc_areset                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s07_nodes/s07_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/sig_sm_ld_dre_cmd                                                                                                                                                                                                                                                                | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s07_entry_pipeline/s07_mmu/inst/ar_sreg/state                                                                                                                                                                                                                                                                                                                                | system_i/axi_smc/inst/s07_nodes/s07_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s07_nodes/s07_r_node/inst/s_sc_areset                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s07_nodes/s07_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/state                                                                                                                                                                                                                                                                                                                           | system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                                                          |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s05_nodes/s05_r_node/inst/s_sc_areset                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s04_nodes/s04_r_node/inst/s_sc_areset                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s05_entry_pipeline/s05_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_4                                                                                                                                                                                                      | system_i/axi_smc/inst/s05_entry_pipeline/s05_transaction_regulator/inst/areset                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s04_nodes/s04_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                      | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                      | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s04_nodes/s04_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s06_entry_pipeline/s06_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1_n_4                                                                                                                                                                                           | system_i/axi_smc/inst/s07_entry_pipeline/s07_mmu/inst/areset                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s05_nodes/s05_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                               | system_i/axi_smc/inst/s05_nodes/s05_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s04_nodes/s04_b_node/inst/s_sc_areset                                                                                                                                                                                                                                                    |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state                                                                                                                                                                                                                                                                                                                           | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s05_nodes/s05_r_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                                                                                              |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s02_nodes/s02_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s07_nodes/s07_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                                                                                                                                              | system_i/axi_smc/inst/s06_nodes/s06_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                                                                                                                                                 | system_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                                                                                                                 |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                                                                                                                                                 | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                                                   |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/prmry_reset2                                                                                                                                                                                               |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s07_entry_pipeline/s07_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_4                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s06_nodes/s06_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                      |                1 |              1 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/img_height_c29_U/mOutPtr[1]_i_1__15_n_4                                                                                                                                                                                                      | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/in_mat_rows_c20_U/mOutPtr[1]_i_1__63_n_4                                                                                                                                                                                                                                                                                                                               | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s05_entry_pipeline/s05_mmu/inst/areset_d                                                                                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Array2xfMat_64_0_800_1280_8_2_U0/grp_Axi2Mat_fu_82/start_for_AxiStream2Mat_U0_U/mOutPtr[1]_i_1__39_n_4                                                                                                                                                                                                                                                                 | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/areset_d                                                                                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/areset                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s04_entry_pipeline/s04_si_converter/inst/areset                                                                                                                                                                                                                                          |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/in_mat_rows_c_U/mOutPtr[1]_i_1__59_n_4                                                                                                                                                                                                                                                                                                                                 | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/img_inp_c_U/mOutPtr[1]_i_1__61_n_4                                                                                                                                                                                                                                                                                                                                     | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_last_dbeat_i_1_n_4                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s05_nodes/s05_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s05_nodes/s05_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s05_nodes/s05_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                  |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/xfMat2Array_64_11_800_1280_32_2_1_U0/grp_Mat2Axi_fu_62/AxiStream2Axi_U0/E[0]                                                                                                                                                                                                                                                                                           | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s06_entry_pipeline/s06_mmu/inst/areset_d                                                                                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                                                         |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s06_nodes/s06_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_1                                                                                                                                                    |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s06_nodes/s06_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/start_for_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_falsebkb_U/mOutPtr[1]_i_1__22_n_4                                                                                                                                    | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/xfMat2Array_64_11_800_1280_32_2_1_U0/grp_Mat2Axi_fu_62/AxiStream2Axi_U0/internal_empty_n_reg[0]                                                                                                                                                                                                                                                                        | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s07_entry_pipeline/s07_mmu/inst/areset_d                                                                                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s07_entry_pipeline/s07_si_converter/inst/areset                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s07_nodes/s07_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s07_nodes/s07_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                  |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s07_nodes/s07_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset_d                                                                                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/control_s_axi_U/int_ier9_out                                                                                                                                                                                                                                                                                                                                     | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/canny_accel_0/inst/Array2xfMat_64_0_800_1280_8_2_U0/grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                   |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/p_lowthreshold_c_U/ap_sync_reg_grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58_ap_ready                                  |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0/clear                                                                                   |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/canny_accel_0/inst/control_s_axi_U/int_ap_start_reg_0                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/canny_accel_0/inst/xfMat2Array_64_11_800_1280_32_2_1_U0/grp_Mat2Axi_fu_62/AxiStream2Axi_U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                                                                                                                        |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/xfMat2Array_64_11_800_1280_32_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/p_channel_U/U_canny_accel_fifo_w7_d2_S_x_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/gmem2_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/xfMat2Array_64_11_800_1280_32_2_1_U0/grp_Mat2Axi_fu_62/AxiStream2Axi_U0/icmp_ln1379_reg_1850                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_is_null_r_0                                                                                                                                                                                        | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/areset_r                                                                                                                                                     |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg[0]                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r                                                                                                                                                                                     | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[1]_i_1_n_4                                                                                      |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/axi_arready0                                                                                                                                                                                                                                                                                                                                   | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/xfMat2Array_64_11_800_1280_32_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/p_c11_i_U/mOutPtr[1]_i_1__55_n_4                                                                                                                                                                                                                                                               | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_pop_child_cmd                                                                                                                                                                                                                                                             | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                            |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                                                                                                                                             | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                       |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ap_CS_fsm_state10                                                                                                                                                                                                                                                                                                                 | system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/j_reg_554                                                                                                                                                                                                                                     |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/internal_empty_n_reg[0]                                                                                                                                                              | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_4                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s07_entry_pipeline/s07_si_converter/inst/areset                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                                                                                                          | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                        |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/skid_buffer[1057]_i_1_n_4                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/m_vector_i                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_last_dbeat_i_1_n_4                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_is_null_r_0                                                                                                                                                                                        | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/areset_r                                                                                                                                                     |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                                                                                                                                 | system_i/axi_smc/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/start_for_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_falsebkb_U/internal_full_n_reg_0[0]                                                                                                                                  | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/aw_reg_stall/E[0]                                                                                                                                                                                                                                                                                                                            | system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r                                                                                                                                                                                     | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[1]_i_1_n_4                                                                                      |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_pop_child_cmd                                                                                                                                                                                                                                                             | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                            |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                                                                                                                                             | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                       |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                                                                                                          | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_3                                                                                                                                                                                                        | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[9]_i_1_n_4                                                                                                                                                                        |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/xfMat2Array_64_11_800_1280_32_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/p_c_i_U/mOutPtr[1]_i_1__51_n_4                                                                                                                                                                                                                                                                 | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_tstrb_fifo_rdy                                                                                                                                                                                                            | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/ld_btt_cntr_reg10                                                                                                                        |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                                                                                                                    | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_cmd_full0                                                                                                                            |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                                                                                                                    | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_eop_sent_reg_reg[0]                                                                                                                   |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                                                                                                                    | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_sm_ld_dre_cmd_reg[0]                                                                                                                  |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_fifo_mssai0                                                                                                                                                                                                                               | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                      |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_4                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_last_dbeat_i_1_n_4                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r                                                                                                                                                                                     | system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_out_sel_next_r[1]_i_1_n_4                                                                                      |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_is_null_r_0                                                                                                                                                                                        | system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/areset_r                                                                                                                                                     |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                                                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_sm_ld_dre_cmd_reg[0]                                                                                                                  |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                                                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_eop_sent_reg_reg[0]                                                                                                                   |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                                                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_cmd_full0                                                                                                                            |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ap_CS_fsm_state5                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/p_src1_data_U/mOutPtr[1]_i_1__33_n_4                                                                                                                                                                                                         | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_fifo_mssai0                                                                                                                                                                                                                               | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                      |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_tstrb_fifo_rdy                                                                                                                                                                                                            | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/ld_btt_cntr_reg10                                                                                                                        |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_3                                                                                                                                                                                                        | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[9]_i_1_n_4                                                                                                                                                                        |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0]_2[0]                                                                                                                                                                                                                                       | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                                                                                                          | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                        |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                                                                                                                                             | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                       |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_pop_child_cmd                                                                                                                                                                                                                                                             | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                            |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s05_entry_pipeline/s05_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                                                                                                                                                 | system_i/axi_smc/inst/s05_entry_pipeline/s05_mmu/inst/areset                                                                                                                                                                                                                                                   |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0]_4[0]                                                                                                                                                                                                                                       | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/p_src2_data_U/mOutPtr[1]_i_1__32_n_4                                                                                                                                                                                                         | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s05_entry_pipeline/s05_mmu/inst/r_sreg/E[0]                                                                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/s07_entry_pipeline/s07_transaction_regulator/inst/areset                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Array2xfMat_64_0_800_1280_8_2_U0/grp_Axi2Mat_fu_82/AxiStream2Mat_U0/start_for_last_blk_pxl_width_1_U0_U/mOutPtr[1]_i_1__42_n_4                                                                                                                                                                                                                                         | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/m_vector_i                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                                                                                                                    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_eop_sent_reg_reg[0]                                                                                                                   |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                                                                                                                    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_sm_ld_dre_cmd_reg[0]                                                                                                                  |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                                                                                                                    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_cmd_full0                                                                                                                            |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_fifo_mssai0                                                                                                                                                                                                                               | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                      |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/xfMat2Array_64_11_800_1280_32_2_1_U0/grp_Mat2Axi_fu_62/cols_c_U/E[0]                                                                                                                                                                                                                                                                                                   | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_tstrb_fifo_rdy                                                                                                                                                                                                            | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/ld_btt_cntr_reg10                                                                                                                        |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                                                                                                                                                       | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_3                                                                                                                                                                                                        | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[9]_i_1_n_4                                                                                                                                                                        |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0]_1[0]                                                                                                                                                                                                                                       | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Array2xfMat_64_0_800_1280_8_2_U0/grp_Axi2Mat_fu_82/AxiStream2Mat_U0/cols_c_i_U/ap_CS_fsm_reg[2][0]                                                                                                                                                                                                                                                                     | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s07_nodes/s07_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                                                                                                                                              | system_i/axi_smc/inst/s05_nodes/s05_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Array2xfMat_64_0_800_1280_8_2_U0/grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/internal_empty_n_reg_2[0]                                                                                                                                                                                                                                                 | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_4                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/b_sreg/state                                                                                                                                                                                                                                                                                                                                 | system_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/areset                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s06_entry_pipeline/s06_mmu/inst/ar_sreg/E[0]                                                                                                                                                                                                                                                                                                                                 | system_i/axi_smc/inst/s06_entry_pipeline/s06_transaction_regulator/inst/areset                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/xfMat2Array_64_11_800_1280_32_2_1_U0/grp_Mat2Axi_fu_62/cols_c_U/mOutPtr[1]_i_1__48_n_4                                                                                                                                                                                                                                                                                 | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0]_0[0]                                                                                                                                                                                                                                       | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/b_sreg/m_vector_i                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0]_3[0]                                                                                                                                                                                                                                       | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s06_entry_pipeline/s06_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                                                                                                                                                 | system_i/axi_smc/inst/s06_entry_pipeline/s06_mmu/inst/areset                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/xfMat2Array_64_11_800_1280_32_2_1_U0/grp_Mat2Axi_fu_62/start_for_addrbound_U0_U/mOutPtr[1]_i_1__44_n_4                                                                                                                                                                                                                                                                 | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0][0]                                                                                                                                                                                                                                         | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                                                                                                                                                 | system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s06_nodes/s06_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                               | system_i/axi_smc/inst/s07_nodes/s07_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/xfMat2Array_64_11_800_1280_32_2_1_U0/grp_Mat2Axi_fu_62/cols_c11_U/mOutPtr[1]_i_1__49_n_4                                                                                                                                                                                                                                                                               | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s06_entry_pipeline/s06_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1_n_4                                                                                                                                                                                           | system_i/axi_smc/inst/s06_nodes/s06_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/xfMat2Array_64_11_800_1280_32_2_1_U0/grp_Mat2Axi_fu_62/rows_c10_U/mOutPtr[1]_i_1__47_n_4                                                                                                                                                                                                                                                                               | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s06_nodes/s06_ar_node/inst/inst_si_handler/E[0]                                                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s04_entry_pipeline/s04_si_converter/inst/areset                                                                                                                                                                                                                                          |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s06_nodes/s06_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                                                                                                                                               | system_i/axi_smc/inst/s07_nodes/s07_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                                                                                                                     | system_i/axi_smc/inst/s06_nodes/s06_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/xfMat2Array_64_11_800_1280_32_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_i_U/mOutPtr[1]_i_1__53_n_4                                                                                                                                                                                                                                                              | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                      | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                  |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Array2xfMat_64_0_800_1280_8_2_U0/grp_Axi2Mat_fu_82/Axi2AxiStream_U0/E[0]                                                                                                                                                                                                                                                                                               | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/axi_awready0                                                                                                                                                                                                                                                                                                                                   | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s07_entry_pipeline/s07_mmu/inst/ar_sreg/state                                                                                                                                                                                                                                                                                                                                | system_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                                                                                                                     | system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFAngleKernel_3_0_800_1280_4_0_8_2_2_32_24_160_480_U0/mul_mul_16ns_15ns_30_4_1_U132/canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1_U/ap_block_pp0_stage0_11001__0                                                                              | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Array2xfMat_64_0_800_1280_8_2_U0/grp_Axi2Mat_fu_82/Axi2AxiStream_U0/icmp_ln1021_reg_2950                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s07_entry_pipeline/s07_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                                                                                                                                                 | system_i/axi_smc/inst/s07_entry_pipeline/s07_mmu/inst/areset                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s07_entry_pipeline/s07_mmu/inst/r_sreg/state_reg[m_valid_i]_0[0]                                                                                                                                                                                                                                                                                                             | system_i/axi_smc/inst/s07_nodes/s07_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s07_entry_pipeline/s07_mmu/inst/r_sreg/E[0]                                                                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                               | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[7].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/xfMat2Array_64_11_800_1280_32_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/start_for_last_blk_pxl_width_U0_U/mOutPtr[1]_i_1__50_n_4                                                                                                                                                                                                                                       | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/xfMat2Array_64_11_800_1280_32_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/last_blk_pxl_width_U0/E[0]                                                                                                                                                                                                                                                                     | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/gradx_mat_data_U/mOutPtr[1]_i_1__6_n_4                                                                                                                                                                                                       | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/img_width_c30_U/mOutPtr[1]_i_1__16_n_4                                                                                                                                                                                                       | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/img_width_c_U/mOutPtr[1]_i_1__1_n_4                                                                                                                                                                                                          | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/img_height_c_U/mOutPtr[1]_i_1_n_4                                                                                                                                                                                                            | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/img_width_c21_U/mOutPtr[1]_i_1__2_n_4                                                                                                                                                                                                        | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/state                                                                                                                                                                                                                                                                                                                           | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/img_width_c23_U/mOutPtr[1]_i_1__5_n_4                                                                                                                                                                                                        | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/img_width_c25_U/mOutPtr[1]_i_1__9_n_4                                                                                                                                                                                                        | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/m_vector_i                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/state                                                                                                                                                                                                                                                                                                                           | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                                                   |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/img_height_c20_U/mOutPtr[1]_i_1__0_n_4                                                                                                                                                                                                       | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/skid_buffer[1057]_i_1_n_4                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/img_height_c22_U/mOutPtr[1]_i_1__4_n_4                                                                                                                                                                                                       | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[6].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/img_height_c24_U/mOutPtr[1]_i_1__8_n_4                                                                                                                                                                                                       | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[5].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/img_height_c26_U/mOutPtr[1]_i_1__12_n_4                                                                                                                                                                                                      | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[4].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/start_for_xFPackNMS_11_11_800_1280_13_13_8_32_2_2_6_24_U0_U/mOutPtr[1]_i_1__21_n_4                                                                                                                                                           | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/start_for_xFSobel_0_3_800_1280_0_4_8_2_2_2_24_32_3_false_U0_U/mOutPtr[1]_i_1__17_n_4                                                                                                                                                         | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0]_3[0]                                                                                                                                                                                                                                       | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFAngleKernel_3_0_800_1280_4_0_8_2_2_32_24_160_480_U0/mul_mul_16ns_15ns_30_4_1_U132/canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1_U/CEA2                                                                                                      |                                                                                                                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0]_2[0]                                                                                                                                                                                                                                       | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/gen_AB_reg_slice.payld_o_reg[0]_1[0]                                                                                                                                                                                                                                       | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/E[0]                                                                                                                                                                                                                                                                       | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                                                         |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                                                                                                                                          | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                       |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                                                                                                                            | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_4                                                                                                                                                                                                                                                             | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_1                                                                                                                                                    |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                      |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFDuplicate_rows_3_800_1280_4_8_2_2_2_2_2_2_32_160_U0/E[0]                                                                                                                                                                                   | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFDuplicate_rows_3_800_1280_4_8_2_2_2_2_2_2_32_160_U0/internal_full_n_reg_1[0]                                                                                                                                                               | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFDuplicate_rows_3_800_1280_4_8_2_2_2_2_2_2_32_160_U0/internal_full_n_reg_2[0]                                                                                                                                                               | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem4_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                       |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem4_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                                                                                                                                                                                           | system_i/edgetracing_accel_0/inst/gmem4_m_axi_U/bus_write/fifo_wreq/SR[0]                                                                                                                                                                                                                                      |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem4_m_axi_U/bus_write/buff_wdata/icmp_ln433_reg_30880                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFPackNMS_11_11_800_1280_13_13_8_32_2_2_6_24_U0/E[0]                                                                                                                                                                                         | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFPackNMS_11_11_800_1280_13_13_8_32_2_2_6_24_U0/internal_empty_n_reg[0]                                                                                                                                                                      | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSobel_0_3_800_1280_0_4_8_2_2_2_24_32_3_false_U0/grp_xFSobel3x3_0_3_800_1280_0_4_8_2_2_2_24_32_161_3_9_false_s_fu_70/ap_CS_fsm[3]_i_1__0_n_4                                                                                                |                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                   |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSobel_0_3_800_1280_0_4_8_2_2_2_24_32_3_false_U0/grp_xFSobel3x3_0_3_800_1280_0_4_8_2_2_2_24_32_161_3_9_false_s_fu_70/ap_NS_fsm119_out                                                                                                       | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSobel_0_3_800_1280_0_4_8_2_2_2_24_32_3_false_U0/grp_xFSobel3x3_0_3_800_1280_0_4_8_2_2_2_24_32_161_3_9_false_s_fu_70/row_ind_V_0_2_reg_296              |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem4_m_axi_U/bus_write/buff_wdata/ap_block_pp3_stage0_subdone                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSobel_0_3_800_1280_0_4_8_2_2_2_24_32_3_false_U0/grp_xFSobel3x3_0_3_800_1280_0_4_8_2_2_2_24_32_161_3_9_false_s_fu_70/ap_enable_reg_pp1_iter00                                                                                               |                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSobel_0_3_800_1280_0_4_8_2_2_2_24_32_3_false_U0/grp_xFSobel3x3_0_3_800_1280_0_4_8_2_2_2_24_32_161_3_9_false_s_fu_70/row_ind_V_1_0_fu_118_reg0                                                                                              |                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSobel_0_3_800_1280_0_4_8_2_2_2_24_32_3_false_U0/grp_xFSobel3x3_0_3_800_1280_0_4_8_2_2_2_24_32_161_3_9_false_s_fu_70/row_ind_V_0_0_fu_114[1]_i_1_n_4                                                                                        |                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSobel_0_3_800_1280_0_4_8_2_2_2_24_32_3_false_U0/grp_xFSobel3x3_0_3_800_1280_0_4_8_2_2_2_24_32_161_3_9_false_s_fu_70/row_ind_V_2_0_fu_122_reg0                                                                                              |                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                                                         |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSobel_0_3_800_1280_0_4_8_2_2_2_24_32_3_false_U0/grp_xFSobel3x3_0_3_800_1280_0_4_8_2_2_2_24_32_161_3_9_false_s_fu_70/trunc_ln488_reg_2709[1]_i_1_n_4                                                                                        |                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/xfMat2Array_64_11_800_1280_32_2_1_U0/grp_Mat2Axi_fu_62/start_for_Mat2AxiStream_U0_U/mOutPtr[1]_i_1__43_n_4                                                                                                                                                                                                                                                             | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSobel_0_3_800_1280_0_4_8_2_2_2_24_32_3_false_U0/grp_xFSobel3x3_0_3_800_1280_0_4_8_2_2_2_24_32_161_3_9_false_s_fu_70/internal_full_n_reg[0]                                                                                                 | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/xfMat2Array_64_11_800_1280_32_2_1_U0/grp_Mat2Axi_fu_62/addrbound_U0/ap_done_reg_reg_0[0]                                                                                                                                                                                                                                                                               | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_1                                                                                                                                                    |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/control_s_axi_U/ar_hs                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                                                                                                 |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/control_s_axi_U/int_ier9_out                                                                                                                                                                                                                                                                                                                                           | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_write/buff_wdata/p_25_in                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                |                2 |              2 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/in_mat_cols_c21_U/mOutPtr[1]_i_1__64_n_4                                                                                                                                                                                                                                                                                                                               | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/in_mat_cols_c_U/mOutPtr[1]_i_1__60_n_4                                                                                                                                                                                                                                                                                                                                 | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                1 |              2 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/start_for_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_falsebkb_U/internal_empty_n_reg_1[0]                                                                                                                                 | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[4].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_AB_reg_slice.payld_o_reg[0]                                                                                                                                                                          | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s06_nodes/s06_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                       |                3 |              3 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/start_for_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_falsebkb_U/internal_empty_n_reg_0[0]                                                                                                                                 | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/start_for_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_falsebkb_U/E[0]                                                                                                                                                      | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_set_push2wsc                                                                                                                                                                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1_n_4                                                                                                                                                                                              |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[2]_i_1__0_n_4                                                                                                                                                                                                                                                                       | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/state                                                                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_4                                                                                                                                                                                                      | system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                                                          |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[2].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                                                                                                                     | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s05_nodes/s05_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                       |                3 |              3 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/aresetn_d_reg[0]                                                                                                                                                                                                     |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/state                                                                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ap_CS_fsm_pp0_stage0                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/b_reg/state                                                                                                                                                                                                                                                                                                                                  | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                   |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/ar_reg_stall/state                                                                                                                                                                                                                                                                                                                           | system_i/axi_smc/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                      |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/state                                                                                                                                                                                                                                                                                                                                 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/ar_sreg/state                                                                                                                                                                                                                                                                                                                                | system_i/axi_smc/inst/s05_nodes/s05_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/aw_reg_stall/state                                                                                                                                                                                                                                                                                                                           | system_i/axi_smc/inst/s07_entry_pipeline/s07_transaction_regulator/inst/areset                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/b_sreg/state                                                                                                                                                                                                                                                                                                                                 | system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/start_for_xFAngleKernel_3_0_800_1280_4_0_8_2_2_32_24_160_480_U0_U/mOutPtr[2]_i_1__8_n_4                                                                                                                                                      | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/aw_sreg/state                                                                                                                                                                                                                                                                                                                                | system_i/axi_smc/inst/s07_entry_pipeline/s07_transaction_regulator/inst/areset                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                     | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.state                                                                                                                                                                                                                                                                                      | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                   |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/r_sreg/state                                                                                                                                                                                                                                                                                                                                 | system_i/axi_smc/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/w_sreg/state                                                                                                                                                                                                                                                                                                                                 | system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/state                                                                                                                                                                                                                                                                                                                                 | system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s04_entry_pipeline/s04_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1_n_4                                                                                                                                                                                           | system_i/axi_smc/inst/s04_entry_pipeline/s04_si_converter/inst/areset                                                                                                                                                                                                                                          |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/b_sreg/state                                                                                                                                                                                                                                                                                                                                 | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s04_entry_pipeline/s04_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                                                                                                                                                     | system_i/axi_smc/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s04_entry_pipeline/s04_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                                                                                                                                                     | system_i/axi_smc/inst/s04_entry_pipeline/s04_si_converter/inst/areset                                                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.state                                                                                                                                                                                                                                                                                      | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                   |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/img_height_c24_U/E[0]                                                                                                                                                                                                                        | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[6].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                                                                                                                     | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                         |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_4                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/areset                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[5].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_AB_reg_slice.payld_o_reg[0]                                                                                                                                                                          | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[7].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                                                                                                                     | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/xfMat2Array_64_11_800_1280_32_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/rows_c_i_U/mOutPtr[2]_i_1__11_n_4                                                                                                                                                                                                                                                              | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state                                                                                                                                                                                                                                                                                                                                | system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s07_entry_pipeline/s07_mmu/inst/aw_reg_stall/state                                                                                                                                                                                                                                                                                                                           | system_i/axi_smc/inst/s07_entry_pipeline/s07_mmu/inst/areset                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/state                                                                                                                                                                                                                                                                                                                           | system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s06_entry_pipeline/s06_mmu/inst/r_sreg/state                                                                                                                                                                                                                                                                                                                                 | system_i/axi_smc/inst/s06_entry_pipeline/s06_si_converter/inst/areset                                                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_write/fifo_resp_to_user/pout[2]_i_1__1_n_4                                                                                                                                                                                                                                                                                                     | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                                                                                                                                                                                                           | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s07_entry_pipeline/s07_mmu/inst/r_sreg/state                                                                                                                                                                                                                                                                                                                                 | system_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                      |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s07_entry_pipeline/s07_mmu/inst/aw_sreg/state                                                                                                                                                                                                                                                                                                                                | system_i/axi_smc/inst/s07_entry_pipeline/s07_mmu/inst/areset                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                       |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s07_entry_pipeline/s07_mmu/inst/ar_reg_stall/state                                                                                                                                                                                                                                                                                                                           | system_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s07_entry_pipeline/s07_mmu/inst/w_sreg/state                                                                                                                                                                                                                                                                                                                                 | system_i/axi_smc/inst/s06_entry_pipeline/s06_mmu/inst/areset                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                                                                                                                                                     | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                                                                                                                                              | system_i/axi_smc/inst/s06_nodes/s06_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/state                                                                                                                                                                                                                                                                                                                                | system_i/axi_smc/inst/s05_nodes/s05_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                      |                3 |              3 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[1].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_AB_reg_slice.payld_o_reg[0]                                                                                                                                                                          | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFAngleKernel_3_0_800_1280_4_0_8_2_2_32_24_160_480_U0/p_Result_1_i_i_reg_16270                                                                                                                                                               | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFAngleKernel_3_0_800_1280_4_0_8_2_2_32_24_160_480_U0/select_ln488_2_reg_1666[15]_i_1_n_4                                                                |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/state                                                                                                                                                                                                                                                                                                                                | system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_write/fifo_wreq/pout[2]_i_1__0_n_4                                                                                                                                                                                                                                                                                                             | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0/bottom_fu_152                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s06_entry_pipeline/s06_mmu/inst/b_sreg/state                                                                                                                                                                                                                                                                                                                                 | system_i/axi_smc/inst/s06_entry_pipeline/s06_mmu/inst/areset                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s06_entry_pipeline/s06_mmu/inst/aw_sreg/state                                                                                                                                                                                                                                                                                                                                | system_i/axi_smc/inst/s06_entry_pipeline/s06_mmu/inst/areset                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s06_entry_pipeline/s06_mmu/inst/aw_reg_stall/state                                                                                                                                                                                                                                                                                                                           | system_i/axi_smc/inst/s06_entry_pipeline/s06_mmu/inst/areset                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_write/bus_equal_gen.fifo_burst/pout[2]_i_1_n_4                                                                                                                                                                                                                                                                                                 | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s06_entry_pipeline/s06_mmu/inst/ar_sreg/state                                                                                                                                                                                                                                                                                                                                | system_i/axi_smc/inst/s06_entry_pipeline/s06_transaction_regulator/inst/areset                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFAngleKernel_3_0_800_1280_4_0_8_2_2_32_24_160_480_U0/p_Result_1_i_i_reg_16270                                                                                                                                                               | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFAngleKernel_3_0_800_1280_4_0_8_2_2_32_24_160_480_U0/select_ln488_7_reg_1801[15]_i_1_n_4                                                                |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s06_entry_pipeline/s06_mmu/inst/ar_reg_stall/state                                                                                                                                                                                                                                                                                                                           | system_i/axi_smc/inst/s06_entry_pipeline/s06_transaction_regulator/inst/areset                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/state                                                                                                                                                                                                                                                                                                                                 | system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFAngleKernel_3_0_800_1280_4_0_8_2_2_32_24_160_480_U0/p_Result_1_i_i_reg_16270                                                                                                                                                               | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFAngleKernel_3_0_800_1280_4_0_8_2_2_32_24_160_480_U0/select_ln488_1_reg_1639[15]_i_1_n_4                                                                |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFAngleKernel_3_0_800_1280_4_0_8_2_2_32_24_160_480_U0/p_Result_1_i_i_reg_16270                                                                                                                                                               | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFAngleKernel_3_0_800_1280_4_0_8_2_2_32_24_160_480_U0/select_ln488_reg_1612[15]_i_1_n_4                                                                  |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFAngleKernel_3_0_800_1280_4_0_8_2_2_32_24_160_480_U0/p_Result_1_i_i_reg_16270                                                                                                                                                               | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFAngleKernel_3_0_800_1280_4_0_8_2_2_32_24_160_480_U0/select_ln488_6_reg_1774[15]_i_1_n_4                                                                |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s06_entry_pipeline/s06_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_4                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s06_entry_pipeline/s06_mmu/inst/areset                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFAngleKernel_3_0_800_1280_4_0_8_2_2_32_24_160_480_U0/p_Result_1_i_i_reg_16270                                                                                                                                                               | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFAngleKernel_3_0_800_1280_4_0_8_2_2_32_24_160_480_U0/select_ln488_3_reg_1693[15]_i_1_n_4                                                                |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Array2xfMat_64_0_800_1280_8_2_U0/grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/internal_empty_n_reg_0[0]                                                                                                                                                                                                                                                 | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1_n_4                                                                                                                                                                                           | system_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                                                                                          |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s07_nodes/s07_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                                                                                                                     | system_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                                                                                          |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/dst_mat_cols_c_U/mOutPtr[2]_i_1__15_n_4                                                                                                                                                                                                                                                                                                                                | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/xfMat2Array_64_11_800_1280_32_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/mOutPtr[2]_i_1__10_n_4                                                                                                                                                                                                                                                                                 | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFAngleKernel_3_0_800_1280_4_0_8_2_2_32_24_160_480_U0/p_Result_1_i_i_reg_16270                                                                                                                                                               | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFAngleKernel_3_0_800_1280_4_0_8_2_2_32_24_160_480_U0/select_ln488_4_reg_1720[15]_i_1_n_4                                                                |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFAngleKernel_3_0_800_1280_4_0_8_2_2_32_24_160_480_U0/p_Result_1_i_i_reg_16270                                                                                                                                                               | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFAngleKernel_3_0_800_1280_4_0_8_2_2_32_24_160_480_U0/select_ln488_5_reg_1747[15]_i_1_n_4                                                                |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s07_nodes/s07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                                                                                                                                               | system_i/axi_smc/inst/s07_nodes/s07_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                                                                                                                                                     | system_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/areset                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/buf_V_2_U/canny_accel_xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_s_buf_V_0_ram_U/ap_block_pp1_stage0_subdone                                                               |                                                                                                                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/low_threshold_c_U/mOutPtr[2]_i_1__14_n_4                                                                                                                                                                                                                                                                                                                               | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s05_entry_pipeline/s05_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                                                                                                                                                     | system_i/axi_smc/inst/s05_entry_pipeline/s05_mmu/inst/areset                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/buf_V_2_U/canny_accel_xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_s_buf_V_0_ram_U/ap_block_pp1_stage0_subdone                                                               | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/high_threshold_c_U/mOutPtr[2]_i_1__18_n_4                                                                                                                                                                                                                                                                                                                              | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/dst_mat_rows_c_U/mOutPtr[2]_i_1__16_n_4                                                                                                                                                                                                                                                                                                                                | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                   |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                       |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/img_out_c_U/mOutPtr[2]_i_1__17_n_4                                                                                                                                                                                                                                                                                                                                     | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                         |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s05_entry_pipeline/s05_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                                                                                                                                                     | system_i/axi_smc/inst/s05_entry_pipeline/s05_transaction_regulator/inst/areset                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                      |                3 |              3 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/gmem1_m_axi_U/bus_read/fifo_rreq/pout[2]_i_1_n_4                                                                                                                                                                                                                                                                                                                       | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s05_entry_pipeline/s05_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1_n_4                                                                                                                                                                                           | system_i/axi_smc/inst/s05_nodes/s05_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s05_entry_pipeline/s05_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_4                                                                                                                                                                                                      | system_i/axi_smc/inst/s05_nodes/s05_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s05_entry_pipeline/s05_mmu/inst/w_sreg/state                                                                                                                                                                                                                                                                                                                                 | system_i/axi_smc/inst/s05_entry_pipeline/s05_mmu/inst/areset                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/img_height_c27_U/mOutPtr[2]_i_1__2_n_4                                                                                                                                                                                                       | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_read/fifo_rreq/pout[2]_i_1__2_n_4                                                                                                                                                                                                                                                                                                              | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s05_entry_pipeline/s05_mmu/inst/r_sreg/state                                                                                                                                                                                                                                                                                                                                 | system_i/axi_smc/inst/s07_entry_pipeline/s07_transaction_regulator/inst/areset                                                                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s05_entry_pipeline/s05_mmu/inst/b_sreg/state                                                                                                                                                                                                                                                                                                                                 | system_i/axi_smc/inst/s05_entry_pipeline/s05_mmu/inst/areset                                                                                                                                                                                                                                                   |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s05_entry_pipeline/s05_mmu/inst/aw_sreg/state                                                                                                                                                                                                                                                                                                                                | system_i/axi_smc/inst/s05_entry_pipeline/s05_mmu/inst/areset                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                       |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_4                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s05_nodes/s05_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[0].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/gen_AB_reg_slice.payld_o_reg[0]                                                                                                                                                                          | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                         |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                                                                                                                    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                      |                3 |              3 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/gmem2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/pout[2]_i_1__1_n_4                                                                                                                                                                                                                                                                                                    | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s07_nodes/s07_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/gmem2_m_axi_U/bus_write/fifo_wreq/pout[2]_i_1__2_n_4                                                                                                                                                                                                                                                                                                                   | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s05_entry_pipeline/s05_mmu/inst/aw_reg_stall/state                                                                                                                                                                                                                                                                                                                           | system_i/axi_smc/inst/s05_entry_pipeline/s05_mmu/inst/areset                                                                                                                                                                                                                                                   |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s07_entry_pipeline/s07_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1_n_4                                                                                                                                                                                           | system_i/axi_smc/inst/s07_entry_pipeline/s07_mmu/inst/areset                                                                                                                                                                                                                                                   |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s06_nodes/s06_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                       |                3 |              3 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s05_nodes/s05_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                3 |              3 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/gmem2_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                                                                                                                                                                                                                 | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s05_entry_pipeline/s05_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_4                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s05_entry_pipeline/s05_mmu/inst/areset                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/gmem2_m_axi_U/bus_write/fifo_resp_to_user/pout[2]_i_1__3_n_4                                                                                                                                                                                                                                                                                                           | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s05_entry_pipeline/s05_mmu/inst/ar_sreg/state                                                                                                                                                                                                                                                                                                                                | system_i/axi_smc/inst/s04_entry_pipeline/s04_si_converter/inst/areset                                                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/start_for_xfMat2Array_64_11_800_1280_32_2_1_U0_U/mOutPtr[2]_i_1__13_n_4                                                                                                                                                                                                                                                                                                | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/start_for_Canny_3_0_0_11_800_1280_8_32_false_2_2_U0_U/mOutPtr[2]_i_1__12_n_4                                                                                                                                                                                                                                                                                           | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s05_entry_pipeline/s05_mmu/inst/ar_reg_stall/state                                                                                                                                                                                                                                                                                                                           | system_i/axi_smc/inst/s07_entry_pipeline/s07_transaction_regulator/inst/areset                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1_n_4                                                                                                                                                                                           | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/state                                                                                                                                                                                                                                                                                                                                 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                   |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/FSM_sequential_dmacntrl_cs_reg[1][0]                                                                                                                                                                                          | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                                                             |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s05_nodes/s05_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                                                                                                                                              | system_i/axi_smc/inst/s05_nodes/s05_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.state[1]_i_1_n_4                                                                                                                                                                                                                                                             | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_Block_split26_proc_U0/E[0]                                                                                                                                               | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.decerr_slave_inst/FSM_onehot_gen_axi.gen_write.write_cs[2]_i_1_n_4                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s07_entry_pipeline/s07_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                                                                                                                                                     | system_i/axi_smc/inst/s07_nodes/s07_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s06_entry_pipeline/s06_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                                                                                                                                                     | system_i/axi_smc/inst/s07_entry_pipeline/s07_mmu/inst/areset                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem4_m_axi_U/bus_write/fifo_resp_to_user/pout[2]_i_1__5_n_4                                                                                                                                                                                                                                                                                                     | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_set_push2wsc                                                                                                                                                                                                                                                                                         | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1_n_4                                                                                                                                                                                              |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[2]_i_1__0_n_4                                                                                                                                                                                                                                                                       | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/FSM_sequential_dmacntrl_cs_reg[1]_0[0]                                                                                                                                                                                        | system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                                                             |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem4_m_axi_U/bus_write/fifo_resp/pop0                                                                                                                                                                                                                                                                                                                           | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/state                                                                                                                                                                                                                                                                                                                                 | system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                       |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                                                                                                                                              | system_i/axi_smc/inst/s05_nodes/s05_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                                                                                                                                                     | system_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s07_entry_pipeline/s07_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                                                                                                                                                     | system_i/axi_smc/inst/s07_entry_pipeline/s07_mmu/inst/areset                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                       |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem4_m_axi_U/bus_write/fifo_wreq/pout[2]_i_1__4_n_4                                                                                                                                                                                                                                                                                                             | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                                                                                                                    | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                      |                3 |              3 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Array2xfMat_64_0_800_1280_8_2_U0/grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_29s_32_1_1_U33/canny_accel_mul_32s_29s_32_1_1_Multiplier_0_U/bLast_reg_8110                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                |                3 |              3 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s07_entry_pipeline/s07_mmu/inst/r_sreg/state_reg[m_valid_i]_0[0]                                                                                                                                                                                                                                                                                                             | system_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/state                                                                                                                                                                                                                                                                                                                                 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem4_m_axi_U/bus_write/bus_equal_gen.fifo_burst/pout[2]_i_1__3_n_4                                                                                                                                                                                                                                                                                              | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                                                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                      |                3 |              3 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s06_entry_pipeline/s06_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/state                                                                                                                                                                                                                                                     | system_i/axi_smc/inst/s06_entry_pipeline/s06_transaction_regulator/inst/areset                                                                                                                                                                                                                                 |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_addr_posted_cntr[2]_i_1__0_n_4                                                                                                                                                                                                                                                                       | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_set_push2wsc                                                                                                                                                                                                                                                                                         | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_to_wsc_i_1_n_4                                                                                                                                                                                              |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s06_entry_pipeline/s06_mmu/inst/w_sreg/state                                                                                                                                                                                                                                                                                                                                 | system_i/axi_smc/inst/s06_entry_pipeline/s06_mmu/inst/areset                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/FSM_sequential_dmacntrl_cs_reg[1]_0[0]                                                                                                                                                                                        | system_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                                                             |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.state[2]_i_1_n_4                                                                                                                                                                                           | system_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/areset                                                                                                                                                                                                                                 |                2 |              3 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s07_entry_pipeline/s07_mmu/inst/b_sreg/state                                                                                                                                                                                                                                                                                                                                 | system_i/axi_smc/inst/s07_entry_pipeline/s07_mmu/inst/areset                                                                                                                                                                                                                                                   |                1 |              3 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]_1                                                                                                                                                                                  |                3 |              4 |         1.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg_n_4_[1]                                                                                                                                                                                 |                3 |              4 |         1.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem4_m_axi_U/bus_write/buff_wdata/icmp_ln452_reg_31120                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSobel_0_3_800_1280_0_4_8_2_2_2_24_32_3_false_U0/grp_xFSobel3x3_0_3_800_1280_0_4_8_2_2_2_24_32_161_3_9_false_s_fu_70/buf_V_2_U/canny_accel_xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_s_buf_V_0_ram_U/ap_block_pp3_stage0_subdone |                                                                                                                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_read/fifo_rctl/full_n_reg_4                                                                                                                                                                                                                                                                                                                    | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSobel_0_3_800_1280_0_4_8_2_2_2_24_32_3_false_U0/grp_xFSobel3x3_0_3_800_1280_0_4_8_2_2_2_24_32_161_3_9_false_s_fu_70/and_ln207_reg_28670                                                                                                    |                                                                                                                                                                                                                                                                                                                |                3 |              4 |         1.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                                                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/rst_ps8_0_99M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s04_entry_pipeline/s04_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_4                                                                                                                                                                                                      | system_i/axi_smc/inst/s04_entry_pipeline/s04_si_converter/inst/areset                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__0_n_4                                                                                                                                                                                                                                                                                   | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[4].srl_nx1/shift_qual                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/fifoaddr[3]_i_1_n_4                                                                                                                                                                                                                                                                                      | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/E[0]                                                                                                                                                                                                                                                                                      | system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/gmem1_m_axi_U/bus_read/fifo_rctl/state_reg[s_ready_i]_2                                                                                                                                                                                                                                                                                                                | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/gmem1_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1_n_4                                                                                                                                                                                                                                                                                                                       | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                                                                                                                         | system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                          |                4 |              4 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s05_nodes/s05_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[first_offset][6]_i_1_n_4                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_4                                                                                                                                                                                                      | system_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int_reg_0                                                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset                                                                                                                                                                                                                                                   |                4 |              4 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s06_entry_pipeline/s06_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_4                                                                                                                                                                                                      | system_i/axi_smc/inst/s07_entry_pipeline/s07_mmu/inst/areset                                                                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s06_nodes/s06_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                               | system_i/axi_smc/inst/s05_nodes/s05_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                                                                                                                                               | system_i/axi_smc/inst/s06_nodes/s06_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/E[0]                                                                                                                                                                                                                                                                                                                              | system_i/edgetracing_accel_0/inst/ap_CS_fsm_state69                                                                                                                                                                                                                                                            |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_write/fifo_resp/push                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/rst_ps8_0_149M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_write/fifo_resp/pout[3]_i_1_n_4                                                                                                                                                                                                                                                                                                                | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/gmem2_m_axi_U/bus_write/fifo_resp/push                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/gmem2_m_axi_U/bus_write/fifo_resp/pout[3]_i_1__0_n_4                                                                                                                                                                                                                                                                                                                   | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                                                                                                                                               | system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s06_nodes/s06_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[first_offset][6]_i_1_n_4                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  cam_pclk_1_IBUF_BUFG                    | system_i/ov5640_capture_data_1/inst/cmos_ps_cnt0__5                                                                                                                                                                                                                                                                                                                                                | system_i/ov5640_capture_data_1/inst/rst_n_syn                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                4 |              4 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s07_entry_pipeline/s07_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_4                                                                                                                                                                                                      | system_i/axi_smc/inst/s07_entry_pipeline/s07_mmu/inst/areset                                                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s07_nodes/s07_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                       |                4 |              4 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s07_nodes/s07_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                2 |              4 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                               | system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_4                                                                                                                                                                                                      | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s07_nodes/s07_aw_node/inst/inst_si_handler/E[0]                                                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s06_nodes/s06_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s07_nodes/s07_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[first_offset][6]_i_1_n_4                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_4                                                                                                                                                                                                                                                                                         | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[5].inst_req_counter/areset_r_reg                                                                                                                                                          |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                      |                4 |              4 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/ap_CS_fsm_state70                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                  |                3 |              4 |         1.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_4                                                                                                                                                                                                                                                                                         | system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[2]                                                                                                                                                                                                                         | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_4                                                                                                                                                                                                                                                                                         | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_4                                                                                                                                                                                                                                                                                        | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/SR[0]                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_4                                                                                                                                                                                                                                                                                         | system_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a_1                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/p_0_in1_in                                                                                                                                                                                                | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/r0_reg_sel[3]_i_1_n_4                                                                                                 |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Array2xfMat_64_0_800_1280_8_2_U0/grp_Axi2Mat_fu_82/Axi2AxiStream_U0/ap_CS_fsm_reg[0]_0[0]                                                                                                                                                                                                                                                                              | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/ap_CS_fsm_state50                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_write/buff_wdata/full_n_reg_0[0]                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                                                                                                                                                                             | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[7]_i_1_n_4                                                                                                                                                                             |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                                                                                                                    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                                                                                | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b_0                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                                                                                                                         | system_i/axi_smc/inst/s07_nodes/s07_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                                                          |                3 |              4 |         1.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/fifoaddr[3]_i_1_n_4                                                                                                                                                                                                                                                                        | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[2]                                                                                                                                                                                                                         | system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_4                                                                                                                                                                                                                                                                                         | system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_4                                                                                                                                                                                                                                                                                        | system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/SR[0]                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Array2xfMat_64_0_800_1280_8_2_U0/grp_Axi2Mat_fu_82/AxiStream2Mat_U0/cols_c_i_U/E[0]                                                                                                                                                                                                                                                                                    | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                3 |              4 |         1.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Array2xfMat_64_0_800_1280_8_2_U0/grp_Axi2Mat_fu_82/AxiStream2Mat_U0/last_blk_pxl_width_1_U0/E[0]                                                                                                                                                                                                                                                                       | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/p_0_in1_in                                                                                                                                                                                                | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/r0_reg_sel[3]_i_1_n_4                                                                                                 |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem4_m_axi_U/bus_write/fifo_resp/pout[3]_i_1__1_n_4                                                                                                                                                                                                                                                                                                             | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                       |                4 |              4 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/p_highthreshold_c_U/mOutPtr[3]_i_1__0_n_4                                                                                                                                                                                                    | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFMagnitudeKernel_3_3_800_1280_4_4_8_2_2_2_32_32_160_U0/E[0]                                                                                                                                                                                 | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem4_m_axi_U/bus_write/fifo_resp/push                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/p_lowthreshold_c_U/mOutPtr[3]_i_1_n_4                                                                                                                                                                                                        | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[6].inst_req_counter/is_zero_r_reg_1[0]                                                                                                                                                                                                                                        | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/clk_map/psr0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/clk_map/psr_aclk1/U0/EXT_LPF/lpf_int_reg_0                                                                                                                                                                                                                                               |                3 |              4 |         1.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/start_for_xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0_U/mOutPtr[3]_i_1__1_n_4                                                                                                                                           | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s05_entry_pipeline/s05_mmu/inst/areset                                                                                                                                                                                                                                                   |                4 |              4 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                      |                3 |              4 |         1.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                                                                                                                    | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                                                                                | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s06_entry_pipeline/s06_mmu/inst/areset                                                                                                                                                                                                                                                   |                3 |              4 |         1.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFPackNMS_11_11_800_1280_13_13_8_32_2_2_6_24_U0/icmp_ln139_3_reg_518[0]_i_1_n_4                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                |                4 |              4 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                  |                3 |              4 |         1.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_read/fifo_rctl/pout[3]_i_1__0_n_4                                                                                                                                                                                                                                                                                                              | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[2]                                                                                                                                                                                                                         | system_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_4                                                                                                                                                                                                                                                                                         | system_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_4                                                                                                                                                                                                                                                                                        | system_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/SR[0]                                                                                                                                                                                                          |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                                                                                | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/p_0_in1_in                                                                                                                                                                                                | system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/r0_reg_sel[3]_i_1_n_4                                                                                                 |                1 |              4 |         4.00 |
|  cam_pclk_2_IBUF_BUFG                    |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_4                                                                                                          |                2 |              4 |         2.00 |
|  cam_pclk_2_IBUF_BUFG                    | system_i/ov5640_capture_data_2/inst/cmos_ps_cnt0__5                                                                                                                                                                                                                                                                                                                                                | system_i/ov5640_capture_data_2/inst/rst_n_syn                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  cam_pclk_0_IBUF_BUFG                    |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_4                                                                                                          |                2 |              4 |         2.00 |
|  cam_pclk_0_IBUF_BUFG                    | system_i/ov5640_capture_data_0/inst/cmos_ps_cnt0__5                                                                                                                                                                                                                                                                                                                                                | system_i/ov5640_capture_data_0/inst/rst_n_syn                                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  cam_pclk_1_IBUF_BUFG                    |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_4                                                                                                          |                2 |              4 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s05_nodes/s05_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/E[0]                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s05_nodes/s05_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s06_entry_pipeline/s06_mmu/inst/aw_sreg/state_reg[s_ready_i]_0[0]                                                                                                                                                                                                                                                                                                            | system_i/axi_smc/inst/s06_entry_pipeline/s06_mmu/inst/areset_d                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                       |                3 |              5 |         1.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s06_entry_pipeline/s06_mmu/inst/aw_sreg/gen_endpoint.w_push_done_reg[0]                                                                                                                                                                                                                                                                                                      | system_i/axi_smc/inst/s06_entry_pipeline/s06_mmu/inst/areset_d                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_read/fifo_rctl/p_20_in                                                                                                                                                                                                                                                                                                                         | system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_read/fifo_rctl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0[0]                                                                                                                                                                                                    |                1 |              5 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/m_vector_i_reg[1027]_0[0]                                                                                                                                                                                                                                                                                                            | system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset_d                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/E[0]                                                                                                                                                                                                                                                                                                               | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_0[0]                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[0]                                                                                                                                                                                                                         | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/state_reg[s_ready_i]_0[0]                                                                                                                                                                                                                                                                                                            | system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/areset_d                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_4                                                                                                                                                                                                                                                                             | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s06_entry_pipeline/s06_mmu/inst/ar_sreg/state_reg[m_valid_i]_0[0]                                                                                                                                                                                                                                                                                                            | system_i/axi_smc/inst/s06_entry_pipeline/s06_transaction_regulator/inst/areset                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s06_nodes/s06_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/E[0]                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s06_nodes/s06_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem4_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                                                                                                                                                                                                                                   | system_i/edgetracing_accel_0/inst/gmem4_m_axi_U/bus_write/bus_equal_gen.fifo_burst/SR[0]                                                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_vdma_1/U0/I_RST_MODULE/scndry_reset2                                                                                                                                                                                                                                                              |                5 |              5 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s06_nodes/s06_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/E[0]                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s06_nodes/s06_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_IN_CDC_I/s2mm_cdc2dmac_fsync                                                                                                                                                                                                                                                                                       | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s07_nodes/s07_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/E[0]                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s07_nodes/s07_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                          |                4 |              5 |         1.25 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s07_nodes/s07_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/E[0]                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                                                                                                                                                                                                                                   | system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/state_reg[s_ready_i]_0[0]                                                                                                                                                                                                                                                                                                            | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                              | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                4 |              5 |         1.25 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_vdma_0/U0/I_RST_MODULE/scndry_reset2                                                                                                                                                                                                                                                              |                5 |              5 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s07_entry_pipeline/s07_mmu/inst/aw_sreg/gen_endpoint.w_push_done_reg[0]                                                                                                                                                                                                                                                                                                      | system_i/axi_smc/inst/s07_entry_pipeline/s07_mmu/inst/areset_d                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s05_entry_pipeline/s05_mmu/inst/r_sreg/state_reg[m_valid_i]_0[0]                                                                                                                                                                                                                                                                                                             | system_i/axi_smc/inst/s04_entry_pipeline/s04_si_converter/inst/areset                                                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/E[0]                                                                                                                                                                                                                                                                                                                      | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/initial_frame_reg[0]                                                                                                                                                                                                            |                2 |              5 |         2.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[0]                                                                                                                                                                                                                         | system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/gmem1_m_axi_U/bus_read/fifo_rctl/p_20_in                                                                                                                                                                                                                                                                                                                               | system_i/canny_accel_0/inst/gmem1_m_axi_U/bus_read/fifo_rctl/SR[0]                                                                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_4                                                                                                                                                                                                                                                                             | system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem4_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_1__8_n_4                                                                                                                                                                                                                                                                                              | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s05_entry_pipeline/s05_mmu/inst/aw_sreg/state_reg[s_ready_i]_0[0]                                                                                                                                                                                                                                                                                                            | system_i/axi_smc/inst/s05_entry_pipeline/s05_mmu/inst/areset_d                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s05_entry_pipeline/s05_mmu/inst/aw_sreg/gen_endpoint.w_push_done_reg[0]                                                                                                                                                                                                                                                                                                      | system_i/axi_smc/inst/s05_entry_pipeline/s05_mmu/inst/areset_d                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0/p_1_in25_out                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                |                5 |              5 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                              | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_si_handler/E[0]                                                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s04_entry_pipeline/s04_si_converter/inst/areset                                                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/E[0]                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s07_nodes/s07_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_1__7_n_4                                                                                                                                                                                                                                                                                              | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                              | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                        |                2 |              5 |         2.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_4                                                                                                                                                                                                                                                     | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/aw_sreg/E[0]                                                                                                                                                                                                                                                                                                                                 | system_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/areset_d                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                          |                3 |              5 |         1.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                          |                3 |              5 |         1.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_4                                                                                                                                                                                                                                                      | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/state_reg[s_ready_i]_0[0]                                                                                                                                                                                                                                                                                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                       |                4 |              5 |         1.25 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_vdma_2/U0/I_RST_MODULE/scndry_reset2                                                                                                                                                                                                                                                              |                5 |              5 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/gmem2_m_axi_U/bus_write/bus_equal_gen.fifo_burst/empty_n_i_1__5_n_4                                                                                                                                                                                                                                                                                                    | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                2 |              5 |         2.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                                                   |                4 |              5 |         1.25 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/aw_sreg/state_reg[s_ready_i]_0[0]                                                                                                                                                                                                                                                                                                            | system_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/areset_d                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/ar_sreg/state_reg[m_valid_i]_0[0]                                                                                                                                                                                                                                                                                                            | system_i/axi_smc/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                      |                1 |              5 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                      |                3 |              5 |         1.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s06_nodes/s06_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                  |                4 |              5 |         1.25 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s06_nodes/s06_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                      |                5 |              5 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/E[0]                                                                                                                                                                                                                                                                                                                      | system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/initial_frame_reg[0]                                                                                                                                                                                                            |                1 |              5 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[0]                                                                                                                                                                                                                         | system_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                                                             |                3 |              5 |         1.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s06_entry_pipeline/s06_transaction_regulator/inst/areset                                                                                                                                                                                                                                 |                3 |              5 |         1.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/S2MM_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_4                                                                                                                                                                                                                                                                             | system_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                  |                4 |              5 |         1.25 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/E[0]                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_CMDSTS/MASTER_MODE_FRAME_CNT.GEN_REPEAT_FRM_FSIZE_LESS_ERR_SOF.flag_to_repeat_after_fsize_less_err_reg[0]                                                                                                                                                                                                                    | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/MASTER_MODE_FRAME_CNT.repeat_frame_nmbr[4]_i_1_n_4                                                                                                                                                                                         |                2 |              5 |         2.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i_reg[1027]_0[0]                                                                                                                                                                                                                                                                                                            | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s07_nodes/s07_aw_node/inst/inst_si_handler/E[0]                                                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s06_entry_pipeline/s06_si_converter/inst/areset                                                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i_reg[1027]_0[0]                                                                                                                                                                                                                                                                                                            | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset_d                                                                                                                                                                                                                                                 |                2 |              5 |         2.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s05_nodes/s05_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                               | system_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s07_nodes/s07_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                4 |              5 |         1.25 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s05_nodes/s05_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/E[0]                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/areset                                                                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s07_entry_pipeline/s07_mmu/inst/aw_sreg/state_reg[s_ready_i]_0[0]                                                                                                                                                                                                                                                                                                            | system_i/axi_smc/inst/s07_entry_pipeline/s07_mmu/inst/areset_d                                                                                                                                                                                                                                                 |                1 |              5 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/gmem2_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                                                                                                                                                                                                                                         | system_i/canny_accel_0/inst/gmem2_m_axi_U/bus_write/fifo_resp/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s06_nodes/s06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                                                                                                                                         | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                       |                1 |              6 |         6.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s07_nodes/s07_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                               | system_i/axi_smc/inst/s05_nodes/s05_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                3 |              6 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s07_nodes/s07_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                               | system_i/axi_smc/inst/s06_nodes/s06_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                3 |              6 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]                                                                                                                                                                                      | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_burst_dbeat_cntr_reg[5][0]                                                        |                1 |              6 |         6.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s07_nodes/s07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                                                                                                                                         | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]                                                                                                                                                                                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_burst_dbeat_cntr_reg[5][0]                                                        |                1 |              6 |         6.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                      |                5 |              6 |         1.20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s05_nodes/s05_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                       |                3 |              6 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s06_nodes/s06_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                       |                4 |              6 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s07_entry_pipeline/s07_transaction_regulator/inst/areset                                                                                                                                                                                                                                 |                4 |              6 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                   | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                3 |              6 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                             |                4 |              6 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/clk_map/psr0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                                                                               | system_i/axi_smc/inst/clk_map/psr0/U0/SEQ/seq_clr                                                                                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/clk_map/psr_aclk1/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                                                                          | system_i/axi_smc/inst/clk_map/psr_aclk1/U0/SEQ/seq_clr_reg_n_4                                                                                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                      | system_i/axi_smc/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                                                                           | system_i/axi_smc/inst/clk_map/psr_aclk/U0/SEQ/seq_clr_reg_n_4                                                                                                                                                                                                                                                  |                1 |              6 |         6.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s05_nodes/s05_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                      | system_i/axi_smc/inst/s05_nodes/s05_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                  |                1 |              6 |         6.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                                                                                                                                         | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                       |                1 |              6 |         6.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                  |                3 |              6 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s06_nodes/s06_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                      | system_i/axi_smc/inst/s06_nodes/s06_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                    | system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                  |                4 |              6 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                      | system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s07_nodes/s07_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                      | system_i/axi_smc/inst/s07_nodes/s07_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                                                                                                                                                              | system_i/axi_vdma_0/U0/I_RST_MODULE/prmry_in                                                                                                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                                                                                                                                                              | system_i/axi_vdma_0/U0/I_RST_MODULE/prmry_in                                                                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/rst_ps8_0_99M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                                                                                           | system_i/rst_ps8_0_99M/U0/SEQ/seq_clr                                                                                                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp2_iter0_reg[0]                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                |                3 |              6 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                                                                                                                                                              | system_i/axi_vdma_1/U0/I_RST_MODULE/prmry_in                                                                                                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                                                                                                                                                              | system_i/axi_vdma_1/U0/I_RST_MODULE/prmry_in                                                                                                                                                                                                                                                                   |                4 |              6 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_vdma_2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                                                                                                                                                              | system_i/axi_vdma_2/U0/I_RST_MODULE/prmry_in                                                                                                                                                                                                                                                                   |                3 |              6 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_vdma_2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                                                                                                                                                              | system_i/axi_vdma_2/U0/I_RST_MODULE/prmry_in                                                                                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                                                                                                                                         | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                       |                1 |              6 |         6.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                | system_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                  |                1 |              6 |         6.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                               | system_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_vdma_2/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1                                                                                                                                                                                                  |                6 |              6 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSobel_0_3_800_1280_0_4_8_2_2_2_24_32_3_false_U0/grp_xFSobel3x3_0_3_800_1280_0_4_8_2_2_2_24_32_161_3_9_false_s_fu_70/ap_CS_fsm_state2                                                                                                       |                                                                                                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSobel_0_3_800_1280_0_4_8_2_2_2_24_32_3_false_U0/grp_xFSobel3x3_0_3_800_1280_0_4_8_2_2_2_24_32_161_3_9_false_s_fu_70/ap_NS_fsm[8]                                                                                                           |                                                                                                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_vdma_1/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1                                                                                                                                                                                                  |                6 |              6 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/dst_mat_cols_c_U/U_canny_accel_fifo_w11_d4_S_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                |                1 |              6 |         6.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/INCLUDE_PACKING.lsig_0ffset_cntr_reg[0]                                                                                                                                                                                      | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_burst_dbeat_cntr_reg[5][0]                                                        |                1 |              6 |         6.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_vdma_0/U0/I_RST_MODULE/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1                                                                                                                                                                                                  |                6 |              6 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/xfMat2Array_64_11_800_1280_32_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/ap_CS_fsm_reg[0]_0[0]                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                |                3 |              6 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                    | system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                3 |              6 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/control_s_axi_U/waddr                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_read/rs_rdata/icmp_ln422_reg_3069_reg[0][0]                                                                                                                                                                                                                                                                                                    | system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[85][0]                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem4_m_axi_U/bus_write/buff_wdata/ap_block_pp3_stage0_subdone                                                                                                                                                                                                                                                                                                   | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem4_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[91][0]                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_recv/gen_pipe[1].pipe[1][7]_i_1_n_4                                                                                                                                                                                 |                1 |              6 |         6.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/udiv_11s_6ns_11_15_seq_1_U43/edgetracing_accel_udiv_11s_6ns_11_15_seq_1_div_U/start0                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                |                2 |              6 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/ap_NS_fsm[50]                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                |                4 |              6 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                   | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                4 |              6 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                    | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                               | system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.gen_node_prog_full.inst_node_prog_full/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                    | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                | system_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                  |                3 |              6 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                                                                                                                                         | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                               | system_i/axi_smc/inst/s05_nodes/s05_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                3 |              6 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                               | system_i/axi_smc/inst/s07_nodes/s07_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                | system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                                                                                                                                         | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s07_nodes/s07_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                | system_i/axi_smc/inst/s07_nodes/s07_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s05_nodes/s05_ar_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                               | system_i/axi_smc/inst/s05_nodes/s05_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s05_nodes/s05_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                                                                                                                                              | system_i/axi_smc/inst/s05_nodes/s05_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                3 |              6 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s05_nodes/s05_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                                                                                                                     | system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/areset                                                                                                                                                                                                                                          |                3 |              6 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/rst_ps8_0_149M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                                                                                          | system_i/rst_ps8_0_149M/U0/SEQ/seq_clr                                                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s05_nodes/s05_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                                                                                                                     | system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s05_nodes/s05_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                | system_i/axi_smc/inst/s07_nodes/s07_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                  |                3 |              6 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s05_nodes/s05_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                                                                                                                                               | system_i/axi_smc/inst/s06_nodes/s06_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                4 |              6 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s05_nodes/s05_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/m_sc_req[0]                                                                                                                                                                                                                                                                                         | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s06_nodes/s06_aw_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                               | system_i/axi_smc/inst/s06_nodes/s06_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                2 |              6 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s06_nodes/s06_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                | system_i/axi_smc/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                3 |              6 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                      | system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                  |                4 |              7 |         1.75 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                  |                7 |              7 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                5 |              7 |         1.40 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/p_48_in                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                |                3 |              7 |         2.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_request_counters.gen_req_counter[5].inst_req_counter/is_zero_r_reg_2[0]                                                                                                                                                                                                                                        | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                      |                2 |              7 |         3.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                  |                5 |              7 |         1.40 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/control_s_axi_U/waddr                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                |                3 |              7 |         2.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFPackNMS_11_11_800_1280_13_13_8_32_2_2_6_24_U0/zext_ln129_reg_497[8]_i_1_n_4                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                |                3 |              7 |         2.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_srls[7].srl_nx1/shift                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                |                2 |              7 |         3.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem4_m_axi_U/bus_write/buff_wdata/icmp_ln870_16_reg_31560                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                |                6 |              7 |         1.17 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                                                                                          |                7 |              7 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_a_1                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                |                2 |              7 |         3.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                          | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/gen_pipelined.load_mesg                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                |                3 |              7 |         2.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                4 |              7 |         1.75 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.state2                                                                                                                                                                                                                                                                             | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_o[7]_i_1_n_4                                                                                                                                                                             |                2 |              7 |         3.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s04_nodes/s04_aw_node/inst/inst_si_handler/E[0]                                                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                      |                2 |              7 |         3.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[first_offset][6]_i_1_n_4                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                |                3 |              7 |         2.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                          | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                  |                4 |              7 |         1.75 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/xfMat2Array_64_11_800_1280_32_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/filled_V_reg_1370                                                                                                                                                                                                                                                     | system_i/canny_accel_0/inst/xfMat2Array_64_11_800_1280_32_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/filled_V_reg_137                                                                                                                                                                  |                2 |              7 |         3.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                          | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[first_offset][6]_i_1_n_4                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                |                3 |              7 |         2.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/gen_AB_reg_slice.payld_b_0                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                |                2 |              7 |         3.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_m_axis_arb_fifo.inst_axis_arb_fifo/areset_r_reg                                                                                                                                                                                           |                1 |              7 |         7.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/xfMat2Array_64_11_800_1280_32_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/indvar_flatten_reg_1150                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                |                3 |              7 |         2.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                      | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                  |                3 |              7 |         2.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum[first_offset][6]_i_1_n_4                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                |                2 |              7 |         3.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0/angle_V_0_U/canny_accel_xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_s_angle_V_0_ram_U/icmp_ln207_reg_1820_reg[0]                                          | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0/col_V_2_reg_523                                                                         |                1 |              8 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_2_n_4                                                                                                                                                                                                                                                                                              | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/p_lowthreshold_c_U/U_canny_accel_fifo_w8_d6_S_ram/shiftReg_ce                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem4_m_axi_U/bus_write/buff_wdata/p_30_in                                                                                                                                                                                                                                                                                                                       | system_i/edgetracing_accel_0/inst/gmem4_m_axi_U/bus_write/buff_wdata/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_1[0]                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem4_m_axi_U/bus_write/buff_wdata/p_30_in                                                                                                                                                                                                                                                                                                                       | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                  |                7 |              8 |         1.14 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1_n_4                                                                                                                                                                                                                                                                                | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_write/buff_wdata/mOutPtr[7]_i_1_n_4                                                                                                                                                                                                                                                                                                            | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  cam_pclk_1_IBUF_BUFG                    |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/video_image_process_1/inst/u_rgb2ycbcr/rgb_clken_d_reg[2]_0[0]                                                                                                                                                                                                                                        |                4 |              8 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem4_m_axi_U/bus_write/buff_wdata/mOutPtr[7]_i_1__2_n_4                                                                                                                                                                                                                                                                                                         | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                                                                                                                                                                                                                                     | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_4                                                                                                                                                                                                                                                                          | system_i/axi_smc/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                  |                6 |              8 |         1.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/p_highthreshold_c_U/U_canny_accel_fifo_w8_d6_S_ram/shiftReg_ce                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  cam_pclk_2_IBUF_BUFG                    |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/video_image_process_2/inst/u_rgb2ycbcr/rgb_clken_d_reg[2]_0[0]                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  cam_pclk_0_IBUF_BUFG                    | system_i/video_image_process_0/inst/u_rgb2ycbcr/rgb_clken_d_reg[2]_0[0]                                                                                                                                                                                                                                                                                                                            | system_i/clk_wiz_0/inst/locked                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                                                                                                          | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_4                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem4_m_axi_U/bus_read/buff_rdata/mOutPtr[7]_i_1__1_n_4                                                                                                                                                                                                                                                                                                          | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  cam_pclk_0_IBUF_BUFG                    |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/video_image_process_0/inst/u_rgb2ycbcr/rgb_clken_d_reg[2]_0[0]                                                                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSobel_0_3_800_1280_0_4_8_2_2_2_24_32_3_false_U0/grp_xFSobel3x3_0_3_800_1280_0_4_8_2_2_2_24_32_161_3_9_false_s_fu_70/buf_V_0_addr_reg_27370                                                                                                 |                                                                                                                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFMagnitudeKernel_3_3_800_1280_4_4_8_2_2_2_32_32_160_U0/j_reg_1380                                                                                                                                                                           | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFMagnitudeKernel_3_3_800_1280_4_4_8_2_2_2_32_32_160_U0/j_reg_138                                                                                        |                2 |              8 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_3                                                                                                                                                                                                        | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_clr_dbc_reg_reg[0]                                                                                                                   |                1 |              8 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_write/buff_wdata/p_30_in                                                                                                                                                                                                                                                                                                                       | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Array2xfMat_64_0_800_1280_8_2_U0/grp_Axi2Mat_fu_82/AxiStream2Mat_U0/p_channel_U/U_canny_accel_fifo_w7_d2_S_ram/shiftReg_ce                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  cam_pclk_2_IBUF_BUFG                    | system_i/video_image_process_2/inst/u_rgb2ycbcr/rgb_clken_d_reg[2]_0[0]                                                                                                                                                                                                                                                                                                                            | system_i/clk_wiz_0/inst/locked                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_4                                                                                                                                                                                                                                                                                                                           | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                5 |              8 |         1.60 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_3                                                                                                                                                                                                        | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_clr_dbc_reg_reg[0]                                                                                                                   |                1 |              8 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSobel_0_3_800_1280_0_4_8_2_2_2_24_32_3_false_U0/grp_xFSobel3x3_0_3_800_1280_0_4_8_2_2_2_24_32_161_3_9_false_s_fu_70/col_V_reg_317[7]_i_2_n_4                                                                                               | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSobel_0_3_800_1280_0_4_8_2_2_2_24_32_3_false_U0/grp_xFSobel3x3_0_3_800_1280_0_4_8_2_2_2_24_32_161_3_9_false_s_fu_70/col_V_reg_317                      |                3 |              8 |         2.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                      |                8 |              8 |         1.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSobel_0_3_800_1280_0_4_8_2_2_2_24_32_3_false_U0/grp_xFSobel3x3_0_3_800_1280_0_4_8_2_2_2_24_32_161_3_9_false_s_fu_70/col_V_6_reg_2714[7]_i_1_n_4                                                                                            |                                                                                                                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFDuplicate_rows_3_800_1280_4_8_2_2_2_2_2_2_32_160_U0/col_V_reg_1730                                                                                                                                                                         | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFDuplicate_rows_3_800_1280_4_8_2_2_2_2_2_2_32_160_U0/col_V_reg_173                                                                                      |                2 |              8 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSobel_0_3_800_1280_0_4_8_2_2_2_24_32_3_false_U0/grp_xFSobel3x3_0_3_800_1280_0_4_8_2_2_2_24_32_161_3_9_false_s_fu_70/sel                                                                                                                    | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSobel_0_3_800_1280_0_4_8_2_2_2_24_32_3_false_U0/grp_xFSobel3x3_0_3_800_1280_0_4_8_2_2_2_24_32_161_3_9_false_s_fu_70/trunc_ln488_reg_2709[1]_i_1_n_4    |                4 |              8 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/val_assign_1_reg_24220                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                                                                                                          | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/SR[0]                                                                                                                                                     |                1 |              8 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Array2xfMat_64_0_800_1280_8_2_U0/grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/internal_empty_n_reg_4                                                                                                                                                                                                                                                    | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_4                                                                                                                                                                                                                                                                                                                           | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0/buf_V_0_U/canny_accel_xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_s_buf_V_0_ram_U/zext_ln534_reg_1652_reg0                                                |                                                                                                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/p_25_in                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]                                                                                                                                                | system_i/axi_vdma_2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/prmry_resetn_i_reg_0[0]                                                                                                                                 |                1 |              8 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1_n_4                                                                                                                                                                                                                                                                                | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0[0]                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                |                5 |              8 |         1.60 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_3                                                                                                                                                                                                        | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_clr_dbc_reg_reg[0]                                                                                                                   |                1 |              8 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/col_V_12_reg_2359[7]_i_1_n_4                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/col_V_11_reg_3920                                                                                                                                                                    | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_NS_fsm1                                                                                       |                3 |              8 |         2.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                                                                                               | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                       |                2 |              8 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_4                                                                                                                                                                                                                                                                                                   | system_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/err_i_reg[0]                                                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_4                                                                                                                                                                                                                                                                    | system_i/axi_vdma_2/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_4                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_2_n_4                                                                                                                                                                                                                                                                                              | system_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0/col_V_3_reg_1815[7]_i_1_n_4                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/buf_V_0_U/canny_accel_xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_s_buf_V_0_ram_U/E[0]                                                                                      | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/start_for_xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0_U/SR[0]                                                                                |                2 |              8 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0/col_V_reg_464[7]_i_2_n_4                                                                                                                                                    | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0/col_V_reg_464[7]_i_1_n_4                                                                |                2 |              8 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFAngleKernel_3_0_800_1280_4_0_8_2_2_32_24_160_480_U0/j_V_reg_1700__1                                                                                                                                                                        | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFAngleKernel_3_0_800_1280_4_0_8_2_2_32_24_160_480_U0/j_V_reg_170                                                                                        |                2 |              8 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                                                                                                          | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/SR[0]                                                                                                                                                     |                1 |              8 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_write/buff_wdata/p_30_in                                                                                                                                                                                                                                                                                                                       | system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_write/buff_wdata/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_1[0]                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/low_threshold_c_U/U_canny_accel_fifo_w32_d3_S_x_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s06_entry_pipeline/s06_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_4                                                                                                                                                                                                                                                                          | system_i/axi_smc/inst/s06_entry_pipeline/s06_transaction_regulator/inst/areset                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_4                                                                                                                                                                                                                                                                                                                           | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                                                                                                          | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_4                                                                                                                                                                             |                1 |              8 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[86][0]                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]                                                                                                                                                | system_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/prmry_resetn_i_reg_0[0]                                                                                                                                 |                1 |              8 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_4                                                                                                                                                                                                                                                                                                   | system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/err_i_reg[0]                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/high_threshold_c_U/U_canny_accel_fifo_w32_d3_S_x_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/E[0]                                                                                                                                                                                                                                                                                      | system_i/axi_smc/inst/s07_entry_pipeline/s07_si_converter/inst/areset                                                                                                                                                                                                                                          |                2 |              8 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_FRM_CNTR.ch2_thresh_count[7]_i_2_n_4                                                                                                                                                                                                                                                                                              | system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_4                                                                                                                                                                                                                                                                    | system_i/axi_vdma_1/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_4                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1_n_4                                                                                                                                                                                                                                                                                | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                        |                2 |              8 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/gmem1_m_axi_U/bus_read/buff_rdata/mOutPtr[7]_i_1_n_4                                                                                                                                                                                                                                                                                                                   | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                1 |              8 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s07_nodes/s07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                      | system_i/axi_smc/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                                                                                                          | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[15]_i_1_n_4                                                                                                                                                                             |                1 |              8 |         8.00 |
|  cam_pclk_1_IBUF_BUFG                    | system_i/video_image_process_1/inst/u_rgb2ycbcr/rgb_clken_d_reg[2]_0[0]                                                                                                                                                                                                                                                                                                                            | system_i/clk_wiz_0/inst/locked                                                                                                                                                                                                                                                                                 |                3 |              8 |         2.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_4                                                                                                                                                                                                                                                                                                                            | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                5 |              8 |         1.60 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s05_entry_pipeline/s05_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_4                                                                                                                                                                                                                                                                          | system_i/axi_smc/inst/s07_entry_pipeline/s07_transaction_regulator/inst/areset                                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                                                                                                                         | system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                       |                4 |              8 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_4                                                                                                                                                                                                                                                                                                                           | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_read/buff_rdata/mOutPtr[7]_i_1__0_n_4                                                                                                                                                                                                                                                                                                          | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_4                                                                                                                                                                                                                                                                                                                           | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                5 |              8 |         1.60 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/gmem2_m_axi_U/bus_read/buff_rdata/mOutPtr[7]_i_1__1_n_4                                                                                                                                                                                                                                                                                                                | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_4                                                                                                                                                                                                                                                                                                                           | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                5 |              8 |         1.60 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s07_entry_pipeline/s07_mmu/inst/gen_endpoint.decerr_slave_inst/gen_axi.gen_read.read_cnt[7]_i_1_n_4                                                                                                                                                                                                                                                                          | system_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                      |                3 |              8 |         2.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/gmem2_m_axi_U/bus_write/buff_wdata/p_30_in                                                                                                                                                                                                                                                                                                                             | system_i/canny_accel_0/inst/gmem2_m_axi_U/bus_write/buff_wdata/bus_equal_gen.len_cnt_reg[6][0]                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]                                                                                                                                                | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/prmry_resetn_i_reg_0[0]                                                                                                                                 |                2 |              8 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/gmem2_m_axi_U/bus_write/buff_wdata/p_30_in                                                                                                                                                                                                                                                                                                                             | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_4                                                                                                                                                                                                                                                                                                                            | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                5 |              8 |         1.60 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_4                                                                                                                                                                                                                                                                                                   | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/err_i_reg[0]                                                                                                                                                                                                                                    |                1 |              8 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s05_nodes/s05_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                      | system_i/axi_smc/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                                                                                                                                                                                                                                      | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                5 |              8 |         1.60 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                                                                                                                                                                                                                                     | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                4 |              8 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/gmem2_m_axi_U/bus_write/buff_wdata/mOutPtr[7]_i_1__0_n_4                                                                                                                                                                                                                                                                                                               | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                2 |              8 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                                                                                                          | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/SR[0]                                                                                                                                                     |                1 |              8 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.GEN_CH2_FAST_COUNTER.ch2_dly_fast_incr_reg_n_4                                                                                                                                                                                                                                                                    | system_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_S2MM.GEN_CH2_DELAY_INTERRUPT.ch2_delay_count[7]_i_1_n_4                                                                                                                                                                                                    |                2 |              8 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                                                                                                                                                                                                                                     | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                5 |              8 |         1.60 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/wreq_throttle/throttl_cnt[8]_i_1_n_4                                                                                                                                                                                                                                                                                                               | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                2 |              9 |         4.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSobel_0_3_800_1280_0_4_8_2_2_2_24_32_3_false_U0/grp_xFSobel3x3_0_3_800_1280_0_4_8_2_2_2_24_32_161_3_9_false_s_fu_70/buf_V_0_U/canny_accel_xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_s_buf_V_0_ram_U/col_V_7_reg_3850            | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSobel_0_3_800_1280_0_4_8_2_2_2_24_32_3_false_U0/grp_xFSobel3x3_0_3_800_1280_0_4_8_2_2_2_24_32_161_3_9_false_s_fu_70/col_V_7_reg_385                    |                4 |              9 |         2.25 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                |                3 |              9 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                            | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                        |                3 |              9 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem4_m_axi_U/bus_write/bus_equal_gen.fifo_burst/last_sect_buf                                                                                                                                                                                                                                                                                                   | system_i/edgetracing_accel_0/inst/gmem4_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                                                                                                                                      |                3 |              9 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                                                                                                | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                        |                5 |              9 |         1.80 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                  |                4 |              9 |         2.25 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/ch2_dly_fast_cnt0                                                                                                                                                                                                               |                3 |              9 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/ch2_dly_fast_cnt0                                                                                                                                                                                                               |                3 |              9 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                      |                3 |              9 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                                                                                                                                                                                                                         | system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_read/fifo_rctl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_1[0]                                                                                                                                                                                                    |                3 |              9 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                                                      | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                        |                3 |              9 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFAngleKernel_3_0_800_1280_4_0_8_2_2_32_24_160_480_U0/WEBWE[0]                                                                                                                                                                               | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                3 |              9 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/gmem2_m_axi_U/wreq_throttle/throttl_cnt[8]_i_1_n_4                                                                                                                                                                                                                                                                                                                     | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                2 |              9 |         4.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                                                                                    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                        |                5 |              9 |         1.80 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                                                                                                | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                |                1 |              9 |         9.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s07_nodes/s07_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                                                                                                                                              | system_i/axi_smc/inst/s05_nodes/s05_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                4 |              9 |         2.25 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s07_nodes/s07_aw_node/inst/inst_si_handler/E[0]                                                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s06_entry_pipeline/s06_transaction_regulator/inst/areset                                                                                                                                                                                                                                 |                5 |              9 |         1.80 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s07_nodes/s07_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                                                                                                                     | system_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                       |                3 |              9 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                      |                4 |              9 |         2.25 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/gmem1_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                                                                                                                                                                                                                               | system_i/canny_accel_0/inst/gmem1_m_axi_U/bus_read/fifo_rctl/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                                                                                                                                                            |                1 |              9 |         9.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                4 |              9 |         2.25 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                            | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                        |                2 |              9 |         4.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_write/bus_equal_gen.fifo_burst/last_sect_buf                                                                                                                                                                                                                                                                                                   | system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_write/bus_equal_gen.fifo_burst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0[0]                                                                                                                                                                                    |                2 |              9 |         4.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_write/fifo_resp_to_user/E[0]                                                                                                                                                                                                                                                                                                                   | system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_write/fifo_resp_to_user/ap_CS_fsm_reg[48][0]                                                                                                                                                                                                               |                3 |              9 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                            | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                        |                2 |              9 |         4.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/ch2_dly_fast_cnt0                                                                                                                                                                                                               |                3 |              9 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                                                      | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                        |                3 |              9 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                      |                3 |              9 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s07_entry_pipeline/s07_mmu/inst/areset                                                                                                                                                                                                                                                   |                7 |              9 |         1.29 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                |                5 |              9 |         1.80 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                |                1 |              9 |         9.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                                                                                    | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                        |                4 |              9 |         2.25 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSobel_0_3_800_1280_0_4_8_2_2_2_24_32_3_false_U0/grp_xFSobel3x3_0_3_800_1280_0_4_8_2_2_2_24_32_161_3_9_false_s_fu_70/col_V_8_reg_2851[8]_i_1_n_4                                                                                            |                                                                                                                                                                                                                                                                                                                |                3 |              9 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                                                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                        |                3 |              9 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                        |                5 |              9 |         1.80 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/gmem2_m_axi_U/bus_write/fifo_resp/last_sect_buf                                                                                                                                                                                                                                                                                                                        | system_i/canny_accel_0/inst/gmem2_m_axi_U/bus_write/fifo_resp/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_0[0]                                                                                                                                                                                                         |                3 |              9 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                |                1 |              9 |         9.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                                                                                                | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                        |                5 |              9 |         1.80 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem4_m_axi_U/wreq_throttle/throttl_cnt[8]_i_1__0_n_4                                                                                                                                                                                                                                                                                                            | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                2 |              9 |         4.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                |                3 |              9 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                  |                3 |             10 |         3.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_read/rs_rdata/state_reg[0]_5[0]                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                |                7 |             10 |         1.43 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                        |                5 |             10 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                                                                                                                     | system_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                       |                2 |             10 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSobel_0_3_800_1280_0_4_8_2_2_2_24_32_3_false_U0/grp_xFSobel3x3_0_3_800_1280_0_4_8_2_2_2_24_32_161_3_9_false_s_fu_70/ap_CS_fsm_state3                                                                                                       |                                                                                                                                                                                                                                                                                                                |                4 |             10 |         2.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFPackNMS_11_11_800_1280_13_13_8_32_2_2_6_24_U0/ap_CS_fsm_state8                                                                                                                                                                             | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFPackNMS_11_11_800_1280_13_13_8_32_2_2_6_24_U0/i_reg_133                                                                                                |                2 |             10 |         5.00 |
|  cam_pclk_0_IBUF_BUFG                    | system_i/video_image_process_0/inst/u_rgb2ycbcr/rgb_clken_d_reg[2]_0[0]                                                                                                                                                                                                                                                                                                                            | system_i/video_image_process_0/inst/u_rgb2ycbcr/Q[0]                                                                                                                                                                                                                                                           |                2 |             10 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFPackNMS_11_11_800_1280_13_13_8_32_2_2_6_24_U0/ap_CS_fsm_state2                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                |                2 |             10 |         5.00 |
|  cam_pclk_1_IBUF_BUFG                    | system_i/video_image_process_1/inst/u_rgb2ycbcr/rgb_clken_d_reg[2]_0[0]                                                                                                                                                                                                                                                                                                                            | system_i/video_image_process_1/inst/u_rgb2ycbcr/Q[0]                                                                                                                                                                                                                                                           |                3 |             10 |         3.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFMagnitudeKernel_3_3_800_1280_4_4_8_2_2_2_32_32_160_U0/ap_CS_fsm_state5                                                                                                                                                                     | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFMagnitudeKernel_3_3_800_1280_4_4_8_2_2_2_32_32_160_U0/i_reg_127                                                                                        |                2 |             10 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                     | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  cam_pclk_2_IBUF_BUFG                    | system_i/video_image_process_2/inst/u_rgb2ycbcr/rgb_clken_d_reg[2]_0[0]                                                                                                                                                                                                                                                                                                                            | system_i/video_image_process_2/inst/u_rgb2ycbcr/Q[0]                                                                                                                                                                                                                                                           |                2 |             10 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFDuplicate_rows_3_800_1280_4_8_2_2_2_2_2_2_32_160_U0/Q[1]                                                                                                                                                                                   | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/img_height_c24_U/SR[0]                                                                                                                                   |                2 |             10 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFDuplicate_rows_3_800_1280_4_8_2_2_2_2_2_2_32_160_U0/ap_CS_fsm_state2                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                |                2 |             10 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/ap_CS_fsm_state107                                                                                                                                                                                                                                                                                                                                               | system_i/edgetracing_accel_0/inst/ii_reg_818                                                                                                                                                                                                                                                                   |                3 |             10 |         3.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/ap_CS_fsm_state81                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                |                3 |             10 |         3.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                                                                                                                     | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                       |                4 |             10 |         2.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFAngleKernel_3_0_800_1280_4_0_8_2_2_32_24_160_480_U0/ap_CS_fsm_state8                                                                                                                                                                       | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFAngleKernel_3_0_800_1280_4_0_8_2_2_32_24_160_480_U0/i_V_reg_159                                                                                        |                2 |             10 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFMagnitudeKernel_3_3_800_1280_4_4_8_2_2_2_32_32_160_U0/ap_CS_fsm_state2                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                |                2 |             10 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/s2mm_hrd_resetn                                                                                                                                                                                            |                3 |             10 |         3.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/col_V_11_reg_392_pp1_iter1_reg0                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                |                4 |             10 |         2.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                        |                3 |             10 |         3.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0/icmp_ln207_reg_1820[0]_i_1_n_4                                                                                                                                              |                                                                                                                                                                                                                                                                                                                |                3 |             10 |         3.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFAngleKernel_3_0_800_1280_4_0_8_2_2_32_24_160_480_U0/ap_CS_fsm_state2                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                |                2 |             10 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/xfMat2Array_64_11_800_1280_32_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/p_6_in                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                |                5 |             10 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/s2mm_hrd_resetn                                                                                                                                                                                            |                3 |             10 |         3.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                        |                4 |             10 |         2.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/s2mm_hrd_resetn                                                                                                                                                                                            |                4 |             10 |         2.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/p_dst_data_U/mOutPtr[9]_i_1_n_4                                                                                                                                                                                                              | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                3 |             10 |         3.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                                                                                                                         | system_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                       |                4 |             10 |         2.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/img_height_c27_U/U_canny_accel_fifo_w10_d3_S_ram/shiftReg_ce                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                |                1 |             10 |        10.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_CS_fsm_state11                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                |                3 |             11 |         3.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/grp_fu_1107_ap_start                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                |                3 |             11 |         3.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s07_entry_pipeline/s07_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                |                5 |             11 |         2.20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s07_entry_pipeline/s07_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                |                2 |             11 |         5.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/areset_r                                                                                                                                                     |                4 |             11 |         2.75 |
|  cam_pclk_2_IBUF_BUFG                    |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                 |                4 |             11 |         2.75 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                      |                2 |             11 |         5.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/areset_r                                                                                                                                                     |                4 |             11 |         2.75 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                                                                                                                        | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                                                                 |                4 |             11 |         2.75 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/udiv_11s_6ns_11_15_seq_1_U43/edgetracing_accel_udiv_11s_6ns_11_15_seq_1_div_U/edgetracing_accel_udiv_11s_6ns_11_15_seq_1_div_u_0/E[0]                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                |                3 |             11 |         3.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s05_entry_pipeline/s05_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                |                5 |             11 |         2.20 |
|  cam_pclk_0_IBUF_BUFG                    |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                 |                5 |             11 |         2.20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/edgetracing_accel_0/inst/urem_13ns_3ns_13_17_seq_1_U45/edgetracing_accel_urem_13ns_3ns_13_17_seq_1_div_U/edgetracing_accel_urem_13ns_3ns_13_17_seq_1_div_u_0/remd_tmp[12]_i_1_n_4                                                                                                                     |                2 |             11 |         5.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/cmp144_reg_31810                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                |                4 |             11 |         2.75 |
|  cam_pclk_1_IBUF_BUFG                    |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                 |                3 |             11 |         3.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem4_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[91][0]                                                                                                                                                                                                                                                                                                          | system_i/edgetracing_accel_0/inst/gmem4_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[91]_1[0]                                                                                                                                                                                                                    |                3 |             11 |         3.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/E[0]                                                                                                                                                                                                                                                                                      | system_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/areset                                                                                                                                                                                                                                 |                3 |             11 |         3.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSobel_0_3_800_1280_0_4_8_2_2_2_24_32_3_false_U0/grp_xFSobel3x3_0_3_800_1280_0_4_8_2_2_2_24_32_161_3_9_false_s_fu_70/ap_CS_fsm_state16                                                                                                      | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSobel_0_3_800_1280_0_4_8_2_2_2_24_32_3_false_U0/grp_xFSobel3x3_0_3_800_1280_0_4_8_2_2_2_24_32_161_3_9_false_s_fu_70/clear                              |                3 |             11 |         3.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0/sel                                                                                                                                                                         | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0/clear                                                                                   |                3 |             11 |         3.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/areset_r                                                                                                                                                     |                3 |             11 |         3.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s05_entry_pipeline/s05_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                |                2 |             11 |         5.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/img_height_c24_U/shiftReg_ce                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                |                1 |             11 |        11.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s06_entry_pipeline/s06_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                |                6 |             11 |         1.83 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s06_entry_pipeline/s06_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                |                3 |             11 |         3.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s04_nodes/s04_aw_node/inst/inst_si_handler/E[0]                                                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s05_nodes/s05_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                      |                3 |             11 |         3.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0/sel                                                                                                                                                                         | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0/read_ind_V_reg_499[6]                                                                   |                4 |             12 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/xfMat2Array_64_11_800_1280_32_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/p_c_i_U/U_canny_accel_fifo_w7_d2_S_x_ram/shiftReg_ce                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                |                2 |             12 |         6.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/udiv_12ns_11ns_12_16_seq_1_U44/edgetracing_accel_udiv_12ns_11ns_12_16_seq_1_div_U/edgetracing_accel_udiv_12ns_11ns_12_16_seq_1_div_u_0/E[0]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                |                4 |             12 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                                                                                                                                                 | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                      |                4 |             12 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                     | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                3 |             12 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/xfMat2Array_64_11_800_1280_32_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/p_c11_i_U/U_canny_accel_fifo_w7_d2_S_x_ram/shiftReg_ce                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                |                4 |             12 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_si_handler/gen_si_handler.gen_arbiter_rr_normal_area.inst_arbiter/s_sc_valid                                                                                                                                                                                                                                                                 | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                      |                4 |             12 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/E[0]                                                                                                                                                                                                                                                                                      | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                       |                3 |             12 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/E[0]                                                                                                                                                                                                                                                                                      | system_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                      |                2 |             12 |         6.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                                                                                                                     | system_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                                                                                          |                5 |             12 |         2.40 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_read/rs_rdata/i_reg_7190                                                                                                                                                                                                                                                                                                                       | system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[64]_5                                                                                                                                                                                                                          |                2 |             12 |         6.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s07_nodes/s07_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/E[0]                                                                                                                                                                                                                                                                                      | system_i/axi_smc/inst/s07_nodes/s07_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                       |                3 |             12 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s07_nodes/s07_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/E[0]                                                                                                                                                                                                                                                                                      | system_i/axi_smc/inst/s06_nodes/s06_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                      |                3 |             12 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/gen_si_handler.gen_request_fifos.gen_req_fifo[5].inst_req_fifo/gen_xpm_memory_fifo.inst_fifo/s_sc_valid                                                                                                                                                                                                                            | system_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/areset                                                                                                                                                                                                                                          |                3 |             12 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                                                                                                                        | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/areset                                                                                                                                                                                                                                 |                3 |             12 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                                                                                                                        | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                      |                6 |             12 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                                                                                                                        | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                                                                                          |                4 |             12 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                                                                                                                         | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                       |                5 |             12 |         2.40 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/xfMat2Array_64_11_800_1280_32_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/cols_c_i_U/U_canny_accel_fifo_w11_d2_S_x_ram/shiftReg_ce                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                |                3 |             12 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                                                                                                                     | system_i/axi_smc/inst/s07_nodes/s07_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                       |                2 |             12 |         6.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                                                                                                                     | system_i/axi_smc/inst/s07_nodes/s07_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                       |                2 |             12 |         6.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                                                                                                                         | system_i/axi_smc/inst/s07_nodes/s07_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                       |                3 |             12 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s05_nodes/s05_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                                                                                                                     | system_i/axi_smc/inst/s05_nodes/s05_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                       |                3 |             12 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s06_nodes/s06_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                                                                                                                     | system_i/axi_smc/inst/s06_nodes/s06_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                       |                3 |             12 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s06_nodes/s06_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                                                                                                                     | system_i/axi_smc/inst/s06_nodes/s06_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                       |                3 |             12 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s05_nodes/s05_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/E[0]                                                                                                                                                                                                                                                                                      | system_i/axi_smc/inst/s06_nodes/s06_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                      |                3 |             12 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s05_nodes/s05_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/E[0]                                                                                                                                                                                                                                                                                      | system_i/axi_smc/inst/s05_nodes/s05_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                       |                2 |             12 |         6.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s07_nodes/s07_r_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                                                                                                                     | system_i/axi_smc/inst/s04_nodes/s04_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                       |                2 |             12 |         6.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/xfMat2Array_64_11_800_1280_32_2_1_U0/grp_Mat2Axi_fu_62/cols_c_U/U_canny_accel_fifo_w11_d2_S_x0_ram/shiftReg_ce                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                |                2 |             12 |         6.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                                                                                                                     | system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                       |                2 |             12 |         6.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                |                1 |             12 |        12.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                                            | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                        |                1 |             12 |        12.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s07_nodes/s07_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                  |                7 |             12 |         1.71 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/E[0]                                                                                                                                                                                                                                                                                      | system_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/areset                                                                                                                                                                                                                                                   |                5 |             12 |         2.40 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/inst_ingress/inst_pipeline_valid/ingress_valid                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                      |                5 |             12 |         2.40 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/xfMat2Array_64_11_800_1280_32_2_1_U0/grp_Mat2Axi_fu_62/cols_c11_U/U_canny_accel_fifo_w11_d2_S_x0_ram/shiftReg_ce                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                |                2 |             12 |         6.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                |                1 |             12 |        12.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                                            | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                        |                3 |             12 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_write/buff_wdata/i_1_reg_7740                                                                                                                                                                                                                                                                                                                  | system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_write/buff_wdata/ap_enable_reg_pp1_iter0_reg_0                                                                                                                                                                                                             |                2 |             12 |         6.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                |                1 |             12 |        12.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                                            | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                        |                2 |             12 |         6.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0/sel                                                                                                                                                                         | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0/row_ind_V_reg_5110_in[8]                                                                |                5 |             12 |         2.40 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/E[0]                                                                                                                                                                                                                                                                                      | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                       |                5 |             13 |         2.60 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/E[0]                                                                                                                                                                                                                                        | system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                                                             |                7 |             13 |         1.86 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_dqual_reg                                                                                                                                                                                                                                                                                       | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_1_n_4                                                                                                                                                                                      |                3 |             13 |         4.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                  |                5 |             13 |         2.60 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0/sel                                                                                                                                                                         | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0/write_ind_V_reg_487[12]_i_1_n_4                                                         |                3 |             13 |         4.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/grp_fu_1123_ap_start                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                |                3 |             13 |         4.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                |                2 |             13 |         6.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_si_handler/E[0]                                                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s04_entry_pipeline/s04_transaction_regulator/inst/areset                                                                                                                                                                                                                                 |                2 |             13 |         6.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/E[0]                                                                                                                                                                                                                                        | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                                                             |                8 |             13 |         1.62 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/E[0]                                                                                                                                                                                                                          | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                                                             |                6 |             13 |         2.17 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/urem_13ns_3ns_13_17_seq_1_U45/edgetracing_accel_urem_13ns_3ns_13_17_seq_1_div_U/edgetracing_accel_urem_13ns_3ns_13_17_seq_1_div_u_0/E[0]                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                |                2 |             13 |         6.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/E[0]                                                                                                                                                                                                                          | system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                                                             |                3 |             13 |         4.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/urem_13ns_3ns_13_17_seq_1_U45/edgetracing_accel_urem_13ns_3ns_13_17_seq_1_div_U/start0                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                |                4 |             13 |         3.25 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_dqual_reg                                                                                                                                                                                                                                                                                       | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_1_n_4                                                                                                                                                                                      |                3 |             13 |         4.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/ap_CS_fsm_state46                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                |                2 |             13 |         6.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                  |                3 |             13 |         4.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/E[0]                                                                                                                                                                                                                                        | system_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                                                             |                6 |             13 |         2.17 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                |                2 |             13 |         6.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_push_dqual_reg                                                                                                                                                                                                                                                                                       | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_next_calc_error_reg_i_1_n_4                                                                                                                                                                                      |                3 |             13 |         4.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                |                2 |             13 |         6.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_CS_fsm_state11                                                                                                                                                                    | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/row_ind_V_4_reg_2443                                                                             |                4 |             13 |         3.25 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/E[0]                                                                                                                                                                                                                          | system_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                                                             |                3 |             13 |         4.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/E[0]                                                                                                                                                                                                                                                         | system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg[0]                                                         |                4 |             14 |         3.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/mul_mul_10ns_6ns_15_4_1_U53/edgetracing_accel_mul_mul_10ns_6ns_15_4_1_DSP48_6_U/E[0]                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                |                2 |             14 |         7.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                |                7 |             14 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                                                                         |                6 |             14 |         2.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                           |                6 |             14 |         2.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s06_nodes/s06_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                9 |             14 |         1.56 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                           |                5 |             14 |         2.80 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/E[0]                                                                                                                                                                                                                                                         | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg[0]                                                         |                4 |             14 |         3.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.FSYNC_OUT_CDC_I_FLUSH_SOF/E[0]                                                                                                                                                                                                                                                         | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.fsize_mismatch_err_flag_int_reg[0]                                                         |                3 |             14 |         4.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                      | system_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                  |                1 |             14 |        14.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                |                2 |             14 |         7.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                |                6 |             14 |         2.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_si_handler/areset_r                                                                                                                                                                                                                                       |                6 |             14 |         2.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s01_entry_pipeline/s01_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.load_mesg                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                |                8 |             14 |         1.75 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s02_entry_pipeline/s02_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                |                3 |             14 |         4.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                |                2 |             14 |         7.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                                                                                                                         | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                       |                5 |             14 |         2.80 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_write/buff_wdata/i_1_reg_7740                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                |                5 |             14 |         2.80 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                           |                5 |             14 |         2.80 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[64][0]                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                |                5 |             14 |         2.80 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSobel_0_3_800_1280_0_4_8_2_2_2_24_32_3_false_U0/grp_xFSobel3x3_0_3_800_1280_0_4_8_2_2_2_24_32_161_3_9_false_s_fu_70/icmp_ln201_reg_2856[0]_i_1_n_4                                                                                         |                                                                                                                                                                                                                                                                                                                |                5 |             14 |         2.80 |
|  cam_pclk_0_IBUF_BUFG                    |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/ov5640_capture_data_0/inst/rst_n_syn                                                                                                                                                                                                                                                                  |                4 |             15 |         3.75 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                     | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                2 |             15 |         7.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s06_nodes/s06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                      | system_i/axi_smc/inst/s06_nodes/s06_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                  |                4 |             15 |         3.75 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Array2xfMat_64_0_800_1280_8_2_U0/grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_29s_32_1_1_U33/canny_accel_mul_32s_29s_32_1_1_Multiplier_0_U/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                |                5 |             15 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSobel_0_3_800_1280_0_4_8_2_2_2_24_32_3_false_U0/grp_xFSobel3x3_0_3_800_1280_0_4_8_2_2_2_24_32_161_3_9_false_s_fu_70/p_1_in5_in                                                                                                             |                                                                                                                                                                                                                                                                                                                |                9 |             15 |         1.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/E[0]                                                                                                                                                                                                                                                                                                     | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg[0]                                                                                                                                                  |                5 |             15 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/E[0]                                                                                                                                                                                                                                                                                                     | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg[0]                                                                                                                                                  |                5 |             15 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/E[0]                                                                                                                                                                                                                                                                                                     | system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/GEN_SPRT_FOR_S2MM.GEN_FLUSH_SOF_TREADY.s2mm_fsize_less_err_flag_10_reg[0]                                                                                                                                                  |                6 |             15 |         2.50 |
|  cam_pclk_2_IBUF_BUFG                    |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/ov5640_capture_data_2/inst/rst_n_syn                                                                                                                                                                                                                                                                  |                4 |             15 |         3.75 |
|  cam_pclk_1_IBUF_BUFG                    |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/ov5640_capture_data_1/inst/rst_n_syn                                                                                                                                                                                                                                                                  |                4 |             15 |         3.75 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s06_nodes/s06_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                |                1 |             16 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[3]                                                                                                                                                                                                                         | system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                                                             |                7 |             16 |         2.29 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[3]                                                                                                                                                                                                                         | system_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                |                1 |             16 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                |                1 |             16 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[3]                                                                                                                                                                                                                         | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                                                             |               10 |             16 |         1.60 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]_0[0]                                                                                                                                           | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                                                             |                9 |             16 |         1.78 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                |                1 |             16 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/xfMat2Array_64_11_800_1280_32_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/rows_c_i_U/U_canny_accel_fifo_w16_d3_S_ram/shiftReg_ce                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                |                1 |             16 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[15]_i_1_n_4                                                                                                                                                                                                                                               | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                            |                5 |             16 |         3.20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/xfMat2Array_64_11_800_1280_32_2_1_U0/grp_Mat2Axi_fu_62/addrbound_U0/Q[1]                                                                                                                                                                                                                                                                                               | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                3 |             16 |         5.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                |                1 |             16 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[15]_i_1_n_4                                                                                                                                                                                                                                               | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                            |                2 |             16 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s06_nodes/s06_ar_node/inst/inst_si_handler/E[0]                                                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s06_nodes/s06_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                      |                6 |             16 |         2.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                |                1 |             16 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s07_nodes/s07_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                |                1 |             16 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/img_width_c21_U/U_canny_accel_fifo_w11_d2_S_ram/shiftReg_ce_0                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                |                3 |             16 |         5.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[15]_i_1_n_4                                                                                                                                                                                                                                                          | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                            |                2 |             16 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]                                                                                                                                                | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                |                1 |             16 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                |                1 |             16 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s05_nodes/s05_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                |                1 |             16 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/dst_mat_rows_c_U/U_canny_accel_fifo_w32_d4_S_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                |                1 |             16 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[15]_i_1_n_4                                                                                                                                                                                                                                                          | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                            |                2 |             16 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[15]_i_1_n_4                                                                                                                                                                                                                                               | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                            |                2 |             16 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[15]_i_1_n_4                                                                                                                                                                                                                                               | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                            |                4 |             16 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/xfMat2Array_64_11_800_1280_32_2_1_U0/grp_Mat2Axi_fu_62/AxiStream2Axi_U0/i_V_reg_1070                                                                                                                                                                                                                                                                                   | system_i/canny_accel_0/inst/xfMat2Array_64_11_800_1280_32_2_1_U0/grp_Mat2Axi_fu_62/AxiStream2Axi_U0/i_V_reg_107                                                                                                                                                                                                |                3 |             16 |         5.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_fifo_req.inst_fifo_req/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                |                1 |             16 |        16.00 |
|  cam_pclk_1_IBUF_BUFG                    | system_i/ov5640_capture_data_1/inst/cmos_data_16b_0                                                                                                                                                                                                                                                                                                                                                | system_i/ov5640_capture_data_1/inst/rst_n_syn                                                                                                                                                                                                                                                                  |                2 |             16 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[15]_i_1_n_4                                                                                                                                                                                                                                               | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                            |                5 |             16 |         3.20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                     | system_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                2 |             16 |         8.00 |
|  cam_pclk_2_IBUF_BUFG                    | system_i/ov5640_capture_data_2/inst/cmos_data_16b_0                                                                                                                                                                                                                                                                                                                                                | system_i/ov5640_capture_data_2/inst/rst_n_syn                                                                                                                                                                                                                                                                  |                3 |             16 |         5.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[15]_i_1_n_4                                                                                                                                                                                                                                                          | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                            |                2 |             16 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[15]_i_1_n_4                                                                                                                                                                                                                                               | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                            |                2 |             16 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFPackNMS_11_11_800_1280_13_13_8_32_2_2_6_24_U0/ap_condition_498                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                |               11 |             16 |         1.45 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFPackNMS_11_11_800_1280_13_13_8_32_2_2_6_24_U0/ap_condition_498                                                                                                                                                                             | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFPackNMS_11_11_800_1280_13_13_8_32_2_2_6_24_U0/ap_phi_reg_pp0_iter0_val_V_14_reg_165[31]_i_1_n_4                                                        |               13 |             16 |         1.23 |
|  cam_pclk_0_IBUF_BUFG                    | system_i/ov5640_capture_data_0/inst/cmos_data_16b_0                                                                                                                                                                                                                                                                                                                                                | system_i/ov5640_capture_data_0/inst/rst_n_syn                                                                                                                                                                                                                                                                  |                3 |             16 |         5.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFPackNMS_11_11_800_1280_13_13_8_32_2_2_6_24_U0/ap_condition_493                                                                                                                                                                             | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFPackNMS_11_11_800_1280_13_13_8_32_2_2_6_24_U0/ap_phi_reg_pp0_iter0_val_V_13_reg_156[15]_i_1_n_4                                                        |               10 |             16 |         1.60 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                |                1 |             16 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFPackNMS_11_11_800_1280_13_13_8_32_2_2_6_24_U0/ap_condition_225                                                                                                                                                                             | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFPackNMS_11_11_800_1280_13_13_8_32_2_2_6_24_U0/ap_phi_reg_pp0_iter1_val_V_15_reg_174[47]_i_1_n_4                                                        |               13 |             16 |         1.23 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                |                3 |             17 |         5.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_read/rs_rdata/ap_CS_fsm_reg[64]_0[0]                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                |               10 |             17 |         1.70 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/ap_CS_fsm_state98                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                |                6 |             17 |         2.83 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/el_reg_5660                                                                                                                                                                                                                                                                                                                       | system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/el_reg_566                                                                                                                                                                                                                                    |                3 |             17 |         5.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/gmem2_m_axi_U/bus_write/fifo_resp/E[0]                                                                                                                                                                                                                                                                                                                                 | system_i/canny_accel_0/inst/gmem2_m_axi_U/bus_write/fifo_wreq/wreq_handling_reg[0]                                                                                                                                                                                                                             |                3 |             17 |         5.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem4_m_axi_U/bus_write/buff_wdata/push                                                                                                                                                                                                                                                                                                                          | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                6 |             17 |         2.83 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFAngleKernel_3_0_800_1280_4_0_8_2_2_32_24_160_480_U0/ap_CS_fsm_state1                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                |                4 |             18 |         4.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s06_nodes/s06_aw_node/inst/inst_si_handler/E[0]                                                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s06_nodes/s06_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                      |                6 |             18 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/Q[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                |                7 |             18 |         2.57 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                           | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                          |                7 |             18 |         2.57 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                                                      | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                          |                5 |             18 |         3.60 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                           | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                          |                6 |             18 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Array2xfMat_64_0_800_1280_8_2_U0/grp_Axi2Mat_fu_82/Axi2AxiStream_U0/c_V_reg_156[0]_i_2_n_4                                                                                                                                                                                                                                                                             | system_i/canny_accel_0/inst/Array2xfMat_64_0_800_1280_8_2_U0/grp_Axi2Mat_fu_82/Axi2AxiStream_U0/c_V_reg_156                                                                                                                                                                                                    |                3 |             18 |         6.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSobel_0_3_800_1280_0_4_8_2_2_2_24_32_3_false_U0/ap_CS_fsm_state1                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                |                7 |             18 |         2.57 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s07_nodes/s07_ar_node/inst/inst_si_handler/E[0]                                                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s07_nodes/s07_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                      |                4 |             18 |         4.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdpp1_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                           | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                          |                7 |             18 |         2.57 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                                                      | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                          |                6 |             18 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s05_nodes/s05_ar_node/inst/inst_si_handler/E[0]                                                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s05_nodes/s05_ar_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                      |                5 |             18 |         3.60 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s05_nodes/s05_aw_node/inst/inst_si_handler/E[0]                                                                                                                                                                                                                                                                                                                              | system_i/axi_smc/inst/s05_nodes/s05_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                      |                7 |             18 |         2.57 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFDuplicate_rows_3_800_1280_4_8_2_2_2_2_2_2_32_160_U0/Q[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                |                4 |             18 |         4.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s06_nodes/s06_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                                                                                                                                              | system_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                8 |             18 |         2.25 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFMagnitudeKernel_3_3_800_1280_4_4_8_2_2_2_32_32_160_U0/Q[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                |                2 |             18 |         9.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                                                      | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                          |                4 |             18 |         4.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_srls[18].srl_nx1/shift_qual                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                |                3 |             18 |         6.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                |                5 |             18 |         3.60 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_r_cmd_fifo.r_cmd_fifo/gen_pipelined.mesg_reg                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                |                7 |             18 |         2.57 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                |                5 |             18 |         3.60 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Array2xfMat_64_0_800_1280_8_2_U0/grp_Axi2Mat_fu_82/Axi2AxiStream_U0/ap_CS_fsm_state3                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                |                3 |             18 |         6.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                     | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                3 |             18 |         6.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                                                                                                                                              | system_i/axi_smc/inst/s06_nodes/s06_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                7 |             19 |         2.71 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_to_wsc_reg                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                |                2 |             19 |         9.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                      | system_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                  |                3 |             19 |         6.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_to_wsc_reg                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                |                2 |             19 |         9.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_to_wsc_reg                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                |                2 |             19 |         9.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                |                2 |             20 |        10.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/img_height_c_U/U_canny_accel_fifo_w10_d2_S_ram/shiftReg_ce                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                |                5 |             20 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/img_height_c20_U/U_canny_accel_fifo_w10_d2_S_ram/shiftReg_ce_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                |                4 |             20 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                                                                                                                   | system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                           |                6 |             20 |         3.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                                                                                                                   | system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                           |                4 |             20 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                                                                                                                   | system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                           |                5 |             20 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/img_height_c22_U/U_canny_accel_fifo_w10_d2_S_ram/shiftReg_ce                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                |                8 |             20 |         2.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/img_height_c24_U/U_canny_accel_fifo_w10_d2_S_ram/shiftReg_ce_0                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                |                3 |             20 |         6.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/img_height_c26_U/U_canny_accel_fifo_w10_d2_S_ram/shiftReg_ce                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                |                4 |             20 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/img_height_c29_U/U_canny_accel_fifo_w10_d2_S_ram/shiftReg_ce                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                |                2 |             20 |        10.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_read/rs_rdata/i_reg_7190                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                |                4 |             20 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]                                                                                                                                                | system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                                                             |                9 |             20 |         2.22 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/in_mat_rows_c20_U/U_canny_accel_fifo_w32_d2_S_x0_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                |                4 |             20 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                |                2 |             20 |        10.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                |                2 |             20 |        10.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                |                3 |             20 |         6.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                                                                                                                         | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                       |                6 |             20 |         3.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                                                                                                                                       | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                  |                6 |             20 |         3.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                |                3 |             20 |         6.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]                                                                                                                                                | system_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                                                             |                8 |             20 |         2.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s07_nodes/s07_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                                                                                                                                              | system_i/axi_smc/inst/s07_nodes/s07_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                7 |             20 |         2.86 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s07_nodes/s07_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                                                                                                                                              | system_i/axi_smc/inst/s05_nodes/s05_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |               10 |             20 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                |                3 |             20 |         6.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]_0[0]                                                                                                                                           | system_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                                                             |               11 |             21 |         1.91 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                      | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                  |                3 |             21 |         7.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                |                9 |             21 |         2.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s05_nodes/s05_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                                                                                                                                               | system_i/axi_smc/inst/s05_nodes/s05_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                  |                5 |             21 |         4.20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_s2mm_cdc_tig_reg[2]_0[0]                                                                                                                                           | system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                                                             |               11 |             21 |         1.91 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/count_inst/state                                                                                                                                                                                                                                                                                                                               | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                3 |             21 |         7.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/in_mat_cols_c21_U/U_canny_accel_fifo_w32_d2_S_x0_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                |                7 |             22 |         3.14 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                |               11 |             22 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                                                                                                                                          | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                                                          |                5 |             22 |         4.40 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_0                                                                                                                                                         | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_inhibit_rdy_n_reg_1                                                                                                                   |                4 |             22 |         5.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                                                                                                                                          | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                                                          |                6 |             22 |         3.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/img_width_c_U/U_canny_accel_fifo_w11_d2_S_ram/shiftReg_ce                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                |                5 |             22 |         4.40 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/img_width_c23_U/U_canny_accel_fifo_w11_d2_S_ram/shiftReg_ce                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                |                6 |             22 |         3.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/img_width_c25_U/U_canny_accel_fifo_w11_d2_S_ram/shiftReg_ce                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                |                5 |             22 |         4.40 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/img_width_c30_U/U_canny_accel_fifo_w11_d2_S_ram/shiftReg_ce                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                |                6 |             22 |         3.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                                                                                                                                              | system_i/axi_smc/inst/s07_nodes/s07_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                7 |             22 |         3.14 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_0                                                                                                                                                         | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_inhibit_rdy_n_reg_1                                                                                                                   |                3 |             22 |         7.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_0                                                                                                                                                         | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_inhibit_rdy_n_reg_1                                                                                                                   |                4 |             22 |         5.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_CS_fsm_state4                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                |                3 |             22 |         7.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0/ap_CS_fsm_state4                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                |                4 |             22 |         5.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                                                                                                                                          | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                                                          |                4 |             22 |         5.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/udiv_12ns_11ns_12_16_seq_1_U44/edgetracing_accel_udiv_12ns_11ns_12_16_seq_1_div_U/start0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                |                5 |             23 |         4.60 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/s05_nodes/s05_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |               11 |             23 |         2.09 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                                                                                                                                                                                                           | system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_read/rs_rreq/data_p2[92]_i_1_n_4                                                                                                                                                                                                                           |                7 |             23 |         3.29 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                                                                                                                                                                                        | system_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                      |                7 |             24 |         3.43 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                |               15 |             24 |         1.60 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s05_nodes/s05_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                                                                                                                                              | system_i/axi_smc/inst/s06_nodes/s06_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |               10 |             24 |         2.40 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                |               10 |             24 |         2.40 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s06_nodes/s06_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/E[0]                                                                                                                                                                                                                                                                                      | system_i/axi_smc/inst/s06_nodes/s06_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                       |                8 |             24 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ap_CS_fsm_state6                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                |               12 |             24 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[2]                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                |               16 |             24 |         1.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                      | system_i/axi_smc/inst/s07_nodes/s07_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                  |                7 |             24 |         3.43 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[1]                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                |                2 |             24 |        12.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                |                9 |             24 |         2.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s07_nodes/s07_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                                                                                                                                              | system_i/axi_smc/inst/s06_nodes/s06_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |               11 |             24 |         2.18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                |               13 |             24 |         1.85 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/E[0]                                                                                                                                                                                                                                                                                      | system_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                                                                                       |                7 |             24 |         3.43 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[2]                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                |               12 |             24 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[2]                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                |               12 |             24 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_data0                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                |               10 |             24 |         2.40 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[1]                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                |               12 |             24 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/gaussian_mat_data_U/E[0]                                                                                                                                                                                                                     | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/row_V_reg_3680                                                                                   |                6 |             24 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                                                                                                                                              | system_i/axi_smc/inst/s07_nodes/s07_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                9 |             25 |         2.78 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                |               14 |             25 |         1.79 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                |               13 |             25 |         1.92 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s05_nodes/s05_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                                                                                                                                              | system_i/axi_smc/inst/s07_nodes/s07_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                  |               13 |             25 |         1.92 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFPackNMS_11_11_800_1280_13_13_8_32_2_2_6_24_U0/ap_CS_fsm_state1                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                |                8 |             25 |         3.12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s05_nodes/s05_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                                                                                                                                              | system_i/axi_smc/inst/s07_nodes/s07_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                7 |             25 |         3.57 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/acc_reg_en[0]                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                |               14 |             25 |         1.79 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s07_nodes/s07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                                                                                                                                               | system_i/axi_smc/inst/s06_nodes/s06_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                  |                9 |             26 |         2.89 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_write/buff_wdata/icmp_ln387_reg_2946_reg[0][0]                                                                                                                                                                                                                                                                                                 | system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_write/rs_wreq/ap_CS_fsm_reg[68][0]                                                                                                                                                                                                                         |                6 |             26 |         4.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/start_for_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_falsebkb_U/shiftReg_ce                                                                                                                                               |                                                                                                                                                                                                                                                                                                                |                3 |             26 |         8.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                |               14 |             26 |         1.86 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                |               15 |             26 |         1.73 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s06_nodes/s06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                                                                                                                                              | system_i/axi_smc/inst/s07_nodes/s07_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |               10 |             26 |         2.60 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/state_reg[0]_0                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                |               16 |             26 |         1.62 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                     | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                3 |             27 |         9.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/sig_data_reg_out_en                                                                                                                                                                                       | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1[0]                                                                                                    |                8 |             27 |         3.38 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/sig_data_reg_out_en                                                                                                                                                                                       | system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1[0]                                                                                                    |                4 |             27 |         6.75 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_s_ready_dup                                                                                                                                                                                                                                                                                                | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1[0]                                                                                                    |                8 |             27 |         3.38 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_upsizer_conversion.axisc_upsizer_0/sig_data_reg_out_en                                                                                                                                                                                       | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I/SR[0]                                                                                                                                                                           |                5 |             27 |         5.40 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_s_ready_dup                                                                                                                                                                                                                                                                                                | system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d4_1[0]                                                                                                    |                4 |             27 |         6.75 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_S2MM_DRE_ON_SKID.I_S2MM_SKID_FLUSH_SOF/sig_s_ready_dup                                                                                                                                                                                                                                                                                                | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_FOR_ASYNC_FLUSH_SOF.STRM_WR_HALT_CDC_I/SR[0]                                                                                                                                                                           |                5 |             27 |         5.40 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                     | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                  |                2 |             28 |        14.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                     | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                  |                2 |             28 |        14.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s07_nodes/s07_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                                                                                                                                              | system_i/axi_smc/inst/s06_nodes/s06_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                8 |             28 |         3.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/ap_CS_fsm_state53                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                |                8 |             29 |         3.62 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                                                                                                                                              | system_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |               16 |             29 |         1.81 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]                                                                                                                                                                                                                                                                                                            | system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_write/fifo_wreq/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N[0]                                                                                                                                                                                                     |                4 |             29 |         7.25 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                      | system_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                  |                3 |             29 |         9.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                      | system_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                  |               10 |             30 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s05_nodes/s05_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                                                                                                                                              | system_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |               16 |             30 |         1.88 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/xfMat2Array_64_11_800_1280_32_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/indvar_flatten_reg_1150                                                                                                                                                                                                                                               | system_i/canny_accel_0/inst/xfMat2Array_64_11_800_1280_32_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/indvar_flatten_reg_115                                                                                                                                                            |                5 |             30 |         6.00 |
|  cam_pclk_2_IBUF_BUFG                    | system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                                                                                                                                                        | system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                 |                6 |             30 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/control_s_axi_U/ar_hs                                                                                                                                                                                                                                                                                                                                                  | system_i/canny_accel_0/inst/control_s_axi_U/rdata[31]_i_1_n_4                                                                                                                                                                                                                                                  |               19 |             30 |         1.58 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Array2xfMat_64_0_800_1280_8_2_U0/grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_29s_32_1_1_U33/canny_accel_mul_32s_29s_32_1_1_Multiplier_0_U/add_ln674_1_reg_8650                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                |               15 |             30 |         2.00 |
|  cam_pclk_1_IBUF_BUFG                    | system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                                                                                                                                                        | system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                 |                6 |             30 |         5.00 |
|  cam_pclk_0_IBUF_BUFG                    | system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                                                                                                                                                        | system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                                 |                8 |             30 |         3.75 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                     | system_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                3 |             31 |        10.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFPackNMS_11_11_800_1280_13_13_8_32_2_2_6_24_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58_dst_mat_422_write                                                                                            | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFPackNMS_11_11_800_1280_13_13_8_32_2_2_6_24_U0/j_reg_144                                                                                                |                6 |             31 |         5.17 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Array2xfMat_64_0_800_1280_8_2_U0/grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_29s_32_1_1_U33/canny_accel_mul_32s_29s_32_1_1_Multiplier_0_U/i_reg_1460                                                                                                                                                                                           | system_i/canny_accel_0/inst/Array2xfMat_64_0_800_1280_8_2_U0/grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_29s_32_1_1_U33/canny_accel_mul_32s_29s_32_1_1_Multiplier_0_U/i_reg_146                                                                                                        |                4 |             31 |         7.75 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFPackNMS_11_11_800_1280_13_13_8_32_2_2_6_24_U0/j_1_reg_5520                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                |                4 |             31 |         7.75 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s07_nodes/s07_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                                                                                                                                              | system_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |               12 |             31 |         2.58 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/xfMat2Array_64_11_800_1280_32_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/ap_CS_fsm_state4                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                |                6 |             31 |         5.17 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s01_nodes/s01_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                |                2 |             32 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[4]                                                                                                                                                                                                                         | system_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                                                             |               15 |             32 |         2.13 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s02_nodes/s02_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                |                2 |             32 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s05_nodes/s05_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                                                                                                                                              | system_i/axi_smc/inst/s07_nodes/s07_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |               13 |             32 |         2.46 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_nodes/m00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                |                2 |             32 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_read/rs_rdata/icmp_ln332_1_reg_2838_reg[0]                                                                                                                                                                                                                                                                                                     | system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_read/rs_rdata/icmp_ln332_1_reg_2838_reg[0]_1[0]                                                                                                                                                                                                            |                7 |             32 |         4.57 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Array2xfMat_64_0_800_1280_8_2_U0/grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_29s_32_1_1_U33/canny_accel_mul_32s_29s_32_1_1_Multiplier_0_U/i_reg_1460                                                                                                                                                                                           | system_i/canny_accel_0/inst/Array2xfMat_64_0_800_1280_8_2_U0/grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_29s_32_1_1_U33/canny_accel_mul_32s_29s_32_1_1_Multiplier_0_U/ap_CS_fsm_reg[1]_1                                                                                               |                4 |             32 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[4]                                                                                                                                                                                                                         | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                                                             |               15 |             32 |         2.13 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Array2xfMat_64_0_800_1280_8_2_U0/grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/mul_32s_29s_32_1_1_U33/canny_accel_mul_32s_29s_32_1_1_Multiplier_0_U/ap_enable_reg_pp0_iter0_reg_1[0]                                                                                                                                                                     | system_i/canny_accel_0/inst/Array2xfMat_64_0_800_1280_8_2_U0/grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/AxiStream2MatStream_2_U0_cols_bound_per_npc_read                                                                                                                                      |                4 |             32 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFPackNMS_11_11_800_1280_13_13_8_32_2_2_6_24_U0/ap_condition_225                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                |               18 |             32 |         1.78 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0/ap_CS_fsm_reg[5]_0[0]                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                |               18 |             32 |         1.78 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                |                5 |             32 |         6.40 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s07_nodes/s07_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                |                2 |             32 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/control_s_axi_U/int_cols[31]_i_1_n_4                                                                                                                                                                                                                                                                                                                                   | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |               16 |             32 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/control_s_axi_U/int_img_inp[31]_i_1_n_4                                                                                                                                                                                                                                                                                                                                | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |               16 |             32 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/FSM_sequential_dmacntrl_cs_reg[1][0]                                                                                                                                                                                          | system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                                                             |                4 |             32 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                |                4 |             32 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                |                5 |             32 |         6.40 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                |                4 |             32 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s05_nodes/s05_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                |                2 |             32 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                |                4 |             32 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/control_s_axi_U/int_high_threshold[31]_i_1_n_4                                                                                                                                                                                                                                                                                                                         | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |               22 |             32 |         1.45 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                                                                                                                                          | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INDET_BTT.lsig_absorb2tlast_reg                                                                                                      |                6 |             32 |         5.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                                                                                                                                          | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INDET_BTT.lsig_absorb2tlast_reg                                                                                                      |                5 |             32 |         6.40 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/control_s_axi_U/int_low_threshold[31]_i_1_n_4                                                                                                                                                                                                                                                                                                                          | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |               22 |             32 |         1.45 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/control_s_axi_U/int_img_out[31]_i_1_n_4                                                                                                                                                                                                                                                                                                                                | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |               17 |             32 |         1.88 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                |                4 |             32 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/control_s_axi_U/int_img_out[63]_i_1_n_4                                                                                                                                                                                                                                                                                                                                | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |               17 |             32 |         1.88 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_S2MM_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_S2MM_CDC_I/s2mm_axi2ip_wrce[4]                                                                                                                                                                                                                         | system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                                                             |               17 |             32 |         1.88 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/control_s_axi_U/int_img_inp[63]_i_1_n_4                                                                                                                                                                                                                                                                                                                                | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |               16 |             32 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/control_s_axi_U/int_rows[31]_i_1_n_4                                                                                                                                                                                                                                                                                                                                   | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |               16 |             32 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                                                                                                                                          | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INDET_BTT.lsig_absorb2tlast_reg                                                                                                      |                5 |             32 |         6.40 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/xfMat2Array_64_11_800_1280_32_2_1_U0/grp_Mat2Axi_fu_62/Mat2Axi_Block_split13_proc_U0/shiftReg_ce                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                |               10 |             32 |         3.20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/xfMat2Array_64_11_800_1280_32_2_1_U0/grp_Mat2Axi_fu_62/addrbound_U0/E[0]                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                |                6 |             32 |         5.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s06_nodes/s06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                                                                                                                                              | system_i/axi_smc/inst/s06_nodes/s06_ar_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |               11 |             32 |         2.91 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/xfMat2Array_64_11_800_1280_32_2_1_U0/grp_Mat2Axi_fu_62/rows_c10_U/U_canny_accel_fifo_w16_d2_S_x_ram/shiftReg_ce                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                |                4 |             32 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/xfMat2Array_64_11_800_1280_32_2_1_U0/grp_Mat2Axi_fu_62/rows_c_U/U_canny_accel_fifo_w16_d2_S_x_ram/shiftReg_ce                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                |                4 |             32 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/count_ip_0/inst/count_ip_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                                                                                                                                                                                                                | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |               19 |             32 |         1.68 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/control_s_axi_U/ar_hs                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                |               19 |             32 |         1.68 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/control_s_axi_U/int_img_inp[31]_i_1_n_4                                                                                                                                                                                                                                                                                                                          | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |               14 |             32 |         2.29 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                     | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                4 |             32 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/control_s_axi_U/int_img_inp[63]_i_1_n_4                                                                                                                                                                                                                                                                                                                          | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |               14 |             32 |         2.29 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/control_s_axi_U/int_img_out[31]_i_1_n_4                                                                                                                                                                                                                                                                                                                          | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |               18 |             32 |         1.78 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/control_s_axi_U/int_img_out[63]_i_1_n_4                                                                                                                                                                                                                                                                                                                          | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |               18 |             32 |         1.78 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s06_nodes/s06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                                                                                                                                               | system_i/axi_smc/inst/s06_nodes/s06_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                  |               11 |             32 |         2.91 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/control_s_axi_U/int_rows[31]_i_1_n_4                                                                                                                                                                                                                                                                                                                             | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |               19 |             32 |         1.68 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/FSM_sequential_dmacntrl_cs_reg[1][0]                                                                                                                                                                                          | system_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                                                             |                4 |             32 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                |                2 |             32 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/control_s_axi_U/int_cols[31]_i_1_n_4                                                                                                                                                                                                                                                                                                                             | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |               19 |             32 |         1.68 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                                                                                                                                          | system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                                                                                         |                9 |             32 |         3.56 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/FSM_sequential_dmacntrl_cs_reg[2][0]                                                                                                                                                                                          | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                                                             |                4 |             32 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                                                                                                                                               | system_i/axi_smc/inst/s06_nodes/s06_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                  |               14 |             32 |         2.29 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s05_nodes/s05_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                                                                                                                                               | system_i/axi_smc/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |               19 |             33 |         1.74 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s06_nodes/s06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                      | system_i/axi_smc/inst/s07_nodes/s07_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                  |               13 |             33 |         2.54 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s06_nodes/s06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                                                                                                                                              | system_i/axi_smc/inst/s07_nodes/s07_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |               12 |             33 |         2.75 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s06_nodes/s06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                                                                                                                                              | system_i/axi_smc/inst/s05_nodes/s05_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |               10 |             34 |         3.40 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0/Q[0]                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                |                6 |             34 |         5.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                            |                9 |             34 |         3.78 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                |                6 |             34 |         5.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                            |               11 |             34 |         3.09 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                            |                6 |             34 |         5.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                                                                                                                                                          | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                                                                     |                4 |             35 |         8.75 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                |               10 |             35 |         3.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem4_m_axi_U/bus_write/buff_wdata/icmp_ln433_reg_3088_reg[0]                                                                                                                                                                                                                                                                                                    | system_i/edgetracing_accel_0/inst/gmem4_m_axi_U/bus_write/buff_wdata/SR[0]                                                                                                                                                                                                                                     |                6 |             35 |         5.83 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                                                                                                                                                          | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                                                                     |                4 |             35 |         8.75 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                     | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                  |                4 |             35 |         8.75 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                                                                                                                                                          | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                                                                     |                4 |             35 |         8.75 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                                                                                                                                              | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                                                                                         |                7 |             36 |         5.14 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                                                                                                                                              | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                                                                                         |                7 |             36 |         5.14 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                                                                                                                                              | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/SR[0]                                                                                                                                                                                         |                8 |             36 |         4.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                     | system_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                4 |             37 |         9.25 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_load                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                |               17 |             37 |         2.18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/ap_CS_fsm_state1                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                |                9 |             37 |         4.11 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_load                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                |               18 |             37 |         2.06 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r1_load                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                |               21 |             37 |         1.76 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.lsig_0ffset_cntr_reg[0][0]                                                                                                                                                                                                  | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                        |               14 |             38 |         2.71 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                                                                                                                                                        | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                        |               12 |             38 |         3.17 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.lsig_0ffset_cntr_reg[0][0]                                                                                                                                                                                                  | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                        |               12 |             38 |         3.17 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                                                                                                                                                        | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                        |                8 |             38 |         4.75 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_PACKING.lsig_0ffset_cntr_reg[0][0]                                                                                                                                                                                                  | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                        |               10 |             38 |         3.80 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/E[0]                                                                                                                                                                                                                                        | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                        |                8 |             38 |         4.75 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSobel_0_3_800_1280_0_4_8_2_2_2_24_32_3_false_U0/grp_xFSobel3x3_0_3_800_1280_0_4_8_2_2_2_24_32_161_3_9_false_s_fu_70/ap_CS_fsm_state10                                                                                                      |                                                                                                                                                                                                                                                                                                                |               10 |             40 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                |                7 |             41 |         5.86 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_reg_stall/skid_buffer[1131]_i_1_n_4                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                |                6 |             41 |         6.83 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s06_nodes/s06_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                                                                                                                                              | system_i/axi_smc/inst/s06_nodes/s06_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |               20 |             41 |         2.05 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/skid_buffer[1131]_i_1_n_4                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                |                7 |             41 |         5.86 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s05_nodes/s05_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                                                                                                                                              | system_i/axi_smc/inst/s05_nodes/s05_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |               14 |             41 |         2.93 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                     | system_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                6 |             41 |         6.83 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                     | system_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                3 |             41 |        13.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                |                7 |             41 |         5.86 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1131]_i_1_n_4                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                |                7 |             41 |         5.86 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                |                8 |             41 |         5.12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1131]_i_1__0_n_4                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                |                6 |             42 |         7.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                |                6 |             42 |         7.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/skid_buffer[1131]_i_1__0_n_4                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                |                6 |             42 |         7.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                      | system_i/axi_smc/inst/s05_nodes/s05_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                  |               14 |             42 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/skid_buffer[1131]_i_1__0_n_4                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                |                6 |             42 |         7.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                |                6 |             42 |         7.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                |                6 |             42 |         7.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                     | system_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                3 |             42 |        14.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                      | system_i/axi_smc/inst/s06_nodes/s06_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                  |               10 |             43 |         4.30 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                |                3 |             43 |        14.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                                                                                                                                   | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                                                           |                7 |             43 |         6.14 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                |                3 |             43 |        14.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                                                                                                                                   | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                                                           |                9 |             43 |         4.78 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                |                3 |             43 |        14.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                                                                                                                                   | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                                                           |               12 |             43 |         3.58 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                     | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                5 |             43 |         8.60 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_vdma_2/U0/I_RST_MODULE/prmry_in                                                                                                                                                                                                                                                                   |               14 |             44 |         3.14 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/arr3_V_9_0_reg_685                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                |               23 |             44 |         1.91 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/scndry_out                                                                                                                                                                                                 |                9 |             45 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_read/rs_rdata/i_reg_7190                                                                                                                                                                                                                                                                                                                       | system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_read/rs_rdata/i_reg_719                                                                                                                                                                                                                                    |                7 |             45 |         6.43 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/scndry_out                                                                                                                                                                                                 |               15 |             45 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                                                                                                                                              | system_i/axi_smc/inst/s06_nodes/s06_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |               24 |             45 |         1.88 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/scndry_out                                                                                                                                                                                                 |                8 |             45 |         5.62 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                     | system_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                5 |             45 |         9.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s06_nodes/s06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                      | system_i/axi_smc/inst/s05_nodes/s05_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                  |               16 |             45 |         2.81 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_write/buff_wdata/i_1_reg_7740                                                                                                                                                                                                                                                                                                                  | system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_write/rs_wreq/i_1_reg_774                                                                                                                                                                                                                                  |                7 |             45 |         6.43 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                                                                                                                                                     | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_4                                                                                                                                                                                           |                4 |             46 |        11.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s06_nodes/s06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                      | system_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                  |                8 |             46 |         5.75 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                                                                                                                                                     | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_4                                                                                                                                                                                           |                5 |             46 |         9.20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                                                                                                                                                     | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_4                                                                                                                                                                                           |                5 |             46 |         9.20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/ap_CS_fsm_state4                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                |               12 |             47 |         3.92 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/s_axis_cmd_tvalid_reg                                                                                                                                                                                                         | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                                                             |                9 |             48 |         5.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                                                                                                                                              | system_i/axi_smc/inst/s07_nodes/s07_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                  |               24 |             48 |         2.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/A00_fu_1660                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                |               20 |             48 |         2.40 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/s_axis_cmd_tvalid_reg                                                                                                                                                                                                         | system_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                                                             |                6 |             48 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/I_SM/GEN_FSIZE_MISMATCH.GEN_S2MM_MISMATCH_FLUSH_SOF.GEN_FOR_ASYNC.FSIZE_MISMATCH_CDC_I_FLUSH_SOF/s_axis_cmd_tvalid_reg                                                                                                                                                                                                         | system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                                                             |                9 |             48 |         5.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                |                8 |             50 |         6.25 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                |                4 |             50 |        12.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                                                                                                                                  | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/SR[0]                                                                                                                                                                                                                           |                9 |             50 |         5.56 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                                                                                                                                  | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/SR[0]                                                                                                                                                                                                                           |                8 |             50 |         6.25 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/i___0_n_4                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                |                8 |             50 |         6.25 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/i___0_n_4                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                |                8 |             50 |         6.25 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                |                7 |             50 |         7.14 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s01_entry_pipeline/s01_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/i___0_n_4                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                |                7 |             50 |         7.14 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                                                                                                                                  | system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_REGISTER_MODULE_I/I_DMA_REGISTER/SR[0]                                                                                                                                                                                                                           |                9 |             50 |         5.56 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                |                4 |             50 |        12.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s02_entry_pipeline/s02_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                |                8 |             50 |         6.25 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                |                4 |             50 |        12.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                |                8 |             51 |         6.38 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                |                9 |             51 |         5.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/gmem2_m_axi_U/bus_write/fifo_resp/wreq_handling_reg_0[0]                                                                                                                                                                                                                                                                                                               | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |               11 |             52 |         4.73 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wreq_handling_reg_0[0]                                                                                                                                                                                                                                                                                          | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                9 |             52 |         5.78 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                                                                                                                                               | system_i/axi_smc/inst/s05_nodes/s05_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                  |               27 |             52 |         1.93 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem4_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wreq_handling_reg[0]                                                                                                                                                                                                                                                                                            | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                9 |             52 |         5.78 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/gmem1_m_axi_U/bus_read/fifo_rreq/empty_n_reg_0[0]                                                                                                                                                                                                                                                                                                                      | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |               10 |             52 |         5.20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_read/fifo_rctl/E[0]                                                                                                                                                                                                                                                                                                                            | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |               10 |             52 |         5.20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s07_nodes/s07_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                                                                                                                                              | system_i/axi_smc/inst/s07_nodes/s07_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |               18 |             52 |         2.89 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                      | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                  |                7 |             54 |         7.71 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_vdma_0/U0/I_RST_MODULE/prmry_in                                                                                                                                                                                                                                                                   |               18 |             54 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                      | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                  |                8 |             54 |         6.75 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s06_nodes/s06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                                                                                                                                               | system_i/axi_smc/inst/s05_nodes/s05_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                  |               21 |             55 |         2.62 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                     | system_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                4 |             56 |        14.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/P0_V_11_reg_524042_out                                                                                                                                                               | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/P0_V_11_reg_524                                                                                  |               23 |             56 |         2.43 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                                                                                                                                              | system_i/axi_smc/inst/s05_nodes/s05_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |                7 |             56 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter4_P0_V_9_reg_5130                                                                                                                                                 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter4_P0_V_9_reg_513[55]_i_1_n_4                                                  |               14 |             56 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_vdma_1/U0/I_RST_MODULE/prmry_in                                                                                                                                                                                                                                                                   |               22 |             58 |         2.64 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s07_nodes/s07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                                                                                                                                               | system_i/axi_smc/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |               26 |             58 |         2.23 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Array2xfMat_64_0_800_1280_8_2_U0/grp_Axi2Mat_fu_82/AxiStream2Mat_U0/last_blk_pxl_width_1_U0/E[0]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                |               17 |             58 |         3.41 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                                                                                                                                               | system_i/axi_smc/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |               33 |             60 |         1.82 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                |               11 |             60 |         5.45 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                |               11 |             60 |         5.45 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                |               17 |             60 |         3.53 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                |               15 |             60 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/img_out_c_U/U_canny_accel_fifo_w64_d4_S_x_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                |                4 |             61 |        15.25 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/ap_CS_fsm_state84                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                |                8 |             61 |         7.62 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/ap_CS_fsm_state57                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                |                8 |             61 |         7.62 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem4_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                |                9 |             61 |         6.78 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem4_m_axi_U/bus_write/rs_wreq/load_p2                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                |               10 |             61 |         6.10 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem4_m_axi_U/bus_write/fifo_wreq/E[0]                                                                                                                                                                                                                                                                                                                           | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |               13 |             61 |         4.69 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/gmem1_m_axi_U/bus_read/fifo_rctl/p_20_in                                                                                                                                                                                                                                                                                                                               | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |               12 |             61 |         5.08 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem4_m_axi_U/bus_write/buff_wdata/ap_CS_fsm_reg[91]_2[0]                                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                |                8 |             61 |         7.62 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_write/bus_equal_gen.fifo_burst/E[0]                                                                                                                                                                                                                                                                                                            | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |               11 |             61 |         5.55 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_read/fifo_rctl/p_20_in                                                                                                                                                                                                                                                                                                                         | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                9 |             61 |         6.78 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/xfMat2Array_64_11_800_1280_32_2_1_U0/grp_Mat2Axi_fu_62/dout_c_U/U_canny_accel_fifo_w64_d4_S_ram/shiftReg_ce                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                |                4 |             61 |        15.25 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/xfMat2Array_64_11_800_1280_32_2_1_U0/grp_Mat2Axi_fu_62/AxiStream2Axi_U0/trunc_ln_reg_1690                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                |                4 |             61 |        15.25 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/gmem2_m_axi_U/bus_write/fifo_resp/E[0]                                                                                                                                                                                                                                                                                                                                 | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |               16 |             61 |         3.81 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_write/bus_equal_gen.fifo_burst/last_sect_buf                                                                                                                                                                                                                                                                                                   | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |               15 |             62 |         4.13 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/gmem1_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                                                                                                                                                                                                                               | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |               12 |             62 |         5.17 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSobel_0_3_800_1280_0_4_8_2_2_2_24_32_3_false_U0/grp_xFSobel3x3_0_3_800_1280_0_4_8_2_2_2_24_32_161_3_9_false_s_fu_70/ap_CS_fsm_reg_n_4_[5]                                                                                                  | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSobel_0_3_800_1280_0_4_8_2_2_2_24_32_3_false_U0/grp_xFSobel3x3_0_3_800_1280_0_4_8_2_2_2_24_32_161_3_9_false_s_fu_70/ap_CS_fsm_state3                   |                8 |             62 |         7.75 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem4_m_axi_U/bus_write/fifo_wreq/push                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                |                5 |             62 |        12.40 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_read/fifo_rctl/p_21_in                                                                                                                                                                                                                                                                                                                         | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |               17 |             62 |         3.65 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/gmem2_m_axi_U/bus_write/fifo_resp/last_sect_buf                                                                                                                                                                                                                                                                                                                        | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |               13 |             62 |         4.77 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem4_m_axi_U/bus_write/bus_equal_gen.fifo_burst/last_sect_buf                                                                                                                                                                                                                                                                                                   | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |               18 |             62 |         3.44 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s07_nodes/s07_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                                                                                                                                              | system_i/axi_smc/inst/s07_nodes/s07_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                  |               22 |             63 |         2.86 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem4_m_axi_U/bus_write/fifo_wreq/pop0                                                                                                                                                                                                                                                                                                                           | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                6 |             63 |        10.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Array2xfMat_64_0_800_1280_8_2_U0/grp_Axi2Mat_fu_82/Axi2AxiStream_U0/p_14_in                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                |               27 |             64 |         2.37 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/gmem2_m_axi_U/bus_write/buff_wdata/p_30_in                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                |               24 |             64 |         2.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                |               15 |             64 |         4.27 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/xfMat2Array_64_11_800_1280_32_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/localbuffer_V_fu_80[63]_i_2_n_4                                                                                                                                                                                                                                       | system_i/canny_accel_0/inst/xfMat2Array_64_11_800_1280_32_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/MatStream2AxiStream_2_U0_cols_bound_per_npc_read                                                                                                                                  |               37 |             64 |         1.73 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem4_m_axi_U/bus_write/buff_wdata/E[0]                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                |               16 |             64 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                |               28 |             64 |         2.29 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                |               15 |             64 |         4.27 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                |               28 |             64 |         2.29 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_read/rs_rdata/ap_enable_reg_pp2_iter2_reg                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                |                4 |             64 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                |               19 |             64 |         3.37 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem4_m_axi_U/bus_write/buff_wdata/icmp_ln422_reg_3069_pp2_iter1_reg_reg[0]                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                |                4 |             64 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Array2xfMat_64_0_800_1280_8_2_U0/grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/E[0]                                                                                                                                                                                                                                                                      | system_i/canny_accel_0/inst/Array2xfMat_64_0_800_1280_8_2_U0/grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/AxiStream2MatStream_2_U0_cols_bound_per_npc_read                                                                                                                                      |               36 |             64 |         1.78 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                |               19 |             64 |         3.37 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/tmp_1_reg_33210                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                |               60 |             64 |         1.07 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem4_m_axi_U/bus_write/buff_wdata/p_30_in                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                |               25 |             64 |         2.56 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_read/rs_rdata/icmp_ln332_1_reg_2838_reg[0]_0[0]                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                |               38 |             64 |         1.68 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/xfMat2Array_64_11_800_1280_32_2_1_U0/grp_Mat2Axi_fu_62/AxiStream2Axi_U0/p_11_in                                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                |               11 |             64 |         5.82 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/in_mat_rows_c_U/U_canny_accel_fifo_w32_d2_S_x0_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                |               16 |             64 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/gmem1_m_axi_U/bus_read/rs_rdata/load_p2                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                |               16 |             64 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/gmem1_m_axi_U/bus_read/rs_rdata/load_p1                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                |               16 |             64 |         4.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/gmem1_m_axi_U/bus_read/buff_rdata/E[0]                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                |               25 |             64 |         2.56 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_read/rs_rdata/state_reg[0]_2[0]                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                |               30 |             64 |         2.13 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_read/buff_rdata/next_beat                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                |               25 |             64 |         2.56 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/in_mat_cols_c_U/U_canny_accel_fifo_w32_d2_S_x0_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                |               11 |             64 |         5.82 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s05_nodes/s05_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                                                                                                                                              | system_i/axi_smc/inst/s06_nodes/s06_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |               22 |             64 |         2.91 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/buf_V_2_U/canny_accel_xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_s_buf_V_0_ram_U/buf_V_0_ce0                                                                               |                                                                                                                                                                                                                                                                                                                |               41 |             64 |         1.56 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_write/buff_wdata/p_30_in                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                |               22 |             64 |         2.91 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_write/buff_wdata/icmp_ln387_reg_2946_pp1_iter1_reg_reg[0][0]                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                |               57 |             64 |         1.12 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter2_buf2_V_reg_502[63]_i_2_n_4                                                                                                                                      | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_phi_reg_pp1_iter2_buf2_V_reg_502[63]_i_1_n_4                                                  |               39 |             64 |         1.64 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                |               13 |             64 |         4.92 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                |               13 |             64 |         4.92 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s07_entry_pipeline/s07_mmu/inst/aw_reg_stall/skid_buffer[1128]_i_1_n_4                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                |               12 |             65 |         5.42 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s06_nodes/s06_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                                                                                                                                              | system_i/axi_smc/inst/s07_nodes/s07_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                  |               24 |             65 |         2.71 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/ar_reg_stall/skid_buffer[1128]_i_1_n_4                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                |               13 |             65 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                |               13 |             65 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s07_entry_pipeline/s07_mmu/inst/aw_sreg/skid_buffer[1128]_i_1__0_n_4                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                |               15 |             65 |         4.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s07_entry_pipeline/s07_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                |               11 |             65 |         5.91 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s07_entry_pipeline/s07_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                |               11 |             65 |         5.91 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s06_entry_pipeline/s06_mmu/inst/ar_sreg/skid_buffer[1128]_i_1__1_n_4                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                |               12 |             65 |         5.42 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s05_entry_pipeline/s05_mmu/inst/aw_sreg/skid_buffer[1128]_i_1__0_n_4                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                |               14 |             65 |         4.64 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s05_entry_pipeline/s05_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                |               14 |             65 |         4.64 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s06_entry_pipeline/s06_mmu/inst/aw_sreg/skid_buffer[1128]_i_1__2_n_4                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                |               15 |             65 |         4.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s06_entry_pipeline/s06_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                |               12 |             65 |         5.42 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s06_entry_pipeline/s06_mmu/inst/aw_reg_stall/skid_buffer[1128]_i_1__0_n_4                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                |               13 |             65 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s06_entry_pipeline/s06_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                |               12 |             65 |         5.42 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                |               11 |             65 |         5.91 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s06_entry_pipeline/s06_mmu/inst/ar_sreg/m_vector_i                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                |               12 |             65 |         5.42 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s06_entry_pipeline/s06_mmu/inst/ar_reg_stall/skid_buffer[1128]_i_1_n_4                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                |               14 |             65 |         4.64 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s05_entry_pipeline/s05_mmu/inst/aw_reg_stall/skid_buffer[1128]_i_1_n_4                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                |               10 |             65 |         6.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s06_entry_pipeline/s06_mmu/inst/ar_reg_stall/m_vector_i                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                |               14 |             65 |         4.64 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s05_entry_pipeline/s05_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                |               10 |             65 |         6.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                                                                                                                                                                                                                                   | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |               12 |             65 |         5.42 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/gmem2_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                                                                                                                                                                                                                                         | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |               15 |             65 |         4.33 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/gmem1_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                                                                                                                                                                                                  | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |               14 |             65 |         4.64 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_read/buff_rdata/pop                                                                                                                                                                                                                                                                                                                            | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |               12 |             65 |         5.42 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/ar_sreg/skid_buffer[1128]_i_1__0_n_4                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                |               10 |             65 |         6.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem4_m_axi_U/bus_write/fifo_resp/could_multi_bursts.next_loop                                                                                                                                                                                                                                                                                                   | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |               13 |             65 |         5.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s07_nodes/s07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                                                                                                                                               | system_i/axi_smc/inst/s05_nodes/s05_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                  |               32 |             66 |         2.06 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                        |               25 |             67 |         2.68 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                        |               27 |             67 |         2.48 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                |               30 |             67 |         2.23 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s06_nodes/s06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                                                                                                                                               | system_i/axi_smc/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                 |               28 |             67 |         2.39 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_read/rs_rreq/load_p2                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                |               20 |             67 |         3.35 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s06_entry_pipeline/s06_mmu/inst/r_sreg/m_vector_i                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                |               26 |             67 |         2.58 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s06_entry_pipeline/s06_mmu/inst/r_sreg/skid_buffer[1122]_i_1_n_4                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                |               26 |             67 |         2.58 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                        |               30 |             67 |         2.23 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s04_entry_pipeline/s04_mmu/inst/r_sreg/skid_buffer[1122]_i_1_n_4                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                |               30 |             67 |         2.23 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s06_entry_pipeline/s06_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/i___0_n_4                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                |               18 |             69 |         3.83 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s07_entry_pipeline/s07_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                |               13 |             69 |         5.31 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s06_entry_pipeline/s06_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                |               11 |             69 |         6.27 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s07_entry_pipeline/s07_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/i___0_n_4                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                |               14 |             69 |         4.93 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s04_entry_pipeline/s04_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/i___0_n_4                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                |               10 |             69 |         6.90 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s05_entry_pipeline/s05_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/i___0_n_4                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                |               10 |             69 |         6.90 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s06_entry_pipeline/s06_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                |               14 |             69 |         4.93 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s04_entry_pipeline/s04_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                |               10 |             69 |         6.90 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s05_entry_pipeline/s05_transaction_regulator/inst/gen_endpoint.gen_w_singleorder.w_singleorder/gen_cmd_reg.cmd_reg/m_vector_i                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                |               10 |             69 |         6.90 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s06_entry_pipeline/s06_transaction_regulator/inst/gen_endpoint.gen_r_singleorder.r_singleorder/gen_cmd_reg.cmd_reg/i___0_n_4                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                |               11 |             69 |         6.27 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_4                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                |               18 |             71 |         3.94 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/skid_buffer[1144]_i_1_n_4                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                |               23 |             71 |         3.09 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/ar_reg/m_vector_i                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                |               22 |             71 |         3.23 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                |               18 |             71 |         3.94 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/i___0_n_4                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                |               25 |             72 |         2.88 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                |               27 |             72 |         2.67 |
|  cam_pclk_2_IBUF_BUFG                    | system_i/video_image_process_2/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/matrix_p13[7]_i_1_n_4                                                                                                                                                                                                                                                                                      | system_i/clk_wiz_0/inst/locked                                                                                                                                                                                                                                                                                 |               11 |             72 |         6.55 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/gmem2_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                                                                                                                                                                                 | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |               14 |             72 |         5.14 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                |               33 |             72 |         2.18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s05_nodes/s05_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                |               32 |             72 |         2.25 |
|  cam_pclk_0_IBUF_BUFG                    | system_i/video_image_process_0/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/matrix_p13[7]_i_1_n_4                                                                                                                                                                                                                                                                                      | system_i/clk_wiz_0/inst/locked                                                                                                                                                                                                                                                                                 |               14 |             72 |         5.14 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                |               23 |             72 |         3.13 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s07_nodes/s07_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/i___0_n_4                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                |               30 |             72 |         2.40 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s06_nodes/s06_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/i___0_n_4                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                |               27 |             72 |         2.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                                                                                                                                                                           | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |               14 |             72 |         5.14 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/i___0_n_4                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                |               29 |             72 |         2.48 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s07_nodes/s07_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                |               28 |             72 |         2.57 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem4_m_axi_U/bus_write/buff_wdata/pop                                                                                                                                                                                                                                                                                                                           | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |               12 |             72 |         6.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s05_nodes/s05_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/i___0_n_4                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                |               35 |             72 |         2.06 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s06_nodes/s06_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/gen_w_ch.accum                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                |               29 |             72 |         2.48 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.gen_upsizer.inst_upsizer/i___0_n_4                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                |               23 |             72 |         3.13 |
|  cam_pclk_1_IBUF_BUFG                    | system_i/video_image_process_1/inst/u_gray_median_filter/u_VIP_matrix_generate_3x3_8bit/matrix_p13[7]_i_1_n_4                                                                                                                                                                                                                                                                                      | system_i/clk_wiz_0/inst/locked                                                                                                                                                                                                                                                                                 |               16 |             72 |         4.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/gmem1_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                                                                                                                                                                                 | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |               17 |             73 |         4.29 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s05_entry_pipeline/s05_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                |               13 |             73 |         5.62 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s05_entry_pipeline/s05_mmu/inst/w_sreg/skid_buffer[2056]_i_1_n_4                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                |               17 |             73 |         4.29 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                |               17 |             73 |         4.29 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s01_entry_pipeline/s01_mmu/inst/w_sreg/skid_buffer[2056]_i_1_n_4                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                |               17 |             73 |         4.29 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s07_entry_pipeline/s07_mmu/inst/w_sreg/skid_buffer[2056]_i_1_n_4                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                |               21 |             73 |         3.48 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s07_entry_pipeline/s07_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                |               21 |             73 |         3.48 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s06_entry_pipeline/s06_mmu/inst/w_sreg/skid_buffer[2056]_i_1_n_4                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                |               19 |             73 |         3.84 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s06_entry_pipeline/s06_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                |               19 |             73 |         3.84 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                |               20 |             73 |         3.65 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s02_entry_pipeline/s02_mmu/inst/w_sreg/skid_buffer[2056]_i_1_n_4                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                |               20 |             73 |         3.65 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_write/buff_wdata/push                                                                                                                                                                                                                                                                                                                          | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |               14 |             73 |         5.21 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/xfMat2Array_64_11_800_1280_32_2_1_U0/grp_Mat2Axi_fu_62/AxiStream2Axi_U0/push                                                                                                                                                                                                                                                                                           | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |               17 |             73 |         4.29 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_read/buff_rdata/push                                                                                                                                                                                                                                                                                                                           | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |               14 |             73 |         5.21 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                |               13 |             73 |         5.62 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2056]_i_1_n_4                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                |               13 |             73 |         5.62 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                                                                                                                                              | system_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                                                             |               25 |             77 |         3.08 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/gmem2_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                |               21 |             77 |         3.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/gmem2_m_axi_U/bus_write/fifo_wreq/push                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                |                5 |             77 |        15.40 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                                                                                                                                              | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                                                             |               25 |             77 |         3.08 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/xfMat2Array_64_11_800_1280_32_2_1_U0/grp_Mat2Axi_fu_62/AxiStream2Axi_U0/s_ready_t_reg[0]                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                |               21 |             77 |         3.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MMADDR32.I_S2MM_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                                                                                                                                              | system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                                                             |               23 |             77 |         3.35 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                               | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                        |               12 |             78 |         6.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/gmem2_m_axi_U/bus_write/fifo_resp/wreq_handling_reg                                                                                                                                                                                                                                                                                                                    | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                6 |             78 |        13.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                                           | system_i/axi_vdma_2/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                        |               12 |             78 |         6.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                                           | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                        |               13 |             78 |         6.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                               | system_i/axi_vdma_1/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                        |               12 |             78 |         6.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                                           | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                        |               17 |             78 |         4.59 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_read/rs_rdata/state_reg[0]_0                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                |               65 |             78 |         1.20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                               | system_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                                                                                        |               17 |             78 |         4.59 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Array2xfMat_64_0_800_1280_8_2_U0/grp_Axi2Mat_fu_82/Axi2AxiStream_U0/ap_CS_fsm_reg[1]_0[0]                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                |               27 |             79 |         2.93 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/gmem1_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                |                6 |             79 |        13.17 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/gmem1_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                |               26 |             79 |         3.04 |
|  cam_pclk_2_IBUF_BUFG                    | system_i/video_image_process_2/inst/u_gray_median_filter/u_median_3x3/pos_image_clken                                                                                                                                                                                                                                                                                                              | system_i/v_vid_in_axi4s_2/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/overflow                                                                                                                                                                    |               10 |             80 |         8.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/gmem1_m_axi_U/bus_read/fifo_rreq/E[0]                                                                                                                                                                                                                                                                                                                                  | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |               12 |             80 |         6.67 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/gmem1_m_axi_U/bus_read/fifo_rreq/pop0                                                                                                                                                                                                                                                                                                                                  | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                7 |             80 |        11.43 |
|  cam_pclk_1_IBUF_BUFG                    | system_i/video_image_process_1/inst/u_gray_median_filter/u_median_3x3/pos_image_clken                                                                                                                                                                                                                                                                                                              | system_i/v_vid_in_axi4s_1/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/overflow                                                                                                                                                                    |               12 |             80 |         6.67 |
|  cam_pclk_0_IBUF_BUFG                    | system_i/video_image_process_0/inst/u_gray_median_filter/u_median_3x3/pos_image_clken                                                                                                                                                                                                                                                                                                              | system_i/v_vid_in_axi4s_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/overflow                                                                                                                                                                    |                8 |             80 |        10.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/xfMat2Array_64_11_800_1280_32_2_1_U0/ap_CS_fsm_reg[1]_1[0]                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                |                6 |             83 |        13.83 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/arr4_V_0_2_reg_32510                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                |               66 |             84 |         1.27 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/ap_CS_fsm_state49                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                |               25 |             84 |         3.36 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                      | system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                  |                7 |             86 |        12.29 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_vdma_2/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                                                             |               34 |             87 |         2.56 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                                                             |               22 |             87 |         3.95 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_vdma_1/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/in0                                                                                                                                                                                                                                             |               24 |             87 |         3.62 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Array2xfMat_64_0_800_1280_8_2_U0/grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/ap_CS_fsm_state1                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                |               20 |             89 |         4.45 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_write/rs_wreq/load_p1                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                |               24 |             90 |         3.75 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_read/fifo_rreq/empty_n_reg_0[0]                                                                                                                                                                                                                                                                                                                | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |               19 |             90 |         4.74 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/ap_CS_fsm_state58                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                |               29 |             90 |         3.10 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_read/fifo_rreq/push                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                |                6 |             90 |        15.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_write/rs_wreq/load_p2                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                |               26 |             90 |         3.46 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_write/fifo_wreq/push                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                |                6 |             90 |        15.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_read/rs_rreq/load_p1                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                |               29 |             90 |         3.10 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_write/bus_equal_gen.fifo_burst/wreq_handling_reg                                                                                                                                                                                                                                                                                               | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                7 |             91 |        13.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_read/fifo_rctl/rreq_handling_reg[0]                                                                                                                                                                                                                                                                                                            | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |                7 |             91 |        13.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s05_nodes/s05_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/E[0]                                                                                                                                                                                                                               | system_i/axi_smc/inst/s06_nodes/s06_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                  |               31 |             94 |         3.03 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/clk_map/psr_aclk1/U0/S07_ARESETN[0]                                                                                                                                                                                                                                                      |               32 |             96 |         3.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                      | system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                  |                8 |            100 |        12.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_0/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_load                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                |               36 |            101 |         2.81 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_load                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                |               37 |            101 |         2.73 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.GEN_AXIS_S2MM_DWIDTH_CONV.AXIS_S2MM_DWIDTH_CONVERTER_I/GEN_DWIDTH_FLUSH_SOF.S2MM_AXIS_DWIDTH_CONVERTER_I/gen_downsizer_conversion.axisc_downsizer_0/r0_load                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                |               34 |            101 |         2.97 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0/P0_V_6_reg_6191                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                |               29 |            104 |         3.59 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/P0_V_10_reg_4900                                                                                                                                                                     | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/ap_NS_fsm1                                                                                       |               30 |            105 |         3.50 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                      | system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                  |                9 |            114 |        12.67 |
|  cam_pclk_0_IBUF_BUFG                    |                                                                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                |               26 |            118 |         4.54 |
|  cam_pclk_1_IBUF_BUFG                    |                                                                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                |               22 |            118 |         5.36 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0/agg_tmp_i_i_0_i_reg_607                                                                                                                                                     | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSuppression3x3_3_0_11_800_1280_4_0_13_8_2_32_24_6_160_480_2_U0/P0_V_6_reg_619[13]_i_1_n_4                                                              |               38 |            118 |         3.11 |
|  cam_pclk_2_IBUF_BUFG                    |                                                                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                |               25 |            118 |         4.72 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/switchboards/ar_switchboard/inst/gen_mi[0].inst_opipe_payld/gen_pipe[1].pipe[1][175]_i_1_n_4                                                                                                                                                                                             |               50 |            119 |         2.38 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                                                                                                                                                                                      | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                  |               11 |            122 |        11.09 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/img_inp_c_U/U_canny_accel_fifo_w64_d2_S_x1_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                |               36 |            122 |         3.39 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Array2xfMat_64_0_800_1280_8_2_U0/Q[0]                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                |               52 |            125 |         2.40 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem4_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_wreq                                                                                                                                                                                                                                                                                                       | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |               28 |            127 |         4.54 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFPackNMS_11_11_800_1280_13_13_8_32_2_2_6_24_U0/shiftReg_ce                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                |               50 |            128 |         2.56 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Array2xfMat_64_0_800_1280_8_2_U0/grp_Axi2Mat_fu_82/AxiStream2Mat_U0/AxiStream2MatStream_2_U0/shiftReg_ce                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                |               85 |            128 |         1.51 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/xfMat2Array_64_11_800_1280_32_2_1_U0/grp_Mat2Axi_fu_62/Mat2AxiStream_U0/MatStream2AxiStream_2_U0/E[0]                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                |               38 |            128 |         3.37 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Array2xfMat_64_0_800_1280_8_2_U0/grp_Axi2Mat_fu_82/Axi2AxiStream_U0/internal_full_n_reg_0[0]                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                |               36 |            128 |         3.56 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFAverageGaussianMask3x3_0_0_800_1280_0_8_2_2_24_160_U0/shiftReg_ce                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                |               52 |            128 |         2.46 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Array2xfMat_64_0_800_1280_8_2_U0/grp_Axi2Mat_fu_82/Axi2AxiStream_U0/ap_enable_reg_pp0_iter1_reg_0[0]                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                |               49 |            128 |         2.61 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/skid_buffer[1186]_i_1_n_4                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                |               22 |            131 |         5.95 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/r_reg/m_vector_i                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                |               22 |            131 |         5.95 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/axi_smc/inst/clk_map/psr_aclk/U0/swbd_aresetn[0]                                                                                                                                                                                                                                                      |               43 |            132 |         3.07 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_write/bus_equal_gen.fifo_burst/next_wreq                                                                                                                                                                                                                                                                                                       | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |               23 |            134 |         5.83 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/gmem2_m_axi_U/bus_write/fifo_resp/next_wreq                                                                                                                                                                                                                                                                                                                            | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |               31 |            134 |         4.32 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/gmem3_m_axi_U/bus_read/fifo_rctl/next_rreq                                                                                                                                                                                                                                                                                                                       | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |               27 |            134 |         4.96 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/gmem1_m_axi_U/bus_read/fifo_rreq/next_rreq                                                                                                                                                                                                                                                                                                                             | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |               23 |            134 |         5.83 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s07_nodes/s07_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                |                9 |            144 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s02_nodes/s02_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                |                9 |            144 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_nodes/m00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                |                9 |            144 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s05_nodes/s05_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                |                9 |            144 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                |                9 |            144 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s04_nodes/s04_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                |                9 |            144 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s04_nodes/s04_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                |                9 |            144 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s01_nodes/s01_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                |                9 |            144 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s05_nodes/s05_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                |                9 |            144 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s06_nodes/s06_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                |                9 |            144 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s07_nodes/s07_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                |                9 |            144 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s06_nodes/s06_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                |                9 |            144 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_nodes/m00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                |                9 |            144 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2064]_i_1_n_4                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                |               28 |            145 |         5.18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                |               28 |            145 |         5.18 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/ap_CS_fsm_state1                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                |               53 |            148 |         2.79 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_send/rd_addrb_incr                                                                                                                                                                                                                                                                                       | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                                                                                                  |               14 |            150 |        10.71 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Array2xfMat_64_0_800_1280_8_2_U0/grp_Axi2Mat_fu_82/AxiStream2Mat_U0/cols_c_i_U/internal_empty_n_reg_0                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                |               29 |            154 |         5.31 |
|  cam_pclk_0_IBUF_BUFG                    |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/clk_wiz_0/inst/locked                                                                                                                                                                                                                                                                                 |               33 |            174 |         5.27 |
|  cam_pclk_2_IBUF_BUFG                    |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/clk_wiz_0/inst/locked                                                                                                                                                                                                                                                                                 |               34 |            174 |         5.12 |
|  cam_pclk_1_IBUF_BUFG                    |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/clk_wiz_0/inst/locked                                                                                                                                                                                                                                                                                 |               39 |            174 |         4.46 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSobel_0_3_800_1280_0_4_8_2_2_2_24_32_3_false_U0/grp_xFSobel3x3_0_3_800_1280_0_4_8_2_2_2_24_32_161_3_9_false_s_fu_70/shiftReg_ce                                                                                                            |                                                                                                                                                                                                                                                                                                                |               70 |            176 |         2.51 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/p_src2_data_U/U_canny_accel_fifo_w128_d2_S_ram/shiftReg_ce                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                |               84 |            176 |         2.10 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFAngleKernel_3_0_800_1280_4_0_8_2_2_32_24_160_480_U0/p_Result_1_i_i_reg_16270                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                |              105 |            176 |         1.68 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_nodes/m00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                |               11 |            176 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFDuplicate_rows_3_800_1280_4_8_2_2_2_2_2_2_32_160_U0/shiftReg_ce                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                |               72 |            176 |         2.44 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s06_nodes/s06_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                |               11 |            176 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFDuplicate_rows_3_800_1280_4_8_2_2_2_2_2_2_32_160_U0/shiftReg_ce_0                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                |               52 |            176 |         3.38 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSobel_0_3_800_1280_0_4_8_2_2_2_24_32_3_false_U0/grp_xFSobel3x3_0_3_800_1280_0_4_8_2_2_2_24_32_161_3_9_false_s_fu_70/E[0]                                                                                                                   |                                                                                                                                                                                                                                                                                                                |               65 |            176 |         2.71 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s04_nodes/s04_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                |               11 |            176 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/p_src1_data_U/U_canny_accel_fifo_w128_d2_S_ram/shiftReg_ce                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                |               79 |            176 |         2.23 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s04_nodes/s04_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                |               12 |            192 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s02_nodes/s02_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                |               12 |            192 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFMagnitudeKernel_3_3_800_1280_4_4_8_2_2_2_32_32_160_U0/shiftReg_ce                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                |               70 |            192 |         2.74 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s06_nodes/s06_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                |               12 |            192 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s01_nodes/s01_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                |               12 |            192 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s07_nodes/s07_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                |               12 |            192 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                |               12 |            192 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/axi_smc/inst/s05_nodes/s05_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                |               12 |            192 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSobel_0_3_800_1280_0_4_8_2_2_2_24_32_3_false_U0/grp_xFSobel3x3_0_3_800_1280_0_4_8_2_2_2_24_32_161_3_9_false_s_fu_70/src_buf_V_0_0_0_reg_7091                                                                                               |                                                                                                                                                                                                                                                                                                                |               81 |            192 |         2.37 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 | system_i/axi_smc/inst/m00_nodes/m00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                |               12 |            192 |        16.00 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSobel_0_3_800_1280_0_4_8_2_2_2_24_32_3_false_U0/grp_xFSobel3x3_0_3_800_1280_0_4_8_2_2_2_24_32_161_3_9_false_s_fu_70/src_buf_V_0_8_0_reg_613[7]_i_2_n_4                                                                                     | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFSobel_0_3_800_1280_0_4_8_2_2_2_24_32_3_false_U0/grp_xFSobel3x3_0_3_800_1280_0_4_8_2_2_2_24_32_161_3_9_false_s_fu_70/src_buf_V_0_8_0_reg_613[7]_i_1_n_4 |               98 |            216 |         2.20 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/canny_accel_0/inst/Canny_3_0_0_11_800_1280_8_32_false_2_2_U0/grp_xFCannyKernel_0_11_0_800_1280_0_13_8_32_2_2_24_24_160_2_480_3_false_s_fu_58/xFAngleKernel_3_0_800_1280_4_0_8_2_2_32_24_160_480_U0/mul_mul_16ns_15ns_30_4_1_U132/canny_accel_mul_mul_16ns_15ns_30_4_1_DSP48_1_U/ap_block_pp0_stage0_11001__0                                                                              |                                                                                                                                                                                                                                                                                                                |              123 |            402 |         3.27 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                                    | system_i/rst_ps8_0_99M/U0/peripheral_aresetn[0]                                                                                                                                                                                                                                                                |              169 |            437 |         2.59 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/grp_TopDown_11_3_1024_s_fu_886_iBuff1_we0                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                |              283 |            492 |         1.74 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 | system_i/edgetracing_accel_0/inst/grp_TopDown_11_3_1024_s_fu_886/p_Val2_31_reg_577                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                |              320 |            660 |         2.06 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk0 |                                                                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                |              590 |           1721 |         2.92 |
|  system_i/zynq_ultra_ps_e_0/inst/pl_clk1 |                                                                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                |              751 |           2258 |         3.01 |
+------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


