$date
	Sun Nov 24 21:13:45 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module PC_tb $end
$var wire 32 ! pc_tb [31:0] $end
$var parameter 32 " DURATION $end
$var reg 1 # clk $end
$var reg 32 $ pcNext_tb [31:0] $end
$var reg 1 % reset_tb $end
$scope module UUT $end
$var wire 1 # clk $end
$var wire 32 & pcNext [31:0] $end
$var wire 1 % reset $end
$var reg 32 ' pc [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b1010 "
$end
#0
$dumpvars
b0 '
b0 &
0%
b0 $
0#
b0 !
$end
#50000
1#
#100000
0#
b1 $
b1 &
#150000
b1 !
b1 '
1#
#200000
b0 !
b0 '
0#
1%
#250000
1#
#300000
0#
0%
#350000
b1 !
b1 '
1#
#400000
0#
b101 $
b101 &
#450000
b101 !
b101 '
1#
#500000
0#
b1001 $
b1001 &
#550000
b1001 !
b1001 '
1#
#600000
0#
b1010 $
b1010 &
#650000
b1010 !
b1010 '
1#
#700000
0#
b1 $
b1 &
#750000
b1 !
b1 '
1#
#800000
0#
#850000
1#
#900000
0#
#950000
1#
#1000000
0#
#1050000
1#
#1100000
0#
#1150000
1#
#1200000
0#
#1250000
1#
#1300000
0#
#1350000
1#
#1400000
0#
#1450000
1#
#1500000
0#
#1550000
1#
#1600000
0#
#1650000
1#
#1700000
0#
#1750000
1#
#1800000
0#
