\hypertarget{union__hw__ewm__ctrl}{}\section{\+\_\+hw\+\_\+ewm\+\_\+ctrl Union Reference}
\label{union__hw__ewm__ctrl}\index{\+\_\+hw\+\_\+ewm\+\_\+ctrl@{\+\_\+hw\+\_\+ewm\+\_\+ctrl}}


H\+W\+\_\+\+E\+W\+M\+\_\+\+C\+T\+RL -\/ Control Register (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+ewm.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__ewm__ctrl_1_1__hw__ewm__ctrl__bitfields}{\+\_\+hw\+\_\+ewm\+\_\+ctrl\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint8\+\_\+t {\bfseries U}\hypertarget{union__hw__ewm__ctrl_a0906a0f966b1ce2c48d3903f0e80a90c}{}\label{union__hw__ewm__ctrl_a0906a0f966b1ce2c48d3903f0e80a90c}

\item 
struct \hyperlink{struct__hw__ewm__ctrl_1_1__hw__ewm__ctrl__bitfields}{\+\_\+hw\+\_\+ewm\+\_\+ctrl\+::\+\_\+hw\+\_\+ewm\+\_\+ctrl\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__ewm__ctrl_a35c9fef4b689cc498a4f1eeb96bd275a}{}\label{union__hw__ewm__ctrl_a35c9fef4b689cc498a4f1eeb96bd275a}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+E\+W\+M\+\_\+\+C\+T\+RL -\/ Control Register (RW) 

Reset value\+: 0x00U

The C\+T\+RL register is cleared by any reset. I\+N\+EN, A\+S\+S\+IN and E\+W\+M\+EN bits can be written once after a C\+PU reset. Modifying these bits more than once, generates a bus transfer error. 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+ewm.\+h\end{DoxyCompactItemize}
