// Seed: 1017028269
module module_0 (
    input tri  id_0,
    input tri0 id_1
);
  wire id_3;
  assign module_1.id_7 = 0;
  logic id_4 = (id_4);
endmodule
module module_1 (
    input tri id_0,
    input tri0 id_1
    , id_24,
    input wand id_2,
    input tri0 id_3,
    input tri1 id_4,
    output supply0 id_5,
    input tri0 id_6,
    input tri1 id_7,
    input wor id_8,
    input tri id_9,
    input wand id_10,
    input supply1 id_11,
    input uwire id_12,
    input tri1 id_13,
    output supply1 id_14,
    input wand id_15,
    output tri1 id_16,
    output uwire id_17,
    input wire id_18,
    output tri1 id_19,
    input tri0 id_20,
    input wand id_21,
    output supply1 id_22
);
  assign id_5 = id_13;
  module_0 modCall_1 (
      id_2,
      id_18
  );
endmodule
