#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\fpga_competition\FPGA_competition\ziguangtongchuang_file\MES50HP_v3\set_up\set_up_file\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22000
#Hostname: Thecomputerofmartin
Generated by Fabric Compiler (version 2022.1 build 99559) at Wed Jun 12 11:05:04 2024
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
Constraint check start.
W: ConstraintEditor-4030: No constraint files found, so all ports are unspecified I/O constraint.
Constraint check end.
C: SDC-2025: Clock source 'n:rd_clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports rd_clk
Executing : get_ports rd_clk successfully.
Executing : create_clock -name fifo_ambition_top|rd_clk [get_ports rd_clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name fifo_ambition_top|rd_clk [get_ports rd_clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group fifo_ambition_top|rd_clk
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group fifo_ambition_top|rd_clk successfully.
C: SDC-2025: Clock source 'n:wr_clk' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports wr_clk
Executing : get_ports wr_clk successfully.
Executing : create_clock -name fifo_ambition_top|wr_clk [get_ports wr_clk] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name fifo_ambition_top|wr_clk [get_ports wr_clk] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group fifo_ambition_top|wr_clk
Executing : set_clock_groups -name Inferred_clock_group_1 -asynchronous -group fifo_ambition_top|wr_clk successfully.
Start pre-mapping.
I: Removed bmsSUB inst N320 that is redundant to N319
I: Removed bmsSUB inst N311 that is redundant to N310
I: Removed bmsSUB inst N320 that is redundant to N319
I: Removed bmsSUB inst N311 that is redundant to N310
I: Removed bmsSUB inst N320 that is redundant to N319
I: Removed bmsSUB inst N311 that is redundant to N310
I: Encoding type of FSM 'rd_state_fsm[1:0]' is: onehot.
I: [C:/Users/86151/Desktop/fifo_ambition/src/fifo_ambition.v(line number:100)] The user initial state for regs on FSM rd_state_fsm[1:0] is 00 and be encoded 001.
I: Encoding table of FSM 'rd_state_fsm[1:0]':
I: from  rd_state[1] rd_state[0]
I: to  rd_state_2 rd_state_1 rd_state_0
I: 00 => 001
I: 01 => 010
I: 10 => 100
I: Encoding type of FSM 'wr_state_fsm[1:0]' is: onehot.
I: [C:/Users/86151/Desktop/fifo_ambition/src/fifo_ambition.v(line number:73)] The user initial state for regs on FSM wr_state_fsm[1:0] is 00 and be encoded 001.
I: Encoding table of FSM 'wr_state_fsm[1:0]':
I: from  wr_state[1] wr_state[0]
I: to  wr_state_2 wr_state_1 wr_state_0
I: 00 => 001
I: 01 => 010
I: 10 => 100
I: Constant propagation done on rd_data_1 (bmsPMUX).
I: Constant propagation done on rd_state_fsm[1:0]_6 (bmsREDOR).
I: Constant propagation done on N137_0 (bmsREDAND).
I: Constant propagation done on wr_state_fsm[1:0]_6 (bmsREDOR).
I: Constant propagation done on N138_0 (bmsREDAND).
I: Constant propagation done on fifo_ambition0/u_ipm_distributed_fifo_fifo_ambition/u_ipm_distributed_fifo_ctr/N58_1 (bmsWIDEMUX).
I: Constant propagation done on fifo_ambition0/u_ipm_distributed_fifo_fifo_ambition/u_ipm_distributed_fifo_ctr/N190_1 (bmsWIDEMUX).
I: Constant propagation done on fifo_ambition0/u_ipm_distributed_fifo_fifo_ambition/u_ipm_distributed_fifo_ctr/N58_1 (bmsWIDEMUX).
I: Constant propagation done on fifo_ambition0/u_ipm_distributed_fifo_fifo_ambition/u_ipm_distributed_fifo_ctr/N190_1 (bmsWIDEMUX).
I: Constant propagation done on fifo_ambition1/u_ipm_distributed_fifo_fifo_ambition/u_ipm_distributed_fifo_ctr/N58_1 (bmsWIDEMUX).
Executing : pre-mapping successfully. Time elapsed: 0.063s wall, 0.062s user + 0.000s system = 0.062s CPU (99.8%)

Start mod-gen.
W: Public-4008: Instance 'fifo_ambition0/u_ipm_distributed_fifo_fifo_ambition/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_almost_empty' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'fifo_ambition0/u_ipm_distributed_fifo_fifo_ambition/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_almost_full' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'fifo_ambition0/u_ipm_distributed_fifo_fifo_ambition/u_ipm_distributed_fifo_ctr/rd_water_level[10:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'fifo_ambition0/u_ipm_distributed_fifo_fifo_ambition/u_ipm_distributed_fifo_ctr/wr_water_level[10:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'fifo_ambition1/u_ipm_distributed_fifo_fifo_ambition/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_almost_empty' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'fifo_ambition1/u_ipm_distributed_fifo_fifo_ambition/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_almost_full' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'fifo_ambition1/u_ipm_distributed_fifo_fifo_ambition/u_ipm_distributed_fifo_ctr/rd_water_level[10:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'fifo_ambition1/u_ipm_distributed_fifo_fifo_ambition/u_ipm_distributed_fifo_ctr/wr_water_level[10:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'fifo_ambition2/u_ipm_distributed_fifo_fifo_ambition/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_almost_empty' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'fifo_ambition2/u_ipm_distributed_fifo_fifo_ambition/u_ipm_distributed_fifo_ctr/ASYN_CTRL.asyn_almost_full' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'fifo_ambition2/u_ipm_distributed_fifo_fifo_ambition/u_ipm_distributed_fifo_ctr/rd_water_level[10:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'fifo_ambition2/u_ipm_distributed_fifo_fifo_ambition/u_ipm_distributed_fifo_ctr/wr_water_level[10:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
Executing : mod-gen successfully. Time elapsed: 0.334s wall, 0.344s user + 0.000s system = 0.344s CPU (102.8%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.511s wall, 0.484s user + 0.016s system = 0.500s CPU (97.9%)

Start tech-mapping phase 1.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.079s wall, 0.094s user + 0.000s system = 0.094s CPU (118.1%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.650s wall, 0.609s user + 0.031s system = 0.641s CPU (98.5%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.225s wall, 0.234s user + 0.000s system = 0.234s CPU (104.2%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.167s wall, 0.172s user + 0.000s system = 0.172s CPU (102.7%)

W: Unable to honor max fanout constraint for gtp_inv driven net N40
W: Unable to honor max fanout constraint for gtp_inv driven net N40

Cell Usage:
GTP_DFF_C                   211 uses
GTP_DFF_P                     5 uses
GTP_GRS                       1 use
GTP_INV                       1 use
GTP_LUT2                    126 uses
GTP_LUT3                      6 uses
GTP_LUT4                     19 uses
GTP_LUT5                    135 uses
GTP_LUT5CARRY                99 uses
GTP_LUT5M                   384 uses
GTP_MUX2LUT6                192 uses
GTP_MUX2LUT7                 96 uses
GTP_MUX2LUT8                 48 uses
GTP_RAM32X1DP              1536 uses

I/O ports: 37
GTP_INBUF                  21 uses
GTP_OUTBUF                 16 uses

Mapping Summary:
Total LUTs: 2305 of 42800 (5.39%)
	LUTs as dram: 1536 of 17000 (9.04%)
	LUTs as logic: 769
Total Registers: 216 of 64200 (0.34%)
Total Latches: 0

DRM18K:
Total DRM18K = 0.0 of 134 (0.00%)

APMs:
Total APMs = 0.00 of 84 (0.00%)

Total I/O ports = 37 of 296 (12.50%)


Overview of Control Sets:

Number of unique control sets : 2

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 0        | 0                 0
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 2        | 0                 2
--------------------------------------------------------------
  The maximum fanout: 108
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                216
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                0
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'fifo_ambition_top' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to fifo_ambition_top_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'rd_data[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rd_data[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rd_data[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rd_data[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rd_data[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rd_data[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rd_data[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rd_data[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rd_data[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rd_data[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rd_data[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rd_data[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rd_data[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rd_data[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rd_data[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'rd_data[15]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'rd_en' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_clk' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'sys_rst_n' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'wr_data[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'wr_data[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'wr_data[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'wr_data[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'wr_data[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'wr_data[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'wr_data[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'wr_data[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'wr_data[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'wr_data[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'wr_data[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'wr_data[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'wr_data[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'wr_data[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'wr_data[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'wr_data[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'wr_en' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:6s
Action synthesize: CPU time elapsed is 0h:0m:4s
Action synthesize: Process CPU time elapsed is 0h:0m:4s
Current time: Wed Jun 12 11:05:08 2024
Action synthesize: Peak memory pool usage is 204 MB
