# res_riscv
A VHDL implementation of an unpipelined RISCV core using the RV32I instruction set for the CYC1000 board
