#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x93ca20 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x93cbb0 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x947ef0 .functor NOT 1, L_0x972920, C4<0>, C4<0>, C4<0>;
L_0x972680 .functor XOR 1, L_0x972520, L_0x9725e0, C4<0>, C4<0>;
L_0x972810 .functor XOR 1, L_0x972680, L_0x972740, C4<0>, C4<0>;
v0x96e940_0 .net *"_ivl_10", 0 0, L_0x972740;  1 drivers
v0x96ea40_0 .net *"_ivl_12", 0 0, L_0x972810;  1 drivers
v0x96eb20_0 .net *"_ivl_2", 0 0, L_0x9708f0;  1 drivers
v0x96ebe0_0 .net *"_ivl_4", 0 0, L_0x972520;  1 drivers
v0x96ecc0_0 .net *"_ivl_6", 0 0, L_0x9725e0;  1 drivers
v0x96edf0_0 .net *"_ivl_8", 0 0, L_0x972680;  1 drivers
v0x96eed0_0 .net "a", 0 0, v0x96b800_0;  1 drivers
v0x96ef70_0 .net "b", 0 0, v0x96b8a0_0;  1 drivers
v0x96f010_0 .net "c", 0 0, v0x96b940_0;  1 drivers
v0x96f0b0_0 .var "clk", 0 0;
v0x96f150_0 .net "d", 0 0, v0x96ba80_0;  1 drivers
v0x96f1f0_0 .net "q_dut", 0 0, L_0x9723c0;  1 drivers
v0x96f290_0 .net "q_ref", 0 0, L_0x96f930;  1 drivers
v0x96f330_0 .var/2u "stats1", 159 0;
v0x96f3d0_0 .var/2u "strobe", 0 0;
v0x96f470_0 .net "tb_match", 0 0, L_0x972920;  1 drivers
v0x96f530_0 .net "tb_mismatch", 0 0, L_0x947ef0;  1 drivers
v0x96f5f0_0 .net "wavedrom_enable", 0 0, v0x96bb70_0;  1 drivers
v0x96f690_0 .net "wavedrom_title", 511 0, v0x96bc10_0;  1 drivers
L_0x9708f0 .concat [ 1 0 0 0], L_0x96f930;
L_0x972520 .concat [ 1 0 0 0], L_0x96f930;
L_0x9725e0 .concat [ 1 0 0 0], L_0x9723c0;
L_0x972740 .concat [ 1 0 0 0], L_0x96f930;
L_0x972920 .cmp/eeq 1, L_0x9708f0, L_0x972810;
S_0x93cd40 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x93cbb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x928ea0 .functor NOT 1, v0x96b800_0, C4<0>, C4<0>, C4<0>;
L_0x93d4a0 .functor XOR 1, L_0x928ea0, v0x96b8a0_0, C4<0>, C4<0>;
L_0x947f60 .functor XOR 1, L_0x93d4a0, v0x96b940_0, C4<0>, C4<0>;
L_0x96f930 .functor XOR 1, L_0x947f60, v0x96ba80_0, C4<0>, C4<0>;
v0x948160_0 .net *"_ivl_0", 0 0, L_0x928ea0;  1 drivers
v0x948200_0 .net *"_ivl_2", 0 0, L_0x93d4a0;  1 drivers
v0x928ff0_0 .net *"_ivl_4", 0 0, L_0x947f60;  1 drivers
v0x929090_0 .net "a", 0 0, v0x96b800_0;  alias, 1 drivers
v0x96abc0_0 .net "b", 0 0, v0x96b8a0_0;  alias, 1 drivers
v0x96acd0_0 .net "c", 0 0, v0x96b940_0;  alias, 1 drivers
v0x96ad90_0 .net "d", 0 0, v0x96ba80_0;  alias, 1 drivers
v0x96ae50_0 .net "q", 0 0, L_0x96f930;  alias, 1 drivers
S_0x96afb0 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x93cbb0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x96b800_0 .var "a", 0 0;
v0x96b8a0_0 .var "b", 0 0;
v0x96b940_0 .var "c", 0 0;
v0x96b9e0_0 .net "clk", 0 0, v0x96f0b0_0;  1 drivers
v0x96ba80_0 .var "d", 0 0;
v0x96bb70_0 .var "wavedrom_enable", 0 0;
v0x96bc10_0 .var "wavedrom_title", 511 0;
E_0x937980/0 .event negedge, v0x96b9e0_0;
E_0x937980/1 .event posedge, v0x96b9e0_0;
E_0x937980 .event/or E_0x937980/0, E_0x937980/1;
E_0x937bd0 .event posedge, v0x96b9e0_0;
E_0x9219f0 .event negedge, v0x96b9e0_0;
S_0x96b300 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x96afb0;
 .timescale -12 -12;
v0x96b500_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x96b600 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x96afb0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x96bd70 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x93cbb0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x96fa60 .functor NOT 1, v0x96b800_0, C4<0>, C4<0>, C4<0>;
L_0x96fad0 .functor NOT 1, v0x96b8a0_0, C4<0>, C4<0>, C4<0>;
L_0x96fb60 .functor AND 1, L_0x96fa60, L_0x96fad0, C4<1>, C4<1>;
L_0x96fc20 .functor NOT 1, v0x96b940_0, C4<0>, C4<0>, C4<0>;
L_0x96fcc0 .functor AND 1, L_0x96fb60, L_0x96fc20, C4<1>, C4<1>;
L_0x96fdd0 .functor AND 1, L_0x96fcc0, v0x96ba80_0, C4<1>, C4<1>;
L_0x96fed0 .functor NOT 1, v0x96b800_0, C4<0>, C4<0>, C4<0>;
L_0x96ff40 .functor NOT 1, v0x96b8a0_0, C4<0>, C4<0>, C4<0>;
L_0x970000 .functor AND 1, L_0x96fed0, L_0x96ff40, C4<1>, C4<1>;
L_0x970110 .functor AND 1, L_0x970000, v0x96b940_0, C4<1>, C4<1>;
L_0x970230 .functor NOT 1, v0x96ba80_0, C4<0>, C4<0>, C4<0>;
L_0x9702a0 .functor AND 1, L_0x970110, L_0x970230, C4<1>, C4<1>;
L_0x9703d0 .functor OR 1, L_0x96fdd0, L_0x9702a0, C4<0>, C4<0>;
L_0x9704e0 .functor NOT 1, v0x96b800_0, C4<0>, C4<0>, C4<0>;
L_0x970360 .functor AND 1, L_0x9704e0, v0x96b8a0_0, C4<1>, C4<1>;
L_0x970620 .functor NOT 1, v0x96b940_0, C4<0>, C4<0>, C4<0>;
L_0x970720 .functor AND 1, L_0x970360, L_0x970620, C4<1>, C4<1>;
L_0x970830 .functor AND 1, L_0x970720, v0x96ba80_0, C4<1>, C4<1>;
L_0x970990 .functor OR 1, L_0x9703d0, L_0x970830, C4<0>, C4<0>;
L_0x970aa0 .functor NOT 1, v0x96b800_0, C4<0>, C4<0>, C4<0>;
L_0x970cd0 .functor AND 1, L_0x970aa0, v0x96b8a0_0, C4<1>, C4<1>;
L_0x970ea0 .functor AND 1, L_0x970cd0, v0x96b940_0, C4<1>, C4<1>;
L_0x971130 .functor NOT 1, v0x96ba80_0, C4<0>, C4<0>, C4<0>;
L_0x9712b0 .functor AND 1, L_0x970ea0, L_0x971130, C4<1>, C4<1>;
L_0x971490 .functor OR 1, L_0x970990, L_0x9712b0, C4<0>, C4<0>;
L_0x9715a0 .functor NOT 1, v0x96b8a0_0, C4<0>, C4<0>, C4<0>;
L_0x9716f0 .functor AND 1, v0x96b800_0, L_0x9715a0, C4<1>, C4<1>;
L_0x9717b0 .functor NOT 1, v0x96b940_0, C4<0>, C4<0>, C4<0>;
L_0x971910 .functor AND 1, L_0x9716f0, L_0x9717b0, C4<1>, C4<1>;
L_0x971a20 .functor AND 1, L_0x971910, v0x96ba80_0, C4<1>, C4<1>;
L_0x971be0 .functor OR 1, L_0x971490, L_0x971a20, C4<0>, C4<0>;
L_0x971cf0 .functor NOT 1, v0x96b8a0_0, C4<0>, C4<0>, C4<0>;
L_0x971e70 .functor AND 1, v0x96b800_0, L_0x971cf0, C4<1>, C4<1>;
L_0x971f30 .functor AND 1, L_0x971e70, v0x96b940_0, C4<1>, C4<1>;
L_0x972110 .functor NOT 1, v0x96ba80_0, C4<0>, C4<0>, C4<0>;
L_0x972180 .functor AND 1, L_0x971f30, L_0x972110, C4<1>, C4<1>;
L_0x9723c0 .functor OR 1, L_0x971be0, L_0x972180, C4<0>, C4<0>;
v0x96c060_0 .net *"_ivl_0", 0 0, L_0x96fa60;  1 drivers
v0x96c140_0 .net *"_ivl_10", 0 0, L_0x96fdd0;  1 drivers
v0x96c220_0 .net *"_ivl_12", 0 0, L_0x96fed0;  1 drivers
v0x96c310_0 .net *"_ivl_14", 0 0, L_0x96ff40;  1 drivers
v0x96c3f0_0 .net *"_ivl_16", 0 0, L_0x970000;  1 drivers
v0x96c520_0 .net *"_ivl_18", 0 0, L_0x970110;  1 drivers
v0x96c600_0 .net *"_ivl_2", 0 0, L_0x96fad0;  1 drivers
v0x96c6e0_0 .net *"_ivl_20", 0 0, L_0x970230;  1 drivers
v0x96c7c0_0 .net *"_ivl_22", 0 0, L_0x9702a0;  1 drivers
v0x96c8a0_0 .net *"_ivl_24", 0 0, L_0x9703d0;  1 drivers
v0x96c980_0 .net *"_ivl_26", 0 0, L_0x9704e0;  1 drivers
v0x96ca60_0 .net *"_ivl_28", 0 0, L_0x970360;  1 drivers
v0x96cb40_0 .net *"_ivl_30", 0 0, L_0x970620;  1 drivers
v0x96cc20_0 .net *"_ivl_32", 0 0, L_0x970720;  1 drivers
v0x96cd00_0 .net *"_ivl_34", 0 0, L_0x970830;  1 drivers
v0x96cde0_0 .net *"_ivl_36", 0 0, L_0x970990;  1 drivers
v0x96cec0_0 .net *"_ivl_38", 0 0, L_0x970aa0;  1 drivers
v0x96cfa0_0 .net *"_ivl_4", 0 0, L_0x96fb60;  1 drivers
v0x96d080_0 .net *"_ivl_40", 0 0, L_0x970cd0;  1 drivers
v0x96d160_0 .net *"_ivl_42", 0 0, L_0x970ea0;  1 drivers
v0x96d240_0 .net *"_ivl_44", 0 0, L_0x971130;  1 drivers
v0x96d320_0 .net *"_ivl_46", 0 0, L_0x9712b0;  1 drivers
v0x96d400_0 .net *"_ivl_48", 0 0, L_0x971490;  1 drivers
v0x96d4e0_0 .net *"_ivl_50", 0 0, L_0x9715a0;  1 drivers
v0x96d5c0_0 .net *"_ivl_52", 0 0, L_0x9716f0;  1 drivers
v0x96d6a0_0 .net *"_ivl_54", 0 0, L_0x9717b0;  1 drivers
v0x96d780_0 .net *"_ivl_56", 0 0, L_0x971910;  1 drivers
v0x96d860_0 .net *"_ivl_58", 0 0, L_0x971a20;  1 drivers
v0x96d940_0 .net *"_ivl_6", 0 0, L_0x96fc20;  1 drivers
v0x96da20_0 .net *"_ivl_60", 0 0, L_0x971be0;  1 drivers
v0x96db00_0 .net *"_ivl_62", 0 0, L_0x971cf0;  1 drivers
v0x96dbe0_0 .net *"_ivl_64", 0 0, L_0x971e70;  1 drivers
v0x96dcc0_0 .net *"_ivl_66", 0 0, L_0x971f30;  1 drivers
v0x96dfb0_0 .net *"_ivl_68", 0 0, L_0x972110;  1 drivers
v0x96e090_0 .net *"_ivl_70", 0 0, L_0x972180;  1 drivers
v0x96e170_0 .net *"_ivl_8", 0 0, L_0x96fcc0;  1 drivers
v0x96e250_0 .net "a", 0 0, v0x96b800_0;  alias, 1 drivers
v0x96e2f0_0 .net "b", 0 0, v0x96b8a0_0;  alias, 1 drivers
v0x96e3e0_0 .net "c", 0 0, v0x96b940_0;  alias, 1 drivers
v0x96e4d0_0 .net "d", 0 0, v0x96ba80_0;  alias, 1 drivers
v0x96e5c0_0 .net "q", 0 0, L_0x9723c0;  alias, 1 drivers
S_0x96e720 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x93cbb0;
 .timescale -12 -12;
E_0x937720 .event anyedge, v0x96f3d0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x96f3d0_0;
    %nor/r;
    %assign/vec4 v0x96f3d0_0, 0;
    %wait E_0x937720;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x96afb0;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x96ba80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x96b940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x96b8a0_0, 0;
    %assign/vec4 v0x96b800_0, 0;
    %wait E_0x9219f0;
    %wait E_0x937bd0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x96ba80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x96b940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x96b8a0_0, 0;
    %assign/vec4 v0x96b800_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x937980;
    %load/vec4 v0x96b800_0;
    %load/vec4 v0x96b8a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x96b940_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x96ba80_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x96ba80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x96b940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x96b8a0_0, 0;
    %assign/vec4 v0x96b800_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x96b600;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x937980;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x96ba80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x96b940_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x96b8a0_0, 0;
    %assign/vec4 v0x96b800_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x93cbb0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x96f0b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x96f3d0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x93cbb0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x96f0b0_0;
    %inv;
    %store/vec4 v0x96f0b0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x93cbb0;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x96b9e0_0, v0x96f530_0, v0x96eed0_0, v0x96ef70_0, v0x96f010_0, v0x96f150_0, v0x96f290_0, v0x96f1f0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x93cbb0;
T_7 ;
    %load/vec4 v0x96f330_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x96f330_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x96f330_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x96f330_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x96f330_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x96f330_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x96f330_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x93cbb0;
T_8 ;
    %wait E_0x937980;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x96f330_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x96f330_0, 4, 32;
    %load/vec4 v0x96f470_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x96f330_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x96f330_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x96f330_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x96f330_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x96f290_0;
    %load/vec4 v0x96f290_0;
    %load/vec4 v0x96f1f0_0;
    %xor;
    %load/vec4 v0x96f290_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x96f330_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x96f330_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x96f330_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x96f330_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit2/circuit2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can1_depth10/human/circuit2/iter7/response0/top_module.sv";
