

================================================================
== Vivado HLS Report for 'softmax_SM'
================================================================
* Date:           Sun Mar  8 14:26:42 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lenet_cnn
* Solution:       solution2_opt
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.397|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   88|   88|   88|   88|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- DEN     |   57|   57|        13|          5|          1|    10|    yes   |
        |- OUT     |   27|   27|        19|          1|          1|    10|    yes   |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    549|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      5|    1109|   1705|    -|
|Memory           |        1|      -|      64|      5|    0|
|Multiplexer      |        -|      -|       -|    149|    -|
|Register         |        0|      -|     410|     96|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        1|      5|    1583|   2504|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      2|       1|      4|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |lenet_fadd_32ns_3kbM_U96  |lenet_fadd_32ns_3kbM  |        0|      2|  205|  390|    0|
    |lenet_fdiv_32ns_3Mgi_U98  |lenet_fdiv_32ns_3Mgi  |        0|      0|  761|  994|    0|
    |lenet_fmul_32ns_3lbW_U97  |lenet_fmul_32ns_3lbW  |        0|      3|  143|  321|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                     |                      |        0|      5| 1109| 1705|    0|
    +--------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +------------+---------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory   |        Module       | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+---------------------+---------+----+----+-----+------+-----+------+-------------+
    |expTable_U  |softmax_SM_expTable  |        1|   0|   0|    0|   400|   32|     1|        12800|
    |idx_U       |softmax_SM_idx       |        0|  64|   5|    0|    10|   32|     1|          320|
    +------------+---------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total       |                     |        1|  64|   5|    0|   410|   64|     2|        13120|
    +------------+---------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+-----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+-----+------------+------------+
    |add_ln14_fu_362_p2       |     +    |      0|  0|   39|           8|          32|
    |add_ln339_fu_257_p2      |     +    |      0|  0|   15|           8|           9|
    |p_1_fu_380_p2            |     +    |      0|  0|   13|           4|           1|
    |p_fu_211_p2              |     +    |      0|  0|   13|           4|           1|
    |result_V_1_fu_350_p2     |     -    |      0|  0|   39|           1|          32|
    |sub_ln1311_fu_271_p2     |     -    |      0|  0|   15|           7|           8|
    |icmp_ln12_fu_205_p2      |   icmp   |      0|  0|    9|           4|           4|
    |icmp_ln18_fu_374_p2      |   icmp   |      0|  0|    9|           4|           4|
    |r_V_fu_301_p2            |   lshr   |      0|  0|   73|          25|          25|
    |ap_block_state1          |    or    |      0|  0|    2|           1|           1|
    |p_Val2_5_fu_335_p3       |  select  |      0|  0|   32|           1|          32|
    |p_Val2_6_fu_355_p3       |  select  |      0|  0|   32|           1|          32|
    |ush_fu_281_p3            |  select  |      0|  0|    9|           1|           9|
    |r_V_1_fu_307_p2          |    shl   |      0|  0|  243|          79|          79|
    |ap_enable_pp0            |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_pp1            |    xor   |      0|  0|    2|           1|           2|
    |ap_enable_reg_pp1_iter1  |    xor   |      0|  0|    2|           2|           1|
    +-------------------------+----------+-------+---+-----+------------+------------+
    |Total                    |          |      0|  0|  549|         152|         274|
    +-------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                     |  47|         10|    1|         10|
    |ap_done                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2       |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter1       |   9|          2|    1|          2|
    |ap_enable_reg_pp1_iter18      |   9|          2|    1|          2|
    |ap_phi_mux_p_0_phi_fu_164_p4  |   9|          2|    4|          8|
    |denom_0_reg_148               |   9|          2|   32|         64|
    |expTable_address0             |  15|          3|    9|         27|
    |idx_address0                  |  15|          3|    4|         12|
    |p1_0_reg_171                  |   9|          2|    4|          8|
    |p_0_reg_160                   |   9|          2|    4|          8|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 149|         32|   62|        145|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |   9|   0|    9|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter10         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter11         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter12         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter13         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter14         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter15         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter16         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter17         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter18         |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter8          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter9          |   1|   0|    1|          0|
    |denom_0_reg_148                  |  32|   0|   32|          0|
    |icmp_ln12_reg_396                |   1|   0|    1|          0|
    |icmp_ln18_reg_446                |   1|   0|    1|          0|
    |p1_0_reg_171                     |   4|   0|    4|          0|
    |p_0_reg_160                      |   4|   0|    4|          0|
    |p_Val2_5_reg_430                 |  32|   0|   32|          0|
    |p_Val2_s_reg_425                 |  32|   0|   32|          0|
    |p_reg_400                        |   4|   0|    4|          0|
    |reg_199                          |  32|   0|   32|          0|
    |x_assign_reg_420                 |  32|   0|   32|          0|
    |zext_ln14_reg_405                |   4|   0|   64|         60|
    |zext_ln14_reg_405_pp0_iter1_reg  |   4|   0|   64|         60|
    |zext_ln20_reg_455                |   4|   0|   64|         60|
    |icmp_ln12_reg_396                |  64|  32|    1|          0|
    |icmp_ln18_reg_446                |  64|  32|    1|          0|
    |zext_ln20_reg_455                |  64|  32|   64|         60|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 410|  96|  464|        240|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |  softmax_SM  | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |  softmax_SM  | return value |
|ap_start        |  in |    1| ap_ctrl_hs |  softmax_SM  | return value |
|ap_done         | out |    1| ap_ctrl_hs |  softmax_SM  | return value |
|ap_continue     |  in |    1| ap_ctrl_hs |  softmax_SM  | return value |
|ap_idle         | out |    1| ap_ctrl_hs |  softmax_SM  | return value |
|ap_ready        | out |    1| ap_ctrl_hs |  softmax_SM  | return value |
|in_r_address0   | out |    4|  ap_memory |     in_r     |     array    |
|in_r_ce0        | out |    1|  ap_memory |     in_r     |     array    |
|in_r_q0         |  in |   32|  ap_memory |     in_r     |     array    |
|out_r_address0  | out |    4|  ap_memory |     out_r    |     array    |
|out_r_ce0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_we0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_d0        | out |   32|  ap_memory |     out_r    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

