-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
-- Date        : Sat Jul  6 01:45:30 2024
-- Host        : LiLen running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               l:/CLi_Projects/XC7Z010/ch48_acz702_ov5640_ddr3_vga_io_hdmi/ov5640_ddr3_vga_io_hdmi.srcs/sources_1/ip/ROM_8/ROM_8_sim_netlist.vhdl
-- Design      : ROM_8
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z010clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ROM_8_blk_mem_gen_prim_wrapper_init is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ROM_8_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end ROM_8_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of ROM_8_blk_mem_gen_prim_wrapper_init is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFC7BF24B81FFFFFFFF3DEE98D1FFFFFFFF98C08701FFFFFFFFFE41E783FFFF",
      INITP_01 => X"FF9AF7EE0F459FFFFFE65020C1821FFFFFE1A49313EBFFFFFFFEEAA312F3FFFF",
      INITP_02 => X"FFBC9002532A2FFFFF9FFBF20CD7DFFFFFB8240ACD991FFFFFB9C40FEC60BFFF",
      INITP_03 => X"FB5F8B018B1099FFF9A88B70690371FFFD84FA31840263FFF9F9F61513C561FF",
      INITP_04 => X"FFC72D3FE936F9FFF18C3C3FE680BA7FF148A0220E44F07FF8270708A481E1FF",
      INITP_05 => X"F9FE02804AB440FFF9717BF18FA992FFFB6C2103EFB231FFFB971C7FE8B679FF",
      INITP_06 => X"FE04580E101A87FFFD6CA834A802C1FFF888A825782265FFF8A31610D4F601FF",
      INITP_07 => X"F05F980608940FFFFFB24C061F4EBFFFFFA7A0024C17DFFFFF998002485B9FFF",
      INITP_08 => X"F7A8B69E1F3141FFF6CC709EE602E1FFFB5C7F8706AC69FFF9062040A39B01FF",
      INITP_09 => X"F4148C3FC76021FFF6901F3FC35431FFF7E17FC412441FFFF7092CF0F82709FF",
      INITP_0A => X"F67103FFF399927FF582F3FFF2E982BFF211447FE228827FF3704C7FE5A429FF",
      INITP_0B => X"F5C0091012029DFFF004B41101A2CDFFF62577F1E106A7FFF0114BFFE3A44FFF",
      INITP_0C => X"F252C0ED641498FFF7C380B49291AFFFFC71F7727B08B9FFF200DE043030D3FF",
      INITP_0D => X"FBA6C13123BDF6FFFB60EB8402EF40FFF3DEE3217284FCFFFAB2BF80969144FF",
      INITP_0E => X"FFC5ECAA8F73FFFFFF81562934587FFFFD1C7AA07DD579FFF857913C80C501FF",
      INITP_0F => X"FFFFFF0FFFFFFFFFFFFFFFCFFFFFFFFFFFC0002023FFFFFFFFDCCD2F1807FFFF",
      INIT_00 => X"FFFFFFFEFEFFFFFFFFFEFEFEFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFFFEFEFEFEFEFF",
      INIT_02 => X"FFFEFEFEFEFFFFFFFEFEFEFEFEFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFFFFFEFEFEFFFFFEFEFEFEFEFE",
      INIT_04 => X"FDFEFEFDFDFEFEFEFDFDFEFDFEFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFDFDFDFDFEFDFDFDFDFCFBFBFBFC",
      INIT_06 => X"B9CEDBECF9FCFDFDFDFEFEFEFEFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFEFDFDFCFCFBF3E2D4C6B6AA939394AF",
      INIT_08 => X"20223054749ED5F4FBFDFDFDFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFDFBF9ECC388634027201F1E1E1E1D1F",
      INIT_0A => X"1A1A1A1A1D20315AA7E3FBFCFDFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFEFEFEFEFDFAD695442A1B1A1A1B1A1A1B1A1A191B",
      INIT_0C => X"1B1B1A1A1A1A1A191C4496E8FCFEFDFEFEFEFEFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFEFEFDFDE686371A1B1A1A1A1A1A1A1B1A1A1A1A1A",
      INIT_0E => X"1A1A1A1A191919191B1B224AB4F7FCFDFDFEFEFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFEFEFDFBF7B7471D1B1B191A1919191919191A1919191A",
      INIT_10 => X"1919191A19191A1A1C1C1C1B2B8CF4FCFDFEFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFEFDFCF3982E191B1B1A1A1A191A1A1A1A1A1A19191919",
      INIT_12 => X"19191A1A19191A191B1C1C1B1B1C7AEFFEFEFEFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFEFDF5851C1A1A1A1A191A1A191A1A1A1A1A1A191A191A",
      INIT_14 => X"1A1A1A1A19191A1A1B1B1A1B1C1B207EF5FDFEFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFDF7A0271B191B1B191B1B191A1919191919191A1A191A",
      INIT_16 => X"20191A191A1A19191A1C1B1A1B1A1B25AAFCFDFEFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFCCD331B1B1A1A191A1A1B1A1A1A1A1A1A28383E3E3D34",
      INIT_18 => X"B48A3C201A1A1B1B19191A1A1A1B1A1B3EDFFDFEFEFEFEFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFEFEFDFDF05F1B1B1C1A19191919191A1C1D24549CC4DFEAEBEAD7",
      INIT_1A => X"FDFAE08C2C1B1A1A1A1A1A1A1A1A1B1C1E91FBFEFEFEFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFEFDFDBD221A1A1B1A1A191919191B1B3BACECFCFDFDFEFEFEFD",
      INIT_1C => X"FEFDFDF9B32E1A1B1A1A1A1A1A1C1B1B1C49F1FDFEFEFEFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFEFEFDF563191A1B1A1A1A191A1A1A1B3BCFFBFCFDFDFDFEFEFEFE",
      INIT_1E => X"FDFEFEFEFBAA251B1A1A1A191A1A1C1A1B30CDFDFDFEFEFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFEFDFDE0361A1B191B1B19191A1A1A27B3FDFDFEFEFEFEFEFEFEFD",
      INIT_20 => X"FDFEFFFEFCF15C1C191A1A1A1A1A1A1B1B21ADFCFEFEFEFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFEFEFCBA29191A1A1B1B1B1A1A1A1A5CF2FDFDFEFEFEFEFDFEFEFE",
      INIT_22 => X"FEFEFEFEFDFBAC1E1A1B1A1A1A191A1A191B97FDFEFEFEFEFEFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFEFEFEFDA6211A1A191A1A1A191A191EA0FBFEFEFEFEFFFEFEFEFFFE",
      INIT_24 => X"FFFFFFFEFEFDCA26191A1A1A1A1A1A1A191A95FDFDFEFDFEFEFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFEFEFEFDA5221A1A19191A1A1A1A191FC7FCFEFEFEFEFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFEFDFDD52F1A1A19191A19191A1A1C99FDFDFEFEFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFDFDFDA9241A1A1A1919191A1A1920CDFCFEFDFEFEFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFEFDFDC622191A19191A19191A1B27B7FDFDFEFEFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFEFDFDC92F1A191A1919191A1A1A1FC1FDFEFEFEFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFEFDF8931D191A19191A1A1B1A1B36D9FDFEFEFEFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFEFDFDEA40191A19191A1A1A1A191C84F9FEFDFEFEFEFEFEFEFFFF",
      INIT_2C => X"FFFEFEFEFDE2451B191A191A191A1C1B1C58F6FDFEFEFDFEFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFEFEFDF87E191B1A1A1C1B1A19191941DDFDFDFDFDFDFDFEFEFEFF",
      INIT_2E => X"FEFDFCFEF1711D1A191A19191A191C1A1FAFFCFEFEFEFEFEFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFEFEFDFDCA2B1B1B1B1D1A1A1A1A1A1C6CEFFCFDFEFEFEFEFEFEFE",
      INIT_30 => X"FDFDFAD968201C1A191919191A1B1B1C5BEEFEFEFEFEFEFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFEFEFEFDF87C1D1B1B1B1B1A1A1A191A1C68D7F9FBFDFDFEFEFEFE",
      INIT_32 => X"EECD87391B1A1A1A1A1A191A1A1C1B38CAFDFDFEFEFDFEFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFEFEFEFDFCE85C1F1B1A1A1B1A191A1B1C1C3A88CEEEF6F8F9F8F5",
      INIT_34 => X"3F2F1C1A191A1C1A1A1A1A1A1A1A39BEFBFDFEFEFEFEFEFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFEFDFEFDFBDE591D1A1A1B1A1B1A1B1A1A1A1C2E3F657E7D7D5F",
      INIT_36 => X"1A1A1A1B1A1A1A1A1A1A1A1B2158D1FAFDFEFEFEFEFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFEFEFEFEFCE670241A1A1B1A1B191A1A1A1A1A1A1A1919191A",
      INIT_38 => X"1A191A1A191A1A1A1A1D2659A3EEFBFBFDFEFEFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFEFEFDFDF3AE55231C1C1C1A1A1A1A1A1A1A1A1A1A191A",
      INIT_3A => X"1A191A1A19191A1A1B3DA7E4FBFCFCFCFDFDFEFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFEFDFCFCFCFAE2982A1D1C1A1A1A1A1A1A1A1A1A1A191A",
      INIT_3C => X"1A1A1A19191919191D1D265695E1F9FEFDFEFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFEFDFDF8D48D56261B1A1A19191A1A1A1A1A1A1A19191A",
      INIT_3E => X"1A1A1A1A191A1A1A1B1A1A1A1F3C98E6FCFCFEFEFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFEFEFEFEFEFDFCDF89311F1B1C1A1A191B1A1A1A1A1A1A1A1A19191A",
      INIT_40 => X"1B1A1B1A1A1A1919191A1A19191B1E50CDFBFDFEFEFEFEFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFEFEFDFEFCC44A1C1C1C1B1A1A191A1A1A1A1A1A1B1A1C1A1A1A1C",
      INIT_42 => X"28201A1A1C1B1B1A191A191A191B1A1A38C1FBFCFDFEFEFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFEFDFDFABB341C1B1B1A1A1A191919191B1B1B1B20283242434331",
      INIT_44 => X"D19D602F1C1D1C1A1A1A1A1A1A1A1B1A1B39C9FCFEFEFEFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFEFDFDFCC1371B1A1B1B1A1A1A1919191C1B1C295A99CFE1E8E9E8E1",
      INIT_46 => X"FEFCF6CB71251B1B1A1A19191A1A1A1B1A1B50E6FEFEFEFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFEFDFDE5481A1B1A1B1A1E1A191A19191A1E55BEF1FCFEFDFDFDFDFE",
      INIT_48 => X"FDFDFDFDF5A42D1A1A1A191A1A1B191B1A1A1E8AFDFEFEFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFEFDFB91201A1A1A191A1A191A1A191A217AEEFCFDFDFDFDFEFEFEFE",
      INIT_4A => X"FEFEFEFDFCFAA0261A1B1A1A1A191A1A1A1A1B41E3FDFDFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFEFDE3411B1B191A1A1A1A1B1A1B191B7BF0FDFDFDFDFEFEFEFFFEFE",
      INIT_4C => X"FFFFFEFEFCFCF2691A1B1A1B1A191A1A1A1A1B1FAEFCFEFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFEFDB3221D1C1A191A1A1A1A1A1C1A4FE5FCFDFDFEFEFFFFFFFFFFFF",
      INIT_4E => X"FFFFFEFEFEFDFBBF241B1B1A1A1A1A1A1A1A1B1A71F6FEFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFEF7801A1A1C1A191A191A1A1B1C22A9FDFDFEFEFEFEFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFEFEFDFBEB3D1A1B1A1A191A1A1A1A1B1A45F0FEFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFEF053191A1B19191A1A1A1A1A1B32E5FDFDFEFEFEFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFEFEFEFBF2621A191A191A1A1A191A1A1A39EEFDFEFEFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFDEC391A1A1A1A191A1A1A1B1C1B48F2FEFDFEFEFEFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFEFEFCF47119191A1B1A1A19191A1A1A31DEFDFEFFFEFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFDE92E19191A1A1A1A1A191A1B1953F4FEFEFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFEFEFBF15D1A1A1B191A1A19191A1A1B33E0FDFEFEFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFEE92F1A1A1B19191A1A1A1B1C1A4AF3FEFEFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFEFEFEFBE9351A1B1A1A191A1A1A191A1A38EDFDFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFDEC3C1A1A1A1A191A1A1A1B1E1B34E7FDFEFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFEFEFEFBB3221A1A1A1A191918191A191A4AF1FDFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFDF1611A1A1A1B1A1A191A1B1A1B23AEFCFDFFFFFFFFFFFFFEFEFEFF",
      INIT_5C => X"FEFEFEFEFEFEEE5D191A191A1A1A191A19191A1A73F7FEFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFDF8881A1A1A1A1A1A191A1A1B1A1B61F0FDFEFEFEFEFEFFFEFEFEFD",
      INIT_5E => X"FEFEFEFDFCFA9A221A1A1A1A1A1A191A191A1A1BA5FBFEFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFEFBB8211B1B1A1A1A1A1A1A1A1A1C23A1FAFCFDFEFEFEFFFEFEFEFE",
      INIT_60 => X"FEFEFDFDF6A3281A1A1A19191A1A1A1A19191B38D7FCFDFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFEFDEC491B1A1A1A1A1A1A1A1B1B1A1B2CB2F9FBFDFDFEFEFEFFFEFE",
      INIT_62 => X"FCFDFBE383241B1B1A1A1A1A191A1A1A191A1E79FBFEFEFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFDFC96201919191A1A1A1B1B1B1B191A2793E9FAFBFCFDFEFEFDFC",
      INIT_64 => X"EFD698441E1C1B1A191A1A1B1A1A1A19191A35D6FDFDFDFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFEFDFDE74D1D1A1A1A1A191B1B1A1A1A1A1A204EA9DAF3FDFEFDFCFC",
      INIT_66 => X"57291B1B1A191A1A1A1A1A1B1A1B1A1A1B229DF7FDFEFEFEFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFEFEFDFCBF2F1A191A1A1B1A191B1A1A1A1A1A1A1B2F607B8E9C8576",
      INIT_68 => X"1B1A1A191A19191A191A1A1B1A1A1A191C75F2FCFCFDFEFEFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFEFDFCF99E231B1C1A1B1A191A191919191919191A1A1A1C1E1A1A",
      INIT_6A => X"1A1919191A1A191A191A1A1A1A1C1B1F6AEAFDFDFDFDFEFEFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFEFEFDFDFCF48D281C1B1B1A1919191A1A1A19191A1A1B1A1A1A1A1B",
      INIT_6C => X"1A1A1A1A1A1A191A1919191A191D2985F0FDFEFEFEFEFEFEFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFEFDFDFEFDF7AA361C1C1A1919191A1B1A1919191A1A1A1A1B1A1A",
      INIT_6E => X"1A1A1B1A1A1A1919191A19191B42B0F5FDFDFDFDFEFDFDFEFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFEFDFDFDFCFDFAD0581F1A19191A1A1A1A1A191A1A191B1A1A1A19",
      INIT_70 => X"1B1A1A1A1A1A1A1A1A1B1D378BDEFCFDFEFEFEFEFEFEFEFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFEFEFEFEFDFEFDFCEDA3451F1A1A1B1A1A1A1B1A1A1B1B1B1B1A1A",
      INIT_72 => X"1A1B1B1B1B1B1A1D244B8ADFFAFDFEFDFEFFFFFFFFFEFEFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFEFFFEFEFEFDFDFDFAEA9E57291D1B1C191A1B1A1B1A1C1A1C1A",
      INIT_74 => X"1A1A1B1B23394F81C5E7FCFDFDFEFEFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFEFEFEFEFDFDFCFCEFCF965439251A1A1A191A1B1A1A1B",
      INIT_76 => X"596A829CB5DBF3F9FCFDFDFDFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFEFEFEFDFEFDFDFDFDFAF5DAB89E856C534445464544",
      INIT_78 => X"F2F6FAFDFDFEFEFEFEFEFEFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFEFDFDFDFEFEFDFDFEFEFDFDFEFDFAF6F1EEEFEFEFEF",
      INIT_7A => X"FEFEFDFEFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFDFEFEFEFEFE",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFEFEFEFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => douta(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ROM_8_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ROM_8_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \ROM_8_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \ROM_8_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFF8370C07FFFFFFFFFC20E672FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFE097EE0F747FFFFFF980000125FFFFFFFEB0021FE7FFFFFFFF3542A48FFFFF",
      INITP_02 => X"FFE08033D3419FFFFFC24BF20C093FFFFFCC240ACD63FFFFFFC5040FEC807FFF",
      INITP_03 => X"FC4980FE7E1267FFFE20830F90040FFFFE40F20E4801BFFFFE05F01F40C0DFFF",
      INITP_04 => X"F8073AFFF63687FFFE0C23FFFA8085FFFEC8ABFFF404AFFFFEE00CF773804FFF",
      INITP_05 => X"FE420A7F96B65FFFFE627C0FF6AA2DFFFCAC3EFFF1B04FFFFC170BFFF4B667FF",
      INITP_06 => X"FFEA080E000E7FFFFEB000960A02BFFFFF0826B0A0259BFFFF1010AF22F17FFF",
      INITP_07 => X"FF93100608113FFFFFC18C061FB17FFFFFC330024C403FFFFFE1700248507FFF",
      INITP_08 => X"F800B521B0301FFFF80079C100004FFFFCC07861C8A8E7FFFE982011039ABFFF",
      INITP_09 => X"FA5453FFF8800FFFFB5048FFF3043BFFFAA0203FE40409FFFA092E0F022237FF",
      INITP_0A => X"FC308FFFFD8981FFFD824FFFFDE18DFFFE10ABFFFC288DFFFD3013FFF8840BFF",
      INITP_0B => X"FB0024FFE6028FFFFE0413FEFDA2C7FFFE0413FFFC07A1FFFE1027FFFD8441FF",
      INITP_0C => X"FC10800B240037FFF94202A8C48191FFF970110C3408AFFFFD0004FFCA30C1FF",
      INITP_0D => X"FC10C12103B409FFFCBAE38002E83FFFFC20E3007280C3FFFC08BF881681E3FF",
      INITP_0E => X"FFFA16DB960FFFFFFFFE562001C7FFFFFFE0360A017AFFFFFFA1000000E4FFFF",
      INITP_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFFFFFFFFFE332DFE7FFFFFF",
      INIT_00 => X"FFFFFF7F7FFFFFFFFF7F7F7F7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F7FFF7F7F7F7F7FFF",
      INIT_02 => X"FF7F7F7F7FFFFFFF7F7F7F7F7F7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F7FFFFF7F7F7FFFFF7F7F7F7F7F7F",
      INIT_04 => X"FE7F7FFEFE7F7F7FFEFE7FFE7F7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F7FFEFEFEFE7FFEFEFEFE7EFDFDFD7E",
      INIT_06 => X"5DE76E76FC7EFEFEFE7F7F7F7F7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF7F7F7FFEFEFEFE7EF9F1EAE3DBD54A4ACA58",
      INIT_08 => X"111219AA3A4FEA7AFDFEFEFE7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFEFEFD77E245B2219411901010108F90",
      INIT_0A => X"0E0E0E8D0F1199ADD3F1FD7EFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFF7F7F7F7FFEFD6CCB23168E0E0E8E0E0E8E0E0E8D8E",
      INIT_0C => X"8E8E0E0E0E0E0E8D8E224B747E7FFE7F7F7F7FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFF7F7FFEFE73439C0E8E0E0E0E0E0E0E8E0E0E0E0E0E",
      INIT_0E => X"0E0E0E0E8D8D8D8D0E8D11255AFB7EFEFE7F7FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFF7F7FFEFE7CDC248F8E8E8D0E8D8D8D8D8D8D0E8D8D8D0E",
      INIT_10 => X"8D8D8D0E8D8D0E0E0F8E8E0E16467A7EFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFF7FFEFEFA4D188D8E8E0E0E0E8D0E0E0E0E0E0E8D8D8D8D",
      INIT_12 => X"8D8D0E0E8D8D0E8D8E0F0F8E8E0E3DF77F7F7FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFF7FFEFAC30F0E0E0E0E8D0E0E8D0E0E0E0E0E0E8D0E8D0E",
      INIT_14 => X"0E0E0E0E8D8D0E0E8E8E0E8E0F8E90BFFAFE7FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFF7F7CD0948E8D8E8E8D8E8E8D0E8D8D8D8D8D8D0E0E8D0E",
      INIT_16 => X"118D0E8D0E0E8D8D0E0F8E0E8E0E8E13557EFE7FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFF7FE79A8E8E0E0E8D0E0E8E0E0E0E0E0E0E151D20209F1B",
      INIT_18 => X"5A451E900E0E8E8E8D8D0E0E0E8E0E8E1FEFFE7F7F7F7FFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFF7F7FFEFEF8B08E8E0F0E8D8D8D8D8D0E8E8E122A4E62EF75F575EB",
      INIT_1A => X"FE7D7046178E0E0E0E0E0E0E0E0E8E0F0FC8FD7F7F7FFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFF7FFEFE5F120E0E8E0E0E8D8D8D8D8E0E9D56767EFEFE7F7F7FFE",
      INIT_1C => X"7FFEFE7DDA180E8E0E0E0E0E0E0F8E8E0EA4F8FE7F7F7FFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFF7F7FFEFA328D0E8E0E0E0E8D0E0E0E8E1EE7FD7EFEFEFE7F7F7F7F",
      INIT_1E => X"FE7F7F7FFD55938E0E0E0E8D0E0E0F0E8E1967FEFE7F7FFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFF7FFEFE709B0E8E8D8E8E8D8D0E0E0E945AFEFE7F7F7F7F7F7F7FFE",
      INIT_20 => X"FE7FFF7F7EF82F0F8D0E0E0E0E0E0E8E8E91D67E7F7F7FFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFFFFFFF7F7F7E5D158D0E0E8E8E8E0E0E0E0E2FF9FEFE7F7F7F7FFE7F7F7F",
      INIT_22 => X"7F7F7F7FFEFDD6100E8E0E0E0E8D0E0E8D8ECBFE7F7F7F7F7FFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFF7F7F7FFE53910E0E8D0E0E0E8D0E8D10517E7F7F7F7FFF7F7F7FFF7F",
      INIT_24 => X"FFFFFF7F7FFEE5148D0E0E0E0E0E0E0E8D0ECAFEFE7FFE7F7FFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFF7F7F7FFED2120E0E8D8D0E0E0E0E8D90E4FE7F7F7F7FFFFFFFFFFFFF",
      INIT_26 => X"FFFFFF7FFE7F6B980E0E8D8D0E8D8D0E8D8ECCFEFE7F7FFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFEFEFED4920E0E0E8D8D8D0E0E8D11E7FE7FFE7F7FFFFFFFFFFFFF",
      INIT_28 => X"FFFFFF7FFE7F64128D0E8D8D0E8D8D0E0E93DBFEFE7F7FFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFF7FFEFEE4180E8D0E8D8D8D0E0E0E90E1FE7F7F7FFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFF7FFEFCCA8F8D0E8D8D0E0E8E0E0E1BECFE7F7F7FFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFF7FFEFE75A08D0E8D8D0E0E0E0E8D0F437D7FFE7F7F7F7F7F7FFFFF",
      INIT_2C => X"FF7F7F7FFEF1A38E8D0E8D0E8D0E0F8E8E2C7BFE7F7FFE7FFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFF7F7FFE7CBF8D8E0E0E0F8E0E8D8D8DA16FFEFEFEFEFEFE7F7F7FFF",
      INIT_2E => X"7FFE7E7FF8398F0E8D0E8D8D0E8D0F0E10D77E7F7F7F7F7FFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFF7F7FFEFEE5968E8E8E8F0E0E0E0E0E0F36F77EFE7F7F7F7F7F7F7F",
      INIT_30 => X"FEFE7DEC34900F0E8D8D8D8D0E8E8E0F2E777F7F7F7F7FFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFF7F7F7FFE7CBE0F0E0E8E8E0E0E0E8D0E8EB46C7D7E7FFE7F7F7F7F",
      INIT_32 => X"77E6C39C8E0E0E0E0E0E8D0E0E0F8E1D65FEFE7F7FFE7FFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFF7F7F7FFE7E742E8F0E0E0E8E0E8D0E8E0F0F1E4568F77B7CFC7CFA",
      INIT_34 => X"A0188E0E8D0E0F0E0E0E0E0E0E0E9D60FDFE7F7F7F7F7FFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFF7FFE7FFEFD6FAC8E0E0E8E0E8E0E8E0E0E0E0F18A0B340BF3F30",
      INIT_36 => X"0E0E0E8E0E0E0E0E0E0E0E8E912DE97EFE7F7F7F7FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFF7F7F7F7F7E73B8130E0E8E0E8E8D0E0E0E0E0E0E0E8D8D8D0E",
      INIT_38 => X"0E8D0E0E8D0E0E0E0E8F14ADD278FEFEFE7F7FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFF7F7FFEFE7A58AB920F0F0F0E0E0E0E0E0E0E0E0E0E8D0E",
      INIT_3A => X"0E8D0E0E8D8D0E0E0E1F54F27EFEFEFEFEFE7FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFF7FFE7E7EFEFDF1CC168F0F0E0E0E0E0E0E0E0E0E0E8D0E",
      INIT_3C => X"0E0E0E8D8D8D8D8D0F8E132BCAF0FC7FFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFF7FFEFE7C6AC62B138E0E0E8D8D0E0E0E0E0E0E0E8D8D0E",
      INIT_3E => X"0E0E0E0E8D0E0E0E8E0E0E8D109E4C737E7E7F7FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFF7F7F7F7F7FFE7EEFC4988F8D8E0E0E8D8E0E0E0E0E0E0E0E0E8D8D0E",
      INIT_40 => X"8E0E8E0E0E0E8D8D8D0E0E8D8D0E8FA8677E7F7F7F7F7FFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFF7F7FFE7F7E62250F8E8E0E0E0E8D0E0E0E0E0E0E8E0E0F0E0E0E0F",
      INIT_42 => X"15110E0E0F8E8E0E8D0E8D0E8D8E0E0E1DE1FD7EFE7F7FFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFF7FFEFE7DDD1A8E8E8E0E0E0E8D8D8D8D8E8E8E8E11151A22A2A299",
      INIT_44 => X"E8CEB0180E8E8E0E0E0E0E0E0E0E8E0E8E9DE47E7F7F7FFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFF7FFEFE7EE09C0E0E8E8E0E0E0E8D8D8D0F0E0E15AD4D68F0F4F4F471",
      INIT_46 => X"7F7E7BE5B8928E8E0E0E8D8D0E0E0E8E0E8E28737F7F7FFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFF7FFEFEF2A40E8E0E8E0E100E8D0E8D8D0E8FAA5FF87E7FFEFEFEFE7F",
      INIT_48 => X"FEFEFEFEFA52170E0E0E8D0E0E8E8D8E0E0E0F45FE7F7FFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFF7FFEFDC8100E0E0E8D0E0E8D0E0E8D0E91BD777EFEFEFEFE7F7F7F7F",
      INIT_4A => X"7F7F7FFE7E7DD0140E8E0E0E0E8D0E0E0E0E0EA0F1FEFEFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFF7FFEF1A08D8E8D0E0E0E0E8E0E8E8D8EBEF8FEFEFEFE7F7F7FFF7F7F",
      INIT_4C => X"FFFF7F7F7E7EF9B50E8E0E8E0E8D0E0E0E0E8D8F577E7FFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFF7FFED9118E0F0E8D0E0E0E0E0E0F0EA8F3FEFEFE7F7FFFFFFFFFFFFF",
      INIT_4E => X"FFFF7F7F7FFEFEE0138E8E0E0E0E0E0E0E0E8E0E397B7FFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFF7FFC410E0E0F0E8D0E8D0E0E8E0F1255FEFE7F7F7F7FFFFFFFFFFFFF",
      INIT_50 => X"FFFFFF7F7FFE7EF69F0E8E0E0E8D0E0E0E0E8E0EA3787FFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFF7F79AA8D0E8E8D8D0E0E0E0E0E8E1A73FEFE7F7F7FFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFF7F7F7FFE7A320E8D0E8D0E0E0E8D0E0E0E1D77FE7F7FFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFF7F779D0E0E0E0E8D0E0E0E8E0F8E257A7FFE7F7F7FFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFF7F7FFE7BB98D8D0E8E0E0E8D8D0E0E0E196FFE7FFF7FFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFF7FF5188D8D0E0E0E0E0E8D0E8E8DAAFA7F7FFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFF7F7FFEF9AF0E0E8E8D0E0E8D8D0E0E8E1A70FE7F7FFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFF7FF5980E0E8E8D8D0E0E0E8E0F0E267A7F7FFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFF7F7F7FFEF59B0E8E0E0E8D0E0E0E8D0E0E9CF6FEFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFF7F771F0E0E0E0E8D0E0E0E8E108E1B74FE7FFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFF7F7F7F7EDA120E0E0E0E8D8D0D8D0E8D0E26F8FEFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFF7FF9B10E0E0E8E0E0E8D0E8E0E8E92D77EFEFFFFFFFFFFFF7F7F7FFF",
      INIT_5C => X"7F7F7F7F7F7F78AF8D0E8D0E0E0E8D0E8D8D0E0EBAFB7FFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFF7F7D450E0E0E0E0E0E8D0E0E8E0E8EB178FE7F7F7F7F7FFF7F7F7FFE",
      INIT_5E => X"7F7F7FFE7E7DCD120E0E0E0E0E0E8D0E8D0E0E8ED3FD7FFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFF7FFE5D918E8E0E0E0E0E0E0E0E0E0F12D07D7EFE7F7F7FFF7F7F7F7F",
      INIT_60 => X"7F7FFEFE7B52150E0E0E8D8D0E0E0E0E8D8D0E9C6C7EFEFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFF7F7FF6250E0E0E0E0E0E0E0E8E8E0E8E96D9FC7E7F7F7F7F7FFF7F7F",
      INIT_62 => X"7EFEFDF1C2138E8E0E0E0E0E8D0E0E0E8D0E8FBCFD7F7FFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFE7E4B108D8D8D0E0E0E8E8E8E8E8D0E94CAF57EFEFEFE7F7FFE7E",
      INIT_64 => X"F76B4CA2100F8E0E8D0E0E8E0E0E0E8D8D0E9A6BFEFEFEFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFF7FFEFEF3A68F0E0E0E0E8D8E8E0E0E0E0E0E1128D56EF9FE7FFE7E7E",
      INIT_66 => X"2C948D0E0E8D0E0E0E0E0E8E0E8E0E0E8E124FFBFE7F7F7FFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFF7F7FFE7E60980E8D0E0E8E0E8D8E0E0E0E0E0E0E8E98B03EC7CE43BB",
      INIT_68 => X"8E0E0E8D0E8D8D0E8D0E0E8E0E0E0E8D0FBB797E7EFE7F7FFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFF7FFE7EFC50928E0F0E8E0E8D0E8D8D8D8D8D8D8D0E0E0E0F100E0E",
      INIT_6A => X"0E8D8D8D0E0E8D0E8D0E0E0E0E8E0E10B5F5FEFEFEFE7F7FFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFF7F7FFEFEFEFA47948E8E8E0E8D8D8D0E0E0E8D8D0E0E8E0E0E0E0E8E",
      INIT_6C => X"0E0E0E0E0E0E8D0E8D8D8D0E8D8E94C278FE7F7F7F7F7F7FFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFF7FFEFE7FFEFB551B0E0F0E8D8D8D0E8E0E8D8D8D0E0E0E0E8E0E0E",
      INIT_6E => X"0E0E8E0E0E0E8D8D8D0E8D8D8EA158FAFEFEFEFE7FFEFE7FFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFF7FFEFEFE7EFE7D68AC900E8D8D0E0E0E0E0E8D0E0E8D8E0E0E0E8D",
      INIT_70 => X"8E0E0E0E0E0E0E0E8D8D0F1C46EF7EFE7F7F7F7F7F7F7FFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFF7F7F7F7FFE7FFE7EF6D2A3900E0E8E0E0E0E8E0E0E8E8E8E8E0E0E",
      INIT_72 => X"0E8E8E8E8E8E0E8F92A545EF7DFE7FFE7FFFFFFFFF7F7FFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFF7FFF7F7F7FFEFEFE7E7650AC958F8E0F8D0E8E0E8E0E0F0E0F0E",
      INIT_74 => X"0E0E8E8E129C284163F37EFEFE7F7F7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFF7F7F7F7F7F7FFE7EF768CB2A9D930E0E0E8D0E8E0E0E8E",
      INIT_76 => X"AD36424FDAEDF9FC7EFEFEFE7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFF7F7F7FFE7FFEFEFEFE7DFAED5D50C337AA23A324A323",
      INIT_78 => X"797B7DFEFE7F7F7F7F7F7F7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFF7FFEFEFE7F7FFEFE7F7FFEFE7FFE7D7BF877F7F7F7F7",
      INIT_7A => X"7F7FFE7F7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFF7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7FFE7F7F7F7F7F",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F7FFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F7F7F7FFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => douta(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ROM_8_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 5 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ROM_8_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \ROM_8_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \ROM_8_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_29\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_01 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_02 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_03 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_04 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_05 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3E3E3E3F",
      INIT_06 => X"2E33373B3E3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_07 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3C3835312D2A2525252C",
      INIT_08 => X"08090C151D27353D3E3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_09 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3E3B312219100A08080808080708",
      INIT_0A => X"0707070607080C1629383E3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_0B => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3E3625110B0707070707070707070607",
      INIT_0C => X"07070707070707060711253A3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_0D => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F39210E0707070707070707070707070707",
      INIT_0E => X"0707070706060606070608122D3D3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_0F => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3E2E1207070706070606060606060706060607",
      INIT_10 => X"0606060706060707070707070B233D3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_11 => X"3F3F3F3F3F3F3F3F3F3F3F3F3D260C0607070707070607070707070706060606",
      INIT_12 => X"06060707060607060707070707071E3B3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_13 => X"3F3F3F3F3F3F3F3F3F3F3F3D2107070707070607070607070707070706070607",
      INIT_14 => X"0707070706060707070707070707081F3D3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_15 => X"3F3F3F3F3F3F3F3F3F3F3E280A07060707060707060706060606060607070607",
      INIT_16 => X"080607060707060607070707070707092A3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_17 => X"3F3F3F3F3F3F3F3F3F3F330D07070707060707070707070707070A0E10100F0D",
      INIT_18 => X"2D220F080707070706060707070707070F373F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_19 => X"3F3F3F3F3F3F3F3F3F3C1807070707060606060607070709152731373A3A3A35",
      INIT_1A => X"3F3E38230B070707070707070707070707243E3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_1B => X"3F3F3F3F3F3F3F3F3F2F0907070707070606060607070E2B3B3F3F3F3F3F3F3F",
      INIT_1C => X"3F3F3F3E2D0C0707070707070707070707123C3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_1D => X"3F3F3F3F3F3F3F3F3D1906070707070706070707070F333E3F3F3F3F3F3F3F3F",
      INIT_1E => X"3F3F3F3F3E2A09070707070607070707070C333F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_1F => X"3F3F3F3F3F3F3F3F380D070706070706060707070A2D3F3F3F3F3F3F3F3F3F3F",
      INIT_20 => X"3F3F3F3F3F3C1707060707070707070707082B3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_21 => X"3F3F3F3F3F3F3F3F2E0A06070707070707070707173C3F3F3F3F3F3F3F3F3F3F",
      INIT_22 => X"3F3F3F3F3F3E2B0807070707070607070607253F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_23 => X"3F3F3F3F3F3F3F3F290807070607070706070608283F3F3F3F3F3F3F3F3F3F3F",
      INIT_24 => X"3F3F3F3F3F3F320A06070707070707070607253F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_25 => X"3F3F3F3F3F3F3F3F290907070606070707070608323F3F3F3F3F3F3F3F3F3F3F",
      INIT_26 => X"3F3F3F3F3F3F350C07070606070606070607263F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_27 => X"3F3F3F3F3F3F3F3F2A0907070706060607070608333F3F3F3F3F3F3F3F3F3F3F",
      INIT_28 => X"3F3F3F3F3F3F3209060706060706060707092D3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_29 => X"3F3F3F3F3F3F3F3F320C07060706060607070708303F3F3F3F3F3F3F3F3F3F3F",
      INIT_2A => X"3F3F3F3F3F3E25070607060607070707070D363F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_2B => X"3F3F3F3F3F3F3F3F3A1006070606070707070607213E3F3F3F3F3F3F3F3F3F3F",
      INIT_2C => X"3F3F3F3F3F381107060706070607070707163D3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_2D => X"3F3F3F3F3F3F3F3F3E1F0607070707070706060610373F3F3F3F3F3F3F3F3F3F",
      INIT_2E => X"3F3F3F3F3C1C07070607060607060707082B3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_2F => X"3F3F3F3F3F3F3F3F3F320B070707070707070707071B3B3F3F3F3F3F3F3F3F3F",
      INIT_30 => X"3F3F3E361A0807070606060607070707173B3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_31 => X"3F3F3F3F3F3F3F3F3F3E1F07070707070707070607071A363E3F3F3F3F3F3F3F",
      INIT_32 => X"3B33210E07070707070706070707070E323F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_33 => X"3F3F3F3F3F3F3F3F3F3F3A1707070707070706070707070F22343B3D3E3E3E3D",
      INIT_34 => X"100C0707060707070707070707070E303E3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_35 => X"3F3F3F3F3F3F3F3F3F3F3E37160707070707070707070707070C1019201F1F18",
      INIT_36 => X"0707070707070707070707070816343F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_37 => X"3F3F3F3F3F3F3F3F3F3F3F3F391C090707070707060707070707070706060607",
      INIT_38 => X"070607070607070707070A16293C3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_39 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3D2C1509070707070707070707070707070607",
      INIT_3A => X"0706070706060707070F2A393F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_3B => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3E38260B0707070707070707070707070607",
      INIT_3C => X"07070706060606060707091525383E3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_3D => X"3F3F3F3F3F3F3F3F3F3F3F3F3E35231509070707060607070707070707060607",
      INIT_3E => X"070707070607070707070706080F26393F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_3F => X"3F3F3F3F3F3F3F3F3F3F3F37220C070607070706070707070707070707060607",
      INIT_40 => X"07070707070706060607070606070714333F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_41 => X"3F3F3F3F3F3F3F3F3F3F31120707070707070607070707070707070707070707",
      INIT_42 => X"0A0807070707070706070607060707070E303E3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_43 => X"3F3F3F3F3F3F3F3F3E2E0D0707070707070606060607070707080A0D1111110C",
      INIT_44 => X"3427180C070707070707070707070707070E323F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_45 => X"3F3F3F3F3F3F3F3F300E070707070707070606060707070A162634383A3A3A38",
      INIT_46 => X"3F3F3D321C0907070707060607070707070714393F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_47 => X"3F3F3F3F3F3F3F391207070707070807060706060707152F3C3F3F3F3F3F3F3F",
      INIT_48 => X"3F3F3F3F3D290B070707060707070607070707223F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_49 => X"3F3F3F3F3F3F3E24080707070607070607070607081E3B3F3F3F3F3F3F3F3F3F",
      INIT_4A => X"3F3F3F3F3F3E280A070707070706070707070710383F3F3F3F3F3F3F3F3F3F3F",
      INIT_4B => X"3F3F3F3F3F3F38100607060707070707070706071F3C3F3F3F3F3F3F3F3F3F3F",
      INIT_4C => X"3F3F3F3F3F3F3C1A0707070707060707070706072B3F3F3F3F3F3F3F3F3F3F3F",
      INIT_4D => X"3F3F3F3F3F3F2C08070707060707070707070714393F3F3F3F3F3F3F3F3F3F3F",
      INIT_4E => X"3F3F3F3F3F3F3F300907070707070707070707071C3D3F3F3F3F3F3F3F3F3F3F",
      INIT_4F => X"3F3F3F3F3F3E200707070706070607070707092A3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_50 => X"3F3F3F3F3F3F3F3B0F0707070706070707070707113C3F3F3F3F3F3F3F3F3F3F",
      INIT_51 => X"3F3F3F3F3F3C1506070706060707070707070D393F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_52 => X"3F3F3F3F3F3F3F3D1907060706070707060707070E3B3F3F3F3F3F3F3F3F3F3F",
      INIT_53 => X"3F3F3F3F3F3B0E0707070706070707070707123D3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_54 => X"3F3F3F3F3F3F3F3D1C06060707070706060707070C373F3F3F3F3F3F3F3F3F3F",
      INIT_55 => X"3F3F3F3F3F3A0C0606070707070706070706153D3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_56 => X"3F3F3F3F3F3F3F3C1707070706070706060707070D383F3F3F3F3F3F3F3F3F3F",
      INIT_57 => X"3F3F3F3F3F3A0C0707070606070707070707133D3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_58 => X"3F3F3F3F3F3F3F3A0D07070707060707070607070E3B3F3F3F3F3F3F3F3F3F3F",
      INIT_59 => X"3F3F3F3F3F3B0F07070707060707070708070D3A3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_5A => X"3F3F3F3F3F3F3F2D090707070706060606070607133C3F3F3F3F3F3F3F3F3F3F",
      INIT_5B => X"3F3F3F3F3F3C180707070707070607070707092B3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_5C => X"3F3F3F3F3F3F3C170607060707070607060607071D3D3F3F3F3F3F3F3F3F3F3F",
      INIT_5D => X"3F3F3F3F3F3E22070707070707060707070707183C3F3F3F3F3F3F3F3F3F3F3F",
      INIT_5E => X"3F3F3F3F3F3E2609070707070707060706070707293E3F3F3F3F3F3F3F3F3F3F",
      INIT_5F => X"3F3F3F3F3F3F2E08070707070707070707070709283E3F3F3F3F3F3F3F3F3F3F",
      INIT_60 => X"3F3F3F3F3D290A0707070606070707070606070E363F3F3F3F3F3F3F3F3F3F3F",
      INIT_61 => X"3F3F3F3F3F3F3B120707070707070707070707070B2C3E3F3F3F3F3F3F3F3F3F",
      INIT_62 => X"3F3F3E382109070707070707060707070607071E3E3F3F3F3F3F3F3F3F3F3F3F",
      INIT_63 => X"3F3F3F3F3F3F3F25080606060707070707070706070A253A3F3F3F3F3F3F3F3F",
      INIT_64 => X"3B35261108070707060707070707070606070D353F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_65 => X"3F3F3F3F3F3F3F39130707070707060707070707070708142A373C3F3F3F3F3F",
      INIT_66 => X"160A06070706070707070707070707070709273D3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_67 => X"3F3F3F3F3F3F3F3F300C0706070707070607070707070707070C181F2327211D",
      INIT_68 => X"07070706070606070607070707070706071D3C3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_69 => X"3F3F3F3F3F3F3F3F3E2809070707070706070606060606060607070707080707",
      INIT_6A => X"070606060707060706070707070707081A3A3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_6B => X"3F3F3F3F3F3F3F3F3F3D230A0707070706060607070706060707070707070707",
      INIT_6C => X"07070707070706070606060706070A213C3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_6D => X"3F3F3F3F3F3F3F3F3F3F3D2A0D07070706060607070706060607070707070707",
      INIT_6E => X"07070707070706060607060607102C3D3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_6F => X"3F3F3F3F3F3F3F3F3F3F3F3E3416080706060707070707060707060707070706",
      INIT_70 => X"07070707070707070606070E23373F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_71 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3B291108070707070707070707070707070707",
      INIT_72 => X"0707070707070707091222373E3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_73 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3B28160A07070706070707070707070707",
      INIT_74 => X"07070707090E142031393F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_75 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3B3425150E09070707060707070707",
      INIT_76 => X"161B21272D363C3E3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_77 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3E3D362E28211B151111121111",
      INIT_78 => X"3C3D3E3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_79 => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3E3D3C3B3B3B3B3B",
      INIT_7A => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_7B => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_7C => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_7D => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_7E => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_7F => X"3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28\,
      DOADO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_29\,
      DOADO(5 downto 0) => douta(5 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ROM_8_blk_mem_gen_prim_width is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ROM_8_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end ROM_8_blk_mem_gen_prim_width;

architecture STRUCTURE of ROM_8_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.ROM_8_blk_mem_gen_prim_wrapper_init
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(8 downto 0) => douta(8 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ROM_8_blk_mem_gen_prim_width__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ROM_8_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \ROM_8_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \ROM_8_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\ROM_8_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(8 downto 0) => douta(8 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \ROM_8_blk_mem_gen_prim_width__parameterized1\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 5 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \ROM_8_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \ROM_8_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \ROM_8_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\ROM_8_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(5 downto 0) => douta(5 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ROM_8_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ROM_8_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end ROM_8_blk_mem_gen_generic_cstr;

architecture STRUCTURE of ROM_8_blk_mem_gen_generic_cstr is
begin
\ramloop[0].ram.r\: entity work.ROM_8_blk_mem_gen_prim_width
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(8 downto 0) => douta(8 downto 0),
      ena => ena
    );
\ramloop[1].ram.r\: entity work.\ROM_8_blk_mem_gen_prim_width__parameterized0\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(8 downto 0) => douta(17 downto 9),
      ena => ena
    );
\ramloop[2].ram.r\: entity work.\ROM_8_blk_mem_gen_prim_width__parameterized1\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(5 downto 0) => douta(23 downto 18),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ROM_8_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ROM_8_blk_mem_gen_top : entity is "blk_mem_gen_top";
end ROM_8_blk_mem_gen_top;

architecture STRUCTURE of ROM_8_blk_mem_gen_top is
begin
\valid.cstr\: entity work.ROM_8_blk_mem_gen_generic_cstr
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(23 downto 0) => douta(23 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ROM_8_blk_mem_gen_v8_4_2_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ROM_8_blk_mem_gen_v8_4_2_synth : entity is "blk_mem_gen_v8_4_2_synth";
end ROM_8_blk_mem_gen_v8_4_2_synth;

architecture STRUCTURE of ROM_8_blk_mem_gen_v8_4_2_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.ROM_8_blk_mem_gen_top
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(23 downto 0) => douta(23 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ROM_8_blk_mem_gen_v8_4_2 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 23 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 23 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 23 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 23 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 11 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 23 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 23 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of ROM_8_blk_mem_gen_v8_4_2 : entity is 12;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of ROM_8_blk_mem_gen_v8_4_2 : entity is 12;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of ROM_8_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of ROM_8_blk_mem_gen_v8_4_2 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of ROM_8_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of ROM_8_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of ROM_8_blk_mem_gen_v8_4_2 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of ROM_8_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of ROM_8_blk_mem_gen_v8_4_2 : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of ROM_8_blk_mem_gen_v8_4_2 : entity is "3";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of ROM_8_blk_mem_gen_v8_4_2 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of ROM_8_blk_mem_gen_v8_4_2 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of ROM_8_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of ROM_8_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of ROM_8_blk_mem_gen_v8_4_2 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of ROM_8_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of ROM_8_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of ROM_8_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of ROM_8_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of ROM_8_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of ROM_8_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of ROM_8_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of ROM_8_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of ROM_8_blk_mem_gen_v8_4_2 : entity is "Estimated Power for IP     :     6.979199 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of ROM_8_blk_mem_gen_v8_4_2 : entity is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of ROM_8_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of ROM_8_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of ROM_8_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of ROM_8_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of ROM_8_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of ROM_8_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of ROM_8_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of ROM_8_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of ROM_8_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of ROM_8_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of ROM_8_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of ROM_8_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of ROM_8_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of ROM_8_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of ROM_8_blk_mem_gen_v8_4_2 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of ROM_8_blk_mem_gen_v8_4_2 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of ROM_8_blk_mem_gen_v8_4_2 : entity is "ROM_8.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of ROM_8_blk_mem_gen_v8_4_2 : entity is "ROM_8.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of ROM_8_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of ROM_8_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of ROM_8_blk_mem_gen_v8_4_2 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of ROM_8_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of ROM_8_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of ROM_8_blk_mem_gen_v8_4_2 : entity is 4096;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of ROM_8_blk_mem_gen_v8_4_2 : entity is 4096;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of ROM_8_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of ROM_8_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of ROM_8_blk_mem_gen_v8_4_2 : entity is 24;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of ROM_8_blk_mem_gen_v8_4_2 : entity is 24;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of ROM_8_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of ROM_8_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of ROM_8_blk_mem_gen_v8_4_2 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of ROM_8_blk_mem_gen_v8_4_2 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of ROM_8_blk_mem_gen_v8_4_2 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of ROM_8_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of ROM_8_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of ROM_8_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of ROM_8_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of ROM_8_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of ROM_8_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of ROM_8_blk_mem_gen_v8_4_2 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of ROM_8_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of ROM_8_blk_mem_gen_v8_4_2 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of ROM_8_blk_mem_gen_v8_4_2 : entity is 4096;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of ROM_8_blk_mem_gen_v8_4_2 : entity is 4096;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of ROM_8_blk_mem_gen_v8_4_2 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of ROM_8_blk_mem_gen_v8_4_2 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of ROM_8_blk_mem_gen_v8_4_2 : entity is 24;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of ROM_8_blk_mem_gen_v8_4_2 : entity is 24;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of ROM_8_blk_mem_gen_v8_4_2 : entity is "zynq";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of ROM_8_blk_mem_gen_v8_4_2 : entity is "blk_mem_gen_v8_4_2";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of ROM_8_blk_mem_gen_v8_4_2 : entity is "yes";
end ROM_8_blk_mem_gen_v8_4_2;

architecture STRUCTURE of ROM_8_blk_mem_gen_v8_4_2 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(23) <= \<const0>\;
  doutb(22) <= \<const0>\;
  doutb(21) <= \<const0>\;
  doutb(20) <= \<const0>\;
  doutb(19) <= \<const0>\;
  doutb(18) <= \<const0>\;
  doutb(17) <= \<const0>\;
  doutb(16) <= \<const0>\;
  doutb(15) <= \<const0>\;
  doutb(14) <= \<const0>\;
  doutb(13) <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(23) <= \<const0>\;
  s_axi_rdata(22) <= \<const0>\;
  s_axi_rdata(21) <= \<const0>\;
  s_axi_rdata(20) <= \<const0>\;
  s_axi_rdata(19) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.ROM_8_blk_mem_gen_v8_4_2_synth
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(23 downto 0) => douta(23 downto 0),
      ena => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity ROM_8 is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of ROM_8 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of ROM_8 : entity is "ROM_8,blk_mem_gen_v8_4_2,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of ROM_8 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of ROM_8 : entity is "blk_mem_gen_v8_4_2,Vivado 2018.3";
end ROM_8;

architecture STRUCTURE of ROM_8 is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 12;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 12;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "3";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     6.979199 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "zynq";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "ROM_8.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "ROM_8.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 4096;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 4096;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 24;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 24;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 4096;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 4096;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 24;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 24;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "zynq";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of ena : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA EN";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.ROM_8_blk_mem_gen_v8_4_2
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => B"000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(23 downto 0) => B"000000000000000000000000",
      dinb(23 downto 0) => B"000000000000000000000000",
      douta(23 downto 0) => douta(23 downto 0),
      doutb(23 downto 0) => NLW_U0_doutb_UNCONNECTED(23 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(11 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(11 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(11 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(11 downto 0),
      s_axi_rdata(23 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(23 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(23 downto 0) => B"000000000000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
