// Seed: 2511863888
module module_0;
  wire id_1, id_2;
  assign id_1 = id_2 + ("" <= -1);
  wire id_3;
  wire id_4;
  wire id_5;
  wor  id_6 = 1;
  if (id_3 + id_3) assign id_3 = id_1;
  wor id_7, id_8 = -1, id_9;
endmodule
program module_1 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  always id_2 <= 1'b0;
  wor id_4 = id_3 != {id_1{id_4}};
  module_0 modCall_1 ();
  assign modCall_1.type_10 = 0;
endmodule
