Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Thu Jan 13 10:12:46 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing_summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/tpu_like.small/post_synth_timing_summary.rpt
| Design       : top
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 21395 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 32985 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 353 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 289 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.155    -1266.126                   8192                16896        1.015        0.000                      0                16896        4.500        0.000                       0                 16896  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                -0.155    -1266.126                   8192                16896        1.015        0.000                      0                16896        4.500        0.000                       0                 16896  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :         8192  Failing Endpoints,  Worst Slack       -0.155ns,  Total Violation    -1266.126ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.015ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.155ns  (required time - arrival time)
  Source:                 matrix_A/ram_reg[475][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_A/ram_reg[0][0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        10.153ns  (logic 3.133ns (30.858%)  route 7.020ns (69.142%))
  Logic Levels:           23  (LUT5=1 LUT6=19 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.669ns = ( 10.669 - 10.000 ) 
    Source Clock Delay      (SCD):    0.704ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk_mem (IN)
                         net (fo=16895, unset)        0.704     0.704    matrix_A/clk_mem
                         FDRE                                         r  matrix_A/ram_reg[475][0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.393     1.097 r  matrix_A/ram_reg[475][0]/Q
                         net (fo=9, unplaced)         0.736     1.833    matrix_A/ram_reg[475][7]_0[0]
                         LUT6 (Prop_lut6_I0_O)        0.199     2.032 r  matrix_A/q0[96]_i_252/O
                         net (fo=3, unplaced)         0.529     2.561    matrix_A/q0[96]_i_252_n_0
                         LUT6 (Prop_lut6_I1_O)        0.097     2.658 r  matrix_A/q0[0]_i_73/O
                         net (fo=1, unplaced)         0.000     2.658    matrix_A/q0[0]_i_73_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.186     2.844 r  matrix_A/q0_reg[0]_i_32/O
                         net (fo=1, unplaced)         0.000     2.844    matrix_A/q0_reg[0]_i_32_n_0
                         MUXF8 (Prop_muxf8_I0_O)      0.075     2.919 r  matrix_A/q0_reg[0]_i_12/O
                         net (fo=1, unplaced)         0.486     3.405    matrix_A/q0_reg[0]_i_12_n_0
                         LUT6 (Prop_lut6_I0_O)        0.230     3.635 r  matrix_A/q0[0]_i_5/O
                         net (fo=1, unplaced)         0.000     3.635    matrix_A/q0[0]_i_5_n_0
                         MUXF7 (Prop_muxf7_I1_O)      0.186     3.821 r  matrix_A/q0_reg[0]_i_2/O
                         net (fo=2, unplaced)         0.313     4.134    matrix_A/q0_reg[0]_i_2_n_0
                         LUT5 (Prop_lut5_I3_O)        0.215     4.349 r  matrix_A/ram[1][0]_i_31/O
                         net (fo=1025, unplaced)      0.441     4.790    u_matmul/u_systolic_data_setup/ram[1022][0]_i_15_0
                         LUT6 (Prop_lut6_I2_O)        0.097     4.887 r  u_matmul/u_systolic_data_setup/ram[0][0]_i_16/O
                         net (fo=1, unplaced)         0.301     5.188    u_matmul/u_systolic_data_setup/ram[0][0]_i_16_n_0
                         LUT6 (Prop_lut6_I4_O)        0.097     5.285 r  u_matmul/u_systolic_data_setup/ram[0][0]_i_15/O
                         net (fo=1, unplaced)         0.301     5.586    u_matmul/u_systolic_data_setup/ram[0][0]_i_15_n_0
                         LUT6 (Prop_lut6_I4_O)        0.097     5.683 r  u_matmul/u_systolic_data_setup/ram[0][0]_i_14/O
                         net (fo=1, unplaced)         0.301     5.984    u_matmul/u_systolic_data_setup/ram[0][0]_i_14_n_0
                         LUT6 (Prop_lut6_I4_O)        0.097     6.081 r  u_matmul/u_systolic_data_setup/ram[0][0]_i_13/O
                         net (fo=1, unplaced)         0.301     6.382    u_matmul/u_systolic_data_setup/ram[0][0]_i_13_n_0
                         LUT6 (Prop_lut6_I4_O)        0.097     6.479 r  u_matmul/u_systolic_data_setup/ram[0][0]_i_12/O
                         net (fo=1, unplaced)         0.301     6.780    u_matmul/u_systolic_data_setup/ram[0][0]_i_12_n_0
                         LUT6 (Prop_lut6_I4_O)        0.097     6.877 r  u_matmul/u_systolic_data_setup/ram[0][0]_i_11/O
                         net (fo=1, unplaced)         0.301     7.178    u_matmul/u_systolic_data_setup/ram[0][0]_i_11_n_0
                         LUT6 (Prop_lut6_I4_O)        0.097     7.275 r  u_matmul/u_systolic_data_setup/ram[0][0]_i_10/O
                         net (fo=1, unplaced)         0.301     7.576    u_matmul/u_systolic_data_setup/ram[0][0]_i_10_n_0
                         LUT6 (Prop_lut6_I4_O)        0.097     7.673 r  u_matmul/u_systolic_data_setup/ram[0][0]_i_9/O
                         net (fo=1, unplaced)         0.301     7.974    u_matmul/u_systolic_data_setup/ram[0][0]_i_9_n_0
                         LUT6 (Prop_lut6_I4_O)        0.097     8.071 r  u_matmul/u_systolic_data_setup/ram[0][0]_i_8/O
                         net (fo=1, unplaced)         0.301     8.372    u_matmul/u_systolic_data_setup/ram[0][0]_i_8_n_0
                         LUT6 (Prop_lut6_I4_O)        0.097     8.469 r  u_matmul/u_systolic_data_setup/ram[0][0]_i_7/O
                         net (fo=1, unplaced)         0.301     8.770    u_matmul/u_systolic_data_setup/ram[0][0]_i_7_n_0
                         LUT6 (Prop_lut6_I4_O)        0.097     8.867 r  u_matmul/u_systolic_data_setup/ram[0][0]_i_6/O
                         net (fo=1, unplaced)         0.301     9.168    u_matmul/u_systolic_data_setup/ram[0][0]_i_6_n_0
                         LUT6 (Prop_lut6_I4_O)        0.097     9.265 r  u_matmul/u_systolic_data_setup/ram[0][0]_i_5/O
                         net (fo=1, unplaced)         0.301     9.566    u_matmul/u_systolic_data_setup/ram[0][0]_i_5_n_0
                         LUT6 (Prop_lut6_I4_O)        0.097     9.663 r  u_matmul/u_systolic_data_setup/ram[0][0]_i_4/O
                         net (fo=1, unplaced)         0.301     9.964    u_matmul/u_systolic_data_setup/ram[0][0]_i_4_n_0
                         LUT6 (Prop_lut6_I4_O)        0.097    10.061 r  u_matmul/u_systolic_data_setup/ram[0][0]_i_3/O
                         net (fo=1, unplaced)         0.301    10.362    u_matmul/u_systolic_data_setup/ram[0][0]_i_3_n_0
                         LUT6 (Prop_lut6_I4_O)        0.097    10.459 r  u_matmul/u_systolic_data_setup/ram[0][0]_i_2/O
                         net (fo=1, unplaced)         0.301    10.760    u_matmul/u_systolic_data_setup/ram[0][0]_i_2_n_0
                         LUT6 (Prop_lut6_I5_O)        0.097    10.857 r  u_matmul/u_systolic_data_setup/ram[0][0]_i_1/O
                         net (fo=1, unplaced)         0.000    10.857    matrix_A/ram_reg[0][7]_1[0]
                         FDRE                                         r  matrix_A/ram_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk_mem (IN)
                         net (fo=16895, unset)        0.669    10.669    matrix_A/clk_mem
                         FDRE                                         r  matrix_A/ram_reg[0][0]/C
                         clock pessimism              0.000    10.669    
                         clock uncertainty           -0.035    10.633    
                         FDRE (Setup_fdre_C_D)        0.069    10.702    matrix_A/ram_reg[0][0]
  -------------------------------------------------------------------
                         required time                         10.702    
                         arrival time                         -10.857    
  -------------------------------------------------------------------
                         slack                                 -0.155    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.015ns  (arrival time - required time)
  Source:                 matrix_A/ram_reg[549][0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            matrix_A/q0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.171ns  (logic 0.582ns (49.715%)  route 0.589ns (50.285%))
  Logic Levels:           7  (LUT6=3 MUXF7=2 MUXF8=2)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.411ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk_mem (IN)
                         net (fo=16895, unset)        0.411     0.411    matrix_A/clk_mem
                         FDRE                                         r  matrix_A/ram_reg[549][0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.164     0.575 r  matrix_A/ram_reg[549][0]/Q
                         net (fo=9, unplaced)         0.292     0.866    matrix_A/ram_reg[549][7]_0[0]
                         LUT6 (Prop_lut6_I3_O)        0.098     0.964 r  matrix_A/q0[96]_i_361/O
                         net (fo=3, unplaced)         0.177     1.141    matrix_A/q0[96]_i_361_n_0
                         LUT6 (Prop_lut6_I3_O)        0.045     1.186 r  matrix_A/q0[0]_i_102/O
                         net (fo=1, unplaced)         0.000     1.186    matrix_A/q0[0]_i_102_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.062     1.248 r  matrix_A/q0_reg[0]_i_47/O
                         net (fo=1, unplaced)         0.000     1.248    matrix_A/q0_reg[0]_i_47_n_0
                         MUXF8 (Prop_muxf8_I1_O)      0.019     1.267 r  matrix_A/q0_reg[0]_i_19/O
                         net (fo=1, unplaced)         0.120     1.387    matrix_A/q0_reg[0]_i_19_n_0
                         LUT6 (Prop_lut6_I5_O)        0.113     1.500 r  matrix_A/q0[0]_i_6/O
                         net (fo=1, unplaced)         0.000     1.500    matrix_A/q0[0]_i_6_n_0
                         MUXF7 (Prop_muxf7_I0_O)      0.062     1.562 r  matrix_A/q0_reg[0]_i_3/O
                         net (fo=2, unplaced)         0.000     1.562    matrix_A/q0_reg[0]_i_3_n_0
                         MUXF8 (Prop_muxf8_I1_O)      0.019     1.581 r  matrix_A/q0_reg[0]_i_1/O
                         net (fo=1, unplaced)         0.000     1.581    matrix_A/q0_reg[0]_i_1_n_0
                         FDRE                                         r  matrix_A/q0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk_mem (IN)
                         net (fo=16895, unset)        0.432     0.432    matrix_A/clk_mem
                         FDRE                                         r  matrix_A/q0_reg[0]/C
                         clock pessimism              0.000     0.432    
                         FDRE (Hold_fdre_C_D)         0.134     0.566    matrix_A/q0_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.566    
                         arrival time                           1.581    
  -------------------------------------------------------------------
                         slack                                  1.015    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_mem }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000                matrix_B/q0_reg[52]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500                matrix_B/q0_reg[52]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500                matrix_B/q0_reg[52]/C



