# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 140 \
    name A_M_real_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename A_M_real_0 \
    op interface \
    ports { A_M_real_0_address0 { O 4 vector } A_M_real_0_ce0 { O 1 bit } A_M_real_0_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_M_real_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 141 \
    name A_M_real_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename A_M_real_1 \
    op interface \
    ports { A_M_real_1_address0 { O 4 vector } A_M_real_1_ce0 { O 1 bit } A_M_real_1_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_M_real_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 142 \
    name A_M_real_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename A_M_real_2 \
    op interface \
    ports { A_M_real_2_address0 { O 4 vector } A_M_real_2_ce0 { O 1 bit } A_M_real_2_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_M_real_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 143 \
    name A_M_real_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename A_M_real_3 \
    op interface \
    ports { A_M_real_3_address0 { O 4 vector } A_M_real_3_ce0 { O 1 bit } A_M_real_3_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_M_real_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 144 \
    name A_M_real_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename A_M_real_4 \
    op interface \
    ports { A_M_real_4_address0 { O 4 vector } A_M_real_4_ce0 { O 1 bit } A_M_real_4_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_M_real_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 145 \
    name A_M_real_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename A_M_real_5 \
    op interface \
    ports { A_M_real_5_address0 { O 4 vector } A_M_real_5_ce0 { O 1 bit } A_M_real_5_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_M_real_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 146 \
    name A_M_real_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename A_M_real_6 \
    op interface \
    ports { A_M_real_6_address0 { O 4 vector } A_M_real_6_ce0 { O 1 bit } A_M_real_6_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_M_real_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 147 \
    name A_M_real_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename A_M_real_7 \
    op interface \
    ports { A_M_real_7_address0 { O 4 vector } A_M_real_7_ce0 { O 1 bit } A_M_real_7_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_M_real_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 148 \
    name A_M_imag_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename A_M_imag_0 \
    op interface \
    ports { A_M_imag_0_address0 { O 4 vector } A_M_imag_0_ce0 { O 1 bit } A_M_imag_0_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_M_imag_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 149 \
    name A_M_imag_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename A_M_imag_1 \
    op interface \
    ports { A_M_imag_1_address0 { O 4 vector } A_M_imag_1_ce0 { O 1 bit } A_M_imag_1_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_M_imag_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 150 \
    name A_M_imag_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename A_M_imag_2 \
    op interface \
    ports { A_M_imag_2_address0 { O 4 vector } A_M_imag_2_ce0 { O 1 bit } A_M_imag_2_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_M_imag_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 151 \
    name A_M_imag_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename A_M_imag_3 \
    op interface \
    ports { A_M_imag_3_address0 { O 4 vector } A_M_imag_3_ce0 { O 1 bit } A_M_imag_3_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_M_imag_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 152 \
    name A_M_imag_4 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename A_M_imag_4 \
    op interface \
    ports { A_M_imag_4_address0 { O 4 vector } A_M_imag_4_ce0 { O 1 bit } A_M_imag_4_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_M_imag_4'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 153 \
    name A_M_imag_5 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename A_M_imag_5 \
    op interface \
    ports { A_M_imag_5_address0 { O 4 vector } A_M_imag_5_ce0 { O 1 bit } A_M_imag_5_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_M_imag_5'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 154 \
    name A_M_imag_6 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename A_M_imag_6 \
    op interface \
    ports { A_M_imag_6_address0 { O 4 vector } A_M_imag_6_ce0 { O 1 bit } A_M_imag_6_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_M_imag_6'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 155 \
    name A_M_imag_7 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename A_M_imag_7 \
    op interface \
    ports { A_M_imag_7_address0 { O 4 vector } A_M_imag_7_ce0 { O 1 bit } A_M_imag_7_q0 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'A_M_imag_7'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 156 \
    name B_M_real_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename B_M_real_0 \
    op interface \
    ports { B_M_real_0_address0 { O 5 vector } B_M_real_0_ce0 { O 1 bit } B_M_real_0_q0 { I 32 vector } B_M_real_0_address1 { O 5 vector } B_M_real_0_ce1 { O 1 bit } B_M_real_0_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'B_M_real_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 157 \
    name B_M_real_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename B_M_real_1 \
    op interface \
    ports { B_M_real_1_address0 { O 5 vector } B_M_real_1_ce0 { O 1 bit } B_M_real_1_q0 { I 32 vector } B_M_real_1_address1 { O 5 vector } B_M_real_1_ce1 { O 1 bit } B_M_real_1_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'B_M_real_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 158 \
    name B_M_real_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename B_M_real_2 \
    op interface \
    ports { B_M_real_2_address0 { O 5 vector } B_M_real_2_ce0 { O 1 bit } B_M_real_2_q0 { I 32 vector } B_M_real_2_address1 { O 5 vector } B_M_real_2_ce1 { O 1 bit } B_M_real_2_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'B_M_real_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 159 \
    name B_M_real_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename B_M_real_3 \
    op interface \
    ports { B_M_real_3_address0 { O 5 vector } B_M_real_3_ce0 { O 1 bit } B_M_real_3_q0 { I 32 vector } B_M_real_3_address1 { O 5 vector } B_M_real_3_ce1 { O 1 bit } B_M_real_3_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'B_M_real_3'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 160 \
    name B_M_imag_0 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename B_M_imag_0 \
    op interface \
    ports { B_M_imag_0_address0 { O 5 vector } B_M_imag_0_ce0 { O 1 bit } B_M_imag_0_q0 { I 32 vector } B_M_imag_0_address1 { O 5 vector } B_M_imag_0_ce1 { O 1 bit } B_M_imag_0_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'B_M_imag_0'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 161 \
    name B_M_imag_1 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename B_M_imag_1 \
    op interface \
    ports { B_M_imag_1_address0 { O 5 vector } B_M_imag_1_ce0 { O 1 bit } B_M_imag_1_q0 { I 32 vector } B_M_imag_1_address1 { O 5 vector } B_M_imag_1_ce1 { O 1 bit } B_M_imag_1_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'B_M_imag_1'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 162 \
    name B_M_imag_2 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename B_M_imag_2 \
    op interface \
    ports { B_M_imag_2_address0 { O 5 vector } B_M_imag_2_ce0 { O 1 bit } B_M_imag_2_q0 { I 32 vector } B_M_imag_2_address1 { O 5 vector } B_M_imag_2_ce1 { O 1 bit } B_M_imag_2_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'B_M_imag_2'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 163 \
    name B_M_imag_3 \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename B_M_imag_3 \
    op interface \
    ports { B_M_imag_3_address0 { O 5 vector } B_M_imag_3_ce0 { O 1 bit } B_M_imag_3_q0 { I 32 vector } B_M_imag_3_address1 { O 5 vector } B_M_imag_3_ce1 { O 1 bit } B_M_imag_3_q1 { I 32 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'B_M_imag_3'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 164 \
    name C_M_real_0_0_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_M_real_0_0_read \
    op interface \
    ports { C_M_real_0_0_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 165 \
    name C_M_real_0_1_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_M_real_0_1_read \
    op interface \
    ports { C_M_real_0_1_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 166 \
    name C_M_real_0_2_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_M_real_0_2_read \
    op interface \
    ports { C_M_real_0_2_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 167 \
    name C_M_real_0_3_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_M_real_0_3_read \
    op interface \
    ports { C_M_real_0_3_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 168 \
    name C_M_real_1_0_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_M_real_1_0_read \
    op interface \
    ports { C_M_real_1_0_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 169 \
    name C_M_real_1_1_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_M_real_1_1_read \
    op interface \
    ports { C_M_real_1_1_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 170 \
    name C_M_real_1_2_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_M_real_1_2_read \
    op interface \
    ports { C_M_real_1_2_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 171 \
    name C_M_real_1_3_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_M_real_1_3_read \
    op interface \
    ports { C_M_real_1_3_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 172 \
    name C_M_real_2_0_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_M_real_2_0_read \
    op interface \
    ports { C_M_real_2_0_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 173 \
    name C_M_real_2_1_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_M_real_2_1_read \
    op interface \
    ports { C_M_real_2_1_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 174 \
    name C_M_real_2_2_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_M_real_2_2_read \
    op interface \
    ports { C_M_real_2_2_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 175 \
    name C_M_real_2_3_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_M_real_2_3_read \
    op interface \
    ports { C_M_real_2_3_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 176 \
    name C_M_real_3_0_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_M_real_3_0_read \
    op interface \
    ports { C_M_real_3_0_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 177 \
    name C_M_real_3_1_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_M_real_3_1_read \
    op interface \
    ports { C_M_real_3_1_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 178 \
    name C_M_real_3_2_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_M_real_3_2_read \
    op interface \
    ports { C_M_real_3_2_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 179 \
    name C_M_real_3_3_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_M_real_3_3_read \
    op interface \
    ports { C_M_real_3_3_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 180 \
    name C_M_imag_0_0_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_M_imag_0_0_read \
    op interface \
    ports { C_M_imag_0_0_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 181 \
    name C_M_imag_0_1_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_M_imag_0_1_read \
    op interface \
    ports { C_M_imag_0_1_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 182 \
    name C_M_imag_0_2_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_M_imag_0_2_read \
    op interface \
    ports { C_M_imag_0_2_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 183 \
    name C_M_imag_0_3_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_M_imag_0_3_read \
    op interface \
    ports { C_M_imag_0_3_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 184 \
    name C_M_imag_1_0_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_M_imag_1_0_read \
    op interface \
    ports { C_M_imag_1_0_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 185 \
    name C_M_imag_1_1_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_M_imag_1_1_read \
    op interface \
    ports { C_M_imag_1_1_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 186 \
    name C_M_imag_1_2_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_M_imag_1_2_read \
    op interface \
    ports { C_M_imag_1_2_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 187 \
    name C_M_imag_1_3_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_M_imag_1_3_read \
    op interface \
    ports { C_M_imag_1_3_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 188 \
    name C_M_imag_2_0_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_M_imag_2_0_read \
    op interface \
    ports { C_M_imag_2_0_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 189 \
    name C_M_imag_2_1_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_M_imag_2_1_read \
    op interface \
    ports { C_M_imag_2_1_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 190 \
    name C_M_imag_2_2_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_M_imag_2_2_read \
    op interface \
    ports { C_M_imag_2_2_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 191 \
    name C_M_imag_2_3_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_M_imag_2_3_read \
    op interface \
    ports { C_M_imag_2_3_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 192 \
    name C_M_imag_3_0_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_M_imag_3_0_read \
    op interface \
    ports { C_M_imag_3_0_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 193 \
    name C_M_imag_3_1_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_M_imag_3_1_read \
    op interface \
    ports { C_M_imag_3_1_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 194 \
    name C_M_imag_3_2_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_M_imag_3_2_read \
    op interface \
    ports { C_M_imag_3_2_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 195 \
    name C_M_imag_3_3_read \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_C_M_imag_3_3_read \
    op interface \
    ports { C_M_imag_3_3_read { I 32 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -2 \
    name ap_return \
    type ap_return \
    reset_level 1 \
    sync_rst true \
    corename ap_return \
    op interface \
    ports { ap_return { O 1 vector } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -4 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


