# Single-Stage Pipeline Register

A SystemVerilog implementation of a single-stage pipeline register using valid-ready handshaking.  
The design supports continuous data flow, backpressure handling, bubble insertion, and simultaneous push-pop behavior.  
Includes RTL, testbench, and waveform-based verification.
