{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1711507779596 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711507779596 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711507779596 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711507779596 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711507779596 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711507779596 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711507779596 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711507779596 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711507779596 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711507779596 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711507779596 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711507779596 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711507779596 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711507779596 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711507779596 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1711507779596 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 26 21:49:39 2024 " "Processing started: Tue Mar 26 21:49:39 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1711507779596 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1711507779596 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing " "Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1711507779597 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1711507780261 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1711507781973 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1711507781973 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1711507782023 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1711507782023 ""}
{ "Info" "ISTA_SDC_FOUND" "toolflow.sdc " "Reading SDC File: 'toolflow.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1711507787796 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1711507789260 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1711507789310 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1711507831912 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1711507831912 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -20.418 " "Worst-case setup slack is -20.418" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711507831914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711507831914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -20.418         -378710.267 iCLK  " "  -20.418         -378710.267 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711507831914 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711507831914 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.018 " "Worst-case hold slack is 1.018" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711507832478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711507832478 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.018               0.000 iCLK  " "    1.018               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711507832478 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711507832478 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711507832496 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711507832513 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.738 " "Worst-case minimum pulse width slack is 9.738" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711507832587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711507832587 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.738               0.000 iCLK  " "    9.738               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711507832587 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711507832587 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -20.418 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -20.418" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837095 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837095 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711507837095 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -20.418 (VIOLATED) " "Path #1: Setup slack is -20.418 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : fetchLogic:fetch\|pc_dffg:pc\|s_Q\[8\] " "From Node    : fetchLogic:fetch\|pc_dffg:pc\|s_Q\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reg:regist\|dffg_N:\\G_dffg_Nbit:23:dffg_i\|dffg:\\Nbit_dffg:22:DFFGG\|s_Q " "To Node      : reg:regist\|dffg_N:\\G_dffg_Nbit:23:dffg_i\|dffg:\\Nbit_dffg:22:DFFGG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.086      3.086  R        clock network delay " "     3.086      3.086  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.318      0.232     uTco  fetchLogic:fetch\|pc_dffg:pc\|s_Q\[8\] " "     3.318      0.232     uTco  fetchLogic:fetch\|pc_dffg:pc\|s_Q\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.318      0.000 FF  CELL  fetch\|pc\|s_Q\[8\]\|q " "     3.318      0.000 FF  CELL  fetch\|pc\|s_Q\[8\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.668      0.350 FF    IC  s_IMemAddr\[8\]~3\|datad " "     3.668      0.350 FF    IC  s_IMemAddr\[8\]~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.793      0.125 FF  CELL  s_IMemAddr\[8\]~3\|combout " "     3.793      0.125 FF  CELL  s_IMemAddr\[8\]~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.053      2.260 FF    IC  IMem\|ram~37851\|dataa " "     6.053      2.260 FF    IC  IMem\|ram~37851\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.477      0.424 FF  CELL  IMem\|ram~37851\|combout " "     6.477      0.424 FF  CELL  IMem\|ram~37851\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.703      0.226 FF    IC  IMem\|ram~37852\|datad " "     6.703      0.226 FF    IC  IMem\|ram~37852\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.853      0.150 FR  CELL  IMem\|ram~37852\|combout " "     6.853      0.150 FR  CELL  IMem\|ram~37852\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.142      1.289 RR    IC  IMem\|ram~37855\|datad " "     8.142      1.289 RR    IC  IMem\|ram~37855\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.297      0.155 RR  CELL  IMem\|ram~37855\|combout " "     8.297      0.155 RR  CELL  IMem\|ram~37855\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.499      0.202 RR    IC  IMem\|ram~37858\|datad " "     8.499      0.202 RR    IC  IMem\|ram~37858\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.654      0.155 RR  CELL  IMem\|ram~37858\|combout " "     8.654      0.155 RR  CELL  IMem\|ram~37858\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.861      0.207 RR    IC  IMem\|ram~37869\|datad " "     8.861      0.207 RR    IC  IMem\|ram~37869\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.016      0.155 RR  CELL  IMem\|ram~37869\|combout " "     9.016      0.155 RR  CELL  IMem\|ram~37869\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.518      3.502 RR    IC  IMem\|ram~37880\|datad " "    12.518      3.502 RR    IC  IMem\|ram~37880\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.657      0.139 RF  CELL  IMem\|ram~37880\|combout " "    12.657      0.139 RF  CELL  IMem\|ram~37880\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.882      0.225 FF    IC  IMem\|ram~37881\|datad " "    12.882      0.225 FF    IC  IMem\|ram~37881\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.007      0.125 FF  CELL  IMem\|ram~37881\|combout " "    13.007      0.125 FF  CELL  IMem\|ram~37881\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.243      0.236 FF    IC  IMem\|ram~37924\|datac " "    13.243      0.236 FF    IC  IMem\|ram~37924\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.524      0.281 FF  CELL  IMem\|ram~37924\|combout " "    13.524      0.281 FF  CELL  IMem\|ram~37924\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.752      0.228 FF    IC  IMem\|ram~38095\|datad " "    13.752      0.228 FF    IC  IMem\|ram~38095\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.877      0.125 FF  CELL  IMem\|ram~38095\|combout " "    13.877      0.125 FF  CELL  IMem\|ram~38095\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.104      0.227 FF    IC  IMem\|ram~38266\|datad " "    14.104      0.227 FF    IC  IMem\|ram~38266\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.229      0.125 FF  CELL  IMem\|ram~38266\|combout " "    14.229      0.125 FF  CELL  IMem\|ram~38266\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.211      1.982 FF    IC  regist\|rt_bus\|Mux26~12\|datad " "    16.211      1.982 FF    IC  regist\|rt_bus\|Mux26~12\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.361      0.150 FR  CELL  regist\|rt_bus\|Mux26~12\|combout " "    16.361      0.150 FR  CELL  regist\|rt_bus\|Mux26~12\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.596      0.235 RR    IC  regist\|rt_bus\|Mux26~13\|dataa " "    16.596      0.235 RR    IC  regist\|rt_bus\|Mux26~13\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.013      0.417 RR  CELL  regist\|rt_bus\|Mux26~13\|combout " "    17.013      0.417 RR  CELL  regist\|rt_bus\|Mux26~13\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.085      1.072 RR    IC  regist\|rt_bus\|Mux26~14\|datad " "    18.085      1.072 RR    IC  regist\|rt_bus\|Mux26~14\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.240      0.155 RR  CELL  regist\|rt_bus\|Mux26~14\|combout " "    18.240      0.155 RR  CELL  regist\|rt_bus\|Mux26~14\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.605      0.365 RR    IC  regist\|rt_bus\|Mux26~15\|datad " "    18.605      0.365 RR    IC  regist\|rt_bus\|Mux26~15\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.744      0.139 RF  CELL  regist\|rt_bus\|Mux26~15\|combout " "    18.744      0.139 RF  CELL  regist\|rt_bus\|Mux26~15\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.264      1.520 FF    IC  regist\|rt_bus\|Mux26~16\|datac " "    20.264      1.520 FF    IC  regist\|rt_bus\|Mux26~16\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.545      0.281 FF  CELL  regist\|rt_bus\|Mux26~16\|combout " "    20.545      0.281 FF  CELL  regist\|rt_bus\|Mux26~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.773      0.228 FF    IC  regist\|rt_bus\|Mux26~19\|datad " "    20.773      0.228 FF    IC  regist\|rt_bus\|Mux26~19\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.898      0.125 FF  CELL  regist\|rt_bus\|Mux26~19\|combout " "    20.898      0.125 FF  CELL  regist\|rt_bus\|Mux26~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.159      0.261 FF    IC  mux1\|\\G_NBit_MUX:5:MUXI\|or_1\|o_F~0\|datad " "    21.159      0.261 FF    IC  mux1\|\\G_NBit_MUX:5:MUXI\|or_1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.284      0.125 FF  CELL  mux1\|\\G_NBit_MUX:5:MUXI\|or_1\|o_F~0\|combout " "    21.284      0.125 FF  CELL  mux1\|\\G_NBit_MUX:5:MUXI\|or_1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.973      0.689 FF    IC  ALU0\|shift\|ShiftOperation\|\\G0:4:mux0_i\|or_1\|o_F~0\|datac " "    21.973      0.689 FF    IC  ALU0\|shift\|ShiftOperation\|\\G0:4:mux0_i\|or_1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.254      0.281 FF  CELL  ALU0\|shift\|ShiftOperation\|\\G0:4:mux0_i\|or_1\|o_F~0\|combout " "    22.254      0.281 FF  CELL  ALU0\|shift\|ShiftOperation\|\\G0:4:mux0_i\|or_1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.958      0.704 FF    IC  ALU0\|shift\|ShiftOperation\|\\G0:4:mux0_i\|or_1\|o_F~1\|datac " "    22.958      0.704 FF    IC  ALU0\|shift\|ShiftOperation\|\\G0:4:mux0_i\|or_1\|o_F~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.239      0.281 FF  CELL  ALU0\|shift\|ShiftOperation\|\\G0:4:mux0_i\|or_1\|o_F~1\|combout " "    23.239      0.281 FF  CELL  ALU0\|shift\|ShiftOperation\|\\G0:4:mux0_i\|or_1\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.975      0.736 FF    IC  ALU0\|shift\|ShiftOperation\|\\G1:4:mux1_i\|or_1\|o_F~0\|datac " "    23.975      0.736 FF    IC  ALU0\|shift\|ShiftOperation\|\\G1:4:mux1_i\|or_1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.256      0.281 FF  CELL  ALU0\|shift\|ShiftOperation\|\\G1:4:mux1_i\|or_1\|o_F~0\|combout " "    24.256      0.281 FF  CELL  ALU0\|shift\|ShiftOperation\|\\G1:4:mux1_i\|or_1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.554      0.298 FF    IC  ALU0\|shift\|ShiftOperation\|\\G4_2:4:mux4_i\|or_1\|o_F~0\|dataa " "    24.554      0.298 FF    IC  ALU0\|shift\|ShiftOperation\|\\G4_2:4:mux4_i\|or_1\|o_F~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.958      0.404 FF  CELL  ALU0\|shift\|ShiftOperation\|\\G4_2:4:mux4_i\|or_1\|o_F~0\|combout " "    24.958      0.404 FF  CELL  ALU0\|shift\|ShiftOperation\|\\G4_2:4:mux4_i\|or_1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.227      0.269 FF    IC  ALU0\|shift\|ShiftOperation\|\\G4_2:4:mux4_i\|or_1\|o_F~1\|datab " "    25.227      0.269 FF    IC  ALU0\|shift\|ShiftOperation\|\\G4_2:4:mux4_i\|or_1\|o_F~1\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    25.631      0.404 FF  CELL  ALU0\|shift\|ShiftOperation\|\\G4_2:4:mux4_i\|or_1\|o_F~1\|combout " "    25.631      0.404 FF  CELL  ALU0\|shift\|ShiftOperation\|\\G4_2:4:mux4_i\|or_1\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.360      0.729 FF    IC  ALU0\|mux\|o_Y\[4\]\|datac " "    26.360      0.729 FF    IC  ALU0\|mux\|o_Y\[4\]\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.641      0.281 FF  CELL  ALU0\|mux\|o_Y\[4\]\|combout " "    26.641      0.281 FF  CELL  ALU0\|mux\|o_Y\[4\]\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    28.980      2.339 FF    IC  DMem\|ram~35166\|dataa " "    28.980      2.339 FF    IC  DMem\|ram~35166\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.392      0.412 FR  CELL  DMem\|ram~35166\|combout " "    29.392      0.412 FR  CELL  DMem\|ram~35166\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.595      0.203 RR    IC  DMem\|ram~35167\|datad " "    29.595      0.203 RR    IC  DMem\|ram~35167\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.750      0.155 RR  CELL  DMem\|ram~35167\|combout " "    29.750      0.155 RR  CELL  DMem\|ram~35167\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.713      1.963 RR    IC  DMem\|ram~35170\|datad " "    31.713      1.963 RR    IC  DMem\|ram~35170\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    31.868      0.155 RR  CELL  DMem\|ram~35170\|combout " "    31.868      0.155 RR  CELL  DMem\|ram~35170\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.070      0.202 RR    IC  DMem\|ram~35173\|datac " "    32.070      0.202 RR    IC  DMem\|ram~35173\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.357      0.287 RR  CELL  DMem\|ram~35173\|combout " "    32.357      0.287 RR  CELL  DMem\|ram~35173\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.560      0.203 RR    IC  DMem\|ram~35184\|datad " "    32.560      0.203 RR    IC  DMem\|ram~35184\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.715      0.155 RR  CELL  DMem\|ram~35184\|combout " "    32.715      0.155 RR  CELL  DMem\|ram~35184\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.633      2.918 RR    IC  DMem\|ram~35195\|datad " "    35.633      2.918 RR    IC  DMem\|ram~35195\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.788      0.155 RR  CELL  DMem\|ram~35195\|combout " "    35.788      0.155 RR  CELL  DMem\|ram~35195\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.991      0.203 RR    IC  DMem\|ram~35196\|datad " "    35.991      0.203 RR    IC  DMem\|ram~35196\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.146      0.155 RR  CELL  DMem\|ram~35196\|combout " "    36.146      0.155 RR  CELL  DMem\|ram~35196\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.869      0.723 RR    IC  DMem\|ram~35367\|datad " "    36.869      0.723 RR    IC  DMem\|ram~35367\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.024      0.155 RR  CELL  DMem\|ram~35367\|combout " "    37.024      0.155 RR  CELL  DMem\|ram~35367\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.257      0.233 RR    IC  DMem\|ram~35538\|datab " "    37.257      0.233 RR    IC  DMem\|ram~35538\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.675      0.418 RR  CELL  DMem\|ram~35538\|combout " "    37.675      0.418 RR  CELL  DMem\|ram~35538\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.894      0.219 RR    IC  ByteShifter0\|initial_shift\|ShiftOperation\|\\G4_2:0:mux4_i\|or_1\|o_F~1\|datad " "    37.894      0.219 RR    IC  ByteShifter0\|initial_shift\|ShiftOperation\|\\G4_2:0:mux4_i\|or_1\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.049      0.155 RR  CELL  ByteShifter0\|initial_shift\|ShiftOperation\|\\G4_2:0:mux4_i\|or_1\|o_F~1\|combout " "    38.049      0.155 RR  CELL  ByteShifter0\|initial_shift\|ShiftOperation\|\\G4_2:0:mux4_i\|or_1\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.457      0.408 RR    IC  mux4\|o_Y~1\|datac " "    38.457      0.408 RR    IC  mux4\|o_Y~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.744      0.287 RR  CELL  mux4\|o_Y~1\|combout " "    38.744      0.287 RR  CELL  mux4\|o_Y~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.950      0.206 RR    IC  mux4\|o_Y~2\|datad " "    38.950      0.206 RR    IC  mux4\|o_Y~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.105      0.155 RR  CELL  mux4\|o_Y~2\|combout " "    39.105      0.155 RR  CELL  mux4\|o_Y~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.862      0.757 RR    IC  mux6\|\\G_NBit_MUX:31:MUXI\|or_1\|o_F~3\|datad " "    39.862      0.757 RR    IC  mux6\|\\G_NBit_MUX:31:MUXI\|or_1\|o_F~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.017      0.155 RR  CELL  mux6\|\\G_NBit_MUX:31:MUXI\|or_1\|o_F~3\|combout " "    40.017      0.155 RR  CELL  mux6\|\\G_NBit_MUX:31:MUXI\|or_1\|o_F~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.040      1.023 RR    IC  mux6\|\\G_NBit_MUX:22:MUXI\|or_1\|o_F~0\|datad " "    41.040      1.023 RR    IC  mux6\|\\G_NBit_MUX:22:MUXI\|or_1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.179      0.139 RF  CELL  mux6\|\\G_NBit_MUX:22:MUXI\|or_1\|o_F~0\|combout " "    41.179      0.139 RF  CELL  mux6\|\\G_NBit_MUX:22:MUXI\|or_1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.406      0.227 FF    IC  mux6\|\\G_NBit_MUX:22:MUXI\|or_1\|o_F~1\|datad " "    41.406      0.227 FF    IC  mux6\|\\G_NBit_MUX:22:MUXI\|or_1\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    41.531      0.125 FF  CELL  mux6\|\\G_NBit_MUX:22:MUXI\|or_1\|o_F~1\|combout " "    41.531      0.125 FF  CELL  mux6\|\\G_NBit_MUX:22:MUXI\|or_1\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.422      1.891 FF    IC  regist\|\\G_dffg_Nbit:23:dffg_i\|\\Nbit_dffg:22:DFFGG\|s_Q\|asdata " "    43.422      1.891 FF    IC  regist\|\\G_dffg_Nbit:23:dffg_i\|\\Nbit_dffg:22:DFFGG\|s_Q\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    43.823      0.401 FF  CELL  reg:regist\|dffg_N:\\G_dffg_Nbit:23:dffg_i\|dffg:\\Nbit_dffg:22:DFFGG\|s_Q " "    43.823      0.401 FF  CELL  reg:regist\|dffg_N:\\G_dffg_Nbit:23:dffg_i\|dffg:\\Nbit_dffg:22:DFFGG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.399      3.399  R        clock network delay " "    23.399      3.399  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.407      0.008           clock pessimism removed " "    23.407      0.008           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.387     -0.020           clock uncertainty " "    23.387     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.405      0.018     uTsu  reg:regist\|dffg_N:\\G_dffg_Nbit:23:dffg_i\|dffg:\\Nbit_dffg:22:DFFGG\|s_Q " "    23.405      0.018     uTsu  reg:regist\|dffg_N:\\G_dffg_Nbit:23:dffg_i\|dffg:\\Nbit_dffg:22:DFFGG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    43.823 " "Data Arrival Time  :    43.823" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.405 " "Data Required Time :    23.405" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   -20.418 (VIOLATED) " "Slack              :   -20.418 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837097 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711507837097 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.018 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 1.018" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837781 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711507837781 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 1.018  " "Path #1: Hold slack is 1.018 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : fetchLogic:fetch\|pc_dffg:pc\|s_Q\[6\] " "From Node    : fetchLogic:fetch\|pc_dffg:pc\|s_Q\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : fetchLogic:fetch\|pc_dffg:pc\|s_Q\[6\] " "To Node      : fetchLogic:fetch\|pc_dffg:pc\|s_Q\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.004      3.004  R        clock network delay " "     3.004      3.004  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.236      0.232     uTco  fetchLogic:fetch\|pc_dffg:pc\|s_Q\[6\] " "     3.236      0.232     uTco  fetchLogic:fetch\|pc_dffg:pc\|s_Q\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.236      0.000 RR  CELL  fetch\|pc\|s_Q\[6\]\|q " "     3.236      0.000 RR  CELL  fetch\|pc\|s_Q\[6\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.541      0.305 RR    IC  fetch\|mux5\|\\G_NBit_MUX:6:MUXI\|or_1\|o_F~4\|datab " "     3.541      0.305 RR    IC  fetch\|mux5\|\\G_NBit_MUX:6:MUXI\|or_1\|o_F~4\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.886      0.345 RR  CELL  fetch\|mux5\|\\G_NBit_MUX:6:MUXI\|or_1\|o_F~4\|combout " "     3.886      0.345 RR  CELL  fetch\|mux5\|\\G_NBit_MUX:6:MUXI\|or_1\|o_F~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.081      0.195 RR    IC  fetch\|mux5\|\\G_NBit_MUX:6:MUXI\|or_1\|o_F~3\|datad " "     4.081      0.195 RR    IC  fetch\|mux5\|\\G_NBit_MUX:6:MUXI\|or_1\|o_F~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.214      0.133 RF  CELL  fetch\|mux5\|\\G_NBit_MUX:6:MUXI\|or_1\|o_F~3\|combout " "     4.214      0.133 RF  CELL  fetch\|mux5\|\\G_NBit_MUX:6:MUXI\|or_1\|o_F~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.214      0.000 FF    IC  fetch\|pc\|s_Q\[6\]\|d " "     4.214      0.000 FF    IC  fetch\|pc\|s_Q\[6\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.290      0.076 FF  CELL  fetchLogic:fetch\|pc_dffg:pc\|s_Q\[6\] " "     4.290      0.076 FF  CELL  fetchLogic:fetch\|pc_dffg:pc\|s_Q\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.118      3.118  R        clock network delay " "     3.118      3.118  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.086     -0.032           clock pessimism removed " "     3.086     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.086      0.000           clock uncertainty " "     3.086      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.272      0.186      uTh  fetchLogic:fetch\|pc_dffg:pc\|s_Q\[6\] " "     3.272      0.186      uTh  fetchLogic:fetch\|pc_dffg:pc\|s_Q\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.290 " "Data Arrival Time  :     4.290" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.272 " "Data Required Time :     3.272" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.018  " "Slack              :     1.018 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837781 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507837781 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711507837781 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1711507837783 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1711507837959 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1711507847271 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1711507852654 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1711507852654 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -17.369 " "Worst-case setup slack is -17.369" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711507852659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711507852659 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -17.369         -298824.089 iCLK  " "  -17.369         -298824.089 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711507852659 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711507852659 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.930 " "Worst-case hold slack is 0.930" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711507853294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711507853294 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.930               0.000 iCLK  " "    0.930               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711507853294 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711507853294 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711507853302 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711507853310 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.767 " "Worst-case minimum pulse width slack is 9.767" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711507853384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711507853384 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.767               0.000 iCLK  " "    9.767               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711507853384 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711507853384 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -17.369 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -17.369" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858153 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858153 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711507858153 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -17.369 (VIOLATED) " "Path #1: Setup slack is -17.369 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : fetchLogic:fetch\|pc_dffg:pc\|s_Q\[8\] " "From Node    : fetchLogic:fetch\|pc_dffg:pc\|s_Q\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reg:regist\|dffg_N:\\G_dffg_Nbit:23:dffg_i\|dffg:\\Nbit_dffg:22:DFFGG\|s_Q " "To Node      : reg:regist\|dffg_N:\\G_dffg_Nbit:23:dffg_i\|dffg:\\Nbit_dffg:22:DFFGG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.797      2.797  R        clock network delay " "     2.797      2.797  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.010      0.213     uTco  fetchLogic:fetch\|pc_dffg:pc\|s_Q\[8\] " "     3.010      0.213     uTco  fetchLogic:fetch\|pc_dffg:pc\|s_Q\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.010      0.000 FF  CELL  fetch\|pc\|s_Q\[8\]\|q " "     3.010      0.000 FF  CELL  fetch\|pc\|s_Q\[8\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.327      0.317 FF    IC  s_IMemAddr\[8\]~3\|datad " "     3.327      0.317 FF    IC  s_IMemAddr\[8\]~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.437      0.110 FF  CELL  s_IMemAddr\[8\]~3\|combout " "     3.437      0.110 FF  CELL  s_IMemAddr\[8\]~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.469      2.032 FF    IC  IMem\|ram~37851\|dataa " "     5.469      2.032 FF    IC  IMem\|ram~37851\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.846      0.377 FF  CELL  IMem\|ram~37851\|combout " "     5.846      0.377 FF  CELL  IMem\|ram~37851\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.052      0.206 FF    IC  IMem\|ram~37852\|datad " "     6.052      0.206 FF    IC  IMem\|ram~37852\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.186      0.134 FR  CELL  IMem\|ram~37852\|combout " "     6.186      0.134 FR  CELL  IMem\|ram~37852\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.402      1.216 RR    IC  IMem\|ram~37855\|datad " "     7.402      1.216 RR    IC  IMem\|ram~37855\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.546      0.144 RR  CELL  IMem\|ram~37855\|combout " "     7.546      0.144 RR  CELL  IMem\|ram~37855\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.732      0.186 RR    IC  IMem\|ram~37858\|datad " "     7.732      0.186 RR    IC  IMem\|ram~37858\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.876      0.144 RR  CELL  IMem\|ram~37858\|combout " "     7.876      0.144 RR  CELL  IMem\|ram~37858\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.067      0.191 RR    IC  IMem\|ram~37869\|datad " "     8.067      0.191 RR    IC  IMem\|ram~37869\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.211      0.144 RR  CELL  IMem\|ram~37869\|combout " "     8.211      0.144 RR  CELL  IMem\|ram~37869\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.507      3.296 RR    IC  IMem\|ram~37880\|datad " "    11.507      3.296 RR    IC  IMem\|ram~37880\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.651      0.144 RR  CELL  IMem\|ram~37880\|combout " "    11.651      0.144 RR  CELL  IMem\|ram~37880\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.837      0.186 RR    IC  IMem\|ram~37881\|datad " "    11.837      0.186 RR    IC  IMem\|ram~37881\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.981      0.144 RR  CELL  IMem\|ram~37881\|combout " "    11.981      0.144 RR  CELL  IMem\|ram~37881\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.168      0.187 RR    IC  IMem\|ram~37924\|datac " "    12.168      0.187 RR    IC  IMem\|ram~37924\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.433      0.265 RR  CELL  IMem\|ram~37924\|combout " "    12.433      0.265 RR  CELL  IMem\|ram~37924\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.621      0.188 RR    IC  IMem\|ram~38095\|datad " "    12.621      0.188 RR    IC  IMem\|ram~38095\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.765      0.144 RR  CELL  IMem\|ram~38095\|combout " "    12.765      0.144 RR  CELL  IMem\|ram~38095\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.952      0.187 RR    IC  IMem\|ram~38266\|datad " "    12.952      0.187 RR    IC  IMem\|ram~38266\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.096      0.144 RR  CELL  IMem\|ram~38266\|combout " "    13.096      0.144 RR  CELL  IMem\|ram~38266\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.872      1.776 RR    IC  regist\|rt_bus\|Mux26~12\|datad " "    14.872      1.776 RR    IC  regist\|rt_bus\|Mux26~12\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.016      0.144 RR  CELL  regist\|rt_bus\|Mux26~12\|combout " "    15.016      0.144 RR  CELL  regist\|rt_bus\|Mux26~12\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.234      0.218 RR    IC  regist\|rt_bus\|Mux26~13\|dataa " "    15.234      0.218 RR    IC  regist\|rt_bus\|Mux26~13\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.614      0.380 RR  CELL  regist\|rt_bus\|Mux26~13\|combout " "    15.614      0.380 RR  CELL  regist\|rt_bus\|Mux26~13\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.613      0.999 RR    IC  regist\|rt_bus\|Mux26~14\|datad " "    16.613      0.999 RR    IC  regist\|rt_bus\|Mux26~14\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.757      0.144 RR  CELL  regist\|rt_bus\|Mux26~14\|combout " "    16.757      0.144 RR  CELL  regist\|rt_bus\|Mux26~14\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.103      0.346 RR    IC  regist\|rt_bus\|Mux26~15\|datad " "    17.103      0.346 RR    IC  regist\|rt_bus\|Mux26~15\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.247      0.144 RR  CELL  regist\|rt_bus\|Mux26~15\|combout " "    17.247      0.144 RR  CELL  regist\|rt_bus\|Mux26~15\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.634      1.387 RR    IC  regist\|rt_bus\|Mux26~16\|datac " "    18.634      1.387 RR    IC  regist\|rt_bus\|Mux26~16\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.899      0.265 RR  CELL  regist\|rt_bus\|Mux26~16\|combout " "    18.899      0.265 RR  CELL  regist\|rt_bus\|Mux26~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.088      0.189 RR    IC  regist\|rt_bus\|Mux26~19\|datad " "    19.088      0.189 RR    IC  regist\|rt_bus\|Mux26~19\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.232      0.144 RR  CELL  regist\|rt_bus\|Mux26~19\|combout " "    19.232      0.144 RR  CELL  regist\|rt_bus\|Mux26~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.448      0.216 RR    IC  mux1\|\\G_NBit_MUX:5:MUXI\|or_1\|o_F~0\|datad " "    19.448      0.216 RR    IC  mux1\|\\G_NBit_MUX:5:MUXI\|or_1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.592      0.144 RR  CELL  mux1\|\\G_NBit_MUX:5:MUXI\|or_1\|o_F~0\|combout " "    19.592      0.144 RR  CELL  mux1\|\\G_NBit_MUX:5:MUXI\|or_1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.241      0.649 RR    IC  ALU0\|shift\|ShiftOperation\|\\G0:4:mux0_i\|or_1\|o_F~0\|datac " "    20.241      0.649 RR    IC  ALU0\|shift\|ShiftOperation\|\\G0:4:mux0_i\|or_1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.506      0.265 RR  CELL  ALU0\|shift\|ShiftOperation\|\\G0:4:mux0_i\|or_1\|o_F~0\|combout " "    20.506      0.265 RR  CELL  ALU0\|shift\|ShiftOperation\|\\G0:4:mux0_i\|or_1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.166      0.660 RR    IC  ALU0\|shift\|ShiftOperation\|\\G0:4:mux0_i\|or_1\|o_F~1\|datac " "    21.166      0.660 RR    IC  ALU0\|shift\|ShiftOperation\|\\G0:4:mux0_i\|or_1\|o_F~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.431      0.265 RR  CELL  ALU0\|shift\|ShiftOperation\|\\G0:4:mux0_i\|or_1\|o_F~1\|combout " "    21.431      0.265 RR  CELL  ALU0\|shift\|ShiftOperation\|\\G0:4:mux0_i\|or_1\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.121      0.690 RR    IC  ALU0\|shift\|ShiftOperation\|\\G1:4:mux1_i\|or_1\|o_F~0\|datac " "    22.121      0.690 RR    IC  ALU0\|shift\|ShiftOperation\|\\G1:4:mux1_i\|or_1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.386      0.265 RR  CELL  ALU0\|shift\|ShiftOperation\|\\G1:4:mux1_i\|or_1\|o_F~0\|combout " "    22.386      0.265 RR  CELL  ALU0\|shift\|ShiftOperation\|\\G1:4:mux1_i\|or_1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.625      0.239 RR    IC  ALU0\|shift\|ShiftOperation\|\\G4_2:4:mux4_i\|or_1\|o_F~0\|dataa " "    22.625      0.239 RR    IC  ALU0\|shift\|ShiftOperation\|\\G4_2:4:mux4_i\|or_1\|o_F~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.005      0.380 RR  CELL  ALU0\|shift\|ShiftOperation\|\\G4_2:4:mux4_i\|or_1\|o_F~0\|combout " "    23.005      0.380 RR  CELL  ALU0\|shift\|ShiftOperation\|\\G4_2:4:mux4_i\|or_1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.223      0.218 RR    IC  ALU0\|shift\|ShiftOperation\|\\G4_2:4:mux4_i\|or_1\|o_F~1\|datab " "    23.223      0.218 RR    IC  ALU0\|shift\|ShiftOperation\|\\G4_2:4:mux4_i\|or_1\|o_F~1\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.604      0.381 RR  CELL  ALU0\|shift\|ShiftOperation\|\\G4_2:4:mux4_i\|or_1\|o_F~1\|combout " "    23.604      0.381 RR  CELL  ALU0\|shift\|ShiftOperation\|\\G4_2:4:mux4_i\|or_1\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.289      0.685 RR    IC  ALU0\|mux\|o_Y\[4\]\|datac " "    24.289      0.685 RR    IC  ALU0\|mux\|o_Y\[4\]\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    24.554      0.265 RR  CELL  ALU0\|mux\|o_Y\[4\]\|combout " "    24.554      0.265 RR  CELL  ALU0\|mux\|o_Y\[4\]\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    26.656      2.102 RR    IC  DMem\|ram~35166\|dataa " "    26.656      2.102 RR    IC  DMem\|ram~35166\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.045      0.389 RF  CELL  DMem\|ram~35166\|combout " "    27.045      0.389 RF  CELL  DMem\|ram~35166\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.250      0.205 FF    IC  DMem\|ram~35167\|datad " "    27.250      0.205 FF    IC  DMem\|ram~35167\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    27.384      0.134 FR  CELL  DMem\|ram~35167\|combout " "    27.384      0.134 FR  CELL  DMem\|ram~35167\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.222      1.838 RR    IC  DMem\|ram~35170\|datad " "    29.222      1.838 RR    IC  DMem\|ram~35170\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.366      0.144 RR  CELL  DMem\|ram~35170\|combout " "    29.366      0.144 RR  CELL  DMem\|ram~35170\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.551      0.185 RR    IC  DMem\|ram~35173\|datac " "    29.551      0.185 RR    IC  DMem\|ram~35173\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    29.816      0.265 RR  CELL  DMem\|ram~35173\|combout " "    29.816      0.265 RR  CELL  DMem\|ram~35173\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.003      0.187 RR    IC  DMem\|ram~35184\|datad " "    30.003      0.187 RR    IC  DMem\|ram~35184\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    30.147      0.144 RR  CELL  DMem\|ram~35184\|combout " "    30.147      0.144 RR  CELL  DMem\|ram~35184\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    32.876      2.729 RR    IC  DMem\|ram~35195\|datad " "    32.876      2.729 RR    IC  DMem\|ram~35195\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.020      0.144 RR  CELL  DMem\|ram~35195\|combout " "    33.020      0.144 RR  CELL  DMem\|ram~35195\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.207      0.187 RR    IC  DMem\|ram~35196\|datad " "    33.207      0.187 RR    IC  DMem\|ram~35196\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    33.351      0.144 RR  CELL  DMem\|ram~35196\|combout " "    33.351      0.144 RR  CELL  DMem\|ram~35196\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.031      0.680 RR    IC  DMem\|ram~35367\|datad " "    34.031      0.680 RR    IC  DMem\|ram~35367\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.175      0.144 RR  CELL  DMem\|ram~35367\|combout " "    34.175      0.144 RR  CELL  DMem\|ram~35367\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.392      0.217 RR    IC  DMem\|ram~35538\|datab " "    34.392      0.217 RR    IC  DMem\|ram~35538\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.773      0.381 RR  CELL  DMem\|ram~35538\|combout " "    34.773      0.381 RR  CELL  DMem\|ram~35538\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    34.976      0.203 RR    IC  ByteShifter0\|initial_shift\|ShiftOperation\|\\G4_2:0:mux4_i\|or_1\|o_F~1\|datad " "    34.976      0.203 RR    IC  ByteShifter0\|initial_shift\|ShiftOperation\|\\G4_2:0:mux4_i\|or_1\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.120      0.144 RR  CELL  ByteShifter0\|initial_shift\|ShiftOperation\|\\G4_2:0:mux4_i\|or_1\|o_F~1\|combout " "    35.120      0.144 RR  CELL  ByteShifter0\|initial_shift\|ShiftOperation\|\\G4_2:0:mux4_i\|or_1\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.503      0.383 RR    IC  mux4\|o_Y~1\|datac " "    35.503      0.383 RR    IC  mux4\|o_Y~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.768      0.265 RR  CELL  mux4\|o_Y~1\|combout " "    35.768      0.265 RR  CELL  mux4\|o_Y~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.958      0.190 RR    IC  mux4\|o_Y~2\|datad " "    35.958      0.190 RR    IC  mux4\|o_Y~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.102      0.144 RR  CELL  mux4\|o_Y~2\|combout " "    36.102      0.144 RR  CELL  mux4\|o_Y~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.811      0.709 RR    IC  mux6\|\\G_NBit_MUX:31:MUXI\|or_1\|o_F~3\|datad " "    36.811      0.709 RR    IC  mux6\|\\G_NBit_MUX:31:MUXI\|or_1\|o_F~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.955      0.144 RR  CELL  mux6\|\\G_NBit_MUX:31:MUXI\|or_1\|o_F~3\|combout " "    36.955      0.144 RR  CELL  mux6\|\\G_NBit_MUX:31:MUXI\|or_1\|o_F~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.919      0.964 RR    IC  mux6\|\\G_NBit_MUX:22:MUXI\|or_1\|o_F~0\|datad " "    37.919      0.964 RR    IC  mux6\|\\G_NBit_MUX:22:MUXI\|or_1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.063      0.144 RR  CELL  mux6\|\\G_NBit_MUX:22:MUXI\|or_1\|o_F~0\|combout " "    38.063      0.144 RR  CELL  mux6\|\\G_NBit_MUX:22:MUXI\|or_1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.251      0.188 RR    IC  mux6\|\\G_NBit_MUX:22:MUXI\|or_1\|o_F~1\|datad " "    38.251      0.188 RR    IC  mux6\|\\G_NBit_MUX:22:MUXI\|or_1\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.395      0.144 RR  CELL  mux6\|\\G_NBit_MUX:22:MUXI\|or_1\|o_F~1\|combout " "    38.395      0.144 RR  CELL  mux6\|\\G_NBit_MUX:22:MUXI\|or_1\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.094      1.699 RR    IC  regist\|\\G_dffg_Nbit:23:dffg_i\|\\Nbit_dffg:22:DFFGG\|s_Q\|asdata " "    40.094      1.699 RR    IC  regist\|\\G_dffg_Nbit:23:dffg_i\|\\Nbit_dffg:22:DFFGG\|s_Q\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    40.464      0.370 RR  CELL  reg:regist\|dffg_N:\\G_dffg_Nbit:23:dffg_i\|dffg:\\Nbit_dffg:22:DFFGG\|s_Q " "    40.464      0.370 RR  CELL  reg:regist\|dffg_N:\\G_dffg_Nbit:23:dffg_i\|dffg:\\Nbit_dffg:22:DFFGG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.089      3.089  R        clock network delay " "    23.089      3.089  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.096      0.007           clock pessimism removed " "    23.096      0.007           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.076     -0.020           clock uncertainty " "    23.076     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.095      0.019     uTsu  reg:regist\|dffg_N:\\G_dffg_Nbit:23:dffg_i\|dffg:\\Nbit_dffg:22:DFFGG\|s_Q " "    23.095      0.019     uTsu  reg:regist\|dffg_N:\\G_dffg_Nbit:23:dffg_i\|dffg:\\Nbit_dffg:22:DFFGG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    40.464 " "Data Arrival Time  :    40.464" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.095 " "Data Required Time :    23.095" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :   -17.369 (VIOLATED) " "Slack              :   -17.369 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858156 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711507858156 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.930 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.930" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858839 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858839 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711507858839 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.930  " "Path #1: Hold slack is 0.930 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : fetchLogic:fetch\|pc_dffg:pc\|s_Q\[6\] " "From Node    : fetchLogic:fetch\|pc_dffg:pc\|s_Q\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : fetchLogic:fetch\|pc_dffg:pc\|s_Q\[6\] " "To Node      : fetchLogic:fetch\|pc_dffg:pc\|s_Q\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.727      2.727  R        clock network delay " "     2.727      2.727  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.940      0.213     uTco  fetchLogic:fetch\|pc_dffg:pc\|s_Q\[6\] " "     2.940      0.213     uTco  fetchLogic:fetch\|pc_dffg:pc\|s_Q\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.940      0.000 RR  CELL  fetch\|pc\|s_Q\[6\]\|q " "     2.940      0.000 RR  CELL  fetch\|pc\|s_Q\[6\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.221      0.281 RR    IC  fetch\|mux5\|\\G_NBit_MUX:6:MUXI\|or_1\|o_F~4\|datab " "     3.221      0.281 RR    IC  fetch\|mux5\|\\G_NBit_MUX:6:MUXI\|or_1\|o_F~4\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.536      0.315 RR  CELL  fetch\|mux5\|\\G_NBit_MUX:6:MUXI\|or_1\|o_F~4\|combout " "     3.536      0.315 RR  CELL  fetch\|mux5\|\\G_NBit_MUX:6:MUXI\|or_1\|o_F~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.716      0.180 RR    IC  fetch\|mux5\|\\G_NBit_MUX:6:MUXI\|or_1\|o_F~3\|datad " "     3.716      0.180 RR    IC  fetch\|mux5\|\\G_NBit_MUX:6:MUXI\|or_1\|o_F~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.836      0.120 RF  CELL  fetch\|mux5\|\\G_NBit_MUX:6:MUXI\|or_1\|o_F~3\|combout " "     3.836      0.120 RF  CELL  fetch\|mux5\|\\G_NBit_MUX:6:MUXI\|or_1\|o_F~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.836      0.000 FF    IC  fetch\|pc\|s_Q\[6\]\|d " "     3.836      0.000 FF    IC  fetch\|pc\|s_Q\[6\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.901      0.065 FF  CELL  fetchLogic:fetch\|pc_dffg:pc\|s_Q\[6\] " "     3.901      0.065 FF  CELL  fetchLogic:fetch\|pc_dffg:pc\|s_Q\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.828      2.828  R        clock network delay " "     2.828      2.828  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.800     -0.028           clock pessimism removed " "     2.800     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.800      0.000           clock uncertainty " "     2.800      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.971      0.171      uTh  fetchLogic:fetch\|pc_dffg:pc\|s_Q\[6\] " "     2.971      0.171      uTh  fetchLogic:fetch\|pc_dffg:pc\|s_Q\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.901 " "Data Arrival Time  :     3.901" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.971 " "Data Required Time :     2.971" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.930  " "Slack              :     0.930 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858840 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507858840 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711507858840 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1711507858841 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1711507861846 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1711507861846 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.164 " "Worst-case setup slack is -1.164" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711507861849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711507861849 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.164            -266.332 iCLK  " "   -1.164            -266.332 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711507861849 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711507861849 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.463 " "Worst-case hold slack is 0.463" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711507862416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711507862416 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.463               0.000 iCLK  " "    0.463               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711507862416 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711507862416 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711507862421 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1711507862426 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.405 " "Worst-case minimum pulse width slack is 9.405" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711507862494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711507862494 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.405               0.000 iCLK  " "    9.405               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1711507862494 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1711507862494 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -1.164 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -1.164" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867113 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867113 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867113 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711507867113 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -1.164 (VIOLATED) " "Path #1: Setup slack is -1.164 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : fetchLogic:fetch\|pc_dffg:pc\|s_Q\[9\] " "From Node    : fetchLogic:fetch\|pc_dffg:pc\|s_Q\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reg:regist\|dffg_N:\\G_dffg_Nbit:23:dffg_i\|dffg:\\Nbit_dffg:22:DFFGG\|s_Q " "To Node      : reg:regist\|dffg_N:\\G_dffg_Nbit:23:dffg_i\|dffg:\\Nbit_dffg:22:DFFGG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.638      1.638  R        clock network delay " "     1.638      1.638  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.743      0.105     uTco  fetchLogic:fetch\|pc_dffg:pc\|s_Q\[9\] " "     1.743      0.105     uTco  fetchLogic:fetch\|pc_dffg:pc\|s_Q\[9\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.743      0.000 FF  CELL  fetch\|pc\|s_Q\[9\]\|q " "     1.743      0.000 FF  CELL  fetch\|pc\|s_Q\[9\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.922      0.179 FF    IC  s_IMemAddr\[9\]~2\|datad " "     1.922      0.179 FF    IC  s_IMemAddr\[9\]~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.985      0.063 FF  CELL  s_IMemAddr\[9\]~2\|combout " "     1.985      0.063 FF  CELL  s_IMemAddr\[9\]~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.414      1.429 FF    IC  IMem\|ram~37852\|datab " "     3.414      1.429 FF    IC  IMem\|ram~37852\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.621      0.207 FF  CELL  IMem\|ram~37852\|combout " "     3.621      0.207 FF  CELL  IMem\|ram~37852\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.313      0.692 FF    IC  IMem\|ram~37855\|datad " "     4.313      0.692 FF    IC  IMem\|ram~37855\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.376      0.063 FF  CELL  IMem\|ram~37855\|combout " "     4.376      0.063 FF  CELL  IMem\|ram~37855\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.482      0.106 FF    IC  IMem\|ram~37858\|datad " "     4.482      0.106 FF    IC  IMem\|ram~37858\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.545      0.063 FF  CELL  IMem\|ram~37858\|combout " "     4.545      0.063 FF  CELL  IMem\|ram~37858\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.656      0.111 FF    IC  IMem\|ram~37869\|datad " "     4.656      0.111 FF    IC  IMem\|ram~37869\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.719      0.063 FF  CELL  IMem\|ram~37869\|combout " "     4.719      0.063 FF  CELL  IMem\|ram~37869\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.681      1.962 FF    IC  IMem\|ram~37880\|datad " "     6.681      1.962 FF    IC  IMem\|ram~37880\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.744      0.063 FF  CELL  IMem\|ram~37880\|combout " "     6.744      0.063 FF  CELL  IMem\|ram~37880\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.850      0.106 FF    IC  IMem\|ram~37881\|datad " "     6.850      0.106 FF    IC  IMem\|ram~37881\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.913      0.063 FF  CELL  IMem\|ram~37881\|combout " "     6.913      0.063 FF  CELL  IMem\|ram~37881\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.026      0.113 FF    IC  IMem\|ram~37924\|datac " "     7.026      0.113 FF    IC  IMem\|ram~37924\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.159      0.133 FF  CELL  IMem\|ram~37924\|combout " "     7.159      0.133 FF  CELL  IMem\|ram~37924\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.268      0.109 FF    IC  IMem\|ram~38095\|datad " "     7.268      0.109 FF    IC  IMem\|ram~38095\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.331      0.063 FF  CELL  IMem\|ram~38095\|combout " "     7.331      0.063 FF  CELL  IMem\|ram~38095\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.438      0.107 FF    IC  IMem\|ram~38266\|datad " "     7.438      0.107 FF    IC  IMem\|ram~38266\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.501      0.063 FF  CELL  IMem\|ram~38266\|combout " "     7.501      0.063 FF  CELL  IMem\|ram~38266\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.613      1.112 FF    IC  regist\|rt_bus\|Mux26~12\|datad " "     8.613      1.112 FF    IC  regist\|rt_bus\|Mux26~12\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.676      0.063 FF  CELL  regist\|rt_bus\|Mux26~12\|combout " "     8.676      0.063 FF  CELL  regist\|rt_bus\|Mux26~12\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.809      0.133 FF    IC  regist\|rt_bus\|Mux26~13\|dataa " "     8.809      0.133 FF    IC  regist\|rt_bus\|Mux26~13\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.013      0.204 FF  CELL  regist\|rt_bus\|Mux26~13\|combout " "     9.013      0.204 FF  CELL  regist\|rt_bus\|Mux26~13\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.588      0.575 FF    IC  regist\|rt_bus\|Mux26~14\|datad " "     9.588      0.575 FF    IC  regist\|rt_bus\|Mux26~14\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.651      0.063 FF  CELL  regist\|rt_bus\|Mux26~14\|combout " "     9.651      0.063 FF  CELL  regist\|rt_bus\|Mux26~14\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.835      0.184 FF    IC  regist\|rt_bus\|Mux26~15\|datad " "     9.835      0.184 FF    IC  regist\|rt_bus\|Mux26~15\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.898      0.063 FF  CELL  regist\|rt_bus\|Mux26~15\|combout " "     9.898      0.063 FF  CELL  regist\|rt_bus\|Mux26~15\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.742      0.844 FF    IC  regist\|rt_bus\|Mux26~16\|datac " "    10.742      0.844 FF    IC  regist\|rt_bus\|Mux26~16\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.875      0.133 FF  CELL  regist\|rt_bus\|Mux26~16\|combout " "    10.875      0.133 FF  CELL  regist\|rt_bus\|Mux26~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.984      0.109 FF    IC  regist\|rt_bus\|Mux26~19\|datad " "    10.984      0.109 FF    IC  regist\|rt_bus\|Mux26~19\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.047      0.063 FF  CELL  regist\|rt_bus\|Mux26~19\|combout " "    11.047      0.063 FF  CELL  regist\|rt_bus\|Mux26~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.172      0.125 FF    IC  mux1\|\\G_NBit_MUX:5:MUXI\|or_1\|o_F~0\|datad " "    11.172      0.125 FF    IC  mux1\|\\G_NBit_MUX:5:MUXI\|or_1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.235      0.063 FF  CELL  mux1\|\\G_NBit_MUX:5:MUXI\|or_1\|o_F~0\|combout " "    11.235      0.063 FF  CELL  mux1\|\\G_NBit_MUX:5:MUXI\|or_1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.595      0.360 FF    IC  ALU0\|shift\|ShiftOperation\|\\G0:4:mux0_i\|or_1\|o_F~0\|datac " "    11.595      0.360 FF    IC  ALU0\|shift\|ShiftOperation\|\\G0:4:mux0_i\|or_1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.728      0.133 FF  CELL  ALU0\|shift\|ShiftOperation\|\\G0:4:mux0_i\|or_1\|o_F~0\|combout " "    11.728      0.133 FF  CELL  ALU0\|shift\|ShiftOperation\|\\G0:4:mux0_i\|or_1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.108      0.380 FF    IC  ALU0\|shift\|ShiftOperation\|\\G0:4:mux0_i\|or_1\|o_F~1\|datac " "    12.108      0.380 FF    IC  ALU0\|shift\|ShiftOperation\|\\G0:4:mux0_i\|or_1\|o_F~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.241      0.133 FF  CELL  ALU0\|shift\|ShiftOperation\|\\G0:4:mux0_i\|or_1\|o_F~1\|combout " "    12.241      0.133 FF  CELL  ALU0\|shift\|ShiftOperation\|\\G0:4:mux0_i\|or_1\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.636      0.395 FF    IC  ALU0\|shift\|ShiftOperation\|\\G1:4:mux1_i\|or_1\|o_F~0\|datac " "    12.636      0.395 FF    IC  ALU0\|shift\|ShiftOperation\|\\G1:4:mux1_i\|or_1\|o_F~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.769      0.133 FF  CELL  ALU0\|shift\|ShiftOperation\|\\G1:4:mux1_i\|or_1\|o_F~0\|combout " "    12.769      0.133 FF  CELL  ALU0\|shift\|ShiftOperation\|\\G1:4:mux1_i\|or_1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.914      0.145 FF    IC  ALU0\|shift\|ShiftOperation\|\\G4_2:4:mux4_i\|or_1\|o_F~0\|dataa " "    12.914      0.145 FF    IC  ALU0\|shift\|ShiftOperation\|\\G4_2:4:mux4_i\|or_1\|o_F~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.107      0.193 FF  CELL  ALU0\|shift\|ShiftOperation\|\\G4_2:4:mux4_i\|or_1\|o_F~0\|combout " "    13.107      0.193 FF  CELL  ALU0\|shift\|ShiftOperation\|\\G4_2:4:mux4_i\|or_1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.239      0.132 FF    IC  ALU0\|shift\|ShiftOperation\|\\G4_2:4:mux4_i\|or_1\|o_F~1\|datab " "    13.239      0.132 FF    IC  ALU0\|shift\|ShiftOperation\|\\G4_2:4:mux4_i\|or_1\|o_F~1\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.432      0.193 FF  CELL  ALU0\|shift\|ShiftOperation\|\\G4_2:4:mux4_i\|or_1\|o_F~1\|combout " "    13.432      0.193 FF  CELL  ALU0\|shift\|ShiftOperation\|\\G4_2:4:mux4_i\|or_1\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.825      0.393 FF    IC  ALU0\|mux\|o_Y\[4\]\|datac " "    13.825      0.393 FF    IC  ALU0\|mux\|o_Y\[4\]\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.958      0.133 FF  CELL  ALU0\|mux\|o_Y\[4\]\|combout " "    13.958      0.133 FF  CELL  ALU0\|mux\|o_Y\[4\]\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.255      1.297 FF    IC  DMem\|ram~35166\|dataa " "    15.255      1.297 FF    IC  DMem\|ram~35166\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.460      0.205 FR  CELL  DMem\|ram~35166\|combout " "    15.460      0.205 FR  CELL  DMem\|ram~35166\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.549      0.089 RR    IC  DMem\|ram~35167\|datad " "    15.549      0.089 RR    IC  DMem\|ram~35167\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.615      0.066 RF  CELL  DMem\|ram~35167\|combout " "    15.615      0.066 RF  CELL  DMem\|ram~35167\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.692      1.077 FF    IC  DMem\|ram~35170\|datad " "    16.692      1.077 FF    IC  DMem\|ram~35170\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.755      0.063 FF  CELL  DMem\|ram~35170\|combout " "    16.755      0.063 FF  CELL  DMem\|ram~35170\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.865      0.110 FF    IC  DMem\|ram~35173\|datac " "    16.865      0.110 FF    IC  DMem\|ram~35173\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.998      0.133 FF  CELL  DMem\|ram~35173\|combout " "    16.998      0.133 FF  CELL  DMem\|ram~35173\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.105      0.107 FF    IC  DMem\|ram~35184\|datad " "    17.105      0.107 FF    IC  DMem\|ram~35184\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.168      0.063 FF  CELL  DMem\|ram~35184\|combout " "    17.168      0.063 FF  CELL  DMem\|ram~35184\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.783      1.615 FF    IC  DMem\|ram~35195\|datad " "    18.783      1.615 FF    IC  DMem\|ram~35195\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.846      0.063 FF  CELL  DMem\|ram~35195\|combout " "    18.846      0.063 FF  CELL  DMem\|ram~35195\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.953      0.107 FF    IC  DMem\|ram~35196\|datad " "    18.953      0.107 FF    IC  DMem\|ram~35196\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.016      0.063 FF  CELL  DMem\|ram~35196\|combout " "    19.016      0.063 FF  CELL  DMem\|ram~35196\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.408      0.392 FF    IC  DMem\|ram~35367\|datad " "    19.408      0.392 FF    IC  DMem\|ram~35367\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.471      0.063 FF  CELL  DMem\|ram~35367\|combout " "    19.471      0.063 FF  CELL  DMem\|ram~35367\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.600      0.129 FF    IC  DMem\|ram~35538\|datab " "    19.600      0.129 FF    IC  DMem\|ram~35538\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.793      0.193 FF  CELL  DMem\|ram~35538\|combout " "    19.793      0.193 FF  CELL  DMem\|ram~35538\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.912      0.119 FF    IC  ByteShifter0\|initial_shift\|ShiftOperation\|\\G4_2:0:mux4_i\|or_1\|o_F~1\|datad " "    19.912      0.119 FF    IC  ByteShifter0\|initial_shift\|ShiftOperation\|\\G4_2:0:mux4_i\|or_1\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.975      0.063 FF  CELL  ByteShifter0\|initial_shift\|ShiftOperation\|\\G4_2:0:mux4_i\|or_1\|o_F~1\|combout " "    19.975      0.063 FF  CELL  ByteShifter0\|initial_shift\|ShiftOperation\|\\G4_2:0:mux4_i\|or_1\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.189      0.214 FF    IC  mux4\|o_Y~1\|datac " "    20.189      0.214 FF    IC  mux4\|o_Y~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.322      0.133 FF  CELL  mux4\|o_Y~1\|combout " "    20.322      0.133 FF  CELL  mux4\|o_Y~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.433      0.111 FF    IC  mux4\|o_Y~2\|datad " "    20.433      0.111 FF    IC  mux4\|o_Y~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.496      0.063 FF  CELL  mux4\|o_Y~2\|combout " "    20.496      0.063 FF  CELL  mux4\|o_Y~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.914      0.418 FF    IC  mux6\|\\G_NBit_MUX:31:MUXI\|or_1\|o_F~3\|datad " "    20.914      0.418 FF    IC  mux6\|\\G_NBit_MUX:31:MUXI\|or_1\|o_F~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.977      0.063 FF  CELL  mux6\|\\G_NBit_MUX:31:MUXI\|or_1\|o_F~3\|combout " "    20.977      0.063 FF  CELL  mux6\|\\G_NBit_MUX:31:MUXI\|or_1\|o_F~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.513      0.536 FF    IC  mux6\|\\G_NBit_MUX:22:MUXI\|or_1\|o_F~0\|datad " "    21.513      0.536 FF    IC  mux6\|\\G_NBit_MUX:22:MUXI\|or_1\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.576      0.063 FF  CELL  mux6\|\\G_NBit_MUX:22:MUXI\|or_1\|o_F~0\|combout " "    21.576      0.063 FF  CELL  mux6\|\\G_NBit_MUX:22:MUXI\|or_1\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.684      0.108 FF    IC  mux6\|\\G_NBit_MUX:22:MUXI\|or_1\|o_F~1\|datad " "    21.684      0.108 FF    IC  mux6\|\\G_NBit_MUX:22:MUXI\|or_1\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.747      0.063 FF  CELL  mux6\|\\G_NBit_MUX:22:MUXI\|or_1\|o_F~1\|combout " "    21.747      0.063 FF  CELL  mux6\|\\G_NBit_MUX:22:MUXI\|or_1\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.780      1.033 FF    IC  regist\|\\G_dffg_Nbit:23:dffg_i\|\\Nbit_dffg:22:DFFGG\|s_Q\|asdata " "    22.780      1.033 FF    IC  regist\|\\G_dffg_Nbit:23:dffg_i\|\\Nbit_dffg:22:DFFGG\|s_Q\|asdata" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.955      0.175 FF  CELL  reg:regist\|dffg_N:\\G_dffg_Nbit:23:dffg_i\|dffg:\\Nbit_dffg:22:DFFGG\|s_Q " "    22.955      0.175 FF  CELL  reg:regist\|dffg_N:\\G_dffg_Nbit:23:dffg_i\|dffg:\\Nbit_dffg:22:DFFGG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.799      1.799  R        clock network delay " "    21.799      1.799  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.804      0.005           clock pessimism removed " "    21.804      0.005           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.784     -0.020           clock uncertainty " "    21.784     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.791      0.007     uTsu  reg:regist\|dffg_N:\\G_dffg_Nbit:23:dffg_i\|dffg:\\Nbit_dffg:22:DFFGG\|s_Q " "    21.791      0.007     uTsu  reg:regist\|dffg_N:\\G_dffg_Nbit:23:dffg_i\|dffg:\\Nbit_dffg:22:DFFGG\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    22.955 " "Data Arrival Time  :    22.955" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.791 " "Data Required Time :    21.791" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -1.164 (VIOLATED) " "Slack              :    -1.164 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507867115 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711507867115 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.463 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.463" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507868058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507868058 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507868058 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711507868058 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.463  " "Path #1: Hold slack is 0.463 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507868059 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : fetchLogic:fetch\|pc_dffg:pc\|s_Q\[6\] " "From Node    : fetchLogic:fetch\|pc_dffg:pc\|s_Q\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507868059 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : fetchLogic:fetch\|pc_dffg:pc\|s_Q\[6\] " "To Node      : fetchLogic:fetch\|pc_dffg:pc\|s_Q\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507868059 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507868059 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507868059 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507868059 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507868059 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507868059 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507868059 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507868059 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507868059 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.607      1.607  R        clock network delay " "     1.607      1.607  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507868059 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.712      0.105     uTco  fetchLogic:fetch\|pc_dffg:pc\|s_Q\[6\] " "     1.712      0.105     uTco  fetchLogic:fetch\|pc_dffg:pc\|s_Q\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507868059 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.712      0.000 RR  CELL  fetch\|pc\|s_Q\[6\]\|q " "     1.712      0.000 RR  CELL  fetch\|pc\|s_Q\[6\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507868059 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.853      0.141 RR    IC  fetch\|mux5\|\\G_NBit_MUX:6:MUXI\|or_1\|o_F~4\|datab " "     1.853      0.141 RR    IC  fetch\|mux5\|\\G_NBit_MUX:6:MUXI\|or_1\|o_F~4\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507868059 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.013      0.160 RR  CELL  fetch\|mux5\|\\G_NBit_MUX:6:MUXI\|or_1\|o_F~4\|combout " "     2.013      0.160 RR  CELL  fetch\|mux5\|\\G_NBit_MUX:6:MUXI\|or_1\|o_F~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507868059 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.100      0.087 RR    IC  fetch\|mux5\|\\G_NBit_MUX:6:MUXI\|or_1\|o_F~3\|datad " "     2.100      0.087 RR    IC  fetch\|mux5\|\\G_NBit_MUX:6:MUXI\|or_1\|o_F~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507868059 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.165      0.065 RR  CELL  fetch\|mux5\|\\G_NBit_MUX:6:MUXI\|or_1\|o_F~3\|combout " "     2.165      0.065 RR  CELL  fetch\|mux5\|\\G_NBit_MUX:6:MUXI\|or_1\|o_F~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507868059 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.165      0.000 RR    IC  fetch\|pc\|s_Q\[6\]\|d " "     2.165      0.000 RR    IC  fetch\|pc\|s_Q\[6\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507868059 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.196      0.031 RR  CELL  fetchLogic:fetch\|pc_dffg:pc\|s_Q\[6\] " "     2.196      0.031 RR  CELL  fetchLogic:fetch\|pc_dffg:pc\|s_Q\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507868059 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507868059 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507868059 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507868059 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507868059 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507868059 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507868059 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.669      1.669  R        clock network delay " "     1.669      1.669  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507868059 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.649     -0.020           clock pessimism removed " "     1.649     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507868059 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.649      0.000           clock uncertainty " "     1.649      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507868059 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.733      0.084      uTh  fetchLogic:fetch\|pc_dffg:pc\|s_Q\[6\] " "     1.733      0.084      uTh  fetchLogic:fetch\|pc_dffg:pc\|s_Q\[6\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507868059 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507868059 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.196 " "Data Arrival Time  :     2.196" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507868059 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.733 " "Data Required Time :     1.733" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507868059 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.463  " "Slack              :     0.463 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507868059 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507868059 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1711507868059 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1711507868059 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1711507921937 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1711507978201 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2850 " "Peak virtual memory: 2850 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1711507981775 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 26 21:53:01 2024 " "Processing ended: Tue Mar 26 21:53:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1711507981775 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:03:22 " "Elapsed time: 00:03:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1711507981775 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:03:53 " "Total CPU time (on all processors): 00:03:53" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1711507981775 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1711507981775 ""}
