library ieee;
use ieee.std_logic_1164.all;

entity flip_flopD is
	clock, reset, q, d <= std_logic
end entity;	

architecture ifsc_v1 of flip_flopD is  
begin
	process(clock, reset)
	begin
		if(reset = '1') then
			q <= '0';
		elsif (rising_edge(clock)) then
			q <= d;
		end if;
	end process;	
end architecture;