$date
	Sun Oct 23 04:11:24 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#614910
b10101 &
b10101 %
1$
b10101 !
1"
#614911
0"
#614914
b1000000 &
b1000000 %
#614918
b100000 &
b100000 %
#614922
b10000 &
b10000 %
#614926
b1000 &
b1000 %
#614930
b100 &
b100 %
#614934
b10 &
b10 %
#614938
b1 &
b1 %
1#
#614942
b0 &
0#
b0 %
0$
#1524876
1"
#1524878
b10101 &
b10101 %
1$
#1524879
0"
#1524882
b1000000 &
b1000000 %
#1524886
b100000 &
b100000 %
#1524890
b10000 &
b10000 %
#1524894
b1000 &
b1000 %
#1524898
b100 &
b100 %
#1524902
b10 &
b10 %
#1524906
b1 &
b1 %
1#
#1524910
b0 &
0#
b0 %
0$
#2533890
b11101 &
b11101 %
1$
b11101 !
1"
#2533891
0"
#2533894
b1011000 &
b1011000 %
#2533898
b101100 &
b101100 %
#2533902
b10110 &
b10110 %
#2533906
b1011 &
b1011 %
#2533910
b100010 &
b100010 %
#2533914
b10001 &
b10001 %
#2533918
b110100 &
b110100 %
#2533922
b11010 &
b11010 %
#2533926
b1101 &
b1101 %
#2533930
b101000 &
b101000 %
#2533934
b10100 &
b10100 %
#2533938
b1010 &
b1010 %
#2533942
b101 &
b101 %
#2533946
b10000 &
b10000 %
#2533950
b1000 &
b1000 %
#2533954
b100 &
b100 %
#2533958
b10 &
b10 %
#2533962
b1 &
b1 %
1#
#2533966
b0 &
0#
b0 %
0$
#4500012
