# Loading project projeto_riscv
# reading /home/thyago/intelFPGA/20.1/modelsim_ase/linuxaloem/../modelsim.ini
# Loading project pjtFonte
