{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1620030361128 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1620030361144 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 03 10:26:00 2021 " "Processing started: Mon May 03 10:26:00 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1620030361144 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620030361144 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ScreamRun -c ScreamRun " "Command: quartus_map --read_settings_files=on --write_settings_files=off ScreamRun -c ScreamRun" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620030361144 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1620030362687 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1620030362688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "character.v 1 1 " "Found 1 design units, including 1 entities, in source file character.v" { { "Info" "ISGN_ENTITY_NAME" "1 character " "Found entity 1: character" {  } { { "character.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/character.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620030402390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620030402390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620030402393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620030402393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/vga_controller.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620030402397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620030402397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll108mhz.v 1 1 " "Found 1 design units, including 1 entities, in source file pll108mhz.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL108MHz " "Found entity 1: PLL108MHz" {  } { { "PLL108MHz.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/PLL108MHz.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620030402408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620030402408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll108mhz/pll108mhz_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file pll108mhz/pll108mhz_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL108MHz_0002 " "Found entity 1: PLL108MHz_0002" {  } { { "PLL108MHz/PLL108MHz_0002.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/PLL108MHz/PLL108MHz_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620030402416 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620030402416 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "screamrun_run.v 1 1 " "Found 1 design units, including 1 entities, in source file screamrun_run.v" { { "Info" "ISGN_ENTITY_NAME" "1 ScreamRun_Run " "Found entity 1: ScreamRun_Run" {  } { { "ScreamRun_Run.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun_Run.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620030402422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620030402422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "screamrun_jump.v 1 1 " "Found 1 design units, including 1 entities, in source file screamrun_jump.v" { { "Info" "ISGN_ENTITY_NAME" "1 ScreamRun_Jump " "Found entity 1: ScreamRun_Jump" {  } { { "ScreamRun_Jump.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun_Jump.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620030402425 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620030402425 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "jump_key main.v(22) " "Verilog HDL Implicit Net warning at main.v(22): created implicit net for \"jump_key\"" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/main.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620030402426 ""}
{ "Warning" "WSGN_SEARCH_FILE" "screamrun.v 1 1 " "Using design file screamrun.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ScreamRun " "Found entity 1: ScreamRun" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620030402580 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1620030402580 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ScreamRun " "Elaborating entity \"ScreamRun\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1620030402587 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 screamrun.v(27) " "Output port \"HEX0\" at screamrun.v(27) has no driver" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 27 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620030402589 "|ScreamRun"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 screamrun.v(28) " "Output port \"HEX1\" at screamrun.v(28) has no driver" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 28 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620030402589 "|ScreamRun"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 screamrun.v(29) " "Output port \"HEX2\" at screamrun.v(29) has no driver" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 29 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620030402589 "|ScreamRun"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 screamrun.v(30) " "Output port \"HEX3\" at screamrun.v(30) has no driver" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620030402589 "|ScreamRun"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 screamrun.v(31) " "Output port \"HEX4\" at screamrun.v(31) has no driver" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 31 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620030402589 "|ScreamRun"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 screamrun.v(32) " "Output port \"HEX5\" at screamrun.v(32) has no driver" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 32 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620030402589 "|ScreamRun"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_DACDAT screamrun.v(12) " "Output port \"AUD_DACDAT\" at screamrun.v(12) has no driver" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620030402589 "|ScreamRun"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUD_XCK screamrun.v(14) " "Output port \"AUD_XCK\" at screamrun.v(14) has no driver" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620030402589 "|ScreamRun"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FPGA_I2C_SCLK screamrun.v(23) " "Output port \"FPGA_I2C_SCLK\" at screamrun.v(23) has no driver" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 23 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620030402589 "|ScreamRun"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "main main:main " "Elaborating entity \"main\" for hierarchy \"main:main\"" {  } { { "screamrun.v" "main" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620030402591 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..1\] main.v(8) " "Output port \"LEDR\[9..1\]\" at main.v(8) has no driver" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/main.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1620030402592 "|ScreamRun|main:main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL108MHz main:main\|PLL108MHz:u1 " "Elaborating entity \"PLL108MHz\" for hierarchy \"main:main\|PLL108MHz:u1\"" {  } { { "main.v" "u1" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/main.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620030402593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL108MHz_0002 main:main\|PLL108MHz:u1\|PLL108MHz_0002:pll108mhz_inst " "Elaborating entity \"PLL108MHz_0002\" for hierarchy \"main:main\|PLL108MHz:u1\|PLL108MHz_0002:pll108mhz_inst\"" {  } { { "PLL108MHz.v" "pll108mhz_inst" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/PLL108MHz.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620030402607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll main:main\|PLL108MHz:u1\|PLL108MHz_0002:pll108mhz_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"main:main\|PLL108MHz:u1\|PLL108MHz_0002:pll108mhz_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL108MHz/PLL108MHz_0002.v" "altera_pll_i" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/PLL108MHz/PLL108MHz_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620030402712 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1620030402747 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main:main\|PLL108MHz:u1\|PLL108MHz_0002:pll108mhz_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"main:main\|PLL108MHz:u1\|PLL108MHz_0002:pll108mhz_inst\|altera_pll:altera_pll_i\"" {  } { { "PLL108MHz/PLL108MHz_0002.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/PLL108MHz/PLL108MHz_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620030402781 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main:main\|PLL108MHz:u1\|PLL108MHz_0002:pll108mhz_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"main:main\|PLL108MHz:u1\|PLL108MHz_0002:pll108mhz_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620030402781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620030402781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode direct " "Parameter \"operation_mode\" = \"direct\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620030402781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620030402781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 148.437500 MHz " "Parameter \"output_clock_frequency0\" = \"148.437500 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620030402781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620030402781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620030402781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620030402781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620030402781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620030402781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620030402781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620030402781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620030402781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620030402781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620030402781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620030402781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620030402781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620030402781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620030402781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620030402781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620030402781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620030402781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620030402781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620030402781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620030402781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620030402781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620030402781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620030402781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620030402781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620030402781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620030402781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620030402781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620030402781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620030402781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620030402781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620030402781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620030402781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620030402781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620030402781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620030402781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620030402781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620030402781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620030402781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620030402781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620030402781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620030402781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620030402781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620030402781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620030402781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620030402781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620030402781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620030402781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620030402781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620030402781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620030402781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620030402781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620030402781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620030402781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620030402781 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620030402781 ""}  } { { "PLL108MHz/PLL108MHz_0002.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/PLL108MHz/PLL108MHz_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620030402781 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller main:main\|vga_controller:vga " "Elaborating entity \"vga_controller\" for hierarchy \"main:main\|vga_controller:vga\"" {  } { { "main.v" "vga" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/main.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620030402787 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 vga_controller.v(33) " "Verilog HDL assignment warning at vga_controller.v(33): truncated value with size 32 to match size of target (12)" {  } { { "vga_controller.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/vga_controller.v" 33 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620030402789 "|ScreamRun|main:main|vga_controller:vga"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 vga_controller.v(43) " "Verilog HDL assignment warning at vga_controller.v(43): truncated value with size 32 to match size of target (11)" {  } { { "vga_controller.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/vga_controller.v" 43 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620030402789 "|ScreamRun|main:main|vga_controller:vga"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "character main:main\|character:char " "Elaborating entity \"character\" for hierarchy \"main:main\|character:char\"" {  } { { "main.v" "char" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/main.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620030402790 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 character.v(34) " "Verilog HDL assignment warning at character.v(34): truncated value with size 32 to match size of target (4)" {  } { { "character.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/character.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620030402796 "|ScreamRun|main:main|character:char"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 character.v(39) " "Verilog HDL assignment warning at character.v(39): truncated value with size 32 to match size of target (31)" {  } { { "character.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/character.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620030402797 "|ScreamRun|main:main|character:char"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 character.v(48) " "Verilog HDL assignment warning at character.v(48): truncated value with size 32 to match size of target (13)" {  } { { "character.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/character.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620030402797 "|ScreamRun|main:main|character:char"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 character.v(49) " "Verilog HDL assignment warning at character.v(49): truncated value with size 32 to match size of target (13)" {  } { { "character.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/character.v" 49 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620030402797 "|ScreamRun|main:main|character:char"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 31 character.v(51) " "Verilog HDL assignment warning at character.v(51): truncated value with size 32 to match size of target (31)" {  } { { "character.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/character.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620030402797 "|ScreamRun|main:main|character:char"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 character.v(57) " "Verilog HDL assignment warning at character.v(57): truncated value with size 32 to match size of target (11)" {  } { { "character.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/character.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620030402797 "|ScreamRun|main:main|character:char"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 character.v(58) " "Verilog HDL assignment warning at character.v(58): truncated value with size 32 to match size of target (12)" {  } { { "character.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/character.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1620030402797 "|ScreamRun|main:main|character:char"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "animatie_Jump character.v(88) " "Verilog HDL Always Construct warning at character.v(88): inferring latch(es) for variable \"animatie_Jump\", which holds its previous value in one or more paths through the always construct" {  } { { "character.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/character.v" 88 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1620030402797 "|ScreamRun|main:main|character:char"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "animatie_Jump\[0\] character.v(88) " "Inferred latch for \"animatie_Jump\[0\]\" at character.v(88)" {  } { { "character.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/character.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620030402798 "|ScreamRun|main:main|character:char"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "animatie_Jump\[1\] character.v(88) " "Inferred latch for \"animatie_Jump\[1\]\" at character.v(88)" {  } { { "character.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/character.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620030402798 "|ScreamRun|main:main|character:char"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "animatie_Jump\[2\] character.v(88) " "Inferred latch for \"animatie_Jump\[2\]\" at character.v(88)" {  } { { "character.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/character.v" 88 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1620030402798 "|ScreamRun|main:main|character:char"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ScreamRun_Run main:main\|character:char\|ScreamRun_Run:ScreamRun_Run " "Elaborating entity \"ScreamRun_Run\" for hierarchy \"main:main\|character:char\|ScreamRun_Run:ScreamRun_Run\"" {  } { { "character.v" "ScreamRun_Run" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/character.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620030402823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram main:main\|character:char\|ScreamRun_Run:ScreamRun_Run\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"main:main\|character:char\|ScreamRun_Run:ScreamRun_Run\|altsyncram:altsyncram_component\"" {  } { { "ScreamRun_Run.v" "altsyncram_component" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun_Run.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620030402977 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main:main\|character:char\|ScreamRun_Run:ScreamRun_Run\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"main:main\|character:char\|ScreamRun_Run:ScreamRun_Run\|altsyncram:altsyncram_component\"" {  } { { "ScreamRun_Run.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun_Run.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620030402981 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main:main\|character:char\|ScreamRun_Run:ScreamRun_Run\|altsyncram:altsyncram_component " "Instantiated megafunction \"main:main\|character:char\|ScreamRun_Run:ScreamRun_Run\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620030402981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620030402981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ScreamRun_Run.mif " "Parameter \"init_file\" = \"ScreamRun_Run.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620030402981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620030402981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620030402981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620030402981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 6144 " "Parameter \"numwords_a\" = \"6144\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620030402981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620030402981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620030402981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620030402981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620030402981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620030402981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620030402981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620030402981 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620030402981 ""}  } { { "ScreamRun_Run.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun_Run.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620030402981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_djo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_djo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_djo1 " "Found entity 1: altsyncram_djo1" {  } { { "db/altsyncram_djo1.tdf" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/db/altsyncram_djo1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620030403223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620030403223 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_djo1 main:main\|character:char\|ScreamRun_Run:ScreamRun_Run\|altsyncram:altsyncram_component\|altsyncram_djo1:auto_generated " "Elaborating entity \"altsyncram_djo1\" for hierarchy \"main:main\|character:char\|ScreamRun_Run:ScreamRun_Run\|altsyncram:altsyncram_component\|altsyncram_djo1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620030403225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ScreamRun_Jump main:main\|character:char\|ScreamRun_Jump:ScreamRun_Jump " "Elaborating entity \"ScreamRun_Jump\" for hierarchy \"main:main\|character:char\|ScreamRun_Jump:ScreamRun_Jump\"" {  } { { "character.v" "ScreamRun_Jump" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/character.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620030403260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram main:main\|character:char\|ScreamRun_Jump:ScreamRun_Jump\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"main:main\|character:char\|ScreamRun_Jump:ScreamRun_Jump\|altsyncram:altsyncram_component\"" {  } { { "ScreamRun_Jump.v" "altsyncram_component" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun_Jump.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620030403292 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "main:main\|character:char\|ScreamRun_Jump:ScreamRun_Jump\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"main:main\|character:char\|ScreamRun_Jump:ScreamRun_Jump\|altsyncram:altsyncram_component\"" {  } { { "ScreamRun_Jump.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun_Jump.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620030403294 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "main:main\|character:char\|ScreamRun_Jump:ScreamRun_Jump\|altsyncram:altsyncram_component " "Instantiated megafunction \"main:main\|character:char\|ScreamRun_Jump:ScreamRun_Jump\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620030403295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620030403295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ScreamRun_Jump.mif " "Parameter \"init_file\" = \"ScreamRun_Jump.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620030403295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620030403295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620030403295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620030403295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620030403295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620030403295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620030403295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620030403295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620030403295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620030403295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620030403295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 12 " "Parameter \"width_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620030403295 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1620030403295 ""}  } { { "ScreamRun_Jump.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/ScreamRun_Jump.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1620030403295 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_pmo1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_pmo1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_pmo1 " "Found entity 1: altsyncram_pmo1" {  } { { "db/altsyncram_pmo1.tdf" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/db/altsyncram_pmo1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1620030403502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1620030403502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_pmo1 main:main\|character:char\|ScreamRun_Jump:ScreamRun_Jump\|altsyncram:altsyncram_component\|altsyncram_pmo1:auto_generated " "Elaborating entity \"altsyncram_pmo1\" for hierarchy \"main:main\|character:char\|ScreamRun_Jump:ScreamRun_Jump\|altsyncram:altsyncram_component\|altsyncram_pmo1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620030403505 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_ADCLRCK " "bidirectional pin \"AUD_ADCLRCK\" has no driver" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 10 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620030405539 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_BCLK " "bidirectional pin \"AUD_BCLK\" has no driver" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 11 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620030405539 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUD_DACLRCK " "bidirectional pin \"AUD_DACLRCK\" has no driver" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 13 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620030405539 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FPGA_I2C_SDAT " "bidirectional pin \"FPGA_I2C_SDAT\" has no driver" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 24 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1620030405539 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1620030405539 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:main\|character:char\|animatie_Jump\[0\] " "Latch main:main\|character:char\|animatie_Jump\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:main\|character:char\|count\[25\] " "Ports D and ENA on the latch are fed by the same signal main:main\|character:char\|count\[25\]" {  } { { "character.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/character.v" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620030405546 ""}  } { { "character.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/character.v" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620030405546 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:main\|character:char\|animatie_Jump\[1\] " "Latch main:main\|character:char\|animatie_Jump\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:main\|character:char\|count\[25\] " "Ports D and ENA on the latch are fed by the same signal main:main\|character:char\|count\[25\]" {  } { { "character.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/character.v" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620030405547 ""}  } { { "character.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/character.v" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620030405547 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "main:main\|character:char\|animatie_Jump\[2\] " "Latch main:main\|character:char\|animatie_Jump\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA main:main\|character:char\|count\[25\] " "Ports D and ENA on the latch are fed by the same signal main:main\|character:char\|count\[25\]" {  } { { "character.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/character.v" 48 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1620030405547 ""}  } { { "character.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/character.v" 88 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1620030405547 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_DACDAT GND " "Pin \"AUD_DACDAT\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620030406955 "|ScreamRun|AUD_DACDAT"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUD_XCK GND " "Pin \"AUD_XCK\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620030406955 "|ScreamRun|AUD_XCK"} { "Warning" "WMLS_MLS_STUCK_PIN" "FPGA_I2C_SCLK GND " "Pin \"FPGA_I2C_SCLK\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620030406955 "|ScreamRun|FPGA_I2C_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620030406955 "|ScreamRun|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620030406955 "|ScreamRun|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620030406955 "|ScreamRun|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620030406955 "|ScreamRun|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620030406955 "|ScreamRun|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620030406955 "|ScreamRun|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 27 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620030406955 "|ScreamRun|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620030406955 "|ScreamRun|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620030406955 "|ScreamRun|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620030406955 "|ScreamRun|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620030406955 "|ScreamRun|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620030406955 "|ScreamRun|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620030406955 "|ScreamRun|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 28 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620030406955 "|ScreamRun|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620030406955 "|ScreamRun|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620030406955 "|ScreamRun|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620030406955 "|ScreamRun|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620030406955 "|ScreamRun|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620030406955 "|ScreamRun|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620030406955 "|ScreamRun|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620030406955 "|ScreamRun|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620030406955 "|ScreamRun|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620030406955 "|ScreamRun|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620030406955 "|ScreamRun|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620030406955 "|ScreamRun|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620030406955 "|ScreamRun|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620030406955 "|ScreamRun|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] GND " "Pin \"HEX3\[6\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620030406955 "|ScreamRun|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620030406955 "|ScreamRun|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620030406955 "|ScreamRun|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620030406955 "|ScreamRun|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620030406955 "|ScreamRun|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620030406955 "|ScreamRun|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620030406955 "|ScreamRun|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620030406955 "|ScreamRun|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620030406955 "|ScreamRun|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620030406955 "|ScreamRun|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620030406955 "|ScreamRun|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620030406955 "|ScreamRun|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620030406955 "|ScreamRun|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620030406955 "|ScreamRun|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 32 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620030406955 "|ScreamRun|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620030406955 "|ScreamRun|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620030406955 "|ScreamRun|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620030406955 "|ScreamRun|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620030406955 "|ScreamRun|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620030406955 "|ScreamRun|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620030406955 "|ScreamRun|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620030406955 "|ScreamRun|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620030406955 "|ScreamRun|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620030406955 "|ScreamRun|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1620030406955 "|ScreamRun|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1620030406955 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1620030407326 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1620030410471 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1620030410471 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUD_ADCDAT " "No output dependent on input pin \"AUD_ADCDAT\"" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620030410706 "|ScreamRun|AUD_ADCDAT"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620030410706 "|ScreamRun|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620030410706 "|ScreamRun|CLOCK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK4_50 " "No output dependent on input pin \"CLOCK4_50\"" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620030410706 "|ScreamRun|CLOCK4_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620030410706 "|ScreamRun|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 35 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620030410706 "|ScreamRun|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620030410706 "|ScreamRun|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620030410706 "|ScreamRun|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620030410706 "|ScreamRun|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620030410706 "|ScreamRun|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620030410706 "|ScreamRun|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620030410706 "|ScreamRun|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620030410706 "|ScreamRun|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620030410706 "|ScreamRun|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620030410706 "|ScreamRun|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "screamrun.v" "" { Text "C:/intelFPGA_lite/DE1SoC_SystemBuilder/CodeGenerated/ScreamRun_gitRepo/ScreamRun_DE1SOC/screamrun.v" 41 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1620030410706 "|ScreamRun|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1620030410706 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "512 " "Implemented 512 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "19 " "Implemented 19 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1620030410711 ""} { "Info" "ICUT_CUT_TM_OPINS" "84 " "Implemented 84 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1620030410711 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "4 " "Implemented 4 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1620030410711 ""} { "Info" "ICUT_CUT_TM_LCELLS" "380 " "Implemented 380 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1620030410711 ""} { "Info" "ICUT_CUT_TM_RAMS" "24 " "Implemented 24 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1620030410711 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1620030410711 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1620030410711 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 107 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 107 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4869 " "Peak virtual memory: 4869 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1620030410775 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 03 10:26:50 2021 " "Processing ended: Mon May 03 10:26:50 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1620030410775 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:50 " "Elapsed time: 00:00:50" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1620030410775 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:33 " "Total CPU time (on all processors): 00:01:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1620030410775 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1620030410775 ""}
