// Seed: 1312420757
module module_0 (
    input wire id_0,
    input uwire id_1,
    input tri0 id_2,
    input supply0 id_3
);
  logic id_5;
  ;
  assign module_2.id_16 = 0;
  wire id_6;
  assign id_5[1] = id_2;
endmodule
module module_1 (
    output wand id_0,
    input wor id_1,
    output wire id_2,
    output supply0 id_3
);
  wand id_5 = 1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1
  );
  assign modCall_1.id_3 = 0;
endmodule
module module_2 #(
    parameter id_13 = 32'd72,
    parameter id_6  = 32'd4
) (
    output tri0 id_0,
    input supply1 id_1,
    input wire id_2,
    input wire id_3,
    output uwire id_4,
    output wand id_5,
    output supply0 _id_6,
    output tri1 id_7,
    input uwire id_8,
    input wor id_9,
    input tri1 id_10,
    input uwire id_11,
    input tri id_12,
    input wire _id_13,
    output wire id_14,
    input tri id_15,
    input wor id_16,
    output tri1 id_17
);
  logic [7:0] id_19;
  wire id_20;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_3,
      id_2
  );
  assign id_19[1'h0] = id_1;
  assign id_0 = -1;
  logic id_21[id_6 : -1 'b0 ~^  id_13] = id_15;
endmodule
