module module_0 (
    input [id_1  &  id_1 : id_1] id_2,
    output logic id_3,
    output logic [1 : id_3] id_4
);
  id_5 id_6 (
      .id_2(id_4),
      .id_3(id_1),
      .id_4(id_3),
      .id_3(1),
      .id_1(id_2[id_4]),
      .id_4(id_3),
      .id_4(id_4),
      .id_2(1'b0),
      .id_3(1),
      .id_1(1)
  );
endmodule
