Notice 0: Reading LEF file:  Nangate45/Nangate45.lef
Notice 0:     Created 22 technology layers
Notice 0:     Created 27 technology vias
Notice 0:     Created 134 library cells
Notice 0: Finished LEF file:  Nangate45/Nangate45.lef
Notice 0: 
Reading DEF file: region_adjustment.def
Notice 0: Design: top
Notice 0:     Created 4 pins.
Notice 0:     Created 7 components and 35 component-terminals.
Notice 0:     Created 10 nets and 18 connections.
Notice 0: Finished DEF file: region_adjustment.def
Min routing layer: 1
Max routing layer: 10
Global adjustment: 0.0
Unidirectional routing: false
Grid origin: (0, 0)
[INFO GRT-0004] #DB Obstructions: 0
[INFO GRT-0005] #DB Obstacles: 95
[INFO GRT-0006] #DB Macros: 0
[INFO GRT-0017] Found 0 clock nets
[INFO GRT-0001] Minimum degree: 2
[INFO GRT-0002] Maximum degree: 3
[INFO GRT-0018] Processing 177 obstacles on layer 1
Adjusting region on layer 2

Final usage/overflow report: 

[Overflow Report] Total Usage   : 46
[Overflow Report] Total Capacity: 11765
[Overflow Report] Max H Overflow: 0
[Overflow Report] Max V Overflow: 0
[Overflow Report] Max Overflow  : 0
[Overflow Report] H   Overflow  : 0
[Overflow Report] V   Overflow  : 0
[Overflow Report] Final Overflow: 0

[INFO] Final usage          : 46
[INFO] Final number of vias : 44
[INFO] Final usage 3D       : 178
[INFO GRT-0018] Total wirelength: 165 um
[INFO GRT-0014] Num routed nets: 10
No differences found.
