<stg><name>myproject</name>


<trans_list>

<trans id="362" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="363" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="364" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="365" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="366" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="367" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="368" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="369" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="370" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="371" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="372" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="373" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="144" op_0_bw="144" op_1_bw="144">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:10  %x_V_read = call i144 @_ssdm_op_Read.ap_vld.i144P(i144* %x_V)

]]></Node>
<StgValue><ssdm name="x_V_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="9" op_0_bw="9" op_1_bw="144" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:11  %p_Val2_7 = call i9 @_ssdm_op_PartSelect.i9.i144.i32.i32(i144 %x_V_read, i32 126, i32 134)

]]></Node>
<StgValue><ssdm name="p_Val2_7"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="9" op_0_bw="9" op_1_bw="144" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:12  %p_Val2_1 = call i9 @_ssdm_op_PartSelect.i9.i144.i32.i32(i144 %x_V_read, i32 36, i32 44)

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="9" op_0_bw="9" op_1_bw="144" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:16  %p_Val2_8 = call i9 @_ssdm_op_PartSelect.i9.i144.i32.i32(i144 %x_V_read, i32 18, i32 26)

]]></Node>
<StgValue><ssdm name="p_Val2_8"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="9" op_0_bw="9" op_1_bw="144" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:18  %p_Val2_s = call i9 @_ssdm_op_PartSelect.i9.i144.i32.i32(i144 %x_V_read, i32 135, i32 143)

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="9" op_0_bw="144">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:59  %trunc_ln51 = trunc i144 %x_V_read to i9

]]></Node>
<StgValue><ssdm name="trunc_ln51"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:60  %call_ret_i3 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln51)

]]></Node>
<StgValue><ssdm name="call_ret_i3"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:65  %sub_ln703_1 = sub i9 %p_Val2_7, %p_Val2_1

]]></Node>
<StgValue><ssdm name="sub_ln703_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:66  %call_ret_i4 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %sub_ln703_1)

]]></Node>
<StgValue><ssdm name="call_ret_i4"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="9" op_0_bw="9" op_1_bw="144" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:83  %p_Val2_19 = call i9 @_ssdm_op_PartSelect.i9.i144.i32.i32(i144 %x_V_read, i32 27, i32 35)

]]></Node>
<StgValue><ssdm name="p_Val2_19"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:84  %call_ret_i7 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %p_Val2_19)

]]></Node>
<StgValue><ssdm name="call_ret_i7"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="8" op_1_bw="144" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:139  %tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i144.i32.i32(i144 %x_V_read, i32 27, i32 34)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="12" op_0_bw="12" op_1_bw="8" op_2_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:140  %shl_ln1 = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %tmp_5, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln1"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:141  %shl_ln1118_6 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %p_Val2_19, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln1118_6"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="12" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:142  %sext_ln1192_5 = sext i10 %shl_ln1118_6 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1192_5"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:143  %add_ln1192_10 = add i12 %sext_ln1192_5, %shl_ln1

]]></Node>
<StgValue><ssdm name="add_ln1192_10"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:144  %ret_V_29 = add i12 48, %add_ln1192_10

]]></Node>
<StgValue><ssdm name="ret_V_29"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="9" op_0_bw="9" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:145  %trunc_ln708_5 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %ret_V_29, i32 3, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_5"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:146  %call_ret_i11 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_5)

]]></Node>
<StgValue><ssdm name="call_ret_i11"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="12" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:153  %sext_ln700_2 = sext i9 %p_Val2_7 to i12

]]></Node>
<StgValue><ssdm name="sext_ln700_2"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:179  %mul_ln700_1 = mul i12 39, %sext_ln700_2

]]></Node>
<StgValue><ssdm name="mul_ln700_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:180  %rhs_V_4 = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %p_Val2_19, i3 0)

]]></Node>
<StgValue><ssdm name="rhs_V_4"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:181  %ret_V_32 = add i12 %mul_ln700_1, %rhs_V_4

]]></Node>
<StgValue><ssdm name="ret_V_32"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="9" op_0_bw="9" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:182  %trunc_ln708_8 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %ret_V_32, i32 3, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_8"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="10" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:13  %lhs_V_2 = sext i9 %p_Val2_7 to i10

]]></Node>
<StgValue><ssdm name="lhs_V_2"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="10" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:14  %sext_ln703_1 = sext i9 %p_Val2_1 to i10

]]></Node>
<StgValue><ssdm name="sext_ln703_1"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:15  %ret_V_21 = sub i10 %lhs_V_2, %sext_ln703_1

]]></Node>
<StgValue><ssdm name="ret_V_21"/></StgValue>
</operation>

<operation id="41" st_id="2" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:17  %call_ret_i = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %p_Val2_8)

]]></Node>
<StgValue><ssdm name="call_ret_i"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:19  %add_ln703 = add i9 %p_Val2_1, %p_Val2_s

]]></Node>
<StgValue><ssdm name="add_ln703"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:20  %call_ret_i30 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703)

]]></Node>
<StgValue><ssdm name="call_ret_i30"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="12" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:21  %sext_ln1118 = sext i9 %p_Val2_s to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:22  %shl_ln = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %p_Val2_s, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="12" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:23  %sext_ln1118_1 = sext i11 %shl_ln to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_1"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:24  %sub_ln1118 = sub i12 0, %sext_ln1118_1

]]></Node>
<StgValue><ssdm name="sub_ln1118"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:25  %r_V_29 = sub i12 %sub_ln1118, %sext_ln1118

]]></Node>
<StgValue><ssdm name="r_V_29"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="12" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:26  %sext_ln1118_2 = sext i9 %p_Val2_8 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_2"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:27  %shl_ln1118_1 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %p_Val2_8, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_1"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="12" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:28  %sext_ln1118_3 = sext i11 %shl_ln1118_1 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_3"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:29  %r_V_30 = add i12 %sext_ln1118_2, %sext_ln1118_3

]]></Node>
<StgValue><ssdm name="r_V_30"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:30  %add_ln1192_1 = add i12 %r_V_30, %r_V_29

]]></Node>
<StgValue><ssdm name="add_ln1192_1"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:31  %ret_V_22 = add i12 48, %add_ln1192_1

]]></Node>
<StgValue><ssdm name="ret_V_22"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="9" op_0_bw="9" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:32  %trunc_ln = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %ret_V_22, i32 3, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:46  %sub_ln703 = sub i9 %p_Val2_7, %p_Val2_8

]]></Node>
<StgValue><ssdm name="sub_ln703"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:47  %add_ln703_1 = add i9 2, %sub_ln703

]]></Node>
<StgValue><ssdm name="add_ln703_1"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:48  %call_ret_i2 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703_1)

]]></Node>
<StgValue><ssdm name="call_ret_i2"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:60  %call_ret_i3 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln51)

]]></Node>
<StgValue><ssdm name="call_ret_i3"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:66  %call_ret_i4 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %sub_ln703_1)

]]></Node>
<StgValue><ssdm name="call_ret_i4"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:71  %add_ln703_2 = add i9 -4, %p_Val2_8

]]></Node>
<StgValue><ssdm name="add_ln703_2"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:72  %call_ret_i5 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703_2)

]]></Node>
<StgValue><ssdm name="call_ret_i5"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:77  %r_V_34 = sub i12 %sext_ln1118_1, %sext_ln1118

]]></Node>
<StgValue><ssdm name="r_V_34"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="9" op_0_bw="9" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:78  %trunc_ln708_2 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %r_V_34, i32 3, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_2"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:79  %call_ret_i6 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_2)

]]></Node>
<StgValue><ssdm name="call_ret_i6"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:84  %call_ret_i7 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %p_Val2_19)

]]></Node>
<StgValue><ssdm name="call_ret_i7"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:96  %call_ret_i8 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %p_Val2_7)

]]></Node>
<StgValue><ssdm name="call_ret_i8"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:100  %add_ln703_3 = add i9 -1, %p_Val2_19

]]></Node>
<StgValue><ssdm name="add_ln703_3"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:101  %call_ret_i9 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703_3)

]]></Node>
<StgValue><ssdm name="call_ret_i9"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="10" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:111  %rhs_V_2 = sext i9 %p_Val2_19 to i10

]]></Node>
<StgValue><ssdm name="rhs_V_2"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:112  %ret_V_26 = sub i10 %lhs_V_2, %rhs_V_2

]]></Node>
<StgValue><ssdm name="ret_V_26"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="11" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:113  %lhs_V_3 = sext i10 %ret_V_26 to i11

]]></Node>
<StgValue><ssdm name="lhs_V_3"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:114  %ret_V_9 = add nsw i11 5, %lhs_V_3

]]></Node>
<StgValue><ssdm name="ret_V_9"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="12" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:115  %sext_ln1118_7 = sext i11 %ret_V_9 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_7"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="12" op_0_bw="12" op_1_bw="9" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:116  %lhs_V_4 = call i12 @_ssdm_op_BitConcatenate.i12.i9.i3(i9 %p_Val2_8, i3 0)

]]></Node>
<StgValue><ssdm name="lhs_V_4"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:117  %mul_ln1193 = mul i12 %sext_ln1118_7, %sext_ln1118_7

]]></Node>
<StgValue><ssdm name="mul_ln1193"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:118  %ret_V_27 = sub i12 %lhs_V_4, %mul_ln1193

]]></Node>
<StgValue><ssdm name="ret_V_27"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="9" op_0_bw="9" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:119  %trunc_ln708_4 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %ret_V_27, i32 3, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_4"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="12" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:138  %sext_ln1192_4 = sext i9 %p_Val2_19 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1192_4"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:146  %call_ret_i11 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_5)

]]></Node>
<StgValue><ssdm name="call_ret_i11"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="13" op_0_bw="13" op_1_bw="9" op_2_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:154  %shl_ln1118_7 = call i13 @_ssdm_op_BitConcatenate.i13.i9.i4(i9 %p_Val2_7, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_7"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="14" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:155  %sext_ln1118_9 = sext i13 %shl_ln1118_7 to i14

]]></Node>
<StgValue><ssdm name="sext_ln1118_9"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="10" op_0_bw="10" op_1_bw="9" op_2_bw="1">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:156  %shl_ln1118_8 = call i10 @_ssdm_op_BitConcatenate.i10.i9.i1(i9 %p_Val2_7, i1 false)

]]></Node>
<StgValue><ssdm name="shl_ln1118_8"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="11" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:157  %sext_ln1118_10 = sext i10 %shl_ln1118_8 to i11

]]></Node>
<StgValue><ssdm name="sext_ln1118_10"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:158  %add_ln1192_12 = add i11 280, %sext_ln1118_10

]]></Node>
<StgValue><ssdm name="add_ln1192_12"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="14" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:159  %sext_ln1192_8 = sext i11 %add_ln1192_12 to i14

]]></Node>
<StgValue><ssdm name="sext_ln1192_8"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:160  %add_ln1192_2 = add i14 %sext_ln1118_9, %sext_ln1192_8

]]></Node>
<StgValue><ssdm name="add_ln1192_2"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="15" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:161  %sext_ln700_3 = sext i9 %p_Val2_7 to i15

]]></Node>
<StgValue><ssdm name="sext_ln700_3"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="15" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:162  %sext_ln700_4 = sext i14 %add_ln1192_2 to i15

]]></Node>
<StgValue><ssdm name="sext_ln700_4"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:163  %mul_ln700 = mul i15 %sext_ln700_3, %sext_ln700_4

]]></Node>
<StgValue><ssdm name="mul_ln700"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="15" op_0_bw="15" op_1_bw="9" op_2_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:164  %rhs_V_3 = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %p_Val2_19, i6 0)

]]></Node>
<StgValue><ssdm name="rhs_V_3"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:165  %ret_V_30 = add i15 %mul_ln700, %rhs_V_3

]]></Node>
<StgValue><ssdm name="ret_V_30"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="9" op_0_bw="9" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:166  %trunc_ln708_6 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %ret_V_30, i32 6, i32 14)

]]></Node>
<StgValue><ssdm name="trunc_ln708_6"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:183  %call_ret_i13 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_8)

]]></Node>
<StgValue><ssdm name="call_ret_i13"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:190  %mul_ln1192_5 = mul i12 22, %sext_ln1192_4

]]></Node>
<StgValue><ssdm name="mul_ln1192_5"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:191  %ret_V_33 = add i12 8, %mul_ln1192_5

]]></Node>
<StgValue><ssdm name="ret_V_33"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="9" op_0_bw="9" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:192  %trunc_ln708_9 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %ret_V_33, i32 3, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_9"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="11" op_0_bw="11" op_1_bw="9" op_2_bw="2">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:200  %shl_ln1118_9 = call i11 @_ssdm_op_BitConcatenate.i11.i9.i2(i9 %p_Val2_19, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_9"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="12" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:201  %sext_ln1118_12 = sext i11 %shl_ln1118_9 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_12"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:202  %r_V_39 = sub i12 %sext_ln1118_12, %sext_ln1192_4

]]></Node>
<StgValue><ssdm name="r_V_39"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:203  %add_ln1192_18 = add i12 %r_V_39, %r_V_34

]]></Node>
<StgValue><ssdm name="add_ln1192_18"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:204  %ret_V_34 = add i12 24, %add_ln1192_18

]]></Node>
<StgValue><ssdm name="ret_V_34"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="9" op_0_bw="9" op_1_bw="12" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:205  %trunc_ln708_s = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %ret_V_34, i32 3, i32 11)

]]></Node>
<StgValue><ssdm name="trunc_ln708_s"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="104" st_id="3" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:17  %call_ret_i = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %p_Val2_8)

]]></Node>
<StgValue><ssdm name="call_ret_i"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:20  %call_ret_i30 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703)

]]></Node>
<StgValue><ssdm name="call_ret_i30"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:33  %call_ret_i1 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln)

]]></Node>
<StgValue><ssdm name="call_ret_i1"/></StgValue>
</operation>

<operation id="107" st_id="3" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:48  %call_ret_i2 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703_1)

]]></Node>
<StgValue><ssdm name="call_ret_i2"/></StgValue>
</operation>

<operation id="108" st_id="3" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:60  %call_ret_i3 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln51)

]]></Node>
<StgValue><ssdm name="call_ret_i3"/></StgValue>
</operation>

<operation id="109" st_id="3" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:66  %call_ret_i4 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %sub_ln703_1)

]]></Node>
<StgValue><ssdm name="call_ret_i4"/></StgValue>
</operation>

<operation id="110" st_id="3" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:72  %call_ret_i5 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703_2)

]]></Node>
<StgValue><ssdm name="call_ret_i5"/></StgValue>
</operation>

<operation id="111" st_id="3" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:79  %call_ret_i6 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_2)

]]></Node>
<StgValue><ssdm name="call_ret_i6"/></StgValue>
</operation>

<operation id="112" st_id="3" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:84  %call_ret_i7 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %p_Val2_19)

]]></Node>
<StgValue><ssdm name="call_ret_i7"/></StgValue>
</operation>

<operation id="113" st_id="3" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:96  %call_ret_i8 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %p_Val2_7)

]]></Node>
<StgValue><ssdm name="call_ret_i8"/></StgValue>
</operation>

<operation id="114" st_id="3" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:101  %call_ret_i9 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703_3)

]]></Node>
<StgValue><ssdm name="call_ret_i9"/></StgValue>
</operation>

<operation id="115" st_id="3" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:120  %call_ret_i10 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_4)

]]></Node>
<StgValue><ssdm name="call_ret_i10"/></StgValue>
</operation>

<operation id="116" st_id="3" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:146  %call_ret_i11 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_5)

]]></Node>
<StgValue><ssdm name="call_ret_i11"/></StgValue>
</operation>

<operation id="117" st_id="3" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:167  %call_ret_i12 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_6)

]]></Node>
<StgValue><ssdm name="call_ret_i12"/></StgValue>
</operation>

<operation id="118" st_id="3" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:183  %call_ret_i13 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_8)

]]></Node>
<StgValue><ssdm name="call_ret_i13"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:193  %call_ret_i14 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_9)

]]></Node>
<StgValue><ssdm name="call_ret_i14"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="8" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:206  %call_ret_i15 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_s)

]]></Node>
<StgValue><ssdm name="call_ret_i15"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="121" st_id="4" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:17  %call_ret_i = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %p_Val2_8)

]]></Node>
<StgValue><ssdm name="call_ret_i"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:20  %call_ret_i30 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703)

]]></Node>
<StgValue><ssdm name="call_ret_i30"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:33  %call_ret_i1 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln)

]]></Node>
<StgValue><ssdm name="call_ret_i1"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:48  %call_ret_i2 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703_1)

]]></Node>
<StgValue><ssdm name="call_ret_i2"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:60  %call_ret_i3 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln51)

]]></Node>
<StgValue><ssdm name="call_ret_i3"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:66  %call_ret_i4 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %sub_ln703_1)

]]></Node>
<StgValue><ssdm name="call_ret_i4"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:72  %call_ret_i5 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703_2)

]]></Node>
<StgValue><ssdm name="call_ret_i5"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:79  %call_ret_i6 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_2)

]]></Node>
<StgValue><ssdm name="call_ret_i6"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:84  %call_ret_i7 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %p_Val2_19)

]]></Node>
<StgValue><ssdm name="call_ret_i7"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:96  %call_ret_i8 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %p_Val2_7)

]]></Node>
<StgValue><ssdm name="call_ret_i8"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:101  %call_ret_i9 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703_3)

]]></Node>
<StgValue><ssdm name="call_ret_i9"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:120  %call_ret_i10 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_4)

]]></Node>
<StgValue><ssdm name="call_ret_i10"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:146  %call_ret_i11 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_5)

]]></Node>
<StgValue><ssdm name="call_ret_i11"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:167  %call_ret_i12 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_6)

]]></Node>
<StgValue><ssdm name="call_ret_i12"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:183  %call_ret_i13 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_8)

]]></Node>
<StgValue><ssdm name="call_ret_i13"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:193  %call_ret_i14 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_9)

]]></Node>
<StgValue><ssdm name="call_ret_i14"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="7" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:206  %call_ret_i15 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_s)

]]></Node>
<StgValue><ssdm name="call_ret_i15"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="138" st_id="5" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:17  %call_ret_i = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %p_Val2_8)

]]></Node>
<StgValue><ssdm name="call_ret_i"/></StgValue>
</operation>

<operation id="139" st_id="5" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:20  %call_ret_i30 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703)

]]></Node>
<StgValue><ssdm name="call_ret_i30"/></StgValue>
</operation>

<operation id="140" st_id="5" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:33  %call_ret_i1 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln)

]]></Node>
<StgValue><ssdm name="call_ret_i1"/></StgValue>
</operation>

<operation id="141" st_id="5" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:48  %call_ret_i2 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703_1)

]]></Node>
<StgValue><ssdm name="call_ret_i2"/></StgValue>
</operation>

<operation id="142" st_id="5" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:60  %call_ret_i3 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln51)

]]></Node>
<StgValue><ssdm name="call_ret_i3"/></StgValue>
</operation>

<operation id="143" st_id="5" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:66  %call_ret_i4 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %sub_ln703_1)

]]></Node>
<StgValue><ssdm name="call_ret_i4"/></StgValue>
</operation>

<operation id="144" st_id="5" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:72  %call_ret_i5 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703_2)

]]></Node>
<StgValue><ssdm name="call_ret_i5"/></StgValue>
</operation>

<operation id="145" st_id="5" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:79  %call_ret_i6 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_2)

]]></Node>
<StgValue><ssdm name="call_ret_i6"/></StgValue>
</operation>

<operation id="146" st_id="5" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:84  %call_ret_i7 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %p_Val2_19)

]]></Node>
<StgValue><ssdm name="call_ret_i7"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:96  %call_ret_i8 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %p_Val2_7)

]]></Node>
<StgValue><ssdm name="call_ret_i8"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:101  %call_ret_i9 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703_3)

]]></Node>
<StgValue><ssdm name="call_ret_i9"/></StgValue>
</operation>

<operation id="149" st_id="5" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:120  %call_ret_i10 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_4)

]]></Node>
<StgValue><ssdm name="call_ret_i10"/></StgValue>
</operation>

<operation id="150" st_id="5" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:146  %call_ret_i11 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_5)

]]></Node>
<StgValue><ssdm name="call_ret_i11"/></StgValue>
</operation>

<operation id="151" st_id="5" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:167  %call_ret_i12 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_6)

]]></Node>
<StgValue><ssdm name="call_ret_i12"/></StgValue>
</operation>

<operation id="152" st_id="5" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:183  %call_ret_i13 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_8)

]]></Node>
<StgValue><ssdm name="call_ret_i13"/></StgValue>
</operation>

<operation id="153" st_id="5" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:193  %call_ret_i14 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_9)

]]></Node>
<StgValue><ssdm name="call_ret_i14"/></StgValue>
</operation>

<operation id="154" st_id="5" stage="6" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:206  %call_ret_i15 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_s)

]]></Node>
<StgValue><ssdm name="call_ret_i15"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="155" st_id="6" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:17  %call_ret_i = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %p_Val2_8)

]]></Node>
<StgValue><ssdm name="call_ret_i"/></StgValue>
</operation>

<operation id="156" st_id="6" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:20  %call_ret_i30 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703)

]]></Node>
<StgValue><ssdm name="call_ret_i30"/></StgValue>
</operation>

<operation id="157" st_id="6" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:33  %call_ret_i1 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln)

]]></Node>
<StgValue><ssdm name="call_ret_i1"/></StgValue>
</operation>

<operation id="158" st_id="6" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:48  %call_ret_i2 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703_1)

]]></Node>
<StgValue><ssdm name="call_ret_i2"/></StgValue>
</operation>

<operation id="159" st_id="6" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:60  %call_ret_i3 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln51)

]]></Node>
<StgValue><ssdm name="call_ret_i3"/></StgValue>
</operation>

<operation id="160" st_id="6" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:66  %call_ret_i4 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %sub_ln703_1)

]]></Node>
<StgValue><ssdm name="call_ret_i4"/></StgValue>
</operation>

<operation id="161" st_id="6" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:72  %call_ret_i5 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703_2)

]]></Node>
<StgValue><ssdm name="call_ret_i5"/></StgValue>
</operation>

<operation id="162" st_id="6" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:79  %call_ret_i6 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_2)

]]></Node>
<StgValue><ssdm name="call_ret_i6"/></StgValue>
</operation>

<operation id="163" st_id="6" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:84  %call_ret_i7 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %p_Val2_19)

]]></Node>
<StgValue><ssdm name="call_ret_i7"/></StgValue>
</operation>

<operation id="164" st_id="6" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:96  %call_ret_i8 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %p_Val2_7)

]]></Node>
<StgValue><ssdm name="call_ret_i8"/></StgValue>
</operation>

<operation id="165" st_id="6" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:101  %call_ret_i9 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703_3)

]]></Node>
<StgValue><ssdm name="call_ret_i9"/></StgValue>
</operation>

<operation id="166" st_id="6" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:120  %call_ret_i10 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_4)

]]></Node>
<StgValue><ssdm name="call_ret_i10"/></StgValue>
</operation>

<operation id="167" st_id="6" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:146  %call_ret_i11 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_5)

]]></Node>
<StgValue><ssdm name="call_ret_i11"/></StgValue>
</operation>

<operation id="168" st_id="6" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:167  %call_ret_i12 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_6)

]]></Node>
<StgValue><ssdm name="call_ret_i12"/></StgValue>
</operation>

<operation id="169" st_id="6" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:183  %call_ret_i13 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_8)

]]></Node>
<StgValue><ssdm name="call_ret_i13"/></StgValue>
</operation>

<operation id="170" st_id="6" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:193  %call_ret_i14 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_9)

]]></Node>
<StgValue><ssdm name="call_ret_i14"/></StgValue>
</operation>

<operation id="171" st_id="6" stage="5" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:206  %call_ret_i15 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_s)

]]></Node>
<StgValue><ssdm name="call_ret_i15"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="172" st_id="7" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:17  %call_ret_i = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %p_Val2_8)

]]></Node>
<StgValue><ssdm name="call_ret_i"/></StgValue>
</operation>

<operation id="173" st_id="7" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:20  %call_ret_i30 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703)

]]></Node>
<StgValue><ssdm name="call_ret_i30"/></StgValue>
</operation>

<operation id="174" st_id="7" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:33  %call_ret_i1 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln)

]]></Node>
<StgValue><ssdm name="call_ret_i1"/></StgValue>
</operation>

<operation id="175" st_id="7" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:48  %call_ret_i2 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703_1)

]]></Node>
<StgValue><ssdm name="call_ret_i2"/></StgValue>
</operation>

<operation id="176" st_id="7" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:60  %call_ret_i3 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln51)

]]></Node>
<StgValue><ssdm name="call_ret_i3"/></StgValue>
</operation>

<operation id="177" st_id="7" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:66  %call_ret_i4 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %sub_ln703_1)

]]></Node>
<StgValue><ssdm name="call_ret_i4"/></StgValue>
</operation>

<operation id="178" st_id="7" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:72  %call_ret_i5 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703_2)

]]></Node>
<StgValue><ssdm name="call_ret_i5"/></StgValue>
</operation>

<operation id="179" st_id="7" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:79  %call_ret_i6 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_2)

]]></Node>
<StgValue><ssdm name="call_ret_i6"/></StgValue>
</operation>

<operation id="180" st_id="7" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:84  %call_ret_i7 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %p_Val2_19)

]]></Node>
<StgValue><ssdm name="call_ret_i7"/></StgValue>
</operation>

<operation id="181" st_id="7" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:96  %call_ret_i8 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %p_Val2_7)

]]></Node>
<StgValue><ssdm name="call_ret_i8"/></StgValue>
</operation>

<operation id="182" st_id="7" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:101  %call_ret_i9 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703_3)

]]></Node>
<StgValue><ssdm name="call_ret_i9"/></StgValue>
</operation>

<operation id="183" st_id="7" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:120  %call_ret_i10 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_4)

]]></Node>
<StgValue><ssdm name="call_ret_i10"/></StgValue>
</operation>

<operation id="184" st_id="7" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:146  %call_ret_i11 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_5)

]]></Node>
<StgValue><ssdm name="call_ret_i11"/></StgValue>
</operation>

<operation id="185" st_id="7" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:167  %call_ret_i12 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_6)

]]></Node>
<StgValue><ssdm name="call_ret_i12"/></StgValue>
</operation>

<operation id="186" st_id="7" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:183  %call_ret_i13 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_8)

]]></Node>
<StgValue><ssdm name="call_ret_i13"/></StgValue>
</operation>

<operation id="187" st_id="7" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:193  %call_ret_i14 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_9)

]]></Node>
<StgValue><ssdm name="call_ret_i14"/></StgValue>
</operation>

<operation id="188" st_id="7" stage="4" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:206  %call_ret_i15 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_s)

]]></Node>
<StgValue><ssdm name="call_ret_i15"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="189" st_id="8" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:17  %call_ret_i = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %p_Val2_8)

]]></Node>
<StgValue><ssdm name="call_ret_i"/></StgValue>
</operation>

<operation id="190" st_id="8" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:20  %call_ret_i30 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703)

]]></Node>
<StgValue><ssdm name="call_ret_i30"/></StgValue>
</operation>

<operation id="191" st_id="8" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:33  %call_ret_i1 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln)

]]></Node>
<StgValue><ssdm name="call_ret_i1"/></StgValue>
</operation>

<operation id="192" st_id="8" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:48  %call_ret_i2 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703_1)

]]></Node>
<StgValue><ssdm name="call_ret_i2"/></StgValue>
</operation>

<operation id="193" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="10" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:57  %r_V_5 = sext i9 %p_Val2_s to i10

]]></Node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="194" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:58  %r_V_33 = sub i10 0, %r_V_5

]]></Node>
<StgValue><ssdm name="r_V_33"/></StgValue>
</operation>

<operation id="195" st_id="8" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:60  %call_ret_i3 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln51)

]]></Node>
<StgValue><ssdm name="call_ret_i3"/></StgValue>
</operation>

<operation id="196" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="5" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:61  %outcos_V_8 = extractvalue { i5, i5 } %call_ret_i3, 1

]]></Node>
<StgValue><ssdm name="outcos_V_8"/></StgValue>
</operation>

<operation id="197" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="10" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:62  %sext_ln703_3 = sext i5 %outcos_V_8 to i10

]]></Node>
<StgValue><ssdm name="sext_ln703_3"/></StgValue>
</operation>

<operation id="198" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:63  %ret_V_24 = sub i10 %r_V_33, %sext_ln703_3

]]></Node>
<StgValue><ssdm name="ret_V_24"/></StgValue>
</operation>

<operation id="199" st_id="8" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:64  %ret_V = add i10 25, %ret_V_24

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="200" st_id="8" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:66  %call_ret_i4 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %sub_ln703_1)

]]></Node>
<StgValue><ssdm name="call_ret_i4"/></StgValue>
</operation>

<operation id="201" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="5" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:67  %outcos_V = extractvalue { i5, i5 } %call_ret_i4, 1

]]></Node>
<StgValue><ssdm name="outcos_V"/></StgValue>
</operation>

<operation id="202" st_id="8" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:72  %call_ret_i5 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703_2)

]]></Node>
<StgValue><ssdm name="call_ret_i5"/></StgValue>
</operation>

<operation id="203" st_id="8" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:79  %call_ret_i6 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_2)

]]></Node>
<StgValue><ssdm name="call_ret_i6"/></StgValue>
</operation>

<operation id="204" st_id="8" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:84  %call_ret_i7 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %p_Val2_19)

]]></Node>
<StgValue><ssdm name="call_ret_i7"/></StgValue>
</operation>

<operation id="205" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="5" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:85  %outcos_V_9 = extractvalue { i5, i5 } %call_ret_i7, 1

]]></Node>
<StgValue><ssdm name="outcos_V_9"/></StgValue>
</operation>

<operation id="206" st_id="8" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:96  %call_ret_i8 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %p_Val2_7)

]]></Node>
<StgValue><ssdm name="call_ret_i8"/></StgValue>
</operation>

<operation id="207" st_id="8" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:101  %call_ret_i9 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703_3)

]]></Node>
<StgValue><ssdm name="call_ret_i9"/></StgValue>
</operation>

<operation id="208" st_id="8" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:120  %call_ret_i10 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_4)

]]></Node>
<StgValue><ssdm name="call_ret_i10"/></StgValue>
</operation>

<operation id="209" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="5" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:124  %outsin_V_12 = extractvalue { i5, i5 } %call_ret_i7, 0

]]></Node>
<StgValue><ssdm name="outsin_V_12"/></StgValue>
</operation>

<operation id="210" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="6" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:125  %sext_ln703 = sext i5 %outsin_V_12 to i6

]]></Node>
<StgValue><ssdm name="sext_ln703"/></StgValue>
</operation>

<operation id="211" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:126  %ret_V_11 = add i6 3, %sext_ln703

]]></Node>
<StgValue><ssdm name="ret_V_11"/></StgValue>
</operation>

<operation id="212" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:127  %sext_ln1116_2 = sext i6 %ret_V_11 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1116_2"/></StgValue>
</operation>

<operation id="213" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:128  %r_V_13 = mul i12 %sext_ln1116_2, %sext_ln1116_2

]]></Node>
<StgValue><ssdm name="r_V_13"/></StgValue>
</operation>

<operation id="214" st_id="8" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:146  %call_ret_i11 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_5)

]]></Node>
<StgValue><ssdm name="call_ret_i11"/></StgValue>
</operation>

<operation id="215" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="5" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:147  %outcos_V_3 = extractvalue { i5, i5 } %call_ret_i11, 1

]]></Node>
<StgValue><ssdm name="outcos_V_3"/></StgValue>
</operation>

<operation id="216" st_id="8" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:167  %call_ret_i12 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_6)

]]></Node>
<StgValue><ssdm name="call_ret_i12"/></StgValue>
</operation>

<operation id="217" st_id="8" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:183  %call_ret_i13 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_8)

]]></Node>
<StgValue><ssdm name="call_ret_i13"/></StgValue>
</operation>

<operation id="218" st_id="8" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:193  %call_ret_i14 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_9)

]]></Node>
<StgValue><ssdm name="call_ret_i14"/></StgValue>
</operation>

<operation id="219" st_id="8" stage="3" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:206  %call_ret_i15 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_s)

]]></Node>
<StgValue><ssdm name="call_ret_i15"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="220" st_id="9" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:17  %call_ret_i = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %p_Val2_8)

]]></Node>
<StgValue><ssdm name="call_ret_i"/></StgValue>
</operation>

<operation id="221" st_id="9" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:20  %call_ret_i30 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703)

]]></Node>
<StgValue><ssdm name="call_ret_i30"/></StgValue>
</operation>

<operation id="222" st_id="9" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:33  %call_ret_i1 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln)

]]></Node>
<StgValue><ssdm name="call_ret_i1"/></StgValue>
</operation>

<operation id="223" st_id="9" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:48  %call_ret_i2 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703_1)

]]></Node>
<StgValue><ssdm name="call_ret_i2"/></StgValue>
</operation>

<operation id="224" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:49  %outsin_V_1 = extractvalue { i5, i5 } %call_ret_i2, 0

]]></Node>
<StgValue><ssdm name="outsin_V_1"/></StgValue>
</operation>

<operation id="225" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="14" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:68  %sext_ln703_4 = sext i10 %ret_V to i14

]]></Node>
<StgValue><ssdm name="sext_ln703_4"/></StgValue>
</operation>

<operation id="226" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="14" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:69  %sext_ln703_5 = sext i5 %outcos_V to i14

]]></Node>
<StgValue><ssdm name="sext_ln703_5"/></StgValue>
</operation>

<operation id="227" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:70  %mul_ln703 = mul i14 %sext_ln703_5, %sext_ln703_4

]]></Node>
<StgValue><ssdm name="mul_ln703"/></StgValue>
</operation>

<operation id="228" st_id="9" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:72  %call_ret_i5 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703_2)

]]></Node>
<StgValue><ssdm name="call_ret_i5"/></StgValue>
</operation>

<operation id="229" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="5" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:73  %outsin_V_9 = extractvalue { i5, i5 } %call_ret_i5, 0

]]></Node>
<StgValue><ssdm name="outsin_V_9"/></StgValue>
</operation>

<operation id="230" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:74  %rhs_V_1 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %outsin_V_9, i3 0)

]]></Node>
<StgValue><ssdm name="rhs_V_1"/></StgValue>
</operation>

<operation id="231" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="14" op_0_bw="8">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:75  %sext_ln728_1 = sext i8 %rhs_V_1 to i14

]]></Node>
<StgValue><ssdm name="sext_ln728_1"/></StgValue>
</operation>

<operation id="232" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:76  %ret_V_5 = sub i14 %mul_ln703, %sext_ln728_1

]]></Node>
<StgValue><ssdm name="ret_V_5"/></StgValue>
</operation>

<operation id="233" st_id="9" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:79  %call_ret_i6 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_2)

]]></Node>
<StgValue><ssdm name="call_ret_i6"/></StgValue>
</operation>

<operation id="234" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="5" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:80  %outsin_V_10 = extractvalue { i5, i5 } %call_ret_i6, 0

]]></Node>
<StgValue><ssdm name="outsin_V_10"/></StgValue>
</operation>

<operation id="235" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="6" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:81  %r_V_8 = sext i5 %outsin_V_10 to i6

]]></Node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>

<operation id="236" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:82  %r_V_35 = sub i6 0, %r_V_8

]]></Node>
<StgValue><ssdm name="r_V_35"/></StgValue>
</operation>

<operation id="237" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="10" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:86  %r_V_36 = sext i5 %outcos_V_9 to i10

]]></Node>
<StgValue><ssdm name="r_V_36"/></StgValue>
</operation>

<operation id="238" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="6" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:87  %sext_ln1116_1 = sext i5 %outcos_V_9 to i6

]]></Node>
<StgValue><ssdm name="sext_ln1116_1"/></StgValue>
</operation>

<operation id="239" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:88  %r_V_37 = mul i10 %r_V_36, %r_V_36

]]></Node>
<StgValue><ssdm name="r_V_37"/></StgValue>
</operation>

<operation id="240" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="9" op_0_bw="9" op_1_bw="6" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:89  %lhs_V_1 = call i9 @_ssdm_op_BitConcatenate.i9.i6.i3(i6 %r_V_35, i3 0)

]]></Node>
<StgValue><ssdm name="lhs_V_1"/></StgValue>
</operation>

<operation id="241" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="10" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:90  %sext_ln728_2 = sext i9 %lhs_V_1 to i10

]]></Node>
<StgValue><ssdm name="sext_ln728_2"/></StgValue>
</operation>

<operation id="242" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:91  %ret_V_6 = add i10 %r_V_37, %sext_ln728_2

]]></Node>
<StgValue><ssdm name="ret_V_6"/></StgValue>
</operation>

<operation id="243" st_id="9" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:96  %call_ret_i8 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %p_Val2_7)

]]></Node>
<StgValue><ssdm name="call_ret_i8"/></StgValue>
</operation>

<operation id="244" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="5" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:97  %outsin_V_4 = extractvalue { i5, i5 } %call_ret_i8, 0

]]></Node>
<StgValue><ssdm name="outsin_V_4"/></StgValue>
</operation>

<operation id="245" st_id="9" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:101  %call_ret_i9 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %add_ln703_3)

]]></Node>
<StgValue><ssdm name="call_ret_i9"/></StgValue>
</operation>

<operation id="246" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="5" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:102  %outsin_V_5 = extractvalue { i5, i5 } %call_ret_i9, 0

]]></Node>
<StgValue><ssdm name="outsin_V_5"/></StgValue>
</operation>

<operation id="247" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="5" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:105  %outcos_V_2 = extractvalue { i5, i5 } %call_ret_i, 1

]]></Node>
<StgValue><ssdm name="outcos_V_2"/></StgValue>
</operation>

<operation id="248" st_id="9" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:120  %call_ret_i10 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_4)

]]></Node>
<StgValue><ssdm name="call_ret_i10"/></StgValue>
</operation>

<operation id="249" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:129  %shl_ln1118 = shl i12 %r_V_13, 2

]]></Node>
<StgValue><ssdm name="shl_ln1118"/></StgValue>
</operation>

<operation id="250" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:130  %r_V_38 = add i12 %r_V_13, %shl_ln1118

]]></Node>
<StgValue><ssdm name="r_V_38"/></StgValue>
</operation>

<operation id="251" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="15" op_0_bw="15" op_1_bw="12" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:131  %lhs_V_5 = call i15 @_ssdm_op_BitConcatenate.i15.i12.i3(i12 %r_V_29, i3 0)

]]></Node>
<StgValue><ssdm name="lhs_V_5"/></StgValue>
</operation>

<operation id="252" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="15" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:132  %sext_ln703_7 = sext i12 %r_V_38 to i15

]]></Node>
<StgValue><ssdm name="sext_ln703_7"/></StgValue>
</operation>

<operation id="253" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:133  %ret_V_28 = sub i15 %lhs_V_5, %sext_ln703_7

]]></Node>
<StgValue><ssdm name="ret_V_28"/></StgValue>
</operation>

<operation id="254" st_id="9" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:134  %add_ln1192 = add i15 832, %ret_V_28

]]></Node>
<StgValue><ssdm name="add_ln1192"/></StgValue>
</operation>

<operation id="255" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="25" op_0_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:135  %sext_ln1118_8 = sext i15 %add_ln1192 to i25

]]></Node>
<StgValue><ssdm name="sext_ln1118_8"/></StgValue>
</operation>

<operation id="256" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="25" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:136  %sext_ln1118_13 = sext i10 %r_V_37 to i25

]]></Node>
<StgValue><ssdm name="sext_ln1118_13"/></StgValue>
</operation>

<operation id="257" st_id="9" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:137  %r_V_15 = mul i25 %sext_ln1118_13, %sext_ln1118_8

]]></Node>
<StgValue><ssdm name="r_V_15"/></StgValue>
</operation>

<operation id="258" st_id="9" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:167  %call_ret_i12 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_6)

]]></Node>
<StgValue><ssdm name="call_ret_i12"/></StgValue>
</operation>

<operation id="259" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:176  %ret_V_16 = add i6 3, %sext_ln1116_1

]]></Node>
<StgValue><ssdm name="ret_V_16"/></StgValue>
</operation>

<operation id="260" st_id="9" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:183  %call_ret_i13 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_8)

]]></Node>
<StgValue><ssdm name="call_ret_i13"/></StgValue>
</operation>

<operation id="261" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="5" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:184  %outsin_V_8 = extractvalue { i5, i5 } %call_ret_i13, 0

]]></Node>
<StgValue><ssdm name="outsin_V_8"/></StgValue>
</operation>

<operation id="262" st_id="9" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:193  %call_ret_i14 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_9)

]]></Node>
<StgValue><ssdm name="call_ret_i14"/></StgValue>
</operation>

<operation id="263" st_id="9" stage="2" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:206  %call_ret_i15 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_s)

]]></Node>
<StgValue><ssdm name="call_ret_i15"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="264" st_id="10" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:33  %call_ret_i1 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln)

]]></Node>
<StgValue><ssdm name="call_ret_i1"/></StgValue>
</operation>

<operation id="265" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:34  %outsin_V = extractvalue { i5, i5 } %call_ret_i1, 0

]]></Node>
<StgValue><ssdm name="outsin_V"/></StgValue>
</operation>

<operation id="266" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="11" op_0_bw="11" op_1_bw="5" op_2_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:35  %shl_ln1118_2 = call i11 @_ssdm_op_BitConcatenate.i11.i5.i6(i5 %outsin_V, i6 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_2"/></StgValue>
</operation>

<operation id="267" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="12" op_0_bw="11">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:36  %sext_ln1118_4 = sext i11 %shl_ln1118_2 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_4"/></StgValue>
</operation>

<operation id="268" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:37  %sub_ln1118_2 = sub i12 0, %sext_ln1118_4

]]></Node>
<StgValue><ssdm name="sub_ln1118_2"/></StgValue>
</operation>

<operation id="269" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:38  %shl_ln1118_3 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %outsin_V, i4 0)

]]></Node>
<StgValue><ssdm name="shl_ln1118_3"/></StgValue>
</operation>

<operation id="270" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="12" op_0_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:39  %sext_ln1118_5 = sext i9 %shl_ln1118_3 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1118_5"/></StgValue>
</operation>

<operation id="271" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:40  %r_V_31 = sub i12 %sub_ln1118_2, %sext_ln1118_5

]]></Node>
<StgValue><ssdm name="r_V_31"/></StgValue>
</operation>

<operation id="272" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:41  %lhs_V = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %ret_V_21, i3 0)

]]></Node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="273" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="14" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:42  %sext_ln728_3 = sext i13 %lhs_V to i14

]]></Node>
<StgValue><ssdm name="sext_ln728_3"/></StgValue>
</operation>

<operation id="274" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="14" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:43  %sext_ln700 = sext i12 %r_V_31 to i14

]]></Node>
<StgValue><ssdm name="sext_ln700"/></StgValue>
</operation>

<operation id="275" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:44  %add_ln700 = add i14 %sext_ln700, %sext_ln728_3

]]></Node>
<StgValue><ssdm name="add_ln700"/></StgValue>
</operation>

<operation id="276" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="15" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:45  %sext_ln700_1 = sext i14 %add_ln700 to i15

]]></Node>
<StgValue><ssdm name="sext_ln700_1"/></StgValue>
</operation>

<operation id="277" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="10" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:50  %r_V = sext i5 %outsin_V_1 to i10

]]></Node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="278" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:51  %r_V_32 = mul i10 %r_V, %r_V

]]></Node>
<StgValue><ssdm name="r_V_32"/></StgValue>
</operation>

<operation id="279" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="13" op_0_bw="13" op_1_bw="10" op_2_bw="3">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:52  %rhs_V = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %r_V_32, i3 0)

]]></Node>
<StgValue><ssdm name="rhs_V"/></StgValue>
</operation>

<operation id="280" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="15" op_0_bw="13">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:53  %sext_ln728 = sext i13 %rhs_V to i15

]]></Node>
<StgValue><ssdm name="sext_ln728"/></StgValue>
</operation>

<operation id="281" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:54  %ret_V_23 = add i15 %sext_ln700_1, %sext_ln728

]]></Node>
<StgValue><ssdm name="ret_V_23"/></StgValue>
</operation>

<operation id="282" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="9" op_0_bw="9" op_1_bw="15" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:55  %trunc_ln708_1 = call i9 @_ssdm_op_PartSelect.i9.i15.i32.i32(i15 %ret_V_23, i32 6, i32 14)

]]></Node>
<StgValue><ssdm name="trunc_ln708_1"/></StgValue>
</operation>

<operation id="283" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="24" op_0_bw="14">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:92  %sext_ln1116 = sext i14 %ret_V_5 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1116"/></StgValue>
</operation>

<operation id="284" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="24" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:93  %sext_ln1118_6 = sext i10 %ret_V_6 to i24

]]></Node>
<StgValue><ssdm name="sext_ln1118_6"/></StgValue>
</operation>

<operation id="285" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="24" op_0_bw="24" op_1_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:94  %r_V_12 = mul i24 %sext_ln1118_6, %sext_ln1116

]]></Node>
<StgValue><ssdm name="r_V_12"/></StgValue>
</operation>

<operation id="286" st_id="10" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:120  %call_ret_i10 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_4)

]]></Node>
<StgValue><ssdm name="call_ret_i10"/></StgValue>
</operation>

<operation id="287" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="5" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:121  %outsin_V_11 = extractvalue { i5, i5 } %call_ret_i10, 0

]]></Node>
<StgValue><ssdm name="outsin_V_11"/></StgValue>
</operation>

<operation id="288" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="10" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:148  %r_V_16 = sext i5 %outcos_V_3 to i10

]]></Node>
<StgValue><ssdm name="r_V_16"/></StgValue>
</operation>

<operation id="289" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:149  %r_V_17 = mul i10 %r_V_16, %r_V_16

]]></Node>
<StgValue><ssdm name="r_V_17"/></StgValue>
</operation>

<operation id="290" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="33" op_0_bw="25">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:150  %sext_ln1192_6 = sext i25 %r_V_15 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1192_6"/></StgValue>
</operation>

<operation id="291" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="33" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:151  %sext_ln1192_7 = sext i10 %r_V_17 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1192_7"/></StgValue>
</operation>

<operation id="292" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:152  %mul_ln1192_3 = mul i33 %sext_ln1192_7, %sext_ln1192_6

]]></Node>
<StgValue><ssdm name="mul_ln1192_3"/></StgValue>
</operation>

<operation id="293" st_id="10" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:167  %call_ret_i12 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_6)

]]></Node>
<StgValue><ssdm name="call_ret_i12"/></StgValue>
</operation>

<operation id="294" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="5" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:168  %outcos_V_4 = extractvalue { i5, i5 } %call_ret_i12, 1

]]></Node>
<StgValue><ssdm name="outcos_V_4"/></StgValue>
</operation>

<operation id="295" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="10" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:169  %r_V_18 = sext i5 %outcos_V_4 to i10

]]></Node>
<StgValue><ssdm name="r_V_18"/></StgValue>
</operation>

<operation id="296" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:170  %r_V_19 = mul i10 %r_V_18, %r_V_18

]]></Node>
<StgValue><ssdm name="r_V_19"/></StgValue>
</operation>

<operation id="297" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="12" op_0_bw="6">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:177  %sext_ln1116_6 = sext i6 %ret_V_16 to i12

]]></Node>
<StgValue><ssdm name="sext_ln1116_6"/></StgValue>
</operation>

<operation id="298" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:178  %r_V_20 = mul i12 %sext_ln1116_6, %sext_ln1116_6

]]></Node>
<StgValue><ssdm name="r_V_20"/></StgValue>
</operation>

<operation id="299" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="10" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:185  %r_V_21 = sext i5 %outsin_V_8 to i10

]]></Node>
<StgValue><ssdm name="r_V_21"/></StgValue>
</operation>

<operation id="300" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:186  %r_V_22 = mul i10 %r_V_21, %r_V_21

]]></Node>
<StgValue><ssdm name="r_V_22"/></StgValue>
</operation>

<operation id="301" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="22" op_0_bw="12">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:187  %sext_ln1116_8 = sext i12 %r_V_20 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1116_8"/></StgValue>
</operation>

<operation id="302" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="22" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:188  %sext_ln1118_11 = sext i10 %r_V_22 to i22

]]></Node>
<StgValue><ssdm name="sext_ln1118_11"/></StgValue>
</operation>

<operation id="303" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="22" op_0_bw="22" op_1_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:189  %r_V_23 = mul i22 %sext_ln1118_11, %sext_ln1116_8

]]></Node>
<StgValue><ssdm name="r_V_23"/></StgValue>
</operation>

<operation id="304" st_id="10" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:193  %call_ret_i14 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_9)

]]></Node>
<StgValue><ssdm name="call_ret_i14"/></StgValue>
</operation>

<operation id="305" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="5" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:194  %outcos_V_5 = extractvalue { i5, i5 } %call_ret_i14, 1

]]></Node>
<StgValue><ssdm name="outcos_V_5"/></StgValue>
</operation>

<operation id="306" st_id="10" stage="1" lat="8">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="10" op_0_bw="10" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:206  %call_ret_i15 = call fastcc { i5, i5 } @"generic_sincos<9, 6>"(i9 %trunc_ln708_s)

]]></Node>
<StgValue><ssdm name="call_ret_i15"/></StgValue>
</operation>

<operation id="307" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="5" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:207  %outcos_V_6 = extractvalue { i5, i5 } %call_ret_i15, 1

]]></Node>
<StgValue><ssdm name="outcos_V_6"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="308" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="27" op_0_bw="24">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:95  %sext_ln1192 = sext i24 %r_V_12 to i27

]]></Node>
<StgValue><ssdm name="sext_ln1192"/></StgValue>
</operation>

<operation id="309" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="27" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:98  %sext_ln1192_1 = sext i5 %outsin_V_4 to i27

]]></Node>
<StgValue><ssdm name="sext_ln1192_1"/></StgValue>
</operation>

<operation id="310" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:99  %mul_ln1192 = mul i27 %sext_ln1192_1, %sext_ln1192

]]></Node>
<StgValue><ssdm name="mul_ln1192"/></StgValue>
</operation>

<operation id="311" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="33" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:171  %sext_ln1192_9 = sext i10 %r_V_19 to i33

]]></Node>
<StgValue><ssdm name="sext_ln1192_9"/></StgValue>
</operation>

<operation id="312" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:172  %mul_ln1192_4 = mul i33 %sext_ln1192_9, %mul_ln1192_3

]]></Node>
<StgValue><ssdm name="mul_ln1192_4"/></StgValue>
</operation>

<operation id="313" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:173  %ret_V_31 = add i33 -134217728, %mul_ln1192_4

]]></Node>
<StgValue><ssdm name="ret_V_31"/></StgValue>
</operation>

<operation id="314" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="9" op_0_bw="9" op_1_bw="33" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:174  %trunc_ln708_7 = call i9 @_ssdm_op_PartSelect.i9.i33.i32.i32(i33 %ret_V_31, i32 24, i32 32)

]]></Node>
<StgValue><ssdm name="trunc_ln708_7"/></StgValue>
</operation>

<operation id="315" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="10" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:195  %r_V_24 = sext i5 %outcos_V_5 to i10

]]></Node>
<StgValue><ssdm name="r_V_24"/></StgValue>
</operation>

<operation id="316" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:196  %r_V_25 = mul i10 %r_V_24, %r_V_24

]]></Node>
<StgValue><ssdm name="r_V_25"/></StgValue>
</operation>

<operation id="317" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="30" op_0_bw="22">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:197  %sext_ln1192_10 = sext i22 %r_V_23 to i30

]]></Node>
<StgValue><ssdm name="sext_ln1192_10"/></StgValue>
</operation>

<operation id="318" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="30" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:198  %sext_ln1192_11 = sext i10 %r_V_25 to i30

]]></Node>
<StgValue><ssdm name="sext_ln1192_11"/></StgValue>
</operation>

<operation id="319" st_id="11" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:199  %mul_ln1192_6 = mul i30 %sext_ln1192_11, %sext_ln1192_10

]]></Node>
<StgValue><ssdm name="mul_ln1192_6"/></StgValue>
</operation>

<operation id="320" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="10" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:208  %r_V_27 = sext i5 %outcos_V_6 to i10

]]></Node>
<StgValue><ssdm name="r_V_27"/></StgValue>
</operation>

<operation id="321" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:209  %r_V_28 = mul i10 %r_V_27, %r_V_27

]]></Node>
<StgValue><ssdm name="r_V_28"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="322" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="27" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:103  %sext_ln1192_2 = sext i5 %outsin_V_5 to i27

]]></Node>
<StgValue><ssdm name="sext_ln1192_2"/></StgValue>
</operation>

<operation id="323" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:104  %mul_ln1192_1 = mul i27 %sext_ln1192_2, %mul_ln1192

]]></Node>
<StgValue><ssdm name="mul_ln1192_1"/></StgValue>
</operation>

<operation id="324" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="30" op_0_bw="10">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:210  %sext_ln1192_12 = sext i10 %r_V_28 to i30

]]></Node>
<StgValue><ssdm name="sext_ln1192_12"/></StgValue>
</operation>

<operation id="325" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:211  %mul_ln1192_7 = mul i30 %sext_ln1192_12, %mul_ln1192_6

]]></Node>
<StgValue><ssdm name="mul_ln1192_7"/></StgValue>
</operation>

<operation id="326" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:212  %ret_V_35 = add i30 -16777216, %mul_ln1192_7

]]></Node>
<StgValue><ssdm name="ret_V_35"/></StgValue>
</operation>

<operation id="327" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="9" op_0_bw="9" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:213  %trunc_ln708_10 = call i9 @_ssdm_op_PartSelect.i9.i30.i32.i32(i30 %ret_V_35, i32 21, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln708_10"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="328" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:0  call void (...)* @_ssdm_op_SpecBitsMap(i9* %y_4_V), !map !262

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="329" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:1  call void (...)* @_ssdm_op_SpecBitsMap(i9* %y_3_V), !map !268

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="330" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:2  call void (...)* @_ssdm_op_SpecBitsMap(i9* %y_2_V), !map !274

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="331" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:3  call void (...)* @_ssdm_op_SpecBitsMap(i9* %y_1_V), !map !280

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="332" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:4  call void (...)* @_ssdm_op_SpecBitsMap(i9* %y_0_V), !map !286

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="333" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="144">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:5  call void (...)* @_ssdm_op_SpecBitsMap(i144* %x_V), !map !292

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="334" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:6  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @myproject_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="335" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="144" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:7  call void (...)* @_ssdm_op_SpecInterface(i144* %x_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="336" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="9" op_3_bw="9" op_4_bw="9" op_5_bw="9" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="32" op_11_bw="32" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="0" op_20_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:8  call void (...)* @_ssdm_op_SpecInterface(i9* %y_0_V, i9* %y_1_V, i9* %y_2_V, i9* %y_3_V, i9* %y_4_V, [7 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln32"/></StgValue>
</operation>

<operation id="337" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:9  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln33"/></StgValue>
</operation>

<operation id="338" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:56  call void @_ssdm_op_Write.ap_vld.i9P(i9* %y_0_V, i9 %trunc_ln708_1)

]]></Node>
<StgValue><ssdm name="write_ln50"/></StgValue>
</operation>

<operation id="339" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="27" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:106  %sext_ln1192_3 = sext i5 %outcos_V_2 to i27

]]></Node>
<StgValue><ssdm name="sext_ln1192_3"/></StgValue>
</operation>

<operation id="340" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:107  %mul_ln1192_2 = mul i27 %sext_ln1192_3, %mul_ln1192_1

]]></Node>
<StgValue><ssdm name="mul_ln1192_2"/></StgValue>
</operation>

<operation id="341" st_id="13" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:108  %ret_V_25 = add i27 -1835008, %mul_ln1192_2

]]></Node>
<StgValue><ssdm name="ret_V_25"/></StgValue>
</operation>

<operation id="342" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="9" op_0_bw="9" op_1_bw="27" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:109  %trunc_ln708_3 = call i9 @_ssdm_op_PartSelect.i9.i27.i32.i32(i27 %ret_V_25, i32 18, i32 26)

]]></Node>
<StgValue><ssdm name="trunc_ln708_3"/></StgValue>
</operation>

<operation id="343" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:110  call void @_ssdm_op_Write.ap_vld.i9P(i9* %y_1_V, i9 %trunc_ln708_3)

]]></Node>
<StgValue><ssdm name="write_ln51"/></StgValue>
</operation>

<operation id="344" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="9" op_0_bw="5">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:122  %sext_ln708 = sext i5 %outsin_V_11 to i9

]]></Node>
<StgValue><ssdm name="sext_ln708"/></StgValue>
</operation>

<operation id="345" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:123  call void @_ssdm_op_Write.ap_vld.i9P(i9* %y_2_V, i9 %sext_ln708)

]]></Node>
<StgValue><ssdm name="write_ln52"/></StgValue>
</operation>

<operation id="346" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:175  call void @_ssdm_op_Write.ap_vld.i9P(i9* %y_3_V, i9 %trunc_ln708_7)

]]></Node>
<StgValue><ssdm name="write_ln53"/></StgValue>
</operation>

<operation id="347" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0" op_1_bw="9" op_2_bw="9">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:214  call void @_ssdm_op_Write.ap_vld.i9P(i9* %y_4_V, i9 %trunc_ln708_10)

]]></Node>
<StgValue><ssdm name="write_ln54"/></StgValue>
</operation>

<operation id="348" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi19ELi13ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi18ELi12ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:215  ret void

]]></Node>
<StgValue><ssdm name="ret_ln56"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
