{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 4, "design__inferred_latch__count": 0, "design__instance__count": 2392, "design__instance__area": 69603.2, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 1, "power__internal__total": 0.12569382786750793, "power__switching__total": 0.08867849409580231, "power__leakage__total": 7.591938810946885e-07, "power__total": 0.21437308192253113, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.5392865195939381, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.5392865195939381, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.622653168870811, "timing__setup__ws__corner:nom_tt_025C_5v00": 2.6022313929113814, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.622653, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 2.602232, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 2, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 2, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.7666308915790581, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.7666308915790581, "timing__hold__ws__corner:nom_ss_125C_4v50": 0.5185170217733615, "timing__setup__ws__corner:nom_ss_125C_4v50": -3.7801514099999345, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -296.6634240011795, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -3.7801514099999345, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.374733, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 147, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -3.780151, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 147, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.43767038454462925, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.43767038454462925, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.28968672725005856, "timing__setup__ws__corner:nom_ff_n40C_5v50": 4.733483960996088, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.289687, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 5.585468, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 4, "design__max_fanout_violation__count": 0, "design__max_cap_violation__count": 3, "clock__skew__worst_hold": -0.4340617710344803, "clock__skew__worst_setup": 0.4340617710344803, "timing__hold__ws": 0.2857644202154299, "timing__setup__ws": -4.034541703808253, "timing__hold__tns": 0, "timing__setup__tns": -329.76564989848674, "timing__hold__wns": 0, "timing__setup__wns": -4.034541703808253, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.285764, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 440, "timing__setup_r2r__ws": -4.034542, "timing__setup_r2r_vio__count": 440, "design__die__bbox": "0.0 0.0 337.815 355.735", "design__core__bbox": "6.72 15.68 330.96 337.12", "design__io": 106, "design__die__area": 120173, "design__core__area": 104224, "design__instance__count__stdcell": 3228, "design__instance__area__stdcell": 73273.6, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.703041, "design__instance__utilization__stdcell": 0.703041, "design__rows": 82, "design__rows:GF018hv5v_mcu_sc7": 82, "design__sites": 47478, "design__sites:GF018hv5v_mcu_sc7": 47478, "design__instance__count__class:buffer": 202, "design__instance__area__class:buffer": 4197.22, "design__instance__count__class:inverter": 139, "design__instance__area__class:inverter": 1466.39, "design__instance__count__class:sequential_cell": 280, "design__instance__area__class:sequential_cell": 18180.6, "design__instance__count__class:multi_input_combinational_cell": 1413, "design__instance__area__class:multi_input_combinational_cell": 33841.2, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 104, "design__io__hpwl": 19895634, "design__instance__count__class:timing_repair_buffer": 233, "design__instance__area__class:timing_repair_buffer": 6183.88, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 99747.6, "design__violations": 0, "design__instance__count__class:clock_buffer": 91, "design__instance__area__class:clock_buffer": 5101.64, "design__instance__count__class:clock_inverter": 34, "design__instance__area__class:clock_inverter": 632.218, "design__instance__count__setup_buffer": 93, "design__instance__count__hold_buffer": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "antenna_diodes_count": 0, "route__net": 2399, "route__net__special": 2, "route__drc_errors__iter:0": 705, "route__wirelength__iter:0": 109804, "route__drc_errors__iter:1": 226, "route__wirelength__iter:1": 108441, "route__drc_errors__iter:2": 220, "route__wirelength__iter:2": 108336, "route__drc_errors__iter:3": 0, "route__wirelength__iter:3": 108134, "route__drc_errors": 0, "route__wirelength": 108134, "route__vias": 16295, "route__vias__singlecut": 16295, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 654.88, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 54, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 54, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 54, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 0, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.5339778770292518, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.5339778770292518, "timing__hold__ws__corner:min_tt_025C_5v00": 0.6157159401052424, "timing__setup__ws__corner:min_tt_025C_5v00": 2.714773371832908, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.615716, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 2.714773, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 54, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 0, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.7574028285596888, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.7574028285596888, "timing__hold__ws__corner:min_ss_125C_4v50": 0.538582527154113, "timing__setup__ws__corner:min_ss_125C_4v50": -3.578552666594798, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -270.0423996405542, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -3.578552666594798, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.362571, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 146, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -3.578553, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 146, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 54, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.4340617710344803, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.4340617710344803, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.2857644202154299, "timing__setup__ws__corner:min_ff_n40C_5v50": 4.840483262332719, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.285764, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 5.660356, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 54, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 0, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 2, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.5456710793222177, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.5456710793222177, "timing__hold__ws__corner:max_tt_025C_5v00": 0.6302184508191725, "timing__setup__ws__corner:max_tt_025C_5v00": 2.461430240411031, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.630218, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 2.46143, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 54, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 4, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 0, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 3, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.7777519959312545, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.7777519959312545, "timing__hold__ws__corner:max_ss_125C_4v50": 0.49669714191948017, "timing__setup__ws__corner:max_ss_125C_4v50": -4.034541703808253, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": -329.76564989848674, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": -4.034541703808253, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.389088, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 147, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -4.034542, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 147, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 54, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.4419026103453471, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.4419026103453471, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.29132908021683546, "timing__setup__ws__corner:max_ff_n40C_5v50": 4.606257283757137, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.291329, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 5.483003, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 54, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 54, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_ff_n40C_5v50": 4.99606, "design_powergrid__drop__average__net:VDD__corner:nom_ff_n40C_5v50": 4.99824, "design_powergrid__drop__worst__net:VDD__corner:nom_ff_n40C_5v50": 0.00393621, "design_powergrid__voltage__worst__net:VSS__corner:nom_ff_n40C_5v50": 0.0144971, "design_powergrid__drop__average__net:VSS__corner:nom_ff_n40C_5v50": 0.00302555, "design_powergrid__drop__worst__net:VSS__corner:nom_ff_n40C_5v50": 0.0144971, "design_powergrid__voltage__worst": 0.0144971, "design_powergrid__voltage__worst__net:VDD": 4.99606, "design_powergrid__drop__worst": 0.0144971, "design_powergrid__drop__worst__net:VDD": 0.00393621, "design_powergrid__voltage__worst__net:VSS": 0.0144971, "design_powergrid__drop__worst__net:VSS": 0.0144971, "ir__voltage__worst": 5, "ir__drop__avg": 0.00176, "ir__drop__worst": 0.00394, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}