git clone --depth 1 --no-tags https://github.com/primitives-2011/SPI_FLASH_CONTROLLER.git f:/verilog_sva_gh_scraper/data/full_repos/468686144
git clone --depth 1 --no-tags https://github.com/omartarek206/Digital-Verification.git f:/verilog_sva_gh_scraper/data/full_repos/487785407
git clone --depth 1 --no-tags https://github.com/kostas2370/svquestions.git f:/verilog_sva_gh_scraper/data/full_repos/491185836
git clone --depth 1 --no-tags https://github.com/WajahatRiaz/Serial-Peripheral-Interface.git f:/verilog_sva_gh_scraper/data/full_repos/482488313
git clone --depth 1 --no-tags https://github.com/Shwetapatil05/uvm_framework.git f:/verilog_sva_gh_scraper/data/full_repos/488173617
git clone --depth 1 --no-tags https://github.com/JoseDavidSS/TDD.Single-Cycle_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/487021422
git clone --depth 1 --no-tags https://github.com/ameliaaltare/DES_SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/467341711
git clone --depth 1 --no-tags https://github.com/SMAC-Zhang/Computer_Arch.git f:/verilog_sva_gh_scraper/data/full_repos/471645417
git clone --depth 1 --no-tags https://github.com/joshual777/Computers_Arquictecture_Project_2.git f:/verilog_sva_gh_scraper/data/full_repos/485158107
git clone --depth 1 --no-tags https://github.com/ce-box/CE4302-vector-processor.git f:/verilog_sva_gh_scraper/data/full_repos/483897471
git clone --depth 1 --no-tags https://github.com/markos-stefanidis/riscv-rv32im-core.git f:/verilog_sva_gh_scraper/data/full_repos/490371331
git clone --depth 1 --no-tags https://github.com/SnowWong/uart_vip.git f:/verilog_sva_gh_scraper/data/full_repos/479453982
git clone --depth 1 --no-tags https://github.com/anttisalonen/veril.git f:/verilog_sva_gh_scraper/data/full_repos/476258681
git clone --depth 1 --no-tags https://github.com/shlomizvi09/project-A.git f:/verilog_sva_gh_scraper/data/full_repos/481945959
git clone --depth 1 --no-tags https://github.com/cw1997/ethernet-switch.git f:/verilog_sva_gh_scraper/data/full_repos/489697146
git clone --depth 1 --no-tags https://github.com/DanielMSousa/Circuitos-logicos.git f:/verilog_sva_gh_scraper/data/full_repos/476000757
git clone --depth 1 --no-tags https://github.com/leemango1998/cv32e40x-sim.git f:/verilog_sva_gh_scraper/data/full_repos/489322987
git clone --depth 1 --no-tags https://github.com/HadiaKiran/AHB_Lite_SV_VIP.git f:/verilog_sva_gh_scraper/data/full_repos/466858055
git clone --depth 1 --no-tags https://github.com/groyvstreet/ABC.git f:/verilog_sva_gh_scraper/data/full_repos/467078279
git clone --depth 1 --no-tags https://github.com/dalibor-drgon/ultrasound-tof.git f:/verilog_sva_gh_scraper/data/full_repos/468405499
git clone --depth 1 --no-tags https://github.com/armanramiz/QuadCopter-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/470442401
git clone --depth 1 --no-tags https://github.com/JoseDavidSS/TDD.CoffeeMachine-Prototype.git f:/verilog_sva_gh_scraper/data/full_repos/488844285
git clone --depth 1 --no-tags https://github.com/OutOfTheVoid/fpga_tesla_coil.git f:/verilog_sva_gh_scraper/data/full_repos/472928542
git clone --depth 1 --no-tags https://github.com/kashifminhas/AMBA-3-AHB-Lite.git f:/verilog_sva_gh_scraper/data/full_repos/466731103
git clone --depth 1 --no-tags https://github.com/KinzaQamar/SV-OOP-Examples.git f:/verilog_sva_gh_scraper/data/full_repos/470896220
git clone --depth 1 --no-tags https://github.com/EricJohanssoon/statistical_machine_translation.git f:/verilog_sva_gh_scraper/data/full_repos/486585255
git clone --depth 1 --no-tags https://github.com/YulunWu1102/ECE385_finalProject.git f:/verilog_sva_gh_scraper/data/full_repos/481650147
git clone --depth 1 --no-tags https://github.com/SnowWong/jtag_vip.git f:/verilog_sva_gh_scraper/data/full_repos/480198550
git clone --depth 1 --no-tags https://github.com/SnowWong/spi_vip.git f:/verilog_sva_gh_scraper/data/full_repos/479452322
git clone --depth 1 --no-tags https://github.com/ZaferAttal/pulp_soc.git f:/verilog_sva_gh_scraper/data/full_repos/482835881
git clone --depth 1 --no-tags https://github.com/danther98/Single_Cycle_Arm_Proc.git f:/verilog_sva_gh_scraper/data/full_repos/469228115
git clone --depth 1 --no-tags https://github.com/davidbiancolin/xrt-hwemu-firesim-tlm-bug.git f:/verilog_sva_gh_scraper/data/full_repos/467271952
git clone --depth 1 --no-tags https://github.com/karenaciole/loac.git f:/verilog_sva_gh_scraper/data/full_repos/470686715
git clone --depth 1 --no-tags https://github.com/abhay-30/Digital-Logic-and-Design-CS203.git f:/verilog_sva_gh_scraper/data/full_repos/487222132
git clone --depth 1 --no-tags https://github.com/ameenabudiak/Median-Filter-Pipelined-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/487283027
git clone --depth 1 --no-tags https://github.com/tsanyi0119/Hw04.git f:/verilog_sva_gh_scraper/data/full_repos/487608522
git clone --depth 1 --no-tags https://github.com/AlExx1022/BCD-up-counter-with-postive-asynchronous-reset.git f:/verilog_sva_gh_scraper/data/full_repos/487558966
git clone --depth 1 --no-tags https://github.com/vukasinn-vtool/LAB.git f:/verilog_sva_gh_scraper/data/full_repos/470207281
git clone --depth 1 --no-tags https://github.com/MuntasirBabul/AXI.git f:/verilog_sva_gh_scraper/data/full_repos/471450104
git clone --depth 1 --no-tags https://github.com/wei1105/-HW1.git f:/verilog_sva_gh_scraper/data/full_repos/474833822
git clone --depth 1 --no-tags https://github.com/tsanyi0119/Hw01.git f:/verilog_sva_gh_scraper/data/full_repos/474389840
git clone --depth 1 --no-tags https://github.com/gabomora2200/systemVerilogPractice.git f:/verilog_sva_gh_scraper/data/full_repos/474458419
git clone --depth 1 --no-tags https://github.com/ElectronicsTinkerer/zmips-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/477957967
git clone --depth 1 --no-tags https://github.com/tdpham95127/sv_rnm.git f:/verilog_sva_gh_scraper/data/full_repos/484529910
git clone --depth 1 --no-tags https://github.com/Radiophantom/gpio_controller.git f:/verilog_sva_gh_scraper/data/full_repos/489387671
git clone --depth 1 --no-tags https://github.com/Jogden330/Architecture_Design.git f:/verilog_sva_gh_scraper/data/full_repos/489756935
git clone --depth 1 --no-tags https://github.com/feipenghhq/FPGA-VGA.git f:/verilog_sva_gh_scraper/data/full_repos/486441567
git clone --depth 1 --no-tags https://github.com/antoinemadec/uvm_training.git f:/verilog_sva_gh_scraper/data/full_repos/475806393
git clone --depth 1 --no-tags https://github.com/Sarah-56/Digital-Verification.git f:/verilog_sva_gh_scraper/data/full_repos/480991549
git clone --depth 1 --no-tags https://github.com/EricShelbogashev/lab_cpu.git f:/verilog_sva_gh_scraper/data/full_repos/490687914
git clone --depth 1 --no-tags https://github.com/Andrew-LTC/ECE4305FinalProjectAndrewCardenas.git f:/verilog_sva_gh_scraper/data/full_repos/490851902
git clone --depth 1 --no-tags https://github.com/mcdes/alephium.git f:/verilog_sva_gh_scraper/data/full_repos/489319080
git clone --depth 1 --no-tags https://github.com/don-come/mips.git f:/verilog_sva_gh_scraper/data/full_repos/472017532
git clone --depth 1 --no-tags https://github.com/rebecamedeiros/ceci_projeto01.git f:/verilog_sva_gh_scraper/data/full_repos/475600594
git clone --depth 1 --no-tags https://github.com/yizhoushen/ARC4_Cracking.git f:/verilog_sva_gh_scraper/data/full_repos/478414796
git clone --depth 1 --no-tags https://github.com/LKinahan/simon.git f:/verilog_sva_gh_scraper/data/full_repos/478646491
git clone --depth 1 --no-tags https://github.com/supreetgulavani/bid_controller_ece593.git f:/verilog_sva_gh_scraper/data/full_repos/478848629
git clone --depth 1 --no-tags https://github.com/31shal/UART-receiver.git f:/verilog_sva_gh_scraper/data/full_repos/479649094
git clone --depth 1 --no-tags https://github.com/henriqueeraraujo/Projeto_concepcao_estruturada_T01de_circuitos_integrados.git f:/verilog_sva_gh_scraper/data/full_repos/482859823
git clone --depth 1 --no-tags https://github.com/engyK/VLSI.git f:/verilog_sva_gh_scraper/data/full_repos/481931196
git clone --depth 1 --no-tags https://github.com/cse140l-sp22/lab2-starter.git f:/verilog_sva_gh_scraper/data/full_repos/482725529
git clone --depth 1 --no-tags https://github.com/Lida89/bcd_encoder.git f:/verilog_sva_gh_scraper/data/full_repos/473662608
git clone --depth 1 --no-tags https://github.com/tmddud20/MIPS_multi_cycle_with_bne.git f:/verilog_sva_gh_scraper/data/full_repos/486933784
git clone --depth 1 --no-tags https://github.com/sage-lyon/HC-Lab4.git f:/verilog_sva_gh_scraper/data/full_repos/487417100
git clone --depth 1 --no-tags https://github.com/kitune-san/KF8088.git f:/verilog_sva_gh_scraper/data/full_repos/475902357
git clone --depth 1 --no-tags https://github.com/charlotte-mu/ICC2020_grad.git f:/verilog_sva_gh_scraper/data/full_repos/476234043
git clone --depth 1 --no-tags https://github.com/Wauro21/ipd432_tarea_4.git f:/verilog_sva_gh_scraper/data/full_repos/476090927
git clone --depth 1 --no-tags https://github.com/alexxpercy/ELEC341-C1-Coursework.git f:/verilog_sva_gh_scraper/data/full_repos/475451277
git clone --depth 1 --no-tags https://github.com/Emerald52/HW1.git f:/verilog_sva_gh_scraper/data/full_repos/474673546
git clone --depth 1 --no-tags https://github.com/beeflobill/sv-vector.git f:/verilog_sva_gh_scraper/data/full_repos/476783613
git clone --depth 1 --no-tags https://github.com/qiuyi089/ECE351.git f:/verilog_sva_gh_scraper/data/full_repos/481463844
git clone --depth 1 --no-tags https://github.com/tyleryouk/nbitaludesign.git f:/verilog_sva_gh_scraper/data/full_repos/488054279
git clone --depth 1 --no-tags https://github.com/akshitasahuji/Virtex-HDL.git f:/verilog_sva_gh_scraper/data/full_repos/488519828
git clone --depth 1 --no-tags https://github.com/CristinelRus/TSCLab.git f:/verilog_sva_gh_scraper/data/full_repos/467000786
git clone --depth 1 --no-tags https://github.com/RoxanaGhiuzan/TSC.git f:/verilog_sva_gh_scraper/data/full_repos/467001305
git clone --depth 1 --no-tags https://github.com/roxanadimanescu/Laborator-TSC.git f:/verilog_sva_gh_scraper/data/full_repos/467054939
git clone --depth 1 --no-tags https://github.com/manofbeauty/uvm.git f:/verilog_sva_gh_scraper/data/full_repos/467937242
git clone --depth 1 --no-tags https://github.com/UncleZhang13/LuKe_Learning.git f:/verilog_sva_gh_scraper/data/full_repos/468977930
git clone --depth 1 --no-tags https://github.com/DorianXGH/kmeans.git f:/verilog_sva_gh_scraper/data/full_repos/468404684
git clone --depth 1 --no-tags https://github.com/x11to/pulp_soc.git f:/verilog_sva_gh_scraper/data/full_repos/475277231
git clone --depth 1 --no-tags https://github.com/KinzaQamar/pwm-verification-IP.git f:/verilog_sva_gh_scraper/data/full_repos/483311983
git clone --depth 1 --no-tags https://github.com/SammyPark894/ECE532_Forward_Propagation_NN.git f:/verilog_sva_gh_scraper/data/full_repos/481583242
git clone --depth 1 --no-tags https://github.com/CozetteDyer/HSCA_fpadd.git f:/verilog_sva_gh_scraper/data/full_repos/490360801
git clone --depth 1 --no-tags https://github.com/AmrAhmed11/simple-verilog-game.git f:/verilog_sva_gh_scraper/data/full_repos/487712227
git clone --depth 1 --no-tags https://github.com/nivethasaravanan1995/axi_connectors.git f:/verilog_sva_gh_scraper/data/full_repos/483937085
git clone --depth 1 --no-tags https://github.com/jhpohovey/PacMan-as-FPGA-SOC.git f:/verilog_sva_gh_scraper/data/full_repos/484114398
git clone --depth 1 --no-tags https://github.com/mhung230/HP-SRAM-Based-TCAM.git f:/verilog_sva_gh_scraper/data/full_repos/489321154
git clone --depth 1 --no-tags https://github.com/Jogden330/RISC-V_Phone.git f:/verilog_sva_gh_scraper/data/full_repos/489757683
git clone --depth 1 --no-tags https://github.com/zjoann/VLSI-project.git f:/verilog_sva_gh_scraper/data/full_repos/487023693
git clone --depth 1 --no-tags https://github.com/jeannellebalilo/basic-processor-Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/487122735
git clone --depth 1 --no-tags https://github.com/jas-priatna/verilog_project.git f:/verilog_sva_gh_scraper/data/full_repos/470358497
git clone --depth 1 --no-tags https://github.com/xuan37/school.git f:/verilog_sva_gh_scraper/data/full_repos/473652314
git clone --depth 1 --no-tags https://github.com/doronshamgar/sv.git f:/verilog_sva_gh_scraper/data/full_repos/473755765
git clone --depth 1 --no-tags https://github.com/juliocrodri/risc-processor.git f:/verilog_sva_gh_scraper/data/full_repos/473715202
git clone --depth 1 --no-tags https://github.com/YanYuTu/2022_YHL.git f:/verilog_sva_gh_scraper/data/full_repos/473715871
git clone --depth 1 --no-tags https://github.com/yunchiaaa/Homework1.git f:/verilog_sva_gh_scraper/data/full_repos/474835769
git clone --depth 1 --no-tags https://github.com/HandsomeKid666/Hierarchical-Design-of-3-8-decoder.git f:/verilog_sva_gh_scraper/data/full_repos/474660004
git clone --depth 1 --no-tags https://github.com/SHestres/551_Project.git f:/verilog_sva_gh_scraper/data/full_repos/477797666
git clone --depth 1 --no-tags https://github.com/chuntiandemaiya/typical-digital-hardware-design.git f:/verilog_sva_gh_scraper/data/full_repos/470481029
git clone --depth 1 --no-tags https://github.com/visionvlsi/sv.git f:/verilog_sva_gh_scraper/data/full_repos/470815196
