/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [14:0] celloutsig_0_0z;
  wire [31:0] celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [6:0] celloutsig_0_13z;
  wire [3:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire [11:0] celloutsig_0_1z;
  wire celloutsig_0_23z;
  wire [6:0] celloutsig_0_2z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [7:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [6:0] celloutsig_0_8z;
  wire [5:0] celloutsig_0_9z;
  reg [10:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire [24:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_37z = celloutsig_0_15z[0] ? celloutsig_0_23z : celloutsig_0_11z[0];
  assign celloutsig_0_16z = celloutsig_0_3z ? celloutsig_0_13z[1] : celloutsig_0_6z;
  assign celloutsig_1_3z = ~(celloutsig_1_2z & in_data[127]);
  assign celloutsig_0_3z = ~(celloutsig_0_2z[6] | celloutsig_0_1z[8]);
  assign celloutsig_1_2z = ~(celloutsig_1_0z[6] | 1'h0);
  assign celloutsig_1_7z = ~(celloutsig_1_2z | celloutsig_1_5z);
  assign celloutsig_1_15z = ~(celloutsig_1_10z | celloutsig_1_5z);
  assign celloutsig_0_23z = ~(celloutsig_0_16z | celloutsig_0_18z);
  assign celloutsig_0_4z = in_data[35] | in_data[32];
  assign celloutsig_1_11z = ~(celloutsig_1_8z ^ celloutsig_1_9z);
  assign celloutsig_1_19z = ~(celloutsig_1_2z ^ celloutsig_1_5z);
  assign celloutsig_1_18z = in_data[174:150] / { 1'h1, in_data[149:148], in_data[111], celloutsig_1_11z, celloutsig_1_6z, 1'h0, celloutsig_1_5z, celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_12z, celloutsig_1_0z, celloutsig_1_13z, celloutsig_1_15z, celloutsig_1_9z };
  assign celloutsig_1_13z = { celloutsig_1_0z[9:5], 1'h0, celloutsig_1_3z } == { celloutsig_1_3z, celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_11z, celloutsig_1_11z, celloutsig_1_12z, celloutsig_1_5z };
  assign celloutsig_0_6z = { celloutsig_0_2z[5:4], celloutsig_0_3z } == in_data[34:32];
  assign celloutsig_1_5z = { in_data[187:177], in_data[111] } > { in_data[124:114], in_data[111] };
  assign celloutsig_1_10z = { in_data[169:165], celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_7z } > { celloutsig_1_0z[8:4], celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_2z };
  assign celloutsig_1_12z = { 1'h0, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_8z } > { celloutsig_1_6z, celloutsig_1_3z, celloutsig_1_11z, celloutsig_1_3z };
  assign celloutsig_0_12z = celloutsig_0_10z[22:13] > { celloutsig_0_10z[19:13], celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_7z };
  assign celloutsig_0_9z = celloutsig_0_8z[6:1] % { 1'h1, celloutsig_0_2z[5:3], celloutsig_0_4z, celloutsig_0_7z };
  assign celloutsig_0_10z = { in_data[75:51], celloutsig_0_8z } % { 1'h1, celloutsig_0_1z[10:0], celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_9z };
  assign celloutsig_0_8z = { celloutsig_0_1z[3:0], celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_6z } * { celloutsig_0_0z[6:2], celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_13z = { celloutsig_0_5z[7], celloutsig_0_9z } * celloutsig_0_8z;
  assign celloutsig_0_15z = celloutsig_0_1z[11:8] * { celloutsig_0_1z[11:9], celloutsig_0_12z };
  assign celloutsig_0_2z = celloutsig_0_0z[9:3] * celloutsig_0_0z[7:1];
  assign celloutsig_0_5z = - { celloutsig_0_0z[12:7], celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_1_6z = & { celloutsig_1_5z, celloutsig_1_3z };
  assign celloutsig_1_8z = & { celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_3z, in_data[111] };
  assign celloutsig_0_18z = & { celloutsig_0_16z, celloutsig_0_13z[6:1] };
  assign celloutsig_0_38z = | celloutsig_0_11z[4:0];
  assign celloutsig_1_9z = | { celloutsig_1_0z[6:0], in_data[111] };
  assign celloutsig_0_11z = celloutsig_0_8z[6:1] ^ { celloutsig_0_1z[2:0], celloutsig_0_6z, celloutsig_0_7z, celloutsig_0_6z };
  assign celloutsig_0_1z = in_data[93:82] ^ in_data[52:41];
  assign celloutsig_0_7z = ~((celloutsig_0_5z[5] & celloutsig_0_6z) | celloutsig_0_5z[2]);
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_0z = 15'h0000;
    else if (clkin_data[0]) celloutsig_0_0z = in_data[17:3];
  always_latch
    if (!clkin_data[96]) celloutsig_1_0z = 11'h000;
    else if (!clkin_data[32]) celloutsig_1_0z = in_data[114:104];
  assign { out_data[152:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_37z, celloutsig_0_38z };
endmodule
