/* Copyright (c) 2011, Code Aurora Forum. All rights reserved.
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 and
 * only version 2 as published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 */

#include "qs_mt9p017.h"

struct qs_mt9p017_i2c_reg_conf qs_mt9p017_pll_settings[] = {
	{0x301A, 0x0018},/*reset_register*/
	{0x3064, 0x7800},/*smia_test_2lane_mipi*/
	{0x31AE, 0x0202},/*dual_lane_MIPI_interface*/
	{0x0300, 0x0005},/*vt_pix_clk_div*/
	{0x0302, 0x0001},/*vt_sys_clk_div*/
	{0x0304, 0x0002},/*pre_pll_clk_div*/
	{0x0306, 0x002C},/*pll_multipler*/
	{0x0308, 0x000A},/*op_pix_clk_div*/
	{0x030A, 0x0001} /*op_sys_clk_div*/
};

struct qs_mt9p017_i2c_reg_conf qs_mt9p017_3d_pll_settings[] = {
	{0x301A, 0x0018},/*reset_register*/
	{0x3064, 0x7800},/*smia_test_2lane_mipi*/
	{0x31AE, 0x0202},/*dual_lane_MIPI_interface*/
	{0x0300, 0x0005},/*vt_pix_clk_div*/
	{0x0302, 0x0001},/*vt_sys_clk_div*/
	{0x0304, 0x0002},/*pre_pll_clk_div*/
	{0x0306, 0x0018},/*pll_multipler*/
	{0x0308, 0x000A},/*op_pix_clk_div*/
	{0x030A, 0x0001},/*op_sys_clk_div*/
};

struct qs_mt9p017_i2c_reg_conf qs_mt9p017_recommend_settings[] = {
	{0x316A, 0x8200},
	{0x3ED2, 0xD965},
	{0x3ED8, 0x7F1B},
	{0x3EDA, 0xAF11},
	{0x3EDE, 0xCA00},
	{0x3EE2, 0x0068},
	{0x3EF2, 0xD965},
	{0x3EF8, 0x797F},
	{0x3EFC, 0xAFEF},
	{0x3EFE, 0x1308},
	{0x31E0, 0x1F01},
	{0x3e00, 0x0429},/*[REV3_pixel_timing]*/
	{0x3e02, 0xFFFF},
	{0x3e04, 0xFFFF},
	{0x3e06, 0xFFFF},
	{0x3e08, 0x8080},
	{0x3e0a, 0x7180},
	{0x3e0c, 0x7200},
	{0x3e0e, 0x4353},
	{0x3e10, 0x1300},
	{0x3e12, 0x8710},
	{0x3e14, 0x6085},
	{0x3e16, 0x40A2},
	{0x3e18, 0x0018},
	{0x3e1a, 0x9057},
	{0x3e1c, 0xA049},
	{0x3e1e, 0xA649},
	{0x3e20, 0x8846},
	{0x3e22, 0x8142},
	{0x3e24, 0x0082},
	{0x3e26, 0x8B49},
	{0x3e28, 0x9C49},
	{0x3e2a, 0x8E47},
	{0x3e2c, 0x884D},
	{0x3e2e, 0x8010},
	{0x3e30, 0x0C04},
	{0x3e32, 0x0691},
	{0x3e34, 0x100C},
	{0x3e36, 0x8C4D},
	{0x3e38, 0xB94A},
	{0x3e3a, 0x4283},
	{0x3e3c, 0x4181},
	{0x3e3e, 0x4BB2},
	{0x3e40, 0x4B80},
	{0x3e42, 0x5680},
	{0x3e44, 0x001C},
	{0x3e46, 0x8110},
	{0x3e48, 0xE080},
	{0x3e4a, 0x1300},
	{0x3e4c, 0x1C00},
	{0x3e4e, 0x827C},
	{0x3e50, 0x0970},
	{0x3e52, 0x8082},
	{0x3e54, 0x7281},
	{0x3e56, 0x4C40},
	{0x3e58, 0x8E4D},
	{0x3e5a, 0x8110},
	{0x3e5c, 0x0CAF},
	{0x3e5e, 0x4D80},
	{0x3e60, 0x100C},
	{0x3e62, 0x8440},
	{0x3e64, 0x4C81},
	{0x3e66, 0x7C53},
	{0x3e68, 0x7000},
	{0x3e6a, 0x0000},
	{0x3e6c, 0x0000},
	{0x3e6e, 0x0000},
	{0x3e70, 0x0000},
	{0x3e72, 0x0000},
	{0x3e74, 0x0000},
	{0x3e76, 0x0000},
	{0x3e78, 0x7000},
	{0x3e7a, 0x0000},
	{0x3e7c, 0x0000},
	{0x3e7e, 0x0000},
	{0x3e80, 0x0000},
	{0x3e82, 0x0000},
	{0x3e84, 0x0000},
	{0x3e86, 0x0000},
	{0x3e88, 0x0000},
	{0x3e8a, 0x0000},
	{0x3e8c, 0x0000},
	{0x3e8e, 0x0000},
	{0x3e90, 0x0000},
	{0x3e92, 0x0000},
	{0x3e94, 0x0000},
	{0x3e96, 0x0000},
	{0x3e98, 0x0000},
	{0x3e9a, 0x0000},
	{0x3e9c, 0x0000},
	{0x3e9e, 0x0000},
	{0x3ea0, 0x0000},
	{0x3ea2, 0x0000},
	{0x3ea4, 0x0000},
	{0x3ea6, 0x0000},
	{0x3ea8, 0x0000},
	{0x3eaa, 0x0000},
	{0x3eac, 0x0000},
	{0x3eae, 0x0000},
	{0x3eb0, 0x0000},
	{0x3eb2, 0x0000},
	{0x3eb4, 0x0000},
	{0x3eb6, 0x0000},
	{0x3eb8, 0x0000},
	{0x3eba, 0x0000},
	{0x3ebc, 0x0000},
	{0x3ebe, 0x0000},
	{0x3ec0, 0x0000},
	{0x3ec2, 0x0000},
	{0x3ec4, 0x0000},
	{0x3ec6, 0x0000},
	{0x3ec8, 0x0000},
	{0x3eca, 0x0000},
	{0x3ec0, 0x0000},
	{0x3ec2, 0x0000},
	{0x3ec4, 0x0000},
	{0x3ec6, 0x0000},
	{0x3ec8, 0x0000},
	{0x3eca, 0x0000}

};

struct qs_mt9p017_i2c_reg_conf qs_mt9p017_prev_settings[] = {
	{0x3004, 0x0008},/*x_addr_start*/
	{0x3008, 0x0A25},/*x_addr_end*/
	{0x3002, 0x0008},/*y_start_addr*/
	{0x3006, 0x079D},/*y_addr_end*/
	{0x3040, 0x04C3},/*read_mode*/
	{0x034C, 0x0510},/*x_output_size*/
	{0x034E, 0x03CC},/*y_output_size*/
	{0x300C, 0x0D66},/*line_length_pck*/
	{0x300A, 0x0415},/*frame_length_lines*/
	{0x3012, 0x0414},/*coarse_integration_time*/
	{0x3014, 0x0A22},/*fine_integration_time*/
	{0x3010, 0x0184} /*fine_correction*/
};

struct qs_mt9p017_i2c_reg_conf qs_mt9p017_snap_settings[] = {
	{0x3004, 0x0000},/*x_addr_start*/
	{0x3008, 0x0A2F},/*x_addr_end*/
	{0x3002, 0x0000},/*y_start_addr*/
	{0x3006, 0x07A7},/*y_addr_end*/
	{0x3040, 0x0041},/*read_mode*/
	{0x034C, 0x0A30},/*x_output_size*/
	{0x034E, 0x07A8},/*y_output_size*/
	{0x300C, 0x0E7E},/*line_length_pck*/
	{0x300A, 0x07F5},/*frame_length_lines*/
	{0x3012, 0x07F4},/*coarse_integration_time*/
	{0x3014, 0x0C9C},/*fine_integration_time*/
	{0x3010, 0x00A0},/*fine_correction*/
};

struct qs_mt9p017_i2c_reg_conf qs_mt9p017_3d_prev_settings[] = {
	{0x3004, 0x0008},/*x_addr_start*/
	{0x3008, 0x0785},/*x_addr_end*/
	{0x3002, 0x0008},/*y_start_addr*/
	{0x3006, 0x043F},/*y_addr_end*/
	{0x3040, 0x00C1},/*read_mode*/
	{0x034C, 0x03C0},/*x_output_size*/
	{0x034E, 0x0438},/*y_output_size*/
	{0x300C, 0x0BCE},/*line_length_pck*/
	{0x300A, 0x04A6},/*frame_length_lines*/
	{0x3012, 0x04A5},/*coarse_integration_time*/
	{0x3014, 0x062C},/*fine_integration_time*/
	{0x3010, 0x00A0} /*fine_correction*/
};

struct qs_mt9p017_i2c_reg_conf qs_mt9p017_3d_snap_settings[] = {
	{0x3004, 0x0008},/*x_addr_start*/
	{0x3008, 0x0787},/*x_addr_end*/
	{0x3002, 0x0008},/*y_start_addr*/
	{0x3006, 0x043F},/*y_addr_end*/
	{0x3040, 0x0041},/*read_mode*/
	{0x034C, 0x0780},/*x_output_size*/
	{0x034E, 0x0438},/*y_output_size*/
	{0x300C, 0x0BCE},/*line_length_pck*/
	{0x300A, 0x04A6},/*frame_length_lines*/
	{0x3012, 0x04A5},/*coarse_integration_time*/
	{0x3014, 0x09EC},/*fine_integration_time*/
	{0x3010, 0x00A0} /*fine_correction*/
};

struct qs_mt9p017_i2c_reg_conf qs_mt9p017_lens_settings[] = {
	{0x3600, 0x0650},
	{0x3602, 0x564D},
	{0x3604, 0x6730},
	{0x3606, 0x49CC},
	{0x3608, 0xC790},
	{0x360A, 0x0350},
	{0x360C, 0xF7ED},
	{0x360E, 0x5970},
	{0x3610, 0x378F},
	{0x3612, 0xDCD0},
	{0x3614, 0x0290},
	{0x3616, 0x4C2D},
	{0x3618, 0x35AF},
	{0x361A, 0xA5ED},
	{0x361C, 0xC1CE},
	{0x361E, 0x0310},
	{0x3620, 0x83EE},
	{0x3622, 0x79B0},
	{0x3624, 0x0F2F},
	{0x3626, 0xEEF0},
	{0x3640, 0x86AD},
	{0x3642, 0xAE8D},
	{0x3644, 0x9D4E},
	{0x3646, 0x782B},
	{0x3648, 0x216F},
	{0x364A, 0xAC6C},
	{0x364C, 0x33CD},
	{0x364E, 0x922C},
	{0x3650, 0xA12D},
	{0x3652, 0x3DCB},
	{0x3654, 0x506C},
	{0x3656, 0x306D},
	{0x3658, 0x934B},
	{0x365A, 0xC5CD},
	{0x365C, 0x6568},
	{0x365E, 0x0CEC},
	{0x3660, 0xEE8D},
	{0x3662, 0x0A8E},
	{0x3664, 0x104E},
	{0x3666, 0xECCE},
	{0x3680, 0x0FF1},
	{0x3682, 0x1B8F},
	{0x3684, 0x92D3},
	{0x3686, 0x8910},
	{0x3688, 0x1FF4},
	{0x368A, 0x1BD1},
	{0x368C, 0x5A0D},
	{0x368E, 0x89B3},
	{0x3690, 0xFF10},
	{0x3692, 0x1994},
	{0x3694, 0x2DD0},
	{0x3696, 0x796C},
	{0x3698, 0xC912},
	{0x369A, 0x194F},
	{0x369C, 0x7633},
	{0x369E, 0x06B1},
	{0x36A0, 0x018E},
	{0x36A2, 0x8F13},
	{0x36A4, 0xF110},
	{0x36A6, 0x2014},
	{0x36C0, 0xA089},
	{0x36C2, 0x44AD},
	{0x36C4, 0x3C4B},
	{0x36C6, 0x658C},
	{0x36C8, 0xDF10},
	{0x36CA, 0x2D2E},
	{0x36CC, 0xAC8A},
	{0x36CE, 0xD450},
	{0x36D0, 0x742E},
	{0x36D2, 0x4E4F},
	{0x36D4, 0xE86D},
	{0x36D6, 0xE1AD},
	{0x36D8, 0x6CAF},
	{0x36DA, 0x2D8F},
	{0x36DC, 0x9B71},
	{0x36DE, 0x9C8D},
	{0x36E0, 0x55CE},
	{0x36E2, 0xC28F},
	{0x36E4, 0xED4F},
	{0x36E6, 0x23F0},
	{0x3700, 0xECF1},
	{0x3702, 0x9130},
	{0x3704, 0x31F4},
	{0x3706, 0xED2F},
	{0x3708, 0xB8B4},
	{0x370A, 0xE4D1},
	{0x370C, 0x220B},
	{0x370E, 0x2394},
	{0x3710, 0xEED1},
	{0x3712, 0xD4B3},
	{0x3714, 0x9431},
	{0x3716, 0x428E},
	{0x3718, 0x1894},
	{0x371A, 0xBCF2},
	{0x371C, 0x9C94},
	{0x371E, 0xD271},
	{0x3720, 0xE56B},
	{0x3722, 0x1E54},
	{0x3724, 0xEA10},
	{0x3726, 0x8EF4},
	{0x3782, 0x04A4},
	{0x3784, 0x03B4},
	{0x37C0, 0x0000},
	{0x37C2, 0x0000},
	{0x37C4, 0x0000},
	{0x37C6, 0x0000},
	{0x3780, 0x8000}
};

struct qs_mt9p017_i2c_conf_array qs_mt9p017_confs[] = {
	{&qs_mt9p017_prev_settings[0], ARRAY_SIZE(qs_mt9p017_prev_settings)},
	{&qs_mt9p017_snap_settings[0], ARRAY_SIZE(qs_mt9p017_snap_settings)},
	{&qs_mt9p017_3d_prev_settings[0],
		ARRAY_SIZE(qs_mt9p017_3d_prev_settings)},
	{&qs_mt9p017_3d_snap_settings[0],
		ARRAY_SIZE(qs_mt9p017_3d_snap_settings)},
};

struct qs_mt9p017_reg qs_mt9p017_regs = {
	.rec_settings = &qs_mt9p017_recommend_settings[0],
	.rec_size = ARRAY_SIZE(qs_mt9p017_recommend_settings),
	.reg_pll = &qs_mt9p017_pll_settings[0],
	.reg_pll_size = ARRAY_SIZE(qs_mt9p017_pll_settings),
	.reg_3d_pll = &qs_mt9p017_3d_pll_settings[0],
	.reg_3d_pll_size = ARRAY_SIZE(qs_mt9p017_3d_pll_settings),
	.reg_lens = &qs_mt9p017_lens_settings[0],
	.reg_lens_size = ARRAY_SIZE(qs_mt9p017_lens_settings),
	.conf_array = &qs_mt9p017_confs[0],
};
