// Seed: 1532058611
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8#(
        .id_9 (id_10),
        .id_11(1)
    ),
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  input wire id_18;
  input wire id_17;
  output wire id_16;
  input wire id_15;
  output wire id_14;
  output wire id_13;
  inout wire id_12;
  inout wire id_11;
  input wire id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  output wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_22;
endmodule
module module_1 #(
    parameter id_4 = 32'd57
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  output wire _id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  logic [id_4 : -1] id_10;
  wire [-1  -  -  (  -1  ) : 1] id_11;
  module_0 modCall_1 (
      id_11,
      id_6,
      id_10,
      id_10,
      id_10,
      id_6,
      id_10,
      id_10,
      id_11,
      id_10,
      id_10,
      id_11,
      id_6,
      id_10,
      id_11,
      id_3,
      id_2,
      id_2
  );
  logic id_12;
  assign id_8 = id_2;
  wire id_13;
endmodule
