#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_0000028ffe31b3d0 .scope module, "sadd_tb" "sadd_tb" 2 101;
 .timescale 0 0;
P_0000028ffe36bee0 .param/l "CLK_CYCLES" 1 2 114, +C4<00000000000000000000000000000101>;
P_0000028ffe36bf18 .param/l "CLK_PERIOD" 1 2 113, +C4<00000000000000000000000001100100>;
P_0000028ffe36bf50 .param/l "RST_PULSE" 1 2 120, +C4<00000000000000000000000000011001>;
v0000028ffe316df0_0 .var "clk", 0 0;
v0000028ffe316e90_0 .var "rst_b", 0 0;
v0000028ffe316f30_0 .var "x", 0 0;
v0000028ffe3b1030_0 .var "y", 0 0;
v0000028ffe3b10d0_0 .net "z", 0 0, v0000028ffe31bad0_0;  1 drivers
S_0000028ffe31b8a0 .scope module, "inst0" "sadd" 2 105, 2 1 0, S_0000028ffe31b3d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_b";
    .port_info 2 /INPUT 1 "x";
    .port_info 3 /INPUT 1 "y";
    .port_info 4 /OUTPUT 1 "out";
P_0000028ffe3171d0 .param/l "S0_ST" 1 2 10, C4<0>;
P_0000028ffe317208 .param/l "S1_ST" 1 2 11, C4<1>;
v0000028ffe31bf40_0 .net "clk", 0 0, v0000028ffe316df0_0;  1 drivers
v0000028ffe31ba30_0 .var "next_state", 0 0;
v0000028ffe31bad0_0 .var "out", 0 0;
v0000028ffe316b70_0 .net "rst_b", 0 0, v0000028ffe316e90_0;  1 drivers
v0000028ffe316c10_0 .var "state", 0 0;
v0000028ffe316cb0_0 .net "x", 0 0, v0000028ffe316f30_0;  1 drivers
v0000028ffe316d50_0 .net "y", 0 0, v0000028ffe3b1030_0;  1 drivers
E_0000028ffe354810 .event anyedge, v0000028ffe316b70_0, v0000028ffe31ba30_0;
E_0000028ffe354b50 .event anyedge, v0000028ffe316c10_0, v0000028ffe316cb0_0, v0000028ffe316d50_0;
    .scope S_0000028ffe31b8a0;
T_0 ;
    %wait E_0000028ffe354b50;
    %load/vec4 v0000028ffe316c10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %jmp T_0.2;
T_0.0 ;
    %load/vec4 v0000028ffe316cb0_0;
    %load/vec4 v0000028ffe316d50_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.3, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028ffe31ba30_0, 0, 1;
    %jmp T_0.4;
T_0.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028ffe31ba30_0, 0, 1;
T_0.4 ;
    %jmp T_0.2;
T_0.1 ;
    %load/vec4 v0000028ffe316cb0_0;
    %inv;
    %load/vec4 v0000028ffe316d50_0;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.5, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028ffe31ba30_0, 0, 1;
    %jmp T_0.6;
T_0.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028ffe31ba30_0, 0, 1;
T_0.6 ;
    %jmp T_0.2;
T_0.2 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0000028ffe31b8a0;
T_1 ;
    %wait E_0000028ffe354b50;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028ffe31bad0_0, 0, 1;
    %load/vec4 v0000028ffe316c10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %jmp T_1.2;
T_1.0 ;
    %load/vec4 v0000028ffe316cb0_0;
    %load/vec4 v0000028ffe316d50_0;
    %xor;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.3, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028ffe31bad0_0, 0, 1;
T_1.3 ;
    %jmp T_1.2;
T_1.1 ;
    %load/vec4 v0000028ffe316cb0_0;
    %load/vec4 v0000028ffe316d50_0;
    %xnor;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.5, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028ffe31bad0_0, 0, 1;
T_1.5 ;
    %jmp T_1.2;
T_1.2 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000028ffe31b8a0;
T_2 ;
    %wait E_0000028ffe354810;
    %load/vec4 v0000028ffe316b70_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000028ffe316c10_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000028ffe31ba30_0;
    %assign/vec4 v0000028ffe316c10_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000028ffe31b3d0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028ffe316df0_0, 0, 1;
    %pushi/vec4 10, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %delay 50, 0;
    %load/vec4 v0000028ffe316df0_0;
    %inv;
    %store/vec4 v0000028ffe316df0_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %end;
    .thread T_3;
    .scope S_0000028ffe31b3d0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000028ffe316e90_0, 0, 1;
    %delay 25, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000028ffe316e90_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0000028ffe31b3d0;
T_5 ;
    %vpi_call 2 127 "$display", "clk | rst | x | y | out" {0 0 0};
    %vpi_call 2 128 "$monitor", " %b  |  %b  | %b | %b | %b", v0000028ffe316df0_0, v0000028ffe316e90_0, v0000028ffe316f30_0, v0000028ffe3b1030_0, v0000028ffe3b10d0_0 {0 0 0};
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %store/vec4 v0000028ffe3b1030_0, 0, 1;
    %store/vec4 v0000028ffe316f30_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %store/vec4 v0000028ffe3b1030_0, 0, 1;
    %store/vec4 v0000028ffe316f30_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %store/vec4 v0000028ffe3b1030_0, 0, 1;
    %store/vec4 v0000028ffe316f30_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %store/vec4 v0000028ffe3b1030_0, 0, 1;
    %store/vec4 v0000028ffe316f30_0, 0, 1;
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "sadd.v";
