

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-_modified_] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   70 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                  100 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int            2,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            2,2,2,2,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          4,4,4,4,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    8 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_volta_islip.icnt # Interconnection network config file
-inct_in_buffer_limit                   64 # in_buffer_limit
-inct_out_buffer_limit                   64 # out_buffer_limit
-inct_subnets                           2 # subnets
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   70 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:16:128:24,L:R:m:N:L,T:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:8,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:64:128:16,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:64,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-l1_latency                            28 # L1 Hit Latency
-gpgpu_cache:tlb              1:8:128:L:m # per-shader tlb config  {<nsets>:<bsize>:<assoc>:<wr>:<alloc> | none}
-tlb_latency                           20 # TLB Miss Latency
-smem_latency                          19 # smem Latency
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    0 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      40 # number of processing clusters
-gpgpu_n_cores_per_cluster                    2 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-adaptive_volta_cache_config                    1 # adaptive_volta_cache_config
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-mem_unit_ports                         4 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                    8 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-sub_core_model                         1 # Sub Core Volta/Pascal model (default = off)
-enable_specialized_operand_collector                    0 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    8 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    8 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   60 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    4 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 4,4,4,4,4,4,4,4,4,4,8,4,4 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    1 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_dp_units                     4 # Number of DP units (default=0)
-gpgpu_num_int_units                    4 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    4 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    4 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-perf_sim_memcpy                        1 # Fill the L2 cache on memcpy
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          64:64:64:64 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:32:128:24,L:B:m:L:L,A:192:4,32:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           24 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  192 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                   16 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    2 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    2 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=1:RRD=3:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=2:CDLR=3:WR=10:nbkgrp=4:CCDL=2:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dual_bus_interface                     1 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-Seperate_Write_Queue_Enable                    0 # Seperate_Write_Queue_Enable
-Write_Queue_Size                32:28:16 # Write_Queue_Size
-Elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCB.CCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    7 # Major compute capability version number
-gpgpu_compute_capability_minor                    0 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1200.0:1200.0:1200.0:850.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     1 # column to column delay
RRD                                     3 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    3 # switching from write to read (changes tWTR)
WR                                     10 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      2 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    2 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 48
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007100 	high:15 low:8
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000eff 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 1200000000.000000:1200000000.000000:1200000000.000000:850000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000083333333333:0.00000000083333333333:0.00000000083333333333:0.00000000117647058824
*** Initializing Memory Statistics ***
rohan tlb config lines 128rohan tlb latnecy 20rohan tlb config lines 128rohan tlb latnecy 20GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 40
GPGPU-Sim uArch:    0   1   2   3   4   5   6   7   8
GPGPU-Sim uArch:    9  10  11  12  13  14  15  16  17
GPGPU-Sim uArch:   18  19  20  21  22  23  24  25  26
GPGPU-Sim uArch:   27  28  29  30  31  32  33  34  35
GPGPU-Sim uArch:   36  37  38  39  40  41  42  43  44
GPGPU-Sim uArch:   45  46  47  48  49  50  51  52  53
GPGPU-Sim uArch:   54  55  56  57  58  59  60  61  62
GPGPU-Sim uArch:   63  64  65  66  67  68  69  70  71
GPGPU-Sim uArch:   72  73  74  75  76  77  78  79  80
GPGPU-Sim uArch:   81  82  83  84  85  86  87
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 40
GPGPU-Sim uArch:    0   1   2   3   4   5   6   7   8
GPGPU-Sim uArch:    9  10  11  12  13  14  15  16  17
GPGPU-Sim uArch:   18  19  20  21  22  23  24  25  26
GPGPU-Sim uArch:   27  28  29  30  31  32  33  34  35
GPGPU-Sim uArch:   36  37  38  39  40  41  42  43  44
GPGPU-Sim uArch:   45  46  47  48  49  50  51  52  53
GPGPU-Sim uArch:   54  55  56  57  58  59  60  61  62
GPGPU-Sim uArch:   63  64  65  66  67  68  69  70  71
GPGPU-Sim uArch:   72  73  74  75  76  77  78  79  80
GPGPU-Sim uArch:   81  82  83  84  85  86  87
3dd2d4fa578ede62d1bb34557bb85b5d  /var/lib/condor/execute/slot1/dir_36449/pagerank
Extracting PTX file and ptxas options    1: pagerank.1.sm_70.ptx -arch=sm_70
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /var/lib/condor/execute/slot1/dir_36449/pagerank
self exe links to: /var/lib/condor/execute/slot1/dir_36449/pagerank
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /var/lib/condor/execute/slot1/dir_36449/pagerank
Running md5sum using "md5sum /var/lib/condor/execute/slot1/dir_36449/pagerank "
self exe links to: /var/lib/condor/execute/slot1/dir_36449/pagerank
Extracting specific PTX file named pagerank.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _Z9inibufferPiPfS0_ii : hostFun 0x0x401910, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing pagerank.1.sm_70.ptx
GPGPU-Sim PTX: instruction assembly for function '_Z9pagerank1PiS_S_PfS0_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z9pagerank2PiS_S_PfS0_ii'...   done.
GPGPU-Sim PTX: instruction assembly for function '_Z9inibufferPiPfS0_ii'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file pagerank.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from pagerank.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_Z9inibufferPiPfS0_ii' : regs=14, lmem=0, smem=0, cmem=384
GPGPU-Sim PTX: Kernel '_Z9pagerank2PiS_S_PfS0_ii' : regs=18, lmem=0, smem=0, cmem=432
GPGPU-Sim PTX: Kernel '_Z9pagerank1PiS_S_PfS0_ii' : regs=26, lmem=0, smem=0, cmem=400
GPGPU-Sim PTX: __cudaRegisterFunction _Z9pagerank2PiS_S_PfS0_ii : hostFun 0x0x401b10, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z9pagerank1PiS_S_PfS0_ii : hostFun 0x0x4019f0, fat_cubin_handle = 1
Opening file: coAuthorsDBLP.graph
This is an undirected graph
Read from file: num_nodes = 299067, num_edges = 1955352
Graph: coAuthorsDBLP.graph, nodes: 299067, edges: 1955352
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc40b347d8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc40b347d0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc40b347c8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc40b347c4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc40b347c0..

GPGPU-Sim PTX: cudaLaunch for 0x0x401910 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z9inibufferPiPfS0_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z9inibufferPiPfS0_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z9inibufferPiPfS0_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z9inibufferPiPfS0_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z9inibufferPiPfS0_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z9inibufferPiPfS0_ii'...
GPGPU-Sim PTX: reconvergence points for _Z9inibufferPiPfS0_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x408 (pagerank.1.sm_70.ptx:219) @%p1 bra BB2_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x460 (pagerank.1.sm_70.ptx:233) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z9inibufferPiPfS0_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z9inibufferPiPfS0_ii'.
GPGPU-Sim PTX: pushing kernel '_Z9inibufferPiPfS0_ii' to stream 0, gridDim= (1169,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache in Volta Archi to 128KB
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 30 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 32 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 34 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 36 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 38 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 40 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 42 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 44 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 46 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 48 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 50 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 52 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 54 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 56 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 58 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 60 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 62 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 64 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 66 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 68 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 70 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 72 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 74 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 76 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 78 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 31 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 33 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 35 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 37 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 39 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 41 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 43 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 45 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 47 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 49 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 51 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 53 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 55 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 57 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 59 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 61 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 63 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 65 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 67 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 69 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 71 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 73 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 75 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 77 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
GPGPU-Sim uArch: Shader 79 bind to kernel 1 '_Z9inibufferPiPfS0_ii'
Destroy streams for kernel 1: size 0
kernel_name = _Z9inibufferPiPfS0_ii 
kernel_launch_uid = 1 
gpu_sim_cycle = 7140
gpu_sim_insn = 5684243
gpu_ipc =     796.1125
gpu_tot_sim_cycle = 7140
gpu_tot_sim_insn = 5684243
gpu_tot_ipc =     796.1125
gpu_tot_issued_cta = 1169
gpu_occupancy = 80.9482% 
gpu_tot_occupancy = 80.9482% 
max_total_param_size = 0
gpu_stall_dramfull = 653
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      10.5053
partiton_level_parallism_total  =      10.5053
partiton_level_parallism_util =      12.6917
partiton_level_parallism_util_total  =      12.6917
L2_BW  =     406.4161 GB/Sec
L2_BW_total  =     406.4161 GB/Sec
gpu_total_sim_rate=14574

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 93496
	L1I_total_cache_misses = 7680
	L1I_total_cache_miss_rate = 0.0821
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 51536
L1D_cache:
	L1D_cache_core[0]: Access = 1984, Miss = 1984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 1856, Miss = 1856, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 1984, Miss = 1984, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 1856, Miss = 1856, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 1856, Miss = 1856, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 1856, Miss = 1856, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 1856, Miss = 1856, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 1856, Miss = 1856, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 1920, Miss = 1920, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 1856, Miss = 1856, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 1872, Miss = 1872, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 1728, Miss = 1728, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 1728, Miss = 1728, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 1792, Miss = 1792, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 74768
	L1D_total_cache_misses = 74768
	L1D_total_cache_miss_rate = 1.0000
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 28056
	L1C_total_cache_misses = 5120
	L1C_total_cache_miss_rate = 0.1825
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 45712
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0
tlb_cache:
	TLB_total_cache_accesses = 0
	TLB_total_cache_misses = 0
	TLB_total_cache_pending_hits = 0
	TLB_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 22936
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 5120
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 45712
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 74768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 85816
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 7680
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 51536
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28056
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 74768
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 93496

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 45712
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 51536
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 40, 
gpgpu_n_tot_thrd_icount = 5983360
gpgpu_n_tot_w_icount = 186980
gpgpu_n_stall_shd_mem = 1597148
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 0
gpgpu_n_mem_write_global = 74768
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 0
gpgpu_n_store_insn = 598134
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 897792
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 45712
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1463032	W0_Idle:401131	W0_Scoreboard:69477	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:10	W28:0	W29:0	W30:0	W31:0	W32:186970
single_issue_nums: WS0:46750	WS1:46750	WS2:46740	WS3:46740	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2990720 {40:74768,}
traffic_breakdown_coretomem[INST_ACC_R] = 1280 {8:160,}
traffic_breakdown_memtocore[CONST_ACC_R] = 6400 {40:160,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 598144 {8:74768,}
traffic_breakdown_memtocore[INST_ACC_R] = 25600 {40:640,}
maxmflatency = 277 
max_icnt2mem_latency = 85 
maxmrqlatency = 21 
max_icnt2sh_latency = 7 
averagemflatency = 143 
avg_icnt2mem_latency = 14 
avg_mrq_latency = 14 
avg_icnt2sh_latency = 7 
mrq_lat_table:3 	0 	0 	0 	7 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	74905 	23 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	152 	67436 	7365 	33 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	74928 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:       233         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:       987         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  4.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[12]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[13]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[14]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[15]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[16]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[17]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[18]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[19]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[20]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[21]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[22]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[23]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 10/2 = 5.000000
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         4         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 10
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:      29605    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:       6887    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:       6896    none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[12]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[13]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[14]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[15]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[16]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[17]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[18]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[19]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[20]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[21]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[22]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[23]:     none      none      none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        277       149       147       145       148       146       148       147       146       146       148       146       145       147       148       146
dram[1]:        147       149       146       146       147       145       148       149       147       147       147       152       146       147       148       146
dram[2]:        146       148       146       146       147       146       147       146       146       147       146       147       147       148       148       146
dram[3]:        146       147       148       147       147       149       147       148       146       148       146       149       147       150       147       147
dram[4]:        147       150       147       149       145       147       147       147       147       146       147       147       147       147       147       147
dram[5]:        148       146       147       148       146       146       146       148       146       147       151       146       147       146       150       145
dram[6]:        148       147       147       148       146       145       147       147       147       147       148       147       147       146       147       146
dram[7]:        147       146       148       147       146       148       148       146       155       147       156       147       147       149       147       147
dram[8]:        147       146       148       147       147       147       146       148       146       145       147       147       151       147       149       147
dram[9]:        148       146       148       150       148       147       150       147       146       146       146       151       152       147       147       146
dram[10]:        146       149       147       146       148       146       146       145       146       147       146       147       147       146       147       150
dram[11]:        147       147       146       147       147       146       150       147       145       147       149       146       148       149       147       148
dram[12]:        147       147       146       146       146       146       147       150       146       147       147       151       146       147       147       151
dram[13]:        148       146       148       146       146       147       148       146       147       149       146       147       146       150       151       149
dram[14]:        148       146       148       146       150       147       151       149       145       148       147       148       149       147       150       148
dram[15]:        148       147       146       146       147       147       147       146       145       146       148       146       146       146       146       147
dram[16]:        148       146       146       147       146       146       148       146       147       150       147       148       146       146       146       147
dram[17]:        150       148       146       146       146       149       147       147       151       150       146       148       146       146       149       147
dram[18]:        147       150       146       146       146       146       147       146       146       146       146       146       146       146       146       147
dram[19]:        147       148       151       149       146       146       146       146       147       146       148       152       147       146       147       146
dram[20]:        147       148       146       146       147       146       146       146       147       146       147       146       146       146       146       146
dram[21]:        147       146       146       147       148       146       146       146       148       149       147       145       146       145       146       146
dram[22]:        147       147       147       147       147       152       146       146       146       147       147       145       147       146       146       147
dram[23]:        147       148       147       147       146       145       148       146       147       146       147       147       146       145       147       145

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5054 n_act=1 n_pre=0 n_ref_event=0 n_req=2 n_rd=2 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0003955
n_activity=40 dram_eff=0.05
bk0: 2a 5044i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = 1.000000
Row_Buffer_Locality_read = 1.000000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000395 
total_CMD = 5057 
util_bw = 2 
Wasted_Col = 13 
Wasted_Row = 0 
Idle = 5042 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 1 
rwq = 0 
CCDLc_limit_alone = 1 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5054 
Read = 2 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 2 
total_req = 2 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 2 
Row_Bus_Util =  0.000198 
CoL_Bus_Util = 0.000395 
Either_Row_CoL_Bus_Util = 0.000593 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002373 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00237295
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5057 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5057i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5057 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5057 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5057 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5057 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5057i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5057 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5057 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5057 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5052 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000791
n_activity=40 dram_eff=0.1
bk0: 4a 5042i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000791 
total_CMD = 5057 
util_bw = 4 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 5038 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5052 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000198 
CoL_Bus_Util = 0.000791 
Either_Row_CoL_Bus_Util = 0.000989 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007712 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00771208
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5052 n_act=1 n_pre=0 n_ref_event=0 n_req=4 n_rd=4 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.000791
n_activity=40 dram_eff=0.1
bk0: 4a 5042i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.750000
Row_Buffer_Locality_read = 0.750000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000791 
total_CMD = 5057 
util_bw = 4 
Wasted_Col = 15 
Wasted_Row = 0 
Idle = 5038 

BW Util Bottlenecks: 
RCDc_limit = 12 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 3 
rwq = 0 
CCDLc_limit_alone = 3 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5052 
Read = 4 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 1 
n_pre = 0 
n_ref = 0 
n_req = 4 
total_req = 4 

Dual Bus Interface Util: 
issued_total_row = 1 
issued_total_col = 4 
Row_Bus_Util =  0.000198 
CoL_Bus_Util = 0.000791 
Either_Row_CoL_Bus_Util = 0.000989 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.007712 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00771208
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5057 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5057i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5057 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5057 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5057 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5057 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5057i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5057 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5057 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5057 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5057 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5057i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5057 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5057 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5057 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5057 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5057i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5057 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5057 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5057 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5057 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5057i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5057 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5057 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5057 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5057 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5057i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5057 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5057 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5057 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5057 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5057i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5057 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5057 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5057 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5057 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5057i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5057 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5057 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5057 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5057 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5057i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5057 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5057 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5057 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5057 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5057i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5057 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5057 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5057 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5057 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5057i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5057 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5057 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5057 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5057 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5057i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5057 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5057 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5057 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5057 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5057i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5057 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5057 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5057 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5057 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5057i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5057 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5057 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5057 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5057 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5057i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5057 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5057 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5057 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5057 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5057i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5057 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5057 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5057 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5057 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5057i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5057 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5057 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5057 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5057 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5057i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5057 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5057 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5057 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=5057 n_nop=5057 n_act=0 n_pre=0 n_ref_event=0 n_req=0 n_rd=0 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0
n_activity=0 dram_eff=-nan
bk0: 0a 5057i bk1: 0a 5057i bk2: 0a 5057i bk3: 0a 5057i bk4: 0a 5057i bk5: 0a 5057i bk6: 0a 5057i bk7: 0a 5057i bk8: 0a 5057i bk9: 0a 5057i bk10: 0a 5057i bk11: 0a 5057i bk12: 0a 5057i bk13: 0a 5057i bk14: 0a 5057i bk15: 0a 5057i 

------------------------------------------------------------------------

Row_Buffer_Locality = -nan
Row_Buffer_Locality_read = -nan
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = -nan
Bank_Level_Parallism_Col = -nan
Bank_Level_Parallism_Ready = -nan
write_to_read_ratio_blp_rw_average = -nan
GrpLevelPara = -nan 

BW Util details:
bwutil = 0.000000 
total_CMD = 5057 
util_bw = 0 
Wasted_Col = 0 
Wasted_Row = 0 
Idle = 5057 

BW Util Bottlenecks: 
RCDc_limit = 0 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 0 
rwq = 0 
CCDLc_limit_alone = 0 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 5057 
n_nop = 5057 
Read = 0 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 0 
n_pre = 0 
n_ref = 0 
n_req = 0 
total_req = 0 

Dual Bus Interface Util: 
issued_total_row = 0 
issued_total_col = 0 
Row_Bus_Util =  0.000000 
CoL_Bus_Util = 0.000000 
Either_Row_CoL_Bus_Util = 0.000000 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = -nan 
queue_avg = 0.000000 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=0 avg=0

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1720, Miss = 1562, Miss_rate = 0.908, Pending_hits = 6, Reservation_fails = 127
L2_cache_bank[1]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 1880, Miss = 1564, Miss_rate = 0.832, Pending_hits = 12, Reservation_fails = 129
L2_cache_bank[7]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 1880, Miss = 1564, Miss_rate = 0.832, Pending_hits = 12, Reservation_fails = 129
L2_cache_bank[9]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[24]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[25]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[26]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[27]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[28]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[29]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[30]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[31]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[32]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[33]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[34]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[35]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[36]: Access = 1552, Miss = 1552, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[37]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[38]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[39]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[40]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[41]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[42]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[43]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[44]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[45]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[46]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[47]: Access = 1560, Miss = 1560, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 75568
L2_total_cache_misses = 74778
L2_total_cache_miss_rate = 0.9895
L2_total_cache_pending_hits = 30
L2_total_cache_reservation_fails = 385
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 152
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 127
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18692
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 56076
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 608
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 24
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 258
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 6
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 74768
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 640
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 127
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 258
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=75568
icnt_total_pkts_simt_to_mem=75008
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.17923
	minimum = 5
	maximum = 83
Network latency average = 5.1445
	minimum = 5
	maximum = 83
Slowest packet = 79
Flit latency average = 5.1445
	minimum = 5
	maximum = 83
Slowest flit = 79
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.239649
	minimum = 0.217367 (at node 50)
	maximum = 0.278711 (at node 0)
Accepted packet rate average = 0.239649
	minimum = 0.217367 (at node 50)
	maximum = 0.280672 (at node 0)
Injected flit rate average = 0.239649
	minimum = 0.217367 (at node 50)
	maximum = 0.278711 (at node 0)
Accepted flit rate average= 0.239649
	minimum = 0.217367 (at node 50)
	maximum = 0.280672 (at node 0)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.17923 (1 samples)
	minimum = 5 (1 samples)
	maximum = 83 (1 samples)
Network latency average = 5.1445 (1 samples)
	minimum = 5 (1 samples)
	maximum = 83 (1 samples)
Flit latency average = 5.1445 (1 samples)
	minimum = 5 (1 samples)
	maximum = 83 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.239649 (1 samples)
	minimum = 0.217367 (1 samples)
	maximum = 0.278711 (1 samples)
Accepted packet rate average = 0.239649 (1 samples)
	minimum = 0.217367 (1 samples)
	maximum = 0.280672 (1 samples)
Injected flit rate average = 0.239649 (1 samples)
	minimum = 0.217367 (1 samples)
	maximum = 0.278711 (1 samples)
Accepted flit rate average = 0.239649 (1 samples)
	minimum = 0.217367 (1 samples)
	maximum = 0.280672 (1 samples)
Injected packet size average = 1 (1 samples)
Accepted packet size average = 1 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 30 sec (390 sec)
gpgpu_simulation_rate = 14574 (inst/sec)
gpgpu_simulation_rate = 18 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc40b347c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc40b347c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc40b347b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc40b347b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc40b347a8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc40b347a4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc40b347e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x4019f0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z9pagerank1PiS_S_PfS0_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z9pagerank1PiS_S_PfS0_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z9pagerank1PiS_S_PfS0_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z9pagerank1PiS_S_PfS0_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z9pagerank1PiS_S_PfS0_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z9pagerank1PiS_S_PfS0_ii'...
GPGPU-Sim PTX: reconvergence points for _Z9pagerank1PiS_S_PfS0_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x068 (pagerank.1.sm_70.ptx:44) @%p1 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (pagerank.1.sm_70.ptx:144) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0a0 (pagerank.1.sm_70.ptx:52) @%p2 bra BB0_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x0b0 (pagerank.1.sm_70.ptx:57) setp.le.s32%p3, %r28, %r2;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0b8 (pagerank.1.sm_70.ptx:58) @%p3 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (pagerank.1.sm_70.ptx:144) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x0f0 (pagerank.1.sm_70.ptx:66) @%p4 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1f0 (pagerank.1.sm_70.ptx:107) setp.lt.u32%p7, %r5, 4;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x100 (pagerank.1.sm_70.ptx:69) @%p5 bra BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a8 (pagerank.1.sm_70.ptx:96) mul.wide.s32 %rd24, %r2, 4;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x110 (pagerank.1.sm_70.ptx:72) @%p6 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x160 (pagerank.1.sm_70.ptx:85) mul.wide.s32 %rd20, %r2, 4;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1f8 (pagerank.1.sm_70.ptx:108) @%p7 bra BB0_13;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (pagerank.1.sm_70.ptx:144) ret;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2e8 (pagerank.1.sm_70.ptx:141) @%p8 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2f0 (pagerank.1.sm_70.ptx:144) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z9pagerank1PiS_S_PfS0_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z9pagerank1PiS_S_PfS0_ii'.
GPGPU-Sim PTX: pushing kernel '_Z9pagerank1PiS_S_PfS0_ii' to stream 0, gridDim= (1169,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 57 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache in Volta Archi to 128KB
GPGPU-Sim uArch: Shader 59 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 61 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 63 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 65 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 66 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 68 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 71 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 72 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 75 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 76 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 79 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 29 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 42 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 47 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 48 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 51 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 53 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 55 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 56 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 58 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 60 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 62 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 64 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 67 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 69 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 70 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 73 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 74 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 77 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 78 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 28 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 38 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 44 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 46 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 49 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 50 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 52 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 54 bind to kernel 2 '_Z9pagerank1PiS_S_PfS0_ii'
Destroy streams for kernel 2: size 0
kernel_name = _Z9pagerank1PiS_S_PfS0_ii 
kernel_launch_uid = 2 
gpu_sim_cycle = 340691
gpu_sim_insn = 24252248
gpu_ipc =      71.1855
gpu_tot_sim_cycle = 347831
gpu_tot_sim_insn = 29936491
gpu_tot_ipc =      86.0662
gpu_tot_issued_cta = 2338
gpu_occupancy = 77.4398% 
gpu_tot_occupancy = 77.5270% 
max_total_param_size = 0
gpu_stall_dramfull = 142966
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       5.8680
partiton_level_parallism_total  =       5.9632
partiton_level_parallism_util =       7.5101
partiton_level_parallism_util_total  =       7.6226
L2_BW  =     225.4949 GB/Sec
L2_BW_total  =     229.2087 GB/Sec
gpu_total_sim_rate=1991

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1275544
	L1I_total_cache_misses = 17162
	L1I_total_cache_miss_rate = 0.0135
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 98846
L1D_cache:
	L1D_cache_core[0]: Access = 62795, Miss = 10853, Miss_rate = 0.173, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 62105, Miss = 10076, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 62865, Miss = 10817, Miss_rate = 0.172, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 62494, Miss = 10013, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 71901, Miss = 11182, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 62494, Miss = 9973, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 62590, Miss = 10013, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 61389, Miss = 9852, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 61176, Miss = 9884, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 61802, Miss = 10068, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 61057, Miss = 10027, Miss_rate = 0.164, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 61781, Miss = 10083, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 64067, Miss = 10652, Miss_rate = 0.166, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 62936, Miss = 10551, Miss_rate = 0.168, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 62423, Miss = 10295, Miss_rate = 0.165, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 61944, Miss = 9970, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 64287, Miss = 10627, Miss_rate = 0.165, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 61800, Miss = 10275, Miss_rate = 0.166, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 61382, Miss = 9904, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 62863, Miss = 10458, Miss_rate = 0.166, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 62588, Miss = 10435, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 62321, Miss = 10389, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 64182, Miss = 10662, Miss_rate = 0.166, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 63466, Miss = 10715, Miss_rate = 0.169, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 61265, Miss = 10183, Miss_rate = 0.166, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 63101, Miss = 10526, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 62634, Miss = 10582, Miss_rate = 0.169, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 62977, Miss = 10729, Miss_rate = 0.170, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 63912, Miss = 10069, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 61001, Miss = 9499, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 62550, Miss = 9950, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 62436, Miss = 9791, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 60248, Miss = 9569, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 64276, Miss = 10450, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 62351, Miss = 9881, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 61180, Miss = 9759, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 63740, Miss = 9823, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 63358, Miss = 10405, Miss_rate = 0.164, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 61133, Miss = 9836, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 71929, Miss = 10745, Miss_rate = 0.149, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2516799
	L1D_total_cache_misses = 409571
	L1D_total_cache_miss_rate = 0.1627
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.025
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 84168
	L1C_total_cache_misses = 5120
	L1C_total_cache_miss_rate = 0.0608
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 45712
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0
tlb_cache:
	TLB_total_cache_accesses = 0
	TLB_total_cache_misses = 0
	TLB_total_cache_pending_hits = 0
	TLB_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2107228
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 158090
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 176713
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 79048
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 5120
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 45712
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 74768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1258382
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 17162
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 98846
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2442031
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 84168
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 74768
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1275544

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 45712
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 98846
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
398, 706, 566, 676, 734, 396, 510, 1014, 460, 460, 486, 654, 654, 570, 962, 402, 521, 745, 521, 745, 745, 521, 605, 801, 549, 519, 661, 437, 633, 549, 715, 521, 370, 342, 482, 538, 426, 314, 482, 538, 323, 398, 547, 465, 603, 435, 435, 484, 342, 454, 370, 314, 370, 258, 426, 398, 286, 314, 284, 312, 370, 314, 454, 284, 
gpgpu_n_tot_thrd_icount = 78177088
gpgpu_n_tot_w_icount = 2443034
gpgpu_n_stall_shd_mem = 79264102
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1998707
gpgpu_n_mem_write_global = 74768
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 6464189
gpgpu_n_store_insn = 598134
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2693376
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 45712
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:75404957	W0_Idle:3191469	W0_Scoreboard:4251484	W1:503384	W2:232134	W3:146102	W4:107190	W5:85743	W6:71325	W7:64715	W8:55828	W9:47555	W10:43662	W11:38960	W12:36705	W13:33896	W14:33175	W15:33925	W16:33776	W17:33038	W18:31774	W19:32733	W20:29501	W21:28627	W22:27417	W23:27584	W24:25747	W25:25767	W26:23752	W27:23756	W28:18095	W29:15805	W30:12304	W31:6504	W32:512555
single_issue_nums: WS0:608153	WS1:611465	WS2:608735	WS3:614681	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2571200 {8:321400,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 2990720 {40:74768,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 67092280 {40:1677307,}
traffic_breakdown_coretomem[INST_ACC_R] = 5120 {8:640,}
traffic_breakdown_memtocore[CONST_ACC_R] = 6400 {40:160,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 12856000 {40:321400,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 598144 {8:74768,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 67092280 {40:1677307,}
traffic_breakdown_memtocore[INST_ACC_R] = 102400 {40:2560,}
maxmflatency = 3491 
max_icnt2mem_latency = 2169 
maxmrqlatency = 1590 
max_icnt2sh_latency = 85 
averagemflatency = 194 
avg_icnt2mem_latency = 17 
avg_mrq_latency = 47 
avg_icnt2sh_latency = 7 
mrq_lat_table:135031 	77833 	6542 	8653 	45312 	28964 	17570 	18347 	17782 	4464 	92 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1697329 	309609 	31238 	31771 	3688 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1141258 	836833 	52122 	3885 	5600 	10268 	11030 	10265 	2877 	57 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1879462 	182093 	10046 	1893 	141 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	666 	12 	9 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        40        61        18        22        20        21        26        29 
dram[1]:        64        64        64        64        64        64        64        60        64        56        33        21        24        20        22        29 
dram[2]:        64        64        64        64        64        64        61        48        25        56        22        18        40        28        33        26 
dram[3]:        64        64        64        64        64        64        60        60        52        36        20        23        24        16        35        23 
dram[4]:        64        64        64        64        64        64        64        60        55        24        15        19        34        18        35        30 
dram[5]:        64        64        64        64        64        64        64        60        49        40        19        30        17        15        21        25 
dram[6]:        64        64        64        64        64        64        56        50        30        25        19        16        40        24        18        31 
dram[7]:        64        64        64        64        64        64        56        64        37        28        29        18        23        24        18        23 
dram[8]:        64        64        64        64        64        64        64        61        48        29        16        14        28        33        21        27 
dram[9]:        64        64        64        64        64        64        64        64        52        48        33        24        23        28        15        32 
dram[10]:        64        64        64        64        64        64        61        46        56        47        28        32        36        32        19        31 
dram[11]:        64        64        64        64        64        64        64        56        48        28        20        16        24        20        19        19 
dram[12]:        64        64        64        64        64        64        63        58        38        39        18        14        18        19        34        21 
dram[13]:        64        64        64        64        64        64        64        64        52        33        32        21        21        25        27        26 
dram[14]:        64        64        64        64        64        64        61        61        28        37        23        19        32        32        24        19 
dram[15]:        64        64        64        64        64        64        64        52        40        32        24        16        20        33        23        31 
dram[16]:        64        64        64        64        64        64        64        64        40        53        19        20        23        23        18        27 
dram[17]:        64        64        64        64        64        64        64        61        56        51        28        40        28        16        18        16 
dram[18]:        64        64        64        64        64        64        61        53        38        33        34        20        36        28        17        47 
dram[19]:        64        64        64        64        64        64        60        60        40        36        16        16        19        22        36        13 
dram[20]:        64        64        64        64        64        64        64        59        36        44        18        12        25        20        27        26 
dram[21]:        64        64        64        64        64        64        64        64        33        60        16        23        28        23        26        31 
dram[22]:        64        64        64        64        64        64        53        50        44        32        19        35        36        28        24        23 
dram[23]:        64        64        64        64        64        64        64        58        40        26        20        20        30        14        38        38 
maximum service time to same row:
dram[0]:     17105      9960     11770      5888      6941     10785      6729      6579      5991      4942      8470     10338     20811     16296      9821     62528 
dram[1]:      8100      6930      8074      7998      6765      4793      4977      6068     10818      9204      6226      6946      5629      4758     13966      8723 
dram[2]:      7666     14818      6803      7098      8654     18037      8658      7212      8201      6887      6187     15240      5563     10566     10968      8625 
dram[3]:      8931     13926      3580     12571      7162      5308      5508     10012      8461     11807      3894      5809      6530      6607      8960      8929 
dram[4]:     10964     16586      7819      8445      7334     13010      5297      9857     10064      7472      6136      7748      8231     12239     10314     15639 
dram[5]:     11736      5468     10197      7580      6493      4636     10739      5728      5573      5929     10740      7396      6729     13006     10286      9187 
dram[6]:      6427     15887      6668      6938     12011     11128      5692      3788     11329      5280      7186      5164     10744     21271      5685      7213 
dram[7]:     12833     10758      7657      7235      9796     20774      5407      9106     41571      8987      7168      7412      6922      5099     10942      8700 
dram[8]:      8390     36103      7391      3962     15857     10114      7973     14020      9189     25856      9065      8503     23060      8819      9271     10882 
dram[9]:     17641      5402      4389     12449      3968      9418      5322      4661     12033      5674      5029      5124      7584      6694      7207      9384 
dram[10]:     12029     67786      5837     28526      5256      7356      5930      5435     11731      5272     10334      7809      8228      9036      9199     13418 
dram[11]:      7272     86942      6693      9365      7185      8287      5808      5908      5911      5074      7981      4063     44351      3791     14694      6527 
dram[12]:     13747     10615      7136     13181     18582      8745      9398      7069     13130      5677      8882      5033      6875     11160     12492     10346 
dram[13]:     10052     16133      6699      5701      5533      5450      5297      6863      8455     17984      4349      6416      6414     13131     14073      9963 
dram[14]:     14407     12031      7702     12240      8653      8332      6672      6645     11829     10366      4434      5148     10171     10366     12221     13813 
dram[15]:     16565     14262      5997      6497      3764      8925      5126      4861      5131      3484      5933      5238      8937     19700     10876      8376 
dram[16]:     41296      9960      4805      5888      9875      3814      7044      5324      6436      8110     11187      5930     17475      9848      9689      9522 
dram[17]:     18799     11829      7883      5731      6742      6421      7964      9376      5826      6586     12309      8034     11177      7504      9218      8269 
dram[18]:     53957     25216      6913     14545      9103      4787      6633      4637      8592     13390     15406      3894      9305     23876      8037     37148 
dram[19]:      8457     15569     25087      7467     14664     12589     11089      5475     12120      9909      8195      3591      4342      4719     17833      4873 
dram[20]:     34241      8412      6391      5360      4787      7731      8813      4288     48290     11208      8467      4413     12661      5030     12580      5304 
dram[21]:      8867     11766     26232     12827      6005      9000      7721      7861      6410      8767     12594      9168      4486      6703      7668      8543 
dram[22]:     30143      9969      5599      7571      9406     13302      7139      8933     10408      6942      8638      7650     31195      7194     10329      9930 
dram[23]:      6593     19987      4810     10619      7220      8918      7769      7275      8421      9599      8715      5037      8331      5048     29352     14465 
average row accesses per activate:
dram[0]:  2.363409  2.237410  2.260563  2.462532  2.494975  2.427861  2.461153  2.366265  2.198020  1.993273  1.991131  2.173913  2.199052  2.060674  2.199513  2.229829 
dram[1]:  2.341584  2.168950  2.190804  2.343980  2.339578  2.404819  2.294253  2.378973  2.470914  2.078522  2.004454  2.124413  2.180328  2.036957  2.204878  2.260000 
dram[2]:  2.176201  2.244755  2.184091  2.220183  2.344340  2.476427  2.287703  2.240826  2.091335  2.064220  1.975664  2.049887  2.183099  1.972340  2.112149  2.248756 
dram[3]:  2.288461  2.183529  2.104911  2.248826  2.440389  2.293303  2.204036  2.317536  2.217822  2.160584  2.078886  2.145882  2.098398  2.076576  2.183575  2.235872 
dram[4]:  2.193548  2.282238  2.413534  2.261905  2.513924  2.439506  2.225734  2.256944  2.201474  2.139759  2.043280  2.074246  2.478947  2.008715  2.227384  2.203390 
dram[5]:  2.257211  2.382051  2.180180  2.186517  2.373523  2.526718  2.334928  2.271462  2.093458  2.171149  2.189781  2.169811  2.220379  2.242857  2.173077  2.154028 
dram[6]:  2.259434  2.345000  2.309353  2.263658  2.358670  2.446079  2.164080  2.083871  2.097448  2.135266  2.027088  2.114286  2.307882  2.059735  2.124413  2.054176 
dram[7]:  2.230415  2.226415  2.127473  2.254118  2.215385  2.428224  2.209091  2.223744  2.164251  2.187192  2.164251  2.159145  2.431169  2.185714  2.234568  2.475275 
dram[8]:  2.366584  2.261391  2.226635  2.403023  2.482587  2.289954  2.553247  2.143805  2.055300  2.222222  1.995546  2.062645  2.330000  2.114607  2.137767  2.380952 
dram[9]:  2.182870  2.241135  2.102620  2.469849  2.428224  2.299539  2.246014  2.135371  2.200489  2.174757  2.135198  2.225182  2.247002  2.260766  2.229630  2.171021 
dram[10]:  2.209302  2.471204  2.150901  2.308612  2.454094  2.308046  2.067511  2.219457  2.188862  1.982379  2.064516  2.238916  2.411765  2.218310  2.109557  2.271144 
dram[11]:  2.287805  2.202797  2.146396  2.410000  2.281755  2.320930  2.117137  2.254587  2.171149  2.022883  2.066820  1.986696  2.085586  1.932489  2.246944  2.104651 
dram[12]:  2.363868  2.437340  2.233645  2.240741  2.453634  2.395181  2.181614  2.297424  1.926566  2.207317  2.159524  2.004425  2.224096  2.311881  2.165865  2.151300 
dram[13]:  2.318735  2.354839  2.258824  2.360976  2.415648  2.359338  2.258140  2.248291  2.147971  2.389474  2.085253  2.143529  2.128146  2.183295  2.260000  2.157518 
dram[14]:  2.534759  2.131818  2.195853  2.218391  2.470297  2.421569  2.323810  2.325416  1.980306  2.043280  1.933761  2.117647  2.332512  2.096629  2.080275  2.076566 
dram[15]:  2.356784  2.393939  2.453634  2.456853  2.382423  2.585052  2.444724  2.226757  2.041190  1.939655  2.281407  2.064516  2.095023  2.257831  2.229064  2.117096 
dram[16]:  2.420918  2.234597  2.412658  2.366093  2.383132  2.245455  2.452261  2.323040  2.090909  1.984375  2.169857  2.026786  2.178404  2.190141  2.227941  2.230769 
dram[17]:  2.291262  2.254118  2.343066  2.336585  2.507614  2.475248  2.367397  2.344743  2.095128  2.040816  2.230958  2.139480  2.243961  2.356784  2.204380  2.128572 
dram[18]:  2.171296  2.135011  2.313107  2.234192  2.231461  2.436585  2.475827  2.072961  2.034168  2.213032  2.045045  2.050575  2.050550  2.230404  2.087558  2.145585 
dram[19]:  2.271186  2.320099  2.494845  2.414392  2.398551  2.416867  2.494924  2.257009  2.133172  2.064368  2.298734  2.045455  2.004320  2.164706  2.232843  2.099057 
dram[20]:  2.235431  2.321782  2.297362  2.277778  2.422330  2.416058  2.520618  2.088553  2.323907  2.108235  2.169492  1.980176  2.251816  2.185012  2.351421  2.175183 
dram[21]:  2.200472  2.279904  2.425317  2.177273  2.476543  2.416867  2.522843  2.180587  2.116667  2.222222  2.082192  2.083721  2.233890  2.421189  2.204819  2.196560 
dram[22]:  2.219908  2.131991  2.343210  2.334141  2.430657  2.264237  2.370192  2.375921  2.027027  2.055300  2.241293  2.081818  2.226730  2.297561  2.137116  2.024775 
dram[23]:  2.217494  2.197183  2.390123  2.208716  2.392857  2.454545  2.262673  2.324582  2.025172  2.065421  2.157518  1.969231  2.265509  1.934599  2.392670  2.008929 
average row locality = 360590/161920 = 2.226964
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       910       900       924       916       948       934       928       928       840       841       850       852       880       869       864       870 
dram[1]:       912       913       916       917       953       952       944       921       844       852       852       857       883       889       864       864 
dram[2]:       916       924       923       928       949       952       933       923       845       852       845       856       882       880       864       864 
dram[3]:       916       896       908       920       956       948       929       924       848       840       848       864       869       874       864       869 
dram[4]:       916       904       924       914       948       944       932       921       848       840       849       846       894       874       869       869 
dram[5]:       905       897       928       932       957       948       924       925       848       840       852       872       889       894       864       868 
dram[6]:       920       904       924       916       948       952       924       916       856       837       850       840       889       882       865       869 
dram[7]:       928       909       928       920       960       952       920       920       848       840       848       861       888       870       865       861 
dram[8]:       913       908       916       917       952       956       929       916       844       852       848       841       885       893       860       860 
dram[9]:       908       912       924       940       952       952       934       924       852       848       868       870       889       897       862       872 
dram[10]:       914       909       917       926       945       957       928       926       856       851       848       861       895       897       865       870 
dram[11]:       904       910       916       925       944       952       924       929       840       836       849       848       878       868       876       864 
dram[12]:       897       916       918       928       937       949       921       926       844       856       859       858       875       886       861       869 
dram[13]:       916       913       922       928       944       952       920       933       852       860       857       863       882       893       864       864 
dram[14]:       912       904       916       926       952       944       924       925       857       849       857       852       899       885       866       857 
dram[15]:       904       912       937       928       956       956       921       928       844       852       860       848       877       889       865       864 
dram[16]:       913       908       916       924       945       944       924       925       849       841       859       860       880       885       868       860 
dram[17]:       909       920       924       920       944       953       921       907       854       852       860       857       881       890       866       856 
dram[18]:       904       900       916       917       948       953       921       912       845       836       860       844       885       891       866       860 
dram[19]:       904       902       928       932       948       956       929       912       833       850       860       852       880       872       870       852 
dram[20]:       921       904       920       908       952       948       924       913       856       848       848       851       882       885       869       856 
dram[21]:       900       916       920       920       956       956       940       912       841       852       864       848       888       889       873       856 
dram[22]:       921       916       913       925       953       949       932       913       852       844       853       868       885       894       864       860 
dram[23]:       904       902       928       924       957       953       928       920       837       836       856       848       865       869       872       861 
total dram reads = 343463
bank skew: 960/833 = 1.15
chip skew: 14404/14254 = 1.01
number of total write accesses:
dram[0]:        33        33        39        37        45        42        54        54        48        48        48        48        48        48        40        42 
dram[1]:        34        37        37        37        46        46        54        52        48        48        48        48        48        48        40        40 
dram[2]:        35        39        38        40        45        46        53        54        48        48        48        48        48        47        40        40 
dram[3]:        36        32        35        38        47        45        54        54        48        48        48        48        48        48        40        41 
dram[4]:        36        34        39        36        45        44        54        54        48        48        48        48        48        48        42        41 
dram[5]:        34        32        40        41        47        45        52        54        48        48        48        48        48        48        40        41 
dram[6]:        38        34        39        37        45        46        52        53        48        47        48        48        48        49        40        41 
dram[7]:        40        35        40        38        48        46        52        54        48        48        48        48        48        48        40        40 
dram[8]:        36        35        37        37        46        47        54        53        48        48        48        48        47        48        40        40 
dram[9]:        35        36        39        43        46        46        52        54        48        48        48        49        48        48        41        42 
dram[10]:        36        35        38        39        44        47        52        55        48        49        48        48        48        48        40        43 
dram[11]:        34        35        37        39        44        46        52        54        48        48        48        48        48        48        43        41 
dram[12]:        32        37        38        40        42        45        52        55        48        49        48        48        48        48        40        41 
dram[13]:        37        36        38        40        44        46        51        54        48        48        48        48        48        48        40        40 
dram[14]:        36        34        37        39        46        44        52        54        48        48        48        48        48        48        41        38 
dram[15]:        34        36        42        40        47        47        52        54        48        48        48        48        49        48        40        40 
dram[16]:        36        35        37        39        44        44        52        53        48        48        48        48        48        48        41        39 
dram[17]:        35        38        39        38        44        47        52        52        49        48        48        48        48        48        40        38 
dram[18]:        34        33        37        37        45        46        52        54        48        47        48        48        48        48        40        39 
dram[19]:        34        33        40        41        45        47        54        54        48        48        48        48        48        48        41        38 
dram[20]:        38        34        38        35        46        45        54        54        48        48        48        48        48        48        41        38 
dram[21]:        33        37        38        38        47        47        54        54        48        48        48        48        48        48        42        38 
dram[22]:        38        37        36        39        46        45        54        54        48        48        48        48        48        48        40        39 
dram[23]:        34        34        40        39        48        46        54        54        48        48        48        48        48        48        42        39 
total dram writes = 17127
bank skew: 55/32 = 1.72
chip skew: 723/704 = 1.03
average mf latency per bank:
dram[0]:       1464      1569      1178      1325      1092      1111       932       952       868       790       788       787       776       827      1371      1312
dram[1]:       1867      1642      1425      1265      1109      1016       957       965       947       804       860       832       874       766      1538      1456
dram[2]:       1372      1568      1146      1236       950      1142       919       928       859       857       778       833       698       751      1230      1242
dram[3]:       1621      1534      1409      1178      1054      1062       842       916       798       795       771       774       785       777      1648      1230
dram[4]:       1678      1605      1430      1433      1083      1117      1028       945       868       889       913       888       887       832      1783      1584
dram[5]:       1689      1671      1184      1388       919      1155       926       963       737       829       762       814       717       826      1146      1579
dram[6]:       1456      1650      1358      1232      1128      1077       863       862       886       833       745       784       742       745      1449      1311
dram[7]:       1484      1818      1293      1413      1035      1060      1030       912       804       843       759       845       726       799      1854      1527
dram[8]:       1860      1687      1324      1240      1157      1028       997       975       896       917       917       796       884       768      1733      1454
dram[9]:       1786      1663      1275      1479      1121      1055       963      1051       915       891       852       903       830       824      1543      1919
dram[10]:       1255      1983      1137      1598      1160      1150       872       984       775       930       746       930       684       868      1168      2029
dram[11]:       1535      1677      1244      1320      1057      1090       888       913       808       851       855       840       741       757      1330      1525
dram[12]:       1378      2027      1215      1416      1046      1182       864      1085       771       965       753       987       755      1015      1473      2030
dram[13]:       1527      1715      1293      1223      1077      1183       904       935       788       778       798       842       734       848      1373      1751
dram[14]:       1508      1598      1114      1325      1014      1061       848       920       807       884       792       950       727       803      1514      1816
dram[15]:       1628      1615      1341      1437      1032      1086       986       918       898       859       851       895       834       782      1659      1584
dram[16]:       1577      1755      1206      1473      1004      1166       921       971       849       930       796       909       757       878      1399      2199
dram[17]:       1579      1483      1271      1151      1063      1111       943       909       829       854       776       758       764       730      1430      1376
dram[18]:       1442      1632      1228      1191      1036      1077       898       819       797       860       758       802       671       746      1203      1458
dram[19]:       1498      1754      1191      1283      1046      1144       989       884       883       862       786       856       732       776      1332      1549
dram[20]:       2185      1603      1471      1267      1239       988      1071       885       932       816      1004       772       925       730      2148      1258
dram[21]:       1447      1649      1208      1382      1147      1130       939       975       857       881       793       873       755       893      1508      1841
dram[22]:       1540      1644      1274      1494      1054      1018       937       877       834       785       813       807       728       750      1370      1460
dram[23]:       1416      1691      1278      1362      1176      1069       899       936       806       896       782       813       747       777      1281      1493
maximum mf latency per bank:
dram[0]:       1476      1817      1557      1714      1850      1828      2094      1787      1683      1718      1532      1692      1544      1982      1677      2134
dram[1]:       2036      1793      2401      2097      2184      1967      2491      2304      2231      2199      2062      1986      2552      1802      2153      1890
dram[2]:       1404      1432      1635      1623      1631      1697      1400      1511      1260      1300      1646      1481      2012      1731      1585      2024
dram[3]:       1705      1653      1709      1599      1707      1573      1726      1775      1775      1760      2261      1755      1895      1936      1911      1872
dram[4]:       2158      1936      2283      2046      2223      2338      2320      2738      2177      2094      2188      2095      2538      2346      2664      2069
dram[5]:       1145      2470      1349      2147      1473      2209      1347      2265      1112      2217      1543      2211      1545      2366      1442      2352
dram[6]:       1588      1733      1547      1853      1543      2598      1644      1903      1536      1851      1602      1784      1985      2043      2105      1900
dram[7]:       1469      2342      1388      2320      1574      2797      1289      2451      1593      2479      1450      2652      1683      2489      1723      2767
dram[8]:       2078      1689      2132      1743      2523      1893      2629      1944      2003      1701      2239      2107      2320      1783      2366      1791
dram[9]:       2275      2199      2149      2085      2657      2183      2386      2474      2270      2141      2386      2502      2163      2289      2424      2515
dram[10]:       1049      2564       927      2580      1371      2817      1539      2845      1019      2641      1326      2806      1503      2731      1394      2768
dram[11]:       1667      1990      1493      1967      1661      2510      1788      2205      1410      2392      1981      2377      1744      2269      1981      2132
dram[12]:       1846      3073      1240      2997      1622      2962      1382      3491      1123      2930      1604      3219      1626      3267      1824      3363
dram[13]:       1855      1982      1711      2134      1838      1945      1767      2187      1666      1897      1777      2396      2036      2162      1735      2288
dram[14]:       1528      1921      1807      1966      1599      2157      1619      2130      1580      2116      1876      2155      1543      2452      1915      1940
dram[15]:       2124      2600      2336      2504      2229      2376      2112      2660      2072      2181      2161      2672      2304      2562      2601      2582
dram[16]:       1680      2257      1921      2229      1958      2430      1707      2542      1607      2155      2300      2477      1679      2625      1931      2143
dram[17]:       2075      1553      2258      1408      1924      1826      2110      1774      1938      1455      1913      1515      2311      1694      2068      1746
dram[18]:       1481      2142      1409      1875      1568      1941      2029      2477      1804      1916      1797      1951      1537      1904      1713      2016
dram[19]:       1705      2064      1809      2162      1878      2081      1860      2107      1715      2455      1701      2031      1824      2317      2007      2153
dram[20]:       2644      1349      2620      1393      2841      1403      2691      1931      2648      1432      2904      1582      2899      1536      2844      1722
dram[21]:       1980      2243      1740      2133      2089      2233      1986      2804      1670      2287      1790      2255      1855      2680      1769      2356
dram[22]:       1804      2076      1840      2091      1878      1805      2046      1780      1984      2065      1774      2126      2224      2553      1949      1986
dram[23]:       1592      2097      1675      2093      2025      1981      1881      2147      1696      2233      2034      2114      2096      2117      1865      2090

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=246380 n_nop=218183 n_act=6646 n_pre=6630 n_ref_event=0 n_req=14961 n_rd=14254 n_rd_L2_A=0 n_write=0 n_wr_bk=2825 bw_util=0.06932
n_activity=149558 dram_eff=0.1142
bk0: 910a 232584i bk1: 900a 232322i bk2: 924a 231560i bk3: 916a 232373i bk4: 948a 232112i bk5: 934a 231656i bk6: 928a 231668i bk7: 928a 231885i bk8: 840a 231573i bk9: 841a 230973i bk10: 850a 231106i bk11: 852a 231796i bk12: 880a 230943i bk13: 869a 230636i bk14: 864a 232327i bk15: 870a 231716i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.555845
Row_Buffer_Locality_read = 0.562649
Row_Buffer_Locality_write = 0.418670
Bank_Level_Parallism = 2.347914
Bank_Level_Parallism_Col = 2.090143
Bank_Level_Parallism_Ready = 1.750161
write_to_read_ratio_blp_rw_average = 0.074334
GrpLevelPara = 1.474624 

BW Util details:
bwutil = 0.069320 
total_CMD = 246380 
util_bw = 17079 
Wasted_Col = 53919 
Wasted_Row = 35399 
Idle = 139983 

BW Util Bottlenecks: 
RCDc_limit = 62796 
RCDWRc_limit = 1763 
WTRc_limit = 4299 
RTWc_limit = 11061 
CCDLc_limit = 5954 
rwq = 0 
CCDLc_limit_alone = 4604 
WTRc_limit_alone = 3833 
RTWc_limit_alone = 10177 

Commands details: 
total_CMD = 246380 
n_nop = 218183 
Read = 14254 
Write = 0 
L2_Alloc = 0 
L2_WB = 2825 
n_act = 6646 
n_pre = 6630 
n_ref = 0 
n_req = 14961 
total_req = 17079 

Dual Bus Interface Util: 
issued_total_row = 13276 
issued_total_col = 17079 
Row_Bus_Util =  0.053884 
CoL_Bus_Util = 0.069320 
Either_Row_CoL_Bus_Util = 0.114445 
Issued_on_Two_Bus_Simul_Util = 0.008759 
issued_two_Eff = 0.076533 
queue_avg = 1.931581 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.93158
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=246380 n_nop=218000 n_act=6736 n_pre=6720 n_ref_event=0 n_req=15044 n_rd=14333 n_rd_L2_A=0 n_write=0 n_wr_bk=2844 bw_util=0.06972
n_activity=150058 dram_eff=0.1145
bk0: 912a 232591i bk1: 913a 231271i bk2: 916a 231391i bk3: 917a 232273i bk4: 953a 231078i bk5: 952a 231438i bk6: 944a 230929i bk7: 921a 231485i bk8: 844a 233185i bk9: 852a 231247i bk10: 852a 230934i bk11: 857a 231579i bk12: 883a 231293i bk13: 889a 230512i bk14: 864a 232190i bk15: 864a 232609i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.552247
Row_Buffer_Locality_read = 0.558920
Row_Buffer_Locality_write = 0.417722
Bank_Level_Parallism = 2.333603
Bank_Level_Parallism_Col = 2.058105
Bank_Level_Parallism_Ready = 1.794027
write_to_read_ratio_blp_rw_average = 0.066613
GrpLevelPara = 1.458721 

BW Util details:
bwutil = 0.069718 
total_CMD = 246380 
util_bw = 17177 
Wasted_Col = 55010 
Wasted_Row = 35423 
Idle = 138770 

BW Util Bottlenecks: 
RCDc_limit = 63933 
RCDWRc_limit = 1610 
WTRc_limit = 4315 
RTWc_limit = 9894 
CCDLc_limit = 6014 
rwq = 0 
CCDLc_limit_alone = 4806 
WTRc_limit_alone = 3818 
RTWc_limit_alone = 9183 

Commands details: 
total_CMD = 246380 
n_nop = 218000 
Read = 14333 
Write = 0 
L2_Alloc = 0 
L2_WB = 2844 
n_act = 6736 
n_pre = 6720 
n_ref = 0 
n_req = 15044 
total_req = 17177 

Dual Bus Interface Util: 
issued_total_row = 13456 
issued_total_col = 17177 
Row_Bus_Util =  0.054615 
CoL_Bus_Util = 0.069718 
Either_Row_CoL_Bus_Util = 0.115188 
Issued_on_Two_Bus_Simul_Util = 0.009144 
issued_two_Eff = 0.079387 
queue_avg = 1.990336 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.99034
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=246380 n_nop=217537 n_act=6918 n_pre=6902 n_ref_event=0 n_req=15053 n_rd=14336 n_rd_L2_A=0 n_write=0 n_wr_bk=2866 bw_util=0.06982
n_activity=151237 dram_eff=0.1137
bk0: 916a 231644i bk1: 924a 231689i bk2: 923a 231603i bk3: 928a 230699i bk4: 949a 231363i bk5: 952a 231722i bk6: 933a 231335i bk7: 923a 231286i bk8: 845a 231418i bk9: 852a 231660i bk10: 845a 231172i bk11: 856a 230922i bk12: 882a 231584i bk13: 880a 230379i bk14: 864a 231616i bk15: 864a 232446i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.540424
Row_Buffer_Locality_read = 0.547642
Row_Buffer_Locality_write = 0.396095
Bank_Level_Parallism = 2.343194
Bank_Level_Parallism_Col = 2.041348
Bank_Level_Parallism_Ready = 1.708697
write_to_read_ratio_blp_rw_average = 0.073446
GrpLevelPara = 1.471285 

BW Util details:
bwutil = 0.069819 
total_CMD = 246380 
util_bw = 17202 
Wasted_Col = 55969 
Wasted_Row = 35482 
Idle = 137727 

BW Util Bottlenecks: 
RCDc_limit = 65696 
RCDWRc_limit = 1835 
WTRc_limit = 3463 
RTWc_limit = 12193 
CCDLc_limit = 6051 
rwq = 0 
CCDLc_limit_alone = 4761 
WTRc_limit_alone = 3072 
RTWc_limit_alone = 11294 

Commands details: 
total_CMD = 246380 
n_nop = 217537 
Read = 14336 
Write = 0 
L2_Alloc = 0 
L2_WB = 2866 
n_act = 6918 
n_pre = 6902 
n_ref = 0 
n_req = 15053 
total_req = 17202 

Dual Bus Interface Util: 
issued_total_row = 13820 
issued_total_col = 17202 
Row_Bus_Util =  0.056092 
CoL_Bus_Util = 0.069819 
Either_Row_CoL_Bus_Util = 0.117067 
Issued_on_Two_Bus_Simul_Util = 0.008844 
issued_two_Eff = 0.075547 
queue_avg = 1.839894 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.83989
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=246380 n_nop=217885 n_act=6800 n_pre=6784 n_ref_event=0 n_req=14983 n_rd=14273 n_rd_L2_A=0 n_write=0 n_wr_bk=2840 bw_util=0.06946
n_activity=149365 dram_eff=0.1146
bk0: 916a 231539i bk1: 896a 232118i bk2: 908a 231004i bk3: 920a 231502i bk4: 956a 231701i bk5: 948a 231502i bk6: 929a 230307i bk7: 924a 229969i bk8: 848a 232002i bk9: 840a 232055i bk10: 848a 230915i bk11: 864a 230927i bk12: 869a 231010i bk13: 874a 230874i bk14: 864a 231596i bk15: 869a 231528i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.546152
Row_Buffer_Locality_read = 0.553072
Row_Buffer_Locality_write = 0.407042
Bank_Level_Parallism = 2.377089
Bank_Level_Parallism_Col = 2.108192
Bank_Level_Parallism_Ready = 1.784316
write_to_read_ratio_blp_rw_average = 0.079472
GrpLevelPara = 1.477049 

BW Util details:
bwutil = 0.069458 
total_CMD = 246380 
util_bw = 17113 
Wasted_Col = 55384 
Wasted_Row = 35414 
Idle = 138469 

BW Util Bottlenecks: 
RCDc_limit = 64588 
RCDWRc_limit = 1872 
WTRc_limit = 4039 
RTWc_limit = 13481 
CCDLc_limit = 6338 
rwq = 0 
CCDLc_limit_alone = 4680 
WTRc_limit_alone = 3513 
RTWc_limit_alone = 12349 

Commands details: 
total_CMD = 246380 
n_nop = 217885 
Read = 14273 
Write = 0 
L2_Alloc = 0 
L2_WB = 2840 
n_act = 6800 
n_pre = 6784 
n_ref = 0 
n_req = 14983 
total_req = 17113 

Dual Bus Interface Util: 
issued_total_row = 13584 
issued_total_col = 17113 
Row_Bus_Util =  0.055134 
CoL_Bus_Util = 0.069458 
Either_Row_CoL_Bus_Util = 0.115655 
Issued_on_Two_Bus_Simul_Util = 0.008937 
issued_two_Eff = 0.077277 
queue_avg = 1.929454 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.92945
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=246380 n_nop=218166 n_act=6692 n_pre=6676 n_ref_event=0 n_req=15005 n_rd=14292 n_rd_L2_A=0 n_write=0 n_wr_bk=2849 bw_util=0.06957
n_activity=147879 dram_eff=0.1159
bk0: 916a 231572i bk1: 904a 232233i bk2: 924a 231627i bk3: 914a 231919i bk4: 948a 232246i bk5: 944a 231543i bk6: 932a 230198i bk7: 921a 230671i bk8: 848a 231991i bk9: 840a 231467i bk10: 849a 230981i bk11: 846a 230733i bk12: 894a 232079i bk13: 874a 230653i bk14: 869a 231589i bk15: 869a 231147i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.554015
Row_Buffer_Locality_read = 0.563602
Row_Buffer_Locality_write = 0.361851
Bank_Level_Parallism = 2.412287
Bank_Level_Parallism_Col = 2.137694
Bank_Level_Parallism_Ready = 1.763724
write_to_read_ratio_blp_rw_average = 0.078906
GrpLevelPara = 1.489349 

BW Util details:
bwutil = 0.069571 
total_CMD = 246380 
util_bw = 17141 
Wasted_Col = 53534 
Wasted_Row = 34800 
Idle = 140905 

BW Util Bottlenecks: 
RCDc_limit = 62669 
RCDWRc_limit = 1846 
WTRc_limit = 3742 
RTWc_limit = 12961 
CCDLc_limit = 6199 
rwq = 0 
CCDLc_limit_alone = 4770 
WTRc_limit_alone = 3274 
RTWc_limit_alone = 12000 

Commands details: 
total_CMD = 246380 
n_nop = 218166 
Read = 14292 
Write = 0 
L2_Alloc = 0 
L2_WB = 2849 
n_act = 6692 
n_pre = 6676 
n_ref = 0 
n_req = 15005 
total_req = 17141 

Dual Bus Interface Util: 
issued_total_row = 13368 
issued_total_col = 17141 
Row_Bus_Util =  0.054258 
CoL_Bus_Util = 0.069571 
Either_Row_CoL_Bus_Util = 0.114514 
Issued_on_Two_Bus_Simul_Util = 0.009315 
issued_two_Eff = 0.081343 
queue_avg = 2.150402 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.1504
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=246380 n_nop=217996 n_act=6712 n_pre=6696 n_ref_event=0 n_req=15057 n_rd=14343 n_rd_L2_A=0 n_write=0 n_wr_bk=2856 bw_util=0.06981
n_activity=150195 dram_eff=0.1145
bk0: 905a 232265i bk1: 897a 232709i bk2: 928a 230966i bk3: 932a 230524i bk4: 957a 231298i bk5: 948a 232377i bk6: 924a 231468i bk7: 925a 231541i bk8: 848a 231787i bk9: 840a 232370i bk10: 852a 231591i bk11: 872a 231237i bk12: 889a 231039i bk13: 894a 231621i bk14: 864a 232286i bk15: 868a 230961i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.554227
Row_Buffer_Locality_read = 0.561807
Row_Buffer_Locality_write = 0.401961
Bank_Level_Parallism = 2.345977
Bank_Level_Parallism_Col = 2.070192
Bank_Level_Parallism_Ready = 1.792313
write_to_read_ratio_blp_rw_average = 0.071655
GrpLevelPara = 1.463428 

BW Util details:
bwutil = 0.069807 
total_CMD = 246380 
util_bw = 17199 
Wasted_Col = 54267 
Wasted_Row = 35567 
Idle = 139347 

BW Util Bottlenecks: 
RCDc_limit = 63216 
RCDWRc_limit = 1715 
WTRc_limit = 4396 
RTWc_limit = 10372 
CCDLc_limit = 6309 
rwq = 0 
CCDLc_limit_alone = 4961 
WTRc_limit_alone = 3848 
RTWc_limit_alone = 9572 

Commands details: 
total_CMD = 246380 
n_nop = 217996 
Read = 14343 
Write = 0 
L2_Alloc = 0 
L2_WB = 2856 
n_act = 6712 
n_pre = 6696 
n_ref = 0 
n_req = 15057 
total_req = 17199 

Dual Bus Interface Util: 
issued_total_row = 13408 
issued_total_col = 17199 
Row_Bus_Util =  0.054420 
CoL_Bus_Util = 0.069807 
Either_Row_CoL_Bus_Util = 0.115204 
Issued_on_Two_Bus_Simul_Util = 0.009023 
issued_two_Eff = 0.078319 
queue_avg = 1.994513 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.99451
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=246380 n_nop=217826 n_act=6842 n_pre=6826 n_ref_event=0 n_req=15005 n_rd=14292 n_rd_L2_A=0 n_write=0 n_wr_bk=2849 bw_util=0.06957
n_activity=149923 dram_eff=0.1143
bk0: 920a 231802i bk1: 904a 232596i bk2: 924a 231769i bk3: 916a 231939i bk4: 948a 231095i bk5: 952a 231080i bk6: 924a 230503i bk7: 916a 230341i bk8: 856a 230842i bk9: 837a 231650i bk10: 850a 230990i bk11: 840a 232229i bk12: 889a 231507i bk13: 882a 230874i bk14: 865a 231554i bk15: 869a 231311i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.544019
Row_Buffer_Locality_read = 0.552267
Row_Buffer_Locality_write = 0.378682
Bank_Level_Parallism = 2.381003
Bank_Level_Parallism_Col = 2.078117
Bank_Level_Parallism_Ready = 1.689808
write_to_read_ratio_blp_rw_average = 0.074119
GrpLevelPara = 1.474553 

BW Util details:
bwutil = 0.069571 
total_CMD = 246380 
util_bw = 17141 
Wasted_Col = 54926 
Wasted_Row = 35032 
Idle = 139281 

BW Util Bottlenecks: 
RCDc_limit = 64587 
RCDWRc_limit = 1807 
WTRc_limit = 4432 
RTWc_limit = 11904 
CCDLc_limit = 6320 
rwq = 0 
CCDLc_limit_alone = 4909 
WTRc_limit_alone = 3901 
RTWc_limit_alone = 11024 

Commands details: 
total_CMD = 246380 
n_nop = 217826 
Read = 14292 
Write = 0 
L2_Alloc = 0 
L2_WB = 2849 
n_act = 6842 
n_pre = 6826 
n_ref = 0 
n_req = 15005 
total_req = 17141 

Dual Bus Interface Util: 
issued_total_row = 13668 
issued_total_col = 17141 
Row_Bus_Util =  0.055475 
CoL_Bus_Util = 0.069571 
Either_Row_CoL_Bus_Util = 0.115894 
Issued_on_Two_Bus_Simul_Util = 0.009153 
issued_two_Eff = 0.078973 
queue_avg = 2.017781 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.01778
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=246380 n_nop=218071 n_act=6711 n_pre=6695 n_ref_event=0 n_req=15039 n_rd=14318 n_rd_L2_A=0 n_write=0 n_wr_bk=2884 bw_util=0.06982
n_activity=149541 dram_eff=0.115
bk0: 928a 230952i bk1: 909a 231974i bk2: 928a 230719i bk3: 920a 231878i bk4: 960a 229957i bk5: 952a 231405i bk6: 920a 230580i bk7: 920a 230745i bk8: 848a 231136i bk9: 840a 232087i bk10: 848a 231258i bk11: 861a 231395i bk12: 888a 231890i bk13: 870a 231990i bk14: 865a 232417i bk15: 861a 233143i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.553760
Row_Buffer_Locality_read = 0.562090
Row_Buffer_Locality_write = 0.388350
Bank_Level_Parallism = 2.384267
Bank_Level_Parallism_Col = 2.100727
Bank_Level_Parallism_Ready = 1.737414
write_to_read_ratio_blp_rw_average = 0.074527
GrpLevelPara = 1.475909 

BW Util details:
bwutil = 0.069819 
total_CMD = 246380 
util_bw = 17202 
Wasted_Col = 54180 
Wasted_Row = 34979 
Idle = 140019 

BW Util Bottlenecks: 
RCDc_limit = 62931 
RCDWRc_limit = 1847 
WTRc_limit = 4359 
RTWc_limit = 12213 
CCDLc_limit = 6110 
rwq = 0 
CCDLc_limit_alone = 4646 
WTRc_limit_alone = 3825 
RTWc_limit_alone = 11283 

Commands details: 
total_CMD = 246380 
n_nop = 218071 
Read = 14318 
Write = 0 
L2_Alloc = 0 
L2_WB = 2884 
n_act = 6711 
n_pre = 6695 
n_ref = 0 
n_req = 15039 
total_req = 17202 

Dual Bus Interface Util: 
issued_total_row = 13406 
issued_total_col = 17202 
Row_Bus_Util =  0.054412 
CoL_Bus_Util = 0.069819 
Either_Row_CoL_Bus_Util = 0.114900 
Issued_on_Two_Bus_Simul_Util = 0.009331 
issued_two_Eff = 0.081211 
queue_avg = 2.010118 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.01012
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=246380 n_nop=218199 n_act=6683 n_pre=6667 n_ref_event=0 n_req=15002 n_rd=14290 n_rd_L2_A=0 n_write=0 n_wr_bk=2845 bw_util=0.06955
n_activity=148423 dram_eff=0.1154
bk0: 913a 231845i bk1: 908a 231776i bk2: 916a 231762i bk3: 917a 232400i bk4: 952a 231398i bk5: 956a 230622i bk6: 929a 231785i bk7: 916a 230743i bk8: 844a 231171i bk9: 852a 232056i bk10: 848a 230471i bk11: 841a 231386i bk12: 885a 232273i bk13: 893a 230451i bk14: 860a 231273i bk15: 860a 232638i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.554526
Row_Buffer_Locality_read = 0.562351
Row_Buffer_Locality_write = 0.397472
Bank_Level_Parallism = 2.399295
Bank_Level_Parallism_Col = 2.117559
Bank_Level_Parallism_Ready = 1.716545
write_to_read_ratio_blp_rw_average = 0.076832
GrpLevelPara = 1.486249 

BW Util details:
bwutil = 0.069547 
total_CMD = 246380 
util_bw = 17135 
Wasted_Col = 53880 
Wasted_Row = 34446 
Idle = 140919 

BW Util Bottlenecks: 
RCDc_limit = 62817 
RCDWRc_limit = 1695 
WTRc_limit = 4619 
RTWc_limit = 12122 
CCDLc_limit = 6313 
rwq = 0 
CCDLc_limit_alone = 4694 
WTRc_limit_alone = 3987 
RTWc_limit_alone = 11135 

Commands details: 
total_CMD = 246380 
n_nop = 218199 
Read = 14290 
Write = 0 
L2_Alloc = 0 
L2_WB = 2845 
n_act = 6683 
n_pre = 6667 
n_ref = 0 
n_req = 15002 
total_req = 17135 

Dual Bus Interface Util: 
issued_total_row = 13350 
issued_total_col = 17135 
Row_Bus_Util =  0.054185 
CoL_Bus_Util = 0.069547 
Either_Row_CoL_Bus_Util = 0.114380 
Issued_on_Two_Bus_Simul_Util = 0.009351 
issued_two_Eff = 0.081757 
queue_avg = 2.161933 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.16193
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=246380 n_nop=217946 n_act=6777 n_pre=6761 n_ref_event=0 n_req=15127 n_rd=14404 n_rd_L2_A=0 n_write=0 n_wr_bk=2886 bw_util=0.07018
n_activity=148823 dram_eff=0.1162
bk0: 908a 231927i bk1: 912a 231926i bk2: 924a 231237i bk3: 940a 232046i bk4: 952a 231505i bk5: 952a 231514i bk6: 934a 231085i bk7: 924a 229638i bk8: 852a 231440i bk9: 848a 231538i bk10: 868a 230425i bk11: 870a 231069i bk12: 889a 231065i bk13: 897a 231613i bk14: 862a 231777i bk15: 872a 231385i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.551993
Row_Buffer_Locality_read = 0.559220
Row_Buffer_Locality_write = 0.408022
Bank_Level_Parallism = 2.396333
Bank_Level_Parallism_Col = 2.116087
Bank_Level_Parallism_Ready = 1.804222
write_to_read_ratio_blp_rw_average = 0.068538
GrpLevelPara = 1.471380 

BW Util details:
bwutil = 0.070176 
total_CMD = 246380 
util_bw = 17290 
Wasted_Col = 54449 
Wasted_Row = 35098 
Idle = 139543 

BW Util Bottlenecks: 
RCDc_limit = 63661 
RCDWRc_limit = 1620 
WTRc_limit = 4422 
RTWc_limit = 10640 
CCDLc_limit = 5910 
rwq = 0 
CCDLc_limit_alone = 4717 
WTRc_limit_alone = 3973 
RTWc_limit_alone = 9896 

Commands details: 
total_CMD = 246380 
n_nop = 217946 
Read = 14404 
Write = 0 
L2_Alloc = 0 
L2_WB = 2886 
n_act = 6777 
n_pre = 6761 
n_ref = 0 
n_req = 15127 
total_req = 17290 

Dual Bus Interface Util: 
issued_total_row = 13538 
issued_total_col = 17290 
Row_Bus_Util =  0.054948 
CoL_Bus_Util = 0.070176 
Either_Row_CoL_Bus_Util = 0.115407 
Issued_on_Two_Bus_Simul_Util = 0.009717 
issued_two_Eff = 0.084195 
queue_avg = 2.025814 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.02581
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=246380 n_nop=217817 n_act=6783 n_pre=6767 n_ref_event=0 n_req=15083 n_rd=14365 n_rd_L2_A=0 n_write=0 n_wr_bk=2861 bw_util=0.06992
n_activity=148819 dram_eff=0.1158
bk0: 914a 231905i bk1: 909a 232814i bk2: 917a 231411i bk3: 926a 231627i bk4: 945a 231899i bk5: 957a 230992i bk6: 928a 230014i bk7: 926a 230809i bk8: 856a 231663i bk9: 851a 230704i bk10: 848a 230771i bk11: 861a 231770i bk12: 895a 232157i bk13: 897a 230908i bk14: 865a 231203i bk15: 870a 232556i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.550288
Row_Buffer_Locality_read = 0.556909
Row_Buffer_Locality_write = 0.417827
Bank_Level_Parallism = 2.377635
Bank_Level_Parallism_Col = 2.069871
Bank_Level_Parallism_Ready = 1.670672
write_to_read_ratio_blp_rw_average = 0.070905
GrpLevelPara = 1.473593 

BW Util details:
bwutil = 0.069916 
total_CMD = 246380 
util_bw = 17226 
Wasted_Col = 54380 
Wasted_Row = 35206 
Idle = 139568 

BW Util Bottlenecks: 
RCDc_limit = 64077 
RCDWRc_limit = 1724 
WTRc_limit = 5603 
RTWc_limit = 10623 
CCDLc_limit = 6685 
rwq = 0 
CCDLc_limit_alone = 5139 
WTRc_limit_alone = 4858 
RTWc_limit_alone = 9822 

Commands details: 
total_CMD = 246380 
n_nop = 217817 
Read = 14365 
Write = 0 
L2_Alloc = 0 
L2_WB = 2861 
n_act = 6783 
n_pre = 6767 
n_ref = 0 
n_req = 15083 
total_req = 17226 

Dual Bus Interface Util: 
issued_total_row = 13550 
issued_total_col = 17226 
Row_Bus_Util =  0.054996 
CoL_Bus_Util = 0.069916 
Either_Row_CoL_Bus_Util = 0.115931 
Issued_on_Two_Bus_Simul_Util = 0.008982 
issued_two_Eff = 0.077478 
queue_avg = 2.032531 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.03253
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=246380 n_nop=217716 n_act=6931 n_pre=6915 n_ref_event=0 n_req=14976 n_rd=14263 n_rd_L2_A=0 n_write=0 n_wr_bk=2852 bw_util=0.06947
n_activity=151126 dram_eff=0.1132
bk0: 904a 232283i bk1: 910a 231605i bk2: 916a 231769i bk3: 925a 232440i bk4: 944a 231273i bk5: 952a 231595i bk6: 924a 230058i bk7: 929a 230398i bk8: 840a 231863i bk9: 836a 231592i bk10: 849a 230896i bk11: 848a 230671i bk12: 878a 230539i bk13: 868a 230094i bk14: 876a 231405i bk15: 864a 231682i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.537193
Row_Buffer_Locality_read = 0.542873
Row_Buffer_Locality_write = 0.423562
Bank_Level_Parallism = 2.362061
Bank_Level_Parallism_Col = 2.069607
Bank_Level_Parallism_Ready = 1.736196
write_to_read_ratio_blp_rw_average = 0.071602
GrpLevelPara = 1.471990 

BW Util details:
bwutil = 0.069466 
total_CMD = 246380 
util_bw = 17115 
Wasted_Col = 55785 
Wasted_Row = 35858 
Idle = 137622 

BW Util Bottlenecks: 
RCDc_limit = 65579 
RCDWRc_limit = 1741 
WTRc_limit = 4267 
RTWc_limit = 11927 
CCDLc_limit = 6249 
rwq = 0 
CCDLc_limit_alone = 4810 
WTRc_limit_alone = 3696 
RTWc_limit_alone = 11059 

Commands details: 
total_CMD = 246380 
n_nop = 217716 
Read = 14263 
Write = 0 
L2_Alloc = 0 
L2_WB = 2852 
n_act = 6931 
n_pre = 6915 
n_ref = 0 
n_req = 14976 
total_req = 17115 

Dual Bus Interface Util: 
issued_total_row = 13846 
issued_total_col = 17115 
Row_Bus_Util =  0.056198 
CoL_Bus_Util = 0.069466 
Either_Row_CoL_Bus_Util = 0.116341 
Issued_on_Two_Bus_Simul_Util = 0.009323 
issued_two_Eff = 0.080135 
queue_avg = 1.925262 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.92526
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=246380 n_nop=218108 n_act=6734 n_pre=6718 n_ref_event=0 n_req=15011 n_rd=14300 n_rd_L2_A=0 n_write=0 n_wr_bk=2835 bw_util=0.06955
n_activity=149135 dram_eff=0.1149
bk0: 897a 232989i bk1: 916a 232531i bk2: 918a 231886i bk3: 928a 231729i bk4: 937a 232049i bk5: 949a 231945i bk6: 921a 230447i bk7: 926a 230505i bk8: 844a 230603i bk9: 856a 231228i bk10: 859a 230960i bk11: 858a 230461i bk12: 875a 231830i bk13: 886a 231796i bk14: 861a 231860i bk15: 869a 231577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.551396
Row_Buffer_Locality_read = 0.557762
Row_Buffer_Locality_write = 0.423347
Bank_Level_Parallism = 2.389506
Bank_Level_Parallism_Col = 2.094928
Bank_Level_Parallism_Ready = 1.720397
write_to_read_ratio_blp_rw_average = 0.071706
GrpLevelPara = 1.480356 

BW Util details:
bwutil = 0.069547 
total_CMD = 246380 
util_bw = 17135 
Wasted_Col = 53877 
Wasted_Row = 34740 
Idle = 140628 

BW Util Bottlenecks: 
RCDc_limit = 63271 
RCDWRc_limit = 1643 
WTRc_limit = 4254 
RTWc_limit = 11187 
CCDLc_limit = 5893 
rwq = 0 
CCDLc_limit_alone = 4584 
WTRc_limit_alone = 3717 
RTWc_limit_alone = 10415 

Commands details: 
total_CMD = 246380 
n_nop = 218108 
Read = 14300 
Write = 0 
L2_Alloc = 0 
L2_WB = 2835 
n_act = 6734 
n_pre = 6718 
n_ref = 0 
n_req = 15011 
total_req = 17135 

Dual Bus Interface Util: 
issued_total_row = 13452 
issued_total_col = 17135 
Row_Bus_Util =  0.054599 
CoL_Bus_Util = 0.069547 
Either_Row_CoL_Bus_Util = 0.114750 
Issued_on_Two_Bus_Simul_Util = 0.009396 
issued_two_Eff = 0.081883 
queue_avg = 1.985794 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.98579
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=246380 n_nop=218073 n_act=6695 n_pre=6679 n_ref_event=0 n_req=15077 n_rd=14363 n_rd_L2_A=0 n_write=0 n_wr_bk=2856 bw_util=0.06989
n_activity=149672 dram_eff=0.115
bk0: 916a 232139i bk1: 913a 231851i bk2: 922a 231413i bk3: 928a 231476i bk4: 944a 231469i bk5: 952a 231664i bk6: 920a 231246i bk7: 933a 230504i bk8: 852a 231212i bk9: 860a 232373i bk10: 857a 230980i bk11: 863a 231183i bk12: 882a 230731i bk13: 893a 230702i bk14: 864a 232352i bk15: 864a 231338i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.555946
Row_Buffer_Locality_read = 0.561930
Row_Buffer_Locality_write = 0.435574
Bank_Level_Parallism = 2.378773
Bank_Level_Parallism_Col = 2.114719
Bank_Level_Parallism_Ready = 1.776294
write_to_read_ratio_blp_rw_average = 0.069093
GrpLevelPara = 1.470574 

BW Util details:
bwutil = 0.069888 
total_CMD = 246380 
util_bw = 17219 
Wasted_Col = 54467 
Wasted_Row = 35312 
Idle = 139382 

BW Util Bottlenecks: 
RCDc_limit = 63288 
RCDWRc_limit = 1465 
WTRc_limit = 4221 
RTWc_limit = 10914 
CCDLc_limit = 5881 
rwq = 0 
CCDLc_limit_alone = 4620 
WTRc_limit_alone = 3738 
RTWc_limit_alone = 10136 

Commands details: 
total_CMD = 246380 
n_nop = 218073 
Read = 14363 
Write = 0 
L2_Alloc = 0 
L2_WB = 2856 
n_act = 6695 
n_pre = 6679 
n_ref = 0 
n_req = 15077 
total_req = 17219 

Dual Bus Interface Util: 
issued_total_row = 13374 
issued_total_col = 17219 
Row_Bus_Util =  0.054282 
CoL_Bus_Util = 0.069888 
Either_Row_CoL_Bus_Util = 0.114892 
Issued_on_Two_Bus_Simul_Util = 0.009278 
issued_two_Eff = 0.080757 
queue_avg = 1.986772 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.98677
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=246380 n_nop=217742 n_act=6843 n_pre=6827 n_ref_event=0 n_req=15034 n_rd=14325 n_rd_L2_A=0 n_write=0 n_wr_bk=2836 bw_util=0.06965
n_activity=151300 dram_eff=0.1134
bk0: 912a 233231i bk1: 904a 231389i bk2: 916a 231667i bk3: 926a 230974i bk4: 952a 231912i bk5: 944a 232431i bk6: 924a 231247i bk7: 925a 231225i bk8: 857a 230179i bk9: 849a 231392i bk10: 857a 229906i bk11: 852a 231525i bk12: 899a 232055i bk13: 885a 230647i bk14: 866a 231648i bk15: 857a 231452i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.544832
Row_Buffer_Locality_read = 0.550855
Row_Buffer_Locality_write = 0.423131
Bank_Level_Parallism = 2.336667
Bank_Level_Parallism_Col = 2.043664
Bank_Level_Parallism_Ready = 1.713245
write_to_read_ratio_blp_rw_average = 0.069824
GrpLevelPara = 1.456623 

BW Util details:
bwutil = 0.069653 
total_CMD = 246380 
util_bw = 17161 
Wasted_Col = 55833 
Wasted_Row = 35808 
Idle = 137578 

BW Util Bottlenecks: 
RCDc_limit = 65121 
RCDWRc_limit = 1792 
WTRc_limit = 4155 
RTWc_limit = 11263 
CCDLc_limit = 6508 
rwq = 0 
CCDLc_limit_alone = 5006 
WTRc_limit_alone = 3570 
RTWc_limit_alone = 10346 

Commands details: 
total_CMD = 246380 
n_nop = 217742 
Read = 14325 
Write = 0 
L2_Alloc = 0 
L2_WB = 2836 
n_act = 6843 
n_pre = 6827 
n_ref = 0 
n_req = 15034 
total_req = 17161 

Dual Bus Interface Util: 
issued_total_row = 13670 
issued_total_col = 17161 
Row_Bus_Util =  0.055483 
CoL_Bus_Util = 0.069653 
Either_Row_CoL_Bus_Util = 0.116235 
Issued_on_Two_Bus_Simul_Util = 0.008901 
issued_two_Eff = 0.076577 
queue_avg = 1.963362 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.96336
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=246380 n_nop=218054 n_act=6658 n_pre=6642 n_ref_event=0 n_req=15062 n_rd=14341 n_rd_L2_A=0 n_write=0 n_wr_bk=2881 bw_util=0.0699
n_activity=149328 dram_eff=0.1153
bk0: 904a 232791i bk1: 912a 232501i bk2: 937a 232174i bk3: 928a 232020i bk4: 956a 230646i bk5: 956a 231931i bk6: 921a 231480i bk7: 928a 230276i bk8: 844a 231316i bk9: 852a 230034i bk10: 860a 231847i bk11: 848a 231073i bk12: 877a 230377i bk13: 889a 231772i bk14: 865a 232125i bk15: 864a 230692i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.557960
Row_Buffer_Locality_read = 0.561955
Row_Buffer_Locality_write = 0.478502
Bank_Level_Parallism = 2.405056
Bank_Level_Parallism_Col = 2.144620
Bank_Level_Parallism_Ready = 1.775055
write_to_read_ratio_blp_rw_average = 0.072544
GrpLevelPara = 1.483183 

BW Util details:
bwutil = 0.069900 
total_CMD = 246380 
util_bw = 17222 
Wasted_Col = 53859 
Wasted_Row = 34566 
Idle = 140733 

BW Util Bottlenecks: 
RCDc_limit = 63527 
RCDWRc_limit = 1541 
WTRc_limit = 3962 
RTWc_limit = 12475 
CCDLc_limit = 6248 
rwq = 0 
CCDLc_limit_alone = 4830 
WTRc_limit_alone = 3544 
RTWc_limit_alone = 11475 

Commands details: 
total_CMD = 246380 
n_nop = 218054 
Read = 14341 
Write = 0 
L2_Alloc = 0 
L2_WB = 2881 
n_act = 6658 
n_pre = 6642 
n_ref = 0 
n_req = 15062 
total_req = 17222 

Dual Bus Interface Util: 
issued_total_row = 13300 
issued_total_col = 17222 
Row_Bus_Util =  0.053982 
CoL_Bus_Util = 0.069900 
Either_Row_CoL_Bus_Util = 0.114969 
Issued_on_Two_Bus_Simul_Util = 0.008913 
issued_two_Eff = 0.077526 
queue_avg = 2.153073 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.15307
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=246380 n_nop=218192 n_act=6696 n_pre=6680 n_ref_event=0 n_req=15009 n_rd=14301 n_rd_L2_A=0 n_write=0 n_wr_bk=2832 bw_util=0.06954
n_activity=149228 dram_eff=0.1148
bk0: 913a 232326i bk1: 908a 231859i bk2: 916a 232367i bk3: 924a 231943i bk4: 945a 231036i bk5: 944a 230700i bk6: 924a 231456i bk7: 925a 231390i bk8: 849a 231096i bk9: 841a 230494i bk10: 859a 230743i bk11: 860a 230630i bk12: 880a 231040i bk13: 885a 231256i bk14: 868a 231634i bk15: 860a 232469i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.553868
Row_Buffer_Locality_read = 0.561919
Row_Buffer_Locality_write = 0.391243
Bank_Level_Parallism = 2.407196
Bank_Level_Parallism_Col = 2.133190
Bank_Level_Parallism_Ready = 1.761805
write_to_read_ratio_blp_rw_average = 0.075433
GrpLevelPara = 1.486262 

BW Util details:
bwutil = 0.069539 
total_CMD = 246380 
util_bw = 17133 
Wasted_Col = 53743 
Wasted_Row = 34911 
Idle = 140593 

BW Util Bottlenecks: 
RCDc_limit = 62832 
RCDWRc_limit = 1674 
WTRc_limit = 4067 
RTWc_limit = 12431 
CCDLc_limit = 6184 
rwq = 0 
CCDLc_limit_alone = 4666 
WTRc_limit_alone = 3541 
RTWc_limit_alone = 11439 

Commands details: 
total_CMD = 246380 
n_nop = 218192 
Read = 14301 
Write = 0 
L2_Alloc = 0 
L2_WB = 2832 
n_act = 6696 
n_pre = 6680 
n_ref = 0 
n_req = 15009 
total_req = 17133 

Dual Bus Interface Util: 
issued_total_row = 13376 
issued_total_col = 17133 
Row_Bus_Util =  0.054290 
CoL_Bus_Util = 0.069539 
Either_Row_CoL_Bus_Util = 0.114409 
Issued_on_Two_Bus_Simul_Util = 0.009420 
issued_two_Eff = 0.082340 
queue_avg = 2.126272 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.12627
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=246380 n_nop=218179 n_act=6621 n_pre=6605 n_ref_event=0 n_req=15026 n_rd=14314 n_rd_L2_A=0 n_write=0 n_wr_bk=2845 bw_util=0.06964
n_activity=147946 dram_eff=0.116
bk0: 909a 232408i bk1: 920a 231768i bk2: 924a 231962i bk3: 920a 231681i bk4: 944a 232698i bk5: 953a 231858i bk6: 921a 231364i bk7: 907a 231129i bk8: 854a 231558i bk9: 852a 230690i bk10: 860a 232016i bk11: 857a 231277i bk12: 881a 231320i bk13: 890a 231917i bk14: 866a 232005i bk15: 856a 232176i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.559364
Row_Buffer_Locality_read = 0.565530
Row_Buffer_Locality_write = 0.435393
Bank_Level_Parallism = 2.372211
Bank_Level_Parallism_Col = 2.102869
Bank_Level_Parallism_Ready = 1.730287
write_to_read_ratio_blp_rw_average = 0.072848
GrpLevelPara = 1.480215 

BW Util details:
bwutil = 0.069644 
total_CMD = 246380 
util_bw = 17159 
Wasted_Col = 53189 
Wasted_Row = 34735 
Idle = 141297 

BW Util Bottlenecks: 
RCDc_limit = 62712 
RCDWRc_limit = 1617 
WTRc_limit = 3994 
RTWc_limit = 12074 
CCDLc_limit = 6154 
rwq = 0 
CCDLc_limit_alone = 4721 
WTRc_limit_alone = 3433 
RTWc_limit_alone = 11202 

Commands details: 
total_CMD = 246380 
n_nop = 218179 
Read = 14314 
Write = 0 
L2_Alloc = 0 
L2_WB = 2845 
n_act = 6621 
n_pre = 6605 
n_ref = 0 
n_req = 15026 
total_req = 17159 

Dual Bus Interface Util: 
issued_total_row = 13226 
issued_total_col = 17159 
Row_Bus_Util =  0.053681 
CoL_Bus_Util = 0.069644 
Either_Row_CoL_Bus_Util = 0.114461 
Issued_on_Two_Bus_Simul_Util = 0.008864 
issued_two_Eff = 0.077444 
queue_avg = 1.937373 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.93737
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=246380 n_nop=217789 n_act=6868 n_pre=6852 n_ref_event=0 n_req=14962 n_rd=14258 n_rd_L2_A=0 n_write=0 n_wr_bk=2816 bw_util=0.0693
n_activity=149150 dram_eff=0.1145
bk0: 904a 232567i bk1: 900a 231574i bk2: 916a 232000i bk3: 917a 231965i bk4: 948a 231110i bk5: 953a 232157i bk6: 921a 232041i bk7: 912a 230518i bk8: 845a 230442i bk9: 836a 232335i bk10: 860a 230823i bk11: 844a 231564i bk12: 885a 230537i bk13: 891a 231602i bk14: 866a 231918i bk15: 860a 232072i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.540970
Row_Buffer_Locality_read = 0.548464
Row_Buffer_Locality_write = 0.389205
Bank_Level_Parallism = 2.333021
Bank_Level_Parallism_Col = 2.010976
Bank_Level_Parallism_Ready = 1.673949
write_to_read_ratio_blp_rw_average = 0.069301
GrpLevelPara = 1.448809 

BW Util details:
bwutil = 0.069299 
total_CMD = 246380 
util_bw = 17074 
Wasted_Col = 55741 
Wasted_Row = 35121 
Idle = 138444 

BW Util Bottlenecks: 
RCDc_limit = 65278 
RCDWRc_limit = 1799 
WTRc_limit = 3931 
RTWc_limit = 10240 
CCDLc_limit = 6003 
rwq = 0 
CCDLc_limit_alone = 4755 
WTRc_limit_alone = 3437 
RTWc_limit_alone = 9486 

Commands details: 
total_CMD = 246380 
n_nop = 217789 
Read = 14258 
Write = 0 
L2_Alloc = 0 
L2_WB = 2816 
n_act = 6868 
n_pre = 6852 
n_ref = 0 
n_req = 14962 
total_req = 17074 

Dual Bus Interface Util: 
issued_total_row = 13720 
issued_total_col = 17074 
Row_Bus_Util =  0.055686 
CoL_Bus_Util = 0.069299 
Either_Row_CoL_Bus_Util = 0.116044 
Issued_on_Two_Bus_Simul_Util = 0.008941 
issued_two_Eff = 0.077052 
queue_avg = 1.767883 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.76788
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=246380 n_nop=218242 n_act=6661 n_pre=6645 n_ref_event=0 n_req=14995 n_rd=14280 n_rd_L2_A=0 n_write=0 n_wr_bk=2860 bw_util=0.06957
n_activity=148272 dram_eff=0.1156
bk0: 904a 232287i bk1: 902a 232551i bk2: 928a 232558i bk3: 932a 231637i bk4: 948a 231486i bk5: 956a 231695i bk6: 929a 231912i bk7: 912a 231190i bk8: 833a 231999i bk9: 850a 231017i bk10: 860a 232245i bk11: 852a 231042i bk12: 880a 230724i bk13: 872a 231365i bk14: 870a 231432i bk15: 852a 232122i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.555785
Row_Buffer_Locality_read = 0.563305
Row_Buffer_Locality_write = 0.405594
Bank_Level_Parallism = 2.369805
Bank_Level_Parallism_Col = 2.082232
Bank_Level_Parallism_Ready = 1.732030
write_to_read_ratio_blp_rw_average = 0.078148
GrpLevelPara = 1.481163 

BW Util details:
bwutil = 0.069567 
total_CMD = 246380 
util_bw = 17140 
Wasted_Col = 53561 
Wasted_Row = 34714 
Idle = 140965 

BW Util Bottlenecks: 
RCDc_limit = 62438 
RCDWRc_limit = 1755 
WTRc_limit = 3597 
RTWc_limit = 11535 
CCDLc_limit = 5917 
rwq = 0 
CCDLc_limit_alone = 4578 
WTRc_limit_alone = 3214 
RTWc_limit_alone = 10579 

Commands details: 
total_CMD = 246380 
n_nop = 218242 
Read = 14280 
Write = 0 
L2_Alloc = 0 
L2_WB = 2860 
n_act = 6661 
n_pre = 6645 
n_ref = 0 
n_req = 14995 
total_req = 17140 

Dual Bus Interface Util: 
issued_total_row = 13306 
issued_total_col = 17140 
Row_Bus_Util =  0.054006 
CoL_Bus_Util = 0.069567 
Either_Row_CoL_Bus_Util = 0.114206 
Issued_on_Two_Bus_Simul_Util = 0.009368 
issued_two_Eff = 0.082024 
queue_avg = 1.916608 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.91661
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=246380 n_nop=218243 n_act=6657 n_pre=6641 n_ref_event=0 n_req=14996 n_rd=14285 n_rd_L2_A=0 n_write=0 n_wr_bk=2844 bw_util=0.06952
n_activity=146548 dram_eff=0.1169
bk0: 921a 231818i bk1: 904a 232590i bk2: 920a 231439i bk3: 908a 232007i bk4: 952a 231670i bk5: 948a 232410i bk6: 924a 232290i bk7: 913a 229856i bk8: 856a 232382i bk9: 848a 231376i bk10: 848a 231455i bk11: 851a 230705i bk12: 882a 231751i bk13: 885a 230959i bk14: 869a 232878i bk15: 856a 231668i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.556082
Row_Buffer_Locality_read = 0.562338
Row_Buffer_Locality_write = 0.430380
Bank_Level_Parallism = 2.389292
Bank_Level_Parallism_Col = 2.100269
Bank_Level_Parallism_Ready = 1.744468
write_to_read_ratio_blp_rw_average = 0.071927
GrpLevelPara = 1.474632 

BW Util details:
bwutil = 0.069523 
total_CMD = 246380 
util_bw = 17129 
Wasted_Col = 53409 
Wasted_Row = 34021 
Idle = 141821 

BW Util Bottlenecks: 
RCDc_limit = 62486 
RCDWRc_limit = 1575 
WTRc_limit = 4547 
RTWc_limit = 10063 
CCDLc_limit = 5905 
rwq = 0 
CCDLc_limit_alone = 4611 
WTRc_limit_alone = 4007 
RTWc_limit_alone = 9309 

Commands details: 
total_CMD = 246380 
n_nop = 218243 
Read = 14285 
Write = 0 
L2_Alloc = 0 
L2_WB = 2844 
n_act = 6657 
n_pre = 6641 
n_ref = 0 
n_req = 14996 
total_req = 17129 

Dual Bus Interface Util: 
issued_total_row = 13298 
issued_total_col = 17129 
Row_Bus_Util =  0.053974 
CoL_Bus_Util = 0.069523 
Either_Row_CoL_Bus_Util = 0.114202 
Issued_on_Two_Bus_Simul_Util = 0.009295 
issued_two_Eff = 0.081387 
queue_avg = 1.932036 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.93204
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=246380 n_nop=218122 n_act=6655 n_pre=6639 n_ref_event=0 n_req=15047 n_rd=14331 n_rd_L2_A=0 n_write=0 n_wr_bk=2864 bw_util=0.06979
n_activity=148601 dram_eff=0.1157
bk0: 900a 232046i bk1: 916a 231765i bk2: 920a 232604i bk3: 920a 231279i bk4: 956a 231633i bk5: 956a 231492i bk6: 940a 231503i bk7: 912a 230450i bk8: 841a 231128i bk9: 852a 231861i bk10: 864a 230919i bk11: 848a 231461i bk12: 888a 230599i bk13: 889a 231827i bk14: 873a 231896i bk15: 856a 231334i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.557719
Row_Buffer_Locality_read = 0.562975
Row_Buffer_Locality_write = 0.452514
Bank_Level_Parallism = 2.393292
Bank_Level_Parallism_Col = 2.139413
Bank_Level_Parallism_Ready = 1.811515
write_to_read_ratio_blp_rw_average = 0.072923
GrpLevelPara = 1.479726 

BW Util details:
bwutil = 0.069791 
total_CMD = 246380 
util_bw = 17195 
Wasted_Col = 53899 
Wasted_Row = 34756 
Idle = 140530 

BW Util Bottlenecks: 
RCDc_limit = 63034 
RCDWRc_limit = 1460 
WTRc_limit = 4729 
RTWc_limit = 11283 
CCDLc_limit = 6150 
rwq = 0 
CCDLc_limit_alone = 4751 
WTRc_limit_alone = 4179 
RTWc_limit_alone = 10434 

Commands details: 
total_CMD = 246380 
n_nop = 218122 
Read = 14331 
Write = 0 
L2_Alloc = 0 
L2_WB = 2864 
n_act = 6655 
n_pre = 6639 
n_ref = 0 
n_req = 15047 
total_req = 17195 

Dual Bus Interface Util: 
issued_total_row = 13294 
issued_total_col = 17195 
Row_Bus_Util =  0.053957 
CoL_Bus_Util = 0.069791 
Either_Row_CoL_Bus_Util = 0.114693 
Issued_on_Two_Bus_Simul_Util = 0.009055 
issued_two_Eff = 0.078951 
queue_avg = 2.008807 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.00881
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=246380 n_nop=217905 n_act=6786 n_pre=6770 n_ref_event=0 n_req=15058 n_rd=14342 n_rd_L2_A=0 n_write=0 n_wr_bk=2864 bw_util=0.06984
n_activity=149339 dram_eff=0.1152
bk0: 921a 231112i bk1: 916a 230902i bk2: 913a 231963i bk3: 925a 231571i bk4: 953a 231082i bk5: 949a 231138i bk6: 932a 231458i bk7: 913a 231831i bk8: 852a 230948i bk9: 844a 230892i bk10: 853a 231887i bk11: 868a 231585i bk12: 885a 231600i bk13: 894a 231570i bk14: 864a 231402i bk15: 860a 231026i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.549343
Row_Buffer_Locality_read = 0.556687
Row_Buffer_Locality_write = 0.402235
Bank_Level_Parallism = 2.390809
Bank_Level_Parallism_Col = 2.105599
Bank_Level_Parallism_Ready = 1.770255
write_to_read_ratio_blp_rw_average = 0.074215
GrpLevelPara = 1.488549 

BW Util details:
bwutil = 0.069835 
total_CMD = 246380 
util_bw = 17206 
Wasted_Col = 54390 
Wasted_Row = 35134 
Idle = 139650 

BW Util Bottlenecks: 
RCDc_limit = 64039 
RCDWRc_limit = 1797 
WTRc_limit = 3938 
RTWc_limit = 12335 
CCDLc_limit = 5787 
rwq = 0 
CCDLc_limit_alone = 4492 
WTRc_limit_alone = 3540 
RTWc_limit_alone = 11438 

Commands details: 
total_CMD = 246380 
n_nop = 217905 
Read = 14342 
Write = 0 
L2_Alloc = 0 
L2_WB = 2864 
n_act = 6786 
n_pre = 6770 
n_ref = 0 
n_req = 15058 
total_req = 17206 

Dual Bus Interface Util: 
issued_total_row = 13556 
issued_total_col = 17206 
Row_Bus_Util =  0.055021 
CoL_Bus_Util = 0.069835 
Either_Row_CoL_Bus_Util = 0.115574 
Issued_on_Two_Bus_Simul_Util = 0.009282 
issued_two_Eff = 0.080316 
queue_avg = 1.964405 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.9644
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=246380 n_nop=217866 n_act=6816 n_pre=6800 n_ref_event=0 n_req=14978 n_rd=14260 n_rd_L2_A=0 n_write=0 n_wr_bk=2866 bw_util=0.06951
n_activity=149536 dram_eff=0.1145
bk0: 904a 231711i bk1: 902a 232104i bk2: 928a 231699i bk3: 924a 230909i bk4: 957a 231357i bk5: 953a 231672i bk6: 928a 230764i bk7: 920a 231393i bk8: 837a 231690i bk9: 836a 231085i bk10: 856a 231660i bk11: 848a 230314i bk12: 865a 231911i bk13: 869a 230171i bk14: 872a 232342i bk15: 861a 230751i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.544933
Row_Buffer_Locality_read = 0.552174
Row_Buffer_Locality_write = 0.401114
Bank_Level_Parallism = 2.382406
Bank_Level_Parallism_Col = 2.079479
Bank_Level_Parallism_Ready = 1.749153
write_to_read_ratio_blp_rw_average = 0.077478
GrpLevelPara = 1.473517 

BW Util details:
bwutil = 0.069511 
total_CMD = 246380 
util_bw = 17126 
Wasted_Col = 55004 
Wasted_Row = 35125 
Idle = 139125 

BW Util Bottlenecks: 
RCDc_limit = 64298 
RCDWRc_limit = 1866 
WTRc_limit = 3798 
RTWc_limit = 11973 
CCDLc_limit = 6037 
rwq = 0 
CCDLc_limit_alone = 4755 
WTRc_limit_alone = 3411 
RTWc_limit_alone = 11078 

Commands details: 
total_CMD = 246380 
n_nop = 217866 
Read = 14260 
Write = 0 
L2_Alloc = 0 
L2_WB = 2866 
n_act = 6816 
n_pre = 6800 
n_ref = 0 
n_req = 14978 
total_req = 17126 

Dual Bus Interface Util: 
issued_total_row = 13616 
issued_total_col = 17126 
Row_Bus_Util =  0.055264 
CoL_Bus_Util = 0.069511 
Either_Row_CoL_Bus_Util = 0.115732 
Issued_on_Two_Bus_Simul_Util = 0.009043 
issued_two_Eff = 0.078137 
queue_avg = 1.964396 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.9644

========= L2 cache stats =========
L2_cache_bank[0]: Access = 43729, Miss = 8704, Miss_rate = 0.199, Pending_hits = 94, Reservation_fails = 502
L2_cache_bank[1]: Access = 42157, Miss = 8670, Miss_rate = 0.206, Pending_hits = 69, Reservation_fails = 1685
L2_cache_bank[2]: Access = 44294, Miss = 8728, Miss_rate = 0.197, Pending_hits = 92, Reservation_fails = 1489
L2_cache_bank[3]: Access = 42140, Miss = 8725, Miss_rate = 0.207, Pending_hits = 78, Reservation_fails = 996
L2_cache_bank[4]: Access = 42821, Miss = 8717, Miss_rate = 0.204, Pending_hits = 65, Reservation_fails = 126
L2_cache_bank[5]: Access = 44805, Miss = 8739, Miss_rate = 0.195, Pending_hits = 81, Reservation_fails = 1528
L2_cache_bank[6]: Access = 44505, Miss = 8698, Miss_rate = 0.195, Pending_hits = 68, Reservation_fails = 1913
L2_cache_bank[7]: Access = 42210, Miss = 8695, Miss_rate = 0.206, Pending_hits = 52, Reservation_fails = 667
L2_cache_bank[8]: Access = 43690, Miss = 8740, Miss_rate = 0.200, Pending_hits = 101, Reservation_fails = 1137
L2_cache_bank[9]: Access = 41998, Miss = 8672, Miss_rate = 0.206, Pending_hits = 60, Reservation_fails = 1487
L2_cache_bank[10]: Access = 43100, Miss = 8719, Miss_rate = 0.202, Pending_hits = 64, Reservation_fails = 139
L2_cache_bank[11]: Access = 42304, Miss = 8736, Miss_rate = 0.207, Pending_hits = 98, Reservation_fails = 3557
L2_cache_bank[12]: Access = 44756, Miss = 8728, Miss_rate = 0.195, Pending_hits = 78, Reservation_fails = 1731
L2_cache_bank[13]: Access = 42352, Miss = 8676, Miss_rate = 0.205, Pending_hits = 62, Reservation_fails = 876
L2_cache_bank[14]: Access = 47795, Miss = 8737, Miss_rate = 0.183, Pending_hits = 64, Reservation_fails = 206
L2_cache_bank[15]: Access = 41245, Miss = 8693, Miss_rate = 0.211, Pending_hits = 57, Reservation_fails = 1796
L2_cache_bank[16]: Access = 43978, Miss = 8699, Miss_rate = 0.198, Pending_hits = 92, Reservation_fails = 2921
L2_cache_bank[17]: Access = 44588, Miss = 8703, Miss_rate = 0.195, Pending_hits = 72, Reservation_fails = 1492
L2_cache_bank[18]: Access = 43619, Miss = 8741, Miss_rate = 0.200, Pending_hits = 77, Reservation_fails = 1288
L2_cache_bank[19]: Access = 46999, Miss = 8775, Miss_rate = 0.187, Pending_hits = 115, Reservation_fails = 867
L2_cache_bank[20]: Access = 41412, Miss = 8720, Miss_rate = 0.211, Pending_hits = 81, Reservation_fails = 1353
L2_cache_bank[21]: Access = 45665, Miss = 8757, Miss_rate = 0.192, Pending_hits = 102, Reservation_fails = 4118
L2_cache_bank[22]: Access = 43144, Miss = 8683, Miss_rate = 0.201, Pending_hits = 78, Reservation_fails = 574
L2_cache_bank[23]: Access = 41830, Miss = 8692, Miss_rate = 0.208, Pending_hits = 75, Reservation_fails = 1762
L2_cache_bank[24]: Access = 42993, Miss = 8664, Miss_rate = 0.202, Pending_hits = 61, Reservation_fails = 533
L2_cache_bank[25]: Access = 42361, Miss = 8748, Miss_rate = 0.207, Pending_hits = 127, Reservation_fails = 3426
L2_cache_bank[26]: Access = 42899, Miss = 8709, Miss_rate = 0.203, Pending_hits = 73, Reservation_fails = 1194
L2_cache_bank[27]: Access = 44390, Miss = 8766, Miss_rate = 0.197, Pending_hits = 88, Reservation_fails = 747
L2_cache_bank[28]: Access = 42646, Miss = 8735, Miss_rate = 0.205, Pending_hits = 61, Reservation_fails = 1264
L2_cache_bank[29]: Access = 43954, Miss = 8702, Miss_rate = 0.198, Pending_hits = 66, Reservation_fails = 1868
L2_cache_bank[30]: Access = 41628, Miss = 8716, Miss_rate = 0.209, Pending_hits = 71, Reservation_fails = 1597
L2_cache_bank[31]: Access = 42806, Miss = 8737, Miss_rate = 0.204, Pending_hits = 87, Reservation_fails = 2432
L2_cache_bank[32]: Access = 42402, Miss = 8706, Miss_rate = 0.205, Pending_hits = 64, Reservation_fails = 165
L2_cache_bank[33]: Access = 43732, Miss = 8707, Miss_rate = 0.199, Pending_hits = 85, Reservation_fails = 3179
L2_cache_bank[34]: Access = 42252, Miss = 8711, Miss_rate = 0.206, Pending_hits = 65, Reservation_fails = 1742
L2_cache_bank[35]: Access = 42840, Miss = 8715, Miss_rate = 0.203, Pending_hits = 79, Reservation_fails = 1786
L2_cache_bank[36]: Access = 42326, Miss = 8697, Miss_rate = 0.205, Pending_hits = 73, Reservation_fails = 649
L2_cache_bank[37]: Access = 41986, Miss = 8673, Miss_rate = 0.207, Pending_hits = 69, Reservation_fails = 2786
L2_cache_bank[38]: Access = 42707, Miss = 8712, Miss_rate = 0.204, Pending_hits = 74, Reservation_fails = 1143
L2_cache_bank[39]: Access = 43726, Miss = 8688, Miss_rate = 0.199, Pending_hits = 76, Reservation_fails = 1425
L2_cache_bank[40]: Access = 45197, Miss = 8732, Miss_rate = 0.193, Pending_hits = 100, Reservation_fails = 3593
L2_cache_bank[41]: Access = 43294, Miss = 8673, Miss_rate = 0.200, Pending_hits = 62, Reservation_fails = 209
L2_cache_bank[42]: Access = 42234, Miss = 8742, Miss_rate = 0.207, Pending_hits = 74, Reservation_fails = 451
L2_cache_bank[43]: Access = 43291, Miss = 8709, Miss_rate = 0.201, Pending_hits = 79, Reservation_fails = 636
L2_cache_bank[44]: Access = 42499, Miss = 8733, Miss_rate = 0.205, Pending_hits = 63, Reservation_fails = 693
L2_cache_bank[45]: Access = 44277, Miss = 8729, Miss_rate = 0.197, Pending_hits = 59, Reservation_fails = 1179
L2_cache_bank[46]: Access = 42458, Miss = 8707, Miss_rate = 0.205, Pending_hits = 66, Reservation_fails = 224
L2_cache_bank[47]: Access = 42161, Miss = 8673, Miss_rate = 0.206, Pending_hits = 56, Reservation_fails = 2176
L2_total_cache_accesses = 2076195
L2_total_cache_misses = 418231
L2_total_cache_miss_rate = 0.2014
L2_total_cache_pending_hits = 3653
L2_total_cache_reservation_fails = 69307
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1651707
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3571
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 104571
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 68546
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 238858
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 152
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 127
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 18692
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 56076
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2452
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 76
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 8
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 634
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 24
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 1998707
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 74768
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2560
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 68546
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 127
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 634
L2_cache_data_port_util = 0.099
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=2076195
icnt_total_pkts_simt_to_mem=2074195
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.76338
	minimum = 5
	maximum = 1232
Network latency average = 5.54472
	minimum = 5
	maximum = 1230
Slowest packet = 358966
Flit latency average = 5.54472
	minimum = 5
	maximum = 1230
Slowest flit = 359120
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.133412
	minimum = 0.116484 (at node 55)
	maximum = 0.162878 (at node 4)
Accepted packet rate average = 0.133412
	minimum = 0.116484 (at node 55)
	maximum = 0.162983 (at node 4)
Injected flit rate average = 0.133412
	minimum = 0.116484 (at node 55)
	maximum = 0.162878 (at node 4)
Accepted flit rate average= 0.133412
	minimum = 0.116484 (at node 55)
	maximum = 0.162983 (at node 4)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.4713 (2 samples)
	minimum = 5 (2 samples)
	maximum = 657.5 (2 samples)
Network latency average = 5.34461 (2 samples)
	minimum = 5 (2 samples)
	maximum = 656.5 (2 samples)
Flit latency average = 5.34461 (2 samples)
	minimum = 5 (2 samples)
	maximum = 656.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.186531 (2 samples)
	minimum = 0.166925 (2 samples)
	maximum = 0.220795 (2 samples)
Accepted packet rate average = 0.186531 (2 samples)
	minimum = 0.166925 (2 samples)
	maximum = 0.221828 (2 samples)
Injected flit rate average = 0.186531 (2 samples)
	minimum = 0.166925 (2 samples)
	maximum = 0.220795 (2 samples)
Accepted flit rate average = 0.186531 (2 samples)
	minimum = 0.166925 (2 samples)
	maximum = 0.221828 (2 samples)
Injected packet size average = 1 (2 samples)
Accepted packet size average = 1 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 4 hrs, 10 min, 29 sec (15029 sec)
gpgpu_simulation_rate = 1991 (inst/sec)
gpgpu_simulation_rate = 23 (cycle/sec)
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc40b347c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc40b347c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc40b347b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc40b347b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc40b347a8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc40b347a4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc40b347e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x401b10 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_Z9pagerank2PiS_S_PfS0_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z9pagerank2PiS_S_PfS0_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z9pagerank2PiS_S_PfS0_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z9pagerank2PiS_S_PfS0_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z9pagerank2PiS_S_PfS0_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z9pagerank2PiS_S_PfS0_ii'...
GPGPU-Sim PTX: reconvergence points for _Z9pagerank2PiS_S_PfS0_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x338 (pagerank.1.sm_70.ptx:173) @%p1 bra BB1_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c0 (pagerank.1.sm_70.ptx:193) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z9pagerank2PiS_S_PfS0_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z9pagerank2PiS_S_PfS0_ii'.
GPGPU-Sim PTX: pushing kernel '_Z9pagerank2PiS_S_PfS0_ii' to stream 0, gridDim= (1169,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache in Volta Archi to 128KB
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 29 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 30 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 33 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 35 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 37 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 38 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 40 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 42 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 44 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 47 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 49 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 51 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 52 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 55 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 57 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 59 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 61 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 63 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 65 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 67 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 69 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 71 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 72 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 75 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 77 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 79 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 28 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 31 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 32 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 34 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 36 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 39 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 41 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 43 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 45 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 46 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 48 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 50 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 53 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 54 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 56 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 58 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 60 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 62 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 64 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 66 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 68 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 70 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 73 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 74 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 76 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 78 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z9pagerank2PiS_S_PfS0_ii'
Destroy streams for kernel 3: size 0
kernel_name = _Z9pagerank2PiS_S_PfS0_ii 
kernel_launch_uid = 3 
gpu_sim_cycle = 9455
gpu_sim_insn = 7478645
gpu_ipc =     790.9725
gpu_tot_sim_cycle = 357286
gpu_tot_sim_insn = 37415136
gpu_tot_ipc =     104.7204
gpu_tot_issued_cta = 3507
gpu_occupancy = 79.1689% 
gpu_tot_occupancy = 77.5784% 
max_total_param_size = 0
gpu_stall_dramfull = 143263
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      11.8701
partiton_level_parallism_total  =       6.1195
partiton_level_parallism_util =      13.7911
partiton_level_parallism_util_total  =       7.8018
L2_BW  =     456.7874 GB/Sec
L2_BW_total  =     235.2312 GB/Sec
gpu_total_sim_rate=2401

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1397078
	L1I_total_cache_misses = 21002
	L1I_total_cache_miss_rate = 0.0150
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 126770
L1D_cache:
	L1D_cache_core[0]: Access = 65579, Miss = 12709, Miss_rate = 0.194, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 64889, Miss = 11932, Miss_rate = 0.184, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 65649, Miss = 12673, Miss_rate = 0.193, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 65278, Miss = 11869, Miss_rate = 0.182, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 74589, Miss = 12974, Miss_rate = 0.174, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 65278, Miss = 11829, Miss_rate = 0.181, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 65470, Miss = 11933, Miss_rate = 0.182, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 64173, Miss = 11708, Miss_rate = 0.182, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 63960, Miss = 11740, Miss_rate = 0.184, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 64586, Miss = 11924, Miss_rate = 0.185, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 63841, Miss = 11883, Miss_rate = 0.186, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 64661, Miss = 12003, Miss_rate = 0.186, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 66947, Miss = 12572, Miss_rate = 0.188, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 65720, Miss = 12407, Miss_rate = 0.189, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 65303, Miss = 12215, Miss_rate = 0.187, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 64920, Miss = 11954, Miss_rate = 0.184, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 67071, Miss = 12483, Miss_rate = 0.186, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 64584, Miss = 12131, Miss_rate = 0.188, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 64190, Miss = 11776, Miss_rate = 0.183, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 65743, Miss = 12378, Miss_rate = 0.188, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 65468, Miss = 12355, Miss_rate = 0.189, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 65201, Miss = 12309, Miss_rate = 0.189, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 67062, Miss = 12582, Miss_rate = 0.188, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 66154, Miss = 12507, Miss_rate = 0.189, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 64145, Miss = 12103, Miss_rate = 0.189, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 65885, Miss = 12382, Miss_rate = 0.188, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 65514, Miss = 12502, Miss_rate = 0.191, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 65761, Miss = 12585, Miss_rate = 0.191, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 66696, Miss = 11925, Miss_rate = 0.179, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 63785, Miss = 11355, Miss_rate = 0.178, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 65334, Miss = 11806, Miss_rate = 0.181, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 65220, Miss = 11647, Miss_rate = 0.179, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 63032, Miss = 11425, Miss_rate = 0.181, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 67060, Miss = 12306, Miss_rate = 0.184, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 65135, Miss = 11737, Miss_rate = 0.180, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 63964, Miss = 11615, Miss_rate = 0.182, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 66428, Miss = 11615, Miss_rate = 0.175, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 66046, Miss = 12197, Miss_rate = 0.185, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 64013, Miss = 11756, Miss_rate = 0.184, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 74617, Miss = 12537, Miss_rate = 0.168, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 2628951
	L1D_total_cache_misses = 484339
	L1D_total_cache_miss_rate = 0.1842
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.024
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 112224
	L1C_total_cache_misses = 5120
	L1C_total_cache_miss_rate = 0.0456
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 45712
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0
tlb_cache:
	TLB_total_cache_accesses = 0
	TLB_total_cache_misses = 0
	TLB_total_cache_pending_hits = 0
	TLB_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2107228
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 195474
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 176713
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 107104
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 5120
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 45712
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 37384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 112152
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1376076
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 21002
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 126770
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2479415
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 112224
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 149536
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1397078

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 45712
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 126770
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
450, 758, 618, 728, 786, 448, 562, 1066, 512, 512, 538, 706, 706, 622, 1014, 454, 573, 797, 573, 797, 797, 573, 657, 853, 601, 571, 713, 489, 685, 601, 767, 573, 422, 394, 534, 590, 478, 366, 534, 590, 375, 450, 599, 517, 655, 487, 487, 536, 368, 480, 396, 340, 396, 284, 452, 424, 312, 340, 310, 338, 396, 340, 480, 310, 
gpgpu_n_tot_thrd_icount = 85954880
gpgpu_n_tot_w_icount = 2686090
gpgpu_n_stall_shd_mem = 81495336
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2036091
gpgpu_n_mem_write_global = 149536
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 6763256
gpgpu_n_store_insn = 1196268
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3591168
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 45712
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:77509191	W0_Idle:3466589	W0_Scoreboard:4386098	W1:503384	W2:232134	W3:146102	W4:107190	W5:85743	W6:71325	W7:64715	W8:55828	W9:47555	W10:43662	W11:38960	W12:36705	W13:33896	W14:33175	W15:33925	W16:33776	W17:33038	W18:31774	W19:32733	W20:29501	W21:28627	W22:27417	W23:27584	W24:25747	W25:25767	W26:23752	W27:23772	W28:18095	W29:15805	W30:12304	W31:6504	W32:755595
single_issue_nums: WS0:668925	WS1:672237	WS2:669491	WS3:675437	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2870272 {8:358784,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5981440 {40:149536,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 67092280 {40:1677307,}
traffic_breakdown_coretomem[INST_ACC_R] = 5760 {8:720,}
traffic_breakdown_memtocore[CONST_ACC_R] = 6400 {40:160,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 14351360 {40:358784,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1196288 {8:149536,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 67092280 {40:1677307,}
traffic_breakdown_memtocore[INST_ACC_R] = 115200 {40:2880,}
maxmflatency = 3491 
max_icnt2mem_latency = 2169 
maxmrqlatency = 1590 
max_icnt2sh_latency = 85 
averagemflatency = 192 
avg_icnt2mem_latency = 17 
avg_mrq_latency = 47 
avg_icnt2sh_latency = 7 
mrq_lat_table:135034 	77833 	6542 	8653 	45316 	28969 	17570 	18347 	17782 	4464 	92 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1809473 	309617 	31238 	31771 	3688 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1141261 	928888 	70586 	5415 	5780 	10268 	11030 	10265 	2877 	57 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1991599 	182108 	10046 	1893 	141 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	683 	12 	9 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        40        61        18        22        20        21        26        29 
dram[1]:        64        64        64        64        64        64        64        60        64        56        33        21        24        20        22        29 
dram[2]:        64        64        64        64        64        64        61        48        25        56        22        18        40        28        33        26 
dram[3]:        64        64        64        64        64        64        60        60        52        36        20        23        24        16        35        23 
dram[4]:        64        64        64        64        64        64        64        60        55        24        15        19        34        18        35        30 
dram[5]:        64        64        64        64        64        64        64        60        49        40        19        30        17        15        21        25 
dram[6]:        64        64        64        64        64        64        56        50        30        25        19        16        40        24        18        31 
dram[7]:        64        64        64        64        64        64        56        64        37        28        29        18        23        24        18        23 
dram[8]:        64        64        64        64        64        64        64        61        48        29        16        14        28        33        21        27 
dram[9]:        64        64        64        64        64        64        64        64        52        48        33        24        23        28        15        32 
dram[10]:        64        64        64        64        64        64        61        46        56        47        28        32        36        32        19        31 
dram[11]:        64        64        64        64        64        64        64        56        48        28        20        16        24        20        19        19 
dram[12]:        64        64        64        64        64        64        63        58        38        39        18        14        18        19        34        21 
dram[13]:        64        64        64        64        64        64        64        64        52        33        32        21        21        25        27        26 
dram[14]:        64        64        64        64        64        64        61        61        28        37        23        19        32        32        24        19 
dram[15]:        64        64        64        64        64        64        64        52        40        32        24        16        20        33        23        31 
dram[16]:        64        64        64        64        64        64        64        64        40        53        19        20        23        23        18        27 
dram[17]:        64        64        64        64        64        64        64        61        56        51        28        40        28        16        18        16 
dram[18]:        64        64        64        64        64        64        61        53        38        33        34        20        36        28        17        47 
dram[19]:        64        64        64        64        64        64        60        60        40        36        16        16        19        22        36        13 
dram[20]:        64        64        64        64        64        64        64        59        36        44        18        12        25        20        27        26 
dram[21]:        64        64        64        64        64        64        64        64        33        60        16        23        28        23        26        31 
dram[22]:        64        64        64        64        64        64        53        50        44        32        19        35        36        28        24        23 
dram[23]:        64        64        64        64        64        64        64        58        40        26        20        20        30        14        38        38 
maximum service time to same row:
dram[0]:     17105      9960     11770      5888      6941     10785      6729      6579      5991      4942      8470     10338     20811     16296      9821     62528 
dram[1]:      8100      6930      8074      7998      6765      4793      4977      6068     10818      9204      6226      6946      5629      4758     13966      8723 
dram[2]:      7666     14818      6803      7098      8654     18037      8658      7212      8201      6887      6187     15240      5563     10566     10968      8625 
dram[3]:      8931     13926      3580     12571      7162      5308      5508     10012      8461     11807      3894      5809      6530      6607      8960      8929 
dram[4]:     10964     16586      7819      8445      7334     13010      5297      9857     10064      7472      6136      7748      8231     12239     10314     15639 
dram[5]:     11736      5468     10197      7580      6493      4636     10739      5728      5573      5929     10740      7396      6729     13006     10286      9187 
dram[6]:      6427     15887      6668      6938     12011     11128      5692      3788     11329      5280      7186      5164     10744     21271      5685      7213 
dram[7]:     12833     10758      7657      7235      9796     20774      5407      9106     41571      8987      7168      7412      6922      5099     10942      8700 
dram[8]:      8390     36103      7391      3962     15857     10114      7973     14020      9189     25856      9065      8503     23060      8819      9271     10882 
dram[9]:     17641      5402      4389     12449      3968      9418      5322      4661     12033      5674      5029      5124      7584      6694      7207      9384 
dram[10]:     12029     67786      5837     28526      5256      7356      5930      5435     11731      5272     10334      7809      8228      9036      9199     13418 
dram[11]:      7272     86942      6693      9365      7185      8287      5808      5908      5911      5074      7981      4063     44351      3791     14694      6527 
dram[12]:     13747     10615      7136     13181     18582      8745      9398      7069     13130      5677      8882      5033      6875     11160     12492     10346 
dram[13]:     10052     16133      6699      5701      5533      5450      5297      6863      8455     17984      4349      6416      6414     13131     14073      9963 
dram[14]:     14407     12031      7702     12240      8653      8332      6672      6645     11829     10366      4434      5148     10171     10366     12221     13813 
dram[15]:     16565     14262      5997      6497      3764      8925      5126      4861      5131      3484      5933      5238      8937     19700     10876      8376 
dram[16]:     41296      9960      4805      5888      9875      3814      7044      5324      6436      8110     11187      5930     17475      9848      9689      9522 
dram[17]:     18799     11829      7883      5731      6742      6421      7964      9376      5826      6586     12309      8034     11177      7504      9218      8269 
dram[18]:     53957     25216      6913     14545      9103      4787      6633      4637      8592     13390     15406      3894      9305     23876      8037     37148 
dram[19]:      8457     15569     25087      7467     14664     12589     11089      5475     12120      9909      8195      3591      4342      4719     17833      4873 
dram[20]:     34241      8412      6391      5360      4787      7731      8813      4288     48290     11208      8467      4413     12661      5030     12580      5304 
dram[21]:      8867     11766     26232     12827      6005      9000      7721      7861      6410      8767     12594      9168      4486      6703      7668      8543 
dram[22]:     30143      9969      5599      7571      9406     13302      7139      8933     10408      6942      8638      7650     31195      7194     10329      9930 
dram[23]:      6593     19987      4810     10619      7220      8918      7769      7275      8421      9599      8715      5037      8331      5048     29352     14465 
average row accesses per activate:
dram[0]:  2.363409  2.237410  2.260563  2.462532  2.494975  2.427861  2.461153  2.366265  2.198020  1.993273  1.991131  2.173913  2.199052  2.060674  2.199513  2.229829 
dram[1]:  2.341584  2.173121  2.190804  2.343980  2.339578  2.404819  2.294253  2.378973  2.470914  2.078522  2.004454  2.124413  2.180328  2.036957  2.204878  2.260000 
dram[2]:  2.176201  2.244755  2.184091  2.220183  2.344340  2.476427  2.287703  2.240826  2.091335  2.064220  1.975664  2.049887  2.183099  1.972340  2.112149  2.248756 
dram[3]:  2.292566  2.183529  2.104911  2.248826  2.440389  2.293303  2.204036  2.317536  2.217822  2.160584  2.078886  2.145882  2.098398  2.076576  2.183575  2.235872 
dram[4]:  2.193548  2.282238  2.413534  2.261905  2.513924  2.439506  2.225734  2.256944  2.201474  2.139759  2.043280  2.074246  2.478947  2.008715  2.227384  2.203390 
dram[5]:  2.257211  2.382051  2.180180  2.186517  2.373523  2.526718  2.334928  2.271462  2.093458  2.171149  2.189781  2.169811  2.220379  2.242857  2.173077  2.154028 
dram[6]:  2.259434  2.345000  2.309353  2.263658  2.358670  2.446079  2.164080  2.083871  2.097448  2.135266  2.027088  2.114286  2.307882  2.059735  2.124413  2.054176 
dram[7]:  2.230415  2.226415  2.127473  2.254118  2.215385  2.428224  2.209091  2.223744  2.164251  2.187192  2.164251  2.159145  2.431169  2.185714  2.234568  2.475275 
dram[8]:  2.366584  2.261391  2.226635  2.403023  2.482587  2.289954  2.553247  2.143805  2.055300  2.222222  1.995546  2.062645  2.330000  2.114607  2.137767  2.380952 
dram[9]:  2.182870  2.241135  2.102620  2.469849  2.428224  2.299539  2.246014  2.135371  2.200489  2.174757  2.135198  2.225182  2.247002  2.260766  2.229630  2.171021 
dram[10]:  2.209302  2.471204  2.150901  2.308612  2.454094  2.308046  2.067511  2.219457  2.188862  1.982379  2.064516  2.238916  2.411765  2.218310  2.109557  2.271144 
dram[11]:  2.287805  2.202797  2.146396  2.410000  2.281755  2.320930  2.117137  2.254587  2.171149  2.022883  2.066820  1.986696  2.085586  1.932489  2.246944  2.104651 
dram[12]:  2.363868  2.437340  2.233645  2.240741  2.453634  2.395181  2.181614  2.297424  1.926566  2.207317  2.159524  2.004425  2.224096  2.311881  2.165865  2.151300 
dram[13]:  2.318735  2.354839  2.258824  2.360976  2.415648  2.359338  2.258140  2.248291  2.147971  2.389474  2.085253  2.143529  2.128146  2.183295  2.260000  2.157518 
dram[14]:  2.534759  2.131818  2.195853  2.218391  2.470297  2.421569  2.323810  2.325416  1.980306  2.043280  1.933761  2.117647  2.332512  2.096629  2.080275  2.076566 
dram[15]:  2.356784  2.393939  2.453634  2.456853  2.382423  2.585052  2.444724  2.226757  2.041190  1.939655  2.281407  2.064516  2.095023  2.257831  2.229064  2.117096 
dram[16]:  2.420918  2.234597  2.412658  2.366093  2.383132  2.245455  2.452261  2.323040  2.090909  1.984375  2.169857  2.026786  2.178404  2.190141  2.227941  2.230769 
dram[17]:  2.291262  2.254118  2.343066  2.336585  2.507614  2.479012  2.367397  2.344743  2.095128  2.040816  2.230958  2.139480  2.243961  2.356784  2.204380  2.128572 
dram[18]:  2.171296  2.135011  2.313107  2.234192  2.231461  2.436585  2.475827  2.072961  2.034168  2.213032  2.045045  2.050575  2.050550  2.230404  2.087558  2.145585 
dram[19]:  2.271186  2.320099  2.494845  2.414392  2.398551  2.416867  2.494924  2.257009  2.133172  2.064368  2.298734  2.045455  2.004320  2.164706  2.232843  2.099057 
dram[20]:  2.235431  2.321782  2.297362  2.277778  2.422330  2.416058  2.520618  2.088553  2.323907  2.108235  2.169492  1.980176  2.251816  2.185012  2.351421  2.175183 
dram[21]:  2.200472  2.279904  2.425317  2.177273  2.476543  2.416867  2.522843  2.180587  2.116667  2.222222  2.082192  2.083721  2.233890  2.421189  2.204819  2.196560 
dram[22]:  2.219908  2.131991  2.343210  2.334141  2.430657  2.264237  2.370192  2.375921  2.027027  2.055300  2.241293  2.081818  2.226730  2.297561  2.137116  2.024775 
dram[23]:  2.217494  2.197183  2.390123  2.208716  2.392857  2.454545  2.262673  2.324582  2.025172  2.065421  2.157518  1.969231  2.265509  1.934599  2.392670  2.008929 
average row locality = 360602/161923 = 2.226997
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       910       900       924       916       948       934       928       928       840       841       850       852       880       869       864       870 
dram[1]:       912       917       916       917       953       952       944       921       844       852       852       857       883       889       864       864 
dram[2]:       916       924       923       928       949       952       933       923       845       852       845       856       882       880       864       864 
dram[3]:       920       896       908       920       956       948       929       924       848       840       848       864       869       874       864       869 
dram[4]:       916       904       924       914       948       944       932       921       848       840       849       846       894       874       869       869 
dram[5]:       905       897       928       932       957       948       924       925       848       840       852       872       889       894       864       868 
dram[6]:       920       904       924       916       948       952       924       916       856       837       850       840       889       882       865       869 
dram[7]:       928       909       928       920       960       952       920       920       848       840       848       861       888       870       865       861 
dram[8]:       913       908       916       917       952       956       929       916       844       852       848       841       885       893       860       860 
dram[9]:       908       912       924       940       952       952       934       924       852       848       868       870       889       897       862       872 
dram[10]:       914       909       917       926       945       957       928       926       856       851       848       861       895       897       865       870 
dram[11]:       904       910       916       925       944       952       924       929       840       836       849       848       878       868       876       864 
dram[12]:       897       916       918       928       937       949       921       926       844       856       859       858       875       886       861       869 
dram[13]:       916       913       922       928       944       952       920       933       852       860       857       863       882       893       864       864 
dram[14]:       912       904       916       926       952       944       924       925       857       849       857       852       899       885       866       857 
dram[15]:       904       912       937       928       956       956       921       928       844       852       860       848       877       889       865       864 
dram[16]:       913       908       916       924       945       944       924       925       849       841       859       860       880       885       868       860 
dram[17]:       909       920       924       920       944       957       921       907       854       852       860       857       881       890       866       856 
dram[18]:       904       900       916       917       948       953       921       912       845       836       860       844       885       891       866       860 
dram[19]:       904       902       928       932       948       956       929       912       833       850       860       852       880       872       870       852 
dram[20]:       921       904       920       908       952       948       924       913       856       848       848       851       882       885       869       856 
dram[21]:       900       916       920       920       956       956       940       912       841       852       864       848       888       889       873       856 
dram[22]:       921       916       913       925       953       949       932       913       852       844       853       868       885       894       864       860 
dram[23]:       904       902       928       924       957       953       928       920       837       836       856       848       865       869       872       861 
total dram reads = 343475
bank skew: 960/833 = 1.15
chip skew: 14404/14254 = 1.01
number of total write accesses:
dram[0]:        33        33        39        37        45        42        54        54        48        48        48        48        48        48        40        42 
dram[1]:        34        37        37        37        46        46        54        52        48        48        48        48        48        48        40        40 
dram[2]:        35        39        38        40        45        46        53        54        48        48        48        48        48        47        40        40 
dram[3]:        36        32        35        38        47        45        54        54        48        48        48        48        48        48        40        41 
dram[4]:        36        34        39        36        45        44        54        54        48        48        48        48        48        48        42        41 
dram[5]:        34        32        40        41        47        45        52        54        48        48        48        48        48        48        40        41 
dram[6]:        38        34        39        37        45        46        52        53        48        47        48        48        48        49        40        41 
dram[7]:        40        35        40        38        48        46        52        54        48        48        48        48        48        48        40        40 
dram[8]:        36        35        37        37        46        47        54        53        48        48        48        48        47        48        40        40 
dram[9]:        35        36        39        43        46        46        52        54        48        48        48        49        48        48        41        42 
dram[10]:        36        35        38        39        44        47        52        55        48        49        48        48        48        48        40        43 
dram[11]:        34        35        37        39        44        46        52        54        48        48        48        48        48        48        43        41 
dram[12]:        32        37        38        40        42        45        52        55        48        49        48        48        48        48        40        41 
dram[13]:        37        36        38        40        44        46        51        54        48        48        48        48        48        48        40        40 
dram[14]:        36        34        37        39        46        44        52        54        48        48        48        48        48        48        41        38 
dram[15]:        34        36        42        40        47        47        52        54        48        48        48        48        49        48        40        40 
dram[16]:        36        35        37        39        44        44        52        53        48        48        48        48        48        48        41        39 
dram[17]:        35        38        39        38        44        47        52        52        49        48        48        48        48        48        40        38 
dram[18]:        34        33        37        37        45        46        52        54        48        47        48        48        48        48        40        39 
dram[19]:        34        33        40        41        45        47        54        54        48        48        48        48        48        48        41        38 
dram[20]:        38        34        38        35        46        45        54        54        48        48        48        48        48        48        41        38 
dram[21]:        33        37        38        38        47        47        54        54        48        48        48        48        48        48        42        38 
dram[22]:        38        37        36        39        46        45        54        54        48        48        48        48        48        48        40        39 
dram[23]:        34        34        40        39        48        46        54        54        48        48        48        48        48        48        42        39 
total dram writes = 17127
bank skew: 55/32 = 1.72
chip skew: 723/704 = 1.03
average mf latency per bank:
dram[0]:       1513      1619      1226      1373      1139      1158       980       999       909       831       829       828       816       868      1417      1358
dram[1]:       1915      1684      1474      1313      1155      1063      1004      1012       988       845       901       874       914       806      1584      1502
dram[2]:       1421      1616      1194      1284       997      1189       967       975       900       898       820       875       739       791      1276      1288
dram[3]:       1662      1584      1458      1227      1101      1109       890       963       839       836       812       814       825       817      1694      1276
dram[4]:       1726      1654      1478      1482      1130      1164      1076       993       909       931       954       930       927       872      1829      1630
dram[5]:       1738      1721      1232      1435       966      1202       972      1010       778       870       804       854       757       865      1192      1625
dram[6]:       1504      1700      1406      1280      1174      1124       909       910       927       875       787       826       781       785      1495      1357
dram[7]:       1532      1867      1340      1461      1081      1107      1076       959       845       885       800       886       766       840      1899      1572
dram[8]:       1908      1736      1372      1288      1204      1075      1043      1022       937       958       958       837       924       808      1780      1500
dram[9]:       1834      1712      1323      1526      1168      1102      1008      1099       956       932       892       944       870       864      1589      1964
dram[10]:       1303      2032      1186      1646      1207      1196       918      1031       815       971       787       971       723       907      1214      2074
dram[11]:       1584      1726      1292      1368      1104      1137       934       959       849       893       896       881       781       798      1375      1571
dram[12]:       1428      2075      1264      1464      1093      1229       910      1132       812      1005       794      1028       796      1055      1519      2076
dram[13]:       1576      1763      1341      1270      1124      1229       950       982       829       818       839       883       775       887      1419      1798
dram[14]:       1557      1647      1162      1373      1061      1108       894       967       848       925       833       991       766       843      1560      1864
dram[15]:       1677      1664      1388      1484      1078      1132      1032       965       939       900       892       936       875       821      1705      1631
dram[16]:       1625      1804      1255      1521      1051      1213       968      1018       890       971       837       950       797       917      1444      2246
dram[17]:       1627      1531      1319      1199      1111      1154       989       957       870       895       816       798       805       770      1475      1424
dram[18]:       1491      1681      1276      1241      1083      1124       944       867       839       902       799       843       711       785      1248      1505
dram[19]:       1547      1803      1239      1331      1093      1190      1036       932       925       903       826       897       773       816      1378      1597
dram[20]:       2233      1652      1519      1316      1285      1035      1118       933       973       857      1045       813       965       769      2194      1305
dram[21]:       1496      1697      1256      1430      1193      1177       985      1022       898       922       833       914       795       933      1554      1888
dram[22]:       1588      1692      1323      1542      1100      1065       984       924       874       826       854       847       768       790      1417      1507
dram[23]:       1465      1740      1326      1410      1222      1116       946       983       847       938       823       855       788       818      1326      1541
maximum mf latency per bank:
dram[0]:       1476      1817      1557      1714      1850      1828      2094      1787      1683      1718      1532      1692      1544      1982      1677      2134
dram[1]:       2036      1793      2401      2097      2184      1967      2491      2304      2231      2199      2062      1986      2552      1802      2153      1890
dram[2]:       1404      1432      1635      1623      1631      1697      1400      1511      1260      1300      1646      1481      2012      1731      1585      2024
dram[3]:       1705      1653      1709      1599      1707      1573      1726      1775      1775      1760      2261      1755      1895      1936      1911      1872
dram[4]:       2158      1936      2283      2046      2223      2338      2320      2738      2177      2094      2188      2095      2538      2346      2664      2069
dram[5]:       1145      2470      1349      2147      1473      2209      1347      2265      1112      2217      1543      2211      1545      2366      1442      2352
dram[6]:       1588      1733      1547      1853      1543      2598      1644      1903      1536      1851      1602      1784      1985      2043      2105      1900
dram[7]:       1469      2342      1388      2320      1574      2797      1289      2451      1593      2479      1450      2652      1683      2489      1723      2767
dram[8]:       2078      1689      2132      1743      2523      1893      2629      1944      2003      1701      2239      2107      2320      1783      2366      1791
dram[9]:       2275      2199      2149      2085      2657      2183      2386      2474      2270      2141      2386      2502      2163      2289      2424      2515
dram[10]:       1049      2564       927      2580      1371      2817      1539      2845      1019      2641      1326      2806      1503      2731      1394      2768
dram[11]:       1667      1990      1493      1967      1661      2510      1788      2205      1410      2392      1981      2377      1744      2269      1981      2132
dram[12]:       1846      3073      1240      2997      1622      2962      1382      3491      1123      2930      1604      3219      1626      3267      1824      3363
dram[13]:       1855      1982      1711      2134      1838      1945      1767      2187      1666      1897      1777      2396      2036      2162      1735      2288
dram[14]:       1528      1921      1807      1966      1599      2157      1619      2130      1580      2116      1876      2155      1543      2452      1915      1940
dram[15]:       2124      2600      2336      2504      2229      2376      2112      2660      2072      2181      2161      2672      2304      2562      2601      2582
dram[16]:       1680      2257      1921      2229      1958      2430      1707      2542      1607      2155      2300      2477      1679      2625      1931      2143
dram[17]:       2075      1553      2258      1408      1924      1826      2110      1774      1938      1455      1913      1515      2311      1694      2068      1746
dram[18]:       1481      2142      1409      1875      1568      1941      2029      2477      1804      1916      1797      1951      1537      1904      1713      2016
dram[19]:       1705      2064      1809      2162      1878      2081      1860      2107      1715      2455      1701      2031      1824      2317      2007      2153
dram[20]:       2644      1349      2620      1393      2841      1403      2691      1931      2648      1432      2904      1582      2899      1536      2844      1722
dram[21]:       1980      2243      1740      2133      2089      2233      1986      2804      1670      2287      1790      2255      1855      2680      1769      2356
dram[22]:       1804      2076      1840      2091      1878      1805      2046      1780      1984      2065      1774      2126      2224      2553      1949      1986
dram[23]:       1592      2097      1675      2093      2025      1981      1881      2147      1696      2233      2034      2114      2096      2117      1865      2090

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=253077 n_nop=224880 n_act=6646 n_pre=6630 n_ref_event=0 n_req=14961 n_rd=14254 n_rd_L2_A=0 n_write=0 n_wr_bk=2825 bw_util=0.06749
n_activity=149558 dram_eff=0.1142
bk0: 910a 239281i bk1: 900a 239019i bk2: 924a 238257i bk3: 916a 239070i bk4: 948a 238809i bk5: 934a 238353i bk6: 928a 238365i bk7: 928a 238582i bk8: 840a 238270i bk9: 841a 237670i bk10: 850a 237803i bk11: 852a 238493i bk12: 880a 237640i bk13: 869a 237333i bk14: 864a 239024i bk15: 870a 238413i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.555845
Row_Buffer_Locality_read = 0.562649
Row_Buffer_Locality_write = 0.418670
Bank_Level_Parallism = 2.347914
Bank_Level_Parallism_Col = 2.090143
Bank_Level_Parallism_Ready = 1.750161
write_to_read_ratio_blp_rw_average = 0.074334
GrpLevelPara = 1.474624 

BW Util details:
bwutil = 0.067485 
total_CMD = 253077 
util_bw = 17079 
Wasted_Col = 53919 
Wasted_Row = 35399 
Idle = 146680 

BW Util Bottlenecks: 
RCDc_limit = 62796 
RCDWRc_limit = 1763 
WTRc_limit = 4299 
RTWc_limit = 11061 
CCDLc_limit = 5954 
rwq = 0 
CCDLc_limit_alone = 4604 
WTRc_limit_alone = 3833 
RTWc_limit_alone = 10177 

Commands details: 
total_CMD = 253077 
n_nop = 224880 
Read = 14254 
Write = 0 
L2_Alloc = 0 
L2_WB = 2825 
n_act = 6646 
n_pre = 6630 
n_ref = 0 
n_req = 14961 
total_req = 17079 

Dual Bus Interface Util: 
issued_total_row = 13276 
issued_total_col = 17079 
Row_Bus_Util =  0.052458 
CoL_Bus_Util = 0.067485 
Either_Row_CoL_Bus_Util = 0.111417 
Issued_on_Two_Bus_Simul_Util = 0.008527 
issued_two_Eff = 0.076533 
queue_avg = 1.880467 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.88047
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=253077 n_nop=224691 n_act=6737 n_pre=6721 n_ref_event=0 n_req=15048 n_rd=14337 n_rd_L2_A=0 n_write=0 n_wr_bk=2844 bw_util=0.06789
n_activity=150110 dram_eff=0.1145
bk0: 912a 239288i bk1: 917a 237941i bk2: 916a 238088i bk3: 917a 238970i bk4: 953a 237775i bk5: 952a 238135i bk6: 944a 237626i bk7: 921a 238182i bk8: 844a 239882i bk9: 852a 237944i bk10: 852a 237631i bk11: 857a 238276i bk12: 883a 237990i bk13: 889a 237209i bk14: 864a 238887i bk15: 864a 239306i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.552299
Row_Buffer_Locality_read = 0.558973
Row_Buffer_Locality_write = 0.417722
Bank_Level_Parallism = 2.333219
Bank_Level_Parallism_Col = 2.057828
Bank_Level_Parallism_Ready = 1.793842
write_to_read_ratio_blp_rw_average = 0.066595
GrpLevelPara = 1.458601 

BW Util details:
bwutil = 0.067888 
total_CMD = 253077 
util_bw = 17181 
Wasted_Col = 55025 
Wasted_Row = 35435 
Idle = 145436 

BW Util Bottlenecks: 
RCDc_limit = 63945 
RCDWRc_limit = 1610 
WTRc_limit = 4315 
RTWc_limit = 9894 
CCDLc_limit = 6017 
rwq = 0 
CCDLc_limit_alone = 4809 
WTRc_limit_alone = 3818 
RTWc_limit_alone = 9183 

Commands details: 
total_CMD = 253077 
n_nop = 224691 
Read = 14337 
Write = 0 
L2_Alloc = 0 
L2_WB = 2844 
n_act = 6737 
n_pre = 6721 
n_ref = 0 
n_req = 15048 
total_req = 17181 

Dual Bus Interface Util: 
issued_total_row = 13458 
issued_total_col = 17181 
Row_Bus_Util =  0.053177 
CoL_Bus_Util = 0.067888 
Either_Row_CoL_Bus_Util = 0.112163 
Issued_on_Two_Bus_Simul_Util = 0.008902 
issued_two_Eff = 0.079370 
queue_avg = 1.937904 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.9379
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=253077 n_nop=224234 n_act=6918 n_pre=6902 n_ref_event=0 n_req=15053 n_rd=14336 n_rd_L2_A=0 n_write=0 n_wr_bk=2866 bw_util=0.06797
n_activity=151237 dram_eff=0.1137
bk0: 916a 238341i bk1: 924a 238386i bk2: 923a 238300i bk3: 928a 237396i bk4: 949a 238060i bk5: 952a 238419i bk6: 933a 238032i bk7: 923a 237983i bk8: 845a 238115i bk9: 852a 238357i bk10: 845a 237869i bk11: 856a 237619i bk12: 882a 238281i bk13: 880a 237076i bk14: 864a 238313i bk15: 864a 239143i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.540424
Row_Buffer_Locality_read = 0.547642
Row_Buffer_Locality_write = 0.396095
Bank_Level_Parallism = 2.343194
Bank_Level_Parallism_Col = 2.041348
Bank_Level_Parallism_Ready = 1.708697
write_to_read_ratio_blp_rw_average = 0.073446
GrpLevelPara = 1.471285 

BW Util details:
bwutil = 0.067971 
total_CMD = 253077 
util_bw = 17202 
Wasted_Col = 55969 
Wasted_Row = 35482 
Idle = 144424 

BW Util Bottlenecks: 
RCDc_limit = 65696 
RCDWRc_limit = 1835 
WTRc_limit = 3463 
RTWc_limit = 12193 
CCDLc_limit = 6051 
rwq = 0 
CCDLc_limit_alone = 4761 
WTRc_limit_alone = 3072 
RTWc_limit_alone = 11294 

Commands details: 
total_CMD = 253077 
n_nop = 224234 
Read = 14336 
Write = 0 
L2_Alloc = 0 
L2_WB = 2866 
n_act = 6918 
n_pre = 6902 
n_ref = 0 
n_req = 15053 
total_req = 17202 

Dual Bus Interface Util: 
issued_total_row = 13820 
issued_total_col = 17202 
Row_Bus_Util =  0.054608 
CoL_Bus_Util = 0.067971 
Either_Row_CoL_Bus_Util = 0.113969 
Issued_on_Two_Bus_Simul_Util = 0.008610 
issued_two_Eff = 0.075547 
queue_avg = 1.791206 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.79121
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=253077 n_nop=224576 n_act=6801 n_pre=6785 n_ref_event=0 n_req=14987 n_rd=14277 n_rd_L2_A=0 n_write=0 n_wr_bk=2840 bw_util=0.06764
n_activity=149417 dram_eff=0.1146
bk0: 920a 238209i bk1: 896a 238815i bk2: 908a 237701i bk3: 920a 238199i bk4: 956a 238398i bk5: 948a 238199i bk6: 929a 237004i bk7: 924a 236666i bk8: 848a 238699i bk9: 840a 238752i bk10: 848a 237612i bk11: 864a 237624i bk12: 869a 237707i bk13: 874a 237571i bk14: 864a 238293i bk15: 869a 238225i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.546207
Row_Buffer_Locality_read = 0.553127
Row_Buffer_Locality_write = 0.407042
Bank_Level_Parallism = 2.376693
Bank_Level_Parallism_Col = 2.107904
Bank_Level_Parallism_Ready = 1.784133
write_to_read_ratio_blp_rw_average = 0.079452
GrpLevelPara = 1.476925 

BW Util details:
bwutil = 0.067636 
total_CMD = 253077 
util_bw = 17117 
Wasted_Col = 55399 
Wasted_Row = 35426 
Idle = 145135 

BW Util Bottlenecks: 
RCDc_limit = 64600 
RCDWRc_limit = 1872 
WTRc_limit = 4039 
RTWc_limit = 13481 
CCDLc_limit = 6341 
rwq = 0 
CCDLc_limit_alone = 4683 
WTRc_limit_alone = 3513 
RTWc_limit_alone = 12349 

Commands details: 
total_CMD = 253077 
n_nop = 224576 
Read = 14277 
Write = 0 
L2_Alloc = 0 
L2_WB = 2840 
n_act = 6801 
n_pre = 6785 
n_ref = 0 
n_req = 14987 
total_req = 17117 

Dual Bus Interface Util: 
issued_total_row = 13586 
issued_total_col = 17117 
Row_Bus_Util =  0.053683 
CoL_Bus_Util = 0.067636 
Either_Row_CoL_Bus_Util = 0.112618 
Issued_on_Two_Bus_Simul_Util = 0.008701 
issued_two_Eff = 0.077260 
queue_avg = 1.878693 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.87869
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=253077 n_nop=224863 n_act=6692 n_pre=6676 n_ref_event=0 n_req=15005 n_rd=14292 n_rd_L2_A=0 n_write=0 n_wr_bk=2849 bw_util=0.06773
n_activity=147879 dram_eff=0.1159
bk0: 916a 238269i bk1: 904a 238930i bk2: 924a 238324i bk3: 914a 238616i bk4: 948a 238943i bk5: 944a 238240i bk6: 932a 236895i bk7: 921a 237368i bk8: 848a 238688i bk9: 840a 238164i bk10: 849a 237678i bk11: 846a 237430i bk12: 894a 238776i bk13: 874a 237350i bk14: 869a 238286i bk15: 869a 237844i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.554015
Row_Buffer_Locality_read = 0.563602
Row_Buffer_Locality_write = 0.361851
Bank_Level_Parallism = 2.412287
Bank_Level_Parallism_Col = 2.137694
Bank_Level_Parallism_Ready = 1.763724
write_to_read_ratio_blp_rw_average = 0.078906
GrpLevelPara = 1.489349 

BW Util details:
bwutil = 0.067730 
total_CMD = 253077 
util_bw = 17141 
Wasted_Col = 53534 
Wasted_Row = 34800 
Idle = 147602 

BW Util Bottlenecks: 
RCDc_limit = 62669 
RCDWRc_limit = 1846 
WTRc_limit = 3742 
RTWc_limit = 12961 
CCDLc_limit = 6199 
rwq = 0 
CCDLc_limit_alone = 4770 
WTRc_limit_alone = 3274 
RTWc_limit_alone = 12000 

Commands details: 
total_CMD = 253077 
n_nop = 224863 
Read = 14292 
Write = 0 
L2_Alloc = 0 
L2_WB = 2849 
n_act = 6692 
n_pre = 6676 
n_ref = 0 
n_req = 15005 
total_req = 17141 

Dual Bus Interface Util: 
issued_total_row = 13368 
issued_total_col = 17141 
Row_Bus_Util =  0.052822 
CoL_Bus_Util = 0.067730 
Either_Row_CoL_Bus_Util = 0.111484 
Issued_on_Two_Bus_Simul_Util = 0.009068 
issued_two_Eff = 0.081343 
queue_avg = 2.093497 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.0935
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=253077 n_nop=224693 n_act=6712 n_pre=6696 n_ref_event=0 n_req=15057 n_rd=14343 n_rd_L2_A=0 n_write=0 n_wr_bk=2856 bw_util=0.06796
n_activity=150195 dram_eff=0.1145
bk0: 905a 238962i bk1: 897a 239406i bk2: 928a 237663i bk3: 932a 237221i bk4: 957a 237995i bk5: 948a 239074i bk6: 924a 238165i bk7: 925a 238238i bk8: 848a 238484i bk9: 840a 239067i bk10: 852a 238288i bk11: 872a 237934i bk12: 889a 237736i bk13: 894a 238318i bk14: 864a 238983i bk15: 868a 237658i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.554227
Row_Buffer_Locality_read = 0.561807
Row_Buffer_Locality_write = 0.401961
Bank_Level_Parallism = 2.345977
Bank_Level_Parallism_Col = 2.070192
Bank_Level_Parallism_Ready = 1.792313
write_to_read_ratio_blp_rw_average = 0.071655
GrpLevelPara = 1.463428 

BW Util details:
bwutil = 0.067960 
total_CMD = 253077 
util_bw = 17199 
Wasted_Col = 54267 
Wasted_Row = 35567 
Idle = 146044 

BW Util Bottlenecks: 
RCDc_limit = 63216 
RCDWRc_limit = 1715 
WTRc_limit = 4396 
RTWc_limit = 10372 
CCDLc_limit = 6309 
rwq = 0 
CCDLc_limit_alone = 4961 
WTRc_limit_alone = 3848 
RTWc_limit_alone = 9572 

Commands details: 
total_CMD = 253077 
n_nop = 224693 
Read = 14343 
Write = 0 
L2_Alloc = 0 
L2_WB = 2856 
n_act = 6712 
n_pre = 6696 
n_ref = 0 
n_req = 15057 
total_req = 17199 

Dual Bus Interface Util: 
issued_total_row = 13408 
issued_total_col = 17199 
Row_Bus_Util =  0.052980 
CoL_Bus_Util = 0.067960 
Either_Row_CoL_Bus_Util = 0.112156 
Issued_on_Two_Bus_Simul_Util = 0.008784 
issued_two_Eff = 0.078319 
queue_avg = 1.941733 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.94173
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=253077 n_nop=224523 n_act=6842 n_pre=6826 n_ref_event=0 n_req=15005 n_rd=14292 n_rd_L2_A=0 n_write=0 n_wr_bk=2849 bw_util=0.06773
n_activity=149923 dram_eff=0.1143
bk0: 920a 238499i bk1: 904a 239293i bk2: 924a 238466i bk3: 916a 238636i bk4: 948a 237792i bk5: 952a 237777i bk6: 924a 237200i bk7: 916a 237038i bk8: 856a 237539i bk9: 837a 238347i bk10: 850a 237687i bk11: 840a 238926i bk12: 889a 238204i bk13: 882a 237571i bk14: 865a 238251i bk15: 869a 238008i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.544019
Row_Buffer_Locality_read = 0.552267
Row_Buffer_Locality_write = 0.378682
Bank_Level_Parallism = 2.381003
Bank_Level_Parallism_Col = 2.078117
Bank_Level_Parallism_Ready = 1.689808
write_to_read_ratio_blp_rw_average = 0.074119
GrpLevelPara = 1.474553 

BW Util details:
bwutil = 0.067730 
total_CMD = 253077 
util_bw = 17141 
Wasted_Col = 54926 
Wasted_Row = 35032 
Idle = 145978 

BW Util Bottlenecks: 
RCDc_limit = 64587 
RCDWRc_limit = 1807 
WTRc_limit = 4432 
RTWc_limit = 11904 
CCDLc_limit = 6320 
rwq = 0 
CCDLc_limit_alone = 4909 
WTRc_limit_alone = 3901 
RTWc_limit_alone = 11024 

Commands details: 
total_CMD = 253077 
n_nop = 224523 
Read = 14292 
Write = 0 
L2_Alloc = 0 
L2_WB = 2849 
n_act = 6842 
n_pre = 6826 
n_ref = 0 
n_req = 15005 
total_req = 17141 

Dual Bus Interface Util: 
issued_total_row = 13668 
issued_total_col = 17141 
Row_Bus_Util =  0.054007 
CoL_Bus_Util = 0.067730 
Either_Row_CoL_Bus_Util = 0.112827 
Issued_on_Two_Bus_Simul_Util = 0.008910 
issued_two_Eff = 0.078973 
queue_avg = 1.964386 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.96439
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=253077 n_nop=224768 n_act=6711 n_pre=6695 n_ref_event=0 n_req=15039 n_rd=14318 n_rd_L2_A=0 n_write=0 n_wr_bk=2884 bw_util=0.06797
n_activity=149541 dram_eff=0.115
bk0: 928a 237649i bk1: 909a 238671i bk2: 928a 237416i bk3: 920a 238575i bk4: 960a 236654i bk5: 952a 238102i bk6: 920a 237277i bk7: 920a 237442i bk8: 848a 237833i bk9: 840a 238784i bk10: 848a 237955i bk11: 861a 238092i bk12: 888a 238587i bk13: 870a 238687i bk14: 865a 239114i bk15: 861a 239840i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.553760
Row_Buffer_Locality_read = 0.562090
Row_Buffer_Locality_write = 0.388350
Bank_Level_Parallism = 2.384267
Bank_Level_Parallism_Col = 2.100727
Bank_Level_Parallism_Ready = 1.737414
write_to_read_ratio_blp_rw_average = 0.074527
GrpLevelPara = 1.475909 

BW Util details:
bwutil = 0.067971 
total_CMD = 253077 
util_bw = 17202 
Wasted_Col = 54180 
Wasted_Row = 34979 
Idle = 146716 

BW Util Bottlenecks: 
RCDc_limit = 62931 
RCDWRc_limit = 1847 
WTRc_limit = 4359 
RTWc_limit = 12213 
CCDLc_limit = 6110 
rwq = 0 
CCDLc_limit_alone = 4646 
WTRc_limit_alone = 3825 
RTWc_limit_alone = 11283 

Commands details: 
total_CMD = 253077 
n_nop = 224768 
Read = 14318 
Write = 0 
L2_Alloc = 0 
L2_WB = 2884 
n_act = 6711 
n_pre = 6695 
n_ref = 0 
n_req = 15039 
total_req = 17202 

Dual Bus Interface Util: 
issued_total_row = 13406 
issued_total_col = 17202 
Row_Bus_Util =  0.052972 
CoL_Bus_Util = 0.067971 
Either_Row_CoL_Bus_Util = 0.111859 
Issued_on_Two_Bus_Simul_Util = 0.009084 
issued_two_Eff = 0.081211 
queue_avg = 1.956926 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.95693
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=253077 n_nop=224896 n_act=6683 n_pre=6667 n_ref_event=0 n_req=15002 n_rd=14290 n_rd_L2_A=0 n_write=0 n_wr_bk=2845 bw_util=0.06771
n_activity=148423 dram_eff=0.1154
bk0: 913a 238542i bk1: 908a 238473i bk2: 916a 238459i bk3: 917a 239097i bk4: 952a 238095i bk5: 956a 237319i bk6: 929a 238482i bk7: 916a 237440i bk8: 844a 237868i bk9: 852a 238753i bk10: 848a 237168i bk11: 841a 238083i bk12: 885a 238970i bk13: 893a 237148i bk14: 860a 237970i bk15: 860a 239335i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.554526
Row_Buffer_Locality_read = 0.562351
Row_Buffer_Locality_write = 0.397472
Bank_Level_Parallism = 2.399295
Bank_Level_Parallism_Col = 2.117559
Bank_Level_Parallism_Ready = 1.716545
write_to_read_ratio_blp_rw_average = 0.076832
GrpLevelPara = 1.486249 

BW Util details:
bwutil = 0.067707 
total_CMD = 253077 
util_bw = 17135 
Wasted_Col = 53880 
Wasted_Row = 34446 
Idle = 147616 

BW Util Bottlenecks: 
RCDc_limit = 62817 
RCDWRc_limit = 1695 
WTRc_limit = 4619 
RTWc_limit = 12122 
CCDLc_limit = 6313 
rwq = 0 
CCDLc_limit_alone = 4694 
WTRc_limit_alone = 3987 
RTWc_limit_alone = 11135 

Commands details: 
total_CMD = 253077 
n_nop = 224896 
Read = 14290 
Write = 0 
L2_Alloc = 0 
L2_WB = 2845 
n_act = 6683 
n_pre = 6667 
n_ref = 0 
n_req = 15002 
total_req = 17135 

Dual Bus Interface Util: 
issued_total_row = 13350 
issued_total_col = 17135 
Row_Bus_Util =  0.052751 
CoL_Bus_Util = 0.067707 
Either_Row_CoL_Bus_Util = 0.111353 
Issued_on_Two_Bus_Simul_Util = 0.009104 
issued_two_Eff = 0.081757 
queue_avg = 2.104723 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.10472
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=253077 n_nop=224643 n_act=6777 n_pre=6761 n_ref_event=0 n_req=15127 n_rd=14404 n_rd_L2_A=0 n_write=0 n_wr_bk=2886 bw_util=0.06832
n_activity=148823 dram_eff=0.1162
bk0: 908a 238624i bk1: 912a 238623i bk2: 924a 237934i bk3: 940a 238743i bk4: 952a 238202i bk5: 952a 238211i bk6: 934a 237782i bk7: 924a 236335i bk8: 852a 238137i bk9: 848a 238235i bk10: 868a 237122i bk11: 870a 237766i bk12: 889a 237762i bk13: 897a 238310i bk14: 862a 238474i bk15: 872a 238082i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.551993
Row_Buffer_Locality_read = 0.559220
Row_Buffer_Locality_write = 0.408022
Bank_Level_Parallism = 2.396333
Bank_Level_Parallism_Col = 2.116087
Bank_Level_Parallism_Ready = 1.804222
write_to_read_ratio_blp_rw_average = 0.068538
GrpLevelPara = 1.471380 

BW Util details:
bwutil = 0.068319 
total_CMD = 253077 
util_bw = 17290 
Wasted_Col = 54449 
Wasted_Row = 35098 
Idle = 146240 

BW Util Bottlenecks: 
RCDc_limit = 63661 
RCDWRc_limit = 1620 
WTRc_limit = 4422 
RTWc_limit = 10640 
CCDLc_limit = 5910 
rwq = 0 
CCDLc_limit_alone = 4717 
WTRc_limit_alone = 3973 
RTWc_limit_alone = 9896 

Commands details: 
total_CMD = 253077 
n_nop = 224643 
Read = 14404 
Write = 0 
L2_Alloc = 0 
L2_WB = 2886 
n_act = 6777 
n_pre = 6761 
n_ref = 0 
n_req = 15127 
total_req = 17290 

Dual Bus Interface Util: 
issued_total_row = 13538 
issued_total_col = 17290 
Row_Bus_Util =  0.053494 
CoL_Bus_Util = 0.068319 
Either_Row_CoL_Bus_Util = 0.112353 
Issued_on_Two_Bus_Simul_Util = 0.009460 
issued_two_Eff = 0.084195 
queue_avg = 1.972206 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.97221
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=253077 n_nop=224514 n_act=6783 n_pre=6767 n_ref_event=0 n_req=15083 n_rd=14365 n_rd_L2_A=0 n_write=0 n_wr_bk=2861 bw_util=0.06807
n_activity=148819 dram_eff=0.1158
bk0: 914a 238602i bk1: 909a 239511i bk2: 917a 238108i bk3: 926a 238324i bk4: 945a 238596i bk5: 957a 237689i bk6: 928a 236711i bk7: 926a 237506i bk8: 856a 238360i bk9: 851a 237401i bk10: 848a 237468i bk11: 861a 238467i bk12: 895a 238854i bk13: 897a 237605i bk14: 865a 237900i bk15: 870a 239253i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.550288
Row_Buffer_Locality_read = 0.556909
Row_Buffer_Locality_write = 0.417827
Bank_Level_Parallism = 2.377635
Bank_Level_Parallism_Col = 2.069871
Bank_Level_Parallism_Ready = 1.670672
write_to_read_ratio_blp_rw_average = 0.070905
GrpLevelPara = 1.473593 

BW Util details:
bwutil = 0.068066 
total_CMD = 253077 
util_bw = 17226 
Wasted_Col = 54380 
Wasted_Row = 35206 
Idle = 146265 

BW Util Bottlenecks: 
RCDc_limit = 64077 
RCDWRc_limit = 1724 
WTRc_limit = 5603 
RTWc_limit = 10623 
CCDLc_limit = 6685 
rwq = 0 
CCDLc_limit_alone = 5139 
WTRc_limit_alone = 4858 
RTWc_limit_alone = 9822 

Commands details: 
total_CMD = 253077 
n_nop = 224514 
Read = 14365 
Write = 0 
L2_Alloc = 0 
L2_WB = 2861 
n_act = 6783 
n_pre = 6767 
n_ref = 0 
n_req = 15083 
total_req = 17226 

Dual Bus Interface Util: 
issued_total_row = 13550 
issued_total_col = 17226 
Row_Bus_Util =  0.053541 
CoL_Bus_Util = 0.068066 
Either_Row_CoL_Bus_Util = 0.112863 
Issued_on_Two_Bus_Simul_Util = 0.008744 
issued_two_Eff = 0.077478 
queue_avg = 1.978746 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.97875
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=253077 n_nop=224413 n_act=6931 n_pre=6915 n_ref_event=0 n_req=14976 n_rd=14263 n_rd_L2_A=0 n_write=0 n_wr_bk=2852 bw_util=0.06763
n_activity=151126 dram_eff=0.1132
bk0: 904a 238980i bk1: 910a 238302i bk2: 916a 238466i bk3: 925a 239137i bk4: 944a 237970i bk5: 952a 238292i bk6: 924a 236755i bk7: 929a 237095i bk8: 840a 238560i bk9: 836a 238289i bk10: 849a 237593i bk11: 848a 237368i bk12: 878a 237236i bk13: 868a 236791i bk14: 876a 238102i bk15: 864a 238379i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.537193
Row_Buffer_Locality_read = 0.542873
Row_Buffer_Locality_write = 0.423562
Bank_Level_Parallism = 2.362061
Bank_Level_Parallism_Col = 2.069607
Bank_Level_Parallism_Ready = 1.736196
write_to_read_ratio_blp_rw_average = 0.071602
GrpLevelPara = 1.471990 

BW Util details:
bwutil = 0.067628 
total_CMD = 253077 
util_bw = 17115 
Wasted_Col = 55785 
Wasted_Row = 35858 
Idle = 144319 

BW Util Bottlenecks: 
RCDc_limit = 65579 
RCDWRc_limit = 1741 
WTRc_limit = 4267 
RTWc_limit = 11927 
CCDLc_limit = 6249 
rwq = 0 
CCDLc_limit_alone = 4810 
WTRc_limit_alone = 3696 
RTWc_limit_alone = 11059 

Commands details: 
total_CMD = 253077 
n_nop = 224413 
Read = 14263 
Write = 0 
L2_Alloc = 0 
L2_WB = 2852 
n_act = 6931 
n_pre = 6915 
n_ref = 0 
n_req = 14976 
total_req = 17115 

Dual Bus Interface Util: 
issued_total_row = 13846 
issued_total_col = 17115 
Row_Bus_Util =  0.054711 
CoL_Bus_Util = 0.067628 
Either_Row_CoL_Bus_Util = 0.113262 
Issued_on_Two_Bus_Simul_Util = 0.009076 
issued_two_Eff = 0.080135 
queue_avg = 1.874315 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.87431
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=253077 n_nop=224805 n_act=6734 n_pre=6718 n_ref_event=0 n_req=15011 n_rd=14300 n_rd_L2_A=0 n_write=0 n_wr_bk=2835 bw_util=0.06771
n_activity=149135 dram_eff=0.1149
bk0: 897a 239686i bk1: 916a 239228i bk2: 918a 238583i bk3: 928a 238426i bk4: 937a 238746i bk5: 949a 238642i bk6: 921a 237144i bk7: 926a 237202i bk8: 844a 237300i bk9: 856a 237925i bk10: 859a 237657i bk11: 858a 237158i bk12: 875a 238527i bk13: 886a 238493i bk14: 861a 238557i bk15: 869a 238274i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.551396
Row_Buffer_Locality_read = 0.557762
Row_Buffer_Locality_write = 0.423347
Bank_Level_Parallism = 2.389506
Bank_Level_Parallism_Col = 2.094928
Bank_Level_Parallism_Ready = 1.720397
write_to_read_ratio_blp_rw_average = 0.071706
GrpLevelPara = 1.480356 

BW Util details:
bwutil = 0.067707 
total_CMD = 253077 
util_bw = 17135 
Wasted_Col = 53877 
Wasted_Row = 34740 
Idle = 147325 

BW Util Bottlenecks: 
RCDc_limit = 63271 
RCDWRc_limit = 1643 
WTRc_limit = 4254 
RTWc_limit = 11187 
CCDLc_limit = 5893 
rwq = 0 
CCDLc_limit_alone = 4584 
WTRc_limit_alone = 3717 
RTWc_limit_alone = 10415 

Commands details: 
total_CMD = 253077 
n_nop = 224805 
Read = 14300 
Write = 0 
L2_Alloc = 0 
L2_WB = 2835 
n_act = 6734 
n_pre = 6718 
n_ref = 0 
n_req = 15011 
total_req = 17135 

Dual Bus Interface Util: 
issued_total_row = 13452 
issued_total_col = 17135 
Row_Bus_Util =  0.053154 
CoL_Bus_Util = 0.067707 
Either_Row_CoL_Bus_Util = 0.111713 
Issued_on_Two_Bus_Simul_Util = 0.009147 
issued_two_Eff = 0.081883 
queue_avg = 1.933246 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.93325
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=253077 n_nop=224770 n_act=6695 n_pre=6679 n_ref_event=0 n_req=15077 n_rd=14363 n_rd_L2_A=0 n_write=0 n_wr_bk=2856 bw_util=0.06804
n_activity=149672 dram_eff=0.115
bk0: 916a 238836i bk1: 913a 238548i bk2: 922a 238110i bk3: 928a 238173i bk4: 944a 238166i bk5: 952a 238361i bk6: 920a 237943i bk7: 933a 237201i bk8: 852a 237909i bk9: 860a 239070i bk10: 857a 237677i bk11: 863a 237880i bk12: 882a 237428i bk13: 893a 237399i bk14: 864a 239049i bk15: 864a 238035i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.555946
Row_Buffer_Locality_read = 0.561930
Row_Buffer_Locality_write = 0.435574
Bank_Level_Parallism = 2.378773
Bank_Level_Parallism_Col = 2.114719
Bank_Level_Parallism_Ready = 1.776294
write_to_read_ratio_blp_rw_average = 0.069093
GrpLevelPara = 1.470574 

BW Util details:
bwutil = 0.068039 
total_CMD = 253077 
util_bw = 17219 
Wasted_Col = 54467 
Wasted_Row = 35312 
Idle = 146079 

BW Util Bottlenecks: 
RCDc_limit = 63288 
RCDWRc_limit = 1465 
WTRc_limit = 4221 
RTWc_limit = 10914 
CCDLc_limit = 5881 
rwq = 0 
CCDLc_limit_alone = 4620 
WTRc_limit_alone = 3738 
RTWc_limit_alone = 10136 

Commands details: 
total_CMD = 253077 
n_nop = 224770 
Read = 14363 
Write = 0 
L2_Alloc = 0 
L2_WB = 2856 
n_act = 6695 
n_pre = 6679 
n_ref = 0 
n_req = 15077 
total_req = 17219 

Dual Bus Interface Util: 
issued_total_row = 13374 
issued_total_col = 17219 
Row_Bus_Util =  0.052846 
CoL_Bus_Util = 0.068039 
Either_Row_CoL_Bus_Util = 0.111851 
Issued_on_Two_Bus_Simul_Util = 0.009033 
issued_two_Eff = 0.080757 
queue_avg = 1.934198 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.9342
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=253077 n_nop=224439 n_act=6843 n_pre=6827 n_ref_event=0 n_req=15034 n_rd=14325 n_rd_L2_A=0 n_write=0 n_wr_bk=2836 bw_util=0.06781
n_activity=151300 dram_eff=0.1134
bk0: 912a 239928i bk1: 904a 238086i bk2: 916a 238364i bk3: 926a 237671i bk4: 952a 238609i bk5: 944a 239128i bk6: 924a 237944i bk7: 925a 237922i bk8: 857a 236876i bk9: 849a 238089i bk10: 857a 236603i bk11: 852a 238222i bk12: 899a 238752i bk13: 885a 237344i bk14: 866a 238345i bk15: 857a 238149i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.544832
Row_Buffer_Locality_read = 0.550855
Row_Buffer_Locality_write = 0.423131
Bank_Level_Parallism = 2.336667
Bank_Level_Parallism_Col = 2.043664
Bank_Level_Parallism_Ready = 1.713245
write_to_read_ratio_blp_rw_average = 0.069824
GrpLevelPara = 1.456623 

BW Util details:
bwutil = 0.067809 
total_CMD = 253077 
util_bw = 17161 
Wasted_Col = 55833 
Wasted_Row = 35808 
Idle = 144275 

BW Util Bottlenecks: 
RCDc_limit = 65121 
RCDWRc_limit = 1792 
WTRc_limit = 4155 
RTWc_limit = 11263 
CCDLc_limit = 6508 
rwq = 0 
CCDLc_limit_alone = 5006 
WTRc_limit_alone = 3570 
RTWc_limit_alone = 10346 

Commands details: 
total_CMD = 253077 
n_nop = 224439 
Read = 14325 
Write = 0 
L2_Alloc = 0 
L2_WB = 2836 
n_act = 6843 
n_pre = 6827 
n_ref = 0 
n_req = 15034 
total_req = 17161 

Dual Bus Interface Util: 
issued_total_row = 13670 
issued_total_col = 17161 
Row_Bus_Util =  0.054015 
CoL_Bus_Util = 0.067809 
Either_Row_CoL_Bus_Util = 0.113159 
Issued_on_Two_Bus_Simul_Util = 0.008665 
issued_two_Eff = 0.076577 
queue_avg = 1.911406 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.91141
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=253077 n_nop=224751 n_act=6658 n_pre=6642 n_ref_event=0 n_req=15062 n_rd=14341 n_rd_L2_A=0 n_write=0 n_wr_bk=2881 bw_util=0.06805
n_activity=149328 dram_eff=0.1153
bk0: 904a 239488i bk1: 912a 239198i bk2: 937a 238871i bk3: 928a 238717i bk4: 956a 237343i bk5: 956a 238628i bk6: 921a 238177i bk7: 928a 236973i bk8: 844a 238013i bk9: 852a 236731i bk10: 860a 238544i bk11: 848a 237770i bk12: 877a 237074i bk13: 889a 238469i bk14: 865a 238822i bk15: 864a 237389i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.557960
Row_Buffer_Locality_read = 0.561955
Row_Buffer_Locality_write = 0.478502
Bank_Level_Parallism = 2.405056
Bank_Level_Parallism_Col = 2.144620
Bank_Level_Parallism_Ready = 1.775055
write_to_read_ratio_blp_rw_average = 0.072544
GrpLevelPara = 1.483183 

BW Util details:
bwutil = 0.068050 
total_CMD = 253077 
util_bw = 17222 
Wasted_Col = 53859 
Wasted_Row = 34566 
Idle = 147430 

BW Util Bottlenecks: 
RCDc_limit = 63527 
RCDWRc_limit = 1541 
WTRc_limit = 3962 
RTWc_limit = 12475 
CCDLc_limit = 6248 
rwq = 0 
CCDLc_limit_alone = 4830 
WTRc_limit_alone = 3544 
RTWc_limit_alone = 11475 

Commands details: 
total_CMD = 253077 
n_nop = 224751 
Read = 14341 
Write = 0 
L2_Alloc = 0 
L2_WB = 2881 
n_act = 6658 
n_pre = 6642 
n_ref = 0 
n_req = 15062 
total_req = 17222 

Dual Bus Interface Util: 
issued_total_row = 13300 
issued_total_col = 17222 
Row_Bus_Util =  0.052553 
CoL_Bus_Util = 0.068050 
Either_Row_CoL_Bus_Util = 0.111926 
Issued_on_Two_Bus_Simul_Util = 0.008677 
issued_two_Eff = 0.077526 
queue_avg = 2.096097 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.0961
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=253077 n_nop=224889 n_act=6696 n_pre=6680 n_ref_event=0 n_req=15009 n_rd=14301 n_rd_L2_A=0 n_write=0 n_wr_bk=2832 bw_util=0.0677
n_activity=149228 dram_eff=0.1148
bk0: 913a 239023i bk1: 908a 238556i bk2: 916a 239064i bk3: 924a 238640i bk4: 945a 237733i bk5: 944a 237397i bk6: 924a 238153i bk7: 925a 238087i bk8: 849a 237793i bk9: 841a 237191i bk10: 859a 237440i bk11: 860a 237327i bk12: 880a 237737i bk13: 885a 237953i bk14: 868a 238331i bk15: 860a 239166i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.553868
Row_Buffer_Locality_read = 0.561919
Row_Buffer_Locality_write = 0.391243
Bank_Level_Parallism = 2.407196
Bank_Level_Parallism_Col = 2.133190
Bank_Level_Parallism_Ready = 1.761805
write_to_read_ratio_blp_rw_average = 0.075433
GrpLevelPara = 1.486262 

BW Util details:
bwutil = 0.067699 
total_CMD = 253077 
util_bw = 17133 
Wasted_Col = 53743 
Wasted_Row = 34911 
Idle = 147290 

BW Util Bottlenecks: 
RCDc_limit = 62832 
RCDWRc_limit = 1674 
WTRc_limit = 4067 
RTWc_limit = 12431 
CCDLc_limit = 6184 
rwq = 0 
CCDLc_limit_alone = 4666 
WTRc_limit_alone = 3541 
RTWc_limit_alone = 11439 

Commands details: 
total_CMD = 253077 
n_nop = 224889 
Read = 14301 
Write = 0 
L2_Alloc = 0 
L2_WB = 2832 
n_act = 6696 
n_pre = 6680 
n_ref = 0 
n_req = 15009 
total_req = 17133 

Dual Bus Interface Util: 
issued_total_row = 13376 
issued_total_col = 17133 
Row_Bus_Util =  0.052853 
CoL_Bus_Util = 0.067699 
Either_Row_CoL_Bus_Util = 0.111381 
Issued_on_Two_Bus_Simul_Util = 0.009171 
issued_two_Eff = 0.082340 
queue_avg = 2.070006 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=2.07001
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=253077 n_nop=224870 n_act=6622 n_pre=6606 n_ref_event=0 n_req=15030 n_rd=14318 n_rd_L2_A=0 n_write=0 n_wr_bk=2845 bw_util=0.06782
n_activity=147998 dram_eff=0.116
bk0: 909a 239105i bk1: 920a 238465i bk2: 924a 238659i bk3: 920a 238378i bk4: 944a 239395i bk5: 957a 238528i bk6: 921a 238061i bk7: 907a 237826i bk8: 854a 238255i bk9: 852a 237387i bk10: 860a 238713i bk11: 857a 237974i bk12: 881a 238017i bk13: 890a 238614i bk14: 866a 238702i bk15: 856a 238873i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.559415
Row_Buffer_Locality_read = 0.565582
Row_Buffer_Locality_write = 0.435393
Bank_Level_Parallism = 2.371806
Bank_Level_Parallism_Col = 2.102573
Bank_Level_Parallism_Ready = 1.730117
write_to_read_ratio_blp_rw_average = 0.072828
GrpLevelPara = 1.480086 

BW Util details:
bwutil = 0.067817 
total_CMD = 253077 
util_bw = 17163 
Wasted_Col = 53204 
Wasted_Row = 34747 
Idle = 147963 

BW Util Bottlenecks: 
RCDc_limit = 62724 
RCDWRc_limit = 1617 
WTRc_limit = 3994 
RTWc_limit = 12074 
CCDLc_limit = 6157 
rwq = 0 
CCDLc_limit_alone = 4724 
WTRc_limit_alone = 3433 
RTWc_limit_alone = 11202 

Commands details: 
total_CMD = 253077 
n_nop = 224870 
Read = 14318 
Write = 0 
L2_Alloc = 0 
L2_WB = 2845 
n_act = 6622 
n_pre = 6606 
n_ref = 0 
n_req = 15030 
total_req = 17163 

Dual Bus Interface Util: 
issued_total_row = 13228 
issued_total_col = 17163 
Row_Bus_Util =  0.052269 
CoL_Bus_Util = 0.067817 
Either_Row_CoL_Bus_Util = 0.111456 
Issued_on_Two_Bus_Simul_Util = 0.008630 
issued_two_Eff = 0.077428 
queue_avg = 1.886339 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.88634
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=253077 n_nop=224486 n_act=6868 n_pre=6852 n_ref_event=0 n_req=14962 n_rd=14258 n_rd_L2_A=0 n_write=0 n_wr_bk=2816 bw_util=0.06747
n_activity=149150 dram_eff=0.1145
bk0: 904a 239264i bk1: 900a 238271i bk2: 916a 238697i bk3: 917a 238662i bk4: 948a 237807i bk5: 953a 238854i bk6: 921a 238738i bk7: 912a 237215i bk8: 845a 237139i bk9: 836a 239032i bk10: 860a 237520i bk11: 844a 238261i bk12: 885a 237234i bk13: 891a 238299i bk14: 866a 238615i bk15: 860a 238769i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.540970
Row_Buffer_Locality_read = 0.548464
Row_Buffer_Locality_write = 0.389205
Bank_Level_Parallism = 2.333021
Bank_Level_Parallism_Col = 2.010976
Bank_Level_Parallism_Ready = 1.673949
write_to_read_ratio_blp_rw_average = 0.069301
GrpLevelPara = 1.448809 

BW Util details:
bwutil = 0.067466 
total_CMD = 253077 
util_bw = 17074 
Wasted_Col = 55741 
Wasted_Row = 35121 
Idle = 145141 

BW Util Bottlenecks: 
RCDc_limit = 65278 
RCDWRc_limit = 1799 
WTRc_limit = 3931 
RTWc_limit = 10240 
CCDLc_limit = 6003 
rwq = 0 
CCDLc_limit_alone = 4755 
WTRc_limit_alone = 3437 
RTWc_limit_alone = 9486 

Commands details: 
total_CMD = 253077 
n_nop = 224486 
Read = 14258 
Write = 0 
L2_Alloc = 0 
L2_WB = 2816 
n_act = 6868 
n_pre = 6852 
n_ref = 0 
n_req = 14962 
total_req = 17074 

Dual Bus Interface Util: 
issued_total_row = 13720 
issued_total_col = 17074 
Row_Bus_Util =  0.054213 
CoL_Bus_Util = 0.067466 
Either_Row_CoL_Bus_Util = 0.112974 
Issued_on_Two_Bus_Simul_Util = 0.008705 
issued_two_Eff = 0.077052 
queue_avg = 1.721101 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.7211
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=253077 n_nop=224939 n_act=6661 n_pre=6645 n_ref_event=0 n_req=14995 n_rd=14280 n_rd_L2_A=0 n_write=0 n_wr_bk=2860 bw_util=0.06773
n_activity=148272 dram_eff=0.1156
bk0: 904a 238984i bk1: 902a 239248i bk2: 928a 239255i bk3: 932a 238334i bk4: 948a 238183i bk5: 956a 238392i bk6: 929a 238609i bk7: 912a 237887i bk8: 833a 238696i bk9: 850a 237714i bk10: 860a 238942i bk11: 852a 237739i bk12: 880a 237421i bk13: 872a 238062i bk14: 870a 238129i bk15: 852a 238819i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.555785
Row_Buffer_Locality_read = 0.563305
Row_Buffer_Locality_write = 0.405594
Bank_Level_Parallism = 2.369805
Bank_Level_Parallism_Col = 2.082232
Bank_Level_Parallism_Ready = 1.732030
write_to_read_ratio_blp_rw_average = 0.078148
GrpLevelPara = 1.481163 

BW Util details:
bwutil = 0.067726 
total_CMD = 253077 
util_bw = 17140 
Wasted_Col = 53561 
Wasted_Row = 34714 
Idle = 147662 

BW Util Bottlenecks: 
RCDc_limit = 62438 
RCDWRc_limit = 1755 
WTRc_limit = 3597 
RTWc_limit = 11535 
CCDLc_limit = 5917 
rwq = 0 
CCDLc_limit_alone = 4578 
WTRc_limit_alone = 3214 
RTWc_limit_alone = 10579 

Commands details: 
total_CMD = 253077 
n_nop = 224939 
Read = 14280 
Write = 0 
L2_Alloc = 0 
L2_WB = 2860 
n_act = 6661 
n_pre = 6645 
n_ref = 0 
n_req = 14995 
total_req = 17140 

Dual Bus Interface Util: 
issued_total_row = 13306 
issued_total_col = 17140 
Row_Bus_Util =  0.052577 
CoL_Bus_Util = 0.067726 
Either_Row_CoL_Bus_Util = 0.111184 
Issued_on_Two_Bus_Simul_Util = 0.009120 
issued_two_Eff = 0.082024 
queue_avg = 1.865891 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.86589
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=253077 n_nop=224940 n_act=6657 n_pre=6641 n_ref_event=0 n_req=14996 n_rd=14285 n_rd_L2_A=0 n_write=0 n_wr_bk=2844 bw_util=0.06768
n_activity=146548 dram_eff=0.1169
bk0: 921a 238515i bk1: 904a 239287i bk2: 920a 238136i bk3: 908a 238704i bk4: 952a 238367i bk5: 948a 239107i bk6: 924a 238987i bk7: 913a 236553i bk8: 856a 239079i bk9: 848a 238073i bk10: 848a 238152i bk11: 851a 237402i bk12: 882a 238448i bk13: 885a 237656i bk14: 869a 239575i bk15: 856a 238365i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.556082
Row_Buffer_Locality_read = 0.562338
Row_Buffer_Locality_write = 0.430380
Bank_Level_Parallism = 2.389292
Bank_Level_Parallism_Col = 2.100269
Bank_Level_Parallism_Ready = 1.744468
write_to_read_ratio_blp_rw_average = 0.071927
GrpLevelPara = 1.474632 

BW Util details:
bwutil = 0.067683 
total_CMD = 253077 
util_bw = 17129 
Wasted_Col = 53409 
Wasted_Row = 34021 
Idle = 148518 

BW Util Bottlenecks: 
RCDc_limit = 62486 
RCDWRc_limit = 1575 
WTRc_limit = 4547 
RTWc_limit = 10063 
CCDLc_limit = 5905 
rwq = 0 
CCDLc_limit_alone = 4611 
WTRc_limit_alone = 4007 
RTWc_limit_alone = 9309 

Commands details: 
total_CMD = 253077 
n_nop = 224940 
Read = 14285 
Write = 0 
L2_Alloc = 0 
L2_WB = 2844 
n_act = 6657 
n_pre = 6641 
n_ref = 0 
n_req = 14996 
total_req = 17129 

Dual Bus Interface Util: 
issued_total_row = 13298 
issued_total_col = 17129 
Row_Bus_Util =  0.052545 
CoL_Bus_Util = 0.067683 
Either_Row_CoL_Bus_Util = 0.111180 
Issued_on_Two_Bus_Simul_Util = 0.009049 
issued_two_Eff = 0.081387 
queue_avg = 1.880910 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.88091
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=253077 n_nop=224819 n_act=6655 n_pre=6639 n_ref_event=0 n_req=15047 n_rd=14331 n_rd_L2_A=0 n_write=0 n_wr_bk=2864 bw_util=0.06794
n_activity=148601 dram_eff=0.1157
bk0: 900a 238743i bk1: 916a 238462i bk2: 920a 239301i bk3: 920a 237976i bk4: 956a 238330i bk5: 956a 238189i bk6: 940a 238200i bk7: 912a 237147i bk8: 841a 237825i bk9: 852a 238558i bk10: 864a 237616i bk11: 848a 238158i bk12: 888a 237296i bk13: 889a 238524i bk14: 873a 238593i bk15: 856a 238031i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.557719
Row_Buffer_Locality_read = 0.562975
Row_Buffer_Locality_write = 0.452514
Bank_Level_Parallism = 2.393292
Bank_Level_Parallism_Col = 2.139413
Bank_Level_Parallism_Ready = 1.811515
write_to_read_ratio_blp_rw_average = 0.072923
GrpLevelPara = 1.479726 

BW Util details:
bwutil = 0.067944 
total_CMD = 253077 
util_bw = 17195 
Wasted_Col = 53899 
Wasted_Row = 34756 
Idle = 147227 

BW Util Bottlenecks: 
RCDc_limit = 63034 
RCDWRc_limit = 1460 
WTRc_limit = 4729 
RTWc_limit = 11283 
CCDLc_limit = 6150 
rwq = 0 
CCDLc_limit_alone = 4751 
WTRc_limit_alone = 4179 
RTWc_limit_alone = 10434 

Commands details: 
total_CMD = 253077 
n_nop = 224819 
Read = 14331 
Write = 0 
L2_Alloc = 0 
L2_WB = 2864 
n_act = 6655 
n_pre = 6639 
n_ref = 0 
n_req = 15047 
total_req = 17195 

Dual Bus Interface Util: 
issued_total_row = 13294 
issued_total_col = 17195 
Row_Bus_Util =  0.052529 
CoL_Bus_Util = 0.067944 
Either_Row_CoL_Bus_Util = 0.111658 
Issued_on_Two_Bus_Simul_Util = 0.008815 
issued_two_Eff = 0.078951 
queue_avg = 1.955650 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.95565
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=253077 n_nop=224602 n_act=6786 n_pre=6770 n_ref_event=0 n_req=15058 n_rd=14342 n_rd_L2_A=0 n_write=0 n_wr_bk=2864 bw_util=0.06799
n_activity=149339 dram_eff=0.1152
bk0: 921a 237809i bk1: 916a 237599i bk2: 913a 238660i bk3: 925a 238268i bk4: 953a 237779i bk5: 949a 237835i bk6: 932a 238155i bk7: 913a 238528i bk8: 852a 237645i bk9: 844a 237589i bk10: 853a 238584i bk11: 868a 238282i bk12: 885a 238297i bk13: 894a 238267i bk14: 864a 238099i bk15: 860a 237723i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.549343
Row_Buffer_Locality_read = 0.556687
Row_Buffer_Locality_write = 0.402235
Bank_Level_Parallism = 2.390809
Bank_Level_Parallism_Col = 2.105599
Bank_Level_Parallism_Ready = 1.770255
write_to_read_ratio_blp_rw_average = 0.074215
GrpLevelPara = 1.488549 

BW Util details:
bwutil = 0.067987 
total_CMD = 253077 
util_bw = 17206 
Wasted_Col = 54390 
Wasted_Row = 35134 
Idle = 146347 

BW Util Bottlenecks: 
RCDc_limit = 64039 
RCDWRc_limit = 1797 
WTRc_limit = 3938 
RTWc_limit = 12335 
CCDLc_limit = 5787 
rwq = 0 
CCDLc_limit_alone = 4492 
WTRc_limit_alone = 3540 
RTWc_limit_alone = 11438 

Commands details: 
total_CMD = 253077 
n_nop = 224602 
Read = 14342 
Write = 0 
L2_Alloc = 0 
L2_WB = 2864 
n_act = 6786 
n_pre = 6770 
n_ref = 0 
n_req = 15058 
total_req = 17206 

Dual Bus Interface Util: 
issued_total_row = 13556 
issued_total_col = 17206 
Row_Bus_Util =  0.053565 
CoL_Bus_Util = 0.067987 
Either_Row_CoL_Bus_Util = 0.112515 
Issued_on_Two_Bus_Simul_Util = 0.009037 
issued_two_Eff = 0.080316 
queue_avg = 1.912422 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.91242
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=253077 n_nop=224563 n_act=6816 n_pre=6800 n_ref_event=0 n_req=14978 n_rd=14260 n_rd_L2_A=0 n_write=0 n_wr_bk=2866 bw_util=0.06767
n_activity=149536 dram_eff=0.1145
bk0: 904a 238408i bk1: 902a 238801i bk2: 928a 238396i bk3: 924a 237606i bk4: 957a 238054i bk5: 953a 238369i bk6: 928a 237461i bk7: 920a 238090i bk8: 837a 238387i bk9: 836a 237782i bk10: 856a 238357i bk11: 848a 237011i bk12: 865a 238608i bk13: 869a 236868i bk14: 872a 239039i bk15: 861a 237448i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.544933
Row_Buffer_Locality_read = 0.552174
Row_Buffer_Locality_write = 0.401114
Bank_Level_Parallism = 2.382406
Bank_Level_Parallism_Col = 2.079479
Bank_Level_Parallism_Ready = 1.749153
write_to_read_ratio_blp_rw_average = 0.077478
GrpLevelPara = 1.473517 

BW Util details:
bwutil = 0.067671 
total_CMD = 253077 
util_bw = 17126 
Wasted_Col = 55004 
Wasted_Row = 35125 
Idle = 145822 

BW Util Bottlenecks: 
RCDc_limit = 64298 
RCDWRc_limit = 1866 
WTRc_limit = 3798 
RTWc_limit = 11973 
CCDLc_limit = 6037 
rwq = 0 
CCDLc_limit_alone = 4755 
WTRc_limit_alone = 3411 
RTWc_limit_alone = 11078 

Commands details: 
total_CMD = 253077 
n_nop = 224563 
Read = 14260 
Write = 0 
L2_Alloc = 0 
L2_WB = 2866 
n_act = 6816 
n_pre = 6800 
n_ref = 0 
n_req = 14978 
total_req = 17126 

Dual Bus Interface Util: 
issued_total_row = 13616 
issued_total_col = 17126 
Row_Bus_Util =  0.053802 
CoL_Bus_Util = 0.067671 
Either_Row_CoL_Bus_Util = 0.112669 
Issued_on_Two_Bus_Simul_Util = 0.008804 
issued_two_Eff = 0.078137 
queue_avg = 1.912414 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.91241

========= L2 cache stats =========
L2_cache_bank[0]: Access = 46073, Miss = 9152, Miss_rate = 0.199, Pending_hits = 94, Reservation_fails = 502
L2_cache_bank[1]: Access = 44493, Miss = 9130, Miss_rate = 0.205, Pending_hits = 69, Reservation_fails = 1685
L2_cache_bank[2]: Access = 46638, Miss = 9176, Miss_rate = 0.197, Pending_hits = 92, Reservation_fails = 1489
L2_cache_bank[3]: Access = 44476, Miss = 9173, Miss_rate = 0.206, Pending_hits = 78, Reservation_fails = 996
L2_cache_bank[4]: Access = 45165, Miss = 9157, Miss_rate = 0.203, Pending_hits = 65, Reservation_fails = 126
L2_cache_bank[5]: Access = 47141, Miss = 9175, Miss_rate = 0.195, Pending_hits = 81, Reservation_fails = 1528
L2_cache_bank[6]: Access = 47169, Miss = 9154, Miss_rate = 0.194, Pending_hits = 80, Reservation_fails = 2058
L2_cache_bank[7]: Access = 44546, Miss = 9159, Miss_rate = 0.206, Pending_hits = 52, Reservation_fails = 667
L2_cache_bank[8]: Access = 46034, Miss = 9168, Miss_rate = 0.199, Pending_hits = 101, Reservation_fails = 1137
L2_cache_bank[9]: Access = 44334, Miss = 9144, Miss_rate = 0.206, Pending_hits = 60, Reservation_fails = 1487
L2_cache_bank[10]: Access = 45428, Miss = 9163, Miss_rate = 0.202, Pending_hits = 64, Reservation_fails = 139
L2_cache_bank[11]: Access = 44640, Miss = 9180, Miss_rate = 0.206, Pending_hits = 98, Reservation_fails = 3557
L2_cache_bank[12]: Access = 47084, Miss = 9152, Miss_rate = 0.194, Pending_hits = 78, Reservation_fails = 1731
L2_cache_bank[13]: Access = 44688, Miss = 9136, Miss_rate = 0.204, Pending_hits = 62, Reservation_fails = 876
L2_cache_bank[14]: Access = 50123, Miss = 9201, Miss_rate = 0.184, Pending_hits = 64, Reservation_fails = 206
L2_cache_bank[15]: Access = 43581, Miss = 9181, Miss_rate = 0.211, Pending_hits = 57, Reservation_fails = 1796
L2_cache_bank[16]: Access = 46306, Miss = 9155, Miss_rate = 0.198, Pending_hits = 92, Reservation_fails = 2921
L2_cache_bank[17]: Access = 46924, Miss = 9179, Miss_rate = 0.196, Pending_hits = 72, Reservation_fails = 1492
L2_cache_bank[18]: Access = 45947, Miss = 9201, Miss_rate = 0.200, Pending_hits = 77, Reservation_fails = 1288
L2_cache_bank[19]: Access = 49335, Miss = 9227, Miss_rate = 0.187, Pending_hits = 115, Reservation_fails = 867
L2_cache_bank[20]: Access = 43740, Miss = 9180, Miss_rate = 0.210, Pending_hits = 81, Reservation_fails = 1353
L2_cache_bank[21]: Access = 48001, Miss = 9201, Miss_rate = 0.192, Pending_hits = 102, Reservation_fails = 4118
L2_cache_bank[22]: Access = 45472, Miss = 9155, Miss_rate = 0.201, Pending_hits = 78, Reservation_fails = 574
L2_cache_bank[23]: Access = 44166, Miss = 9151, Miss_rate = 0.207, Pending_hits = 75, Reservation_fails = 1762
L2_cache_bank[24]: Access = 45321, Miss = 9116, Miss_rate = 0.201, Pending_hits = 61, Reservation_fails = 533
L2_cache_bank[25]: Access = 44705, Miss = 9212, Miss_rate = 0.206, Pending_hits = 127, Reservation_fails = 3426
L2_cache_bank[26]: Access = 45227, Miss = 9181, Miss_rate = 0.203, Pending_hits = 73, Reservation_fails = 1194
L2_cache_bank[27]: Access = 46734, Miss = 9194, Miss_rate = 0.197, Pending_hits = 88, Reservation_fails = 747
L2_cache_bank[28]: Access = 44974, Miss = 9183, Miss_rate = 0.204, Pending_hits = 61, Reservation_fails = 1264
L2_cache_bank[29]: Access = 46298, Miss = 9138, Miss_rate = 0.197, Pending_hits = 66, Reservation_fails = 1868
L2_cache_bank[30]: Access = 43956, Miss = 9164, Miss_rate = 0.208, Pending_hits = 71, Reservation_fails = 1597
L2_cache_bank[31]: Access = 45150, Miss = 9209, Miss_rate = 0.204, Pending_hits = 87, Reservation_fails = 2432
L2_cache_bank[32]: Access = 44730, Miss = 9162, Miss_rate = 0.205, Pending_hits = 64, Reservation_fails = 165
L2_cache_bank[33]: Access = 46076, Miss = 9171, Miss_rate = 0.199, Pending_hits = 85, Reservation_fails = 3179
L2_cache_bank[34]: Access = 44580, Miss = 9147, Miss_rate = 0.205, Pending_hits = 65, Reservation_fails = 1742
L2_cache_bank[35]: Access = 45184, Miss = 9163, Miss_rate = 0.203, Pending_hits = 79, Reservation_fails = 1786
L2_cache_bank[36]: Access = 44654, Miss = 9145, Miss_rate = 0.205, Pending_hits = 73, Reservation_fails = 649
L2_cache_bank[37]: Access = 44330, Miss = 9105, Miss_rate = 0.205, Pending_hits = 69, Reservation_fails = 2786
L2_cache_bank[38]: Access = 45043, Miss = 9180, Miss_rate = 0.204, Pending_hits = 74, Reservation_fails = 1143
L2_cache_bank[39]: Access = 46070, Miss = 9152, Miss_rate = 0.199, Pending_hits = 76, Reservation_fails = 1425
L2_cache_bank[40]: Access = 47533, Miss = 9180, Miss_rate = 0.193, Pending_hits = 100, Reservation_fails = 3593
L2_cache_bank[41]: Access = 45638, Miss = 9149, Miss_rate = 0.200, Pending_hits = 62, Reservation_fails = 209
L2_cache_bank[42]: Access = 44570, Miss = 9190, Miss_rate = 0.206, Pending_hits = 74, Reservation_fails = 451
L2_cache_bank[43]: Access = 45635, Miss = 9165, Miss_rate = 0.201, Pending_hits = 79, Reservation_fails = 636
L2_cache_bank[44]: Access = 44835, Miss = 9169, Miss_rate = 0.205, Pending_hits = 63, Reservation_fails = 693
L2_cache_bank[45]: Access = 46621, Miss = 9173, Miss_rate = 0.197, Pending_hits = 59, Reservation_fails = 1179
L2_cache_bank[46]: Access = 44794, Miss = 9163, Miss_rate = 0.205, Pending_hits = 66, Reservation_fails = 224
L2_cache_bank[47]: Access = 44505, Miss = 9137, Miss_rate = 0.205, Pending_hits = 56, Reservation_fails = 2176
L2_total_cache_accesses = 2188667
L2_total_cache_misses = 439998
L2_total_cache_miss_rate = 0.2010
L2_total_cache_pending_hits = 3665
L2_total_cache_reservation_fails = 69452
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1689083
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3571
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 104573
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 68546
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 238864
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 152
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 127
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 53013
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 24130
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 72393
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2756
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 88
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 779
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 27
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2036091
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 149536
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2880
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 68546
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 127
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 779
L2_cache_data_port_util = 0.102
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=2188667
icnt_total_pkts_simt_to_mem=2186427
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.62419
	minimum = 5
	maximum = 84
Network latency average = 5.48608
	minimum = 5
	maximum = 81
Slowest packet = 4150435
Flit latency average = 5.48608
	minimum = 5
	maximum = 81
Slowest flit = 4357907
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.270064
	minimum = 0.246219 (at node 50)
	maximum = 0.314966 (at node 15)
Accepted packet rate average = 0.270064
	minimum = 0.246219 (at node 50)
	maximum = 0.3156 (at node 15)
Injected flit rate average = 0.270064
	minimum = 0.246219 (at node 50)
	maximum = 0.314966 (at node 15)
Accepted flit rate average= 0.270064
	minimum = 0.246219 (at node 50)
	maximum = 0.3156 (at node 15)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.52227 (3 samples)
	minimum = 5 (3 samples)
	maximum = 466.333 (3 samples)
Network latency average = 5.39177 (3 samples)
	minimum = 5 (3 samples)
	maximum = 464.667 (3 samples)
Flit latency average = 5.39177 (3 samples)
	minimum = 5 (3 samples)
	maximum = 464.667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.214375 (3 samples)
	minimum = 0.193357 (3 samples)
	maximum = 0.252185 (3 samples)
Accepted packet rate average = 0.214375 (3 samples)
	minimum = 0.193357 (3 samples)
	maximum = 0.253085 (3 samples)
Injected flit rate average = 0.214375 (3 samples)
	minimum = 0.193357 (3 samples)
	maximum = 0.252185 (3 samples)
Accepted flit rate average = 0.214375 (3 samples)
	minimum = 0.193357 (3 samples)
	maximum = 0.253085 (3 samples)
Injected packet size average = 1 (3 samples)
Accepted packet size average = 1 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 4 hrs, 19 min, 37 sec (15577 sec)
gpgpu_simulation_rate = 2401 (inst/sec)
gpgpu_simulation_rate = 22 (cycle/sec)
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc40b347c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc40b347c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc40b347b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc40b347b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc40b347a8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc40b347a4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc40b347e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x4019f0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z9pagerank1PiS_S_PfS0_ii 
GPGPU-Sim PTX: pushing kernel '_Z9pagerank1PiS_S_PfS0_ii' to stream 0, gridDim= (1169,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 38 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache in Volta Archi to 128KB
GPGPU-Sim uArch: Shader 41 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 42 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 44 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 47 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 49 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 50 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 52 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 54 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 56 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 58 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 61 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 63 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 64 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 67 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 68 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 71 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 72 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 74 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 77 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 79 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 28 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 30 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 33 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 34 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 37 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 39 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 40 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 43 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 45 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 46 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 48 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 51 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 53 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 55 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 57 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 59 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 60 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 62 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 65 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 66 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 69 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 70 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 73 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 75 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 76 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 78 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 29 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 31 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 32 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 35 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 36 bind to kernel 4 '_Z9pagerank1PiS_S_PfS0_ii'
Destroy streams for kernel 4: size 0
kernel_name = _Z9pagerank1PiS_S_PfS0_ii 
kernel_launch_uid = 4 
gpu_sim_cycle = 337585
gpu_sim_insn = 24252248
gpu_ipc =      71.8404
gpu_tot_sim_cycle = 694871
gpu_tot_sim_insn = 61667384
gpu_tot_ipc =      88.7465
gpu_tot_issued_cta = 4676
gpu_occupancy = 77.1544% 
gpu_tot_occupancy = 77.3728% 
max_total_param_size = 0
gpu_stall_dramfull = 161777
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       5.9206
partiton_level_parallism_total  =       6.0229
partiton_level_parallism_util =       7.4842
partiton_level_parallism_util_total  =       7.6468
L2_BW  =     227.3523 GB/Sec
L2_BW_total  =     231.4034 GB/Sec
gpu_total_sim_rate=2066

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2579126
	L1I_total_cache_misses = 21002
	L1I_total_cache_miss_rate = 0.0081
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 126770
L1D_cache:
	L1D_cache_core[0]: Access = 125413, Miss = 20689, Miss_rate = 0.165, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 124950, Miss = 20182, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 126560, Miss = 21005, Miss_rate = 0.166, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 127274, Miss = 20392, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 134451, Miss = 21242, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 126234, Miss = 20020, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 125662, Miss = 19940, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 127024, Miss = 20467, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 123279, Miss = 19856, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 124126, Miss = 20078, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 124546, Miss = 20354, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 125839, Miss = 20538, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 128741, Miss = 21325, Miss_rate = 0.166, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 128765, Miss = 21287, Miss_rate = 0.165, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 125926, Miss = 20702, Miss_rate = 0.164, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 123952, Miss = 20086, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 128340, Miss = 20984, Miss_rate = 0.164, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 124903, Miss = 20614, Miss_rate = 0.165, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 123667, Miss = 20011, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 128468, Miss = 20567, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 123878, Miss = 19894, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 126658, Miss = 20674, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 128636, Miss = 20654, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 124454, Miss = 20172, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 126494, Miss = 20658, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 126509, Miss = 20330, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 124565, Miss = 20270, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 128128, Miss = 20683, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 128021, Miss = 20294, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 123103, Miss = 19459, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 136130, Miss = 20822, Miss_rate = 0.153, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 124880, Miss = 19911, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 123574, Miss = 19717, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 127822, Miss = 20995, Miss_rate = 0.164, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 125473, Miss = 19681, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 133882, Miss = 20685, Miss_rate = 0.155, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 126584, Miss = 19489, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 127427, Miss = 20299, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 122968, Miss = 19489, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 133676, Miss = 20198, Miss_rate = 0.151, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 5070982
	L1D_total_cache_misses = 814713
	L1D_total_cache_miss_rate = 0.1607
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.025
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 168336
	L1C_total_cache_misses = 5120
	L1C_total_cache_miss_rate = 0.0304
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 45712
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0
tlb_cache:
	TLB_total_cache_accesses = 0
	TLB_total_cache_misses = 0
	TLB_total_cache_pending_hits = 0
	TLB_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4218885
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 352955
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 349606
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 163216
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 5120
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 45712
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 37384
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 112152
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2558124
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 21002
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 126770
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4921446
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 168336
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 149536
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2579126

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 45712
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 126770
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
853, 1329, 1721, 1187, 1525, 879, 1245, 1973, 1122, 1122, 1092, 1372, 1512, 1316, 1848, 1148, 1127, 1323, 1155, 1351, 1267, 1127, 1099, 1351, 1032, 946, 976, 724, 892, 808, 1674, 1172, 743, 694, 862, 948, 836, 752, 1051, 834, 619, 722, 890, 789, 862, 845, 787, 948, 586, 782, 642, 698, 670, 670, 726, 754, 556, 584, 528, 584, 668, 584, 726, 584, 
gpgpu_n_tot_thrd_icount = 158148608
gpgpu_n_tot_w_icount = 4942144
gpgpu_n_stall_shd_mem = 159262610
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4034808
gpgpu_n_mem_write_global = 149536
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 13227445
gpgpu_n_store_insn = 1196268
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5386752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 45712
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:151602487	W0_Idle:5983219	W0_Scoreboard:8443926	W1:1006768	W2:464268	W3:292204	W4:214380	W5:171486	W6:142650	W7:129430	W8:111656	W9:95110	W10:87324	W11:77920	W12:73410	W13:67792	W14:66350	W15:67850	W16:67552	W17:66076	W18:63548	W19:65466	W20:59002	W21:57254	W22:54834	W23:55168	W24:51494	W25:51534	W26:47504	W27:47518	W28:36190	W29:31610	W30:24608	W31:13008	W32:1081180
single_issue_nums: WS0:1230328	WS1:1236952	WS2:1231486	WS3:1243378	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5441552 {8:680194,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5981440 {40:149536,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 134184560 {40:3354614,}
traffic_breakdown_coretomem[INST_ACC_R] = 5760 {8:720,}
traffic_breakdown_memtocore[CONST_ACC_R] = 6400 {40:160,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 27207760 {40:680194,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1196288 {8:149536,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 134184560 {40:3354614,}
traffic_breakdown_memtocore[INST_ACC_R] = 115200 {40:2880,}
maxmflatency = 3491 
max_icnt2mem_latency = 2169 
maxmrqlatency = 1607 
max_icnt2sh_latency = 85 
averagemflatency = 183 
avg_icnt2mem_latency = 13 
avg_mrq_latency = 41 
avg_icnt2sh_latency = 7 
mrq_lat_table:273707 	156563 	11426 	15616 	95372 	63810 	34194 	32643 	29489 	6918 	202 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3456833 	634448 	51444 	38045 	3734 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2292422 	1717766 	121159 	8780 	7028 	11530 	12217 	11141 	3044 	57 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3807910 	358085 	15307 	3030 	172 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1339 	30 	10 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        40        61        18        22        21        21        26        29 
dram[1]:        64        64        64        64        64        64        64        60        64        56        33        21        24        20        32        47 
dram[2]:        64        64        64        64        64        64        61        48        25        56        22        23        40        32        33        39 
dram[3]:        64        64        64        64        64        64        60        60        52        36        20        23        24        16        35        23 
dram[4]:        64        64        64        64        64        64        64        60        55        24        15        22        34        18        35        30 
dram[5]:        64        64        64        64        64        64        64        60        49        40        19        30        25        20        29        25 
dram[6]:        64        64        64        64        64        64        56        50        30        25        19        16        40        24        18        31 
dram[7]:        64        64        64        64        64        64        56        64        37        32        29        18        23        24        24        23 
dram[8]:        64        64        64        64        64        64        64        61        48        30        16        26        32        33        21        34 
dram[9]:        64        64        64        64        64        64        64        64        52        48        33        24        23        28        15        32 
dram[10]:        64        64        64        64        64        64        61        46        56        47        28        32        48        47        23        31 
dram[11]:        64        64        64        64        64        64        64        56        48        28        20        23        24        20        23        20 
dram[12]:        64        64        64        64        64        64        63        58        38        39        21        20        19        19        34        24 
dram[13]:        64        64        64        64        64        64        64        64        52        36        32        30        21        25        49        26 
dram[14]:        64        64        64        64        64        64        61        61        28        37        23        19        40        32        24        25 
dram[15]:        64        64        64        64        64        64        64        52        40        32        24        22        20        33        37        31 
dram[16]:        64        64        64        64        64        64        64        64        40        53        20        20        23        24        32        27 
dram[17]:        64        64        64        64        64        64        64        61        56        51        28        40        28        22        34        20 
dram[18]:        64        64        64        64        64        64        61        53        38        33        34        20        36        28        24        47 
dram[19]:        64        64        64        64        64        64        60        60        40        36        22        22        19        22        38        21 
dram[20]:        64        64        64        64        64        64        64        60        36        44        18        26        46        20        27        26 
dram[21]:        64        64        64        64        64        64        64        64        33        60        30        23        28        23        34        31 
dram[22]:        64        64        64        64        64        64        53        50        44        32        21        35        43        32        30        25 
dram[23]:        64        64        64        64        64        64        64        58        40        26        32        20        30        18        38        38 
maximum service time to same row:
dram[0]:     17105      9960     11770      7774     11859     23643      6729      7134      9144      8394     10004     10338     25632     16296     11665     62528 
dram[1]:     11459     13799      8074      7998      6765      6231      6547      7104     10818      9204     15881      6946      5629      5527     13966     16349 
dram[2]:     11582     14818     14274      7098     12588     19314      8658     10123      8201      6887      7466     15240      8427     15828     10968      9206 
dram[3]:      9607     13926      5107     12571      7162      6344      6582     10012      8461     11807      5148      7618      7200     10654      9247     12100 
dram[4]:     10964     16586      7819      9111     14276     13010      6028     10008     10064     12664      6136     16365      8231     12239     15346     19841 
dram[5]:     11736      7407     10197      7580      9053      5879     10739      6057      7482     11208     10740     12870      6729     13006     11681     11777 
dram[6]:      6427     15887      6668      9917     12011     12459      5692      3973     11329      8641      7900      5164     11330     21271     14511      7213 
dram[7]:     12833     14855      7657      7235      9796     20774      8033      9106     41571     10774      7168      7412      6922      5099     13821      8770 
dram[8]:      8390     36103      7391      3962     15857     23138     15058     14020      9189     25856      9065      8503     23060      8819     11317     11955 
dram[9]:     17641     14340      4935     13288      7269      9418      5322      8009     12033     11496      9703      6604      7584      6694      7207      9384 
dram[10]:     12029     82399      6473     28526      8681      7541      5930      9354     11731     11156     10334      7809      8228     10089      9199     13418 
dram[11]:      7776     86942     10573      9365      9624      8978      5888     10790      5972      7203      7981      4063     46119      7654     14694      8647 
dram[12]:     13747     11815      7136     13725     18582      8745      9398      7069     13130      5964     11400      5681      6875     11160     13904     10346 
dram[13]:     10052     16541      7558      5701      7217      5450      7872      6863      8455     17984      7075      6805      6926     13131     14073     12521 
dram[14]:     14407     12129      8560     12240      8653      8332      7350      9712     11829     10366      4434      5354     10171     10366     12325     13813 
dram[15]:     16565     14262      5997      6497      7196      8925      8778     11756      9162      4112      5933      7320      9708     19700     13087      8376 
dram[16]:     41296      9960      6954      8102      9875      4599      7044      6293      7484      8864     11187      7389     19696      9848     11066     19570 
dram[17]:     18799     11829      7883      5731     12339      9498      7964      9376      5826      9922     12309     10320     11177      7504     31336      8269 
dram[18]:     53957     31506      6913     14545      9103      6118      7994      6042     11179     13390     15406      9060      9305     24241      8618     37148 
dram[19]:     11993     15965     25087      7467     18257     12589     11089      9391     12120     21985      9017     14317      6677      7730     17833      9259 
dram[20]:     34241      9154      6391      7108      6411     10018      8813      8313     48290     11208      8467      5019     13252      6395     12580      5304 
dram[21]:     11313     11766     26232     12827     10152      9000      8245      7866      8442     11655     12594      9168      4486      6703     13131      8553 
dram[22]:     30143      9969      8960      9240      9419     13302      7139      8933     10408      6942     12353     15114     31195     10242     10329      9930 
dram[23]:      6593     19987      6958     10619      9028      8918      7769      7275      8421      9599     10087      7919      8331      5048     29352     14465 
average row accesses per activate:
dram[0]:  2.321340  2.254217  2.240936  2.394472  2.451852  2.467925  2.349282  2.323040  2.164634  1.961283  2.021493  2.100116  2.164319  2.016465  2.167866  2.250000 
dram[1]:  2.348371  2.203468  2.185780  2.283995  2.366430  2.399039  2.257697  2.289906  2.322412  2.089202  2.007883  2.098837  2.195780  2.031317  2.216381  2.262829 
dram[2]:  2.185615  2.280952  2.152370  2.231035  2.305104  2.390419  2.210762  2.185811  2.075758  1.977925  1.989967  2.052452  2.173862  1.962963  2.062714  2.204156 
dram[3]:  2.296252  2.188679  2.127828  2.187927  2.354118  2.364608  2.125000  2.248276  2.200247  2.127557  2.009050  2.053409  2.129181  1.980498  2.068650  2.223716 
dram[4]:  2.227432  2.265701  2.368356  2.298436  2.513959  2.413123  2.188196  2.241379  2.166464  2.118279  1.994438  2.062284  2.324691  1.939746  2.153846  2.197337 
dram[5]:  2.299754  2.346348  2.182955  2.210706  2.350939  2.520253  2.340964  2.241695  2.062718  2.117365  2.076212  2.190931  2.121759  2.192532  2.112149  2.122951 
dram[6]:  2.269596  2.350126  2.263220  2.301932  2.370238  2.407497  2.149336  2.039916  2.036281  2.152147  1.965027  2.084112  2.191090  2.061674  2.148809  2.053167 
dram[7]:  2.223380  2.240476  2.100108  2.203661  2.240000  2.388095  2.260465  2.232798  2.193865  2.176471  2.084309  2.066362  2.283619  2.124130  2.166467  2.338961 
dram[8]:  2.374843  2.296206  2.244994  2.343980  2.431181  2.345476  2.534974  2.135165  2.100236  2.199262  1.980022  2.052083  2.264563  2.048193  2.161446  2.272040 
dram[9]:  2.172055  2.260404  2.147942  2.417800  2.370238  2.354118  2.254315  2.107759  2.210136  2.131737  2.087356  2.187726  2.153318  2.163406  2.245353  2.186603 
dram[10]:  2.245283  2.506024  2.151071  2.361416  2.380552  2.375443  2.077005  2.205882  2.098592  1.978889  2.036364  2.183894  2.312883  2.229314  2.098608  2.221271 
dram[11]:  2.273608  2.207459  2.149606  2.369592  2.288991  2.288506  2.164080  2.297170  2.140097  2.020571  2.016911  1.914163  2.046307  1.892562  2.212379  2.093967 
dram[12]:  2.346348  2.391195  2.242031  2.338942  2.429976  2.363853  2.222222  2.301998  1.914779  2.136038  2.102564  1.996707  2.211722  2.256039  2.212010  2.136954 
dram[13]:  2.301932  2.305454  2.263345  2.313023  2.398305  2.304850  2.290284  2.237986  2.172960  2.303959  2.053714  2.153025  2.049396  2.100223  2.226322  2.107226 
dram[14]:  2.471969  2.141552  2.183371  2.268868  2.414958  2.339977  2.345874  2.310795  1.994426  2.000000  1.885864  2.033670  2.305725  2.043621  2.034832  2.095070 
dram[15]:  2.333747  2.321123  2.337335  2.426434  2.411058  2.491946  2.407178  2.226545  1.994382  1.895855  2.181818  1.986726  2.025219  2.128555  2.238622  2.060571 
dram[16]:  2.414541  2.172055  2.355638  2.366093  2.371703  2.259386  2.400740  2.291274  2.045819  2.040092  2.070358  2.034989  2.076490  2.148961  2.260598  2.208128 
dram[17]:  2.305725  2.194030  2.281473  2.300120  2.433333  2.356132  2.253194  2.355911  2.001121  2.062140  2.111502  2.086906  2.129291  2.236842  2.207065  2.091228 
dram[18]:  2.142369  2.179157  2.339438  2.260047  2.250844  2.374255  2.419154  2.052183  1.998878  2.154878  2.020157  2.050114  2.035870  2.151376  2.057955  2.090698 
dram[19]:  2.252101  2.296569  2.416771  2.460277  2.353428  2.362456  2.416049  2.277251  2.080283  2.067285  2.208078  2.057803  1.965957  2.122566  2.190591  2.106257 
dram[20]:  2.270883  2.300000  2.315917  2.267386  2.416867  2.384707  2.446115  2.052017  2.245614  2.092506  2.127685  1.987791  2.239759  2.146482  2.326923  2.141317 
dram[21]:  2.216825  2.310303  2.434562  2.200924  2.491925  2.382143  2.405868  2.189773  2.026346  2.205665  2.070215  2.022624  2.188304  2.332094  2.228989  2.144753 
dram[22]:  2.247350  2.174312  2.298077  2.386139  2.465347  2.297578  2.282201  2.322542  1.991091  2.013636  2.149165  2.026726  2.218268  2.284504  2.119578  2.057208 
dram[23]:  2.222090  2.242533  2.304762  2.212571  2.348538  2.355294  2.216553  2.320144  2.012543  2.080189  2.144379  1.945593  2.134189  1.949786  2.251231  2.016854 
average row locality = 719940/327107 = 2.200931
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1806      1804      1840      1832      1896      1876      1856      1848      1679      1677      1691      1708      1748      1741      1728      1743 
dram[1]:      1808      1831      1832      1826      1909      1904      1872      1845      1676      1684      1688      1709      1777      1785      1732      1728 
dram[2]:      1816      1840      1834      1860      1897      1904      1865      1835      1685      1696      1689      1704      1767      1761      1729      1724 
dram[3]:      1828      1792      1812      1844      1908      1900      1849      1848      1684      1672      1680      1712      1750      1732      1728      1737 
dram[4]:      1828      1808      1840      1836      1892      1896      1857      1842      1687      1677      1697      1692      1787      1739      1737      1734 
dram[5]:      1805      1798      1844      1860      1910      1900      1840      1849      1680      1672      1701      1740      1786      1783      1728      1732 
dram[6]:      1836      1800      1848      1832      1900      1900      1840      1836      1700      1661      1702      1688      1774      1775      1726      1734 
dram[7]:      1844      1813      1868      1848      1920      1912      1840      1840      1692      1680      1684      1710      1772      1735      1729      1721 
dram[8]:      1818      1808      1832      1834      1904      1904      1850      1836      1685      1692      1688      1677      1772      1774      1716      1724 
dram[9]:      1812      1828      1852      1872      1900      1908      1855      1848      1692      1684      1720      1722      1786      1785      1730      1744 
dram[10]:      1831      1805      1833      1855      1894      1917      1840      1842      1692      1684      1696      1721      1789      1790      1729      1734 
dram[11]:      1809      1823      1836      1841      1904      1900      1848      1842      1676      1672      1693      1688      1760      1736      1740      1724 
dram[12]:      1798      1828      1826      1864      1890      1898      1837      1850      1679      1693      1708      1723      1753      1772      1725      1730 
dram[13]:      1832      1829      1834      1856      1892      1904      1832      1849      1688      1708      1701      1719      1771      1790      1729      1728 
dram[14]:      1824      1808      1841      1847      1909      1904      1832      1841      1693      1682      1705      1716      1797      1778      1730      1710 
dram[15]:      1812      1828      1865      1864      1912      1916      1841      1840      1680      1688      1704      1700      1750      1775      1738      1724 
dram[16]:      1822      1812      1828      1848      1890      1896      1844      1838      1690      1685      1699      1707      1750      1765      1732      1716 
dram[17]:      1822      1836      1844      1840      1884      1905      1837      1810      1687      1696      1704      1705      1765      1774      1732      1712 
dram[18]:      1812      1796      1840      1837      1908      1901      1841      1820      1685      1672      1708      1704      1777      1780      1731      1720 
dram[19]:      1808      1807      1852      1868      1900      1908      1849      1816      1666      1686      1708      1684      1752      1757      1735      1708 
dram[20]:      1830      1816      1832      1820      1912      1904      1844      1825      1696      1691      1687      1695      1763      1765      1734      1712 
dram[21]:      1804      1832      1840      1832      1912      1908      1860      1820      1673      1696      1732      1692      1776      1786      1746      1704 
dram[22]:      1834      1824      1837      1850      1901      1901      1844      1829      1692      1677      1705      1724      1774      1791      1728      1720 
dram[23]:      1804      1808      1856      1856      1913      1909      1848      1828      1669      1668      1716      1692      1734      1730      1744      1718 
total dram reads = 685758
bank skew: 1920/1661 = 1.16
chip skew: 28738/28473 = 1.01
number of total write accesses:
dram[0]:        65        67        76        74        90        86       108       108        96        96        96        96        96        96        80        84 
dram[1]:        66        75        74        72        93        92       108       106        96        96        95        96        96        96        81        80 
dram[2]:        68        76        73        81        90        92       107       106        96        96        96        96        96        94        80        79 
dram[3]:        71        64        69        77        93        91       106       108        96        96        96        95        96        96        80        82 
dram[4]:        72        68        76        74        89        90       108       108        96        96        96        96        96        96        83        81 
dram[5]:        67        65        77        81        93        91       103       108        96        96        97        96        96        96        80        81 
dram[6]:        75        66        78        74        91        91       103       106        96        93        96        96        95        97        79        81 
dram[7]:        77        69        83        78        96        94       104       107        96        96        96        96        96        96        80        80 
dram[8]:        70        68        74        74        92        92       107       107        96        96        96        96        94        96        78        80 
dram[9]:        69        73        79        84        91        93       104       108        96        96        96        96        96        95        82        84 
dram[10]:        73        67        75        79        89        95       102       108        96        97        96        96        96        96        80        83 
dram[11]:        69        71        75        76        92        91       104       106        96        96        96        96        96        96        83        81 
dram[12]:        65        73        73        82        88        90       103       109        96        97        96        96        96        96        80        80 
dram[13]:        74        73        74        80        89        92       101       107        96        96        96        96        96        96        81        80 
dram[14]:        72        68        76        77        93        92       101       107        96        96        96        96        96        96        81        75 
dram[15]:        69        73        82        82        94        95       104       106        95        96        96        96        97        96        82        79 
dram[16]:        71        69        73        78        88        90       103       105        96        96        96        96        96        96        81        77 
dram[17]:        71        75        77        76        87        93       103       103        98        96        95        96        96        96        80        76 
dram[18]:        69        65        76        75        93        91       104       107        96        95        96        96        96        96        80        78 
dram[19]:        68        67        79        83        91        93       108       106        96        96        96        96        96        96        81        76 
dram[20]:        73        70        74        71        94        92       108       108        96        96        96        96        96        96        81        76 
dram[21]:        67        74        76        74        94        93       108       107        96        95        96        96        95        96        84        74 
dram[22]:        74        72        75        78        91        91       105       108        96        95        96        96        96        96        80        78 
dram[23]:        67        69        80        80        95        93       107       107        96        96        96        96        95        95        84        77 
total dram writes = 34182
bank skew: 109/64 = 1.70
chip skew: 1444/1411 = 1.02
average mf latency per bank:
dram[0]:       1416      1489      1159      1267      1075      1083       904       933       851       765       769       745       727       758      1289      1224
dram[1]:       1769      1563      1378      1233      1068       995       910       928       914       796       825       781       796       724      1385      1320
dram[2]:       1369      1527      1150      1211       940      1127       910       912       854       844       754       793       675       705      1181      1183
dram[3]:       1543      1502      1367      1151      1026      1043       827       896       777       777       719       737       716       726      1510      1158
dram[4]:       1532      1510      1371      1367      1044      1075       981       897       832       846       838       836       786       746      1540      1421
dram[5]:       1688      1531      1190      1301       927      1088       930       924       740       781       742       766       688       739      1125      1402
dram[6]:       1415      1595      1332      1201      1100      1041       844       840       872       798       703       738       690       687      1400      1221
dram[7]:       1464      1628      1281      1333      1020      1005      1024       867       792       799       720       759       674       717      1795      1302
dram[8]:       1739      1620      1245      1198      1098      1031       919       949       859       888       829       751       784       716      1576      1368
dram[9]:       1690      1558      1236      1426      1085      1041       912      1013       872       847       800       840       744       749      1358      1775
dram[10]:       1252      1857      1140      1540      1159      1099       874       951       779       912       722       843       672       803      1139      1860
dram[11]:       1477      1554      1225      1258      1029      1061       881       874       796       812       799       752       695       673      1242      1343
dram[12]:       1420      1845      1263      1333      1066      1122       884      1000       793       917       748       892       749       871      1516      1746
dram[13]:       1483      1624      1271      1184      1057      1162       879       901       781       766       773       788       684       769      1304      1604
dram[14]:       1475      1496      1099      1259       996      1011       840       889       801       859       743       834       693       728      1415      1613
dram[15]:       1488      1475      1252      1368       991      1041       935       888       857       828       775       796       747       712      1444      1360
dram[16]:       1517      1572      1187      1357       988      1097       899       908       835       879       763       787       701       775      1310      1827
dram[17]:       1498      1455      1227      1136      1042      1095       907       892       801       840       742       740       703       694      1313      1336
dram[18]:       1425      1550      1206      1159      1031      1062       884       805       789       842       733       745       654       715      1162      1324
dram[19]:       1433      1671      1171      1239      1026      1109       965       874       862       834       741       800       685       713      1248      1391
dram[20]:       1925      1588      1358      1270      1176      1003      1004       876       876       827       901       753       828       705      1758      1229
dram[21]:       1378      1543      1175      1319      1128      1101       913       940       824       846       754       815       697       819      1383      1642
dram[22]:       1496      1597      1244      1464      1022       998       920       853       820       768       770       754       701       699      1306      1357
dram[23]:       1369      1552      1255      1287      1150      1028       876       904       783       844       734       747       682       694      1202      1320
maximum mf latency per bank:
dram[0]:       1476      1817      1557      1714      1850      1828      2094      1787      1683      1718      1532      1692      1544      1982      1677      2134
dram[1]:       2036      1793      2401      2097      2184      1967      2491      2304      2231      2199      2062      1986      2552      1802      2153      1890
dram[2]:       1404      1432      1635      1623      1631      1697      1400      1511      1260      1300      1646      1481      2012      1731      1585      2024
dram[3]:       1705      1653      1709      1599      1707      1573      1726      1775      1775      1760      2261      1755      1895      1936      1911      1872
dram[4]:       2158      1936      2283      2046      2223      2338      2320      2738      2177      2094      2188      2095      2538      2346      2664      2069
dram[5]:       1352      2470      1462      2147      1550      2209      1468      2265      1112      2217      1543      2211      1545      2366      1442      2352
dram[6]:       1588      1733      1547      1853      1543      2598      1644      1903      1536      1851      1602      1784      1985      2043      2105      1900
dram[7]:       1469      2342      1388      2320      1574      2797      1289      2451      1593      2479      1450      2652      1683      2489      1723      2767
dram[8]:       2078      1689      2132      1743      2523      1893      2629      1944      2003      1701      2239      2107      2320      1783      2366      1791
dram[9]:       2275      2199      2149      2085      2657      2183      2386      2474      2270      2141      2386      2502      2163      2289      2424      2515
dram[10]:       1093      2564       927      2580      1371      2817      1539      2845      1019      2641      1326      2806      1503      2731      1394      2768
dram[11]:       1667      1990      1493      1967      1661      2510      1788      2205      1410      2392      1981      2377      1744      2269      1981      2132
dram[12]:       1846      3073      1504      2997      1893      2962      1647      3491      1573      2930      1676      3219      1626      3267      1824      3363
dram[13]:       1855      1982      1711      2134      1838      1945      1767      2187      1666      1897      1777      2396      2036      2162      1735      2288
dram[14]:       1528      1921      1807      1966      1599      2157      1619      2130      1580      2116      1876      2155      1543      2452      1915      1940
dram[15]:       2124      2600      2336      2504      2229      2376      2112      2660      2072      2181      2161      2672      2304      2562      2601      2582
dram[16]:       1680      2257      1921      2229      1958      2430      1707      2542      1607      2155      2300      2477      1679      2625      1931      2143
dram[17]:       2075      1553      2258      1408      1924      1826      2110      1774      1938      1455      1913      1526      2311      1745      2068      1746
dram[18]:       1481      2142      1409      1875      1568      1941      2029      2477      1804      1916      1797      1951      1537      1904      1713      2016
dram[19]:       1705      2064      1809      2162      1878      2081      1860      2107      1715      2455      1701      2031      1824      2317      2007      2153
dram[20]:       2644      1349      2620      1529      2841      1792      2691      1931      2648      1568      2904      1582      2899      1607      2844      1722
dram[21]:       1980      2243      1740      2133      2089      2233      1986      2804      1670      2287      1790      2255      1855      2680      1769      2356
dram[22]:       1804      2076      1840      2091      1878      1805      2046      1780      1984      2065      1774      2126      2224      2553      1949      1986
dram[23]:       1592      2097      1675      2093      2025      1981      1881      2147      1696      2233      2034      2114      2096      2117      1865      2090

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=492199 n_nop=435407 n_act=13447 n_pre=13431 n_ref_event=0 n_req=29887 n_rd=28473 n_rd_L2_A=0 n_write=0 n_wr_bk=5650 bw_util=0.06933
n_activity=301610 dram_eff=0.1131
bk0: 1806a 464742i bk1: 1804a 464526i bk2: 1840a 463130i bk3: 1832a 464617i bk4: 1896a 463860i bk5: 1876a 463879i bk6: 1856a 462489i bk7: 1848a 463044i bk8: 1679a 463201i bk9: 1677a 461555i bk10: 1691a 462665i bk11: 1708a 463021i bk12: 1748a 461904i bk13: 1741a 461016i bk14: 1728a 463927i bk15: 1743a 463595i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.550105
Row_Buffer_Locality_read = 0.558178
Row_Buffer_Locality_write = 0.387553
Bank_Level_Parallism = 2.287612
Bank_Level_Parallism_Col = 2.007697
Bank_Level_Parallism_Ready = 1.679981
write_to_read_ratio_blp_rw_average = 0.076098
GrpLevelPara = 1.455264 

BW Util details:
bwutil = 0.069328 
total_CMD = 492199 
util_bw = 34123 
Wasted_Col = 110329 
Wasted_Row = 71450 
Idle = 276297 

BW Util Bottlenecks: 
RCDc_limit = 127432 
RCDWRc_limit = 4038 
WTRc_limit = 8864 
RTWc_limit = 21569 
CCDLc_limit = 12132 
rwq = 0 
CCDLc_limit_alone = 9495 
WTRc_limit_alone = 7847 
RTWc_limit_alone = 19949 

Commands details: 
total_CMD = 492199 
n_nop = 435407 
Read = 28473 
Write = 0 
L2_Alloc = 0 
L2_WB = 5650 
n_act = 13447 
n_pre = 13431 
n_ref = 0 
n_req = 29887 
total_req = 34123 

Dual Bus Interface Util: 
issued_total_row = 26878 
issued_total_col = 34123 
Row_Bus_Util =  0.054608 
CoL_Bus_Util = 0.069328 
Either_Row_CoL_Bus_Util = 0.115384 
Issued_on_Two_Bus_Simul_Util = 0.008551 
issued_two_Eff = 0.074113 
queue_avg = 1.691355 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.69135
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=492199 n_nop=435102 n_act=13532 n_pre=13516 n_ref_event=0 n_req=30028 n_rd=28606 n_rd_L2_A=0 n_write=0 n_wr_bk=5688 bw_util=0.06968
n_activity=300763 dram_eff=0.114
bk0: 1808a 465391i bk1: 1831a 462889i bk2: 1832a 462494i bk3: 1826a 464025i bk4: 1909a 462228i bk5: 1904a 462548i bk6: 1872a 461467i bk7: 1845a 461495i bk8: 1676a 464618i bk9: 1684a 462581i bk10: 1688a 461801i bk11: 1709a 462332i bk12: 1777a 462342i bk13: 1785a 460338i bk14: 1732a 464164i bk15: 1728a 464705i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.549354
Row_Buffer_Locality_read = 0.556387
Row_Buffer_Locality_write = 0.407876
Bank_Level_Parallism = 2.315383
Bank_Level_Parallism_Col = 2.025212
Bank_Level_Parallism_Ready = 1.739021
write_to_read_ratio_blp_rw_average = 0.075286
GrpLevelPara = 1.454981 

BW Util details:
bwutil = 0.069675 
total_CMD = 492199 
util_bw = 34294 
Wasted_Col = 111017 
Wasted_Row = 70547 
Idle = 276341 

BW Util Bottlenecks: 
RCDc_limit = 128990 
RCDWRc_limit = 3751 
WTRc_limit = 8505 
RTWc_limit = 22030 
CCDLc_limit = 12339 
rwq = 0 
CCDLc_limit_alone = 9834 
WTRc_limit_alone = 7568 
RTWc_limit_alone = 20462 

Commands details: 
total_CMD = 492199 
n_nop = 435102 
Read = 28606 
Write = 0 
L2_Alloc = 0 
L2_WB = 5688 
n_act = 13532 
n_pre = 13516 
n_ref = 0 
n_req = 30028 
total_req = 34294 

Dual Bus Interface Util: 
issued_total_row = 27048 
issued_total_col = 34294 
Row_Bus_Util =  0.054953 
CoL_Bus_Util = 0.069675 
Either_Row_CoL_Bus_Util = 0.116004 
Issued_on_Two_Bus_Simul_Util = 0.008625 
issued_two_Eff = 0.074347 
queue_avg = 1.783815 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.78382
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=492199 n_nop=434157 n_act=13970 n_pre=13954 n_ref_event=0 n_req=30032 n_rd=28606 n_rd_L2_A=0 n_write=0 n_wr_bk=5702 bw_util=0.0697
n_activity=304342 dram_eff=0.1127
bk0: 1816a 463748i bk1: 1840a 463542i bk2: 1834a 462753i bk3: 1860a 461350i bk4: 1897a 462373i bk5: 1904a 463014i bk6: 1865a 462037i bk7: 1835a 461936i bk8: 1685a 462653i bk9: 1696a 462275i bk10: 1689a 462430i bk11: 1704a 462416i bk12: 1767a 462562i bk13: 1761a 461081i bk14: 1729a 463389i bk15: 1724a 464533i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.534829
Row_Buffer_Locality_read = 0.544047
Row_Buffer_Locality_write = 0.349930
Bank_Level_Parallism = 2.284798
Bank_Level_Parallism_Col = 1.962629
Bank_Level_Parallism_Ready = 1.633205
write_to_read_ratio_blp_rw_average = 0.076774
GrpLevelPara = 1.451981 

BW Util details:
bwutil = 0.069704 
total_CMD = 492199 
util_bw = 34308 
Wasted_Col = 114163 
Wasted_Row = 71734 
Idle = 271994 

BW Util Bottlenecks: 
RCDc_limit = 133017 
RCDWRc_limit = 4358 
WTRc_limit = 8284 
RTWc_limit = 23060 
CCDLc_limit = 12428 
rwq = 0 
CCDLc_limit_alone = 9863 
WTRc_limit_alone = 7354 
RTWc_limit_alone = 21425 

Commands details: 
total_CMD = 492199 
n_nop = 434157 
Read = 28606 
Write = 0 
L2_Alloc = 0 
L2_WB = 5702 
n_act = 13970 
n_pre = 13954 
n_ref = 0 
n_req = 30032 
total_req = 34308 

Dual Bus Interface Util: 
issued_total_row = 27924 
issued_total_col = 34308 
Row_Bus_Util =  0.056733 
CoL_Bus_Util = 0.069704 
Either_Row_CoL_Bus_Util = 0.117924 
Issued_on_Two_Bus_Simul_Util = 0.008513 
issued_two_Eff = 0.072189 
queue_avg = 1.601799 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.6018
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=492199 n_nop=434725 n_act=13805 n_pre=13789 n_ref_event=0 n_req=29892 n_rd=28476 n_rd_L2_A=0 n_write=0 n_wr_bk=5664 bw_util=0.06936
n_activity=300268 dram_eff=0.1137
bk0: 1828a 463719i bk1: 1792a 463939i bk2: 1812a 462440i bk3: 1844a 462244i bk4: 1908a 462562i bk5: 1900a 462994i bk6: 1849a 460571i bk7: 1848a 460004i bk8: 1684a 463879i bk9: 1672a 463626i bk10: 1680a 462001i bk11: 1712a 461161i bk12: 1750a 461763i bk13: 1732a 461145i bk14: 1728a 462601i bk15: 1737a 463022i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.538171
Row_Buffer_Locality_read = 0.546776
Row_Buffer_Locality_write = 0.365113
Bank_Level_Parallism = 2.323155
Bank_Level_Parallism_Col = 2.018446
Bank_Level_Parallism_Ready = 1.679115
write_to_read_ratio_blp_rw_average = 0.084083
GrpLevelPara = 1.462015 

BW Util details:
bwutil = 0.069362 
total_CMD = 492199 
util_bw = 34140 
Wasted_Col = 112975 
Wasted_Row = 71297 
Idle = 273787 

BW Util Bottlenecks: 
RCDc_limit = 131441 
RCDWRc_limit = 4344 
WTRc_limit = 8543 
RTWc_limit = 26250 
CCDLc_limit = 12709 
rwq = 0 
CCDLc_limit_alone = 9718 
WTRc_limit_alone = 7463 
RTWc_limit_alone = 24339 

Commands details: 
total_CMD = 492199 
n_nop = 434725 
Read = 28476 
Write = 0 
L2_Alloc = 0 
L2_WB = 5664 
n_act = 13805 
n_pre = 13789 
n_ref = 0 
n_req = 29892 
total_req = 34140 

Dual Bus Interface Util: 
issued_total_row = 27594 
issued_total_col = 34140 
Row_Bus_Util =  0.056063 
CoL_Bus_Util = 0.069362 
Either_Row_CoL_Bus_Util = 0.116770 
Issued_on_Two_Bus_Simul_Util = 0.008655 
issued_two_Eff = 0.074120 
queue_avg = 1.676690 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.67669
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=492199 n_nop=435281 n_act=13553 n_pre=13537 n_ref_event=0 n_req=29974 n_rd=28549 n_rd_L2_A=0 n_write=0 n_wr_bk=5694 bw_util=0.06957
n_activity=298288 dram_eff=0.1148
bk0: 1828a 463462i bk1: 1808a 464015i bk2: 1840a 462948i bk3: 1836a 463558i bk4: 1892a 464396i bk5: 1896a 462367i bk6: 1857a 460643i bk7: 1842a 461116i bk8: 1687a 463408i bk9: 1677a 462907i bk10: 1697a 460963i bk11: 1692a 461354i bk12: 1787a 462975i bk13: 1739a 460804i bk14: 1737a 462627i bk15: 1734a 462953i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.547841
Row_Buffer_Locality_read = 0.557673
Row_Buffer_Locality_write = 0.350877
Bank_Level_Parallism = 2.352539
Bank_Level_Parallism_Col = 2.053282
Bank_Level_Parallism_Ready = 1.695120
write_to_read_ratio_blp_rw_average = 0.080855
GrpLevelPara = 1.466537 

BW Util details:
bwutil = 0.069571 
total_CMD = 492199 
util_bw = 34243 
Wasted_Col = 110236 
Wasted_Row = 70039 
Idle = 277681 

BW Util Bottlenecks: 
RCDc_limit = 127951 
RCDWRc_limit = 4169 
WTRc_limit = 8976 
RTWc_limit = 25181 
CCDLc_limit = 12847 
rwq = 0 
CCDLc_limit_alone = 9835 
WTRc_limit_alone = 7784 
RTWc_limit_alone = 23361 

Commands details: 
total_CMD = 492199 
n_nop = 435281 
Read = 28549 
Write = 0 
L2_Alloc = 0 
L2_WB = 5694 
n_act = 13553 
n_pre = 13537 
n_ref = 0 
n_req = 29974 
total_req = 34243 

Dual Bus Interface Util: 
issued_total_row = 27090 
issued_total_col = 34243 
Row_Bus_Util =  0.055039 
CoL_Bus_Util = 0.069571 
Either_Row_CoL_Bus_Util = 0.115640 
Issued_on_Two_Bus_Simul_Util = 0.008970 
issued_two_Eff = 0.077568 
queue_avg = 1.921093 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.92109
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=492199 n_nop=435124 n_act=13565 n_pre=13549 n_ref_event=0 n_req=30051 n_rd=28628 n_rd_L2_A=0 n_write=0 n_wr_bk=5689 bw_util=0.06972
n_activity=300051 dram_eff=0.1144
bk0: 1805a 464992i bk1: 1798a 464950i bk2: 1844a 461099i bk3: 1860a 462035i bk4: 1910a 462716i bk5: 1900a 464376i bk6: 1840a 462750i bk7: 1849a 461867i bk8: 1680a 463210i bk9: 1672a 463781i bk10: 1701a 462150i bk11: 1740a 462544i bk12: 1786a 461319i bk13: 1783a 462495i bk14: 1728a 463658i bk15: 1732a 462132i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.548601
Row_Buffer_Locality_read = 0.558265
Row_Buffer_Locality_write = 0.354181
Bank_Level_Parallism = 2.316196
Bank_Level_Parallism_Col = 2.012602
Bank_Level_Parallism_Ready = 1.690940
write_to_read_ratio_blp_rw_average = 0.080121
GrpLevelPara = 1.456575 

BW Util details:
bwutil = 0.069722 
total_CMD = 492199 
util_bw = 34317 
Wasted_Col = 110723 
Wasted_Row = 70469 
Idle = 276690 

BW Util Bottlenecks: 
RCDc_limit = 128176 
RCDWRc_limit = 4212 
WTRc_limit = 8873 
RTWc_limit = 23957 
CCDLc_limit = 12980 
rwq = 0 
CCDLc_limit_alone = 10074 
WTRc_limit_alone = 7719 
RTWc_limit_alone = 22205 

Commands details: 
total_CMD = 492199 
n_nop = 435124 
Read = 28628 
Write = 0 
L2_Alloc = 0 
L2_WB = 5689 
n_act = 13565 
n_pre = 13549 
n_ref = 0 
n_req = 30051 
total_req = 34317 

Dual Bus Interface Util: 
issued_total_row = 27114 
issued_total_col = 34317 
Row_Bus_Util =  0.055087 
CoL_Bus_Util = 0.069722 
Either_Row_CoL_Bus_Util = 0.115959 
Issued_on_Two_Bus_Simul_Util = 0.008850 
issued_two_Eff = 0.076321 
queue_avg = 1.687858 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.68786
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=492199 n_nop=434740 n_act=13791 n_pre=13775 n_ref_event=0 n_req=29969 n_rd=28552 n_rd_L2_A=0 n_write=0 n_wr_bk=5665 bw_util=0.06952
n_activity=301493 dram_eff=0.1135
bk0: 1836a 463173i bk1: 1800a 465420i bk2: 1848a 462242i bk3: 1832a 463905i bk4: 1900a 462236i bk5: 1900a 462298i bk6: 1840a 461291i bk7: 1836a 459954i bk8: 1700a 461217i bk9: 1661a 464024i bk10: 1702a 460779i bk11: 1688a 463273i bk12: 1774a 462603i bk13: 1775a 461968i bk14: 1726a 463474i bk15: 1734a 462671i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.539824
Row_Buffer_Locality_read = 0.549033
Row_Buffer_Locality_write = 0.354270
Bank_Level_Parallism = 2.327896
Bank_Level_Parallism_Col = 2.009520
Bank_Level_Parallism_Ready = 1.625479
write_to_read_ratio_blp_rw_average = 0.079609
GrpLevelPara = 1.464782 

BW Util details:
bwutil = 0.069519 
total_CMD = 492199 
util_bw = 34217 
Wasted_Col = 111972 
Wasted_Row = 70584 
Idle = 275426 

BW Util Bottlenecks: 
RCDc_limit = 130770 
RCDWRc_limit = 4159 
WTRc_limit = 9588 
RTWc_limit = 23762 
CCDLc_limit = 12942 
rwq = 0 
CCDLc_limit_alone = 10104 
WTRc_limit_alone = 8476 
RTWc_limit_alone = 22036 

Commands details: 
total_CMD = 492199 
n_nop = 434740 
Read = 28552 
Write = 0 
L2_Alloc = 0 
L2_WB = 5665 
n_act = 13791 
n_pre = 13775 
n_ref = 0 
n_req = 29969 
total_req = 34217 

Dual Bus Interface Util: 
issued_total_row = 27566 
issued_total_col = 34217 
Row_Bus_Util =  0.056006 
CoL_Bus_Util = 0.069519 
Either_Row_CoL_Bus_Util = 0.116739 
Issued_on_Two_Bus_Simul_Util = 0.008785 
issued_two_Eff = 0.075254 
queue_avg = 1.730241 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.73024
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=492199 n_nop=435050 n_act=13623 n_pre=13607 n_ref_event=0 n_req=30052 n_rd=28608 n_rd_L2_A=0 n_write=0 n_wr_bk=5776 bw_util=0.06986
n_activity=301006 dram_eff=0.1142
bk0: 1844a 462602i bk1: 1813a 464426i bk2: 1868a 460289i bk3: 1848a 462290i bk4: 1920a 460093i bk5: 1912a 462647i bk6: 1840a 461875i bk7: 1840a 461306i bk8: 1692a 463083i bk9: 1680a 464141i bk10: 1684a 462393i bk11: 1710a 461952i bk12: 1772a 462882i bk13: 1735a 463455i bk14: 1729a 463792i bk15: 1721a 464913i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.546686
Row_Buffer_Locality_read = 0.556383
Row_Buffer_Locality_write = 0.354571
Bank_Level_Parallism = 2.332511
Bank_Level_Parallism_Col = 2.023418
Bank_Level_Parallism_Ready = 1.666386
write_to_read_ratio_blp_rw_average = 0.079459
GrpLevelPara = 1.460245 

BW Util details:
bwutil = 0.069858 
total_CMD = 492199 
util_bw = 34384 
Wasted_Col = 110942 
Wasted_Row = 70363 
Idle = 276510 

BW Util Bottlenecks: 
RCDc_limit = 128145 
RCDWRc_limit = 4268 
WTRc_limit = 9488 
RTWc_limit = 23626 
CCDLc_limit = 12569 
rwq = 0 
CCDLc_limit_alone = 9780 
WTRc_limit_alone = 8371 
RTWc_limit_alone = 21954 

Commands details: 
total_CMD = 492199 
n_nop = 435050 
Read = 28608 
Write = 0 
L2_Alloc = 0 
L2_WB = 5776 
n_act = 13623 
n_pre = 13607 
n_ref = 0 
n_req = 30052 
total_req = 34384 

Dual Bus Interface Util: 
issued_total_row = 27230 
issued_total_col = 34384 
Row_Bus_Util =  0.055323 
CoL_Bus_Util = 0.069858 
Either_Row_CoL_Bus_Util = 0.116110 
Issued_on_Two_Bus_Simul_Util = 0.009072 
issued_two_Eff = 0.078129 
queue_avg = 1.745780 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.74578
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=492199 n_nop=435583 n_act=13416 n_pre=13400 n_ref_event=0 n_req=29930 n_rd=28514 n_rd_L2_A=0 n_write=0 n_wr_bk=5658 bw_util=0.06943
n_activity=298562 dram_eff=0.1145
bk0: 1818a 464019i bk1: 1808a 464097i bk2: 1832a 463345i bk3: 1834a 463981i bk4: 1904a 463168i bk5: 1904a 461947i bk6: 1850a 463646i bk7: 1836a 460496i bk8: 1685a 462672i bk9: 1692a 463883i bk10: 1688a 460751i bk11: 1677a 462791i bk12: 1772a 463089i bk13: 1774a 460727i bk14: 1716a 463238i bk15: 1724a 464386i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.551754
Row_Buffer_Locality_read = 0.560882
Row_Buffer_Locality_write = 0.367938
Bank_Level_Parallism = 2.338418
Bank_Level_Parallism_Col = 2.046456
Bank_Level_Parallism_Ready = 1.664023
write_to_read_ratio_blp_rw_average = 0.082833
GrpLevelPara = 1.468942 

BW Util details:
bwutil = 0.069427 
total_CMD = 492199 
util_bw = 34172 
Wasted_Col = 109621 
Wasted_Row = 69547 
Idle = 278859 

BW Util Bottlenecks: 
RCDc_limit = 126970 
RCDWRc_limit = 4019 
WTRc_limit = 9326 
RTWc_limit = 25258 
CCDLc_limit = 12859 
rwq = 0 
CCDLc_limit_alone = 9690 
WTRc_limit_alone = 8130 
RTWc_limit_alone = 23285 

Commands details: 
total_CMD = 492199 
n_nop = 435583 
Read = 28514 
Write = 0 
L2_Alloc = 0 
L2_WB = 5658 
n_act = 13416 
n_pre = 13400 
n_ref = 0 
n_req = 29930 
total_req = 34172 

Dual Bus Interface Util: 
issued_total_row = 26816 
issued_total_col = 34172 
Row_Bus_Util =  0.054482 
CoL_Bus_Util = 0.069427 
Either_Row_CoL_Bus_Util = 0.115027 
Issued_on_Two_Bus_Simul_Util = 0.008883 
issued_two_Eff = 0.077222 
queue_avg = 1.889579 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.88958
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=492199 n_nop=434927 n_act=13633 n_pre=13617 n_ref_event=0 n_req=30180 n_rd=28738 n_rd_L2_A=0 n_write=0 n_wr_bk=5762 bw_util=0.07009
n_activity=299785 dram_eff=0.1151
bk0: 1812a 463125i bk1: 1828a 463043i bk2: 1852a 461555i bk3: 1872a 463883i bk4: 1900a 462506i bk5: 1908a 462480i bk6: 1855a 462328i bk7: 1848a 459409i bk8: 1692a 463530i bk9: 1684a 463156i bk10: 1720a 461305i bk11: 1722a 462327i bk12: 1786a 461541i bk13: 1785a 462291i bk14: 1730a 463637i bk15: 1744a 463546i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.548277
Row_Buffer_Locality_read = 0.557137
Row_Buffer_Locality_write = 0.371706
Bank_Level_Parallism = 2.339642
Bank_Level_Parallism_Col = 2.043458
Bank_Level_Parallism_Ready = 1.729652
write_to_read_ratio_blp_rw_average = 0.076618
GrpLevelPara = 1.460607 

BW Util details:
bwutil = 0.070094 
total_CMD = 492199 
util_bw = 34500 
Wasted_Col = 110973 
Wasted_Row = 70672 
Idle = 276054 

BW Util Bottlenecks: 
RCDc_limit = 128821 
RCDWRc_limit = 3925 
WTRc_limit = 9091 
RTWc_limit = 22365 
CCDLc_limit = 12221 
rwq = 0 
CCDLc_limit_alone = 9696 
WTRc_limit_alone = 8087 
RTWc_limit_alone = 20844 

Commands details: 
total_CMD = 492199 
n_nop = 434927 
Read = 28738 
Write = 0 
L2_Alloc = 0 
L2_WB = 5762 
n_act = 13633 
n_pre = 13617 
n_ref = 0 
n_req = 30180 
total_req = 34500 

Dual Bus Interface Util: 
issued_total_row = 27250 
issued_total_col = 34500 
Row_Bus_Util =  0.055364 
CoL_Bus_Util = 0.070094 
Either_Row_CoL_Bus_Util = 0.116359 
Issued_on_Two_Bus_Simul_Util = 0.009098 
issued_two_Eff = 0.078188 
queue_avg = 1.812811 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.81281
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=492199 n_nop=434945 n_act=13605 n_pre=13589 n_ref_event=0 n_req=30080 n_rd=28652 n_rd_L2_A=0 n_write=0 n_wr_bk=5698 bw_util=0.06979
n_activity=299678 dram_eff=0.1146
bk0: 1831a 463565i bk1: 1805a 466086i bk2: 1833a 462573i bk3: 1855a 463488i bk4: 1894a 462668i bk5: 1917a 462305i bk6: 1840a 460579i bk7: 1842a 461976i bk8: 1692a 462426i bk9: 1684a 461522i bk10: 1696a 461878i bk11: 1721a 463453i bk12: 1789a 463191i bk13: 1790a 461958i bk14: 1729a 462968i bk15: 1734a 464850i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.547706
Row_Buffer_Locality_read = 0.556017
Row_Buffer_Locality_write = 0.380952
Bank_Level_Parallism = 2.323760
Bank_Level_Parallism_Col = 2.002311
Bank_Level_Parallism_Ready = 1.618166
write_to_read_ratio_blp_rw_average = 0.074949
GrpLevelPara = 1.464289 

BW Util details:
bwutil = 0.069789 
total_CMD = 492199 
util_bw = 34350 
Wasted_Col = 110383 
Wasted_Row = 70340 
Idle = 277126 

BW Util Bottlenecks: 
RCDc_limit = 128904 
RCDWRc_limit = 4032 
WTRc_limit = 10839 
RTWc_limit = 21020 
CCDLc_limit = 13023 
rwq = 0 
CCDLc_limit_alone = 10151 
WTRc_limit_alone = 9455 
RTWc_limit_alone = 19532 

Commands details: 
total_CMD = 492199 
n_nop = 434945 
Read = 28652 
Write = 0 
L2_Alloc = 0 
L2_WB = 5698 
n_act = 13605 
n_pre = 13589 
n_ref = 0 
n_req = 30080 
total_req = 34350 

Dual Bus Interface Util: 
issued_total_row = 27194 
issued_total_col = 34350 
Row_Bus_Util =  0.055250 
CoL_Bus_Util = 0.069789 
Either_Row_CoL_Bus_Util = 0.116323 
Issued_on_Two_Bus_Simul_Util = 0.008716 
issued_two_Eff = 0.074929 
queue_avg = 1.827027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.82703
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=492199 n_nop=434524 n_act=13957 n_pre=13941 n_ref_event=0 n_req=29916 n_rd=28492 n_rd_L2_A=0 n_write=0 n_wr_bk=5693 bw_util=0.06945
n_activity=302809 dram_eff=0.1129
bk0: 1809a 464498i bk1: 1823a 463510i bk2: 1836a 462940i bk3: 1841a 464356i bk4: 1904a 462569i bk5: 1900a 462517i bk6: 1848a 461398i bk7: 1842a 462274i bk8: 1676a 463307i bk9: 1672a 462450i bk10: 1693a 461371i bk11: 1688a 460765i bk12: 1760a 461057i bk13: 1736a 460359i bk14: 1740a 462968i bk15: 1724a 463002i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.533460
Row_Buffer_Locality_read = 0.541310
Row_Buffer_Locality_write = 0.376404
Bank_Level_Parallism = 2.313638
Bank_Level_Parallism_Col = 1.988859
Bank_Level_Parallism_Ready = 1.646950
write_to_read_ratio_blp_rw_average = 0.077157
GrpLevelPara = 1.458352 

BW Util details:
bwutil = 0.069454 
total_CMD = 492199 
util_bw = 34185 
Wasted_Col = 112932 
Wasted_Row = 71482 
Idle = 273600 

BW Util Bottlenecks: 
RCDc_limit = 132438 
RCDWRc_limit = 4124 
WTRc_limit = 9196 
RTWc_limit = 22309 
CCDLc_limit = 12349 
rwq = 0 
CCDLc_limit_alone = 9652 
WTRc_limit_alone = 8052 
RTWc_limit_alone = 20756 

Commands details: 
total_CMD = 492199 
n_nop = 434524 
Read = 28492 
Write = 0 
L2_Alloc = 0 
L2_WB = 5693 
n_act = 13957 
n_pre = 13941 
n_ref = 0 
n_req = 29916 
total_req = 34185 

Dual Bus Interface Util: 
issued_total_row = 27898 
issued_total_col = 34185 
Row_Bus_Util =  0.056680 
CoL_Bus_Util = 0.069454 
Either_Row_CoL_Bus_Util = 0.117178 
Issued_on_Two_Bus_Simul_Util = 0.008956 
issued_two_Eff = 0.076428 
queue_avg = 1.642697 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.6427
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=492199 n_nop=435342 n_act=13508 n_pre=13492 n_ref_event=0 n_req=29994 n_rd=28574 n_rd_L2_A=0 n_write=0 n_wr_bk=5671 bw_util=0.06958
n_activity=299107 dram_eff=0.1145
bk0: 1798a 465389i bk1: 1828a 464647i bk2: 1826a 463467i bk3: 1864a 463675i bk4: 1890a 463339i bk5: 1898a 463227i bk6: 1837a 461572i bk7: 1850a 461650i bk8: 1679a 460647i bk9: 1693a 462358i bk10: 1708a 461876i bk11: 1723a 460584i bk12: 1753a 462591i bk13: 1772a 463231i bk14: 1725a 464511i bk15: 1730a 462875i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.549643
Row_Buffer_Locality_read = 0.556625
Row_Buffer_Locality_write = 0.409155
Bank_Level_Parallism = 2.344362
Bank_Level_Parallism_Col = 2.033606
Bank_Level_Parallism_Ready = 1.676800
write_to_read_ratio_blp_rw_average = 0.076397
GrpLevelPara = 1.467668 

BW Util details:
bwutil = 0.069576 
total_CMD = 492199 
util_bw = 34245 
Wasted_Col = 109339 
Wasted_Row = 69497 
Idle = 279118 

BW Util Bottlenecks: 
RCDc_limit = 127888 
RCDWRc_limit = 3756 
WTRc_limit = 8710 
RTWc_limit = 22660 
CCDLc_limit = 12021 
rwq = 0 
CCDLc_limit_alone = 9405 
WTRc_limit_alone = 7657 
RTWc_limit_alone = 21097 

Commands details: 
total_CMD = 492199 
n_nop = 435342 
Read = 28574 
Write = 0 
L2_Alloc = 0 
L2_WB = 5671 
n_act = 13508 
n_pre = 13492 
n_ref = 0 
n_req = 29994 
total_req = 34245 

Dual Bus Interface Util: 
issued_total_row = 27000 
issued_total_col = 34245 
Row_Bus_Util =  0.054856 
CoL_Bus_Util = 0.069576 
Either_Row_CoL_Bus_Util = 0.115516 
Issued_on_Two_Bus_Simul_Util = 0.008915 
issued_two_Eff = 0.077176 
queue_avg = 1.852978 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.85298
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=492199 n_nop=435119 n_act=13545 n_pre=13529 n_ref_event=0 n_req=30089 n_rd=28662 n_rd_L2_A=0 n_write=0 n_wr_bk=5705 bw_util=0.06982
n_activity=301381 dram_eff=0.114
bk0: 1832a 463807i bk1: 1829a 463429i bk2: 1834a 463367i bk3: 1856a 462740i bk4: 1892a 463331i bk5: 1904a 462306i bk6: 1832a 463057i bk7: 1849a 461420i bk8: 1688a 462955i bk9: 1708a 464360i bk10: 1701a 461769i bk11: 1719a 462531i bk12: 1771a 461006i bk13: 1790a 460735i bk14: 1729a 464091i bk15: 1728a 462543i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.549836
Row_Buffer_Locality_read = 0.557707
Row_Buffer_Locality_write = 0.391731
Bank_Level_Parallism = 2.322580
Bank_Level_Parallism_Col = 2.036363
Bank_Level_Parallism_Ready = 1.689004
write_to_read_ratio_blp_rw_average = 0.072162
GrpLevelPara = 1.458267 

BW Util details:
bwutil = 0.069823 
total_CMD = 492199 
util_bw = 34367 
Wasted_Col = 110678 
Wasted_Row = 71019 
Idle = 276135 

BW Util Bottlenecks: 
RCDc_limit = 128408 
RCDWRc_limit = 3687 
WTRc_limit = 9323 
RTWc_limit = 21385 
CCDLc_limit = 12355 
rwq = 0 
CCDLc_limit_alone = 9735 
WTRc_limit_alone = 8205 
RTWc_limit_alone = 19883 

Commands details: 
total_CMD = 492199 
n_nop = 435119 
Read = 28662 
Write = 0 
L2_Alloc = 0 
L2_WB = 5705 
n_act = 13545 
n_pre = 13529 
n_ref = 0 
n_req = 30089 
total_req = 34367 

Dual Bus Interface Util: 
issued_total_row = 27074 
issued_total_col = 34367 
Row_Bus_Util =  0.055006 
CoL_Bus_Util = 0.069823 
Either_Row_CoL_Bus_Util = 0.115969 
Issued_on_Two_Bus_Simul_Util = 0.008860 
issued_two_Eff = 0.076402 
queue_avg = 1.781196 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.7812
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=492199 n_nop=434500 n_act=13830 n_pre=13814 n_ref_event=0 n_req=30035 n_rd=28617 n_rd_L2_A=0 n_write=0 n_wr_bk=5672 bw_util=0.06966
n_activity=303834 dram_eff=0.1129
bk0: 1824a 465513i bk1: 1808a 463060i bk2: 1841a 463172i bk3: 1847a 462400i bk4: 1909a 463361i bk5: 1904a 462967i bk6: 1832a 463225i bk7: 1841a 462788i bk8: 1693a 461557i bk9: 1682a 462367i bk10: 1705a 459589i bk11: 1716a 461376i bk12: 1797a 463863i bk13: 1778a 460794i bk14: 1730a 462600i bk15: 1710a 463273i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.539537
Row_Buffer_Locality_read = 0.547751
Row_Buffer_Locality_write = 0.373766
Bank_Level_Parallism = 2.291196
Bank_Level_Parallism_Col = 1.979929
Bank_Level_Parallism_Ready = 1.641809
write_to_read_ratio_blp_rw_average = 0.076515
GrpLevelPara = 1.451438 

BW Util details:
bwutil = 0.069665 
total_CMD = 492199 
util_bw = 34289 
Wasted_Col = 113367 
Wasted_Row = 72017 
Idle = 272526 

BW Util Bottlenecks: 
RCDc_limit = 131680 
RCDWRc_limit = 4247 
WTRc_limit = 8915 
RTWc_limit = 23094 
CCDLc_limit = 12885 
rwq = 0 
CCDLc_limit_alone = 9971 
WTRc_limit_alone = 7748 
RTWc_limit_alone = 21347 

Commands details: 
total_CMD = 492199 
n_nop = 434500 
Read = 28617 
Write = 0 
L2_Alloc = 0 
L2_WB = 5672 
n_act = 13830 
n_pre = 13814 
n_ref = 0 
n_req = 30035 
total_req = 34289 

Dual Bus Interface Util: 
issued_total_row = 27644 
issued_total_col = 34289 
Row_Bus_Util =  0.056164 
CoL_Bus_Util = 0.069665 
Either_Row_CoL_Bus_Util = 0.117227 
Issued_on_Two_Bus_Simul_Util = 0.008602 
issued_two_Eff = 0.073381 
queue_avg = 1.677409 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.67741
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=492199 n_nop=434885 n_act=13620 n_pre=13604 n_ref_event=0 n_req=30079 n_rd=28637 n_rd_L2_A=0 n_write=0 n_wr_bk=5765 bw_util=0.06989
n_activity=300292 dram_eff=0.1146
bk0: 1812a 464475i bk1: 1828a 463813i bk2: 1865a 463277i bk3: 1864a 463522i bk4: 1912a 461749i bk5: 1916a 463161i bk6: 1841a 463128i bk7: 1840a 461719i bk8: 1680a 462105i bk9: 1688a 460373i bk10: 1704a 463313i bk11: 1700a 461012i bk12: 1750a 460428i bk13: 1775a 462609i bk14: 1738a 464470i bk15: 1724a 461322i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.547192
Row_Buffer_Locality_read = 0.553619
Row_Buffer_Locality_write = 0.419556
Bank_Level_Parallism = 2.345893
Bank_Level_Parallism_Col = 2.051977
Bank_Level_Parallism_Ready = 1.708127
write_to_read_ratio_blp_rw_average = 0.073982
GrpLevelPara = 1.467850 

BW Util details:
bwutil = 0.069894 
total_CMD = 492199 
util_bw = 34402 
Wasted_Col = 110525 
Wasted_Row = 70252 
Idle = 277020 

BW Util Bottlenecks: 
RCDc_limit = 129650 
RCDWRc_limit = 3737 
WTRc_limit = 8553 
RTWc_limit = 23035 
CCDLc_limit = 12387 
rwq = 0 
CCDLc_limit_alone = 9767 
WTRc_limit_alone = 7627 
RTWc_limit_alone = 21341 

Commands details: 
total_CMD = 492199 
n_nop = 434885 
Read = 28637 
Write = 0 
L2_Alloc = 0 
L2_WB = 5765 
n_act = 13620 
n_pre = 13604 
n_ref = 0 
n_req = 30079 
total_req = 34402 

Dual Bus Interface Util: 
issued_total_row = 27224 
issued_total_col = 34402 
Row_Bus_Util =  0.055311 
CoL_Bus_Util = 0.069894 
Either_Row_CoL_Bus_Util = 0.116445 
Issued_on_Two_Bus_Simul_Util = 0.008761 
issued_two_Eff = 0.075235 
queue_avg = 1.839345 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.83935
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=492199 n_nop=435467 n_act=13511 n_pre=13495 n_ref_event=0 n_req=29933 n_rd=28522 n_rd_L2_A=0 n_write=0 n_wr_bk=5644 bw_util=0.06942
n_activity=300174 dram_eff=0.1138
bk0: 1822a 464828i bk1: 1812a 462686i bk2: 1828a 464011i bk3: 1848a 463489i bk4: 1890a 462300i bk5: 1896a 460560i bk6: 1844a 462424i bk7: 1838a 462057i bk8: 1690a 461797i bk9: 1685a 461780i bk10: 1699a 461290i bk11: 1707a 461249i bk12: 1750a 461304i bk13: 1765a 461975i bk14: 1732a 463282i bk15: 1716a 464606i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.548625
Row_Buffer_Locality_read = 0.557429
Row_Buffer_Locality_write = 0.370659
Bank_Level_Parallism = 2.354679
Bank_Level_Parallism_Col = 2.075370
Bank_Level_Parallism_Ready = 1.725078
write_to_read_ratio_blp_rw_average = 0.078693
GrpLevelPara = 1.468572 

BW Util details:
bwutil = 0.069415 
total_CMD = 492199 
util_bw = 34166 
Wasted_Col = 109800 
Wasted_Row = 70704 
Idle = 277529 

BW Util Bottlenecks: 
RCDc_limit = 127386 
RCDWRc_limit = 3963 
WTRc_limit = 8845 
RTWc_limit = 25214 
CCDLc_limit = 12449 
rwq = 0 
CCDLc_limit_alone = 9466 
WTRc_limit_alone = 7724 
RTWc_limit_alone = 23352 

Commands details: 
total_CMD = 492199 
n_nop = 435467 
Read = 28522 
Write = 0 
L2_Alloc = 0 
L2_WB = 5644 
n_act = 13511 
n_pre = 13495 
n_ref = 0 
n_req = 29933 
total_req = 34166 

Dual Bus Interface Util: 
issued_total_row = 27006 
issued_total_col = 34166 
Row_Bus_Util =  0.054868 
CoL_Bus_Util = 0.069415 
Either_Row_CoL_Bus_Util = 0.115262 
Issued_on_Two_Bus_Simul_Util = 0.009021 
issued_two_Eff = 0.078263 
queue_avg = 1.828746 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.82875
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=492199 n_nop=435088 n_act=13560 n_pre=13544 n_ref_event=0 n_req=29971 n_rd=28553 n_rd_L2_A=0 n_write=0 n_wr_bk=5666 bw_util=0.06952
n_activity=298976 dram_eff=0.1145
bk0: 1822a 465111i bk1: 1836a 462767i bk2: 1844a 463223i bk3: 1840a 463610i bk4: 1884a 464346i bk5: 1905a 462509i bk6: 1837a 462335i bk7: 1810a 463390i bk8: 1687a 462570i bk9: 1696a 462179i bk10: 1704a 463022i bk11: 1705a 462596i bk12: 1765a 462163i bk13: 1774a 462755i bk14: 1732a 464092i bk15: 1712a 464037i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.547563
Row_Buffer_Locality_read = 0.555633
Row_Buffer_Locality_write = 0.385049
Bank_Level_Parallism = 2.297940
Bank_Level_Parallism_Col = 1.988853
Bank_Level_Parallism_Ready = 1.636605
write_to_read_ratio_blp_rw_average = 0.076911
GrpLevelPara = 1.451640 

BW Util details:
bwutil = 0.069523 
total_CMD = 492199 
util_bw = 34219 
Wasted_Col = 110777 
Wasted_Row = 70175 
Idle = 277028 

BW Util Bottlenecks: 
RCDc_limit = 129078 
RCDWRc_limit = 4004 
WTRc_limit = 8737 
RTWc_limit = 22584 
CCDLc_limit = 12641 
rwq = 0 
CCDLc_limit_alone = 9882 
WTRc_limit_alone = 7564 
RTWc_limit_alone = 20998 

Commands details: 
total_CMD = 492199 
n_nop = 435088 
Read = 28553 
Write = 0 
L2_Alloc = 0 
L2_WB = 5666 
n_act = 13560 
n_pre = 13544 
n_ref = 0 
n_req = 29971 
total_req = 34219 

Dual Bus Interface Util: 
issued_total_row = 27104 
issued_total_col = 34219 
Row_Bus_Util =  0.055067 
CoL_Bus_Util = 0.069523 
Either_Row_CoL_Bus_Util = 0.116032 
Issued_on_Two_Bus_Simul_Util = 0.008558 
issued_two_Eff = 0.073751 
queue_avg = 1.643717 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.64372
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=492199 n_nop=434550 n_act=13882 n_pre=13866 n_ref_event=0 n_req=29945 n_rd=28532 n_rd_L2_A=0 n_write=0 n_wr_bk=5652 bw_util=0.06945
n_activity=301484 dram_eff=0.1134
bk0: 1812a 463551i bk1: 1796a 462866i bk2: 1840a 464105i bk3: 1837a 463036i bk4: 1908a 461906i bk5: 1901a 463580i bk6: 1841a 463255i bk7: 1820a 460949i bk8: 1685a 461037i bk9: 1672a 463408i bk10: 1708a 461285i bk11: 1704a 462391i bk12: 1777a 460422i bk13: 1780a 462581i bk14: 1731a 463189i bk15: 1720a 463425i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.536417
Row_Buffer_Locality_read = 0.545808
Row_Buffer_Locality_write = 0.346780
Bank_Level_Parallism = 2.312052
Bank_Level_Parallism_Col = 1.985214
Bank_Level_Parallism_Ready = 1.644892
write_to_read_ratio_blp_rw_average = 0.076085
GrpLevelPara = 1.453833 

BW Util details:
bwutil = 0.069452 
total_CMD = 492199 
util_bw = 34184 
Wasted_Col = 113008 
Wasted_Row = 70858 
Idle = 274149 

BW Util Bottlenecks: 
RCDc_limit = 132021 
RCDWRc_limit = 4226 
WTRc_limit = 9017 
RTWc_limit = 22382 
CCDLc_limit = 12329 
rwq = 0 
CCDLc_limit_alone = 9687 
WTRc_limit_alone = 7971 
RTWc_limit_alone = 20786 

Commands details: 
total_CMD = 492199 
n_nop = 434550 
Read = 28532 
Write = 0 
L2_Alloc = 0 
L2_WB = 5652 
n_act = 13882 
n_pre = 13866 
n_ref = 0 
n_req = 29945 
total_req = 34184 

Dual Bus Interface Util: 
issued_total_row = 27748 
issued_total_col = 34184 
Row_Bus_Util =  0.056376 
CoL_Bus_Util = 0.069452 
Either_Row_CoL_Bus_Util = 0.117125 
Issued_on_Two_Bus_Simul_Util = 0.008702 
issued_two_Eff = 0.074294 
queue_avg = 1.615282 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.61528
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=492199 n_nop=435423 n_act=13468 n_pre=13452 n_ref_event=0 n_req=29932 n_rd=28504 n_rd_L2_A=0 n_write=0 n_wr_bk=5712 bw_util=0.06952
n_activity=299411 dram_eff=0.1143
bk0: 1808a 464050i bk1: 1807a 464681i bk2: 1852a 464341i bk3: 1868a 463641i bk4: 1900a 462551i bk5: 1908a 462755i bk6: 1849a 463370i bk7: 1816a 462354i bk8: 1666a 463569i bk9: 1686a 461970i bk10: 1708a 463919i bk11: 1684a 462911i bk12: 1752a 461338i bk13: 1757a 461825i bk14: 1735a 463158i bk15: 1708a 464238i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.550047
Row_Buffer_Locality_read = 0.558448
Row_Buffer_Locality_write = 0.382353
Bank_Level_Parallism = 2.307439
Bank_Level_Parallism_Col = 2.004406
Bank_Level_Parallism_Ready = 1.660977
write_to_read_ratio_blp_rw_average = 0.082151
GrpLevelPara = 1.460507 

BW Util details:
bwutil = 0.069517 
total_CMD = 492199 
util_bw = 34216 
Wasted_Col = 109989 
Wasted_Row = 70078 
Idle = 277916 

BW Util Bottlenecks: 
RCDc_limit = 127156 
RCDWRc_limit = 4072 
WTRc_limit = 8393 
RTWc_limit = 22194 
CCDLc_limit = 12059 
rwq = 0 
CCDLc_limit_alone = 9499 
WTRc_limit_alone = 7469 
RTWc_limit_alone = 20558 

Commands details: 
total_CMD = 492199 
n_nop = 435423 
Read = 28504 
Write = 0 
L2_Alloc = 0 
L2_WB = 5712 
n_act = 13468 
n_pre = 13452 
n_ref = 0 
n_req = 29932 
total_req = 34216 

Dual Bus Interface Util: 
issued_total_row = 26920 
issued_total_col = 34216 
Row_Bus_Util =  0.054693 
CoL_Bus_Util = 0.069517 
Either_Row_CoL_Bus_Util = 0.115352 
Issued_on_Two_Bus_Simul_Util = 0.008858 
issued_two_Eff = 0.076793 
queue_avg = 1.687338 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.68734
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=492199 n_nop=435546 n_act=13425 n_pre=13409 n_ref_event=0 n_req=29949 n_rd=28526 n_rd_L2_A=0 n_write=0 n_wr_bk=5692 bw_util=0.06952
n_activity=295149 dram_eff=0.1159
bk0: 1830a 464247i bk1: 1816a 463906i bk2: 1832a 463105i bk3: 1820a 463269i bk4: 1912a 462396i bk5: 1904a 463114i bk6: 1844a 463200i bk7: 1825a 459214i bk8: 1696a 463865i bk9: 1691a 462162i bk10: 1687a 462754i bk11: 1695a 461332i bk12: 1763a 462756i bk13: 1765a 461453i bk14: 1734a 465095i bk15: 1712a 463438i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.551738
Row_Buffer_Locality_read = 0.559104
Row_Buffer_Locality_write = 0.404076
Bank_Level_Parallism = 2.364769
Bank_Level_Parallism_Col = 2.064978
Bank_Level_Parallism_Ready = 1.721229
write_to_read_ratio_blp_rw_average = 0.077823
GrpLevelPara = 1.469161 

BW Util details:
bwutil = 0.069521 
total_CMD = 492199 
util_bw = 34218 
Wasted_Col = 108664 
Wasted_Row = 68482 
Idle = 280835 

BW Util Bottlenecks: 
RCDc_limit = 126873 
RCDWRc_limit = 3737 
WTRc_limit = 9086 
RTWc_limit = 22727 
CCDLc_limit = 12182 
rwq = 0 
CCDLc_limit_alone = 9486 
WTRc_limit_alone = 8052 
RTWc_limit_alone = 21065 

Commands details: 
total_CMD = 492199 
n_nop = 435546 
Read = 28526 
Write = 0 
L2_Alloc = 0 
L2_WB = 5692 
n_act = 13425 
n_pre = 13409 
n_ref = 0 
n_req = 29949 
total_req = 34218 

Dual Bus Interface Util: 
issued_total_row = 26834 
issued_total_col = 34218 
Row_Bus_Util =  0.054519 
CoL_Bus_Util = 0.069521 
Either_Row_CoL_Bus_Util = 0.115102 
Issued_on_Two_Bus_Simul_Util = 0.008937 
issued_two_Eff = 0.077648 
queue_avg = 1.813581 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.81358
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=492199 n_nop=435240 n_act=13429 n_pre=13413 n_ref_event=0 n_req=30038 n_rd=28613 n_rd_L2_A=0 n_write=0 n_wr_bk=5700 bw_util=0.06971
n_activity=299899 dram_eff=0.1144
bk0: 1804a 464015i bk1: 1832a 463613i bk2: 1840a 465121i bk3: 1832a 462786i bk4: 1912a 462878i bk5: 1908a 462584i bk6: 1860a 462519i bk7: 1820a 461242i bk8: 1673a 461716i bk9: 1696a 463650i bk10: 1732a 461473i bk11: 1692a 462479i bk12: 1776a 461291i bk13: 1786a 463403i bk14: 1746a 463604i bk15: 1704a 463722i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.552933
Row_Buffer_Locality_read = 0.559186
Row_Buffer_Locality_write = 0.427368
Bank_Level_Parallism = 2.314519
Bank_Level_Parallism_Col = 2.041438
Bank_Level_Parallism_Ready = 1.722321
write_to_read_ratio_blp_rw_average = 0.075329
GrpLevelPara = 1.456742 

BW Util details:
bwutil = 0.069714 
total_CMD = 492199 
util_bw = 34313 
Wasted_Col = 110628 
Wasted_Row = 70709 
Idle = 276549 

BW Util Bottlenecks: 
RCDc_limit = 128163 
RCDWRc_limit = 3523 
WTRc_limit = 9668 
RTWc_limit = 21868 
CCDLc_limit = 12597 
rwq = 0 
CCDLc_limit_alone = 9930 
WTRc_limit_alone = 8572 
RTWc_limit_alone = 20297 

Commands details: 
total_CMD = 492199 
n_nop = 435240 
Read = 28613 
Write = 0 
L2_Alloc = 0 
L2_WB = 5700 
n_act = 13429 
n_pre = 13413 
n_ref = 0 
n_req = 30038 
total_req = 34313 

Dual Bus Interface Util: 
issued_total_row = 26842 
issued_total_col = 34313 
Row_Bus_Util =  0.054535 
CoL_Bus_Util = 0.069714 
Either_Row_CoL_Bus_Util = 0.115724 
Issued_on_Two_Bus_Simul_Util = 0.008525 
issued_two_Eff = 0.073667 
queue_avg = 1.842860 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.84286
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=492199 n_nop=435000 n_act=13634 n_pre=13618 n_ref_event=0 n_req=30058 n_rd=28631 n_rd_L2_A=0 n_write=0 n_wr_bk=5708 bw_util=0.06977
n_activity=299462 dram_eff=0.1147
bk0: 1834a 463131i bk1: 1824a 462065i bk2: 1837a 463320i bk3: 1850a 463409i bk4: 1901a 462890i bk5: 1901a 462337i bk6: 1844a 462491i bk7: 1829a 463046i bk8: 1692a 461827i bk9: 1677a 461417i bk10: 1705a 462544i bk11: 1724a 462297i bk12: 1774a 462807i bk13: 1791a 463065i bk14: 1728a 462694i bk15: 1720a 462908i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.546410
Row_Buffer_Locality_read = 0.554993
Row_Buffer_Locality_write = 0.374212
Bank_Level_Parallism = 2.341271
Bank_Level_Parallism_Col = 2.028765
Bank_Level_Parallism_Ready = 1.680043
write_to_read_ratio_blp_rw_average = 0.079920
GrpLevelPara = 1.470555 

BW Util details:
bwutil = 0.069766 
total_CMD = 492199 
util_bw = 34339 
Wasted_Col = 110525 
Wasted_Row = 69974 
Idle = 277361 

BW Util Bottlenecks: 
RCDc_limit = 128880 
RCDWRc_limit = 4247 
WTRc_limit = 8911 
RTWc_limit = 24207 
CCDLc_limit = 12299 
rwq = 0 
CCDLc_limit_alone = 9616 
WTRc_limit_alone = 7942 
RTWc_limit_alone = 22493 

Commands details: 
total_CMD = 492199 
n_nop = 435000 
Read = 28631 
Write = 0 
L2_Alloc = 0 
L2_WB = 5708 
n_act = 13634 
n_pre = 13618 
n_ref = 0 
n_req = 30058 
total_req = 34339 

Dual Bus Interface Util: 
issued_total_row = 27252 
issued_total_col = 34339 
Row_Bus_Util =  0.055368 
CoL_Bus_Util = 0.069766 
Either_Row_CoL_Bus_Util = 0.116211 
Issued_on_Two_Bus_Simul_Util = 0.008923 
issued_two_Eff = 0.076785 
queue_avg = 1.740083 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.74008
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=492199 n_nop=434695 n_act=13799 n_pre=13783 n_ref_event=0 n_req=29926 n_rd=28493 n_rd_L2_A=0 n_write=0 n_wr_bk=5723 bw_util=0.06952
n_activity=301101 dram_eff=0.1136
bk0: 1804a 463978i bk1: 1808a 464152i bk2: 1856a 462735i bk3: 1856a 461729i bk4: 1913a 462485i bk5: 1909a 462391i bk6: 1848a 461335i bk7: 1828a 462569i bk8: 1669a 462955i bk9: 1668a 462243i bk10: 1716a 462609i bk11: 1692a 460649i bk12: 1734a 462726i bk13: 1730a 460858i bk14: 1744a 463103i bk15: 1718a 461307i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.538896
Row_Buffer_Locality_read = 0.547292
Row_Buffer_Locality_write = 0.371947
Bank_Level_Parallism = 2.334099
Bank_Level_Parallism_Col = 2.012954
Bank_Level_Parallism_Ready = 1.683686
write_to_read_ratio_blp_rw_average = 0.080996
GrpLevelPara = 1.457504 

BW Util details:
bwutil = 0.069517 
total_CMD = 492199 
util_bw = 34216 
Wasted_Col = 112444 
Wasted_Row = 70677 
Idle = 274862 

BW Util Bottlenecks: 
RCDc_limit = 130811 
RCDWRc_limit = 4231 
WTRc_limit = 8640 
RTWc_limit = 23813 
CCDLc_limit = 12334 
rwq = 0 
CCDLc_limit_alone = 9714 
WTRc_limit_alone = 7663 
RTWc_limit_alone = 22170 

Commands details: 
total_CMD = 492199 
n_nop = 434695 
Read = 28493 
Write = 0 
L2_Alloc = 0 
L2_WB = 5723 
n_act = 13799 
n_pre = 13783 
n_ref = 0 
n_req = 29926 
total_req = 34216 

Dual Bus Interface Util: 
issued_total_row = 27582 
issued_total_col = 34216 
Row_Bus_Util =  0.056038 
CoL_Bus_Util = 0.069517 
Either_Row_CoL_Bus_Util = 0.116831 
Issued_on_Two_Bus_Simul_Util = 0.008724 
issued_two_Eff = 0.074673 
queue_avg = 1.687972 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.68797

========= L2 cache stats =========
L2_cache_bank[0]: Access = 87443, Miss = 16252, Miss_rate = 0.186, Pending_hits = 133, Reservation_fails = 502
L2_cache_bank[1]: Access = 85091, Miss = 16249, Miss_rate = 0.191, Pending_hits = 131, Reservation_fails = 2074
L2_cache_bank[2]: Access = 88733, Miss = 16302, Miss_rate = 0.184, Pending_hits = 159, Reservation_fails = 2474
L2_cache_bank[3]: Access = 85056, Miss = 16316, Miss_rate = 0.192, Pending_hits = 136, Reservation_fails = 1526
L2_cache_bank[4]: Access = 85787, Miss = 16282, Miss_rate = 0.190, Pending_hits = 112, Reservation_fails = 126
L2_cache_bank[5]: Access = 90387, Miss = 16320, Miss_rate = 0.181, Pending_hits = 135, Reservation_fails = 1682
L2_cache_bank[6]: Access = 89794, Miss = 16251, Miss_rate = 0.181, Pending_hits = 133, Reservation_fails = 2764
L2_cache_bank[7]: Access = 85196, Miss = 16261, Miss_rate = 0.191, Pending_hits = 95, Reservation_fails = 903
L2_cache_bank[8]: Access = 87842, Miss = 16313, Miss_rate = 0.186, Pending_hits = 166, Reservation_fails = 2104
L2_cache_bank[9]: Access = 84775, Miss = 16256, Miss_rate = 0.192, Pending_hits = 109, Reservation_fails = 2403
L2_cache_bank[10]: Access = 86976, Miss = 16290, Miss_rate = 0.187, Pending_hits = 119, Reservation_fails = 139
L2_cache_bank[11]: Access = 85384, Miss = 16338, Miss_rate = 0.191, Pending_hits = 164, Reservation_fails = 5275
L2_cache_bank[12]: Access = 90288, Miss = 16302, Miss_rate = 0.181, Pending_hits = 128, Reservation_fails = 1877
L2_cache_bank[13]: Access = 85480, Miss = 16246, Miss_rate = 0.190, Pending_hits = 100, Reservation_fails = 1238
L2_cache_bank[14]: Access = 96366, Miss = 16365, Miss_rate = 0.170, Pending_hits = 119, Reservation_fails = 372
L2_cache_bank[15]: Access = 83266, Miss = 16307, Miss_rate = 0.196, Pending_hits = 106, Reservation_fails = 2685
L2_cache_bank[16]: Access = 88733, Miss = 16273, Miss_rate = 0.183, Pending_hits = 160, Reservation_fails = 4632
L2_cache_bank[17]: Access = 89952, Miss = 16285, Miss_rate = 0.181, Pending_hits = 126, Reservation_fails = 1828
L2_cache_bank[18]: Access = 88014, Miss = 16359, Miss_rate = 0.186, Pending_hits = 152, Reservation_fails = 2319
L2_cache_bank[19]: Access = 94773, Miss = 16403, Miss_rate = 0.173, Pending_hits = 194, Reservation_fails = 1449
L2_cache_bank[20]: Access = 83601, Miss = 16316, Miss_rate = 0.195, Pending_hits = 145, Reservation_fails = 1946
L2_cache_bank[21]: Access = 92106, Miss = 16352, Miss_rate = 0.178, Pending_hits = 187, Reservation_fails = 7503
L2_cache_bank[22]: Access = 87064, Miss = 16290, Miss_rate = 0.187, Pending_hits = 134, Reservation_fails = 878
L2_cache_bank[23]: Access = 84435, Miss = 16245, Miss_rate = 0.192, Pending_hits = 136, Reservation_fails = 2382
L2_cache_bank[24]: Access = 86761, Miss = 16220, Miss_rate = 0.187, Pending_hits = 124, Reservation_fails = 2067
L2_cache_bank[25]: Access = 85505, Miss = 16382, Miss_rate = 0.192, Pending_hits = 213, Reservation_fails = 4956
L2_cache_bank[26]: Access = 86574, Miss = 16303, Miss_rate = 0.188, Pending_hits = 126, Reservation_fails = 2016
L2_cache_bank[27]: Access = 89564, Miss = 16371, Miss_rate = 0.183, Pending_hits = 168, Reservation_fails = 1866
L2_cache_bank[28]: Access = 86069, Miss = 16331, Miss_rate = 0.190, Pending_hits = 119, Reservation_fails = 1784
L2_cache_bank[29]: Access = 88692, Miss = 16282, Miss_rate = 0.184, Pending_hits = 123, Reservation_fails = 2131
L2_cache_bank[30]: Access = 84033, Miss = 16302, Miss_rate = 0.194, Pending_hits = 140, Reservation_fails = 2484
L2_cache_bank[31]: Access = 86396, Miss = 16367, Miss_rate = 0.189, Pending_hits = 152, Reservation_fails = 2994
L2_cache_bank[32]: Access = 85580, Miss = 16263, Miss_rate = 0.190, Pending_hits = 110, Reservation_fails = 329
L2_cache_bank[33]: Access = 88248, Miss = 16291, Miss_rate = 0.185, Pending_hits = 140, Reservation_fails = 3785
L2_cache_bank[34]: Access = 85280, Miss = 16263, Miss_rate = 0.191, Pending_hits = 117, Reservation_fails = 2641
L2_cache_bank[35]: Access = 86464, Miss = 16282, Miss_rate = 0.188, Pending_hits = 140, Reservation_fails = 2993
L2_cache_bank[36]: Access = 85427, Miss = 16302, Miss_rate = 0.191, Pending_hits = 144, Reservation_fails = 1030
L2_cache_bank[37]: Access = 84756, Miss = 16222, Miss_rate = 0.191, Pending_hits = 132, Reservation_fails = 3648
L2_cache_bank[38]: Access = 86191, Miss = 16298, Miss_rate = 0.189, Pending_hits = 126, Reservation_fails = 1457
L2_cache_bank[39]: Access = 88237, Miss = 16258, Miss_rate = 0.184, Pending_hits = 131, Reservation_fails = 2466
L2_cache_bank[40]: Access = 91172, Miss = 16306, Miss_rate = 0.179, Pending_hits = 167, Reservation_fails = 3900
L2_cache_bank[41]: Access = 87372, Miss = 16264, Miss_rate = 0.186, Pending_hits = 122, Reservation_fails = 348
L2_cache_bank[42]: Access = 85244, Miss = 16351, Miss_rate = 0.192, Pending_hits = 129, Reservation_fails = 451
L2_cache_bank[43]: Access = 87367, Miss = 16286, Miss_rate = 0.186, Pending_hits = 131, Reservation_fails = 1323
L2_cache_bank[44]: Access = 85774, Miss = 16311, Miss_rate = 0.190, Pending_hits = 117, Reservation_fails = 1875
L2_cache_bank[45]: Access = 89338, Miss = 16320, Miss_rate = 0.183, Pending_hits = 112, Reservation_fails = 2105
L2_cache_bank[46]: Access = 85692, Miss = 16300, Miss_rate = 0.190, Pending_hits = 119, Reservation_fails = 551
L2_cache_bank[47]: Access = 85106, Miss = 16233, Miss_rate = 0.191, Pending_hits = 122, Reservation_fails = 2750
L2_total_cache_accesses = 4187384
L2_total_cache_misses = 782281
L2_total_cache_miss_rate = 0.1868
L2_total_cache_pending_hits = 6503
L2_total_cache_reservation_fails = 103031
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3342679
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6409
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 199821
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 102125
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 485899
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 152
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 127
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 53013
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 24130
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 72393
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2756
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 88
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 779
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 27
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4034808
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 149536
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2880
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 102125
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 127
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 779
L2_cache_data_port_util = 0.102
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=4187384
icnt_total_pkts_simt_to_mem=4185144
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.48618
	minimum = 5
	maximum = 218
Network latency average = 5.26915
	minimum = 5
	maximum = 218
Slowest packet = 4550544
Flit latency average = 5.26915
	minimum = 5
	maximum = 218
Slowest flit = 4550544
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.13456
	minimum = 0.117556 (at node 55)
	maximum = 0.163334 (at node 35)
Accepted packet rate average = 0.13456
	minimum = 0.117556 (at node 55)
	maximum = 0.163334 (at node 35)
Injected flit rate average = 0.13456
	minimum = 0.117556 (at node 55)
	maximum = 0.163334 (at node 35)
Accepted flit rate average= 0.13456
	minimum = 0.117556 (at node 55)
	maximum = 0.163334 (at node 35)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.51324 (4 samples)
	minimum = 5 (4 samples)
	maximum = 404.25 (4 samples)
Network latency average = 5.36111 (4 samples)
	minimum = 5 (4 samples)
	maximum = 403 (4 samples)
Flit latency average = 5.36111 (4 samples)
	minimum = 5 (4 samples)
	maximum = 403 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.194421 (4 samples)
	minimum = 0.174406 (4 samples)
	maximum = 0.229972 (4 samples)
Accepted packet rate average = 0.194421 (4 samples)
	minimum = 0.174406 (4 samples)
	maximum = 0.230647 (4 samples)
Injected flit rate average = 0.194421 (4 samples)
	minimum = 0.174406 (4 samples)
	maximum = 0.229972 (4 samples)
Accepted flit rate average = 0.194421 (4 samples)
	minimum = 0.174406 (4 samples)
	maximum = 0.230647 (4 samples)
Injected packet size average = 1 (4 samples)
Accepted packet size average = 1 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 8 hrs, 17 min, 20 sec (29840 sec)
gpgpu_simulation_rate = 2066 (inst/sec)
gpgpu_simulation_rate = 23 (cycle/sec)
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc40b347c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc40b347c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc40b347b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc40b347b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc40b347a8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc40b347a4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc40b347e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x401b10 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z9pagerank2PiS_S_PfS0_ii 
GPGPU-Sim PTX: pushing kernel '_Z9pagerank2PiS_S_PfS0_ii' to stream 0, gridDim= (1169,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 32 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache in Volta Archi to 128KB
GPGPU-Sim uArch: Shader 34 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 37 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 38 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 41 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 42 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 45 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 46 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 48 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 51 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 52 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 54 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 56 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 58 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 61 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 63 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 64 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 66 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 68 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 70 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 72 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 74 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 77 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 78 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 28 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 31 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 33 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 35 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 36 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 39 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 40 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 43 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 44 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 47 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 49 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 50 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 53 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 55 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 57 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 59 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 60 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 62 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 65 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 67 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 69 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 71 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 73 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 75 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 76 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 79 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 29 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 30 bind to kernel 5 '_Z9pagerank2PiS_S_PfS0_ii'
Destroy streams for kernel 5: size 0
kernel_name = _Z9pagerank2PiS_S_PfS0_ii 
kernel_launch_uid = 5 
gpu_sim_cycle = 8741
gpu_sim_insn = 7478645
gpu_ipc =     855.5823
gpu_tot_sim_cycle = 703612
gpu_tot_sim_insn = 69146029
gpu_tot_ipc =      98.2730
gpu_tot_issued_cta = 5845
gpu_occupancy = 78.2448% 
gpu_tot_occupancy = 77.3860% 
max_total_param_size = 0
gpu_stall_dramfull = 161777
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      12.8306
partiton_level_parallism_total  =       6.1075
partiton_level_parallism_util =      14.3509
partiton_level_parallism_util_total  =       7.7412
L2_BW  =     492.6938 GB/Sec
L2_BW_total  =     234.6495 GB/Sec
gpu_total_sim_rate=2275

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2700660
	L1I_total_cache_misses = 21002
	L1I_total_cache_miss_rate = 0.0078
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 126770
L1D_cache:
	L1D_cache_core[0]: Access = 128293, Miss = 22609, Miss_rate = 0.176, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 127830, Miss = 22102, Miss_rate = 0.173, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 129440, Miss = 22925, Miss_rate = 0.177, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 130154, Miss = 22312, Miss_rate = 0.171, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 137139, Miss = 23034, Miss_rate = 0.168, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 129018, Miss = 21876, Miss_rate = 0.170, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 128446, Miss = 21796, Miss_rate = 0.170, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 129904, Miss = 22387, Miss_rate = 0.172, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 126063, Miss = 21712, Miss_rate = 0.172, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 126910, Miss = 21934, Miss_rate = 0.173, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 127330, Miss = 22210, Miss_rate = 0.174, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 128719, Miss = 22458, Miss_rate = 0.174, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 131525, Miss = 23181, Miss_rate = 0.176, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 131549, Miss = 23143, Miss_rate = 0.176, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 128806, Miss = 22622, Miss_rate = 0.176, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 126736, Miss = 21942, Miss_rate = 0.173, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 131124, Miss = 22840, Miss_rate = 0.174, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 127783, Miss = 22534, Miss_rate = 0.176, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 126355, Miss = 21803, Miss_rate = 0.173, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 131348, Miss = 22487, Miss_rate = 0.171, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 126758, Miss = 21814, Miss_rate = 0.172, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 129346, Miss = 22466, Miss_rate = 0.174, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 131516, Miss = 22574, Miss_rate = 0.172, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 127334, Miss = 22092, Miss_rate = 0.173, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 129278, Miss = 22514, Miss_rate = 0.174, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 129293, Miss = 22186, Miss_rate = 0.172, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 127373, Miss = 22142, Miss_rate = 0.174, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 130912, Miss = 22539, Miss_rate = 0.172, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 130709, Miss = 22086, Miss_rate = 0.169, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 125887, Miss = 21315, Miss_rate = 0.169, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 138818, Miss = 22614, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 127568, Miss = 21703, Miss_rate = 0.170, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 126454, Miss = 21637, Miss_rate = 0.171, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 130702, Miss = 22915, Miss_rate = 0.175, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 128257, Miss = 21537, Miss_rate = 0.168, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 136570, Miss = 22477, Miss_rate = 0.165, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 129368, Miss = 21345, Miss_rate = 0.165, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 130211, Miss = 22155, Miss_rate = 0.170, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 125848, Miss = 21409, Miss_rate = 0.170, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 136460, Miss = 22054, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 5183134
	L1D_total_cache_misses = 889481
	L1D_total_cache_miss_rate = 0.1716
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.025
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 196392
	L1C_total_cache_misses = 5120
	L1C_total_cache_miss_rate = 0.0261
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 45712
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0
tlb_cache:
	TLB_total_cache_accesses = 0
	TLB_total_cache_misses = 0
	TLB_total_cache_pending_hits = 0
	TLB_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4218885
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 390339
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 349606
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 191272
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 5120
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 45712
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 74768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 149536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2679658
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 21002
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 126770
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4958830
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 196392
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 224304
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2700660

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 45712
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 126770
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
905, 1381, 1773, 1239, 1577, 931, 1297, 2025, 1174, 1174, 1144, 1424, 1564, 1368, 1900, 1200, 1179, 1375, 1207, 1403, 1319, 1179, 1151, 1403, 1084, 998, 1028, 776, 944, 860, 1726, 1224, 795, 746, 914, 1000, 888, 804, 1103, 886, 671, 774, 942, 841, 914, 897, 839, 1000, 638, 834, 694, 750, 722, 722, 778, 806, 582, 610, 554, 610, 694, 610, 752, 610, 
gpgpu_n_tot_thrd_icount = 165926400
gpgpu_n_tot_w_icount = 5185200
gpgpu_n_stall_shd_mem = 161481604
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4072192
gpgpu_n_mem_write_global = 224304
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 13526512
gpgpu_n_store_insn = 1794402
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6284544
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 45712
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:153709309	W0_Idle:6137323	W0_Scoreboard:8575028	W1:1006768	W2:464268	W3:292204	W4:214380	W5:171486	W6:142650	W7:129430	W8:111656	W9:95110	W10:87324	W11:77920	W12:73410	W13:67792	W14:66350	W15:67850	W16:67552	W17:66076	W18:63548	W19:65466	W20:59002	W21:57254	W22:54834	W23:55168	W24:51494	W25:51534	W26:47504	W27:47534	W28:36190	W29:31610	W30:24608	W31:13008	W32:1324220
single_issue_nums: WS0:1291100	WS1:1297724	WS2:1292242	WS3:1304134	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5740624 {8:717578,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8972160 {40:224304,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 134184560 {40:3354614,}
traffic_breakdown_coretomem[INST_ACC_R] = 5760 {8:720,}
traffic_breakdown_memtocore[CONST_ACC_R] = 6400 {40:160,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 28703120 {40:717578,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1794432 {8:224304,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 134184560 {40:3354614,}
traffic_breakdown_memtocore[INST_ACC_R] = 115200 {40:2880,}
maxmflatency = 3491 
max_icnt2mem_latency = 2169 
maxmrqlatency = 1607 
max_icnt2sh_latency = 85 
averagemflatency = 182 
avg_icnt2mem_latency = 13 
avg_mrq_latency = 41 
avg_icnt2sh_latency = 7 
mrq_lat_table:273712 	156563 	11426 	15616 	95377 	63811 	34194 	32643 	29489 	6918 	202 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	3568974 	634459 	51444 	38045 	3734 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2292422 	1804157 	143712 	11639 	7377 	11530 	12217 	11141 	3044 	57 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	3920051 	358096 	15307 	3030 	172 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1356 	30 	10 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        40        61        18        22        21        21        26        29 
dram[1]:        64        64        64        64        64        64        64        60        64        56        33        21        24        20        32        47 
dram[2]:        64        64        64        64        64        64        61        48        25        56        22        23        40        32        33        39 
dram[3]:        64        64        64        64        64        64        60        60        52        36        20        23        24        16        35        23 
dram[4]:        64        64        64        64        64        64        64        60        55        24        15        22        34        18        35        30 
dram[5]:        64        64        64        64        64        64        64        60        49        40        19        30        25        20        29        25 
dram[6]:        64        64        64        64        64        64        56        50        30        25        19        16        40        24        18        31 
dram[7]:        64        64        64        64        64        64        56        64        37        32        29        18        23        24        24        23 
dram[8]:        64        64        64        64        64        64        64        61        48        30        16        26        32        33        21        34 
dram[9]:        64        64        64        64        64        64        64        64        52        48        33        24        23        28        15        32 
dram[10]:        64        64        64        64        64        64        61        46        56        47        28        32        48        47        23        31 
dram[11]:        64        64        64        64        64        64        64        56        48        28        20        23        24        20        23        20 
dram[12]:        64        64        64        64        64        64        63        58        38        39        21        20        19        19        34        24 
dram[13]:        64        64        64        64        64        64        64        64        52        36        32        30        21        25        49        26 
dram[14]:        64        64        64        64        64        64        61        61        28        37        23        19        40        32        24        25 
dram[15]:        64        64        64        64        64        64        64        52        40        32        24        22        20        33        37        31 
dram[16]:        64        64        64        64        64        64        64        64        40        53        20        20        23        24        32        27 
dram[17]:        64        64        64        64        64        64        64        61        56        51        28        40        28        22        34        20 
dram[18]:        64        64        64        64        64        64        61        53        38        33        34        20        36        28        24        47 
dram[19]:        64        64        64        64        64        64        60        60        40        36        22        22        19        22        38        21 
dram[20]:        64        64        64        64        64        64        64        60        36        44        18        26        46        20        27        26 
dram[21]:        64        64        64        64        64        64        64        64        33        60        30        23        28        23        34        31 
dram[22]:        64        64        64        64        64        64        53        50        44        32        21        35        43        32        30        25 
dram[23]:        64        64        64        64        64        64        64        58        40        26        32        20        30        18        38        38 
maximum service time to same row:
dram[0]:     17105      9960     11770      7774     11859     23643      6729      7134      9144      8394     10004     10338     25632     16296     11665     62528 
dram[1]:     11459     13799      8074      7998      6765      6231      6547      7104     10818      9204     15881      6946      5629      5527     13966     16349 
dram[2]:     11582     14818     14274      7098     12588     19314      8658     10123      8201      6887      7466     15240      8427     15828     10968      9206 
dram[3]:      9607     13926      5107     12571      7162      6344      6582     10012      8461     11807      5148      7618      7200     10654      9247     12100 
dram[4]:     10964     16586      7819      9111     14276     13010      6028     10008     10064     12664      6136     16365      8231     12239     15346     19841 
dram[5]:     11736      7407     10197      7580      9053      5879     10739      6057      7482     11208     10740     12870      6729     13006     11681     11777 
dram[6]:      6427     15887      6668      9917     12011     12459      5692      3973     11329      8641      7900      5164     11330     21271     14511      7213 
dram[7]:     12833     14855      7657      7235      9796     20774      8033      9106     41571     10774      7168      7412      6922      5099     13821      8770 
dram[8]:      8390     36103      7391      3962     15857     23138     15058     14020      9189     25856      9065      8503     23060      8819     11317     11955 
dram[9]:     17641     14340      4935     13288      7269      9418      5322      8009     12033     11496      9703      6604      7584      6694      7207      9384 
dram[10]:     12029     82399      6473     28526      8681      7541      5930      9354     11731     11156     10334      7809      8228     10089      9199     13418 
dram[11]:      7776     86942     10573      9365      9624      8978      5888     10790      5972      7203      7981      4063     46119      7654     14694      8647 
dram[12]:     13747     11815      7136     13725     18582      8745      9398      7069     13130      5964     11400      5681      6875     11160     13904     10346 
dram[13]:     10052     16541      7558      5701      7217      5450      7872      6863      8455     17984      7075      6805      6926     13131     14073     12521 
dram[14]:     14407     12129      8560     12240      8653      8332      7350      9712     11829     10366      4434      5354     10171     10366     12325     13813 
dram[15]:     16565     14262      5997      6497      7196      8925      8778     11756      9162      4112      5933      7320      9708     19700     13087      8376 
dram[16]:     41296      9960      6954      8102      9875      4599      7044      6293      7484      8864     11187      7389     19696      9848     11066     19570 
dram[17]:     18799     11829      7883      5731     12339      9498      7964      9376      5826      9922     12309     10320     11177      7504     31336      8269 
dram[18]:     53957     31506      6913     14545      9103      6118      7994      6042     11179     13390     15406      9060      9305     24241      8618     37148 
dram[19]:     11993     15965     25087      7467     18257     12589     11089      9391     12120     21985      9017     14317      6677      7730     17833      9259 
dram[20]:     34241      9154      6391      7108      6411     10018      8813      8313     48290     11208      8467      5019     13252      6395     12580      5304 
dram[21]:     11313     11766     26232     12827     10152      9000      8245      7866      8442     11655     12594      9168      4486      6703     13131      8553 
dram[22]:     30143      9969      8960      9240      9419     13302      7139      8933     10408      6942     12353     15114     31195     10242     10329      9930 
dram[23]:      6593     19987      6958     10619      9028      8918      7769      7275      8421      9599     10087      7919      8331      5048     29352     14465 
average row accesses per activate:
dram[0]:  2.321340  2.254217  2.240936  2.394472  2.451852  2.467925  2.349282  2.323040  2.164634  1.961283  2.021493  2.100116  2.164319  2.016465  2.167866  2.250000 
dram[1]:  2.348371  2.209007  2.185780  2.283995  2.366430  2.399039  2.257697  2.289906  2.322412  2.089202  2.007883  2.098837  2.195780  2.031317  2.216381  2.262829 
dram[2]:  2.185615  2.280952  2.152370  2.231035  2.305104  2.390419  2.210762  2.185811  2.075758  1.977925  1.989967  2.052452  2.173862  1.962963  2.062714  2.204156 
dram[3]:  2.296252  2.188679  2.127828  2.187927  2.354118  2.364608  2.125000  2.248276  2.200247  2.127557  2.009050  2.053409  2.129181  1.980498  2.068650  2.223716 
dram[4]:  2.227432  2.265701  2.368356  2.298436  2.513959  2.413123  2.188196  2.241379  2.166464  2.118279  1.994438  2.062284  2.324691  1.939746  2.153846  2.197337 
dram[5]:  2.299754  2.346348  2.182955  2.210706  2.350939  2.520253  2.340964  2.241695  2.062718  2.117365  2.076212  2.190931  2.121759  2.192532  2.112149  2.122951 
dram[6]:  2.269596  2.350126  2.263220  2.301932  2.370238  2.407497  2.149336  2.039916  2.036281  2.152147  1.965027  2.084112  2.191090  2.061674  2.148809  2.053167 
dram[7]:  2.223380  2.240476  2.100108  2.203661  2.240000  2.388095  2.260465  2.232798  2.193865  2.176471  2.084309  2.066362  2.283619  2.124130  2.166467  2.338961 
dram[8]:  2.374843  2.296206  2.244994  2.343980  2.431181  2.345476  2.534974  2.135165  2.100236  2.199262  1.980022  2.052083  2.264563  2.048193  2.161446  2.272040 
dram[9]:  2.172055  2.260404  2.147942  2.417800  2.370238  2.354118  2.254315  2.107759  2.210136  2.131737  2.087356  2.187726  2.153318  2.163406  2.245353  2.186603 
dram[10]:  2.245283  2.506024  2.151071  2.361416  2.380552  2.375443  2.077005  2.205882  2.098592  1.978889  2.036364  2.183894  2.312883  2.229314  2.098608  2.221271 
dram[11]:  2.273608  2.207459  2.149606  2.369592  2.288991  2.288506  2.164080  2.297170  2.140097  2.020571  2.016911  1.914163  2.046307  1.892562  2.212379  2.093967 
dram[12]:  2.346348  2.391195  2.242031  2.338942  2.429976  2.363853  2.222222  2.301998  1.914779  2.136038  2.102564  1.996707  2.211722  2.256039  2.212010  2.136954 
dram[13]:  2.301932  2.305454  2.263345  2.313023  2.398305  2.304850  2.290284  2.237986  2.172960  2.303959  2.053714  2.153025  2.049396  2.100223  2.226322  2.107226 
dram[14]:  2.471969  2.141552  2.183371  2.268868  2.414958  2.339977  2.345874  2.310795  1.994426  2.000000  1.885864  2.033670  2.305725  2.043621  2.034832  2.095070 
dram[15]:  2.333747  2.321123  2.337335  2.426434  2.411058  2.491946  2.407178  2.226545  1.994382  1.895855  2.181818  1.986726  2.025219  2.128555  2.238622  2.060571 
dram[16]:  2.414541  2.172055  2.355638  2.366093  2.371703  2.259386  2.400740  2.291274  2.045819  2.040092  2.070358  2.034989  2.076490  2.148961  2.260598  2.208128 
dram[17]:  2.305725  2.194030  2.281473  2.300120  2.433333  2.358068  2.253194  2.355911  2.001121  2.062140  2.111502  2.086906  2.129291  2.236842  2.207065  2.091228 
dram[18]:  2.142369  2.179157  2.339438  2.260047  2.250844  2.374255  2.419154  2.052183  1.998878  2.154878  2.020157  2.050114  2.035870  2.151376  2.057955  2.090698 
dram[19]:  2.252101  2.296569  2.416771  2.460277  2.353428  2.362456  2.416049  2.277251  2.080283  2.067285  2.208078  2.057803  1.965957  2.122566  2.190591  2.106257 
dram[20]:  2.270883  2.300000  2.315917  2.267386  2.416867  2.384707  2.446115  2.052017  2.245614  2.092506  2.127685  1.987791  2.239759  2.146482  2.326923  2.141317 
dram[21]:  2.216825  2.310303  2.434562  2.200924  2.491925  2.382143  2.405868  2.189773  2.026346  2.205665  2.070215  2.022624  2.188304  2.332094  2.228989  2.144753 
dram[22]:  2.247350  2.174312  2.298077  2.386139  2.465347  2.297578  2.282201  2.322542  1.991091  2.013636  2.149165  2.026726  2.218268  2.284504  2.119578  2.057208 
dram[23]:  2.222090  2.242533  2.304762  2.212571  2.348538  2.355294  2.216553  2.320144  2.012543  2.080189  2.144379  1.945593  2.134189  1.949786  2.251231  2.016854 
average row locality = 719951/327109 = 2.200951
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      1806      1804      1840      1832      1896      1876      1856      1848      1679      1677      1691      1708      1748      1741      1728      1743 
dram[1]:      1808      1838      1832      1826      1909      1904      1872      1845      1676      1684      1688      1709      1777      1785      1732      1728 
dram[2]:      1816      1840      1834      1860      1897      1904      1865      1835      1685      1696      1689      1704      1767      1761      1729      1724 
dram[3]:      1828      1792      1812      1844      1908      1900      1849      1848      1684      1672      1680      1712      1750      1732      1728      1737 
dram[4]:      1828      1808      1840      1836      1892      1896      1857      1842      1687      1677      1697      1692      1787      1739      1737      1734 
dram[5]:      1805      1798      1844      1860      1910      1900      1840      1849      1680      1672      1701      1740      1786      1783      1728      1732 
dram[6]:      1836      1800      1848      1832      1900      1900      1840      1836      1700      1661      1702      1688      1774      1775      1726      1734 
dram[7]:      1844      1813      1868      1848      1920      1912      1840      1840      1692      1680      1684      1710      1772      1735      1729      1721 
dram[8]:      1818      1808      1832      1834      1904      1904      1850      1836      1685      1692      1688      1677      1772      1774      1716      1724 
dram[9]:      1812      1828      1852      1872      1900      1908      1855      1848      1692      1684      1720      1722      1786      1785      1730      1744 
dram[10]:      1831      1805      1833      1855      1894      1917      1840      1842      1692      1684      1696      1721      1789      1790      1729      1734 
dram[11]:      1809      1823      1836      1841      1904      1900      1848      1842      1676      1672      1693      1688      1760      1736      1740      1724 
dram[12]:      1798      1828      1826      1864      1890      1898      1837      1850      1679      1693      1708      1723      1753      1772      1725      1730 
dram[13]:      1832      1829      1834      1856      1892      1904      1832      1849      1688      1708      1701      1719      1771      1790      1729      1728 
dram[14]:      1824      1808      1841      1847      1909      1904      1832      1841      1693      1682      1705      1716      1797      1778      1730      1710 
dram[15]:      1812      1828      1865      1864      1912      1916      1841      1840      1680      1688      1704      1700      1750      1775      1738      1724 
dram[16]:      1822      1812      1828      1848      1890      1896      1844      1838      1690      1685      1699      1707      1750      1765      1732      1716 
dram[17]:      1822      1836      1844      1840      1884      1909      1837      1810      1687      1696      1704      1705      1765      1774      1732      1712 
dram[18]:      1812      1796      1840      1837      1908      1901      1841      1820      1685      1672      1708      1704      1777      1780      1731      1720 
dram[19]:      1808      1807      1852      1868      1900      1908      1849      1816      1666      1686      1708      1684      1752      1757      1735      1708 
dram[20]:      1830      1816      1832      1820      1912      1904      1844      1825      1696      1691      1687      1695      1763      1765      1734      1712 
dram[21]:      1804      1832      1840      1832      1912      1908      1860      1820      1673      1696      1732      1692      1776      1786      1746      1704 
dram[22]:      1834      1824      1837      1850      1901      1901      1844      1829      1692      1677      1705      1724      1774      1791      1728      1720 
dram[23]:      1804      1808      1856      1856      1913      1909      1848      1828      1669      1668      1716      1692      1734      1730      1744      1718 
total dram reads = 685769
bank skew: 1920/1661 = 1.16
chip skew: 28738/28473 = 1.01
number of total write accesses:
dram[0]:        65        67        76        74        90        86       108       108        96        96        96        96        96        96        80        84 
dram[1]:        66        75        74        72        93        92       108       106        96        96        95        96        96        96        81        80 
dram[2]:        68        76        73        81        90        92       107       106        96        96        96        96        96        94        80        79 
dram[3]:        71        64        69        77        93        91       106       108        96        96        96        95        96        96        80        82 
dram[4]:        72        68        76        74        89        90       108       108        96        96        96        96        96        96        83        81 
dram[5]:        67        65        77        81        93        91       103       108        96        96        97        96        96        96        80        81 
dram[6]:        75        66        78        74        91        91       103       106        96        93        96        96        95        97        79        81 
dram[7]:        77        69        83        78        96        94       104       107        96        96        96        96        96        96        80        80 
dram[8]:        70        68        74        74        92        92       107       107        96        96        96        96        94        96        78        80 
dram[9]:        69        73        79        84        91        93       104       108        96        96        96        96        96        95        82        84 
dram[10]:        73        67        75        79        89        95       102       108        96        97        96        96        96        96        80        83 
dram[11]:        69        71        75        76        92        91       104       106        96        96        96        96        96        96        83        81 
dram[12]:        65        73        73        82        88        90       103       109        96        97        96        96        96        96        80        80 
dram[13]:        74        73        74        80        89        92       101       107        96        96        96        96        96        96        81        80 
dram[14]:        72        68        76        77        93        92       101       107        96        96        96        96        96        96        81        75 
dram[15]:        69        73        82        82        94        95       104       106        95        96        96        96        97        96        82        79 
dram[16]:        71        69        73        78        88        90       103       105        96        96        96        96        96        96        81        77 
dram[17]:        71        75        77        76        87        93       103       103        98        96        95        96        96        96        80        76 
dram[18]:        69        65        76        75        93        91       104       107        96        95        96        96        96        96        80        78 
dram[19]:        68        67        79        83        91        93       108       106        96        96        96        96        96        96        81        76 
dram[20]:        73        70        74        71        94        92       108       108        96        96        96        96        96        96        81        76 
dram[21]:        67        74        76        74        94        93       108       107        96        95        96        96        95        96        84        74 
dram[22]:        74        72        75        78        91        91       105       108        96        95        96        96        96        96        80        78 
dram[23]:        67        69        80        80        95        93       107       107        96        96        96        96        95        95        84        77 
total dram writes = 34182
bank skew: 109/64 = 1.70
chip skew: 1444/1411 = 1.02
average mf latency per bank:
dram[0]:       1441      1513      1183      1292      1099      1107       928       957       872       785       790       765       748       779      1312      1247
dram[1]:       1794      1582      1403      1258      1091      1018       934       952       935       816       846       802       816       744      1408      1343
dram[2]:       1393      1551      1174      1235       963      1150       934       936       875       865       775       814       695       725      1204      1206
dram[3]:       1567      1527      1391      1175      1049      1066       851       919       798       798       739       758       736       747      1533      1181
dram[4]:       1556      1536      1395      1391      1068      1099      1005       921       852       867       859       857       805       766      1563      1444
dram[5]:       1713      1556      1214      1324       951      1112       953       948       761       802       763       787       708       759      1148      1425
dram[6]:       1439      1619      1356      1226      1123      1064       868       864       893       819       724       759       709       707      1423      1244
dram[7]:       1488      1652      1305      1357      1043      1029      1048       891       813       819       741       779       694       738      1818      1325
dram[8]:       1764      1645      1270      1222      1121      1055       942       973       879       909       850       772       804       736      1599      1391
dram[9]:       1715      1582      1260      1449      1109      1064       935      1037       892       868       821       860       764       769      1380      1798
dram[10]:       1276      1882      1164      1564      1182      1122       897       975       800       933       743       864       692       823      1162      1883
dram[11]:       1502      1578      1249      1282      1052      1085       904       898       817       832       819       773       715       694      1265      1366
dram[12]:       1445      1870      1288      1357      1090      1145       907      1024       814       938       769       912       770       891      1539      1769
dram[13]:       1508      1649      1295      1208      1080      1185       903       925       802       786       793       809       704       789      1328      1628
dram[14]:       1499      1520      1124      1283      1019      1034       864       913       822       880       763       855       713       748      1438      1637
dram[15]:       1513      1499      1276      1392      1014      1064       959       912       878       849       796       816       767       732      1467      1383
dram[16]:       1542      1597      1211      1381      1012      1121       922       932       856       899       783       807       721       795      1333      1851
dram[17]:       1523      1479      1251      1161      1066      1117       930       916       822       860       763       761       723       714      1337      1360
dram[18]:       1450      1574      1231      1183      1055      1086       907       829       810       863       753       765       674       735      1185      1348
dram[19]:       1457      1696      1196      1262      1049      1132       989       898       883       855       762       820       705       733      1271      1415
dram[20]:       1950      1613      1382      1295      1200      1026      1028       900       897       848       921       773       848       725      1781      1253
dram[21]:       1403      1568      1199      1343      1152      1125       936       964       844       866       774       836       717       839      1406      1667
dram[22]:       1520      1621      1269      1488      1046      1021       944       877       841       789       790       774       721       718      1329      1381
dram[23]:       1393      1577      1279      1311      1173      1051       900       928       804       864       754       767       703       715      1225      1344
maximum mf latency per bank:
dram[0]:       1476      1817      1557      1714      1850      1828      2094      1787      1683      1718      1532      1692      1544      1982      1677      2134
dram[1]:       2036      1793      2401      2097      2184      1967      2491      2304      2231      2199      2062      1986      2552      1802      2153      1890
dram[2]:       1404      1432      1635      1623      1631      1697      1400      1511      1260      1300      1646      1481      2012      1731      1585      2024
dram[3]:       1705      1653      1709      1599      1707      1573      1726      1775      1775      1760      2261      1755      1895      1936      1911      1872
dram[4]:       2158      1936      2283      2046      2223      2338      2320      2738      2177      2094      2188      2095      2538      2346      2664      2069
dram[5]:       1352      2470      1462      2147      1550      2209      1468      2265      1112      2217      1543      2211      1545      2366      1442      2352
dram[6]:       1588      1733      1547      1853      1543      2598      1644      1903      1536      1851      1602      1784      1985      2043      2105      1900
dram[7]:       1469      2342      1388      2320      1574      2797      1289      2451      1593      2479      1450      2652      1683      2489      1723      2767
dram[8]:       2078      1689      2132      1743      2523      1893      2629      1944      2003      1701      2239      2107      2320      1783      2366      1791
dram[9]:       2275      2199      2149      2085      2657      2183      2386      2474      2270      2141      2386      2502      2163      2289      2424      2515
dram[10]:       1093      2564       927      2580      1371      2817      1539      2845      1019      2641      1326      2806      1503      2731      1394      2768
dram[11]:       1667      1990      1493      1967      1661      2510      1788      2205      1410      2392      1981      2377      1744      2269      1981      2132
dram[12]:       1846      3073      1504      2997      1893      2962      1647      3491      1573      2930      1676      3219      1626      3267      1824      3363
dram[13]:       1855      1982      1711      2134      1838      1945      1767      2187      1666      1897      1777      2396      2036      2162      1735      2288
dram[14]:       1528      1921      1807      1966      1599      2157      1619      2130      1580      2116      1876      2155      1543      2452      1915      1940
dram[15]:       2124      2600      2336      2504      2229      2376      2112      2660      2072      2181      2161      2672      2304      2562      2601      2582
dram[16]:       1680      2257      1921      2229      1958      2430      1707      2542      1607      2155      2300      2477      1679      2625      1931      2143
dram[17]:       2075      1553      2258      1408      1924      1826      2110      1774      1938      1455      1913      1526      2311      1745      2068      1746
dram[18]:       1481      2142      1409      1875      1568      1941      2029      2477      1804      1916      1797      1951      1537      1904      1713      2016
dram[19]:       1705      2064      1809      2162      1878      2081      1860      2107      1715      2455      1701      2031      1824      2317      2007      2153
dram[20]:       2644      1349      2620      1529      2841      1792      2691      1931      2648      1568      2904      1582      2899      1607      2844      1722
dram[21]:       1980      2243      1740      2133      2089      2233      1986      2804      1670      2287      1790      2255      1855      2680      1769      2356
dram[22]:       1804      2076      1840      2091      1878      1805      2046      1780      1984      2065      1774      2126      2224      2553      1949      1986
dram[23]:       1592      2097      1675      2093      2025      1981      1881      2147      1696      2233      2034      2114      2096      2117      1865      2090

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=498390 n_nop=441598 n_act=13447 n_pre=13431 n_ref_event=0 n_req=29887 n_rd=28473 n_rd_L2_A=0 n_write=0 n_wr_bk=5650 bw_util=0.06847
n_activity=301610 dram_eff=0.1131
bk0: 1806a 470933i bk1: 1804a 470717i bk2: 1840a 469321i bk3: 1832a 470808i bk4: 1896a 470051i bk5: 1876a 470070i bk6: 1856a 468680i bk7: 1848a 469235i bk8: 1679a 469392i bk9: 1677a 467746i bk10: 1691a 468856i bk11: 1708a 469212i bk12: 1748a 468095i bk13: 1741a 467207i bk14: 1728a 470118i bk15: 1743a 469786i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.550105
Row_Buffer_Locality_read = 0.558178
Row_Buffer_Locality_write = 0.387553
Bank_Level_Parallism = 2.287612
Bank_Level_Parallism_Col = 2.007697
Bank_Level_Parallism_Ready = 1.679981
write_to_read_ratio_blp_rw_average = 0.076098
GrpLevelPara = 1.455264 

BW Util details:
bwutil = 0.068466 
total_CMD = 498390 
util_bw = 34123 
Wasted_Col = 110329 
Wasted_Row = 71450 
Idle = 282488 

BW Util Bottlenecks: 
RCDc_limit = 127432 
RCDWRc_limit = 4038 
WTRc_limit = 8864 
RTWc_limit = 21569 
CCDLc_limit = 12132 
rwq = 0 
CCDLc_limit_alone = 9495 
WTRc_limit_alone = 7847 
RTWc_limit_alone = 19949 

Commands details: 
total_CMD = 498390 
n_nop = 441598 
Read = 28473 
Write = 0 
L2_Alloc = 0 
L2_WB = 5650 
n_act = 13447 
n_pre = 13431 
n_ref = 0 
n_req = 29887 
total_req = 34123 

Dual Bus Interface Util: 
issued_total_row = 26878 
issued_total_col = 34123 
Row_Bus_Util =  0.053930 
CoL_Bus_Util = 0.068466 
Either_Row_CoL_Bus_Util = 0.113951 
Issued_on_Two_Bus_Simul_Util = 0.008445 
issued_two_Eff = 0.074113 
queue_avg = 1.670344 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.67034
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=498390 n_nop=441284 n_act=13533 n_pre=13517 n_ref_event=0 n_req=30035 n_rd=28613 n_rd_L2_A=0 n_write=0 n_wr_bk=5688 bw_util=0.06882
n_activity=300835 dram_eff=0.114
bk0: 1808a 471582i bk1: 1838a 469053i bk2: 1832a 468685i bk3: 1826a 470216i bk4: 1909a 468419i bk5: 1904a 468739i bk6: 1872a 467658i bk7: 1845a 467686i bk8: 1676a 470809i bk9: 1684a 468772i bk10: 1688a 467992i bk11: 1709a 468523i bk12: 1777a 468533i bk13: 1785a 466529i bk14: 1732a 470355i bk15: 1728a 470896i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.549426
Row_Buffer_Locality_read = 0.556460
Row_Buffer_Locality_write = 0.407876
Bank_Level_Parallism = 2.315176
Bank_Level_Parallism_Col = 2.025056
Bank_Level_Parallism_Ready = 1.738871
write_to_read_ratio_blp_rw_average = 0.075274
GrpLevelPara = 1.454912 

BW Util details:
bwutil = 0.068824 
total_CMD = 498390 
util_bw = 34301 
Wasted_Col = 111032 
Wasted_Row = 70559 
Idle = 282498 

BW Util Bottlenecks: 
RCDc_limit = 129002 
RCDWRc_limit = 3751 
WTRc_limit = 8505 
RTWc_limit = 22030 
CCDLc_limit = 12342 
rwq = 0 
CCDLc_limit_alone = 9837 
WTRc_limit_alone = 7568 
RTWc_limit_alone = 20462 

Commands details: 
total_CMD = 498390 
n_nop = 441284 
Read = 28613 
Write = 0 
L2_Alloc = 0 
L2_WB = 5688 
n_act = 13533 
n_pre = 13517 
n_ref = 0 
n_req = 30035 
total_req = 34301 

Dual Bus Interface Util: 
issued_total_row = 27050 
issued_total_col = 34301 
Row_Bus_Util =  0.054275 
CoL_Bus_Util = 0.068824 
Either_Row_CoL_Bus_Util = 0.114581 
Issued_on_Two_Bus_Simul_Util = 0.008517 
issued_two_Eff = 0.074335 
queue_avg = 1.761777 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.76178
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=498390 n_nop=440348 n_act=13970 n_pre=13954 n_ref_event=0 n_req=30032 n_rd=28606 n_rd_L2_A=0 n_write=0 n_wr_bk=5702 bw_util=0.06884
n_activity=304342 dram_eff=0.1127
bk0: 1816a 469939i bk1: 1840a 469733i bk2: 1834a 468944i bk3: 1860a 467541i bk4: 1897a 468564i bk5: 1904a 469205i bk6: 1865a 468228i bk7: 1835a 468127i bk8: 1685a 468844i bk9: 1696a 468466i bk10: 1689a 468621i bk11: 1704a 468607i bk12: 1767a 468753i bk13: 1761a 467272i bk14: 1729a 469580i bk15: 1724a 470724i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.534829
Row_Buffer_Locality_read = 0.544047
Row_Buffer_Locality_write = 0.349930
Bank_Level_Parallism = 2.284798
Bank_Level_Parallism_Col = 1.962629
Bank_Level_Parallism_Ready = 1.633205
write_to_read_ratio_blp_rw_average = 0.076774
GrpLevelPara = 1.451981 

BW Util details:
bwutil = 0.068838 
total_CMD = 498390 
util_bw = 34308 
Wasted_Col = 114163 
Wasted_Row = 71734 
Idle = 278185 

BW Util Bottlenecks: 
RCDc_limit = 133017 
RCDWRc_limit = 4358 
WTRc_limit = 8284 
RTWc_limit = 23060 
CCDLc_limit = 12428 
rwq = 0 
CCDLc_limit_alone = 9863 
WTRc_limit_alone = 7354 
RTWc_limit_alone = 21425 

Commands details: 
total_CMD = 498390 
n_nop = 440348 
Read = 28606 
Write = 0 
L2_Alloc = 0 
L2_WB = 5702 
n_act = 13970 
n_pre = 13954 
n_ref = 0 
n_req = 30032 
total_req = 34308 

Dual Bus Interface Util: 
issued_total_row = 27924 
issued_total_col = 34308 
Row_Bus_Util =  0.056028 
CoL_Bus_Util = 0.068838 
Either_Row_CoL_Bus_Util = 0.116459 
Issued_on_Two_Bus_Simul_Util = 0.008407 
issued_two_Eff = 0.072189 
queue_avg = 1.581902 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.5819
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=498390 n_nop=440916 n_act=13805 n_pre=13789 n_ref_event=0 n_req=29892 n_rd=28476 n_rd_L2_A=0 n_write=0 n_wr_bk=5664 bw_util=0.0685
n_activity=300268 dram_eff=0.1137
bk0: 1828a 469910i bk1: 1792a 470130i bk2: 1812a 468631i bk3: 1844a 468435i bk4: 1908a 468753i bk5: 1900a 469185i bk6: 1849a 466762i bk7: 1848a 466195i bk8: 1684a 470070i bk9: 1672a 469817i bk10: 1680a 468192i bk11: 1712a 467352i bk12: 1750a 467954i bk13: 1732a 467336i bk14: 1728a 468792i bk15: 1737a 469213i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.538171
Row_Buffer_Locality_read = 0.546776
Row_Buffer_Locality_write = 0.365113
Bank_Level_Parallism = 2.323155
Bank_Level_Parallism_Col = 2.018446
Bank_Level_Parallism_Ready = 1.679115
write_to_read_ratio_blp_rw_average = 0.084083
GrpLevelPara = 1.462015 

BW Util details:
bwutil = 0.068501 
total_CMD = 498390 
util_bw = 34140 
Wasted_Col = 112975 
Wasted_Row = 71297 
Idle = 279978 

BW Util Bottlenecks: 
RCDc_limit = 131441 
RCDWRc_limit = 4344 
WTRc_limit = 8543 
RTWc_limit = 26250 
CCDLc_limit = 12709 
rwq = 0 
CCDLc_limit_alone = 9718 
WTRc_limit_alone = 7463 
RTWc_limit_alone = 24339 

Commands details: 
total_CMD = 498390 
n_nop = 440916 
Read = 28476 
Write = 0 
L2_Alloc = 0 
L2_WB = 5664 
n_act = 13805 
n_pre = 13789 
n_ref = 0 
n_req = 29892 
total_req = 34140 

Dual Bus Interface Util: 
issued_total_row = 27594 
issued_total_col = 34140 
Row_Bus_Util =  0.055366 
CoL_Bus_Util = 0.068501 
Either_Row_CoL_Bus_Util = 0.115319 
Issued_on_Two_Bus_Simul_Util = 0.008548 
issued_two_Eff = 0.074120 
queue_avg = 1.655862 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.65586
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=498390 n_nop=441472 n_act=13553 n_pre=13537 n_ref_event=0 n_req=29974 n_rd=28549 n_rd_L2_A=0 n_write=0 n_wr_bk=5694 bw_util=0.06871
n_activity=298288 dram_eff=0.1148
bk0: 1828a 469653i bk1: 1808a 470206i bk2: 1840a 469139i bk3: 1836a 469749i bk4: 1892a 470587i bk5: 1896a 468558i bk6: 1857a 466834i bk7: 1842a 467307i bk8: 1687a 469599i bk9: 1677a 469098i bk10: 1697a 467154i bk11: 1692a 467545i bk12: 1787a 469166i bk13: 1739a 466995i bk14: 1737a 468818i bk15: 1734a 469144i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.547841
Row_Buffer_Locality_read = 0.557673
Row_Buffer_Locality_write = 0.350877
Bank_Level_Parallism = 2.352539
Bank_Level_Parallism_Col = 2.053282
Bank_Level_Parallism_Ready = 1.695120
write_to_read_ratio_blp_rw_average = 0.080855
GrpLevelPara = 1.466537 

BW Util details:
bwutil = 0.068707 
total_CMD = 498390 
util_bw = 34243 
Wasted_Col = 110236 
Wasted_Row = 70039 
Idle = 283872 

BW Util Bottlenecks: 
RCDc_limit = 127951 
RCDWRc_limit = 4169 
WTRc_limit = 8976 
RTWc_limit = 25181 
CCDLc_limit = 12847 
rwq = 0 
CCDLc_limit_alone = 9835 
WTRc_limit_alone = 7784 
RTWc_limit_alone = 23361 

Commands details: 
total_CMD = 498390 
n_nop = 441472 
Read = 28549 
Write = 0 
L2_Alloc = 0 
L2_WB = 5694 
n_act = 13553 
n_pre = 13537 
n_ref = 0 
n_req = 29974 
total_req = 34243 

Dual Bus Interface Util: 
issued_total_row = 27090 
issued_total_col = 34243 
Row_Bus_Util =  0.054355 
CoL_Bus_Util = 0.068707 
Either_Row_CoL_Bus_Util = 0.114204 
Issued_on_Two_Bus_Simul_Util = 0.008859 
issued_two_Eff = 0.077568 
queue_avg = 1.897229 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.89723
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=498390 n_nop=441315 n_act=13565 n_pre=13549 n_ref_event=0 n_req=30051 n_rd=28628 n_rd_L2_A=0 n_write=0 n_wr_bk=5689 bw_util=0.06886
n_activity=300051 dram_eff=0.1144
bk0: 1805a 471183i bk1: 1798a 471141i bk2: 1844a 467290i bk3: 1860a 468226i bk4: 1910a 468907i bk5: 1900a 470567i bk6: 1840a 468941i bk7: 1849a 468058i bk8: 1680a 469401i bk9: 1672a 469972i bk10: 1701a 468341i bk11: 1740a 468735i bk12: 1786a 467510i bk13: 1783a 468686i bk14: 1728a 469849i bk15: 1732a 468323i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.548601
Row_Buffer_Locality_read = 0.558265
Row_Buffer_Locality_write = 0.354181
Bank_Level_Parallism = 2.316196
Bank_Level_Parallism_Col = 2.012602
Bank_Level_Parallism_Ready = 1.690940
write_to_read_ratio_blp_rw_average = 0.080121
GrpLevelPara = 1.456575 

BW Util details:
bwutil = 0.068856 
total_CMD = 498390 
util_bw = 34317 
Wasted_Col = 110723 
Wasted_Row = 70469 
Idle = 282881 

BW Util Bottlenecks: 
RCDc_limit = 128176 
RCDWRc_limit = 4212 
WTRc_limit = 8873 
RTWc_limit = 23957 
CCDLc_limit = 12980 
rwq = 0 
CCDLc_limit_alone = 10074 
WTRc_limit_alone = 7719 
RTWc_limit_alone = 22205 

Commands details: 
total_CMD = 498390 
n_nop = 441315 
Read = 28628 
Write = 0 
L2_Alloc = 0 
L2_WB = 5689 
n_act = 13565 
n_pre = 13549 
n_ref = 0 
n_req = 30051 
total_req = 34317 

Dual Bus Interface Util: 
issued_total_row = 27114 
issued_total_col = 34317 
Row_Bus_Util =  0.054403 
CoL_Bus_Util = 0.068856 
Either_Row_CoL_Bus_Util = 0.114519 
Issued_on_Two_Bus_Simul_Util = 0.008740 
issued_two_Eff = 0.076321 
queue_avg = 1.666891 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.66689
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=498390 n_nop=440931 n_act=13791 n_pre=13775 n_ref_event=0 n_req=29969 n_rd=28552 n_rd_L2_A=0 n_write=0 n_wr_bk=5665 bw_util=0.06866
n_activity=301493 dram_eff=0.1135
bk0: 1836a 469364i bk1: 1800a 471611i bk2: 1848a 468433i bk3: 1832a 470096i bk4: 1900a 468427i bk5: 1900a 468489i bk6: 1840a 467482i bk7: 1836a 466145i bk8: 1700a 467408i bk9: 1661a 470215i bk10: 1702a 466970i bk11: 1688a 469464i bk12: 1774a 468794i bk13: 1775a 468159i bk14: 1726a 469665i bk15: 1734a 468862i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.539824
Row_Buffer_Locality_read = 0.549033
Row_Buffer_Locality_write = 0.354270
Bank_Level_Parallism = 2.327896
Bank_Level_Parallism_Col = 2.009520
Bank_Level_Parallism_Ready = 1.625479
write_to_read_ratio_blp_rw_average = 0.079609
GrpLevelPara = 1.464782 

BW Util details:
bwutil = 0.068655 
total_CMD = 498390 
util_bw = 34217 
Wasted_Col = 111972 
Wasted_Row = 70584 
Idle = 281617 

BW Util Bottlenecks: 
RCDc_limit = 130770 
RCDWRc_limit = 4159 
WTRc_limit = 9588 
RTWc_limit = 23762 
CCDLc_limit = 12942 
rwq = 0 
CCDLc_limit_alone = 10104 
WTRc_limit_alone = 8476 
RTWc_limit_alone = 22036 

Commands details: 
total_CMD = 498390 
n_nop = 440931 
Read = 28552 
Write = 0 
L2_Alloc = 0 
L2_WB = 5665 
n_act = 13791 
n_pre = 13775 
n_ref = 0 
n_req = 29969 
total_req = 34217 

Dual Bus Interface Util: 
issued_total_row = 27566 
issued_total_col = 34217 
Row_Bus_Util =  0.055310 
CoL_Bus_Util = 0.068655 
Either_Row_CoL_Bus_Util = 0.115289 
Issued_on_Two_Bus_Simul_Util = 0.008676 
issued_two_Eff = 0.075254 
queue_avg = 1.708748 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.70875
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=498390 n_nop=441241 n_act=13623 n_pre=13607 n_ref_event=0 n_req=30052 n_rd=28608 n_rd_L2_A=0 n_write=0 n_wr_bk=5776 bw_util=0.06899
n_activity=301006 dram_eff=0.1142
bk0: 1844a 468793i bk1: 1813a 470617i bk2: 1868a 466480i bk3: 1848a 468481i bk4: 1920a 466284i bk5: 1912a 468838i bk6: 1840a 468066i bk7: 1840a 467497i bk8: 1692a 469274i bk9: 1680a 470332i bk10: 1684a 468584i bk11: 1710a 468143i bk12: 1772a 469073i bk13: 1735a 469646i bk14: 1729a 469983i bk15: 1721a 471104i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.546686
Row_Buffer_Locality_read = 0.556383
Row_Buffer_Locality_write = 0.354571
Bank_Level_Parallism = 2.332511
Bank_Level_Parallism_Col = 2.023418
Bank_Level_Parallism_Ready = 1.666386
write_to_read_ratio_blp_rw_average = 0.079459
GrpLevelPara = 1.460245 

BW Util details:
bwutil = 0.068990 
total_CMD = 498390 
util_bw = 34384 
Wasted_Col = 110942 
Wasted_Row = 70363 
Idle = 282701 

BW Util Bottlenecks: 
RCDc_limit = 128145 
RCDWRc_limit = 4268 
WTRc_limit = 9488 
RTWc_limit = 23626 
CCDLc_limit = 12569 
rwq = 0 
CCDLc_limit_alone = 9780 
WTRc_limit_alone = 8371 
RTWc_limit_alone = 21954 

Commands details: 
total_CMD = 498390 
n_nop = 441241 
Read = 28608 
Write = 0 
L2_Alloc = 0 
L2_WB = 5776 
n_act = 13623 
n_pre = 13607 
n_ref = 0 
n_req = 30052 
total_req = 34384 

Dual Bus Interface Util: 
issued_total_row = 27230 
issued_total_col = 34384 
Row_Bus_Util =  0.054636 
CoL_Bus_Util = 0.068990 
Either_Row_CoL_Bus_Util = 0.114667 
Issued_on_Two_Bus_Simul_Util = 0.008959 
issued_two_Eff = 0.078129 
queue_avg = 1.724094 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.72409
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=498390 n_nop=441774 n_act=13416 n_pre=13400 n_ref_event=0 n_req=29930 n_rd=28514 n_rd_L2_A=0 n_write=0 n_wr_bk=5658 bw_util=0.06856
n_activity=298562 dram_eff=0.1145
bk0: 1818a 470210i bk1: 1808a 470288i bk2: 1832a 469536i bk3: 1834a 470172i bk4: 1904a 469359i bk5: 1904a 468138i bk6: 1850a 469837i bk7: 1836a 466687i bk8: 1685a 468863i bk9: 1692a 470074i bk10: 1688a 466942i bk11: 1677a 468982i bk12: 1772a 469280i bk13: 1774a 466918i bk14: 1716a 469429i bk15: 1724a 470577i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.551754
Row_Buffer_Locality_read = 0.560882
Row_Buffer_Locality_write = 0.367938
Bank_Level_Parallism = 2.338418
Bank_Level_Parallism_Col = 2.046456
Bank_Level_Parallism_Ready = 1.664023
write_to_read_ratio_blp_rw_average = 0.082833
GrpLevelPara = 1.468942 

BW Util details:
bwutil = 0.068565 
total_CMD = 498390 
util_bw = 34172 
Wasted_Col = 109621 
Wasted_Row = 69547 
Idle = 285050 

BW Util Bottlenecks: 
RCDc_limit = 126970 
RCDWRc_limit = 4019 
WTRc_limit = 9326 
RTWc_limit = 25258 
CCDLc_limit = 12859 
rwq = 0 
CCDLc_limit_alone = 9690 
WTRc_limit_alone = 8130 
RTWc_limit_alone = 23285 

Commands details: 
total_CMD = 498390 
n_nop = 441774 
Read = 28514 
Write = 0 
L2_Alloc = 0 
L2_WB = 5658 
n_act = 13416 
n_pre = 13400 
n_ref = 0 
n_req = 29930 
total_req = 34172 

Dual Bus Interface Util: 
issued_total_row = 26816 
issued_total_col = 34172 
Row_Bus_Util =  0.053805 
CoL_Bus_Util = 0.068565 
Either_Row_CoL_Bus_Util = 0.113598 
Issued_on_Two_Bus_Simul_Util = 0.008772 
issued_two_Eff = 0.077222 
queue_avg = 1.866107 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.86611
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=498390 n_nop=441118 n_act=13633 n_pre=13617 n_ref_event=0 n_req=30180 n_rd=28738 n_rd_L2_A=0 n_write=0 n_wr_bk=5762 bw_util=0.06922
n_activity=299785 dram_eff=0.1151
bk0: 1812a 469316i bk1: 1828a 469234i bk2: 1852a 467746i bk3: 1872a 470074i bk4: 1900a 468697i bk5: 1908a 468671i bk6: 1855a 468519i bk7: 1848a 465600i bk8: 1692a 469721i bk9: 1684a 469347i bk10: 1720a 467496i bk11: 1722a 468518i bk12: 1786a 467732i bk13: 1785a 468482i bk14: 1730a 469828i bk15: 1744a 469737i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.548277
Row_Buffer_Locality_read = 0.557137
Row_Buffer_Locality_write = 0.371706
Bank_Level_Parallism = 2.339642
Bank_Level_Parallism_Col = 2.043458
Bank_Level_Parallism_Ready = 1.729652
write_to_read_ratio_blp_rw_average = 0.076618
GrpLevelPara = 1.460607 

BW Util details:
bwutil = 0.069223 
total_CMD = 498390 
util_bw = 34500 
Wasted_Col = 110973 
Wasted_Row = 70672 
Idle = 282245 

BW Util Bottlenecks: 
RCDc_limit = 128821 
RCDWRc_limit = 3925 
WTRc_limit = 9091 
RTWc_limit = 22365 
CCDLc_limit = 12221 
rwq = 0 
CCDLc_limit_alone = 9696 
WTRc_limit_alone = 8087 
RTWc_limit_alone = 20844 

Commands details: 
total_CMD = 498390 
n_nop = 441118 
Read = 28738 
Write = 0 
L2_Alloc = 0 
L2_WB = 5762 
n_act = 13633 
n_pre = 13617 
n_ref = 0 
n_req = 30180 
total_req = 34500 

Dual Bus Interface Util: 
issued_total_row = 27250 
issued_total_col = 34500 
Row_Bus_Util =  0.054676 
CoL_Bus_Util = 0.069223 
Either_Row_CoL_Bus_Util = 0.114914 
Issued_on_Two_Bus_Simul_Util = 0.008985 
issued_two_Eff = 0.078188 
queue_avg = 1.790293 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.79029
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=498390 n_nop=441136 n_act=13605 n_pre=13589 n_ref_event=0 n_req=30080 n_rd=28652 n_rd_L2_A=0 n_write=0 n_wr_bk=5698 bw_util=0.06892
n_activity=299678 dram_eff=0.1146
bk0: 1831a 469756i bk1: 1805a 472277i bk2: 1833a 468764i bk3: 1855a 469679i bk4: 1894a 468859i bk5: 1917a 468496i bk6: 1840a 466770i bk7: 1842a 468167i bk8: 1692a 468617i bk9: 1684a 467713i bk10: 1696a 468069i bk11: 1721a 469644i bk12: 1789a 469382i bk13: 1790a 468149i bk14: 1729a 469159i bk15: 1734a 471041i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.547706
Row_Buffer_Locality_read = 0.556017
Row_Buffer_Locality_write = 0.380952
Bank_Level_Parallism = 2.323760
Bank_Level_Parallism_Col = 2.002311
Bank_Level_Parallism_Ready = 1.618166
write_to_read_ratio_blp_rw_average = 0.074949
GrpLevelPara = 1.464289 

BW Util details:
bwutil = 0.068922 
total_CMD = 498390 
util_bw = 34350 
Wasted_Col = 110383 
Wasted_Row = 70340 
Idle = 283317 

BW Util Bottlenecks: 
RCDc_limit = 128904 
RCDWRc_limit = 4032 
WTRc_limit = 10839 
RTWc_limit = 21020 
CCDLc_limit = 13023 
rwq = 0 
CCDLc_limit_alone = 10151 
WTRc_limit_alone = 9455 
RTWc_limit_alone = 19532 

Commands details: 
total_CMD = 498390 
n_nop = 441136 
Read = 28652 
Write = 0 
L2_Alloc = 0 
L2_WB = 5698 
n_act = 13605 
n_pre = 13589 
n_ref = 0 
n_req = 30080 
total_req = 34350 

Dual Bus Interface Util: 
issued_total_row = 27194 
issued_total_col = 34350 
Row_Bus_Util =  0.054564 
CoL_Bus_Util = 0.068922 
Either_Row_CoL_Bus_Util = 0.114878 
Issued_on_Two_Bus_Simul_Util = 0.008608 
issued_two_Eff = 0.074929 
queue_avg = 1.804332 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.80433
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=498390 n_nop=440715 n_act=13957 n_pre=13941 n_ref_event=0 n_req=29916 n_rd=28492 n_rd_L2_A=0 n_write=0 n_wr_bk=5693 bw_util=0.06859
n_activity=302809 dram_eff=0.1129
bk0: 1809a 470689i bk1: 1823a 469701i bk2: 1836a 469131i bk3: 1841a 470547i bk4: 1904a 468760i bk5: 1900a 468708i bk6: 1848a 467589i bk7: 1842a 468465i bk8: 1676a 469498i bk9: 1672a 468641i bk10: 1693a 467562i bk11: 1688a 466956i bk12: 1760a 467248i bk13: 1736a 466550i bk14: 1740a 469159i bk15: 1724a 469193i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.533460
Row_Buffer_Locality_read = 0.541310
Row_Buffer_Locality_write = 0.376404
Bank_Level_Parallism = 2.313638
Bank_Level_Parallism_Col = 1.988859
Bank_Level_Parallism_Ready = 1.646950
write_to_read_ratio_blp_rw_average = 0.077157
GrpLevelPara = 1.458352 

BW Util details:
bwutil = 0.068591 
total_CMD = 498390 
util_bw = 34185 
Wasted_Col = 112932 
Wasted_Row = 71482 
Idle = 279791 

BW Util Bottlenecks: 
RCDc_limit = 132438 
RCDWRc_limit = 4124 
WTRc_limit = 9196 
RTWc_limit = 22309 
CCDLc_limit = 12349 
rwq = 0 
CCDLc_limit_alone = 9652 
WTRc_limit_alone = 8052 
RTWc_limit_alone = 20756 

Commands details: 
total_CMD = 498390 
n_nop = 440715 
Read = 28492 
Write = 0 
L2_Alloc = 0 
L2_WB = 5693 
n_act = 13957 
n_pre = 13941 
n_ref = 0 
n_req = 29916 
total_req = 34185 

Dual Bus Interface Util: 
issued_total_row = 27898 
issued_total_col = 34185 
Row_Bus_Util =  0.055976 
CoL_Bus_Util = 0.068591 
Either_Row_CoL_Bus_Util = 0.115723 
Issued_on_Two_Bus_Simul_Util = 0.008844 
issued_two_Eff = 0.076428 
queue_avg = 1.622292 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.62229
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=498390 n_nop=441533 n_act=13508 n_pre=13492 n_ref_event=0 n_req=29994 n_rd=28574 n_rd_L2_A=0 n_write=0 n_wr_bk=5671 bw_util=0.06871
n_activity=299107 dram_eff=0.1145
bk0: 1798a 471580i bk1: 1828a 470838i bk2: 1826a 469658i bk3: 1864a 469866i bk4: 1890a 469530i bk5: 1898a 469418i bk6: 1837a 467763i bk7: 1850a 467841i bk8: 1679a 466838i bk9: 1693a 468549i bk10: 1708a 468067i bk11: 1723a 466775i bk12: 1753a 468782i bk13: 1772a 469422i bk14: 1725a 470702i bk15: 1730a 469066i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.549643
Row_Buffer_Locality_read = 0.556625
Row_Buffer_Locality_write = 0.409155
Bank_Level_Parallism = 2.344362
Bank_Level_Parallism_Col = 2.033606
Bank_Level_Parallism_Ready = 1.676800
write_to_read_ratio_blp_rw_average = 0.076397
GrpLevelPara = 1.467668 

BW Util details:
bwutil = 0.068711 
total_CMD = 498390 
util_bw = 34245 
Wasted_Col = 109339 
Wasted_Row = 69497 
Idle = 285309 

BW Util Bottlenecks: 
RCDc_limit = 127888 
RCDWRc_limit = 3756 
WTRc_limit = 8710 
RTWc_limit = 22660 
CCDLc_limit = 12021 
rwq = 0 
CCDLc_limit_alone = 9405 
WTRc_limit_alone = 7657 
RTWc_limit_alone = 21097 

Commands details: 
total_CMD = 498390 
n_nop = 441533 
Read = 28574 
Write = 0 
L2_Alloc = 0 
L2_WB = 5671 
n_act = 13508 
n_pre = 13492 
n_ref = 0 
n_req = 29994 
total_req = 34245 

Dual Bus Interface Util: 
issued_total_row = 27000 
issued_total_col = 34245 
Row_Bus_Util =  0.054174 
CoL_Bus_Util = 0.068711 
Either_Row_CoL_Bus_Util = 0.114081 
Issued_on_Two_Bus_Simul_Util = 0.008804 
issued_two_Eff = 0.077176 
queue_avg = 1.829960 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.82996
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=498390 n_nop=441310 n_act=13545 n_pre=13529 n_ref_event=0 n_req=30089 n_rd=28662 n_rd_L2_A=0 n_write=0 n_wr_bk=5705 bw_util=0.06896
n_activity=301381 dram_eff=0.114
bk0: 1832a 469998i bk1: 1829a 469620i bk2: 1834a 469558i bk3: 1856a 468931i bk4: 1892a 469522i bk5: 1904a 468497i bk6: 1832a 469248i bk7: 1849a 467611i bk8: 1688a 469146i bk9: 1708a 470551i bk10: 1701a 467960i bk11: 1719a 468722i bk12: 1771a 467197i bk13: 1790a 466926i bk14: 1729a 470282i bk15: 1728a 468734i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.549836
Row_Buffer_Locality_read = 0.557707
Row_Buffer_Locality_write = 0.391731
Bank_Level_Parallism = 2.322580
Bank_Level_Parallism_Col = 2.036363
Bank_Level_Parallism_Ready = 1.689004
write_to_read_ratio_blp_rw_average = 0.072162
GrpLevelPara = 1.458267 

BW Util details:
bwutil = 0.068956 
total_CMD = 498390 
util_bw = 34367 
Wasted_Col = 110678 
Wasted_Row = 71019 
Idle = 282326 

BW Util Bottlenecks: 
RCDc_limit = 128408 
RCDWRc_limit = 3687 
WTRc_limit = 9323 
RTWc_limit = 21385 
CCDLc_limit = 12355 
rwq = 0 
CCDLc_limit_alone = 9735 
WTRc_limit_alone = 8205 
RTWc_limit_alone = 19883 

Commands details: 
total_CMD = 498390 
n_nop = 441310 
Read = 28662 
Write = 0 
L2_Alloc = 0 
L2_WB = 5705 
n_act = 13545 
n_pre = 13529 
n_ref = 0 
n_req = 30089 
total_req = 34367 

Dual Bus Interface Util: 
issued_total_row = 27074 
issued_total_col = 34367 
Row_Bus_Util =  0.054323 
CoL_Bus_Util = 0.068956 
Either_Row_CoL_Bus_Util = 0.114529 
Issued_on_Two_Bus_Simul_Util = 0.008750 
issued_two_Eff = 0.076402 
queue_avg = 1.759070 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.75907
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=498390 n_nop=440691 n_act=13830 n_pre=13814 n_ref_event=0 n_req=30035 n_rd=28617 n_rd_L2_A=0 n_write=0 n_wr_bk=5672 bw_util=0.0688
n_activity=303834 dram_eff=0.1129
bk0: 1824a 471704i bk1: 1808a 469251i bk2: 1841a 469363i bk3: 1847a 468591i bk4: 1909a 469552i bk5: 1904a 469158i bk6: 1832a 469416i bk7: 1841a 468979i bk8: 1693a 467748i bk9: 1682a 468558i bk10: 1705a 465780i bk11: 1716a 467567i bk12: 1797a 470054i bk13: 1778a 466985i bk14: 1730a 468791i bk15: 1710a 469464i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.539537
Row_Buffer_Locality_read = 0.547751
Row_Buffer_Locality_write = 0.373766
Bank_Level_Parallism = 2.291196
Bank_Level_Parallism_Col = 1.979929
Bank_Level_Parallism_Ready = 1.641809
write_to_read_ratio_blp_rw_average = 0.076515
GrpLevelPara = 1.451438 

BW Util details:
bwutil = 0.068800 
total_CMD = 498390 
util_bw = 34289 
Wasted_Col = 113367 
Wasted_Row = 72017 
Idle = 278717 

BW Util Bottlenecks: 
RCDc_limit = 131680 
RCDWRc_limit = 4247 
WTRc_limit = 8915 
RTWc_limit = 23094 
CCDLc_limit = 12885 
rwq = 0 
CCDLc_limit_alone = 9971 
WTRc_limit_alone = 7748 
RTWc_limit_alone = 21347 

Commands details: 
total_CMD = 498390 
n_nop = 440691 
Read = 28617 
Write = 0 
L2_Alloc = 0 
L2_WB = 5672 
n_act = 13830 
n_pre = 13814 
n_ref = 0 
n_req = 30035 
total_req = 34289 

Dual Bus Interface Util: 
issued_total_row = 27644 
issued_total_col = 34289 
Row_Bus_Util =  0.055467 
CoL_Bus_Util = 0.068800 
Either_Row_CoL_Bus_Util = 0.115771 
Issued_on_Two_Bus_Simul_Util = 0.008495 
issued_two_Eff = 0.073381 
queue_avg = 1.656572 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.65657
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=498390 n_nop=441076 n_act=13620 n_pre=13604 n_ref_event=0 n_req=30079 n_rd=28637 n_rd_L2_A=0 n_write=0 n_wr_bk=5765 bw_util=0.06903
n_activity=300292 dram_eff=0.1146
bk0: 1812a 470666i bk1: 1828a 470004i bk2: 1865a 469468i bk3: 1864a 469713i bk4: 1912a 467940i bk5: 1916a 469352i bk6: 1841a 469319i bk7: 1840a 467910i bk8: 1680a 468296i bk9: 1688a 466564i bk10: 1704a 469504i bk11: 1700a 467203i bk12: 1750a 466619i bk13: 1775a 468800i bk14: 1738a 470661i bk15: 1724a 467513i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.547192
Row_Buffer_Locality_read = 0.553619
Row_Buffer_Locality_write = 0.419556
Bank_Level_Parallism = 2.345893
Bank_Level_Parallism_Col = 2.051977
Bank_Level_Parallism_Ready = 1.708127
write_to_read_ratio_blp_rw_average = 0.073982
GrpLevelPara = 1.467850 

BW Util details:
bwutil = 0.069026 
total_CMD = 498390 
util_bw = 34402 
Wasted_Col = 110525 
Wasted_Row = 70252 
Idle = 283211 

BW Util Bottlenecks: 
RCDc_limit = 129650 
RCDWRc_limit = 3737 
WTRc_limit = 8553 
RTWc_limit = 23035 
CCDLc_limit = 12387 
rwq = 0 
CCDLc_limit_alone = 9767 
WTRc_limit_alone = 7627 
RTWc_limit_alone = 21341 

Commands details: 
total_CMD = 498390 
n_nop = 441076 
Read = 28637 
Write = 0 
L2_Alloc = 0 
L2_WB = 5765 
n_act = 13620 
n_pre = 13604 
n_ref = 0 
n_req = 30079 
total_req = 34402 

Dual Bus Interface Util: 
issued_total_row = 27224 
issued_total_col = 34402 
Row_Bus_Util =  0.054624 
CoL_Bus_Util = 0.069026 
Either_Row_CoL_Bus_Util = 0.114998 
Issued_on_Two_Bus_Simul_Util = 0.008652 
issued_two_Eff = 0.075235 
queue_avg = 1.816497 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.8165
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=498390 n_nop=441658 n_act=13511 n_pre=13495 n_ref_event=0 n_req=29933 n_rd=28522 n_rd_L2_A=0 n_write=0 n_wr_bk=5644 bw_util=0.06855
n_activity=300174 dram_eff=0.1138
bk0: 1822a 471019i bk1: 1812a 468877i bk2: 1828a 470202i bk3: 1848a 469680i bk4: 1890a 468491i bk5: 1896a 466751i bk6: 1844a 468615i bk7: 1838a 468248i bk8: 1690a 467988i bk9: 1685a 467971i bk10: 1699a 467481i bk11: 1707a 467440i bk12: 1750a 467495i bk13: 1765a 468166i bk14: 1732a 469473i bk15: 1716a 470797i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.548625
Row_Buffer_Locality_read = 0.557429
Row_Buffer_Locality_write = 0.370659
Bank_Level_Parallism = 2.354679
Bank_Level_Parallism_Col = 2.075370
Bank_Level_Parallism_Ready = 1.725078
write_to_read_ratio_blp_rw_average = 0.078693
GrpLevelPara = 1.468572 

BW Util details:
bwutil = 0.068553 
total_CMD = 498390 
util_bw = 34166 
Wasted_Col = 109800 
Wasted_Row = 70704 
Idle = 283720 

BW Util Bottlenecks: 
RCDc_limit = 127386 
RCDWRc_limit = 3963 
WTRc_limit = 8845 
RTWc_limit = 25214 
CCDLc_limit = 12449 
rwq = 0 
CCDLc_limit_alone = 9466 
WTRc_limit_alone = 7724 
RTWc_limit_alone = 23352 

Commands details: 
total_CMD = 498390 
n_nop = 441658 
Read = 28522 
Write = 0 
L2_Alloc = 0 
L2_WB = 5644 
n_act = 13511 
n_pre = 13495 
n_ref = 0 
n_req = 29933 
total_req = 34166 

Dual Bus Interface Util: 
issued_total_row = 27006 
issued_total_col = 34166 
Row_Bus_Util =  0.054186 
CoL_Bus_Util = 0.068553 
Either_Row_CoL_Bus_Util = 0.113831 
Issued_on_Two_Bus_Simul_Util = 0.008909 
issued_two_Eff = 0.078263 
queue_avg = 1.806029 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.80603
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=498390 n_nop=441273 n_act=13561 n_pre=13545 n_ref_event=0 n_req=29975 n_rd=28557 n_rd_L2_A=0 n_write=0 n_wr_bk=5666 bw_util=0.06867
n_activity=299028 dram_eff=0.1144
bk0: 1822a 471302i bk1: 1836a 468958i bk2: 1844a 469414i bk3: 1840a 469801i bk4: 1884a 470537i bk5: 1909a 468673i bk6: 1837a 468526i bk7: 1810a 469581i bk8: 1687a 468761i bk9: 1696a 468370i bk10: 1704a 469213i bk11: 1705a 468787i bk12: 1765a 468354i bk13: 1774a 468946i bk14: 1732a 470283i bk15: 1712a 470228i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.547590
Row_Buffer_Locality_read = 0.555661
Row_Buffer_Locality_write = 0.385049
Bank_Level_Parallism = 2.297753
Bank_Level_Parallism_Col = 1.988724
Bank_Level_Parallism_Ready = 1.636531
write_to_read_ratio_blp_rw_average = 0.076901
GrpLevelPara = 1.451581 

BW Util details:
bwutil = 0.068667 
total_CMD = 498390 
util_bw = 34223 
Wasted_Col = 110792 
Wasted_Row = 70187 
Idle = 283188 

BW Util Bottlenecks: 
RCDc_limit = 129090 
RCDWRc_limit = 4004 
WTRc_limit = 8737 
RTWc_limit = 22584 
CCDLc_limit = 12644 
rwq = 0 
CCDLc_limit_alone = 9885 
WTRc_limit_alone = 7564 
RTWc_limit_alone = 20998 

Commands details: 
total_CMD = 498390 
n_nop = 441273 
Read = 28557 
Write = 0 
L2_Alloc = 0 
L2_WB = 5666 
n_act = 13561 
n_pre = 13545 
n_ref = 0 
n_req = 29975 
total_req = 34223 

Dual Bus Interface Util: 
issued_total_row = 27106 
issued_total_col = 34223 
Row_Bus_Util =  0.054387 
CoL_Bus_Util = 0.068667 
Either_Row_CoL_Bus_Util = 0.114603 
Issued_on_Two_Bus_Simul_Util = 0.008451 
issued_two_Eff = 0.073743 
queue_avg = 1.623415 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.62342
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=498390 n_nop=440741 n_act=13882 n_pre=13866 n_ref_event=0 n_req=29945 n_rd=28532 n_rd_L2_A=0 n_write=0 n_wr_bk=5652 bw_util=0.06859
n_activity=301484 dram_eff=0.1134
bk0: 1812a 469742i bk1: 1796a 469057i bk2: 1840a 470296i bk3: 1837a 469227i bk4: 1908a 468097i bk5: 1901a 469771i bk6: 1841a 469446i bk7: 1820a 467140i bk8: 1685a 467228i bk9: 1672a 469599i bk10: 1708a 467476i bk11: 1704a 468582i bk12: 1777a 466613i bk13: 1780a 468772i bk14: 1731a 469380i bk15: 1720a 469616i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.536417
Row_Buffer_Locality_read = 0.545808
Row_Buffer_Locality_write = 0.346780
Bank_Level_Parallism = 2.312052
Bank_Level_Parallism_Col = 1.985214
Bank_Level_Parallism_Ready = 1.644892
write_to_read_ratio_blp_rw_average = 0.076085
GrpLevelPara = 1.453833 

BW Util details:
bwutil = 0.068589 
total_CMD = 498390 
util_bw = 34184 
Wasted_Col = 113008 
Wasted_Row = 70858 
Idle = 280340 

BW Util Bottlenecks: 
RCDc_limit = 132021 
RCDWRc_limit = 4226 
WTRc_limit = 9017 
RTWc_limit = 22382 
CCDLc_limit = 12329 
rwq = 0 
CCDLc_limit_alone = 9687 
WTRc_limit_alone = 7971 
RTWc_limit_alone = 20786 

Commands details: 
total_CMD = 498390 
n_nop = 440741 
Read = 28532 
Write = 0 
L2_Alloc = 0 
L2_WB = 5652 
n_act = 13882 
n_pre = 13866 
n_ref = 0 
n_req = 29945 
total_req = 34184 

Dual Bus Interface Util: 
issued_total_row = 27748 
issued_total_col = 34184 
Row_Bus_Util =  0.055675 
CoL_Bus_Util = 0.068589 
Either_Row_CoL_Bus_Util = 0.115670 
Issued_on_Two_Bus_Simul_Util = 0.008594 
issued_two_Eff = 0.074294 
queue_avg = 1.595217 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.59522
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=498390 n_nop=441614 n_act=13468 n_pre=13452 n_ref_event=0 n_req=29932 n_rd=28504 n_rd_L2_A=0 n_write=0 n_wr_bk=5712 bw_util=0.06865
n_activity=299411 dram_eff=0.1143
bk0: 1808a 470241i bk1: 1807a 470872i bk2: 1852a 470532i bk3: 1868a 469832i bk4: 1900a 468742i bk5: 1908a 468946i bk6: 1849a 469561i bk7: 1816a 468545i bk8: 1666a 469760i bk9: 1686a 468161i bk10: 1708a 470110i bk11: 1684a 469102i bk12: 1752a 467529i bk13: 1757a 468016i bk14: 1735a 469349i bk15: 1708a 470429i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.550047
Row_Buffer_Locality_read = 0.558448
Row_Buffer_Locality_write = 0.382353
Bank_Level_Parallism = 2.307439
Bank_Level_Parallism_Col = 2.004406
Bank_Level_Parallism_Ready = 1.660977
write_to_read_ratio_blp_rw_average = 0.082151
GrpLevelPara = 1.460507 

BW Util details:
bwutil = 0.068653 
total_CMD = 498390 
util_bw = 34216 
Wasted_Col = 109989 
Wasted_Row = 70078 
Idle = 284107 

BW Util Bottlenecks: 
RCDc_limit = 127156 
RCDWRc_limit = 4072 
WTRc_limit = 8393 
RTWc_limit = 22194 
CCDLc_limit = 12059 
rwq = 0 
CCDLc_limit_alone = 9499 
WTRc_limit_alone = 7469 
RTWc_limit_alone = 20558 

Commands details: 
total_CMD = 498390 
n_nop = 441614 
Read = 28504 
Write = 0 
L2_Alloc = 0 
L2_WB = 5712 
n_act = 13468 
n_pre = 13452 
n_ref = 0 
n_req = 29932 
total_req = 34216 

Dual Bus Interface Util: 
issued_total_row = 26920 
issued_total_col = 34216 
Row_Bus_Util =  0.054014 
CoL_Bus_Util = 0.068653 
Either_Row_CoL_Bus_Util = 0.113919 
Issued_on_Two_Bus_Simul_Util = 0.008748 
issued_two_Eff = 0.076793 
queue_avg = 1.666378 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.66638
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=498390 n_nop=441737 n_act=13425 n_pre=13409 n_ref_event=0 n_req=29949 n_rd=28526 n_rd_L2_A=0 n_write=0 n_wr_bk=5692 bw_util=0.06866
n_activity=295149 dram_eff=0.1159
bk0: 1830a 470438i bk1: 1816a 470097i bk2: 1832a 469296i bk3: 1820a 469460i bk4: 1912a 468587i bk5: 1904a 469305i bk6: 1844a 469391i bk7: 1825a 465405i bk8: 1696a 470056i bk9: 1691a 468353i bk10: 1687a 468945i bk11: 1695a 467523i bk12: 1763a 468947i bk13: 1765a 467644i bk14: 1734a 471286i bk15: 1712a 469629i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.551738
Row_Buffer_Locality_read = 0.559104
Row_Buffer_Locality_write = 0.404076
Bank_Level_Parallism = 2.364769
Bank_Level_Parallism_Col = 2.064978
Bank_Level_Parallism_Ready = 1.721229
write_to_read_ratio_blp_rw_average = 0.077823
GrpLevelPara = 1.469161 

BW Util details:
bwutil = 0.068657 
total_CMD = 498390 
util_bw = 34218 
Wasted_Col = 108664 
Wasted_Row = 68482 
Idle = 287026 

BW Util Bottlenecks: 
RCDc_limit = 126873 
RCDWRc_limit = 3737 
WTRc_limit = 9086 
RTWc_limit = 22727 
CCDLc_limit = 12182 
rwq = 0 
CCDLc_limit_alone = 9486 
WTRc_limit_alone = 8052 
RTWc_limit_alone = 21065 

Commands details: 
total_CMD = 498390 
n_nop = 441737 
Read = 28526 
Write = 0 
L2_Alloc = 0 
L2_WB = 5692 
n_act = 13425 
n_pre = 13409 
n_ref = 0 
n_req = 29949 
total_req = 34218 

Dual Bus Interface Util: 
issued_total_row = 26834 
issued_total_col = 34218 
Row_Bus_Util =  0.053841 
CoL_Bus_Util = 0.068657 
Either_Row_CoL_Bus_Util = 0.113672 
Issued_on_Two_Bus_Simul_Util = 0.008826 
issued_two_Eff = 0.077648 
queue_avg = 1.791053 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.79105
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=498390 n_nop=441431 n_act=13429 n_pre=13413 n_ref_event=0 n_req=30038 n_rd=28613 n_rd_L2_A=0 n_write=0 n_wr_bk=5700 bw_util=0.06885
n_activity=299899 dram_eff=0.1144
bk0: 1804a 470206i bk1: 1832a 469804i bk2: 1840a 471312i bk3: 1832a 468977i bk4: 1912a 469069i bk5: 1908a 468775i bk6: 1860a 468710i bk7: 1820a 467433i bk8: 1673a 467907i bk9: 1696a 469841i bk10: 1732a 467664i bk11: 1692a 468670i bk12: 1776a 467482i bk13: 1786a 469594i bk14: 1746a 469795i bk15: 1704a 469913i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.552933
Row_Buffer_Locality_read = 0.559186
Row_Buffer_Locality_write = 0.427368
Bank_Level_Parallism = 2.314519
Bank_Level_Parallism_Col = 2.041438
Bank_Level_Parallism_Ready = 1.722321
write_to_read_ratio_blp_rw_average = 0.075329
GrpLevelPara = 1.456742 

BW Util details:
bwutil = 0.068848 
total_CMD = 498390 
util_bw = 34313 
Wasted_Col = 110628 
Wasted_Row = 70709 
Idle = 282740 

BW Util Bottlenecks: 
RCDc_limit = 128163 
RCDWRc_limit = 3523 
WTRc_limit = 9668 
RTWc_limit = 21868 
CCDLc_limit = 12597 
rwq = 0 
CCDLc_limit_alone = 9930 
WTRc_limit_alone = 8572 
RTWc_limit_alone = 20297 

Commands details: 
total_CMD = 498390 
n_nop = 441431 
Read = 28613 
Write = 0 
L2_Alloc = 0 
L2_WB = 5700 
n_act = 13429 
n_pre = 13413 
n_ref = 0 
n_req = 30038 
total_req = 34313 

Dual Bus Interface Util: 
issued_total_row = 26842 
issued_total_col = 34313 
Row_Bus_Util =  0.053857 
CoL_Bus_Util = 0.068848 
Either_Row_CoL_Bus_Util = 0.114286 
Issued_on_Two_Bus_Simul_Util = 0.008419 
issued_two_Eff = 0.073667 
queue_avg = 1.819968 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.81997
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=498390 n_nop=441191 n_act=13634 n_pre=13618 n_ref_event=0 n_req=30058 n_rd=28631 n_rd_L2_A=0 n_write=0 n_wr_bk=5708 bw_util=0.0689
n_activity=299462 dram_eff=0.1147
bk0: 1834a 469322i bk1: 1824a 468256i bk2: 1837a 469511i bk3: 1850a 469600i bk4: 1901a 469081i bk5: 1901a 468528i bk6: 1844a 468682i bk7: 1829a 469237i bk8: 1692a 468018i bk9: 1677a 467608i bk10: 1705a 468735i bk11: 1724a 468488i bk12: 1774a 468998i bk13: 1791a 469256i bk14: 1728a 468885i bk15: 1720a 469099i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.546410
Row_Buffer_Locality_read = 0.554993
Row_Buffer_Locality_write = 0.374212
Bank_Level_Parallism = 2.341271
Bank_Level_Parallism_Col = 2.028765
Bank_Level_Parallism_Ready = 1.680043
write_to_read_ratio_blp_rw_average = 0.079920
GrpLevelPara = 1.470555 

BW Util details:
bwutil = 0.068900 
total_CMD = 498390 
util_bw = 34339 
Wasted_Col = 110525 
Wasted_Row = 69974 
Idle = 283552 

BW Util Bottlenecks: 
RCDc_limit = 128880 
RCDWRc_limit = 4247 
WTRc_limit = 8911 
RTWc_limit = 24207 
CCDLc_limit = 12299 
rwq = 0 
CCDLc_limit_alone = 9616 
WTRc_limit_alone = 7942 
RTWc_limit_alone = 22493 

Commands details: 
total_CMD = 498390 
n_nop = 441191 
Read = 28631 
Write = 0 
L2_Alloc = 0 
L2_WB = 5708 
n_act = 13634 
n_pre = 13618 
n_ref = 0 
n_req = 30058 
total_req = 34339 

Dual Bus Interface Util: 
issued_total_row = 27252 
issued_total_col = 34339 
Row_Bus_Util =  0.054680 
CoL_Bus_Util = 0.068900 
Either_Row_CoL_Bus_Util = 0.114768 
Issued_on_Two_Bus_Simul_Util = 0.008812 
issued_two_Eff = 0.076785 
queue_avg = 1.718467 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.71847
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=498390 n_nop=440886 n_act=13799 n_pre=13783 n_ref_event=0 n_req=29926 n_rd=28493 n_rd_L2_A=0 n_write=0 n_wr_bk=5723 bw_util=0.06865
n_activity=301101 dram_eff=0.1136
bk0: 1804a 470169i bk1: 1808a 470343i bk2: 1856a 468926i bk3: 1856a 467920i bk4: 1913a 468676i bk5: 1909a 468582i bk6: 1848a 467526i bk7: 1828a 468760i bk8: 1669a 469146i bk9: 1668a 468434i bk10: 1716a 468800i bk11: 1692a 466840i bk12: 1734a 468917i bk13: 1730a 467049i bk14: 1744a 469294i bk15: 1718a 467498i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.538896
Row_Buffer_Locality_read = 0.547292
Row_Buffer_Locality_write = 0.371947
Bank_Level_Parallism = 2.334099
Bank_Level_Parallism_Col = 2.012954
Bank_Level_Parallism_Ready = 1.683686
write_to_read_ratio_blp_rw_average = 0.080996
GrpLevelPara = 1.457504 

BW Util details:
bwutil = 0.068653 
total_CMD = 498390 
util_bw = 34216 
Wasted_Col = 112444 
Wasted_Row = 70677 
Idle = 281053 

BW Util Bottlenecks: 
RCDc_limit = 130811 
RCDWRc_limit = 4231 
WTRc_limit = 8640 
RTWc_limit = 23813 
CCDLc_limit = 12334 
rwq = 0 
CCDLc_limit_alone = 9714 
WTRc_limit_alone = 7663 
RTWc_limit_alone = 22170 

Commands details: 
total_CMD = 498390 
n_nop = 440886 
Read = 28493 
Write = 0 
L2_Alloc = 0 
L2_WB = 5723 
n_act = 13799 
n_pre = 13783 
n_ref = 0 
n_req = 29926 
total_req = 34216 

Dual Bus Interface Util: 
issued_total_row = 27582 
issued_total_col = 34216 
Row_Bus_Util =  0.055342 
CoL_Bus_Util = 0.068653 
Either_Row_CoL_Bus_Util = 0.115380 
Issued_on_Two_Bus_Simul_Util = 0.008616 
issued_two_Eff = 0.074673 
queue_avg = 1.667004 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.667

========= L2 cache stats =========
L2_cache_bank[0]: Access = 89787, Miss = 16716, Miss_rate = 0.186, Pending_hits = 133, Reservation_fails = 502
L2_cache_bank[1]: Access = 87427, Miss = 16709, Miss_rate = 0.191, Pending_hits = 131, Reservation_fails = 2074
L2_cache_bank[2]: Access = 91077, Miss = 16750, Miss_rate = 0.184, Pending_hits = 159, Reservation_fails = 2474
L2_cache_bank[3]: Access = 87392, Miss = 16767, Miss_rate = 0.192, Pending_hits = 136, Reservation_fails = 1526
L2_cache_bank[4]: Access = 88131, Miss = 16718, Miss_rate = 0.190, Pending_hits = 112, Reservation_fails = 126
L2_cache_bank[5]: Access = 92723, Miss = 16756, Miss_rate = 0.181, Pending_hits = 135, Reservation_fails = 1682
L2_cache_bank[6]: Access = 92138, Miss = 16707, Miss_rate = 0.181, Pending_hits = 133, Reservation_fails = 2764
L2_cache_bank[7]: Access = 87532, Miss = 16729, Miss_rate = 0.191, Pending_hits = 95, Reservation_fails = 903
L2_cache_bank[8]: Access = 90186, Miss = 16749, Miss_rate = 0.186, Pending_hits = 166, Reservation_fails = 2104
L2_cache_bank[9]: Access = 87111, Miss = 16732, Miss_rate = 0.192, Pending_hits = 109, Reservation_fails = 2403
L2_cache_bank[10]: Access = 89304, Miss = 16738, Miss_rate = 0.187, Pending_hits = 119, Reservation_fails = 139
L2_cache_bank[11]: Access = 87720, Miss = 16802, Miss_rate = 0.192, Pending_hits = 164, Reservation_fails = 5275
L2_cache_bank[12]: Access = 92616, Miss = 16726, Miss_rate = 0.181, Pending_hits = 128, Reservation_fails = 1877
L2_cache_bank[13]: Access = 87816, Miss = 16694, Miss_rate = 0.190, Pending_hits = 100, Reservation_fails = 1238
L2_cache_bank[14]: Access = 98694, Miss = 16829, Miss_rate = 0.171, Pending_hits = 119, Reservation_fails = 372
L2_cache_bank[15]: Access = 85602, Miss = 16787, Miss_rate = 0.196, Pending_hits = 106, Reservation_fails = 2685
L2_cache_bank[16]: Access = 91061, Miss = 16713, Miss_rate = 0.184, Pending_hits = 160, Reservation_fails = 4632
L2_cache_bank[17]: Access = 92288, Miss = 16765, Miss_rate = 0.182, Pending_hits = 126, Reservation_fails = 1828
L2_cache_bank[18]: Access = 90342, Miss = 16815, Miss_rate = 0.186, Pending_hits = 152, Reservation_fails = 2319
L2_cache_bank[19]: Access = 97109, Miss = 16883, Miss_rate = 0.174, Pending_hits = 194, Reservation_fails = 1449
L2_cache_bank[20]: Access = 85929, Miss = 16764, Miss_rate = 0.195, Pending_hits = 145, Reservation_fails = 1946
L2_cache_bank[21]: Access = 94442, Miss = 16820, Miss_rate = 0.178, Pending_hits = 187, Reservation_fails = 7503
L2_cache_bank[22]: Access = 89392, Miss = 16754, Miss_rate = 0.187, Pending_hits = 134, Reservation_fails = 878
L2_cache_bank[23]: Access = 86771, Miss = 16709, Miss_rate = 0.193, Pending_hits = 136, Reservation_fails = 2382
L2_cache_bank[24]: Access = 89089, Miss = 16676, Miss_rate = 0.187, Pending_hits = 124, Reservation_fails = 2067
L2_cache_bank[25]: Access = 87849, Miss = 16826, Miss_rate = 0.192, Pending_hits = 213, Reservation_fails = 4956
L2_cache_bank[26]: Access = 88902, Miss = 16767, Miss_rate = 0.189, Pending_hits = 126, Reservation_fails = 2016
L2_cache_bank[27]: Access = 91908, Miss = 16803, Miss_rate = 0.183, Pending_hits = 168, Reservation_fails = 1866
L2_cache_bank[28]: Access = 88397, Miss = 16783, Miss_rate = 0.190, Pending_hits = 119, Reservation_fails = 1784
L2_cache_bank[29]: Access = 91036, Miss = 16726, Miss_rate = 0.184, Pending_hits = 123, Reservation_fails = 2131
L2_cache_bank[30]: Access = 86361, Miss = 16742, Miss_rate = 0.194, Pending_hits = 140, Reservation_fails = 2484
L2_cache_bank[31]: Access = 88740, Miss = 16827, Miss_rate = 0.190, Pending_hits = 152, Reservation_fails = 2994
L2_cache_bank[32]: Access = 87908, Miss = 16699, Miss_rate = 0.190, Pending_hits = 110, Reservation_fails = 329
L2_cache_bank[33]: Access = 90592, Miss = 16763, Miss_rate = 0.185, Pending_hits = 140, Reservation_fails = 3785
L2_cache_bank[34]: Access = 87608, Miss = 16695, Miss_rate = 0.191, Pending_hits = 117, Reservation_fails = 2641
L2_cache_bank[35]: Access = 88808, Miss = 16722, Miss_rate = 0.188, Pending_hits = 140, Reservation_fails = 2993
L2_cache_bank[36]: Access = 87755, Miss = 16734, Miss_rate = 0.191, Pending_hits = 144, Reservation_fails = 1030
L2_cache_bank[37]: Access = 87100, Miss = 16654, Miss_rate = 0.191, Pending_hits = 132, Reservation_fails = 3648
L2_cache_bank[38]: Access = 88527, Miss = 16770, Miss_rate = 0.189, Pending_hits = 126, Reservation_fails = 1457
L2_cache_bank[39]: Access = 90581, Miss = 16734, Miss_rate = 0.185, Pending_hits = 131, Reservation_fails = 2466
L2_cache_bank[40]: Access = 93508, Miss = 16766, Miss_rate = 0.179, Pending_hits = 167, Reservation_fails = 3900
L2_cache_bank[41]: Access = 89716, Miss = 16736, Miss_rate = 0.187, Pending_hits = 122, Reservation_fails = 348
L2_cache_bank[42]: Access = 87580, Miss = 16807, Miss_rate = 0.192, Pending_hits = 129, Reservation_fails = 451
L2_cache_bank[43]: Access = 89711, Miss = 16730, Miss_rate = 0.186, Pending_hits = 131, Reservation_fails = 1323
L2_cache_bank[44]: Access = 88110, Miss = 16755, Miss_rate = 0.190, Pending_hits = 117, Reservation_fails = 1875
L2_cache_bank[45]: Access = 91682, Miss = 16776, Miss_rate = 0.183, Pending_hits = 112, Reservation_fails = 2105
L2_cache_bank[46]: Access = 88028, Miss = 16756, Miss_rate = 0.190, Pending_hits = 119, Reservation_fails = 551
L2_cache_bank[47]: Access = 87450, Miss = 16701, Miss_rate = 0.191, Pending_hits = 122, Reservation_fails = 2750
L2_total_cache_accesses = 4299536
L2_total_cache_misses = 804080
L2_total_cache_miss_rate = 0.1870
L2_total_cache_pending_hits = 6503
L2_total_cache_reservation_fails = 103031
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 3380052
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 6409
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 199823
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 102125
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 485908
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 152
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 127
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 105993
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 29577
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 88734
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2756
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 88
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 779
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 27
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4072192
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 224304
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2880
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 102125
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 127
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 779
L2_cache_data_port_util = 0.103
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=4299536
icnt_total_pkts_simt_to_mem=4297296
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.9299
	minimum = 5
	maximum = 93
Network latency average = 5.73605
	minimum = 5
	maximum = 81
Slowest packet = 8391189
Flit latency average = 5.73605
	minimum = 5
	maximum = 81
Slowest flit = 8391982
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.291604
	minimum = 0.266331 (at node 50)
	maximum = 0.329482 (at node 0)
Accepted packet rate average = 0.291604
	minimum = 0.266331 (at node 50)
	maximum = 0.329482 (at node 0)
Injected flit rate average = 0.291604
	minimum = 0.266331 (at node 50)
	maximum = 0.329482 (at node 0)
Accepted flit rate average= 0.291604
	minimum = 0.266331 (at node 50)
	maximum = 0.329482 (at node 0)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.59658 (5 samples)
	minimum = 5 (5 samples)
	maximum = 342 (5 samples)
Network latency average = 5.4361 (5 samples)
	minimum = 5 (5 samples)
	maximum = 338.6 (5 samples)
Flit latency average = 5.4361 (5 samples)
	minimum = 5 (5 samples)
	maximum = 338.6 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.213858 (5 samples)
	minimum = 0.192791 (5 samples)
	maximum = 0.249874 (5 samples)
Accepted packet rate average = 0.213858 (5 samples)
	minimum = 0.192791 (5 samples)
	maximum = 0.250414 (5 samples)
Injected flit rate average = 0.213858 (5 samples)
	minimum = 0.192791 (5 samples)
	maximum = 0.249874 (5 samples)
Accepted flit rate average = 0.213858 (5 samples)
	minimum = 0.192791 (5 samples)
	maximum = 0.250414 (5 samples)
Injected packet size average = 1 (5 samples)
Accepted packet size average = 1 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 8 hrs, 26 min, 26 sec (30386 sec)
gpgpu_simulation_rate = 2275 (inst/sec)
gpgpu_simulation_rate = 23 (cycle/sec)
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc40b347c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc40b347c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc40b347b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc40b347b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc40b347a8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc40b347a4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc40b347e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x4019f0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z9pagerank1PiS_S_PfS0_ii 
GPGPU-Sim PTX: pushing kernel '_Z9pagerank1PiS_S_PfS0_ii' to stream 0, gridDim= (1169,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 54 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache in Volta Archi to 128KB
GPGPU-Sim uArch: Shader 57 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 59 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 60 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 63 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 65 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 67 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 68 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 71 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 73 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 75 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 76 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 79 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 28 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 31 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 33 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 35 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 37 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 38 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 41 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 42 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 44 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 46 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 48 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 50 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 53 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 55 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 56 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 58 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 61 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 62 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 64 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 66 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 69 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 70 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 72 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 74 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 77 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 78 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 29 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 30 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 32 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 34 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 36 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 39 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 40 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 43 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 45 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 47 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 49 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 51 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 52 bind to kernel 6 '_Z9pagerank1PiS_S_PfS0_ii'
Destroy streams for kernel 6: size 0
kernel_name = _Z9pagerank1PiS_S_PfS0_ii 
kernel_launch_uid = 6 
gpu_sim_cycle = 340794
gpu_sim_insn = 24252248
gpu_ipc =      71.1640
gpu_tot_sim_cycle = 1044406
gpu_tot_sim_insn = 93398277
gpu_tot_ipc =      89.4272
gpu_tot_issued_cta = 7014
gpu_occupancy = 77.0878% 
gpu_tot_occupancy = 77.2896% 
max_total_param_size = 0
gpu_stall_dramfull = 184061
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       5.8649
partiton_level_parallism_total  =       6.0283
partiton_level_parallism_util =       7.5089
partiton_level_parallism_util_total  =       7.6659
L2_BW  =     225.2130 GB/Sec
L2_BW_total  =     231.5703 GB/Sec
gpu_total_sim_rate=2136

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 3882708
	L1I_total_cache_misses = 21002
	L1I_total_cache_miss_rate = 0.0054
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 126770
L1D_cache:
	L1D_cache_core[0]: Access = 188050, Miss = 30656, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 188222, Miss = 30678, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 190038, Miss = 30881, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 200254, Miss = 31241, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 197134, Miss = 30927, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 190250, Miss = 30057, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 186982, Miss = 29416, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 189840, Miss = 30181, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 186020, Miss = 29671, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 188059, Miss = 30458, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 188196, Miss = 30449, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 190000, Miss = 30897, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 192008, Miss = 31641, Miss_rate = 0.165, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 191923, Miss = 31260, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 188590, Miss = 30534, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 189203, Miss = 30674, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 190983, Miss = 31237, Miss_rate = 0.164, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 187585, Miss = 30804, Miss_rate = 0.164, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 186739, Miss = 30209, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 192060, Miss = 31033, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 188473, Miss = 30568, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 192027, Miss = 31225, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 191717, Miss = 30991, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 186377, Miss = 30086, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 189760, Miss = 30739, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 190125, Miss = 30712, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 187470, Miss = 30627, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 194011, Miss = 30717, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 189710, Miss = 29814, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 186977, Miss = 29439, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 200141, Miss = 30612, Miss_rate = 0.153, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 186203, Miss = 29562, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 188368, Miss = 30090, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 190936, Miss = 30798, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 187358, Miss = 29159, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 198470, Miss = 30319, Miss_rate = 0.153, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 190449, Miss = 29714, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 190192, Miss = 30319, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 196874, Miss = 30503, Miss_rate = 0.155, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 197391, Miss = 30702, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 7625165
	L1D_total_cache_misses = 1219600
	L1D_total_cache_miss_rate = 0.1599
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.025
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 252504
	L1C_total_cache_misses = 5120
	L1C_total_cache_miss_rate = 0.0203
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 45712
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0
tlb_cache:
	TLB_total_cache_accesses = 0
	TLB_total_cache_misses = 0
	TLB_total_cache_pending_hits = 0
	TLB_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6330797
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 547735
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 522329
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 247384
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 5120
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 45712
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 74768
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 149536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3861706
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 21002
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 126770
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7400861
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 252504
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 224304
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 3882708

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 45712
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 126770
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2036, 1924, 2260, 1810, 1868, 2118, 1728, 2372, 1756, 1560, 1614, 1922, 2174, 2062, 2342, 1614, 1647, 1789, 1677, 1649, 1901, 1649, 2069, 2265, 1593, 1479, 1817, 1257, 1369, 1313, 2319, 1705, 1237, 1188, 1216, 1442, 1302, 1386, 1461, 1188, 878, 1037, 1177, 1048, 1121, 1328, 1326, 1207, 940, 1192, 940, 1080, 1108, 1052, 1108, 1136, 817, 789, 705, 817, 845, 761, 1099, 733, 
gpgpu_n_tot_thrd_icount = 238120128
gpgpu_n_tot_w_icount = 7441254
gpgpu_n_stall_shd_mem = 239245798
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6070922
gpgpu_n_mem_write_global = 224304
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 19990701
gpgpu_n_store_insn = 1794402
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8080128
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 45712
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:227757368	W0_Idle:8688939	W0_Scoreboard:12683083	W1:1510152	W2:696402	W3:438306	W4:321570	W5:257229	W6:213975	W7:194145	W8:167484	W9:142665	W10:130986	W11:116880	W12:110115	W13:101688	W14:99525	W15:101775	W16:101328	W17:99114	W18:95322	W19:98199	W20:88503	W21:85881	W22:82251	W23:82752	W24:77241	W25:77301	W26:71256	W27:71280	W28:54285	W29:47415	W30:36912	W31:19512	W32:1649805
single_issue_nums: WS0:1852503	WS1:1862439	WS2:1854237	WS3:1872075	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8312008 {8:1039001,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 8972160 {40:224304,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 201276840 {40:5031921,}
traffic_breakdown_coretomem[INST_ACC_R] = 5760 {8:720,}
traffic_breakdown_memtocore[CONST_ACC_R] = 6400 {40:160,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41560040 {40:1039001,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1794432 {8:224304,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 201276840 {40:5031921,}
traffic_breakdown_memtocore[INST_ACC_R] = 115200 {40:2880,}
maxmflatency = 3491 
max_icnt2mem_latency = 2169 
maxmrqlatency = 1607 
max_icnt2sh_latency = 110 
averagemflatency = 179 
avg_icnt2mem_latency = 12 
avg_mrq_latency = 40 
avg_icnt2sh_latency = 7 
mrq_lat_table:411608 	235115 	16335 	22664 	146111 	98418 	50951 	47081 	41199 	9432 	284 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5215544 	958891 	73053 	44149 	3749 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3444207 	2591349 	194196 	15121 	8854 	13281 	13784 	12109 	3068 	57 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	5735638 	534702 	19972 	4507 	567 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2018 	45 	14 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        40        61        18        32        21        21        33        29 
dram[1]:        64        64        64        64        64        64        64        60        64        56        33        21        24        20        32        47 
dram[2]:        64        64        64        64        64        64        61        48        25        56        22        23        40        32        35        39 
dram[3]:        64        64        64        64        64        64        60        60        52        36        20        23        24        23        35        23 
dram[4]:        64        64        64        64        64        64        64        60        55        24        15        22        34        27        39        30 
dram[5]:        64        64        64        64        64        64        64        60        49        40        24        30        25        20        29        25 
dram[6]:        64        64        64        64        64        64        56        50        30        25        19        19        40        28        24        31 
dram[7]:        64        64        64        64        64        64        56        64        37        32        29        18        23        24        24        26 
dram[8]:        64        64        64        64        64        64        64        61        48        30        16        26        32        33        22        34 
dram[9]:        64        64        64        64        64        64        64        64        52        48        33        33        23        28        16        32 
dram[10]:        64        64        64        64        64        64        61        46        56        47        28        32        48        47        27        31 
dram[11]:        64        64        64        64        64        64        64        56        48        28        20        23        24        20        23        20 
dram[12]:        64        64        64        64        64        64        63        58        38        39        24        20        19        19        34        30 
dram[13]:        64        64        64        64        64        64        64        64        52        36        32        30        21        25        49        30 
dram[14]:        64        64        64        64        64        64        61        61        28        37        23        19        40        36        24        25 
dram[15]:        64        64        64        64        64        64        64        52        40        32        24        22        20        33        37        31 
dram[16]:        64        64        64        64        64        64        64        64        40        53        20        20        23        24        42        27 
dram[17]:        64        64        64        64        64        64        64        61        56        51        28        40        28        22        34        20 
dram[18]:        64        64        64        64        64        64        61        53        38        33        34        20        36        28        24        47 
dram[19]:        64        64        64        64        64        64        60        60        40        36        22        22        19        22        38        21 
dram[20]:        64        64        64        64        64        64        64        60        36        44        18        26        46        20        27        28 
dram[21]:        64        64        64        64        64        64        64        64        36        60        30        23        28        23        34        56 
dram[22]:        64        64        64        64        64        64        53        50        44        32        21        35        43        40        30        25 
dram[23]:        64        64        64        64        64        64        64        58        40        26        32        20        30        18        38        38 
maximum service time to same row:
dram[0]:     17105      9960     11846      7774     11859     26204      6729     13277      9144      8394     10004     10338     25632     16296     11665     62528 
dram[1]:     11459     14435     10011      7998     10361      6710      6547      7557     13014     12175     15881     10619      6012      5527     13966     16349 
dram[2]:     14431     14818     22104      7098     19639     25302      8658     10123      8201      7949      7466     18190      8427     15828     13385     11937 
dram[3]:      9607     17941      5107     12571      8892      6450      9180     10012      8461     11807      6583      7618      7795     10654      9784     12100 
dram[4]:     10964     16586      7819      9111     14276     13010      6028     10008     10064     15108      6136     16365      8231     12239     15346     19841 
dram[5]:     11736     12538     10197      8302      9053      5879     10739      9712      8684     11208     10740     12870      6729     13006     11681     11777 
dram[6]:      6427     15887      6668      9917     12011     12459      5692      4058     11329      8641      7900      5353     15272     31173     14511     13002 
dram[7]:     16421     14855     11337      7235      9796     20774     10900      9106     42610     10774      7168      7412      6922      5221     13821      8770 
dram[8]:     12006     36698      7391      4774     15857     23138     15058     14020      9189     25856      9065      8503     23060      8819     11317     11955 
dram[9]:     17641     14340      4935     13748      9180      9418      5715      8009     12033     11496      9703      6604      7584      8970      7207     12953 
dram[10]:     12029     91102      7441     28526      8681      7541      5930      9354     11731     11156     10334      7809      8228     13351      9199     13418 
dram[11]:      7776     86942     10573      9365      9624      8978      5888     10921      6974      7307      7981      5631     46119      8304     14694      9909 
dram[12]:     13747     15419      7910     13892     18582      9368      9398      7069     13130     10187     11400      7351      6875     11523     13904     10346 
dram[13]:     10052     19037      7558      5701      7217      5450      7872     10646      8455     17984      7075      6805      6926     13131     14073     12521 
dram[14]:     14407     16582      8560     12240      8653      8332      8927     10247     11879     10366      7066      5354     10171     10366     12325     13813 
dram[15]:     16565     14262      5997      6497      7196     10303      8778     11756      9162      4633      5933      9598      9708     19700     13087      8376 
dram[16]:     41296      9960      7230      8102     13061      6458      9508      6965      7564      8864     11187      9650     21775      9848     11066     19570 
dram[17]:     18799     11829     13184      5731     12339      9500      7964      9376      5826     10548     13037     10320     11177      7504     31336      8269 
dram[18]:     53957     35078      6913     14545      9103      7247      7994      7335     11179     13390     15406      9060      9305     24241      8618     37148 
dram[19]:     11993     15965     25087      7467     18257     12589     11089      9391     12120     21985     15482     14317      6677      7730     17833      9259 
dram[20]:     34241      9154      6391      7108      6411     10018      8813      9274     48290     11208      8467      5019     16880     10138     12580      5414 
dram[21]:     12493     11766     29753     25439     10152      9000      9209      7866     10211     11655     12594      9168      4596      6703     13131     17909 
dram[22]:     30491      9969      8960      9240     10385     13302      8833      8933     10408      6942     12353     15114     31195     10377     10329      9930 
dram[23]:     10542     19987      6958     10869      9028      8918      7769      9440      8421     10085     10730      7919      8331      5048     29352     14465 
average row accesses per activate:
dram[0]:  2.308326  2.291191  2.241406  2.419056  2.387019  2.473552  2.323344  2.305271  2.120415  1.965211  2.015801  2.091892  2.153427  2.007294  2.169872  2.236542 
dram[1]:  2.330025  2.252358  2.228794  2.284118  2.358713  2.430195  2.259344  2.246923  2.235690  2.071651  1.988086  2.063407  2.203443  1.981066  2.191129  2.250623 
dram[2]:  2.194876  2.275178  2.183346  2.237184  2.265804  2.398714  2.200298  2.157153  2.025038  1.950437  1.966177  2.069892  2.163833  1.949545  2.090909  2.199025 
dram[3]:  2.271417  2.211279  2.121258  2.220169  2.330751  2.347518  2.127721  2.236280  2.145161  2.101587  2.000000  2.067991  2.117468  1.964235  2.052990  2.203554 
dram[4]:  2.212898  2.283740  2.366942  2.289832  2.524618  2.402419  2.218633  2.214232  2.171149  2.104430  1.976436  2.061538  2.272142  1.967213  2.159019  2.208266 
dram[5]:  2.291667  2.311258  2.206580  2.232540  2.308937  2.492911  2.320287  2.254615  2.066926  2.116707  2.085008  2.167457  2.090170  2.168332  2.122066  2.116225 
dram[6]:  2.269414  2.328619  2.270866  2.340391  2.316770  2.379777  2.163569  2.042807  2.030211  2.141809  1.956427  2.111286  2.186573  2.066813  2.174960  2.033708 
dram[7]:  2.236576  2.250996  2.151026  2.173163  2.251305  2.372425  2.287059  2.225610  2.197044  2.198020  2.071540  2.067991  2.230400  2.158183  2.169464  2.338528 
dram[8]:  2.373847  2.295269  2.252955  2.342062  2.404666  2.323713  2.463087  2.112237  2.099921  2.195242  1.985141  2.036697  2.229233  2.013649  2.138999  2.266109 
dram[9]:  2.168462  2.272293  2.183934  2.428452  2.340392  2.364929  2.226789  2.109274  2.156831  2.148387  2.053869  2.195477  2.110195  2.157613  2.221405  2.169304 
dram[10]:  2.226312  2.517889  2.159759  2.347301  2.349645  2.374803  2.063121  2.204683  2.097331  1.981454  1.989622  2.168396  2.262019  2.203271  2.079571  2.201939 
dram[11]:  2.285134  2.220219  2.158766  2.375828  2.278875  2.264036  2.098925  2.303797  2.143897  2.006061  1.974227  1.910064  1.980700  1.886598  2.167727  2.114331 
dram[12]:  2.398625  2.370000  2.238208  2.298190  2.420065  2.324240  2.181955  2.294072  1.908895  2.146870  2.058824  1.962373  2.159375  2.239808  2.177134  2.166002 
dram[13]:  2.290865  2.298061  2.243902  2.256788  2.349131  2.278539  2.323718  2.270543  2.188679  2.276560  2.027129  2.160856  2.031792  2.106399  2.195793  2.095201 
dram[14]:  2.445211  2.139924  2.171450  2.237025  2.429960  2.342969  2.353420  2.341091  1.946832  1.974016  1.895292  2.031414  2.278939  2.057749  2.032234  2.073643 
dram[15]:  2.295935  2.265079  2.338388  2.367779  2.409127  2.468468  2.384490  2.199547  1.992504  1.908441  2.116352  1.994083  2.007252  2.141654  2.221771  2.023169 
dram[16]:  2.403390  2.151908  2.338816  2.379538  2.370223  2.211581  2.384176  2.322400  2.048202  2.027293  2.037178  2.014200  2.074739  2.085457  2.258118  2.183293 
dram[17]:  2.291935  2.179604  2.250587  2.309984  2.423172  2.303448  2.263813  2.312701  1.985863  2.033384  2.090272  2.060351  2.076580  2.209906  2.158856  2.075194 
dram[18]:  2.165131  2.201734  2.330900  2.303371  2.250187  2.334373  2.363857  2.098837  2.009789  2.132743  2.017937  2.040816  2.023105  2.142422  2.004428  2.066667 
dram[19]:  2.245404  2.259824  2.403814  2.442774  2.355625  2.303982  2.410362  2.269716  2.114400  2.046048  2.154828  2.071429  1.926542  2.110350  2.132445  2.071152 
dram[20]:  2.247040  2.301872  2.388843  2.269384  2.391720  2.350313  2.436303  2.057487  2.199180  2.086005  2.107874  1.978645  2.223548  2.126718  2.287637  2.120158 
dram[21]:  2.210071  2.300081  2.431472  2.225756  2.438312  2.386021  2.377724  2.201220  2.033768  2.168957  2.035661  2.002242  2.157088  2.296989  2.170635  2.150242 
dram[22]:  2.246069  2.173313  2.296000  2.388294  2.495826  2.298542  2.285714  2.283242  2.002990  2.018209  2.125295  2.017804  2.202978  2.262610  2.081351  2.040091 
dram[23]:  2.252209  2.227848  2.281569  2.214668  2.357647  2.298851  2.168639  2.327974  2.051898  2.073725  2.105754  1.939130  2.149569  1.955777  2.221138  1.992593 
average row locality = 1079198/492774 = 2.190047
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2703      2708      2756      2756      2844      2817      2784      2768      2515      2511      2535      2565      2621      2609      2589      2616 
dram[1]:      2716      2752      2752      2751      2865      2856      2800      2762      2512      2516      2528      2557      2672      2681      2596      2592 
dram[2]:      2724      2756      2749      2800      2841      2848      2794      2751      2525      2532      2530      2552      2656      2641      2594      2588 
dram[3]:      2732      2688      2728      2768      2868      2844      2773      2772      2516      2504      2516      2564      2632      2602      2592      2605 
dram[4]:      2740      2708      2752      2750      2840      2844      2790      2763      2520      2516      2540      2536      2678      2616      2605      2603 
dram[5]:      2705      2695      2768      2788      2859      2852      2752      2769      2512      2504      2553      2600      2684      2677      2592      2592 
dram[6]:      2752      2700      2768      2760      2848      2852      2756      2752      2544      2489      2550      2532      2659      2669      2591      2595 
dram[7]:      2760      2721      2808      2780      2876      2856      2760      2760      2532      2520      2520      2563      2644      2612      2594      2581 
dram[8]:      2727      2712      2748      2751      2852      2844      2775      2756      2525      2532      2528      2519      2650      2659      2576      2588 
dram[9]:      2716      2744      2788      2796      2848      2856      2771      2772      2524      2520      2564      2574      2671      2677      2596      2616 
dram[10]:      2736      2713      2753      2792      2843      2874      2756      2758      2528      2525      2540      2573      2679      2684      2597      2602 
dram[11]:      2710      2728      2756      2757      2860      2848      2772      2755      2508      2504      2537      2532      2627      2601      2604      2580 
dram[12]:      2695      2736      2738      2797      2835      2847      2749      2778      2517      2530      2551      2568      2620      2659      2585      2594 
dram[13]:      2748      2737      2743      2788      2840      2856      2748      2769      2524      2556      2546      2583      2668      2687      2593      2588 
dram[14]:      2728      2712      2761      2772      2862      2860      2740      2757      2529      2515      2553      2572      2691      2671      2591      2563 
dram[15]:      2720      2744      2805      2789      2868      2872      2765      2752      2516      2524      2548      2552      2623      2653      2611      2588 
dram[16]:      2730      2716      2736      2768      2843      2844      2768      2747      2533      2530      2541      2551      2632      2638      2592      2576 
dram[17]:      2735      2752      2760      2756      2820      2865      2754      2721      2523      2536      2544      2553      2649      2667      2598      2564 
dram[18]:      2716      2696      2760      2757      2864      2857      2761      2728      2525      2508      2556      2556      2658      2669      2596      2580 
dram[19]:      2708      2716      2780      2800      2856      2868      2769      2720      2499      2522      2556      2524      2636      2629      2600      2564 
dram[20]:      2739      2724      2756      2732      2864      2860      2764      2737      2539      2524      2533      2543      2651      2642      2599      2568 
dram[21]:      2708      2748      2760      2756      2864      2864      2784      2728      2506      2540      2596      2536      2672      2679      2611      2552 
dram[22]:      2747      2728      2757      2779      2853      2857      2756      2741      2536      2517      2553      2576      2667      2682      2592      2580 
dram[23]:      2704      2713      2788      2780      2865      2861      2772      2736      2505      2500      2564      2532      2603      2600      2608      2575 
total dram reads = 1027966
bank skew: 2876/2489 = 1.16
chip skew: 43033/42679 = 1.01
number of total write accesses:
dram[0]:        97       101       113       113       135       129       162       162       144       144       144       144       144       143       119       126 
dram[1]:       101       113       112       111       140       138       162       159       144       144       142       144       144       144       121       120 
dram[2]:       103       113       109       124       134       136       161       159       144       144       144       143       144       141       120       119 
dram[3]:       105        96       106       116       141       135       159       162       144       144       144       143       144       144       120       123 
dram[4]:       108       101       112       110       134       135       163       162       144       144       144       144       144       144       124       122 
dram[5]:       100        97       116       121       138       137       153       162       144       144       145       144       144       144       120       121 
dram[6]:       112        99       116       114       136       137       154       159       144       139       144       143       142       146       119       120 
dram[7]:       114       104       126       119       143       138       156       160       144       144       144       144       144       144       120       120 
dram[8]:       105       102       111       111       137       135       161       161       144       144       144       145       141       144       117       120 
dram[9]:       103       110       121       123       136       138       155       162       144       144       143       144       144       143       123       126 
dram[10]:       107       102       113       121       134       142       153       161       144       146       144       144       144       145       121       124 
dram[11]:       103       105       113       113       139       136       156       157       144       144       144       144       144       144       123       120 
dram[12]:        97       108       109       124       132       135       153       163       144       145       144       144       144       143       119       120 
dram[13]:       111       108       109       121       134       138       152       160       144       144       144       144       144       144       121       119 
dram[14]:       106       102       114       116       139       139       150       160       144       144       144       144       144       144       120       112 
dram[15]:       104       110       125       121       141       142       156       158       142       144       144       144       145       144       124       119 
dram[16]:       106       103       108       116       134       135       155       156       144       144       144       144       144       144       120       116 
dram[17]:       107       112       114       113       129       141       155       156       146       144       142       144       144       144       120       113 
dram[18]:       103        98       114       113       140       138       156       160       144       143       144       144       144       144       120       117 
dram[19]:       101       102       119       124       138       141       162       158       144       144       144       144       144       144       121       114 
dram[20]:       108       105       113       107       140       139       162       162       144       144       144       144       144       144       121       114 
dram[21]:       101       111       114       113       140       140       162       160       144       143       144       143       143       144       124       110 
dram[22]:       110       106       113       118       137       138       156       161       144       143       144       144       144       144       120       117 
dram[23]:       100       103       121       119       141       139       160       160       144       144       144       144       142       142       124       115 
total dram writes = 51232
bank skew: 163/96 = 1.70
chip skew: 2164/2113 = 1.02
average mf latency per bank:
dram[0]:       1405      1471      1160      1257      1073      1078       899       926       853       761       764       743       717       737      1269      1204
dram[1]:       1729      1526      1364      1214      1053       985       892       914       899       787       808       761       767       702      1332      1275
dram[2]:       1367      1513      1151      1200       935      1124       906       906       853       843       744       779       669       692      1166      1163
dram[3]:       1522      1491      1349      1142      1015      1040       821       889       773       770       701       722       692       709      1469      1132
dram[4]:       1481      1471      1345      1342      1026      1054       960       879       818       825       808       811       752       716      1445      1353
dram[5]:       1685      1494      1183      1275       931      1069       928       910       742       768       731       751       675       710      1112      1351
dram[6]:       1403      1582      1326      1200      1095      1036       841       838       871       793       692       727       678       682      1384      1199
dram[7]:       1461      1570      1286      1305      1022       994      1021       853       796       783       711       732       659       693      1778      1232
dram[8]:       1681      1596      1215      1186      1071      1031       887       938       844       875       795       735       742       696      1496      1334
dram[9]:       1678      1519      1218      1421      1083      1031       908       997       872       831       793       818       730       726      1332      1731
dram[10]:       1254      1798      1145      1512      1157      1074       875       938       780       899       716       820       665       775      1134      1798
dram[11]:       1458      1517      1220      1234      1028      1049       881       861       792       792       778       721       678       646      1209      1283
dram[12]:       1389      1746      1253      1284      1064      1091       879       970       790       892       730       855       726       815      1473      1603
dram[13]:       1498      1589      1274      1161      1067      1148       878       887       782       756       771       761       684       733      1311      1534
dram[14]:       1468      1472      1100      1241       998       998       839       884       801       859       728       802       687       709      1391      1567
dram[15]:       1439      1434      1224      1354       976      1031       923       882       842       829       750       770       721       699      1367      1293
dram[16]:       1500      1508      1178      1319       977      1073       889       884       832       861       747       745       685       738      1282      1703
dram[17]:       1468      1448      1211      1137      1033      1085       891       884       792       834       731       738       684       680      1266      1326
dram[18]:       1424      1542      1208      1159      1032      1061       881       801       787       845       719       731       651       711      1150      1293
dram[19]:       1421      1638      1171      1221      1023      1096       963       871       862       828       736       783       670       690      1227      1342
dram[20]:       1840      1600      1318      1274      1152      1008       979       875       855       835       870       752       791       697      1635      1234
dram[21]:       1359      1537      1171      1317      1125      1098       906       928       818       843       743       795       685       802      1357      1593
dram[22]:       1478      1584      1237      1455      1011       993       914       849       814       758       752       739       689       687      1276      1327
dram[23]:       1351      1509      1242      1267      1143      1016       868       892       777       828       715       724       662       666      1174      1262
maximum mf latency per bank:
dram[0]:       1476      1817      1557      1714      1850      1828      2094      1787      1683      1718      1532      1692      1594      1982      1677      2134
dram[1]:       2036      1793      2401      2097      2184      1967      2491      2304      2231      2199      2062      1986      2552      1802      2153      1890
dram[2]:       1404      1432      1635      1623      1631      1697      1400      1511      1260      1300      1646      1481      2012      1731      1585      2024
dram[3]:       1705      1653      1709      1599      1707      1573      1726      1775      1775      1760      2261      1755      1895      1936      1911      1872
dram[4]:       2158      1936      2283      2046      2223      2338      2320      2738      2177      2094      2188      2095      2538      2346      2664      2069
dram[5]:       1352      2470      1462      2147      1550      2209      1468      2265      1246      2217      1543      2211      1545      2366      1442      2352
dram[6]:       1588      1733      1547      1853      1543      2598      1644      1903      1536      1851      1602      1784      1985      2043      2105      1900
dram[7]:       1469      2342      1408      2320      1938      2797      1289      2451      1593      2479      1450      2652      1683      2489      1723      2767
dram[8]:       2078      1689      2132      1743      2523      1893      2629      1944      2003      1701      2239      2107      2320      1783      2366      1791
dram[9]:       2275      2199      2149      2085      2657      2183      2386      2474      2270      2141      2386      2502      2163      2289      2424      2515
dram[10]:       1093      2564      1026      2580      1371      2817      1539      2845      1019      2641      1326      2806      1503      2731      1394      2768
dram[11]:       1667      1990      1493      1967      1661      2510      1788      2205      1410      2392      1981      2377      1744      2269      1981      2132
dram[12]:       1846      3073      1504      2997      1893      2962      1647      3491      1573      2930      1676      3219      1626      3267      1824      3363
dram[13]:       1855      1982      1711      2134      1838      1945      1767      2187      1666      1897      1777      2396      2036      2162      1735      2288
dram[14]:       1528      1921      1807      1966      1599      2157      1619      2130      1580      2116      1876      2155      1543      2452      1915      1940
dram[15]:       2124      2600      2336      2504      2229      2376      2112      2660      2072      2181      2161      2672      2304      2562      2601      2582
dram[16]:       1680      2257      1921      2229      1958      2430      1707      2542      1607      2155      2300      2477      1679      2625      1931      2143
dram[17]:       2075      1553      2258      1784      1924      1826      2110      1774      1938      1455      1913      1526      2311      1762      2068      1746
dram[18]:       1481      2142      1409      1875      1568      1941      2029      2477      1804      1916      1797      1951      1537      1904      1713      2016
dram[19]:       1705      2064      1809      2162      1878      2081      1860      2107      1715      2455      1701      2031      1824      2317      2007      2153
dram[20]:       2644      1611      2620      1529      2841      1792      2691      1931      2648      1652      2904      1700      2899      1807      2844      1722
dram[21]:       1980      2243      1740      2133      2089      2233      1986      2804      1670      2287      1790      2255      1855      2680      1769      2356
dram[22]:       1804      2076      1840      2091      1878      1805      2046      1780      1984      2065      1774      2126      2224      2553      1949      1986
dram[23]:       1592      2097      1675      2093      2025      1981      1881      2147      1696      2233      2034      2114      2096      2117      1865      2090

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=739786 n_nop=654427 n_act=20242 n_pre=20226 n_ref_event=0 n_req=44817 n_rd=42697 n_rd_L2_A=0 n_write=0 n_wr_bk=8474 bw_util=0.06917
n_activity=452066 dram_eff=0.1132
bk0: 2703a 698911i bk1: 2708a 698951i bk2: 2756a 696372i bk3: 2756a 698191i bk4: 2844a 696777i bk5: 2817a 697457i bk6: 2784a 694989i bk7: 2768a 695605i bk8: 2515a 695892i bk9: 2511a 694001i bk10: 2535a 695741i bk11: 2565a 695589i bk12: 2621a 694075i bk13: 2609a 692688i bk14: 2589a 697668i bk15: 2616a 696571i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.548363
Row_Buffer_Locality_read = 0.557065
Row_Buffer_Locality_write = 0.373113
Bank_Level_Parallism = 2.284608
Bank_Level_Parallism_Col = 1.994471
Bank_Level_Parallism_Ready = 1.672139
write_to_read_ratio_blp_rw_average = 0.078653
GrpLevelPara = 1.449253 

BW Util details:
bwutil = 0.069170 
total_CMD = 739786 
util_bw = 51171 
Wasted_Col = 166770 
Wasted_Row = 106804 
Idle = 415041 

BW Util Bottlenecks: 
RCDc_limit = 191964 
RCDWRc_limit = 6335 
WTRc_limit = 13272 
RTWc_limit = 33324 
CCDLc_limit = 18408 
rwq = 0 
CCDLc_limit_alone = 14458 
WTRc_limit_alone = 11767 
RTWc_limit_alone = 30879 

Commands details: 
total_CMD = 739786 
n_nop = 654427 
Read = 42697 
Write = 0 
L2_Alloc = 0 
L2_WB = 8474 
n_act = 20242 
n_pre = 20226 
n_ref = 0 
n_req = 44817 
total_req = 51171 

Dual Bus Interface Util: 
issued_total_row = 40468 
issued_total_col = 51171 
Row_Bus_Util =  0.054702 
CoL_Bus_Util = 0.069170 
Either_Row_CoL_Bus_Util = 0.115383 
Issued_on_Two_Bus_Simul_Util = 0.008489 
issued_two_Eff = 0.073572 
queue_avg = 1.659384 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.65938
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=739786 n_nop=653794 n_act=20409 n_pre=20393 n_ref_event=0 n_req=45047 n_rd=42908 n_rd_L2_A=0 n_write=0 n_wr_bk=8556 bw_util=0.06957
n_activity=452260 dram_eff=0.1138
bk0: 2716a 699351i bk1: 2752a 696338i bk2: 2752a 695800i bk3: 2751a 697092i bk4: 2865a 695217i bk5: 2856a 695834i bk6: 2800a 693566i bk7: 2762a 693181i bk8: 2512a 697506i bk9: 2516a 695764i bk10: 2528a 694055i bk11: 2557a 695038i bk12: 2672a 695640i bk13: 2681a 691738i bk14: 2596a 697716i bk15: 2592a 698410i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.546940
Row_Buffer_Locality_read = 0.553859
Row_Buffer_Locality_write = 0.408135
Bank_Level_Parallism = 2.302120
Bank_Level_Parallism_Col = 2.004198
Bank_Level_Parallism_Ready = 1.703327
write_to_read_ratio_blp_rw_average = 0.077026
GrpLevelPara = 1.452703 

BW Util details:
bwutil = 0.069566 
total_CMD = 739786 
util_bw = 51464 
Wasted_Col = 168062 
Wasted_Row = 105990 
Idle = 414270 

BW Util Bottlenecks: 
RCDc_limit = 194939 
RCDWRc_limit = 5843 
WTRc_limit = 12829 
RTWc_limit = 33510 
CCDLc_limit = 18423 
rwq = 0 
CCDLc_limit_alone = 14687 
WTRc_limit_alone = 11392 
RTWc_limit_alone = 31211 

Commands details: 
total_CMD = 739786 
n_nop = 653794 
Read = 42908 
Write = 0 
L2_Alloc = 0 
L2_WB = 8556 
n_act = 20409 
n_pre = 20393 
n_ref = 0 
n_req = 45047 
total_req = 51464 

Dual Bus Interface Util: 
issued_total_row = 40802 
issued_total_col = 51464 
Row_Bus_Util =  0.055154 
CoL_Bus_Util = 0.069566 
Either_Row_CoL_Bus_Util = 0.116239 
Issued_on_Two_Bus_Simul_Util = 0.008481 
issued_two_Eff = 0.072960 
queue_avg = 1.702217 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.70222
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=739786 n_nop=652614 n_act=21016 n_pre=21000 n_ref_event=0 n_req=45019 n_rd=42881 n_rd_L2_A=0 n_write=0 n_wr_bk=8550 bw_util=0.06952
n_activity=456264 dram_eff=0.1127
bk0: 2724a 697134i bk1: 2756a 697378i bk2: 2749a 696329i bk3: 2800a 693802i bk4: 2841a 695184i bk5: 2848a 696671i bk6: 2794a 694924i bk7: 2751a 694367i bk8: 2525a 694668i bk9: 2532a 694787i bk10: 2530a 695021i bk11: 2552a 696227i bk12: 2656a 695451i bk13: 2641a 693148i bk14: 2594a 697526i bk15: 2588a 698323i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.533175
Row_Buffer_Locality_read = 0.542874
Row_Buffer_Locality_write = 0.338634
Bank_Level_Parallism = 2.267621
Bank_Level_Parallism_Col = 1.933643
Bank_Level_Parallism_Ready = 1.594427
write_to_read_ratio_blp_rw_average = 0.080310
GrpLevelPara = 1.447884 

BW Util details:
bwutil = 0.069521 
total_CMD = 739786 
util_bw = 51431 
Wasted_Col = 172183 
Wasted_Row = 107418 
Idle = 408754 

BW Util Bottlenecks: 
RCDc_limit = 200252 
RCDWRc_limit = 6809 
WTRc_limit = 12715 
RTWc_limit = 34311 
CCDLc_limit = 18749 
rwq = 0 
CCDLc_limit_alone = 14963 
WTRc_limit_alone = 11312 
RTWc_limit_alone = 31928 

Commands details: 
total_CMD = 739786 
n_nop = 652614 
Read = 42881 
Write = 0 
L2_Alloc = 0 
L2_WB = 8550 
n_act = 21016 
n_pre = 21000 
n_ref = 0 
n_req = 45019 
total_req = 51431 

Dual Bus Interface Util: 
issued_total_row = 42016 
issued_total_col = 51431 
Row_Bus_Util =  0.056795 
CoL_Bus_Util = 0.069521 
Either_Row_CoL_Bus_Util = 0.117834 
Issued_on_Two_Bus_Simul_Util = 0.008482 
issued_two_Eff = 0.071984 
queue_avg = 1.494074 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.49407
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=739786 n_nop=653284 n_act=20800 n_pre=20784 n_ref_event=0 n_req=44830 n_rd=42704 n_rd_L2_A=0 n_write=0 n_wr_bk=8504 bw_util=0.06922
n_activity=452565 dram_eff=0.1132
bk0: 2732a 697725i bk1: 2688a 698131i bk2: 2728a 694995i bk3: 2768a 695643i bk4: 2868a 695349i bk5: 2844a 695597i bk6: 2773a 692775i bk7: 2772a 692350i bk8: 2516a 696811i bk9: 2504a 696387i bk10: 2516a 694803i bk11: 2564a 694024i bk12: 2632a 694726i bk13: 2602a 693048i bk14: 2592a 695299i bk15: 2605a 696429i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.536025
Row_Buffer_Locality_read = 0.545382
Row_Buffer_Locality_write = 0.348071
Bank_Level_Parallism = 2.296471
Bank_Level_Parallism_Col = 1.985122
Bank_Level_Parallism_Ready = 1.665111
write_to_read_ratio_blp_rw_average = 0.085239
GrpLevelPara = 1.452683 

BW Util details:
bwutil = 0.069220 
total_CMD = 739786 
util_bw = 51208 
Wasted_Col = 171473 
Wasted_Row = 107092 
Idle = 410013 

BW Util Bottlenecks: 
RCDc_limit = 198343 
RCDWRc_limit = 6837 
WTRc_limit = 13506 
RTWc_limit = 38755 
CCDLc_limit = 19087 
rwq = 0 
CCDLc_limit_alone = 14692 
WTRc_limit_alone = 11857 
RTWc_limit_alone = 36009 

Commands details: 
total_CMD = 739786 
n_nop = 653284 
Read = 42704 
Write = 0 
L2_Alloc = 0 
L2_WB = 8504 
n_act = 20800 
n_pre = 20784 
n_ref = 0 
n_req = 44830 
total_req = 51208 

Dual Bus Interface Util: 
issued_total_row = 41584 
issued_total_col = 51208 
Row_Bus_Util =  0.056211 
CoL_Bus_Util = 0.069220 
Either_Row_CoL_Bus_Util = 0.116928 
Issued_on_Two_Bus_Simul_Util = 0.008502 
issued_two_Eff = 0.072715 
queue_avg = 1.577305 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.5773
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=739786 n_nop=654271 n_act=20338 n_pre=20322 n_ref_event=0 n_req=44936 n_rd=42801 n_rd_L2_A=0 n_write=0 n_wr_bk=8531 bw_util=0.06939
n_activity=448750 dram_eff=0.1144
bk0: 2740a 696756i bk1: 2708a 698360i bk2: 2752a 696599i bk3: 2750a 697057i bk4: 2840a 698344i bk5: 2844a 695155i bk6: 2790a 693152i bk7: 2763a 693369i bk8: 2520a 696959i bk9: 2516a 696305i bk10: 2540a 693177i bk11: 2536a 693854i bk12: 2678a 695542i bk13: 2616a 693261i bk14: 2605a 696336i bk15: 2603a 696536i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.547401
Row_Buffer_Locality_read = 0.556973
Row_Buffer_Locality_write = 0.355503
Bank_Level_Parallism = 2.324246
Bank_Level_Parallism_Col = 2.022672
Bank_Level_Parallism_Ready = 1.660563
write_to_read_ratio_blp_rw_average = 0.081194
GrpLevelPara = 1.462722 

BW Util details:
bwutil = 0.069388 
total_CMD = 739786 
util_bw = 51332 
Wasted_Col = 166024 
Wasted_Row = 105652 
Idle = 416778 

BW Util Bottlenecks: 
RCDc_limit = 192388 
RCDWRc_limit = 6310 
WTRc_limit = 13482 
RTWc_limit = 36129 
CCDLc_limit = 18916 
rwq = 0 
CCDLc_limit_alone = 14658 
WTRc_limit_alone = 11774 
RTWc_limit_alone = 33579 

Commands details: 
total_CMD = 739786 
n_nop = 654271 
Read = 42801 
Write = 0 
L2_Alloc = 0 
L2_WB = 8531 
n_act = 20338 
n_pre = 20322 
n_ref = 0 
n_req = 44936 
total_req = 51332 

Dual Bus Interface Util: 
issued_total_row = 40660 
issued_total_col = 51332 
Row_Bus_Util =  0.054962 
CoL_Bus_Util = 0.069388 
Either_Row_CoL_Bus_Util = 0.115594 
Issued_on_Two_Bus_Simul_Util = 0.008755 
issued_two_Eff = 0.075741 
queue_avg = 1.806706 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.80671
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=739786 n_nop=653957 n_act=20401 n_pre=20385 n_ref_event=0 n_req=45032 n_rd=42902 n_rd_L2_A=0 n_write=0 n_wr_bk=8517 bw_util=0.06951
n_activity=451111 dram_eff=0.114
bk0: 2705a 698903i bk1: 2695a 698481i bk2: 2768a 694331i bk3: 2788a 695338i bk4: 2859a 694950i bk5: 2852a 697817i bk6: 2752a 696181i bk7: 2769a 694877i bk8: 2512a 696662i bk9: 2504a 697843i bk10: 2553a 694985i bk11: 2600a 696065i bk12: 2684a 693243i bk13: 2677a 695502i bk14: 2592a 697678i bk15: 2592a 695589i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.546967
Row_Buffer_Locality_read = 0.556804
Row_Buffer_Locality_write = 0.348826
Bank_Level_Parallism = 2.289988
Bank_Level_Parallism_Col = 1.976305
Bank_Level_Parallism_Ready = 1.628659
write_to_read_ratio_blp_rw_average = 0.081168
GrpLevelPara = 1.451611 

BW Util details:
bwutil = 0.069505 
total_CMD = 739786 
util_bw = 51419 
Wasted_Col = 167234 
Wasted_Row = 105874 
Idle = 415259 

BW Util Bottlenecks: 
RCDc_limit = 193289 
RCDWRc_limit = 6537 
WTRc_limit = 13812 
RTWc_limit = 35252 
CCDLc_limit = 19622 
rwq = 0 
CCDLc_limit_alone = 15357 
WTRc_limit_alone = 12091 
RTWc_limit_alone = 32708 

Commands details: 
total_CMD = 739786 
n_nop = 653957 
Read = 42902 
Write = 0 
L2_Alloc = 0 
L2_WB = 8517 
n_act = 20401 
n_pre = 20385 
n_ref = 0 
n_req = 45032 
total_req = 51419 

Dual Bus Interface Util: 
issued_total_row = 40786 
issued_total_col = 51419 
Row_Bus_Util =  0.055132 
CoL_Bus_Util = 0.069505 
Either_Row_CoL_Bus_Util = 0.116019 
Issued_on_Two_Bus_Simul_Util = 0.008619 
issued_two_Eff = 0.074287 
queue_avg = 1.580038 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.58004
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=739786 n_nop=653474 n_act=20695 n_pre=20679 n_ref_event=0 n_req=44941 n_rd=42817 n_rd_L2_A=0 n_write=0 n_wr_bk=8490 bw_util=0.06935
n_activity=451801 dram_eff=0.1136
bk0: 2752a 696126i bk1: 2700a 699458i bk2: 2768a 695455i bk3: 2760a 697629i bk4: 2848a 694646i bk5: 2852a 695320i bk6: 2756a 693831i bk7: 2752a 691305i bk8: 2544a 693800i bk9: 2489a 697611i bk10: 2550a 693139i bk11: 2532a 697187i bk12: 2659a 695392i bk13: 2669a 694171i bk14: 2591a 697169i bk15: 2595a 695634i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.539507
Row_Buffer_Locality_read = 0.549314
Row_Buffer_Locality_write = 0.341808
Bank_Level_Parallism = 2.316560
Bank_Level_Parallism_Col = 1.989542
Bank_Level_Parallism_Ready = 1.609917
write_to_read_ratio_blp_rw_average = 0.082253
GrpLevelPara = 1.459646 

BW Util details:
bwutil = 0.069354 
total_CMD = 739786 
util_bw = 51307 
Wasted_Col = 168421 
Wasted_Row = 105601 
Idle = 414457 

BW Util Bottlenecks: 
RCDc_limit = 196204 
RCDWRc_limit = 6615 
WTRc_limit = 14696 
RTWc_limit = 36062 
CCDLc_limit = 19470 
rwq = 0 
CCDLc_limit_alone = 15210 
WTRc_limit_alone = 12997 
RTWc_limit_alone = 33501 

Commands details: 
total_CMD = 739786 
n_nop = 653474 
Read = 42817 
Write = 0 
L2_Alloc = 0 
L2_WB = 8490 
n_act = 20695 
n_pre = 20679 
n_ref = 0 
n_req = 44941 
total_req = 51307 

Dual Bus Interface Util: 
issued_total_row = 41374 
issued_total_col = 51307 
Row_Bus_Util =  0.055927 
CoL_Bus_Util = 0.069354 
Either_Row_CoL_Bus_Util = 0.116672 
Issued_on_Two_Bus_Simul_Util = 0.008609 
issued_two_Eff = 0.073790 
queue_avg = 1.655156 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.65516
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=739786 n_nop=654050 n_act=20386 n_pre=20370 n_ref_event=0 n_req=45051 n_rd=42887 n_rd_L2_A=0 n_write=0 n_wr_bk=8656 bw_util=0.06967
n_activity=451611 dram_eff=0.1141
bk0: 2760a 696208i bk1: 2721a 698306i bk2: 2808a 692636i bk3: 2780a 694505i bk4: 2876a 692438i bk5: 2856a 695997i bk6: 2760a 694973i bk7: 2760a 694053i bk8: 2532a 696497i bk9: 2520a 698067i bk10: 2520a 695395i bk11: 2563a 694847i bk12: 2644a 695698i bk13: 2612a 696387i bk14: 2594a 697424i bk15: 2581a 699466i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.547491
Row_Buffer_Locality_read = 0.557208
Row_Buffer_Locality_write = 0.354898
Bank_Level_Parallism = 2.314102
Bank_Level_Parallism_Col = 2.007196
Bank_Level_Parallism_Ready = 1.646548
write_to_read_ratio_blp_rw_average = 0.081241
GrpLevelPara = 1.460025 

BW Util details:
bwutil = 0.069673 
total_CMD = 739786 
util_bw = 51543 
Wasted_Col = 166694 
Wasted_Row = 105314 
Idle = 416235 

BW Util Bottlenecks: 
RCDc_limit = 192311 
RCDWRc_limit = 6542 
WTRc_limit = 14517 
RTWc_limit = 35557 
CCDLc_limit = 19002 
rwq = 0 
CCDLc_limit_alone = 14858 
WTRc_limit_alone = 12778 
RTWc_limit_alone = 33152 

Commands details: 
total_CMD = 739786 
n_nop = 654050 
Read = 42887 
Write = 0 
L2_Alloc = 0 
L2_WB = 8656 
n_act = 20386 
n_pre = 20370 
n_ref = 0 
n_req = 45051 
total_req = 51543 

Dual Bus Interface Util: 
issued_total_row = 40756 
issued_total_col = 51543 
Row_Bus_Util =  0.055092 
CoL_Bus_Util = 0.069673 
Either_Row_CoL_Bus_Util = 0.115893 
Issued_on_Two_Bus_Simul_Util = 0.008871 
issued_two_Eff = 0.076549 
queue_avg = 1.694877 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.69488
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=739786 n_nop=654518 n_act=20250 n_pre=20234 n_ref_event=0 n_req=44864 n_rd=42742 n_rd_L2_A=0 n_write=0 n_wr_bk=8476 bw_util=0.06923
n_activity=450324 dram_eff=0.1137
bk0: 2727a 698077i bk1: 2712a 697941i bk2: 2748a 696903i bk3: 2751a 697573i bk4: 2852a 696397i bk5: 2844a 694564i bk6: 2775a 696068i bk7: 2756a 691760i bk8: 2525a 695556i bk9: 2532a 697577i bk10: 2528a 693733i bk11: 2519a 695653i bk12: 2650a 696692i bk13: 2659a 693149i bk14: 2576a 696882i bk15: 2588a 698366i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.548636
Row_Buffer_Locality_read = 0.558257
Row_Buffer_Locality_write = 0.354854
Bank_Level_Parallism = 2.309818
Bank_Level_Parallism_Col = 2.010876
Bank_Level_Parallism_Ready = 1.640693
write_to_read_ratio_blp_rw_average = 0.083267
GrpLevelPara = 1.459634 

BW Util details:
bwutil = 0.069234 
total_CMD = 739786 
util_bw = 51218 
Wasted_Col = 165946 
Wasted_Row = 105177 
Idle = 417445 

BW Util Bottlenecks: 
RCDc_limit = 191854 
RCDWRc_limit = 6304 
WTRc_limit = 14230 
RTWc_limit = 36335 
CCDLc_limit = 19404 
rwq = 0 
CCDLc_limit_alone = 14879 
WTRc_limit_alone = 12441 
RTWc_limit_alone = 33599 

Commands details: 
total_CMD = 739786 
n_nop = 654518 
Read = 42742 
Write = 0 
L2_Alloc = 0 
L2_WB = 8476 
n_act = 20250 
n_pre = 20234 
n_ref = 0 
n_req = 44864 
total_req = 51218 

Dual Bus Interface Util: 
issued_total_row = 40484 
issued_total_col = 51218 
Row_Bus_Util =  0.054724 
CoL_Bus_Util = 0.069234 
Either_Row_CoL_Bus_Util = 0.115260 
Issued_on_Two_Bus_Simul_Util = 0.008697 
issued_two_Eff = 0.075456 
queue_avg = 1.727848 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.72785
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=739786 n_nop=653706 n_act=20498 n_pre=20482 n_ref_event=0 n_req=45192 n_rd=43033 n_rd_L2_A=0 n_write=0 n_wr_bk=8627 bw_util=0.06983
n_activity=451729 dram_eff=0.1144
bk0: 2716a 696635i bk1: 2744a 696338i bk2: 2788a 694156i bk3: 2796a 697354i bk4: 2848a 695119i bk5: 2856a 695965i bk6: 2771a 694917i bk7: 2772a 691119i bk8: 2524a 696305i bk9: 2520a 696703i bk10: 2564a 693868i bk11: 2574a 695863i bk12: 2671a 693772i bk13: 2677a 695006i bk14: 2596a 697195i bk15: 2616a 696270i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.546424
Row_Buffer_Locality_read = 0.555922
Row_Buffer_Locality_write = 0.357110
Bank_Level_Parallism = 2.315894
Bank_Level_Parallism_Col = 2.013783
Bank_Level_Parallism_Ready = 1.703039
write_to_read_ratio_blp_rw_average = 0.079091
GrpLevelPara = 1.449691 

BW Util details:
bwutil = 0.069831 
total_CMD = 739786 
util_bw = 51660 
Wasted_Col = 168035 
Wasted_Row = 106392 
Idle = 413699 

BW Util Bottlenecks: 
RCDc_limit = 194327 
RCDWRc_limit = 6222 
WTRc_limit = 13316 
RTWc_limit = 34562 
CCDLc_limit = 18753 
rwq = 0 
CCDLc_limit_alone = 14820 
WTRc_limit_alone = 11798 
RTWc_limit_alone = 32147 

Commands details: 
total_CMD = 739786 
n_nop = 653706 
Read = 43033 
Write = 0 
L2_Alloc = 0 
L2_WB = 8627 
n_act = 20498 
n_pre = 20482 
n_ref = 0 
n_req = 45192 
total_req = 51660 

Dual Bus Interface Util: 
issued_total_row = 40980 
issued_total_col = 51660 
Row_Bus_Util =  0.055394 
CoL_Bus_Util = 0.069831 
Either_Row_CoL_Bus_Util = 0.116358 
Issued_on_Two_Bus_Simul_Util = 0.008867 
issued_two_Eff = 0.076208 
queue_avg = 1.728004 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.728
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=739786 n_nop=653437 n_act=20535 n_pre=20519 n_ref_event=0 n_req=45098 n_rd=42953 n_rd_L2_A=0 n_write=0 n_wr_bk=8560 bw_util=0.06963
n_activity=451334 dram_eff=0.1141
bk0: 2736a 696729i bk1: 2713a 701090i bk2: 2753a 695723i bk3: 2792a 696737i bk4: 2843a 695304i bk5: 2874a 695420i bk6: 2756a 692758i bk7: 2758a 695257i bk8: 2528a 695295i bk9: 2525a 694344i bk10: 2540a 693703i bk11: 2573a 697074i bk12: 2679a 696274i bk13: 2684a 695494i bk14: 2597a 696319i bk15: 2602a 698399i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.544658
Row_Buffer_Locality_read = 0.553465
Row_Buffer_Locality_write = 0.368298
Bank_Level_Parallism = 2.294282
Bank_Level_Parallism_Col = 1.964164
Bank_Level_Parallism_Ready = 1.589754
write_to_read_ratio_blp_rw_average = 0.077531
GrpLevelPara = 1.453943 

BW Util details:
bwutil = 0.069632 
total_CMD = 739786 
util_bw = 51513 
Wasted_Col = 167928 
Wasted_Row = 105608 
Idle = 414737 

BW Util Bottlenecks: 
RCDc_limit = 195282 
RCDWRc_limit = 6412 
WTRc_limit = 15805 
RTWc_limit = 31870 
CCDLc_limit = 19766 
rwq = 0 
CCDLc_limit_alone = 15501 
WTRc_limit_alone = 13808 
RTWc_limit_alone = 29602 

Commands details: 
total_CMD = 739786 
n_nop = 653437 
Read = 42953 
Write = 0 
L2_Alloc = 0 
L2_WB = 8560 
n_act = 20535 
n_pre = 20519 
n_ref = 0 
n_req = 45098 
total_req = 51513 

Dual Bus Interface Util: 
issued_total_row = 41054 
issued_total_col = 51513 
Row_Bus_Util =  0.055494 
CoL_Bus_Util = 0.069632 
Either_Row_CoL_Bus_Util = 0.116722 
Issued_on_Two_Bus_Simul_Util = 0.008405 
issued_two_Eff = 0.072010 
queue_avg = 1.726361 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.72636
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=739786 n_nop=653025 n_act=21042 n_pre=21026 n_ref_event=0 n_req=44808 n_rd=42679 n_rd_L2_A=0 n_write=0 n_wr_bk=8510 bw_util=0.06919
n_activity=455421 dram_eff=0.1124
bk0: 2710a 699171i bk1: 2728a 697293i bk2: 2756a 696084i bk3: 2757a 698637i bk4: 2860a 694933i bk5: 2848a 695475i bk6: 2772a 692255i bk7: 2755a 695856i bk8: 2508a 696859i bk9: 2504a 694905i bk10: 2537a 693461i bk11: 2532a 693110i bk12: 2627a 692669i bk13: 2601a 692261i bk14: 2604a 696319i bk15: 2580a 696698i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.530396
Row_Buffer_Locality_read = 0.539118
Row_Buffer_Locality_write = 0.355566
Bank_Level_Parallism = 2.284854
Bank_Level_Parallism_Col = 1.950095
Bank_Level_Parallism_Ready = 1.605228
write_to_read_ratio_blp_rw_average = 0.079124
GrpLevelPara = 1.449615 

BW Util details:
bwutil = 0.069194 
total_CMD = 739786 
util_bw = 51189 
Wasted_Col = 171702 
Wasted_Row = 107720 
Idle = 409175 

BW Util Bottlenecks: 
RCDc_limit = 200069 
RCDWRc_limit = 6625 
WTRc_limit = 14223 
RTWc_limit = 33135 
CCDLc_limit = 18640 
rwq = 0 
CCDLc_limit_alone = 14697 
WTRc_limit_alone = 12483 
RTWc_limit_alone = 30932 

Commands details: 
total_CMD = 739786 
n_nop = 653025 
Read = 42679 
Write = 0 
L2_Alloc = 0 
L2_WB = 8510 
n_act = 21042 
n_pre = 21026 
n_ref = 0 
n_req = 44808 
total_req = 51189 

Dual Bus Interface Util: 
issued_total_row = 42068 
issued_total_col = 51189 
Row_Bus_Util =  0.056865 
CoL_Bus_Util = 0.069194 
Either_Row_CoL_Bus_Util = 0.117279 
Issued_on_Two_Bus_Simul_Util = 0.008781 
issued_two_Eff = 0.074872 
queue_avg = 1.530169 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.53017
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=739786 n_nop=654198 n_act=20385 n_pre=20369 n_ref_event=0 n_req=44923 n_rd=42799 n_rd_L2_A=0 n_write=0 n_wr_bk=8484 bw_util=0.06932
n_activity=450498 dram_eff=0.1138
bk0: 2695a 700656i bk1: 2736a 698796i bk2: 2738a 696438i bk3: 2797a 696101i bk4: 2835a 696243i bk5: 2847a 695529i bk6: 2749a 693979i bk7: 2778a 693730i bk8: 2517a 692912i bk9: 2530a 695416i bk10: 2551a 694060i bk11: 2568a 692650i bk12: 2620a 695769i bk13: 2659a 695957i bk14: 2585a 698446i bk15: 2594a 696769i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.546224
Row_Buffer_Locality_read = 0.553354
Row_Buffer_Locality_write = 0.402542
Bank_Level_Parallism = 2.316139
Bank_Level_Parallism_Col = 2.002138
Bank_Level_Parallism_Ready = 1.672874
write_to_read_ratio_blp_rw_average = 0.077369
GrpLevelPara = 1.455778 

BW Util details:
bwutil = 0.069321 
total_CMD = 739786 
util_bw = 51283 
Wasted_Col = 166463 
Wasted_Row = 105226 
Idle = 416814 

BW Util Bottlenecks: 
RCDc_limit = 193764 
RCDWRc_limit = 5821 
WTRc_limit = 13160 
RTWc_limit = 32912 
CCDLc_limit = 18226 
rwq = 0 
CCDLc_limit_alone = 14492 
WTRc_limit_alone = 11666 
RTWc_limit_alone = 30672 

Commands details: 
total_CMD = 739786 
n_nop = 654198 
Read = 42799 
Write = 0 
L2_Alloc = 0 
L2_WB = 8484 
n_act = 20385 
n_pre = 20369 
n_ref = 0 
n_req = 44923 
total_req = 51283 

Dual Bus Interface Util: 
issued_total_row = 40754 
issued_total_col = 51283 
Row_Bus_Util =  0.055089 
CoL_Bus_Util = 0.069321 
Either_Row_CoL_Bus_Util = 0.115693 
Issued_on_Two_Bus_Simul_Util = 0.008717 
issued_two_Eff = 0.075349 
queue_avg = 1.763778 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.76378
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=739786 n_nop=653909 n_act=20414 n_pre=20398 n_ref_event=0 n_req=45111 n_rd=42974 n_rd_L2_A=0 n_write=0 n_wr_bk=8545 bw_util=0.06964
n_activity=451918 dram_eff=0.114
bk0: 2748a 697254i bk1: 2737a 696373i bk2: 2743a 696411i bk3: 2788a 694651i bk4: 2840a 695656i bk5: 2856a 695078i bk6: 2748a 696099i bk7: 2769a 694416i bk8: 2524a 696592i bk9: 2556a 697826i bk10: 2546a 694211i bk11: 2583a 694975i bk12: 2668a 692133i bk13: 2687a 693215i bk14: 2593a 697088i bk15: 2588a 696060i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.547472
Row_Buffer_Locality_read = 0.555522
Row_Buffer_Locality_write = 0.385587
Bank_Level_Parallism = 2.320127
Bank_Level_Parallism_Col = 2.024901
Bank_Level_Parallism_Ready = 1.663037
write_to_read_ratio_blp_rw_average = 0.075859
GrpLevelPara = 1.460510 

BW Util details:
bwutil = 0.069640 
total_CMD = 739786 
util_bw = 51519 
Wasted_Col = 166873 
Wasted_Row = 106439 
Idle = 414955 

BW Util Bottlenecks: 
RCDc_limit = 194013 
RCDWRc_limit = 5920 
WTRc_limit = 13991 
RTWc_limit = 34753 
CCDLc_limit = 18890 
rwq = 0 
CCDLc_limit_alone = 14828 
WTRc_limit_alone = 12315 
RTWc_limit_alone = 32367 

Commands details: 
total_CMD = 739786 
n_nop = 653909 
Read = 42974 
Write = 0 
L2_Alloc = 0 
L2_WB = 8545 
n_act = 20414 
n_pre = 20398 
n_ref = 0 
n_req = 45111 
total_req = 51519 

Dual Bus Interface Util: 
issued_total_row = 40812 
issued_total_col = 51519 
Row_Bus_Util =  0.055167 
CoL_Bus_Util = 0.069640 
Either_Row_CoL_Bus_Util = 0.116084 
Issued_on_Two_Bus_Simul_Util = 0.008724 
issued_two_Eff = 0.075154 
queue_avg = 1.754136 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.75414
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=739786 n_nop=653106 n_act=20794 n_pre=20778 n_ref_event=0 n_req=44999 n_rd=42877 n_rd_L2_A=0 n_write=0 n_wr_bk=8488 bw_util=0.06943
n_activity=454948 dram_eff=0.1129
bk0: 2728a 699648i bk1: 2712a 696076i bk2: 2761a 695747i bk3: 2772a 694792i bk4: 2862a 696690i bk5: 2860a 695899i bk6: 2740a 696696i bk7: 2757a 696066i bk8: 2529a 693458i bk9: 2515a 694683i bk10: 2553a 691798i bk11: 2572a 693422i bk12: 2691a 696898i bk13: 2671a 693033i bk14: 2591a 695617i bk15: 2563a 696804i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.537901
Row_Buffer_Locality_read = 0.547030
Row_Buffer_Locality_write = 0.353440
Bank_Level_Parallism = 2.288658
Bank_Level_Parallism_Col = 1.970806
Bank_Level_Parallism_Ready = 1.626302
write_to_read_ratio_blp_rw_average = 0.080359
GrpLevelPara = 1.452157 

BW Util details:
bwutil = 0.069432 
total_CMD = 739786 
util_bw = 51365 
Wasted_Col = 170843 
Wasted_Row = 107351 
Idle = 410227 

BW Util Bottlenecks: 
RCDc_limit = 198207 
RCDWRc_limit = 6808 
WTRc_limit = 13309 
RTWc_limit = 36971 
CCDLc_limit = 19321 
rwq = 0 
CCDLc_limit_alone = 15074 
WTRc_limit_alone = 11675 
RTWc_limit_alone = 34358 

Commands details: 
total_CMD = 739786 
n_nop = 653106 
Read = 42877 
Write = 0 
L2_Alloc = 0 
L2_WB = 8488 
n_act = 20794 
n_pre = 20778 
n_ref = 0 
n_req = 44999 
total_req = 51365 

Dual Bus Interface Util: 
issued_total_row = 41572 
issued_total_col = 51365 
Row_Bus_Util =  0.056195 
CoL_Bus_Util = 0.069432 
Either_Row_CoL_Bus_Util = 0.117169 
Issued_on_Two_Bus_Simul_Util = 0.008458 
issued_two_Eff = 0.072185 
queue_avg = 1.604514 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.60451
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=739786 n_nop=653478 n_act=20600 n_pre=20584 n_ref_event=0 n_req=45093 n_rd=42930 n_rd_L2_A=0 n_write=0 n_wr_bk=8649 bw_util=0.06972
n_activity=451717 dram_eff=0.1142
bk0: 2720a 697261i bk1: 2744a 696650i bk2: 2805a 696006i bk3: 2789a 696461i bk4: 2868a 694832i bk5: 2872a 695841i bk6: 2765a 696010i bk7: 2752a 694097i bk8: 2516a 694498i bk9: 2524a 692402i bk10: 2548a 695784i bk11: 2552a 692897i bk12: 2623a 691863i bk13: 2653a 695369i bk14: 2611a 697661i bk15: 2588a 693872i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.543166
Row_Buffer_Locality_read = 0.550664
Row_Buffer_Locality_write = 0.394360
Bank_Level_Parallism = 2.329429
Bank_Level_Parallism_Col = 2.032174
Bank_Level_Parallism_Ready = 1.695283
write_to_read_ratio_blp_rw_average = 0.075407
GrpLevelPara = 1.462227 

BW Util details:
bwutil = 0.069722 
total_CMD = 739786 
util_bw = 51579 
Wasted_Col = 167823 
Wasted_Row = 106929 
Idle = 413455 

BW Util Bottlenecks: 
RCDc_limit = 196105 
RCDWRc_limit = 6112 
WTRc_limit = 14185 
RTWc_limit = 34197 
CCDLc_limit = 19111 
rwq = 0 
CCDLc_limit_alone = 15018 
WTRc_limit_alone = 12533 
RTWc_limit_alone = 31756 

Commands details: 
total_CMD = 739786 
n_nop = 653478 
Read = 42930 
Write = 0 
L2_Alloc = 0 
L2_WB = 8649 
n_act = 20600 
n_pre = 20584 
n_ref = 0 
n_req = 45093 
total_req = 51579 

Dual Bus Interface Util: 
issued_total_row = 41184 
issued_total_col = 51579 
Row_Bus_Util =  0.055670 
CoL_Bus_Util = 0.069722 
Either_Row_CoL_Bus_Util = 0.116666 
Issued_on_Two_Bus_Simul_Util = 0.008725 
issued_two_Eff = 0.074790 
queue_avg = 1.767149 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.76715
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=739786 n_nop=654395 n_act=20385 n_pre=20369 n_ref_event=0 n_req=44858 n_rd=42745 n_rd_L2_A=0 n_write=0 n_wr_bk=8452 bw_util=0.06921
n_activity=451907 dram_eff=0.1133
bk0: 2730a 698849i bk1: 2716a 695133i bk2: 2736a 697872i bk3: 2768a 697322i bk4: 2843a 695445i bk5: 2844a 692197i bk6: 2768a 695494i bk7: 2747a 695301i bk8: 2533a 694449i bk9: 2530a 694026i bk10: 2541a 693874i bk11: 2551a 693584i bk12: 2632a 693180i bk13: 2638a 693846i bk14: 2592a 697204i bk15: 2576a 698165i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.545566
Row_Buffer_Locality_read = 0.554147
Row_Buffer_Locality_write = 0.371983
Bank_Level_Parallism = 2.329432
Bank_Level_Parallism_Col = 2.044079
Bank_Level_Parallism_Ready = 1.701643
write_to_read_ratio_blp_rw_average = 0.078459
GrpLevelPara = 1.461262 

BW Util details:
bwutil = 0.069205 
total_CMD = 739786 
util_bw = 51197 
Wasted_Col = 166625 
Wasted_Row = 106503 
Idle = 415461 

BW Util Bottlenecks: 
RCDc_limit = 192929 
RCDWRc_limit = 6037 
WTRc_limit = 13315 
RTWc_limit = 36559 
CCDLc_limit = 18518 
rwq = 0 
CCDLc_limit_alone = 14211 
WTRc_limit_alone = 11666 
RTWc_limit_alone = 33901 

Commands details: 
total_CMD = 739786 
n_nop = 654395 
Read = 42745 
Write = 0 
L2_Alloc = 0 
L2_WB = 8452 
n_act = 20385 
n_pre = 20369 
n_ref = 0 
n_req = 44858 
total_req = 51197 

Dual Bus Interface Util: 
issued_total_row = 40754 
issued_total_col = 51197 
Row_Bus_Util =  0.055089 
CoL_Bus_Util = 0.069205 
Either_Row_CoL_Bus_Util = 0.115427 
Issued_on_Two_Bus_Simul_Util = 0.008867 
issued_two_Eff = 0.076823 
queue_avg = 1.724059 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.72406
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=739786 n_nop=653590 n_act=20546 n_pre=20530 n_ref_event=0 n_req=44921 n_rd=42797 n_rd_L2_A=0 n_write=0 n_wr_bk=8487 bw_util=0.06932
n_activity=452382 dram_eff=0.1134
bk0: 2735a 698293i bk1: 2752a 695249i bk2: 2760a 696028i bk3: 2756a 697412i bk4: 2820a 697978i bk5: 2865a 694579i bk6: 2754a 695868i bk7: 2721a 696362i bk8: 2523a 695304i bk9: 2536a 695015i bk10: 2544a 695949i bk11: 2553a 695216i bk12: 2649a 693746i bk13: 2667a 695517i bk14: 2598a 697719i bk15: 2564a 697472i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.542619
Row_Buffer_Locality_read = 0.551370
Row_Buffer_Locality_write = 0.366290
Bank_Level_Parallism = 2.269950
Bank_Level_Parallism_Col = 1.957260
Bank_Level_Parallism_Ready = 1.621714
write_to_read_ratio_blp_rw_average = 0.079178
GrpLevelPara = 1.444199 

BW Util details:
bwutil = 0.069323 
total_CMD = 739786 
util_bw = 51284 
Wasted_Col = 169270 
Wasted_Row = 107114 
Idle = 412118 

BW Util Bottlenecks: 
RCDc_limit = 196283 
RCDWRc_limit = 6476 
WTRc_limit = 13251 
RTWc_limit = 34385 
CCDLc_limit = 19163 
rwq = 0 
CCDLc_limit_alone = 14971 
WTRc_limit_alone = 11467 
RTWc_limit_alone = 31977 

Commands details: 
total_CMD = 739786 
n_nop = 653590 
Read = 42797 
Write = 0 
L2_Alloc = 0 
L2_WB = 8487 
n_act = 20546 
n_pre = 20530 
n_ref = 0 
n_req = 44921 
total_req = 51284 

Dual Bus Interface Util: 
issued_total_row = 41076 
issued_total_col = 51284 
Row_Bus_Util =  0.055524 
CoL_Bus_Util = 0.069323 
Either_Row_CoL_Bus_Util = 0.116515 
Issued_on_Two_Bus_Simul_Util = 0.008332 
issued_two_Eff = 0.071511 
queue_avg = 1.560119 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.56012
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=739786 n_nop=653082 n_act=20868 n_pre=20852 n_ref_event=0 n_req=44909 n_rd=42787 n_rd_L2_A=0 n_write=0 n_wr_bk=8488 bw_util=0.06931
n_activity=452633 dram_eff=0.1133
bk0: 2716a 696746i bk1: 2696a 696767i bk2: 2760a 697316i bk3: 2757a 696343i bk4: 2864a 693990i bk5: 2857a 695657i bk6: 2761a 696183i bk7: 2728a 694001i bk8: 2525a 693835i bk9: 2508a 696441i bk10: 2556a 694415i bk11: 2556a 695164i bk12: 2658a 692075i bk13: 2669a 694941i bk14: 2596a 695238i bk15: 2580a 696491i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.535327
Row_Buffer_Locality_read = 0.544838
Row_Buffer_Locality_write = 0.343544
Bank_Level_Parallism = 2.302763
Bank_Level_Parallism_Col = 1.973852
Bank_Level_Parallism_Ready = 1.641794
write_to_read_ratio_blp_rw_average = 0.078848
GrpLevelPara = 1.454789 

BW Util details:
bwutil = 0.069311 
total_CMD = 739786 
util_bw = 51275 
Wasted_Col = 170546 
Wasted_Row = 106429 
Idle = 411536 

BW Util Bottlenecks: 
RCDc_limit = 199094 
RCDWRc_limit = 6537 
WTRc_limit = 12974 
RTWc_limit = 34949 
CCDLc_limit = 18577 
rwq = 0 
CCDLc_limit_alone = 14621 
WTRc_limit_alone = 11467 
RTWc_limit_alone = 32500 

Commands details: 
total_CMD = 739786 
n_nop = 653082 
Read = 42787 
Write = 0 
L2_Alloc = 0 
L2_WB = 8488 
n_act = 20868 
n_pre = 20852 
n_ref = 0 
n_req = 44909 
total_req = 51275 

Dual Bus Interface Util: 
issued_total_row = 41720 
issued_total_col = 51275 
Row_Bus_Util =  0.056395 
CoL_Bus_Util = 0.069311 
Either_Row_CoL_Bus_Util = 0.117201 
Issued_on_Two_Bus_Simul_Util = 0.008504 
issued_two_Eff = 0.072557 
queue_avg = 1.593115 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.59311
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=739786 n_nop=654180 n_act=20382 n_pre=20366 n_ref_event=0 n_req=44891 n_rd=42747 n_rd_L2_A=0 n_write=0 n_wr_bk=8576 bw_util=0.06938
n_activity=450540 dram_eff=0.1139
bk0: 2708a 697729i bk1: 2716a 697814i bk2: 2780a 698028i bk3: 2800a 697546i bk4: 2856a 695706i bk5: 2868a 695168i bk6: 2769a 697066i bk7: 2720a 695413i bk8: 2499a 697175i bk9: 2522a 694632i bk10: 2556a 696562i bk11: 2524a 696212i bk12: 2636a 692220i bk13: 2629a 694523i bk14: 2600a 695609i bk15: 2564a 697362i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.545967
Row_Buffer_Locality_read = 0.555127
Row_Buffer_Locality_write = 0.363340
Bank_Level_Parallism = 2.295209
Bank_Level_Parallism_Col = 1.983689
Bank_Level_Parallism_Ready = 1.655164
write_to_read_ratio_blp_rw_average = 0.081104
GrpLevelPara = 1.454741 

BW Util details:
bwutil = 0.069375 
total_CMD = 739786 
util_bw = 51323 
Wasted_Col = 166528 
Wasted_Row = 105737 
Idle = 416198 

BW Util Bottlenecks: 
RCDc_limit = 192460 
RCDWRc_limit = 6397 
WTRc_limit = 13122 
RTWc_limit = 31998 
CCDLc_limit = 18148 
rwq = 0 
CCDLc_limit_alone = 14398 
WTRc_limit_alone = 11668 
RTWc_limit_alone = 29702 

Commands details: 
total_CMD = 739786 
n_nop = 654180 
Read = 42747 
Write = 0 
L2_Alloc = 0 
L2_WB = 8576 
n_act = 20382 
n_pre = 20366 
n_ref = 0 
n_req = 44891 
total_req = 51323 

Dual Bus Interface Util: 
issued_total_row = 40748 
issued_total_col = 51323 
Row_Bus_Util =  0.055081 
CoL_Bus_Util = 0.069375 
Either_Row_CoL_Bus_Util = 0.115717 
Issued_on_Two_Bus_Simul_Util = 0.008739 
issued_two_Eff = 0.075520 
queue_avg = 1.619923 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.61992
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=739786 n_nop=654471 n_act=20238 n_pre=20222 n_ref_event=0 n_req=44910 n_rd=42775 n_rd_L2_A=0 n_write=0 n_wr_bk=8540 bw_util=0.06936
n_activity=444304 dram_eff=0.1155
bk0: 2739a 697471i bk1: 2724a 697363i bk2: 2756a 696546i bk3: 2732a 696550i bk4: 2864a 695174i bk5: 2860a 695799i bk6: 2764a 696516i bk7: 2737a 690836i bk8: 2539a 697027i bk9: 2524a 694989i bk10: 2533a 695857i bk11: 2543a 693230i bk12: 2651a 696062i bk13: 2642a 693702i bk14: 2599a 698707i bk15: 2568a 696716i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.549365
Row_Buffer_Locality_read = 0.557288
Row_Buffer_Locality_write = 0.390632
Bank_Level_Parallism = 2.346630
Bank_Level_Parallism_Col = 2.040405
Bank_Level_Parallism_Ready = 1.708779
write_to_read_ratio_blp_rw_average = 0.077506
GrpLevelPara = 1.462084 

BW Util details:
bwutil = 0.069365 
total_CMD = 739786 
util_bw = 51315 
Wasted_Col = 164474 
Wasted_Row = 103367 
Idle = 420630 

BW Util Bottlenecks: 
RCDc_limit = 191587 
RCDWRc_limit = 5933 
WTRc_limit = 13345 
RTWc_limit = 34037 
CCDLc_limit = 18342 
rwq = 0 
CCDLc_limit_alone = 14427 
WTRc_limit_alone = 11837 
RTWc_limit_alone = 31630 

Commands details: 
total_CMD = 739786 
n_nop = 654471 
Read = 42775 
Write = 0 
L2_Alloc = 0 
L2_WB = 8540 
n_act = 20238 
n_pre = 20222 
n_ref = 0 
n_req = 44910 
total_req = 51315 

Dual Bus Interface Util: 
issued_total_row = 40460 
issued_total_col = 51315 
Row_Bus_Util =  0.054691 
CoL_Bus_Util = 0.069365 
Either_Row_CoL_Bus_Util = 0.115324 
Issued_on_Two_Bus_Simul_Util = 0.008732 
issued_two_Eff = 0.075719 
queue_avg = 1.759005 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.759
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=739786 n_nop=653976 n_act=20283 n_pre=20267 n_ref_event=0 n_req=45040 n_rd=42904 n_rd_L2_A=0 n_write=0 n_wr_bk=8544 bw_util=0.06954
n_activity=451893 dram_eff=0.1138
bk0: 2708a 697400i bk1: 2748a 697262i bk2: 2760a 698892i bk3: 2756a 695256i bk4: 2864a 695754i bk5: 2864a 695194i bk6: 2784a 695816i bk7: 2728a 693830i bk8: 2506a 694670i bk9: 2540a 696921i bk10: 2596a 693229i bk11: 2536a 694754i bk12: 2672a 693623i bk13: 2679a 696357i bk14: 2611a 696594i bk15: 2552a 697803i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.549667
Row_Buffer_Locality_read = 0.556149
Row_Buffer_Locality_write = 0.419476
Bank_Level_Parallism = 2.293021
Bank_Level_Parallism_Col = 2.011522
Bank_Level_Parallism_Ready = 1.689920
write_to_read_ratio_blp_rw_average = 0.076511
GrpLevelPara = 1.447625 

BW Util details:
bwutil = 0.069544 
total_CMD = 739786 
util_bw = 51448 
Wasted_Col = 167991 
Wasted_Row = 106882 
Idle = 413465 

BW Util Bottlenecks: 
RCDc_limit = 194398 
RCDWRc_limit = 5652 
WTRc_limit = 14191 
RTWc_limit = 33123 
CCDLc_limit = 19160 
rwq = 0 
CCDLc_limit_alone = 15131 
WTRc_limit_alone = 12535 
RTWc_limit_alone = 30750 

Commands details: 
total_CMD = 739786 
n_nop = 653976 
Read = 42904 
Write = 0 
L2_Alloc = 0 
L2_WB = 8544 
n_act = 20283 
n_pre = 20267 
n_ref = 0 
n_req = 45040 
total_req = 51448 

Dual Bus Interface Util: 
issued_total_row = 40550 
issued_total_col = 51448 
Row_Bus_Util =  0.054813 
CoL_Bus_Util = 0.069544 
Either_Row_CoL_Bus_Util = 0.115993 
Issued_on_Two_Bus_Simul_Util = 0.008365 
issued_two_Eff = 0.072113 
queue_avg = 1.807759 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.80776
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=739786 n_nop=653745 n_act=20508 n_pre=20492 n_ref_event=0 n_req=45060 n_rd=42921 n_rd_L2_A=0 n_write=0 n_wr_bk=8556 bw_util=0.06958
n_activity=450387 dram_eff=0.1143
bk0: 2747a 696648i bk1: 2728a 695614i bk2: 2757a 696435i bk3: 2779a 697242i bk4: 2853a 696748i bk5: 2857a 694509i bk6: 2756a 695584i bk7: 2741a 695342i bk8: 2536a 694541i bk9: 2517a 694023i bk10: 2553a 695479i bk11: 2576a 694915i bk12: 2667a 695957i bk13: 2682a 696032i bk14: 2592a 695334i bk15: 2580a 696122i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.544873
Row_Buffer_Locality_read = 0.554018
Row_Buffer_Locality_write = 0.361384
Bank_Level_Parallism = 2.318723
Bank_Level_Parallism_Col = 1.998440
Bank_Level_Parallism_Ready = 1.642967
write_to_read_ratio_blp_rw_average = 0.081967
GrpLevelPara = 1.463642 

BW Util details:
bwutil = 0.069584 
total_CMD = 739786 
util_bw = 51477 
Wasted_Col = 167529 
Wasted_Row = 104927 
Idle = 415853 

BW Util Bottlenecks: 
RCDc_limit = 194284 
RCDWRc_limit = 6671 
WTRc_limit = 14250 
RTWc_limit = 36659 
CCDLc_limit = 18796 
rwq = 0 
CCDLc_limit_alone = 14618 
WTRc_limit_alone = 12587 
RTWc_limit_alone = 34144 

Commands details: 
total_CMD = 739786 
n_nop = 653745 
Read = 42921 
Write = 0 
L2_Alloc = 0 
L2_WB = 8556 
n_act = 20508 
n_pre = 20492 
n_ref = 0 
n_req = 45060 
total_req = 51477 

Dual Bus Interface Util: 
issued_total_row = 41000 
issued_total_col = 51477 
Row_Bus_Util =  0.055421 
CoL_Bus_Util = 0.069584 
Either_Row_CoL_Bus_Util = 0.116305 
Issued_on_Two_Bus_Simul_Util = 0.008700 
issued_two_Eff = 0.074802 
queue_avg = 1.651603 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.6516
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=739786 n_nop=653340 n_act=20760 n_pre=20744 n_ref_event=0 n_req=44848 n_rd=42706 n_rd_L2_A=0 n_write=0 n_wr_bk=8559 bw_util=0.0693
n_activity=453034 dram_eff=0.1132
bk0: 2704a 698198i bk1: 2713a 697897i bk2: 2788a 695740i bk3: 2780a 694744i bk4: 2865a 695778i bk5: 2861a 694914i bk6: 2772a 693104i bk7: 2736a 696024i bk8: 2505a 696696i bk9: 2500a 694996i bk10: 2564a 695158i bk11: 2532a 692881i bk12: 2603a 695982i bk13: 2600a 692821i bk14: 2608a 696614i bk15: 2575a 694156i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.537103
Row_Buffer_Locality_read = 0.546340
Row_Buffer_Locality_write = 0.352941
Bank_Level_Parallism = 2.311554
Bank_Level_Parallism_Col = 1.983242
Bank_Level_Parallism_Ready = 1.658715
write_to_read_ratio_blp_rw_average = 0.082099
GrpLevelPara = 1.452845 

BW Util details:
bwutil = 0.069297 
total_CMD = 739786 
util_bw = 51265 
Wasted_Col = 169649 
Wasted_Row = 106018 
Idle = 412854 

BW Util Bottlenecks: 
RCDc_limit = 197130 
RCDWRc_limit = 6721 
WTRc_limit = 13506 
RTWc_limit = 35107 
CCDLc_limit = 18767 
rwq = 0 
CCDLc_limit_alone = 14841 
WTRc_limit_alone = 11993 
RTWc_limit_alone = 32694 

Commands details: 
total_CMD = 739786 
n_nop = 653340 
Read = 42706 
Write = 0 
L2_Alloc = 0 
L2_WB = 8559 
n_act = 20760 
n_pre = 20744 
n_ref = 0 
n_req = 44848 
total_req = 51265 

Dual Bus Interface Util: 
issued_total_row = 41504 
issued_total_col = 51265 
Row_Bus_Util =  0.056103 
CoL_Bus_Util = 0.069297 
Either_Row_CoL_Bus_Util = 0.116853 
Issued_on_Two_Bus_Simul_Util = 0.008547 
issued_two_Eff = 0.073144 
queue_avg = 1.558007 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.55801

========= L2 cache stats =========
L2_cache_bank[0]: Access = 131159, Miss = 23819, Miss_rate = 0.182, Pending_hits = 176, Reservation_fails = 502
L2_cache_bank[1]: Access = 128024, Miss = 23830, Miss_rate = 0.186, Pending_hits = 186, Reservation_fails = 2994
L2_cache_bank[2]: Access = 133170, Miss = 23897, Miss_rate = 0.179, Pending_hits = 228, Reservation_fails = 3737
L2_cache_bank[3]: Access = 127970, Miss = 23915, Miss_rate = 0.187, Pending_hits = 207, Reservation_fails = 2161
L2_cache_bank[4]: Access = 128753, Miss = 23849, Miss_rate = 0.185, Pending_hits = 163, Reservation_fails = 546
L2_cache_bank[5]: Access = 135969, Miss = 23900, Miss_rate = 0.176, Pending_hits = 201, Reservation_fails = 2122
L2_cache_bank[6]: Access = 134763, Miss = 23825, Miss_rate = 0.177, Pending_hits = 191, Reservation_fails = 3551
L2_cache_bank[7]: Access = 128182, Miss = 23839, Miss_rate = 0.186, Pending_hits = 139, Reservation_fails = 1182
L2_cache_bank[8]: Access = 131998, Miss = 23889, Miss_rate = 0.181, Pending_hits = 226, Reservation_fails = 2218
L2_cache_bank[9]: Access = 127551, Miss = 23844, Miss_rate = 0.187, Pending_hits = 154, Reservation_fails = 3242
L2_cache_bank[10]: Access = 130852, Miss = 23869, Miss_rate = 0.182, Pending_hits = 172, Reservation_fails = 139
L2_cache_bank[11]: Access = 128465, Miss = 23945, Miss_rate = 0.186, Pending_hits = 246, Reservation_fails = 6924
L2_cache_bank[12]: Access = 135820, Miss = 23868, Miss_rate = 0.176, Pending_hits = 178, Reservation_fails = 2480
L2_cache_bank[13]: Access = 128608, Miss = 23817, Miss_rate = 0.185, Pending_hits = 158, Reservation_fails = 2473
L2_cache_bank[14]: Access = 144937, Miss = 23974, Miss_rate = 0.165, Pending_hits = 185, Reservation_fails = 739
L2_cache_bank[15]: Access = 125287, Miss = 23921, Miss_rate = 0.191, Pending_hits = 161, Reservation_fails = 3245
L2_cache_bank[16]: Access = 133489, Miss = 23829, Miss_rate = 0.179, Pending_hits = 238, Reservation_fails = 6004
L2_cache_bank[17]: Access = 135315, Miss = 23877, Miss_rate = 0.176, Pending_hits = 185, Reservation_fails = 2307
L2_cache_bank[18]: Access = 132410, Miss = 23946, Miss_rate = 0.181, Pending_hits = 237, Reservation_fails = 3582
L2_cache_bank[19]: Access = 142548, Miss = 24047, Miss_rate = 0.169, Pending_hits = 264, Reservation_fails = 2392
L2_cache_bank[20]: Access = 125789, Miss = 23892, Miss_rate = 0.190, Pending_hits = 201, Reservation_fails = 2637
L2_cache_bank[21]: Access = 138547, Miss = 23993, Miss_rate = 0.173, Pending_hits = 267, Reservation_fails = 11387
L2_cache_bank[22]: Access = 130985, Miss = 23862, Miss_rate = 0.182, Pending_hits = 199, Reservation_fails = 1331
L2_cache_bank[23]: Access = 127042, Miss = 23788, Miss_rate = 0.187, Pending_hits = 189, Reservation_fails = 2855
L2_cache_bank[24]: Access = 130532, Miss = 23750, Miss_rate = 0.182, Pending_hits = 176, Reservation_fails = 2670
L2_cache_bank[25]: Access = 128651, Miss = 23977, Miss_rate = 0.186, Pending_hits = 291, Reservation_fails = 6463
L2_cache_bank[26]: Access = 130249, Miss = 23898, Miss_rate = 0.183, Pending_hits = 191, Reservation_fails = 4127
L2_cache_bank[27]: Access = 134738, Miss = 23984, Miss_rate = 0.178, Pending_hits = 231, Reservation_fails = 1983
L2_cache_bank[28]: Access = 129492, Miss = 23907, Miss_rate = 0.185, Pending_hits = 174, Reservation_fails = 2695
L2_cache_bank[29]: Access = 133430, Miss = 23862, Miss_rate = 0.179, Pending_hits = 177, Reservation_fails = 2712
L2_cache_bank[30]: Access = 126438, Miss = 23896, Miss_rate = 0.189, Pending_hits = 210, Reservation_fails = 3130
L2_cache_bank[31]: Access = 129986, Miss = 23966, Miss_rate = 0.184, Pending_hits = 227, Reservation_fails = 4029
L2_cache_bank[32]: Access = 128759, Miss = 23819, Miss_rate = 0.185, Pending_hits = 157, Reservation_fails = 488
L2_cache_bank[33]: Access = 132762, Miss = 23866, Miss_rate = 0.180, Pending_hits = 214, Reservation_fails = 5020
L2_cache_bank[34]: Access = 128308, Miss = 23803, Miss_rate = 0.186, Pending_hits = 168, Reservation_fails = 3137
L2_cache_bank[35]: Access = 130088, Miss = 23854, Miss_rate = 0.183, Pending_hits = 206, Reservation_fails = 4321
L2_cache_bank[36]: Access = 128530, Miss = 23868, Miss_rate = 0.186, Pending_hits = 205, Reservation_fails = 1147
L2_cache_bank[37]: Access = 127526, Miss = 23775, Miss_rate = 0.186, Pending_hits = 191, Reservation_fails = 5239
L2_cache_bank[38]: Access = 129675, Miss = 23904, Miss_rate = 0.184, Pending_hits = 193, Reservation_fails = 2462
L2_cache_bank[39]: Access = 132748, Miss = 23843, Miss_rate = 0.180, Pending_hits = 191, Reservation_fails = 3249
L2_cache_bank[40]: Access = 137147, Miss = 23913, Miss_rate = 0.174, Pending_hits = 231, Reservation_fails = 4255
L2_cache_bank[41]: Access = 131449, Miss = 23838, Miss_rate = 0.181, Pending_hits = 175, Reservation_fails = 709
L2_cache_bank[42]: Access = 128254, Miss = 23965, Miss_rate = 0.187, Pending_hits = 177, Reservation_fails = 874
L2_cache_bank[43]: Access = 131443, Miss = 23863, Miss_rate = 0.182, Pending_hits = 205, Reservation_fails = 2697
L2_cache_bank[44]: Access = 129049, Miss = 23901, Miss_rate = 0.185, Pending_hits = 169, Reservation_fails = 2952
L2_cache_bank[45]: Access = 134401, Miss = 23920, Miss_rate = 0.178, Pending_hits = 159, Reservation_fails = 2640
L2_cache_bank[46]: Access = 128926, Miss = 23881, Miss_rate = 0.185, Pending_hits = 168, Reservation_fails = 840
L2_cache_bank[47]: Access = 128052, Miss = 23789, Miss_rate = 0.186, Pending_hits = 173, Reservation_fails = 3487
L2_total_cache_accesses = 6298266
L2_total_cache_misses = 1146277
L2_total_cache_miss_rate = 0.1820
L2_total_cache_pending_hits = 9410
L2_total_cache_reservation_fails = 142076
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5033678
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9316
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 295154
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 141170
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 732774
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 152
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 127
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 105993
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 29577
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 88734
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2756
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 88
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 779
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 27
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6070922
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 224304
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2880
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 141170
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 127
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 779
L2_cache_data_port_util = 0.103
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=6298266
icnt_total_pkts_simt_to_mem=6296026
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.49527
	minimum = 5
	maximum = 108
Network latency average = 5.278
	minimum = 5
	maximum = 108
Slowest packet = 8686252
Flit latency average = 5.278
	minimum = 5
	maximum = 108
Slowest flit = 8686252
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.133294
	minimum = 0.116449 (at node 55)
	maximum = 0.161543 (at node 3)
Accepted packet rate average = 0.133294
	minimum = 0.116449 (at node 55)
	maximum = 0.161543 (at node 3)
Injected flit rate average = 0.133294
	minimum = 0.116449 (at node 55)
	maximum = 0.161543 (at node 3)
Accepted flit rate average= 0.133294
	minimum = 0.116449 (at node 55)
	maximum = 0.161543 (at node 3)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.57969 (6 samples)
	minimum = 5 (6 samples)
	maximum = 303 (6 samples)
Network latency average = 5.40975 (6 samples)
	minimum = 5 (6 samples)
	maximum = 300.167 (6 samples)
Flit latency average = 5.40975 (6 samples)
	minimum = 5 (6 samples)
	maximum = 300.167 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.20043 (6 samples)
	minimum = 0.180068 (6 samples)
	maximum = 0.235152 (6 samples)
Accepted packet rate average = 0.20043 (6 samples)
	minimum = 0.180068 (6 samples)
	maximum = 0.235602 (6 samples)
Injected flit rate average = 0.20043 (6 samples)
	minimum = 0.180068 (6 samples)
	maximum = 0.235152 (6 samples)
Accepted flit rate average = 0.20043 (6 samples)
	minimum = 0.180068 (6 samples)
	maximum = 0.235602 (6 samples)
Injected packet size average = 1 (6 samples)
Accepted packet size average = 1 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 12 hrs, 8 min, 41 sec (43721 sec)
gpgpu_simulation_rate = 2136 (inst/sec)
gpgpu_simulation_rate = 23 (cycle/sec)
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc40b347c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc40b347c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc40b347b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc40b347b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc40b347a8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc40b347a4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc40b347e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x401b10 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z9pagerank2PiS_S_PfS0_ii 
GPGPU-Sim PTX: pushing kernel '_Z9pagerank2PiS_S_PfS0_ii' to stream 0, gridDim= (1169,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 64 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache in Volta Archi to 128KB
GPGPU-Sim uArch: Shader 67 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 69 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 71 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 73 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 74 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 76 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 78 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 28 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 30 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 32 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 35 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 36 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 39 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 40 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 43 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 44 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 47 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 48 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 51 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 52 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 54 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 56 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 59 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 60 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 62 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 65 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 66 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 68 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 70 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 72 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 75 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 77 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 79 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 29 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 31 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 33 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 34 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 37 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 38 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 41 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 42 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 45 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 46 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 49 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 50 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 53 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 55 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 57 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 58 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 61 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 63 bind to kernel 7 '_Z9pagerank2PiS_S_PfS0_ii'
Destroy streams for kernel 7: size 0
kernel_name = _Z9pagerank2PiS_S_PfS0_ii 
kernel_launch_uid = 7 
gpu_sim_cycle = 8740
gpu_sim_insn = 7478645
gpu_ipc =     855.6802
gpu_tot_sim_cycle = 1053146
gpu_tot_sim_insn = 100876922
gpu_tot_ipc =      95.7863
gpu_tot_issued_cta = 8183
gpu_occupancy = 78.4746% 
gpu_tot_occupancy = 77.3016% 
max_total_param_size = 0
gpu_stall_dramfull = 184061
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      12.8320
partiton_level_parallism_total  =       6.0848
partiton_level_parallism_util =      14.4173
partiton_level_parallism_util_total  =       7.7293
L2_BW  =     492.7502 GB/Sec
L2_BW_total  =     233.7378 GB/Sec
gpu_total_sim_rate=2281

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 4004242
	L1I_total_cache_misses = 21002
	L1I_total_cache_miss_rate = 0.0052
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 126770
L1D_cache:
	L1D_cache_core[0]: Access = 190930, Miss = 32576, Miss_rate = 0.171, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 190910, Miss = 32470, Miss_rate = 0.170, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 192822, Miss = 32737, Miss_rate = 0.170, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 203134, Miss = 33161, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 199918, Miss = 32783, Miss_rate = 0.164, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 193034, Miss = 31913, Miss_rate = 0.165, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 189862, Miss = 31336, Miss_rate = 0.165, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 192624, Miss = 32037, Miss_rate = 0.166, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 188804, Miss = 31527, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 190939, Miss = 32378, Miss_rate = 0.170, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 190980, Miss = 32305, Miss_rate = 0.169, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 192784, Miss = 32753, Miss_rate = 0.170, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 194696, Miss = 33433, Miss_rate = 0.172, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 194803, Miss = 33180, Miss_rate = 0.170, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 191374, Miss = 32390, Miss_rate = 0.169, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 192011, Miss = 32546, Miss_rate = 0.170, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 193767, Miss = 33093, Miss_rate = 0.171, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 190273, Miss = 32596, Miss_rate = 0.171, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 189523, Miss = 32065, Miss_rate = 0.169, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 194844, Miss = 32889, Miss_rate = 0.169, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 191353, Miss = 32488, Miss_rate = 0.170, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 194715, Miss = 33017, Miss_rate = 0.170, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 194501, Miss = 32847, Miss_rate = 0.169, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 189161, Miss = 31942, Miss_rate = 0.169, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 192640, Miss = 32659, Miss_rate = 0.170, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 193005, Miss = 32632, Miss_rate = 0.169, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 190350, Miss = 32547, Miss_rate = 0.171, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 196891, Miss = 32637, Miss_rate = 0.166, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 192494, Miss = 31670, Miss_rate = 0.165, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 189761, Miss = 31295, Miss_rate = 0.165, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 203021, Miss = 32532, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 189083, Miss = 31482, Miss_rate = 0.166, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 191152, Miss = 31946, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 193816, Miss = 32718, Miss_rate = 0.169, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 190046, Miss = 30951, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 201350, Miss = 32239, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 193233, Miss = 31570, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 192976, Miss = 32175, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 199658, Miss = 32359, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 200079, Miss = 32494, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 7737317
	L1D_total_cache_misses = 1294368
	L1D_total_cache_miss_rate = 0.1673
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.025
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 280560
	L1C_total_cache_misses = 5120
	L1C_total_cache_miss_rate = 0.0182
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 45712
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0
tlb_cache:
	TLB_total_cache_accesses = 0
	TLB_total_cache_misses = 0
	TLB_total_cache_pending_hits = 0
	TLB_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6330797
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 585119
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 522329
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 275440
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 5120
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 45712
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 112152
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 186920
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 3983240
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 21002
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 126770
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 7438245
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 280560
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 299072
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 4004242

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 45712
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 126770
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2088, 1976, 2312, 1862, 1920, 2170, 1780, 2424, 1808, 1612, 1666, 1974, 2226, 2114, 2394, 1666, 1699, 1841, 1729, 1701, 1953, 1701, 2121, 2317, 1645, 1531, 1869, 1309, 1421, 1365, 2371, 1757, 1289, 1240, 1268, 1494, 1354, 1438, 1513, 1240, 930, 1089, 1229, 1100, 1173, 1380, 1378, 1259, 992, 1244, 992, 1132, 1160, 1104, 1160, 1188, 843, 815, 731, 843, 871, 787, 1125, 759, 
gpgpu_n_tot_thrd_icount = 245897920
gpgpu_n_tot_w_icount = 7684310
gpgpu_n_stall_shd_mem = 241462172
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6108306
gpgpu_n_mem_write_global = 299072
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 20289768
gpgpu_n_store_insn = 2392536
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 8977920
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 45712
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:229855280	W0_Idle:8839588	W0_Scoreboard:12818302	W1:1510152	W2:696402	W3:438306	W4:321570	W5:257229	W6:213975	W7:194145	W8:167484	W9:142665	W10:130986	W11:116880	W12:110115	W13:101688	W14:99525	W15:101775	W16:101328	W17:99114	W18:95322	W19:98199	W20:88503	W21:85881	W22:82251	W23:82752	W24:77241	W25:77301	W26:71256	W27:71296	W28:54285	W29:47415	W30:36912	W31:19512	W32:1892845
single_issue_nums: WS0:1913275	WS1:1923211	WS2:1914993	WS3:1932831	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8611080 {8:1076385,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11962880 {40:299072,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 201276840 {40:5031921,}
traffic_breakdown_coretomem[INST_ACC_R] = 5760 {8:720,}
traffic_breakdown_memtocore[CONST_ACC_R] = 6400 {40:160,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 43055400 {40:1076385,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2392576 {8:299072,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 201276840 {40:5031921,}
traffic_breakdown_memtocore[INST_ACC_R] = 115200 {40:2880,}
maxmflatency = 3491 
max_icnt2mem_latency = 2169 
maxmrqlatency = 1607 
max_icnt2sh_latency = 110 
averagemflatency = 178 
avg_icnt2mem_latency = 12 
avg_mrq_latency = 40 
avg_icnt2sh_latency = 7 
mrq_lat_table:411610 	235119 	16335 	22664 	146114 	98420 	50951 	47081 	41199 	9432 	284 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5327685 	958902 	73053 	44149 	3749 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	3444207 	2676170 	218987 	17510 	9005 	13281 	13784 	12109 	3068 	57 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	5847770 	534722 	19972 	4507 	567 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2035 	45 	14 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        40        61        18        32        21        21        33        29 
dram[1]:        64        64        64        64        64        64        64        60        64        56        33        21        24        20        32        47 
dram[2]:        64        64        64        64        64        64        61        48        25        56        22        23        40        32        35        39 
dram[3]:        64        64        64        64        64        64        60        60        52        36        20        23        24        23        35        23 
dram[4]:        64        64        64        64        64        64        64        60        55        24        15        22        34        27        39        30 
dram[5]:        64        64        64        64        64        64        64        60        49        40        24        30        25        20        29        25 
dram[6]:        64        64        64        64        64        64        56        50        30        25        19        19        40        28        24        31 
dram[7]:        64        64        64        64        64        64        56        64        37        32        29        18        23        24        24        26 
dram[8]:        64        64        64        64        64        64        64        61        48        30        16        26        32        33        22        34 
dram[9]:        64        64        64        64        64        64        64        64        52        48        33        33        23        28        16        32 
dram[10]:        64        64        64        64        64        64        61        46        56        47        28        32        48        47        27        31 
dram[11]:        64        64        64        64        64        64        64        56        48        28        20        23        24        20        23        20 
dram[12]:        64        64        64        64        64        64        63        58        38        39        24        20        19        19        34        30 
dram[13]:        64        64        64        64        64        64        64        64        52        36        32        30        21        25        49        30 
dram[14]:        64        64        64        64        64        64        61        61        28        37        23        19        40        36        24        25 
dram[15]:        64        64        64        64        64        64        64        52        40        32        24        22        20        33        37        31 
dram[16]:        64        64        64        64        64        64        64        64        40        53        20        20        23        24        42        27 
dram[17]:        64        64        64        64        64        64        64        61        56        51        28        40        28        22        34        20 
dram[18]:        64        64        64        64        64        64        61        53        38        33        34        20        36        28        24        47 
dram[19]:        64        64        64        64        64        64        60        60        40        36        22        22        19        22        38        21 
dram[20]:        64        64        64        64        64        64        64        60        36        44        18        26        46        20        27        28 
dram[21]:        64        64        64        64        64        64        64        64        36        60        30        23        28        23        34        56 
dram[22]:        64        64        64        64        64        64        53        50        44        32        21        35        43        40        30        25 
dram[23]:        64        64        64        64        64        64        64        58        40        26        32        20        30        18        38        38 
maximum service time to same row:
dram[0]:     17105      9960     11846      7774     11859     26204      6729     13277      9144      8394     10004     10338     25632     16296     11665     62528 
dram[1]:     11459     14435     10011      7998     10361      6710      6547      7557     13014     12175     15881     10619      6012      5527     13966     16349 
dram[2]:     14431     14818     22104      7098     19639     25302      8658     10123      8201      7949      7466     18190      8427     15828     13385     11937 
dram[3]:      9607     17941      5107     12571      8892      6450      9180     10012      8461     11807      6583      7618      7795     10654      9784     12100 
dram[4]:     10964     16586      7819      9111     14276     13010      6028     10008     10064     15108      6136     16365      8231     12239     15346     19841 
dram[5]:     11736     12538     10197      8302      9053      5879     10739      9712      8684     11208     10740     12870      6729     13006     11681     11777 
dram[6]:      6427     15887      6668      9917     12011     12459      5692      4058     11329      8641      7900      5353     15272     31173     14511     13002 
dram[7]:     16421     14855     11337      7235      9796     20774     10900      9106     42610     10774      7168      7412      6922      5221     13821      8770 
dram[8]:     12006     36698      7391      4774     15857     23138     15058     14020      9189     25856      9065      8503     23060      8819     11317     11955 
dram[9]:     17641     14340      4935     13748      9180      9418      5715      8009     12033     11496      9703      6604      7584      8970      7207     12953 
dram[10]:     12029     91102      7441     28526      8681      7541      5930      9354     11731     11156     10334      7809      8228     13351      9199     13418 
dram[11]:      7776     86942     10573      9365      9624      8978      5888     10921      6974      7307      7981      5631     46119      8304     14694      9909 
dram[12]:     13747     15419      7910     13892     18582      9368      9398      7069     13130     10187     11400      7351      6875     11523     13904     10346 
dram[13]:     10052     19037      7558      5701      7217      5450      7872     10646      8455     17984      7075      6805      6926     13131     14073     12521 
dram[14]:     14407     16582      8560     12240      8653      8332      8927     10247     11879     10366      7066      5354     10171     10366     12325     13813 
dram[15]:     16565     14262      5997      6497      7196     10303      8778     11756      9162      4633      5933      9598      9708     19700     13087      8376 
dram[16]:     41296      9960      7230      8102     13061      6458      9508      6965      7564      8864     11187      9650     21775      9848     11066     19570 
dram[17]:     18799     11829     13184      5731     12339      9500      7964      9376      5826     10548     13037     10320     11177      7504     31336      8269 
dram[18]:     53957     35078      6913     14545      9103      7247      7994      7335     11179     13390     15406      9060      9305     24241      8618     37148 
dram[19]:     11993     15965     25087      7467     18257     12589     11089      9391     12120     21985     15482     14317      6677      7730     17833      9259 
dram[20]:     34241      9154      6391      7108      6411     10018      8813      9274     48290     11208      8467      5019     16880     10138     12580      5414 
dram[21]:     12493     11766     29753     25439     10152      9000      9209      7866     10211     11655     12594      9168      4596      6703     13131     17909 
dram[22]:     30491      9969      8960      9240     10385     13302      8833      8933     10408      6942     12353     15114     31195     10377     10329      9930 
dram[23]:     10542     19987      6958     10869      9028      8918      7769      9440      8421     10085     10730      7919      8331      5048     29352     14465 
average row accesses per activate:
dram[0]:  2.308326  2.291191  2.241406  2.419056  2.387019  2.473552  2.323344  2.305271  2.120415  1.965211  2.015801  2.091892  2.153427  2.007294  2.169872  2.236542 
dram[1]:  2.330025  2.256088  2.228794  2.284118  2.358713  2.430195  2.259344  2.246923  2.235690  2.071651  1.988086  2.063407  2.203443  1.981066  2.191129  2.250623 
dram[2]:  2.194876  2.275178  2.183346  2.237184  2.265804  2.398714  2.200298  2.157153  2.025038  1.950437  1.966177  2.069892  2.163833  1.949545  2.090909  2.199025 
dram[3]:  2.271417  2.211279  2.121258  2.220169  2.330751  2.347518  2.127721  2.236280  2.145161  2.101587  2.000000  2.067991  2.117468  1.964235  2.052990  2.203554 
dram[4]:  2.212898  2.283740  2.366942  2.289832  2.524618  2.402419  2.218633  2.214232  2.171149  2.104430  1.976436  2.061538  2.272142  1.967213  2.159019  2.208266 
dram[5]:  2.291667  2.311258  2.206580  2.232540  2.308937  2.492911  2.320287  2.254615  2.066926  2.116707  2.085008  2.167457  2.090170  2.168332  2.122066  2.116225 
dram[6]:  2.269414  2.328619  2.270866  2.340391  2.316770  2.379777  2.163569  2.042807  2.030211  2.141809  1.956427  2.111286  2.186573  2.066813  2.174960  2.033708 
dram[7]:  2.236576  2.250996  2.151026  2.173163  2.251305  2.372425  2.287059  2.225610  2.197044  2.198020  2.071540  2.067991  2.230400  2.158183  2.169464  2.338528 
dram[8]:  2.373847  2.295269  2.252955  2.342062  2.404666  2.323713  2.463087  2.112237  2.099921  2.195242  1.985141  2.036697  2.229233  2.013649  2.138999  2.266109 
dram[9]:  2.168462  2.272293  2.183934  2.428452  2.340392  2.364929  2.226789  2.109274  2.156831  2.148387  2.053869  2.195477  2.110195  2.157613  2.221405  2.169304 
dram[10]:  2.226312  2.517889  2.159759  2.347301  2.349645  2.374803  2.063121  2.204683  2.097331  1.981454  1.989622  2.168396  2.262019  2.203271  2.079571  2.201939 
dram[11]:  2.285134  2.220219  2.158766  2.375828  2.278875  2.264036  2.098925  2.303797  2.143897  2.006061  1.974227  1.910064  1.980700  1.886598  2.167727  2.114331 
dram[12]:  2.398625  2.370000  2.238208  2.298190  2.420065  2.324240  2.181955  2.294072  1.908895  2.146870  2.058824  1.962373  2.159375  2.239808  2.177134  2.166002 
dram[13]:  2.290865  2.298061  2.243902  2.256788  2.349131  2.278539  2.323718  2.270543  2.188679  2.276560  2.027129  2.160856  2.031792  2.106399  2.195793  2.095201 
dram[14]:  2.445211  2.139924  2.171450  2.237025  2.429960  2.342969  2.353420  2.341091  1.946832  1.974016  1.895292  2.031414  2.278939  2.057749  2.032234  2.073643 
dram[15]:  2.295935  2.265079  2.338388  2.367779  2.409127  2.468468  2.384490  2.199547  1.992504  1.908441  2.116352  1.994083  2.007252  2.141654  2.221771  2.023169 
dram[16]:  2.403390  2.151908  2.338816  2.379538  2.370223  2.211581  2.384176  2.322400  2.048202  2.027293  2.037178  2.014200  2.074739  2.085457  2.258118  2.183293 
dram[17]:  2.291935  2.179604  2.250587  2.309984  2.423172  2.304747  2.263813  2.312701  1.985863  2.033384  2.090272  2.060351  2.076580  2.209906  2.158856  2.075194 
dram[18]:  2.165131  2.201734  2.330900  2.303371  2.250187  2.334373  2.363857  2.098837  2.009789  2.132743  2.017937  2.040816  2.023105  2.142422  2.004428  2.066667 
dram[19]:  2.245404  2.259824  2.403814  2.442774  2.355625  2.303982  2.410362  2.269716  2.114400  2.046048  2.154828  2.071429  1.926542  2.110350  2.132445  2.071152 
dram[20]:  2.247040  2.301872  2.388843  2.269384  2.391720  2.350313  2.436303  2.057487  2.199180  2.086005  2.107874  1.978645  2.223548  2.126718  2.287637  2.120158 
dram[21]:  2.210071  2.300081  2.431472  2.225756  2.438312  2.386021  2.377724  2.201220  2.033768  2.168957  2.035661  2.002242  2.157088  2.296989  2.170635  2.150242 
dram[22]:  2.246069  2.173313  2.296000  2.388294  2.495826  2.298542  2.285714  2.283242  2.002990  2.018209  2.125295  2.017804  2.202978  2.262610  2.081351  2.040091 
dram[23]:  2.252209  2.227848  2.281569  2.214668  2.357647  2.298851  2.168639  2.327974  2.051898  2.073725  2.105754  1.939130  2.149569  1.955777  2.221138  1.992593 
average row locality = 1079209/492776 = 2.190060
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      2703      2708      2756      2756      2844      2817      2784      2768      2515      2511      2535      2565      2621      2609      2589      2616 
dram[1]:      2716      2759      2752      2751      2865      2856      2800      2762      2512      2516      2528      2557      2672      2681      2596      2592 
dram[2]:      2724      2756      2749      2800      2841      2848      2794      2751      2525      2532      2530      2552      2656      2641      2594      2588 
dram[3]:      2732      2688      2728      2768      2868      2844      2773      2772      2516      2504      2516      2564      2632      2602      2592      2605 
dram[4]:      2740      2708      2752      2750      2840      2844      2790      2763      2520      2516      2540      2536      2678      2616      2605      2603 
dram[5]:      2705      2695      2768      2788      2859      2852      2752      2769      2512      2504      2553      2600      2684      2677      2592      2592 
dram[6]:      2752      2700      2768      2760      2848      2852      2756      2752      2544      2489      2550      2532      2659      2669      2591      2595 
dram[7]:      2760      2721      2808      2780      2876      2856      2760      2760      2532      2520      2520      2563      2644      2612      2594      2581 
dram[8]:      2727      2712      2748      2751      2852      2844      2775      2756      2525      2532      2528      2519      2650      2659      2576      2588 
dram[9]:      2716      2744      2788      2796      2848      2856      2771      2772      2524      2520      2564      2574      2671      2677      2596      2616 
dram[10]:      2736      2713      2753      2792      2843      2874      2756      2758      2528      2525      2540      2573      2679      2684      2597      2602 
dram[11]:      2710      2728      2756      2757      2860      2848      2772      2755      2508      2504      2537      2532      2627      2601      2604      2580 
dram[12]:      2695      2736      2738      2797      2835      2847      2749      2778      2517      2530      2551      2568      2620      2659      2585      2594 
dram[13]:      2748      2737      2743      2788      2840      2856      2748      2769      2524      2556      2546      2583      2668      2687      2593      2588 
dram[14]:      2728      2712      2761      2772      2862      2860      2740      2757      2529      2515      2553      2572      2691      2671      2591      2563 
dram[15]:      2720      2744      2805      2789      2868      2872      2765      2752      2516      2524      2548      2552      2623      2653      2611      2588 
dram[16]:      2730      2716      2736      2768      2843      2844      2768      2747      2533      2530      2541      2551      2632      2638      2592      2576 
dram[17]:      2735      2752      2760      2756      2820      2869      2754      2721      2523      2536      2544      2553      2649      2667      2598      2564 
dram[18]:      2716      2696      2760      2757      2864      2857      2761      2728      2525      2508      2556      2556      2658      2669      2596      2580 
dram[19]:      2708      2716      2780      2800      2856      2868      2769      2720      2499      2522      2556      2524      2636      2629      2600      2564 
dram[20]:      2739      2724      2756      2732      2864      2860      2764      2737      2539      2524      2533      2543      2651      2642      2599      2568 
dram[21]:      2708      2748      2760      2756      2864      2864      2784      2728      2506      2540      2596      2536      2672      2679      2611      2552 
dram[22]:      2747      2728      2757      2779      2853      2857      2756      2741      2536      2517      2553      2576      2667      2682      2592      2580 
dram[23]:      2704      2713      2788      2780      2865      2861      2772      2736      2505      2500      2564      2532      2603      2600      2608      2575 
total dram reads = 1027977
bank skew: 2876/2489 = 1.16
chip skew: 43033/42679 = 1.01
number of total write accesses:
dram[0]:        97       101       113       113       135       129       162       162       144       144       144       144       144       143       119       126 
dram[1]:       101       113       112       111       140       138       162       159       144       144       142       144       144       144       121       120 
dram[2]:       103       113       109       124       134       136       161       159       144       144       144       143       144       141       120       119 
dram[3]:       105        96       106       116       141       135       159       162       144       144       144       143       144       144       120       123 
dram[4]:       108       101       112       110       134       135       163       162       144       144       144       144       144       144       124       122 
dram[5]:       100        97       116       121       138       137       153       162       144       144       145       144       144       144       120       121 
dram[6]:       112        99       116       114       136       137       154       159       144       139       144       143       142       146       119       120 
dram[7]:       114       104       126       119       143       138       156       160       144       144       144       144       144       144       120       120 
dram[8]:       105       102       111       111       137       135       161       161       144       144       144       145       141       144       117       120 
dram[9]:       103       110       121       123       136       138       155       162       144       144       143       144       144       143       123       126 
dram[10]:       107       102       113       121       134       142       153       161       144       146       144       144       144       145       121       124 
dram[11]:       103       105       113       113       139       136       156       157       144       144       144       144       144       144       123       120 
dram[12]:        97       108       109       124       132       135       153       163       144       145       144       144       144       143       119       120 
dram[13]:       111       108       109       121       134       138       152       160       144       144       144       144       144       144       121       119 
dram[14]:       106       102       114       116       139       139       150       160       144       144       144       144       144       144       120       112 
dram[15]:       104       110       125       121       141       142       156       158       142       144       144       144       145       144       124       119 
dram[16]:       106       103       108       116       134       135       155       156       144       144       144       144       144       144       120       116 
dram[17]:       107       112       114       113       129       141       155       156       146       144       142       144       144       144       120       113 
dram[18]:       103        98       114       113       140       138       156       160       144       143       144       144       144       144       120       117 
dram[19]:       101       102       119       124       138       141       162       158       144       144       144       144       144       144       121       114 
dram[20]:       108       105       113       107       140       139       162       162       144       144       144       144       144       144       121       114 
dram[21]:       101       111       114       113       140       140       162       160       144       143       144       143       143       144       124       110 
dram[22]:       110       106       113       118       137       138       156       161       144       143       144       144       144       144       120       117 
dram[23]:       100       103       121       119       141       139       160       160       144       144       144       144       142       142       124       115 
total dram writes = 51232
bank skew: 163/96 = 1.70
chip skew: 2164/2113 = 1.02
average mf latency per bank:
dram[0]:       1421      1488      1176      1273      1089      1094       916       942       867       775       777       757       731       750      1285      1220
dram[1]:       1745      1539      1380      1230      1069      1000       908       930       913       801       822       775       780       715      1348      1290
dram[2]:       1384      1529      1167      1216       951      1140       922       922       866       856       758       793       682       705      1182      1178
dram[3]:       1538      1507      1365      1158      1031      1056       837       905       786       784       715       736       705       722      1484      1147
dram[4]:       1497      1488      1361      1358      1042      1070       976       895       832       839       822       825       765       729      1460      1369
dram[5]:       1701      1511      1199      1291       946      1085       943       926       756       782       745       764       688       724      1128      1367
dram[6]:       1419      1599      1342      1216      1110      1052       856       854       884       807       706       741       691       695      1399      1214
dram[7]:       1477      1587      1302      1321      1037      1010      1036       868       810       797       725       746       672       707      1794      1247
dram[8]:       1697      1612      1232      1202      1087      1046       903       954       858       889       809       749       756       709      1511      1349
dram[9]:       1694      1535      1234      1437      1099      1047       924      1012       886       845       807       831       743       739      1347      1746
dram[10]:       1271      1815      1161      1528      1173      1090       891       954       794       912       730       833       678       788      1150      1814
dram[11]:       1475      1533      1236      1250      1043      1065       896       877       806       806       792       735       692       660      1225      1298
dram[12]:       1406      1763      1270      1300      1080      1107       895       986       804       906       744       868       740       829      1488      1619
dram[13]:       1515      1606      1290      1177      1082      1164       894       902       796       770       785       775       697       746      1326      1550
dram[14]:       1485      1488      1116      1257      1014      1014       855       900       815       872       741       815       700       722      1407      1583
dram[15]:       1456      1450      1240      1370       991      1047       939       898       855       843       764       784       734       712      1382      1309
dram[16]:       1516      1524      1195      1336       993      1089       904       900       845       875       761       759       698       751      1298      1719
dram[17]:       1484      1464      1227      1153      1048      1099       906       900       806       847       745       751       698       693      1281      1342
dram[18]:       1440      1558      1224      1175      1047      1076       897       817       801       859       733       745       665       724      1165      1309
dram[19]:       1437      1655      1187      1237      1039      1112       979       887       876       841       750       797       684       703      1242      1358
dram[20]:       1857      1616      1334      1290      1167      1024       994       891       869       849       884       766       804       711      1651      1250
dram[21]:       1376      1553      1187      1333      1140      1113       921       944       832       856       756       809       698       816      1372      1609
dram[22]:       1494      1601      1253      1471      1026      1008       930       865       827       772       765       753       702       700      1291      1343
dram[23]:       1367      1525      1258      1283      1159      1032       884       908       791       841       728       738       676       679      1189      1278
maximum mf latency per bank:
dram[0]:       1476      1817      1557      1714      1850      1828      2094      1787      1683      1718      1532      1692      1594      1982      1677      2134
dram[1]:       2036      1793      2401      2097      2184      1967      2491      2304      2231      2199      2062      1986      2552      1802      2153      1890
dram[2]:       1404      1432      1635      1623      1631      1697      1400      1511      1260      1300      1646      1481      2012      1731      1585      2024
dram[3]:       1705      1653      1709      1599      1707      1573      1726      1775      1775      1760      2261      1755      1895      1936      1911      1872
dram[4]:       2158      1936      2283      2046      2223      2338      2320      2738      2177      2094      2188      2095      2538      2346      2664      2069
dram[5]:       1352      2470      1462      2147      1550      2209      1468      2265      1246      2217      1543      2211      1545      2366      1442      2352
dram[6]:       1588      1733      1547      1853      1543      2598      1644      1903      1536      1851      1602      1784      1985      2043      2105      1900
dram[7]:       1469      2342      1408      2320      1938      2797      1289      2451      1593      2479      1450      2652      1683      2489      1723      2767
dram[8]:       2078      1689      2132      1743      2523      1893      2629      1944      2003      1701      2239      2107      2320      1783      2366      1791
dram[9]:       2275      2199      2149      2085      2657      2183      2386      2474      2270      2141      2386      2502      2163      2289      2424      2515
dram[10]:       1093      2564      1026      2580      1371      2817      1539      2845      1019      2641      1326      2806      1503      2731      1394      2768
dram[11]:       1667      1990      1493      1967      1661      2510      1788      2205      1410      2392      1981      2377      1744      2269      1981      2132
dram[12]:       1846      3073      1504      2997      1893      2962      1647      3491      1573      2930      1676      3219      1626      3267      1824      3363
dram[13]:       1855      1982      1711      2134      1838      1945      1767      2187      1666      1897      1777      2396      2036      2162      1735      2288
dram[14]:       1528      1921      1807      1966      1599      2157      1619      2130      1580      2116      1876      2155      1543      2452      1915      1940
dram[15]:       2124      2600      2336      2504      2229      2376      2112      2660      2072      2181      2161      2672      2304      2562      2601      2582
dram[16]:       1680      2257      1921      2229      1958      2430      1707      2542      1607      2155      2300      2477      1679      2625      1931      2143
dram[17]:       2075      1553      2258      1784      1924      1826      2110      1774      1938      1455      1913      1526      2311      1762      2068      1746
dram[18]:       1481      2142      1409      1875      1568      1941      2029      2477      1804      1916      1797      1951      1537      1904      1713      2016
dram[19]:       1705      2064      1809      2162      1878      2081      1860      2107      1715      2455      1701      2031      1824      2317      2007      2153
dram[20]:       2644      1611      2620      1529      2841      1792      2691      1931      2648      1652      2904      1700      2899      1807      2844      1722
dram[21]:       1980      2243      1740      2133      2089      2233      1986      2804      1670      2287      1790      2255      1855      2680      1769      2356
dram[22]:       1804      2076      1840      2091      1878      1805      2046      1780      1984      2065      1774      2126      2224      2553      1949      1986
dram[23]:       1592      2097      1675      2093      2025      1981      1881      2147      1696      2233      2034      2114      2096      2117      1865      2090

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=745977 n_nop=660618 n_act=20242 n_pre=20226 n_ref_event=0 n_req=44817 n_rd=42697 n_rd_L2_A=0 n_write=0 n_wr_bk=8474 bw_util=0.0686
n_activity=452066 dram_eff=0.1132
bk0: 2703a 705102i bk1: 2708a 705142i bk2: 2756a 702563i bk3: 2756a 704382i bk4: 2844a 702968i bk5: 2817a 703648i bk6: 2784a 701180i bk7: 2768a 701796i bk8: 2515a 702083i bk9: 2511a 700192i bk10: 2535a 701932i bk11: 2565a 701780i bk12: 2621a 700266i bk13: 2609a 698879i bk14: 2589a 703859i bk15: 2616a 702762i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.548363
Row_Buffer_Locality_read = 0.557065
Row_Buffer_Locality_write = 0.373113
Bank_Level_Parallism = 2.284608
Bank_Level_Parallism_Col = 1.994471
Bank_Level_Parallism_Ready = 1.672139
write_to_read_ratio_blp_rw_average = 0.078653
GrpLevelPara = 1.449253 

BW Util details:
bwutil = 0.068596 
total_CMD = 745977 
util_bw = 51171 
Wasted_Col = 166770 
Wasted_Row = 106804 
Idle = 421232 

BW Util Bottlenecks: 
RCDc_limit = 191964 
RCDWRc_limit = 6335 
WTRc_limit = 13272 
RTWc_limit = 33324 
CCDLc_limit = 18408 
rwq = 0 
CCDLc_limit_alone = 14458 
WTRc_limit_alone = 11767 
RTWc_limit_alone = 30879 

Commands details: 
total_CMD = 745977 
n_nop = 660618 
Read = 42697 
Write = 0 
L2_Alloc = 0 
L2_WB = 8474 
n_act = 20242 
n_pre = 20226 
n_ref = 0 
n_req = 44817 
total_req = 51171 

Dual Bus Interface Util: 
issued_total_row = 40468 
issued_total_col = 51171 
Row_Bus_Util =  0.054248 
CoL_Bus_Util = 0.068596 
Either_Row_CoL_Bus_Util = 0.114426 
Issued_on_Two_Bus_Simul_Util = 0.008418 
issued_two_Eff = 0.073572 
queue_avg = 1.645612 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.64561
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=745977 n_nop=659976 n_act=20410 n_pre=20394 n_ref_event=0 n_req=45054 n_rd=42915 n_rd_L2_A=0 n_write=0 n_wr_bk=8556 bw_util=0.069
n_activity=452338 dram_eff=0.1138
bk0: 2716a 705542i bk1: 2759a 702503i bk2: 2752a 701991i bk3: 2751a 703283i bk4: 2865a 701408i bk5: 2856a 702025i bk6: 2800a 699757i bk7: 2762a 699372i bk8: 2512a 703697i bk9: 2516a 701955i bk10: 2528a 700246i bk11: 2557a 701229i bk12: 2672a 701831i bk13: 2681a 697929i bk14: 2596a 703907i bk15: 2592a 704601i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.546988
Row_Buffer_Locality_read = 0.553909
Row_Buffer_Locality_write = 0.408135
Bank_Level_Parallism = 2.301988
Bank_Level_Parallism_Col = 2.004102
Bank_Level_Parallism_Ready = 1.703231
write_to_read_ratio_blp_rw_average = 0.077019
GrpLevelPara = 1.452660 

BW Util details:
bwutil = 0.068998 
total_CMD = 745977 
util_bw = 51471 
Wasted_Col = 168076 
Wasted_Row = 106002 
Idle = 420428 

BW Util Bottlenecks: 
RCDc_limit = 194951 
RCDWRc_limit = 5843 
WTRc_limit = 12829 
RTWc_limit = 33510 
CCDLc_limit = 18425 
rwq = 0 
CCDLc_limit_alone = 14689 
WTRc_limit_alone = 11392 
RTWc_limit_alone = 31211 

Commands details: 
total_CMD = 745977 
n_nop = 659976 
Read = 42915 
Write = 0 
L2_Alloc = 0 
L2_WB = 8556 
n_act = 20410 
n_pre = 20394 
n_ref = 0 
n_req = 45054 
total_req = 51471 

Dual Bus Interface Util: 
issued_total_row = 40804 
issued_total_col = 51471 
Row_Bus_Util =  0.054699 
CoL_Bus_Util = 0.068998 
Either_Row_CoL_Bus_Util = 0.115286 
Issued_on_Two_Bus_Simul_Util = 0.008410 
issued_two_Eff = 0.072953 
queue_avg = 1.688150 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.68815
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=745977 n_nop=658805 n_act=21016 n_pre=21000 n_ref_event=0 n_req=45019 n_rd=42881 n_rd_L2_A=0 n_write=0 n_wr_bk=8550 bw_util=0.06894
n_activity=456264 dram_eff=0.1127
bk0: 2724a 703325i bk1: 2756a 703569i bk2: 2749a 702520i bk3: 2800a 699993i bk4: 2841a 701375i bk5: 2848a 702862i bk6: 2794a 701115i bk7: 2751a 700558i bk8: 2525a 700859i bk9: 2532a 700978i bk10: 2530a 701212i bk11: 2552a 702418i bk12: 2656a 701642i bk13: 2641a 699339i bk14: 2594a 703717i bk15: 2588a 704514i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.533175
Row_Buffer_Locality_read = 0.542874
Row_Buffer_Locality_write = 0.338634
Bank_Level_Parallism = 2.267621
Bank_Level_Parallism_Col = 1.933643
Bank_Level_Parallism_Ready = 1.594427
write_to_read_ratio_blp_rw_average = 0.080310
GrpLevelPara = 1.447884 

BW Util details:
bwutil = 0.068944 
total_CMD = 745977 
util_bw = 51431 
Wasted_Col = 172183 
Wasted_Row = 107418 
Idle = 414945 

BW Util Bottlenecks: 
RCDc_limit = 200252 
RCDWRc_limit = 6809 
WTRc_limit = 12715 
RTWc_limit = 34311 
CCDLc_limit = 18749 
rwq = 0 
CCDLc_limit_alone = 14963 
WTRc_limit_alone = 11312 
RTWc_limit_alone = 31928 

Commands details: 
total_CMD = 745977 
n_nop = 658805 
Read = 42881 
Write = 0 
L2_Alloc = 0 
L2_WB = 8550 
n_act = 21016 
n_pre = 21000 
n_ref = 0 
n_req = 45019 
total_req = 51431 

Dual Bus Interface Util: 
issued_total_row = 42016 
issued_total_col = 51431 
Row_Bus_Util =  0.056323 
CoL_Bus_Util = 0.068944 
Either_Row_CoL_Bus_Util = 0.116856 
Issued_on_Two_Bus_Simul_Util = 0.008412 
issued_two_Eff = 0.071984 
queue_avg = 1.481674 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.48167
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=745977 n_nop=659475 n_act=20800 n_pre=20784 n_ref_event=0 n_req=44830 n_rd=42704 n_rd_L2_A=0 n_write=0 n_wr_bk=8504 bw_util=0.06865
n_activity=452565 dram_eff=0.1132
bk0: 2732a 703916i bk1: 2688a 704322i bk2: 2728a 701186i bk3: 2768a 701834i bk4: 2868a 701540i bk5: 2844a 701788i bk6: 2773a 698966i bk7: 2772a 698541i bk8: 2516a 703002i bk9: 2504a 702578i bk10: 2516a 700994i bk11: 2564a 700215i bk12: 2632a 700917i bk13: 2602a 699239i bk14: 2592a 701490i bk15: 2605a 702620i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.536025
Row_Buffer_Locality_read = 0.545382
Row_Buffer_Locality_write = 0.348071
Bank_Level_Parallism = 2.296471
Bank_Level_Parallism_Col = 1.985122
Bank_Level_Parallism_Ready = 1.665111
write_to_read_ratio_blp_rw_average = 0.085239
GrpLevelPara = 1.452683 

BW Util details:
bwutil = 0.068646 
total_CMD = 745977 
util_bw = 51208 
Wasted_Col = 171473 
Wasted_Row = 107092 
Idle = 416204 

BW Util Bottlenecks: 
RCDc_limit = 198343 
RCDWRc_limit = 6837 
WTRc_limit = 13506 
RTWc_limit = 38755 
CCDLc_limit = 19087 
rwq = 0 
CCDLc_limit_alone = 14692 
WTRc_limit_alone = 11857 
RTWc_limit_alone = 36009 

Commands details: 
total_CMD = 745977 
n_nop = 659475 
Read = 42704 
Write = 0 
L2_Alloc = 0 
L2_WB = 8504 
n_act = 20800 
n_pre = 20784 
n_ref = 0 
n_req = 44830 
total_req = 51208 

Dual Bus Interface Util: 
issued_total_row = 41584 
issued_total_col = 51208 
Row_Bus_Util =  0.055744 
CoL_Bus_Util = 0.068646 
Either_Row_CoL_Bus_Util = 0.115958 
Issued_on_Two_Bus_Simul_Util = 0.008432 
issued_two_Eff = 0.072715 
queue_avg = 1.564214 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.56421
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=745977 n_nop=660462 n_act=20338 n_pre=20322 n_ref_event=0 n_req=44936 n_rd=42801 n_rd_L2_A=0 n_write=0 n_wr_bk=8531 bw_util=0.06881
n_activity=448750 dram_eff=0.1144
bk0: 2740a 702947i bk1: 2708a 704551i bk2: 2752a 702790i bk3: 2750a 703248i bk4: 2840a 704535i bk5: 2844a 701346i bk6: 2790a 699343i bk7: 2763a 699560i bk8: 2520a 703150i bk9: 2516a 702496i bk10: 2540a 699368i bk11: 2536a 700045i bk12: 2678a 701733i bk13: 2616a 699452i bk14: 2605a 702527i bk15: 2603a 702727i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.547401
Row_Buffer_Locality_read = 0.556973
Row_Buffer_Locality_write = 0.355503
Bank_Level_Parallism = 2.324246
Bank_Level_Parallism_Col = 2.022672
Bank_Level_Parallism_Ready = 1.660563
write_to_read_ratio_blp_rw_average = 0.081194
GrpLevelPara = 1.462722 

BW Util details:
bwutil = 0.068812 
total_CMD = 745977 
util_bw = 51332 
Wasted_Col = 166024 
Wasted_Row = 105652 
Idle = 422969 

BW Util Bottlenecks: 
RCDc_limit = 192388 
RCDWRc_limit = 6310 
WTRc_limit = 13482 
RTWc_limit = 36129 
CCDLc_limit = 18916 
rwq = 0 
CCDLc_limit_alone = 14658 
WTRc_limit_alone = 11774 
RTWc_limit_alone = 33579 

Commands details: 
total_CMD = 745977 
n_nop = 660462 
Read = 42801 
Write = 0 
L2_Alloc = 0 
L2_WB = 8531 
n_act = 20338 
n_pre = 20322 
n_ref = 0 
n_req = 44936 
total_req = 51332 

Dual Bus Interface Util: 
issued_total_row = 40660 
issued_total_col = 51332 
Row_Bus_Util =  0.054506 
CoL_Bus_Util = 0.068812 
Either_Row_CoL_Bus_Util = 0.114635 
Issued_on_Two_Bus_Simul_Util = 0.008683 
issued_two_Eff = 0.075741 
queue_avg = 1.791712 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.79171
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=745977 n_nop=660148 n_act=20401 n_pre=20385 n_ref_event=0 n_req=45032 n_rd=42902 n_rd_L2_A=0 n_write=0 n_wr_bk=8517 bw_util=0.06893
n_activity=451111 dram_eff=0.114
bk0: 2705a 705094i bk1: 2695a 704672i bk2: 2768a 700522i bk3: 2788a 701529i bk4: 2859a 701141i bk5: 2852a 704008i bk6: 2752a 702372i bk7: 2769a 701068i bk8: 2512a 702853i bk9: 2504a 704034i bk10: 2553a 701176i bk11: 2600a 702256i bk12: 2684a 699434i bk13: 2677a 701693i bk14: 2592a 703869i bk15: 2592a 701780i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.546967
Row_Buffer_Locality_read = 0.556804
Row_Buffer_Locality_write = 0.348826
Bank_Level_Parallism = 2.289988
Bank_Level_Parallism_Col = 1.976305
Bank_Level_Parallism_Ready = 1.628659
write_to_read_ratio_blp_rw_average = 0.081168
GrpLevelPara = 1.451611 

BW Util details:
bwutil = 0.068928 
total_CMD = 745977 
util_bw = 51419 
Wasted_Col = 167234 
Wasted_Row = 105874 
Idle = 421450 

BW Util Bottlenecks: 
RCDc_limit = 193289 
RCDWRc_limit = 6537 
WTRc_limit = 13812 
RTWc_limit = 35252 
CCDLc_limit = 19622 
rwq = 0 
CCDLc_limit_alone = 15357 
WTRc_limit_alone = 12091 
RTWc_limit_alone = 32708 

Commands details: 
total_CMD = 745977 
n_nop = 660148 
Read = 42902 
Write = 0 
L2_Alloc = 0 
L2_WB = 8517 
n_act = 20401 
n_pre = 20385 
n_ref = 0 
n_req = 45032 
total_req = 51419 

Dual Bus Interface Util: 
issued_total_row = 40786 
issued_total_col = 51419 
Row_Bus_Util =  0.054675 
CoL_Bus_Util = 0.068928 
Either_Row_CoL_Bus_Util = 0.115056 
Issued_on_Two_Bus_Simul_Util = 0.008547 
issued_two_Eff = 0.074287 
queue_avg = 1.566925 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.56692
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=745977 n_nop=659665 n_act=20695 n_pre=20679 n_ref_event=0 n_req=44941 n_rd=42817 n_rd_L2_A=0 n_write=0 n_wr_bk=8490 bw_util=0.06878
n_activity=451801 dram_eff=0.1136
bk0: 2752a 702317i bk1: 2700a 705649i bk2: 2768a 701646i bk3: 2760a 703820i bk4: 2848a 700837i bk5: 2852a 701511i bk6: 2756a 700022i bk7: 2752a 697496i bk8: 2544a 699991i bk9: 2489a 703802i bk10: 2550a 699330i bk11: 2532a 703378i bk12: 2659a 701583i bk13: 2669a 700362i bk14: 2591a 703360i bk15: 2595a 701825i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.539507
Row_Buffer_Locality_read = 0.549314
Row_Buffer_Locality_write = 0.341808
Bank_Level_Parallism = 2.316560
Bank_Level_Parallism_Col = 1.989542
Bank_Level_Parallism_Ready = 1.609917
write_to_read_ratio_blp_rw_average = 0.082253
GrpLevelPara = 1.459646 

BW Util details:
bwutil = 0.068778 
total_CMD = 745977 
util_bw = 51307 
Wasted_Col = 168421 
Wasted_Row = 105601 
Idle = 420648 

BW Util Bottlenecks: 
RCDc_limit = 196204 
RCDWRc_limit = 6615 
WTRc_limit = 14696 
RTWc_limit = 36062 
CCDLc_limit = 19470 
rwq = 0 
CCDLc_limit_alone = 15210 
WTRc_limit_alone = 12997 
RTWc_limit_alone = 33501 

Commands details: 
total_CMD = 745977 
n_nop = 659665 
Read = 42817 
Write = 0 
L2_Alloc = 0 
L2_WB = 8490 
n_act = 20695 
n_pre = 20679 
n_ref = 0 
n_req = 44941 
total_req = 51307 

Dual Bus Interface Util: 
issued_total_row = 41374 
issued_total_col = 51307 
Row_Bus_Util =  0.055463 
CoL_Bus_Util = 0.068778 
Either_Row_CoL_Bus_Util = 0.115703 
Issued_on_Two_Bus_Simul_Util = 0.008538 
issued_two_Eff = 0.073790 
queue_avg = 1.641419 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.64142
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=745977 n_nop=660241 n_act=20386 n_pre=20370 n_ref_event=0 n_req=45051 n_rd=42887 n_rd_L2_A=0 n_write=0 n_wr_bk=8656 bw_util=0.06909
n_activity=451611 dram_eff=0.1141
bk0: 2760a 702399i bk1: 2721a 704497i bk2: 2808a 698827i bk3: 2780a 700696i bk4: 2876a 698629i bk5: 2856a 702188i bk6: 2760a 701164i bk7: 2760a 700244i bk8: 2532a 702688i bk9: 2520a 704258i bk10: 2520a 701586i bk11: 2563a 701038i bk12: 2644a 701889i bk13: 2612a 702578i bk14: 2594a 703615i bk15: 2581a 705657i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.547491
Row_Buffer_Locality_read = 0.557208
Row_Buffer_Locality_write = 0.354898
Bank_Level_Parallism = 2.314102
Bank_Level_Parallism_Col = 2.007196
Bank_Level_Parallism_Ready = 1.646548
write_to_read_ratio_blp_rw_average = 0.081241
GrpLevelPara = 1.460025 

BW Util details:
bwutil = 0.069095 
total_CMD = 745977 
util_bw = 51543 
Wasted_Col = 166694 
Wasted_Row = 105314 
Idle = 422426 

BW Util Bottlenecks: 
RCDc_limit = 192311 
RCDWRc_limit = 6542 
WTRc_limit = 14517 
RTWc_limit = 35557 
CCDLc_limit = 19002 
rwq = 0 
CCDLc_limit_alone = 14858 
WTRc_limit_alone = 12778 
RTWc_limit_alone = 33152 

Commands details: 
total_CMD = 745977 
n_nop = 660241 
Read = 42887 
Write = 0 
L2_Alloc = 0 
L2_WB = 8656 
n_act = 20386 
n_pre = 20370 
n_ref = 0 
n_req = 45051 
total_req = 51543 

Dual Bus Interface Util: 
issued_total_row = 40756 
issued_total_col = 51543 
Row_Bus_Util =  0.054634 
CoL_Bus_Util = 0.069095 
Either_Row_CoL_Bus_Util = 0.114931 
Issued_on_Two_Bus_Simul_Util = 0.008798 
issued_two_Eff = 0.076549 
queue_avg = 1.680811 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.68081
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=745977 n_nop=660709 n_act=20250 n_pre=20234 n_ref_event=0 n_req=44864 n_rd=42742 n_rd_L2_A=0 n_write=0 n_wr_bk=8476 bw_util=0.06866
n_activity=450324 dram_eff=0.1137
bk0: 2727a 704268i bk1: 2712a 704132i bk2: 2748a 703094i bk3: 2751a 703764i bk4: 2852a 702588i bk5: 2844a 700755i bk6: 2775a 702259i bk7: 2756a 697951i bk8: 2525a 701747i bk9: 2532a 703768i bk10: 2528a 699924i bk11: 2519a 701844i bk12: 2650a 702883i bk13: 2659a 699340i bk14: 2576a 703073i bk15: 2588a 704557i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.548636
Row_Buffer_Locality_read = 0.558257
Row_Buffer_Locality_write = 0.354854
Bank_Level_Parallism = 2.309818
Bank_Level_Parallism_Col = 2.010876
Bank_Level_Parallism_Ready = 1.640693
write_to_read_ratio_blp_rw_average = 0.083267
GrpLevelPara = 1.459634 

BW Util details:
bwutil = 0.068659 
total_CMD = 745977 
util_bw = 51218 
Wasted_Col = 165946 
Wasted_Row = 105177 
Idle = 423636 

BW Util Bottlenecks: 
RCDc_limit = 191854 
RCDWRc_limit = 6304 
WTRc_limit = 14230 
RTWc_limit = 36335 
CCDLc_limit = 19404 
rwq = 0 
CCDLc_limit_alone = 14879 
WTRc_limit_alone = 12441 
RTWc_limit_alone = 33599 

Commands details: 
total_CMD = 745977 
n_nop = 660709 
Read = 42742 
Write = 0 
L2_Alloc = 0 
L2_WB = 8476 
n_act = 20250 
n_pre = 20234 
n_ref = 0 
n_req = 44864 
total_req = 51218 

Dual Bus Interface Util: 
issued_total_row = 40484 
issued_total_col = 51218 
Row_Bus_Util =  0.054270 
CoL_Bus_Util = 0.068659 
Either_Row_CoL_Bus_Util = 0.114304 
Issued_on_Two_Bus_Simul_Util = 0.008625 
issued_two_Eff = 0.075456 
queue_avg = 1.713509 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.71351
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=745977 n_nop=659897 n_act=20498 n_pre=20482 n_ref_event=0 n_req=45192 n_rd=43033 n_rd_L2_A=0 n_write=0 n_wr_bk=8627 bw_util=0.06925
n_activity=451729 dram_eff=0.1144
bk0: 2716a 702826i bk1: 2744a 702529i bk2: 2788a 700347i bk3: 2796a 703545i bk4: 2848a 701310i bk5: 2856a 702156i bk6: 2771a 701108i bk7: 2772a 697310i bk8: 2524a 702496i bk9: 2520a 702894i bk10: 2564a 700059i bk11: 2574a 702054i bk12: 2671a 699963i bk13: 2677a 701197i bk14: 2596a 703386i bk15: 2616a 702461i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.546424
Row_Buffer_Locality_read = 0.555922
Row_Buffer_Locality_write = 0.357110
Bank_Level_Parallism = 2.315894
Bank_Level_Parallism_Col = 2.013783
Bank_Level_Parallism_Ready = 1.703039
write_to_read_ratio_blp_rw_average = 0.079091
GrpLevelPara = 1.449691 

BW Util details:
bwutil = 0.069251 
total_CMD = 745977 
util_bw = 51660 
Wasted_Col = 168035 
Wasted_Row = 106392 
Idle = 419890 

BW Util Bottlenecks: 
RCDc_limit = 194327 
RCDWRc_limit = 6222 
WTRc_limit = 13316 
RTWc_limit = 34562 
CCDLc_limit = 18753 
rwq = 0 
CCDLc_limit_alone = 14820 
WTRc_limit_alone = 11798 
RTWc_limit_alone = 32147 

Commands details: 
total_CMD = 745977 
n_nop = 659897 
Read = 43033 
Write = 0 
L2_Alloc = 0 
L2_WB = 8627 
n_act = 20498 
n_pre = 20482 
n_ref = 0 
n_req = 45192 
total_req = 51660 

Dual Bus Interface Util: 
issued_total_row = 40980 
issued_total_col = 51660 
Row_Bus_Util =  0.054935 
CoL_Bus_Util = 0.069251 
Either_Row_CoL_Bus_Util = 0.115392 
Issued_on_Two_Bus_Simul_Util = 0.008794 
issued_two_Eff = 0.076208 
queue_avg = 1.713663 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.71366
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=745977 n_nop=659628 n_act=20535 n_pre=20519 n_ref_event=0 n_req=45098 n_rd=42953 n_rd_L2_A=0 n_write=0 n_wr_bk=8560 bw_util=0.06905
n_activity=451334 dram_eff=0.1141
bk0: 2736a 702920i bk1: 2713a 707281i bk2: 2753a 701914i bk3: 2792a 702928i bk4: 2843a 701495i bk5: 2874a 701611i bk6: 2756a 698949i bk7: 2758a 701448i bk8: 2528a 701486i bk9: 2525a 700535i bk10: 2540a 699894i bk11: 2573a 703265i bk12: 2679a 702465i bk13: 2684a 701685i bk14: 2597a 702510i bk15: 2602a 704590i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.544658
Row_Buffer_Locality_read = 0.553465
Row_Buffer_Locality_write = 0.368298
Bank_Level_Parallism = 2.294282
Bank_Level_Parallism_Col = 1.964164
Bank_Level_Parallism_Ready = 1.589754
write_to_read_ratio_blp_rw_average = 0.077531
GrpLevelPara = 1.453943 

BW Util details:
bwutil = 0.069054 
total_CMD = 745977 
util_bw = 51513 
Wasted_Col = 167928 
Wasted_Row = 105608 
Idle = 420928 

BW Util Bottlenecks: 
RCDc_limit = 195282 
RCDWRc_limit = 6412 
WTRc_limit = 15805 
RTWc_limit = 31870 
CCDLc_limit = 19766 
rwq = 0 
CCDLc_limit_alone = 15501 
WTRc_limit_alone = 13808 
RTWc_limit_alone = 29602 

Commands details: 
total_CMD = 745977 
n_nop = 659628 
Read = 42953 
Write = 0 
L2_Alloc = 0 
L2_WB = 8560 
n_act = 20535 
n_pre = 20519 
n_ref = 0 
n_req = 45098 
total_req = 51513 

Dual Bus Interface Util: 
issued_total_row = 41054 
issued_total_col = 51513 
Row_Bus_Util =  0.055034 
CoL_Bus_Util = 0.069054 
Either_Row_CoL_Bus_Util = 0.115753 
Issued_on_Two_Bus_Simul_Util = 0.008335 
issued_two_Eff = 0.072010 
queue_avg = 1.712034 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.71203
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=745977 n_nop=659216 n_act=21042 n_pre=21026 n_ref_event=0 n_req=44808 n_rd=42679 n_rd_L2_A=0 n_write=0 n_wr_bk=8510 bw_util=0.06862
n_activity=455421 dram_eff=0.1124
bk0: 2710a 705362i bk1: 2728a 703484i bk2: 2756a 702275i bk3: 2757a 704828i bk4: 2860a 701124i bk5: 2848a 701666i bk6: 2772a 698446i bk7: 2755a 702047i bk8: 2508a 703050i bk9: 2504a 701096i bk10: 2537a 699652i bk11: 2532a 699301i bk12: 2627a 698860i bk13: 2601a 698452i bk14: 2604a 702510i bk15: 2580a 702889i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.530396
Row_Buffer_Locality_read = 0.539118
Row_Buffer_Locality_write = 0.355566
Bank_Level_Parallism = 2.284854
Bank_Level_Parallism_Col = 1.950095
Bank_Level_Parallism_Ready = 1.605228
write_to_read_ratio_blp_rw_average = 0.079124
GrpLevelPara = 1.449615 

BW Util details:
bwutil = 0.068620 
total_CMD = 745977 
util_bw = 51189 
Wasted_Col = 171702 
Wasted_Row = 107720 
Idle = 415366 

BW Util Bottlenecks: 
RCDc_limit = 200069 
RCDWRc_limit = 6625 
WTRc_limit = 14223 
RTWc_limit = 33135 
CCDLc_limit = 18640 
rwq = 0 
CCDLc_limit_alone = 14697 
WTRc_limit_alone = 12483 
RTWc_limit_alone = 30932 

Commands details: 
total_CMD = 745977 
n_nop = 659216 
Read = 42679 
Write = 0 
L2_Alloc = 0 
L2_WB = 8510 
n_act = 21042 
n_pre = 21026 
n_ref = 0 
n_req = 44808 
total_req = 51189 

Dual Bus Interface Util: 
issued_total_row = 42068 
issued_total_col = 51189 
Row_Bus_Util =  0.056393 
CoL_Bus_Util = 0.068620 
Either_Row_CoL_Bus_Util = 0.116305 
Issued_on_Two_Bus_Simul_Util = 0.008708 
issued_two_Eff = 0.074872 
queue_avg = 1.517470 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.51747
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=745977 n_nop=660389 n_act=20385 n_pre=20369 n_ref_event=0 n_req=44923 n_rd=42799 n_rd_L2_A=0 n_write=0 n_wr_bk=8484 bw_util=0.06875
n_activity=450498 dram_eff=0.1138
bk0: 2695a 706847i bk1: 2736a 704987i bk2: 2738a 702629i bk3: 2797a 702292i bk4: 2835a 702434i bk5: 2847a 701720i bk6: 2749a 700170i bk7: 2778a 699921i bk8: 2517a 699103i bk9: 2530a 701607i bk10: 2551a 700251i bk11: 2568a 698841i bk12: 2620a 701960i bk13: 2659a 702148i bk14: 2585a 704637i bk15: 2594a 702960i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.546224
Row_Buffer_Locality_read = 0.553354
Row_Buffer_Locality_write = 0.402542
Bank_Level_Parallism = 2.316139
Bank_Level_Parallism_Col = 2.002138
Bank_Level_Parallism_Ready = 1.672874
write_to_read_ratio_blp_rw_average = 0.077369
GrpLevelPara = 1.455778 

BW Util details:
bwutil = 0.068746 
total_CMD = 745977 
util_bw = 51283 
Wasted_Col = 166463 
Wasted_Row = 105226 
Idle = 423005 

BW Util Bottlenecks: 
RCDc_limit = 193764 
RCDWRc_limit = 5821 
WTRc_limit = 13160 
RTWc_limit = 32912 
CCDLc_limit = 18226 
rwq = 0 
CCDLc_limit_alone = 14492 
WTRc_limit_alone = 11666 
RTWc_limit_alone = 30672 

Commands details: 
total_CMD = 745977 
n_nop = 660389 
Read = 42799 
Write = 0 
L2_Alloc = 0 
L2_WB = 8484 
n_act = 20385 
n_pre = 20369 
n_ref = 0 
n_req = 44923 
total_req = 51283 

Dual Bus Interface Util: 
issued_total_row = 40754 
issued_total_col = 51283 
Row_Bus_Util =  0.054632 
CoL_Bus_Util = 0.068746 
Either_Row_CoL_Bus_Util = 0.114733 
Issued_on_Two_Bus_Simul_Util = 0.008645 
issued_two_Eff = 0.075349 
queue_avg = 1.749140 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.74914
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=745977 n_nop=660100 n_act=20414 n_pre=20398 n_ref_event=0 n_req=45111 n_rd=42974 n_rd_L2_A=0 n_write=0 n_wr_bk=8545 bw_util=0.06906
n_activity=451918 dram_eff=0.114
bk0: 2748a 703445i bk1: 2737a 702564i bk2: 2743a 702602i bk3: 2788a 700842i bk4: 2840a 701847i bk5: 2856a 701269i bk6: 2748a 702290i bk7: 2769a 700607i bk8: 2524a 702783i bk9: 2556a 704017i bk10: 2546a 700402i bk11: 2583a 701166i bk12: 2668a 698324i bk13: 2687a 699406i bk14: 2593a 703279i bk15: 2588a 702251i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.547472
Row_Buffer_Locality_read = 0.555522
Row_Buffer_Locality_write = 0.385587
Bank_Level_Parallism = 2.320127
Bank_Level_Parallism_Col = 2.024901
Bank_Level_Parallism_Ready = 1.663037
write_to_read_ratio_blp_rw_average = 0.075859
GrpLevelPara = 1.460510 

BW Util details:
bwutil = 0.069062 
total_CMD = 745977 
util_bw = 51519 
Wasted_Col = 166873 
Wasted_Row = 106439 
Idle = 421146 

BW Util Bottlenecks: 
RCDc_limit = 194013 
RCDWRc_limit = 5920 
WTRc_limit = 13991 
RTWc_limit = 34753 
CCDLc_limit = 18890 
rwq = 0 
CCDLc_limit_alone = 14828 
WTRc_limit_alone = 12315 
RTWc_limit_alone = 32367 

Commands details: 
total_CMD = 745977 
n_nop = 660100 
Read = 42974 
Write = 0 
L2_Alloc = 0 
L2_WB = 8545 
n_act = 20414 
n_pre = 20398 
n_ref = 0 
n_req = 45111 
total_req = 51519 

Dual Bus Interface Util: 
issued_total_row = 40812 
issued_total_col = 51519 
Row_Bus_Util =  0.054709 
CoL_Bus_Util = 0.069062 
Either_Row_CoL_Bus_Util = 0.115120 
Issued_on_Two_Bus_Simul_Util = 0.008652 
issued_two_Eff = 0.075154 
queue_avg = 1.739578 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.73958
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=745977 n_nop=659297 n_act=20794 n_pre=20778 n_ref_event=0 n_req=44999 n_rd=42877 n_rd_L2_A=0 n_write=0 n_wr_bk=8488 bw_util=0.06886
n_activity=454948 dram_eff=0.1129
bk0: 2728a 705839i bk1: 2712a 702267i bk2: 2761a 701938i bk3: 2772a 700983i bk4: 2862a 702881i bk5: 2860a 702090i bk6: 2740a 702887i bk7: 2757a 702257i bk8: 2529a 699649i bk9: 2515a 700874i bk10: 2553a 697989i bk11: 2572a 699613i bk12: 2691a 703089i bk13: 2671a 699224i bk14: 2591a 701808i bk15: 2563a 702995i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.537901
Row_Buffer_Locality_read = 0.547030
Row_Buffer_Locality_write = 0.353440
Bank_Level_Parallism = 2.288658
Bank_Level_Parallism_Col = 1.970806
Bank_Level_Parallism_Ready = 1.626302
write_to_read_ratio_blp_rw_average = 0.080359
GrpLevelPara = 1.452157 

BW Util details:
bwutil = 0.068856 
total_CMD = 745977 
util_bw = 51365 
Wasted_Col = 170843 
Wasted_Row = 107351 
Idle = 416418 

BW Util Bottlenecks: 
RCDc_limit = 198207 
RCDWRc_limit = 6808 
WTRc_limit = 13309 
RTWc_limit = 36971 
CCDLc_limit = 19321 
rwq = 0 
CCDLc_limit_alone = 15074 
WTRc_limit_alone = 11675 
RTWc_limit_alone = 34358 

Commands details: 
total_CMD = 745977 
n_nop = 659297 
Read = 42877 
Write = 0 
L2_Alloc = 0 
L2_WB = 8488 
n_act = 20794 
n_pre = 20778 
n_ref = 0 
n_req = 44999 
total_req = 51365 

Dual Bus Interface Util: 
issued_total_row = 41572 
issued_total_col = 51365 
Row_Bus_Util =  0.055728 
CoL_Bus_Util = 0.068856 
Either_Row_CoL_Bus_Util = 0.116197 
Issued_on_Two_Bus_Simul_Util = 0.008388 
issued_two_Eff = 0.072185 
queue_avg = 1.591198 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.5912
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=745977 n_nop=659669 n_act=20600 n_pre=20584 n_ref_event=0 n_req=45093 n_rd=42930 n_rd_L2_A=0 n_write=0 n_wr_bk=8649 bw_util=0.06914
n_activity=451717 dram_eff=0.1142
bk0: 2720a 703452i bk1: 2744a 702841i bk2: 2805a 702197i bk3: 2789a 702652i bk4: 2868a 701023i bk5: 2872a 702032i bk6: 2765a 702201i bk7: 2752a 700288i bk8: 2516a 700689i bk9: 2524a 698593i bk10: 2548a 701975i bk11: 2552a 699088i bk12: 2623a 698054i bk13: 2653a 701560i bk14: 2611a 703852i bk15: 2588a 700063i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.543166
Row_Buffer_Locality_read = 0.550664
Row_Buffer_Locality_write = 0.394360
Bank_Level_Parallism = 2.329429
Bank_Level_Parallism_Col = 2.032174
Bank_Level_Parallism_Ready = 1.695283
write_to_read_ratio_blp_rw_average = 0.075407
GrpLevelPara = 1.462227 

BW Util details:
bwutil = 0.069143 
total_CMD = 745977 
util_bw = 51579 
Wasted_Col = 167823 
Wasted_Row = 106929 
Idle = 419646 

BW Util Bottlenecks: 
RCDc_limit = 196105 
RCDWRc_limit = 6112 
WTRc_limit = 14185 
RTWc_limit = 34197 
CCDLc_limit = 19111 
rwq = 0 
CCDLc_limit_alone = 15018 
WTRc_limit_alone = 12533 
RTWc_limit_alone = 31756 

Commands details: 
total_CMD = 745977 
n_nop = 659669 
Read = 42930 
Write = 0 
L2_Alloc = 0 
L2_WB = 8649 
n_act = 20600 
n_pre = 20584 
n_ref = 0 
n_req = 45093 
total_req = 51579 

Dual Bus Interface Util: 
issued_total_row = 41184 
issued_total_col = 51579 
Row_Bus_Util =  0.055208 
CoL_Bus_Util = 0.069143 
Either_Row_CoL_Bus_Util = 0.115698 
Issued_on_Two_Bus_Simul_Util = 0.008653 
issued_two_Eff = 0.074790 
queue_avg = 1.752483 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.75248
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=745977 n_nop=660586 n_act=20385 n_pre=20369 n_ref_event=0 n_req=44858 n_rd=42745 n_rd_L2_A=0 n_write=0 n_wr_bk=8452 bw_util=0.06863
n_activity=451907 dram_eff=0.1133
bk0: 2730a 705040i bk1: 2716a 701324i bk2: 2736a 704063i bk3: 2768a 703513i bk4: 2843a 701636i bk5: 2844a 698388i bk6: 2768a 701685i bk7: 2747a 701492i bk8: 2533a 700640i bk9: 2530a 700217i bk10: 2541a 700065i bk11: 2551a 699775i bk12: 2632a 699371i bk13: 2638a 700037i bk14: 2592a 703395i bk15: 2576a 704356i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.545566
Row_Buffer_Locality_read = 0.554147
Row_Buffer_Locality_write = 0.371983
Bank_Level_Parallism = 2.329432
Bank_Level_Parallism_Col = 2.044079
Bank_Level_Parallism_Ready = 1.701643
write_to_read_ratio_blp_rw_average = 0.078459
GrpLevelPara = 1.461262 

BW Util details:
bwutil = 0.068631 
total_CMD = 745977 
util_bw = 51197 
Wasted_Col = 166625 
Wasted_Row = 106503 
Idle = 421652 

BW Util Bottlenecks: 
RCDc_limit = 192929 
RCDWRc_limit = 6037 
WTRc_limit = 13315 
RTWc_limit = 36559 
CCDLc_limit = 18518 
rwq = 0 
CCDLc_limit_alone = 14211 
WTRc_limit_alone = 11666 
RTWc_limit_alone = 33901 

Commands details: 
total_CMD = 745977 
n_nop = 660586 
Read = 42745 
Write = 0 
L2_Alloc = 0 
L2_WB = 8452 
n_act = 20385 
n_pre = 20369 
n_ref = 0 
n_req = 44858 
total_req = 51197 

Dual Bus Interface Util: 
issued_total_row = 40754 
issued_total_col = 51197 
Row_Bus_Util =  0.054632 
CoL_Bus_Util = 0.068631 
Either_Row_CoL_Bus_Util = 0.114469 
Issued_on_Two_Bus_Simul_Util = 0.008794 
issued_two_Eff = 0.076823 
queue_avg = 1.709751 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.70975
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=745977 n_nop=659775 n_act=20547 n_pre=20531 n_ref_event=0 n_req=44925 n_rd=42801 n_rd_L2_A=0 n_write=0 n_wr_bk=8487 bw_util=0.06875
n_activity=452434 dram_eff=0.1134
bk0: 2735a 704484i bk1: 2752a 701440i bk2: 2760a 702219i bk3: 2756a 703603i bk4: 2820a 704169i bk5: 2869a 700743i bk6: 2754a 702059i bk7: 2721a 702553i bk8: 2523a 701495i bk9: 2536a 701206i bk10: 2544a 702140i bk11: 2553a 701407i bk12: 2649a 699937i bk13: 2667a 701708i bk14: 2598a 703910i bk15: 2564a 703663i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.542638
Row_Buffer_Locality_read = 0.551389
Row_Buffer_Locality_write = 0.366290
Bank_Level_Parallism = 2.269830
Bank_Level_Parallism_Col = 1.957178
Bank_Level_Parallism_Ready = 1.621666
write_to_read_ratio_blp_rw_average = 0.079172
GrpLevelPara = 1.444161 

BW Util details:
bwutil = 0.068753 
total_CMD = 745977 
util_bw = 51288 
Wasted_Col = 169285 
Wasted_Row = 107126 
Idle = 418278 

BW Util Bottlenecks: 
RCDc_limit = 196295 
RCDWRc_limit = 6476 
WTRc_limit = 13251 
RTWc_limit = 34385 
CCDLc_limit = 19166 
rwq = 0 
CCDLc_limit_alone = 14974 
WTRc_limit_alone = 11467 
RTWc_limit_alone = 31977 

Commands details: 
total_CMD = 745977 
n_nop = 659775 
Read = 42801 
Write = 0 
L2_Alloc = 0 
L2_WB = 8487 
n_act = 20547 
n_pre = 20531 
n_ref = 0 
n_req = 44925 
total_req = 51288 

Dual Bus Interface Util: 
issued_total_row = 41078 
issued_total_col = 51288 
Row_Bus_Util =  0.055066 
CoL_Bus_Util = 0.068753 
Either_Row_CoL_Bus_Util = 0.115556 
Issued_on_Two_Bus_Simul_Util = 0.008263 
issued_two_Eff = 0.071506 
queue_avg = 1.547249 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.54725
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=745977 n_nop=659273 n_act=20868 n_pre=20852 n_ref_event=0 n_req=44909 n_rd=42787 n_rd_L2_A=0 n_write=0 n_wr_bk=8488 bw_util=0.06874
n_activity=452633 dram_eff=0.1133
bk0: 2716a 702937i bk1: 2696a 702958i bk2: 2760a 703507i bk3: 2757a 702534i bk4: 2864a 700181i bk5: 2857a 701848i bk6: 2761a 702374i bk7: 2728a 700192i bk8: 2525a 700026i bk9: 2508a 702632i bk10: 2556a 700606i bk11: 2556a 701355i bk12: 2658a 698266i bk13: 2669a 701132i bk14: 2596a 701429i bk15: 2580a 702682i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.535327
Row_Buffer_Locality_read = 0.544838
Row_Buffer_Locality_write = 0.343544
Bank_Level_Parallism = 2.302763
Bank_Level_Parallism_Col = 1.973852
Bank_Level_Parallism_Ready = 1.641794
write_to_read_ratio_blp_rw_average = 0.078848
GrpLevelPara = 1.454789 

BW Util details:
bwutil = 0.068735 
total_CMD = 745977 
util_bw = 51275 
Wasted_Col = 170546 
Wasted_Row = 106429 
Idle = 417727 

BW Util Bottlenecks: 
RCDc_limit = 199094 
RCDWRc_limit = 6537 
WTRc_limit = 12974 
RTWc_limit = 34949 
CCDLc_limit = 18577 
rwq = 0 
CCDLc_limit_alone = 14621 
WTRc_limit_alone = 11467 
RTWc_limit_alone = 32500 

Commands details: 
total_CMD = 745977 
n_nop = 659273 
Read = 42787 
Write = 0 
L2_Alloc = 0 
L2_WB = 8488 
n_act = 20868 
n_pre = 20852 
n_ref = 0 
n_req = 44909 
total_req = 51275 

Dual Bus Interface Util: 
issued_total_row = 41720 
issued_total_col = 51275 
Row_Bus_Util =  0.055927 
CoL_Bus_Util = 0.068735 
Either_Row_CoL_Bus_Util = 0.116229 
Issued_on_Two_Bus_Simul_Util = 0.008433 
issued_two_Eff = 0.072557 
queue_avg = 1.579893 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.57989
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=745977 n_nop=660371 n_act=20382 n_pre=20366 n_ref_event=0 n_req=44891 n_rd=42747 n_rd_L2_A=0 n_write=0 n_wr_bk=8576 bw_util=0.0688
n_activity=450540 dram_eff=0.1139
bk0: 2708a 703920i bk1: 2716a 704005i bk2: 2780a 704219i bk3: 2800a 703737i bk4: 2856a 701897i bk5: 2868a 701359i bk6: 2769a 703257i bk7: 2720a 701604i bk8: 2499a 703366i bk9: 2522a 700823i bk10: 2556a 702753i bk11: 2524a 702403i bk12: 2636a 698411i bk13: 2629a 700714i bk14: 2600a 701800i bk15: 2564a 703553i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.545967
Row_Buffer_Locality_read = 0.555127
Row_Buffer_Locality_write = 0.363340
Bank_Level_Parallism = 2.295209
Bank_Level_Parallism_Col = 1.983689
Bank_Level_Parallism_Ready = 1.655164
write_to_read_ratio_blp_rw_average = 0.081104
GrpLevelPara = 1.454741 

BW Util details:
bwutil = 0.068800 
total_CMD = 745977 
util_bw = 51323 
Wasted_Col = 166528 
Wasted_Row = 105737 
Idle = 422389 

BW Util Bottlenecks: 
RCDc_limit = 192460 
RCDWRc_limit = 6397 
WTRc_limit = 13122 
RTWc_limit = 31998 
CCDLc_limit = 18148 
rwq = 0 
CCDLc_limit_alone = 14398 
WTRc_limit_alone = 11668 
RTWc_limit_alone = 29702 

Commands details: 
total_CMD = 745977 
n_nop = 660371 
Read = 42747 
Write = 0 
L2_Alloc = 0 
L2_WB = 8576 
n_act = 20382 
n_pre = 20366 
n_ref = 0 
n_req = 44891 
total_req = 51323 

Dual Bus Interface Util: 
issued_total_row = 40748 
issued_total_col = 51323 
Row_Bus_Util =  0.054624 
CoL_Bus_Util = 0.068800 
Either_Row_CoL_Bus_Util = 0.114757 
Issued_on_Two_Bus_Simul_Util = 0.008666 
issued_two_Eff = 0.075520 
queue_avg = 1.606478 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.60648
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=745977 n_nop=660662 n_act=20238 n_pre=20222 n_ref_event=0 n_req=44910 n_rd=42775 n_rd_L2_A=0 n_write=0 n_wr_bk=8540 bw_util=0.06879
n_activity=444304 dram_eff=0.1155
bk0: 2739a 703662i bk1: 2724a 703554i bk2: 2756a 702737i bk3: 2732a 702741i bk4: 2864a 701365i bk5: 2860a 701990i bk6: 2764a 702707i bk7: 2737a 697027i bk8: 2539a 703218i bk9: 2524a 701180i bk10: 2533a 702048i bk11: 2543a 699421i bk12: 2651a 702253i bk13: 2642a 699893i bk14: 2599a 704898i bk15: 2568a 702907i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.549365
Row_Buffer_Locality_read = 0.557288
Row_Buffer_Locality_write = 0.390632
Bank_Level_Parallism = 2.346630
Bank_Level_Parallism_Col = 2.040405
Bank_Level_Parallism_Ready = 1.708779
write_to_read_ratio_blp_rw_average = 0.077506
GrpLevelPara = 1.462084 

BW Util details:
bwutil = 0.068789 
total_CMD = 745977 
util_bw = 51315 
Wasted_Col = 164474 
Wasted_Row = 103367 
Idle = 426821 

BW Util Bottlenecks: 
RCDc_limit = 191587 
RCDWRc_limit = 5933 
WTRc_limit = 13345 
RTWc_limit = 34037 
CCDLc_limit = 18342 
rwq = 0 
CCDLc_limit_alone = 14427 
WTRc_limit_alone = 11837 
RTWc_limit_alone = 31630 

Commands details: 
total_CMD = 745977 
n_nop = 660662 
Read = 42775 
Write = 0 
L2_Alloc = 0 
L2_WB = 8540 
n_act = 20238 
n_pre = 20222 
n_ref = 0 
n_req = 44910 
total_req = 51315 

Dual Bus Interface Util: 
issued_total_row = 40460 
issued_total_col = 51315 
Row_Bus_Util =  0.054238 
CoL_Bus_Util = 0.068789 
Either_Row_CoL_Bus_Util = 0.114367 
Issued_on_Two_Bus_Simul_Util = 0.008660 
issued_two_Eff = 0.075719 
queue_avg = 1.744406 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.74441
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=745977 n_nop=660167 n_act=20283 n_pre=20267 n_ref_event=0 n_req=45040 n_rd=42904 n_rd_L2_A=0 n_write=0 n_wr_bk=8544 bw_util=0.06897
n_activity=451893 dram_eff=0.1138
bk0: 2708a 703591i bk1: 2748a 703453i bk2: 2760a 705083i bk3: 2756a 701447i bk4: 2864a 701945i bk5: 2864a 701385i bk6: 2784a 702007i bk7: 2728a 700021i bk8: 2506a 700861i bk9: 2540a 703112i bk10: 2596a 699420i bk11: 2536a 700945i bk12: 2672a 699814i bk13: 2679a 702548i bk14: 2611a 702785i bk15: 2552a 703994i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.549667
Row_Buffer_Locality_read = 0.556149
Row_Buffer_Locality_write = 0.419476
Bank_Level_Parallism = 2.293021
Bank_Level_Parallism_Col = 2.011522
Bank_Level_Parallism_Ready = 1.689920
write_to_read_ratio_blp_rw_average = 0.076511
GrpLevelPara = 1.447625 

BW Util details:
bwutil = 0.068967 
total_CMD = 745977 
util_bw = 51448 
Wasted_Col = 167991 
Wasted_Row = 106882 
Idle = 419656 

BW Util Bottlenecks: 
RCDc_limit = 194398 
RCDWRc_limit = 5652 
WTRc_limit = 14191 
RTWc_limit = 33123 
CCDLc_limit = 19160 
rwq = 0 
CCDLc_limit_alone = 15131 
WTRc_limit_alone = 12535 
RTWc_limit_alone = 30750 

Commands details: 
total_CMD = 745977 
n_nop = 660167 
Read = 42904 
Write = 0 
L2_Alloc = 0 
L2_WB = 8544 
n_act = 20283 
n_pre = 20267 
n_ref = 0 
n_req = 45040 
total_req = 51448 

Dual Bus Interface Util: 
issued_total_row = 40550 
issued_total_col = 51448 
Row_Bus_Util =  0.054358 
CoL_Bus_Util = 0.068967 
Either_Row_CoL_Bus_Util = 0.115030 
Issued_on_Two_Bus_Simul_Util = 0.008295 
issued_two_Eff = 0.072113 
queue_avg = 1.792756 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.79276
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=745977 n_nop=659936 n_act=20508 n_pre=20492 n_ref_event=0 n_req=45060 n_rd=42921 n_rd_L2_A=0 n_write=0 n_wr_bk=8556 bw_util=0.06901
n_activity=450387 dram_eff=0.1143
bk0: 2747a 702839i bk1: 2728a 701805i bk2: 2757a 702626i bk3: 2779a 703433i bk4: 2853a 702939i bk5: 2857a 700700i bk6: 2756a 701775i bk7: 2741a 701533i bk8: 2536a 700732i bk9: 2517a 700214i bk10: 2553a 701670i bk11: 2576a 701106i bk12: 2667a 702148i bk13: 2682a 702223i bk14: 2592a 701525i bk15: 2580a 702313i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.544873
Row_Buffer_Locality_read = 0.554018
Row_Buffer_Locality_write = 0.361384
Bank_Level_Parallism = 2.318723
Bank_Level_Parallism_Col = 1.998440
Bank_Level_Parallism_Ready = 1.642967
write_to_read_ratio_blp_rw_average = 0.081967
GrpLevelPara = 1.463642 

BW Util details:
bwutil = 0.069006 
total_CMD = 745977 
util_bw = 51477 
Wasted_Col = 167529 
Wasted_Row = 104927 
Idle = 422044 

BW Util Bottlenecks: 
RCDc_limit = 194284 
RCDWRc_limit = 6671 
WTRc_limit = 14250 
RTWc_limit = 36659 
CCDLc_limit = 18796 
rwq = 0 
CCDLc_limit_alone = 14618 
WTRc_limit_alone = 12587 
RTWc_limit_alone = 34144 

Commands details: 
total_CMD = 745977 
n_nop = 659936 
Read = 42921 
Write = 0 
L2_Alloc = 0 
L2_WB = 8556 
n_act = 20508 
n_pre = 20492 
n_ref = 0 
n_req = 45060 
total_req = 51477 

Dual Bus Interface Util: 
issued_total_row = 41000 
issued_total_col = 51477 
Row_Bus_Util =  0.054961 
CoL_Bus_Util = 0.069006 
Either_Row_CoL_Bus_Util = 0.115340 
Issued_on_Two_Bus_Simul_Util = 0.008628 
issued_two_Eff = 0.074802 
queue_avg = 1.637896 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.6379
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=745977 n_nop=659531 n_act=20760 n_pre=20744 n_ref_event=0 n_req=44848 n_rd=42706 n_rd_L2_A=0 n_write=0 n_wr_bk=8559 bw_util=0.06872
n_activity=453034 dram_eff=0.1132
bk0: 2704a 704389i bk1: 2713a 704088i bk2: 2788a 701931i bk3: 2780a 700935i bk4: 2865a 701969i bk5: 2861a 701105i bk6: 2772a 699295i bk7: 2736a 702215i bk8: 2505a 702887i bk9: 2500a 701187i bk10: 2564a 701349i bk11: 2532a 699072i bk12: 2603a 702173i bk13: 2600a 699012i bk14: 2608a 702805i bk15: 2575a 700347i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.537103
Row_Buffer_Locality_read = 0.546340
Row_Buffer_Locality_write = 0.352941
Bank_Level_Parallism = 2.311554
Bank_Level_Parallism_Col = 1.983242
Bank_Level_Parallism_Ready = 1.658715
write_to_read_ratio_blp_rw_average = 0.082099
GrpLevelPara = 1.452845 

BW Util details:
bwutil = 0.068722 
total_CMD = 745977 
util_bw = 51265 
Wasted_Col = 169649 
Wasted_Row = 106018 
Idle = 419045 

BW Util Bottlenecks: 
RCDc_limit = 197130 
RCDWRc_limit = 6721 
WTRc_limit = 13506 
RTWc_limit = 35107 
CCDLc_limit = 18767 
rwq = 0 
CCDLc_limit_alone = 14841 
WTRc_limit_alone = 11993 
RTWc_limit_alone = 32694 

Commands details: 
total_CMD = 745977 
n_nop = 659531 
Read = 42706 
Write = 0 
L2_Alloc = 0 
L2_WB = 8559 
n_act = 20760 
n_pre = 20744 
n_ref = 0 
n_req = 44848 
total_req = 51265 

Dual Bus Interface Util: 
issued_total_row = 41504 
issued_total_col = 51265 
Row_Bus_Util =  0.055637 
CoL_Bus_Util = 0.068722 
Either_Row_CoL_Bus_Util = 0.115883 
Issued_on_Two_Bus_Simul_Util = 0.008476 
issued_two_Eff = 0.073144 
queue_avg = 1.545077 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.54508

========= L2 cache stats =========
L2_cache_bank[0]: Access = 133503, Miss = 24271, Miss_rate = 0.182, Pending_hits = 176, Reservation_fails = 502
L2_cache_bank[1]: Access = 130360, Miss = 24294, Miss_rate = 0.186, Pending_hits = 186, Reservation_fails = 2994
L2_cache_bank[2]: Access = 135514, Miss = 24337, Miss_rate = 0.180, Pending_hits = 228, Reservation_fails = 3737
L2_cache_bank[3]: Access = 130306, Miss = 24382, Miss_rate = 0.187, Pending_hits = 207, Reservation_fails = 2161
L2_cache_bank[4]: Access = 131097, Miss = 24281, Miss_rate = 0.185, Pending_hits = 163, Reservation_fails = 546
L2_cache_bank[5]: Access = 138305, Miss = 24336, Miss_rate = 0.176, Pending_hits = 201, Reservation_fails = 2122
L2_cache_bank[6]: Access = 137107, Miss = 24293, Miss_rate = 0.177, Pending_hits = 191, Reservation_fails = 3551
L2_cache_bank[7]: Access = 130518, Miss = 24327, Miss_rate = 0.186, Pending_hits = 139, Reservation_fails = 1182
L2_cache_bank[8]: Access = 134342, Miss = 24333, Miss_rate = 0.181, Pending_hits = 226, Reservation_fails = 2218
L2_cache_bank[9]: Access = 129887, Miss = 24312, Miss_rate = 0.187, Pending_hits = 154, Reservation_fails = 3242
L2_cache_bank[10]: Access = 133180, Miss = 24301, Miss_rate = 0.182, Pending_hits = 172, Reservation_fails = 139
L2_cache_bank[11]: Access = 130801, Miss = 24401, Miss_rate = 0.187, Pending_hits = 246, Reservation_fails = 6924
L2_cache_bank[12]: Access = 138148, Miss = 24304, Miss_rate = 0.176, Pending_hits = 178, Reservation_fails = 2480
L2_cache_bank[13]: Access = 130944, Miss = 24265, Miss_rate = 0.185, Pending_hits = 158, Reservation_fails = 2473
L2_cache_bank[14]: Access = 147265, Miss = 24450, Miss_rate = 0.166, Pending_hits = 185, Reservation_fails = 739
L2_cache_bank[15]: Access = 127623, Miss = 24405, Miss_rate = 0.191, Pending_hits = 161, Reservation_fails = 3245
L2_cache_bank[16]: Access = 135817, Miss = 24281, Miss_rate = 0.179, Pending_hits = 238, Reservation_fails = 6004
L2_cache_bank[17]: Access = 137651, Miss = 24345, Miss_rate = 0.177, Pending_hits = 185, Reservation_fails = 2307
L2_cache_bank[18]: Access = 134738, Miss = 24406, Miss_rate = 0.181, Pending_hits = 237, Reservation_fails = 3582
L2_cache_bank[19]: Access = 144884, Miss = 24511, Miss_rate = 0.169, Pending_hits = 264, Reservation_fails = 2392
L2_cache_bank[20]: Access = 128117, Miss = 24344, Miss_rate = 0.190, Pending_hits = 201, Reservation_fails = 2637
L2_cache_bank[21]: Access = 140883, Miss = 24449, Miss_rate = 0.174, Pending_hits = 267, Reservation_fails = 11387
L2_cache_bank[22]: Access = 133313, Miss = 24326, Miss_rate = 0.182, Pending_hits = 199, Reservation_fails = 1331
L2_cache_bank[23]: Access = 129378, Miss = 24272, Miss_rate = 0.188, Pending_hits = 189, Reservation_fails = 2855
L2_cache_bank[24]: Access = 132860, Miss = 24210, Miss_rate = 0.182, Pending_hits = 176, Reservation_fails = 2670
L2_cache_bank[25]: Access = 130995, Miss = 24437, Miss_rate = 0.187, Pending_hits = 291, Reservation_fails = 6463
L2_cache_bank[26]: Access = 132577, Miss = 24346, Miss_rate = 0.184, Pending_hits = 191, Reservation_fails = 4127
L2_cache_bank[27]: Access = 137082, Miss = 24432, Miss_rate = 0.178, Pending_hits = 231, Reservation_fails = 1983
L2_cache_bank[28]: Access = 131820, Miss = 24343, Miss_rate = 0.185, Pending_hits = 174, Reservation_fails = 2695
L2_cache_bank[29]: Access = 135774, Miss = 24310, Miss_rate = 0.179, Pending_hits = 177, Reservation_fails = 2712
L2_cache_bank[30]: Access = 128766, Miss = 24348, Miss_rate = 0.189, Pending_hits = 210, Reservation_fails = 3130
L2_cache_bank[31]: Access = 132330, Miss = 24438, Miss_rate = 0.185, Pending_hits = 227, Reservation_fails = 4029
L2_cache_bank[32]: Access = 131087, Miss = 24255, Miss_rate = 0.185, Pending_hits = 157, Reservation_fails = 488
L2_cache_bank[33]: Access = 135106, Miss = 24338, Miss_rate = 0.180, Pending_hits = 214, Reservation_fails = 5020
L2_cache_bank[34]: Access = 130636, Miss = 24223, Miss_rate = 0.185, Pending_hits = 168, Reservation_fails = 3137
L2_cache_bank[35]: Access = 132432, Miss = 24302, Miss_rate = 0.184, Pending_hits = 206, Reservation_fails = 4321
L2_cache_bank[36]: Access = 130858, Miss = 24300, Miss_rate = 0.186, Pending_hits = 205, Reservation_fails = 1147
L2_cache_bank[37]: Access = 129870, Miss = 24215, Miss_rate = 0.186, Pending_hits = 191, Reservation_fails = 5239
L2_cache_bank[38]: Access = 132011, Miss = 24352, Miss_rate = 0.184, Pending_hits = 193, Reservation_fails = 2462
L2_cache_bank[39]: Access = 135092, Miss = 24323, Miss_rate = 0.180, Pending_hits = 191, Reservation_fails = 3249
L2_cache_bank[40]: Access = 139483, Miss = 24377, Miss_rate = 0.175, Pending_hits = 231, Reservation_fails = 4255
L2_cache_bank[41]: Access = 133793, Miss = 24314, Miss_rate = 0.182, Pending_hits = 175, Reservation_fails = 709
L2_cache_bank[42]: Access = 130590, Miss = 24413, Miss_rate = 0.187, Pending_hits = 177, Reservation_fails = 874
L2_cache_bank[43]: Access = 133787, Miss = 24311, Miss_rate = 0.182, Pending_hits = 205, Reservation_fails = 2697
L2_cache_bank[44]: Access = 131385, Miss = 24325, Miss_rate = 0.185, Pending_hits = 169, Reservation_fails = 2952
L2_cache_bank[45]: Access = 136745, Miss = 24372, Miss_rate = 0.178, Pending_hits = 159, Reservation_fails = 2640
L2_cache_bank[46]: Access = 131262, Miss = 24361, Miss_rate = 0.186, Pending_hits = 168, Reservation_fails = 840
L2_cache_bank[47]: Access = 130396, Miss = 24257, Miss_rate = 0.186, Pending_hits = 173, Reservation_fails = 3487
L2_total_cache_accesses = 6410418
L2_total_cache_misses = 1168128
L2_total_cache_miss_rate = 0.1822
L2_total_cache_pending_hits = 9410
L2_total_cache_reservation_fails = 142076
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 5071051
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9316
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 295156
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 141170
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 732783
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 152
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 127
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 158921
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 35037
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 105114
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2756
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 88
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 779
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 27
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6108306
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 299072
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2880
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 141170
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 127
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 779
L2_cache_data_port_util = 0.104
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=6410418
icnt_total_pkts_simt_to_mem=6408178
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.84795
	minimum = 5
	maximum = 87
Network latency average = 5.66834
	minimum = 5
	maximum = 69
Slowest packet = 12598547
Flit latency average = 5.66834
	minimum = 5
	maximum = 69
Slowest flit = 12733248
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.291637
	minimum = 0.266362 (at node 50)
	maximum = 0.329519 (at node 0)
Accepted packet rate average = 0.291637
	minimum = 0.266362 (at node 50)
	maximum = 0.329519 (at node 0)
Injected flit rate average = 0.291637
	minimum = 0.266362 (at node 50)
	maximum = 0.329519 (at node 0)
Accepted flit rate average= 0.291637
	minimum = 0.266362 (at node 50)
	maximum = 0.329519 (at node 0)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.61801 (7 samples)
	minimum = 5 (7 samples)
	maximum = 272.143 (7 samples)
Network latency average = 5.44669 (7 samples)
	minimum = 5 (7 samples)
	maximum = 267.143 (7 samples)
Flit latency average = 5.44669 (7 samples)
	minimum = 5 (7 samples)
	maximum = 267.143 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.21346 (7 samples)
	minimum = 0.192395 (7 samples)
	maximum = 0.248633 (7 samples)
Accepted packet rate average = 0.21346 (7 samples)
	minimum = 0.192395 (7 samples)
	maximum = 0.249019 (7 samples)
Injected flit rate average = 0.21346 (7 samples)
	minimum = 0.192395 (7 samples)
	maximum = 0.248633 (7 samples)
Accepted flit rate average = 0.21346 (7 samples)
	minimum = 0.192395 (7 samples)
	maximum = 0.249019 (7 samples)
Injected packet size average = 1 (7 samples)
Accepted packet size average = 1 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 12 hrs, 17 min, 1 sec (44221 sec)
gpgpu_simulation_rate = 2281 (inst/sec)
gpgpu_simulation_rate = 23 (cycle/sec)
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc40b347c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc40b347c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc40b347b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc40b347b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc40b347a8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc40b347a4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc40b347e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x4019f0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z9pagerank1PiS_S_PfS0_ii 
GPGPU-Sim PTX: pushing kernel '_Z9pagerank1PiS_S_PfS0_ii' to stream 0, gridDim= (1169,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 32 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache in Volta Archi to 128KB
GPGPU-Sim uArch: Shader 34 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 36 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 38 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 41 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 43 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 44 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 47 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 48 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 51 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 52 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 54 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 57 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 59 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 60 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 62 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 65 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 67 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 69 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 70 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 73 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 74 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 76 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 78 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 29 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 31 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 33 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 35 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 37 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 39 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 40 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 42 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 45 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 46 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 49 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 50 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 53 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 55 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 56 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 58 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 61 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 63 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 64 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 66 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 68 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 71 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 72 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 75 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 77 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 79 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 28 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 30 bind to kernel 8 '_Z9pagerank1PiS_S_PfS0_ii'
Destroy streams for kernel 8: size 0
kernel_name = _Z9pagerank1PiS_S_PfS0_ii 
kernel_launch_uid = 8 
gpu_sim_cycle = 339123
gpu_sim_insn = 24252248
gpu_ipc =      71.5146
gpu_tot_sim_cycle = 1392269
gpu_tot_sim_insn = 125129170
gpu_tot_ipc =      89.8743
gpu_tot_issued_cta = 9352
gpu_occupancy = 77.1307% 
gpu_tot_occupancy = 77.2602% 
max_total_param_size = 0
gpu_stall_dramfull = 205550
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       5.8938
partiton_level_parallism_total  =       6.0383
partiton_level_parallism_util =       7.5148
partiton_level_parallism_util_total  =       7.6772
L2_BW  =     226.3235 GB/Sec
L2_BW_total  =     231.9319 GB/Sec
gpu_total_sim_rate=2160

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5186290
	L1I_total_cache_misses = 21002
	L1I_total_cache_miss_rate = 0.0040
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 126770
L1D_cache:
	L1D_cache_core[0]: Access = 251747, Miss = 40808, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 250867, Miss = 40731, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 253357, Miss = 40887, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 263131, Miss = 41102, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 262588, Miss = 41604, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 252394, Miss = 39954, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 250220, Miss = 39524, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 253210, Miss = 40635, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 249361, Miss = 39932, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 252152, Miss = 41012, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 252568, Miss = 40794, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 254630, Miss = 41597, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 254157, Miss = 41691, Miss_rate = 0.164, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 255824, Miss = 41785, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 251389, Miss = 40742, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 253983, Miss = 41408, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 256145, Miss = 41206, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 248997, Miss = 40196, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 250306, Miss = 40063, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 255896, Miss = 40822, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 250743, Miss = 40549, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 256919, Miss = 41468, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 254821, Miss = 40702, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 248030, Miss = 39595, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 255057, Miss = 40709, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 254331, Miss = 41127, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 250152, Miss = 40700, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 268562, Miss = 41948, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 252610, Miss = 40009, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 249287, Miss = 39240, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 264009, Miss = 41317, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 249191, Miss = 39348, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 261199, Miss = 40915, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 253571, Miss = 40420, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 251037, Miss = 39008, Miss_rate = 0.155, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 260635, Miss = 40021, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 253447, Miss = 39468, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 252585, Miss = 40042, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 259583, Miss = 40600, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 260657, Miss = 40797, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 10179348
	L1D_total_cache_misses = 1624476
	L1D_total_cache_miss_rate = 0.1596
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.025
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 336672
	L1C_total_cache_misses = 5120
	L1C_total_cache_miss_rate = 0.0152
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 45712
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0
tlb_cache:
	TLB_total_cache_accesses = 0
	TLB_total_cache_misses = 0
	TLB_total_cache_pending_hits = 0
	TLB_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8442720
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 742767
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 694789
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 331552
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 5120
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 45712
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 112152
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 186920
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5165288
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 21002
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 126770
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9880276
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 336672
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 299072
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5186290

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 45712
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 126770
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2379, 2491, 3303, 2685, 2491, 3245, 2967, 2939, 2267, 2183, 2265, 2181, 3329, 2405, 2601, 2069, 2001, 2302, 2255, 2143, 2563, 2535, 2535, 2647, 2115, 1973, 2227, 1863, 1947, 1779, 2813, 2171, 1731, 1654, 1794, 1936, 1796, 1768, 1983, 1654, 1109, 1324, 1464, 1279, 1352, 1587, 1809, 1634, 1266, 1602, 1294, 1462, 1462, 1434, 1434, 1490, 1050, 966, 854, 994, 1050, 1022, 1416, 910, 
gpgpu_n_tot_thrd_icount = 318091648
gpgpu_n_tot_w_icount = 9940364
gpgpu_n_stall_shd_mem = 319223686
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8107043
gpgpu_n_mem_write_global = 299072
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 26753957
gpgpu_n_store_insn = 2392536
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 10773504
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 45712
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:303950988	W0_Idle:11363422	W0_Scoreboard:16890046	W1:2013536	W2:928536	W3:584408	W4:428760	W5:342972	W6:285300	W7:258860	W8:223312	W9:190220	W10:174648	W11:155840	W12:146820	W13:135584	W14:132700	W15:135700	W16:135104	W17:132152	W18:127096	W19:130932	W20:118004	W21:114508	W22:109668	W23:110336	W24:102988	W25:103068	W26:95008	W27:95042	W28:72380	W29:63220	W30:49216	W31:26016	W32:2218430
single_issue_nums: WS0:2474678	WS1:2487926	WS2:2476988	WS3:2500772	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11182520 {8:1397815,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11962880 {40:299072,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 268369120 {40:6709228,}
traffic_breakdown_coretomem[INST_ACC_R] = 5760 {8:720,}
traffic_breakdown_memtocore[CONST_ACC_R] = 6400 {40:160,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 55912600 {40:1397815,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2392576 {8:299072,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 268369120 {40:6709228,}
traffic_breakdown_memtocore[INST_ACC_R] = 115200 {40:2880,}
maxmflatency = 3491 
max_icnt2mem_latency = 2169 
maxmrqlatency = 1607 
max_icnt2sh_latency = 110 
averagemflatency = 177 
avg_icnt2mem_latency = 11 
avg_mrq_latency = 39 
avg_icnt2sh_latency = 7 
mrq_lat_table:550292 	313342 	21083 	29599 	196390 	132888 	67716 	61651 	53090 	12024 	408 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	6974241 	1283205 	94673 	50389 	3767 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	4595296 	3465846 	269258 	19762 	10336 	15117 	15343 	12832 	3068 	57 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	7663218 	711136 	25698 	5638 	585 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2694 	60 	18 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        40        61        18        32        21        21        33        29 
dram[1]:        64        64        64        64        64        64        64        60        64        56        33        21        24        22        32        58 
dram[2]:        64        64        64        64        64        64        61        48        25        56        22        23        40        32        35        39 
dram[3]:        64        64        64        64        64        64        60        60        52        36        20        23        24        23        35        23 
dram[4]:        64        64        64        64        64        64        64        60        55        24        16        22        34        27        39        32 
dram[5]:        64        64        64        64        64        64        64        60        49        40        25        30        25        20        29        25 
dram[6]:        64        64        64        64        64        64        56        50        30        25        19        19        40        36        32        31 
dram[7]:        64        64        64        64        64        64        56        64        37        32        29        18        23        24        29        26 
dram[8]:        64        64        64        64        64        64        64        61        48        30        16        26        32        33        56        34 
dram[9]:        64        64        64        64        64        64        64        64        52        48        33        33        24        28        33        32 
dram[10]:        64        64        64        64        64        64        61        46        56        47        30        32        48        47        37        31 
dram[11]:        64        64        64        64        64        64        64        56        48        28        20        23        24        20        41        27 
dram[12]:        64        64        64        64        64        64        63        58        38        39        24        20        19        22        34        30 
dram[13]:        64        64        64        64        64        64        64        64        52        36        32        30        21        29        49        35 
dram[14]:        64        64        64        64        64        64        61        61        28        37        23        20        40        36        24        25 
dram[15]:        64        64        64        64        64        64        64        52        40        32        24        22        20        33        37        31 
dram[16]:        64        64        64        64        64        64        64        64        40        53        20        21        23        24        42        27 
dram[17]:        64        64        64        64        64        64        64        61        56        51        28        40        28        22        34        20 
dram[18]:        64        64        64        64        64        64        61        53        38        33        34        28        36        36        36        47 
dram[19]:        64        64        64        64        64        64        60        60        40        36        24        22        19        22        38        30 
dram[20]:        64        64        64        64        64        64        64        60        36        44        18        26        46        20        27        28 
dram[21]:        64        64        64        64        64        64        64        64        36        60        30        23        28        23        34        56 
dram[22]:        64        64        64        64        64        64        53        50        44        32        26        35        43        40        30        25 
dram[23]:        64        64        64        64        64        64        64        58        40        26        32        22        30        19        38        38 
maximum service time to same row:
dram[0]:     17105      9960     15849      8656     11859     26204      7243     13869      9800     14094     10004     10338     30685     16296     11665     62528 
dram[1]:     11459     14435     10011      7998     10361     11002      6547      7557     13014     14114     15881     10619      6012      5527     13966     18103 
dram[2]:     14431     14818     22385      7098     19639     25302      8658     10123      8201      7949     10034     18190      8427     15828     13385     11937 
dram[3]:      9607     17941      6942     12571      8892     15494      9180     10012      8461     11807      7113     10629      7795     10654      9784     12100 
dram[4]:     10964     16586      7819      9111     14276     13010      6028     10008     11016     15108     11323     23633      8487     12239     15768     19841 
dram[5]:     11736     12538     10197      8302      9053      5879     10739     10231      8684     11208     10740     12870      6871     13006     11681     11777 
dram[6]:      6427     15887      6668      9917     12011     12459      5692      7952     11329      8641      7900      5353     15272     31173     14511     13002 
dram[7]:     16421     14855     11337      7896      9796     20774     10900      9106     42610     12155      7604      7412      6922      6806     13821      8770 
dram[8]:     12006     36698      7391      5795     15857     23138     15058     14020      9189     27392      9065      8503     23060     11981     15086     12207 
dram[9]:     17641     22316      4935     13748      9180      9418      5715     10748     12033     12250      9703      6604      7584      8970     15130     12953 
dram[10]:     12029     91102      7441     28526      9234      9026      8159      9354     11731     11156     16409      7809      8228     13351      9870     13418 
dram[11]:     10642     86942     10573      9365      9624      8978      5888     10921      7380      8615     10180      6323     46119      8304     14694      9909 
dram[12]:     14329     15419      7910     13892     18582      9368      9398      7069     13130     10187     11400      7351      8501     13879     14088     12516 
dram[13]:     10052     19505     14772      7787      8086      9998      7872     10646      8455     17984      8535      7285     10402     13131     14390     12521 
dram[14]:     14407     16582     10876     15762      8653      8332      9674     10247     11879     10366      7066      5354     10171     11582     12325     13813 
dram[15]:     16565     14262      6539      9806      7196     10303     12116     11756      9162      7073      8296      9598      9708     23577     15494      8376 
dram[16]:     41296      9960      8310      8102     13061      8404      9508      6965      9414      8864     11187     13912     24252      9848     13760     19570 
dram[17]:     18799     11829     13184      5731     12339      9500      7964      9376      7319     10548     13037     10320     11177      8037     32252      8269 
dram[18]:     53957     36159      6913     14545      9103      7247      7994      7335     11179     13390     15406      9060      9305     29859     10296     37148 
dram[19]:     11993     15965     25087      7467     18257     12589     11089     12239     12120     26021     15482     14317      7543      9613     17833      9259 
dram[20]:     34241      9154      6391      7108      6654     10018      8813     18108     48290     11208      8467      5119     23566     10138     12580      5414 
dram[21]:     12493     11766     29753     31676     10152      9000      9209      7866     10211     11655     12594      9525      8419      6703     13131     17909 
dram[22]:     30491      9969      8960     17246     12593     13302      8833     12836     11153      6942     12353     15114     35232     10377     10522     12267 
dram[23]:     10542     19987     10790     19790     14916      8918      8556      9440      8421     10085     10730     10185      8331      5048     29352     14465 
average row accesses per activate:
dram[0]:  2.298030  2.290598  2.254867  2.400754  2.350296  2.451593  2.285049  2.315101  2.120958  1.960155  2.006187  2.082468  2.130058  1.987547  2.146762  2.245237 
dram[1]:  2.344140  2.248385  2.246914  2.255608  2.369359  2.435788  2.228249  2.231078  2.215269  2.049740  1.989922  2.056604  2.195093  1.983667  2.200243  2.245963 
dram[2]:  2.198830  2.263158  2.181193  2.233543  2.274713  2.355701  2.151912  2.155815  2.015297  1.922330  1.958265  2.038615  2.154246  1.920684  2.056754  2.169675 
dram[3]:  2.281495  2.213476  2.119620  2.216638  2.281642  2.356043  2.131004  2.220204  2.117085  2.088810  1.991001  2.043182  2.116905  1.935586  2.049887  2.144876 
dram[4]:  2.233255  2.282238  2.382793  2.311178  2.491814  2.394086  2.231597  2.203390  2.131611  2.091392  1.965897  2.041738  2.266867  1.953871  2.169350  2.197703 
dram[5]:  2.284841  2.294335  2.212471  2.229753  2.291523  2.456615  2.331126  2.241676  2.064140  2.111310  2.067816  2.137083  2.080529  2.144324  2.115857  2.089544 
dram[6]:  2.267698  2.289829  2.242849  2.324817  2.331184  2.349675  2.166760  2.045335  2.024915  2.124017  1.952148  2.091974  2.177946  2.107684  2.185611  2.009423 
dram[7]:  2.232789  2.271248  2.174541  2.193072  2.253221  2.362130  2.273684  2.209421  2.190535  2.196904  2.048555  2.060103  2.161910  2.136867  2.195388  2.327085 
dram[8]:  2.355403  2.289458  2.229556  2.308298  2.414797  2.320093  2.485987  2.122338  2.088132  2.180708  1.987172  2.024515  2.188679  2.008611  2.154955  2.229630 
dram[9]:  2.158348  2.278011  2.172356  2.409907  2.357270  2.352802  2.214083  2.156181  2.169616  2.129652  2.055014  2.165868  2.092582  2.168591  2.249534  2.158206 
dram[10]:  2.204651  2.513731  2.169886  2.351662  2.338634  2.350263  2.040441  2.250000  2.104920  1.972823  2.001119  2.140237  2.268072  2.183082  2.087457  2.200726 
dram[11]:  2.253911  2.206795  2.168272  2.341896  2.276705  2.266097  2.096670  2.308928  2.125150  2.012550  1.976217  1.914163  2.001081  1.897875  2.181164  2.105140 
dram[12]:  2.425684  2.351268  2.235294  2.301183  2.407678  2.326507  2.188349  2.299883  1.909483  2.140024  2.053807  1.978630  2.162859  2.226730  2.176116  2.154854 
dram[13]:  2.284002  2.285542  2.244536  2.261960  2.357695  2.259196  2.315191  2.238943  2.184275  2.272324  2.028814  2.153255  2.017195  2.104295  2.170366  2.052871 
dram[14]:  2.421154  2.131818  2.161491  2.253216  2.428138  2.347214  2.324080  2.339555  1.932028  1.996620  1.893572  2.020112  2.260012  2.061404  2.020089  2.064273 
dram[15]:  2.317705  2.255332  2.367532  2.370416  2.419879  2.461444  2.374772  2.198638  1.997177  1.923119  2.105882  1.983960  1.981193  2.133867  2.212121  2.007226 
dram[16]:  2.379484  2.159195  2.343247  2.377778  2.338634  2.200222  2.360606  2.324519  2.044202  2.031909  2.023229  2.002793  2.061384  2.062535  2.257481  2.187348 
dram[17]:  2.278245  2.209249  2.278504  2.296875  2.387508  2.279136  2.265616  2.320412  1.976085  2.015837  2.093146  2.070812  2.065338  2.196952  2.150327  2.064665 
dram[18]:  2.153009  2.219774  2.354167  2.290593  2.219945  2.333917  2.364134  2.104861  2.017584  2.134220  2.011186  2.039750  2.012366  2.150057  2.003874  2.063110 
dram[19]:  2.235364  2.275591  2.401741  2.428216  2.349971  2.279796  2.382550  2.248680  2.122744  2.030928  2.148325  2.066164  1.913223  2.124498  2.137140  2.071926 
dram[20]:  2.246154  2.280266  2.417457  2.266866  2.396531  2.358112  2.429907  2.061333  2.196066  2.079579  2.099941  1.985000  2.216875  2.108400  2.272727  2.120996 
dram[21]:  2.207547  2.297526  2.426945  2.253828  2.456828  2.389254  2.357743  2.210799  2.014840  2.180318  2.037989  2.007303  2.130040  2.277845  2.181329  2.166158 
dram[22]:  2.232300  2.169443  2.301559  2.389233  2.486284  2.284571  2.262113  2.284366  1.982202  2.014205  2.100934  2.007756  2.190088  2.247466  2.081750  2.040863 
dram[23]:  2.255281  2.217494  2.288246  2.220183  2.354877  2.288495  2.165835  2.315126  2.007386  2.075383  2.076125  1.950847  2.109123  1.946610  2.216068  1.983969 
average row locality = 1438483/658725 = 2.183738
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3602      3616      3672      3672      3792      3754      3712      3680      3350      3350      3375      3419      3494      3481      3454      3485 
dram[1]:      3624      3677      3672      3672      3806      3816      3728      3679      3348      3352      3364      3405      3566      3573      3464      3456 
dram[2]:      3624      3676      3660      3736      3781      3788      3723      3663      3365      3372      3374      3400      3537      3517      3463      3448 
dram[3]:      3644      3584      3648      3684      3816      3796      3693      3696      3352      3336      3348      3405      3502      3474      3456      3477 
dram[4]:      3656      3616      3672      3676      3780      3788      3723      3684      3355      3355      3382      3379      3571      3493      3473      3472 
dram[5]:      3605      3596      3680      3720      3816      3808      3668      3689      3348      3336      3405      3456      3579      3567      3456      3456 
dram[6]:      3664      3604      3688      3672      3796      3797      3668      3668      3384      3325      3398      3380      3544      3563      3456      3464 
dram[7]:      3676      3629      3744      3704      3832      3808      3680      3680      3372      3356      3352      3407      3520      3477      3458      3441 
dram[8]:      3632      3620      3668      3664      3800      3792      3691      3672      3362      3380      3371      3358      3524      3540      3432      3452 
dram[9]:      3624      3656      3720      3728      3792      3805      3692      3692      3364      3356      3396      3426      3560      3565      3460      3488 
dram[10]:      3649      3617      3669      3729      3792      3835      3680      3674      3360      3362      3384      3425      3573      3574      3466      3474 
dram[11]:      3610      3629      3676      3678      3820      3796      3696      3669      3340      3336      3381      3376      3510      3469      3472      3444 
dram[12]:      3592      3656      3654      3725      3776      3796      3665      3702      3352      3368      3396      3419      3500      3541      3449      3458 
dram[13]:      3664      3637      3655      3716      3789      3808      3668      3685      3364      3396      3399      3447      3562      3581      3457      3452 
dram[14]:      3636      3616      3677      3698      3818      3816      3652      3673      3361      3352      3402      3424      3589      3568      3459      3416 
dram[15]:      3620      3660      3753      3717      3828      3832      3689      3664      3348      3360      3388      3396      3493      3538      3484      3452 
dram[16]:      3640      3620      3640      3696      3792      3788      3688      3660      3369      3374      3379      3394      3502      3502      3460      3440 
dram[17]:      3648      3672      3684      3672      3764      3821      3674      3624      3359      3372      3384      3405      3538      3556      3460      3424 
dram[18]:      3620      3596      3688      3673      3820      3813      3681      3640      3365      3340      3404      3400      3551      3562      3461      3440 
dram[19]:      3608      3621      3704      3740      3816      3828      3689      3624      3336      3354      3400      3368      3512      3511      3469      3420 
dram[20]:      3652      3628      3672      3652      3820      3812      3684      3649      3381      3362      3380      3381      3539      3523      3464      3424 
dram[21]:      3609      3660      3684      3676      3824      3816      3712      3636      3338      3376      3456      3382      3560      3572      3480      3400 
dram[22]:      3667      3636      3686      3704      3805      3813      3668      3657      3372      3354      3409      3432      3564      3577      3456      3440 
dram[23]:      3604      3615      3713      3712      3820      3813      3692      3644      3341      3332      3408      3380      3464      3457      3476      3435 
total dram reads = 1370175
bank skew: 3835/3325 = 1.15
chip skew: 57324/56902 = 1.01
number of total write accesses:
dram[0]:       130       136       150       150       180       171       216       214       192       192       192       192       191       190       159       168 
dram[1]:       136       152       150       149       184       186       216       212       192       192       190       192       192       192       162       160 
dram[2]:       136       151       144       166       177       179       215       211       192       192       192       190       192       188       161       158 
dram[3]:       141       128       144       153       186       181       211       216       192       192       192       191       192       192       160       165 
dram[4]:       145       136       150       149       177       179       218       216       192       192       192       192       192       192       165       163 
dram[5]:       133       130       152       162       185       184       204       216       192       192       193       192       193       192       160       161 
dram[6]:       148       133       154       150       181       181       204       212       192       186       192       191       189       195       159       161 
dram[7]:       151       139       168       158       190       184       208       213       192       192       192       192       192       192       160       159 
dram[8]:       139       137       149       147       182       180       212       214       192       192       192       193       188       192       156       160 
dram[9]:       138       146       162       164       180       183       207       215       192       192       190       191       192       191       164       168 
dram[10]:       143       136       150       163       179       191       205       214       191       195       192       192       192       194       162       166 
dram[11]:       136       138       151       151       187       181       208       210       192       192       192       192       192       192       164       160 
dram[12]:       129       146       146       164       175       180       204       217       192       193       192       192       192       191       159       160 
dram[13]:       148       141       145       161       179       184       203       213       192       192       192       192       192       192       161       159 
dram[14]:       141       136       151       155       186       186       199       213       192       192       192       192       192       192       161       149 
dram[15]:       137       147       170       161       189       190       208       210       189       192       192       191       194       192       166       159 
dram[16]:       141       137       142       156       179       179       207       208       192       192       192       191       192       192       161       156 
dram[17]:       143       150       153       150       173       188       207       207       194       192       189       192       192       192       159       152 
dram[18]:       137       131       154       150       187       185       208       214       192       190       192       192       192       192       160       156 
dram[19]:       134       136       158       167       186       189       216       210       192       192       192       192       192       192       162       152 
dram[20]:       144       139       150       145       187       185       216       216       192       192       192       192       192       192       161       152 
dram[21]:       135       147       153       151       188       186       216       213       192       191       192       191       191       191       165       146 
dram[22]:       148       141       153       157       183       185       207       215       192       191       192       192       192       192       160       156 
dram[23]:       133       137       161       160       188       185       213       213       192       192       192       192       189       189       165       154 
total dram writes = 68308
bank skew: 218/128 = 1.70
chip skew: 2887/2817 = 1.02
average mf latency per bank:
dram[0]:       1393      1456      1156      1248      1069      1073       895       926       847       758       760       738       708       730      1254      1185
dram[1]:       1698      1509      1348      1206      1043       976       881       907       886       781       799       753       748       690      1290      1251
dram[2]:       1368      1509      1151      1194       936      1124       904       904       853       845       740       772       664       685      1160      1155
dram[3]:       1505      1485      1335      1141      1012      1036       816       885       769       768       690       716       679       699      1445      1119
dram[4]:       1455      1453      1335      1331      1020      1051       954       872       811       816       797       803       737       702      1404      1326
dram[5]:       1683      1473      1183      1260       929      1060       926       902       740       761       726       746       669       697      1106      1327
dram[6]:       1396      1580      1323      1205      1090      1033       838       835       871       787       685       720       670       676      1374      1187
dram[7]:       1457      1532      1285      1295      1022       983      1018       846       795       775       703       716       651       678      1766      1192
dram[8]:       1662      1580      1204      1180      1066      1032       879       934       844       867       784       725       727       694      1470      1317
dram[9]:       1684      1492      1220      1408      1086      1023       905       986       871       820       801       798       722       708      1338      1699
dram[10]:       1259      1746      1151      1481      1160      1050       876       925       785       879       717       796       667       749      1132      1725
dram[11]:       1460      1505      1221      1226      1028      1045       881       855       791       788       772       707       672       634      1200      1253
dram[12]:       1373      1704      1245      1265      1060      1078       877       958       784       880       721       836       713       789      1452      1535
dram[13]:       1491      1578      1271      1152      1064      1146       875       881       780       754       765       747       677       721      1302      1504
dram[14]:       1458      1451      1097      1226       990       989       838       877       796       852       718       780       676       692      1372      1526
dram[15]:       1429      1428      1216      1355       973      1032       921       884       840       835       743       766       713       697      1337      1281
dram[16]:       1488      1485      1175      1303       972      1068       885       873       829       854       740       730       675       722      1264      1660
dram[17]:       1460      1445      1203      1134      1029      1084       886       882       789       834       733       736       676       667      1254      1317
dram[18]:       1427      1531      1208      1160      1033      1065       880       799       792       850       720       725       652       713      1145      1277
dram[19]:       1417      1653      1174      1240      1023      1107       963       877       863       834       731       783       667       692      1218      1365
dram[20]:       1787      1595      1289      1270      1134      1009       963       874       840       832       850       746       769       690      1554      1229
dram[21]:       1349      1536      1159      1312      1119      1096       901       924       813       837       739       791       676       793      1334      1585
dram[22]:       1457      1572      1230      1448      1003       991       911       845       812       759       743       730       685       679      1257      1308
dram[23]:       1341      1488      1235      1252      1138      1014       865       887       773       820       708       712       651       650      1160      1233
maximum mf latency per bank:
dram[0]:       1476      1817      1557      1714      1850      1828      2094      1787      1683      1718      1532      1692      1594      1982      1677      2134
dram[1]:       2036      1793      2401      2097      2184      1967      2491      2304      2231      2199      2062      1986      2552      1802      2153      1890
dram[2]:       1404      1432      1635      1623      1631      1697      1400      1511      1260      1300      1646      1481      2012      1731      1585      2024
dram[3]:       1705      1653      1709      1599      1707      1573      1726      1775      1775      1760      2261      1755      1895      1936      1911      1872
dram[4]:       2158      1936      2283      2046      2223      2338      2320      2738      2177      2094      2188      2095      2538      2346      2664      2069
dram[5]:       1352      2470      1462      2147      1550      2209      1468      2265      1246      2217      1543      2211      1545      2366      1442      2352
dram[6]:       1588      1733      1547      1853      1543      2598      1644      1903      1536      1851      1602      1784      1985      2043      2105      1900
dram[7]:       1469      2342      1408      2320      1938      2797      1289      2451      1593      2479      1450      2652      1683      2489      1723      2767
dram[8]:       2078      1689      2132      1743      2523      1893      2629      1944      2003      1701      2239      2107      2320      1783      2366      1791
dram[9]:       2275      2199      2149      2085      2657      2183      2386      2474      2270      2141      2386      2502      2163      2289      2424      2515
dram[10]:       1199      2564      1144      2580      1371      2817      1539      2845      1377      2641      1326      2806      1703      2731      1394      2768
dram[11]:       1667      1990      1493      1967      1996      2510      1788      2205      1410      2392      1981      2377      1744      2269      1981      2132
dram[12]:       1846      3073      1504      2997      1893      2962      1647      3491      1573      2930      1676      3219      1626      3267      1824      3363
dram[13]:       1855      1982      1711      2134      1838      1945      1767      2187      1666      1897      1777      2396      2036      2162      1735      2288
dram[14]:       1528      1921      1807      1966      1599      2157      1619      2130      1580      2116      1876      2155      1543      2452      1915      1940
dram[15]:       2124      2600      2336      2504      2229      2376      2112      2660      2072      2181      2161      2672      2304      2562      2601      2582
dram[16]:       1680      2257      1921      2229      1958      2430      1707      2542      1607      2155      2300      2477      1679      2625      1931      2143
dram[17]:       2075      1553      2258      1784      1924      1826      2110      1774      1938      1455      1913      1526      2311      1762      2068      1746
dram[18]:       1481      2142      1409      1909      1568      1941      2029      2477      1804      1916      1797      1951      1713      2008      1713      2016
dram[19]:       1705      2064      1809      2162      1878      2081      1860      2107      1715      2455      1701      2031      1824      2317      2007      2153
dram[20]:       2644      1611      2620      1529      2841      1792      2691      1931      2648      1652      2904      1700      2899      1807      2844      1722
dram[21]:       1980      2243      1740      2133      2089      2233      1986      2804      1670      2287      1790      2255      1855      2680      1769      2356
dram[22]:       1804      2076      1840      2091      1878      1805      2046      1780      1984      2065      1774      2126      2224      2553      1949      1986
dram[23]:       1592      2097      1675      2093      2025      1981      1881      2147      1696      2233      2034      2114      2096      2117      1865      2090

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=986189 n_nop=872140 n_act=27118 n_pre=27102 n_ref_event=0 n_req=59731 n_rd=56908 n_rd_L2_A=0 n_write=0 n_wr_bk=11286 bw_util=0.06915
n_activity=603017 dram_eff=0.1131
bk0: 3602a 931961i bk1: 3616a 931603i bk2: 3672a 928722i bk3: 3672a 930921i bk4: 3792a 927936i bk5: 3754a 929561i bk6: 3712a 925577i bk7: 3680a 927388i bk8: 3350a 928100i bk9: 3350a 924872i bk10: 3375a 926915i bk11: 3419a 926810i bk12: 3494a 925258i bk13: 3481a 922688i bk14: 3454a 929463i bk15: 3485a 929114i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.546015
Row_Buffer_Locality_read = 0.554878
Row_Buffer_Locality_write = 0.367340
Bank_Level_Parallism = 2.290038
Bank_Level_Parallism_Col = 1.991811
Bank_Level_Parallism_Ready = 1.666085
write_to_read_ratio_blp_rw_average = 0.078788
GrpLevelPara = 1.449542 

BW Util details:
bwutil = 0.069149 
total_CMD = 986189 
util_bw = 68194 
Wasted_Col = 222855 
Wasted_Row = 142073 
Idle = 553067 

BW Util Bottlenecks: 
RCDc_limit = 257184 
RCDWRc_limit = 8596 
WTRc_limit = 17547 
RTWc_limit = 45460 
CCDLc_limit = 24470 
rwq = 0 
CCDLc_limit_alone = 19211 
WTRc_limit_alone = 15543 
RTWc_limit_alone = 42205 

Commands details: 
total_CMD = 986189 
n_nop = 872140 
Read = 56908 
Write = 0 
L2_Alloc = 0 
L2_WB = 11286 
n_act = 27118 
n_pre = 27102 
n_ref = 0 
n_req = 59731 
total_req = 68194 

Dual Bus Interface Util: 
issued_total_row = 54220 
issued_total_col = 68194 
Row_Bus_Util =  0.054979 
CoL_Bus_Util = 0.069149 
Either_Row_CoL_Bus_Util = 0.115646 
Issued_on_Two_Bus_Simul_Util = 0.008482 
issued_two_Eff = 0.073346 
queue_avg = 1.616254 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.61625
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=986189 n_nop=871410 n_act=27273 n_pre=27257 n_ref_event=0 n_req=60059 n_rd=57202 n_rd_L2_A=0 n_write=0 n_wr_bk=11425 bw_util=0.06959
n_activity=604005 dram_eff=0.1136
bk0: 3624a 932399i bk1: 3677a 928229i bk2: 3672a 928211i bk3: 3672a 928401i bk4: 3806a 927629i bk5: 3816a 927752i bk6: 3728a 924699i bk7: 3679a 924548i bk8: 3348a 930227i bk9: 3352a 926955i bk10: 3364a 925174i bk11: 3405a 926383i bk12: 3566a 927392i bk13: 3573a 922631i bk14: 3464a 930034i bk15: 3456a 930924i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.545897
Row_Buffer_Locality_read = 0.553005
Row_Buffer_Locality_write = 0.403570
Bank_Level_Parallism = 2.295218
Bank_Level_Parallism_Col = 1.996068
Bank_Level_Parallism_Ready = 1.695251
write_to_read_ratio_blp_rw_average = 0.077684
GrpLevelPara = 1.450960 

BW Util details:
bwutil = 0.069588 
total_CMD = 986189 
util_bw = 68627 
Wasted_Col = 224406 
Wasted_Row = 141564 
Idle = 551592 

BW Util Bottlenecks: 
RCDc_limit = 260224 
RCDWRc_limit = 8015 
WTRc_limit = 17666 
RTWc_limit = 44004 
CCDLc_limit = 24665 
rwq = 0 
CCDLc_limit_alone = 19531 
WTRc_limit_alone = 15642 
RTWc_limit_alone = 40894 

Commands details: 
total_CMD = 986189 
n_nop = 871410 
Read = 57202 
Write = 0 
L2_Alloc = 0 
L2_WB = 11425 
n_act = 27273 
n_pre = 27257 
n_ref = 0 
n_req = 60059 
total_req = 68627 

Dual Bus Interface Util: 
issued_total_row = 54530 
issued_total_col = 68627 
Row_Bus_Util =  0.055294 
CoL_Bus_Util = 0.069588 
Either_Row_CoL_Bus_Util = 0.116386 
Issued_on_Two_Bus_Simul_Util = 0.008495 
issued_two_Eff = 0.072992 
queue_avg = 1.658311 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.65831
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=986189 n_nop=869665 n_act=28228 n_pre=28212 n_ref_event=0 n_req=59971 n_rd=57127 n_rd_L2_A=0 n_write=0 n_wr_bk=11374 bw_util=0.06946
n_activity=608919 dram_eff=0.1125
bk0: 3624a 929156i bk1: 3676a 929004i bk2: 3660a 928090i bk3: 3736a 925150i bk4: 3781a 927468i bk5: 3788a 927918i bk6: 3723a 924991i bk7: 3663a 925814i bk8: 3365a 925901i bk9: 3372a 925100i bk10: 3374a 925862i bk11: 3400a 927345i bk12: 3537a 927332i bk13: 3517a 922993i bk14: 3463a 928419i bk15: 3448a 930150i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.529306
Row_Buffer_Locality_read = 0.539097
Row_Buffer_Locality_write = 0.332630
Bank_Level_Parallism = 2.277311
Bank_Level_Parallism_Col = 1.938910
Bank_Level_Parallism_Ready = 1.594911
write_to_read_ratio_blp_rw_average = 0.080635
GrpLevelPara = 1.449924 

BW Util details:
bwutil = 0.069460 
total_CMD = 986189 
util_bw = 68501 
Wasted_Col = 230792 
Wasted_Row = 143467 
Idle = 543429 

BW Util Bottlenecks: 
RCDc_limit = 268975 
RCDWRc_limit = 9354 
WTRc_limit = 17977 
RTWc_limit = 46555 
CCDLc_limit = 25489 
rwq = 0 
CCDLc_limit_alone = 20189 
WTRc_limit_alone = 15881 
RTWc_limit_alone = 43351 

Commands details: 
total_CMD = 986189 
n_nop = 869665 
Read = 57127 
Write = 0 
L2_Alloc = 0 
L2_WB = 11374 
n_act = 28228 
n_pre = 28212 
n_ref = 0 
n_req = 59971 
total_req = 68501 

Dual Bus Interface Util: 
issued_total_row = 56440 
issued_total_col = 68501 
Row_Bus_Util =  0.057230 
CoL_Bus_Util = 0.069460 
Either_Row_CoL_Bus_Util = 0.118156 
Issued_on_Two_Bus_Simul_Util = 0.008535 
issued_two_Eff = 0.072234 
queue_avg = 1.474065 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.47407
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=986189 n_nop=870544 n_act=27894 n_pre=27878 n_ref_event=0 n_req=59747 n_rd=56911 n_rd_L2_A=0 n_write=0 n_wr_bk=11341 bw_util=0.06921
n_activity=604134 dram_eff=0.113
bk0: 3644a 930793i bk1: 3584a 930718i bk2: 3648a 926631i bk3: 3684a 927696i bk4: 3816a 926676i bk5: 3796a 927633i bk6: 3693a 924734i bk7: 3696a 923770i bk8: 3352a 928515i bk9: 3336a 928275i bk10: 3348a 926666i bk11: 3405a 925851i bk12: 3502a 926815i bk13: 3474a 923365i bk14: 3456a 927581i bk15: 3477a 927349i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.533131
Row_Buffer_Locality_read = 0.542935
Row_Buffer_Locality_write = 0.336389
Bank_Level_Parallism = 2.283099
Bank_Level_Parallism_Col = 1.957246
Bank_Level_Parallism_Ready = 1.635674
write_to_read_ratio_blp_rw_average = 0.085513
GrpLevelPara = 1.447797 

BW Util details:
bwutil = 0.069208 
total_CMD = 986189 
util_bw = 68252 
Wasted_Col = 229813 
Wasted_Row = 142434 
Idle = 545690 

BW Util Bottlenecks: 
RCDc_limit = 265928 
RCDWRc_limit = 9348 
WTRc_limit = 18246 
RTWc_limit = 49383 
CCDLc_limit = 25460 
rwq = 0 
CCDLc_limit_alone = 19739 
WTRc_limit_alone = 15980 
RTWc_limit_alone = 45928 

Commands details: 
total_CMD = 986189 
n_nop = 870544 
Read = 56911 
Write = 0 
L2_Alloc = 0 
L2_WB = 11341 
n_act = 27894 
n_pre = 27878 
n_ref = 0 
n_req = 59747 
total_req = 68252 

Dual Bus Interface Util: 
issued_total_row = 55772 
issued_total_col = 68252 
Row_Bus_Util =  0.056553 
CoL_Bus_Util = 0.069208 
Either_Row_CoL_Bus_Util = 0.117265 
Issued_on_Two_Bus_Simul_Util = 0.008496 
issued_two_Eff = 0.072454 
queue_avg = 1.504083 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.50408
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=986189 n_nop=871977 n_act=27190 n_pre=27174 n_ref_event=0 n_req=59925 n_rd=57075 n_rd_L2_A=0 n_write=0 n_wr_bk=11388 bw_util=0.06942
n_activity=598136 dram_eff=0.1145
bk0: 3656a 928960i bk1: 3616a 930781i bk2: 3672a 928714i bk3: 3676a 929437i bk4: 3780a 930779i bk5: 3788a 926959i bk6: 3723a 924383i bk7: 3684a 924745i bk8: 3355a 929227i bk9: 3355a 927827i bk10: 3382a 924075i bk11: 3379a 925133i bk12: 3571a 927185i bk13: 3493a 924145i bk14: 3473a 928734i bk15: 3472a 928862i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.546266
Row_Buffer_Locality_read = 0.556093
Row_Buffer_Locality_write = 0.349474
Bank_Level_Parallism = 2.316690
Bank_Level_Parallism_Col = 2.010822
Bank_Level_Parallism_Ready = 1.646042
write_to_read_ratio_blp_rw_average = 0.081139
GrpLevelPara = 1.461650 

BW Util details:
bwutil = 0.069422 
total_CMD = 986189 
util_bw = 68463 
Wasted_Col = 222159 
Wasted_Row = 140598 
Idle = 554969 

BW Util Bottlenecks: 
RCDc_limit = 257365 
RCDWRc_limit = 8574 
WTRc_limit = 18351 
RTWc_limit = 47617 
CCDLc_limit = 25488 
rwq = 0 
CCDLc_limit_alone = 19858 
WTRc_limit_alone = 16153 
RTWc_limit_alone = 44185 

Commands details: 
total_CMD = 986189 
n_nop = 871977 
Read = 57075 
Write = 0 
L2_Alloc = 0 
L2_WB = 11388 
n_act = 27190 
n_pre = 27174 
n_ref = 0 
n_req = 59925 
total_req = 68463 

Dual Bus Interface Util: 
issued_total_row = 54364 
issued_total_col = 68463 
Row_Bus_Util =  0.055125 
CoL_Bus_Util = 0.069422 
Either_Row_CoL_Bus_Util = 0.115811 
Issued_on_Two_Bus_Simul_Util = 0.008736 
issued_two_Eff = 0.075430 
queue_avg = 1.779544 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.77954
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=986189 n_nop=871404 n_act=27346 n_pre=27330 n_ref_event=0 n_req=60026 n_rd=57185 n_rd_L2_A=0 n_write=0 n_wr_bk=11358 bw_util=0.0695
n_activity=602200 dram_eff=0.1138
bk0: 3605a 931728i bk1: 3596a 931350i bk2: 3680a 926007i bk3: 3720a 926806i bk4: 3816a 926040i bk5: 3808a 929804i bk6: 3668a 928870i bk7: 3689a 926347i bk8: 3348a 928450i bk9: 3336a 930099i bk10: 3405a 926344i bk11: 3456a 927500i bk12: 3579a 924565i bk13: 3567a 926977i bk14: 3456a 930050i bk15: 3456a 927111i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.544431
Row_Buffer_Locality_read = 0.554586
Row_Buffer_Locality_write = 0.340021
Bank_Level_Parallism = 2.282431
Bank_Level_Parallism_Col = 1.959695
Bank_Level_Parallism_Ready = 1.597027
write_to_read_ratio_blp_rw_average = 0.081411
GrpLevelPara = 1.450837 

BW Util details:
bwutil = 0.069503 
total_CMD = 986189 
util_bw = 68543 
Wasted_Col = 224146 
Wasted_Row = 141498 
Idle = 552002 

BW Util Bottlenecks: 
RCDc_limit = 259286 
RCDWRc_limit = 8965 
WTRc_limit = 18767 
RTWc_limit = 46761 
CCDLc_limit = 26181 
rwq = 0 
CCDLc_limit_alone = 20509 
WTRc_limit_alone = 16422 
RTWc_limit_alone = 43434 

Commands details: 
total_CMD = 986189 
n_nop = 871404 
Read = 57185 
Write = 0 
L2_Alloc = 0 
L2_WB = 11358 
n_act = 27346 
n_pre = 27330 
n_ref = 0 
n_req = 60026 
total_req = 68543 

Dual Bus Interface Util: 
issued_total_row = 54676 
issued_total_col = 68543 
Row_Bus_Util =  0.055442 
CoL_Bus_Util = 0.069503 
Either_Row_CoL_Bus_Util = 0.116392 
Issued_on_Two_Bus_Simul_Util = 0.008552 
issued_two_Eff = 0.073477 
queue_avg = 1.525222 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.52522
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=986189 n_nop=870906 n_act=27673 n_pre=27657 n_ref_event=0 n_req=59899 n_rd=57071 n_rd_L2_A=0 n_write=0 n_wr_bk=11303 bw_util=0.06933
n_activity=602270 dram_eff=0.1135
bk0: 3664a 928571i bk1: 3604a 931457i bk2: 3688a 926701i bk3: 3672a 930114i bk4: 3796a 927187i bk5: 3797a 926679i bk6: 3668a 925250i bk7: 3668a 922317i bk8: 3384a 924822i bk9: 3325a 929301i bk10: 3398a 924333i bk11: 3380a 928696i bk12: 3544a 926928i bk13: 3563a 926314i bk14: 3456a 929882i bk15: 3464a 927075i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.538006
Row_Buffer_Locality_read = 0.548212
Row_Buffer_Locality_write = 0.332037
Bank_Level_Parallism = 2.306608
Bank_Level_Parallism_Col = 1.973192
Bank_Level_Parallism_Ready = 1.599468
write_to_read_ratio_blp_rw_average = 0.083079
GrpLevelPara = 1.454707 

BW Util details:
bwutil = 0.069332 
total_CMD = 986189 
util_bw = 68374 
Wasted_Col = 226131 
Wasted_Row = 140461 
Idle = 551223 

BW Util Bottlenecks: 
RCDc_limit = 262524 
RCDWRc_limit = 9169 
WTRc_limit = 19823 
RTWc_limit = 48187 
CCDLc_limit = 26059 
rwq = 0 
CCDLc_limit_alone = 20324 
WTRc_limit_alone = 17503 
RTWc_limit_alone = 44772 

Commands details: 
total_CMD = 986189 
n_nop = 870906 
Read = 57071 
Write = 0 
L2_Alloc = 0 
L2_WB = 11303 
n_act = 27673 
n_pre = 27657 
n_ref = 0 
n_req = 59899 
total_req = 68374 

Dual Bus Interface Util: 
issued_total_row = 55330 
issued_total_col = 68374 
Row_Bus_Util =  0.056105 
CoL_Bus_Util = 0.069332 
Either_Row_CoL_Bus_Util = 0.116897 
Issued_on_Two_Bus_Simul_Util = 0.008539 
issued_two_Eff = 0.073046 
queue_avg = 1.611514 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.61151
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=986189 n_nop=871740 n_act=27228 n_pre=27212 n_ref_event=0 n_req=60018 n_rd=57136 n_rd_L2_A=0 n_write=0 n_wr_bk=11528 bw_util=0.06963
n_activity=603061 dram_eff=0.1139
bk0: 3676a 928309i bk1: 3629a 931634i bk2: 3744a 924158i bk3: 3704a 925966i bk4: 3832a 923319i bk5: 3808a 928231i bk6: 3680a 926434i bk7: 3680a 924826i bk8: 3372a 928732i bk9: 3356a 930525i bk10: 3352a 926859i bk11: 3407a 926538i bk12: 3520a 926217i bk13: 3477a 927958i bk14: 3458a 930526i bk15: 3441a 932409i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.546336
Row_Buffer_Locality_read = 0.556007
Row_Buffer_Locality_write = 0.354615
Bank_Level_Parallism = 2.303402
Bank_Level_Parallism_Col = 1.994469
Bank_Level_Parallism_Ready = 1.629267
write_to_read_ratio_blp_rw_average = 0.082698
GrpLevelPara = 1.456786 

BW Util details:
bwutil = 0.069626 
total_CMD = 986189 
util_bw = 68664 
Wasted_Col = 223204 
Wasted_Row = 140710 
Idle = 553611 

BW Util Bottlenecks: 
RCDc_limit = 257225 
RCDWRc_limit = 8879 
WTRc_limit = 19855 
RTWc_limit = 47317 
CCDLc_limit = 25721 
rwq = 0 
CCDLc_limit_alone = 20132 
WTRc_limit_alone = 17509 
RTWc_limit_alone = 44074 

Commands details: 
total_CMD = 986189 
n_nop = 871740 
Read = 57136 
Write = 0 
L2_Alloc = 0 
L2_WB = 11528 
n_act = 27228 
n_pre = 27212 
n_ref = 0 
n_req = 60018 
total_req = 68664 

Dual Bus Interface Util: 
issued_total_row = 54440 
issued_total_col = 68664 
Row_Bus_Util =  0.055202 
CoL_Bus_Util = 0.069626 
Either_Row_CoL_Bus_Util = 0.116052 
Issued_on_Two_Bus_Simul_Util = 0.008776 
issued_two_Eff = 0.075623 
queue_avg = 1.650985 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.65098
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=986189 n_nop=872297 n_act=27093 n_pre=27077 n_ref_event=0 n_req=59783 n_rd=56958 n_rd_L2_A=0 n_write=0 n_wr_bk=11288 bw_util=0.0692
n_activity=600362 dram_eff=0.1137
bk0: 3632a 930860i bk1: 3620a 930409i bk2: 3668a 928704i bk3: 3664a 929908i bk4: 3800a 928551i bk5: 3792a 926019i bk6: 3691a 929085i bk7: 3672a 922787i bk8: 3362a 927604i bk9: 3380a 929537i bk10: 3371a 924862i bk11: 3358a 927265i bk12: 3524a 928087i bk13: 3540a 923219i bk14: 3432a 929609i bk15: 3452a 931080i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.546811
Row_Buffer_Locality_read = 0.556919
Row_Buffer_Locality_write = 0.343009
Bank_Level_Parallism = 2.304045
Bank_Level_Parallism_Col = 1.994524
Bank_Level_Parallism_Ready = 1.630425
write_to_read_ratio_blp_rw_average = 0.084604
GrpLevelPara = 1.457528 

BW Util details:
bwutil = 0.069202 
total_CMD = 986189 
util_bw = 68246 
Wasted_Col = 221951 
Wasted_Row = 140012 
Idle = 555980 

BW Util Bottlenecks: 
RCDc_limit = 256732 
RCDWRc_limit = 8698 
WTRc_limit = 18496 
RTWc_limit = 48651 
CCDLc_limit = 25686 
rwq = 0 
CCDLc_limit_alone = 19853 
WTRc_limit_alone = 16231 
RTWc_limit_alone = 45083 

Commands details: 
total_CMD = 986189 
n_nop = 872297 
Read = 56958 
Write = 0 
L2_Alloc = 0 
L2_WB = 11288 
n_act = 27093 
n_pre = 27077 
n_ref = 0 
n_req = 59783 
total_req = 68246 

Dual Bus Interface Util: 
issued_total_row = 54170 
issued_total_col = 68246 
Row_Bus_Util =  0.054929 
CoL_Bus_Util = 0.069202 
Either_Row_CoL_Bus_Util = 0.115487 
Issued_on_Two_Bus_Simul_Util = 0.008643 
issued_two_Eff = 0.074843 
queue_avg = 1.681423 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.68142
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=986189 n_nop=871365 n_act=27317 n_pre=27301 n_ref_event=0 n_req=60199 n_rd=57324 n_rd_L2_A=0 n_write=0 n_wr_bk=11488 bw_util=0.06978
n_activity=602917 dram_eff=0.1141
bk0: 3624a 928032i bk1: 3656a 928970i bk2: 3720a 925201i bk3: 3728a 929672i bk4: 3792a 927650i bk5: 3805a 928165i bk6: 3692a 926676i bk7: 3692a 922990i bk8: 3364a 928914i bk9: 3356a 928708i bk10: 3396a 925851i bk11: 3426a 927443i bk12: 3560a 925501i bk13: 3565a 927086i bk14: 3460a 930275i bk15: 3488a 928529i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.546222
Row_Buffer_Locality_read = 0.556067
Row_Buffer_Locality_write = 0.349913
Bank_Level_Parallism = 2.295549
Bank_Level_Parallism_Col = 1.985890
Bank_Level_Parallism_Ready = 1.671511
write_to_read_ratio_blp_rw_average = 0.079488
GrpLevelPara = 1.442011 

BW Util details:
bwutil = 0.069776 
total_CMD = 986189 
util_bw = 68812 
Wasted_Col = 224731 
Wasted_Row = 141891 
Idle = 550755 

BW Util Bottlenecks: 
RCDc_limit = 259147 
RCDWRc_limit = 8578 
WTRc_limit = 18525 
RTWc_limit = 44334 
CCDLc_limit = 25189 
rwq = 0 
CCDLc_limit_alone = 19926 
WTRc_limit_alone = 16375 
RTWc_limit_alone = 41221 

Commands details: 
total_CMD = 986189 
n_nop = 871365 
Read = 57324 
Write = 0 
L2_Alloc = 0 
L2_WB = 11488 
n_act = 27317 
n_pre = 27301 
n_ref = 0 
n_req = 60199 
total_req = 68812 

Dual Bus Interface Util: 
issued_total_row = 54618 
issued_total_col = 68812 
Row_Bus_Util =  0.055383 
CoL_Bus_Util = 0.069776 
Either_Row_CoL_Bus_Util = 0.116432 
Issued_on_Two_Bus_Simul_Util = 0.008727 
issued_two_Eff = 0.074949 
queue_avg = 1.663404 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.6634
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=986189 n_nop=871005 n_act=27416 n_pre=27400 n_ref_event=0 n_req=60128 n_rd=57263 n_rd_L2_A=0 n_write=0 n_wr_bk=11431 bw_util=0.06966
n_activity=601560 dram_eff=0.1142
bk0: 3649a 928876i bk1: 3617a 934440i bk2: 3669a 927560i bk3: 3729a 928310i bk4: 3792a 927103i bk5: 3835a 926395i bk6: 3680a 922659i bk7: 3674a 927733i bk8: 3360a 927002i bk9: 3362a 925405i bk10: 3384a 925016i bk11: 3425a 928766i bk12: 3573a 928165i bk13: 3574a 927185i bk14: 3466a 928650i bk15: 3474a 930097i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.544039
Row_Buffer_Locality_read = 0.552922
Row_Buffer_Locality_write = 0.366492
Bank_Level_Parallism = 2.296521
Bank_Level_Parallism_Col = 1.965877
Bank_Level_Parallism_Ready = 1.590881
write_to_read_ratio_blp_rw_average = 0.079538
GrpLevelPara = 1.454135 

BW Util details:
bwutil = 0.069656 
total_CMD = 986189 
util_bw = 68694 
Wasted_Col = 224278 
Wasted_Row = 140636 
Idle = 552581 

BW Util Bottlenecks: 
RCDc_limit = 260576 
RCDWRc_limit = 8723 
WTRc_limit = 20291 
RTWc_limit = 44245 
CCDLc_limit = 26295 
rwq = 0 
CCDLc_limit_alone = 20620 
WTRc_limit_alone = 17742 
RTWc_limit_alone = 41119 

Commands details: 
total_CMD = 986189 
n_nop = 871005 
Read = 57263 
Write = 0 
L2_Alloc = 0 
L2_WB = 11431 
n_act = 27416 
n_pre = 27400 
n_ref = 0 
n_req = 60128 
total_req = 68694 

Dual Bus Interface Util: 
issued_total_row = 54816 
issued_total_col = 68694 
Row_Bus_Util =  0.055584 
CoL_Bus_Util = 0.069656 
Either_Row_CoL_Bus_Util = 0.116797 
Issued_on_Two_Bus_Simul_Util = 0.008443 
issued_two_Eff = 0.072284 
queue_avg = 1.692032 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.69203
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=986189 n_nop=870418 n_act=28071 n_pre=28055 n_ref_event=0 n_req=59740 n_rd=56902 n_rd_L2_A=0 n_write=0 n_wr_bk=11343 bw_util=0.0692
n_activity=606376 dram_eff=0.1125
bk0: 3610a 931116i bk1: 3629a 928901i bk2: 3676a 927774i bk3: 3678a 930437i bk4: 3820a 926205i bk5: 3796a 926783i bk6: 3696a 923013i bk7: 3669a 927886i bk8: 3340a 928522i bk9: 3336a 926571i bk10: 3381a 924711i bk11: 3376a 924329i bk12: 3510a 923862i bk13: 3469a 922935i bk14: 3472a 928482i bk15: 3444a 928826i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.530114
Row_Buffer_Locality_read = 0.538804
Row_Buffer_Locality_write = 0.355884
Bank_Level_Parallism = 2.285377
Bank_Level_Parallism_Col = 1.950973
Bank_Level_Parallism_Ready = 1.610931
write_to_read_ratio_blp_rw_average = 0.080215
GrpLevelPara = 1.448136 

BW Util details:
bwutil = 0.069201 
total_CMD = 986189 
util_bw = 68245 
Wasted_Col = 229596 
Wasted_Row = 143404 
Idle = 544944 

BW Util Bottlenecks: 
RCDc_limit = 267273 
RCDWRc_limit = 8954 
WTRc_limit = 18470 
RTWc_limit = 45310 
CCDLc_limit = 24955 
rwq = 0 
CCDLc_limit_alone = 19732 
WTRc_limit_alone = 16280 
RTWc_limit_alone = 42277 

Commands details: 
total_CMD = 986189 
n_nop = 870418 
Read = 56902 
Write = 0 
L2_Alloc = 0 
L2_WB = 11343 
n_act = 28071 
n_pre = 28055 
n_ref = 0 
n_req = 59740 
total_req = 68245 

Dual Bus Interface Util: 
issued_total_row = 56126 
issued_total_col = 68245 
Row_Bus_Util =  0.056912 
CoL_Bus_Util = 0.069201 
Either_Row_CoL_Bus_Util = 0.117392 
Issued_on_Two_Bus_Simul_Util = 0.008720 
issued_two_Eff = 0.074285 
queue_avg = 1.525541 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.52554
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=986189 n_nop=871977 n_act=27175 n_pre=27159 n_ref_event=0 n_req=59881 n_rd=57049 n_rd_L2_A=0 n_write=0 n_wr_bk=11316 bw_util=0.06932
n_activity=601547 dram_eff=0.1136
bk0: 3592a 934137i bk1: 3656a 930885i bk2: 3654a 928600i bk3: 3725a 928128i bk4: 3776a 928363i bk5: 3796a 926842i bk6: 3665a 925077i bk7: 3702a 925043i bk8: 3352a 923979i bk9: 3368a 927274i bk10: 3396a 925519i bk11: 3419a 924501i bk12: 3500a 927715i bk13: 3541a 927382i bk14: 3449a 930376i bk15: 3458a 928817i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.546183
Row_Buffer_Locality_read = 0.553296
Row_Buffer_Locality_write = 0.402895
Bank_Level_Parallism = 2.307017
Bank_Level_Parallism_Col = 1.994349
Bank_Level_Parallism_Ready = 1.665809
write_to_read_ratio_blp_rw_average = 0.078275
GrpLevelPara = 1.452939 

BW Util details:
bwutil = 0.069322 
total_CMD = 986189 
util_bw = 68365 
Wasted_Col = 222865 
Wasted_Row = 140612 
Idle = 554347 

BW Util Bottlenecks: 
RCDc_limit = 258684 
RCDWRc_limit = 7907 
WTRc_limit = 17494 
RTWc_limit = 44775 
CCDLc_limit = 24533 
rwq = 0 
CCDLc_limit_alone = 19436 
WTRc_limit_alone = 15497 
RTWc_limit_alone = 41675 

Commands details: 
total_CMD = 986189 
n_nop = 871977 
Read = 57049 
Write = 0 
L2_Alloc = 0 
L2_WB = 11316 
n_act = 27175 
n_pre = 27159 
n_ref = 0 
n_req = 59881 
total_req = 68365 

Dual Bus Interface Util: 
issued_total_row = 54334 
issued_total_col = 68365 
Row_Bus_Util =  0.055095 
CoL_Bus_Util = 0.069322 
Either_Row_CoL_Bus_Util = 0.115811 
Issued_on_Two_Bus_Simul_Util = 0.008606 
issued_two_Eff = 0.074309 
queue_avg = 1.742693 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.74269
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=986189 n_nop=871404 n_act=27339 n_pre=27323 n_ref_event=0 n_req=60126 n_rd=57280 n_rd_L2_A=0 n_write=0 n_wr_bk=11381 bw_util=0.06962
n_activity=604510 dram_eff=0.1136
bk0: 3664a 929513i bk1: 3637a 928861i bk2: 3655a 928533i bk3: 3716a 926823i bk4: 3789a 927698i bk5: 3808a 925879i bk6: 3668a 928082i bk7: 3685a 925988i bk8: 3364a 928586i bk9: 3396a 930303i bk10: 3399a 925954i bk11: 3447a 926857i bk12: 3562a 922599i bk13: 3581a 924161i bk14: 3457a 928926i bk15: 3452a 926819i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.545305
Row_Buffer_Locality_read = 0.553527
Row_Buffer_Locality_write = 0.379831
Bank_Level_Parallism = 2.307058
Bank_Level_Parallism_Col = 2.006085
Bank_Level_Parallism_Ready = 1.644573
write_to_read_ratio_blp_rw_average = 0.076088
GrpLevelPara = 1.456201 

BW Util details:
bwutil = 0.069623 
total_CMD = 986189 
util_bw = 68661 
Wasted_Col = 224105 
Wasted_Row = 142233 
Idle = 551190 

BW Util Bottlenecks: 
RCDc_limit = 260155 
RCDWRc_limit = 8028 
WTRc_limit = 19360 
RTWc_limit = 45448 
CCDLc_limit = 25573 
rwq = 0 
CCDLc_limit_alone = 19981 
WTRc_limit_alone = 16971 
RTWc_limit_alone = 42245 

Commands details: 
total_CMD = 986189 
n_nop = 871404 
Read = 57280 
Write = 0 
L2_Alloc = 0 
L2_WB = 11381 
n_act = 27339 
n_pre = 27323 
n_ref = 0 
n_req = 60126 
total_req = 68661 

Dual Bus Interface Util: 
issued_total_row = 54662 
issued_total_col = 68661 
Row_Bus_Util =  0.055428 
CoL_Bus_Util = 0.069623 
Either_Row_CoL_Bus_Util = 0.116392 
Issued_on_Two_Bus_Simul_Util = 0.008658 
issued_two_Eff = 0.074383 
queue_avg = 1.716501 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.7165
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=986189 n_nop=870518 n_act=27791 n_pre=27775 n_ref_event=0 n_req=59986 n_rd=57157 n_rd_L2_A=0 n_write=0 n_wr_bk=11316 bw_util=0.06943
n_activity=607488 dram_eff=0.1127
bk0: 3636a 932620i bk1: 3616a 928022i bk2: 3677a 927558i bk3: 3698a 926979i bk4: 3818a 928573i bk5: 3816a 927984i bk6: 3652a 928944i bk7: 3673a 928143i bk8: 3361a 924637i bk9: 3352a 926381i bk10: 3402a 922331i bk11: 3424a 925102i bk12: 3589a 928278i bk13: 3568a 924233i bk14: 3459a 927364i bk15: 3416a 929102i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.536709
Row_Buffer_Locality_read = 0.546250
Row_Buffer_Locality_write = 0.343938
Bank_Level_Parallism = 2.281544
Bank_Level_Parallism_Col = 1.958109
Bank_Level_Parallism_Ready = 1.613293
write_to_read_ratio_blp_rw_average = 0.080122
GrpLevelPara = 1.450967 

BW Util details:
bwutil = 0.069432 
total_CMD = 986189 
util_bw = 68473 
Wasted_Col = 228012 
Wasted_Row = 143024 
Idle = 546680 

BW Util Bottlenecks: 
RCDc_limit = 264891 
RCDWRc_limit = 9166 
WTRc_limit = 18378 
RTWc_limit = 47528 
CCDLc_limit = 25699 
rwq = 0 
CCDLc_limit_alone = 20144 
WTRc_limit_alone = 16162 
RTWc_limit_alone = 44189 

Commands details: 
total_CMD = 986189 
n_nop = 870518 
Read = 57157 
Write = 0 
L2_Alloc = 0 
L2_WB = 11316 
n_act = 27791 
n_pre = 27775 
n_ref = 0 
n_req = 59986 
total_req = 68473 

Dual Bus Interface Util: 
issued_total_row = 55566 
issued_total_col = 68473 
Row_Bus_Util =  0.056344 
CoL_Bus_Util = 0.069432 
Either_Row_CoL_Bus_Util = 0.117291 
Issued_on_Two_Bus_Simul_Util = 0.008485 
issued_two_Eff = 0.072343 
queue_avg = 1.538810 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.53881
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=986189 n_nop=871037 n_act=27483 n_pre=27467 n_ref_event=0 n_req=60109 n_rd=57222 n_rd_L2_A=0 n_write=0 n_wr_bk=11542 bw_util=0.06973
n_activity=602524 dram_eff=0.1141
bk0: 3620a 930375i bk1: 3660a 928873i bk2: 3753a 928135i bk3: 3717a 928556i bk4: 3828a 927039i bk5: 3832a 927514i bk6: 3689a 927469i bk7: 3664a 925244i bk8: 3348a 925833i bk9: 3360a 923759i bk10: 3388a 927603i bk11: 3396a 923501i bk12: 3493a 922440i bk13: 3538a 926793i bk14: 3484a 929867i bk15: 3452a 925228i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.542781
Row_Buffer_Locality_read = 0.550121
Row_Buffer_Locality_write = 0.397298
Bank_Level_Parallism = 2.324842
Bank_Level_Parallism_Col = 2.021306
Bank_Level_Parallism_Ready = 1.684544
write_to_read_ratio_blp_rw_average = 0.076650
GrpLevelPara = 1.460722 

BW Util details:
bwutil = 0.069727 
total_CMD = 986189 
util_bw = 68764 
Wasted_Col = 224227 
Wasted_Row = 141836 
Idle = 551362 

BW Util Bottlenecks: 
RCDc_limit = 261638 
RCDWRc_limit = 8233 
WTRc_limit = 18239 
RTWc_limit = 45955 
CCDLc_limit = 25310 
rwq = 0 
CCDLc_limit_alone = 19907 
WTRc_limit_alone = 16100 
RTWc_limit_alone = 42691 

Commands details: 
total_CMD = 986189 
n_nop = 871037 
Read = 57222 
Write = 0 
L2_Alloc = 0 
L2_WB = 11542 
n_act = 27483 
n_pre = 27467 
n_ref = 0 
n_req = 60109 
total_req = 68764 

Dual Bus Interface Util: 
issued_total_row = 54950 
issued_total_col = 68764 
Row_Bus_Util =  0.055720 
CoL_Bus_Util = 0.069727 
Either_Row_CoL_Bus_Util = 0.116765 
Issued_on_Two_Bus_Simul_Util = 0.008682 
issued_two_Eff = 0.074354 
queue_avg = 1.757131 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.75713
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=986189 n_nop=872135 n_act=27261 n_pre=27245 n_ref_event=0 n_req=59761 n_rd=56944 n_rd_L2_A=0 n_write=0 n_wr_bk=11268 bw_util=0.06917
n_activity=602702 dram_eff=0.1132
bk0: 3640a 931438i bk1: 3620a 926934i bk2: 3640a 930328i bk3: 3696a 929991i bk4: 3792a 926600i bk5: 3788a 922928i bk6: 3688a 926891i bk7: 3660a 927295i bk8: 3369a 925903i bk9: 3374a 924927i bk10: 3379a 925134i bk11: 3394a 925050i bk12: 3502a 924436i bk13: 3502a 924556i bk14: 3460a 929469i bk15: 3440a 929851i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.543833
Row_Buffer_Locality_read = 0.552332
Row_Buffer_Locality_write = 0.372027
Bank_Level_Parallism = 2.323190
Bank_Level_Parallism_Col = 2.031149
Bank_Level_Parallism_Ready = 1.693895
write_to_read_ratio_blp_rw_average = 0.079395
GrpLevelPara = 1.458869 

BW Util details:
bwutil = 0.069167 
total_CMD = 986189 
util_bw = 68212 
Wasted_Col = 223109 
Wasted_Row = 142158 
Idle = 552710 

BW Util Bottlenecks: 
RCDc_limit = 258478 
RCDWRc_limit = 8214 
WTRc_limit = 17712 
RTWc_limit = 48663 
CCDLc_limit = 24694 
rwq = 0 
CCDLc_limit_alone = 19075 
WTRc_limit_alone = 15579 
RTWc_limit_alone = 45177 

Commands details: 
total_CMD = 986189 
n_nop = 872135 
Read = 56944 
Write = 0 
L2_Alloc = 0 
L2_WB = 11268 
n_act = 27261 
n_pre = 27245 
n_ref = 0 
n_req = 59761 
total_req = 68212 

Dual Bus Interface Util: 
issued_total_row = 54506 
issued_total_col = 68212 
Row_Bus_Util =  0.055269 
CoL_Bus_Util = 0.069167 
Either_Row_CoL_Bus_Util = 0.115651 
Issued_on_Two_Bus_Simul_Util = 0.008785 
issued_two_Eff = 0.075964 
queue_avg = 1.683677 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.68368
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=986189 n_nop=871100 n_act=27451 n_pre=27435 n_ref_event=0 n_req=59890 n_rd=57057 n_rd_L2_A=0 n_write=0 n_wr_bk=11323 bw_util=0.06934
n_activity=604369 dram_eff=0.1131
bk0: 3648a 930122i bk1: 3672a 927469i bk2: 3684a 928637i bk3: 3672a 929666i bk4: 3764a 930240i bk5: 3821a 925409i bk6: 3674a 927873i bk7: 3624a 928958i bk8: 3359a 926931i bk9: 3372a 926372i bk10: 3384a 927954i bk11: 3405a 927136i bk12: 3538a 925649i bk13: 3556a 927586i bk14: 3460a 929939i bk15: 3424a 929488i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.541643
Row_Buffer_Locality_read = 0.550748
Row_Buffer_Locality_write = 0.358277
Bank_Level_Parallism = 2.259227
Bank_Level_Parallism_Col = 1.944811
Bank_Level_Parallism_Ready = 1.610851
write_to_read_ratio_blp_rw_average = 0.080052
GrpLevelPara = 1.442741 

BW Util details:
bwutil = 0.069338 
total_CMD = 986189 
util_bw = 68380 
Wasted_Col = 226379 
Wasted_Row = 143216 
Idle = 548214 

BW Util Bottlenecks: 
RCDc_limit = 262056 
RCDWRc_limit = 8838 
WTRc_limit = 17856 
RTWc_limit = 45682 
CCDLc_limit = 25506 
rwq = 0 
CCDLc_limit_alone = 20094 
WTRc_limit_alone = 15582 
RTWc_limit_alone = 42544 

Commands details: 
total_CMD = 986189 
n_nop = 871100 
Read = 57057 
Write = 0 
L2_Alloc = 0 
L2_WB = 11323 
n_act = 27451 
n_pre = 27435 
n_ref = 0 
n_req = 59890 
total_req = 68380 

Dual Bus Interface Util: 
issued_total_row = 54886 
issued_total_col = 68380 
Row_Bus_Util =  0.055655 
CoL_Bus_Util = 0.069338 
Either_Row_CoL_Bus_Util = 0.116701 
Issued_on_Two_Bus_Simul_Util = 0.008292 
issued_two_Eff = 0.071049 
queue_avg = 1.537652 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.53765
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=986189 n_nop=870519 n_act=27841 n_pre=27825 n_ref_event=0 n_req=59886 n_rd=57054 n_rd_L2_A=0 n_write=0 n_wr_bk=11328 bw_util=0.06934
n_activity=603371 dram_eff=0.1133
bk0: 3620a 928434i bk1: 3596a 928995i bk2: 3688a 930087i bk3: 3673a 927732i bk4: 3820a 924738i bk5: 3813a 926995i bk6: 3681a 928513i bk7: 3640a 924906i bk8: 3365a 925446i bk9: 3340a 928471i bk10: 3404a 925022i bk11: 3400a 927003i bk12: 3551a 922602i bk13: 3562a 926212i bk14: 3461a 926515i bk15: 3440a 928194i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.535100
Row_Buffer_Locality_read = 0.544747
Row_Buffer_Locality_write = 0.340749
Bank_Level_Parallism = 2.303566
Bank_Level_Parallism_Col = 1.973288
Bank_Level_Parallism_Ready = 1.631599
write_to_read_ratio_blp_rw_average = 0.079563
GrpLevelPara = 1.454505 

BW Util details:
bwutil = 0.069340 
total_CMD = 986189 
util_bw = 68382 
Wasted_Col = 227812 
Wasted_Row = 141842 
Idle = 548153 

BW Util Bottlenecks: 
RCDc_limit = 265725 
RCDWRc_limit = 8785 
WTRc_limit = 17568 
RTWc_limit = 47664 
CCDLc_limit = 24911 
rwq = 0 
CCDLc_limit_alone = 19520 
WTRc_limit_alone = 15497 
RTWc_limit_alone = 44344 

Commands details: 
total_CMD = 986189 
n_nop = 870519 
Read = 57054 
Write = 0 
L2_Alloc = 0 
L2_WB = 11328 
n_act = 27841 
n_pre = 27825 
n_ref = 0 
n_req = 59886 
total_req = 68382 

Dual Bus Interface Util: 
issued_total_row = 55666 
issued_total_col = 68382 
Row_Bus_Util =  0.056446 
CoL_Bus_Util = 0.069340 
Either_Row_CoL_Bus_Util = 0.117290 
Issued_on_Two_Bus_Simul_Util = 0.008495 
issued_two_Eff = 0.072430 
queue_avg = 1.605393 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.60539
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=986189 n_nop=871834 n_act=27256 n_pre=27240 n_ref_event=0 n_req=59862 n_rd=57000 n_rd_L2_A=0 n_write=0 n_wr_bk=11448 bw_util=0.06941
n_activity=601390 dram_eff=0.1138
bk0: 3608a 929655i bk1: 3621a 930659i bk2: 3704a 930652i bk3: 3740a 929075i bk4: 3816a 926651i bk5: 3828a 925692i bk6: 3689a 928527i bk7: 3624a 926621i bk8: 3336a 929771i bk9: 3354a 925969i bk10: 3400a 928781i bk11: 3368a 928104i bk12: 3512a 922490i bk13: 3511a 925914i bk14: 3469a 927065i bk15: 3420a 929784i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.544686
Row_Buffer_Locality_read = 0.553860
Row_Buffer_Locality_write = 0.361985
Bank_Level_Parallism = 2.297171
Bank_Level_Parallism_Col = 1.984995
Bank_Level_Parallism_Ready = 1.656878
write_to_read_ratio_blp_rw_average = 0.081981
GrpLevelPara = 1.453934 

BW Util details:
bwutil = 0.069407 
total_CMD = 986189 
util_bw = 68448 
Wasted_Col = 223044 
Wasted_Row = 140986 
Idle = 553711 

BW Util Bottlenecks: 
RCDc_limit = 257633 
RCDWRc_limit = 8712 
WTRc_limit = 17277 
RTWc_limit = 44648 
CCDLc_limit = 24420 
rwq = 0 
CCDLc_limit_alone = 19365 
WTRc_limit_alone = 15321 
RTWc_limit_alone = 41549 

Commands details: 
total_CMD = 986189 
n_nop = 871834 
Read = 57000 
Write = 0 
L2_Alloc = 0 
L2_WB = 11448 
n_act = 27256 
n_pre = 27240 
n_ref = 0 
n_req = 59862 
total_req = 68448 

Dual Bus Interface Util: 
issued_total_row = 54496 
issued_total_col = 68448 
Row_Bus_Util =  0.055259 
CoL_Bus_Util = 0.069407 
Either_Row_CoL_Bus_Util = 0.115956 
Issued_on_Two_Bus_Simul_Util = 0.008709 
issued_two_Eff = 0.075108 
queue_avg = 1.653527 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.65353
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=986189 n_nop=872304 n_act=27008 n_pre=26992 n_ref_event=0 n_req=59870 n_rd=57023 n_rd_L2_A=0 n_write=0 n_wr_bk=11388 bw_util=0.06937
n_activity=594136 dram_eff=0.1151
bk0: 3652a 929789i bk1: 3628a 929495i bk2: 3672a 929805i bk3: 3652a 928160i bk4: 3820a 927038i bk5: 3812a 927495i bk6: 3684a 928472i bk7: 3649a 921148i bk8: 3381a 928981i bk9: 3362a 926464i bk10: 3380a 927146i bk11: 3381a 924977i bk12: 3539a 927499i bk13: 3523a 924863i bk14: 3464a 931113i bk15: 3424a 928787i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.548889
Row_Buffer_Locality_read = 0.556951
Row_Buffer_Locality_write = 0.387425
Bank_Level_Parallism = 2.334706
Bank_Level_Parallism_Col = 2.029893
Bank_Level_Parallism_Ready = 1.702621
write_to_read_ratio_blp_rw_average = 0.077334
GrpLevelPara = 1.457634 

BW Util details:
bwutil = 0.069369 
total_CMD = 986189 
util_bw = 68411 
Wasted_Col = 220178 
Wasted_Row = 138729 
Idle = 558871 

BW Util Bottlenecks: 
RCDc_limit = 256022 
RCDWRc_limit = 8003 
WTRc_limit = 17682 
RTWc_limit = 45329 
CCDLc_limit = 24564 
rwq = 0 
CCDLc_limit_alone = 19335 
WTRc_limit_alone = 15656 
RTWc_limit_alone = 42126 

Commands details: 
total_CMD = 986189 
n_nop = 872304 
Read = 57023 
Write = 0 
L2_Alloc = 0 
L2_WB = 11388 
n_act = 27008 
n_pre = 26992 
n_ref = 0 
n_req = 59870 
total_req = 68411 

Dual Bus Interface Util: 
issued_total_row = 54000 
issued_total_col = 68411 
Row_Bus_Util =  0.054756 
CoL_Bus_Util = 0.069369 
Either_Row_CoL_Bus_Util = 0.115480 
Issued_on_Two_Bus_Simul_Util = 0.008645 
issued_two_Eff = 0.074865 
queue_avg = 1.725325 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.72533
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=986189 n_nop=871733 n_act=27026 n_pre=27010 n_ref_event=0 n_req=60029 n_rd=57181 n_rd_L2_A=0 n_write=0 n_wr_bk=11389 bw_util=0.06953
n_activity=602001 dram_eff=0.1139
bk0: 3609a 929437i bk1: 3660a 930205i bk2: 3684a 931719i bk3: 3676a 927914i bk4: 3824a 927808i bk5: 3816a 926750i bk6: 3712a 926926i bk7: 3636a 925531i bk8: 3338a 925750i bk9: 3376a 929386i bk10: 3456a 924707i bk11: 3382a 926442i bk12: 3560a 924520i bk13: 3572a 928202i bk14: 3480a 928955i bk15: 3400a 931094i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.549784
Row_Buffer_Locality_read = 0.556426
Row_Buffer_Locality_write = 0.416433
Bank_Level_Parallism = 2.286081
Bank_Level_Parallism_Col = 1.998793
Bank_Level_Parallism_Ready = 1.672743
write_to_read_ratio_blp_rw_average = 0.076387
GrpLevelPara = 1.445497 

BW Util details:
bwutil = 0.069530 
total_CMD = 986189 
util_bw = 68570 
Wasted_Col = 224083 
Wasted_Row = 142024 
Idle = 551512 

BW Util Bottlenecks: 
RCDc_limit = 259219 
RCDWRc_limit = 7738 
WTRc_limit = 19929 
RTWc_limit = 43448 
CCDLc_limit = 26038 
rwq = 0 
CCDLc_limit_alone = 20443 
WTRc_limit_alone = 17484 
RTWc_limit_alone = 40298 

Commands details: 
total_CMD = 986189 
n_nop = 871733 
Read = 57181 
Write = 0 
L2_Alloc = 0 
L2_WB = 11389 
n_act = 27026 
n_pre = 27010 
n_ref = 0 
n_req = 60029 
total_req = 68570 

Dual Bus Interface Util: 
issued_total_row = 54036 
issued_total_col = 68570 
Row_Bus_Util =  0.054793 
CoL_Bus_Util = 0.069530 
Either_Row_CoL_Bus_Util = 0.116059 
Issued_on_Two_Bus_Simul_Util = 0.008264 
issued_two_Eff = 0.071206 
queue_avg = 1.772493 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.77249
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=986189 n_nop=871088 n_act=27464 n_pre=27448 n_ref_event=0 n_req=60096 n_rd=57240 n_rd_L2_A=0 n_write=0 n_wr_bk=11424 bw_util=0.06963
n_activity=600185 dram_eff=0.1144
bk0: 3667a 928655i bk1: 3636a 927660i bk2: 3686a 928640i bk3: 3704a 929665i bk4: 3805a 929572i bk5: 3813a 925515i bk6: 3668a 927023i bk7: 3657a 927760i bk8: 3372a 925695i bk9: 3354a 925024i bk10: 3409a 927114i bk11: 3432a 926069i bk12: 3564a 927720i bk13: 3577a 927886i bk14: 3456a 927803i bk15: 3440a 928456i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.542998
Row_Buffer_Locality_read = 0.552359
Row_Buffer_Locality_write = 0.355392
Bank_Level_Parallism = 2.306571
Bank_Level_Parallism_Col = 1.978769
Bank_Level_Parallism_Ready = 1.622029
write_to_read_ratio_blp_rw_average = 0.081859
GrpLevelPara = 1.459903 

BW Util details:
bwutil = 0.069626 
total_CMD = 986189 
util_bw = 68664 
Wasted_Col = 224176 
Wasted_Row = 140211 
Idle = 553138 

BW Util Bottlenecks: 
RCDc_limit = 260398 
RCDWRc_limit = 9081 
WTRc_limit = 19066 
RTWc_limit = 46766 
CCDLc_limit = 25082 
rwq = 0 
CCDLc_limit_alone = 19646 
WTRc_limit_alone = 16862 
RTWc_limit_alone = 43534 

Commands details: 
total_CMD = 986189 
n_nop = 871088 
Read = 57240 
Write = 0 
L2_Alloc = 0 
L2_WB = 11424 
n_act = 27464 
n_pre = 27448 
n_ref = 0 
n_req = 60096 
total_req = 68664 

Dual Bus Interface Util: 
issued_total_row = 54912 
issued_total_col = 68664 
Row_Bus_Util =  0.055681 
CoL_Bus_Util = 0.069626 
Either_Row_CoL_Bus_Util = 0.116713 
Issued_on_Two_Bus_Simul_Util = 0.008594 
issued_two_Eff = 0.073631 
queue_avg = 1.614283 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.61428
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=986189 n_nop=870741 n_act=27784 n_pre=27768 n_ref_event=0 n_req=59761 n_rd=56906 n_rd_L2_A=0 n_write=0 n_wr_bk=11404 bw_util=0.06927
n_activity=604080 dram_eff=0.1131
bk0: 3604a 930826i bk1: 3615a 930353i bk2: 3713a 928218i bk3: 3712a 926556i bk4: 3820a 927735i bk5: 3813a 926603i bk6: 3692a 924662i bk7: 3644a 928283i bk8: 3341a 927411i bk9: 3332a 926711i bk10: 3408a 926193i bk11: 3380a 924412i bk12: 3464a 927227i bk13: 3457a 923625i bk14: 3476a 928487i bk15: 3435a 925723i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.535081
Row_Buffer_Locality_read = 0.544653
Row_Buffer_Locality_write = 0.344308
Bank_Level_Parallism = 2.302422
Bank_Level_Parallism_Col = 1.967214
Bank_Level_Parallism_Ready = 1.634065
write_to_read_ratio_blp_rw_average = 0.082596
GrpLevelPara = 1.449834 

BW Util details:
bwutil = 0.069267 
total_CMD = 986189 
util_bw = 68310 
Wasted_Col = 227090 
Wasted_Row = 141427 
Idle = 549362 

BW Util Bottlenecks: 
RCDc_limit = 263780 
RCDWRc_limit = 9215 
WTRc_limit = 18703 
RTWc_limit = 46331 
CCDLc_limit = 25294 
rwq = 0 
CCDLc_limit_alone = 19992 
WTRc_limit_alone = 16576 
RTWc_limit_alone = 43156 

Commands details: 
total_CMD = 986189 
n_nop = 870741 
Read = 56906 
Write = 0 
L2_Alloc = 0 
L2_WB = 11404 
n_act = 27784 
n_pre = 27768 
n_ref = 0 
n_req = 59761 
total_req = 68310 

Dual Bus Interface Util: 
issued_total_row = 55552 
issued_total_col = 68310 
Row_Bus_Util =  0.056330 
CoL_Bus_Util = 0.069267 
Either_Row_CoL_Bus_Util = 0.117065 
Issued_on_Two_Bus_Simul_Util = 0.008532 
issued_two_Eff = 0.072881 
queue_avg = 1.502937 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.50294

========= L2 cache stats =========
L2_cache_bank[0]: Access = 174875, Miss = 31375, Miss_rate = 0.179, Pending_hits = 225, Reservation_fails = 662
L2_cache_bank[1]: Access = 170958, Miss = 31401, Miss_rate = 0.184, Pending_hits = 237, Reservation_fails = 3506
L2_cache_bank[2]: Access = 177609, Miss = 31468, Miss_rate = 0.177, Pending_hits = 286, Reservation_fails = 4927
L2_cache_bank[3]: Access = 170886, Miss = 31538, Miss_rate = 0.185, Pending_hits = 284, Reservation_fails = 2629
L2_cache_bank[4]: Access = 171718, Miss = 31395, Miss_rate = 0.183, Pending_hits = 207, Reservation_fails = 697
L2_cache_bank[5]: Access = 181551, Miss = 31468, Miss_rate = 0.173, Pending_hits = 255, Reservation_fails = 2539
L2_cache_bank[6]: Access = 179731, Miss = 31395, Miss_rate = 0.175, Pending_hits = 252, Reservation_fails = 3949
L2_cache_bank[7]: Access = 171168, Miss = 31432, Miss_rate = 0.184, Pending_hits = 189, Reservation_fails = 1471
L2_cache_bank[8]: Access = 176152, Miss = 31480, Miss_rate = 0.179, Pending_hits = 288, Reservation_fails = 2218
L2_cache_bank[9]: Access = 170328, Miss = 31439, Miss_rate = 0.185, Pending_hits = 214, Reservation_fails = 4085
L2_cache_bank[10]: Access = 174729, Miss = 31433, Miss_rate = 0.180, Pending_hits = 218, Reservation_fails = 139
L2_cache_bank[11]: Access = 171546, Miss = 31552, Miss_rate = 0.184, Pending_hits = 331, Reservation_fails = 9309
L2_cache_bank[12]: Access = 181352, Miss = 31434, Miss_rate = 0.173, Pending_hits = 228, Reservation_fails = 2988
L2_cache_bank[13]: Access = 171737, Miss = 31389, Miss_rate = 0.183, Pending_hits = 210, Reservation_fails = 3475
L2_cache_bank[14]: Access = 193508, Miss = 31590, Miss_rate = 0.163, Pending_hits = 248, Reservation_fails = 739
L2_cache_bank[15]: Access = 167308, Miss = 31514, Miss_rate = 0.188, Pending_hits = 206, Reservation_fails = 3428
L2_cache_bank[16]: Access = 178245, Miss = 31380, Miss_rate = 0.176, Pending_hits = 305, Reservation_fails = 7875
L2_cache_bank[17]: Access = 180679, Miss = 31462, Miss_rate = 0.174, Pending_hits = 236, Reservation_fails = 2519
L2_cache_bank[18]: Access = 176805, Miss = 31536, Miss_rate = 0.178, Pending_hits = 312, Reservation_fails = 5690
L2_cache_bank[19]: Access = 190323, Miss = 31672, Miss_rate = 0.166, Pending_hits = 334, Reservation_fails = 3022
L2_cache_bank[20]: Access = 167978, Miss = 31485, Miss_rate = 0.187, Pending_hits = 263, Reservation_fails = 3738
L2_cache_bank[21]: Access = 184988, Miss = 31618, Miss_rate = 0.171, Pending_hits = 349, Reservation_fails = 13493
L2_cache_bank[22]: Access = 174906, Miss = 31457, Miss_rate = 0.180, Pending_hits = 276, Reservation_fails = 2410
L2_cache_bank[23]: Access = 169649, Miss = 31364, Miss_rate = 0.185, Pending_hits = 239, Reservation_fails = 3527
L2_cache_bank[24]: Access = 174303, Miss = 31304, Miss_rate = 0.180, Pending_hits = 224, Reservation_fails = 2942
L2_cache_bank[25]: Access = 171796, Miss = 31593, Miss_rate = 0.184, Pending_hits = 380, Reservation_fails = 8186
L2_cache_bank[26]: Access = 173924, Miss = 31494, Miss_rate = 0.181, Pending_hits = 254, Reservation_fails = 5439
L2_cache_bank[27]: Access = 179913, Miss = 31590, Miss_rate = 0.176, Pending_hits = 302, Reservation_fails = 2664
L2_cache_bank[28]: Access = 172915, Miss = 31482, Miss_rate = 0.182, Pending_hits = 221, Reservation_fails = 3102
L2_cache_bank[29]: Access = 178168, Miss = 31451, Miss_rate = 0.177, Pending_hits = 219, Reservation_fails = 3067
L2_cache_bank[30]: Access = 168843, Miss = 31495, Miss_rate = 0.187, Pending_hits = 279, Reservation_fails = 4671
L2_cache_bank[31]: Access = 173576, Miss = 31583, Miss_rate = 0.182, Pending_hits = 305, Reservation_fails = 5705
L2_cache_bank[32]: Access = 171938, Miss = 31350, Miss_rate = 0.182, Pending_hits = 203, Reservation_fails = 552
L2_cache_bank[33]: Access = 177277, Miss = 31442, Miss_rate = 0.177, Pending_hits = 277, Reservation_fails = 6780
L2_cache_bank[34]: Access = 171336, Miss = 31351, Miss_rate = 0.183, Pending_hits = 219, Reservation_fails = 4210
L2_cache_bank[35]: Access = 173712, Miss = 31430, Miss_rate = 0.181, Pending_hits = 277, Reservation_fails = 5572
L2_cache_bank[36]: Access = 171634, Miss = 31454, Miss_rate = 0.183, Pending_hits = 281, Reservation_fails = 1504
L2_cache_bank[37]: Access = 170296, Miss = 31328, Miss_rate = 0.184, Pending_hits = 252, Reservation_fails = 6501
L2_cache_bank[38]: Access = 173159, Miss = 31482, Miss_rate = 0.182, Pending_hits = 258, Reservation_fails = 3209
L2_cache_bank[39]: Access = 177260, Miss = 31446, Miss_rate = 0.177, Pending_hits = 263, Reservation_fails = 4854
L2_cache_bank[40]: Access = 183121, Miss = 31524, Miss_rate = 0.172, Pending_hits = 296, Reservation_fails = 4656
L2_cache_bank[41]: Access = 175526, Miss = 31415, Miss_rate = 0.179, Pending_hits = 232, Reservation_fails = 709
L2_cache_bank[42]: Access = 171264, Miss = 31575, Miss_rate = 0.184, Pending_hits = 224, Reservation_fails = 1181
L2_cache_bank[43]: Access = 175519, Miss = 31426, Miss_rate = 0.179, Pending_hits = 264, Reservation_fails = 3815
L2_cache_bank[44]: Access = 172324, Miss = 31491, Miss_rate = 0.183, Pending_hits = 237, Reservation_fails = 3989
L2_cache_bank[45]: Access = 179464, Miss = 31525, Miss_rate = 0.176, Pending_hits = 219, Reservation_fails = 2868
L2_cache_bank[46]: Access = 172160, Miss = 31470, Miss_rate = 0.183, Pending_hits = 222, Reservation_fails = 992
L2_cache_bank[47]: Access = 170998, Miss = 31348, Miss_rate = 0.183, Pending_hits = 240, Reservation_fails = 4224
L2_total_cache_accesses = 8409155
L2_total_cache_misses = 1510326
L2_total_cache_miss_rate = 0.1796
L2_total_cache_pending_hits = 12340
L2_total_cache_reservation_fails = 180427
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6724660
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12246
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 390466
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 179521
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 979671
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 152
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 127
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 158921
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 35037
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 105114
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2756
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 88
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 779
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 27
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8107043
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 299072
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2880
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 179521
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 127
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 779
L2_cache_data_port_util = 0.103
L2_cache_fill_port_util = 0.021

icnt_total_pkts_mem_to_simt=8409155
icnt_total_pkts_simt_to_mem=8406915
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.47447
	minimum = 5
	maximum = 185
Network latency average = 5.2575
	minimum = 5
	maximum = 184
Slowest packet = 12980589
Flit latency average = 5.2575
	minimum = 5
	maximum = 184
Slowest flit = 12980737
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.133951
	minimum = 0.117022 (at node 55)
	maximum = 0.16244 (at node 32)
Accepted packet rate average = 0.133951
	minimum = 0.117022 (at node 55)
	maximum = 0.16244 (at node 32)
Injected flit rate average = 0.133951
	minimum = 0.117022 (at node 55)
	maximum = 0.16244 (at node 32)
Accepted flit rate average= 0.133951
	minimum = 0.117022 (at node 55)
	maximum = 0.16244 (at node 32)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.60007 (8 samples)
	minimum = 5 (8 samples)
	maximum = 261.25 (8 samples)
Network latency average = 5.42304 (8 samples)
	minimum = 5 (8 samples)
	maximum = 256.75 (8 samples)
Flit latency average = 5.42304 (8 samples)
	minimum = 5 (8 samples)
	maximum = 256.75 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.203521 (8 samples)
	minimum = 0.182974 (8 samples)
	maximum = 0.237859 (8 samples)
Accepted packet rate average = 0.203521 (8 samples)
	minimum = 0.182974 (8 samples)
	maximum = 0.238197 (8 samples)
Injected flit rate average = 0.203521 (8 samples)
	minimum = 0.182974 (8 samples)
	maximum = 0.237859 (8 samples)
Accepted flit rate average = 0.203521 (8 samples)
	minimum = 0.182974 (8 samples)
	maximum = 0.238197 (8 samples)
Injected packet size average = 1 (8 samples)
Accepted packet size average = 1 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 16 hrs, 5 min, 15 sec (57915 sec)
gpgpu_simulation_rate = 2160 (inst/sec)
gpgpu_simulation_rate = 24 (cycle/sec)
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc40b347c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc40b347c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc40b347b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc40b347b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc40b347a8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc40b347a4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc40b347e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x401b10 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z9pagerank2PiS_S_PfS0_ii 
GPGPU-Sim PTX: pushing kernel '_Z9pagerank2PiS_S_PfS0_ii' to stream 0, gridDim= (1169,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 58 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache in Volta Archi to 128KB
GPGPU-Sim uArch: Shader 60 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 62 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 64 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 66 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 69 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 71 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 73 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 75 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 76 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 78 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 29 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 31 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 32 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 34 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 36 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 38 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 40 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 42 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 45 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 47 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 48 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 50 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 53 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 54 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 56 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 59 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 61 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 63 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 65 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 67 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 68 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 70 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 72 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 74 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 77 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 79 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 28 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 30 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 33 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 35 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 37 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 39 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 41 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 43 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 44 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 46 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 49 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 51 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 52 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 55 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 57 bind to kernel 9 '_Z9pagerank2PiS_S_PfS0_ii'
Destroy streams for kernel 9: size 0
kernel_name = _Z9pagerank2PiS_S_PfS0_ii 
kernel_launch_uid = 9 
gpu_sim_cycle = 8741
gpu_sim_insn = 7478645
gpu_ipc =     855.5823
gpu_tot_sim_cycle = 1401010
gpu_tot_sim_insn = 132607815
gpu_tot_ipc =      94.6516
gpu_tot_issued_cta = 10521
gpu_occupancy = 78.4044% 
gpu_tot_occupancy = 77.2689% 
max_total_param_size = 0
gpu_stall_dramfull = 205550
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      12.8306
partiton_level_parallism_total  =       6.0807
partiton_level_parallism_util =      14.3362
partiton_level_parallism_util_total  =       7.7244
L2_BW  =     492.6938 GB/Sec
L2_BW_total  =     233.5588 GB/Sec
gpu_total_sim_rate=2269

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 5307824
	L1I_total_cache_misses = 21002
	L1I_total_cache_miss_rate = 0.0040
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 126770
L1D_cache:
	L1D_cache_core[0]: Access = 254627, Miss = 42728, Miss_rate = 0.168, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 253555, Miss = 42523, Miss_rate = 0.168, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 256141, Miss = 42743, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 266011, Miss = 43022, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 265372, Miss = 43460, Miss_rate = 0.164, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 255082, Miss = 41746, Miss_rate = 0.164, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 252908, Miss = 41316, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 256090, Miss = 42555, Miss_rate = 0.166, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 252241, Miss = 41852, Miss_rate = 0.166, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 255032, Miss = 42932, Miss_rate = 0.168, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 255448, Miss = 42714, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 257414, Miss = 43453, Miss_rate = 0.169, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 256845, Miss = 43483, Miss_rate = 0.169, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 258608, Miss = 43641, Miss_rate = 0.169, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 254173, Miss = 42598, Miss_rate = 0.168, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 256767, Miss = 43264, Miss_rate = 0.168, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 258929, Miss = 43062, Miss_rate = 0.166, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 251877, Miss = 42116, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 252994, Miss = 41855, Miss_rate = 0.165, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 258776, Miss = 42742, Miss_rate = 0.165, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 253527, Miss = 42405, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 259703, Miss = 43324, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 257701, Miss = 42622, Miss_rate = 0.165, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 250814, Miss = 41451, Miss_rate = 0.165, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 257937, Miss = 42629, Miss_rate = 0.165, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 257211, Miss = 43047, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 252936, Miss = 42556, Miss_rate = 0.168, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 271442, Miss = 43868, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 255418, Miss = 41881, Miss_rate = 0.164, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 252167, Miss = 41160, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 266889, Miss = 43237, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 251975, Miss = 41204, Miss_rate = 0.164, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 263983, Miss = 42771, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 256259, Miss = 42212, Miss_rate = 0.165, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 253821, Miss = 40864, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 263323, Miss = 41813, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 256231, Miss = 41324, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 255369, Miss = 41898, Miss_rate = 0.164, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 262367, Miss = 42456, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 263537, Miss = 42717, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 10291500
	L1D_total_cache_misses = 1699244
	L1D_total_cache_miss_rate = 0.1651
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.025
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 364728
	L1C_total_cache_misses = 5120
	L1C_total_cache_miss_rate = 0.0140
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 45712
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0
tlb_cache:
	TLB_total_cache_accesses = 0
	TLB_total_cache_misses = 0
	TLB_total_cache_pending_hits = 0
	TLB_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8442720
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 780151
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 694789
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 359608
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 5120
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 45712
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 149536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 224304
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 5286822
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 21002
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 126770
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 9917660
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 364728
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 373840
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 5307824

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 45712
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 126770
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2431, 2543, 3355, 2737, 2543, 3297, 3019, 2991, 2319, 2235, 2317, 2233, 3381, 2457, 2653, 2121, 2053, 2354, 2307, 2195, 2615, 2587, 2587, 2699, 2167, 2025, 2279, 1915, 1999, 1831, 2865, 2223, 1783, 1706, 1846, 1988, 1848, 1820, 2035, 1706, 1161, 1376, 1516, 1331, 1404, 1639, 1861, 1686, 1318, 1654, 1346, 1514, 1514, 1486, 1486, 1542, 1076, 992, 880, 1020, 1076, 1048, 1442, 936, 
gpgpu_n_tot_thrd_icount = 325869440
gpgpu_n_tot_w_icount = 10183420
gpgpu_n_stall_shd_mem = 321445020
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8144427
gpgpu_n_mem_write_global = 373840
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 27053024
gpgpu_n_store_insn = 2990670
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 11671296
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 45712
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:306064362	W0_Idle:11515524	W0_Scoreboard:17019134	W1:2013536	W2:928536	W3:584408	W4:428760	W5:342972	W6:285300	W7:258860	W8:223312	W9:190220	W10:174648	W11:155840	W12:146820	W13:135584	W14:132700	W15:135700	W16:135104	W17:132152	W18:127096	W19:130932	W20:118004	W21:114508	W22:109668	W23:110336	W24:102988	W25:103068	W26:95008	W27:95058	W28:72380	W29:63220	W30:49216	W31:26016	W32:2461470
single_issue_nums: WS0:2535450	WS1:2548698	WS2:2537744	WS3:2561528	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 11481592 {8:1435199,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 14953600 {40:373840,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 268369120 {40:6709228,}
traffic_breakdown_coretomem[INST_ACC_R] = 5760 {8:720,}
traffic_breakdown_memtocore[CONST_ACC_R] = 6400 {40:160,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 57407960 {40:1435199,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2990720 {8:373840,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 268369120 {40:6709228,}
traffic_breakdown_memtocore[INST_ACC_R] = 115200 {40:2880,}
maxmflatency = 3491 
max_icnt2mem_latency = 2169 
maxmrqlatency = 1607 
max_icnt2sh_latency = 110 
averagemflatency = 177 
avg_icnt2mem_latency = 11 
avg_mrq_latency = 39 
avg_icnt2sh_latency = 7 
mrq_lat_table:550296 	313344 	21083 	29599 	196394 	132889 	67716 	61651 	53090 	12024 	408 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	7086382 	1283216 	94673 	50389 	3767 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	4595296 	3551725 	293019 	22223 	10387 	15117 	15343 	12832 	3068 	57 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	7775368 	711138 	25698 	5638 	585 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2711 	60 	18 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        40        61        18        32        21        21        33        29 
dram[1]:        64        64        64        64        64        64        64        60        64        56        33        21        24        22        32        58 
dram[2]:        64        64        64        64        64        64        61        48        25        56        22        23        40        32        35        39 
dram[3]:        64        64        64        64        64        64        60        60        52        36        20        23        24        23        35        23 
dram[4]:        64        64        64        64        64        64        64        60        55        24        16        22        34        27        39        32 
dram[5]:        64        64        64        64        64        64        64        60        49        40        25        30        25        20        29        25 
dram[6]:        64        64        64        64        64        64        56        50        30        25        19        19        40        36        32        31 
dram[7]:        64        64        64        64        64        64        56        64        37        32        29        18        23        24        29        26 
dram[8]:        64        64        64        64        64        64        64        61        48        30        16        26        32        33        56        34 
dram[9]:        64        64        64        64        64        64        64        64        52        48        33        33        24        28        33        32 
dram[10]:        64        64        64        64        64        64        61        46        56        47        30        32        48        47        37        31 
dram[11]:        64        64        64        64        64        64        64        56        48        28        20        23        24        20        41        27 
dram[12]:        64        64        64        64        64        64        63        58        38        39        24        20        19        22        34        30 
dram[13]:        64        64        64        64        64        64        64        64        52        36        32        30        21        29        49        35 
dram[14]:        64        64        64        64        64        64        61        61        28        37        23        20        40        36        24        25 
dram[15]:        64        64        64        64        64        64        64        52        40        32        24        22        20        33        37        31 
dram[16]:        64        64        64        64        64        64        64        64        40        53        20        21        23        24        42        27 
dram[17]:        64        64        64        64        64        64        64        61        56        51        28        40        28        22        34        20 
dram[18]:        64        64        64        64        64        64        61        53        38        33        34        28        36        36        36        47 
dram[19]:        64        64        64        64        64        64        60        60        40        36        24        22        19        22        38        30 
dram[20]:        64        64        64        64        64        64        64        60        36        44        18        26        46        20        27        28 
dram[21]:        64        64        64        64        64        64        64        64        36        60        30        23        28        23        34        56 
dram[22]:        64        64        64        64        64        64        53        50        44        32        26        35        43        40        30        25 
dram[23]:        64        64        64        64        64        64        64        58        40        26        32        22        30        19        38        38 
maximum service time to same row:
dram[0]:     17105      9960     15849      8656     11859     26204      7243     13869      9800     14094     10004     10338     30685     16296     11665     62528 
dram[1]:     11459     14435     10011      7998     10361     11002      6547      7557     13014     14114     15881     10619      6012      5527     13966     18103 
dram[2]:     14431     14818     22385      7098     19639     25302      8658     10123      8201      7949     10034     18190      8427     15828     13385     11937 
dram[3]:      9607     17941      6942     12571      8892     15494      9180     10012      8461     11807      7113     10629      7795     10654      9784     12100 
dram[4]:     10964     16586      7819      9111     14276     13010      6028     10008     11016     15108     11323     23633      8487     12239     15768     19841 
dram[5]:     11736     12538     10197      8302      9053      5879     10739     10231      8684     11208     10740     12870      6871     13006     11681     11777 
dram[6]:      6427     15887      6668      9917     12011     12459      5692      7952     11329      8641      7900      5353     15272     31173     14511     13002 
dram[7]:     16421     14855     11337      7896      9796     20774     10900      9106     42610     12155      7604      7412      6922      6806     13821      8770 
dram[8]:     12006     36698      7391      5795     15857     23138     15058     14020      9189     27392      9065      8503     23060     11981     15086     12207 
dram[9]:     17641     22316      4935     13748      9180      9418      5715     10748     12033     12250      9703      6604      7584      8970     15130     12953 
dram[10]:     12029     91102      7441     28526      9234      9026      8159      9354     11731     11156     16409      7809      8228     13351      9870     13418 
dram[11]:     10642     86942     10573      9365      9624      8978      5888     10921      7380      8615     10180      6323     46119      8304     14694      9909 
dram[12]:     14329     15419      7910     13892     18582      9368      9398      7069     13130     10187     11400      7351      8501     13879     14088     12516 
dram[13]:     10052     19505     14772      7787      8086      9998      7872     10646      8455     17984      8535      7285     10402     13131     14390     12521 
dram[14]:     14407     16582     10876     15762      8653      8332      9674     10247     11879     10366      7066      5354     10171     11582     12325     13813 
dram[15]:     16565     14262      6539      9806      7196     10303     12116     11756      9162      7073      8296      9598      9708     23577     15494      8376 
dram[16]:     41296      9960      8310      8102     13061      8404      9508      6965      9414      8864     11187     13912     24252      9848     13760     19570 
dram[17]:     18799     11829     13184      5731     12339      9500      7964      9376      7319     10548     13037     10320     11177      8037     32252      8269 
dram[18]:     53957     36159      6913     14545      9103      7247      7994      7335     11179     13390     15406      9060      9305     29859     10296     37148 
dram[19]:     11993     15965     25087      7467     18257     12589     11089     12239     12120     26021     15482     14317      7543      9613     17833      9259 
dram[20]:     34241      9154      6391      7108      6654     10018      8813     18108     48290     11208      8467      5119     23566     10138     12580      5414 
dram[21]:     12493     11766     29753     31676     10152      9000      9209      7866     10211     11655     12594      9525      8419      6703     13131     17909 
dram[22]:     30491      9969      8960     17246     12593     13302      8833     12836     11153      6942     12353     15114     35232     10377     10522     12267 
dram[23]:     10542     19987     10790     19790     14916      8918      8556      9440      8421     10085     10730     10185      8331      5048     29352     14465 
average row accesses per activate:
dram[0]:  2.298030  2.290598  2.254867  2.400754  2.350296  2.451593  2.285049  2.315101  2.120958  1.960155  2.006187  2.082468  2.130058  1.987547  2.146762  2.245237 
dram[1]:  2.344140  2.251174  2.246914  2.255608  2.369359  2.435788  2.228249  2.231078  2.215269  2.049740  1.989922  2.056604  2.195093  1.983667  2.200243  2.245963 
dram[2]:  2.198830  2.263158  2.181193  2.233543  2.274713  2.355701  2.151912  2.155815  2.015297  1.922330  1.958265  2.038615  2.154246  1.920684  2.056754  2.169675 
dram[3]:  2.281495  2.213476  2.119620  2.216638  2.281642  2.356043  2.131004  2.220204  2.117085  2.088810  1.991001  2.043182  2.116905  1.935586  2.049887  2.144876 
dram[4]:  2.233255  2.282238  2.382793  2.311178  2.491814  2.394086  2.231597  2.203390  2.131611  2.091392  1.965897  2.041738  2.266867  1.953871  2.169350  2.197703 
dram[5]:  2.284841  2.294335  2.212471  2.229753  2.291523  2.456615  2.331126  2.241676  2.064140  2.111310  2.067816  2.137083  2.080529  2.144324  2.115857  2.089544 
dram[6]:  2.267698  2.289829  2.242849  2.324817  2.331184  2.349675  2.166760  2.045335  2.024915  2.124017  1.952148  2.091974  2.177946  2.107684  2.185611  2.009423 
dram[7]:  2.232789  2.271248  2.174541  2.193072  2.253221  2.362130  2.273684  2.209421  2.190535  2.196904  2.048555  2.060103  2.161910  2.136867  2.195388  2.327085 
dram[8]:  2.355403  2.289458  2.229556  2.308298  2.414797  2.320093  2.485987  2.122338  2.088132  2.180708  1.987172  2.024515  2.188679  2.008611  2.154955  2.229630 
dram[9]:  2.158348  2.278011  2.172356  2.409907  2.357270  2.352802  2.214083  2.156181  2.169616  2.129652  2.055014  2.165868  2.092582  2.168591  2.249534  2.158206 
dram[10]:  2.204651  2.513731  2.169886  2.351662  2.338634  2.350263  2.040441  2.250000  2.104920  1.972823  2.001119  2.140237  2.268072  2.183082  2.087457  2.200726 
dram[11]:  2.253911  2.206795  2.168272  2.341896  2.276705  2.266097  2.096670  2.308928  2.125150  2.012550  1.976217  1.914163  2.001081  1.897875  2.181164  2.105140 
dram[12]:  2.425684  2.351268  2.235294  2.301183  2.407678  2.326507  2.188349  2.299883  1.909483  2.140024  2.053807  1.978630  2.162859  2.226730  2.176116  2.154854 
dram[13]:  2.284002  2.285542  2.244536  2.261960  2.357695  2.259196  2.315191  2.238943  2.184275  2.272324  2.028814  2.153255  2.017195  2.104295  2.170366  2.052871 
dram[14]:  2.421154  2.131818  2.161491  2.253216  2.428138  2.347214  2.324080  2.339555  1.932028  1.996620  1.893572  2.020112  2.260012  2.061404  2.020089  2.064273 
dram[15]:  2.317705  2.255332  2.367532  2.370416  2.419879  2.461444  2.374772  2.198638  1.997177  1.923119  2.105882  1.983960  1.981193  2.133867  2.212121  2.007226 
dram[16]:  2.379484  2.159195  2.343247  2.377778  2.338634  2.200222  2.360606  2.324519  2.044202  2.031909  2.023229  2.002793  2.061384  2.062535  2.257481  2.187348 
dram[17]:  2.278245  2.209249  2.278504  2.296875  2.387508  2.280114  2.265616  2.320412  1.976085  2.015837  2.093146  2.070812  2.065338  2.196952  2.150327  2.064665 
dram[18]:  2.153009  2.219774  2.354167  2.290593  2.219945  2.333917  2.364134  2.104861  2.017584  2.134220  2.011186  2.039750  2.012366  2.150057  2.003874  2.063110 
dram[19]:  2.235364  2.275591  2.401741  2.428216  2.349971  2.279796  2.382550  2.248680  2.122744  2.030928  2.148325  2.066164  1.913223  2.124498  2.137140  2.071926 
dram[20]:  2.246154  2.280266  2.417457  2.266866  2.396531  2.358112  2.429907  2.061333  2.196066  2.079579  2.099941  1.985000  2.216875  2.108400  2.272727  2.120996 
dram[21]:  2.207547  2.297526  2.426945  2.253828  2.456828  2.389254  2.357743  2.210799  2.014840  2.180318  2.037989  2.007303  2.130040  2.277845  2.181329  2.166158 
dram[22]:  2.232300  2.169443  2.301559  2.389233  2.486284  2.284571  2.262113  2.284366  1.982202  2.014205  2.100934  2.007756  2.190088  2.247466  2.081750  2.040863 
dram[23]:  2.255281  2.217494  2.288246  2.220183  2.354877  2.288495  2.165835  2.315126  2.007386  2.075383  2.076125  1.950847  2.109123  1.946610  2.216068  1.983969 
average row locality = 1438494/658727 = 2.183748
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      3602      3616      3672      3672      3792      3754      3712      3680      3350      3350      3375      3419      3494      3481      3454      3485 
dram[1]:      3624      3684      3672      3672      3806      3816      3728      3679      3348      3352      3364      3405      3566      3573      3464      3456 
dram[2]:      3624      3676      3660      3736      3781      3788      3723      3663      3365      3372      3374      3400      3537      3517      3463      3448 
dram[3]:      3644      3584      3648      3684      3816      3796      3693      3696      3352      3336      3348      3405      3502      3474      3456      3477 
dram[4]:      3656      3616      3672      3676      3780      3788      3723      3684      3355      3355      3382      3379      3571      3493      3473      3472 
dram[5]:      3605      3596      3680      3720      3816      3808      3668      3689      3348      3336      3405      3456      3579      3567      3456      3456 
dram[6]:      3664      3604      3688      3672      3796      3797      3668      3668      3384      3325      3398      3380      3544      3563      3456      3464 
dram[7]:      3676      3629      3744      3704      3832      3808      3680      3680      3372      3356      3352      3407      3520      3477      3458      3441 
dram[8]:      3632      3620      3668      3664      3800      3792      3691      3672      3362      3380      3371      3358      3524      3540      3432      3452 
dram[9]:      3624      3656      3720      3728      3792      3805      3692      3692      3364      3356      3396      3426      3560      3565      3460      3488 
dram[10]:      3649      3617      3669      3729      3792      3835      3680      3674      3360      3362      3384      3425      3573      3574      3466      3474 
dram[11]:      3610      3629      3676      3678      3820      3796      3696      3669      3340      3336      3381      3376      3510      3469      3472      3444 
dram[12]:      3592      3656      3654      3725      3776      3796      3665      3702      3352      3368      3396      3419      3500      3541      3449      3458 
dram[13]:      3664      3637      3655      3716      3789      3808      3668      3685      3364      3396      3399      3447      3562      3581      3457      3452 
dram[14]:      3636      3616      3677      3698      3818      3816      3652      3673      3361      3352      3402      3424      3589      3568      3459      3416 
dram[15]:      3620      3660      3753      3717      3828      3832      3689      3664      3348      3360      3388      3396      3493      3538      3484      3452 
dram[16]:      3640      3620      3640      3696      3792      3788      3688      3660      3369      3374      3379      3394      3502      3502      3460      3440 
dram[17]:      3648      3672      3684      3672      3764      3825      3674      3624      3359      3372      3384      3405      3538      3556      3460      3424 
dram[18]:      3620      3596      3688      3673      3820      3813      3681      3640      3365      3340      3404      3400      3551      3562      3461      3440 
dram[19]:      3608      3621      3704      3740      3816      3828      3689      3624      3336      3354      3400      3368      3512      3511      3469      3420 
dram[20]:      3652      3628      3672      3652      3820      3812      3684      3649      3381      3362      3380      3381      3539      3523      3464      3424 
dram[21]:      3609      3660      3684      3676      3824      3816      3712      3636      3338      3376      3456      3382      3560      3572      3480      3400 
dram[22]:      3667      3636      3686      3704      3805      3813      3668      3657      3372      3354      3409      3432      3564      3577      3456      3440 
dram[23]:      3604      3615      3713      3712      3820      3813      3692      3644      3341      3332      3408      3380      3464      3457      3476      3435 
total dram reads = 1370186
bank skew: 3835/3325 = 1.15
chip skew: 57324/56902 = 1.01
number of total write accesses:
dram[0]:       130       136       150       150       180       171       216       214       192       192       192       192       191       190       159       168 
dram[1]:       136       152       150       149       184       186       216       212       192       192       190       192       192       192       162       160 
dram[2]:       136       151       144       166       177       179       215       211       192       192       192       190       192       188       161       158 
dram[3]:       141       128       144       153       186       181       211       216       192       192       192       191       192       192       160       165 
dram[4]:       145       136       150       149       177       179       218       216       192       192       192       192       192       192       165       163 
dram[5]:       133       130       152       162       185       184       204       216       192       192       193       192       193       192       160       161 
dram[6]:       148       133       154       150       181       181       204       212       192       186       192       191       189       195       159       161 
dram[7]:       151       139       168       158       190       184       208       213       192       192       192       192       192       192       160       159 
dram[8]:       139       137       149       147       182       180       212       214       192       192       192       193       188       192       156       160 
dram[9]:       138       146       162       164       180       183       207       215       192       192       190       191       192       191       164       168 
dram[10]:       143       136       150       163       179       191       205       214       191       195       192       192       192       194       162       166 
dram[11]:       136       138       151       151       187       181       208       210       192       192       192       192       192       192       164       160 
dram[12]:       129       146       146       164       175       180       204       217       192       193       192       192       192       191       159       160 
dram[13]:       148       141       145       161       179       184       203       213       192       192       192       192       192       192       161       159 
dram[14]:       141       136       151       155       186       186       199       213       192       192       192       192       192       192       161       149 
dram[15]:       137       147       170       161       189       190       208       210       189       192       192       191       194       192       166       159 
dram[16]:       141       137       142       156       179       179       207       208       192       192       192       191       192       192       161       156 
dram[17]:       143       150       153       150       173       188       207       207       194       192       189       192       192       192       159       152 
dram[18]:       137       131       154       150       187       185       208       214       192       190       192       192       192       192       160       156 
dram[19]:       134       136       158       167       186       189       216       210       192       192       192       192       192       192       162       152 
dram[20]:       144       139       150       145       187       185       216       216       192       192       192       192       192       192       161       152 
dram[21]:       135       147       153       151       188       186       216       213       192       191       192       191       191       191       165       146 
dram[22]:       148       141       153       157       183       185       207       215       192       191       192       192       192       192       160       156 
dram[23]:       133       137       161       160       188       185       213       213       192       192       192       192       189       189       165       154 
total dram writes = 68308
bank skew: 218/128 = 1.70
chip skew: 2887/2817 = 1.02
average mf latency per bank:
dram[0]:       1405      1468      1168      1260      1081      1085       907       938       857       768       771       748       718       740      1266      1196
dram[1]:       1711      1518      1360      1218      1055       988       893       919       896       792       810       763       758       700      1302      1263
dram[2]:       1381      1521      1163      1206       948      1136       916       916       864       856       751       782       674       695      1172      1167
dram[3]:       1517      1498      1347      1153      1023      1048       828       897       779       778       700       726       689       709      1456      1131
dram[4]:       1468      1466      1347      1343      1032      1062       966       884       821       826       808       813       747       712      1416      1338
dram[5]:       1696      1486      1195      1272       941      1072       938       914       750       772       737       756       679       707      1118      1338
dram[6]:       1408      1593      1335      1217      1102      1045       849       847       882       797       695       731       680       686      1386      1198
dram[7]:       1469      1544      1297      1307      1033       994      1030       858       805       785       714       726       661       689      1778      1204
dram[8]:       1675      1592      1216      1192      1078      1043       890       946       855       878       794       735       737       704      1482      1328
dram[9]:       1696      1504      1232      1420      1098      1034       916       998       882       830       811       808       731       718      1349      1710
dram[10]:       1272      1758      1163      1493      1171      1061       888       937       796       889       727       806       677       759      1143      1736
dram[11]:       1473      1517      1233      1238      1040      1057       893       867       802       799       782       717       682       644      1212      1265
dram[12]:       1386      1716      1257      1277      1072      1090       889       970       795       890       732       846       723       799      1463      1547
dram[13]:       1504      1590      1284      1164      1076      1158       886       893       791       765       775       757       687       731      1314      1516
dram[14]:       1471      1463      1109      1238      1002      1001       850       889       806       862       728       790       686       701      1383      1538
dram[15]:       1441      1441      1227      1367       985      1044       933       896       850       845       754       776       723       707      1348      1293
dram[16]:       1500      1498      1188      1315       984      1080       897       886       839       864       750       740       685       732      1275      1672
dram[17]:       1472      1457      1215      1146      1041      1095       897       894       799       844       743       746       686       677      1266      1329
dram[18]:       1440      1543      1220      1172      1045      1077       891       811       802       861       730       736       662       723      1157      1288
dram[19]:       1430      1665      1186      1252      1035      1119       974       889       874       844       741       793       677       702      1229      1377
dram[20]:       1800      1607      1301      1282      1145      1021       975       886       850       842       860       756       779       700      1566      1241
dram[21]:       1361      1548      1171      1324      1131      1108       913       936       823       847       750       802       686       803      1345      1597
dram[22]:       1469      1584      1242      1460      1014      1003       923       857       822       769       754       740       695       689      1268      1320
dram[23]:       1353      1500      1247      1264      1149      1026       877       899       784       831       718       722       661       660      1171      1245
maximum mf latency per bank:
dram[0]:       1476      1817      1557      1714      1850      1828      2094      1787      1683      1718      1532      1692      1594      1982      1677      2134
dram[1]:       2036      1793      2401      2097      2184      1967      2491      2304      2231      2199      2062      1986      2552      1802      2153      1890
dram[2]:       1404      1432      1635      1623      1631      1697      1400      1511      1260      1300      1646      1481      2012      1731      1585      2024
dram[3]:       1705      1653      1709      1599      1707      1573      1726      1775      1775      1760      2261      1755      1895      1936      1911      1872
dram[4]:       2158      1936      2283      2046      2223      2338      2320      2738      2177      2094      2188      2095      2538      2346      2664      2069
dram[5]:       1352      2470      1462      2147      1550      2209      1468      2265      1246      2217      1543      2211      1545      2366      1442      2352
dram[6]:       1588      1733      1547      1853      1543      2598      1644      1903      1536      1851      1602      1784      1985      2043      2105      1900
dram[7]:       1469      2342      1408      2320      1938      2797      1289      2451      1593      2479      1450      2652      1683      2489      1723      2767
dram[8]:       2078      1689      2132      1743      2523      1893      2629      1944      2003      1701      2239      2107      2320      1783      2366      1791
dram[9]:       2275      2199      2149      2085      2657      2183      2386      2474      2270      2141      2386      2502      2163      2289      2424      2515
dram[10]:       1199      2564      1144      2580      1371      2817      1539      2845      1377      2641      1326      2806      1703      2731      1394      2768
dram[11]:       1667      1990      1493      1967      1996      2510      1788      2205      1410      2392      1981      2377      1744      2269      1981      2132
dram[12]:       1846      3073      1504      2997      1893      2962      1647      3491      1573      2930      1676      3219      1626      3267      1824      3363
dram[13]:       1855      1982      1711      2134      1838      1945      1767      2187      1666      1897      1777      2396      2036      2162      1735      2288
dram[14]:       1528      1921      1807      1966      1599      2157      1619      2130      1580      2116      1876      2155      1543      2452      1915      1940
dram[15]:       2124      2600      2336      2504      2229      2376      2112      2660      2072      2181      2161      2672      2304      2562      2601      2582
dram[16]:       1680      2257      1921      2229      1958      2430      1707      2542      1607      2155      2300      2477      1679      2625      1931      2143
dram[17]:       2075      1553      2258      1784      1924      1826      2110      1774      1938      1455      1913      1526      2311      1762      2068      1746
dram[18]:       1481      2142      1409      1909      1568      1941      2029      2477      1804      1916      1797      1951      1713      2008      1713      2016
dram[19]:       1705      2064      1809      2162      1878      2081      1860      2107      1715      2455      1701      2031      1824      2317      2007      2153
dram[20]:       2644      1611      2620      1529      2841      1792      2691      1931      2648      1652      2904      1700      2899      1807      2844      1722
dram[21]:       1980      2243      1740      2133      2089      2233      1986      2804      1670      2287      1790      2255      1855      2680      1769      2356
dram[22]:       1804      2076      1840      2091      1878      1805      2046      1780      1984      2065      1774      2126      2224      2553      1949      1986
dram[23]:       1592      2097      1675      2093      2025      1981      1881      2147      1696      2233      2034      2114      2096      2117      1865      2090

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=992380 n_nop=878331 n_act=27118 n_pre=27102 n_ref_event=0 n_req=59731 n_rd=56908 n_rd_L2_A=0 n_write=0 n_wr_bk=11286 bw_util=0.06872
n_activity=603017 dram_eff=0.1131
bk0: 3602a 938152i bk1: 3616a 937794i bk2: 3672a 934913i bk3: 3672a 937112i bk4: 3792a 934127i bk5: 3754a 935752i bk6: 3712a 931768i bk7: 3680a 933579i bk8: 3350a 934291i bk9: 3350a 931063i bk10: 3375a 933106i bk11: 3419a 933001i bk12: 3494a 931449i bk13: 3481a 928879i bk14: 3454a 935654i bk15: 3485a 935305i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.546015
Row_Buffer_Locality_read = 0.554878
Row_Buffer_Locality_write = 0.367340
Bank_Level_Parallism = 2.290038
Bank_Level_Parallism_Col = 1.991811
Bank_Level_Parallism_Ready = 1.666085
write_to_read_ratio_blp_rw_average = 0.078788
GrpLevelPara = 1.449542 

BW Util details:
bwutil = 0.068718 
total_CMD = 992380 
util_bw = 68194 
Wasted_Col = 222855 
Wasted_Row = 142073 
Idle = 559258 

BW Util Bottlenecks: 
RCDc_limit = 257184 
RCDWRc_limit = 8596 
WTRc_limit = 17547 
RTWc_limit = 45460 
CCDLc_limit = 24470 
rwq = 0 
CCDLc_limit_alone = 19211 
WTRc_limit_alone = 15543 
RTWc_limit_alone = 42205 

Commands details: 
total_CMD = 992380 
n_nop = 878331 
Read = 56908 
Write = 0 
L2_Alloc = 0 
L2_WB = 11286 
n_act = 27118 
n_pre = 27102 
n_ref = 0 
n_req = 59731 
total_req = 68194 

Dual Bus Interface Util: 
issued_total_row = 54220 
issued_total_col = 68194 
Row_Bus_Util =  0.054636 
CoL_Bus_Util = 0.068718 
Either_Row_CoL_Bus_Util = 0.114925 
Issued_on_Two_Bus_Simul_Util = 0.008429 
issued_two_Eff = 0.073346 
queue_avg = 1.606171 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.60617
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=992380 n_nop=877592 n_act=27274 n_pre=27258 n_ref_event=0 n_req=60066 n_rd=57209 n_rd_L2_A=0 n_write=0 n_wr_bk=11425 bw_util=0.06916
n_activity=604079 dram_eff=0.1136
bk0: 3624a 938590i bk1: 3684a 934393i bk2: 3672a 934402i bk3: 3672a 934592i bk4: 3806a 933820i bk5: 3816a 933943i bk6: 3728a 930890i bk7: 3679a 930739i bk8: 3348a 936418i bk9: 3352a 933146i bk10: 3364a 931365i bk11: 3405a 932574i bk12: 3566a 933583i bk13: 3573a 928822i bk14: 3464a 936225i bk15: 3456a 937115i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.545933
Row_Buffer_Locality_read = 0.553042
Row_Buffer_Locality_write = 0.403570
Bank_Level_Parallism = 2.295117
Bank_Level_Parallism_Col = 1.995993
Bank_Level_Parallism_Ready = 1.695180
write_to_read_ratio_blp_rw_average = 0.077678
GrpLevelPara = 1.450926 

BW Util details:
bwutil = 0.069161 
total_CMD = 992380 
util_bw = 68634 
Wasted_Col = 224421 
Wasted_Row = 141576 
Idle = 557749 

BW Util Bottlenecks: 
RCDc_limit = 260236 
RCDWRc_limit = 8015 
WTRc_limit = 17666 
RTWc_limit = 44004 
CCDLc_limit = 24668 
rwq = 0 
CCDLc_limit_alone = 19534 
WTRc_limit_alone = 15642 
RTWc_limit_alone = 40894 

Commands details: 
total_CMD = 992380 
n_nop = 877592 
Read = 57209 
Write = 0 
L2_Alloc = 0 
L2_WB = 11425 
n_act = 27274 
n_pre = 27258 
n_ref = 0 
n_req = 60066 
total_req = 68634 

Dual Bus Interface Util: 
issued_total_row = 54532 
issued_total_col = 68634 
Row_Bus_Util =  0.054951 
CoL_Bus_Util = 0.069161 
Either_Row_CoL_Bus_Util = 0.115669 
Issued_on_Two_Bus_Simul_Util = 0.008442 
issued_two_Eff = 0.072987 
queue_avg = 1.648006 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.64801
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=992380 n_nop=875856 n_act=28228 n_pre=28212 n_ref_event=0 n_req=59971 n_rd=57127 n_rd_L2_A=0 n_write=0 n_wr_bk=11374 bw_util=0.06903
n_activity=608919 dram_eff=0.1125
bk0: 3624a 935347i bk1: 3676a 935195i bk2: 3660a 934281i bk3: 3736a 931341i bk4: 3781a 933659i bk5: 3788a 934109i bk6: 3723a 931182i bk7: 3663a 932005i bk8: 3365a 932092i bk9: 3372a 931291i bk10: 3374a 932053i bk11: 3400a 933536i bk12: 3537a 933523i bk13: 3517a 929184i bk14: 3463a 934610i bk15: 3448a 936341i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.529306
Row_Buffer_Locality_read = 0.539097
Row_Buffer_Locality_write = 0.332630
Bank_Level_Parallism = 2.277311
Bank_Level_Parallism_Col = 1.938910
Bank_Level_Parallism_Ready = 1.594911
write_to_read_ratio_blp_rw_average = 0.080635
GrpLevelPara = 1.449924 

BW Util details:
bwutil = 0.069027 
total_CMD = 992380 
util_bw = 68501 
Wasted_Col = 230792 
Wasted_Row = 143467 
Idle = 549620 

BW Util Bottlenecks: 
RCDc_limit = 268975 
RCDWRc_limit = 9354 
WTRc_limit = 17977 
RTWc_limit = 46555 
CCDLc_limit = 25489 
rwq = 0 
CCDLc_limit_alone = 20189 
WTRc_limit_alone = 15881 
RTWc_limit_alone = 43351 

Commands details: 
total_CMD = 992380 
n_nop = 875856 
Read = 57127 
Write = 0 
L2_Alloc = 0 
L2_WB = 11374 
n_act = 28228 
n_pre = 28212 
n_ref = 0 
n_req = 59971 
total_req = 68501 

Dual Bus Interface Util: 
issued_total_row = 56440 
issued_total_col = 68501 
Row_Bus_Util =  0.056873 
CoL_Bus_Util = 0.069027 
Either_Row_CoL_Bus_Util = 0.117419 
Issued_on_Two_Bus_Simul_Util = 0.008482 
issued_two_Eff = 0.072234 
queue_avg = 1.464869 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.46487
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=992380 n_nop=876735 n_act=27894 n_pre=27878 n_ref_event=0 n_req=59747 n_rd=56911 n_rd_L2_A=0 n_write=0 n_wr_bk=11341 bw_util=0.06878
n_activity=604134 dram_eff=0.113
bk0: 3644a 936984i bk1: 3584a 936909i bk2: 3648a 932822i bk3: 3684a 933887i bk4: 3816a 932867i bk5: 3796a 933824i bk6: 3693a 930925i bk7: 3696a 929961i bk8: 3352a 934706i bk9: 3336a 934466i bk10: 3348a 932857i bk11: 3405a 932042i bk12: 3502a 933006i bk13: 3474a 929556i bk14: 3456a 933772i bk15: 3477a 933540i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.533131
Row_Buffer_Locality_read = 0.542935
Row_Buffer_Locality_write = 0.336389
Bank_Level_Parallism = 2.283099
Bank_Level_Parallism_Col = 1.957246
Bank_Level_Parallism_Ready = 1.635674
write_to_read_ratio_blp_rw_average = 0.085513
GrpLevelPara = 1.447797 

BW Util details:
bwutil = 0.068776 
total_CMD = 992380 
util_bw = 68252 
Wasted_Col = 229813 
Wasted_Row = 142434 
Idle = 551881 

BW Util Bottlenecks: 
RCDc_limit = 265928 
RCDWRc_limit = 9348 
WTRc_limit = 18246 
RTWc_limit = 49383 
CCDLc_limit = 25460 
rwq = 0 
CCDLc_limit_alone = 19739 
WTRc_limit_alone = 15980 
RTWc_limit_alone = 45928 

Commands details: 
total_CMD = 992380 
n_nop = 876735 
Read = 56911 
Write = 0 
L2_Alloc = 0 
L2_WB = 11341 
n_act = 27894 
n_pre = 27878 
n_ref = 0 
n_req = 59747 
total_req = 68252 

Dual Bus Interface Util: 
issued_total_row = 55772 
issued_total_col = 68252 
Row_Bus_Util =  0.056200 
CoL_Bus_Util = 0.068776 
Either_Row_CoL_Bus_Util = 0.116533 
Issued_on_Two_Bus_Simul_Util = 0.008443 
issued_two_Eff = 0.072454 
queue_avg = 1.494700 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.4947
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=992380 n_nop=878168 n_act=27190 n_pre=27174 n_ref_event=0 n_req=59925 n_rd=57075 n_rd_L2_A=0 n_write=0 n_wr_bk=11388 bw_util=0.06899
n_activity=598136 dram_eff=0.1145
bk0: 3656a 935151i bk1: 3616a 936972i bk2: 3672a 934905i bk3: 3676a 935628i bk4: 3780a 936970i bk5: 3788a 933150i bk6: 3723a 930574i bk7: 3684a 930936i bk8: 3355a 935418i bk9: 3355a 934018i bk10: 3382a 930266i bk11: 3379a 931324i bk12: 3571a 933376i bk13: 3493a 930336i bk14: 3473a 934925i bk15: 3472a 935053i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.546266
Row_Buffer_Locality_read = 0.556093
Row_Buffer_Locality_write = 0.349474
Bank_Level_Parallism = 2.316690
Bank_Level_Parallism_Col = 2.010822
Bank_Level_Parallism_Ready = 1.646042
write_to_read_ratio_blp_rw_average = 0.081139
GrpLevelPara = 1.461650 

BW Util details:
bwutil = 0.068989 
total_CMD = 992380 
util_bw = 68463 
Wasted_Col = 222159 
Wasted_Row = 140598 
Idle = 561160 

BW Util Bottlenecks: 
RCDc_limit = 257365 
RCDWRc_limit = 8574 
WTRc_limit = 18351 
RTWc_limit = 47617 
CCDLc_limit = 25488 
rwq = 0 
CCDLc_limit_alone = 19858 
WTRc_limit_alone = 16153 
RTWc_limit_alone = 44185 

Commands details: 
total_CMD = 992380 
n_nop = 878168 
Read = 57075 
Write = 0 
L2_Alloc = 0 
L2_WB = 11388 
n_act = 27190 
n_pre = 27174 
n_ref = 0 
n_req = 59925 
total_req = 68463 

Dual Bus Interface Util: 
issued_total_row = 54364 
issued_total_col = 68463 
Row_Bus_Util =  0.054781 
CoL_Bus_Util = 0.068989 
Either_Row_CoL_Bus_Util = 0.115089 
Issued_on_Two_Bus_Simul_Util = 0.008681 
issued_two_Eff = 0.075430 
queue_avg = 1.768443 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.76844
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=992380 n_nop=877595 n_act=27346 n_pre=27330 n_ref_event=0 n_req=60026 n_rd=57185 n_rd_L2_A=0 n_write=0 n_wr_bk=11358 bw_util=0.06907
n_activity=602200 dram_eff=0.1138
bk0: 3605a 937919i bk1: 3596a 937541i bk2: 3680a 932198i bk3: 3720a 932997i bk4: 3816a 932231i bk5: 3808a 935995i bk6: 3668a 935061i bk7: 3689a 932538i bk8: 3348a 934641i bk9: 3336a 936290i bk10: 3405a 932535i bk11: 3456a 933691i bk12: 3579a 930756i bk13: 3567a 933168i bk14: 3456a 936241i bk15: 3456a 933302i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.544431
Row_Buffer_Locality_read = 0.554586
Row_Buffer_Locality_write = 0.340021
Bank_Level_Parallism = 2.282431
Bank_Level_Parallism_Col = 1.959695
Bank_Level_Parallism_Ready = 1.597027
write_to_read_ratio_blp_rw_average = 0.081411
GrpLevelPara = 1.450837 

BW Util details:
bwutil = 0.069069 
total_CMD = 992380 
util_bw = 68543 
Wasted_Col = 224146 
Wasted_Row = 141498 
Idle = 558193 

BW Util Bottlenecks: 
RCDc_limit = 259286 
RCDWRc_limit = 8965 
WTRc_limit = 18767 
RTWc_limit = 46761 
CCDLc_limit = 26181 
rwq = 0 
CCDLc_limit_alone = 20509 
WTRc_limit_alone = 16422 
RTWc_limit_alone = 43434 

Commands details: 
total_CMD = 992380 
n_nop = 877595 
Read = 57185 
Write = 0 
L2_Alloc = 0 
L2_WB = 11358 
n_act = 27346 
n_pre = 27330 
n_ref = 0 
n_req = 60026 
total_req = 68543 

Dual Bus Interface Util: 
issued_total_row = 54676 
issued_total_col = 68543 
Row_Bus_Util =  0.055096 
CoL_Bus_Util = 0.069069 
Either_Row_CoL_Bus_Util = 0.115666 
Issued_on_Two_Bus_Simul_Util = 0.008499 
issued_two_Eff = 0.073477 
queue_avg = 1.515707 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.51571
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=992380 n_nop=877097 n_act=27673 n_pre=27657 n_ref_event=0 n_req=59899 n_rd=57071 n_rd_L2_A=0 n_write=0 n_wr_bk=11303 bw_util=0.0689
n_activity=602270 dram_eff=0.1135
bk0: 3664a 934762i bk1: 3604a 937648i bk2: 3688a 932892i bk3: 3672a 936305i bk4: 3796a 933378i bk5: 3797a 932870i bk6: 3668a 931441i bk7: 3668a 928508i bk8: 3384a 931013i bk9: 3325a 935492i bk10: 3398a 930524i bk11: 3380a 934887i bk12: 3544a 933119i bk13: 3563a 932505i bk14: 3456a 936073i bk15: 3464a 933266i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.538006
Row_Buffer_Locality_read = 0.548212
Row_Buffer_Locality_write = 0.332037
Bank_Level_Parallism = 2.306608
Bank_Level_Parallism_Col = 1.973192
Bank_Level_Parallism_Ready = 1.599468
write_to_read_ratio_blp_rw_average = 0.083079
GrpLevelPara = 1.454707 

BW Util details:
bwutil = 0.068899 
total_CMD = 992380 
util_bw = 68374 
Wasted_Col = 226131 
Wasted_Row = 140461 
Idle = 557414 

BW Util Bottlenecks: 
RCDc_limit = 262524 
RCDWRc_limit = 9169 
WTRc_limit = 19823 
RTWc_limit = 48187 
CCDLc_limit = 26059 
rwq = 0 
CCDLc_limit_alone = 20324 
WTRc_limit_alone = 17503 
RTWc_limit_alone = 44772 

Commands details: 
total_CMD = 992380 
n_nop = 877097 
Read = 57071 
Write = 0 
L2_Alloc = 0 
L2_WB = 11303 
n_act = 27673 
n_pre = 27657 
n_ref = 0 
n_req = 59899 
total_req = 68374 

Dual Bus Interface Util: 
issued_total_row = 55330 
issued_total_col = 68374 
Row_Bus_Util =  0.055755 
CoL_Bus_Util = 0.068899 
Either_Row_CoL_Bus_Util = 0.116168 
Issued_on_Two_Bus_Simul_Util = 0.008486 
issued_two_Eff = 0.073046 
queue_avg = 1.601460 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.60146
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=992380 n_nop=877931 n_act=27228 n_pre=27212 n_ref_event=0 n_req=60018 n_rd=57136 n_rd_L2_A=0 n_write=0 n_wr_bk=11528 bw_util=0.06919
n_activity=603061 dram_eff=0.1139
bk0: 3676a 934500i bk1: 3629a 937825i bk2: 3744a 930349i bk3: 3704a 932157i bk4: 3832a 929510i bk5: 3808a 934422i bk6: 3680a 932625i bk7: 3680a 931017i bk8: 3372a 934923i bk9: 3356a 936716i bk10: 3352a 933050i bk11: 3407a 932729i bk12: 3520a 932408i bk13: 3477a 934149i bk14: 3458a 936717i bk15: 3441a 938600i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.546336
Row_Buffer_Locality_read = 0.556007
Row_Buffer_Locality_write = 0.354615
Bank_Level_Parallism = 2.303402
Bank_Level_Parallism_Col = 1.994469
Bank_Level_Parallism_Ready = 1.629267
write_to_read_ratio_blp_rw_average = 0.082698
GrpLevelPara = 1.456786 

BW Util details:
bwutil = 0.069191 
total_CMD = 992380 
util_bw = 68664 
Wasted_Col = 223204 
Wasted_Row = 140710 
Idle = 559802 

BW Util Bottlenecks: 
RCDc_limit = 257225 
RCDWRc_limit = 8879 
WTRc_limit = 19855 
RTWc_limit = 47317 
CCDLc_limit = 25721 
rwq = 0 
CCDLc_limit_alone = 20132 
WTRc_limit_alone = 17509 
RTWc_limit_alone = 44074 

Commands details: 
total_CMD = 992380 
n_nop = 877931 
Read = 57136 
Write = 0 
L2_Alloc = 0 
L2_WB = 11528 
n_act = 27228 
n_pre = 27212 
n_ref = 0 
n_req = 60018 
total_req = 68664 

Dual Bus Interface Util: 
issued_total_row = 54440 
issued_total_col = 68664 
Row_Bus_Util =  0.054858 
CoL_Bus_Util = 0.069191 
Either_Row_CoL_Bus_Util = 0.115328 
Issued_on_Two_Bus_Simul_Util = 0.008721 
issued_two_Eff = 0.075623 
queue_avg = 1.640685 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.64068
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=992380 n_nop=878488 n_act=27093 n_pre=27077 n_ref_event=0 n_req=59783 n_rd=56958 n_rd_L2_A=0 n_write=0 n_wr_bk=11288 bw_util=0.06877
n_activity=600362 dram_eff=0.1137
bk0: 3632a 937051i bk1: 3620a 936600i bk2: 3668a 934895i bk3: 3664a 936099i bk4: 3800a 934742i bk5: 3792a 932210i bk6: 3691a 935276i bk7: 3672a 928978i bk8: 3362a 933795i bk9: 3380a 935728i bk10: 3371a 931053i bk11: 3358a 933456i bk12: 3524a 934278i bk13: 3540a 929410i bk14: 3432a 935800i bk15: 3452a 937271i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.546811
Row_Buffer_Locality_read = 0.556919
Row_Buffer_Locality_write = 0.343009
Bank_Level_Parallism = 2.304045
Bank_Level_Parallism_Col = 1.994524
Bank_Level_Parallism_Ready = 1.630425
write_to_read_ratio_blp_rw_average = 0.084604
GrpLevelPara = 1.457528 

BW Util details:
bwutil = 0.068770 
total_CMD = 992380 
util_bw = 68246 
Wasted_Col = 221951 
Wasted_Row = 140012 
Idle = 562171 

BW Util Bottlenecks: 
RCDc_limit = 256732 
RCDWRc_limit = 8698 
WTRc_limit = 18496 
RTWc_limit = 48651 
CCDLc_limit = 25686 
rwq = 0 
CCDLc_limit_alone = 19853 
WTRc_limit_alone = 16231 
RTWc_limit_alone = 45083 

Commands details: 
total_CMD = 992380 
n_nop = 878488 
Read = 56958 
Write = 0 
L2_Alloc = 0 
L2_WB = 11288 
n_act = 27093 
n_pre = 27077 
n_ref = 0 
n_req = 59783 
total_req = 68246 

Dual Bus Interface Util: 
issued_total_row = 54170 
issued_total_col = 68246 
Row_Bus_Util =  0.054586 
CoL_Bus_Util = 0.068770 
Either_Row_CoL_Bus_Util = 0.114767 
Issued_on_Two_Bus_Simul_Util = 0.008589 
issued_two_Eff = 0.074843 
queue_avg = 1.670933 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.67093
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=992380 n_nop=877556 n_act=27317 n_pre=27301 n_ref_event=0 n_req=60199 n_rd=57324 n_rd_L2_A=0 n_write=0 n_wr_bk=11488 bw_util=0.06934
n_activity=602917 dram_eff=0.1141
bk0: 3624a 934223i bk1: 3656a 935161i bk2: 3720a 931392i bk3: 3728a 935863i bk4: 3792a 933841i bk5: 3805a 934356i bk6: 3692a 932867i bk7: 3692a 929181i bk8: 3364a 935105i bk9: 3356a 934899i bk10: 3396a 932042i bk11: 3426a 933634i bk12: 3560a 931692i bk13: 3565a 933277i bk14: 3460a 936466i bk15: 3488a 934720i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.546222
Row_Buffer_Locality_read = 0.556067
Row_Buffer_Locality_write = 0.349913
Bank_Level_Parallism = 2.295549
Bank_Level_Parallism_Col = 1.985890
Bank_Level_Parallism_Ready = 1.671511
write_to_read_ratio_blp_rw_average = 0.079488
GrpLevelPara = 1.442011 

BW Util details:
bwutil = 0.069340 
total_CMD = 992380 
util_bw = 68812 
Wasted_Col = 224731 
Wasted_Row = 141891 
Idle = 556946 

BW Util Bottlenecks: 
RCDc_limit = 259147 
RCDWRc_limit = 8578 
WTRc_limit = 18525 
RTWc_limit = 44334 
CCDLc_limit = 25189 
rwq = 0 
CCDLc_limit_alone = 19926 
WTRc_limit_alone = 16375 
RTWc_limit_alone = 41221 

Commands details: 
total_CMD = 992380 
n_nop = 877556 
Read = 57324 
Write = 0 
L2_Alloc = 0 
L2_WB = 11488 
n_act = 27317 
n_pre = 27301 
n_ref = 0 
n_req = 60199 
total_req = 68812 

Dual Bus Interface Util: 
issued_total_row = 54618 
issued_total_col = 68812 
Row_Bus_Util =  0.055037 
CoL_Bus_Util = 0.069340 
Either_Row_CoL_Bus_Util = 0.115706 
Issued_on_Two_Bus_Simul_Util = 0.008672 
issued_two_Eff = 0.074949 
queue_avg = 1.653027 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.65303
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=992380 n_nop=877196 n_act=27416 n_pre=27400 n_ref_event=0 n_req=60128 n_rd=57263 n_rd_L2_A=0 n_write=0 n_wr_bk=11431 bw_util=0.06922
n_activity=601560 dram_eff=0.1142
bk0: 3649a 935067i bk1: 3617a 940631i bk2: 3669a 933751i bk3: 3729a 934501i bk4: 3792a 933294i bk5: 3835a 932586i bk6: 3680a 928850i bk7: 3674a 933924i bk8: 3360a 933193i bk9: 3362a 931596i bk10: 3384a 931207i bk11: 3425a 934957i bk12: 3573a 934356i bk13: 3574a 933376i bk14: 3466a 934841i bk15: 3474a 936288i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.544039
Row_Buffer_Locality_read = 0.552922
Row_Buffer_Locality_write = 0.366492
Bank_Level_Parallism = 2.296521
Bank_Level_Parallism_Col = 1.965877
Bank_Level_Parallism_Ready = 1.590881
write_to_read_ratio_blp_rw_average = 0.079538
GrpLevelPara = 1.454135 

BW Util details:
bwutil = 0.069221 
total_CMD = 992380 
util_bw = 68694 
Wasted_Col = 224278 
Wasted_Row = 140636 
Idle = 558772 

BW Util Bottlenecks: 
RCDc_limit = 260576 
RCDWRc_limit = 8723 
WTRc_limit = 20291 
RTWc_limit = 44245 
CCDLc_limit = 26295 
rwq = 0 
CCDLc_limit_alone = 20620 
WTRc_limit_alone = 17742 
RTWc_limit_alone = 41119 

Commands details: 
total_CMD = 992380 
n_nop = 877196 
Read = 57263 
Write = 0 
L2_Alloc = 0 
L2_WB = 11431 
n_act = 27416 
n_pre = 27400 
n_ref = 0 
n_req = 60128 
total_req = 68694 

Dual Bus Interface Util: 
issued_total_row = 54816 
issued_total_col = 68694 
Row_Bus_Util =  0.055237 
CoL_Bus_Util = 0.069221 
Either_Row_CoL_Bus_Util = 0.116068 
Issued_on_Two_Bus_Simul_Util = 0.008390 
issued_two_Eff = 0.072284 
queue_avg = 1.681476 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.68148
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=992380 n_nop=876609 n_act=28071 n_pre=28055 n_ref_event=0 n_req=59740 n_rd=56902 n_rd_L2_A=0 n_write=0 n_wr_bk=11343 bw_util=0.06877
n_activity=606376 dram_eff=0.1125
bk0: 3610a 937307i bk1: 3629a 935092i bk2: 3676a 933965i bk3: 3678a 936628i bk4: 3820a 932396i bk5: 3796a 932974i bk6: 3696a 929204i bk7: 3669a 934077i bk8: 3340a 934713i bk9: 3336a 932762i bk10: 3381a 930902i bk11: 3376a 930520i bk12: 3510a 930053i bk13: 3469a 929126i bk14: 3472a 934673i bk15: 3444a 935017i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.530114
Row_Buffer_Locality_read = 0.538804
Row_Buffer_Locality_write = 0.355884
Bank_Level_Parallism = 2.285377
Bank_Level_Parallism_Col = 1.950973
Bank_Level_Parallism_Ready = 1.610931
write_to_read_ratio_blp_rw_average = 0.080215
GrpLevelPara = 1.448136 

BW Util details:
bwutil = 0.068769 
total_CMD = 992380 
util_bw = 68245 
Wasted_Col = 229596 
Wasted_Row = 143404 
Idle = 551135 

BW Util Bottlenecks: 
RCDc_limit = 267273 
RCDWRc_limit = 8954 
WTRc_limit = 18470 
RTWc_limit = 45310 
CCDLc_limit = 24955 
rwq = 0 
CCDLc_limit_alone = 19732 
WTRc_limit_alone = 16280 
RTWc_limit_alone = 42277 

Commands details: 
total_CMD = 992380 
n_nop = 876609 
Read = 56902 
Write = 0 
L2_Alloc = 0 
L2_WB = 11343 
n_act = 28071 
n_pre = 28055 
n_ref = 0 
n_req = 59740 
total_req = 68245 

Dual Bus Interface Util: 
issued_total_row = 56126 
issued_total_col = 68245 
Row_Bus_Util =  0.056557 
CoL_Bus_Util = 0.068769 
Either_Row_CoL_Bus_Util = 0.116660 
Issued_on_Two_Bus_Simul_Util = 0.008666 
issued_two_Eff = 0.074285 
queue_avg = 1.516024 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.51602
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=992380 n_nop=878168 n_act=27175 n_pre=27159 n_ref_event=0 n_req=59881 n_rd=57049 n_rd_L2_A=0 n_write=0 n_wr_bk=11316 bw_util=0.06889
n_activity=601547 dram_eff=0.1136
bk0: 3592a 940328i bk1: 3656a 937076i bk2: 3654a 934791i bk3: 3725a 934319i bk4: 3776a 934554i bk5: 3796a 933033i bk6: 3665a 931268i bk7: 3702a 931234i bk8: 3352a 930170i bk9: 3368a 933465i bk10: 3396a 931710i bk11: 3419a 930692i bk12: 3500a 933906i bk13: 3541a 933573i bk14: 3449a 936567i bk15: 3458a 935008i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.546183
Row_Buffer_Locality_read = 0.553296
Row_Buffer_Locality_write = 0.402895
Bank_Level_Parallism = 2.307017
Bank_Level_Parallism_Col = 1.994349
Bank_Level_Parallism_Ready = 1.665809
write_to_read_ratio_blp_rw_average = 0.078275
GrpLevelPara = 1.452939 

BW Util details:
bwutil = 0.068890 
total_CMD = 992380 
util_bw = 68365 
Wasted_Col = 222865 
Wasted_Row = 140612 
Idle = 560538 

BW Util Bottlenecks: 
RCDc_limit = 258684 
RCDWRc_limit = 7907 
WTRc_limit = 17494 
RTWc_limit = 44775 
CCDLc_limit = 24533 
rwq = 0 
CCDLc_limit_alone = 19436 
WTRc_limit_alone = 15497 
RTWc_limit_alone = 41675 

Commands details: 
total_CMD = 992380 
n_nop = 878168 
Read = 57049 
Write = 0 
L2_Alloc = 0 
L2_WB = 11316 
n_act = 27175 
n_pre = 27159 
n_ref = 0 
n_req = 59881 
total_req = 68365 

Dual Bus Interface Util: 
issued_total_row = 54334 
issued_total_col = 68365 
Row_Bus_Util =  0.054751 
CoL_Bus_Util = 0.068890 
Either_Row_CoL_Bus_Util = 0.115089 
Issued_on_Two_Bus_Simul_Util = 0.008552 
issued_two_Eff = 0.074309 
queue_avg = 1.731822 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.73182
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=992380 n_nop=877595 n_act=27339 n_pre=27323 n_ref_event=0 n_req=60126 n_rd=57280 n_rd_L2_A=0 n_write=0 n_wr_bk=11381 bw_util=0.06919
n_activity=604510 dram_eff=0.1136
bk0: 3664a 935704i bk1: 3637a 935052i bk2: 3655a 934724i bk3: 3716a 933014i bk4: 3789a 933889i bk5: 3808a 932070i bk6: 3668a 934273i bk7: 3685a 932179i bk8: 3364a 934777i bk9: 3396a 936494i bk10: 3399a 932145i bk11: 3447a 933048i bk12: 3562a 928790i bk13: 3581a 930352i bk14: 3457a 935117i bk15: 3452a 933010i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.545305
Row_Buffer_Locality_read = 0.553527
Row_Buffer_Locality_write = 0.379831
Bank_Level_Parallism = 2.307058
Bank_Level_Parallism_Col = 2.006085
Bank_Level_Parallism_Ready = 1.644573
write_to_read_ratio_blp_rw_average = 0.076088
GrpLevelPara = 1.456201 

BW Util details:
bwutil = 0.069188 
total_CMD = 992380 
util_bw = 68661 
Wasted_Col = 224105 
Wasted_Row = 142233 
Idle = 557381 

BW Util Bottlenecks: 
RCDc_limit = 260155 
RCDWRc_limit = 8028 
WTRc_limit = 19360 
RTWc_limit = 45448 
CCDLc_limit = 25573 
rwq = 0 
CCDLc_limit_alone = 19981 
WTRc_limit_alone = 16971 
RTWc_limit_alone = 42245 

Commands details: 
total_CMD = 992380 
n_nop = 877595 
Read = 57280 
Write = 0 
L2_Alloc = 0 
L2_WB = 11381 
n_act = 27339 
n_pre = 27323 
n_ref = 0 
n_req = 60126 
total_req = 68661 

Dual Bus Interface Util: 
issued_total_row = 54662 
issued_total_col = 68661 
Row_Bus_Util =  0.055082 
CoL_Bus_Util = 0.069188 
Either_Row_CoL_Bus_Util = 0.115666 
Issued_on_Two_Bus_Simul_Util = 0.008604 
issued_two_Eff = 0.074383 
queue_avg = 1.705792 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.70579
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=992380 n_nop=876709 n_act=27791 n_pre=27775 n_ref_event=0 n_req=59986 n_rd=57157 n_rd_L2_A=0 n_write=0 n_wr_bk=11316 bw_util=0.069
n_activity=607488 dram_eff=0.1127
bk0: 3636a 938811i bk1: 3616a 934213i bk2: 3677a 933749i bk3: 3698a 933170i bk4: 3818a 934764i bk5: 3816a 934175i bk6: 3652a 935135i bk7: 3673a 934334i bk8: 3361a 930828i bk9: 3352a 932572i bk10: 3402a 928522i bk11: 3424a 931293i bk12: 3589a 934469i bk13: 3568a 930424i bk14: 3459a 933555i bk15: 3416a 935293i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.536709
Row_Buffer_Locality_read = 0.546250
Row_Buffer_Locality_write = 0.343938
Bank_Level_Parallism = 2.281544
Bank_Level_Parallism_Col = 1.958109
Bank_Level_Parallism_Ready = 1.613293
write_to_read_ratio_blp_rw_average = 0.080122
GrpLevelPara = 1.450967 

BW Util details:
bwutil = 0.068999 
total_CMD = 992380 
util_bw = 68473 
Wasted_Col = 228012 
Wasted_Row = 143024 
Idle = 552871 

BW Util Bottlenecks: 
RCDc_limit = 264891 
RCDWRc_limit = 9166 
WTRc_limit = 18378 
RTWc_limit = 47528 
CCDLc_limit = 25699 
rwq = 0 
CCDLc_limit_alone = 20144 
WTRc_limit_alone = 16162 
RTWc_limit_alone = 44189 

Commands details: 
total_CMD = 992380 
n_nop = 876709 
Read = 57157 
Write = 0 
L2_Alloc = 0 
L2_WB = 11316 
n_act = 27791 
n_pre = 27775 
n_ref = 0 
n_req = 59986 
total_req = 68473 

Dual Bus Interface Util: 
issued_total_row = 55566 
issued_total_col = 68473 
Row_Bus_Util =  0.055993 
CoL_Bus_Util = 0.068999 
Either_Row_CoL_Bus_Util = 0.116559 
Issued_on_Two_Bus_Simul_Util = 0.008432 
issued_two_Eff = 0.072343 
queue_avg = 1.529210 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.52921
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=992380 n_nop=877228 n_act=27483 n_pre=27467 n_ref_event=0 n_req=60109 n_rd=57222 n_rd_L2_A=0 n_write=0 n_wr_bk=11542 bw_util=0.06929
n_activity=602524 dram_eff=0.1141
bk0: 3620a 936566i bk1: 3660a 935064i bk2: 3753a 934326i bk3: 3717a 934747i bk4: 3828a 933230i bk5: 3832a 933705i bk6: 3689a 933660i bk7: 3664a 931435i bk8: 3348a 932024i bk9: 3360a 929950i bk10: 3388a 933794i bk11: 3396a 929692i bk12: 3493a 928631i bk13: 3538a 932984i bk14: 3484a 936058i bk15: 3452a 931419i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.542781
Row_Buffer_Locality_read = 0.550121
Row_Buffer_Locality_write = 0.397298
Bank_Level_Parallism = 2.324842
Bank_Level_Parallism_Col = 2.021306
Bank_Level_Parallism_Ready = 1.684544
write_to_read_ratio_blp_rw_average = 0.076650
GrpLevelPara = 1.460722 

BW Util details:
bwutil = 0.069292 
total_CMD = 992380 
util_bw = 68764 
Wasted_Col = 224227 
Wasted_Row = 141836 
Idle = 557553 

BW Util Bottlenecks: 
RCDc_limit = 261638 
RCDWRc_limit = 8233 
WTRc_limit = 18239 
RTWc_limit = 45955 
CCDLc_limit = 25310 
rwq = 0 
CCDLc_limit_alone = 19907 
WTRc_limit_alone = 16100 
RTWc_limit_alone = 42691 

Commands details: 
total_CMD = 992380 
n_nop = 877228 
Read = 57222 
Write = 0 
L2_Alloc = 0 
L2_WB = 11542 
n_act = 27483 
n_pre = 27467 
n_ref = 0 
n_req = 60109 
total_req = 68764 

Dual Bus Interface Util: 
issued_total_row = 54950 
issued_total_col = 68764 
Row_Bus_Util =  0.055372 
CoL_Bus_Util = 0.069292 
Either_Row_CoL_Bus_Util = 0.116036 
Issued_on_Two_Bus_Simul_Util = 0.008628 
issued_two_Eff = 0.074354 
queue_avg = 1.746169 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.74617
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=992380 n_nop=878326 n_act=27261 n_pre=27245 n_ref_event=0 n_req=59761 n_rd=56944 n_rd_L2_A=0 n_write=0 n_wr_bk=11268 bw_util=0.06874
n_activity=602702 dram_eff=0.1132
bk0: 3640a 937629i bk1: 3620a 933125i bk2: 3640a 936519i bk3: 3696a 936182i bk4: 3792a 932791i bk5: 3788a 929119i bk6: 3688a 933082i bk7: 3660a 933486i bk8: 3369a 932094i bk9: 3374a 931118i bk10: 3379a 931325i bk11: 3394a 931241i bk12: 3502a 930627i bk13: 3502a 930747i bk14: 3460a 935660i bk15: 3440a 936042i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.543833
Row_Buffer_Locality_read = 0.552332
Row_Buffer_Locality_write = 0.372027
Bank_Level_Parallism = 2.323190
Bank_Level_Parallism_Col = 2.031149
Bank_Level_Parallism_Ready = 1.693895
write_to_read_ratio_blp_rw_average = 0.079395
GrpLevelPara = 1.458869 

BW Util details:
bwutil = 0.068736 
total_CMD = 992380 
util_bw = 68212 
Wasted_Col = 223109 
Wasted_Row = 142158 
Idle = 558901 

BW Util Bottlenecks: 
RCDc_limit = 258478 
RCDWRc_limit = 8214 
WTRc_limit = 17712 
RTWc_limit = 48663 
CCDLc_limit = 24694 
rwq = 0 
CCDLc_limit_alone = 19075 
WTRc_limit_alone = 15579 
RTWc_limit_alone = 45177 

Commands details: 
total_CMD = 992380 
n_nop = 878326 
Read = 56944 
Write = 0 
L2_Alloc = 0 
L2_WB = 11268 
n_act = 27261 
n_pre = 27245 
n_ref = 0 
n_req = 59761 
total_req = 68212 

Dual Bus Interface Util: 
issued_total_row = 54506 
issued_total_col = 68212 
Row_Bus_Util =  0.054925 
CoL_Bus_Util = 0.068736 
Either_Row_CoL_Bus_Util = 0.114930 
Issued_on_Two_Bus_Simul_Util = 0.008731 
issued_two_Eff = 0.075964 
queue_avg = 1.673174 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.67317
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=992380 n_nop=877285 n_act=27452 n_pre=27436 n_ref_event=0 n_req=59894 n_rd=57061 n_rd_L2_A=0 n_write=0 n_wr_bk=11323 bw_util=0.06891
n_activity=604421 dram_eff=0.1131
bk0: 3648a 936313i bk1: 3672a 933660i bk2: 3684a 934828i bk3: 3672a 935857i bk4: 3764a 936431i bk5: 3825a 931573i bk6: 3674a 934064i bk7: 3624a 935149i bk8: 3359a 933122i bk9: 3372a 932563i bk10: 3384a 934145i bk11: 3405a 933327i bk12: 3538a 931840i bk13: 3556a 933777i bk14: 3460a 936130i bk15: 3424a 935679i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.541657
Row_Buffer_Locality_read = 0.550761
Row_Buffer_Locality_write = 0.358277
Bank_Level_Parallism = 2.259138
Bank_Level_Parallism_Col = 1.944751
Bank_Level_Parallism_Ready = 1.610815
write_to_read_ratio_blp_rw_average = 0.080046
GrpLevelPara = 1.442713 

BW Util details:
bwutil = 0.068909 
total_CMD = 992380 
util_bw = 68384 
Wasted_Col = 226394 
Wasted_Row = 143228 
Idle = 554374 

BW Util Bottlenecks: 
RCDc_limit = 262068 
RCDWRc_limit = 8838 
WTRc_limit = 17856 
RTWc_limit = 45682 
CCDLc_limit = 25509 
rwq = 0 
CCDLc_limit_alone = 20097 
WTRc_limit_alone = 15582 
RTWc_limit_alone = 42544 

Commands details: 
total_CMD = 992380 
n_nop = 877285 
Read = 57061 
Write = 0 
L2_Alloc = 0 
L2_WB = 11323 
n_act = 27452 
n_pre = 27436 
n_ref = 0 
n_req = 59894 
total_req = 68384 

Dual Bus Interface Util: 
issued_total_row = 54888 
issued_total_col = 68384 
Row_Bus_Util =  0.055309 
CoL_Bus_Util = 0.068909 
Either_Row_CoL_Bus_Util = 0.115979 
Issued_on_Two_Bus_Simul_Util = 0.008240 
issued_two_Eff = 0.071046 
queue_avg = 1.528121 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.52812
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=992380 n_nop=876710 n_act=27841 n_pre=27825 n_ref_event=0 n_req=59886 n_rd=57054 n_rd_L2_A=0 n_write=0 n_wr_bk=11328 bw_util=0.06891
n_activity=603371 dram_eff=0.1133
bk0: 3620a 934625i bk1: 3596a 935186i bk2: 3688a 936278i bk3: 3673a 933923i bk4: 3820a 930929i bk5: 3813a 933186i bk6: 3681a 934704i bk7: 3640a 931097i bk8: 3365a 931637i bk9: 3340a 934662i bk10: 3404a 931213i bk11: 3400a 933194i bk12: 3551a 928793i bk13: 3562a 932403i bk14: 3461a 932706i bk15: 3440a 934385i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.535100
Row_Buffer_Locality_read = 0.544747
Row_Buffer_Locality_write = 0.340749
Bank_Level_Parallism = 2.303566
Bank_Level_Parallism_Col = 1.973288
Bank_Level_Parallism_Ready = 1.631599
write_to_read_ratio_blp_rw_average = 0.079563
GrpLevelPara = 1.454505 

BW Util details:
bwutil = 0.068907 
total_CMD = 992380 
util_bw = 68382 
Wasted_Col = 227812 
Wasted_Row = 141842 
Idle = 554344 

BW Util Bottlenecks: 
RCDc_limit = 265725 
RCDWRc_limit = 8785 
WTRc_limit = 17568 
RTWc_limit = 47664 
CCDLc_limit = 24911 
rwq = 0 
CCDLc_limit_alone = 19520 
WTRc_limit_alone = 15497 
RTWc_limit_alone = 44344 

Commands details: 
total_CMD = 992380 
n_nop = 876710 
Read = 57054 
Write = 0 
L2_Alloc = 0 
L2_WB = 11328 
n_act = 27841 
n_pre = 27825 
n_ref = 0 
n_req = 59886 
total_req = 68382 

Dual Bus Interface Util: 
issued_total_row = 55666 
issued_total_col = 68382 
Row_Bus_Util =  0.056093 
CoL_Bus_Util = 0.068907 
Either_Row_CoL_Bus_Util = 0.116558 
Issued_on_Two_Bus_Simul_Util = 0.008442 
issued_two_Eff = 0.072430 
queue_avg = 1.595378 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.59538
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=992380 n_nop=878025 n_act=27256 n_pre=27240 n_ref_event=0 n_req=59862 n_rd=57000 n_rd_L2_A=0 n_write=0 n_wr_bk=11448 bw_util=0.06897
n_activity=601390 dram_eff=0.1138
bk0: 3608a 935846i bk1: 3621a 936850i bk2: 3704a 936843i bk3: 3740a 935266i bk4: 3816a 932842i bk5: 3828a 931883i bk6: 3689a 934718i bk7: 3624a 932812i bk8: 3336a 935962i bk9: 3354a 932160i bk10: 3400a 934972i bk11: 3368a 934295i bk12: 3512a 928681i bk13: 3511a 932105i bk14: 3469a 933256i bk15: 3420a 935975i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.544686
Row_Buffer_Locality_read = 0.553860
Row_Buffer_Locality_write = 0.361985
Bank_Level_Parallism = 2.297171
Bank_Level_Parallism_Col = 1.984995
Bank_Level_Parallism_Ready = 1.656878
write_to_read_ratio_blp_rw_average = 0.081981
GrpLevelPara = 1.453934 

BW Util details:
bwutil = 0.068974 
total_CMD = 992380 
util_bw = 68448 
Wasted_Col = 223044 
Wasted_Row = 140986 
Idle = 559902 

BW Util Bottlenecks: 
RCDc_limit = 257633 
RCDWRc_limit = 8712 
WTRc_limit = 17277 
RTWc_limit = 44648 
CCDLc_limit = 24420 
rwq = 0 
CCDLc_limit_alone = 19365 
WTRc_limit_alone = 15321 
RTWc_limit_alone = 41549 

Commands details: 
total_CMD = 992380 
n_nop = 878025 
Read = 57000 
Write = 0 
L2_Alloc = 0 
L2_WB = 11448 
n_act = 27256 
n_pre = 27240 
n_ref = 0 
n_req = 59862 
total_req = 68448 

Dual Bus Interface Util: 
issued_total_row = 54496 
issued_total_col = 68448 
Row_Bus_Util =  0.054914 
CoL_Bus_Util = 0.068974 
Either_Row_CoL_Bus_Util = 0.115233 
Issued_on_Two_Bus_Simul_Util = 0.008655 
issued_two_Eff = 0.075108 
queue_avg = 1.643211 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.64321
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=992380 n_nop=878495 n_act=27008 n_pre=26992 n_ref_event=0 n_req=59870 n_rd=57023 n_rd_L2_A=0 n_write=0 n_wr_bk=11388 bw_util=0.06894
n_activity=594136 dram_eff=0.1151
bk0: 3652a 935980i bk1: 3628a 935686i bk2: 3672a 935996i bk3: 3652a 934351i bk4: 3820a 933229i bk5: 3812a 933686i bk6: 3684a 934663i bk7: 3649a 927339i bk8: 3381a 935172i bk9: 3362a 932655i bk10: 3380a 933337i bk11: 3381a 931168i bk12: 3539a 933690i bk13: 3523a 931054i bk14: 3464a 937304i bk15: 3424a 934978i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.548889
Row_Buffer_Locality_read = 0.556951
Row_Buffer_Locality_write = 0.387425
Bank_Level_Parallism = 2.334706
Bank_Level_Parallism_Col = 2.029893
Bank_Level_Parallism_Ready = 1.702621
write_to_read_ratio_blp_rw_average = 0.077334
GrpLevelPara = 1.457634 

BW Util details:
bwutil = 0.068936 
total_CMD = 992380 
util_bw = 68411 
Wasted_Col = 220178 
Wasted_Row = 138729 
Idle = 565062 

BW Util Bottlenecks: 
RCDc_limit = 256022 
RCDWRc_limit = 8003 
WTRc_limit = 17682 
RTWc_limit = 45329 
CCDLc_limit = 24564 
rwq = 0 
CCDLc_limit_alone = 19335 
WTRc_limit_alone = 15656 
RTWc_limit_alone = 42126 

Commands details: 
total_CMD = 992380 
n_nop = 878495 
Read = 57023 
Write = 0 
L2_Alloc = 0 
L2_WB = 11388 
n_act = 27008 
n_pre = 26992 
n_ref = 0 
n_req = 59870 
total_req = 68411 

Dual Bus Interface Util: 
issued_total_row = 54000 
issued_total_col = 68411 
Row_Bus_Util =  0.054415 
CoL_Bus_Util = 0.068936 
Either_Row_CoL_Bus_Util = 0.114759 
Issued_on_Two_Bus_Simul_Util = 0.008591 
issued_two_Eff = 0.074865 
queue_avg = 1.714562 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.71456
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=992380 n_nop=877924 n_act=27026 n_pre=27010 n_ref_event=0 n_req=60029 n_rd=57181 n_rd_L2_A=0 n_write=0 n_wr_bk=11389 bw_util=0.0691
n_activity=602001 dram_eff=0.1139
bk0: 3609a 935628i bk1: 3660a 936396i bk2: 3684a 937910i bk3: 3676a 934105i bk4: 3824a 933999i bk5: 3816a 932941i bk6: 3712a 933117i bk7: 3636a 931722i bk8: 3338a 931941i bk9: 3376a 935577i bk10: 3456a 930898i bk11: 3382a 932633i bk12: 3560a 930711i bk13: 3572a 934393i bk14: 3480a 935146i bk15: 3400a 937285i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.549784
Row_Buffer_Locality_read = 0.556426
Row_Buffer_Locality_write = 0.416433
Bank_Level_Parallism = 2.286081
Bank_Level_Parallism_Col = 1.998793
Bank_Level_Parallism_Ready = 1.672743
write_to_read_ratio_blp_rw_average = 0.076387
GrpLevelPara = 1.445497 

BW Util details:
bwutil = 0.069097 
total_CMD = 992380 
util_bw = 68570 
Wasted_Col = 224083 
Wasted_Row = 142024 
Idle = 557703 

BW Util Bottlenecks: 
RCDc_limit = 259219 
RCDWRc_limit = 7738 
WTRc_limit = 19929 
RTWc_limit = 43448 
CCDLc_limit = 26038 
rwq = 0 
CCDLc_limit_alone = 20443 
WTRc_limit_alone = 17484 
RTWc_limit_alone = 40298 

Commands details: 
total_CMD = 992380 
n_nop = 877924 
Read = 57181 
Write = 0 
L2_Alloc = 0 
L2_WB = 11389 
n_act = 27026 
n_pre = 27010 
n_ref = 0 
n_req = 60029 
total_req = 68570 

Dual Bus Interface Util: 
issued_total_row = 54036 
issued_total_col = 68570 
Row_Bus_Util =  0.054451 
CoL_Bus_Util = 0.069097 
Either_Row_CoL_Bus_Util = 0.115335 
Issued_on_Two_Bus_Simul_Util = 0.008213 
issued_two_Eff = 0.071206 
queue_avg = 1.761435 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.76144
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=992380 n_nop=877279 n_act=27464 n_pre=27448 n_ref_event=0 n_req=60096 n_rd=57240 n_rd_L2_A=0 n_write=0 n_wr_bk=11424 bw_util=0.06919
n_activity=600185 dram_eff=0.1144
bk0: 3667a 934846i bk1: 3636a 933851i bk2: 3686a 934831i bk3: 3704a 935856i bk4: 3805a 935763i bk5: 3813a 931706i bk6: 3668a 933214i bk7: 3657a 933951i bk8: 3372a 931886i bk9: 3354a 931215i bk10: 3409a 933305i bk11: 3432a 932260i bk12: 3564a 933911i bk13: 3577a 934077i bk14: 3456a 933994i bk15: 3440a 934647i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.542998
Row_Buffer_Locality_read = 0.552359
Row_Buffer_Locality_write = 0.355392
Bank_Level_Parallism = 2.306571
Bank_Level_Parallism_Col = 1.978769
Bank_Level_Parallism_Ready = 1.622029
write_to_read_ratio_blp_rw_average = 0.081859
GrpLevelPara = 1.459903 

BW Util details:
bwutil = 0.069191 
total_CMD = 992380 
util_bw = 68664 
Wasted_Col = 224176 
Wasted_Row = 140211 
Idle = 559329 

BW Util Bottlenecks: 
RCDc_limit = 260398 
RCDWRc_limit = 9081 
WTRc_limit = 19066 
RTWc_limit = 46766 
CCDLc_limit = 25082 
rwq = 0 
CCDLc_limit_alone = 19646 
WTRc_limit_alone = 16862 
RTWc_limit_alone = 43534 

Commands details: 
total_CMD = 992380 
n_nop = 877279 
Read = 57240 
Write = 0 
L2_Alloc = 0 
L2_WB = 11424 
n_act = 27464 
n_pre = 27448 
n_ref = 0 
n_req = 60096 
total_req = 68664 

Dual Bus Interface Util: 
issued_total_row = 54912 
issued_total_col = 68664 
Row_Bus_Util =  0.055334 
CoL_Bus_Util = 0.069191 
Either_Row_CoL_Bus_Util = 0.115985 
Issued_on_Two_Bus_Simul_Util = 0.008540 
issued_two_Eff = 0.073631 
queue_avg = 1.604212 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.60421
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=992380 n_nop=876932 n_act=27784 n_pre=27768 n_ref_event=0 n_req=59761 n_rd=56906 n_rd_L2_A=0 n_write=0 n_wr_bk=11404 bw_util=0.06883
n_activity=604080 dram_eff=0.1131
bk0: 3604a 937017i bk1: 3615a 936544i bk2: 3713a 934409i bk3: 3712a 932747i bk4: 3820a 933926i bk5: 3813a 932794i bk6: 3692a 930853i bk7: 3644a 934474i bk8: 3341a 933602i bk9: 3332a 932902i bk10: 3408a 932384i bk11: 3380a 930603i bk12: 3464a 933418i bk13: 3457a 929816i bk14: 3476a 934678i bk15: 3435a 931914i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.535081
Row_Buffer_Locality_read = 0.544653
Row_Buffer_Locality_write = 0.344308
Bank_Level_Parallism = 2.302422
Bank_Level_Parallism_Col = 1.967214
Bank_Level_Parallism_Ready = 1.634065
write_to_read_ratio_blp_rw_average = 0.082596
GrpLevelPara = 1.449834 

BW Util details:
bwutil = 0.068835 
total_CMD = 992380 
util_bw = 68310 
Wasted_Col = 227090 
Wasted_Row = 141427 
Idle = 555553 

BW Util Bottlenecks: 
RCDc_limit = 263780 
RCDWRc_limit = 9215 
WTRc_limit = 18703 
RTWc_limit = 46331 
CCDLc_limit = 25294 
rwq = 0 
CCDLc_limit_alone = 19992 
WTRc_limit_alone = 16576 
RTWc_limit_alone = 43156 

Commands details: 
total_CMD = 992380 
n_nop = 876932 
Read = 56906 
Write = 0 
L2_Alloc = 0 
L2_WB = 11404 
n_act = 27784 
n_pre = 27768 
n_ref = 0 
n_req = 59761 
total_req = 68310 

Dual Bus Interface Util: 
issued_total_row = 55552 
issued_total_col = 68310 
Row_Bus_Util =  0.055979 
CoL_Bus_Util = 0.068835 
Either_Row_CoL_Bus_Util = 0.116334 
Issued_on_Two_Bus_Simul_Util = 0.008479 
issued_two_Eff = 0.072881 
queue_avg = 1.493561 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.49356

========= L2 cache stats =========
L2_cache_bank[0]: Access = 177219, Miss = 31823, Miss_rate = 0.180, Pending_hits = 225, Reservation_fails = 662
L2_cache_bank[1]: Access = 173294, Miss = 31865, Miss_rate = 0.184, Pending_hits = 237, Reservation_fails = 3506
L2_cache_bank[2]: Access = 179953, Miss = 31928, Miss_rate = 0.177, Pending_hits = 286, Reservation_fails = 4927
L2_cache_bank[3]: Access = 173222, Miss = 31997, Miss_rate = 0.185, Pending_hits = 284, Reservation_fails = 2629
L2_cache_bank[4]: Access = 174062, Miss = 31827, Miss_rate = 0.183, Pending_hits = 207, Reservation_fails = 697
L2_cache_bank[5]: Access = 183887, Miss = 31912, Miss_rate = 0.174, Pending_hits = 255, Reservation_fails = 2539
L2_cache_bank[6]: Access = 182075, Miss = 31863, Miss_rate = 0.175, Pending_hits = 252, Reservation_fails = 3949
L2_cache_bank[7]: Access = 173504, Miss = 31928, Miss_rate = 0.184, Pending_hits = 189, Reservation_fails = 1471
L2_cache_bank[8]: Access = 178496, Miss = 31936, Miss_rate = 0.179, Pending_hits = 288, Reservation_fails = 2218
L2_cache_bank[9]: Access = 172664, Miss = 31919, Miss_rate = 0.185, Pending_hits = 214, Reservation_fails = 4085
L2_cache_bank[10]: Access = 177057, Miss = 31881, Miss_rate = 0.180, Pending_hits = 218, Reservation_fails = 139
L2_cache_bank[11]: Access = 173882, Miss = 32000, Miss_rate = 0.184, Pending_hits = 331, Reservation_fails = 9309
L2_cache_bank[12]: Access = 183680, Miss = 31874, Miss_rate = 0.174, Pending_hits = 228, Reservation_fails = 2988
L2_cache_bank[13]: Access = 174073, Miss = 31841, Miss_rate = 0.183, Pending_hits = 210, Reservation_fails = 3475
L2_cache_bank[14]: Access = 195836, Miss = 32054, Miss_rate = 0.164, Pending_hits = 248, Reservation_fails = 739
L2_cache_bank[15]: Access = 169644, Miss = 32002, Miss_rate = 0.189, Pending_hits = 206, Reservation_fails = 3428
L2_cache_bank[16]: Access = 180573, Miss = 31832, Miss_rate = 0.176, Pending_hits = 305, Reservation_fails = 7875
L2_cache_bank[17]: Access = 183015, Miss = 31938, Miss_rate = 0.175, Pending_hits = 236, Reservation_fails = 2519
L2_cache_bank[18]: Access = 179133, Miss = 31992, Miss_rate = 0.179, Pending_hits = 312, Reservation_fails = 5690
L2_cache_bank[19]: Access = 192659, Miss = 32144, Miss_rate = 0.167, Pending_hits = 334, Reservation_fails = 3022
L2_cache_bank[20]: Access = 170306, Miss = 31925, Miss_rate = 0.187, Pending_hits = 263, Reservation_fails = 3738
L2_cache_bank[21]: Access = 187324, Miss = 32070, Miss_rate = 0.171, Pending_hits = 349, Reservation_fails = 13493
L2_cache_bank[22]: Access = 177234, Miss = 31941, Miss_rate = 0.180, Pending_hits = 276, Reservation_fails = 2410
L2_cache_bank[23]: Access = 171985, Miss = 31816, Miss_rate = 0.185, Pending_hits = 239, Reservation_fails = 3527
L2_cache_bank[24]: Access = 176631, Miss = 31772, Miss_rate = 0.180, Pending_hits = 224, Reservation_fails = 2942
L2_cache_bank[25]: Access = 174140, Miss = 32053, Miss_rate = 0.184, Pending_hits = 380, Reservation_fails = 8186
L2_cache_bank[26]: Access = 176252, Miss = 31938, Miss_rate = 0.181, Pending_hits = 254, Reservation_fails = 5439
L2_cache_bank[27]: Access = 182257, Miss = 32026, Miss_rate = 0.176, Pending_hits = 302, Reservation_fails = 2664
L2_cache_bank[28]: Access = 175243, Miss = 31946, Miss_rate = 0.182, Pending_hits = 221, Reservation_fails = 3102
L2_cache_bank[29]: Access = 180512, Miss = 31891, Miss_rate = 0.177, Pending_hits = 219, Reservation_fails = 3067
L2_cache_bank[30]: Access = 171171, Miss = 31951, Miss_rate = 0.187, Pending_hits = 279, Reservation_fails = 4671
L2_cache_bank[31]: Access = 175920, Miss = 32039, Miss_rate = 0.182, Pending_hits = 305, Reservation_fails = 5705
L2_cache_bank[32]: Access = 174266, Miss = 31806, Miss_rate = 0.183, Pending_hits = 203, Reservation_fails = 552
L2_cache_bank[33]: Access = 179621, Miss = 31902, Miss_rate = 0.178, Pending_hits = 277, Reservation_fails = 6780
L2_cache_bank[34]: Access = 173664, Miss = 31803, Miss_rate = 0.183, Pending_hits = 219, Reservation_fails = 4210
L2_cache_bank[35]: Access = 176056, Miss = 31870, Miss_rate = 0.181, Pending_hits = 277, Reservation_fails = 5572
L2_cache_bank[36]: Access = 173962, Miss = 31878, Miss_rate = 0.183, Pending_hits = 281, Reservation_fails = 1504
L2_cache_bank[37]: Access = 172640, Miss = 31756, Miss_rate = 0.184, Pending_hits = 252, Reservation_fails = 6501
L2_cache_bank[38]: Access = 175495, Miss = 31942, Miss_rate = 0.182, Pending_hits = 258, Reservation_fails = 3209
L2_cache_bank[39]: Access = 179604, Miss = 31926, Miss_rate = 0.178, Pending_hits = 263, Reservation_fails = 4854
L2_cache_bank[40]: Access = 185457, Miss = 31964, Miss_rate = 0.172, Pending_hits = 296, Reservation_fails = 4656
L2_cache_bank[41]: Access = 177870, Miss = 31883, Miss_rate = 0.179, Pending_hits = 232, Reservation_fails = 709
L2_cache_bank[42]: Access = 173600, Miss = 32015, Miss_rate = 0.184, Pending_hits = 224, Reservation_fails = 1181
L2_cache_bank[43]: Access = 177863, Miss = 31890, Miss_rate = 0.179, Pending_hits = 264, Reservation_fails = 3815
L2_cache_bank[44]: Access = 174660, Miss = 31915, Miss_rate = 0.183, Pending_hits = 237, Reservation_fails = 3989
L2_cache_bank[45]: Access = 181808, Miss = 31957, Miss_rate = 0.176, Pending_hits = 219, Reservation_fails = 2868
L2_cache_bank[46]: Access = 174496, Miss = 31946, Miss_rate = 0.183, Pending_hits = 222, Reservation_fails = 992
L2_cache_bank[47]: Access = 173342, Miss = 31832, Miss_rate = 0.184, Pending_hits = 240, Reservation_fails = 4224
L2_total_cache_accesses = 8521307
L2_total_cache_misses = 1532209
L2_total_cache_miss_rate = 0.1798
L2_total_cache_pending_hits = 12340
L2_total_cache_reservation_fails = 180427
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6762033
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 12246
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 390468
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 179521
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 979680
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 152
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 127
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211817
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 40505
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 121518
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2756
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 88
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 779
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 27
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8144427
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 373840
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2880
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 179521
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 127
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 779
L2_cache_data_port_util = 0.104
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=8521307
icnt_total_pkts_simt_to_mem=8519067
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.81997
	minimum = 5
	maximum = 64
Network latency average = 5.65518
	minimum = 5
	maximum = 58
Slowest packet = 16819741
Flit latency average = 5.65518
	minimum = 5
	maximum = 58
Slowest flit = 17018145
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.291604
	minimum = 0.266331 (at node 50)
	maximum = 0.329482 (at node 0)
Accepted packet rate average = 0.291604
	minimum = 0.266331 (at node 50)
	maximum = 0.329482 (at node 0)
Injected flit rate average = 0.291604
	minimum = 0.266331 (at node 50)
	maximum = 0.329482 (at node 0)
Accepted flit rate average= 0.291604
	minimum = 0.266331 (at node 50)
	maximum = 0.329482 (at node 0)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.6245 (9 samples)
	minimum = 5 (9 samples)
	maximum = 239.333 (9 samples)
Network latency average = 5.44884 (9 samples)
	minimum = 5 (9 samples)
	maximum = 234.667 (9 samples)
Flit latency average = 5.44884 (9 samples)
	minimum = 5 (9 samples)
	maximum = 234.667 (9 samples)
Fragmentation average = 0 (9 samples)
	minimum = 0 (9 samples)
	maximum = 0 (9 samples)
Injected packet rate average = 0.213308 (9 samples)
	minimum = 0.192236 (9 samples)
	maximum = 0.248039 (9 samples)
Accepted packet rate average = 0.213308 (9 samples)
	minimum = 0.192236 (9 samples)
	maximum = 0.24834 (9 samples)
Injected flit rate average = 0.213308 (9 samples)
	minimum = 0.192236 (9 samples)
	maximum = 0.248039 (9 samples)
Accepted flit rate average = 0.213308 (9 samples)
	minimum = 0.192236 (9 samples)
	maximum = 0.24834 (9 samples)
Injected packet size average = 1 (9 samples)
Accepted packet size average = 1 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 16 hrs, 14 min, 1 sec (58441 sec)
gpgpu_simulation_rate = 2269 (inst/sec)
gpgpu_simulation_rate = 23 (cycle/sec)
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc40b347c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc40b347c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc40b347b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc40b347b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc40b347a8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc40b347a4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc40b347e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x4019f0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z9pagerank1PiS_S_PfS0_ii 
GPGPU-Sim PTX: pushing kernel '_Z9pagerank1PiS_S_PfS0_ii' to stream 0, gridDim= (1169,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 58 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache in Volta Archi to 128KB
GPGPU-Sim uArch: Shader 61 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 62 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 65 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 67 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 68 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 71 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 73 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 74 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 77 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 78 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 28 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 31 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 32 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 35 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 37 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 39 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 40 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 43 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 44 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 46 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 49 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 51 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 53 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 54 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 57 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 59 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 60 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 63 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 64 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 66 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 69 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 70 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 72 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 75 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 76 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 79 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 29 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 30 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 33 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 34 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 36 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 38 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 41 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 42 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 45 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 47 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 48 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 50 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 52 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 55 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 56 bind to kernel 10 '_Z9pagerank1PiS_S_PfS0_ii'
Destroy streams for kernel 10: size 0
kernel_name = _Z9pagerank1PiS_S_PfS0_ii 
kernel_launch_uid = 10 
gpu_sim_cycle = 339906
gpu_sim_insn = 24252248
gpu_ipc =      71.3499
gpu_tot_sim_cycle = 1740916
gpu_tot_sim_insn = 156860063
gpu_tot_ipc =      90.1020
gpu_tot_issued_cta = 11690
gpu_occupancy = 77.1631% 
gpu_tot_occupancy = 77.2484% 
max_total_param_size = 0
gpu_stall_dramfull = 228810
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       5.8802
partiton_level_parallism_total  =       6.0415
partiton_level_parallism_util =       7.4923
partiton_level_parallism_util_total  =       7.6792
L2_BW  =     225.8016 GB/Sec
L2_BW_total  =     232.0442 GB/Sec
gpu_total_sim_rate=2197

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6489872
	L1I_total_cache_misses = 21002
	L1I_total_cache_miss_rate = 0.0032
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 126770
L1D_cache:
	L1D_cache_core[0]: Access = 325202, Miss = 51638, Miss_rate = 0.159, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 314130, Miss = 50885, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 315724, Miss = 50729, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 326649, Miss = 51754, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 325569, Miss = 51316, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 324772, Miss = 50593, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 312535, Miss = 49002, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 316752, Miss = 50523, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 311959, Miss = 49887, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 314836, Miss = 50738, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 315505, Miss = 50882, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 317666, Miss = 51821, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 317284, Miss = 51697, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 320445, Miss = 52049, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 315358, Miss = 51247, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 317054, Miss = 51368, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 319291, Miss = 51104, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 314742, Miss = 51098, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 312944, Miss = 50128, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 318684, Miss = 51057, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 314653, Miss = 51128, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 320294, Miss = 51749, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 317394, Miss = 50858, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 313421, Miss = 50182, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 319302, Miss = 51221, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 316201, Miss = 51039, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 313567, Miss = 51043, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 333032, Miss = 52694, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 315345, Miss = 50356, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 315355, Miss = 49374, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 325447, Miss = 50818, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 312873, Miss = 49225, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 325604, Miss = 50898, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 315084, Miss = 49897, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 315721, Miss = 49327, Miss_rate = 0.156, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 323914, Miss = 49945, Miss_rate = 0.154, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 314940, Miss = 48928, Miss_rate = 0.155, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 317667, Miss = 49959, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 323944, Miss = 51139, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 322672, Miss = 50625, Miss_rate = 0.157, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 12733531
	L1D_total_cache_misses = 2029921
	L1D_total_cache_miss_rate = 0.1594
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.025
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 420840
	L1C_total_cache_misses = 5120
	L1C_total_cache_miss_rate = 0.0122
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 45712
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0
tlb_cache:
	TLB_total_cache_accesses = 0
	TLB_total_cache_misses = 0
	TLB_total_cache_pending_hits = 0
	TLB_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10554074
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 937692
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 867925
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 415720
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 5120
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 45712
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 149536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 224304
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6468870
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 21002
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 126770
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12359691
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 420840
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 373840
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 6489872

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 45712
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 126770
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
3058, 3002, 4094, 3336, 3562, 3840, 3506, 3366, 2733, 3041, 3151, 2563, 3767, 3011, 3347, 2479, 2439, 3076, 2749, 2805, 3225, 3365, 2889, 3309, 2693, 2579, 2693, 2385, 2329, 2357, 3251, 2777, 2393, 2148, 2176, 2374, 2402, 2262, 2449, 2176, 1491, 1818, 1874, 1689, 1734, 1913, 2247, 2044, 1469, 1861, 1553, 1749, 1721, 1740, 1693, 1721, 1199, 1143, 1087, 1171, 1255, 1227, 1677, 1115, 
gpgpu_n_tot_thrd_icount = 398063168
gpgpu_n_tot_w_icount = 12439474
gpgpu_n_stall_shd_mem = 399223794
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 10143159
gpgpu_n_mem_write_global = 373840
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 33517213
gpgpu_n_store_insn = 2990670
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 13466880
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 45712
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:380199344	W0_Idle:13999039	W0_Scoreboard:21076291	W1:2516920	W2:1160670	W3:730510	W4:535950	W5:428715	W6:356625	W7:323575	W8:279140	W9:237775	W10:218310	W11:194800	W12:183525	W13:169480	W14:165875	W15:169625	W16:168880	W17:165190	W18:158870	W19:163665	W20:147505	W21:143135	W22:137085	W23:137920	W24:128735	W25:128835	W26:118760	W27:118804	W28:90475	W29:79025	W30:61520	W31:32520	W32:2787055
single_issue_nums: WS0:3096853	WS1:3113413	WS2:3099739	WS3:3129469	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14052992 {8:1756624,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 14953600 {40:373840,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 335461400 {40:8386535,}
traffic_breakdown_coretomem[INST_ACC_R] = 5760 {8:720,}
traffic_breakdown_memtocore[CONST_ACC_R] = 6400 {40:160,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 70264960 {40:1756624,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2990720 {8:373840,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 335461400 {40:8386535,}
traffic_breakdown_memtocore[INST_ACC_R] = 115200 {40:2880,}
maxmflatency = 3491 
max_icnt2mem_latency = 2169 
maxmrqlatency = 1607 
max_icnt2sh_latency = 110 
averagemflatency = 176 
avg_icnt2mem_latency = 11 
avg_mrq_latency = 38 
avg_icnt2sh_latency = 7 
mrq_lat_table:688371 	391916 	25892 	36512 	246079 	167722 	84430 	76397 	65414 	14659 	476 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8733425 	1606283 	116925 	56606 	3920 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	5747591 	4339221 	342186 	26096 	11337 	16669 	17235 	14088 	3319 	57 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	9592307 	886926 	30966 	6314 	646 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3370 	79 	19 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        40        61        23        32        23        21        33        29 
dram[1]:        64        64        64        64        64        64        64        60        64        56        33        21        26        24        33        58 
dram[2]:        64        64        64        64        64        64        61        48        25        56        22        23        40        32        35        39 
dram[3]:        64        64        64        64        64        64        60        60        52        36        20        23        24        23        35        23 
dram[4]:        64        64        64        64        64        64        64        60        55        24        16        22        34        27        39        32 
dram[5]:        64        64        64        64        64        64        64        60        49        40        25        30        25        20        29        25 
dram[6]:        64        64        64        64        64        64        56        53        30        25        19        19        40        36        32        31 
dram[7]:        64        64        64        64        64        64        56        64        37        32        36        18        25        24        29        26 
dram[8]:        64        64        64        64        64        64        64        61        48        30        23        26        32        33        56        53 
dram[9]:        64        64        64        64        64        64        64        64        52        48        39        33        24        28        33        32 
dram[10]:        64        64        64        64        64        64        61        46        56        47        37        32        48        47        37        36 
dram[11]:        64        64        64        64        64        64        64        56        48        28        20        23        24        20        45        27 
dram[12]:        64        64        64        64        64        64        63        58        38        39        24        20        19        22        44        30 
dram[13]:        64        64        64        64        64        64        64        64        52        38        32        30        21        29        55        35 
dram[14]:        64        64        64        64        64        64        61        61        28        37        23        20        40        40        24        25 
dram[15]:        64        64        64        64        64        64        64        52        40        32        24        22        20        33        37        31 
dram[16]:        64        64        64        64        64        64        64        64        40        53        20        21        23        24        42        40 
dram[17]:        64        64        64        64        64        64        64        61        56        51        28        40        28        22        34        20 
dram[18]:        64        64        64        64        64        64        61        53        38        34        34        28        40        36        36        47 
dram[19]:        64        64        64        64        64        64        60        60        40        37        26        22        19        41        38        30 
dram[20]:        64        64        64        64        64        64        64        60        36        44        34        26        46        20        29        28 
dram[21]:        64        64        64        64        64        64        64        64        36        60        30        23        28        24        34        56 
dram[22]:        64        64        64        64        64        64        53        50        44        32        26        35        43        40        30        25 
dram[23]:        64        64        64        64        64        64        64        58        40        27        32        22        30        19        38        38 
maximum service time to same row:
dram[0]:     17105      9960     21152     21407     11859     26204     11172     13869      9800     14094     10004     10338     32547     16315     11665     62528 
dram[1]:     11459     14435     16846      7998     10361     11002      6547      7557     13014     14352     15881     10619      6012      6908     13966     18103 
dram[2]:     14431     14818     22385      7098     19639     25302      8658     10123      8201      7949     10034     18190      8620     15828     14795     11937 
dram[3]:      9607     17941      6942     18360      8892     15494      9180     10012      8461     11807      7113     10629      8255     10654      9784     12100 
dram[4]:     10964     16586      7819      9111     14276     13010      6980     10008     11016     15108     11323     23633      8792     12239     15768     19841 
dram[5]:     11736     12538     10197     12234      9053      6454     10739     10231      8684     11208     10740     12870      7341     13006     11681     11777 
dram[6]:      6427     15887      6668     10799     12011     12459      5692     13296     11752      8641      8002      5353     15272     31173     15072     13002 
dram[7]:     16421     14855     11337      7896     11909     20774     10900      9106     43074     12155      7604      8900      6922      6888     14523      8770 
dram[8]:     12006     36698      7522      7435     15857     23138     15058     14020      9189     27392      9065      8503     23060     11981     15086     14580 
dram[9]:     17641     22316      4953     14024      9180      9473      5715     10748     12033     12250      9703      6604      7584      9956     15130     12953 
dram[10]:     12029     91102      7441     28526      9234      9026      8159      9354     11731     11156     16409      7809      8228     13351      9870     13418 
dram[11]:     10642     86942     10573     14817      9624     15053      9227     10921     10080      8615     10180      6668     46119      8304     14694      9909 
dram[12]:     14329     15419      7910     13892     18582      9368     10133      7069     13130     10187     11400      7351      8501     17616     15493     12598 
dram[13]:     10052     26565     14772      7787      9895      9998      7872     10646      8455     17984      8535      7285     10402     13131     16521     14153 
dram[14]:     14407     16582     10876     15762      8653      8332      9674     10247     11879     10456      7066      5354     10171     17925     12325     13813 
dram[15]:     16565     14262      6539      9806      7434     10303     12116     11756      9162      7073      8296      9598      9708     23577     15494      8376 
dram[16]:     41296     10585      8310      8102     13061      8404      9508      8633      9414      8864     11187     13912     27448     12408     13760     19570 
dram[17]:     18799     14066     13184      5973     12339      9500      7964      9376      7319     10548     13037     10320     11177      8037     32252      8269 
dram[18]:     53957     38284      6913     14545      9103      7247      7994      7335     11179     13390     15406      9060      9305     29859     10296     37148 
dram[19]:     14260     15965     28265      8277     18257     12589     11089     12239     12120     26021     15482     14317      7543     15092     17833     12925 
dram[20]:     34241      9154      6391     12408      6654     10018      8813     18108     48290     11208      9643      5119     23566     10891     12580      5414 
dram[21]:     12493     11766     29753     31676     10152     10127     11049      7866     10211     11655     12594      9734      8419      6703     13339     17909 
dram[22]:     30491      9969      8960     19560     12593     13302      8833     12836     11153      6942     12353     15782     35232     10569     10522     12267 
dram[23]:     10542     19987     10790     20708     14916      8918      8556      9440      8421     10488     10730     10185      8331      5048     29352     14465 
average row accesses per activate:
dram[0]:  2.298323  2.292074  2.284895  2.406848  2.344045  2.468986  2.318225  2.269249  2.095216  1.957522  2.002698  2.060302  2.131140  1.990426  2.133680  2.238095 
dram[1]:  2.337475  2.237138  2.275321  2.266255  2.348235  2.424903  2.234014  2.206818  2.198610  2.051948  1.999100  2.047858  2.209138  1.988588  2.190821  2.245405 
dram[2]:  2.194872  2.245186  2.204724  2.229576  2.267980  2.357414  2.182786  2.136926  2.007679  1.907455  1.965152  2.051598  2.164651  1.920332  2.041423  2.149666 
dram[3]:  2.275265  2.225420  2.125561  2.224537  2.281222  2.346553  2.132983  2.202703  2.132048  2.088110  1.978533  2.041345  2.121101  1.933361  2.066362  2.132739 
dram[4]:  2.228786  2.273608  2.384156  2.310295  2.462687  2.399710  2.227355  2.215909  2.101566  2.086118  1.953193  2.025362  2.264805  1.954584  2.159069  2.196420 
dram[5]:  2.277208  2.304842  2.198256  2.236842  2.290234  2.452136  2.314204  2.240129  2.056665  2.116179  2.056345  2.109462  2.072967  2.148624  2.123062  2.077277 
dram[6]:  2.248227  2.293916  2.240801  2.330570  2.315202  2.322596  2.170633  2.051184  2.013544  2.108654  1.950478  2.081547  2.172799  2.100581  2.173077  1.993838 
dram[7]:  2.218359  2.271456  2.174589  2.183258  2.243304  2.371795  2.266791  2.206069  2.210317  2.182176  2.049954  2.042331  2.156134  2.130274  2.186654  2.317035 
dram[8]:  2.351324  2.268116  2.223256  2.320994  2.405706  2.308229  2.479431  2.134387  2.085016  2.159575  1.986607  2.019590  2.167134  2.009044  2.161368  2.231225 
dram[9]:  2.166206  2.266444  2.161621  2.427789  2.352802  2.357075  2.212080  2.146309  2.177538  2.108468  2.065157  2.155312  2.070075  2.166897  2.252611  2.153629 
dram[10]:  2.225306  2.507215  2.166440  2.379580  2.319010  2.350607  2.054191  2.241348  2.091981  1.955546  2.008977  2.151257  2.268175  2.175058  2.088479  2.213625 
dram[11]:  2.263438  2.206007  2.171053  2.346909  2.267784  2.278771  2.108808  2.302182  2.102955  2.026667  1.979167  1.905903  1.989275  1.908674  2.209246  2.111475 
dram[12]:  2.432008  2.335300  2.260560  2.294478  2.400582  2.332081  2.212260  2.289658  1.905725  2.134486  2.049383  1.975930  2.155462  2.216357  2.190291  2.144687 
dram[13]:  2.280996  2.285300  2.260105  2.273365  2.335996  2.248307  2.322612  2.258469  2.179676  2.252388  2.029824  2.154976  2.021075  2.099332  2.183486  2.062586 
dram[14]:  2.410440  2.133121  2.138331  2.247907  2.414093  2.348521  2.323828  2.329654  1.932491  1.987892  1.880722  2.023277  2.273689  2.085550  2.029610  2.068646 
dram[15]:  2.316231  2.264957  2.381553  2.370842  2.414622  2.470501  2.374756  2.212163  1.993674  1.915371  2.098922  1.979664  1.978587  2.140560  2.207164  2.033363 
dram[16]:  2.361319  2.151696  2.367367  2.384958  2.354196  2.195392  2.361125  2.324675  2.039908  2.011738  2.027260  1.982743  2.046965  2.057092  2.250373  2.205305 
dram[17]:  2.253689  2.217573  2.305475  2.300821  2.402248  2.269928  2.265297  2.301778  1.972889  2.002699  2.089972  2.064738  2.073712  2.191678  2.144550  2.064263 
dram[18]:  2.159614  2.228858  2.364532  2.290648  2.217795  2.333489  2.332534  2.095300  2.013134  2.140640  1.987622  2.036265  2.019388  2.148029  2.005317  2.061927 
dram[19]:  2.235772  2.282039  2.400497  2.446169  2.356739  2.277677  2.363857  2.251531  2.118693  2.019143  2.138293  2.083216  1.906881  2.128676  2.130924  2.067593 
dram[20]:  2.248577  2.277992  2.433809  2.266221  2.421535  2.366177  2.420844  2.057496  2.182975  2.085486  2.104990  1.986667  2.204072  2.099458  2.284418  2.097607 
dram[21]:  2.201696  2.299129  2.426620  2.257912  2.445041  2.399135  2.331274  2.205586  2.015075  2.172111  2.046679  1.999104  2.131423  2.264323  2.174535  2.137349 
dram[22]:  2.227464  2.176118  2.279943  2.394541  2.484305  2.284801  2.267573  2.273496  1.979546  2.000000  2.106124  2.016942  2.181438  2.255992  2.060164  2.032594 
dram[23]:  2.243036  2.217432  2.278171  2.227586  2.355566  2.285453  2.153507  2.301959  2.024290  2.077358  2.082446  1.956999  2.103782  1.970550  2.214390  1.978836 
average row locality = 1797868/824053 = 2.181738
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4499      4516      4592      4592      4736      4684      4640      4596      4184      4184      4214      4270      4360      4337      4318      4350 
dram[1]:      4532      4594      4596      4589      4759      4772      4656      4591      4188      4184      4204      4253      4450      4465      4332      4320 
dram[2]:      4536      4592      4579      4676      4729      4736      4651      4575      4205      4212      4215      4256      4414      4393      4332      4312 
dram[3]:      4552      4480      4560      4612      4772      4744      4613      4620      4184      4168      4184      4254      4384      4344      4316      4341 
dram[4]:      4572      4524      4596      4594      4728      4740      4647      4605      4188      4193      4225      4232      4464      4365      4341      4337 
dram[5]:      4501      4501      4600      4644      4765      4764      4584      4609      4188      4168      4249      4308      4474      4445      4320      4316 
dram[6]:      4572      4508      4617      4592      4752      4748      4580      4584      4220      4153      4250      4228      4429      4456      4321      4329 
dram[7]:      4596      4537      4684      4628      4788      4764      4600      4604      4216      4192      4192      4247      4400      4355      4322      4302 
dram[8]:      4533      4524      4592      4581      4748      4740      4616      4592      4199      4226      4210      4192      4407      4425      4292      4316 
dram[9]:      4532      4572      4652      4668      4732      4766      4612      4616      4200      4192      4232      4286      4457      4461      4325      4360 
dram[10]:      4554      4521      4589      4666      4741      4796      4596      4590      4196      4199      4236      4297      4471      4467      4330      4342 
dram[11]:      4506      4530      4596      4595      4772      4744      4624      4590      4172      4168      4225      4216      4397      4337      4336      4308 
dram[12]:      4489      4568      4578      4657      4729      4741      4581      4622      4187      4203      4242      4275      4377      4423      4313      4321 
dram[13]:      4580      4549      4571      4660      4745      4752      4584      4601      4200      4240      4252      4307      4459      4473      4321      4316 
dram[14]:      4536      4524      4602      4636      4770      4768      4560      4589      4197      4193      4239      4280      4487      4465      4323      4273 
dram[15]:      4524      4584      4693      4645      4784      4788      4613      4576      4176      4196      4237      4240      4378      4420      4353      4312 
dram[16]:      4549      4524      4552      4624      4741      4732      4612      4573      4207      4216      4222      4242      4380      4371      4328      4296 
dram[17]:      4557      4584      4608      4580      4700      4777      4591      4531      4196      4212      4224      4257      4430      4448      4326      4276 
dram[18]:      4524      4500      4608      4589      4776      4765      4601      4548      4205      4176      4256      4252      4447      4447      4326      4300 
dram[19]:      4508      4530      4628      4676      4769      4784      4609      4520      4169      4190      4244      4216      4388      4392      4338      4276 
dram[20]:      4561      4544      4592      4568      4780      4764      4608      4561      4222      4200      4231      4230      4415      4404      4329      4280 
dram[21]:      4505      4568      4604      4592      4772      4764      4636      4549      4171      4216      4320      4226      4448      4465      4353      4252 
dram[22]:      4584      4544      4606      4629      4757      4773      4580      4569      4212      4191      4265      4284      4461      4466      4320      4296 
dram[23]:      4504      4512      4633      4644      4779      4765      4616      4552      4177      4164      4256      4220      4325      4314      4348      4295 
total dram reads = 1712485
bank skew: 4796/4153 = 1.15
chip skew: 71663/71072 = 1.01
number of total write accesses:
dram[0]:       162       169       188       188       224       212       270       267       239       240       240       240       239       237       199       209 
dram[1]:       171       189       189       186       231       233       270       264       240       240       238       240       240       240       203       200 
dram[2]:       172       188       181       209       222       224       269       263       240       240       240       237       240       235       202       198 
dram[3]:       176       160       180       193       233       226       263       270       240       240       240       239       240       240       199       206 
dram[4]:       182       171       189       186       222       225       271       270       240       240       240       240       240       240       206       203 
dram[5]:       165       164       190       201       230       231       255       270       240       240       240       240       242       239       200       200 
dram[6]:       183       167       194       188       228       227       254       265       240       233       240       239       236       243       199       201 
dram[7]:       189       174       211       197       237       231       260       267       240       240       240       240       240       240       200       200 
dram[8]:       172       171       188       184       227       225       266       268       240       240       240       241       235       240       195       200 
dram[9]:       173       183       203       207       223       231       259       269       240       240       237       238       240       239       205       210 
dram[10]:       177       170       188       205       224       239       256       267       239       244       240       240       240       242       202       207 
dram[11]:       168       171       189       188       233       226       260       263       240       240       240       240       240       240       204       200 
dram[12]:       161       182       185       205       221       224       255       271       240       241       240       240       240       238       199       200 
dram[13]:       185       177       182       205       226       228       254       266       240       240       240       240       240       240       201       199 
dram[14]:       174       171       190       197       232       232       248       266       240       240       239       240       240       240       201       187 
dram[15]:       171       186       213       201       236       237       260       262       236       240       240       238       242       240       207       198 
dram[16]:       176       171       178       196       224       223       259       260       240       240       240       239       240       241       202       194 
dram[17]:       178       186       192       185       215       235       259       259       243       240       236       240       240       240       199       189 
dram[18]:       171       165       192       187       234       231       260       267       240       238       240       240       240       240       200       195 
dram[19]:       167       171       197       209       232       236       270       260       240       240       240       240       240       240       203       190 
dram[20]:       179       176       188       182       235       231       270       270       240       240       240       240       240       240       201       190 
dram[21]:       167       182       191       188       233       231       269       268       240       239       240       238       239       238       207       183 
dram[22]:       185       176       191       196       229       233       259       269       240       239       240       240       240       240       200       194 
dram[23]:       166       169       199       201       236       231       266       266       240       240       240       240       236       236       207       193 
total dram writes = 85383
bank skew: 271/160 = 1.69
chip skew: 3607/3523 = 1.02
average mf latency per bank:
dram[0]:       1387      1454      1154      1246      1069      1073       893       923       846       756       756       733       701       723      1246      1177
dram[1]:       1681      1500      1342      1202      1035       974       877       904       877       779       793       751       736       684      1271      1238
dram[2]:       1366      1506      1156      1189       935      1123       904       902       853       847       740       768       662       682      1156      1148
dram[3]:       1501      1482      1337      1136      1012      1033       813       882       766       766       687       712       671       693      1441      1112
dram[4]:       1439      1438      1328      1330      1016      1048       952       869       808       811       791       795       723       694      1376      1311
dram[5]:       1681      1451      1180      1247       928      1051       926       896       737       755       724       739       661       688      1101      1303
dram[6]:       1392      1570      1319      1199      1086      1027       836       830       871       780       679       712       664       666      1368      1176
dram[7]:       1454      1509      1285      1286      1022       975      1017       838       793       771       699       708       648       671      1763      1168
dram[8]:       1649      1572      1194      1177      1063      1031       871       930       844       866       774       718       715       687      1449      1308
dram[9]:       1707      1477      1236      1404      1098      1016       911       981       877       817       809       786       728       701      1368      1682
dram[10]:       1262      1731      1148      1477      1160      1043       876       923       786       878       711       792       666       742      1130      1704
dram[11]:       1457      1498      1220      1222      1028      1043       880       854       789       786       765       701       669       627      1193      1236
dram[12]:       1414      1663      1255      1246      1068      1067       879       945       792       868       731       820       717       768      1522      1464
dram[13]:       1509      1568      1286      1148      1074      1143       876       879       784       752       769       739       680       707      1324      1483
dram[14]:       1467      1438      1099      1218       995       987       839       875       800       849       719       773       679       686      1376      1503
dram[15]:       1418      1423      1211      1350       970      1028       919       881       839       831       739       756       708       689      1317      1261
dram[16]:       1481      1464      1171      1290       972      1061       880       866       825       849       734       720       667       709      1254      1625
dram[17]:       1456      1444      1202      1133      1030      1083       885       881       787       837       731       733       669       663      1244      1314
dram[18]:       1425      1531      1205      1162      1032      1067       878       798       789       849       715       721       649       708      1140      1269
dram[19]:       1415      1637      1171      1234      1025      1103       964       876       868       829       729       778       666       688      1213      1340
dram[20]:       1758      1591      1274      1269      1123      1008       954       874       834       831       834       742       755       680      1510      1220
dram[21]:       1341      1507      1153      1294      1114      1083       897       912       807       827       733       776       666       775      1317      1537
dram[22]:       1448      1568      1226      1446      1002       986       908       845       812       753       739       724       681       671      1246      1299
dram[23]:       1335      1475      1236      1244      1137      1010       864       884       772       813       702       704       646       641      1150      1215
maximum mf latency per bank:
dram[0]:       1476      1817      1557      1714      1850      1828      2094      1787      1683      1718      1532      1692      1594      1982      1677      2134
dram[1]:       2036      1793      2401      2097      2184      1967      2491      2304      2231      2199      2062      1986      2552      1802      2153      1890
dram[2]:       1404      1432      1635      1623      1631      1697      1400      1511      1260      1300      1646      1481      2012      1731      1585      2024
dram[3]:       1705      1653      1709      1599      1707      1573      1726      1775      1775      1760      2261      1755      1895      1936      1911      1872
dram[4]:       2158      1936      2283      2046      2223      2338      2320      2738      2177      2094      2188      2095      2538      2346      2664      2069
dram[5]:       1352      2470      1462      2147      1550      2209      1468      2265      1246      2217      1543      2211      1545      2366      1442      2352
dram[6]:       1588      1733      1547      1853      1543      2598      1644      1903      1536      1851      1602      1784      1985      2043      2105      1900
dram[7]:       1469      2342      1408      2320      1938      2797      1289      2451      1593      2479      1450      2652      1683      2489      1723      2767
dram[8]:       2078      1689      2132      1743      2523      1893      2629      1944      2003      1701      2239      2107      2320      1783      2366      1791
dram[9]:       2275      2199      2656      2085      2657      2183      2473      2474      2270      2141      2503      2502      2429      2289      2803      2515
dram[10]:       1199      2564      1144      2580      1371      2817      1539      2845      1377      2641      1326      2806      1703      2731      1394      2768
dram[11]:       1667      1990      1493      1967      1996      2510      1788      2205      1410      2392      1981      2377      1744      2269      1981      2132
dram[12]:       2138      3073      1877      2997      2326      2962      2104      3491      2124      2930      2102      3219      2007      3267      1982      3363
dram[13]:       1855      1982      1934      2134      1838      1945      1767      2187      1724      1897      2007      2396      2076      2162      1735      2288
dram[14]:       1528      1921      1807      1966      1599      2157      1619      2130      1580      2116      1876      2155      1774      2452      1915      1940
dram[15]:       2124      2600      2336      2504      2229      2376      2112      2660      2072      2181      2161      2672      2304      2562      2601      2582
dram[16]:       1680      2257      1921      2229      1958      2430      1707      2542      1607      2155      2300      2477      1679      2625      1931      2143
dram[17]:       2075      1553      2258      1784      1924      1826      2110      1774      1938      1660      1913      1526      2311      1762      2068      1746
dram[18]:       1481      2142      1409      1909      1568      1941      2029      2477      1804      1916      1797      1951      1713      2008      1713      2016
dram[19]:       1705      2064      1809      2162      1878      2081      1860      2107      1715      2455      1701      2031      1824      2317      2007      2153
dram[20]:       2644      1779      2620      1529      2841      1807      2691      1931      2648      1652      2904      1700      2899      1807      2844      1722
dram[21]:       1980      2243      1740      2133      2089      2233      1986      2804      1670      2287      1790      2255      1855      2680      1769      2356
dram[22]:       1804      2076      1840      2091      1878      1805      2046      1780      1984      2065      1774      2126      2224      2553      1949      1986
dram[23]:       1592      2097      1675      2093      2025      1981      1881      2147      1696      2233      2034      2114      2096      2117      1865      2090

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1233147 n_nop=1090607 n_act=33905 n_pre=33889 n_ref_event=0 n_req=74595 n_rd=71072 n_rd_L2_A=0 n_write=0 n_wr_bk=14080 bw_util=0.06905
n_activity=753273 dram_eff=0.113
bk0: 4499a 1165487i bk1: 4516a 1165196i bk2: 4592a 1161916i bk3: 4592a 1164173i bk4: 4736a 1160461i bk5: 4684a 1163028i bk6: 4640a 1158327i bk7: 4596a 1158717i bk8: 4184a 1160187i bk9: 4184a 1156912i bk10: 4214a 1158785i bk11: 4270a 1158390i bk12: 4360a 1157457i bk13: 4337a 1154279i bk14: 4318a 1162060i bk15: 4350a 1162322i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.545492
Row_Buffer_Locality_read = 0.554241
Row_Buffer_Locality_write = 0.369004
Bank_Level_Parallism = 2.286863
Bank_Level_Parallism_Col = 1.982383
Bank_Level_Parallism_Ready = 1.656168
write_to_read_ratio_blp_rw_average = 0.079949
GrpLevelPara = 1.448403 

BW Util details:
bwutil = 0.069053 
total_CMD = 1233147 
util_bw = 85152 
Wasted_Col = 279116 
Wasted_Row = 176757 
Idle = 692122 

BW Util Bottlenecks: 
RCDc_limit = 321944 
RCDWRc_limit = 10844 
WTRc_limit = 22075 
RTWc_limit = 56655 
CCDLc_limit = 30792 
rwq = 0 
CCDLc_limit_alone = 24245 
WTRc_limit_alone = 19569 
RTWc_limit_alone = 52614 

Commands details: 
total_CMD = 1233147 
n_nop = 1090607 
Read = 71072 
Write = 0 
L2_Alloc = 0 
L2_WB = 14080 
n_act = 33905 
n_pre = 33889 
n_ref = 0 
n_req = 74595 
total_req = 85152 

Dual Bus Interface Util: 
issued_total_row = 67794 
issued_total_col = 85152 
Row_Bus_Util =  0.054976 
CoL_Bus_Util = 0.069053 
Either_Row_CoL_Bus_Util = 0.115590 
Issued_on_Two_Bus_Simul_Util = 0.008439 
issued_two_Eff = 0.073004 
queue_avg = 1.597273 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.59727
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1233147 n_nop=1089631 n_act=34112 n_pre=34096 n_ref_event=0 n_req=75059 n_rd=71485 n_rd_L2_A=0 n_write=0 n_wr_bk=14290 bw_util=0.06956
n_activity=755100 dram_eff=0.1136
bk0: 4532a 1165657i bk1: 4594a 1160408i bk2: 4596a 1160938i bk3: 4589a 1161184i bk4: 4759a 1159457i bk5: 4772a 1159873i bk6: 4656a 1157151i bk7: 4591a 1155720i bk8: 4188a 1162980i bk9: 4184a 1159566i bk10: 4204a 1157754i bk11: 4253a 1158005i bk12: 4450a 1160086i bk13: 4465a 1154160i bk14: 4332a 1162893i bk15: 4320a 1164262i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.545531
Row_Buffer_Locality_read = 0.552731
Row_Buffer_Locality_write = 0.401511
Bank_Level_Parallism = 2.293199
Bank_Level_Parallism_Col = 1.988753
Bank_Level_Parallism_Ready = 1.679744
write_to_read_ratio_blp_rw_average = 0.078677
GrpLevelPara = 1.450799 

BW Util details:
bwutil = 0.069558 
total_CMD = 1233147 
util_bw = 85775 
Wasted_Col = 280520 
Wasted_Row = 176753 
Idle = 690099 

BW Util Bottlenecks: 
RCDc_limit = 325354 
RCDWRc_limit = 10081 
WTRc_limit = 21991 
RTWc_limit = 55079 
CCDLc_limit = 30815 
rwq = 0 
CCDLc_limit_alone = 24452 
WTRc_limit_alone = 19543 
RTWc_limit_alone = 51164 

Commands details: 
total_CMD = 1233147 
n_nop = 1089631 
Read = 71485 
Write = 0 
L2_Alloc = 0 
L2_WB = 14290 
n_act = 34112 
n_pre = 34096 
n_ref = 0 
n_req = 75059 
total_req = 85775 

Dual Bus Interface Util: 
issued_total_row = 68208 
issued_total_col = 85775 
Row_Bus_Util =  0.055312 
CoL_Bus_Util = 0.069558 
Either_Row_CoL_Bus_Util = 0.116382 
Issued_on_Two_Bus_Simul_Util = 0.008488 
issued_two_Eff = 0.072933 
queue_avg = 1.640086 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.64009
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1233147 n_nop=1087359 n_act=35313 n_pre=35297 n_ref_event=0 n_req=74973 n_rd=71413 n_rd_L2_A=0 n_write=0 n_wr_bk=14238 bw_util=0.06946
n_activity=760918 dram_eff=0.1126
bk0: 4536a 1161751i bk1: 4592a 1160918i bk2: 4579a 1160495i bk3: 4676a 1156886i bk4: 4729a 1159555i bk5: 4736a 1160200i bk6: 4651a 1157553i bk7: 4575a 1157034i bk8: 4205a 1157700i bk9: 4212a 1155793i bk10: 4215a 1157568i bk11: 4256a 1159745i bk12: 4414a 1159573i bk13: 4393a 1154167i bk14: 4332a 1160330i bk15: 4312a 1162722i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.528990
Row_Buffer_Locality_read = 0.538781
Row_Buffer_Locality_write = 0.332584
Bank_Level_Parallism = 2.281587
Bank_Level_Parallism_Col = 1.941605
Bank_Level_Parallism_Ready = 1.602071
write_to_read_ratio_blp_rw_average = 0.081847
GrpLevelPara = 1.450598 

BW Util details:
bwutil = 0.069457 
total_CMD = 1233147 
util_bw = 85651 
Wasted_Col = 288946 
Wasted_Row = 179112 
Idle = 679438 

BW Util Bottlenecks: 
RCDc_limit = 336590 
RCDWRc_limit = 11838 
WTRc_limit = 22349 
RTWc_limit = 59493 
CCDLc_limit = 32143 
rwq = 0 
CCDLc_limit_alone = 25370 
WTRc_limit_alone = 19739 
RTWc_limit_alone = 55330 

Commands details: 
total_CMD = 1233147 
n_nop = 1087359 
Read = 71413 
Write = 0 
L2_Alloc = 0 
L2_WB = 14238 
n_act = 35313 
n_pre = 35297 
n_ref = 0 
n_req = 74973 
total_req = 85651 

Dual Bus Interface Util: 
issued_total_row = 70610 
issued_total_col = 85651 
Row_Bus_Util =  0.057260 
CoL_Bus_Util = 0.069457 
Either_Row_CoL_Bus_Util = 0.118224 
Issued_on_Two_Bus_Simul_Util = 0.008493 
issued_two_Eff = 0.071837 
queue_avg = 1.481806 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.48181
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1233147 n_nop=1088537 n_act=34862 n_pre=34846 n_ref_event=0 n_req=74673 n_rd=71128 n_rd_L2_A=0 n_write=0 n_wr_bk=14174 bw_util=0.06917
n_activity=755423 dram_eff=0.1129
bk0: 4552a 1164164i bk1: 4480a 1164199i bk2: 4560a 1158721i bk3: 4612a 1160342i bk4: 4772a 1158475i bk5: 4744a 1159673i bk6: 4613a 1156653i bk7: 4620a 1154842i bk8: 4184a 1161626i bk9: 4168a 1160595i bk10: 4184a 1158302i bk11: 4254a 1157766i bk12: 4384a 1159183i bk13: 4344a 1154285i bk14: 4316a 1160287i bk15: 4341a 1159919i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.533138
Row_Buffer_Locality_read = 0.543007
Row_Buffer_Locality_write = 0.335120
Bank_Level_Parallism = 2.281280
Bank_Level_Parallism_Col = 1.954101
Bank_Level_Parallism_Ready = 1.627289
write_to_read_ratio_blp_rw_average = 0.085679
GrpLevelPara = 1.446173 

BW Util details:
bwutil = 0.069174 
total_CMD = 1233147 
util_bw = 85302 
Wasted_Col = 287259 
Wasted_Row = 178004 
Idle = 682582 

BW Util Bottlenecks: 
RCDc_limit = 332534 
RCDWRc_limit = 11684 
WTRc_limit = 22829 
RTWc_limit = 61348 
CCDLc_limit = 31835 
rwq = 0 
CCDLc_limit_alone = 24752 
WTRc_limit_alone = 20000 
RTWc_limit_alone = 57094 

Commands details: 
total_CMD = 1233147 
n_nop = 1088537 
Read = 71128 
Write = 0 
L2_Alloc = 0 
L2_WB = 14174 
n_act = 34862 
n_pre = 34846 
n_ref = 0 
n_req = 74673 
total_req = 85302 

Dual Bus Interface Util: 
issued_total_row = 69708 
issued_total_col = 85302 
Row_Bus_Util =  0.056529 
CoL_Bus_Util = 0.069174 
Either_Row_CoL_Bus_Util = 0.117269 
Issued_on_Two_Bus_Simul_Util = 0.008434 
issued_two_Eff = 0.071918 
queue_avg = 1.482283 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.48228
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1233147 n_nop=1090163 n_act=34093 n_pre=34077 n_ref_event=0 n_req=74916 n_rd=71351 n_rd_L2_A=0 n_write=0 n_wr_bk=14248 bw_util=0.06942
n_activity=748761 dram_eff=0.1143
bk0: 4572a 1161998i bk1: 4524a 1163684i bk2: 4596a 1161616i bk3: 4594a 1161781i bk4: 4728a 1163179i bk5: 4740a 1158840i bk6: 4647a 1156027i bk7: 4605a 1156398i bk8: 4188a 1160950i bk9: 4193a 1159621i bk10: 4225a 1155081i bk11: 4232a 1156462i bk12: 4464a 1159358i bk13: 4365a 1155209i bk14: 4341a 1161482i bk15: 4337a 1161234i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.544917
Row_Buffer_Locality_read = 0.554961
Row_Buffer_Locality_write = 0.343899
Bank_Level_Parallism = 2.317043
Bank_Level_Parallism_Col = 2.009263
Bank_Level_Parallism_Ready = 1.646036
write_to_read_ratio_blp_rw_average = 0.082197
GrpLevelPara = 1.459546 

BW Util details:
bwutil = 0.069415 
total_CMD = 1233147 
util_bw = 85599 
Wasted_Col = 278667 
Wasted_Row = 176228 
Idle = 692653 

BW Util Bottlenecks: 
RCDc_limit = 322839 
RCDWRc_limit = 10808 
WTRc_limit = 22386 
RTWc_limit = 60859 
CCDLc_limit = 31784 
rwq = 0 
CCDLc_limit_alone = 24766 
WTRc_limit_alone = 19756 
RTWc_limit_alone = 56471 

Commands details: 
total_CMD = 1233147 
n_nop = 1090163 
Read = 71351 
Write = 0 
L2_Alloc = 0 
L2_WB = 14248 
n_act = 34093 
n_pre = 34077 
n_ref = 0 
n_req = 74916 
total_req = 85599 

Dual Bus Interface Util: 
issued_total_row = 68170 
issued_total_col = 85599 
Row_Bus_Util =  0.055281 
CoL_Bus_Util = 0.069415 
Either_Row_CoL_Bus_Util = 0.115950 
Issued_on_Two_Bus_Simul_Util = 0.008746 
issued_two_Eff = 0.075428 
queue_avg = 1.770608 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.77061
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1233147 n_nop=1089543 n_act=34238 n_pre=34222 n_ref_event=0 n_req=74983 n_rd=71436 n_rd_L2_A=0 n_write=0 n_wr_bk=14179 bw_util=0.06943
n_activity=752283 dram_eff=0.1138
bk0: 4501a 1165478i bk1: 4501a 1165393i bk2: 4600a 1157967i bk3: 4644a 1159156i bk4: 4765a 1158400i bk5: 4764a 1162707i bk6: 4584a 1160837i bk7: 4609a 1158086i bk8: 4188a 1160967i bk9: 4168a 1163083i bk10: 4249a 1158120i bk11: 4308a 1159256i bk12: 4474a 1156148i bk13: 4445a 1159938i bk14: 4320a 1163297i bk15: 4316a 1159837i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.543390
Row_Buffer_Locality_read = 0.553810
Row_Buffer_Locality_write = 0.333521
Bank_Level_Parallism = 2.280214
Bank_Level_Parallism_Col = 1.950758
Bank_Level_Parallism_Ready = 1.584792
write_to_read_ratio_blp_rw_average = 0.082616
GrpLevelPara = 1.449810 

BW Util details:
bwutil = 0.069428 
total_CMD = 1233147 
util_bw = 85615 
Wasted_Col = 280698 
Wasted_Row = 176033 
Idle = 690801 

BW Util Bottlenecks: 
RCDc_limit = 324706 
RCDWRc_limit = 11438 
WTRc_limit = 23379 
RTWc_limit = 58933 
CCDLc_limit = 32758 
rwq = 0 
CCDLc_limit_alone = 25742 
WTRc_limit_alone = 20500 
RTWc_limit_alone = 54796 

Commands details: 
total_CMD = 1233147 
n_nop = 1089543 
Read = 71436 
Write = 0 
L2_Alloc = 0 
L2_WB = 14179 
n_act = 34238 
n_pre = 34222 
n_ref = 0 
n_req = 74983 
total_req = 85615 

Dual Bus Interface Util: 
issued_total_row = 68460 
issued_total_col = 85615 
Row_Bus_Util =  0.055516 
CoL_Bus_Util = 0.069428 
Either_Row_CoL_Bus_Util = 0.116453 
Issued_on_Two_Bus_Simul_Util = 0.008491 
issued_two_Eff = 0.072916 
queue_avg = 1.474645 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.47464
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1233147 n_nop=1088754 n_act=34714 n_pre=34698 n_ref_event=0 n_req=74876 n_rd=71339 n_rd_L2_A=0 n_write=0 n_wr_bk=14139 bw_util=0.06932
n_activity=752572 dram_eff=0.1136
bk0: 4572a 1161100i bk1: 4508a 1165014i bk2: 4617a 1158385i bk3: 4592a 1163223i bk4: 4752a 1159115i bk5: 4748a 1158376i bk6: 4580a 1157558i bk7: 4584a 1154063i bk8: 4220a 1156780i bk9: 4153a 1161659i bk10: 4250a 1155730i bk11: 4228a 1160819i bk12: 4429a 1158983i bk13: 4456a 1158788i bk14: 4321a 1163059i bk15: 4329a 1158758i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.536380
Row_Buffer_Locality_read = 0.547008
Row_Buffer_Locality_write = 0.322024
Bank_Level_Parallism = 2.303208
Bank_Level_Parallism_Col = 1.965112
Bank_Level_Parallism_Ready = 1.593650
write_to_read_ratio_blp_rw_average = 0.083044
GrpLevelPara = 1.454702 

BW Util details:
bwutil = 0.069317 
total_CMD = 1233147 
util_bw = 85478 
Wasted_Col = 283321 
Wasted_Row = 175580 
Idle = 688768 

BW Util Bottlenecks: 
RCDc_limit = 329030 
RCDWRc_limit = 11699 
WTRc_limit = 24581 
RTWc_limit = 60219 
CCDLc_limit = 32517 
rwq = 0 
CCDLc_limit_alone = 25505 
WTRc_limit_alone = 21707 
RTWc_limit_alone = 56081 

Commands details: 
total_CMD = 1233147 
n_nop = 1088754 
Read = 71339 
Write = 0 
L2_Alloc = 0 
L2_WB = 14139 
n_act = 34714 
n_pre = 34698 
n_ref = 0 
n_req = 74876 
total_req = 85478 

Dual Bus Interface Util: 
issued_total_row = 69412 
issued_total_col = 85478 
Row_Bus_Util =  0.056289 
CoL_Bus_Util = 0.069317 
Either_Row_CoL_Bus_Util = 0.117093 
Issued_on_Two_Bus_Simul_Util = 0.008512 
issued_two_Eff = 0.072697 
queue_avg = 1.553571 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.55357
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1233147 n_nop=1089823 n_act=34116 n_pre=34100 n_ref_event=0 n_req=75033 n_rd=71427 n_rd_L2_A=0 n_write=0 n_wr_bk=14421 bw_util=0.06962
n_activity=754094 dram_eff=0.1138
bk0: 4596a 1160325i bk1: 4537a 1164796i bk2: 4684a 1155343i bk3: 4628a 1157679i bk4: 4788a 1154390i bk5: 4764a 1160717i bk6: 4600a 1158279i bk7: 4604a 1156949i bk8: 4216a 1162065i bk9: 4192a 1162797i bk10: 4192a 1159161i bk11: 4247a 1158019i bk12: 4400a 1158142i bk13: 4355a 1159517i bk14: 4322a 1163304i bk15: 4302a 1165715i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.545320
Row_Buffer_Locality_read = 0.554930
Row_Buffer_Locality_write = 0.354964
Bank_Level_Parallism = 2.305804
Bank_Level_Parallism_Col = 1.996643
Bank_Level_Parallism_Ready = 1.624138
write_to_read_ratio_blp_rw_average = 0.083038
GrpLevelPara = 1.457323 

BW Util details:
bwutil = 0.069617 
total_CMD = 1233147 
util_bw = 85848 
Wasted_Col = 279433 
Wasted_Row = 176043 
Idle = 691823 

BW Util Bottlenecks: 
RCDc_limit = 322459 
RCDWRc_limit = 11133 
WTRc_limit = 25493 
RTWc_limit = 59650 
CCDLc_limit = 32381 
rwq = 0 
CCDLc_limit_alone = 25198 
WTRc_limit_alone = 22453 
RTWc_limit_alone = 55507 

Commands details: 
total_CMD = 1233147 
n_nop = 1089823 
Read = 71427 
Write = 0 
L2_Alloc = 0 
L2_WB = 14421 
n_act = 34116 
n_pre = 34100 
n_ref = 0 
n_req = 75033 
total_req = 85848 

Dual Bus Interface Util: 
issued_total_row = 68216 
issued_total_col = 85848 
Row_Bus_Util =  0.055319 
CoL_Bus_Util = 0.069617 
Either_Row_CoL_Bus_Util = 0.116226 
Issued_on_Two_Bus_Simul_Util = 0.008709 
issued_two_Eff = 0.074935 
queue_avg = 1.635812 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.63581
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1233147 n_nop=1090631 n_act=33935 n_pre=33919 n_ref_event=0 n_req=74725 n_rd=71193 n_rd_L2_A=0 n_write=0 n_wr_bk=14113 bw_util=0.06918
n_activity=750343 dram_eff=0.1137
bk0: 4533a 1164801i bk1: 4524a 1163583i bk2: 4592a 1160740i bk3: 4581a 1162607i bk4: 4748a 1160842i bk5: 4740a 1158009i bk6: 4616a 1161651i bk7: 4592a 1154499i bk8: 4199a 1159952i bk9: 4226a 1161561i bk10: 4210a 1157117i bk11: 4192a 1159693i bk12: 4407a 1159811i bk13: 4425a 1155027i bk14: 4292a 1163163i bk15: 4316a 1164236i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.545868
Row_Buffer_Locality_read = 0.556038
Row_Buffer_Locality_write = 0.340883
Bank_Level_Parallism = 2.296869
Bank_Level_Parallism_Col = 1.984502
Bank_Level_Parallism_Ready = 1.620636
write_to_read_ratio_blp_rw_average = 0.084123
GrpLevelPara = 1.454796 

BW Util details:
bwutil = 0.069177 
total_CMD = 1233147 
util_bw = 85306 
Wasted_Col = 278163 
Wasted_Row = 175432 
Idle = 694246 

BW Util Bottlenecks: 
RCDc_limit = 321469 
RCDWRc_limit = 11056 
WTRc_limit = 23699 
RTWc_limit = 59542 
CCDLc_limit = 32008 
rwq = 0 
CCDLc_limit_alone = 24895 
WTRc_limit_alone = 20893 
RTWc_limit_alone = 55235 

Commands details: 
total_CMD = 1233147 
n_nop = 1090631 
Read = 71193 
Write = 0 
L2_Alloc = 0 
L2_WB = 14113 
n_act = 33935 
n_pre = 33919 
n_ref = 0 
n_req = 74725 
total_req = 85306 

Dual Bus Interface Util: 
issued_total_row = 67854 
issued_total_col = 85306 
Row_Bus_Util =  0.055025 
CoL_Bus_Util = 0.069177 
Either_Row_CoL_Bus_Util = 0.115571 
Issued_on_Two_Bus_Simul_Util = 0.008632 
issued_two_Eff = 0.074686 
queue_avg = 1.641922 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.64192
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1233147 n_nop=1089397 n_act=34203 n_pre=34187 n_ref_event=0 n_req=75260 n_rd=71663 n_rd_L2_A=0 n_write=0 n_wr_bk=14373 bw_util=0.06977
n_activity=754611 dram_eff=0.114
bk0: 4532a 1160926i bk1: 4572a 1161205i bk2: 4652a 1155777i bk3: 4668a 1162453i bk4: 4732a 1160188i bk5: 4766a 1160769i bk6: 4612a 1158497i bk7: 4616a 1153723i bk8: 4200a 1162548i bk9: 4192a 1160812i bk10: 4232a 1158336i bk11: 4286a 1159273i bk12: 4457a 1156461i bk13: 4461a 1159388i bk14: 4325a 1163807i bk15: 4360a 1160777i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.545536
Row_Buffer_Locality_read = 0.555224
Row_Buffer_Locality_write = 0.352516
Bank_Level_Parallism = 2.291918
Bank_Level_Parallism_Col = 1.983711
Bank_Level_Parallism_Ready = 1.663641
write_to_read_ratio_blp_rw_average = 0.080648
GrpLevelPara = 1.442965 

BW Util details:
bwutil = 0.069769 
total_CMD = 1233147 
util_bw = 86036 
Wasted_Col = 281761 
Wasted_Row = 177891 
Idle = 687459 

BW Util Bottlenecks: 
RCDc_limit = 324904 
RCDWRc_limit = 10895 
WTRc_limit = 23308 
RTWc_limit = 57031 
CCDLc_limit = 31884 
rwq = 0 
CCDLc_limit_alone = 25152 
WTRc_limit_alone = 20622 
RTWc_limit_alone = 52985 

Commands details: 
total_CMD = 1233147 
n_nop = 1089397 
Read = 71663 
Write = 0 
L2_Alloc = 0 
L2_WB = 14373 
n_act = 34203 
n_pre = 34187 
n_ref = 0 
n_req = 75260 
total_req = 86036 

Dual Bus Interface Util: 
issued_total_row = 68390 
issued_total_col = 86036 
Row_Bus_Util =  0.055460 
CoL_Bus_Util = 0.069769 
Either_Row_CoL_Bus_Util = 0.116572 
Issued_on_Two_Bus_Simul_Util = 0.008658 
issued_two_Eff = 0.074268 
queue_avg = 1.674453 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.67445
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1233147 n_nop=1089173 n_act=34257 n_pre=34241 n_ref_event=0 n_req=75171 n_rd=71591 n_rd_L2_A=0 n_write=0 n_wr_bk=14288 bw_util=0.06964
n_activity=751989 dram_eff=0.1142
bk0: 4554a 1162829i bk1: 4521a 1168427i bk2: 4589a 1160175i bk3: 4666a 1161519i bk4: 4741a 1158748i bk5: 4796a 1158311i bk6: 4596a 1154253i bk7: 4590a 1159686i bk8: 4196a 1159609i bk9: 4199a 1156316i bk10: 4236a 1157069i bk11: 4297a 1160373i bk12: 4471a 1161292i bk13: 4467a 1159428i bk14: 4330a 1161877i bk15: 4342a 1163234i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.544279
Row_Buffer_Locality_read = 0.553268
Row_Buffer_Locality_write = 0.364525
Bank_Level_Parallism = 2.291312
Bank_Level_Parallism_Col = 1.960131
Bank_Level_Parallism_Ready = 1.586965
write_to_read_ratio_blp_rw_average = 0.078881
GrpLevelPara = 1.450313 

BW Util details:
bwutil = 0.069642 
total_CMD = 1233147 
util_bw = 85879 
Wasted_Col = 280431 
Wasted_Row = 175902 
Idle = 690935 

BW Util Bottlenecks: 
RCDc_limit = 325568 
RCDWRc_limit = 10968 
WTRc_limit = 25601 
RTWc_limit = 54164 
CCDLc_limit = 33064 
rwq = 0 
CCDLc_limit_alone = 25947 
WTRc_limit_alone = 22367 
RTWc_limit_alone = 50281 

Commands details: 
total_CMD = 1233147 
n_nop = 1089173 
Read = 71591 
Write = 0 
L2_Alloc = 0 
L2_WB = 14288 
n_act = 34257 
n_pre = 34241 
n_ref = 0 
n_req = 75171 
total_req = 85879 

Dual Bus Interface Util: 
issued_total_row = 68498 
issued_total_col = 85879 
Row_Bus_Util =  0.055547 
CoL_Bus_Util = 0.069642 
Either_Row_CoL_Bus_Util = 0.116753 
Issued_on_Two_Bus_Simul_Util = 0.008436 
issued_two_Eff = 0.072256 
queue_avg = 1.670934 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.67093
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1233147 n_nop=1088581 n_act=35036 n_pre=35020 n_ref_event=0 n_req=74658 n_rd=71116 n_rd_L2_A=0 n_write=0 n_wr_bk=14159 bw_util=0.06915
n_activity=757047 dram_eff=0.1126
bk0: 4506a 1164863i bk1: 4530a 1161549i bk2: 4596a 1159576i bk3: 4595a 1163966i bk4: 4772a 1157475i bk5: 4744a 1159614i bk6: 4624a 1154356i bk7: 4590a 1159499i bk8: 4172a 1160527i bk9: 4168a 1159026i bk10: 4225a 1156390i bk11: 4216a 1155338i bk12: 4397a 1154816i bk13: 4337a 1154465i bk14: 4336a 1161726i bk15: 4308a 1161671i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.530713
Row_Buffer_Locality_read = 0.539654
Row_Buffer_Locality_write = 0.351214
Bank_Level_Parallism = 2.289356
Bank_Level_Parallism_Col = 1.954249
Bank_Level_Parallism_Ready = 1.616652
write_to_read_ratio_blp_rw_average = 0.080973
GrpLevelPara = 1.449418 

BW Util details:
bwutil = 0.069152 
total_CMD = 1233147 
util_bw = 85275 
Wasted_Col = 286390 
Wasted_Row = 178775 
Idle = 682707 

BW Util Bottlenecks: 
RCDc_limit = 333358 
RCDWRc_limit = 11239 
WTRc_limit = 22931 
RTWc_limit = 57400 
CCDLc_limit = 31261 
rwq = 0 
CCDLc_limit_alone = 24718 
WTRc_limit_alone = 20219 
RTWc_limit_alone = 53569 

Commands details: 
total_CMD = 1233147 
n_nop = 1088581 
Read = 71116 
Write = 0 
L2_Alloc = 0 
L2_WB = 14159 
n_act = 35036 
n_pre = 35020 
n_ref = 0 
n_req = 74658 
total_req = 85275 

Dual Bus Interface Util: 
issued_total_row = 70056 
issued_total_col = 85275 
Row_Bus_Util =  0.056811 
CoL_Bus_Util = 0.069152 
Either_Row_CoL_Bus_Util = 0.117233 
Issued_on_Two_Bus_Simul_Util = 0.008730 
issued_two_Eff = 0.074464 
queue_avg = 1.527288 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.52729
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1233147 n_nop=1090264 n_act=33976 n_pre=33960 n_ref_event=0 n_req=74848 n_rd=71306 n_rd_L2_A=0 n_write=0 n_wr_bk=14156 bw_util=0.0693
n_activity=752513 dram_eff=0.1136
bk0: 4489a 1167874i bk1: 4568a 1163737i bk2: 4578a 1161473i bk3: 4657a 1160456i bk4: 4729a 1160316i bk5: 4741a 1158820i bk6: 4581a 1157702i bk7: 4622a 1157155i bk8: 4187a 1155499i bk9: 4203a 1159963i bk10: 4242a 1157105i bk11: 4275a 1155750i bk12: 4377a 1159831i bk13: 4423a 1160099i bk14: 4313a 1163332i bk15: 4321a 1160695i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.546067
Row_Buffer_Locality_read = 0.553249
Row_Buffer_Locality_write = 0.401468
Bank_Level_Parallism = 2.305233
Bank_Level_Parallism_Col = 1.995107
Bank_Level_Parallism_Ready = 1.665547
write_to_read_ratio_blp_rw_average = 0.078004
GrpLevelPara = 1.451035 

BW Util details:
bwutil = 0.069304 
total_CMD = 1233147 
util_bw = 85462 
Wasted_Col = 278552 
Wasted_Row = 176232 
Idle = 692901 

BW Util Bottlenecks: 
RCDc_limit = 323591 
RCDWRc_limit = 9969 
WTRc_limit = 22354 
RTWc_limit = 55506 
CCDLc_limit = 30860 
rwq = 0 
CCDLc_limit_alone = 24452 
WTRc_limit_alone = 19708 
RTWc_limit_alone = 51744 

Commands details: 
total_CMD = 1233147 
n_nop = 1090264 
Read = 71306 
Write = 0 
L2_Alloc = 0 
L2_WB = 14156 
n_act = 33976 
n_pre = 33960 
n_ref = 0 
n_req = 74848 
total_req = 85462 

Dual Bus Interface Util: 
issued_total_row = 67936 
issued_total_col = 85462 
Row_Bus_Util =  0.055092 
CoL_Bus_Util = 0.069304 
Either_Row_CoL_Bus_Util = 0.115869 
Issued_on_Two_Bus_Simul_Util = 0.008527 
issued_two_Eff = 0.073592 
queue_avg = 1.736920 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.73692
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1233147 n_nop=1089569 n_act=34160 n_pre=34144 n_ref_event=0 n_req=75173 n_rd=71610 n_rd_L2_A=0 n_write=0 n_wr_bk=14249 bw_util=0.06963
n_activity=755029 dram_eff=0.1137
bk0: 4580a 1162305i bk1: 4549a 1161121i bk2: 4571a 1161275i bk3: 4660a 1158683i bk4: 4745a 1158969i bk5: 4752a 1157682i bk6: 4584a 1160819i bk7: 4601a 1158402i bk8: 4200a 1161705i bk9: 4240a 1163218i bk10: 4252a 1158409i bk11: 4307a 1159265i bk12: 4459a 1154113i bk13: 4473a 1156305i bk14: 4321a 1162196i bk15: 4316a 1159440i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.545582
Row_Buffer_Locality_read = 0.553917
Row_Buffer_Locality_write = 0.378052
Bank_Level_Parallism = 2.305506
Bank_Level_Parallism_Col = 1.999788
Bank_Level_Parallism_Ready = 1.645162
write_to_read_ratio_blp_rw_average = 0.076751
GrpLevelPara = 1.454386 

BW Util details:
bwutil = 0.069626 
total_CMD = 1233147 
util_bw = 85859 
Wasted_Col = 280131 
Wasted_Row = 176892 
Idle = 690265 

BW Util Bottlenecks: 
RCDc_limit = 325288 
RCDWRc_limit = 10261 
WTRc_limit = 23482 
RTWc_limit = 56945 
CCDLc_limit = 31900 
rwq = 0 
CCDLc_limit_alone = 24927 
WTRc_limit_alone = 20530 
RTWc_limit_alone = 52924 

Commands details: 
total_CMD = 1233147 
n_nop = 1089569 
Read = 71610 
Write = 0 
L2_Alloc = 0 
L2_WB = 14249 
n_act = 34160 
n_pre = 34144 
n_ref = 0 
n_req = 75173 
total_req = 85859 

Dual Bus Interface Util: 
issued_total_row = 68304 
issued_total_col = 85859 
Row_Bus_Util =  0.055390 
CoL_Bus_Util = 0.069626 
Either_Row_CoL_Bus_Util = 0.116432 
Issued_on_Two_Bus_Simul_Util = 0.008584 
issued_two_Eff = 0.073723 
queue_avg = 1.711719 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.71172
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1233147 n_nop=1088520 n_act=34761 n_pre=34745 n_ref_event=0 n_req=74979 n_rd=71442 n_rd_L2_A=0 n_write=0 n_wr_bk=14148 bw_util=0.06941
n_activity=758039 dram_eff=0.1129
bk0: 4536a 1166247i bk1: 4524a 1160328i bk2: 4602a 1158955i bk3: 4636a 1158411i bk4: 4770a 1160976i bk5: 4768a 1160089i bk6: 4560a 1162210i bk7: 4589a 1160447i bk8: 4197a 1156336i bk9: 4193a 1157781i bk10: 4239a 1153269i bk11: 4280a 1156781i bk12: 4487a 1161250i bk13: 4465a 1156003i bk14: 4323a 1159739i bk15: 4273a 1161276i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.536390
Row_Buffer_Locality_read = 0.545869
Row_Buffer_Locality_write = 0.344925
Bank_Level_Parallism = 2.284214
Bank_Level_Parallism_Col = 1.957957
Bank_Level_Parallism_Ready = 1.609183
write_to_read_ratio_blp_rw_average = 0.081318
GrpLevelPara = 1.451019 

BW Util details:
bwutil = 0.069408 
total_CMD = 1233147 
util_bw = 85590 
Wasted_Col = 285550 
Wasted_Row = 178385 
Idle = 683622 

BW Util Bottlenecks: 
RCDc_limit = 331654 
RCDWRc_limit = 11482 
WTRc_limit = 22560 
RTWc_limit = 60664 
CCDLc_limit = 32227 
rwq = 0 
CCDLc_limit_alone = 25263 
WTRc_limit_alone = 19886 
RTWc_limit_alone = 56374 

Commands details: 
total_CMD = 1233147 
n_nop = 1088520 
Read = 71442 
Write = 0 
L2_Alloc = 0 
L2_WB = 14148 
n_act = 34761 
n_pre = 34745 
n_ref = 0 
n_req = 74979 
total_req = 85590 

Dual Bus Interface Util: 
issued_total_row = 69506 
issued_total_col = 85590 
Row_Bus_Util =  0.056365 
CoL_Bus_Util = 0.069408 
Either_Row_CoL_Bus_Util = 0.117283 
Issued_on_Two_Bus_Simul_Util = 0.008490 
issued_two_Eff = 0.072386 
queue_avg = 1.551401 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.5514
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1233147 n_nop=1089269 n_act=34309 n_pre=34293 n_ref_event=0 n_req=75126 n_rd=71519 n_rd_L2_A=0 n_write=0 n_wr_bk=14422 bw_util=0.06969
n_activity=752864 dram_eff=0.1142
bk0: 4524a 1163018i bk1: 4584a 1161362i bk2: 4693a 1160652i bk3: 4645a 1161149i bk4: 4784a 1159340i bk5: 4788a 1159774i bk6: 4613a 1159911i bk7: 4576a 1157296i bk8: 4176a 1157828i bk9: 4196a 1155224i bk10: 4237a 1159951i bk11: 4240a 1155547i bk12: 4378a 1153079i bk13: 4420a 1158828i bk14: 4353a 1162424i bk15: 4312a 1158192i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.543314
Row_Buffer_Locality_read = 0.550539
Row_Buffer_Locality_write = 0.400055
Bank_Level_Parallism = 2.320135
Bank_Level_Parallism_Col = 2.019074
Bank_Level_Parallism_Ready = 1.674951
write_to_read_ratio_blp_rw_average = 0.077436
GrpLevelPara = 1.459228 

BW Util details:
bwutil = 0.069692 
total_CMD = 1233147 
util_bw = 85941 
Wasted_Col = 280562 
Wasted_Row = 177389 
Idle = 689255 

BW Util Bottlenecks: 
RCDc_limit = 326723 
RCDWRc_limit = 10366 
WTRc_limit = 23304 
RTWc_limit = 57938 
CCDLc_limit = 31609 
rwq = 0 
CCDLc_limit_alone = 24839 
WTRc_limit_alone = 20590 
RTWc_limit_alone = 53882 

Commands details: 
total_CMD = 1233147 
n_nop = 1089269 
Read = 71519 
Write = 0 
L2_Alloc = 0 
L2_WB = 14422 
n_act = 34309 
n_pre = 34293 
n_ref = 0 
n_req = 75126 
total_req = 85941 

Dual Bus Interface Util: 
issued_total_row = 68602 
issued_total_col = 85941 
Row_Bus_Util =  0.055632 
CoL_Bus_Util = 0.069692 
Either_Row_CoL_Bus_Util = 0.116675 
Issued_on_Two_Bus_Simul_Util = 0.008649 
issued_two_Eff = 0.074125 
queue_avg = 1.737039 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.73704
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1233147 n_nop=1090498 n_act=34114 n_pre=34098 n_ref_event=0 n_req=74692 n_rd=71169 n_rd_L2_A=0 n_write=0 n_wr_bk=14089 bw_util=0.06914
n_activity=752647 dram_eff=0.1133
bk0: 4549a 1164243i bk1: 4524a 1159695i bk2: 4552a 1164039i bk3: 4624a 1162733i bk4: 4741a 1159088i bk5: 4732a 1154721i bk6: 4612a 1159345i bk7: 4573a 1159925i bk8: 4207a 1158033i bk9: 4216a 1156155i bk10: 4222a 1157108i bk11: 4242a 1156108i bk12: 4380a 1155767i bk13: 4371a 1156233i bk14: 4328a 1162419i bk15: 4296a 1163330i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.543271
Row_Buffer_Locality_read = 0.551968
Row_Buffer_Locality_write = 0.367584
Bank_Level_Parallism = 2.318909
Bank_Level_Parallism_Col = 2.020945
Bank_Level_Parallism_Ready = 1.685285
write_to_read_ratio_blp_rw_average = 0.079262
GrpLevelPara = 1.456557 

BW Util details:
bwutil = 0.069139 
total_CMD = 1233147 
util_bw = 85258 
Wasted_Col = 279082 
Wasted_Row = 177338 
Idle = 691469 

BW Util Bottlenecks: 
RCDc_limit = 323496 
RCDWRc_limit = 10382 
WTRc_limit = 22423 
RTWc_limit = 59144 
CCDLc_limit = 30707 
rwq = 0 
CCDLc_limit_alone = 23833 
WTRc_limit_alone = 19752 
RTWc_limit_alone = 54941 

Commands details: 
total_CMD = 1233147 
n_nop = 1090498 
Read = 71169 
Write = 0 
L2_Alloc = 0 
L2_WB = 14089 
n_act = 34114 
n_pre = 34098 
n_ref = 0 
n_req = 74692 
total_req = 85258 

Dual Bus Interface Util: 
issued_total_row = 68212 
issued_total_col = 85258 
Row_Bus_Util =  0.055315 
CoL_Bus_Util = 0.069139 
Either_Row_CoL_Bus_Util = 0.115679 
Issued_on_Two_Bus_Simul_Util = 0.008775 
issued_two_Eff = 0.075858 
queue_avg = 1.651486 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.65149
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1233147 n_nop=1089219 n_act=34330 n_pre=34314 n_ref_event=0 n_req=74833 n_rd=71297 n_rd_L2_A=0 n_write=0 n_wr_bk=14129 bw_util=0.06927
n_activity=755193 dram_eff=0.1131
bk0: 4557a 1162372i bk1: 4584a 1160463i bk2: 4608a 1161911i bk3: 4580a 1162855i bk4: 4700a 1163491i bk5: 4777a 1157515i bk6: 4591a 1160384i bk7: 4531a 1161081i bk8: 4196a 1158912i bk9: 4212a 1157728i bk10: 4224a 1159775i bk11: 4257a 1159296i bk12: 4430a 1157516i bk13: 4448a 1159918i bk14: 4326a 1162548i bk15: 4276a 1162267i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.541245
Row_Buffer_Locality_read = 0.550416
Row_Buffer_Locality_write = 0.356335
Bank_Level_Parallism = 2.260743
Bank_Level_Parallism_Col = 1.941953
Bank_Level_Parallism_Ready = 1.599396
write_to_read_ratio_blp_rw_average = 0.080034
GrpLevelPara = 1.441297 

BW Util details:
bwutil = 0.069275 
total_CMD = 1233147 
util_bw = 85426 
Wasted_Col = 283250 
Wasted_Row = 178557 
Idle = 685914 

BW Util Bottlenecks: 
RCDc_limit = 327782 
RCDWRc_limit = 11268 
WTRc_limit = 23136 
RTWc_limit = 57110 
CCDLc_limit = 32327 
rwq = 0 
CCDLc_limit_alone = 25381 
WTRc_limit_alone = 20157 
RTWc_limit_alone = 53143 

Commands details: 
total_CMD = 1233147 
n_nop = 1089219 
Read = 71297 
Write = 0 
L2_Alloc = 0 
L2_WB = 14129 
n_act = 34330 
n_pre = 34314 
n_ref = 0 
n_req = 74833 
total_req = 85426 

Dual Bus Interface Util: 
issued_total_row = 68644 
issued_total_col = 85426 
Row_Bus_Util =  0.055666 
CoL_Bus_Util = 0.069275 
Either_Row_CoL_Bus_Util = 0.116716 
Issued_on_Two_Bus_Simul_Util = 0.008224 
issued_two_Eff = 0.070466 
queue_avg = 1.526633 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.52663
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1233147 n_nop=1088488 n_act=34842 n_pre=34826 n_ref_event=0 n_req=74860 n_rd=71320 n_rd_L2_A=0 n_write=0 n_wr_bk=14160 bw_util=0.06932
n_activity=754605 dram_eff=0.1133
bk0: 4524a 1161199i bk1: 4500a 1161967i bk2: 4608a 1163538i bk3: 4589a 1160335i bk4: 4776a 1156323i bk5: 4765a 1158767i bk6: 4601a 1160437i bk7: 4548a 1156599i bk8: 4205a 1157053i bk9: 4176a 1161477i bk10: 4256a 1156179i bk11: 4252a 1158684i bk12: 4447a 1153854i bk13: 4447a 1158303i bk14: 4326a 1158557i bk15: 4300a 1161003i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.534571
Row_Buffer_Locality_read = 0.544055
Row_Buffer_Locality_write = 0.343503
Bank_Level_Parallism = 2.299465
Bank_Level_Parallism_Col = 1.967633
Bank_Level_Parallism_Ready = 1.619513
write_to_read_ratio_blp_rw_average = 0.080060
GrpLevelPara = 1.453120 

BW Util details:
bwutil = 0.069319 
total_CMD = 1233147 
util_bw = 85480 
Wasted_Col = 285506 
Wasted_Row = 177375 
Idle = 684786 

BW Util Bottlenecks: 
RCDc_limit = 332673 
RCDWRc_limit = 11049 
WTRc_limit = 22136 
RTWc_limit = 60048 
CCDLc_limit = 31148 
rwq = 0 
CCDLc_limit_alone = 24468 
WTRc_limit_alone = 19584 
RTWc_limit_alone = 55920 

Commands details: 
total_CMD = 1233147 
n_nop = 1088488 
Read = 71320 
Write = 0 
L2_Alloc = 0 
L2_WB = 14160 
n_act = 34842 
n_pre = 34826 
n_ref = 0 
n_req = 74860 
total_req = 85480 

Dual Bus Interface Util: 
issued_total_row = 69668 
issued_total_col = 85480 
Row_Bus_Util =  0.056496 
CoL_Bus_Util = 0.069319 
Either_Row_CoL_Bus_Util = 0.117309 
Issued_on_Two_Bus_Simul_Util = 0.008506 
issued_two_Eff = 0.072508 
queue_avg = 1.595223 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.59522
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1233147 n_nop=1090096 n_act=34076 n_pre=34060 n_ref_event=0 n_req=74812 n_rd=71237 n_rd_L2_A=0 n_write=0 n_wr_bk=14300 bw_util=0.06936
n_activity=752305 dram_eff=0.1137
bk0: 4508a 1162979i bk1: 4530a 1163964i bk2: 4628a 1163859i bk3: 4676a 1161915i bk4: 4769a 1158568i bk5: 4784a 1158044i bk6: 4609a 1160749i bk7: 4520a 1158765i bk8: 4169a 1162370i bk9: 4190a 1157408i bk10: 4244a 1161600i bk11: 4216a 1160580i bk12: 4388a 1153447i bk13: 4392a 1157795i bk14: 4338a 1159188i bk15: 4276a 1162168i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.544512
Row_Buffer_Locality_read = 0.553476
Row_Buffer_Locality_write = 0.365874
Bank_Level_Parallism = 2.293165
Bank_Level_Parallism_Col = 1.982851
Bank_Level_Parallism_Ready = 1.654115
write_to_read_ratio_blp_rw_average = 0.081885
GrpLevelPara = 1.452168 

BW Util details:
bwutil = 0.069365 
total_CMD = 1233147 
util_bw = 85537 
Wasted_Col = 279350 
Wasted_Row = 176620 
Idle = 691640 

BW Util Bottlenecks: 
RCDc_limit = 322614 
RCDWRc_limit = 10933 
WTRc_limit = 21499 
RTWc_limit = 56120 
CCDLc_limit = 30539 
rwq = 0 
CCDLc_limit_alone = 24269 
WTRc_limit_alone = 19094 
RTWc_limit_alone = 52255 

Commands details: 
total_CMD = 1233147 
n_nop = 1090096 
Read = 71237 
Write = 0 
L2_Alloc = 0 
L2_WB = 14300 
n_act = 34076 
n_pre = 34060 
n_ref = 0 
n_req = 74812 
total_req = 85537 

Dual Bus Interface Util: 
issued_total_row = 68136 
issued_total_col = 85537 
Row_Bus_Util =  0.055254 
CoL_Bus_Util = 0.069365 
Either_Row_CoL_Bus_Util = 0.116005 
Issued_on_Two_Bus_Simul_Util = 0.008614 
issued_two_Eff = 0.074253 
queue_avg = 1.651482 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.65148
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1233147 n_nop=1090753 n_act=33770 n_pre=33754 n_ref_event=0 n_req=74851 n_rd=71289 n_rd_L2_A=0 n_write=0 n_wr_bk=14248 bw_util=0.06936
n_activity=744106 dram_eff=0.115
bk0: 4561a 1162371i bk1: 4544a 1161913i bk2: 4592a 1162679i bk3: 4568a 1160458i bk4: 4780a 1160016i bk5: 4764a 1159736i bk6: 4608a 1161063i bk7: 4561a 1151386i bk8: 4222a 1161504i bk9: 4200a 1158814i bk10: 4231a 1159487i bk11: 4230a 1157162i bk12: 4415a 1159261i bk13: 4404a 1156289i bk14: 4329a 1164513i bk15: 4280a 1161174i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.548837
Row_Buffer_Locality_read = 0.556860
Row_Buffer_Locality_write = 0.388265
Bank_Level_Parallism = 2.329199
Bank_Level_Parallism_Col = 2.027339
Bank_Level_Parallism_Ready = 1.711517
write_to_read_ratio_blp_rw_average = 0.077873
GrpLevelPara = 1.456523 

BW Util details:
bwutil = 0.069365 
total_CMD = 1233147 
util_bw = 85537 
Wasted_Col = 275683 
Wasted_Row = 174319 
Idle = 697608 

BW Util Bottlenecks: 
RCDc_limit = 320152 
RCDWRc_limit = 9959 
WTRc_limit = 21585 
RTWc_limit = 56522 
CCDLc_limit = 30412 
rwq = 0 
CCDLc_limit_alone = 24025 
WTRc_limit_alone = 19168 
RTWc_limit_alone = 52552 

Commands details: 
total_CMD = 1233147 
n_nop = 1090753 
Read = 71289 
Write = 0 
L2_Alloc = 0 
L2_WB = 14248 
n_act = 33770 
n_pre = 33754 
n_ref = 0 
n_req = 74851 
total_req = 85537 

Dual Bus Interface Util: 
issued_total_row = 67524 
issued_total_col = 85537 
Row_Bus_Util =  0.054757 
CoL_Bus_Util = 0.069365 
Either_Row_CoL_Bus_Util = 0.115472 
Issued_on_Two_Bus_Simul_Util = 0.008650 
issued_two_Eff = 0.074912 
queue_avg = 1.703807 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.70381
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1233147 n_nop=1090070 n_act=33847 n_pre=33831 n_ref_event=0 n_req=74994 n_rd=71441 n_rd_L2_A=0 n_write=0 n_wr_bk=14206 bw_util=0.06945
n_activity=753437 dram_eff=0.1137
bk0: 4505a 1162380i bk1: 4568a 1163050i bk2: 4604a 1165094i bk3: 4592a 1160561i bk4: 4772a 1159993i bk5: 4764a 1159478i bk6: 4636a 1158608i bk7: 4549a 1157332i bk8: 4171a 1158420i bk9: 4216a 1161771i bk10: 4320a 1156552i bk11: 4226a 1158156i bk12: 4448a 1156521i bk13: 4465a 1160308i bk14: 4353a 1161487i bk15: 4252a 1163164i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.548671
Row_Buffer_Locality_read = 0.555745
Row_Buffer_Locality_write = 0.406417
Bank_Level_Parallism = 2.286362
Bank_Level_Parallism_Col = 1.998328
Bank_Level_Parallism_Ready = 1.686445
write_to_read_ratio_blp_rw_average = 0.076663
GrpLevelPara = 1.445412 

BW Util details:
bwutil = 0.069454 
total_CMD = 1233147 
util_bw = 85647 
Wasted_Col = 279971 
Wasted_Row = 177809 
Idle = 689720 

BW Util Bottlenecks: 
RCDc_limit = 324205 
RCDWRc_limit = 9888 
WTRc_limit = 24415 
RTWc_limit = 54112 
CCDLc_limit = 32176 
rwq = 0 
CCDLc_limit_alone = 25275 
WTRc_limit_alone = 21471 
RTWc_limit_alone = 50155 

Commands details: 
total_CMD = 1233147 
n_nop = 1090070 
Read = 71441 
Write = 0 
L2_Alloc = 0 
L2_WB = 14206 
n_act = 33847 
n_pre = 33831 
n_ref = 0 
n_req = 74994 
total_req = 85647 

Dual Bus Interface Util: 
issued_total_row = 67678 
issued_total_col = 85647 
Row_Bus_Util =  0.054882 
CoL_Bus_Util = 0.069454 
Either_Row_CoL_Bus_Util = 0.116026 
Issued_on_Two_Bus_Simul_Util = 0.008310 
issued_two_Eff = 0.071626 
queue_avg = 1.719067 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.71907
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1233147 n_nop=1089180 n_act=34379 n_pre=34363 n_ref_event=0 n_req=75108 n_rd=71537 n_rd_L2_A=0 n_write=0 n_wr_bk=14284 bw_util=0.0696
n_activity=750452 dram_eff=0.1144
bk0: 4584a 1161448i bk1: 4544a 1160181i bk2: 4606a 1160701i bk3: 4629a 1162467i bk4: 4757a 1161936i bk5: 4773a 1157245i bk6: 4580a 1159810i bk7: 4569a 1159992i bk8: 4212a 1157608i bk9: 4191a 1156605i bk10: 4265a 1159644i bk11: 4284a 1158304i bk12: 4461a 1159737i bk13: 4466a 1160827i bk14: 4320a 1160515i bk15: 4296a 1160784i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.542272
Row_Buffer_Locality_read = 0.551966
Row_Buffer_Locality_write = 0.348082
Bank_Level_Parallism = 2.301970
Bank_Level_Parallism_Col = 1.973051
Bank_Level_Parallism_Ready = 1.612939
write_to_read_ratio_blp_rw_average = 0.082248
GrpLevelPara = 1.457730 

BW Util details:
bwutil = 0.069595 
total_CMD = 1233147 
util_bw = 85821 
Wasted_Col = 280684 
Wasted_Row = 175490 
Idle = 691152 

BW Util Bottlenecks: 
RCDc_limit = 325902 
RCDWRc_limit = 11448 
WTRc_limit = 24265 
RTWc_limit = 58086 
CCDLc_limit = 31588 
rwq = 0 
CCDLc_limit_alone = 24757 
WTRc_limit_alone = 21428 
RTWc_limit_alone = 54092 

Commands details: 
total_CMD = 1233147 
n_nop = 1089180 
Read = 71537 
Write = 0 
L2_Alloc = 0 
L2_WB = 14284 
n_act = 34379 
n_pre = 34363 
n_ref = 0 
n_req = 75108 
total_req = 85821 

Dual Bus Interface Util: 
issued_total_row = 68742 
issued_total_col = 85821 
Row_Bus_Util =  0.055745 
CoL_Bus_Util = 0.069595 
Either_Row_CoL_Bus_Util = 0.116748 
Issued_on_Two_Bus_Simul_Util = 0.008593 
issued_two_Eff = 0.073600 
queue_avg = 1.592626 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.59263
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1233147 n_nop=1088882 n_act=34706 n_pre=34690 n_ref_event=0 n_req=74670 n_rd=71104 n_rd_L2_A=0 n_write=0 n_wr_bk=14247 bw_util=0.06921
n_activity=754550 dram_eff=0.1131
bk0: 4504a 1163918i bk1: 4512a 1164052i bk2: 4633a 1160934i bk3: 4644a 1159140i bk4: 4779a 1159996i bk5: 4765a 1158429i bk6: 4616a 1155625i bk7: 4552a 1160005i bk8: 4177a 1160329i bk9: 4164a 1159534i bk10: 4256a 1158535i bk11: 4220a 1156608i bk12: 4325a 1159484i bk13: 4314a 1156081i bk14: 4348a 1161181i bk15: 4295a 1157479i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.535208
Row_Buffer_Locality_read = 0.545004
Row_Buffer_Locality_write = 0.339877
Bank_Level_Parallism = 2.296951
Bank_Level_Parallism_Col = 1.960305
Bank_Level_Parallism_Ready = 1.616724
write_to_read_ratio_blp_rw_average = 0.083171
GrpLevelPara = 1.449371 

BW Util details:
bwutil = 0.069214 
total_CMD = 1233147 
util_bw = 85351 
Wasted_Col = 283912 
Wasted_Row = 176544 
Idle = 687340 

BW Util Bottlenecks: 
RCDc_limit = 329525 
RCDWRc_limit = 11638 
WTRc_limit = 23569 
RTWc_limit = 58186 
CCDLc_limit = 31567 
rwq = 0 
CCDLc_limit_alone = 24900 
WTRc_limit_alone = 20883 
RTWc_limit_alone = 54205 

Commands details: 
total_CMD = 1233147 
n_nop = 1088882 
Read = 71104 
Write = 0 
L2_Alloc = 0 
L2_WB = 14247 
n_act = 34706 
n_pre = 34690 
n_ref = 0 
n_req = 74670 
total_req = 85351 

Dual Bus Interface Util: 
issued_total_row = 69396 
issued_total_col = 85351 
Row_Bus_Util =  0.056276 
CoL_Bus_Util = 0.069214 
Either_Row_CoL_Bus_Util = 0.116989 
Issued_on_Two_Bus_Simul_Util = 0.008500 
issued_two_Eff = 0.072658 
queue_avg = 1.474378 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.47438

========= L2 cache stats =========
L2_cache_bank[0]: Access = 218589, Miss = 38915, Miss_rate = 0.178, Pending_hits = 270, Reservation_fails = 662
L2_cache_bank[1]: Access = 213892, Miss = 38937, Miss_rate = 0.182, Pending_hits = 297, Reservation_fails = 4525
L2_cache_bank[2]: Access = 222047, Miss = 39073, Miss_rate = 0.176, Pending_hits = 361, Reservation_fails = 6270
L2_cache_bank[3]: Access = 213802, Miss = 39128, Miss_rate = 0.183, Pending_hits = 340, Reservation_fails = 3037
L2_cache_bank[4]: Access = 214684, Miss = 38961, Miss_rate = 0.181, Pending_hits = 267, Reservation_fails = 856
L2_cache_bank[5]: Access = 227133, Miss = 39064, Miss_rate = 0.172, Pending_hits = 309, Reservation_fails = 2539
L2_cache_bank[6]: Access = 224700, Miss = 38969, Miss_rate = 0.173, Pending_hits = 315, Reservation_fails = 5147
L2_cache_bank[7]: Access = 214154, Miss = 39039, Miss_rate = 0.182, Pending_hits = 231, Reservation_fails = 1681
L2_cache_bank[8]: Access = 220306, Miss = 39085, Miss_rate = 0.177, Pending_hits = 363, Reservation_fails = 2496
L2_cache_bank[9]: Access = 213104, Miss = 39046, Miss_rate = 0.183, Pending_hits = 268, Reservation_fails = 4891
L2_cache_bank[10]: Access = 218606, Miss = 39005, Miss_rate = 0.178, Pending_hits = 273, Reservation_fails = 139
L2_cache_bank[11]: Access = 214627, Miss = 39127, Miss_rate = 0.182, Pending_hits = 394, Reservation_fails = 10616
L2_cache_bank[12]: Access = 226884, Miss = 39017, Miss_rate = 0.172, Pending_hits = 278, Reservation_fails = 3305
L2_cache_bank[13]: Access = 214865, Miss = 38966, Miss_rate = 0.181, Pending_hits = 275, Reservation_fails = 3955
L2_cache_bank[14]: Access = 242079, Miss = 39218, Miss_rate = 0.162, Pending_hits = 306, Reservation_fails = 1269
L2_cache_bank[15]: Access = 209330, Miss = 39129, Miss_rate = 0.187, Pending_hits = 255, Reservation_fails = 3433
L2_cache_bank[16]: Access = 223001, Miss = 38949, Miss_rate = 0.175, Pending_hits = 384, Reservation_fails = 9888
L2_cache_bank[17]: Access = 226043, Miss = 39056, Miss_rate = 0.173, Pending_hits = 294, Reservation_fails = 2837
L2_cache_bank[18]: Access = 221200, Miss = 39126, Miss_rate = 0.177, Pending_hits = 384, Reservation_fails = 8214
L2_cache_bank[19]: Access = 238098, Miss = 39349, Miss_rate = 0.165, Pending_hits = 419, Reservation_fails = 3600
L2_cache_bank[20]: Access = 210167, Miss = 39065, Miss_rate = 0.186, Pending_hits = 323, Reservation_fails = 4488
L2_cache_bank[21]: Access = 231429, Miss = 39258, Miss_rate = 0.170, Pending_hits = 433, Reservation_fails = 17752
L2_cache_bank[22]: Access = 218827, Miss = 39064, Miss_rate = 0.179, Pending_hits = 326, Reservation_fails = 2858
L2_cache_bank[23]: Access = 212256, Miss = 38907, Miss_rate = 0.183, Pending_hits = 295, Reservation_fails = 4153
L2_cache_bank[24]: Access = 218075, Miss = 38884, Miss_rate = 0.178, Pending_hits = 288, Reservation_fails = 4773
L2_cache_bank[25]: Access = 214942, Miss = 39198, Miss_rate = 0.182, Pending_hits = 456, Reservation_fails = 8631
L2_cache_bank[26]: Access = 217599, Miss = 39092, Miss_rate = 0.180, Pending_hits = 318, Reservation_fails = 7794
L2_cache_bank[27]: Access = 225087, Miss = 39202, Miss_rate = 0.174, Pending_hits = 378, Reservation_fails = 2957
L2_cache_bank[28]: Access = 216338, Miss = 39066, Miss_rate = 0.181, Pending_hits = 278, Reservation_fails = 4494
L2_cache_bank[29]: Access = 222905, Miss = 39056, Miss_rate = 0.175, Pending_hits = 274, Reservation_fails = 3371
L2_cache_bank[30]: Access = 211248, Miss = 39106, Miss_rate = 0.185, Pending_hits = 346, Reservation_fails = 6272
L2_cache_bank[31]: Access = 217167, Miss = 39181, Miss_rate = 0.180, Pending_hits = 377, Reservation_fails = 6820
L2_cache_bank[32]: Access = 215116, Miss = 38927, Miss_rate = 0.181, Pending_hits = 249, Reservation_fails = 662
L2_cache_bank[33]: Access = 221794, Miss = 39006, Miss_rate = 0.176, Pending_hits = 332, Reservation_fails = 7944
L2_cache_bank[34]: Access = 214363, Miss = 38924, Miss_rate = 0.182, Pending_hits = 269, Reservation_fails = 6031
L2_cache_bank[35]: Access = 217336, Miss = 38985, Miss_rate = 0.179, Pending_hits = 342, Reservation_fails = 6475
L2_cache_bank[36]: Access = 214737, Miss = 39031, Miss_rate = 0.182, Pending_hits = 348, Reservation_fails = 1642
L2_cache_bank[37]: Access = 213066, Miss = 38869, Miss_rate = 0.182, Pending_hits = 320, Reservation_fails = 8530
L2_cache_bank[38]: Access = 216643, Miss = 39061, Miss_rate = 0.180, Pending_hits = 316, Reservation_fails = 3512
L2_cache_bank[39]: Access = 221772, Miss = 39044, Miss_rate = 0.176, Pending_hits = 324, Reservation_fails = 5653
L2_cache_bank[40]: Access = 229095, Miss = 39110, Miss_rate = 0.171, Pending_hits = 366, Reservation_fails = 5698
L2_cache_bank[41]: Access = 219603, Miss = 39003, Miss_rate = 0.178, Pending_hits = 288, Reservation_fails = 709
L2_cache_bank[42]: Access = 214274, Miss = 39161, Miss_rate = 0.183, Pending_hits = 275, Reservation_fails = 1404
L2_cache_bank[43]: Access = 219595, Miss = 39004, Miss_rate = 0.178, Pending_hits = 308, Reservation_fails = 4295
L2_cache_bank[44]: Access = 215599, Miss = 39073, Miss_rate = 0.181, Pending_hits = 291, Reservation_fails = 5164
L2_cache_bank[45]: Access = 224525, Miss = 39096, Miss_rate = 0.174, Pending_hits = 280, Reservation_fails = 3338
L2_cache_bank[46]: Access = 215393, Miss = 39066, Miss_rate = 0.181, Pending_hits = 275, Reservation_fails = 1144
L2_cache_bank[47]: Access = 213944, Miss = 38910, Miss_rate = 0.182, Pending_hits = 300, Reservation_fails = 4654
L2_total_cache_accesses = 10520039
L2_total_cache_misses = 1874508
L2_total_cache_miss_rate = 0.1782
L2_total_cache_pending_hits = 15258
L2_total_cache_reservation_fails = 220578
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8415548
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15164
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 486141
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 219672
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1226306
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 152
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 127
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 211817
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 40505
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 121518
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2756
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 88
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 779
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 27
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 10143159
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 373840
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2880
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 219672
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 127
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 779
L2_cache_data_port_util = 0.103
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=10520039
icnt_total_pkts_simt_to_mem=10517799
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.51498
	minimum = 5
	maximum = 734
Network latency average = 5.29836
	minimum = 5
	maximum = 734
Slowest packet = 17202831
Flit latency average = 5.29836
	minimum = 5
	maximum = 734
Slowest flit = 17202831
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.133642
	minimum = 0.116756 (at node 55)
	maximum = 0.160377 (at node 5)
Accepted packet rate average = 0.133642
	minimum = 0.116756 (at node 55)
	maximum = 0.160377 (at node 5)
Injected flit rate average = 0.133642
	minimum = 0.116756 (at node 55)
	maximum = 0.160377 (at node 5)
Accepted flit rate average= 0.133642
	minimum = 0.116756 (at node 55)
	maximum = 0.160377 (at node 5)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.61355 (10 samples)
	minimum = 5 (10 samples)
	maximum = 288.8 (10 samples)
Network latency average = 5.43379 (10 samples)
	minimum = 5 (10 samples)
	maximum = 284.6 (10 samples)
Flit latency average = 5.43379 (10 samples)
	minimum = 5 (10 samples)
	maximum = 284.6 (10 samples)
Fragmentation average = 0 (10 samples)
	minimum = 0 (10 samples)
	maximum = 0 (10 samples)
Injected packet rate average = 0.205342 (10 samples)
	minimum = 0.184688 (10 samples)
	maximum = 0.239273 (10 samples)
Accepted packet rate average = 0.205342 (10 samples)
	minimum = 0.184688 (10 samples)
	maximum = 0.239543 (10 samples)
Injected flit rate average = 0.205342 (10 samples)
	minimum = 0.184688 (10 samples)
	maximum = 0.239273 (10 samples)
Accepted flit rate average = 0.205342 (10 samples)
	minimum = 0.184688 (10 samples)
	maximum = 0.239543 (10 samples)
Injected packet size average = 1 (10 samples)
Accepted packet size average = 1 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 19 hrs, 49 min, 55 sec (71395 sec)
gpgpu_simulation_rate = 2197 (inst/sec)
gpgpu_simulation_rate = 24 (cycle/sec)
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc40b347c8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc40b347c0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc40b347b8..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc40b347b0..
GPGPU-Sim PTX: Setting up arguments for 8 bytes starting at 0x7ffc40b347a8..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc40b347a4..
GPGPU-Sim PTX: Setting up arguments for 4 bytes starting at 0x7ffc40b347e0..

GPGPU-Sim PTX: cudaLaunch for 0x0x401b10 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: PDOM analysis already done for _Z9pagerank2PiS_S_PfS0_ii 
GPGPU-Sim PTX: pushing kernel '_Z9pagerank2PiS_S_PfS0_ii' to stream 0, gridDim= (1169,1,1) blockDim = (256,1,1) 
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: CTA/core = 8, limited by: threads
GPGPU-Sim: Reconfigure L1 cache in Volta Archi to 128KB
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 28 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 30 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 32 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 35 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 36 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 39 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 40 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 42 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 44 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 46 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 49 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 50 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 52 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 54 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 57 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 58 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 61 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 62 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 64 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 66 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 69 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 70 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 73 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 74 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 76 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 78 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 29 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 31 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 33 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 34 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 37 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 38 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 41 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 43 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 45 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 47 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 48 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 51 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 53 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 55 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 56 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 59 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 60 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 63 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 65 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 67 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 68 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 71 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 72 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 75 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 77 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 79 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z9pagerank2PiS_S_PfS0_ii'
Destroy streams for kernel 11: size 0
kernel_name = _Z9pagerank2PiS_S_PfS0_ii 
kernel_launch_uid = 11 
gpu_sim_cycle = 8749
gpu_sim_insn = 7478645
gpu_ipc =     854.8000
gpu_tot_sim_cycle = 1749665
gpu_tot_sim_insn = 164338708
gpu_tot_ipc =      93.9258
gpu_tot_issued_cta = 12859
gpu_occupancy = 78.3001% 
gpu_tot_occupancy = 77.2548% 
max_total_param_size = 0
gpu_stall_dramfull = 228810
gpu_stall_icnt2sh    = 0
partiton_level_parallism =      12.8188
partiton_level_parallism_total  =       6.0754
partiton_level_parallism_util =      14.3582
partiton_level_parallism_util_total  =       7.7171
L2_BW  =     492.2433 GB/Sec
L2_BW_total  =     233.3453 GB/Sec
gpu_total_sim_rate=2286

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6611406
	L1I_total_cache_misses = 21002
	L1I_total_cache_miss_rate = 0.0032
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 126770
L1D_cache:
	L1D_cache_core[0]: Access = 327986, Miss = 53494, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 316818, Miss = 52677, Miss_rate = 0.166, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 318604, Miss = 52649, Miss_rate = 0.165, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 329529, Miss = 53674, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 328353, Miss = 53172, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 327556, Miss = 52449, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 315319, Miss = 50858, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 319536, Miss = 52379, Miss_rate = 0.164, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 314743, Miss = 51743, Miss_rate = 0.164, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 317716, Miss = 52658, Miss_rate = 0.166, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 318385, Miss = 52802, Miss_rate = 0.166, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 320546, Miss = 53741, Miss_rate = 0.168, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 320068, Miss = 53553, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 323325, Miss = 53969, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 318070, Miss = 53055, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 319838, Miss = 53224, Miss_rate = 0.166, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 321979, Miss = 52896, Miss_rate = 0.164, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 317622, Miss = 53018, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 315632, Miss = 51920, Miss_rate = 0.164, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 321372, Miss = 52849, Miss_rate = 0.164, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 317533, Miss = 53048, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 323078, Miss = 53605, Miss_rate = 0.166, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 320274, Miss = 52778, Miss_rate = 0.165, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 316301, Miss = 52102, Miss_rate = 0.165, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 322086, Miss = 53077, Miss_rate = 0.165, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 319081, Miss = 52959, Miss_rate = 0.166, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 316447, Miss = 52963, Miss_rate = 0.167, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 335816, Miss = 54550, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[28]: Access = 318129, Miss = 52212, Miss_rate = 0.164, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[29]: Access = 318139, Miss = 51230, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[30]: Access = 328327, Miss = 52738, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[31]: Access = 315753, Miss = 51145, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[32]: Access = 328388, Miss = 52754, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[33]: Access = 317868, Miss = 51753, Miss_rate = 0.163, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[34]: Access = 318505, Miss = 51183, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[35]: Access = 326602, Miss = 51737, Miss_rate = 0.158, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[36]: Access = 317820, Miss = 50848, Miss_rate = 0.160, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[37]: Access = 320451, Miss = 51815, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[38]: Access = 326632, Miss = 52931, Miss_rate = 0.162, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[39]: Access = 325456, Miss = 52481, Miss_rate = 0.161, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 12845683
	L1D_total_cache_misses = 2104689
	L1D_total_cache_miss_rate = 0.1638
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.025
	L1D_cache_fill_port_util = 0.004
L1C_cache:
	L1C_total_cache_accesses = 448896
	L1C_total_cache_misses = 5120
	L1C_total_cache_miss_rate = 0.0114
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 45712
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0
tlb_cache:
	TLB_total_cache_accesses = 0
	TLB_total_cache_misses = 0
	TLB_total_cache_pending_hits = 0
	TLB_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 10554074
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 975076
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 867925
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 443776
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 5120
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 45712
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 186920
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 261688
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6590404
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 21002
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 126770
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12397075
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 448896
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 448608
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 6611406

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 45712
	Total_core_cache_fail_stats_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 126770
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
3110, 3054, 4146, 3388, 3614, 3892, 3558, 3418, 2785, 3093, 3203, 2615, 3819, 3063, 3399, 2531, 2491, 3128, 2801, 2857, 3277, 3417, 2941, 3361, 2745, 2631, 2745, 2437, 2381, 2409, 3303, 2829, 2445, 2200, 2228, 2426, 2454, 2314, 2501, 2228, 1543, 1870, 1926, 1741, 1786, 1965, 2299, 2096, 1495, 1887, 1579, 1775, 1747, 1766, 1719, 1747, 1225, 1169, 1113, 1197, 1281, 1253, 1703, 1141, 
gpgpu_n_tot_thrd_icount = 405840960
gpgpu_n_tot_w_icount = 12682530
gpgpu_n_stall_shd_mem = 401441368
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 10180543
gpgpu_n_mem_write_global = 448608
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 80
gpgpu_n_load_insn  = 33816280
gpgpu_n_store_insn = 3588804
gpgpu_n_shmem_insn = 0
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 14364672
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 45712
gpgpu_stall_shd_mem[c_mem][resource_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:382297658	W0_Idle:14150464	W0_Scoreboard:21209432	W1:2516920	W2:1160670	W3:730510	W4:535950	W5:428715	W6:356625	W7:323575	W8:279140	W9:237775	W10:218310	W11:194800	W12:183525	W13:169480	W14:165875	W15:169625	W16:168880	W17:165190	W18:158870	W19:163665	W20:147505	W21:143135	W22:137085	W23:137920	W24:128735	W25:128835	W26:118760	W27:118820	W28:90475	W29:79025	W30:61520	W31:32520	W32:3030095
single_issue_nums: WS0:3157625	WS1:3174185	WS2:3160495	WS3:3190225	
dual_issue_nums: WS0:0	WS1:0	WS2:0	WS3:0	
traffic_breakdown_coretomem[CONST_ACC_R] = 640 {8:80,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 14352064 {8:1794008,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 17944320 {40:448608,}
traffic_breakdown_coretomem[GLOBAL_ATOMIC] = 335461400 {40:8386535,}
traffic_breakdown_coretomem[INST_ACC_R] = 5760 {8:720,}
traffic_breakdown_memtocore[CONST_ACC_R] = 6400 {40:160,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 71760320 {40:1794008,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3588864 {8:448608,}
traffic_breakdown_memtocore[GLOBAL_ATOMIC] = 335461400 {40:8386535,}
traffic_breakdown_memtocore[INST_ACC_R] = 115200 {40:2880,}
maxmflatency = 3491 
max_icnt2mem_latency = 2169 
maxmrqlatency = 1607 
max_icnt2sh_latency = 110 
averagemflatency = 176 
avg_icnt2mem_latency = 11 
avg_mrq_latency = 38 
avg_icnt2sh_latency = 7 
mrq_lat_table:688373 	391916 	25892 	36512 	246082 	167728 	84430 	76397 	65414 	14659 	476 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8845566 	1606294 	116925 	56606 	3920 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	5747591 	4423713 	366324 	29173 	11782 	16669 	17235 	14088 	3319 	57 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	9704449 	886936 	30966 	6314 	646 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	3387 	79 	19 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        64        64        40        61        23        32        23        21        33        29 
dram[1]:        64        64        64        64        64        64        64        60        64        56        33        21        26        24        33        58 
dram[2]:        64        64        64        64        64        64        61        48        25        56        22        23        40        32        35        39 
dram[3]:        64        64        64        64        64        64        60        60        52        36        20        23        24        23        35        23 
dram[4]:        64        64        64        64        64        64        64        60        55        24        16        22        34        27        39        32 
dram[5]:        64        64        64        64        64        64        64        60        49        40        25        30        25        20        29        25 
dram[6]:        64        64        64        64        64        64        56        53        30        25        19        19        40        36        32        31 
dram[7]:        64        64        64        64        64        64        56        64        37        32        36        18        25        24        29        26 
dram[8]:        64        64        64        64        64        64        64        61        48        30        23        26        32        33        56        53 
dram[9]:        64        64        64        64        64        64        64        64        52        48        39        33        24        28        33        32 
dram[10]:        64        64        64        64        64        64        61        46        56        47        37        32        48        47        37        36 
dram[11]:        64        64        64        64        64        64        64        56        48        28        20        23        24        20        45        27 
dram[12]:        64        64        64        64        64        64        63        58        38        39        24        20        19        22        44        30 
dram[13]:        64        64        64        64        64        64        64        64        52        38        32        30        21        29        55        35 
dram[14]:        64        64        64        64        64        64        61        61        28        37        23        20        40        40        24        25 
dram[15]:        64        64        64        64        64        64        64        52        40        32        24        22        20        33        37        31 
dram[16]:        64        64        64        64        64        64        64        64        40        53        20        21        23        24        42        40 
dram[17]:        64        64        64        64        64        64        64        61        56        51        28        40        28        22        34        20 
dram[18]:        64        64        64        64        64        64        61        53        38        34        34        28        40        36        36        47 
dram[19]:        64        64        64        64        64        64        60        60        40        37        26        22        19        41        38        30 
dram[20]:        64        64        64        64        64        64        64        60        36        44        34        26        46        20        29        28 
dram[21]:        64        64        64        64        64        64        64        64        36        60        30        23        28        24        34        56 
dram[22]:        64        64        64        64        64        64        53        50        44        32        26        35        43        40        30        25 
dram[23]:        64        64        64        64        64        64        64        58        40        27        32        22        30        19        38        38 
maximum service time to same row:
dram[0]:     17105      9960     21152     21407     11859     26204     11172     13869      9800     14094     10004     10338     32547     16315     11665     62528 
dram[1]:     11459     14435     16846      7998     10361     11002      6547      7557     13014     14352     15881     10619      6012      6908     13966     18103 
dram[2]:     14431     14818     22385      7098     19639     25302      8658     10123      8201      7949     10034     18190      8620     15828     14795     11937 
dram[3]:      9607     17941      6942     18360      8892     15494      9180     10012      8461     11807      7113     10629      8255     10654      9784     12100 
dram[4]:     10964     16586      7819      9111     14276     13010      6980     10008     11016     15108     11323     23633      8792     12239     15768     19841 
dram[5]:     11736     12538     10197     12234      9053      6454     10739     10231      8684     11208     10740     12870      7341     13006     11681     11777 
dram[6]:      6427     15887      6668     10799     12011     12459      5692     13296     11752      8641      8002      5353     15272     31173     15072     13002 
dram[7]:     16421     14855     11337      7896     11909     20774     10900      9106     43074     12155      7604      8900      6922      6888     14523      8770 
dram[8]:     12006     36698      7522      7435     15857     23138     15058     14020      9189     27392      9065      8503     23060     11981     15086     14580 
dram[9]:     17641     22316      4953     14024      9180      9473      5715     10748     12033     12250      9703      6604      7584      9956     15130     12953 
dram[10]:     12029     91102      7441     28526      9234      9026      8159      9354     11731     11156     16409      7809      8228     13351      9870     13418 
dram[11]:     10642     86942     10573     14817      9624     15053      9227     10921     10080      8615     10180      6668     46119      8304     14694      9909 
dram[12]:     14329     15419      7910     13892     18582      9368     10133      7069     13130     10187     11400      7351      8501     17616     15493     12598 
dram[13]:     10052     26565     14772      7787      9895      9998      7872     10646      8455     17984      8535      7285     10402     13131     16521     14153 
dram[14]:     14407     16582     10876     15762      8653      8332      9674     10247     11879     10456      7066      5354     10171     17925     12325     13813 
dram[15]:     16565     14262      6539      9806      7434     10303     12116     11756      9162      7073      8296      9598      9708     23577     15494      8376 
dram[16]:     41296     10585      8310      8102     13061      8404      9508      8633      9414      8864     11187     13912     27448     12408     13760     19570 
dram[17]:     18799     14066     13184      5973     12339      9500      7964      9376      7319     10548     13037     10320     11177      8037     32252      8269 
dram[18]:     53957     38284      6913     14545      9103      7247      7994      7335     11179     13390     15406      9060      9305     29859     10296     37148 
dram[19]:     14260     15965     28265      8277     18257     12589     11089     12239     12120     26021     15482     14317      7543     15092     17833     12925 
dram[20]:     34241      9154      6391     12408      6654     10018      8813     18108     48290     11208      9643      5119     23566     10891     12580      5414 
dram[21]:     12493     11766     29753     31676     10152     10127     11049      7866     10211     11655     12594      9734      8419      6703     13339     17909 
dram[22]:     30491      9969      8960     19560     12593     13302      8833     12836     11153      6942     12353     15782     35232     10569     10522     12267 
dram[23]:     10542     19987     10790     20708     14916      8918      8556      9440      8421     10488     10730     10185      8331      5048     29352     14465 
average row accesses per activate:
dram[0]:  2.298323  2.292074  2.284895  2.406848  2.344045  2.468986  2.318225  2.269249  2.095216  1.957522  2.002698  2.060302  2.131140  1.990426  2.133680  2.238095 
dram[1]:  2.337475  2.239364  2.275321  2.266255  2.348235  2.424903  2.234014  2.206818  2.198610  2.051948  1.999100  2.047858  2.209138  1.988588  2.190821  2.245405 
dram[2]:  2.194872  2.245186  2.204724  2.229576  2.267980  2.357414  2.182786  2.136926  2.007679  1.907455  1.965152  2.051598  2.164651  1.920332  2.041423  2.149666 
dram[3]:  2.275265  2.225420  2.125561  2.224537  2.281222  2.346553  2.132983  2.202703  2.132048  2.088110  1.978533  2.041345  2.121101  1.933361  2.066362  2.132739 
dram[4]:  2.228786  2.273608  2.384156  2.310295  2.462687  2.399710  2.227355  2.215909  2.101566  2.086118  1.953193  2.025362  2.264805  1.954584  2.159069  2.196420 
dram[5]:  2.277208  2.304842  2.198256  2.236842  2.290234  2.452136  2.314204  2.240129  2.056665  2.116179  2.056345  2.109462  2.072967  2.148624  2.123062  2.077277 
dram[6]:  2.248227  2.293916  2.240801  2.330570  2.315202  2.322596  2.170633  2.051184  2.013544  2.108654  1.950478  2.081547  2.172799  2.100581  2.173077  1.993838 
dram[7]:  2.218359  2.271456  2.174589  2.183258  2.243304  2.371795  2.266791  2.206069  2.210317  2.182176  2.049954  2.042331  2.156134  2.130274  2.186654  2.317035 
dram[8]:  2.351324  2.268116  2.223256  2.320994  2.405706  2.308229  2.479431  2.134387  2.085016  2.159575  1.986607  2.019590  2.167134  2.009044  2.161368  2.231225 
dram[9]:  2.166206  2.266444  2.161621  2.427789  2.352802  2.357075  2.212080  2.146309  2.177538  2.108468  2.065157  2.155312  2.070075  2.166897  2.252611  2.153629 
dram[10]:  2.225306  2.507215  2.166440  2.379580  2.319010  2.350607  2.054191  2.241348  2.091981  1.955546  2.008977  2.151257  2.268175  2.175058  2.088479  2.213625 
dram[11]:  2.263438  2.206007  2.171053  2.346909  2.267784  2.278771  2.108808  2.302182  2.102955  2.026667  1.979167  1.905903  1.989275  1.908674  2.209246  2.111475 
dram[12]:  2.432008  2.335300  2.260560  2.294478  2.400582  2.332081  2.212260  2.289658  1.905725  2.134486  2.049383  1.975930  2.155462  2.216357  2.190291  2.144687 
dram[13]:  2.280996  2.285300  2.260105  2.273365  2.335996  2.248307  2.322612  2.258469  2.179676  2.252388  2.029824  2.154976  2.021075  2.099332  2.183486  2.062586 
dram[14]:  2.410440  2.133121  2.138331  2.247907  2.414093  2.348521  2.323828  2.329654  1.932491  1.987892  1.880722  2.023277  2.273689  2.085550  2.029610  2.068646 
dram[15]:  2.316231  2.264957  2.381553  2.370842  2.414622  2.470501  2.374756  2.212163  1.993674  1.915371  2.098922  1.979664  1.978587  2.140560  2.207164  2.033363 
dram[16]:  2.361319  2.151696  2.367367  2.384958  2.354196  2.195392  2.361125  2.324675  2.039908  2.011738  2.027260  1.982743  2.046965  2.057092  2.250373  2.205305 
dram[17]:  2.253689  2.217573  2.305475  2.300821  2.402248  2.270711  2.265297  2.301778  1.972889  2.002699  2.089972  2.064738  2.073712  2.191678  2.144550  2.064263 
dram[18]:  2.159614  2.228858  2.364532  2.290648  2.217795  2.333489  2.332534  2.095300  2.013134  2.140640  1.987622  2.036265  2.019388  2.148029  2.005317  2.061927 
dram[19]:  2.235772  2.282039  2.400497  2.446169  2.356739  2.277677  2.363857  2.251531  2.118693  2.019143  2.138293  2.083216  1.906881  2.128676  2.130924  2.067593 
dram[20]:  2.248577  2.277992  2.433809  2.266221  2.421535  2.366177  2.420844  2.057496  2.182975  2.085486  2.104990  1.986667  2.204072  2.099458  2.284418  2.097607 
dram[21]:  2.201696  2.299129  2.426620  2.257912  2.445041  2.399135  2.331274  2.205586  2.015075  2.172111  2.046679  1.999104  2.131423  2.264323  2.174535  2.137349 
dram[22]:  2.227464  2.176118  2.279943  2.394541  2.484305  2.284801  2.267573  2.273496  1.979546  2.000000  2.106124  2.016942  2.181438  2.255992  2.060164  2.032594 
dram[23]:  2.243036  2.217432  2.278171  2.227586  2.355566  2.285453  2.153507  2.301959  2.024290  2.077358  2.082446  1.956999  2.103782  1.970550  2.214390  1.978836 
average row locality = 1797879/824055 = 2.181746
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[12]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[13]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[14]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[15]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[16]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[17]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[18]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[19]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[20]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[21]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[22]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[23]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:      4499      4516      4592      4592      4736      4684      4640      4596      4184      4184      4214      4270      4360      4337      4318      4350 
dram[1]:      4532      4601      4596      4589      4759      4772      4656      4591      4188      4184      4204      4253      4450      4465      4332      4320 
dram[2]:      4536      4592      4579      4676      4729      4736      4651      4575      4205      4212      4215      4256      4414      4393      4332      4312 
dram[3]:      4552      4480      4560      4612      4772      4744      4613      4620      4184      4168      4184      4254      4384      4344      4316      4341 
dram[4]:      4572      4524      4596      4594      4728      4740      4647      4605      4188      4193      4225      4232      4464      4365      4341      4337 
dram[5]:      4501      4501      4600      4644      4765      4764      4584      4609      4188      4168      4249      4308      4474      4445      4320      4316 
dram[6]:      4572      4508      4617      4592      4752      4748      4580      4584      4220      4153      4250      4228      4429      4456      4321      4329 
dram[7]:      4596      4537      4684      4628      4788      4764      4600      4604      4216      4192      4192      4247      4400      4355      4322      4302 
dram[8]:      4533      4524      4592      4581      4748      4740      4616      4592      4199      4226      4210      4192      4407      4425      4292      4316 
dram[9]:      4532      4572      4652      4668      4732      4766      4612      4616      4200      4192      4232      4286      4457      4461      4325      4360 
dram[10]:      4554      4521      4589      4666      4741      4796      4596      4590      4196      4199      4236      4297      4471      4467      4330      4342 
dram[11]:      4506      4530      4596      4595      4772      4744      4624      4590      4172      4168      4225      4216      4397      4337      4336      4308 
dram[12]:      4489      4568      4578      4657      4729      4741      4581      4622      4187      4203      4242      4275      4377      4423      4313      4321 
dram[13]:      4580      4549      4571      4660      4745      4752      4584      4601      4200      4240      4252      4307      4459      4473      4321      4316 
dram[14]:      4536      4524      4602      4636      4770      4768      4560      4589      4197      4193      4239      4280      4487      4465      4323      4273 
dram[15]:      4524      4584      4693      4645      4784      4788      4613      4576      4176      4196      4237      4240      4378      4420      4353      4312 
dram[16]:      4549      4524      4552      4624      4741      4732      4612      4573      4207      4216      4222      4242      4380      4371      4328      4296 
dram[17]:      4557      4584      4608      4580      4700      4781      4591      4531      4196      4212      4224      4257      4430      4448      4326      4276 
dram[18]:      4524      4500      4608      4589      4776      4765      4601      4548      4205      4176      4256      4252      4447      4447      4326      4300 
dram[19]:      4508      4530      4628      4676      4769      4784      4609      4520      4169      4190      4244      4216      4388      4392      4338      4276 
dram[20]:      4561      4544      4592      4568      4780      4764      4608      4561      4222      4200      4231      4230      4415      4404      4329      4280 
dram[21]:      4505      4568      4604      4592      4772      4764      4636      4549      4171      4216      4320      4226      4448      4465      4353      4252 
dram[22]:      4584      4544      4606      4629      4757      4773      4580      4569      4212      4191      4265      4284      4461      4466      4320      4296 
dram[23]:      4504      4512      4633      4644      4779      4765      4616      4552      4177      4164      4256      4220      4325      4314      4348      4295 
total dram reads = 1712496
bank skew: 4796/4153 = 1.15
chip skew: 71663/71072 = 1.01
number of total write accesses:
dram[0]:       162       169       188       188       224       212       270       267       239       240       240       240       239       237       199       209 
dram[1]:       171       189       189       186       231       233       270       264       240       240       238       240       240       240       203       200 
dram[2]:       172       188       181       209       222       224       269       263       240       240       240       237       240       235       202       198 
dram[3]:       176       160       180       193       233       226       263       270       240       240       240       239       240       240       199       206 
dram[4]:       182       171       189       186       222       225       271       270       240       240       240       240       240       240       206       203 
dram[5]:       165       164       190       201       230       231       255       270       240       240       240       240       242       239       200       200 
dram[6]:       183       167       194       188       228       227       254       265       240       233       240       239       236       243       199       201 
dram[7]:       189       174       211       197       237       231       260       267       240       240       240       240       240       240       200       200 
dram[8]:       172       171       188       184       227       225       266       268       240       240       240       241       235       240       195       200 
dram[9]:       173       183       203       207       223       231       259       269       240       240       237       238       240       239       205       210 
dram[10]:       177       170       188       205       224       239       256       267       239       244       240       240       240       242       202       207 
dram[11]:       168       171       189       188       233       226       260       263       240       240       240       240       240       240       204       200 
dram[12]:       161       182       185       205       221       224       255       271       240       241       240       240       240       238       199       200 
dram[13]:       185       177       182       205       226       228       254       266       240       240       240       240       240       240       201       199 
dram[14]:       174       171       190       197       232       232       248       266       240       240       239       240       240       240       201       187 
dram[15]:       171       186       213       201       236       237       260       262       236       240       240       238       242       240       207       198 
dram[16]:       176       171       178       196       224       223       259       260       240       240       240       239       240       241       202       194 
dram[17]:       178       186       192       185       215       235       259       259       243       240       236       240       240       240       199       189 
dram[18]:       171       165       192       187       234       231       260       267       240       238       240       240       240       240       200       195 
dram[19]:       167       171       197       209       232       236       270       260       240       240       240       240       240       240       203       190 
dram[20]:       179       176       188       182       235       231       270       270       240       240       240       240       240       240       201       190 
dram[21]:       167       182       191       188       233       231       269       268       240       239       240       238       239       238       207       183 
dram[22]:       185       176       191       196       229       233       259       269       240       239       240       240       240       240       200       194 
dram[23]:       166       169       199       201       236       231       266       266       240       240       240       240       236       236       207       193 
total dram writes = 85383
bank skew: 271/160 = 1.69
chip skew: 3607/3523 = 1.02
average mf latency per bank:
dram[0]:       1397      1464      1164      1256      1078      1082       903       933       854       764       764       741       709       731      1255      1186
dram[1]:       1690      1508      1352      1212      1044       983       886       914       885       788       801       759       744       692      1280      1247
dram[2]:       1376      1516      1166      1198       945      1133       914       912       861       855       748       777       670       690      1165      1157
dram[3]:       1511      1492      1347      1145      1021      1043       823       892       774       774       695       720       679       701      1450      1122
dram[4]:       1449      1448      1337      1339      1025      1057       962       879       816       819       799       804       731       702      1385      1320
dram[5]:       1691      1461      1190      1257       937      1060       935       906       745       763       732       747       669       696      1110      1312
dram[6]:       1402      1580      1329      1209      1095      1037       846       840       879       789       687       720       672       674      1377      1185
dram[7]:       1464      1518      1294      1295      1031       985      1026       848       801       779       707       716       656       679      1772      1177
dram[8]:       1659      1582      1203      1187      1072      1040       881       940       852       874       782       726       723       695      1459      1317
dram[9]:       1717      1486      1245      1413      1108      1026       920       991       885       825       817       794       736       709      1377      1691
dram[10]:       1272      1741      1158      1487      1169      1052       885       933       794       886       719       800       673       751      1139      1713
dram[11]:       1467      1508      1230      1232      1037      1053       889       864       798       795       773       709       677       635      1202      1245
dram[12]:       1423      1673      1264      1255      1077      1076       889       954       800       877       739       829       725       776      1532      1474
dram[13]:       1519      1578      1295      1157      1084      1152       885       889       792       761       777       747       688       715      1333      1493
dram[14]:       1476      1448      1108      1228      1004       996       848       884       809       857       727       781       687       694      1386      1512
dram[15]:       1428      1433      1220      1359       980      1037       928       891       847       839       748       764       716       697      1327      1270
dram[16]:       1491      1474      1181      1300       981      1071       890       876       833       857       742       728       675       717      1264      1635
dram[17]:       1466      1454      1211      1143      1039      1092       894       891       795       845       739       742       677       671      1253      1324
dram[18]:       1435      1541      1215      1172      1042      1077       888       808       797       858       723       729       657       716      1149      1279
dram[19]:       1424      1647      1181      1243      1034      1112       973       886       876       838       737       786       674       696      1222      1350
dram[20]:       1767      1600      1284      1279      1132      1017       964       884       842       839       842       750       763       688      1520      1229
dram[21]:       1351      1517      1162      1304      1124      1093       906       922       815       835       741       784       674       783      1326      1547
dram[22]:       1457      1577      1236      1455      1012       996       918       855       820       761       748       732       689       679      1255      1308
dram[23]:       1345      1484      1245      1254      1146      1019       873       894       780       821       711       712       655       650      1159      1224
maximum mf latency per bank:
dram[0]:       1476      1817      1557      1714      1850      1828      2094      1787      1683      1718      1532      1692      1594      1982      1677      2134
dram[1]:       2036      1793      2401      2097      2184      1967      2491      2304      2231      2199      2062      1986      2552      1802      2153      1890
dram[2]:       1404      1432      1635      1623      1631      1697      1400      1511      1260      1300      1646      1481      2012      1731      1585      2024
dram[3]:       1705      1653      1709      1599      1707      1573      1726      1775      1775      1760      2261      1755      1895      1936      1911      1872
dram[4]:       2158      1936      2283      2046      2223      2338      2320      2738      2177      2094      2188      2095      2538      2346      2664      2069
dram[5]:       1352      2470      1462      2147      1550      2209      1468      2265      1246      2217      1543      2211      1545      2366      1442      2352
dram[6]:       1588      1733      1547      1853      1543      2598      1644      1903      1536      1851      1602      1784      1985      2043      2105      1900
dram[7]:       1469      2342      1408      2320      1938      2797      1289      2451      1593      2479      1450      2652      1683      2489      1723      2767
dram[8]:       2078      1689      2132      1743      2523      1893      2629      1944      2003      1701      2239      2107      2320      1783      2366      1791
dram[9]:       2275      2199      2656      2085      2657      2183      2473      2474      2270      2141      2503      2502      2429      2289      2803      2515
dram[10]:       1199      2564      1144      2580      1371      2817      1539      2845      1377      2641      1326      2806      1703      2731      1394      2768
dram[11]:       1667      1990      1493      1967      1996      2510      1788      2205      1410      2392      1981      2377      1744      2269      1981      2132
dram[12]:       2138      3073      1877      2997      2326      2962      2104      3491      2124      2930      2102      3219      2007      3267      1982      3363
dram[13]:       1855      1982      1934      2134      1838      1945      1767      2187      1724      1897      2007      2396      2076      2162      1735      2288
dram[14]:       1528      1921      1807      1966      1599      2157      1619      2130      1580      2116      1876      2155      1774      2452      1915      1940
dram[15]:       2124      2600      2336      2504      2229      2376      2112      2660      2072      2181      2161      2672      2304      2562      2601      2582
dram[16]:       1680      2257      1921      2229      1958      2430      1707      2542      1607      2155      2300      2477      1679      2625      1931      2143
dram[17]:       2075      1553      2258      1784      1924      1826      2110      1774      1938      1660      1913      1526      2311      1762      2068      1746
dram[18]:       1481      2142      1409      1909      1568      1941      2029      2477      1804      1916      1797      1951      1713      2008      1713      2016
dram[19]:       1705      2064      1809      2162      1878      2081      1860      2107      1715      2455      1701      2031      1824      2317      2007      2153
dram[20]:       2644      1779      2620      1529      2841      1807      2691      1931      2648      1652      2904      1700      2899      1807      2844      1722
dram[21]:       1980      2243      1740      2133      2089      2233      1986      2804      1670      2287      1790      2255      1855      2680      1769      2356
dram[22]:       1804      2076      1840      2091      1878      1805      2046      1780      1984      2065      1774      2126      2224      2553      1949      1986
dram[23]:       1592      2097      1675      2093      2025      1981      1881      2147      1696      2233      2034      2114      2096      2117      1865      2090

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1239344 n_nop=1096804 n_act=33905 n_pre=33889 n_ref_event=0 n_req=74595 n_rd=71072 n_rd_L2_A=0 n_write=0 n_wr_bk=14080 bw_util=0.06871
n_activity=753273 dram_eff=0.113
bk0: 4499a 1171684i bk1: 4516a 1171393i bk2: 4592a 1168113i bk3: 4592a 1170370i bk4: 4736a 1166658i bk5: 4684a 1169225i bk6: 4640a 1164524i bk7: 4596a 1164914i bk8: 4184a 1166384i bk9: 4184a 1163109i bk10: 4214a 1164982i bk11: 4270a 1164587i bk12: 4360a 1163654i bk13: 4337a 1160476i bk14: 4318a 1168257i bk15: 4350a 1168519i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.545492
Row_Buffer_Locality_read = 0.554241
Row_Buffer_Locality_write = 0.369004
Bank_Level_Parallism = 2.286863
Bank_Level_Parallism_Col = 1.982383
Bank_Level_Parallism_Ready = 1.656168
write_to_read_ratio_blp_rw_average = 0.079949
GrpLevelPara = 1.448403 

BW Util details:
bwutil = 0.068707 
total_CMD = 1239344 
util_bw = 85152 
Wasted_Col = 279116 
Wasted_Row = 176757 
Idle = 698319 

BW Util Bottlenecks: 
RCDc_limit = 321944 
RCDWRc_limit = 10844 
WTRc_limit = 22075 
RTWc_limit = 56655 
CCDLc_limit = 30792 
rwq = 0 
CCDLc_limit_alone = 24245 
WTRc_limit_alone = 19569 
RTWc_limit_alone = 52614 

Commands details: 
total_CMD = 1239344 
n_nop = 1096804 
Read = 71072 
Write = 0 
L2_Alloc = 0 
L2_WB = 14080 
n_act = 33905 
n_pre = 33889 
n_ref = 0 
n_req = 74595 
total_req = 85152 

Dual Bus Interface Util: 
issued_total_row = 67794 
issued_total_col = 85152 
Row_Bus_Util =  0.054702 
CoL_Bus_Util = 0.068707 
Either_Row_CoL_Bus_Util = 0.115012 
Issued_on_Two_Bus_Simul_Util = 0.008396 
issued_two_Eff = 0.073004 
queue_avg = 1.589286 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.58929
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1239344 n_nop=1095819 n_act=34113 n_pre=34097 n_ref_event=0 n_req=75066 n_rd=71492 n_rd_L2_A=0 n_write=0 n_wr_bk=14290 bw_util=0.06922
n_activity=755152 dram_eff=0.1136
bk0: 4532a 1171854i bk1: 4601a 1166575i bk2: 4596a 1167135i bk3: 4589a 1167381i bk4: 4759a 1165654i bk5: 4772a 1166070i bk6: 4656a 1163348i bk7: 4591a 1161917i bk8: 4188a 1169177i bk9: 4184a 1165763i bk10: 4204a 1163951i bk11: 4253a 1164202i bk12: 4450a 1166283i bk13: 4465a 1160357i bk14: 4332a 1169090i bk15: 4320a 1170459i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.545560
Row_Buffer_Locality_read = 0.552761
Row_Buffer_Locality_write = 0.401511
Bank_Level_Parallism = 2.293111
Bank_Level_Parallism_Col = 1.988685
Bank_Level_Parallism_Ready = 1.679688
write_to_read_ratio_blp_rw_average = 0.078672
GrpLevelPara = 1.450768 

BW Util details:
bwutil = 0.069216 
total_CMD = 1239344 
util_bw = 85782 
Wasted_Col = 280538 
Wasted_Row = 176765 
Idle = 696259 

BW Util Bottlenecks: 
RCDc_limit = 325366 
RCDWRc_limit = 10081 
WTRc_limit = 21991 
RTWc_limit = 55079 
CCDLc_limit = 30821 
rwq = 0 
CCDLc_limit_alone = 24458 
WTRc_limit_alone = 19543 
RTWc_limit_alone = 51164 

Commands details: 
total_CMD = 1239344 
n_nop = 1095819 
Read = 71492 
Write = 0 
L2_Alloc = 0 
L2_WB = 14290 
n_act = 34113 
n_pre = 34097 
n_ref = 0 
n_req = 75066 
total_req = 85782 

Dual Bus Interface Util: 
issued_total_row = 68210 
issued_total_col = 85782 
Row_Bus_Util =  0.055037 
CoL_Bus_Util = 0.069216 
Either_Row_CoL_Bus_Util = 0.115807 
Issued_on_Two_Bus_Simul_Util = 0.008446 
issued_two_Eff = 0.072928 
queue_avg = 1.631992 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.63199
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1239344 n_nop=1093556 n_act=35313 n_pre=35297 n_ref_event=0 n_req=74973 n_rd=71413 n_rd_L2_A=0 n_write=0 n_wr_bk=14238 bw_util=0.06911
n_activity=760918 dram_eff=0.1126
bk0: 4536a 1167948i bk1: 4592a 1167115i bk2: 4579a 1166692i bk3: 4676a 1163083i bk4: 4729a 1165752i bk5: 4736a 1166397i bk6: 4651a 1163750i bk7: 4575a 1163231i bk8: 4205a 1163897i bk9: 4212a 1161990i bk10: 4215a 1163765i bk11: 4256a 1165942i bk12: 4414a 1165770i bk13: 4393a 1160364i bk14: 4332a 1166527i bk15: 4312a 1168919i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.528990
Row_Buffer_Locality_read = 0.538781
Row_Buffer_Locality_write = 0.332584
Bank_Level_Parallism = 2.281587
Bank_Level_Parallism_Col = 1.941605
Bank_Level_Parallism_Ready = 1.602071
write_to_read_ratio_blp_rw_average = 0.081847
GrpLevelPara = 1.450598 

BW Util details:
bwutil = 0.069110 
total_CMD = 1239344 
util_bw = 85651 
Wasted_Col = 288946 
Wasted_Row = 179112 
Idle = 685635 

BW Util Bottlenecks: 
RCDc_limit = 336590 
RCDWRc_limit = 11838 
WTRc_limit = 22349 
RTWc_limit = 59493 
CCDLc_limit = 32143 
rwq = 0 
CCDLc_limit_alone = 25370 
WTRc_limit_alone = 19739 
RTWc_limit_alone = 55330 

Commands details: 
total_CMD = 1239344 
n_nop = 1093556 
Read = 71413 
Write = 0 
L2_Alloc = 0 
L2_WB = 14238 
n_act = 35313 
n_pre = 35297 
n_ref = 0 
n_req = 74973 
total_req = 85651 

Dual Bus Interface Util: 
issued_total_row = 70610 
issued_total_col = 85651 
Row_Bus_Util =  0.056974 
CoL_Bus_Util = 0.069110 
Either_Row_CoL_Bus_Util = 0.117633 
Issued_on_Two_Bus_Simul_Util = 0.008450 
issued_two_Eff = 0.071837 
queue_avg = 1.474397 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.4744
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1239344 n_nop=1094734 n_act=34862 n_pre=34846 n_ref_event=0 n_req=74673 n_rd=71128 n_rd_L2_A=0 n_write=0 n_wr_bk=14174 bw_util=0.06883
n_activity=755423 dram_eff=0.1129
bk0: 4552a 1170361i bk1: 4480a 1170396i bk2: 4560a 1164918i bk3: 4612a 1166539i bk4: 4772a 1164672i bk5: 4744a 1165870i bk6: 4613a 1162850i bk7: 4620a 1161039i bk8: 4184a 1167823i bk9: 4168a 1166792i bk10: 4184a 1164499i bk11: 4254a 1163963i bk12: 4384a 1165380i bk13: 4344a 1160482i bk14: 4316a 1166484i bk15: 4341a 1166116i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.533138
Row_Buffer_Locality_read = 0.543007
Row_Buffer_Locality_write = 0.335120
Bank_Level_Parallism = 2.281280
Bank_Level_Parallism_Col = 1.954101
Bank_Level_Parallism_Ready = 1.627289
write_to_read_ratio_blp_rw_average = 0.085679
GrpLevelPara = 1.446173 

BW Util details:
bwutil = 0.068828 
total_CMD = 1239344 
util_bw = 85302 
Wasted_Col = 287259 
Wasted_Row = 178004 
Idle = 688779 

BW Util Bottlenecks: 
RCDc_limit = 332534 
RCDWRc_limit = 11684 
WTRc_limit = 22829 
RTWc_limit = 61348 
CCDLc_limit = 31835 
rwq = 0 
CCDLc_limit_alone = 24752 
WTRc_limit_alone = 20000 
RTWc_limit_alone = 57094 

Commands details: 
total_CMD = 1239344 
n_nop = 1094734 
Read = 71128 
Write = 0 
L2_Alloc = 0 
L2_WB = 14174 
n_act = 34862 
n_pre = 34846 
n_ref = 0 
n_req = 74673 
total_req = 85302 

Dual Bus Interface Util: 
issued_total_row = 69708 
issued_total_col = 85302 
Row_Bus_Util =  0.056246 
CoL_Bus_Util = 0.068828 
Either_Row_CoL_Bus_Util = 0.116683 
Issued_on_Two_Bus_Simul_Util = 0.008392 
issued_two_Eff = 0.071918 
queue_avg = 1.474871 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.47487
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1239344 n_nop=1096360 n_act=34093 n_pre=34077 n_ref_event=0 n_req=74916 n_rd=71351 n_rd_L2_A=0 n_write=0 n_wr_bk=14248 bw_util=0.06907
n_activity=748761 dram_eff=0.1143
bk0: 4572a 1168195i bk1: 4524a 1169881i bk2: 4596a 1167813i bk3: 4594a 1167978i bk4: 4728a 1169376i bk5: 4740a 1165037i bk6: 4647a 1162224i bk7: 4605a 1162595i bk8: 4188a 1167147i bk9: 4193a 1165818i bk10: 4225a 1161278i bk11: 4232a 1162659i bk12: 4464a 1165555i bk13: 4365a 1161406i bk14: 4341a 1167679i bk15: 4337a 1167431i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.544917
Row_Buffer_Locality_read = 0.554961
Row_Buffer_Locality_write = 0.343899
Bank_Level_Parallism = 2.317043
Bank_Level_Parallism_Col = 2.009263
Bank_Level_Parallism_Ready = 1.646036
write_to_read_ratio_blp_rw_average = 0.082197
GrpLevelPara = 1.459546 

BW Util details:
bwutil = 0.069068 
total_CMD = 1239344 
util_bw = 85599 
Wasted_Col = 278667 
Wasted_Row = 176228 
Idle = 698850 

BW Util Bottlenecks: 
RCDc_limit = 322839 
RCDWRc_limit = 10808 
WTRc_limit = 22386 
RTWc_limit = 60859 
CCDLc_limit = 31784 
rwq = 0 
CCDLc_limit_alone = 24766 
WTRc_limit_alone = 19756 
RTWc_limit_alone = 56471 

Commands details: 
total_CMD = 1239344 
n_nop = 1096360 
Read = 71351 
Write = 0 
L2_Alloc = 0 
L2_WB = 14248 
n_act = 34093 
n_pre = 34077 
n_ref = 0 
n_req = 74916 
total_req = 85599 

Dual Bus Interface Util: 
issued_total_row = 68170 
issued_total_col = 85599 
Row_Bus_Util =  0.055005 
CoL_Bus_Util = 0.069068 
Either_Row_CoL_Bus_Util = 0.115371 
Issued_on_Two_Bus_Simul_Util = 0.008702 
issued_two_Eff = 0.075428 
queue_avg = 1.761755 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.76175
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1239344 n_nop=1095740 n_act=34238 n_pre=34222 n_ref_event=0 n_req=74983 n_rd=71436 n_rd_L2_A=0 n_write=0 n_wr_bk=14179 bw_util=0.06908
n_activity=752283 dram_eff=0.1138
bk0: 4501a 1171675i bk1: 4501a 1171590i bk2: 4600a 1164164i bk3: 4644a 1165353i bk4: 4765a 1164597i bk5: 4764a 1168904i bk6: 4584a 1167034i bk7: 4609a 1164283i bk8: 4188a 1167164i bk9: 4168a 1169280i bk10: 4249a 1164317i bk11: 4308a 1165453i bk12: 4474a 1162345i bk13: 4445a 1166135i bk14: 4320a 1169494i bk15: 4316a 1166034i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.543390
Row_Buffer_Locality_read = 0.553810
Row_Buffer_Locality_write = 0.333521
Bank_Level_Parallism = 2.280214
Bank_Level_Parallism_Col = 1.950758
Bank_Level_Parallism_Ready = 1.584792
write_to_read_ratio_blp_rw_average = 0.082616
GrpLevelPara = 1.449810 

BW Util details:
bwutil = 0.069081 
total_CMD = 1239344 
util_bw = 85615 
Wasted_Col = 280698 
Wasted_Row = 176033 
Idle = 696998 

BW Util Bottlenecks: 
RCDc_limit = 324706 
RCDWRc_limit = 11438 
WTRc_limit = 23379 
RTWc_limit = 58933 
CCDLc_limit = 32758 
rwq = 0 
CCDLc_limit_alone = 25742 
WTRc_limit_alone = 20500 
RTWc_limit_alone = 54796 

Commands details: 
total_CMD = 1239344 
n_nop = 1095740 
Read = 71436 
Write = 0 
L2_Alloc = 0 
L2_WB = 14179 
n_act = 34238 
n_pre = 34222 
n_ref = 0 
n_req = 74983 
total_req = 85615 

Dual Bus Interface Util: 
issued_total_row = 68460 
issued_total_col = 85615 
Row_Bus_Util =  0.055239 
CoL_Bus_Util = 0.069081 
Either_Row_CoL_Bus_Util = 0.115871 
Issued_on_Two_Bus_Simul_Util = 0.008449 
issued_two_Eff = 0.072916 
queue_avg = 1.467271 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.46727
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1239344 n_nop=1094951 n_act=34714 n_pre=34698 n_ref_event=0 n_req=74876 n_rd=71339 n_rd_L2_A=0 n_write=0 n_wr_bk=14139 bw_util=0.06897
n_activity=752572 dram_eff=0.1136
bk0: 4572a 1167297i bk1: 4508a 1171211i bk2: 4617a 1164582i bk3: 4592a 1169420i bk4: 4752a 1165312i bk5: 4748a 1164573i bk6: 4580a 1163755i bk7: 4584a 1160260i bk8: 4220a 1162977i bk9: 4153a 1167856i bk10: 4250a 1161927i bk11: 4228a 1167016i bk12: 4429a 1165180i bk13: 4456a 1164985i bk14: 4321a 1169256i bk15: 4329a 1164955i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.536380
Row_Buffer_Locality_read = 0.547008
Row_Buffer_Locality_write = 0.322024
Bank_Level_Parallism = 2.303208
Bank_Level_Parallism_Col = 1.965112
Bank_Level_Parallism_Ready = 1.593650
write_to_read_ratio_blp_rw_average = 0.083044
GrpLevelPara = 1.454702 

BW Util details:
bwutil = 0.068970 
total_CMD = 1239344 
util_bw = 85478 
Wasted_Col = 283321 
Wasted_Row = 175580 
Idle = 694965 

BW Util Bottlenecks: 
RCDc_limit = 329030 
RCDWRc_limit = 11699 
WTRc_limit = 24581 
RTWc_limit = 60219 
CCDLc_limit = 32517 
rwq = 0 
CCDLc_limit_alone = 25505 
WTRc_limit_alone = 21707 
RTWc_limit_alone = 56081 

Commands details: 
total_CMD = 1239344 
n_nop = 1094951 
Read = 71339 
Write = 0 
L2_Alloc = 0 
L2_WB = 14139 
n_act = 34714 
n_pre = 34698 
n_ref = 0 
n_req = 74876 
total_req = 85478 

Dual Bus Interface Util: 
issued_total_row = 69412 
issued_total_col = 85478 
Row_Bus_Util =  0.056007 
CoL_Bus_Util = 0.068970 
Either_Row_CoL_Bus_Util = 0.116508 
Issued_on_Two_Bus_Simul_Util = 0.008470 
issued_two_Eff = 0.072697 
queue_avg = 1.545803 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.5458
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1239344 n_nop=1096020 n_act=34116 n_pre=34100 n_ref_event=0 n_req=75033 n_rd=71427 n_rd_L2_A=0 n_write=0 n_wr_bk=14421 bw_util=0.06927
n_activity=754094 dram_eff=0.1138
bk0: 4596a 1166522i bk1: 4537a 1170993i bk2: 4684a 1161540i bk3: 4628a 1163876i bk4: 4788a 1160587i bk5: 4764a 1166914i bk6: 4600a 1164476i bk7: 4604a 1163146i bk8: 4216a 1168262i bk9: 4192a 1168994i bk10: 4192a 1165358i bk11: 4247a 1164216i bk12: 4400a 1164339i bk13: 4355a 1165714i bk14: 4322a 1169501i bk15: 4302a 1171912i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.545320
Row_Buffer_Locality_read = 0.554930
Row_Buffer_Locality_write = 0.354964
Bank_Level_Parallism = 2.305804
Bank_Level_Parallism_Col = 1.996643
Bank_Level_Parallism_Ready = 1.624138
write_to_read_ratio_blp_rw_average = 0.083038
GrpLevelPara = 1.457323 

BW Util details:
bwutil = 0.069269 
total_CMD = 1239344 
util_bw = 85848 
Wasted_Col = 279433 
Wasted_Row = 176043 
Idle = 698020 

BW Util Bottlenecks: 
RCDc_limit = 322459 
RCDWRc_limit = 11133 
WTRc_limit = 25493 
RTWc_limit = 59650 
CCDLc_limit = 32381 
rwq = 0 
CCDLc_limit_alone = 25198 
WTRc_limit_alone = 22453 
RTWc_limit_alone = 55507 

Commands details: 
total_CMD = 1239344 
n_nop = 1096020 
Read = 71427 
Write = 0 
L2_Alloc = 0 
L2_WB = 14421 
n_act = 34116 
n_pre = 34100 
n_ref = 0 
n_req = 75033 
total_req = 85848 

Dual Bus Interface Util: 
issued_total_row = 68216 
issued_total_col = 85848 
Row_Bus_Util =  0.055042 
CoL_Bus_Util = 0.069269 
Either_Row_CoL_Bus_Util = 0.115645 
Issued_on_Two_Bus_Simul_Util = 0.008666 
issued_two_Eff = 0.074935 
queue_avg = 1.627633 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.62763
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1239344 n_nop=1096828 n_act=33935 n_pre=33919 n_ref_event=0 n_req=74725 n_rd=71193 n_rd_L2_A=0 n_write=0 n_wr_bk=14113 bw_util=0.06883
n_activity=750343 dram_eff=0.1137
bk0: 4533a 1170998i bk1: 4524a 1169780i bk2: 4592a 1166937i bk3: 4581a 1168804i bk4: 4748a 1167039i bk5: 4740a 1164206i bk6: 4616a 1167848i bk7: 4592a 1160696i bk8: 4199a 1166149i bk9: 4226a 1167758i bk10: 4210a 1163314i bk11: 4192a 1165890i bk12: 4407a 1166008i bk13: 4425a 1161224i bk14: 4292a 1169360i bk15: 4316a 1170433i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.545868
Row_Buffer_Locality_read = 0.556038
Row_Buffer_Locality_write = 0.340883
Bank_Level_Parallism = 2.296869
Bank_Level_Parallism_Col = 1.984502
Bank_Level_Parallism_Ready = 1.620636
write_to_read_ratio_blp_rw_average = 0.084123
GrpLevelPara = 1.454796 

BW Util details:
bwutil = 0.068832 
total_CMD = 1239344 
util_bw = 85306 
Wasted_Col = 278163 
Wasted_Row = 175432 
Idle = 700443 

BW Util Bottlenecks: 
RCDc_limit = 321469 
RCDWRc_limit = 11056 
WTRc_limit = 23699 
RTWc_limit = 59542 
CCDLc_limit = 32008 
rwq = 0 
CCDLc_limit_alone = 24895 
WTRc_limit_alone = 20893 
RTWc_limit_alone = 55235 

Commands details: 
total_CMD = 1239344 
n_nop = 1096828 
Read = 71193 
Write = 0 
L2_Alloc = 0 
L2_WB = 14113 
n_act = 33935 
n_pre = 33919 
n_ref = 0 
n_req = 74725 
total_req = 85306 

Dual Bus Interface Util: 
issued_total_row = 67854 
issued_total_col = 85306 
Row_Bus_Util =  0.054750 
CoL_Bus_Util = 0.068832 
Either_Row_CoL_Bus_Util = 0.114993 
Issued_on_Two_Bus_Simul_Util = 0.008588 
issued_two_Eff = 0.074686 
queue_avg = 1.633712 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.63371
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1239344 n_nop=1095594 n_act=34203 n_pre=34187 n_ref_event=0 n_req=75260 n_rd=71663 n_rd_L2_A=0 n_write=0 n_wr_bk=14373 bw_util=0.06942
n_activity=754611 dram_eff=0.114
bk0: 4532a 1167123i bk1: 4572a 1167402i bk2: 4652a 1161974i bk3: 4668a 1168650i bk4: 4732a 1166385i bk5: 4766a 1166966i bk6: 4612a 1164694i bk7: 4616a 1159920i bk8: 4200a 1168745i bk9: 4192a 1167009i bk10: 4232a 1164533i bk11: 4286a 1165470i bk12: 4457a 1162658i bk13: 4461a 1165585i bk14: 4325a 1170004i bk15: 4360a 1166974i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.545536
Row_Buffer_Locality_read = 0.555224
Row_Buffer_Locality_write = 0.352516
Bank_Level_Parallism = 2.291918
Bank_Level_Parallism_Col = 1.983711
Bank_Level_Parallism_Ready = 1.663641
write_to_read_ratio_blp_rw_average = 0.080648
GrpLevelPara = 1.442965 

BW Util details:
bwutil = 0.069421 
total_CMD = 1239344 
util_bw = 86036 
Wasted_Col = 281761 
Wasted_Row = 177891 
Idle = 693656 

BW Util Bottlenecks: 
RCDc_limit = 324904 
RCDWRc_limit = 10895 
WTRc_limit = 23308 
RTWc_limit = 57031 
CCDLc_limit = 31884 
rwq = 0 
CCDLc_limit_alone = 25152 
WTRc_limit_alone = 20622 
RTWc_limit_alone = 52985 

Commands details: 
total_CMD = 1239344 
n_nop = 1095594 
Read = 71663 
Write = 0 
L2_Alloc = 0 
L2_WB = 14373 
n_act = 34203 
n_pre = 34187 
n_ref = 0 
n_req = 75260 
total_req = 86036 

Dual Bus Interface Util: 
issued_total_row = 68390 
issued_total_col = 86036 
Row_Bus_Util =  0.055182 
CoL_Bus_Util = 0.069421 
Either_Row_CoL_Bus_Util = 0.115989 
Issued_on_Two_Bus_Simul_Util = 0.008614 
issued_two_Eff = 0.074268 
queue_avg = 1.666081 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.66608
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1239344 n_nop=1095370 n_act=34257 n_pre=34241 n_ref_event=0 n_req=75171 n_rd=71591 n_rd_L2_A=0 n_write=0 n_wr_bk=14288 bw_util=0.06929
n_activity=751989 dram_eff=0.1142
bk0: 4554a 1169026i bk1: 4521a 1174624i bk2: 4589a 1166372i bk3: 4666a 1167716i bk4: 4741a 1164945i bk5: 4796a 1164508i bk6: 4596a 1160450i bk7: 4590a 1165883i bk8: 4196a 1165806i bk9: 4199a 1162513i bk10: 4236a 1163266i bk11: 4297a 1166570i bk12: 4471a 1167489i bk13: 4467a 1165625i bk14: 4330a 1168074i bk15: 4342a 1169431i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.544279
Row_Buffer_Locality_read = 0.553268
Row_Buffer_Locality_write = 0.364525
Bank_Level_Parallism = 2.291312
Bank_Level_Parallism_Col = 1.960131
Bank_Level_Parallism_Ready = 1.586965
write_to_read_ratio_blp_rw_average = 0.078881
GrpLevelPara = 1.450313 

BW Util details:
bwutil = 0.069294 
total_CMD = 1239344 
util_bw = 85879 
Wasted_Col = 280431 
Wasted_Row = 175902 
Idle = 697132 

BW Util Bottlenecks: 
RCDc_limit = 325568 
RCDWRc_limit = 10968 
WTRc_limit = 25601 
RTWc_limit = 54164 
CCDLc_limit = 33064 
rwq = 0 
CCDLc_limit_alone = 25947 
WTRc_limit_alone = 22367 
RTWc_limit_alone = 50281 

Commands details: 
total_CMD = 1239344 
n_nop = 1095370 
Read = 71591 
Write = 0 
L2_Alloc = 0 
L2_WB = 14288 
n_act = 34257 
n_pre = 34241 
n_ref = 0 
n_req = 75171 
total_req = 85879 

Dual Bus Interface Util: 
issued_total_row = 68498 
issued_total_col = 85879 
Row_Bus_Util =  0.055270 
CoL_Bus_Util = 0.069294 
Either_Row_CoL_Bus_Util = 0.116170 
Issued_on_Two_Bus_Simul_Util = 0.008394 
issued_two_Eff = 0.072256 
queue_avg = 1.662579 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.66258
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1239344 n_nop=1094778 n_act=35036 n_pre=35020 n_ref_event=0 n_req=74658 n_rd=71116 n_rd_L2_A=0 n_write=0 n_wr_bk=14159 bw_util=0.06881
n_activity=757047 dram_eff=0.1126
bk0: 4506a 1171060i bk1: 4530a 1167746i bk2: 4596a 1165773i bk3: 4595a 1170163i bk4: 4772a 1163672i bk5: 4744a 1165811i bk6: 4624a 1160553i bk7: 4590a 1165696i bk8: 4172a 1166724i bk9: 4168a 1165223i bk10: 4225a 1162587i bk11: 4216a 1161535i bk12: 4397a 1161013i bk13: 4337a 1160662i bk14: 4336a 1167923i bk15: 4308a 1167868i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.530713
Row_Buffer_Locality_read = 0.539654
Row_Buffer_Locality_write = 0.351214
Bank_Level_Parallism = 2.289356
Bank_Level_Parallism_Col = 1.954249
Bank_Level_Parallism_Ready = 1.616652
write_to_read_ratio_blp_rw_average = 0.080973
GrpLevelPara = 1.449418 

BW Util details:
bwutil = 0.068807 
total_CMD = 1239344 
util_bw = 85275 
Wasted_Col = 286390 
Wasted_Row = 178775 
Idle = 688904 

BW Util Bottlenecks: 
RCDc_limit = 333358 
RCDWRc_limit = 11239 
WTRc_limit = 22931 
RTWc_limit = 57400 
CCDLc_limit = 31261 
rwq = 0 
CCDLc_limit_alone = 24718 
WTRc_limit_alone = 20219 
RTWc_limit_alone = 53569 

Commands details: 
total_CMD = 1239344 
n_nop = 1094778 
Read = 71116 
Write = 0 
L2_Alloc = 0 
L2_WB = 14159 
n_act = 35036 
n_pre = 35020 
n_ref = 0 
n_req = 74658 
total_req = 85275 

Dual Bus Interface Util: 
issued_total_row = 70056 
issued_total_col = 85275 
Row_Bus_Util =  0.056527 
CoL_Bus_Util = 0.068807 
Either_Row_CoL_Bus_Util = 0.116647 
Issued_on_Two_Bus_Simul_Util = 0.008686 
issued_two_Eff = 0.074464 
queue_avg = 1.519652 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.51965
Memory Partition 12: 
Cache L2_bank_024:
MSHR contents

Cache L2_bank_025:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[12]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1239344 n_nop=1096461 n_act=33976 n_pre=33960 n_ref_event=0 n_req=74848 n_rd=71306 n_rd_L2_A=0 n_write=0 n_wr_bk=14156 bw_util=0.06896
n_activity=752513 dram_eff=0.1136
bk0: 4489a 1174071i bk1: 4568a 1169934i bk2: 4578a 1167670i bk3: 4657a 1166653i bk4: 4729a 1166513i bk5: 4741a 1165017i bk6: 4581a 1163899i bk7: 4622a 1163352i bk8: 4187a 1161696i bk9: 4203a 1166160i bk10: 4242a 1163302i bk11: 4275a 1161947i bk12: 4377a 1166028i bk13: 4423a 1166296i bk14: 4313a 1169529i bk15: 4321a 1166892i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.546067
Row_Buffer_Locality_read = 0.553249
Row_Buffer_Locality_write = 0.401468
Bank_Level_Parallism = 2.305233
Bank_Level_Parallism_Col = 1.995107
Bank_Level_Parallism_Ready = 1.665547
write_to_read_ratio_blp_rw_average = 0.078004
GrpLevelPara = 1.451035 

BW Util details:
bwutil = 0.068957 
total_CMD = 1239344 
util_bw = 85462 
Wasted_Col = 278552 
Wasted_Row = 176232 
Idle = 699098 

BW Util Bottlenecks: 
RCDc_limit = 323591 
RCDWRc_limit = 9969 
WTRc_limit = 22354 
RTWc_limit = 55506 
CCDLc_limit = 30860 
rwq = 0 
CCDLc_limit_alone = 24452 
WTRc_limit_alone = 19708 
RTWc_limit_alone = 51744 

Commands details: 
total_CMD = 1239344 
n_nop = 1096461 
Read = 71306 
Write = 0 
L2_Alloc = 0 
L2_WB = 14156 
n_act = 33976 
n_pre = 33960 
n_ref = 0 
n_req = 74848 
total_req = 85462 

Dual Bus Interface Util: 
issued_total_row = 67936 
issued_total_col = 85462 
Row_Bus_Util =  0.054816 
CoL_Bus_Util = 0.068957 
Either_Row_CoL_Bus_Util = 0.115289 
Issued_on_Two_Bus_Simul_Util = 0.008484 
issued_two_Eff = 0.073592 
queue_avg = 1.728235 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.72824
Memory Partition 13: 
Cache L2_bank_026:
MSHR contents

Cache L2_bank_027:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[13]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1239344 n_nop=1095766 n_act=34160 n_pre=34144 n_ref_event=0 n_req=75173 n_rd=71610 n_rd_L2_A=0 n_write=0 n_wr_bk=14249 bw_util=0.06928
n_activity=755029 dram_eff=0.1137
bk0: 4580a 1168502i bk1: 4549a 1167318i bk2: 4571a 1167472i bk3: 4660a 1164880i bk4: 4745a 1165166i bk5: 4752a 1163879i bk6: 4584a 1167016i bk7: 4601a 1164599i bk8: 4200a 1167902i bk9: 4240a 1169415i bk10: 4252a 1164606i bk11: 4307a 1165462i bk12: 4459a 1160310i bk13: 4473a 1162502i bk14: 4321a 1168393i bk15: 4316a 1165637i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.545582
Row_Buffer_Locality_read = 0.553917
Row_Buffer_Locality_write = 0.378052
Bank_Level_Parallism = 2.305506
Bank_Level_Parallism_Col = 1.999788
Bank_Level_Parallism_Ready = 1.645162
write_to_read_ratio_blp_rw_average = 0.076751
GrpLevelPara = 1.454386 

BW Util details:
bwutil = 0.069278 
total_CMD = 1239344 
util_bw = 85859 
Wasted_Col = 280131 
Wasted_Row = 176892 
Idle = 696462 

BW Util Bottlenecks: 
RCDc_limit = 325288 
RCDWRc_limit = 10261 
WTRc_limit = 23482 
RTWc_limit = 56945 
CCDLc_limit = 31900 
rwq = 0 
CCDLc_limit_alone = 24927 
WTRc_limit_alone = 20530 
RTWc_limit_alone = 52924 

Commands details: 
total_CMD = 1239344 
n_nop = 1095766 
Read = 71610 
Write = 0 
L2_Alloc = 0 
L2_WB = 14249 
n_act = 34160 
n_pre = 34144 
n_ref = 0 
n_req = 75173 
total_req = 85859 

Dual Bus Interface Util: 
issued_total_row = 68304 
issued_total_col = 85859 
Row_Bus_Util =  0.055113 
CoL_Bus_Util = 0.069278 
Either_Row_CoL_Bus_Util = 0.115850 
Issued_on_Two_Bus_Simul_Util = 0.008541 
issued_two_Eff = 0.073723 
queue_avg = 1.703160 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.70316
Memory Partition 14: 
Cache L2_bank_028:
MSHR contents

Cache L2_bank_029:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[14]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1239344 n_nop=1094717 n_act=34761 n_pre=34745 n_ref_event=0 n_req=74979 n_rd=71442 n_rd_L2_A=0 n_write=0 n_wr_bk=14148 bw_util=0.06906
n_activity=758039 dram_eff=0.1129
bk0: 4536a 1172444i bk1: 4524a 1166525i bk2: 4602a 1165152i bk3: 4636a 1164608i bk4: 4770a 1167173i bk5: 4768a 1166286i bk6: 4560a 1168407i bk7: 4589a 1166644i bk8: 4197a 1162533i bk9: 4193a 1163978i bk10: 4239a 1159466i bk11: 4280a 1162978i bk12: 4487a 1167447i bk13: 4465a 1162200i bk14: 4323a 1165936i bk15: 4273a 1167473i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.536390
Row_Buffer_Locality_read = 0.545869
Row_Buffer_Locality_write = 0.344925
Bank_Level_Parallism = 2.284214
Bank_Level_Parallism_Col = 1.957957
Bank_Level_Parallism_Ready = 1.609183
write_to_read_ratio_blp_rw_average = 0.081318
GrpLevelPara = 1.451019 

BW Util details:
bwutil = 0.069061 
total_CMD = 1239344 
util_bw = 85590 
Wasted_Col = 285550 
Wasted_Row = 178385 
Idle = 689819 

BW Util Bottlenecks: 
RCDc_limit = 331654 
RCDWRc_limit = 11482 
WTRc_limit = 22560 
RTWc_limit = 60664 
CCDLc_limit = 32227 
rwq = 0 
CCDLc_limit_alone = 25263 
WTRc_limit_alone = 19886 
RTWc_limit_alone = 56374 

Commands details: 
total_CMD = 1239344 
n_nop = 1094717 
Read = 71442 
Write = 0 
L2_Alloc = 0 
L2_WB = 14148 
n_act = 34761 
n_pre = 34745 
n_ref = 0 
n_req = 74979 
total_req = 85590 

Dual Bus Interface Util: 
issued_total_row = 69506 
issued_total_col = 85590 
Row_Bus_Util =  0.056083 
CoL_Bus_Util = 0.069061 
Either_Row_CoL_Bus_Util = 0.116696 
Issued_on_Two_Bus_Simul_Util = 0.008447 
issued_two_Eff = 0.072386 
queue_avg = 1.543644 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.54364
Memory Partition 15: 
Cache L2_bank_030:
MSHR contents

Cache L2_bank_031:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[15]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1239344 n_nop=1095466 n_act=34309 n_pre=34293 n_ref_event=0 n_req=75126 n_rd=71519 n_rd_L2_A=0 n_write=0 n_wr_bk=14422 bw_util=0.06934
n_activity=752864 dram_eff=0.1142
bk0: 4524a 1169215i bk1: 4584a 1167559i bk2: 4693a 1166849i bk3: 4645a 1167346i bk4: 4784a 1165537i bk5: 4788a 1165971i bk6: 4613a 1166108i bk7: 4576a 1163493i bk8: 4176a 1164025i bk9: 4196a 1161421i bk10: 4237a 1166148i bk11: 4240a 1161744i bk12: 4378a 1159276i bk13: 4420a 1165025i bk14: 4353a 1168621i bk15: 4312a 1164389i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.543314
Row_Buffer_Locality_read = 0.550539
Row_Buffer_Locality_write = 0.400055
Bank_Level_Parallism = 2.320135
Bank_Level_Parallism_Col = 2.019074
Bank_Level_Parallism_Ready = 1.674951
write_to_read_ratio_blp_rw_average = 0.077436
GrpLevelPara = 1.459228 

BW Util details:
bwutil = 0.069344 
total_CMD = 1239344 
util_bw = 85941 
Wasted_Col = 280562 
Wasted_Row = 177389 
Idle = 695452 

BW Util Bottlenecks: 
RCDc_limit = 326723 
RCDWRc_limit = 10366 
WTRc_limit = 23304 
RTWc_limit = 57938 
CCDLc_limit = 31609 
rwq = 0 
CCDLc_limit_alone = 24839 
WTRc_limit_alone = 20590 
RTWc_limit_alone = 53882 

Commands details: 
total_CMD = 1239344 
n_nop = 1095466 
Read = 71519 
Write = 0 
L2_Alloc = 0 
L2_WB = 14422 
n_act = 34309 
n_pre = 34293 
n_ref = 0 
n_req = 75126 
total_req = 85941 

Dual Bus Interface Util: 
issued_total_row = 68602 
issued_total_col = 85941 
Row_Bus_Util =  0.055353 
CoL_Bus_Util = 0.069344 
Either_Row_CoL_Bus_Util = 0.116092 
Issued_on_Two_Bus_Simul_Util = 0.008605 
issued_two_Eff = 0.074125 
queue_avg = 1.728354 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.72835
Memory Partition 16: 
Cache L2_bank_032:
MSHR contents

Cache L2_bank_033:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[16]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1239344 n_nop=1096695 n_act=34114 n_pre=34098 n_ref_event=0 n_req=74692 n_rd=71169 n_rd_L2_A=0 n_write=0 n_wr_bk=14089 bw_util=0.06879
n_activity=752647 dram_eff=0.1133
bk0: 4549a 1170440i bk1: 4524a 1165892i bk2: 4552a 1170236i bk3: 4624a 1168930i bk4: 4741a 1165285i bk5: 4732a 1160918i bk6: 4612a 1165542i bk7: 4573a 1166122i bk8: 4207a 1164230i bk9: 4216a 1162352i bk10: 4222a 1163305i bk11: 4242a 1162305i bk12: 4380a 1161964i bk13: 4371a 1162430i bk14: 4328a 1168616i bk15: 4296a 1169527i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.543271
Row_Buffer_Locality_read = 0.551968
Row_Buffer_Locality_write = 0.367584
Bank_Level_Parallism = 2.318909
Bank_Level_Parallism_Col = 2.020945
Bank_Level_Parallism_Ready = 1.685285
write_to_read_ratio_blp_rw_average = 0.079262
GrpLevelPara = 1.456557 

BW Util details:
bwutil = 0.068793 
total_CMD = 1239344 
util_bw = 85258 
Wasted_Col = 279082 
Wasted_Row = 177338 
Idle = 697666 

BW Util Bottlenecks: 
RCDc_limit = 323496 
RCDWRc_limit = 10382 
WTRc_limit = 22423 
RTWc_limit = 59144 
CCDLc_limit = 30707 
rwq = 0 
CCDLc_limit_alone = 23833 
WTRc_limit_alone = 19752 
RTWc_limit_alone = 54941 

Commands details: 
total_CMD = 1239344 
n_nop = 1096695 
Read = 71169 
Write = 0 
L2_Alloc = 0 
L2_WB = 14089 
n_act = 34114 
n_pre = 34098 
n_ref = 0 
n_req = 74692 
total_req = 85258 

Dual Bus Interface Util: 
issued_total_row = 68212 
issued_total_col = 85258 
Row_Bus_Util =  0.055039 
CoL_Bus_Util = 0.068793 
Either_Row_CoL_Bus_Util = 0.115100 
Issued_on_Two_Bus_Simul_Util = 0.008731 
issued_two_Eff = 0.075858 
queue_avg = 1.643228 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.64323
Memory Partition 17: 
Cache L2_bank_034:
MSHR contents

Cache L2_bank_035:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[17]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1239344 n_nop=1095410 n_act=34331 n_pre=34315 n_ref_event=0 n_req=74837 n_rd=71301 n_rd_L2_A=0 n_write=0 n_wr_bk=14129 bw_util=0.06893
n_activity=755245 dram_eff=0.1131
bk0: 4557a 1168569i bk1: 4584a 1166660i bk2: 4608a 1168108i bk3: 4580a 1169052i bk4: 4700a 1169688i bk5: 4781a 1163685i bk6: 4591a 1166581i bk7: 4531a 1167278i bk8: 4196a 1165109i bk9: 4212a 1163925i bk10: 4224a 1165972i bk11: 4257a 1165493i bk12: 4430a 1163713i bk13: 4448a 1166115i bk14: 4326a 1168745i bk15: 4276a 1168464i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.541256
Row_Buffer_Locality_read = 0.550427
Row_Buffer_Locality_write = 0.356335
Bank_Level_Parallism = 2.260671
Bank_Level_Parallism_Col = 1.941905
Bank_Level_Parallism_Ready = 1.599368
write_to_read_ratio_blp_rw_average = 0.080030
GrpLevelPara = 1.441275 

BW Util details:
bwutil = 0.068932 
total_CMD = 1239344 
util_bw = 85430 
Wasted_Col = 283265 
Wasted_Row = 178569 
Idle = 692080 

BW Util Bottlenecks: 
RCDc_limit = 327794 
RCDWRc_limit = 11268 
WTRc_limit = 23136 
RTWc_limit = 57110 
CCDLc_limit = 32330 
rwq = 0 
CCDLc_limit_alone = 25384 
WTRc_limit_alone = 20157 
RTWc_limit_alone = 53143 

Commands details: 
total_CMD = 1239344 
n_nop = 1095410 
Read = 71301 
Write = 0 
L2_Alloc = 0 
L2_WB = 14129 
n_act = 34331 
n_pre = 34315 
n_ref = 0 
n_req = 74837 
total_req = 85430 

Dual Bus Interface Util: 
issued_total_row = 68646 
issued_total_col = 85430 
Row_Bus_Util =  0.055389 
CoL_Bus_Util = 0.068932 
Either_Row_CoL_Bus_Util = 0.116137 
Issued_on_Two_Bus_Simul_Util = 0.008183 
issued_two_Eff = 0.070463 
queue_avg = 1.519047 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.51905
Memory Partition 18: 
Cache L2_bank_036:
MSHR contents

Cache L2_bank_037:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[18]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1239344 n_nop=1094685 n_act=34842 n_pre=34826 n_ref_event=0 n_req=74860 n_rd=71320 n_rd_L2_A=0 n_write=0 n_wr_bk=14160 bw_util=0.06897
n_activity=754605 dram_eff=0.1133
bk0: 4524a 1167396i bk1: 4500a 1168164i bk2: 4608a 1169735i bk3: 4589a 1166532i bk4: 4776a 1162520i bk5: 4765a 1164964i bk6: 4601a 1166634i bk7: 4548a 1162796i bk8: 4205a 1163250i bk9: 4176a 1167674i bk10: 4256a 1162376i bk11: 4252a 1164881i bk12: 4447a 1160051i bk13: 4447a 1164500i bk14: 4326a 1164754i bk15: 4300a 1167200i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.534571
Row_Buffer_Locality_read = 0.544055
Row_Buffer_Locality_write = 0.343503
Bank_Level_Parallism = 2.299465
Bank_Level_Parallism_Col = 1.967633
Bank_Level_Parallism_Ready = 1.619513
write_to_read_ratio_blp_rw_average = 0.080060
GrpLevelPara = 1.453120 

BW Util details:
bwutil = 0.068972 
total_CMD = 1239344 
util_bw = 85480 
Wasted_Col = 285506 
Wasted_Row = 177375 
Idle = 690983 

BW Util Bottlenecks: 
RCDc_limit = 332673 
RCDWRc_limit = 11049 
WTRc_limit = 22136 
RTWc_limit = 60048 
CCDLc_limit = 31148 
rwq = 0 
CCDLc_limit_alone = 24468 
WTRc_limit_alone = 19584 
RTWc_limit_alone = 55920 

Commands details: 
total_CMD = 1239344 
n_nop = 1094685 
Read = 71320 
Write = 0 
L2_Alloc = 0 
L2_WB = 14160 
n_act = 34842 
n_pre = 34826 
n_ref = 0 
n_req = 74860 
total_req = 85480 

Dual Bus Interface Util: 
issued_total_row = 69668 
issued_total_col = 85480 
Row_Bus_Util =  0.056214 
CoL_Bus_Util = 0.068972 
Either_Row_CoL_Bus_Util = 0.116722 
Issued_on_Two_Bus_Simul_Util = 0.008463 
issued_two_Eff = 0.072508 
queue_avg = 1.587246 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.58725
Memory Partition 19: 
Cache L2_bank_038:
MSHR contents

Cache L2_bank_039:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[19]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1239344 n_nop=1096293 n_act=34076 n_pre=34060 n_ref_event=0 n_req=74812 n_rd=71237 n_rd_L2_A=0 n_write=0 n_wr_bk=14300 bw_util=0.06902
n_activity=752305 dram_eff=0.1137
bk0: 4508a 1169176i bk1: 4530a 1170161i bk2: 4628a 1170056i bk3: 4676a 1168112i bk4: 4769a 1164765i bk5: 4784a 1164241i bk6: 4609a 1166946i bk7: 4520a 1164962i bk8: 4169a 1168567i bk9: 4190a 1163605i bk10: 4244a 1167797i bk11: 4216a 1166777i bk12: 4388a 1159644i bk13: 4392a 1163992i bk14: 4338a 1165385i bk15: 4276a 1168365i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.544512
Row_Buffer_Locality_read = 0.553476
Row_Buffer_Locality_write = 0.365874
Bank_Level_Parallism = 2.293165
Bank_Level_Parallism_Col = 1.982851
Bank_Level_Parallism_Ready = 1.654115
write_to_read_ratio_blp_rw_average = 0.081885
GrpLevelPara = 1.452168 

BW Util details:
bwutil = 0.069018 
total_CMD = 1239344 
util_bw = 85537 
Wasted_Col = 279350 
Wasted_Row = 176620 
Idle = 697837 

BW Util Bottlenecks: 
RCDc_limit = 322614 
RCDWRc_limit = 10933 
WTRc_limit = 21499 
RTWc_limit = 56120 
CCDLc_limit = 30539 
rwq = 0 
CCDLc_limit_alone = 24269 
WTRc_limit_alone = 19094 
RTWc_limit_alone = 52255 

Commands details: 
total_CMD = 1239344 
n_nop = 1096293 
Read = 71237 
Write = 0 
L2_Alloc = 0 
L2_WB = 14300 
n_act = 34076 
n_pre = 34060 
n_ref = 0 
n_req = 74812 
total_req = 85537 

Dual Bus Interface Util: 
issued_total_row = 68136 
issued_total_col = 85537 
Row_Bus_Util =  0.054977 
CoL_Bus_Util = 0.069018 
Either_Row_CoL_Bus_Util = 0.115425 
Issued_on_Two_Bus_Simul_Util = 0.008571 
issued_two_Eff = 0.074253 
queue_avg = 1.643224 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.64322
Memory Partition 20: 
Cache L2_bank_040:
MSHR contents

Cache L2_bank_041:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[20]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1239344 n_nop=1096950 n_act=33770 n_pre=33754 n_ref_event=0 n_req=74851 n_rd=71289 n_rd_L2_A=0 n_write=0 n_wr_bk=14248 bw_util=0.06902
n_activity=744106 dram_eff=0.115
bk0: 4561a 1168568i bk1: 4544a 1168110i bk2: 4592a 1168876i bk3: 4568a 1166655i bk4: 4780a 1166213i bk5: 4764a 1165933i bk6: 4608a 1167260i bk7: 4561a 1157583i bk8: 4222a 1167701i bk9: 4200a 1165011i bk10: 4231a 1165684i bk11: 4230a 1163359i bk12: 4415a 1165458i bk13: 4404a 1162486i bk14: 4329a 1170710i bk15: 4280a 1167371i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.548837
Row_Buffer_Locality_read = 0.556860
Row_Buffer_Locality_write = 0.388265
Bank_Level_Parallism = 2.329199
Bank_Level_Parallism_Col = 2.027339
Bank_Level_Parallism_Ready = 1.711517
write_to_read_ratio_blp_rw_average = 0.077873
GrpLevelPara = 1.456523 

BW Util details:
bwutil = 0.069018 
total_CMD = 1239344 
util_bw = 85537 
Wasted_Col = 275683 
Wasted_Row = 174319 
Idle = 703805 

BW Util Bottlenecks: 
RCDc_limit = 320152 
RCDWRc_limit = 9959 
WTRc_limit = 21585 
RTWc_limit = 56522 
CCDLc_limit = 30412 
rwq = 0 
CCDLc_limit_alone = 24025 
WTRc_limit_alone = 19168 
RTWc_limit_alone = 52552 

Commands details: 
total_CMD = 1239344 
n_nop = 1096950 
Read = 71289 
Write = 0 
L2_Alloc = 0 
L2_WB = 14248 
n_act = 33770 
n_pre = 33754 
n_ref = 0 
n_req = 74851 
total_req = 85537 

Dual Bus Interface Util: 
issued_total_row = 67524 
issued_total_col = 85537 
Row_Bus_Util =  0.054484 
CoL_Bus_Util = 0.069018 
Either_Row_CoL_Bus_Util = 0.114895 
Issued_on_Two_Bus_Simul_Util = 0.008607 
issued_two_Eff = 0.074912 
queue_avg = 1.695287 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.69529
Memory Partition 21: 
Cache L2_bank_042:
MSHR contents

Cache L2_bank_043:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[21]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1239344 n_nop=1096267 n_act=33847 n_pre=33831 n_ref_event=0 n_req=74994 n_rd=71441 n_rd_L2_A=0 n_write=0 n_wr_bk=14206 bw_util=0.06911
n_activity=753437 dram_eff=0.1137
bk0: 4505a 1168577i bk1: 4568a 1169247i bk2: 4604a 1171291i bk3: 4592a 1166758i bk4: 4772a 1166190i bk5: 4764a 1165675i bk6: 4636a 1164805i bk7: 4549a 1163529i bk8: 4171a 1164617i bk9: 4216a 1167968i bk10: 4320a 1162749i bk11: 4226a 1164353i bk12: 4448a 1162718i bk13: 4465a 1166505i bk14: 4353a 1167684i bk15: 4252a 1169361i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.548671
Row_Buffer_Locality_read = 0.555745
Row_Buffer_Locality_write = 0.406417
Bank_Level_Parallism = 2.286362
Bank_Level_Parallism_Col = 1.998328
Bank_Level_Parallism_Ready = 1.686445
write_to_read_ratio_blp_rw_average = 0.076663
GrpLevelPara = 1.445412 

BW Util details:
bwutil = 0.069107 
total_CMD = 1239344 
util_bw = 85647 
Wasted_Col = 279971 
Wasted_Row = 177809 
Idle = 695917 

BW Util Bottlenecks: 
RCDc_limit = 324205 
RCDWRc_limit = 9888 
WTRc_limit = 24415 
RTWc_limit = 54112 
CCDLc_limit = 32176 
rwq = 0 
CCDLc_limit_alone = 25275 
WTRc_limit_alone = 21471 
RTWc_limit_alone = 50155 

Commands details: 
total_CMD = 1239344 
n_nop = 1096267 
Read = 71441 
Write = 0 
L2_Alloc = 0 
L2_WB = 14206 
n_act = 33847 
n_pre = 33831 
n_ref = 0 
n_req = 74994 
total_req = 85647 

Dual Bus Interface Util: 
issued_total_row = 67678 
issued_total_col = 85647 
Row_Bus_Util =  0.054608 
CoL_Bus_Util = 0.069107 
Either_Row_CoL_Bus_Util = 0.115446 
Issued_on_Two_Bus_Simul_Util = 0.008269 
issued_two_Eff = 0.071626 
queue_avg = 1.710471 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.71047
Memory Partition 22: 
Cache L2_bank_044:
MSHR contents

Cache L2_bank_045:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[22]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1239344 n_nop=1095377 n_act=34379 n_pre=34363 n_ref_event=0 n_req=75108 n_rd=71537 n_rd_L2_A=0 n_write=0 n_wr_bk=14284 bw_util=0.06925
n_activity=750452 dram_eff=0.1144
bk0: 4584a 1167645i bk1: 4544a 1166378i bk2: 4606a 1166898i bk3: 4629a 1168664i bk4: 4757a 1168133i bk5: 4773a 1163442i bk6: 4580a 1166007i bk7: 4569a 1166189i bk8: 4212a 1163805i bk9: 4191a 1162802i bk10: 4265a 1165841i bk11: 4284a 1164501i bk12: 4461a 1165934i bk13: 4466a 1167024i bk14: 4320a 1166712i bk15: 4296a 1166981i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.542272
Row_Buffer_Locality_read = 0.551966
Row_Buffer_Locality_write = 0.348082
Bank_Level_Parallism = 2.301970
Bank_Level_Parallism_Col = 1.973051
Bank_Level_Parallism_Ready = 1.612939
write_to_read_ratio_blp_rw_average = 0.082248
GrpLevelPara = 1.457730 

BW Util details:
bwutil = 0.069247 
total_CMD = 1239344 
util_bw = 85821 
Wasted_Col = 280684 
Wasted_Row = 175490 
Idle = 697349 

BW Util Bottlenecks: 
RCDc_limit = 325902 
RCDWRc_limit = 11448 
WTRc_limit = 24265 
RTWc_limit = 58086 
CCDLc_limit = 31588 
rwq = 0 
CCDLc_limit_alone = 24757 
WTRc_limit_alone = 21428 
RTWc_limit_alone = 54092 

Commands details: 
total_CMD = 1239344 
n_nop = 1095377 
Read = 71537 
Write = 0 
L2_Alloc = 0 
L2_WB = 14284 
n_act = 34379 
n_pre = 34363 
n_ref = 0 
n_req = 75108 
total_req = 85821 

Dual Bus Interface Util: 
issued_total_row = 68742 
issued_total_col = 85821 
Row_Bus_Util =  0.055466 
CoL_Bus_Util = 0.069247 
Either_Row_CoL_Bus_Util = 0.116164 
Issued_on_Two_Bus_Simul_Util = 0.008550 
issued_two_Eff = 0.073600 
queue_avg = 1.584663 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.58466
Memory Partition 23: 
Cache L2_bank_046:
MSHR contents

Cache L2_bank_047:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[23]: 16 bks, busW=16 BL=2 CL=12, tRRD=3 tCCD=1, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1239344 n_nop=1095079 n_act=34706 n_pre=34690 n_ref_event=0 n_req=74670 n_rd=71104 n_rd_L2_A=0 n_write=0 n_wr_bk=14247 bw_util=0.06887
n_activity=754550 dram_eff=0.1131
bk0: 4504a 1170115i bk1: 4512a 1170249i bk2: 4633a 1167131i bk3: 4644a 1165337i bk4: 4779a 1166193i bk5: 4765a 1164626i bk6: 4616a 1161822i bk7: 4552a 1166202i bk8: 4177a 1166526i bk9: 4164a 1165731i bk10: 4256a 1164732i bk11: 4220a 1162805i bk12: 4325a 1165681i bk13: 4314a 1162278i bk14: 4348a 1167378i bk15: 4295a 1163676i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.535208
Row_Buffer_Locality_read = 0.545004
Row_Buffer_Locality_write = 0.339877
Bank_Level_Parallism = 2.296951
Bank_Level_Parallism_Col = 1.960305
Bank_Level_Parallism_Ready = 1.616724
write_to_read_ratio_blp_rw_average = 0.083171
GrpLevelPara = 1.449371 

BW Util details:
bwutil = 0.068868 
total_CMD = 1239344 
util_bw = 85351 
Wasted_Col = 283912 
Wasted_Row = 176544 
Idle = 693537 

BW Util Bottlenecks: 
RCDc_limit = 329525 
RCDWRc_limit = 11638 
WTRc_limit = 23569 
RTWc_limit = 58186 
CCDLc_limit = 31567 
rwq = 0 
CCDLc_limit_alone = 24900 
WTRc_limit_alone = 20883 
RTWc_limit_alone = 54205 

Commands details: 
total_CMD = 1239344 
n_nop = 1095079 
Read = 71104 
Write = 0 
L2_Alloc = 0 
L2_WB = 14247 
n_act = 34706 
n_pre = 34690 
n_ref = 0 
n_req = 74670 
total_req = 85351 

Dual Bus Interface Util: 
issued_total_row = 69396 
issued_total_col = 85351 
Row_Bus_Util =  0.055994 
CoL_Bus_Util = 0.068868 
Either_Row_CoL_Bus_Util = 0.116404 
Issued_on_Two_Bus_Simul_Util = 0.008458 
issued_two_Eff = 0.072658 
queue_avg = 1.467006 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=1.46701

========= L2 cache stats =========
L2_cache_bank[0]: Access = 220933, Miss = 39367, Miss_rate = 0.178, Pending_hits = 270, Reservation_fails = 662
L2_cache_bank[1]: Access = 216228, Miss = 39389, Miss_rate = 0.182, Pending_hits = 297, Reservation_fails = 4525
L2_cache_bank[2]: Access = 224391, Miss = 39505, Miss_rate = 0.176, Pending_hits = 361, Reservation_fails = 6270
L2_cache_bank[3]: Access = 216138, Miss = 39599, Miss_rate = 0.183, Pending_hits = 340, Reservation_fails = 3037
L2_cache_bank[4]: Access = 217028, Miss = 39401, Miss_rate = 0.182, Pending_hits = 267, Reservation_fails = 856
L2_cache_bank[5]: Access = 229469, Miss = 39508, Miss_rate = 0.172, Pending_hits = 309, Reservation_fails = 2539
L2_cache_bank[6]: Access = 227044, Miss = 39421, Miss_rate = 0.174, Pending_hits = 315, Reservation_fails = 5147
L2_cache_bank[7]: Access = 216490, Miss = 39523, Miss_rate = 0.183, Pending_hits = 231, Reservation_fails = 1681
L2_cache_bank[8]: Access = 222650, Miss = 39517, Miss_rate = 0.177, Pending_hits = 363, Reservation_fails = 2496
L2_cache_bank[9]: Access = 215440, Miss = 39518, Miss_rate = 0.183, Pending_hits = 268, Reservation_fails = 4891
L2_cache_bank[10]: Access = 220934, Miss = 39445, Miss_rate = 0.179, Pending_hits = 273, Reservation_fails = 139
L2_cache_bank[11]: Access = 216963, Miss = 39587, Miss_rate = 0.182, Pending_hits = 394, Reservation_fails = 10616
L2_cache_bank[12]: Access = 229212, Miss = 39453, Miss_rate = 0.172, Pending_hits = 278, Reservation_fails = 3305
L2_cache_bank[13]: Access = 217201, Miss = 39422, Miss_rate = 0.182, Pending_hits = 275, Reservation_fails = 3955
L2_cache_bank[14]: Access = 244407, Miss = 39686, Miss_rate = 0.162, Pending_hits = 306, Reservation_fails = 1269
L2_cache_bank[15]: Access = 211666, Miss = 39605, Miss_rate = 0.187, Pending_hits = 255, Reservation_fails = 3433
L2_cache_bank[16]: Access = 225329, Miss = 39401, Miss_rate = 0.175, Pending_hits = 384, Reservation_fails = 9888
L2_cache_bank[17]: Access = 228379, Miss = 39540, Miss_rate = 0.173, Pending_hits = 294, Reservation_fails = 2837
L2_cache_bank[18]: Access = 223528, Miss = 39574, Miss_rate = 0.177, Pending_hits = 384, Reservation_fails = 8214
L2_cache_bank[19]: Access = 240434, Miss = 39821, Miss_rate = 0.166, Pending_hits = 419, Reservation_fails = 3600
L2_cache_bank[20]: Access = 212495, Miss = 39501, Miss_rate = 0.186, Pending_hits = 323, Reservation_fails = 4488
L2_cache_bank[21]: Access = 233765, Miss = 39694, Miss_rate = 0.170, Pending_hits = 433, Reservation_fails = 17752
L2_cache_bank[22]: Access = 221155, Miss = 39528, Miss_rate = 0.179, Pending_hits = 326, Reservation_fails = 2858
L2_cache_bank[23]: Access = 214592, Miss = 39375, Miss_rate = 0.183, Pending_hits = 295, Reservation_fails = 4153
L2_cache_bank[24]: Access = 220403, Miss = 39328, Miss_rate = 0.178, Pending_hits = 288, Reservation_fails = 4773
L2_cache_bank[25]: Access = 217286, Miss = 39666, Miss_rate = 0.183, Pending_hits = 456, Reservation_fails = 8631
L2_cache_bank[26]: Access = 219927, Miss = 39544, Miss_rate = 0.180, Pending_hits = 318, Reservation_fails = 7794
L2_cache_bank[27]: Access = 227431, Miss = 39626, Miss_rate = 0.174, Pending_hits = 378, Reservation_fails = 2957
L2_cache_bank[28]: Access = 218666, Miss = 39510, Miss_rate = 0.181, Pending_hits = 278, Reservation_fails = 4494
L2_cache_bank[29]: Access = 225249, Miss = 39492, Miss_rate = 0.175, Pending_hits = 274, Reservation_fails = 3371
L2_cache_bank[30]: Access = 213576, Miss = 39558, Miss_rate = 0.185, Pending_hits = 346, Reservation_fails = 6272
L2_cache_bank[31]: Access = 219511, Miss = 39641, Miss_rate = 0.181, Pending_hits = 377, Reservation_fails = 6820
L2_cache_bank[32]: Access = 217444, Miss = 39371, Miss_rate = 0.181, Pending_hits = 249, Reservation_fails = 662
L2_cache_bank[33]: Access = 224138, Miss = 39486, Miss_rate = 0.176, Pending_hits = 332, Reservation_fails = 7944
L2_cache_bank[34]: Access = 216691, Miss = 39360, Miss_rate = 0.182, Pending_hits = 269, Reservation_fails = 6031
L2_cache_bank[35]: Access = 219680, Miss = 39441, Miss_rate = 0.180, Pending_hits = 342, Reservation_fails = 6475
L2_cache_bank[36]: Access = 217065, Miss = 39471, Miss_rate = 0.182, Pending_hits = 348, Reservation_fails = 1642
L2_cache_bank[37]: Access = 215410, Miss = 39301, Miss_rate = 0.182, Pending_hits = 320, Reservation_fails = 8530
L2_cache_bank[38]: Access = 218979, Miss = 39541, Miss_rate = 0.181, Pending_hits = 316, Reservation_fails = 3512
L2_cache_bank[39]: Access = 224116, Miss = 39516, Miss_rate = 0.176, Pending_hits = 324, Reservation_fails = 5653
L2_cache_bank[40]: Access = 231431, Miss = 39574, Miss_rate = 0.171, Pending_hits = 366, Reservation_fails = 5698
L2_cache_bank[41]: Access = 221947, Miss = 39467, Miss_rate = 0.178, Pending_hits = 288, Reservation_fails = 709
L2_cache_bank[42]: Access = 216610, Miss = 39617, Miss_rate = 0.183, Pending_hits = 275, Reservation_fails = 1404
L2_cache_bank[43]: Access = 221939, Miss = 39444, Miss_rate = 0.178, Pending_hits = 308, Reservation_fails = 4295
L2_cache_bank[44]: Access = 217935, Miss = 39521, Miss_rate = 0.181, Pending_hits = 291, Reservation_fails = 5164
L2_cache_bank[45]: Access = 226869, Miss = 39552, Miss_rate = 0.174, Pending_hits = 280, Reservation_fails = 3338
L2_cache_bank[46]: Access = 217729, Miss = 39526, Miss_rate = 0.182, Pending_hits = 275, Reservation_fails = 1144
L2_cache_bank[47]: Access = 216288, Miss = 39370, Miss_rate = 0.182, Pending_hits = 300, Reservation_fails = 4654
L2_total_cache_accesses = 10632191
L2_total_cache_misses = 1896303
L2_total_cache_miss_rate = 0.1784
L2_total_cache_pending_hits = 15258
L2_total_cache_reservation_fails = 220578
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8452921
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15164
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 486143
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 219672
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 1226315
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 152
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 127
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 1
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 264801
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 45951
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 137856
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 2756
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 88
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 9
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 779
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 27
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 10180543
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 160
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 448608
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 2880
L2_total_cache_reservation_fail_breakdown:
	L2_cache_stats_fail_breakdown[GLOBAL_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 219672
	L2_cache_stats_fail_breakdown[CONST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 127
	L2_cache_stats_fail_breakdown[INST_ACC_R][MSHR_MERGE_ENRTY_FAIL] = 779
L2_cache_data_port_util = 0.104
L2_cache_fill_port_util = 0.020

icnt_total_pkts_mem_to_simt=10632191
icnt_total_pkts_simt_to_mem=10629951
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.03094
	minimum = 5
	maximum = 111
Network latency average = 5.85204
	minimum = 5
	maximum = 105
Slowest packet = 21039275
Flit latency average = 5.85204
	minimum = 5
	maximum = 105
Slowest flit = 21242712
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.291337
	minimum = 0.266088 (at node 50)
	maximum = 0.32918 (at node 2)
Accepted packet rate average = 0.291337
	minimum = 0.266088 (at node 50)
	maximum = 0.32918 (at node 2)
Injected flit rate average = 0.291337
	minimum = 0.266088 (at node 50)
	maximum = 0.32918 (at node 2)
Accepted flit rate average= 0.291337
	minimum = 0.266088 (at node 50)
	maximum = 0.32918 (at node 2)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.6515 (11 samples)
	minimum = 5 (11 samples)
	maximum = 272.636 (11 samples)
Network latency average = 5.47181 (11 samples)
	minimum = 5 (11 samples)
	maximum = 268.273 (11 samples)
Flit latency average = 5.47181 (11 samples)
	minimum = 5 (11 samples)
	maximum = 268.273 (11 samples)
Fragmentation average = 0 (11 samples)
	minimum = 0 (11 samples)
	maximum = 0 (11 samples)
Injected packet rate average = 0.213159 (11 samples)
	minimum = 0.192088 (11 samples)
	maximum = 0.247447 (11 samples)
Accepted packet rate average = 0.213159 (11 samples)
	minimum = 0.192088 (11 samples)
	maximum = 0.247692 (11 samples)
Injected flit rate average = 0.213159 (11 samples)
	minimum = 0.192088 (11 samples)
	maximum = 0.247447 (11 samples)
Accepted flit rate average = 0.213159 (11 samples)
	minimum = 0.192088 (11 samples)
	maximum = 0.247692 (11 samples)
Injected packet size average = 1 (11 samples)
Accepted packet size average = 1 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 19 hrs, 57 min, 43 sec (71863 sec)
gpgpu_simulation_rate = 2286 (inst/sec)
gpgpu_simulation_rate = 24 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
kernel time = 71859980.368137 ms
kernel + memcpy time = 71862610.245943 ms
GPGPU-Sim: *** exit detected ***
