#Timing report of worst 30 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

#Path 1
Startpoint: delay_dff_Q_26.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_26.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                Incr      Path
-----------------------------------------------------------------------------------
clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                            0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                     14.081    14.081
delay_dff_Q_26.QZ[0] (Q_FRAG) [clock-to-output]                     1.393    15.474
delay_dff_Q_9_D_LUT4_O.c_frag.BSL[0] (C_FRAG)                       2.508    17.982
delay_dff_Q_9_D_LUT4_O.c_frag.CZ[0] (C_FRAG)                        1.041    19.023
delay_dff_Q_26.QD[0] (Q_FRAG)                                       0.000    19.023
data arrival time                                                            19.023

clock clk (rise edge)                                               0.000     0.000
clock source latency                                                0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                            0.000     0.000
delay_dff_Q_26.QCK[0] (Q_FRAG)                                     14.081    14.081
clock uncertainty                                                   0.000    14.081
cell hold time                                                      0.571    14.652
data required time                                                           14.652
-----------------------------------------------------------------------------------
data required time                                                          -14.652
data arrival time                                                            19.023
-----------------------------------------------------------------------------------
slack (MET)                                                                   4.371


#Path 2
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_2.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                              12.799    12.799
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                              1.393    14.192
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       2.325    16.517
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.852    17.369
delay_dff_Q_9_D_LUT3_O.t_frag.XAB[0] (T_FRAG)                               2.591    19.960
delay_dff_Q_9_D_LUT3_O.t_frag.XZ[0] (T_FRAG)                                0.909    20.869
delay_dff_Q_2.QD[0] (Q_FRAG)                                                0.000    20.869
data arrival time                                                                    20.869

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                              12.799    12.799
clock uncertainty                                                           0.000    12.799
cell hold time                                                              0.571    13.370
data required time                                                                   13.370
-------------------------------------------------------------------------------------------
data required time                                                                  -13.370
data arrival time                                                                    20.869
-------------------------------------------------------------------------------------------
slack (MET)                                                                           7.499


#Path 3
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_21.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                              12.799    12.799
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                              1.393    14.192
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       2.325    16.517
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.852    17.369
delay_dff_Q_9_D_LUT4_O_17.c_frag.TAB[0] (C_FRAG)                            3.776    21.145
delay_dff_Q_9_D_LUT4_O_17.c_frag.CZ[0] (C_FRAG)                             0.987    22.132
delay_dff_Q_21.QD[0] (Q_FRAG)                                               0.000    22.132
data arrival time                                                                    22.132

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
delay_dff_Q_21.QCK[0] (Q_FRAG)                                             13.947    13.947
clock uncertainty                                                           0.000    13.947
cell hold time                                                              0.571    14.518
data required time                                                                   14.518
-------------------------------------------------------------------------------------------
data required time                                                                  -14.518
data arrival time                                                                    22.132
-------------------------------------------------------------------------------------------
slack (MET)                                                                           7.614


#Path 4
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_20.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                              12.799    12.799
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                              1.393    14.192
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       2.325    16.517
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.852    17.369
delay_dff_Q_9_D_LUT4_O_16.c_frag.BAB[0] (C_FRAG)                            4.231    21.600
delay_dff_Q_9_D_LUT4_O_16.c_frag.CZ[0] (C_FRAG)                             0.909    22.509
delay_dff_Q_20.QD[0] (Q_FRAG)                                               0.000    22.509
data arrival time                                                                    22.509

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
delay_dff_Q_20.QCK[0] (Q_FRAG)                                             14.077    14.077
clock uncertainty                                                           0.000    14.077
cell hold time                                                              0.571    14.648
data required time                                                                   14.648
-------------------------------------------------------------------------------------------
data required time                                                                  -14.648
data arrival time                                                                    22.509
-------------------------------------------------------------------------------------------
slack (MET)                                                                           7.861


#Path 5
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_13.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                              12.799    12.799
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                              1.393    14.192
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       2.325    16.517
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.852    17.369
delay_dff_Q_9_D_LUT4_O_9.c_frag.BAB[0] (C_FRAG)                             3.503    20.873
delay_dff_Q_9_D_LUT4_O_9.c_frag.CZ[0] (C_FRAG)                              0.909    21.782
delay_dff_Q_13.QD[0] (Q_FRAG)                                               0.000    21.782
data arrival time                                                                    21.782

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
delay_dff_Q_13.QCK[0] (Q_FRAG)                                             13.143    13.143
clock uncertainty                                                           0.000    13.143
cell hold time                                                              0.571    13.714
data required time                                                                   13.714
-------------------------------------------------------------------------------------------
data required time                                                                  -13.714
data arrival time                                                                    21.782
-------------------------------------------------------------------------------------------
slack (MET)                                                                           8.068


#Path 6
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_22.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                              12.799    12.799
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                              1.393    14.192
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       2.325    16.517
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.852    17.369
delay_dff_Q_9_D_LUT4_O_18.c_frag.BAB[0] (C_FRAG)                            4.507    21.876
delay_dff_Q_9_D_LUT4_O_18.c_frag.CZ[0] (C_FRAG)                             0.909    22.785
delay_dff_Q_22.QD[0] (Q_FRAG)                                               0.000    22.785
data arrival time                                                                    22.785

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
delay_dff_Q_22.QCK[0] (Q_FRAG)                                             14.102    14.102
clock uncertainty                                                           0.000    14.102
cell hold time                                                              0.571    14.673
data required time                                                                   14.673
-------------------------------------------------------------------------------------------
data required time                                                                  -14.673
data arrival time                                                                    22.785
-------------------------------------------------------------------------------------------
slack (MET)                                                                           8.112


#Path 7
Startpoint: delay_dff_Q_4.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_4.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                        0.000     0.000
delay_dff_Q_4.QCK[0] (Q_FRAG)                                                  12.176    12.176
delay_dff_Q_4.QZ[0] (Q_FRAG) [clock-to-output]                                  1.393    13.568
delay_dff_Q_9_D_LUT3_O_2_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       2.422    15.990
delay_dff_Q_9_D_LUT3_O_2_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.975    16.965
delay_dff_Q_9_D_LUT3_O_2.t_frag.XA2[0] (T_FRAG)                                 2.475    19.440
delay_dff_Q_9_D_LUT3_O_2.t_frag.XZ[0] (T_FRAG)                                  1.435    20.874
delay_dff_Q_4.QD[0] (Q_FRAG)                                                    0.000    20.874
data arrival time                                                                        20.874

clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                        0.000     0.000
delay_dff_Q_4.QCK[0] (Q_FRAG)                                                  12.176    12.176
clock uncertainty                                                               0.000    12.176
cell hold time                                                                  0.571    12.747
data required time                                                                       12.747
-----------------------------------------------------------------------------------------------
data required time                                                                      -12.747
data arrival time                                                                        20.874
-----------------------------------------------------------------------------------------------
slack (MET)                                                                               8.127


#Path 8
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_14.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                              12.799    12.799
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                              1.393    14.192
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       2.325    16.517
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.852    17.369
delay_dff_Q_9_D_LUT4_O_10.c_frag.BAB[0] (C_FRAG)                            5.182    22.551
delay_dff_Q_9_D_LUT4_O_10.c_frag.CZ[0] (C_FRAG)                             0.909    23.460
delay_dff_Q_14.QD[0] (Q_FRAG)                                               0.000    23.460
data arrival time                                                                    23.460

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
delay_dff_Q_14.QCK[0] (Q_FRAG)                                             14.757    14.757
clock uncertainty                                                           0.000    14.757
cell hold time                                                              0.571    15.328
data required time                                                                   15.328
-------------------------------------------------------------------------------------------
data required time                                                                  -15.328
data arrival time                                                                    23.460
-------------------------------------------------------------------------------------------
slack (MET)                                                                           8.132


#Path 9
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_24.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                              12.799    12.799
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                              1.393    14.192
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       2.325    16.517
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.852    17.369
delay_dff_Q_9_D_LUT4_O_20.c_frag.BAB[0] (C_FRAG)                            5.167    22.536
delay_dff_Q_9_D_LUT4_O_20.c_frag.CZ[0] (C_FRAG)                             0.909    23.446
delay_dff_Q_24.QD[0] (Q_FRAG)                                               0.000    23.446
data arrival time                                                                    23.446

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
delay_dff_Q_24.QCK[0] (Q_FRAG)                                             14.688    14.688
clock uncertainty                                                           0.000    14.688
cell hold time                                                              0.571    15.259
data required time                                                                   15.259
-------------------------------------------------------------------------------------------
data required time                                                                  -15.259
data arrival time                                                                    23.446
-------------------------------------------------------------------------------------------
slack (MET)                                                                           8.186


#Path 10
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_10.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                              12.799    12.799
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                              1.393    14.192
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       2.325    16.517
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.852    17.369
delay_dff_Q_9_D_LUT4_O_6.c_frag.BAB[0] (C_FRAG)                             3.449    20.818
delay_dff_Q_9_D_LUT4_O_6.c_frag.CZ[0] (C_FRAG)                              0.909    21.727
delay_dff_Q_10.QD[0] (Q_FRAG)                                               0.000    21.727
data arrival time                                                                    21.727

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
delay_dff_Q_10.QCK[0] (Q_FRAG)                                             12.968    12.968
clock uncertainty                                                           0.000    12.968
cell hold time                                                              0.571    13.539
data required time                                                                   13.539
-------------------------------------------------------------------------------------------
data required time                                                                  -13.539
data arrival time                                                                    21.727
-------------------------------------------------------------------------------------------
slack (MET)                                                                           8.189


#Path 11
Startpoint: delay_dff_Q_3.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_3.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                        0.000     0.000
delay_dff_Q_3.QCK[0] (Q_FRAG)                                                  11.382    11.382
delay_dff_Q_3.QZ[0] (Q_FRAG) [clock-to-output]                                  1.393    12.775
delay_dff_Q_9_D_LUT3_O_1_I0_LUT3_O.t_frag.XB1[0] (T_FRAG)                       2.324    15.099
delay_dff_Q_9_D_LUT3_O_1_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.333    16.432
delay_dff_Q_9_D_LUT3_O_1.t_frag.XA2[0] (T_FRAG)                                 2.342    18.773
delay_dff_Q_9_D_LUT3_O_1.t_frag.XZ[0] (T_FRAG)                                  1.435    20.208
delay_dff_Q_3.QD[0] (Q_FRAG)                                                    0.000    20.208
data arrival time                                                                        20.208

clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                        0.000     0.000
delay_dff_Q_3.QCK[0] (Q_FRAG)                                                  11.382    11.382
clock uncertainty                                                               0.000    11.382
cell hold time                                                                  0.571    11.953
data required time                                                                       11.953
-----------------------------------------------------------------------------------------------
data required time                                                                      -11.953
data arrival time                                                                        20.208
-----------------------------------------------------------------------------------------------
slack (MET)                                                                               8.254


#Path 12
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_15.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                              12.799    12.799
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                              1.393    14.192
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       2.325    16.517
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.852    17.369
delay_dff_Q_9_D_LUT4_O_11.c_frag.TAB[0] (C_FRAG)                            3.910    21.279
delay_dff_Q_9_D_LUT4_O_11.c_frag.CZ[0] (C_FRAG)                             0.987    22.266
delay_dff_Q_15.QD[0] (Q_FRAG)                                               0.000    22.266
data arrival time                                                                    22.266

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
delay_dff_Q_15.QCK[0] (Q_FRAG)                                             13.136    13.136
clock uncertainty                                                           0.000    13.136
cell hold time                                                              0.571    13.707
data required time                                                                   13.707
-------------------------------------------------------------------------------------------
data required time                                                                  -13.707
data arrival time                                                                    22.266
-------------------------------------------------------------------------------------------
slack (MET)                                                                           8.559


#Path 13
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_25.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                              12.799    12.799
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                              1.393    14.192
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       2.325    16.517
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.852    17.369
delay_dff_Q_9_D_LUT4_O_21.c_frag.TAB[0] (C_FRAG)                            4.913    22.282
delay_dff_Q_9_D_LUT4_O_21.c_frag.CZ[0] (C_FRAG)                             0.987    23.269
delay_dff_Q_25.QD[0] (Q_FRAG)                                               0.000    23.269
data arrival time                                                                    23.269

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
delay_dff_Q_25.QCK[0] (Q_FRAG)                                             14.052    14.052
clock uncertainty                                                           0.000    14.052
cell hold time                                                              0.571    14.623
data required time                                                                   14.623
-------------------------------------------------------------------------------------------
data required time                                                                  -14.623
data arrival time                                                                    23.269
-------------------------------------------------------------------------------------------
slack (MET)                                                                           8.646


#Path 14
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_11.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                              12.799    12.799
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                              1.393    14.192
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       2.325    16.517
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.852    17.369
delay_dff_Q_9_D_LUT4_O_7.c_frag.BAB[0] (C_FRAG)                             4.218    21.587
delay_dff_Q_9_D_LUT4_O_7.c_frag.CZ[0] (C_FRAG)                              0.909    22.496
delay_dff_Q_11.QD[0] (Q_FRAG)                                               0.000    22.496
data arrival time                                                                    22.496

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
delay_dff_Q_11.QCK[0] (Q_FRAG)                                             13.036    13.036
clock uncertainty                                                           0.000    13.036
cell hold time                                                              0.571    13.607
data required time                                                                   13.607
-------------------------------------------------------------------------------------------
data required time                                                                  -13.607
data arrival time                                                                    22.496
-------------------------------------------------------------------------------------------
slack (MET)                                                                           8.889


#Path 15
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_19.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                              12.799    12.799
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                              1.393    14.192
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       2.325    16.517
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.852    17.369
delay_dff_Q_9_D_LUT4_O_15.c_frag.BAB[0] (C_FRAG)                            5.079    22.448
delay_dff_Q_9_D_LUT4_O_15.c_frag.CZ[0] (C_FRAG)                             0.909    23.357
delay_dff_Q_19.QD[0] (Q_FRAG)                                               0.000    23.357
data arrival time                                                                    23.357

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
delay_dff_Q_19.QCK[0] (Q_FRAG)                                             13.897    13.897
clock uncertainty                                                           0.000    13.897
cell hold time                                                              0.571    14.467
data required time                                                                   14.467
-------------------------------------------------------------------------------------------
data required time                                                                  -14.467
data arrival time                                                                    23.357
-------------------------------------------------------------------------------------------
slack (MET)                                                                           8.889


#Path 16
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_12.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                              12.799    12.799
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                              1.393    14.192
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       2.325    16.517
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.852    17.369
delay_dff_Q_9_D_LUT4_O_8.c_frag.BAB[0] (C_FRAG)                             4.272    21.641
delay_dff_Q_9_D_LUT4_O_8.c_frag.CZ[0] (C_FRAG)                              0.909    22.550
delay_dff_Q_12.QD[0] (Q_FRAG)                                               0.000    22.550
data arrival time                                                                    22.550

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
delay_dff_Q_12.QCK[0] (Q_FRAG)                                             13.087    13.087
clock uncertainty                                                           0.000    13.087
cell hold time                                                              0.571    13.658
data required time                                                                   13.658
-------------------------------------------------------------------------------------------
data required time                                                                  -13.658
data arrival time                                                                    22.550
-------------------------------------------------------------------------------------------
slack (MET)                                                                           8.893


#Path 17
Startpoint: delay_dff_Q_23.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_23.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                         0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                  13.221    13.221
delay_dff_Q_23.QZ[0] (Q_FRAG) [clock-to-output]                                  1.393    14.613
delay_dff_Q_9_D_LUT4_O_19_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       2.965    17.579
delay_dff_Q_9_D_LUT4_O_19_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.975    18.553
delay_dff_Q_9_D_LUT4_O_19.c_frag.BB2[0] (C_FRAG)                                 3.094    21.647
delay_dff_Q_9_D_LUT4_O_19.c_frag.CZ[0] (C_FRAG)                                  1.378    23.026
delay_dff_Q_23.QD[0] (Q_FRAG)                                                    0.000    23.026
data arrival time                                                                         23.026

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                         0.000     0.000
delay_dff_Q_23.QCK[0] (Q_FRAG)                                                  13.221    13.221
clock uncertainty                                                                0.000    13.221
cell hold time                                                                   0.571    13.791
data required time                                                                        13.791
------------------------------------------------------------------------------------------------
data required time                                                                       -13.791
data arrival time                                                                         23.026
------------------------------------------------------------------------------------------------
slack (MET)                                                                                9.234


#Path 18
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_17.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                              12.799    12.799
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                              1.393    14.192
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       2.325    16.517
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.852    17.369
delay_dff_Q_9_D_LUT4_O_13.c_frag.TAB[0] (C_FRAG)                            6.020    23.390
delay_dff_Q_9_D_LUT4_O_13.c_frag.CZ[0] (C_FRAG)                             0.987    24.377
delay_dff_Q_17.QD[0] (Q_FRAG)                                               0.000    24.377
data arrival time                                                                    24.377

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
delay_dff_Q_17.QCK[0] (Q_FRAG)                                             14.107    14.107
clock uncertainty                                                           0.000    14.107
cell hold time                                                              0.571    14.678
data required time                                                                   14.678
-------------------------------------------------------------------------------------------
data required time                                                                  -14.678
data arrival time                                                                    24.377
-------------------------------------------------------------------------------------------
slack (MET)                                                                           9.698


#Path 19
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_6.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                              12.799    12.799
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                              1.393    14.192
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       2.325    16.517
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.852    17.369
delay_dff_Q_9_D_LUT4_O_2.c_frag.TAB[0] (C_FRAG)                             3.081    20.450
delay_dff_Q_9_D_LUT4_O_2.c_frag.CZ[0] (C_FRAG)                              0.987    21.437
delay_dff_Q_6.QD[0] (Q_FRAG)                                                0.000    21.437
data arrival time                                                                    21.437

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
delay_dff_Q_6.QCK[0] (Q_FRAG)                                              11.149    11.149
clock uncertainty                                                           0.000    11.149
cell hold time                                                              0.571    11.720
data required time                                                                   11.720
-------------------------------------------------------------------------------------------
data required time                                                                  -11.720
data arrival time                                                                    21.437
-------------------------------------------------------------------------------------------
slack (MET)                                                                           9.718


#Path 20
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_7.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                              12.799    12.799
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                              1.393    14.192
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       2.325    16.517
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.852    17.369
delay_dff_Q_9_D_LUT4_O_3.c_frag.BAB[0] (C_FRAG)                             3.427    20.796
delay_dff_Q_9_D_LUT4_O_3.c_frag.CZ[0] (C_FRAG)                              0.909    21.705
delay_dff_Q_7.QD[0] (Q_FRAG)                                                0.000    21.705
data arrival time                                                                    21.705

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
delay_dff_Q_7.QCK[0] (Q_FRAG)                                              11.410    11.410
clock uncertainty                                                           0.000    11.410
cell hold time                                                              0.571    11.981
data required time                                                                   11.981
-------------------------------------------------------------------------------------------
data required time                                                                  -11.981
data arrival time                                                                    21.705
-------------------------------------------------------------------------------------------
slack (MET)                                                                           9.724


#Path 21
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_18.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                              12.799    12.799
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                              1.393    14.192
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       2.325    16.517
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.852    17.369
delay_dff_Q_9_D_LUT4_O_14.c_frag.TAB[0] (C_FRAG)                            4.889    22.258
delay_dff_Q_9_D_LUT4_O_14.c_frag.CZ[0] (C_FRAG)                             0.987    23.245
delay_dff_Q_18.QD[0] (Q_FRAG)                                               0.000    23.245
data arrival time                                                                    23.245

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
delay_dff_Q_18.QCK[0] (Q_FRAG)                                             12.870    12.870
clock uncertainty                                                           0.000    12.870
cell hold time                                                              0.571    13.441
data required time                                                                   13.441
-------------------------------------------------------------------------------------------
data required time                                                                  -13.441
data arrival time                                                                    23.245
-------------------------------------------------------------------------------------------
slack (MET)                                                                           9.804


#Path 22
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_9.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                              12.799    12.799
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                              1.393    14.192
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       2.325    16.517
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.852    17.369
delay_dff_Q_9_D_LUT4_O_5.c_frag.BAB[0] (C_FRAG)                             4.387    21.756
delay_dff_Q_9_D_LUT4_O_5.c_frag.CZ[0] (C_FRAG)                              0.909    22.666
delay_dff_Q_9.QD[0] (Q_FRAG)                                                0.000    22.666
data arrival time                                                                    22.666

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
delay_dff_Q_9.QCK[0] (Q_FRAG)                                              12.276    12.276
clock uncertainty                                                           0.000    12.276
cell hold time                                                              0.571    12.847
data required time                                                                   12.847
-------------------------------------------------------------------------------------------
data required time                                                                  -12.847
data arrival time                                                                    22.666
-------------------------------------------------------------------------------------------
slack (MET)                                                                           9.819


#Path 23
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_8.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                              12.799    12.799
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                              1.393    14.192
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       2.325    16.517
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.852    17.369
delay_dff_Q_9_D_LUT4_O_4.c_frag.TAB[0] (C_FRAG)                             3.692    21.062
delay_dff_Q_9_D_LUT4_O_4.c_frag.CZ[0] (C_FRAG)                              0.987    22.049
delay_dff_Q_8.QD[0] (Q_FRAG)                                                0.000    22.049
data arrival time                                                                    22.049

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
delay_dff_Q_8.QCK[0] (Q_FRAG)                                              11.460    11.460
clock uncertainty                                                           0.000    11.460
cell hold time                                                              0.571    12.031
data required time                                                                   12.031
-------------------------------------------------------------------------------------------
data required time                                                                  -12.031
data arrival time                                                                    22.049
-------------------------------------------------------------------------------------------
slack (MET)                                                                          10.018


#Path 24
Startpoint: delay_dff_Q_16.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_16.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                         0.000     0.000
delay_dff_Q_16.QCK[0] (Q_FRAG)                                                  11.176    11.176
delay_dff_Q_16.QZ[0] (Q_FRAG) [clock-to-output]                                  1.393    12.569
delay_dff_Q_9_D_LUT4_O_12_I0_LUT2_O.t_frag.XSL[0] (T_FRAG)                       2.999    15.567
delay_dff_Q_9_D_LUT4_O_12_I0_LUT2_O.t_frag.XZ[0] (T_FRAG)                        1.041    16.609
delay_dff_Q_9_D_LUT4_O_12.c_frag.BB2[0] (C_FRAG)                                 4.659    21.267
delay_dff_Q_9_D_LUT4_O_12.c_frag.CZ[0] (C_FRAG)                                  1.378    22.646
delay_dff_Q_16.QD[0] (Q_FRAG)                                                    0.000    22.646
data arrival time                                                                         22.646

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                         0.000     0.000
delay_dff_Q_16.QCK[0] (Q_FRAG)                                                  11.176    11.176
clock uncertainty                                                                0.000    11.176
cell hold time                                                                   0.571    11.747
data required time                                                                        11.747
------------------------------------------------------------------------------------------------
data required time                                                                       -11.747
data arrival time                                                                         22.646
------------------------------------------------------------------------------------------------
slack (MET)                                                                               10.899


#Path 25
Startpoint: delay_dff_Q_5.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : delay_dff_Q_5.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                            Incr      Path
-----------------------------------------------------------------------------------------------
clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                        0.000     0.000
delay_dff_Q_5.QCK[0] (Q_FRAG)                                                  10.316    10.316
delay_dff_Q_5.QZ[0] (Q_FRAG) [clock-to-output]                                  1.393    11.708
delay_dff_Q_9_D_LUT4_O_1_I0_LUT3_O.t_frag.XB2[0] (T_FRAG)                       2.795    14.504
delay_dff_Q_9_D_LUT4_O_1_I0_LUT3_O.t_frag.XZ[0] (T_FRAG)                        1.378    15.882
delay_dff_Q_9_D_LUT4_O_1.c_frag.BB2[0] (C_FRAG)                                 4.612    20.494
delay_dff_Q_9_D_LUT4_O_1.c_frag.CZ[0] (C_FRAG)                                  1.378    21.873
delay_dff_Q_5.QD[0] (Q_FRAG)                                                    0.000    21.873
data arrival time                                                                        21.873

clock clk (rise edge)                                                           0.000     0.000
clock source latency                                                            0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                        0.000     0.000
delay_dff_Q_5.QCK[0] (Q_FRAG)                                                  10.316    10.316
clock uncertainty                                                               0.000    10.316
cell hold time                                                                  0.571    10.887
data required time                                                                       10.887
-----------------------------------------------------------------------------------------------
data required time                                                                      -10.887
data arrival time                                                                        21.873
-----------------------------------------------------------------------------------------------
slack (MET)                                                                              10.986


#Path 26
Startpoint: delay_dff_Q_2.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : led_dffe_Q.QEN[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                                        Incr      Path
-------------------------------------------------------------------------------------------
clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
delay_dff_Q_2.QCK[0] (Q_FRAG)                                              12.799    12.799
delay_dff_Q_2.QZ[0] (Q_FRAG) [clock-to-output]                              1.393    14.192
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XAB[0] (T_FRAG)                       2.325    16.517
led_dffe_Q_EN_LUT3_O_I1_LUT2_O.t_frag.XZ[0] (T_FRAG)                        0.852    17.369
led_dffe_Q_EN_LUT3_O.t_frag.XSL[0] (T_FRAG)                                 3.468    20.837
led_dffe_Q_EN_LUT3_O.t_frag.XZ[0] (T_FRAG)                                  1.041    21.878
led_dffe_Q.QEN[0] (Q_FRAG)                                                  4.770    26.648
data arrival time                                                                    26.648

clock clk (rise edge)                                                       0.000     0.000
clock source latency                                                        0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                    0.000     0.000
led_dffe_Q.QCK[0] (Q_FRAG)                                                 13.526    13.526
clock uncertainty                                                           0.000    13.526
cell hold time                                                             -0.394    13.132
data required time                                                                   13.132
-------------------------------------------------------------------------------------------
data required time                                                                  -13.132
data arrival time                                                                    26.648
-------------------------------------------------------------------------------------------
slack (MET)                                                                          13.516


#Path 27
Startpoint: led_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : led_dffe_Q.QD[0] (Q_FRAG clocked by clk)
Path Type : hold

Point                                                             Incr      Path
--------------------------------------------------------------------------------
clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
led_dffe_Q.QCK[0] (Q_FRAG)                                      13.526    13.526
led_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                      1.393    14.919
led_LUT1_I0.f_frag.FS[0] (F_FRAG)                                5.995    20.914
led_LUT1_I0.f_frag.FZ[0] (F_FRAG)                                0.698    21.612
led_dffe_Q.QD[0] (Q_FRAG)                                        6.863    28.475
data arrival time                                                         28.475

clock clk (rise edge)                                            0.000     0.000
clock source latency                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                         0.000     0.000
led_dffe_Q.QCK[0] (Q_FRAG)                                      13.526    13.526
clock uncertainty                                                0.000    13.526
cell hold time                                                   0.571    14.097
data required time                                                        14.097
--------------------------------------------------------------------------------
data required time                                                       -14.097
data arrival time                                                         28.475
--------------------------------------------------------------------------------
slack (MET)                                                               14.378


#Path 28
Startpoint: led_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:redled.outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                                             Incr      Path
------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                         0.000     0.000
led_dffe_Q.QCK[0] (Q_FRAG)                                                      13.526    13.526
led_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                                      1.393    14.919
$iopadmap$helloworldfpga.redled.O_DAT[0] (BIDIR_CELL)                            8.267    23.186
$iopadmap$helloworldfpga.redled.O_PAD_$out[0] (BIDIR_CELL)                       9.726    32.912
out:redled.outpad[0] (.output)                                                   0.000    32.912
data arrival time                                                                         32.912

clock clk (rise edge)                                                            0.000     0.000
clock source latency                                                             0.000     0.000
clock uncertainty                                                                0.000     0.000
output external delay                                                            0.000     0.000
data required time                                                                         0.000
------------------------------------------------------------------------------------------------
data required time                                                                        -0.000
data arrival time                                                                         32.912
------------------------------------------------------------------------------------------------
slack (MET)                                                                               32.912


#Path 29
Startpoint: led_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:greenled.outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                                               Incr      Path
--------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                               0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                           0.000     0.000
led_dffe_Q.QCK[0] (Q_FRAG)                                                        13.526    13.526
led_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                                        1.393    14.919
$iopadmap$helloworldfpga.greenled.O_DAT[0] (BIDIR_CELL)                            9.036    23.955
$iopadmap$helloworldfpga.greenled.O_PAD_$out[0] (BIDIR_CELL)                       9.726    33.681
out:greenled.outpad[0] (.output)                                                   0.000    33.681
data arrival time                                                                           33.681

clock clk (rise edge)                                                              0.000     0.000
clock source latency                                                               0.000     0.000
clock uncertainty                                                                  0.000     0.000
output external delay                                                              0.000     0.000
data required time                                                                           0.000
--------------------------------------------------------------------------------------------------
data required time                                                                          -0.000
data arrival time                                                                           33.681
--------------------------------------------------------------------------------------------------
slack (MET)                                                                                 33.681


#Path 30
Startpoint: led_dffe_Q.QZ[0] (Q_FRAG clocked by clk)
Endpoint  : out:blueled.outpad[0] (.output clocked by clk)
Path Type : hold

Point                                                                              Incr      Path
-------------------------------------------------------------------------------------------------
clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
u_qlal4s3b_cell_macro.Sys_Clk0[0] (ASSP)                                          0.000     0.000
led_dffe_Q.QCK[0] (Q_FRAG)                                                       13.526    13.526
led_dffe_Q.QZ[0] (Q_FRAG) [clock-to-output]                                       1.393    14.919
$iopadmap$helloworldfpga.blueled.O_DAT[0] (BIDIR_CELL)                           10.134    25.053
$iopadmap$helloworldfpga.blueled.O_PAD_$out[0] (BIDIR_CELL)                       9.726    34.779
out:blueled.outpad[0] (.output)                                                   0.000    34.779
data arrival time                                                                          34.779

clock clk (rise edge)                                                             0.000     0.000
clock source latency                                                              0.000     0.000
clock uncertainty                                                                 0.000     0.000
output external delay                                                             0.000     0.000
data required time                                                                          0.000
-------------------------------------------------------------------------------------------------
data required time                                                                         -0.000
data arrival time                                                                          34.779
-------------------------------------------------------------------------------------------------
slack (MET)                                                                                34.779


#End of timing report
