
Started : "Simulate Behavioral Model".

Determining files marked for global include in the design...
Running fuse...
Command Line: fuse -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/altobes/Documents/Rose/CompArch1/Project/SemiFinal/work/top_level_testing_isim_beh.exe -prj C:/Users/altobes/Documents/Rose/CompArch1/Project/SemiFinal/work/top_level_testing_beh.prj work.top_level_testing work.glbl {}
Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Users/altobes/Documents/Rose/CompArch1/Project/SemiFinal/work/top_level_testing_isim_beh.exe -prj C:/Users/altobes/Documents/Rose/CompArch1/Project/SemiFinal/work/top_level_testing_beh.prj work.top_level_testing work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 12
Turning on mult-threading, number of parallel sub-compilation jobs: 24 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/altobes/Documents/Rose/CompArch1/Project/SemiFinal/work/../subModule.v" into library work
Analyzing Verilog file "C:/Users/altobes/Documents/Rose/CompArch1/Project/SemiFinal/work/../register_module.v" into library work
Analyzing Verilog file "C:/Users/altobes/Documents/Rose/CompArch1/Project/SemiFinal/work/../mux32x1x16.v" into library work
Analyzing Verilog file "C:/Users/altobes/Documents/Rose/CompArch1/Project/SemiFinal/work/../greater_than.v" into library work
Analyzing Verilog file "C:/Users/altobes/Documents/Rose/CompArch1/Project/SemiFinal/work/../equal_to_zero.v" into library work
Analyzing Verilog file "C:/Users/altobes/Documents/Rose/CompArch1/Project/SemiFinal/work/../equal_to_one.v" into library work
Analyzing Verilog file "C:/Users/altobes/Documents/Rose/CompArch1/Project/SemiFinal/work/../add_one.v" into library work
Analyzing Verilog file "C:/Users/altobes/Documents/Rose/CompArch1/Project/SemiFinal/work/../reg_testing.v" into library work
Analyzing Verilog file "C:/Users/altobes/Documents/Rose/CompArch1/Project/SemiFinal/work/../datapath_section3.v" into library work
Analyzing Verilog file "C:/Users/altobes/Documents/Rose/CompArch1/Project/SemiFinal/work/../datapath_section2.v" into library work
Analyzing Verilog file "C:/Users/altobes/Documents/Rose/CompArch1/Project/SemiFinal/work/../control.v" into library work
Analyzing Verilog file "C:/Users/altobes/Documents/Rose/CompArch1/Project/SemiFinal/work/../top_level.v" into library work
Analyzing Verilog file "C:/Users/altobes/Documents/Rose/CompArch1/Project/SemiFinal/work/../top_level_testing.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module mux32x1x16
Compiling module register
Compiling module datapath_section1
Compiling module equal_to_zero
Compiling module equal_to_one
Compiling module greater_than
Compiling module subModule
Compiling module datapath_section2
Compiling module add_one
Compiling module datapath_section3
Compiling module control
Compiling module top_level
Compiling module top_level_testing
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 14 Verilog Units
Built simulation executable C:/Users/altobes/Documents/Rose/CompArch1/Project/SemiFinal/work/top_level_testing_isim_beh.exe
Fuse Memory Usage: 28392 KB
Fuse CPU Usage: 625 ms
Launching ISim simulation engine GUI...
"C:/Users/altobes/Documents/Rose/CompArch1/Project/SemiFinal/work/top_level_testing_isim_beh.exe" -intstyle ise -gui -tclbatch isim.cmd  -wdb "C:/Users/altobes/Documents/Rose/CompArch1/Project/SemiFinal/work/top_level_testing_isim_beh.wdb"
ISim simulation engine GUI launched successfully

Process "Simulate Behavioral Model" completed successfully
