
Bai3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000568c  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00004344  08005814  08005814  00015814  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009b58  08009b58  00020030  2**0
                  CONTENTS
  4 .ARM          00000008  08009b58  08009b58  00019b58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009b60  08009b60  00020030  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009b60  08009b60  00019b60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08009b64  08009b64  00019b64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000030  20000000  08009b68  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020030  2**0
                  CONTENTS
 10 .bss          00000260  20000030  20000030  00020030  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000290  20000290  00020030  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020030  2**0
                  CONTENTS, READONLY
 13 .debug_info   00013c4e  00000000  00000000  00020060  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00002e3b  00000000  00000000  00033cae  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000ef8  00000000  00000000  00036af0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000d78  00000000  00000000  000379e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000229e9  00000000  00000000  00038760  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00012942  00000000  00000000  0005b149  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000cd1c7  00000000  00000000  0006da8b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  0013ac52  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00003d60  00000000  00000000  0013aca8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000030 	.word	0x20000030
 80001a4:	00000000 	.word	0x00000000
 80001a8:	080057fc 	.word	0x080057fc

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000034 	.word	0x20000034
 80001c4:	080057fc 	.word	0x080057fc

080001c8 <__aeabi_drsub>:
 80001c8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001cc:	e002      	b.n	80001d4 <__adddf3>
 80001ce:	bf00      	nop

080001d0 <__aeabi_dsub>:
 80001d0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001d4 <__adddf3>:
 80001d4:	b530      	push	{r4, r5, lr}
 80001d6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001da:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001de:	ea94 0f05 	teq	r4, r5
 80001e2:	bf08      	it	eq
 80001e4:	ea90 0f02 	teqeq	r0, r2
 80001e8:	bf1f      	itttt	ne
 80001ea:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ee:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001f2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001f6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001fa:	f000 80e2 	beq.w	80003c2 <__adddf3+0x1ee>
 80001fe:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000202:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000206:	bfb8      	it	lt
 8000208:	426d      	neglt	r5, r5
 800020a:	dd0c      	ble.n	8000226 <__adddf3+0x52>
 800020c:	442c      	add	r4, r5
 800020e:	ea80 0202 	eor.w	r2, r0, r2
 8000212:	ea81 0303 	eor.w	r3, r1, r3
 8000216:	ea82 0000 	eor.w	r0, r2, r0
 800021a:	ea83 0101 	eor.w	r1, r3, r1
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	2d36      	cmp	r5, #54	; 0x36
 8000228:	bf88      	it	hi
 800022a:	bd30      	pophi	{r4, r5, pc}
 800022c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000230:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000234:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000238:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800023c:	d002      	beq.n	8000244 <__adddf3+0x70>
 800023e:	4240      	negs	r0, r0
 8000240:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000244:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000248:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800024c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000250:	d002      	beq.n	8000258 <__adddf3+0x84>
 8000252:	4252      	negs	r2, r2
 8000254:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000258:	ea94 0f05 	teq	r4, r5
 800025c:	f000 80a7 	beq.w	80003ae <__adddf3+0x1da>
 8000260:	f1a4 0401 	sub.w	r4, r4, #1
 8000264:	f1d5 0e20 	rsbs	lr, r5, #32
 8000268:	db0d      	blt.n	8000286 <__adddf3+0xb2>
 800026a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800026e:	fa22 f205 	lsr.w	r2, r2, r5
 8000272:	1880      	adds	r0, r0, r2
 8000274:	f141 0100 	adc.w	r1, r1, #0
 8000278:	fa03 f20e 	lsl.w	r2, r3, lr
 800027c:	1880      	adds	r0, r0, r2
 800027e:	fa43 f305 	asr.w	r3, r3, r5
 8000282:	4159      	adcs	r1, r3
 8000284:	e00e      	b.n	80002a4 <__adddf3+0xd0>
 8000286:	f1a5 0520 	sub.w	r5, r5, #32
 800028a:	f10e 0e20 	add.w	lr, lr, #32
 800028e:	2a01      	cmp	r2, #1
 8000290:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000294:	bf28      	it	cs
 8000296:	f04c 0c02 	orrcs.w	ip, ip, #2
 800029a:	fa43 f305 	asr.w	r3, r3, r5
 800029e:	18c0      	adds	r0, r0, r3
 80002a0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002a4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002a8:	d507      	bpl.n	80002ba <__adddf3+0xe6>
 80002aa:	f04f 0e00 	mov.w	lr, #0
 80002ae:	f1dc 0c00 	rsbs	ip, ip, #0
 80002b2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002b6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ba:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002be:	d31b      	bcc.n	80002f8 <__adddf3+0x124>
 80002c0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002c4:	d30c      	bcc.n	80002e0 <__adddf3+0x10c>
 80002c6:	0849      	lsrs	r1, r1, #1
 80002c8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002cc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002d0:	f104 0401 	add.w	r4, r4, #1
 80002d4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002d8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002dc:	f080 809a 	bcs.w	8000414 <__adddf3+0x240>
 80002e0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002e4:	bf08      	it	eq
 80002e6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002ea:	f150 0000 	adcs.w	r0, r0, #0
 80002ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002f2:	ea41 0105 	orr.w	r1, r1, r5
 80002f6:	bd30      	pop	{r4, r5, pc}
 80002f8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002fc:	4140      	adcs	r0, r0
 80002fe:	eb41 0101 	adc.w	r1, r1, r1
 8000302:	3c01      	subs	r4, #1
 8000304:	bf28      	it	cs
 8000306:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800030a:	d2e9      	bcs.n	80002e0 <__adddf3+0x10c>
 800030c:	f091 0f00 	teq	r1, #0
 8000310:	bf04      	itt	eq
 8000312:	4601      	moveq	r1, r0
 8000314:	2000      	moveq	r0, #0
 8000316:	fab1 f381 	clz	r3, r1
 800031a:	bf08      	it	eq
 800031c:	3320      	addeq	r3, #32
 800031e:	f1a3 030b 	sub.w	r3, r3, #11
 8000322:	f1b3 0220 	subs.w	r2, r3, #32
 8000326:	da0c      	bge.n	8000342 <__adddf3+0x16e>
 8000328:	320c      	adds	r2, #12
 800032a:	dd08      	ble.n	800033e <__adddf3+0x16a>
 800032c:	f102 0c14 	add.w	ip, r2, #20
 8000330:	f1c2 020c 	rsb	r2, r2, #12
 8000334:	fa01 f00c 	lsl.w	r0, r1, ip
 8000338:	fa21 f102 	lsr.w	r1, r1, r2
 800033c:	e00c      	b.n	8000358 <__adddf3+0x184>
 800033e:	f102 0214 	add.w	r2, r2, #20
 8000342:	bfd8      	it	le
 8000344:	f1c2 0c20 	rsble	ip, r2, #32
 8000348:	fa01 f102 	lsl.w	r1, r1, r2
 800034c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000350:	bfdc      	itt	le
 8000352:	ea41 010c 	orrle.w	r1, r1, ip
 8000356:	4090      	lslle	r0, r2
 8000358:	1ae4      	subs	r4, r4, r3
 800035a:	bfa2      	ittt	ge
 800035c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000360:	4329      	orrge	r1, r5
 8000362:	bd30      	popge	{r4, r5, pc}
 8000364:	ea6f 0404 	mvn.w	r4, r4
 8000368:	3c1f      	subs	r4, #31
 800036a:	da1c      	bge.n	80003a6 <__adddf3+0x1d2>
 800036c:	340c      	adds	r4, #12
 800036e:	dc0e      	bgt.n	800038e <__adddf3+0x1ba>
 8000370:	f104 0414 	add.w	r4, r4, #20
 8000374:	f1c4 0220 	rsb	r2, r4, #32
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f302 	lsl.w	r3, r1, r2
 8000380:	ea40 0003 	orr.w	r0, r0, r3
 8000384:	fa21 f304 	lsr.w	r3, r1, r4
 8000388:	ea45 0103 	orr.w	r1, r5, r3
 800038c:	bd30      	pop	{r4, r5, pc}
 800038e:	f1c4 040c 	rsb	r4, r4, #12
 8000392:	f1c4 0220 	rsb	r2, r4, #32
 8000396:	fa20 f002 	lsr.w	r0, r0, r2
 800039a:	fa01 f304 	lsl.w	r3, r1, r4
 800039e:	ea40 0003 	orr.w	r0, r0, r3
 80003a2:	4629      	mov	r1, r5
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	fa21 f004 	lsr.w	r0, r1, r4
 80003aa:	4629      	mov	r1, r5
 80003ac:	bd30      	pop	{r4, r5, pc}
 80003ae:	f094 0f00 	teq	r4, #0
 80003b2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003b6:	bf06      	itte	eq
 80003b8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003bc:	3401      	addeq	r4, #1
 80003be:	3d01      	subne	r5, #1
 80003c0:	e74e      	b.n	8000260 <__adddf3+0x8c>
 80003c2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003c6:	bf18      	it	ne
 80003c8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003cc:	d029      	beq.n	8000422 <__adddf3+0x24e>
 80003ce:	ea94 0f05 	teq	r4, r5
 80003d2:	bf08      	it	eq
 80003d4:	ea90 0f02 	teqeq	r0, r2
 80003d8:	d005      	beq.n	80003e6 <__adddf3+0x212>
 80003da:	ea54 0c00 	orrs.w	ip, r4, r0
 80003de:	bf04      	itt	eq
 80003e0:	4619      	moveq	r1, r3
 80003e2:	4610      	moveq	r0, r2
 80003e4:	bd30      	pop	{r4, r5, pc}
 80003e6:	ea91 0f03 	teq	r1, r3
 80003ea:	bf1e      	ittt	ne
 80003ec:	2100      	movne	r1, #0
 80003ee:	2000      	movne	r0, #0
 80003f0:	bd30      	popne	{r4, r5, pc}
 80003f2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003f6:	d105      	bne.n	8000404 <__adddf3+0x230>
 80003f8:	0040      	lsls	r0, r0, #1
 80003fa:	4149      	adcs	r1, r1
 80003fc:	bf28      	it	cs
 80003fe:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000402:	bd30      	pop	{r4, r5, pc}
 8000404:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000408:	bf3c      	itt	cc
 800040a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800040e:	bd30      	popcc	{r4, r5, pc}
 8000410:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000414:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000418:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800041c:	f04f 0000 	mov.w	r0, #0
 8000420:	bd30      	pop	{r4, r5, pc}
 8000422:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000426:	bf1a      	itte	ne
 8000428:	4619      	movne	r1, r3
 800042a:	4610      	movne	r0, r2
 800042c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000430:	bf1c      	itt	ne
 8000432:	460b      	movne	r3, r1
 8000434:	4602      	movne	r2, r0
 8000436:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800043a:	bf06      	itte	eq
 800043c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000440:	ea91 0f03 	teqeq	r1, r3
 8000444:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000448:	bd30      	pop	{r4, r5, pc}
 800044a:	bf00      	nop

0800044c <__aeabi_ui2d>:
 800044c:	f090 0f00 	teq	r0, #0
 8000450:	bf04      	itt	eq
 8000452:	2100      	moveq	r1, #0
 8000454:	4770      	bxeq	lr
 8000456:	b530      	push	{r4, r5, lr}
 8000458:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800045c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000460:	f04f 0500 	mov.w	r5, #0
 8000464:	f04f 0100 	mov.w	r1, #0
 8000468:	e750      	b.n	800030c <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_i2d>:
 800046c:	f090 0f00 	teq	r0, #0
 8000470:	bf04      	itt	eq
 8000472:	2100      	moveq	r1, #0
 8000474:	4770      	bxeq	lr
 8000476:	b530      	push	{r4, r5, lr}
 8000478:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800047c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000480:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000484:	bf48      	it	mi
 8000486:	4240      	negmi	r0, r0
 8000488:	f04f 0100 	mov.w	r1, #0
 800048c:	e73e      	b.n	800030c <__adddf3+0x138>
 800048e:	bf00      	nop

08000490 <__aeabi_f2d>:
 8000490:	0042      	lsls	r2, r0, #1
 8000492:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000496:	ea4f 0131 	mov.w	r1, r1, rrx
 800049a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800049e:	bf1f      	itttt	ne
 80004a0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004a4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004a8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004ac:	4770      	bxne	lr
 80004ae:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004b2:	bf08      	it	eq
 80004b4:	4770      	bxeq	lr
 80004b6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ba:	bf04      	itt	eq
 80004bc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004c0:	4770      	bxeq	lr
 80004c2:	b530      	push	{r4, r5, lr}
 80004c4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004d0:	e71c      	b.n	800030c <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_ul2d>:
 80004d4:	ea50 0201 	orrs.w	r2, r0, r1
 80004d8:	bf08      	it	eq
 80004da:	4770      	bxeq	lr
 80004dc:	b530      	push	{r4, r5, lr}
 80004de:	f04f 0500 	mov.w	r5, #0
 80004e2:	e00a      	b.n	80004fa <__aeabi_l2d+0x16>

080004e4 <__aeabi_l2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004f2:	d502      	bpl.n	80004fa <__aeabi_l2d+0x16>
 80004f4:	4240      	negs	r0, r0
 80004f6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004fa:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004fe:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000502:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000506:	f43f aed8 	beq.w	80002ba <__adddf3+0xe6>
 800050a:	f04f 0203 	mov.w	r2, #3
 800050e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000512:	bf18      	it	ne
 8000514:	3203      	addne	r2, #3
 8000516:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800051a:	bf18      	it	ne
 800051c:	3203      	addne	r2, #3
 800051e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000522:	f1c2 0320 	rsb	r3, r2, #32
 8000526:	fa00 fc03 	lsl.w	ip, r0, r3
 800052a:	fa20 f002 	lsr.w	r0, r0, r2
 800052e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000532:	ea40 000e 	orr.w	r0, r0, lr
 8000536:	fa21 f102 	lsr.w	r1, r1, r2
 800053a:	4414      	add	r4, r2
 800053c:	e6bd      	b.n	80002ba <__adddf3+0xe6>
 800053e:	bf00      	nop

08000540 <__aeabi_dmul>:
 8000540:	b570      	push	{r4, r5, r6, lr}
 8000542:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000546:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800054a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800054e:	bf1d      	ittte	ne
 8000550:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000554:	ea94 0f0c 	teqne	r4, ip
 8000558:	ea95 0f0c 	teqne	r5, ip
 800055c:	f000 f8de 	bleq	800071c <__aeabi_dmul+0x1dc>
 8000560:	442c      	add	r4, r5
 8000562:	ea81 0603 	eor.w	r6, r1, r3
 8000566:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800056a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800056e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000572:	bf18      	it	ne
 8000574:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000578:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800057c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000580:	d038      	beq.n	80005f4 <__aeabi_dmul+0xb4>
 8000582:	fba0 ce02 	umull	ip, lr, r0, r2
 8000586:	f04f 0500 	mov.w	r5, #0
 800058a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800058e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 8000592:	fbe0 e503 	umlal	lr, r5, r0, r3
 8000596:	f04f 0600 	mov.w	r6, #0
 800059a:	fbe1 5603 	umlal	r5, r6, r1, r3
 800059e:	f09c 0f00 	teq	ip, #0
 80005a2:	bf18      	it	ne
 80005a4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005a8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005ac:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005b0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005b4:	d204      	bcs.n	80005c0 <__aeabi_dmul+0x80>
 80005b6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ba:	416d      	adcs	r5, r5
 80005bc:	eb46 0606 	adc.w	r6, r6, r6
 80005c0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005c4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005c8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005cc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005d0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005d4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005d8:	bf88      	it	hi
 80005da:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005de:	d81e      	bhi.n	800061e <__aeabi_dmul+0xde>
 80005e0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005e4:	bf08      	it	eq
 80005e6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005ea:	f150 0000 	adcs.w	r0, r0, #0
 80005ee:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005f2:	bd70      	pop	{r4, r5, r6, pc}
 80005f4:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80005f8:	ea46 0101 	orr.w	r1, r6, r1
 80005fc:	ea40 0002 	orr.w	r0, r0, r2
 8000600:	ea81 0103 	eor.w	r1, r1, r3
 8000604:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000608:	bfc2      	ittt	gt
 800060a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800060e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000612:	bd70      	popgt	{r4, r5, r6, pc}
 8000614:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000618:	f04f 0e00 	mov.w	lr, #0
 800061c:	3c01      	subs	r4, #1
 800061e:	f300 80ab 	bgt.w	8000778 <__aeabi_dmul+0x238>
 8000622:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000626:	bfde      	ittt	le
 8000628:	2000      	movle	r0, #0
 800062a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800062e:	bd70      	pople	{r4, r5, r6, pc}
 8000630:	f1c4 0400 	rsb	r4, r4, #0
 8000634:	3c20      	subs	r4, #32
 8000636:	da35      	bge.n	80006a4 <__aeabi_dmul+0x164>
 8000638:	340c      	adds	r4, #12
 800063a:	dc1b      	bgt.n	8000674 <__aeabi_dmul+0x134>
 800063c:	f104 0414 	add.w	r4, r4, #20
 8000640:	f1c4 0520 	rsb	r5, r4, #32
 8000644:	fa00 f305 	lsl.w	r3, r0, r5
 8000648:	fa20 f004 	lsr.w	r0, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea40 0002 	orr.w	r0, r0, r2
 8000654:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000658:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800065c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000660:	fa21 f604 	lsr.w	r6, r1, r4
 8000664:	eb42 0106 	adc.w	r1, r2, r6
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f1c4 040c 	rsb	r4, r4, #12
 8000678:	f1c4 0520 	rsb	r5, r4, #32
 800067c:	fa00 f304 	lsl.w	r3, r0, r4
 8000680:	fa20 f005 	lsr.w	r0, r0, r5
 8000684:	fa01 f204 	lsl.w	r2, r1, r4
 8000688:	ea40 0002 	orr.w	r0, r0, r2
 800068c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000690:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000694:	f141 0100 	adc.w	r1, r1, #0
 8000698:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800069c:	bf08      	it	eq
 800069e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006a2:	bd70      	pop	{r4, r5, r6, pc}
 80006a4:	f1c4 0520 	rsb	r5, r4, #32
 80006a8:	fa00 f205 	lsl.w	r2, r0, r5
 80006ac:	ea4e 0e02 	orr.w	lr, lr, r2
 80006b0:	fa20 f304 	lsr.w	r3, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea43 0302 	orr.w	r3, r3, r2
 80006bc:	fa21 f004 	lsr.w	r0, r1, r4
 80006c0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006c4:	fa21 f204 	lsr.w	r2, r1, r4
 80006c8:	ea20 0002 	bic.w	r0, r0, r2
 80006cc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f094 0f00 	teq	r4, #0
 80006e0:	d10f      	bne.n	8000702 <__aeabi_dmul+0x1c2>
 80006e2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006e6:	0040      	lsls	r0, r0, #1
 80006e8:	eb41 0101 	adc.w	r1, r1, r1
 80006ec:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80006f0:	bf08      	it	eq
 80006f2:	3c01      	subeq	r4, #1
 80006f4:	d0f7      	beq.n	80006e6 <__aeabi_dmul+0x1a6>
 80006f6:	ea41 0106 	orr.w	r1, r1, r6
 80006fa:	f095 0f00 	teq	r5, #0
 80006fe:	bf18      	it	ne
 8000700:	4770      	bxne	lr
 8000702:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000706:	0052      	lsls	r2, r2, #1
 8000708:	eb43 0303 	adc.w	r3, r3, r3
 800070c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000710:	bf08      	it	eq
 8000712:	3d01      	subeq	r5, #1
 8000714:	d0f7      	beq.n	8000706 <__aeabi_dmul+0x1c6>
 8000716:	ea43 0306 	orr.w	r3, r3, r6
 800071a:	4770      	bx	lr
 800071c:	ea94 0f0c 	teq	r4, ip
 8000720:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000724:	bf18      	it	ne
 8000726:	ea95 0f0c 	teqne	r5, ip
 800072a:	d00c      	beq.n	8000746 <__aeabi_dmul+0x206>
 800072c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000730:	bf18      	it	ne
 8000732:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000736:	d1d1      	bne.n	80006dc <__aeabi_dmul+0x19c>
 8000738:	ea81 0103 	eor.w	r1, r1, r3
 800073c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000740:	f04f 0000 	mov.w	r0, #0
 8000744:	bd70      	pop	{r4, r5, r6, pc}
 8000746:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800074a:	bf06      	itte	eq
 800074c:	4610      	moveq	r0, r2
 800074e:	4619      	moveq	r1, r3
 8000750:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000754:	d019      	beq.n	800078a <__aeabi_dmul+0x24a>
 8000756:	ea94 0f0c 	teq	r4, ip
 800075a:	d102      	bne.n	8000762 <__aeabi_dmul+0x222>
 800075c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000760:	d113      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000762:	ea95 0f0c 	teq	r5, ip
 8000766:	d105      	bne.n	8000774 <__aeabi_dmul+0x234>
 8000768:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800076c:	bf1c      	itt	ne
 800076e:	4610      	movne	r0, r2
 8000770:	4619      	movne	r1, r3
 8000772:	d10a      	bne.n	800078a <__aeabi_dmul+0x24a>
 8000774:	ea81 0103 	eor.w	r1, r1, r3
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000780:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000784:	f04f 0000 	mov.w	r0, #0
 8000788:	bd70      	pop	{r4, r5, r6, pc}
 800078a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800078e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000792:	bd70      	pop	{r4, r5, r6, pc}

08000794 <__aeabi_ddiv>:
 8000794:	b570      	push	{r4, r5, r6, lr}
 8000796:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800079a:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800079e:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007a2:	bf1d      	ittte	ne
 80007a4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007a8:	ea94 0f0c 	teqne	r4, ip
 80007ac:	ea95 0f0c 	teqne	r5, ip
 80007b0:	f000 f8a7 	bleq	8000902 <__aeabi_ddiv+0x16e>
 80007b4:	eba4 0405 	sub.w	r4, r4, r5
 80007b8:	ea81 0e03 	eor.w	lr, r1, r3
 80007bc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007c0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007c4:	f000 8088 	beq.w	80008d8 <__aeabi_ddiv+0x144>
 80007c8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007cc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007d0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007d4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007d8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007dc:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007e0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007e4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007e8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007ec:	429d      	cmp	r5, r3
 80007ee:	bf08      	it	eq
 80007f0:	4296      	cmpeq	r6, r2
 80007f2:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80007f6:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80007fa:	d202      	bcs.n	8000802 <__aeabi_ddiv+0x6e>
 80007fc:	085b      	lsrs	r3, r3, #1
 80007fe:	ea4f 0232 	mov.w	r2, r2, rrx
 8000802:	1ab6      	subs	r6, r6, r2
 8000804:	eb65 0503 	sbc.w	r5, r5, r3
 8000808:	085b      	lsrs	r3, r3, #1
 800080a:	ea4f 0232 	mov.w	r2, r2, rrx
 800080e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000812:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000816:	ebb6 0e02 	subs.w	lr, r6, r2
 800081a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800081e:	bf22      	ittt	cs
 8000820:	1ab6      	subcs	r6, r6, r2
 8000822:	4675      	movcs	r5, lr
 8000824:	ea40 000c 	orrcs.w	r0, r0, ip
 8000828:	085b      	lsrs	r3, r3, #1
 800082a:	ea4f 0232 	mov.w	r2, r2, rrx
 800082e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000832:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000836:	bf22      	ittt	cs
 8000838:	1ab6      	subcs	r6, r6, r2
 800083a:	4675      	movcs	r5, lr
 800083c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000840:	085b      	lsrs	r3, r3, #1
 8000842:	ea4f 0232 	mov.w	r2, r2, rrx
 8000846:	ebb6 0e02 	subs.w	lr, r6, r2
 800084a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800084e:	bf22      	ittt	cs
 8000850:	1ab6      	subcs	r6, r6, r2
 8000852:	4675      	movcs	r5, lr
 8000854:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000858:	085b      	lsrs	r3, r3, #1
 800085a:	ea4f 0232 	mov.w	r2, r2, rrx
 800085e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000862:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000866:	bf22      	ittt	cs
 8000868:	1ab6      	subcs	r6, r6, r2
 800086a:	4675      	movcs	r5, lr
 800086c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000870:	ea55 0e06 	orrs.w	lr, r5, r6
 8000874:	d018      	beq.n	80008a8 <__aeabi_ddiv+0x114>
 8000876:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800087a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800087e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000882:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000886:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800088a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800088e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000892:	d1c0      	bne.n	8000816 <__aeabi_ddiv+0x82>
 8000894:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000898:	d10b      	bne.n	80008b2 <__aeabi_ddiv+0x11e>
 800089a:	ea41 0100 	orr.w	r1, r1, r0
 800089e:	f04f 0000 	mov.w	r0, #0
 80008a2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008a6:	e7b6      	b.n	8000816 <__aeabi_ddiv+0x82>
 80008a8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008ac:	bf04      	itt	eq
 80008ae:	4301      	orreq	r1, r0
 80008b0:	2000      	moveq	r0, #0
 80008b2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008b6:	bf88      	it	hi
 80008b8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008bc:	f63f aeaf 	bhi.w	800061e <__aeabi_dmul+0xde>
 80008c0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008c4:	bf04      	itt	eq
 80008c6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008ca:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008ce:	f150 0000 	adcs.w	r0, r0, #0
 80008d2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008d6:	bd70      	pop	{r4, r5, r6, pc}
 80008d8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008dc:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008e0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008e4:	bfc2      	ittt	gt
 80008e6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008ea:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008ee:	bd70      	popgt	{r4, r5, r6, pc}
 80008f0:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80008f4:	f04f 0e00 	mov.w	lr, #0
 80008f8:	3c01      	subs	r4, #1
 80008fa:	e690      	b.n	800061e <__aeabi_dmul+0xde>
 80008fc:	ea45 0e06 	orr.w	lr, r5, r6
 8000900:	e68d      	b.n	800061e <__aeabi_dmul+0xde>
 8000902:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000906:	ea94 0f0c 	teq	r4, ip
 800090a:	bf08      	it	eq
 800090c:	ea95 0f0c 	teqeq	r5, ip
 8000910:	f43f af3b 	beq.w	800078a <__aeabi_dmul+0x24a>
 8000914:	ea94 0f0c 	teq	r4, ip
 8000918:	d10a      	bne.n	8000930 <__aeabi_ddiv+0x19c>
 800091a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800091e:	f47f af34 	bne.w	800078a <__aeabi_dmul+0x24a>
 8000922:	ea95 0f0c 	teq	r5, ip
 8000926:	f47f af25 	bne.w	8000774 <__aeabi_dmul+0x234>
 800092a:	4610      	mov	r0, r2
 800092c:	4619      	mov	r1, r3
 800092e:	e72c      	b.n	800078a <__aeabi_dmul+0x24a>
 8000930:	ea95 0f0c 	teq	r5, ip
 8000934:	d106      	bne.n	8000944 <__aeabi_ddiv+0x1b0>
 8000936:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800093a:	f43f aefd 	beq.w	8000738 <__aeabi_dmul+0x1f8>
 800093e:	4610      	mov	r0, r2
 8000940:	4619      	mov	r1, r3
 8000942:	e722      	b.n	800078a <__aeabi_dmul+0x24a>
 8000944:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000948:	bf18      	it	ne
 800094a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800094e:	f47f aec5 	bne.w	80006dc <__aeabi_dmul+0x19c>
 8000952:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000956:	f47f af0d 	bne.w	8000774 <__aeabi_dmul+0x234>
 800095a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800095e:	f47f aeeb 	bne.w	8000738 <__aeabi_dmul+0x1f8>
 8000962:	e712      	b.n	800078a <__aeabi_dmul+0x24a>

08000964 <__aeabi_d2uiz>:
 8000964:	004a      	lsls	r2, r1, #1
 8000966:	d211      	bcs.n	800098c <__aeabi_d2uiz+0x28>
 8000968:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 800096c:	d211      	bcs.n	8000992 <__aeabi_d2uiz+0x2e>
 800096e:	d50d      	bpl.n	800098c <__aeabi_d2uiz+0x28>
 8000970:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000974:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000978:	d40e      	bmi.n	8000998 <__aeabi_d2uiz+0x34>
 800097a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800097e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000982:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000986:	fa23 f002 	lsr.w	r0, r3, r2
 800098a:	4770      	bx	lr
 800098c:	f04f 0000 	mov.w	r0, #0
 8000990:	4770      	bx	lr
 8000992:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000996:	d102      	bne.n	800099e <__aeabi_d2uiz+0x3a>
 8000998:	f04f 30ff 	mov.w	r0, #4294967295
 800099c:	4770      	bx	lr
 800099e:	f04f 0000 	mov.w	r0, #0
 80009a2:	4770      	bx	lr

080009a4 <__aeabi_uldivmod>:
 80009a4:	b953      	cbnz	r3, 80009bc <__aeabi_uldivmod+0x18>
 80009a6:	b94a      	cbnz	r2, 80009bc <__aeabi_uldivmod+0x18>
 80009a8:	2900      	cmp	r1, #0
 80009aa:	bf08      	it	eq
 80009ac:	2800      	cmpeq	r0, #0
 80009ae:	bf1c      	itt	ne
 80009b0:	f04f 31ff 	movne.w	r1, #4294967295
 80009b4:	f04f 30ff 	movne.w	r0, #4294967295
 80009b8:	f000 b96e 	b.w	8000c98 <__aeabi_idiv0>
 80009bc:	f1ad 0c08 	sub.w	ip, sp, #8
 80009c0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80009c4:	f000 f806 	bl	80009d4 <__udivmoddi4>
 80009c8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80009cc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80009d0:	b004      	add	sp, #16
 80009d2:	4770      	bx	lr

080009d4 <__udivmoddi4>:
 80009d4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80009d8:	9d08      	ldr	r5, [sp, #32]
 80009da:	4604      	mov	r4, r0
 80009dc:	468c      	mov	ip, r1
 80009de:	2b00      	cmp	r3, #0
 80009e0:	f040 8083 	bne.w	8000aea <__udivmoddi4+0x116>
 80009e4:	428a      	cmp	r2, r1
 80009e6:	4617      	mov	r7, r2
 80009e8:	d947      	bls.n	8000a7a <__udivmoddi4+0xa6>
 80009ea:	fab2 f282 	clz	r2, r2
 80009ee:	b142      	cbz	r2, 8000a02 <__udivmoddi4+0x2e>
 80009f0:	f1c2 0020 	rsb	r0, r2, #32
 80009f4:	fa24 f000 	lsr.w	r0, r4, r0
 80009f8:	4091      	lsls	r1, r2
 80009fa:	4097      	lsls	r7, r2
 80009fc:	ea40 0c01 	orr.w	ip, r0, r1
 8000a00:	4094      	lsls	r4, r2
 8000a02:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000a06:	0c23      	lsrs	r3, r4, #16
 8000a08:	fbbc f6f8 	udiv	r6, ip, r8
 8000a0c:	fa1f fe87 	uxth.w	lr, r7
 8000a10:	fb08 c116 	mls	r1, r8, r6, ip
 8000a14:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000a18:	fb06 f10e 	mul.w	r1, r6, lr
 8000a1c:	4299      	cmp	r1, r3
 8000a1e:	d909      	bls.n	8000a34 <__udivmoddi4+0x60>
 8000a20:	18fb      	adds	r3, r7, r3
 8000a22:	f106 30ff 	add.w	r0, r6, #4294967295
 8000a26:	f080 8119 	bcs.w	8000c5c <__udivmoddi4+0x288>
 8000a2a:	4299      	cmp	r1, r3
 8000a2c:	f240 8116 	bls.w	8000c5c <__udivmoddi4+0x288>
 8000a30:	3e02      	subs	r6, #2
 8000a32:	443b      	add	r3, r7
 8000a34:	1a5b      	subs	r3, r3, r1
 8000a36:	b2a4      	uxth	r4, r4
 8000a38:	fbb3 f0f8 	udiv	r0, r3, r8
 8000a3c:	fb08 3310 	mls	r3, r8, r0, r3
 8000a40:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000a44:	fb00 fe0e 	mul.w	lr, r0, lr
 8000a48:	45a6      	cmp	lr, r4
 8000a4a:	d909      	bls.n	8000a60 <__udivmoddi4+0x8c>
 8000a4c:	193c      	adds	r4, r7, r4
 8000a4e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000a52:	f080 8105 	bcs.w	8000c60 <__udivmoddi4+0x28c>
 8000a56:	45a6      	cmp	lr, r4
 8000a58:	f240 8102 	bls.w	8000c60 <__udivmoddi4+0x28c>
 8000a5c:	3802      	subs	r0, #2
 8000a5e:	443c      	add	r4, r7
 8000a60:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000a64:	eba4 040e 	sub.w	r4, r4, lr
 8000a68:	2600      	movs	r6, #0
 8000a6a:	b11d      	cbz	r5, 8000a74 <__udivmoddi4+0xa0>
 8000a6c:	40d4      	lsrs	r4, r2
 8000a6e:	2300      	movs	r3, #0
 8000a70:	e9c5 4300 	strd	r4, r3, [r5]
 8000a74:	4631      	mov	r1, r6
 8000a76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a7a:	b902      	cbnz	r2, 8000a7e <__udivmoddi4+0xaa>
 8000a7c:	deff      	udf	#255	; 0xff
 8000a7e:	fab2 f282 	clz	r2, r2
 8000a82:	2a00      	cmp	r2, #0
 8000a84:	d150      	bne.n	8000b28 <__udivmoddi4+0x154>
 8000a86:	1bcb      	subs	r3, r1, r7
 8000a88:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000a8c:	fa1f f887 	uxth.w	r8, r7
 8000a90:	2601      	movs	r6, #1
 8000a92:	fbb3 fcfe 	udiv	ip, r3, lr
 8000a96:	0c21      	lsrs	r1, r4, #16
 8000a98:	fb0e 331c 	mls	r3, lr, ip, r3
 8000a9c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000aa0:	fb08 f30c 	mul.w	r3, r8, ip
 8000aa4:	428b      	cmp	r3, r1
 8000aa6:	d907      	bls.n	8000ab8 <__udivmoddi4+0xe4>
 8000aa8:	1879      	adds	r1, r7, r1
 8000aaa:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000aae:	d202      	bcs.n	8000ab6 <__udivmoddi4+0xe2>
 8000ab0:	428b      	cmp	r3, r1
 8000ab2:	f200 80e9 	bhi.w	8000c88 <__udivmoddi4+0x2b4>
 8000ab6:	4684      	mov	ip, r0
 8000ab8:	1ac9      	subs	r1, r1, r3
 8000aba:	b2a3      	uxth	r3, r4
 8000abc:	fbb1 f0fe 	udiv	r0, r1, lr
 8000ac0:	fb0e 1110 	mls	r1, lr, r0, r1
 8000ac4:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000ac8:	fb08 f800 	mul.w	r8, r8, r0
 8000acc:	45a0      	cmp	r8, r4
 8000ace:	d907      	bls.n	8000ae0 <__udivmoddi4+0x10c>
 8000ad0:	193c      	adds	r4, r7, r4
 8000ad2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000ad6:	d202      	bcs.n	8000ade <__udivmoddi4+0x10a>
 8000ad8:	45a0      	cmp	r8, r4
 8000ada:	f200 80d9 	bhi.w	8000c90 <__udivmoddi4+0x2bc>
 8000ade:	4618      	mov	r0, r3
 8000ae0:	eba4 0408 	sub.w	r4, r4, r8
 8000ae4:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000ae8:	e7bf      	b.n	8000a6a <__udivmoddi4+0x96>
 8000aea:	428b      	cmp	r3, r1
 8000aec:	d909      	bls.n	8000b02 <__udivmoddi4+0x12e>
 8000aee:	2d00      	cmp	r5, #0
 8000af0:	f000 80b1 	beq.w	8000c56 <__udivmoddi4+0x282>
 8000af4:	2600      	movs	r6, #0
 8000af6:	e9c5 0100 	strd	r0, r1, [r5]
 8000afa:	4630      	mov	r0, r6
 8000afc:	4631      	mov	r1, r6
 8000afe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b02:	fab3 f683 	clz	r6, r3
 8000b06:	2e00      	cmp	r6, #0
 8000b08:	d14a      	bne.n	8000ba0 <__udivmoddi4+0x1cc>
 8000b0a:	428b      	cmp	r3, r1
 8000b0c:	d302      	bcc.n	8000b14 <__udivmoddi4+0x140>
 8000b0e:	4282      	cmp	r2, r0
 8000b10:	f200 80b8 	bhi.w	8000c84 <__udivmoddi4+0x2b0>
 8000b14:	1a84      	subs	r4, r0, r2
 8000b16:	eb61 0103 	sbc.w	r1, r1, r3
 8000b1a:	2001      	movs	r0, #1
 8000b1c:	468c      	mov	ip, r1
 8000b1e:	2d00      	cmp	r5, #0
 8000b20:	d0a8      	beq.n	8000a74 <__udivmoddi4+0xa0>
 8000b22:	e9c5 4c00 	strd	r4, ip, [r5]
 8000b26:	e7a5      	b.n	8000a74 <__udivmoddi4+0xa0>
 8000b28:	f1c2 0320 	rsb	r3, r2, #32
 8000b2c:	fa20 f603 	lsr.w	r6, r0, r3
 8000b30:	4097      	lsls	r7, r2
 8000b32:	fa01 f002 	lsl.w	r0, r1, r2
 8000b36:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b3a:	40d9      	lsrs	r1, r3
 8000b3c:	4330      	orrs	r0, r6
 8000b3e:	0c03      	lsrs	r3, r0, #16
 8000b40:	fbb1 f6fe 	udiv	r6, r1, lr
 8000b44:	fa1f f887 	uxth.w	r8, r7
 8000b48:	fb0e 1116 	mls	r1, lr, r6, r1
 8000b4c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000b50:	fb06 f108 	mul.w	r1, r6, r8
 8000b54:	4299      	cmp	r1, r3
 8000b56:	fa04 f402 	lsl.w	r4, r4, r2
 8000b5a:	d909      	bls.n	8000b70 <__udivmoddi4+0x19c>
 8000b5c:	18fb      	adds	r3, r7, r3
 8000b5e:	f106 3cff 	add.w	ip, r6, #4294967295
 8000b62:	f080 808d 	bcs.w	8000c80 <__udivmoddi4+0x2ac>
 8000b66:	4299      	cmp	r1, r3
 8000b68:	f240 808a 	bls.w	8000c80 <__udivmoddi4+0x2ac>
 8000b6c:	3e02      	subs	r6, #2
 8000b6e:	443b      	add	r3, r7
 8000b70:	1a5b      	subs	r3, r3, r1
 8000b72:	b281      	uxth	r1, r0
 8000b74:	fbb3 f0fe 	udiv	r0, r3, lr
 8000b78:	fb0e 3310 	mls	r3, lr, r0, r3
 8000b7c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000b80:	fb00 f308 	mul.w	r3, r0, r8
 8000b84:	428b      	cmp	r3, r1
 8000b86:	d907      	bls.n	8000b98 <__udivmoddi4+0x1c4>
 8000b88:	1879      	adds	r1, r7, r1
 8000b8a:	f100 3cff 	add.w	ip, r0, #4294967295
 8000b8e:	d273      	bcs.n	8000c78 <__udivmoddi4+0x2a4>
 8000b90:	428b      	cmp	r3, r1
 8000b92:	d971      	bls.n	8000c78 <__udivmoddi4+0x2a4>
 8000b94:	3802      	subs	r0, #2
 8000b96:	4439      	add	r1, r7
 8000b98:	1acb      	subs	r3, r1, r3
 8000b9a:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000b9e:	e778      	b.n	8000a92 <__udivmoddi4+0xbe>
 8000ba0:	f1c6 0c20 	rsb	ip, r6, #32
 8000ba4:	fa03 f406 	lsl.w	r4, r3, r6
 8000ba8:	fa22 f30c 	lsr.w	r3, r2, ip
 8000bac:	431c      	orrs	r4, r3
 8000bae:	fa20 f70c 	lsr.w	r7, r0, ip
 8000bb2:	fa01 f306 	lsl.w	r3, r1, r6
 8000bb6:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000bba:	fa21 f10c 	lsr.w	r1, r1, ip
 8000bbe:	431f      	orrs	r7, r3
 8000bc0:	0c3b      	lsrs	r3, r7, #16
 8000bc2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000bc6:	fa1f f884 	uxth.w	r8, r4
 8000bca:	fb0e 1119 	mls	r1, lr, r9, r1
 8000bce:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000bd2:	fb09 fa08 	mul.w	sl, r9, r8
 8000bd6:	458a      	cmp	sl, r1
 8000bd8:	fa02 f206 	lsl.w	r2, r2, r6
 8000bdc:	fa00 f306 	lsl.w	r3, r0, r6
 8000be0:	d908      	bls.n	8000bf4 <__udivmoddi4+0x220>
 8000be2:	1861      	adds	r1, r4, r1
 8000be4:	f109 30ff 	add.w	r0, r9, #4294967295
 8000be8:	d248      	bcs.n	8000c7c <__udivmoddi4+0x2a8>
 8000bea:	458a      	cmp	sl, r1
 8000bec:	d946      	bls.n	8000c7c <__udivmoddi4+0x2a8>
 8000bee:	f1a9 0902 	sub.w	r9, r9, #2
 8000bf2:	4421      	add	r1, r4
 8000bf4:	eba1 010a 	sub.w	r1, r1, sl
 8000bf8:	b2bf      	uxth	r7, r7
 8000bfa:	fbb1 f0fe 	udiv	r0, r1, lr
 8000bfe:	fb0e 1110 	mls	r1, lr, r0, r1
 8000c02:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000c06:	fb00 f808 	mul.w	r8, r0, r8
 8000c0a:	45b8      	cmp	r8, r7
 8000c0c:	d907      	bls.n	8000c1e <__udivmoddi4+0x24a>
 8000c0e:	19e7      	adds	r7, r4, r7
 8000c10:	f100 31ff 	add.w	r1, r0, #4294967295
 8000c14:	d22e      	bcs.n	8000c74 <__udivmoddi4+0x2a0>
 8000c16:	45b8      	cmp	r8, r7
 8000c18:	d92c      	bls.n	8000c74 <__udivmoddi4+0x2a0>
 8000c1a:	3802      	subs	r0, #2
 8000c1c:	4427      	add	r7, r4
 8000c1e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000c22:	eba7 0708 	sub.w	r7, r7, r8
 8000c26:	fba0 8902 	umull	r8, r9, r0, r2
 8000c2a:	454f      	cmp	r7, r9
 8000c2c:	46c6      	mov	lr, r8
 8000c2e:	4649      	mov	r1, r9
 8000c30:	d31a      	bcc.n	8000c68 <__udivmoddi4+0x294>
 8000c32:	d017      	beq.n	8000c64 <__udivmoddi4+0x290>
 8000c34:	b15d      	cbz	r5, 8000c4e <__udivmoddi4+0x27a>
 8000c36:	ebb3 020e 	subs.w	r2, r3, lr
 8000c3a:	eb67 0701 	sbc.w	r7, r7, r1
 8000c3e:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000c42:	40f2      	lsrs	r2, r6
 8000c44:	ea4c 0202 	orr.w	r2, ip, r2
 8000c48:	40f7      	lsrs	r7, r6
 8000c4a:	e9c5 2700 	strd	r2, r7, [r5]
 8000c4e:	2600      	movs	r6, #0
 8000c50:	4631      	mov	r1, r6
 8000c52:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c56:	462e      	mov	r6, r5
 8000c58:	4628      	mov	r0, r5
 8000c5a:	e70b      	b.n	8000a74 <__udivmoddi4+0xa0>
 8000c5c:	4606      	mov	r6, r0
 8000c5e:	e6e9      	b.n	8000a34 <__udivmoddi4+0x60>
 8000c60:	4618      	mov	r0, r3
 8000c62:	e6fd      	b.n	8000a60 <__udivmoddi4+0x8c>
 8000c64:	4543      	cmp	r3, r8
 8000c66:	d2e5      	bcs.n	8000c34 <__udivmoddi4+0x260>
 8000c68:	ebb8 0e02 	subs.w	lr, r8, r2
 8000c6c:	eb69 0104 	sbc.w	r1, r9, r4
 8000c70:	3801      	subs	r0, #1
 8000c72:	e7df      	b.n	8000c34 <__udivmoddi4+0x260>
 8000c74:	4608      	mov	r0, r1
 8000c76:	e7d2      	b.n	8000c1e <__udivmoddi4+0x24a>
 8000c78:	4660      	mov	r0, ip
 8000c7a:	e78d      	b.n	8000b98 <__udivmoddi4+0x1c4>
 8000c7c:	4681      	mov	r9, r0
 8000c7e:	e7b9      	b.n	8000bf4 <__udivmoddi4+0x220>
 8000c80:	4666      	mov	r6, ip
 8000c82:	e775      	b.n	8000b70 <__udivmoddi4+0x19c>
 8000c84:	4630      	mov	r0, r6
 8000c86:	e74a      	b.n	8000b1e <__udivmoddi4+0x14a>
 8000c88:	f1ac 0c02 	sub.w	ip, ip, #2
 8000c8c:	4439      	add	r1, r7
 8000c8e:	e713      	b.n	8000ab8 <__udivmoddi4+0xe4>
 8000c90:	3802      	subs	r0, #2
 8000c92:	443c      	add	r4, r7
 8000c94:	e724      	b.n	8000ae0 <__udivmoddi4+0x10c>
 8000c96:	bf00      	nop

08000c98 <__aeabi_idiv0>:
 8000c98:	4770      	bx	lr
 8000c9a:	bf00      	nop

08000c9c <button_init>:
/**
  * @brief  Init matrix button
  * @param  None
  * @retval None
  */
void button_init(){
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 8000ca0:	2201      	movs	r2, #1
 8000ca2:	2108      	movs	r1, #8
 8000ca4:	4802      	ldr	r0, [pc, #8]	; (8000cb0 <button_init+0x14>)
 8000ca6:	f002 ff4d 	bl	8003b44 <HAL_GPIO_WritePin>
}
 8000caa:	bf00      	nop
 8000cac:	bd80      	pop	{r7, pc}
 8000cae:	bf00      	nop
 8000cb0:	40020c00 	.word	0x40020c00

08000cb4 <button_Scan>:
  * @brief  Scan matrix button
  * @param  None
  * @note  	Call every 50ms
  * @retval None
  */
void button_Scan(){
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	b084      	sub	sp, #16
 8000cb8:	af00      	add	r7, sp, #0
	  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 0);
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2108      	movs	r1, #8
 8000cbe:	482f      	ldr	r0, [pc, #188]	; (8000d7c <button_Scan+0xc8>)
 8000cc0:	f002 ff40 	bl	8003b44 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 8000cc4:	2201      	movs	r2, #1
 8000cc6:	2108      	movs	r1, #8
 8000cc8:	482c      	ldr	r0, [pc, #176]	; (8000d7c <button_Scan+0xc8>)
 8000cca:	f002 ff3b 	bl	8003b44 <HAL_GPIO_WritePin>
	  HAL_SPI_Receive(&hspi1, (void*)&spi_button, 2, 10);
 8000cce:	230a      	movs	r3, #10
 8000cd0:	2202      	movs	r2, #2
 8000cd2:	492b      	ldr	r1, [pc, #172]	; (8000d80 <button_Scan+0xcc>)
 8000cd4:	482b      	ldr	r0, [pc, #172]	; (8000d84 <button_Scan+0xd0>)
 8000cd6:	f003 fbec 	bl	80044b2 <HAL_SPI_Receive>
	  int button_index = 0;
 8000cda:	2300      	movs	r3, #0
 8000cdc:	60fb      	str	r3, [r7, #12]
	  uint16_t mask = 0x8000;
 8000cde:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8000ce2:	817b      	strh	r3, [r7, #10]
	  for(int i = 0; i < 16; i++){
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	607b      	str	r3, [r7, #4]
 8000ce8:	e03f      	b.n	8000d6a <button_Scan+0xb6>
		  if(i >= 0 && i <= 3){
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	2b00      	cmp	r3, #0
 8000cee:	db06      	blt.n	8000cfe <button_Scan+0x4a>
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	2b03      	cmp	r3, #3
 8000cf4:	dc03      	bgt.n	8000cfe <button_Scan+0x4a>
			  button_index = i + 4;
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	3304      	adds	r3, #4
 8000cfa:	60fb      	str	r3, [r7, #12]
 8000cfc:	e018      	b.n	8000d30 <button_Scan+0x7c>
		  } else if (i >= 4 && i <= 7){
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	2b03      	cmp	r3, #3
 8000d02:	dd07      	ble.n	8000d14 <button_Scan+0x60>
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	2b07      	cmp	r3, #7
 8000d08:	dc04      	bgt.n	8000d14 <button_Scan+0x60>
			  button_index = 7 - i;
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	f1c3 0307 	rsb	r3, r3, #7
 8000d10:	60fb      	str	r3, [r7, #12]
 8000d12:	e00d      	b.n	8000d30 <button_Scan+0x7c>
		  } else if (i >= 8 && i <= 11){
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	2b07      	cmp	r3, #7
 8000d18:	dd06      	ble.n	8000d28 <button_Scan+0x74>
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	2b0b      	cmp	r3, #11
 8000d1e:	dc03      	bgt.n	8000d28 <button_Scan+0x74>
			  button_index = i + 4;
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	3304      	adds	r3, #4
 8000d24:	60fb      	str	r3, [r7, #12]
 8000d26:	e003      	b.n	8000d30 <button_Scan+0x7c>
		  } else {
			  button_index = 23 - i;
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	f1c3 0317 	rsb	r3, r3, #23
 8000d2e:	60fb      	str	r3, [r7, #12]
		  }
		  if(spi_button & mask) button_count[button_index] = 0;
 8000d30:	4b13      	ldr	r3, [pc, #76]	; (8000d80 <button_Scan+0xcc>)
 8000d32:	881a      	ldrh	r2, [r3, #0]
 8000d34:	897b      	ldrh	r3, [r7, #10]
 8000d36:	4013      	ands	r3, r2
 8000d38:	b29b      	uxth	r3, r3
 8000d3a:	2b00      	cmp	r3, #0
 8000d3c:	d005      	beq.n	8000d4a <button_Scan+0x96>
 8000d3e:	4a12      	ldr	r2, [pc, #72]	; (8000d88 <button_Scan+0xd4>)
 8000d40:	68fb      	ldr	r3, [r7, #12]
 8000d42:	2100      	movs	r1, #0
 8000d44:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 8000d48:	e009      	b.n	8000d5e <button_Scan+0xaa>
		  else button_count[button_index]++;
 8000d4a:	4a0f      	ldr	r2, [pc, #60]	; (8000d88 <button_Scan+0xd4>)
 8000d4c:	68fb      	ldr	r3, [r7, #12]
 8000d4e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000d52:	3301      	adds	r3, #1
 8000d54:	b299      	uxth	r1, r3
 8000d56:	4a0c      	ldr	r2, [pc, #48]	; (8000d88 <button_Scan+0xd4>)
 8000d58:	68fb      	ldr	r3, [r7, #12]
 8000d5a:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		  mask = mask >> 1;
 8000d5e:	897b      	ldrh	r3, [r7, #10]
 8000d60:	085b      	lsrs	r3, r3, #1
 8000d62:	817b      	strh	r3, [r7, #10]
	  for(int i = 0; i < 16; i++){
 8000d64:	687b      	ldr	r3, [r7, #4]
 8000d66:	3301      	adds	r3, #1
 8000d68:	607b      	str	r3, [r7, #4]
 8000d6a:	687b      	ldr	r3, [r7, #4]
 8000d6c:	2b0f      	cmp	r3, #15
 8000d6e:	ddbc      	ble.n	8000cea <button_Scan+0x36>
	  }
}
 8000d70:	bf00      	nop
 8000d72:	bf00      	nop
 8000d74:	3710      	adds	r7, #16
 8000d76:	46bd      	mov	sp, r7
 8000d78:	bd80      	pop	{r7, pc}
 8000d7a:	bf00      	nop
 8000d7c:	40020c00 	.word	0x40020c00
 8000d80:	2000004c 	.word	0x2000004c
 8000d84:	200001ec 	.word	0x200001ec
 8000d88:	20000058 	.word	0x20000058

08000d8c <is_button_pressed>:
  * @brief  check button "id" is pressed
  * @param  id - id of button [0...15]
  * @retval 1: button is pressed
  * 		0: invalid para OR button is not pressed
  */
bool is_button_pressed(uint8_t id){
 8000d8c:	b480      	push	{r7}
 8000d8e:	b083      	sub	sp, #12
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	4603      	mov	r3, r0
 8000d94:	71fb      	strb	r3, [r7, #7]
	if(id > 16) return 0;
 8000d96:	79fb      	ldrb	r3, [r7, #7]
 8000d98:	2b10      	cmp	r3, #16
 8000d9a:	d901      	bls.n	8000da0 <is_button_pressed+0x14>
 8000d9c:	2300      	movs	r3, #0
 8000d9e:	e008      	b.n	8000db2 <is_button_pressed+0x26>
	return button_count[id] == 1;
 8000da0:	79fb      	ldrb	r3, [r7, #7]
 8000da2:	4a07      	ldr	r2, [pc, #28]	; (8000dc0 <is_button_pressed+0x34>)
 8000da4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8000da8:	2b01      	cmp	r3, #1
 8000daa:	bf0c      	ite	eq
 8000dac:	2301      	moveq	r3, #1
 8000dae:	2300      	movne	r3, #0
 8000db0:	b2db      	uxtb	r3, r3
}
 8000db2:	4618      	mov	r0, r3
 8000db4:	370c      	adds	r7, #12
 8000db6:	46bd      	mov	sp, r7
 8000db8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dbc:	4770      	bx	lr
 8000dbe:	bf00      	nop
 8000dc0:	20000058 	.word	0x20000058

08000dc4 <is_button_long_pressed>:
  * @brief  check button "id" is pressed
  * @param  id - id of button [0...15]
  * @retval 1: button is long pressed
  * 		0: invalid para OR button is not long pressed
  */
bool is_button_long_pressed(uint8_t id){
 8000dc4:	b480      	push	{r7}
 8000dc6:	b083      	sub	sp, #12
 8000dc8:	af00      	add	r7, sp, #0
 8000dca:	4603      	mov	r3, r0
 8000dcc:	71fb      	strb	r3, [r7, #7]
	if(id > 16) return 0;
 8000dce:	79fb      	ldrb	r3, [r7, #7]
 8000dd0:	2b10      	cmp	r3, #16
 8000dd2:	d901      	bls.n	8000dd8 <is_button_long_pressed+0x14>
 8000dd4:	2300      	movs	r3, #0
 8000dd6:	e00a      	b.n	8000dee <is_button_long_pressed+0x2a>
	if(button_count[id] < time_value){
 8000dd8:	79fb      	ldrb	r3, [r7, #7]
 8000dda:	4a08      	ldr	r2, [pc, #32]	; (8000dfc <is_button_long_pressed+0x38>)
 8000ddc:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8000de0:	4b07      	ldr	r3, [pc, #28]	; (8000e00 <is_button_long_pressed+0x3c>)
 8000de2:	881b      	ldrh	r3, [r3, #0]
 8000de4:	429a      	cmp	r2, r3
 8000de6:	d201      	bcs.n	8000dec <is_button_long_pressed+0x28>
		return 0;
 8000de8:	2300      	movs	r3, #0
 8000dea:	e000      	b.n	8000dee <is_button_long_pressed+0x2a>
	}
	return 1;
 8000dec:	2301      	movs	r3, #1
}
 8000dee:	4618      	mov	r0, r3
 8000df0:	370c      	adds	r7, #12
 8000df2:	46bd      	mov	sp, r7
 8000df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000df8:	4770      	bx	lr
 8000dfa:	bf00      	nop
 8000dfc:	20000058 	.word	0x20000058
 8000e00:	20000000 	.word	0x20000000

08000e04 <fsm_led>:


/*@brief:	state machine to blink led in 2Hz
 * @para:	none
 * @retval:	none*/
void fsm_led(void) {
 8000e04:	b580      	push	{r7, lr}
 8000e06:	af00      	add	r7, sp, #0
	switch (led_st) {
 8000e08:	4b32      	ldr	r3, [pc, #200]	; (8000ed4 <fsm_led+0xd0>)
 8000e0a:	781b      	ldrb	r3, [r3, #0]
 8000e0c:	2b00      	cmp	r3, #0
 8000e0e:	d002      	beq.n	8000e16 <fsm_led+0x12>
 8000e10:	2b01      	cmp	r3, #1
 8000e12:	d041      	beq.n	8000e98 <fsm_led+0x94>
		if (!is_timer_on(3)) {
			led_st = ON;
			set_timer(3, TOGGLE_TIME);
		}
	}
}
 8000e14:	e05b      	b.n	8000ece <fsm_led+0xca>
		switch (light_st) {
 8000e16:	4b30      	ldr	r3, [pc, #192]	; (8000ed8 <fsm_led+0xd4>)
 8000e18:	781b      	ldrb	r3, [r3, #0]
 8000e1a:	2b03      	cmp	r3, #3
 8000e1c:	d020      	beq.n	8000e60 <fsm_led+0x5c>
 8000e1e:	2b03      	cmp	r3, #3
 8000e20:	dc2b      	bgt.n	8000e7a <fsm_led+0x76>
 8000e22:	2b01      	cmp	r3, #1
 8000e24:	d002      	beq.n	8000e2c <fsm_led+0x28>
 8000e26:	2b02      	cmp	r3, #2
 8000e28:	d00d      	beq.n	8000e46 <fsm_led+0x42>
			break;
 8000e2a:	e026      	b.n	8000e7a <fsm_led+0x76>
			control_traffic_light(0, 1, 0, 0);
 8000e2c:	2300      	movs	r3, #0
 8000e2e:	2200      	movs	r2, #0
 8000e30:	2101      	movs	r1, #1
 8000e32:	2000      	movs	r0, #0
 8000e34:	f001 ff00 	bl	8002c38 <control_traffic_light>
			control_traffic_light(1, 1, 0, 0);
 8000e38:	2300      	movs	r3, #0
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	2101      	movs	r1, #1
 8000e3e:	2001      	movs	r0, #1
 8000e40:	f001 fefa 	bl	8002c38 <control_traffic_light>
			break;
 8000e44:	e01a      	b.n	8000e7c <fsm_led+0x78>
			control_traffic_light(0, 0, 1, 0);
 8000e46:	2300      	movs	r3, #0
 8000e48:	2201      	movs	r2, #1
 8000e4a:	2100      	movs	r1, #0
 8000e4c:	2000      	movs	r0, #0
 8000e4e:	f001 fef3 	bl	8002c38 <control_traffic_light>
			control_traffic_light(1, 0, 1, 0);
 8000e52:	2300      	movs	r3, #0
 8000e54:	2201      	movs	r2, #1
 8000e56:	2100      	movs	r1, #0
 8000e58:	2001      	movs	r0, #1
 8000e5a:	f001 feed 	bl	8002c38 <control_traffic_light>
			break;
 8000e5e:	e00d      	b.n	8000e7c <fsm_led+0x78>
			control_traffic_light(0, 0, 0, 1);
 8000e60:	2301      	movs	r3, #1
 8000e62:	2200      	movs	r2, #0
 8000e64:	2100      	movs	r1, #0
 8000e66:	2000      	movs	r0, #0
 8000e68:	f001 fee6 	bl	8002c38 <control_traffic_light>
			control_traffic_light(1, 0, 0, 1);
 8000e6c:	2301      	movs	r3, #1
 8000e6e:	2200      	movs	r2, #0
 8000e70:	2100      	movs	r1, #0
 8000e72:	2001      	movs	r0, #1
 8000e74:	f001 fee0 	bl	8002c38 <control_traffic_light>
			break;
 8000e78:	e000      	b.n	8000e7c <fsm_led+0x78>
			break;
 8000e7a:	bf00      	nop
		if (!is_timer_on(3)) {
 8000e7c:	2003      	movs	r0, #3
 8000e7e:	f002 f97f 	bl	8003180 <is_timer_on>
 8000e82:	4603      	mov	r3, r0
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d121      	bne.n	8000ecc <fsm_led+0xc8>
			led_st = OFF;
 8000e88:	4b12      	ldr	r3, [pc, #72]	; (8000ed4 <fsm_led+0xd0>)
 8000e8a:	2201      	movs	r2, #1
 8000e8c:	701a      	strb	r2, [r3, #0]
			set_timer(3, TOGGLE_TIME);
 8000e8e:	21fa      	movs	r1, #250	; 0xfa
 8000e90:	2003      	movs	r0, #3
 8000e92:	f002 f917 	bl	80030c4 <set_timer>
		break;
 8000e96:	e019      	b.n	8000ecc <fsm_led+0xc8>
		control_traffic_light(0, 0, 0, 0);
 8000e98:	2300      	movs	r3, #0
 8000e9a:	2200      	movs	r2, #0
 8000e9c:	2100      	movs	r1, #0
 8000e9e:	2000      	movs	r0, #0
 8000ea0:	f001 feca 	bl	8002c38 <control_traffic_light>
		control_traffic_light(1, 0, 0, 0);
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	2100      	movs	r1, #0
 8000eaa:	2001      	movs	r0, #1
 8000eac:	f001 fec4 	bl	8002c38 <control_traffic_light>
		if (!is_timer_on(3)) {
 8000eb0:	2003      	movs	r0, #3
 8000eb2:	f002 f965 	bl	8003180 <is_timer_on>
 8000eb6:	4603      	mov	r3, r0
 8000eb8:	2b00      	cmp	r3, #0
 8000eba:	d108      	bne.n	8000ece <fsm_led+0xca>
			led_st = ON;
 8000ebc:	4b05      	ldr	r3, [pc, #20]	; (8000ed4 <fsm_led+0xd0>)
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	701a      	strb	r2, [r3, #0]
			set_timer(3, TOGGLE_TIME);
 8000ec2:	21fa      	movs	r1, #250	; 0xfa
 8000ec4:	2003      	movs	r0, #3
 8000ec6:	f002 f8fd 	bl	80030c4 <set_timer>
}
 8000eca:	e000      	b.n	8000ece <fsm_led+0xca>
		break;
 8000ecc:	bf00      	nop
}
 8000ece:	bf00      	nop
 8000ed0:	bd80      	pop	{r7, pc}
 8000ed2:	bf00      	nop
 8000ed4:	20000078 	.word	0x20000078
 8000ed8:	2000004e 	.word	0x2000004e

08000edc <increase_value>:
/**
 * @brief  increase the time value based-on previous state (short-pressed)
 * @param  None
 * @retval None
 */
void increase_value(void) {
 8000edc:	b480      	push	{r7}
 8000ede:	af00      	add	r7, sp, #0
	if (light_pre_st == RED_ADJUSTMENT) {
 8000ee0:	4b1b      	ldr	r3, [pc, #108]	; (8000f50 <increase_value+0x74>)
 8000ee2:	781b      	ldrb	r3, [r3, #0]
 8000ee4:	2b01      	cmp	r3, #1
 8000ee6:	d10c      	bne.n	8000f02 <increase_value+0x26>
		red_time_buffer++;
 8000ee8:	4b1a      	ldr	r3, [pc, #104]	; (8000f54 <increase_value+0x78>)
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	3301      	adds	r3, #1
 8000eee:	4a19      	ldr	r2, [pc, #100]	; (8000f54 <increase_value+0x78>)
 8000ef0:	6013      	str	r3, [r2, #0]
		if (red_time_buffer >= 100) {
 8000ef2:	4b18      	ldr	r3, [pc, #96]	; (8000f54 <increase_value+0x78>)
 8000ef4:	681b      	ldr	r3, [r3, #0]
 8000ef6:	2b63      	cmp	r3, #99	; 0x63
 8000ef8:	d924      	bls.n	8000f44 <increase_value+0x68>
			red_time_buffer = 0;
 8000efa:	4b16      	ldr	r3, [pc, #88]	; (8000f54 <increase_value+0x78>)
 8000efc:	2200      	movs	r2, #0
 8000efe:	601a      	str	r2, [r3, #0]
		green_time_buffer++;
		if (green_time_buffer >= 100) {
			green_time_buffer = 0;
		}
	}
}
 8000f00:	e020      	b.n	8000f44 <increase_value+0x68>
	} else if (light_pre_st == YELLOW_ADJUSTMENT) {
 8000f02:	4b13      	ldr	r3, [pc, #76]	; (8000f50 <increase_value+0x74>)
 8000f04:	781b      	ldrb	r3, [r3, #0]
 8000f06:	2b02      	cmp	r3, #2
 8000f08:	d10c      	bne.n	8000f24 <increase_value+0x48>
		yellow_time_buffer++;
 8000f0a:	4b13      	ldr	r3, [pc, #76]	; (8000f58 <increase_value+0x7c>)
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	3301      	adds	r3, #1
 8000f10:	4a11      	ldr	r2, [pc, #68]	; (8000f58 <increase_value+0x7c>)
 8000f12:	6013      	str	r3, [r2, #0]
		if (yellow_time_buffer >= 100) {
 8000f14:	4b10      	ldr	r3, [pc, #64]	; (8000f58 <increase_value+0x7c>)
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	2b63      	cmp	r3, #99	; 0x63
 8000f1a:	d913      	bls.n	8000f44 <increase_value+0x68>
			yellow_time_buffer = 0;
 8000f1c:	4b0e      	ldr	r3, [pc, #56]	; (8000f58 <increase_value+0x7c>)
 8000f1e:	2200      	movs	r2, #0
 8000f20:	601a      	str	r2, [r3, #0]
}
 8000f22:	e00f      	b.n	8000f44 <increase_value+0x68>
	} else if (light_pre_st == GREEN_ADJUSTMENT) {
 8000f24:	4b0a      	ldr	r3, [pc, #40]	; (8000f50 <increase_value+0x74>)
 8000f26:	781b      	ldrb	r3, [r3, #0]
 8000f28:	2b03      	cmp	r3, #3
 8000f2a:	d10b      	bne.n	8000f44 <increase_value+0x68>
		green_time_buffer++;
 8000f2c:	4b0b      	ldr	r3, [pc, #44]	; (8000f5c <increase_value+0x80>)
 8000f2e:	681b      	ldr	r3, [r3, #0]
 8000f30:	3301      	adds	r3, #1
 8000f32:	4a0a      	ldr	r2, [pc, #40]	; (8000f5c <increase_value+0x80>)
 8000f34:	6013      	str	r3, [r2, #0]
		if (green_time_buffer >= 100) {
 8000f36:	4b09      	ldr	r3, [pc, #36]	; (8000f5c <increase_value+0x80>)
 8000f38:	681b      	ldr	r3, [r3, #0]
 8000f3a:	2b63      	cmp	r3, #99	; 0x63
 8000f3c:	d902      	bls.n	8000f44 <increase_value+0x68>
			green_time_buffer = 0;
 8000f3e:	4b07      	ldr	r3, [pc, #28]	; (8000f5c <increase_value+0x80>)
 8000f40:	2200      	movs	r2, #0
 8000f42:	601a      	str	r2, [r3, #0]
}
 8000f44:	bf00      	nop
 8000f46:	46bd      	mov	sp, r7
 8000f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f4c:	4770      	bx	lr
 8000f4e:	bf00      	nop
 8000f50:	2000004f 	.word	0x2000004f
 8000f54:	20000010 	.word	0x20000010
 8000f58:	20000018 	.word	0x20000018
 8000f5c:	20000014 	.word	0x20000014

08000f60 <button0_fsm>:
 * @brief:	mode button fsm - 2 states
 * @para:	none
 * @retval:	1 - successful
 * 			0 - fail
 * */
bool button0_fsm(void) {
 8000f60:	b580      	push	{r7, lr}
 8000f62:	af00      	add	r7, sp, #0
	switch (button_st[0]) {
 8000f64:	4b27      	ldr	r3, [pc, #156]	; (8001004 <button0_fsm+0xa4>)
 8000f66:	781b      	ldrb	r3, [r3, #0]
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d002      	beq.n	8000f72 <button0_fsm+0x12>
 8000f6c:	2b01      	cmp	r3, #1
 8000f6e:	d036      	beq.n	8000fde <button0_fsm+0x7e>
 8000f70:	e041      	b.n	8000ff6 <button0_fsm+0x96>
	case release:
		if (is_button_pressed(0) == 1) {
 8000f72:	2000      	movs	r0, #0
 8000f74:	f7ff ff0a 	bl	8000d8c <is_button_pressed>
 8000f78:	4603      	mov	r3, r0
 8000f7a:	2b01      	cmp	r3, #1
 8000f7c:	d127      	bne.n	8000fce <button0_fsm+0x6e>
			// to do
			light_pre_st = light_st;
 8000f7e:	4b22      	ldr	r3, [pc, #136]	; (8001008 <button0_fsm+0xa8>)
 8000f80:	781a      	ldrb	r2, [r3, #0]
 8000f82:	4b22      	ldr	r3, [pc, #136]	; (800100c <button0_fsm+0xac>)
 8000f84:	701a      	strb	r2, [r3, #0]
			switch (light_st) {
 8000f86:	4b20      	ldr	r3, [pc, #128]	; (8001008 <button0_fsm+0xa8>)
 8000f88:	781b      	ldrb	r3, [r3, #0]
 8000f8a:	2b03      	cmp	r3, #3
 8000f8c:	d81a      	bhi.n	8000fc4 <button0_fsm+0x64>
 8000f8e:	a201      	add	r2, pc, #4	; (adr r2, 8000f94 <button0_fsm+0x34>)
 8000f90:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f94:	08000fa5 	.word	0x08000fa5
 8000f98:	08000fad 	.word	0x08000fad
 8000f9c:	08000fb5 	.word	0x08000fb5
 8000fa0:	08000fbd 	.word	0x08000fbd
			case TRAFFIC_LIGHT:
				light_st = RED_ADJUSTMENT;
 8000fa4:	4b18      	ldr	r3, [pc, #96]	; (8001008 <button0_fsm+0xa8>)
 8000fa6:	2201      	movs	r2, #1
 8000fa8:	701a      	strb	r2, [r3, #0]
				break;
 8000faa:	e00c      	b.n	8000fc6 <button0_fsm+0x66>
			case RED_ADJUSTMENT:
				light_st = YELLOW_ADJUSTMENT;
 8000fac:	4b16      	ldr	r3, [pc, #88]	; (8001008 <button0_fsm+0xa8>)
 8000fae:	2202      	movs	r2, #2
 8000fb0:	701a      	strb	r2, [r3, #0]
				break;
 8000fb2:	e008      	b.n	8000fc6 <button0_fsm+0x66>
			case YELLOW_ADJUSTMENT:
				light_st = GREEN_ADJUSTMENT;
 8000fb4:	4b14      	ldr	r3, [pc, #80]	; (8001008 <button0_fsm+0xa8>)
 8000fb6:	2203      	movs	r2, #3
 8000fb8:	701a      	strb	r2, [r3, #0]
				break;
 8000fba:	e004      	b.n	8000fc6 <button0_fsm+0x66>
			case GREEN_ADJUSTMENT:
				light_st = TRAFFIC_LIGHT;
 8000fbc:	4b12      	ldr	r3, [pc, #72]	; (8001008 <button0_fsm+0xa8>)
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	701a      	strb	r2, [r3, #0]
				break;
 8000fc2:	e000      	b.n	8000fc6 <button0_fsm+0x66>
			default:
				break;
 8000fc4:	bf00      	nop
			}
			button_st[0] = pressed;
 8000fc6:	4b0f      	ldr	r3, [pc, #60]	; (8001004 <button0_fsm+0xa4>)
 8000fc8:	2201      	movs	r2, #1
 8000fca:	701a      	strb	r2, [r3, #0]
		} else if (is_button_pressed(0) == ERROR)
			return 0;
		break;
 8000fcc:	e015      	b.n	8000ffa <button0_fsm+0x9a>
		} else if (is_button_pressed(0) == ERROR)
 8000fce:	2000      	movs	r0, #0
 8000fd0:	f7ff fedc 	bl	8000d8c <is_button_pressed>
 8000fd4:	4603      	mov	r3, r0
 8000fd6:	2bff      	cmp	r3, #255	; 0xff
 8000fd8:	d10f      	bne.n	8000ffa <button0_fsm+0x9a>
			return 0;
 8000fda:	2300      	movs	r3, #0
 8000fdc:	e00f      	b.n	8000ffe <button0_fsm+0x9e>
	case pressed:
		if (!is_button_pressed(0)) {
 8000fde:	2000      	movs	r0, #0
 8000fe0:	f7ff fed4 	bl	8000d8c <is_button_pressed>
 8000fe4:	4603      	mov	r3, r0
 8000fe6:	2b00      	cmp	r3, #0
 8000fe8:	d103      	bne.n	8000ff2 <button0_fsm+0x92>
			button_st[0] = release;
 8000fea:	4b06      	ldr	r3, [pc, #24]	; (8001004 <button0_fsm+0xa4>)
 8000fec:	2200      	movs	r2, #0
 8000fee:	701a      	strb	r2, [r3, #0]
		} else {
			return 0;
		}
		break;
 8000ff0:	e004      	b.n	8000ffc <button0_fsm+0x9c>
			return 0;
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	e003      	b.n	8000ffe <button0_fsm+0x9e>
	default:
		return 0;
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	e001      	b.n	8000ffe <button0_fsm+0x9e>
		break;
 8000ffa:	bf00      	nop
	}
	return 1;
 8000ffc:	2301      	movs	r3, #1
}
 8000ffe:	4618      	mov	r0, r3
 8001000:	bd80      	pop	{r7, pc}
 8001002:	bf00      	nop
 8001004:	2000007c 	.word	0x2000007c
 8001008:	2000004e 	.word	0x2000004e
 800100c:	2000004f 	.word	0x2000004f

08001010 <button2_fsm>:
 * @brief:	setting-value button fsm - 2 states
 * @para:	none
 * @retval:	1 - successful
 * 			0 - fail
 * */
bool button2_fsm(void) {
 8001010:	b580      	push	{r7, lr}
 8001012:	af00      	add	r7, sp, #0
	switch (button_st[2]) {
 8001014:	4b18      	ldr	r3, [pc, #96]	; (8001078 <button2_fsm+0x68>)
 8001016:	789b      	ldrb	r3, [r3, #2]
 8001018:	2b00      	cmp	r3, #0
 800101a:	d002      	beq.n	8001022 <button2_fsm+0x12>
 800101c:	2b01      	cmp	r3, #1
 800101e:	d019      	beq.n	8001054 <button2_fsm+0x44>
 8001020:	e024      	b.n	800106c <button2_fsm+0x5c>
	case release:
		if (is_button_pressed(2) == 1) {
 8001022:	2002      	movs	r0, #2
 8001024:	f7ff feb2 	bl	8000d8c <is_button_pressed>
 8001028:	4603      	mov	r3, r0
 800102a:	2b01      	cmp	r3, #1
 800102c:	d10a      	bne.n	8001044 <button2_fsm+0x34>
			// to do
			light_pre_st = light_st;
 800102e:	4b13      	ldr	r3, [pc, #76]	; (800107c <button2_fsm+0x6c>)
 8001030:	781a      	ldrb	r2, [r3, #0]
 8001032:	4b13      	ldr	r3, [pc, #76]	; (8001080 <button2_fsm+0x70>)
 8001034:	701a      	strb	r2, [r3, #0]
			light_st = SET_VALUE;
 8001036:	4b11      	ldr	r3, [pc, #68]	; (800107c <button2_fsm+0x6c>)
 8001038:	2204      	movs	r2, #4
 800103a:	701a      	strb	r2, [r3, #0]
			button_st[2] = pressed;
 800103c:	4b0e      	ldr	r3, [pc, #56]	; (8001078 <button2_fsm+0x68>)
 800103e:	2201      	movs	r2, #1
 8001040:	709a      	strb	r2, [r3, #2]
		} else if (is_button_pressed(2) == ERROR)
			return 0;
		break;
 8001042:	e015      	b.n	8001070 <button2_fsm+0x60>
		} else if (is_button_pressed(2) == ERROR)
 8001044:	2002      	movs	r0, #2
 8001046:	f7ff fea1 	bl	8000d8c <is_button_pressed>
 800104a:	4603      	mov	r3, r0
 800104c:	2bff      	cmp	r3, #255	; 0xff
 800104e:	d10f      	bne.n	8001070 <button2_fsm+0x60>
			return 0;
 8001050:	2300      	movs	r3, #0
 8001052:	e00f      	b.n	8001074 <button2_fsm+0x64>
	case pressed:
		if (!is_button_pressed(2)) {
 8001054:	2002      	movs	r0, #2
 8001056:	f7ff fe99 	bl	8000d8c <is_button_pressed>
 800105a:	4603      	mov	r3, r0
 800105c:	2b00      	cmp	r3, #0
 800105e:	d103      	bne.n	8001068 <button2_fsm+0x58>
			button_st[2] = release;
 8001060:	4b05      	ldr	r3, [pc, #20]	; (8001078 <button2_fsm+0x68>)
 8001062:	2200      	movs	r2, #0
 8001064:	709a      	strb	r2, [r3, #2]
		} else {
			return 0;
		}
		break;
 8001066:	e004      	b.n	8001072 <button2_fsm+0x62>
			return 0;
 8001068:	2300      	movs	r3, #0
 800106a:	e003      	b.n	8001074 <button2_fsm+0x64>
	default:
		return 0;
 800106c:	2300      	movs	r3, #0
 800106e:	e001      	b.n	8001074 <button2_fsm+0x64>
		break;
 8001070:	bf00      	nop
		break;
	}
	return 1;
 8001072:	2301      	movs	r3, #1
}
 8001074:	4618      	mov	r0, r3
 8001076:	bd80      	pop	{r7, pc}
 8001078:	2000007c 	.word	0x2000007c
 800107c:	2000004e 	.word	0x2000004e
 8001080:	2000004f 	.word	0x2000004f

08001084 <button1_fsm>:
 * @brief:	increasing-value button fsm - 3 states
 * @para:	none
 * @retval:	1 - successful
 * 			0 - fail
 * */
bool button1_fsm(void) {
 8001084:	b580      	push	{r7, lr}
 8001086:	af00      	add	r7, sp, #0
	switch (button_st[1]) {
 8001088:	4b2e      	ldr	r3, [pc, #184]	; (8001144 <button1_fsm+0xc0>)
 800108a:	785b      	ldrb	r3, [r3, #1]
 800108c:	2b02      	cmp	r3, #2
 800108e:	d035      	beq.n	80010fc <button1_fsm+0x78>
 8001090:	2b02      	cmp	r3, #2
 8001092:	dc4f      	bgt.n	8001134 <button1_fsm+0xb0>
 8001094:	2b00      	cmp	r3, #0
 8001096:	d002      	beq.n	800109e <button1_fsm+0x1a>
 8001098:	2b01      	cmp	r3, #1
 800109a:	d019      	beq.n	80010d0 <button1_fsm+0x4c>
 800109c:	e04a      	b.n	8001134 <button1_fsm+0xb0>
	case release:
		if (is_button_pressed(1) == 1) {
 800109e:	2001      	movs	r0, #1
 80010a0:	f7ff fe74 	bl	8000d8c <is_button_pressed>
 80010a4:	4603      	mov	r3, r0
 80010a6:	2b01      	cmp	r3, #1
 80010a8:	d10a      	bne.n	80010c0 <button1_fsm+0x3c>
			light_pre_st = light_st;
 80010aa:	4b27      	ldr	r3, [pc, #156]	; (8001148 <button1_fsm+0xc4>)
 80010ac:	781a      	ldrb	r2, [r3, #0]
 80010ae:	4b27      	ldr	r3, [pc, #156]	; (800114c <button1_fsm+0xc8>)
 80010b0:	701a      	strb	r2, [r3, #0]
			light_st = INCREASE_BY_1;
 80010b2:	4b25      	ldr	r3, [pc, #148]	; (8001148 <button1_fsm+0xc4>)
 80010b4:	2205      	movs	r2, #5
 80010b6:	701a      	strb	r2, [r3, #0]
			button_st[1] = pressed;
 80010b8:	4b22      	ldr	r3, [pc, #136]	; (8001144 <button1_fsm+0xc0>)
 80010ba:	2201      	movs	r2, #1
 80010bc:	705a      	strb	r2, [r3, #1]
		} else if (is_button_pressed(1) == ERROR)
			return 0;
		break;
 80010be:	e03b      	b.n	8001138 <button1_fsm+0xb4>
		} else if (is_button_pressed(1) == ERROR)
 80010c0:	2001      	movs	r0, #1
 80010c2:	f7ff fe63 	bl	8000d8c <is_button_pressed>
 80010c6:	4603      	mov	r3, r0
 80010c8:	2bff      	cmp	r3, #255	; 0xff
 80010ca:	d135      	bne.n	8001138 <button1_fsm+0xb4>
			return 0;
 80010cc:	2300      	movs	r3, #0
 80010ce:	e037      	b.n	8001140 <button1_fsm+0xbc>
	case pressed:
		if (!is_button_pressed(1)) {
 80010d0:	2001      	movs	r0, #1
 80010d2:	f7ff fe5b 	bl	8000d8c <is_button_pressed>
 80010d6:	4603      	mov	r3, r0
 80010d8:	2b00      	cmp	r3, #0
 80010da:	d103      	bne.n	80010e4 <button1_fsm+0x60>
			button_st[1] = release;
 80010dc:	4b19      	ldr	r3, [pc, #100]	; (8001144 <button1_fsm+0xc0>)
 80010de:	2200      	movs	r2, #0
 80010e0:	705a      	strb	r2, [r3, #1]
		} else if (is_button_long_pressed(1) == 1) {
			button_st[1] = long_pressed;
		} else {
			return 0;
		}
		break;
 80010e2:	e02c      	b.n	800113e <button1_fsm+0xba>
		} else if (is_button_long_pressed(1) == 1) {
 80010e4:	2001      	movs	r0, #1
 80010e6:	f7ff fe6d 	bl	8000dc4 <is_button_long_pressed>
 80010ea:	4603      	mov	r3, r0
 80010ec:	2b01      	cmp	r3, #1
 80010ee:	d103      	bne.n	80010f8 <button1_fsm+0x74>
			button_st[1] = long_pressed;
 80010f0:	4b14      	ldr	r3, [pc, #80]	; (8001144 <button1_fsm+0xc0>)
 80010f2:	2202      	movs	r2, #2
 80010f4:	705a      	strb	r2, [r3, #1]
		break;
 80010f6:	e022      	b.n	800113e <button1_fsm+0xba>
			return 0;
 80010f8:	2300      	movs	r3, #0
 80010fa:	e021      	b.n	8001140 <button1_fsm+0xbc>
	case long_pressed:
		if (light_st != INCREASE_BY_1_OVER_TIME) {
 80010fc:	4b12      	ldr	r3, [pc, #72]	; (8001148 <button1_fsm+0xc4>)
 80010fe:	781b      	ldrb	r3, [r3, #0]
 8001100:	2b06      	cmp	r3, #6
 8001102:	d006      	beq.n	8001112 <button1_fsm+0x8e>
			light_pre_st = light_st;
 8001104:	4b10      	ldr	r3, [pc, #64]	; (8001148 <button1_fsm+0xc4>)
 8001106:	781a      	ldrb	r2, [r3, #0]
 8001108:	4b10      	ldr	r3, [pc, #64]	; (800114c <button1_fsm+0xc8>)
 800110a:	701a      	strb	r2, [r3, #0]
			light_st = INCREASE_BY_1_OVER_TIME;
 800110c:	4b0e      	ldr	r3, [pc, #56]	; (8001148 <button1_fsm+0xc4>)
 800110e:	2206      	movs	r2, #6
 8001110:	701a      	strb	r2, [r3, #0]
		}
		if (!is_button_pressed(1)) {
 8001112:	2001      	movs	r0, #1
 8001114:	f7ff fe3a 	bl	8000d8c <is_button_pressed>
 8001118:	4603      	mov	r3, r0
 800111a:	2b00      	cmp	r3, #0
 800111c:	d10e      	bne.n	800113c <button1_fsm+0xb8>
			light_st = light_pre_st;
 800111e:	4b0b      	ldr	r3, [pc, #44]	; (800114c <button1_fsm+0xc8>)
 8001120:	781a      	ldrb	r2, [r3, #0]
 8001122:	4b09      	ldr	r3, [pc, #36]	; (8001148 <button1_fsm+0xc4>)
 8001124:	701a      	strb	r2, [r3, #0]
			light_pre_st = INCREASE_BY_1_OVER_TIME;
 8001126:	4b09      	ldr	r3, [pc, #36]	; (800114c <button1_fsm+0xc8>)
 8001128:	2206      	movs	r2, #6
 800112a:	701a      	strb	r2, [r3, #0]
			button_st[1] = release;
 800112c:	4b05      	ldr	r3, [pc, #20]	; (8001144 <button1_fsm+0xc0>)
 800112e:	2200      	movs	r2, #0
 8001130:	705a      	strb	r2, [r3, #1]
		}
		break;
 8001132:	e003      	b.n	800113c <button1_fsm+0xb8>
	default:
		return 0;
 8001134:	2300      	movs	r3, #0
 8001136:	e003      	b.n	8001140 <button1_fsm+0xbc>
		break;
 8001138:	bf00      	nop
 800113a:	e000      	b.n	800113e <button1_fsm+0xba>
		break;
 800113c:	bf00      	nop
		break;
	}
	return 1;
 800113e:	2301      	movs	r3, #1
}
 8001140:	4618      	mov	r0, r3
 8001142:	bd80      	pop	{r7, pc}
 8001144:	2000007c 	.word	0x2000007c
 8001148:	2000004e 	.word	0x2000004e
 800114c:	2000004f 	.word	0x2000004f

08001150 <traffic_light_fsm>:

/*
 * @brief: 	finite state machine to control behavior of traffic light
 * @para:	none
 * @retval:	none*/
void traffic_light_fsm(void) {
 8001150:	b580      	push	{r7, lr}
 8001152:	af00      	add	r7, sp, #0
	update_led_buf(traffic_light_timer1, traffic_light_timer2, 1);
 8001154:	4b45      	ldr	r3, [pc, #276]	; (800126c <traffic_light_fsm+0x11c>)
 8001156:	681b      	ldr	r3, [r3, #0]
 8001158:	4a45      	ldr	r2, [pc, #276]	; (8001270 <traffic_light_fsm+0x120>)
 800115a:	6811      	ldr	r1, [r2, #0]
 800115c:	2201      	movs	r2, #1
 800115e:	4618      	mov	r0, r3
 8001160:	f001 fe28 	bl	8002db4 <update_led_buf>
	switch (tl_st) {
 8001164:	4b43      	ldr	r3, [pc, #268]	; (8001274 <traffic_light_fsm+0x124>)
 8001166:	781b      	ldrb	r3, [r3, #0]
 8001168:	2b03      	cmp	r3, #3
 800116a:	d873      	bhi.n	8001254 <traffic_light_fsm+0x104>
 800116c:	a201      	add	r2, pc, #4	; (adr r2, 8001174 <traffic_light_fsm+0x24>)
 800116e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001172:	bf00      	nop
 8001174:	08001185 	.word	0x08001185
 8001178:	080011b5 	.word	0x080011b5
 800117c:	080011ed 	.word	0x080011ed
 8001180:	0800121d 	.word	0x0800121d
	case RED_GREEN:
		control_traffic_light(0, 1, 0, 0);
 8001184:	2300      	movs	r3, #0
 8001186:	2200      	movs	r2, #0
 8001188:	2101      	movs	r1, #1
 800118a:	2000      	movs	r0, #0
 800118c:	f001 fd54 	bl	8002c38 <control_traffic_light>
		control_traffic_light(1, 0, 0, 1);
 8001190:	2301      	movs	r3, #1
 8001192:	2200      	movs	r2, #0
 8001194:	2100      	movs	r1, #0
 8001196:	2001      	movs	r0, #1
 8001198:	f001 fd4e 	bl	8002c38 <control_traffic_light>
		if (traffic_light_timer2 <= 0) {
 800119c:	4b34      	ldr	r3, [pc, #208]	; (8001270 <traffic_light_fsm+0x120>)
 800119e:	681b      	ldr	r3, [r3, #0]
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d159      	bne.n	8001258 <traffic_light_fsm+0x108>
			traffic_light_timer2 = yellow_time;
 80011a4:	4b34      	ldr	r3, [pc, #208]	; (8001278 <traffic_light_fsm+0x128>)
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	4a31      	ldr	r2, [pc, #196]	; (8001270 <traffic_light_fsm+0x120>)
 80011aa:	6013      	str	r3, [r2, #0]
			tl_st = RED_YELLOW;
 80011ac:	4b31      	ldr	r3, [pc, #196]	; (8001274 <traffic_light_fsm+0x124>)
 80011ae:	2201      	movs	r2, #1
 80011b0:	701a      	strb	r2, [r3, #0]
		}
		break;
 80011b2:	e051      	b.n	8001258 <traffic_light_fsm+0x108>
	case RED_YELLOW:
		control_traffic_light(0, 1, 0, 0);
 80011b4:	2300      	movs	r3, #0
 80011b6:	2200      	movs	r2, #0
 80011b8:	2101      	movs	r1, #1
 80011ba:	2000      	movs	r0, #0
 80011bc:	f001 fd3c 	bl	8002c38 <control_traffic_light>
		control_traffic_light(1, 0, 1, 0);
 80011c0:	2300      	movs	r3, #0
 80011c2:	2201      	movs	r2, #1
 80011c4:	2100      	movs	r1, #0
 80011c6:	2001      	movs	r0, #1
 80011c8:	f001 fd36 	bl	8002c38 <control_traffic_light>
		if (traffic_light_timer2 <= 0) {
 80011cc:	4b28      	ldr	r3, [pc, #160]	; (8001270 <traffic_light_fsm+0x120>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d143      	bne.n	800125c <traffic_light_fsm+0x10c>
			traffic_light_timer1 = green_time;
 80011d4:	4b29      	ldr	r3, [pc, #164]	; (800127c <traffic_light_fsm+0x12c>)
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	4a24      	ldr	r2, [pc, #144]	; (800126c <traffic_light_fsm+0x11c>)
 80011da:	6013      	str	r3, [r2, #0]
			traffic_light_timer2 = red_time;
 80011dc:	4b28      	ldr	r3, [pc, #160]	; (8001280 <traffic_light_fsm+0x130>)
 80011de:	681b      	ldr	r3, [r3, #0]
 80011e0:	4a23      	ldr	r2, [pc, #140]	; (8001270 <traffic_light_fsm+0x120>)
 80011e2:	6013      	str	r3, [r2, #0]
			tl_st = GREEN_RED;
 80011e4:	4b23      	ldr	r3, [pc, #140]	; (8001274 <traffic_light_fsm+0x124>)
 80011e6:	2202      	movs	r2, #2
 80011e8:	701a      	strb	r2, [r3, #0]
		}
		break;
 80011ea:	e037      	b.n	800125c <traffic_light_fsm+0x10c>
	case GREEN_RED:
		control_traffic_light(0, 0, 0, 1);
 80011ec:	2301      	movs	r3, #1
 80011ee:	2200      	movs	r2, #0
 80011f0:	2100      	movs	r1, #0
 80011f2:	2000      	movs	r0, #0
 80011f4:	f001 fd20 	bl	8002c38 <control_traffic_light>
		control_traffic_light(1, 1, 0, 0);
 80011f8:	2300      	movs	r3, #0
 80011fa:	2200      	movs	r2, #0
 80011fc:	2101      	movs	r1, #1
 80011fe:	2001      	movs	r0, #1
 8001200:	f001 fd1a 	bl	8002c38 <control_traffic_light>
		if (traffic_light_timer1 <= 0) {
 8001204:	4b19      	ldr	r3, [pc, #100]	; (800126c <traffic_light_fsm+0x11c>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	2b00      	cmp	r3, #0
 800120a:	d129      	bne.n	8001260 <traffic_light_fsm+0x110>
			traffic_light_timer1 = yellow_time;
 800120c:	4b1a      	ldr	r3, [pc, #104]	; (8001278 <traffic_light_fsm+0x128>)
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	4a16      	ldr	r2, [pc, #88]	; (800126c <traffic_light_fsm+0x11c>)
 8001212:	6013      	str	r3, [r2, #0]
			tl_st = YELLOW_RED;
 8001214:	4b17      	ldr	r3, [pc, #92]	; (8001274 <traffic_light_fsm+0x124>)
 8001216:	2203      	movs	r2, #3
 8001218:	701a      	strb	r2, [r3, #0]
		}
		break;
 800121a:	e021      	b.n	8001260 <traffic_light_fsm+0x110>
	case YELLOW_RED:
		control_traffic_light(0, 0, 1, 0);
 800121c:	2300      	movs	r3, #0
 800121e:	2201      	movs	r2, #1
 8001220:	2100      	movs	r1, #0
 8001222:	2000      	movs	r0, #0
 8001224:	f001 fd08 	bl	8002c38 <control_traffic_light>
		control_traffic_light(1, 1, 0, 0);
 8001228:	2300      	movs	r3, #0
 800122a:	2200      	movs	r2, #0
 800122c:	2101      	movs	r1, #1
 800122e:	2001      	movs	r0, #1
 8001230:	f001 fd02 	bl	8002c38 <control_traffic_light>
		if (traffic_light_timer1 <= 0) {
 8001234:	4b0d      	ldr	r3, [pc, #52]	; (800126c <traffic_light_fsm+0x11c>)
 8001236:	681b      	ldr	r3, [r3, #0]
 8001238:	2b00      	cmp	r3, #0
 800123a:	d113      	bne.n	8001264 <traffic_light_fsm+0x114>
			traffic_light_timer1 = red_time;
 800123c:	4b10      	ldr	r3, [pc, #64]	; (8001280 <traffic_light_fsm+0x130>)
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	4a0a      	ldr	r2, [pc, #40]	; (800126c <traffic_light_fsm+0x11c>)
 8001242:	6013      	str	r3, [r2, #0]
			traffic_light_timer2 = green_time;
 8001244:	4b0d      	ldr	r3, [pc, #52]	; (800127c <traffic_light_fsm+0x12c>)
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	4a09      	ldr	r2, [pc, #36]	; (8001270 <traffic_light_fsm+0x120>)
 800124a:	6013      	str	r3, [r2, #0]
			tl_st = RED_GREEN;
 800124c:	4b09      	ldr	r3, [pc, #36]	; (8001274 <traffic_light_fsm+0x124>)
 800124e:	2200      	movs	r2, #0
 8001250:	701a      	strb	r2, [r3, #0]
		}
		break;
 8001252:	e007      	b.n	8001264 <traffic_light_fsm+0x114>
	default:
		break;
 8001254:	bf00      	nop
 8001256:	e006      	b.n	8001266 <traffic_light_fsm+0x116>
		break;
 8001258:	bf00      	nop
 800125a:	e004      	b.n	8001266 <traffic_light_fsm+0x116>
		break;
 800125c:	bf00      	nop
 800125e:	e002      	b.n	8001266 <traffic_light_fsm+0x116>
		break;
 8001260:	bf00      	nop
 8001262:	e000      	b.n	8001266 <traffic_light_fsm+0x116>
		break;
 8001264:	bf00      	nop
	}
}
 8001266:	bf00      	nop
 8001268:	bd80      	pop	{r7, pc}
 800126a:	bf00      	nop
 800126c:	2000001c 	.word	0x2000001c
 8001270:	20000020 	.word	0x20000020
 8001274:	20000050 	.word	0x20000050
 8001278:	2000000c 	.word	0x2000000c
 800127c:	20000008 	.word	0x20000008
 8001280:	20000004 	.word	0x20000004

08001284 <traffic_run>:
/*
 * @brief  Top-layer finite state machine
 * @param  None
 * @retval None
 */
void traffic_run(void) {
 8001284:	b580      	push	{r7, lr}
 8001286:	b084      	sub	sp, #16
 8001288:	af04      	add	r7, sp, #16
	switch (light_st) {
 800128a:	4ba6      	ldr	r3, [pc, #664]	; (8001524 <traffic_run+0x2a0>)
 800128c:	781b      	ldrb	r3, [r3, #0]
 800128e:	2b06      	cmp	r3, #6
 8001290:	f200 8142 	bhi.w	8001518 <traffic_run+0x294>
 8001294:	a201      	add	r2, pc, #4	; (adr r2, 800129c <traffic_run+0x18>)
 8001296:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800129a:	bf00      	nop
 800129c:	080012b9 	.word	0x080012b9
 80012a0:	08001391 	.word	0x08001391
 80012a4:	080013d3 	.word	0x080013d3
 80012a8:	08001415 	.word	0x08001415
 80012ac:	08001457 	.word	0x08001457
 80012b0:	0800149b 	.word	0x0800149b
 80012b4:	080014af 	.word	0x080014af
	case TRAFFIC_LIGHT:
		if (red_time != green_time + yellow_time) {
 80012b8:	4b9b      	ldr	r3, [pc, #620]	; (8001528 <traffic_run+0x2a4>)
 80012ba:	681a      	ldr	r2, [r3, #0]
 80012bc:	4b9b      	ldr	r3, [pc, #620]	; (800152c <traffic_run+0x2a8>)
 80012be:	681b      	ldr	r3, [r3, #0]
 80012c0:	441a      	add	r2, r3
 80012c2:	4b9b      	ldr	r3, [pc, #620]	; (8001530 <traffic_run+0x2ac>)
 80012c4:	681b      	ldr	r3, [r3, #0]
 80012c6:	429a      	cmp	r2, r3
 80012c8:	d028      	beq.n	800131c <traffic_run+0x98>
			//off all leds
			control_traffic_light(0, 0, 0, 0);
 80012ca:	2300      	movs	r3, #0
 80012cc:	2200      	movs	r2, #0
 80012ce:	2100      	movs	r1, #0
 80012d0:	2000      	movs	r0, #0
 80012d2:	f001 fcb1 	bl	8002c38 <control_traffic_light>
			control_traffic_light(1, 0, 0, 0);
 80012d6:	2300      	movs	r3, #0
 80012d8:	2200      	movs	r2, #0
 80012da:	2100      	movs	r1, #0
 80012dc:	2001      	movs	r0, #1
 80012de:	f001 fcab 	bl	8002c38 <control_traffic_light>
			lcd_ShowStr(40, 130, "SYSTEM", RED, WHITE, 32, 1);
 80012e2:	2301      	movs	r3, #1
 80012e4:	9302      	str	r3, [sp, #8]
 80012e6:	2320      	movs	r3, #32
 80012e8:	9301      	str	r3, [sp, #4]
 80012ea:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80012ee:	9300      	str	r3, [sp, #0]
 80012f0:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 80012f4:	4a8f      	ldr	r2, [pc, #572]	; (8001534 <traffic_run+0x2b0>)
 80012f6:	2182      	movs	r1, #130	; 0x82
 80012f8:	2028      	movs	r0, #40	; 0x28
 80012fa:	f001 f8c1 	bl	8002480 <lcd_ShowStr>
			lcd_ShowStr(40, 162, "ERROR!!!", RED, WHITE, 32, 1);
 80012fe:	2301      	movs	r3, #1
 8001300:	9302      	str	r3, [sp, #8]
 8001302:	2320      	movs	r3, #32
 8001304:	9301      	str	r3, [sp, #4]
 8001306:	f64f 73ff 	movw	r3, #65535	; 0xffff
 800130a:	9300      	str	r3, [sp, #0]
 800130c:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8001310:	4a89      	ldr	r2, [pc, #548]	; (8001538 <traffic_run+0x2b4>)
 8001312:	21a2      	movs	r1, #162	; 0xa2
 8001314:	2028      	movs	r0, #40	; 0x28
 8001316:	f001 f8b3 	bl	8002480 <lcd_ShowStr>
 800131a:	e036      	b.n	800138a <traffic_run+0x106>
		} else {
			// decrease timer every 1s
			lcd_ShowStr(40, 130, "SYSTEM", BLACK, BLACK, 32, 1);
 800131c:	2301      	movs	r3, #1
 800131e:	9302      	str	r3, [sp, #8]
 8001320:	2320      	movs	r3, #32
 8001322:	9301      	str	r3, [sp, #4]
 8001324:	2300      	movs	r3, #0
 8001326:	9300      	str	r3, [sp, #0]
 8001328:	2300      	movs	r3, #0
 800132a:	4a82      	ldr	r2, [pc, #520]	; (8001534 <traffic_run+0x2b0>)
 800132c:	2182      	movs	r1, #130	; 0x82
 800132e:	2028      	movs	r0, #40	; 0x28
 8001330:	f001 f8a6 	bl	8002480 <lcd_ShowStr>
			lcd_ShowStr(40, 162, "ERROR!!!", BLACK, BLACK, 32, 1);
 8001334:	2301      	movs	r3, #1
 8001336:	9302      	str	r3, [sp, #8]
 8001338:	2320      	movs	r3, #32
 800133a:	9301      	str	r3, [sp, #4]
 800133c:	2300      	movs	r3, #0
 800133e:	9300      	str	r3, [sp, #0]
 8001340:	2300      	movs	r3, #0
 8001342:	4a7d      	ldr	r2, [pc, #500]	; (8001538 <traffic_run+0x2b4>)
 8001344:	21a2      	movs	r1, #162	; 0xa2
 8001346:	2028      	movs	r0, #40	; 0x28
 8001348:	f001 f89a 	bl	8002480 <lcd_ShowStr>
			if (!is_timer_on(1)) {
 800134c:	2001      	movs	r0, #1
 800134e:	f001 ff17 	bl	8003180 <is_timer_on>
 8001352:	4603      	mov	r3, r0
 8001354:	2b00      	cmp	r3, #0
 8001356:	d116      	bne.n	8001386 <traffic_run+0x102>
				if (traffic_light_timer1 > 0)
 8001358:	4b78      	ldr	r3, [pc, #480]	; (800153c <traffic_run+0x2b8>)
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	2b00      	cmp	r3, #0
 800135e:	d004      	beq.n	800136a <traffic_run+0xe6>
					traffic_light_timer1--;
 8001360:	4b76      	ldr	r3, [pc, #472]	; (800153c <traffic_run+0x2b8>)
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	3b01      	subs	r3, #1
 8001366:	4a75      	ldr	r2, [pc, #468]	; (800153c <traffic_run+0x2b8>)
 8001368:	6013      	str	r3, [r2, #0]
				if (traffic_light_timer2 > 0)
 800136a:	4b75      	ldr	r3, [pc, #468]	; (8001540 <traffic_run+0x2bc>)
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	2b00      	cmp	r3, #0
 8001370:	d004      	beq.n	800137c <traffic_run+0xf8>
					traffic_light_timer2--;
 8001372:	4b73      	ldr	r3, [pc, #460]	; (8001540 <traffic_run+0x2bc>)
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	3b01      	subs	r3, #1
 8001378:	4a71      	ldr	r2, [pc, #452]	; (8001540 <traffic_run+0x2bc>)
 800137a:	6013      	str	r3, [r2, #0]
				set_timer(1, ONE_SECOND);
 800137c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001380:	2001      	movs	r0, #1
 8001382:	f001 fe9f 	bl	80030c4 <set_timer>
			}
			traffic_light_fsm();
 8001386:	f7ff fee3 	bl	8001150 <traffic_light_fsm>
		}
		//button0;
		button0_fsm();
 800138a:	f7ff fde9 	bl	8000f60 <button0_fsm>
		break;
 800138e:	e0c4      	b.n	800151a <traffic_run+0x296>

	case RED_ADJUSTMENT:
		// update buffer of red with the condition that previous state has to be different from changing-value states
		if (light_pre_st != INCREASE_BY_1 && light_pre_st != SET_VALUE
 8001390:	4b6c      	ldr	r3, [pc, #432]	; (8001544 <traffic_run+0x2c0>)
 8001392:	781b      	ldrb	r3, [r3, #0]
 8001394:	2b05      	cmp	r3, #5
 8001396:	d00b      	beq.n	80013b0 <traffic_run+0x12c>
 8001398:	4b6a      	ldr	r3, [pc, #424]	; (8001544 <traffic_run+0x2c0>)
 800139a:	781b      	ldrb	r3, [r3, #0]
 800139c:	2b04      	cmp	r3, #4
 800139e:	d007      	beq.n	80013b0 <traffic_run+0x12c>
				&& light_pre_st != INCREASE_BY_1_OVER_TIME) {
 80013a0:	4b68      	ldr	r3, [pc, #416]	; (8001544 <traffic_run+0x2c0>)
 80013a2:	781b      	ldrb	r3, [r3, #0]
 80013a4:	2b06      	cmp	r3, #6
 80013a6:	d003      	beq.n	80013b0 <traffic_run+0x12c>
			red_time_buffer = red_time;
 80013a8:	4b61      	ldr	r3, [pc, #388]	; (8001530 <traffic_run+0x2ac>)
 80013aa:	681b      	ldr	r3, [r3, #0]
 80013ac:	4a66      	ldr	r2, [pc, #408]	; (8001548 <traffic_run+0x2c4>)
 80013ae:	6013      	str	r3, [r2, #0]
		}
		// update buffer of four 7-seg leds: value of red buffer and the mode (2)
		update_led_buf(red_time_buffer, red_time_buffer, 2);
 80013b0:	4b65      	ldr	r3, [pc, #404]	; (8001548 <traffic_run+0x2c4>)
 80013b2:	681b      	ldr	r3, [r3, #0]
 80013b4:	4a64      	ldr	r2, [pc, #400]	; (8001548 <traffic_run+0x2c4>)
 80013b6:	6811      	ldr	r1, [r2, #0]
 80013b8:	2202      	movs	r2, #2
 80013ba:	4618      	mov	r0, r3
 80013bc:	f001 fcfa 	bl	8002db4 <update_led_buf>
		fsm_led();
 80013c0:	f7ff fd20 	bl	8000e04 <fsm_led>
		// transition mode function
		button0_fsm();
 80013c4:	f7ff fdcc 	bl	8000f60 <button0_fsm>
		button1_fsm();
 80013c8:	f7ff fe5c 	bl	8001084 <button1_fsm>
		button2_fsm();
 80013cc:	f7ff fe20 	bl	8001010 <button2_fsm>
		break;
 80013d0:	e0a3      	b.n	800151a <traffic_run+0x296>
	case YELLOW_ADJUSTMENT:
		// update buffer of yellow with the condition that previous state has to be different from changing-value states
		if (light_pre_st != INCREASE_BY_1 && light_pre_st != SET_VALUE
 80013d2:	4b5c      	ldr	r3, [pc, #368]	; (8001544 <traffic_run+0x2c0>)
 80013d4:	781b      	ldrb	r3, [r3, #0]
 80013d6:	2b05      	cmp	r3, #5
 80013d8:	d00b      	beq.n	80013f2 <traffic_run+0x16e>
 80013da:	4b5a      	ldr	r3, [pc, #360]	; (8001544 <traffic_run+0x2c0>)
 80013dc:	781b      	ldrb	r3, [r3, #0]
 80013de:	2b04      	cmp	r3, #4
 80013e0:	d007      	beq.n	80013f2 <traffic_run+0x16e>
				&& light_pre_st != INCREASE_BY_1_OVER_TIME)
 80013e2:	4b58      	ldr	r3, [pc, #352]	; (8001544 <traffic_run+0x2c0>)
 80013e4:	781b      	ldrb	r3, [r3, #0]
 80013e6:	2b06      	cmp	r3, #6
 80013e8:	d003      	beq.n	80013f2 <traffic_run+0x16e>
			yellow_time_buffer = yellow_time;
 80013ea:	4b50      	ldr	r3, [pc, #320]	; (800152c <traffic_run+0x2a8>)
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	4a57      	ldr	r2, [pc, #348]	; (800154c <traffic_run+0x2c8>)
 80013f0:	6013      	str	r3, [r2, #0]
		// update buffer of four 7-seg leds: value of yellow buffer and the mode (3)
		update_led_buf(yellow_time_buffer, yellow_time_buffer, 3);
 80013f2:	4b56      	ldr	r3, [pc, #344]	; (800154c <traffic_run+0x2c8>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	4a55      	ldr	r2, [pc, #340]	; (800154c <traffic_run+0x2c8>)
 80013f8:	6811      	ldr	r1, [r2, #0]
 80013fa:	2203      	movs	r2, #3
 80013fc:	4618      	mov	r0, r3
 80013fe:	f001 fcd9 	bl	8002db4 <update_led_buf>
		fsm_led();
 8001402:	f7ff fcff 	bl	8000e04 <fsm_led>
		// transition mode function
		button0_fsm();
 8001406:	f7ff fdab 	bl	8000f60 <button0_fsm>
		button1_fsm();
 800140a:	f7ff fe3b 	bl	8001084 <button1_fsm>
		button2_fsm();
 800140e:	f7ff fdff 	bl	8001010 <button2_fsm>

		break;
 8001412:	e082      	b.n	800151a <traffic_run+0x296>
	case GREEN_ADJUSTMENT:
		// update buffer of green with the condition that previous state has to be different from changing-value states
		if (light_pre_st != INCREASE_BY_1 && light_pre_st != SET_VALUE
 8001414:	4b4b      	ldr	r3, [pc, #300]	; (8001544 <traffic_run+0x2c0>)
 8001416:	781b      	ldrb	r3, [r3, #0]
 8001418:	2b05      	cmp	r3, #5
 800141a:	d00b      	beq.n	8001434 <traffic_run+0x1b0>
 800141c:	4b49      	ldr	r3, [pc, #292]	; (8001544 <traffic_run+0x2c0>)
 800141e:	781b      	ldrb	r3, [r3, #0]
 8001420:	2b04      	cmp	r3, #4
 8001422:	d007      	beq.n	8001434 <traffic_run+0x1b0>
				&& light_pre_st != INCREASE_BY_1_OVER_TIME)
 8001424:	4b47      	ldr	r3, [pc, #284]	; (8001544 <traffic_run+0x2c0>)
 8001426:	781b      	ldrb	r3, [r3, #0]
 8001428:	2b06      	cmp	r3, #6
 800142a:	d003      	beq.n	8001434 <traffic_run+0x1b0>
			green_time_buffer = green_time;
 800142c:	4b3e      	ldr	r3, [pc, #248]	; (8001528 <traffic_run+0x2a4>)
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	4a47      	ldr	r2, [pc, #284]	; (8001550 <traffic_run+0x2cc>)
 8001432:	6013      	str	r3, [r2, #0]
		// update buffer of four 7-seg leds: value of yellow buffer and the mode (4)
		update_led_buf(green_time_buffer, green_time_buffer, 4);
 8001434:	4b46      	ldr	r3, [pc, #280]	; (8001550 <traffic_run+0x2cc>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	4a45      	ldr	r2, [pc, #276]	; (8001550 <traffic_run+0x2cc>)
 800143a:	6811      	ldr	r1, [r2, #0]
 800143c:	2204      	movs	r2, #4
 800143e:	4618      	mov	r0, r3
 8001440:	f001 fcb8 	bl	8002db4 <update_led_buf>
		fsm_led();
 8001444:	f7ff fcde 	bl	8000e04 <fsm_led>
		// transition mode function
		button0_fsm();
 8001448:	f7ff fd8a 	bl	8000f60 <button0_fsm>
		button1_fsm();
 800144c:	f7ff fe1a 	bl	8001084 <button1_fsm>
		button2_fsm();
 8001450:	f7ff fdde 	bl	8001010 <button2_fsm>
		break;
 8001454:	e061      	b.n	800151a <traffic_run+0x296>

	case SET_VALUE:
		// update the time value based-on previous state
		if (light_pre_st == RED_ADJUSTMENT) {
 8001456:	4b3b      	ldr	r3, [pc, #236]	; (8001544 <traffic_run+0x2c0>)
 8001458:	781b      	ldrb	r3, [r3, #0]
 800145a:	2b01      	cmp	r3, #1
 800145c:	d104      	bne.n	8001468 <traffic_run+0x1e4>
			red_time = red_time_buffer;
 800145e:	4b3a      	ldr	r3, [pc, #232]	; (8001548 <traffic_run+0x2c4>)
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	4a33      	ldr	r2, [pc, #204]	; (8001530 <traffic_run+0x2ac>)
 8001464:	6013      	str	r3, [r2, #0]
 8001466:	e010      	b.n	800148a <traffic_run+0x206>
		} else if (light_pre_st == YELLOW_ADJUSTMENT) {
 8001468:	4b36      	ldr	r3, [pc, #216]	; (8001544 <traffic_run+0x2c0>)
 800146a:	781b      	ldrb	r3, [r3, #0]
 800146c:	2b02      	cmp	r3, #2
 800146e:	d104      	bne.n	800147a <traffic_run+0x1f6>
			yellow_time = yellow_time_buffer;
 8001470:	4b36      	ldr	r3, [pc, #216]	; (800154c <traffic_run+0x2c8>)
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	4a2d      	ldr	r2, [pc, #180]	; (800152c <traffic_run+0x2a8>)
 8001476:	6013      	str	r3, [r2, #0]
 8001478:	e007      	b.n	800148a <traffic_run+0x206>
		} else if (light_pre_st == GREEN_ADJUSTMENT) {
 800147a:	4b32      	ldr	r3, [pc, #200]	; (8001544 <traffic_run+0x2c0>)
 800147c:	781b      	ldrb	r3, [r3, #0]
 800147e:	2b03      	cmp	r3, #3
 8001480:	d103      	bne.n	800148a <traffic_run+0x206>
			green_time = green_time_buffer;
 8001482:	4b33      	ldr	r3, [pc, #204]	; (8001550 <traffic_run+0x2cc>)
 8001484:	681b      	ldr	r3, [r3, #0]
 8001486:	4a28      	ldr	r2, [pc, #160]	; (8001528 <traffic_run+0x2a4>)
 8001488:	6013      	str	r3, [r2, #0]
		}

		light_st = light_pre_st;
 800148a:	4b2e      	ldr	r3, [pc, #184]	; (8001544 <traffic_run+0x2c0>)
 800148c:	781a      	ldrb	r2, [r3, #0]
 800148e:	4b25      	ldr	r3, [pc, #148]	; (8001524 <traffic_run+0x2a0>)
 8001490:	701a      	strb	r2, [r3, #0]
		light_pre_st = SET_VALUE;
 8001492:	4b2c      	ldr	r3, [pc, #176]	; (8001544 <traffic_run+0x2c0>)
 8001494:	2204      	movs	r2, #4
 8001496:	701a      	strb	r2, [r3, #0]
		break;
 8001498:	e03f      	b.n	800151a <traffic_run+0x296>
	case INCREASE_BY_1:
		// increase the time value based-on previous state (short-pressed)
		increase_value();
 800149a:	f7ff fd1f 	bl	8000edc <increase_value>
		light_st = light_pre_st;
 800149e:	4b29      	ldr	r3, [pc, #164]	; (8001544 <traffic_run+0x2c0>)
 80014a0:	781a      	ldrb	r2, [r3, #0]
 80014a2:	4b20      	ldr	r3, [pc, #128]	; (8001524 <traffic_run+0x2a0>)
 80014a4:	701a      	strb	r2, [r3, #0]
		light_pre_st = INCREASE_BY_1;
 80014a6:	4b27      	ldr	r3, [pc, #156]	; (8001544 <traffic_run+0x2c0>)
 80014a8:	2205      	movs	r2, #5
 80014aa:	701a      	strb	r2, [r3, #0]
		break;
 80014ac:	e035      	b.n	800151a <traffic_run+0x296>
	case INCREASE_BY_1_OVER_TIME:
		// increase the time value every 0.25s based-on previous state (short-pressed)
		if (light_pre_st == RED_ADJUSTMENT) {
 80014ae:	4b25      	ldr	r3, [pc, #148]	; (8001544 <traffic_run+0x2c0>)
 80014b0:	781b      	ldrb	r3, [r3, #0]
 80014b2:	2b01      	cmp	r3, #1
 80014b4:	d108      	bne.n	80014c8 <traffic_run+0x244>
			update_led_buf(red_time_buffer, red_time_buffer, 2);
 80014b6:	4b24      	ldr	r3, [pc, #144]	; (8001548 <traffic_run+0x2c4>)
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	4a23      	ldr	r2, [pc, #140]	; (8001548 <traffic_run+0x2c4>)
 80014bc:	6811      	ldr	r1, [r2, #0]
 80014be:	2202      	movs	r2, #2
 80014c0:	4618      	mov	r0, r3
 80014c2:	f001 fc77 	bl	8002db4 <update_led_buf>
 80014c6:	e018      	b.n	80014fa <traffic_run+0x276>
		} else if (light_pre_st == YELLOW_ADJUSTMENT) {
 80014c8:	4b1e      	ldr	r3, [pc, #120]	; (8001544 <traffic_run+0x2c0>)
 80014ca:	781b      	ldrb	r3, [r3, #0]
 80014cc:	2b02      	cmp	r3, #2
 80014ce:	d108      	bne.n	80014e2 <traffic_run+0x25e>
			update_led_buf(yellow_time_buffer, yellow_time_buffer, 3);
 80014d0:	4b1e      	ldr	r3, [pc, #120]	; (800154c <traffic_run+0x2c8>)
 80014d2:	681b      	ldr	r3, [r3, #0]
 80014d4:	4a1d      	ldr	r2, [pc, #116]	; (800154c <traffic_run+0x2c8>)
 80014d6:	6811      	ldr	r1, [r2, #0]
 80014d8:	2203      	movs	r2, #3
 80014da:	4618      	mov	r0, r3
 80014dc:	f001 fc6a 	bl	8002db4 <update_led_buf>
 80014e0:	e00b      	b.n	80014fa <traffic_run+0x276>
		} else if (light_pre_st == GREEN_ADJUSTMENT) {
 80014e2:	4b18      	ldr	r3, [pc, #96]	; (8001544 <traffic_run+0x2c0>)
 80014e4:	781b      	ldrb	r3, [r3, #0]
 80014e6:	2b03      	cmp	r3, #3
 80014e8:	d107      	bne.n	80014fa <traffic_run+0x276>
			update_led_buf(green_time_buffer, green_time_buffer, 4);
 80014ea:	4b19      	ldr	r3, [pc, #100]	; (8001550 <traffic_run+0x2cc>)
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	4a18      	ldr	r2, [pc, #96]	; (8001550 <traffic_run+0x2cc>)
 80014f0:	6811      	ldr	r1, [r2, #0]
 80014f2:	2204      	movs	r2, #4
 80014f4:	4618      	mov	r0, r3
 80014f6:	f001 fc5d 	bl	8002db4 <update_led_buf>
		}
		if (!is_timer_on(4)) {
 80014fa:	2004      	movs	r0, #4
 80014fc:	f001 fe40 	bl	8003180 <is_timer_on>
 8001500:	4603      	mov	r3, r0
 8001502:	2b00      	cmp	r3, #0
 8001504:	d105      	bne.n	8001512 <traffic_run+0x28e>
			increase_value();
 8001506:	f7ff fce9 	bl	8000edc <increase_value>
			set_timer(4, INCREASE_TIME);
 800150a:	21fa      	movs	r1, #250	; 0xfa
 800150c:	2004      	movs	r0, #4
 800150e:	f001 fdd9 	bl	80030c4 <set_timer>
		}
		button1_fsm();
 8001512:	f7ff fdb7 	bl	8001084 <button1_fsm>
		break;
 8001516:	e000      	b.n	800151a <traffic_run+0x296>
	default:
		break;
 8001518:	bf00      	nop
	}
	LCD_DisplayNum();
 800151a:	f001 fc8b 	bl	8002e34 <LCD_DisplayNum>
}
 800151e:	bf00      	nop
 8001520:	46bd      	mov	sp, r7
 8001522:	bd80      	pop	{r7, pc}
 8001524:	2000004e 	.word	0x2000004e
 8001528:	20000008 	.word	0x20000008
 800152c:	2000000c 	.word	0x2000000c
 8001530:	20000004 	.word	0x20000004
 8001534:	08005814 	.word	0x08005814
 8001538:	0800581c 	.word	0x0800581c
 800153c:	2000001c 	.word	0x2000001c
 8001540:	20000020 	.word	0x20000020
 8001544:	2000004f 	.word	0x2000004f
 8001548:	20000010 	.word	0x20000010
 800154c:	20000018 	.word	0x20000018
 8001550:	20000014 	.word	0x20000014

08001554 <MX_FSMC_Init>:

SRAM_HandleTypeDef hsram1;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 8001554:	b580      	push	{r7, lr}
 8001556:	b08e      	sub	sp, #56	; 0x38
 8001558:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 800155a:	f107 031c 	add.w	r3, r7, #28
 800155e:	2200      	movs	r2, #0
 8001560:	601a      	str	r2, [r3, #0]
 8001562:	605a      	str	r2, [r3, #4]
 8001564:	609a      	str	r2, [r3, #8]
 8001566:	60da      	str	r2, [r3, #12]
 8001568:	611a      	str	r2, [r3, #16]
 800156a:	615a      	str	r2, [r3, #20]
 800156c:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 800156e:	463b      	mov	r3, r7
 8001570:	2200      	movs	r2, #0
 8001572:	601a      	str	r2, [r3, #0]
 8001574:	605a      	str	r2, [r3, #4]
 8001576:	609a      	str	r2, [r3, #8]
 8001578:	60da      	str	r2, [r3, #12]
 800157a:	611a      	str	r2, [r3, #16]
 800157c:	615a      	str	r2, [r3, #20]
 800157e:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 8001580:	4b2f      	ldr	r3, [pc, #188]	; (8001640 <MX_FSMC_Init+0xec>)
 8001582:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8001586:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8001588:	4b2d      	ldr	r3, [pc, #180]	; (8001640 <MX_FSMC_Init+0xec>)
 800158a:	4a2e      	ldr	r2, [pc, #184]	; (8001644 <MX_FSMC_Init+0xf0>)
 800158c:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 800158e:	4b2c      	ldr	r3, [pc, #176]	; (8001640 <MX_FSMC_Init+0xec>)
 8001590:	2200      	movs	r2, #0
 8001592:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8001594:	4b2a      	ldr	r3, [pc, #168]	; (8001640 <MX_FSMC_Init+0xec>)
 8001596:	2200      	movs	r2, #0
 8001598:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 800159a:	4b29      	ldr	r3, [pc, #164]	; (8001640 <MX_FSMC_Init+0xec>)
 800159c:	2200      	movs	r2, #0
 800159e:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 80015a0:	4b27      	ldr	r3, [pc, #156]	; (8001640 <MX_FSMC_Init+0xec>)
 80015a2:	2210      	movs	r2, #16
 80015a4:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 80015a6:	4b26      	ldr	r3, [pc, #152]	; (8001640 <MX_FSMC_Init+0xec>)
 80015a8:	2200      	movs	r2, #0
 80015aa:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 80015ac:	4b24      	ldr	r3, [pc, #144]	; (8001640 <MX_FSMC_Init+0xec>)
 80015ae:	2200      	movs	r2, #0
 80015b0:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 80015b2:	4b23      	ldr	r3, [pc, #140]	; (8001640 <MX_FSMC_Init+0xec>)
 80015b4:	2200      	movs	r2, #0
 80015b6:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 80015b8:	4b21      	ldr	r3, [pc, #132]	; (8001640 <MX_FSMC_Init+0xec>)
 80015ba:	2200      	movs	r2, #0
 80015bc:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 80015be:	4b20      	ldr	r3, [pc, #128]	; (8001640 <MX_FSMC_Init+0xec>)
 80015c0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80015c4:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 80015c6:	4b1e      	ldr	r3, [pc, #120]	; (8001640 <MX_FSMC_Init+0xec>)
 80015c8:	2200      	movs	r2, #0
 80015ca:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 80015cc:	4b1c      	ldr	r3, [pc, #112]	; (8001640 <MX_FSMC_Init+0xec>)
 80015ce:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80015d2:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 80015d4:	4b1a      	ldr	r3, [pc, #104]	; (8001640 <MX_FSMC_Init+0xec>)
 80015d6:	2200      	movs	r2, #0
 80015d8:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 80015da:	4b19      	ldr	r3, [pc, #100]	; (8001640 <MX_FSMC_Init+0xec>)
 80015dc:	2200      	movs	r2, #0
 80015de:	639a      	str	r2, [r3, #56]	; 0x38
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 80015e0:	4b17      	ldr	r3, [pc, #92]	; (8001640 <MX_FSMC_Init+0xec>)
 80015e2:	2200      	movs	r2, #0
 80015e4:	645a      	str	r2, [r3, #68]	; 0x44
  /* Timing */
  Timing.AddressSetupTime = 0xf;
 80015e6:	230f      	movs	r3, #15
 80015e8:	61fb      	str	r3, [r7, #28]
  Timing.AddressHoldTime = 15;
 80015ea:	230f      	movs	r3, #15
 80015ec:	623b      	str	r3, [r7, #32]
  Timing.DataSetupTime = 60;
 80015ee:	233c      	movs	r3, #60	; 0x3c
 80015f0:	627b      	str	r3, [r7, #36]	; 0x24
  Timing.BusTurnAroundDuration = 0;
 80015f2:	2300      	movs	r3, #0
 80015f4:	62bb      	str	r3, [r7, #40]	; 0x28
  Timing.CLKDivision = 16;
 80015f6:	2310      	movs	r3, #16
 80015f8:	62fb      	str	r3, [r7, #44]	; 0x2c
  Timing.DataLatency = 17;
 80015fa:	2311      	movs	r3, #17
 80015fc:	633b      	str	r3, [r7, #48]	; 0x30
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 80015fe:	2300      	movs	r3, #0
 8001600:	637b      	str	r3, [r7, #52]	; 0x34
  /* ExtTiming */
  ExtTiming.AddressSetupTime = 8;
 8001602:	2308      	movs	r3, #8
 8001604:	603b      	str	r3, [r7, #0]
  ExtTiming.AddressHoldTime = 15;
 8001606:	230f      	movs	r3, #15
 8001608:	607b      	str	r3, [r7, #4]
  ExtTiming.DataSetupTime = 9;
 800160a:	2309      	movs	r3, #9
 800160c:	60bb      	str	r3, [r7, #8]
  ExtTiming.BusTurnAroundDuration = 0;
 800160e:	2300      	movs	r3, #0
 8001610:	60fb      	str	r3, [r7, #12]
  ExtTiming.CLKDivision = 16;
 8001612:	2310      	movs	r3, #16
 8001614:	613b      	str	r3, [r7, #16]
  ExtTiming.DataLatency = 17;
 8001616:	2311      	movs	r3, #17
 8001618:	617b      	str	r3, [r7, #20]
  ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 800161a:	2300      	movs	r3, #0
 800161c:	61bb      	str	r3, [r7, #24]

  if (HAL_SRAM_Init(&hsram1, &Timing, &ExtTiming) != HAL_OK)
 800161e:	463a      	mov	r2, r7
 8001620:	f107 031c 	add.w	r3, r7, #28
 8001624:	4619      	mov	r1, r3
 8001626:	4806      	ldr	r0, [pc, #24]	; (8001640 <MX_FSMC_Init+0xec>)
 8001628:	f003 fb26 	bl	8004c78 <HAL_SRAM_Init>
 800162c:	4603      	mov	r3, r0
 800162e:	2b00      	cmp	r3, #0
 8001630:	d001      	beq.n	8001636 <MX_FSMC_Init+0xe2>
  {
    Error_Handler( );
 8001632:	f001 fd37 	bl	80030a4 <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 8001636:	bf00      	nop
 8001638:	3738      	adds	r7, #56	; 0x38
 800163a:	46bd      	mov	sp, r7
 800163c:	bd80      	pop	{r7, pc}
 800163e:	bf00      	nop
 8001640:	20000080 	.word	0x20000080
 8001644:	a0000104 	.word	0xa0000104

08001648 <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8001648:	b580      	push	{r7, lr}
 800164a:	b086      	sub	sp, #24
 800164c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800164e:	1d3b      	adds	r3, r7, #4
 8001650:	2200      	movs	r2, #0
 8001652:	601a      	str	r2, [r3, #0]
 8001654:	605a      	str	r2, [r3, #4]
 8001656:	609a      	str	r2, [r3, #8]
 8001658:	60da      	str	r2, [r3, #12]
 800165a:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 800165c:	4b1c      	ldr	r3, [pc, #112]	; (80016d0 <HAL_FSMC_MspInit+0x88>)
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	2b00      	cmp	r3, #0
 8001662:	d131      	bne.n	80016c8 <HAL_FSMC_MspInit+0x80>
    return;
  }
  FSMC_Initialized = 1;
 8001664:	4b1a      	ldr	r3, [pc, #104]	; (80016d0 <HAL_FSMC_MspInit+0x88>)
 8001666:	2201      	movs	r2, #1
 8001668:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 800166a:	2300      	movs	r3, #0
 800166c:	603b      	str	r3, [r7, #0]
 800166e:	4b19      	ldr	r3, [pc, #100]	; (80016d4 <HAL_FSMC_MspInit+0x8c>)
 8001670:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001672:	4a18      	ldr	r2, [pc, #96]	; (80016d4 <HAL_FSMC_MspInit+0x8c>)
 8001674:	f043 0301 	orr.w	r3, r3, #1
 8001678:	6393      	str	r3, [r2, #56]	; 0x38
 800167a:	4b16      	ldr	r3, [pc, #88]	; (80016d4 <HAL_FSMC_MspInit+0x8c>)
 800167c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800167e:	f003 0301 	and.w	r3, r3, #1
 8001682:	603b      	str	r3, [r7, #0]
 8001684:	683b      	ldr	r3, [r7, #0]
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 8001686:	f64f 7388 	movw	r3, #65416	; 0xff88
 800168a:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800168c:	2302      	movs	r3, #2
 800168e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001690:	2300      	movs	r3, #0
 8001692:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001694:	2303      	movs	r3, #3
 8001696:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001698:	230c      	movs	r3, #12
 800169a:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800169c:	1d3b      	adds	r3, r7, #4
 800169e:	4619      	mov	r1, r3
 80016a0:	480d      	ldr	r0, [pc, #52]	; (80016d8 <HAL_FSMC_MspInit+0x90>)
 80016a2:	f002 f8b3 	bl	800380c <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 80016a6:	f24c 73b3 	movw	r3, #51123	; 0xc7b3
 80016aa:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016ac:	2302      	movs	r3, #2
 80016ae:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016b0:	2300      	movs	r3, #0
 80016b2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80016b4:	2303      	movs	r3, #3
 80016b6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 80016b8:	230c      	movs	r3, #12
 80016ba:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80016bc:	1d3b      	adds	r3, r7, #4
 80016be:	4619      	mov	r1, r3
 80016c0:	4806      	ldr	r0, [pc, #24]	; (80016dc <HAL_FSMC_MspInit+0x94>)
 80016c2:	f002 f8a3 	bl	800380c <HAL_GPIO_Init>
 80016c6:	e000      	b.n	80016ca <HAL_FSMC_MspInit+0x82>
    return;
 80016c8:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 80016ca:	3718      	adds	r7, #24
 80016cc:	46bd      	mov	sp, r7
 80016ce:	bd80      	pop	{r7, pc}
 80016d0:	20000054 	.word	0x20000054
 80016d4:	40023800 	.word	0x40023800
 80016d8:	40021000 	.word	0x40021000
 80016dc:	40020c00 	.word	0x40020c00

080016e0 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 80016e0:	b580      	push	{r7, lr}
 80016e2:	b082      	sub	sp, #8
 80016e4:	af00      	add	r7, sp, #0
 80016e6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 80016e8:	f7ff ffae 	bl	8001648 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 80016ec:	bf00      	nop
 80016ee:	3708      	adds	r7, #8
 80016f0:	46bd      	mov	sp, r7
 80016f2:	bd80      	pop	{r7, pc}

080016f4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b08c      	sub	sp, #48	; 0x30
 80016f8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016fa:	f107 031c 	add.w	r3, r7, #28
 80016fe:	2200      	movs	r2, #0
 8001700:	601a      	str	r2, [r3, #0]
 8001702:	605a      	str	r2, [r3, #4]
 8001704:	609a      	str	r2, [r3, #8]
 8001706:	60da      	str	r2, [r3, #12]
 8001708:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800170a:	2300      	movs	r3, #0
 800170c:	61bb      	str	r3, [r7, #24]
 800170e:	4b5c      	ldr	r3, [pc, #368]	; (8001880 <MX_GPIO_Init+0x18c>)
 8001710:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001712:	4a5b      	ldr	r2, [pc, #364]	; (8001880 <MX_GPIO_Init+0x18c>)
 8001714:	f043 0310 	orr.w	r3, r3, #16
 8001718:	6313      	str	r3, [r2, #48]	; 0x30
 800171a:	4b59      	ldr	r3, [pc, #356]	; (8001880 <MX_GPIO_Init+0x18c>)
 800171c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800171e:	f003 0310 	and.w	r3, r3, #16
 8001722:	61bb      	str	r3, [r7, #24]
 8001724:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001726:	2300      	movs	r3, #0
 8001728:	617b      	str	r3, [r7, #20]
 800172a:	4b55      	ldr	r3, [pc, #340]	; (8001880 <MX_GPIO_Init+0x18c>)
 800172c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800172e:	4a54      	ldr	r2, [pc, #336]	; (8001880 <MX_GPIO_Init+0x18c>)
 8001730:	f043 0304 	orr.w	r3, r3, #4
 8001734:	6313      	str	r3, [r2, #48]	; 0x30
 8001736:	4b52      	ldr	r3, [pc, #328]	; (8001880 <MX_GPIO_Init+0x18c>)
 8001738:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800173a:	f003 0304 	and.w	r3, r3, #4
 800173e:	617b      	str	r3, [r7, #20]
 8001740:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001742:	2300      	movs	r3, #0
 8001744:	613b      	str	r3, [r7, #16]
 8001746:	4b4e      	ldr	r3, [pc, #312]	; (8001880 <MX_GPIO_Init+0x18c>)
 8001748:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800174a:	4a4d      	ldr	r2, [pc, #308]	; (8001880 <MX_GPIO_Init+0x18c>)
 800174c:	f043 0308 	orr.w	r3, r3, #8
 8001750:	6313      	str	r3, [r2, #48]	; 0x30
 8001752:	4b4b      	ldr	r3, [pc, #300]	; (8001880 <MX_GPIO_Init+0x18c>)
 8001754:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001756:	f003 0308 	and.w	r3, r3, #8
 800175a:	613b      	str	r3, [r7, #16]
 800175c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800175e:	2300      	movs	r3, #0
 8001760:	60fb      	str	r3, [r7, #12]
 8001762:	4b47      	ldr	r3, [pc, #284]	; (8001880 <MX_GPIO_Init+0x18c>)
 8001764:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001766:	4a46      	ldr	r2, [pc, #280]	; (8001880 <MX_GPIO_Init+0x18c>)
 8001768:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800176c:	6313      	str	r3, [r2, #48]	; 0x30
 800176e:	4b44      	ldr	r3, [pc, #272]	; (8001880 <MX_GPIO_Init+0x18c>)
 8001770:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001772:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001776:	60fb      	str	r3, [r7, #12]
 8001778:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800177a:	2300      	movs	r3, #0
 800177c:	60bb      	str	r3, [r7, #8]
 800177e:	4b40      	ldr	r3, [pc, #256]	; (8001880 <MX_GPIO_Init+0x18c>)
 8001780:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001782:	4a3f      	ldr	r2, [pc, #252]	; (8001880 <MX_GPIO_Init+0x18c>)
 8001784:	f043 0301 	orr.w	r3, r3, #1
 8001788:	6313      	str	r3, [r2, #48]	; 0x30
 800178a:	4b3d      	ldr	r3, [pc, #244]	; (8001880 <MX_GPIO_Init+0x18c>)
 800178c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800178e:	f003 0301 	and.w	r3, r3, #1
 8001792:	60bb      	str	r3, [r7, #8]
 8001794:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001796:	2300      	movs	r3, #0
 8001798:	607b      	str	r3, [r7, #4]
 800179a:	4b39      	ldr	r3, [pc, #228]	; (8001880 <MX_GPIO_Init+0x18c>)
 800179c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800179e:	4a38      	ldr	r2, [pc, #224]	; (8001880 <MX_GPIO_Init+0x18c>)
 80017a0:	f043 0302 	orr.w	r3, r3, #2
 80017a4:	6313      	str	r3, [r2, #48]	; 0x30
 80017a6:	4b36      	ldr	r3, [pc, #216]	; (8001880 <MX_GPIO_Init+0x18c>)
 80017a8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017aa:	f003 0302 	and.w	r3, r3, #2
 80017ae:	607b      	str	r3, [r7, #4]
 80017b0:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DEBUG_LED_GPIO_Port, DEBUG_LED_Pin, GPIO_PIN_RESET);
 80017b2:	2200      	movs	r2, #0
 80017b4:	2110      	movs	r1, #16
 80017b6:	4833      	ldr	r0, [pc, #204]	; (8001884 <MX_GPIO_Init+0x190>)
 80017b8:	f002 f9c4 	bl	8003b44 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 80017bc:	2200      	movs	r2, #0
 80017be:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80017c2:	4831      	ldr	r0, [pc, #196]	; (8001888 <MX_GPIO_Init+0x194>)
 80017c4:	f002 f9be 	bl	8003b44 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, GPIO_PIN_RESET);
 80017c8:	2200      	movs	r2, #0
 80017ca:	2140      	movs	r1, #64	; 0x40
 80017cc:	482f      	ldr	r0, [pc, #188]	; (800188c <MX_GPIO_Init+0x198>)
 80017ce:	f002 f9b9 	bl	8003b44 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, GPIO_PIN_RESET);
 80017d2:	2200      	movs	r2, #0
 80017d4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80017d8:	482d      	ldr	r0, [pc, #180]	; (8001890 <MX_GPIO_Init+0x19c>)
 80017da:	f002 f9b3 	bl	8003b44 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, GPIO_PIN_RESET);
 80017de:	2200      	movs	r2, #0
 80017e0:	2108      	movs	r1, #8
 80017e2:	482c      	ldr	r0, [pc, #176]	; (8001894 <MX_GPIO_Init+0x1a0>)
 80017e4:	f002 f9ae 	bl	8003b44 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = DEBUG_LED_Pin;
 80017e8:	2310      	movs	r3, #16
 80017ea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80017ec:	2301      	movs	r3, #1
 80017ee:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017f0:	2300      	movs	r3, #0
 80017f2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80017f4:	2300      	movs	r3, #0
 80017f6:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(DEBUG_LED_GPIO_Port, &GPIO_InitStruct);
 80017f8:	f107 031c 	add.w	r3, r7, #28
 80017fc:	4619      	mov	r1, r3
 80017fe:	4821      	ldr	r0, [pc, #132]	; (8001884 <MX_GPIO_Init+0x190>)
 8001800:	f002 f804 	bl	800380c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FSMC_RES_Pin;
 8001804:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001808:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800180a:	2301      	movs	r3, #1
 800180c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800180e:	2300      	movs	r3, #0
 8001810:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001812:	2300      	movs	r3, #0
 8001814:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(FSMC_RES_GPIO_Port, &GPIO_InitStruct);
 8001816:	f107 031c 	add.w	r3, r7, #28
 800181a:	4619      	mov	r1, r3
 800181c:	481a      	ldr	r0, [pc, #104]	; (8001888 <MX_GPIO_Init+0x194>)
 800181e:	f001 fff5 	bl	800380c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD_LATCH_Pin;
 8001822:	2340      	movs	r3, #64	; 0x40
 8001824:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001826:	2301      	movs	r3, #1
 8001828:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800182a:	2300      	movs	r3, #0
 800182c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800182e:	2300      	movs	r3, #0
 8001830:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(LD_LATCH_GPIO_Port, &GPIO_InitStruct);
 8001832:	f107 031c 	add.w	r3, r7, #28
 8001836:	4619      	mov	r1, r3
 8001838:	4814      	ldr	r0, [pc, #80]	; (800188c <MX_GPIO_Init+0x198>)
 800183a:	f001 ffe7 	bl	800380c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FSMC_BLK_Pin;
 800183e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001842:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001844:	2301      	movs	r3, #1
 8001846:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001848:	2300      	movs	r3, #0
 800184a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800184c:	2300      	movs	r3, #0
 800184e:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(FSMC_BLK_GPIO_Port, &GPIO_InitStruct);
 8001850:	f107 031c 	add.w	r3, r7, #28
 8001854:	4619      	mov	r1, r3
 8001856:	480e      	ldr	r0, [pc, #56]	; (8001890 <MX_GPIO_Init+0x19c>)
 8001858:	f001 ffd8 	bl	800380c <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BTN_LOAD_Pin;
 800185c:	2308      	movs	r3, #8
 800185e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001860:	2301      	movs	r3, #1
 8001862:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001864:	2300      	movs	r3, #0
 8001866:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001868:	2300      	movs	r3, #0
 800186a:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(BTN_LOAD_GPIO_Port, &GPIO_InitStruct);
 800186c:	f107 031c 	add.w	r3, r7, #28
 8001870:	4619      	mov	r1, r3
 8001872:	4808      	ldr	r0, [pc, #32]	; (8001894 <MX_GPIO_Init+0x1a0>)
 8001874:	f001 ffca 	bl	800380c <HAL_GPIO_Init>

}
 8001878:	bf00      	nop
 800187a:	3730      	adds	r7, #48	; 0x30
 800187c:	46bd      	mov	sp, r7
 800187e:	bd80      	pop	{r7, pc}
 8001880:	40023800 	.word	0x40023800
 8001884:	40021000 	.word	0x40021000
 8001888:	40020800 	.word	0x40020800
 800188c:	40021800 	.word	0x40021800
 8001890:	40020000 	.word	0x40020000
 8001894:	40020c00 	.word	0x40020c00

08001898 <LCD_WR_REG>:
unsigned char s[50];

_lcd_dev lcddev;

void LCD_WR_REG(uint16_t reg)
{
 8001898:	b480      	push	{r7}
 800189a:	b083      	sub	sp, #12
 800189c:	af00      	add	r7, sp, #0
 800189e:	4603      	mov	r3, r0
 80018a0:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_REG=reg;
 80018a2:	4a04      	ldr	r2, [pc, #16]	; (80018b4 <LCD_WR_REG+0x1c>)
 80018a4:	88fb      	ldrh	r3, [r7, #6]
 80018a6:	8013      	strh	r3, [r2, #0]
}
 80018a8:	bf00      	nop
 80018aa:	370c      	adds	r7, #12
 80018ac:	46bd      	mov	sp, r7
 80018ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018b2:	4770      	bx	lr
 80018b4:	600ffffe 	.word	0x600ffffe

080018b8 <LCD_WR_DATA>:

void LCD_WR_DATA(uint16_t data)
{
 80018b8:	b480      	push	{r7}
 80018ba:	b083      	sub	sp, #12
 80018bc:	af00      	add	r7, sp, #0
 80018be:	4603      	mov	r3, r0
 80018c0:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_RAM=data;
 80018c2:	4a04      	ldr	r2, [pc, #16]	; (80018d4 <LCD_WR_DATA+0x1c>)
 80018c4:	88fb      	ldrh	r3, [r7, #6]
 80018c6:	8053      	strh	r3, [r2, #2]
}
 80018c8:	bf00      	nop
 80018ca:	370c      	adds	r7, #12
 80018cc:	46bd      	mov	sp, r7
 80018ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d2:	4770      	bx	lr
 80018d4:	600ffffe 	.word	0x600ffffe

080018d8 <LCD_RD_DATA>:

uint16_t LCD_RD_DATA(void)
{
 80018d8:	b480      	push	{r7}
 80018da:	b083      	sub	sp, #12
 80018dc:	af00      	add	r7, sp, #0
	__IO uint16_t ram;
	ram=LCD->LCD_RAM;
 80018de:	4b06      	ldr	r3, [pc, #24]	; (80018f8 <LCD_RD_DATA+0x20>)
 80018e0:	885b      	ldrh	r3, [r3, #2]
 80018e2:	b29b      	uxth	r3, r3
 80018e4:	80fb      	strh	r3, [r7, #6]
	return ram;
 80018e6:	88fb      	ldrh	r3, [r7, #6]
 80018e8:	b29b      	uxth	r3, r3
}
 80018ea:	4618      	mov	r0, r3
 80018ec:	370c      	adds	r7, #12
 80018ee:	46bd      	mov	sp, r7
 80018f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f4:	4770      	bx	lr
 80018f6:	bf00      	nop
 80018f8:	600ffffe 	.word	0x600ffffe

080018fc <lcd_AddressSet>:


void lcd_AddressSet(uint16_t x1,uint16_t y1,uint16_t x2,uint16_t y2)
{
 80018fc:	b590      	push	{r4, r7, lr}
 80018fe:	b083      	sub	sp, #12
 8001900:	af00      	add	r7, sp, #0
 8001902:	4604      	mov	r4, r0
 8001904:	4608      	mov	r0, r1
 8001906:	4611      	mov	r1, r2
 8001908:	461a      	mov	r2, r3
 800190a:	4623      	mov	r3, r4
 800190c:	80fb      	strh	r3, [r7, #6]
 800190e:	4603      	mov	r3, r0
 8001910:	80bb      	strh	r3, [r7, #4]
 8001912:	460b      	mov	r3, r1
 8001914:	807b      	strh	r3, [r7, #2]
 8001916:	4613      	mov	r3, r2
 8001918:	803b      	strh	r3, [r7, #0]
		LCD_WR_REG(0x2a);
 800191a:	202a      	movs	r0, #42	; 0x2a
 800191c:	f7ff ffbc 	bl	8001898 <LCD_WR_REG>
		LCD_WR_DATA(x1>>8);
 8001920:	88fb      	ldrh	r3, [r7, #6]
 8001922:	0a1b      	lsrs	r3, r3, #8
 8001924:	b29b      	uxth	r3, r3
 8001926:	4618      	mov	r0, r3
 8001928:	f7ff ffc6 	bl	80018b8 <LCD_WR_DATA>
		LCD_WR_DATA(x1&0xff);
 800192c:	88fb      	ldrh	r3, [r7, #6]
 800192e:	b2db      	uxtb	r3, r3
 8001930:	b29b      	uxth	r3, r3
 8001932:	4618      	mov	r0, r3
 8001934:	f7ff ffc0 	bl	80018b8 <LCD_WR_DATA>
		LCD_WR_DATA(x2>>8);
 8001938:	887b      	ldrh	r3, [r7, #2]
 800193a:	0a1b      	lsrs	r3, r3, #8
 800193c:	b29b      	uxth	r3, r3
 800193e:	4618      	mov	r0, r3
 8001940:	f7ff ffba 	bl	80018b8 <LCD_WR_DATA>
		LCD_WR_DATA(x2&0xff);
 8001944:	887b      	ldrh	r3, [r7, #2]
 8001946:	b2db      	uxtb	r3, r3
 8001948:	b29b      	uxth	r3, r3
 800194a:	4618      	mov	r0, r3
 800194c:	f7ff ffb4 	bl	80018b8 <LCD_WR_DATA>
		LCD_WR_REG(0x2b);
 8001950:	202b      	movs	r0, #43	; 0x2b
 8001952:	f7ff ffa1 	bl	8001898 <LCD_WR_REG>
		LCD_WR_DATA(y1>>8);
 8001956:	88bb      	ldrh	r3, [r7, #4]
 8001958:	0a1b      	lsrs	r3, r3, #8
 800195a:	b29b      	uxth	r3, r3
 800195c:	4618      	mov	r0, r3
 800195e:	f7ff ffab 	bl	80018b8 <LCD_WR_DATA>
		LCD_WR_DATA(y1&0xff);
 8001962:	88bb      	ldrh	r3, [r7, #4]
 8001964:	b2db      	uxtb	r3, r3
 8001966:	b29b      	uxth	r3, r3
 8001968:	4618      	mov	r0, r3
 800196a:	f7ff ffa5 	bl	80018b8 <LCD_WR_DATA>
		LCD_WR_DATA(y2>>8);
 800196e:	883b      	ldrh	r3, [r7, #0]
 8001970:	0a1b      	lsrs	r3, r3, #8
 8001972:	b29b      	uxth	r3, r3
 8001974:	4618      	mov	r0, r3
 8001976:	f7ff ff9f 	bl	80018b8 <LCD_WR_DATA>
		LCD_WR_DATA(y2&0xff);
 800197a:	883b      	ldrh	r3, [r7, #0]
 800197c:	b2db      	uxtb	r3, r3
 800197e:	b29b      	uxth	r3, r3
 8001980:	4618      	mov	r0, r3
 8001982:	f7ff ff99 	bl	80018b8 <LCD_WR_DATA>
		LCD_WR_REG(0x2c);
 8001986:	202c      	movs	r0, #44	; 0x2c
 8001988:	f7ff ff86 	bl	8001898 <LCD_WR_REG>
}
 800198c:	bf00      	nop
 800198e:	370c      	adds	r7, #12
 8001990:	46bd      	mov	sp, r7
 8001992:	bd90      	pop	{r4, r7, pc}

08001994 <lcd_Clear>:
  * @brief  Fill all pixels with a color
  * @param  color Color to fill the screen
  * @retval None
  */
void lcd_Clear(uint16_t color) //
{
 8001994:	b580      	push	{r7, lr}
 8001996:	b084      	sub	sp, #16
 8001998:	af00      	add	r7, sp, #0
 800199a:	4603      	mov	r3, r0
 800199c:	80fb      	strh	r3, [r7, #6]
	uint16_t i,j;
	lcd_AddressSet(0,0,lcddev.width-1,lcddev.height-1);
 800199e:	4b15      	ldr	r3, [pc, #84]	; (80019f4 <lcd_Clear+0x60>)
 80019a0:	881b      	ldrh	r3, [r3, #0]
 80019a2:	3b01      	subs	r3, #1
 80019a4:	b29a      	uxth	r2, r3
 80019a6:	4b13      	ldr	r3, [pc, #76]	; (80019f4 <lcd_Clear+0x60>)
 80019a8:	885b      	ldrh	r3, [r3, #2]
 80019aa:	3b01      	subs	r3, #1
 80019ac:	b29b      	uxth	r3, r3
 80019ae:	2100      	movs	r1, #0
 80019b0:	2000      	movs	r0, #0
 80019b2:	f7ff ffa3 	bl	80018fc <lcd_AddressSet>
	for(i=0;i<lcddev.width;i++)
 80019b6:	2300      	movs	r3, #0
 80019b8:	81fb      	strh	r3, [r7, #14]
 80019ba:	e011      	b.n	80019e0 <lcd_Clear+0x4c>
	{
		for(j=0;j<lcddev.height;j++)
 80019bc:	2300      	movs	r3, #0
 80019be:	81bb      	strh	r3, [r7, #12]
 80019c0:	e006      	b.n	80019d0 <lcd_Clear+0x3c>
		{
			LCD_WR_DATA(color);
 80019c2:	88fb      	ldrh	r3, [r7, #6]
 80019c4:	4618      	mov	r0, r3
 80019c6:	f7ff ff77 	bl	80018b8 <LCD_WR_DATA>
		for(j=0;j<lcddev.height;j++)
 80019ca:	89bb      	ldrh	r3, [r7, #12]
 80019cc:	3301      	adds	r3, #1
 80019ce:	81bb      	strh	r3, [r7, #12]
 80019d0:	4b08      	ldr	r3, [pc, #32]	; (80019f4 <lcd_Clear+0x60>)
 80019d2:	885b      	ldrh	r3, [r3, #2]
 80019d4:	89ba      	ldrh	r2, [r7, #12]
 80019d6:	429a      	cmp	r2, r3
 80019d8:	d3f3      	bcc.n	80019c2 <lcd_Clear+0x2e>
	for(i=0;i<lcddev.width;i++)
 80019da:	89fb      	ldrh	r3, [r7, #14]
 80019dc:	3301      	adds	r3, #1
 80019de:	81fb      	strh	r3, [r7, #14]
 80019e0:	4b04      	ldr	r3, [pc, #16]	; (80019f4 <lcd_Clear+0x60>)
 80019e2:	881b      	ldrh	r3, [r3, #0]
 80019e4:	89fa      	ldrh	r2, [r7, #14]
 80019e6:	429a      	cmp	r2, r3
 80019e8:	d3e8      	bcc.n	80019bc <lcd_Clear+0x28>
		}
	}
}
 80019ea:	bf00      	nop
 80019ec:	bf00      	nop
 80019ee:	3710      	adds	r7, #16
 80019f0:	46bd      	mov	sp, r7
 80019f2:	bd80      	pop	{r7, pc}
 80019f4:	200000d0 	.word	0x200000d0

080019f8 <lcd_Fill>:
  * @param  yend	End row
  * @param  color Color to fill
  * @retval None
  */
void lcd_Fill(uint16_t xsta,uint16_t ysta,uint16_t xend,uint16_t yend,uint16_t color) //add a hcn = 1 mau car been trogn
{
 80019f8:	b590      	push	{r4, r7, lr}
 80019fa:	b085      	sub	sp, #20
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	4604      	mov	r4, r0
 8001a00:	4608      	mov	r0, r1
 8001a02:	4611      	mov	r1, r2
 8001a04:	461a      	mov	r2, r3
 8001a06:	4623      	mov	r3, r4
 8001a08:	80fb      	strh	r3, [r7, #6]
 8001a0a:	4603      	mov	r3, r0
 8001a0c:	80bb      	strh	r3, [r7, #4]
 8001a0e:	460b      	mov	r3, r1
 8001a10:	807b      	strh	r3, [r7, #2]
 8001a12:	4613      	mov	r3, r2
 8001a14:	803b      	strh	r3, [r7, #0]
	uint16_t i,j;
	lcd_AddressSet(xsta,ysta,xend-1,yend-1);
 8001a16:	887b      	ldrh	r3, [r7, #2]
 8001a18:	3b01      	subs	r3, #1
 8001a1a:	b29a      	uxth	r2, r3
 8001a1c:	883b      	ldrh	r3, [r7, #0]
 8001a1e:	3b01      	subs	r3, #1
 8001a20:	b29b      	uxth	r3, r3
 8001a22:	88b9      	ldrh	r1, [r7, #4]
 8001a24:	88f8      	ldrh	r0, [r7, #6]
 8001a26:	f7ff ff69 	bl	80018fc <lcd_AddressSet>
	for(i=ysta;i<yend;i++)
 8001a2a:	88bb      	ldrh	r3, [r7, #4]
 8001a2c:	81fb      	strh	r3, [r7, #14]
 8001a2e:	e010      	b.n	8001a52 <lcd_Fill+0x5a>
	{
		for(j=xsta;j<xend;j++)
 8001a30:	88fb      	ldrh	r3, [r7, #6]
 8001a32:	81bb      	strh	r3, [r7, #12]
 8001a34:	e006      	b.n	8001a44 <lcd_Fill+0x4c>
		{
			LCD_WR_DATA(color);
 8001a36:	8c3b      	ldrh	r3, [r7, #32]
 8001a38:	4618      	mov	r0, r3
 8001a3a:	f7ff ff3d 	bl	80018b8 <LCD_WR_DATA>
		for(j=xsta;j<xend;j++)
 8001a3e:	89bb      	ldrh	r3, [r7, #12]
 8001a40:	3301      	adds	r3, #1
 8001a42:	81bb      	strh	r3, [r7, #12]
 8001a44:	89ba      	ldrh	r2, [r7, #12]
 8001a46:	887b      	ldrh	r3, [r7, #2]
 8001a48:	429a      	cmp	r2, r3
 8001a4a:	d3f4      	bcc.n	8001a36 <lcd_Fill+0x3e>
	for(i=ysta;i<yend;i++)
 8001a4c:	89fb      	ldrh	r3, [r7, #14]
 8001a4e:	3301      	adds	r3, #1
 8001a50:	81fb      	strh	r3, [r7, #14]
 8001a52:	89fa      	ldrh	r2, [r7, #14]
 8001a54:	883b      	ldrh	r3, [r7, #0]
 8001a56:	429a      	cmp	r2, r3
 8001a58:	d3ea      	bcc.n	8001a30 <lcd_Fill+0x38>
		}
	}
}
 8001a5a:	bf00      	nop
 8001a5c:	bf00      	nop
 8001a5e:	3714      	adds	r7, #20
 8001a60:	46bd      	mov	sp, r7
 8001a62:	bd90      	pop	{r4, r7, pc}

08001a64 <lcd_DrawPoint>:
  * @param  y Y coordinate
  * @param  color Color to fill
  * @retval None
  */
void lcd_DrawPoint(uint16_t x,uint16_t y,uint16_t color) // 1 ddieemr anhr
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	b082      	sub	sp, #8
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	4603      	mov	r3, r0
 8001a6c:	80fb      	strh	r3, [r7, #6]
 8001a6e:	460b      	mov	r3, r1
 8001a70:	80bb      	strh	r3, [r7, #4]
 8001a72:	4613      	mov	r3, r2
 8001a74:	807b      	strh	r3, [r7, #2]
	lcd_AddressSet(x,y,x,y);//ÉèÖÃ¹â±êÎ»ÖÃ
 8001a76:	88bb      	ldrh	r3, [r7, #4]
 8001a78:	88fa      	ldrh	r2, [r7, #6]
 8001a7a:	88b9      	ldrh	r1, [r7, #4]
 8001a7c:	88f8      	ldrh	r0, [r7, #6]
 8001a7e:	f7ff ff3d 	bl	80018fc <lcd_AddressSet>
	LCD_WR_DATA(color);
 8001a82:	887b      	ldrh	r3, [r7, #2]
 8001a84:	4618      	mov	r0, r3
 8001a86:	f7ff ff17 	bl	80018b8 <LCD_WR_DATA>
}
 8001a8a:	bf00      	nop
 8001a8c:	3708      	adds	r7, #8
 8001a8e:	46bd      	mov	sp, r7
 8001a90:	bd80      	pop	{r7, pc}

08001a92 <lcd_DrawLine>:
  * @param  y2 Y coordinate of end point
  * @param  color Color to fill
  * @retval None
  */
void lcd_DrawLine(uint16_t x1,uint16_t y1,uint16_t x2,uint16_t y2,uint16_t color) // ve duong
{
 8001a92:	b590      	push	{r4, r7, lr}
 8001a94:	b08d      	sub	sp, #52	; 0x34
 8001a96:	af00      	add	r7, sp, #0
 8001a98:	4604      	mov	r4, r0
 8001a9a:	4608      	mov	r0, r1
 8001a9c:	4611      	mov	r1, r2
 8001a9e:	461a      	mov	r2, r3
 8001aa0:	4623      	mov	r3, r4
 8001aa2:	80fb      	strh	r3, [r7, #6]
 8001aa4:	4603      	mov	r3, r0
 8001aa6:	80bb      	strh	r3, [r7, #4]
 8001aa8:	460b      	mov	r3, r1
 8001aaa:	807b      	strh	r3, [r7, #2]
 8001aac:	4613      	mov	r3, r2
 8001aae:	803b      	strh	r3, [r7, #0]
	uint16_t t;
	int xerr=0,yerr=0,delta_x,delta_y,distance;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	62bb      	str	r3, [r7, #40]	; 0x28
 8001ab4:	2300      	movs	r3, #0
 8001ab6:	627b      	str	r3, [r7, #36]	; 0x24
	int incx,incy,uRow,uCol;
	delta_x=x2-x1;
 8001ab8:	887a      	ldrh	r2, [r7, #2]
 8001aba:	88fb      	ldrh	r3, [r7, #6]
 8001abc:	1ad3      	subs	r3, r2, r3
 8001abe:	623b      	str	r3, [r7, #32]
	delta_y=y2-y1;
 8001ac0:	883a      	ldrh	r2, [r7, #0]
 8001ac2:	88bb      	ldrh	r3, [r7, #4]
 8001ac4:	1ad3      	subs	r3, r2, r3
 8001ac6:	61fb      	str	r3, [r7, #28]
	uRow=x1;
 8001ac8:	88fb      	ldrh	r3, [r7, #6]
 8001aca:	60fb      	str	r3, [r7, #12]
	uCol=y1;
 8001acc:	88bb      	ldrh	r3, [r7, #4]
 8001ace:	60bb      	str	r3, [r7, #8]
	if(delta_x>0)incx=1;
 8001ad0:	6a3b      	ldr	r3, [r7, #32]
 8001ad2:	2b00      	cmp	r3, #0
 8001ad4:	dd02      	ble.n	8001adc <lcd_DrawLine+0x4a>
 8001ad6:	2301      	movs	r3, #1
 8001ad8:	617b      	str	r3, [r7, #20]
 8001ada:	e00b      	b.n	8001af4 <lcd_DrawLine+0x62>
	else if (delta_x==0)incx=0;
 8001adc:	6a3b      	ldr	r3, [r7, #32]
 8001ade:	2b00      	cmp	r3, #0
 8001ae0:	d102      	bne.n	8001ae8 <lcd_DrawLine+0x56>
 8001ae2:	2300      	movs	r3, #0
 8001ae4:	617b      	str	r3, [r7, #20]
 8001ae6:	e005      	b.n	8001af4 <lcd_DrawLine+0x62>
	else {incx=-1;delta_x=-delta_x;}
 8001ae8:	f04f 33ff 	mov.w	r3, #4294967295
 8001aec:	617b      	str	r3, [r7, #20]
 8001aee:	6a3b      	ldr	r3, [r7, #32]
 8001af0:	425b      	negs	r3, r3
 8001af2:	623b      	str	r3, [r7, #32]
	if(delta_y>0)incy=1;
 8001af4:	69fb      	ldr	r3, [r7, #28]
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	dd02      	ble.n	8001b00 <lcd_DrawLine+0x6e>
 8001afa:	2301      	movs	r3, #1
 8001afc:	613b      	str	r3, [r7, #16]
 8001afe:	e00b      	b.n	8001b18 <lcd_DrawLine+0x86>
	else if (delta_y==0)incy=0;
 8001b00:	69fb      	ldr	r3, [r7, #28]
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d102      	bne.n	8001b0c <lcd_DrawLine+0x7a>
 8001b06:	2300      	movs	r3, #0
 8001b08:	613b      	str	r3, [r7, #16]
 8001b0a:	e005      	b.n	8001b18 <lcd_DrawLine+0x86>
	else {incy=-1;delta_y=-delta_y;}
 8001b0c:	f04f 33ff 	mov.w	r3, #4294967295
 8001b10:	613b      	str	r3, [r7, #16]
 8001b12:	69fb      	ldr	r3, [r7, #28]
 8001b14:	425b      	negs	r3, r3
 8001b16:	61fb      	str	r3, [r7, #28]
	if(delta_x>delta_y)distance=delta_x;
 8001b18:	6a3a      	ldr	r2, [r7, #32]
 8001b1a:	69fb      	ldr	r3, [r7, #28]
 8001b1c:	429a      	cmp	r2, r3
 8001b1e:	dd02      	ble.n	8001b26 <lcd_DrawLine+0x94>
 8001b20:	6a3b      	ldr	r3, [r7, #32]
 8001b22:	61bb      	str	r3, [r7, #24]
 8001b24:	e001      	b.n	8001b2a <lcd_DrawLine+0x98>
	else distance=delta_y;
 8001b26:	69fb      	ldr	r3, [r7, #28]
 8001b28:	61bb      	str	r3, [r7, #24]
	for(t=0;t<distance+1;t++)
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8001b2e:	e02b      	b.n	8001b88 <lcd_DrawLine+0xf6>
	{
		lcd_DrawPoint(uRow,uCol,color);
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	b29b      	uxth	r3, r3
 8001b34:	68ba      	ldr	r2, [r7, #8]
 8001b36:	b291      	uxth	r1, r2
 8001b38:	f8b7 2040 	ldrh.w	r2, [r7, #64]	; 0x40
 8001b3c:	4618      	mov	r0, r3
 8001b3e:	f7ff ff91 	bl	8001a64 <lcd_DrawPoint>
		xerr+=delta_x;
 8001b42:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001b44:	6a3b      	ldr	r3, [r7, #32]
 8001b46:	4413      	add	r3, r2
 8001b48:	62bb      	str	r3, [r7, #40]	; 0x28
		yerr+=delta_y;
 8001b4a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b4c:	69fb      	ldr	r3, [r7, #28]
 8001b4e:	4413      	add	r3, r2
 8001b50:	627b      	str	r3, [r7, #36]	; 0x24
		if(xerr>distance)
 8001b52:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001b54:	69bb      	ldr	r3, [r7, #24]
 8001b56:	429a      	cmp	r2, r3
 8001b58:	dd07      	ble.n	8001b6a <lcd_DrawLine+0xd8>
		{
			xerr-=distance;
 8001b5a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001b5c:	69bb      	ldr	r3, [r7, #24]
 8001b5e:	1ad3      	subs	r3, r2, r3
 8001b60:	62bb      	str	r3, [r7, #40]	; 0x28
			uRow+=incx;
 8001b62:	68fa      	ldr	r2, [r7, #12]
 8001b64:	697b      	ldr	r3, [r7, #20]
 8001b66:	4413      	add	r3, r2
 8001b68:	60fb      	str	r3, [r7, #12]
		}
		if(yerr>distance)
 8001b6a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b6c:	69bb      	ldr	r3, [r7, #24]
 8001b6e:	429a      	cmp	r2, r3
 8001b70:	dd07      	ble.n	8001b82 <lcd_DrawLine+0xf0>
		{
			yerr-=distance;
 8001b72:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001b74:	69bb      	ldr	r3, [r7, #24]
 8001b76:	1ad3      	subs	r3, r2, r3
 8001b78:	627b      	str	r3, [r7, #36]	; 0x24
			uCol+=incy;
 8001b7a:	68ba      	ldr	r2, [r7, #8]
 8001b7c:	693b      	ldr	r3, [r7, #16]
 8001b7e:	4413      	add	r3, r2
 8001b80:	60bb      	str	r3, [r7, #8]
	for(t=0;t<distance+1;t++)
 8001b82:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8001b84:	3301      	adds	r3, #1
 8001b86:	85fb      	strh	r3, [r7, #46]	; 0x2e
 8001b88:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8001b8a:	69ba      	ldr	r2, [r7, #24]
 8001b8c:	429a      	cmp	r2, r3
 8001b8e:	dacf      	bge.n	8001b30 <lcd_DrawLine+0x9e>
		}
	}
}
 8001b90:	bf00      	nop
 8001b92:	bf00      	nop
 8001b94:	3734      	adds	r7, #52	; 0x34
 8001b96:	46bd      	mov	sp, r7
 8001b98:	bd90      	pop	{r4, r7, pc}

08001b9a <lcd_DrawRectangle>:


void lcd_DrawRectangle(uint16_t x1, uint16_t y1, uint16_t x2, uint16_t y2,uint16_t color) // ve hcn(vien
{
 8001b9a:	b590      	push	{r4, r7, lr}
 8001b9c:	b085      	sub	sp, #20
 8001b9e:	af02      	add	r7, sp, #8
 8001ba0:	4604      	mov	r4, r0
 8001ba2:	4608      	mov	r0, r1
 8001ba4:	4611      	mov	r1, r2
 8001ba6:	461a      	mov	r2, r3
 8001ba8:	4623      	mov	r3, r4
 8001baa:	80fb      	strh	r3, [r7, #6]
 8001bac:	4603      	mov	r3, r0
 8001bae:	80bb      	strh	r3, [r7, #4]
 8001bb0:	460b      	mov	r3, r1
 8001bb2:	807b      	strh	r3, [r7, #2]
 8001bb4:	4613      	mov	r3, r2
 8001bb6:	803b      	strh	r3, [r7, #0]
	lcd_DrawLine(x1,y1,x2,y1,color);
 8001bb8:	88bc      	ldrh	r4, [r7, #4]
 8001bba:	887a      	ldrh	r2, [r7, #2]
 8001bbc:	88b9      	ldrh	r1, [r7, #4]
 8001bbe:	88f8      	ldrh	r0, [r7, #6]
 8001bc0:	8b3b      	ldrh	r3, [r7, #24]
 8001bc2:	9300      	str	r3, [sp, #0]
 8001bc4:	4623      	mov	r3, r4
 8001bc6:	f7ff ff64 	bl	8001a92 <lcd_DrawLine>
	lcd_DrawLine(x1,y1,x1,y2,color);
 8001bca:	883c      	ldrh	r4, [r7, #0]
 8001bcc:	88fa      	ldrh	r2, [r7, #6]
 8001bce:	88b9      	ldrh	r1, [r7, #4]
 8001bd0:	88f8      	ldrh	r0, [r7, #6]
 8001bd2:	8b3b      	ldrh	r3, [r7, #24]
 8001bd4:	9300      	str	r3, [sp, #0]
 8001bd6:	4623      	mov	r3, r4
 8001bd8:	f7ff ff5b 	bl	8001a92 <lcd_DrawLine>
	lcd_DrawLine(x1,y2,x2,y2,color);
 8001bdc:	883c      	ldrh	r4, [r7, #0]
 8001bde:	887a      	ldrh	r2, [r7, #2]
 8001be0:	8839      	ldrh	r1, [r7, #0]
 8001be2:	88f8      	ldrh	r0, [r7, #6]
 8001be4:	8b3b      	ldrh	r3, [r7, #24]
 8001be6:	9300      	str	r3, [sp, #0]
 8001be8:	4623      	mov	r3, r4
 8001bea:	f7ff ff52 	bl	8001a92 <lcd_DrawLine>
	lcd_DrawLine(x2,y1,x2,y2,color);
 8001bee:	883c      	ldrh	r4, [r7, #0]
 8001bf0:	887a      	ldrh	r2, [r7, #2]
 8001bf2:	88b9      	ldrh	r1, [r7, #4]
 8001bf4:	8878      	ldrh	r0, [r7, #2]
 8001bf6:	8b3b      	ldrh	r3, [r7, #24]
 8001bf8:	9300      	str	r3, [sp, #0]
 8001bfa:	4623      	mov	r3, r4
 8001bfc:	f7ff ff49 	bl	8001a92 <lcd_DrawLine>
}
 8001c00:	bf00      	nop
 8001c02:	370c      	adds	r7, #12
 8001c04:	46bd      	mov	sp, r7
 8001c06:	bd90      	pop	{r4, r7, pc}

08001c08 <lcd_ShowChar>:

void lcd_ShowChar(uint16_t x,uint16_t y,uint8_t character,uint16_t fc,uint16_t bc,uint8_t sizey,uint8_t mode) // 1ky tu size = 12 16 24 32, fc: mau chuw, bc, mauf neefn, mode: hien neen
{
 8001c08:	b590      	push	{r4, r7, lr}
 8001c0a:	b087      	sub	sp, #28
 8001c0c:	af00      	add	r7, sp, #0
 8001c0e:	4604      	mov	r4, r0
 8001c10:	4608      	mov	r0, r1
 8001c12:	4611      	mov	r1, r2
 8001c14:	461a      	mov	r2, r3
 8001c16:	4623      	mov	r3, r4
 8001c18:	80fb      	strh	r3, [r7, #6]
 8001c1a:	4603      	mov	r3, r0
 8001c1c:	80bb      	strh	r3, [r7, #4]
 8001c1e:	460b      	mov	r3, r1
 8001c20:	70fb      	strb	r3, [r7, #3]
 8001c22:	4613      	mov	r3, r2
 8001c24:	803b      	strh	r3, [r7, #0]
	uint8_t temp,sizex,t,m=0;
 8001c26:	2300      	movs	r3, #0
 8001c28:	757b      	strb	r3, [r7, #21]
	uint16_t i,TypefaceNum;
	uint16_t x0=x;
 8001c2a:	88fb      	ldrh	r3, [r7, #6]
 8001c2c:	823b      	strh	r3, [r7, #16]
	sizex=sizey/2;
 8001c2e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001c32:	085b      	lsrs	r3, r3, #1
 8001c34:	73fb      	strb	r3, [r7, #15]
	TypefaceNum=(sizex/8+((sizex%8)?1:0))*sizey;
 8001c36:	7bfb      	ldrb	r3, [r7, #15]
 8001c38:	08db      	lsrs	r3, r3, #3
 8001c3a:	b2db      	uxtb	r3, r3
 8001c3c:	461a      	mov	r2, r3
 8001c3e:	7bfb      	ldrb	r3, [r7, #15]
 8001c40:	f003 0307 	and.w	r3, r3, #7
 8001c44:	b2db      	uxtb	r3, r3
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	bf14      	ite	ne
 8001c4a:	2301      	movne	r3, #1
 8001c4c:	2300      	moveq	r3, #0
 8001c4e:	b2db      	uxtb	r3, r3
 8001c50:	4413      	add	r3, r2
 8001c52:	b29a      	uxth	r2, r3
 8001c54:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001c58:	b29b      	uxth	r3, r3
 8001c5a:	fb12 f303 	smulbb	r3, r2, r3
 8001c5e:	81bb      	strh	r3, [r7, #12]
	character=character-' ';
 8001c60:	78fb      	ldrb	r3, [r7, #3]
 8001c62:	3b20      	subs	r3, #32
 8001c64:	70fb      	strb	r3, [r7, #3]
	lcd_AddressSet(x,y,x+sizex-1,y+sizey-1);
 8001c66:	7bfb      	ldrb	r3, [r7, #15]
 8001c68:	b29a      	uxth	r2, r3
 8001c6a:	88fb      	ldrh	r3, [r7, #6]
 8001c6c:	4413      	add	r3, r2
 8001c6e:	b29b      	uxth	r3, r3
 8001c70:	3b01      	subs	r3, #1
 8001c72:	b29c      	uxth	r4, r3
 8001c74:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001c78:	b29a      	uxth	r2, r3
 8001c7a:	88bb      	ldrh	r3, [r7, #4]
 8001c7c:	4413      	add	r3, r2
 8001c7e:	b29b      	uxth	r3, r3
 8001c80:	3b01      	subs	r3, #1
 8001c82:	b29b      	uxth	r3, r3
 8001c84:	88b9      	ldrh	r1, [r7, #4]
 8001c86:	88f8      	ldrh	r0, [r7, #6]
 8001c88:	4622      	mov	r2, r4
 8001c8a:	f7ff fe37 	bl	80018fc <lcd_AddressSet>
	for(i=0;i<TypefaceNum;i++)
 8001c8e:	2300      	movs	r3, #0
 8001c90:	827b      	strh	r3, [r7, #18]
 8001c92:	e07a      	b.n	8001d8a <lcd_ShowChar+0x182>
	{
		if(sizey==12);
 8001c94:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001c98:	2b0c      	cmp	r3, #12
 8001c9a:	d028      	beq.n	8001cee <lcd_ShowChar+0xe6>
		else if(sizey==16)temp=ascii_1608[character][i];
 8001c9c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001ca0:	2b10      	cmp	r3, #16
 8001ca2:	d108      	bne.n	8001cb6 <lcd_ShowChar+0xae>
 8001ca4:	78fa      	ldrb	r2, [r7, #3]
 8001ca6:	8a7b      	ldrh	r3, [r7, #18]
 8001ca8:	493c      	ldr	r1, [pc, #240]	; (8001d9c <lcd_ShowChar+0x194>)
 8001caa:	0112      	lsls	r2, r2, #4
 8001cac:	440a      	add	r2, r1
 8001cae:	4413      	add	r3, r2
 8001cb0:	781b      	ldrb	r3, [r3, #0]
 8001cb2:	75fb      	strb	r3, [r7, #23]
 8001cb4:	e01b      	b.n	8001cee <lcd_ShowChar+0xe6>
		else if(sizey==24)temp=ascii_2412[character][i];
 8001cb6:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001cba:	2b18      	cmp	r3, #24
 8001cbc:	d10b      	bne.n	8001cd6 <lcd_ShowChar+0xce>
 8001cbe:	78fa      	ldrb	r2, [r7, #3]
 8001cc0:	8a79      	ldrh	r1, [r7, #18]
 8001cc2:	4837      	ldr	r0, [pc, #220]	; (8001da0 <lcd_ShowChar+0x198>)
 8001cc4:	4613      	mov	r3, r2
 8001cc6:	005b      	lsls	r3, r3, #1
 8001cc8:	4413      	add	r3, r2
 8001cca:	011b      	lsls	r3, r3, #4
 8001ccc:	4403      	add	r3, r0
 8001cce:	440b      	add	r3, r1
 8001cd0:	781b      	ldrb	r3, [r3, #0]
 8001cd2:	75fb      	strb	r3, [r7, #23]
 8001cd4:	e00b      	b.n	8001cee <lcd_ShowChar+0xe6>
		else if(sizey==32)temp=ascii_3216[character][i];
 8001cd6:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001cda:	2b20      	cmp	r3, #32
 8001cdc:	d15a      	bne.n	8001d94 <lcd_ShowChar+0x18c>
 8001cde:	78fa      	ldrb	r2, [r7, #3]
 8001ce0:	8a7b      	ldrh	r3, [r7, #18]
 8001ce2:	4930      	ldr	r1, [pc, #192]	; (8001da4 <lcd_ShowChar+0x19c>)
 8001ce4:	0192      	lsls	r2, r2, #6
 8001ce6:	440a      	add	r2, r1
 8001ce8:	4413      	add	r3, r2
 8001cea:	781b      	ldrb	r3, [r3, #0]
 8001cec:	75fb      	strb	r3, [r7, #23]
		else return;
		for(t=0;t<8;t++)
 8001cee:	2300      	movs	r3, #0
 8001cf0:	75bb      	strb	r3, [r7, #22]
 8001cf2:	e044      	b.n	8001d7e <lcd_ShowChar+0x176>
		{
			if(!mode)
 8001cf4:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8001cf8:	2b00      	cmp	r3, #0
 8001cfa:	d120      	bne.n	8001d3e <lcd_ShowChar+0x136>
			{
				if(temp&(0x01<<t))LCD_WR_DATA(fc);
 8001cfc:	7dfa      	ldrb	r2, [r7, #23]
 8001cfe:	7dbb      	ldrb	r3, [r7, #22]
 8001d00:	fa42 f303 	asr.w	r3, r2, r3
 8001d04:	f003 0301 	and.w	r3, r3, #1
 8001d08:	2b00      	cmp	r3, #0
 8001d0a:	d004      	beq.n	8001d16 <lcd_ShowChar+0x10e>
 8001d0c:	883b      	ldrh	r3, [r7, #0]
 8001d0e:	4618      	mov	r0, r3
 8001d10:	f7ff fdd2 	bl	80018b8 <LCD_WR_DATA>
 8001d14:	e003      	b.n	8001d1e <lcd_ShowChar+0x116>
				else LCD_WR_DATA(bc);
 8001d16:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001d18:	4618      	mov	r0, r3
 8001d1a:	f7ff fdcd 	bl	80018b8 <LCD_WR_DATA>
				m++;
 8001d1e:	7d7b      	ldrb	r3, [r7, #21]
 8001d20:	3301      	adds	r3, #1
 8001d22:	757b      	strb	r3, [r7, #21]
				if(m%sizex==0)
 8001d24:	7d7b      	ldrb	r3, [r7, #21]
 8001d26:	7bfa      	ldrb	r2, [r7, #15]
 8001d28:	fbb3 f1f2 	udiv	r1, r3, r2
 8001d2c:	fb02 f201 	mul.w	r2, r2, r1
 8001d30:	1a9b      	subs	r3, r3, r2
 8001d32:	b2db      	uxtb	r3, r3
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d11f      	bne.n	8001d78 <lcd_ShowChar+0x170>
				{
					m=0;
 8001d38:	2300      	movs	r3, #0
 8001d3a:	757b      	strb	r3, [r7, #21]
					break;
 8001d3c:	e022      	b.n	8001d84 <lcd_ShowChar+0x17c>
				}
			}
			else
			{
				if(temp&(0x01<<t))lcd_DrawPoint(x,y,fc);
 8001d3e:	7dfa      	ldrb	r2, [r7, #23]
 8001d40:	7dbb      	ldrb	r3, [r7, #22]
 8001d42:	fa42 f303 	asr.w	r3, r2, r3
 8001d46:	f003 0301 	and.w	r3, r3, #1
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d005      	beq.n	8001d5a <lcd_ShowChar+0x152>
 8001d4e:	883a      	ldrh	r2, [r7, #0]
 8001d50:	88b9      	ldrh	r1, [r7, #4]
 8001d52:	88fb      	ldrh	r3, [r7, #6]
 8001d54:	4618      	mov	r0, r3
 8001d56:	f7ff fe85 	bl	8001a64 <lcd_DrawPoint>
				x++;
 8001d5a:	88fb      	ldrh	r3, [r7, #6]
 8001d5c:	3301      	adds	r3, #1
 8001d5e:	80fb      	strh	r3, [r7, #6]
				if((x-x0)==sizex)
 8001d60:	88fa      	ldrh	r2, [r7, #6]
 8001d62:	8a3b      	ldrh	r3, [r7, #16]
 8001d64:	1ad2      	subs	r2, r2, r3
 8001d66:	7bfb      	ldrb	r3, [r7, #15]
 8001d68:	429a      	cmp	r2, r3
 8001d6a:	d105      	bne.n	8001d78 <lcd_ShowChar+0x170>
				{
					x=x0;
 8001d6c:	8a3b      	ldrh	r3, [r7, #16]
 8001d6e:	80fb      	strh	r3, [r7, #6]
					y++;
 8001d70:	88bb      	ldrh	r3, [r7, #4]
 8001d72:	3301      	adds	r3, #1
 8001d74:	80bb      	strh	r3, [r7, #4]
					break;
 8001d76:	e005      	b.n	8001d84 <lcd_ShowChar+0x17c>
		for(t=0;t<8;t++)
 8001d78:	7dbb      	ldrb	r3, [r7, #22]
 8001d7a:	3301      	adds	r3, #1
 8001d7c:	75bb      	strb	r3, [r7, #22]
 8001d7e:	7dbb      	ldrb	r3, [r7, #22]
 8001d80:	2b07      	cmp	r3, #7
 8001d82:	d9b7      	bls.n	8001cf4 <lcd_ShowChar+0xec>
	for(i=0;i<TypefaceNum;i++)
 8001d84:	8a7b      	ldrh	r3, [r7, #18]
 8001d86:	3301      	adds	r3, #1
 8001d88:	827b      	strh	r3, [r7, #18]
 8001d8a:	8a7a      	ldrh	r2, [r7, #18]
 8001d8c:	89bb      	ldrh	r3, [r7, #12]
 8001d8e:	429a      	cmp	r2, r3
 8001d90:	d380      	bcc.n	8001c94 <lcd_ShowChar+0x8c>
 8001d92:	e000      	b.n	8001d96 <lcd_ShowChar+0x18e>
		else return;
 8001d94:	bf00      	nop
				}
			}
		}
	}
}
 8001d96:	371c      	adds	r7, #28
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	bd90      	pop	{r4, r7, pc}
 8001d9c:	08005840 	.word	0x08005840
 8001da0:	08005e30 	.word	0x08005e30
 8001da4:	08007000 	.word	0x08007000

08001da8 <mypow>:

uint32_t mypow(uint8_t m,uint8_t n)
{
 8001da8:	b480      	push	{r7}
 8001daa:	b085      	sub	sp, #20
 8001dac:	af00      	add	r7, sp, #0
 8001dae:	4603      	mov	r3, r0
 8001db0:	460a      	mov	r2, r1
 8001db2:	71fb      	strb	r3, [r7, #7]
 8001db4:	4613      	mov	r3, r2
 8001db6:	71bb      	strb	r3, [r7, #6]
	uint32_t result=1;
 8001db8:	2301      	movs	r3, #1
 8001dba:	60fb      	str	r3, [r7, #12]
	while(n--)result*=m;
 8001dbc:	e004      	b.n	8001dc8 <mypow+0x20>
 8001dbe:	79fa      	ldrb	r2, [r7, #7]
 8001dc0:	68fb      	ldr	r3, [r7, #12]
 8001dc2:	fb02 f303 	mul.w	r3, r2, r3
 8001dc6:	60fb      	str	r3, [r7, #12]
 8001dc8:	79bb      	ldrb	r3, [r7, #6]
 8001dca:	1e5a      	subs	r2, r3, #1
 8001dcc:	71ba      	strb	r2, [r7, #6]
 8001dce:	2b00      	cmp	r3, #0
 8001dd0:	d1f5      	bne.n	8001dbe <mypow+0x16>
	return result;
 8001dd2:	68fb      	ldr	r3, [r7, #12]
}
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	3714      	adds	r7, #20
 8001dd8:	46bd      	mov	sp, r7
 8001dda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dde:	4770      	bx	lr

08001de0 <lcd_ShowIntNum>:

void lcd_ShowIntNum(uint16_t x,uint16_t y,uint16_t num,uint8_t len,uint16_t fc,uint16_t bc,uint8_t sizey) //len: ddooj daif cuar so
{
 8001de0:	b590      	push	{r4, r7, lr}
 8001de2:	b089      	sub	sp, #36	; 0x24
 8001de4:	af04      	add	r7, sp, #16
 8001de6:	4604      	mov	r4, r0
 8001de8:	4608      	mov	r0, r1
 8001dea:	4611      	mov	r1, r2
 8001dec:	461a      	mov	r2, r3
 8001dee:	4623      	mov	r3, r4
 8001df0:	80fb      	strh	r3, [r7, #6]
 8001df2:	4603      	mov	r3, r0
 8001df4:	80bb      	strh	r3, [r7, #4]
 8001df6:	460b      	mov	r3, r1
 8001df8:	807b      	strh	r3, [r7, #2]
 8001dfa:	4613      	mov	r3, r2
 8001dfc:	707b      	strb	r3, [r7, #1]
	uint8_t t,temp;
	uint8_t enshow=0;
 8001dfe:	2300      	movs	r3, #0
 8001e00:	73bb      	strb	r3, [r7, #14]
	uint8_t sizex=sizey/2;
 8001e02:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001e06:	085b      	lsrs	r3, r3, #1
 8001e08:	737b      	strb	r3, [r7, #13]
	for(t=0;t<len;t++)
 8001e0a:	2300      	movs	r3, #0
 8001e0c:	73fb      	strb	r3, [r7, #15]
 8001e0e:	e059      	b.n	8001ec4 <lcd_ShowIntNum+0xe4>
	{
		temp=(num/mypow(10,len-t-1))%10;
 8001e10:	887c      	ldrh	r4, [r7, #2]
 8001e12:	787a      	ldrb	r2, [r7, #1]
 8001e14:	7bfb      	ldrb	r3, [r7, #15]
 8001e16:	1ad3      	subs	r3, r2, r3
 8001e18:	b2db      	uxtb	r3, r3
 8001e1a:	3b01      	subs	r3, #1
 8001e1c:	b2db      	uxtb	r3, r3
 8001e1e:	4619      	mov	r1, r3
 8001e20:	200a      	movs	r0, #10
 8001e22:	f7ff ffc1 	bl	8001da8 <mypow>
 8001e26:	4603      	mov	r3, r0
 8001e28:	fbb4 f1f3 	udiv	r1, r4, r3
 8001e2c:	4b2a      	ldr	r3, [pc, #168]	; (8001ed8 <lcd_ShowIntNum+0xf8>)
 8001e2e:	fba3 2301 	umull	r2, r3, r3, r1
 8001e32:	08da      	lsrs	r2, r3, #3
 8001e34:	4613      	mov	r3, r2
 8001e36:	009b      	lsls	r3, r3, #2
 8001e38:	4413      	add	r3, r2
 8001e3a:	005b      	lsls	r3, r3, #1
 8001e3c:	1aca      	subs	r2, r1, r3
 8001e3e:	4613      	mov	r3, r2
 8001e40:	733b      	strb	r3, [r7, #12]
		if(enshow==0&&t<(len-1))
 8001e42:	7bbb      	ldrb	r3, [r7, #14]
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d121      	bne.n	8001e8c <lcd_ShowIntNum+0xac>
 8001e48:	7bfa      	ldrb	r2, [r7, #15]
 8001e4a:	787b      	ldrb	r3, [r7, #1]
 8001e4c:	3b01      	subs	r3, #1
 8001e4e:	429a      	cmp	r2, r3
 8001e50:	da1c      	bge.n	8001e8c <lcd_ShowIntNum+0xac>
		{
			if(temp==0)
 8001e52:	7b3b      	ldrb	r3, [r7, #12]
 8001e54:	2b00      	cmp	r3, #0
 8001e56:	d117      	bne.n	8001e88 <lcd_ShowIntNum+0xa8>
			{
				lcd_ShowChar(x+t*sizex,y,' ',fc,bc,sizey,0);
 8001e58:	7bfb      	ldrb	r3, [r7, #15]
 8001e5a:	b29a      	uxth	r2, r3
 8001e5c:	7b7b      	ldrb	r3, [r7, #13]
 8001e5e:	b29b      	uxth	r3, r3
 8001e60:	fb12 f303 	smulbb	r3, r2, r3
 8001e64:	b29a      	uxth	r2, r3
 8001e66:	88fb      	ldrh	r3, [r7, #6]
 8001e68:	4413      	add	r3, r2
 8001e6a:	b298      	uxth	r0, r3
 8001e6c:	8c3a      	ldrh	r2, [r7, #32]
 8001e6e:	88b9      	ldrh	r1, [r7, #4]
 8001e70:	2300      	movs	r3, #0
 8001e72:	9302      	str	r3, [sp, #8]
 8001e74:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001e78:	9301      	str	r3, [sp, #4]
 8001e7a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001e7c:	9300      	str	r3, [sp, #0]
 8001e7e:	4613      	mov	r3, r2
 8001e80:	2220      	movs	r2, #32
 8001e82:	f7ff fec1 	bl	8001c08 <lcd_ShowChar>
				continue;
 8001e86:	e01a      	b.n	8001ebe <lcd_ShowIntNum+0xde>
			}else enshow=1;
 8001e88:	2301      	movs	r3, #1
 8001e8a:	73bb      	strb	r3, [r7, #14]

		}
	 	lcd_ShowChar(x+t*sizex,y,temp+48,fc,bc,sizey,0);
 8001e8c:	7bfb      	ldrb	r3, [r7, #15]
 8001e8e:	b29a      	uxth	r2, r3
 8001e90:	7b7b      	ldrb	r3, [r7, #13]
 8001e92:	b29b      	uxth	r3, r3
 8001e94:	fb12 f303 	smulbb	r3, r2, r3
 8001e98:	b29a      	uxth	r2, r3
 8001e9a:	88fb      	ldrh	r3, [r7, #6]
 8001e9c:	4413      	add	r3, r2
 8001e9e:	b298      	uxth	r0, r3
 8001ea0:	7b3b      	ldrb	r3, [r7, #12]
 8001ea2:	3330      	adds	r3, #48	; 0x30
 8001ea4:	b2da      	uxtb	r2, r3
 8001ea6:	8c3c      	ldrh	r4, [r7, #32]
 8001ea8:	88b9      	ldrh	r1, [r7, #4]
 8001eaa:	2300      	movs	r3, #0
 8001eac:	9302      	str	r3, [sp, #8]
 8001eae:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8001eb2:	9301      	str	r3, [sp, #4]
 8001eb4:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8001eb6:	9300      	str	r3, [sp, #0]
 8001eb8:	4623      	mov	r3, r4
 8001eba:	f7ff fea5 	bl	8001c08 <lcd_ShowChar>
	for(t=0;t<len;t++)
 8001ebe:	7bfb      	ldrb	r3, [r7, #15]
 8001ec0:	3301      	adds	r3, #1
 8001ec2:	73fb      	strb	r3, [r7, #15]
 8001ec4:	7bfa      	ldrb	r2, [r7, #15]
 8001ec6:	787b      	ldrb	r3, [r7, #1]
 8001ec8:	429a      	cmp	r2, r3
 8001eca:	d3a1      	bcc.n	8001e10 <lcd_ShowIntNum+0x30>
	}
}
 8001ecc:	bf00      	nop
 8001ece:	bf00      	nop
 8001ed0:	3714      	adds	r7, #20
 8001ed2:	46bd      	mov	sp, r7
 8001ed4:	bd90      	pop	{r4, r7, pc}
 8001ed6:	bf00      	nop
 8001ed8:	cccccccd 	.word	0xcccccccd

08001edc <lcd_ShowPicture>:
	 	lcd_ShowChar(x+t*sizex,y,temp+48,fc,bc,sizey,0);
	}
}

void lcd_ShowPicture(uint16_t x,uint16_t y,uint16_t length,uint16_t width,const uint8_t pic[]) //code of picture
{
 8001edc:	b590      	push	{r4, r7, lr}
 8001ede:	b087      	sub	sp, #28
 8001ee0:	af00      	add	r7, sp, #0
 8001ee2:	4604      	mov	r4, r0
 8001ee4:	4608      	mov	r0, r1
 8001ee6:	4611      	mov	r1, r2
 8001ee8:	461a      	mov	r2, r3
 8001eea:	4623      	mov	r3, r4
 8001eec:	80fb      	strh	r3, [r7, #6]
 8001eee:	4603      	mov	r3, r0
 8001ef0:	80bb      	strh	r3, [r7, #4]
 8001ef2:	460b      	mov	r3, r1
 8001ef4:	807b      	strh	r3, [r7, #2]
 8001ef6:	4613      	mov	r3, r2
 8001ef8:	803b      	strh	r3, [r7, #0]
	uint8_t picH,picL;
	uint16_t i,j;
	uint32_t k=0;
 8001efa:	2300      	movs	r3, #0
 8001efc:	613b      	str	r3, [r7, #16]
	lcd_AddressSet(x,y,x+length-1,y+width-1);
 8001efe:	88fa      	ldrh	r2, [r7, #6]
 8001f00:	887b      	ldrh	r3, [r7, #2]
 8001f02:	4413      	add	r3, r2
 8001f04:	b29b      	uxth	r3, r3
 8001f06:	3b01      	subs	r3, #1
 8001f08:	b29c      	uxth	r4, r3
 8001f0a:	88ba      	ldrh	r2, [r7, #4]
 8001f0c:	883b      	ldrh	r3, [r7, #0]
 8001f0e:	4413      	add	r3, r2
 8001f10:	b29b      	uxth	r3, r3
 8001f12:	3b01      	subs	r3, #1
 8001f14:	b29b      	uxth	r3, r3
 8001f16:	88b9      	ldrh	r1, [r7, #4]
 8001f18:	88f8      	ldrh	r0, [r7, #6]
 8001f1a:	4622      	mov	r2, r4
 8001f1c:	f7ff fcee 	bl	80018fc <lcd_AddressSet>
	for(i=0;i<length;i++)
 8001f20:	2300      	movs	r3, #0
 8001f22:	82fb      	strh	r3, [r7, #22]
 8001f24:	e027      	b.n	8001f76 <lcd_ShowPicture+0x9a>
	{
		for(j=0;j<width;j++)
 8001f26:	2300      	movs	r3, #0
 8001f28:	82bb      	strh	r3, [r7, #20]
 8001f2a:	e01d      	b.n	8001f68 <lcd_ShowPicture+0x8c>
		{
			picH=pic[k*2];
 8001f2c:	693b      	ldr	r3, [r7, #16]
 8001f2e:	005b      	lsls	r3, r3, #1
 8001f30:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001f32:	4413      	add	r3, r2
 8001f34:	781b      	ldrb	r3, [r3, #0]
 8001f36:	73fb      	strb	r3, [r7, #15]
			picL=pic[k*2+1];
 8001f38:	693b      	ldr	r3, [r7, #16]
 8001f3a:	005b      	lsls	r3, r3, #1
 8001f3c:	3301      	adds	r3, #1
 8001f3e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8001f40:	4413      	add	r3, r2
 8001f42:	781b      	ldrb	r3, [r3, #0]
 8001f44:	73bb      	strb	r3, [r7, #14]
			LCD_WR_DATA(picH<<8|picL);
 8001f46:	7bfb      	ldrb	r3, [r7, #15]
 8001f48:	021b      	lsls	r3, r3, #8
 8001f4a:	b21a      	sxth	r2, r3
 8001f4c:	7bbb      	ldrb	r3, [r7, #14]
 8001f4e:	b21b      	sxth	r3, r3
 8001f50:	4313      	orrs	r3, r2
 8001f52:	b21b      	sxth	r3, r3
 8001f54:	b29b      	uxth	r3, r3
 8001f56:	4618      	mov	r0, r3
 8001f58:	f7ff fcae 	bl	80018b8 <LCD_WR_DATA>
			k++;
 8001f5c:	693b      	ldr	r3, [r7, #16]
 8001f5e:	3301      	adds	r3, #1
 8001f60:	613b      	str	r3, [r7, #16]
		for(j=0;j<width;j++)
 8001f62:	8abb      	ldrh	r3, [r7, #20]
 8001f64:	3301      	adds	r3, #1
 8001f66:	82bb      	strh	r3, [r7, #20]
 8001f68:	8aba      	ldrh	r2, [r7, #20]
 8001f6a:	883b      	ldrh	r3, [r7, #0]
 8001f6c:	429a      	cmp	r2, r3
 8001f6e:	d3dd      	bcc.n	8001f2c <lcd_ShowPicture+0x50>
	for(i=0;i<length;i++)
 8001f70:	8afb      	ldrh	r3, [r7, #22]
 8001f72:	3301      	adds	r3, #1
 8001f74:	82fb      	strh	r3, [r7, #22]
 8001f76:	8afa      	ldrh	r2, [r7, #22]
 8001f78:	887b      	ldrh	r3, [r7, #2]
 8001f7a:	429a      	cmp	r2, r3
 8001f7c:	d3d3      	bcc.n	8001f26 <lcd_ShowPicture+0x4a>
		}
	}
}
 8001f7e:	bf00      	nop
 8001f80:	bf00      	nop
 8001f82:	371c      	adds	r7, #28
 8001f84:	46bd      	mov	sp, r7
 8001f86:	bd90      	pop	{r4, r7, pc}

08001f88 <lcd_SetDir>:


void lcd_SetDir(uint8_t dir) //chinh huong man hinh
{
 8001f88:	b480      	push	{r7}
 8001f8a:	b083      	sub	sp, #12
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	4603      	mov	r3, r0
 8001f90:	71fb      	strb	r3, [r7, #7]
	if((dir>>4)%4)
 8001f92:	79fb      	ldrb	r3, [r7, #7]
 8001f94:	091b      	lsrs	r3, r3, #4
 8001f96:	b2db      	uxtb	r3, r3
 8001f98:	f003 0303 	and.w	r3, r3, #3
 8001f9c:	b2db      	uxtb	r3, r3
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d007      	beq.n	8001fb2 <lcd_SetDir+0x2a>
	{
		lcddev.width=320;
 8001fa2:	4b0a      	ldr	r3, [pc, #40]	; (8001fcc <lcd_SetDir+0x44>)
 8001fa4:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8001fa8:	801a      	strh	r2, [r3, #0]
		lcddev.height=240;
 8001faa:	4b08      	ldr	r3, [pc, #32]	; (8001fcc <lcd_SetDir+0x44>)
 8001fac:	22f0      	movs	r2, #240	; 0xf0
 8001fae:	805a      	strh	r2, [r3, #2]
	}else
	{
		lcddev.width=240;
		lcddev.height=320;
	}
}
 8001fb0:	e006      	b.n	8001fc0 <lcd_SetDir+0x38>
		lcddev.width=240;
 8001fb2:	4b06      	ldr	r3, [pc, #24]	; (8001fcc <lcd_SetDir+0x44>)
 8001fb4:	22f0      	movs	r2, #240	; 0xf0
 8001fb6:	801a      	strh	r2, [r3, #0]
		lcddev.height=320;
 8001fb8:	4b04      	ldr	r3, [pc, #16]	; (8001fcc <lcd_SetDir+0x44>)
 8001fba:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8001fbe:	805a      	strh	r2, [r3, #2]
}
 8001fc0:	bf00      	nop
 8001fc2:	370c      	adds	r7, #12
 8001fc4:	46bd      	mov	sp, r7
 8001fc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fca:	4770      	bx	lr
 8001fcc:	200000d0 	.word	0x200000d0

08001fd0 <lcd_init>:


void lcd_init(void)
{
 8001fd0:	b580      	push	{r7, lr}
 8001fd2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001fda:	48aa      	ldr	r0, [pc, #680]	; (8002284 <lcd_init+0x2b4>)
 8001fdc:	f001 fdb2 	bl	8003b44 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8001fe0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001fe4:	f001 fadc 	bl	80035a0 <HAL_Delay>
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_SET);
 8001fe8:	2201      	movs	r2, #1
 8001fea:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001fee:	48a5      	ldr	r0, [pc, #660]	; (8002284 <lcd_init+0x2b4>)
 8001ff0:	f001 fda8 	bl	8003b44 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 8001ff4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8001ff8:	f001 fad2 	bl	80035a0 <HAL_Delay>
	lcd_SetDir(DFT_SCAN_DIR);
 8001ffc:	2000      	movs	r0, #0
 8001ffe:	f7ff ffc3 	bl	8001f88 <lcd_SetDir>
	LCD_WR_REG(0XD3);
 8002002:	20d3      	movs	r0, #211	; 0xd3
 8002004:	f7ff fc48 	bl	8001898 <LCD_WR_REG>
	lcddev.id=LCD_RD_DATA();	//dummy read
 8002008:	f7ff fc66 	bl	80018d8 <LCD_RD_DATA>
 800200c:	4603      	mov	r3, r0
 800200e:	461a      	mov	r2, r3
 8002010:	4b9d      	ldr	r3, [pc, #628]	; (8002288 <lcd_init+0x2b8>)
 8002012:	809a      	strh	r2, [r3, #4]
	lcddev.id=LCD_RD_DATA();
 8002014:	f7ff fc60 	bl	80018d8 <LCD_RD_DATA>
 8002018:	4603      	mov	r3, r0
 800201a:	461a      	mov	r2, r3
 800201c:	4b9a      	ldr	r3, [pc, #616]	; (8002288 <lcd_init+0x2b8>)
 800201e:	809a      	strh	r2, [r3, #4]
	lcddev.id=LCD_RD_DATA();
 8002020:	f7ff fc5a 	bl	80018d8 <LCD_RD_DATA>
 8002024:	4603      	mov	r3, r0
 8002026:	461a      	mov	r2, r3
 8002028:	4b97      	ldr	r3, [pc, #604]	; (8002288 <lcd_init+0x2b8>)
 800202a:	809a      	strh	r2, [r3, #4]
	lcddev.id<<=8;
 800202c:	4b96      	ldr	r3, [pc, #600]	; (8002288 <lcd_init+0x2b8>)
 800202e:	889b      	ldrh	r3, [r3, #4]
 8002030:	021b      	lsls	r3, r3, #8
 8002032:	b29a      	uxth	r2, r3
 8002034:	4b94      	ldr	r3, [pc, #592]	; (8002288 <lcd_init+0x2b8>)
 8002036:	809a      	strh	r2, [r3, #4]
	lcddev.id|=LCD_RD_DATA();
 8002038:	f7ff fc4e 	bl	80018d8 <LCD_RD_DATA>
 800203c:	4603      	mov	r3, r0
 800203e:	461a      	mov	r2, r3
 8002040:	4b91      	ldr	r3, [pc, #580]	; (8002288 <lcd_init+0x2b8>)
 8002042:	889b      	ldrh	r3, [r3, #4]
 8002044:	4313      	orrs	r3, r2
 8002046:	b29a      	uxth	r2, r3
 8002048:	4b8f      	ldr	r3, [pc, #572]	; (8002288 <lcd_init+0x2b8>)
 800204a:	809a      	strh	r2, [r3, #4]

	LCD_WR_REG(0xCF);
 800204c:	20cf      	movs	r0, #207	; 0xcf
 800204e:	f7ff fc23 	bl	8001898 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8002052:	2000      	movs	r0, #0
 8002054:	f7ff fc30 	bl	80018b8 <LCD_WR_DATA>
	LCD_WR_DATA(0xC1);
 8002058:	20c1      	movs	r0, #193	; 0xc1
 800205a:	f7ff fc2d 	bl	80018b8 <LCD_WR_DATA>
	LCD_WR_DATA(0X30);
 800205e:	2030      	movs	r0, #48	; 0x30
 8002060:	f7ff fc2a 	bl	80018b8 <LCD_WR_DATA>
	LCD_WR_REG(0xED);
 8002064:	20ed      	movs	r0, #237	; 0xed
 8002066:	f7ff fc17 	bl	8001898 <LCD_WR_REG>
	LCD_WR_DATA(0x64);
 800206a:	2064      	movs	r0, #100	; 0x64
 800206c:	f7ff fc24 	bl	80018b8 <LCD_WR_DATA>
	LCD_WR_DATA(0x03);
 8002070:	2003      	movs	r0, #3
 8002072:	f7ff fc21 	bl	80018b8 <LCD_WR_DATA>
	LCD_WR_DATA(0X12);
 8002076:	2012      	movs	r0, #18
 8002078:	f7ff fc1e 	bl	80018b8 <LCD_WR_DATA>
	LCD_WR_DATA(0X81);
 800207c:	2081      	movs	r0, #129	; 0x81
 800207e:	f7ff fc1b 	bl	80018b8 <LCD_WR_DATA>
	LCD_WR_REG(0xE8);
 8002082:	20e8      	movs	r0, #232	; 0xe8
 8002084:	f7ff fc08 	bl	8001898 <LCD_WR_REG>
	LCD_WR_DATA(0x85);
 8002088:	2085      	movs	r0, #133	; 0x85
 800208a:	f7ff fc15 	bl	80018b8 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 800208e:	2010      	movs	r0, #16
 8002090:	f7ff fc12 	bl	80018b8 <LCD_WR_DATA>
	LCD_WR_DATA(0x7A);
 8002094:	207a      	movs	r0, #122	; 0x7a
 8002096:	f7ff fc0f 	bl	80018b8 <LCD_WR_DATA>
	LCD_WR_REG(0xCB);
 800209a:	20cb      	movs	r0, #203	; 0xcb
 800209c:	f7ff fbfc 	bl	8001898 <LCD_WR_REG>
	LCD_WR_DATA(0x39);
 80020a0:	2039      	movs	r0, #57	; 0x39
 80020a2:	f7ff fc09 	bl	80018b8 <LCD_WR_DATA>
	LCD_WR_DATA(0x2C);
 80020a6:	202c      	movs	r0, #44	; 0x2c
 80020a8:	f7ff fc06 	bl	80018b8 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80020ac:	2000      	movs	r0, #0
 80020ae:	f7ff fc03 	bl	80018b8 <LCD_WR_DATA>
	LCD_WR_DATA(0x34);
 80020b2:	2034      	movs	r0, #52	; 0x34
 80020b4:	f7ff fc00 	bl	80018b8 <LCD_WR_DATA>
	LCD_WR_DATA(0x02);
 80020b8:	2002      	movs	r0, #2
 80020ba:	f7ff fbfd 	bl	80018b8 <LCD_WR_DATA>
	LCD_WR_REG(0xF7);
 80020be:	20f7      	movs	r0, #247	; 0xf7
 80020c0:	f7ff fbea 	bl	8001898 <LCD_WR_REG>
	LCD_WR_DATA(0x20);
 80020c4:	2020      	movs	r0, #32
 80020c6:	f7ff fbf7 	bl	80018b8 <LCD_WR_DATA>
	LCD_WR_REG(0xEA);
 80020ca:	20ea      	movs	r0, #234	; 0xea
 80020cc:	f7ff fbe4 	bl	8001898 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80020d0:	2000      	movs	r0, #0
 80020d2:	f7ff fbf1 	bl	80018b8 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80020d6:	2000      	movs	r0, #0
 80020d8:	f7ff fbee 	bl	80018b8 <LCD_WR_DATA>
	LCD_WR_REG(0xC0);    //Power control
 80020dc:	20c0      	movs	r0, #192	; 0xc0
 80020de:	f7ff fbdb 	bl	8001898 <LCD_WR_REG>
	LCD_WR_DATA(0x1B);   //VRH[5:0]
 80020e2:	201b      	movs	r0, #27
 80020e4:	f7ff fbe8 	bl	80018b8 <LCD_WR_DATA>
	LCD_WR_REG(0xC1);    //Power control
 80020e8:	20c1      	movs	r0, #193	; 0xc1
 80020ea:	f7ff fbd5 	bl	8001898 <LCD_WR_REG>
	LCD_WR_DATA(0x01);   //SAP[2:0];BT[3:0]
 80020ee:	2001      	movs	r0, #1
 80020f0:	f7ff fbe2 	bl	80018b8 <LCD_WR_DATA>
	LCD_WR_REG(0xC5);    //VCM control
 80020f4:	20c5      	movs	r0, #197	; 0xc5
 80020f6:	f7ff fbcf 	bl	8001898 <LCD_WR_REG>
	LCD_WR_DATA(0x30); 	 //3F
 80020fa:	2030      	movs	r0, #48	; 0x30
 80020fc:	f7ff fbdc 	bl	80018b8 <LCD_WR_DATA>
	LCD_WR_DATA(0x30); 	 //3C
 8002100:	2030      	movs	r0, #48	; 0x30
 8002102:	f7ff fbd9 	bl	80018b8 <LCD_WR_DATA>
	LCD_WR_REG(0xC7);    //VCM control2
 8002106:	20c7      	movs	r0, #199	; 0xc7
 8002108:	f7ff fbc6 	bl	8001898 <LCD_WR_REG>
	LCD_WR_DATA(0XB7);
 800210c:	20b7      	movs	r0, #183	; 0xb7
 800210e:	f7ff fbd3 	bl	80018b8 <LCD_WR_DATA>
	LCD_WR_REG(0x36);    // Memory Access Control
 8002112:	2036      	movs	r0, #54	; 0x36
 8002114:	f7ff fbc0 	bl	8001898 <LCD_WR_REG>

	LCD_WR_DATA(0x08|DFT_SCAN_DIR);
 8002118:	2008      	movs	r0, #8
 800211a:	f7ff fbcd 	bl	80018b8 <LCD_WR_DATA>
	LCD_WR_REG(0x3A);
 800211e:	203a      	movs	r0, #58	; 0x3a
 8002120:	f7ff fbba 	bl	8001898 <LCD_WR_REG>
	LCD_WR_DATA(0x55);
 8002124:	2055      	movs	r0, #85	; 0x55
 8002126:	f7ff fbc7 	bl	80018b8 <LCD_WR_DATA>
	LCD_WR_REG(0xB1);
 800212a:	20b1      	movs	r0, #177	; 0xb1
 800212c:	f7ff fbb4 	bl	8001898 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8002130:	2000      	movs	r0, #0
 8002132:	f7ff fbc1 	bl	80018b8 <LCD_WR_DATA>
	LCD_WR_DATA(0x1A);
 8002136:	201a      	movs	r0, #26
 8002138:	f7ff fbbe 	bl	80018b8 <LCD_WR_DATA>
	LCD_WR_REG(0xB6);    // Display Function Control
 800213c:	20b6      	movs	r0, #182	; 0xb6
 800213e:	f7ff fbab 	bl	8001898 <LCD_WR_REG>
	LCD_WR_DATA(0x0A);
 8002142:	200a      	movs	r0, #10
 8002144:	f7ff fbb8 	bl	80018b8 <LCD_WR_DATA>
	LCD_WR_DATA(0xA2);
 8002148:	20a2      	movs	r0, #162	; 0xa2
 800214a:	f7ff fbb5 	bl	80018b8 <LCD_WR_DATA>
	LCD_WR_REG(0xF2);    // 3Gamma Function Disable
 800214e:	20f2      	movs	r0, #242	; 0xf2
 8002150:	f7ff fba2 	bl	8001898 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8002154:	2000      	movs	r0, #0
 8002156:	f7ff fbaf 	bl	80018b8 <LCD_WR_DATA>
	LCD_WR_REG(0x26);    //Gamma curve selected
 800215a:	2026      	movs	r0, #38	; 0x26
 800215c:	f7ff fb9c 	bl	8001898 <LCD_WR_REG>
	LCD_WR_DATA(0x01);
 8002160:	2001      	movs	r0, #1
 8002162:	f7ff fba9 	bl	80018b8 <LCD_WR_DATA>
	LCD_WR_REG(0xE0);    //Set Gamma
 8002166:	20e0      	movs	r0, #224	; 0xe0
 8002168:	f7ff fb96 	bl	8001898 <LCD_WR_REG>
	LCD_WR_DATA(0x0F);
 800216c:	200f      	movs	r0, #15
 800216e:	f7ff fba3 	bl	80018b8 <LCD_WR_DATA>
	LCD_WR_DATA(0x2A);
 8002172:	202a      	movs	r0, #42	; 0x2a
 8002174:	f7ff fba0 	bl	80018b8 <LCD_WR_DATA>
	LCD_WR_DATA(0x28);
 8002178:	2028      	movs	r0, #40	; 0x28
 800217a:	f7ff fb9d 	bl	80018b8 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 800217e:	2008      	movs	r0, #8
 8002180:	f7ff fb9a 	bl	80018b8 <LCD_WR_DATA>
	LCD_WR_DATA(0x0E);
 8002184:	200e      	movs	r0, #14
 8002186:	f7ff fb97 	bl	80018b8 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 800218a:	2008      	movs	r0, #8
 800218c:	f7ff fb94 	bl	80018b8 <LCD_WR_DATA>
	LCD_WR_DATA(0x54);
 8002190:	2054      	movs	r0, #84	; 0x54
 8002192:	f7ff fb91 	bl	80018b8 <LCD_WR_DATA>
	LCD_WR_DATA(0XA9);
 8002196:	20a9      	movs	r0, #169	; 0xa9
 8002198:	f7ff fb8e 	bl	80018b8 <LCD_WR_DATA>
	LCD_WR_DATA(0x43);
 800219c:	2043      	movs	r0, #67	; 0x43
 800219e:	f7ff fb8b 	bl	80018b8 <LCD_WR_DATA>
	LCD_WR_DATA(0x0A);
 80021a2:	200a      	movs	r0, #10
 80021a4:	f7ff fb88 	bl	80018b8 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 80021a8:	200f      	movs	r0, #15
 80021aa:	f7ff fb85 	bl	80018b8 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80021ae:	2000      	movs	r0, #0
 80021b0:	f7ff fb82 	bl	80018b8 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80021b4:	2000      	movs	r0, #0
 80021b6:	f7ff fb7f 	bl	80018b8 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80021ba:	2000      	movs	r0, #0
 80021bc:	f7ff fb7c 	bl	80018b8 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 80021c0:	2000      	movs	r0, #0
 80021c2:	f7ff fb79 	bl	80018b8 <LCD_WR_DATA>
	LCD_WR_REG(0XE1);    //Set Gamma
 80021c6:	20e1      	movs	r0, #225	; 0xe1
 80021c8:	f7ff fb66 	bl	8001898 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 80021cc:	2000      	movs	r0, #0
 80021ce:	f7ff fb73 	bl	80018b8 <LCD_WR_DATA>
	LCD_WR_DATA(0x15);
 80021d2:	2015      	movs	r0, #21
 80021d4:	f7ff fb70 	bl	80018b8 <LCD_WR_DATA>
	LCD_WR_DATA(0x17);
 80021d8:	2017      	movs	r0, #23
 80021da:	f7ff fb6d 	bl	80018b8 <LCD_WR_DATA>
	LCD_WR_DATA(0x07);
 80021de:	2007      	movs	r0, #7
 80021e0:	f7ff fb6a 	bl	80018b8 <LCD_WR_DATA>
	LCD_WR_DATA(0x11);
 80021e4:	2011      	movs	r0, #17
 80021e6:	f7ff fb67 	bl	80018b8 <LCD_WR_DATA>
	LCD_WR_DATA(0x06);
 80021ea:	2006      	movs	r0, #6
 80021ec:	f7ff fb64 	bl	80018b8 <LCD_WR_DATA>
	LCD_WR_DATA(0x2B);
 80021f0:	202b      	movs	r0, #43	; 0x2b
 80021f2:	f7ff fb61 	bl	80018b8 <LCD_WR_DATA>
	LCD_WR_DATA(0x56);
 80021f6:	2056      	movs	r0, #86	; 0x56
 80021f8:	f7ff fb5e 	bl	80018b8 <LCD_WR_DATA>
	LCD_WR_DATA(0x3C);
 80021fc:	203c      	movs	r0, #60	; 0x3c
 80021fe:	f7ff fb5b 	bl	80018b8 <LCD_WR_DATA>
	LCD_WR_DATA(0x05);
 8002202:	2005      	movs	r0, #5
 8002204:	f7ff fb58 	bl	80018b8 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 8002208:	2010      	movs	r0, #16
 800220a:	f7ff fb55 	bl	80018b8 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 800220e:	200f      	movs	r0, #15
 8002210:	f7ff fb52 	bl	80018b8 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 8002214:	203f      	movs	r0, #63	; 0x3f
 8002216:	f7ff fb4f 	bl	80018b8 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 800221a:	203f      	movs	r0, #63	; 0x3f
 800221c:	f7ff fb4c 	bl	80018b8 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8002220:	200f      	movs	r0, #15
 8002222:	f7ff fb49 	bl	80018b8 <LCD_WR_DATA>
	LCD_WR_REG(0x2B);
 8002226:	202b      	movs	r0, #43	; 0x2b
 8002228:	f7ff fb36 	bl	8001898 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 800222c:	2000      	movs	r0, #0
 800222e:	f7ff fb43 	bl	80018b8 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002232:	2000      	movs	r0, #0
 8002234:	f7ff fb40 	bl	80018b8 <LCD_WR_DATA>
	LCD_WR_DATA(0x01);
 8002238:	2001      	movs	r0, #1
 800223a:	f7ff fb3d 	bl	80018b8 <LCD_WR_DATA>
	LCD_WR_DATA(0x3f);
 800223e:	203f      	movs	r0, #63	; 0x3f
 8002240:	f7ff fb3a 	bl	80018b8 <LCD_WR_DATA>
	LCD_WR_REG(0x2A);
 8002244:	202a      	movs	r0, #42	; 0x2a
 8002246:	f7ff fb27 	bl	8001898 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 800224a:	2000      	movs	r0, #0
 800224c:	f7ff fb34 	bl	80018b8 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002250:	2000      	movs	r0, #0
 8002252:	f7ff fb31 	bl	80018b8 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8002256:	2000      	movs	r0, #0
 8002258:	f7ff fb2e 	bl	80018b8 <LCD_WR_DATA>
	LCD_WR_DATA(0xef);
 800225c:	20ef      	movs	r0, #239	; 0xef
 800225e:	f7ff fb2b 	bl	80018b8 <LCD_WR_DATA>
	LCD_WR_REG(0x11); //Exit Sleep
 8002262:	2011      	movs	r0, #17
 8002264:	f7ff fb18 	bl	8001898 <LCD_WR_REG>
	HAL_Delay(120);
 8002268:	2078      	movs	r0, #120	; 0x78
 800226a:	f001 f999 	bl	80035a0 <HAL_Delay>
	LCD_WR_REG(0x29); //display on
 800226e:	2029      	movs	r0, #41	; 0x29
 8002270:	f7ff fb12 	bl	8001898 <LCD_WR_REG>
	HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, 1);
 8002274:	2201      	movs	r2, #1
 8002276:	f44f 7180 	mov.w	r1, #256	; 0x100
 800227a:	4804      	ldr	r0, [pc, #16]	; (800228c <lcd_init+0x2bc>)
 800227c:	f001 fc62 	bl	8003b44 <HAL_GPIO_WritePin>
}
 8002280:	bf00      	nop
 8002282:	bd80      	pop	{r7, pc}
 8002284:	40020800 	.word	0x40020800
 8002288:	200000d0 	.word	0x200000d0
 800228c:	40020000 	.word	0x40020000

08002290 <_draw_circle_8>:

static void _draw_circle_8(int xc, int yc, int x, int y, uint16_t c)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	b084      	sub	sp, #16
 8002294:	af00      	add	r7, sp, #0
 8002296:	60f8      	str	r0, [r7, #12]
 8002298:	60b9      	str	r1, [r7, #8]
 800229a:	607a      	str	r2, [r7, #4]
 800229c:	603b      	str	r3, [r7, #0]
	lcd_DrawPoint(xc + x, yc + y, c);
 800229e:	68fb      	ldr	r3, [r7, #12]
 80022a0:	b29a      	uxth	r2, r3
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	b29b      	uxth	r3, r3
 80022a6:	4413      	add	r3, r2
 80022a8:	b298      	uxth	r0, r3
 80022aa:	68bb      	ldr	r3, [r7, #8]
 80022ac:	b29a      	uxth	r2, r3
 80022ae:	683b      	ldr	r3, [r7, #0]
 80022b0:	b29b      	uxth	r3, r3
 80022b2:	4413      	add	r3, r2
 80022b4:	b29b      	uxth	r3, r3
 80022b6:	8b3a      	ldrh	r2, [r7, #24]
 80022b8:	4619      	mov	r1, r3
 80022ba:	f7ff fbd3 	bl	8001a64 <lcd_DrawPoint>

	lcd_DrawPoint(xc - x, yc + y, c);
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	b29a      	uxth	r2, r3
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	b29b      	uxth	r3, r3
 80022c6:	1ad3      	subs	r3, r2, r3
 80022c8:	b298      	uxth	r0, r3
 80022ca:	68bb      	ldr	r3, [r7, #8]
 80022cc:	b29a      	uxth	r2, r3
 80022ce:	683b      	ldr	r3, [r7, #0]
 80022d0:	b29b      	uxth	r3, r3
 80022d2:	4413      	add	r3, r2
 80022d4:	b29b      	uxth	r3, r3
 80022d6:	8b3a      	ldrh	r2, [r7, #24]
 80022d8:	4619      	mov	r1, r3
 80022da:	f7ff fbc3 	bl	8001a64 <lcd_DrawPoint>

	lcd_DrawPoint(xc + x, yc - y, c);
 80022de:	68fb      	ldr	r3, [r7, #12]
 80022e0:	b29a      	uxth	r2, r3
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	b29b      	uxth	r3, r3
 80022e6:	4413      	add	r3, r2
 80022e8:	b298      	uxth	r0, r3
 80022ea:	68bb      	ldr	r3, [r7, #8]
 80022ec:	b29a      	uxth	r2, r3
 80022ee:	683b      	ldr	r3, [r7, #0]
 80022f0:	b29b      	uxth	r3, r3
 80022f2:	1ad3      	subs	r3, r2, r3
 80022f4:	b29b      	uxth	r3, r3
 80022f6:	8b3a      	ldrh	r2, [r7, #24]
 80022f8:	4619      	mov	r1, r3
 80022fa:	f7ff fbb3 	bl	8001a64 <lcd_DrawPoint>

	lcd_DrawPoint(xc - x, yc - y, c);
 80022fe:	68fb      	ldr	r3, [r7, #12]
 8002300:	b29a      	uxth	r2, r3
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	b29b      	uxth	r3, r3
 8002306:	1ad3      	subs	r3, r2, r3
 8002308:	b298      	uxth	r0, r3
 800230a:	68bb      	ldr	r3, [r7, #8]
 800230c:	b29a      	uxth	r2, r3
 800230e:	683b      	ldr	r3, [r7, #0]
 8002310:	b29b      	uxth	r3, r3
 8002312:	1ad3      	subs	r3, r2, r3
 8002314:	b29b      	uxth	r3, r3
 8002316:	8b3a      	ldrh	r2, [r7, #24]
 8002318:	4619      	mov	r1, r3
 800231a:	f7ff fba3 	bl	8001a64 <lcd_DrawPoint>

	lcd_DrawPoint(xc + y, yc + x, c);
 800231e:	68fb      	ldr	r3, [r7, #12]
 8002320:	b29a      	uxth	r2, r3
 8002322:	683b      	ldr	r3, [r7, #0]
 8002324:	b29b      	uxth	r3, r3
 8002326:	4413      	add	r3, r2
 8002328:	b298      	uxth	r0, r3
 800232a:	68bb      	ldr	r3, [r7, #8]
 800232c:	b29a      	uxth	r2, r3
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	b29b      	uxth	r3, r3
 8002332:	4413      	add	r3, r2
 8002334:	b29b      	uxth	r3, r3
 8002336:	8b3a      	ldrh	r2, [r7, #24]
 8002338:	4619      	mov	r1, r3
 800233a:	f7ff fb93 	bl	8001a64 <lcd_DrawPoint>

	lcd_DrawPoint(xc - y, yc + x, c);
 800233e:	68fb      	ldr	r3, [r7, #12]
 8002340:	b29a      	uxth	r2, r3
 8002342:	683b      	ldr	r3, [r7, #0]
 8002344:	b29b      	uxth	r3, r3
 8002346:	1ad3      	subs	r3, r2, r3
 8002348:	b298      	uxth	r0, r3
 800234a:	68bb      	ldr	r3, [r7, #8]
 800234c:	b29a      	uxth	r2, r3
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	b29b      	uxth	r3, r3
 8002352:	4413      	add	r3, r2
 8002354:	b29b      	uxth	r3, r3
 8002356:	8b3a      	ldrh	r2, [r7, #24]
 8002358:	4619      	mov	r1, r3
 800235a:	f7ff fb83 	bl	8001a64 <lcd_DrawPoint>

	lcd_DrawPoint(xc + y, yc - x, c);
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	b29a      	uxth	r2, r3
 8002362:	683b      	ldr	r3, [r7, #0]
 8002364:	b29b      	uxth	r3, r3
 8002366:	4413      	add	r3, r2
 8002368:	b298      	uxth	r0, r3
 800236a:	68bb      	ldr	r3, [r7, #8]
 800236c:	b29a      	uxth	r2, r3
 800236e:	687b      	ldr	r3, [r7, #4]
 8002370:	b29b      	uxth	r3, r3
 8002372:	1ad3      	subs	r3, r2, r3
 8002374:	b29b      	uxth	r3, r3
 8002376:	8b3a      	ldrh	r2, [r7, #24]
 8002378:	4619      	mov	r1, r3
 800237a:	f7ff fb73 	bl	8001a64 <lcd_DrawPoint>

	lcd_DrawPoint(xc - y, yc - x, c);
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	b29a      	uxth	r2, r3
 8002382:	683b      	ldr	r3, [r7, #0]
 8002384:	b29b      	uxth	r3, r3
 8002386:	1ad3      	subs	r3, r2, r3
 8002388:	b298      	uxth	r0, r3
 800238a:	68bb      	ldr	r3, [r7, #8]
 800238c:	b29a      	uxth	r2, r3
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	b29b      	uxth	r3, r3
 8002392:	1ad3      	subs	r3, r2, r3
 8002394:	b29b      	uxth	r3, r3
 8002396:	8b3a      	ldrh	r2, [r7, #24]
 8002398:	4619      	mov	r1, r3
 800239a:	f7ff fb63 	bl	8001a64 <lcd_DrawPoint>
}
 800239e:	bf00      	nop
 80023a0:	3710      	adds	r7, #16
 80023a2:	46bd      	mov	sp, r7
 80023a4:	bd80      	pop	{r7, pc}

080023a6 <lcd_DrawCircle>:

void lcd_DrawCircle(int xc, int yc,uint16_t c,int r, int fill) //ve duong or hinh, c: color
{
 80023a6:	b580      	push	{r7, lr}
 80023a8:	b08a      	sub	sp, #40	; 0x28
 80023aa:	af02      	add	r7, sp, #8
 80023ac:	60f8      	str	r0, [r7, #12]
 80023ae:	60b9      	str	r1, [r7, #8]
 80023b0:	603b      	str	r3, [r7, #0]
 80023b2:	4613      	mov	r3, r2
 80023b4:	80fb      	strh	r3, [r7, #6]
	int x = 0, y = r, yi, d;
 80023b6:	2300      	movs	r3, #0
 80023b8:	61fb      	str	r3, [r7, #28]
 80023ba:	683b      	ldr	r3, [r7, #0]
 80023bc:	61bb      	str	r3, [r7, #24]

	d = 3 - 2 * r;
 80023be:	683b      	ldr	r3, [r7, #0]
 80023c0:	005b      	lsls	r3, r3, #1
 80023c2:	f1c3 0303 	rsb	r3, r3, #3
 80023c6:	613b      	str	r3, [r7, #16]


	if (fill)
 80023c8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d04f      	beq.n	800246e <lcd_DrawCircle+0xc8>
	{
		while (x <= y) {
 80023ce:	e029      	b.n	8002424 <lcd_DrawCircle+0x7e>
			for (yi = x; yi <= y; yi++)
 80023d0:	69fb      	ldr	r3, [r7, #28]
 80023d2:	617b      	str	r3, [r7, #20]
 80023d4:	e00a      	b.n	80023ec <lcd_DrawCircle+0x46>
				_draw_circle_8(xc, yc, x, yi, c);
 80023d6:	88fb      	ldrh	r3, [r7, #6]
 80023d8:	9300      	str	r3, [sp, #0]
 80023da:	697b      	ldr	r3, [r7, #20]
 80023dc:	69fa      	ldr	r2, [r7, #28]
 80023de:	68b9      	ldr	r1, [r7, #8]
 80023e0:	68f8      	ldr	r0, [r7, #12]
 80023e2:	f7ff ff55 	bl	8002290 <_draw_circle_8>
			for (yi = x; yi <= y; yi++)
 80023e6:	697b      	ldr	r3, [r7, #20]
 80023e8:	3301      	adds	r3, #1
 80023ea:	617b      	str	r3, [r7, #20]
 80023ec:	697a      	ldr	r2, [r7, #20]
 80023ee:	69bb      	ldr	r3, [r7, #24]
 80023f0:	429a      	cmp	r2, r3
 80023f2:	ddf0      	ble.n	80023d6 <lcd_DrawCircle+0x30>

			if (d < 0) {
 80023f4:	693b      	ldr	r3, [r7, #16]
 80023f6:	2b00      	cmp	r3, #0
 80023f8:	da06      	bge.n	8002408 <lcd_DrawCircle+0x62>
				d = d + 4 * x + 6;
 80023fa:	69fb      	ldr	r3, [r7, #28]
 80023fc:	009a      	lsls	r2, r3, #2
 80023fe:	693b      	ldr	r3, [r7, #16]
 8002400:	4413      	add	r3, r2
 8002402:	3306      	adds	r3, #6
 8002404:	613b      	str	r3, [r7, #16]
 8002406:	e00a      	b.n	800241e <lcd_DrawCircle+0x78>
			} else {
				d = d + 4 * (x - y) + 10;
 8002408:	69fa      	ldr	r2, [r7, #28]
 800240a:	69bb      	ldr	r3, [r7, #24]
 800240c:	1ad3      	subs	r3, r2, r3
 800240e:	009a      	lsls	r2, r3, #2
 8002410:	693b      	ldr	r3, [r7, #16]
 8002412:	4413      	add	r3, r2
 8002414:	330a      	adds	r3, #10
 8002416:	613b      	str	r3, [r7, #16]
				y--;
 8002418:	69bb      	ldr	r3, [r7, #24]
 800241a:	3b01      	subs	r3, #1
 800241c:	61bb      	str	r3, [r7, #24]
			}
			x++;
 800241e:	69fb      	ldr	r3, [r7, #28]
 8002420:	3301      	adds	r3, #1
 8002422:	61fb      	str	r3, [r7, #28]
		while (x <= y) {
 8002424:	69fa      	ldr	r2, [r7, #28]
 8002426:	69bb      	ldr	r3, [r7, #24]
 8002428:	429a      	cmp	r2, r3
 800242a:	ddd1      	ble.n	80023d0 <lcd_DrawCircle+0x2a>
				y--;
			}
			x++;
		}
	}
}
 800242c:	e023      	b.n	8002476 <lcd_DrawCircle+0xd0>
			_draw_circle_8(xc, yc, x, y, c);
 800242e:	88fb      	ldrh	r3, [r7, #6]
 8002430:	9300      	str	r3, [sp, #0]
 8002432:	69bb      	ldr	r3, [r7, #24]
 8002434:	69fa      	ldr	r2, [r7, #28]
 8002436:	68b9      	ldr	r1, [r7, #8]
 8002438:	68f8      	ldr	r0, [r7, #12]
 800243a:	f7ff ff29 	bl	8002290 <_draw_circle_8>
			if (d < 0) {
 800243e:	693b      	ldr	r3, [r7, #16]
 8002440:	2b00      	cmp	r3, #0
 8002442:	da06      	bge.n	8002452 <lcd_DrawCircle+0xac>
				d = d + 4 * x + 6;
 8002444:	69fb      	ldr	r3, [r7, #28]
 8002446:	009a      	lsls	r2, r3, #2
 8002448:	693b      	ldr	r3, [r7, #16]
 800244a:	4413      	add	r3, r2
 800244c:	3306      	adds	r3, #6
 800244e:	613b      	str	r3, [r7, #16]
 8002450:	e00a      	b.n	8002468 <lcd_DrawCircle+0xc2>
				d = d + 4 * (x - y) + 10;
 8002452:	69fa      	ldr	r2, [r7, #28]
 8002454:	69bb      	ldr	r3, [r7, #24]
 8002456:	1ad3      	subs	r3, r2, r3
 8002458:	009a      	lsls	r2, r3, #2
 800245a:	693b      	ldr	r3, [r7, #16]
 800245c:	4413      	add	r3, r2
 800245e:	330a      	adds	r3, #10
 8002460:	613b      	str	r3, [r7, #16]
				y--;
 8002462:	69bb      	ldr	r3, [r7, #24]
 8002464:	3b01      	subs	r3, #1
 8002466:	61bb      	str	r3, [r7, #24]
			x++;
 8002468:	69fb      	ldr	r3, [r7, #28]
 800246a:	3301      	adds	r3, #1
 800246c:	61fb      	str	r3, [r7, #28]
		while (x <= y) {
 800246e:	69fa      	ldr	r2, [r7, #28]
 8002470:	69bb      	ldr	r3, [r7, #24]
 8002472:	429a      	cmp	r2, r3
 8002474:	dddb      	ble.n	800242e <lcd_DrawCircle+0x88>
}
 8002476:	bf00      	nop
 8002478:	3720      	adds	r7, #32
 800247a:	46bd      	mov	sp, r7
 800247c:	bd80      	pop	{r7, pc}
	...

08002480 <lcd_ShowStr>:

void lcd_ShowStr(uint16_t x, uint16_t y,char *str,uint16_t fc, uint16_t bc,uint8_t sizey,uint8_t mode)
{
 8002480:	b590      	push	{r4, r7, lr}
 8002482:	b08b      	sub	sp, #44	; 0x2c
 8002484:	af04      	add	r7, sp, #16
 8002486:	60ba      	str	r2, [r7, #8]
 8002488:	461a      	mov	r2, r3
 800248a:	4603      	mov	r3, r0
 800248c:	81fb      	strh	r3, [r7, #14]
 800248e:	460b      	mov	r3, r1
 8002490:	81bb      	strh	r3, [r7, #12]
 8002492:	4613      	mov	r3, r2
 8002494:	80fb      	strh	r3, [r7, #6]
	uint16_t x0=x;
 8002496:	89fb      	ldrh	r3, [r7, #14]
 8002498:	82bb      	strh	r3, [r7, #20]
  uint8_t bHz=0;
 800249a:	2300      	movs	r3, #0
 800249c:	75fb      	strb	r3, [r7, #23]
	while(*str!=0)
 800249e:	e048      	b.n	8002532 <lcd_ShowStr+0xb2>
	{
		if(!bHz)
 80024a0:	7dfb      	ldrb	r3, [r7, #23]
 80024a2:	2b00      	cmp	r3, #0
 80024a4:	d145      	bne.n	8002532 <lcd_ShowStr+0xb2>
		{
			if(x>(lcddev.width-sizey/2)||y>(lcddev.height-sizey)) return;
 80024a6:	89fa      	ldrh	r2, [r7, #14]
 80024a8:	4b26      	ldr	r3, [pc, #152]	; (8002544 <lcd_ShowStr+0xc4>)
 80024aa:	881b      	ldrh	r3, [r3, #0]
 80024ac:	4619      	mov	r1, r3
 80024ae:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80024b2:	085b      	lsrs	r3, r3, #1
 80024b4:	b2db      	uxtb	r3, r3
 80024b6:	1acb      	subs	r3, r1, r3
 80024b8:	429a      	cmp	r2, r3
 80024ba:	dc3f      	bgt.n	800253c <lcd_ShowStr+0xbc>
 80024bc:	89ba      	ldrh	r2, [r7, #12]
 80024be:	4b21      	ldr	r3, [pc, #132]	; (8002544 <lcd_ShowStr+0xc4>)
 80024c0:	885b      	ldrh	r3, [r3, #2]
 80024c2:	4619      	mov	r1, r3
 80024c4:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80024c8:	1acb      	subs	r3, r1, r3
 80024ca:	429a      	cmp	r2, r3
 80024cc:	dc36      	bgt.n	800253c <lcd_ShowStr+0xbc>
			if(*str>0x80)bHz=1;
 80024ce:	68bb      	ldr	r3, [r7, #8]
 80024d0:	781b      	ldrb	r3, [r3, #0]
 80024d2:	2b80      	cmp	r3, #128	; 0x80
 80024d4:	d902      	bls.n	80024dc <lcd_ShowStr+0x5c>
 80024d6:	2301      	movs	r3, #1
 80024d8:	75fb      	strb	r3, [r7, #23]
 80024da:	e02a      	b.n	8002532 <lcd_ShowStr+0xb2>
			else
			{
				if(*str==0x0D)
 80024dc:	68bb      	ldr	r3, [r7, #8]
 80024de:	781b      	ldrb	r3, [r3, #0]
 80024e0:	2b0d      	cmp	r3, #13
 80024e2:	d10b      	bne.n	80024fc <lcd_ShowStr+0x7c>
				{
					y+=sizey;
 80024e4:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80024e8:	b29a      	uxth	r2, r3
 80024ea:	89bb      	ldrh	r3, [r7, #12]
 80024ec:	4413      	add	r3, r2
 80024ee:	81bb      	strh	r3, [r7, #12]
					x=x0;
 80024f0:	8abb      	ldrh	r3, [r7, #20]
 80024f2:	81fb      	strh	r3, [r7, #14]
					str++;
 80024f4:	68bb      	ldr	r3, [r7, #8]
 80024f6:	3301      	adds	r3, #1
 80024f8:	60bb      	str	r3, [r7, #8]
 80024fa:	e017      	b.n	800252c <lcd_ShowStr+0xac>
				}else
				{
					lcd_ShowChar(x,y,*str,fc,bc,sizey,mode);
 80024fc:	68bb      	ldr	r3, [r7, #8]
 80024fe:	781a      	ldrb	r2, [r3, #0]
 8002500:	88fc      	ldrh	r4, [r7, #6]
 8002502:	89b9      	ldrh	r1, [r7, #12]
 8002504:	89f8      	ldrh	r0, [r7, #14]
 8002506:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 800250a:	9302      	str	r3, [sp, #8]
 800250c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002510:	9301      	str	r3, [sp, #4]
 8002512:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8002514:	9300      	str	r3, [sp, #0]
 8002516:	4623      	mov	r3, r4
 8002518:	f7ff fb76 	bl	8001c08 <lcd_ShowChar>
					x+=sizey/2;
 800251c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002520:	085b      	lsrs	r3, r3, #1
 8002522:	b2db      	uxtb	r3, r3
 8002524:	b29a      	uxth	r2, r3
 8002526:	89fb      	ldrh	r3, [r7, #14]
 8002528:	4413      	add	r3, r2
 800252a:	81fb      	strh	r3, [r7, #14]
				}
			  str++;
 800252c:	68bb      	ldr	r3, [r7, #8]
 800252e:	3301      	adds	r3, #1
 8002530:	60bb      	str	r3, [r7, #8]
	while(*str!=0)
 8002532:	68bb      	ldr	r3, [r7, #8]
 8002534:	781b      	ldrb	r3, [r3, #0]
 8002536:	2b00      	cmp	r3, #0
 8002538:	d1b2      	bne.n	80024a0 <lcd_ShowStr+0x20>
 800253a:	e000      	b.n	800253e <lcd_ShowStr+0xbe>
			if(x>(lcddev.width-sizey/2)||y>(lcddev.height-sizey)) return;
 800253c:	bf00      	nop
			}
		}
	}
}
 800253e:	371c      	adds	r7, #28
 8002540:	46bd      	mov	sp, r7
 8002542:	bd90      	pop	{r4, r7, pc}
 8002544:	200000d0 	.word	0x200000d0

08002548 <box_rec>:
} BOX[NUM_BOX];

//draw a rectangle-box
void box_rec(uint8_t box_idx, uint16_t x_start, uint16_t y_start,
		uint16_t width, uint16_t height, uint16_t color_edge,
		uint16_t color_fill, uint8_t is_fill) {
 8002548:	b5f0      	push	{r4, r5, r6, r7, lr}
 800254a:	b085      	sub	sp, #20
 800254c:	af02      	add	r7, sp, #8
 800254e:	4604      	mov	r4, r0
 8002550:	4608      	mov	r0, r1
 8002552:	4611      	mov	r1, r2
 8002554:	461a      	mov	r2, r3
 8002556:	4623      	mov	r3, r4
 8002558:	71fb      	strb	r3, [r7, #7]
 800255a:	4603      	mov	r3, r0
 800255c:	80bb      	strh	r3, [r7, #4]
 800255e:	460b      	mov	r3, r1
 8002560:	807b      	strh	r3, [r7, #2]
 8002562:	4613      	mov	r3, r2
 8002564:	803b      	strh	r3, [r7, #0]
	BOX[box_idx].X = x_start;
 8002566:	79fa      	ldrb	r2, [r7, #7]
 8002568:	4970      	ldr	r1, [pc, #448]	; (800272c <box_rec+0x1e4>)
 800256a:	4613      	mov	r3, r2
 800256c:	00db      	lsls	r3, r3, #3
 800256e:	1a9b      	subs	r3, r3, r2
 8002570:	005b      	lsls	r3, r3, #1
 8002572:	440b      	add	r3, r1
 8002574:	88ba      	ldrh	r2, [r7, #4]
 8002576:	801a      	strh	r2, [r3, #0]
	BOX[box_idx].Y = y_start;
 8002578:	79fa      	ldrb	r2, [r7, #7]
 800257a:	496c      	ldr	r1, [pc, #432]	; (800272c <box_rec+0x1e4>)
 800257c:	4613      	mov	r3, r2
 800257e:	00db      	lsls	r3, r3, #3
 8002580:	1a9b      	subs	r3, r3, r2
 8002582:	005b      	lsls	r3, r3, #1
 8002584:	440b      	add	r3, r1
 8002586:	3302      	adds	r3, #2
 8002588:	887a      	ldrh	r2, [r7, #2]
 800258a:	801a      	strh	r2, [r3, #0]
	BOX[box_idx].height = height;
 800258c:	79fa      	ldrb	r2, [r7, #7]
 800258e:	4967      	ldr	r1, [pc, #412]	; (800272c <box_rec+0x1e4>)
 8002590:	4613      	mov	r3, r2
 8002592:	00db      	lsls	r3, r3, #3
 8002594:	1a9b      	subs	r3, r3, r2
 8002596:	005b      	lsls	r3, r3, #1
 8002598:	440b      	add	r3, r1
 800259a:	3304      	adds	r3, #4
 800259c:	8c3a      	ldrh	r2, [r7, #32]
 800259e:	801a      	strh	r2, [r3, #0]
	BOX[box_idx].width = width;
 80025a0:	79fa      	ldrb	r2, [r7, #7]
 80025a2:	4962      	ldr	r1, [pc, #392]	; (800272c <box_rec+0x1e4>)
 80025a4:	4613      	mov	r3, r2
 80025a6:	00db      	lsls	r3, r3, #3
 80025a8:	1a9b      	subs	r3, r3, r2
 80025aa:	005b      	lsls	r3, r3, #1
 80025ac:	440b      	add	r3, r1
 80025ae:	3306      	adds	r3, #6
 80025b0:	883a      	ldrh	r2, [r7, #0]
 80025b2:	801a      	strh	r2, [r3, #0]
	BOX[box_idx].COLOR_EDGE = color_edge;
 80025b4:	79fa      	ldrb	r2, [r7, #7]
 80025b6:	495d      	ldr	r1, [pc, #372]	; (800272c <box_rec+0x1e4>)
 80025b8:	4613      	mov	r3, r2
 80025ba:	00db      	lsls	r3, r3, #3
 80025bc:	1a9b      	subs	r3, r3, r2
 80025be:	005b      	lsls	r3, r3, #1
 80025c0:	440b      	add	r3, r1
 80025c2:	3308      	adds	r3, #8
 80025c4:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80025c6:	801a      	strh	r2, [r3, #0]
	BOX[box_idx].COLOR_FILL = color_fill;
 80025c8:	79fa      	ldrb	r2, [r7, #7]
 80025ca:	4958      	ldr	r1, [pc, #352]	; (800272c <box_rec+0x1e4>)
 80025cc:	4613      	mov	r3, r2
 80025ce:	00db      	lsls	r3, r3, #3
 80025d0:	1a9b      	subs	r3, r3, r2
 80025d2:	005b      	lsls	r3, r3, #1
 80025d4:	440b      	add	r3, r1
 80025d6:	330a      	adds	r3, #10
 80025d8:	8d3a      	ldrh	r2, [r7, #40]	; 0x28
 80025da:	801a      	strh	r2, [r3, #0]
	BOX[box_idx].is_fill = is_fill;
 80025dc:	79fa      	ldrb	r2, [r7, #7]
 80025de:	4953      	ldr	r1, [pc, #332]	; (800272c <box_rec+0x1e4>)
 80025e0:	4613      	mov	r3, r2
 80025e2:	00db      	lsls	r3, r3, #3
 80025e4:	1a9b      	subs	r3, r3, r2
 80025e6:	005b      	lsls	r3, r3, #1
 80025e8:	440b      	add	r3, r1
 80025ea:	330c      	adds	r3, #12
 80025ec:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 80025f0:	701a      	strb	r2, [r3, #0]
	lcd_DrawRectangle(BOX[box_idx].X, BOX[box_idx].Y,
 80025f2:	79fa      	ldrb	r2, [r7, #7]
 80025f4:	494d      	ldr	r1, [pc, #308]	; (800272c <box_rec+0x1e4>)
 80025f6:	4613      	mov	r3, r2
 80025f8:	00db      	lsls	r3, r3, #3
 80025fa:	1a9b      	subs	r3, r3, r2
 80025fc:	005b      	lsls	r3, r3, #1
 80025fe:	440b      	add	r3, r1
 8002600:	8818      	ldrh	r0, [r3, #0]
 8002602:	79fa      	ldrb	r2, [r7, #7]
 8002604:	4949      	ldr	r1, [pc, #292]	; (800272c <box_rec+0x1e4>)
 8002606:	4613      	mov	r3, r2
 8002608:	00db      	lsls	r3, r3, #3
 800260a:	1a9b      	subs	r3, r3, r2
 800260c:	005b      	lsls	r3, r3, #1
 800260e:	440b      	add	r3, r1
 8002610:	3302      	adds	r3, #2
 8002612:	881c      	ldrh	r4, [r3, #0]
			BOX[box_idx].X + BOX[box_idx].width,
 8002614:	79fa      	ldrb	r2, [r7, #7]
 8002616:	4945      	ldr	r1, [pc, #276]	; (800272c <box_rec+0x1e4>)
 8002618:	4613      	mov	r3, r2
 800261a:	00db      	lsls	r3, r3, #3
 800261c:	1a9b      	subs	r3, r3, r2
 800261e:	005b      	lsls	r3, r3, #1
 8002620:	440b      	add	r3, r1
 8002622:	8819      	ldrh	r1, [r3, #0]
 8002624:	79fa      	ldrb	r2, [r7, #7]
 8002626:	4d41      	ldr	r5, [pc, #260]	; (800272c <box_rec+0x1e4>)
 8002628:	4613      	mov	r3, r2
 800262a:	00db      	lsls	r3, r3, #3
 800262c:	1a9b      	subs	r3, r3, r2
 800262e:	005b      	lsls	r3, r3, #1
 8002630:	442b      	add	r3, r5
 8002632:	3306      	adds	r3, #6
 8002634:	881b      	ldrh	r3, [r3, #0]
	lcd_DrawRectangle(BOX[box_idx].X, BOX[box_idx].Y,
 8002636:	440b      	add	r3, r1
 8002638:	b29d      	uxth	r5, r3
			BOX[box_idx].Y + BOX[box_idx].height, BOX[box_idx].COLOR_EDGE);
 800263a:	79fa      	ldrb	r2, [r7, #7]
 800263c:	493b      	ldr	r1, [pc, #236]	; (800272c <box_rec+0x1e4>)
 800263e:	4613      	mov	r3, r2
 8002640:	00db      	lsls	r3, r3, #3
 8002642:	1a9b      	subs	r3, r3, r2
 8002644:	005b      	lsls	r3, r3, #1
 8002646:	440b      	add	r3, r1
 8002648:	3302      	adds	r3, #2
 800264a:	8819      	ldrh	r1, [r3, #0]
 800264c:	79fa      	ldrb	r2, [r7, #7]
 800264e:	4e37      	ldr	r6, [pc, #220]	; (800272c <box_rec+0x1e4>)
 8002650:	4613      	mov	r3, r2
 8002652:	00db      	lsls	r3, r3, #3
 8002654:	1a9b      	subs	r3, r3, r2
 8002656:	005b      	lsls	r3, r3, #1
 8002658:	4433      	add	r3, r6
 800265a:	3304      	adds	r3, #4
 800265c:	881b      	ldrh	r3, [r3, #0]
	lcd_DrawRectangle(BOX[box_idx].X, BOX[box_idx].Y,
 800265e:	440b      	add	r3, r1
 8002660:	b299      	uxth	r1, r3
 8002662:	79fa      	ldrb	r2, [r7, #7]
 8002664:	4e31      	ldr	r6, [pc, #196]	; (800272c <box_rec+0x1e4>)
 8002666:	4613      	mov	r3, r2
 8002668:	00db      	lsls	r3, r3, #3
 800266a:	1a9b      	subs	r3, r3, r2
 800266c:	005b      	lsls	r3, r3, #1
 800266e:	4433      	add	r3, r6
 8002670:	3308      	adds	r3, #8
 8002672:	881b      	ldrh	r3, [r3, #0]
 8002674:	9300      	str	r3, [sp, #0]
 8002676:	460b      	mov	r3, r1
 8002678:	462a      	mov	r2, r5
 800267a:	4621      	mov	r1, r4
 800267c:	f7ff fa8d 	bl	8001b9a <lcd_DrawRectangle>
	if (BOX[box_idx].is_fill) {
 8002680:	79fa      	ldrb	r2, [r7, #7]
 8002682:	492a      	ldr	r1, [pc, #168]	; (800272c <box_rec+0x1e4>)
 8002684:	4613      	mov	r3, r2
 8002686:	00db      	lsls	r3, r3, #3
 8002688:	1a9b      	subs	r3, r3, r2
 800268a:	005b      	lsls	r3, r3, #1
 800268c:	440b      	add	r3, r1
 800268e:	330c      	adds	r3, #12
 8002690:	781b      	ldrb	r3, [r3, #0]
 8002692:	2b00      	cmp	r3, #0
 8002694:	d046      	beq.n	8002724 <box_rec+0x1dc>
		lcd_Fill(BOX[box_idx].X, BOX[box_idx].Y,
 8002696:	79fa      	ldrb	r2, [r7, #7]
 8002698:	4924      	ldr	r1, [pc, #144]	; (800272c <box_rec+0x1e4>)
 800269a:	4613      	mov	r3, r2
 800269c:	00db      	lsls	r3, r3, #3
 800269e:	1a9b      	subs	r3, r3, r2
 80026a0:	005b      	lsls	r3, r3, #1
 80026a2:	440b      	add	r3, r1
 80026a4:	8818      	ldrh	r0, [r3, #0]
 80026a6:	79fa      	ldrb	r2, [r7, #7]
 80026a8:	4920      	ldr	r1, [pc, #128]	; (800272c <box_rec+0x1e4>)
 80026aa:	4613      	mov	r3, r2
 80026ac:	00db      	lsls	r3, r3, #3
 80026ae:	1a9b      	subs	r3, r3, r2
 80026b0:	005b      	lsls	r3, r3, #1
 80026b2:	440b      	add	r3, r1
 80026b4:	3302      	adds	r3, #2
 80026b6:	881c      	ldrh	r4, [r3, #0]
				BOX[box_idx].X + BOX[box_idx].width,
 80026b8:	79fa      	ldrb	r2, [r7, #7]
 80026ba:	491c      	ldr	r1, [pc, #112]	; (800272c <box_rec+0x1e4>)
 80026bc:	4613      	mov	r3, r2
 80026be:	00db      	lsls	r3, r3, #3
 80026c0:	1a9b      	subs	r3, r3, r2
 80026c2:	005b      	lsls	r3, r3, #1
 80026c4:	440b      	add	r3, r1
 80026c6:	8819      	ldrh	r1, [r3, #0]
 80026c8:	79fa      	ldrb	r2, [r7, #7]
 80026ca:	4d18      	ldr	r5, [pc, #96]	; (800272c <box_rec+0x1e4>)
 80026cc:	4613      	mov	r3, r2
 80026ce:	00db      	lsls	r3, r3, #3
 80026d0:	1a9b      	subs	r3, r3, r2
 80026d2:	005b      	lsls	r3, r3, #1
 80026d4:	442b      	add	r3, r5
 80026d6:	3306      	adds	r3, #6
 80026d8:	881b      	ldrh	r3, [r3, #0]
		lcd_Fill(BOX[box_idx].X, BOX[box_idx].Y,
 80026da:	440b      	add	r3, r1
 80026dc:	b29d      	uxth	r5, r3
				BOX[box_idx].Y + BOX[box_idx].height, BOX[box_idx].COLOR_FILL);
 80026de:	79fa      	ldrb	r2, [r7, #7]
 80026e0:	4912      	ldr	r1, [pc, #72]	; (800272c <box_rec+0x1e4>)
 80026e2:	4613      	mov	r3, r2
 80026e4:	00db      	lsls	r3, r3, #3
 80026e6:	1a9b      	subs	r3, r3, r2
 80026e8:	005b      	lsls	r3, r3, #1
 80026ea:	440b      	add	r3, r1
 80026ec:	3302      	adds	r3, #2
 80026ee:	8819      	ldrh	r1, [r3, #0]
 80026f0:	79fa      	ldrb	r2, [r7, #7]
 80026f2:	4e0e      	ldr	r6, [pc, #56]	; (800272c <box_rec+0x1e4>)
 80026f4:	4613      	mov	r3, r2
 80026f6:	00db      	lsls	r3, r3, #3
 80026f8:	1a9b      	subs	r3, r3, r2
 80026fa:	005b      	lsls	r3, r3, #1
 80026fc:	4433      	add	r3, r6
 80026fe:	3304      	adds	r3, #4
 8002700:	881b      	ldrh	r3, [r3, #0]
		lcd_Fill(BOX[box_idx].X, BOX[box_idx].Y,
 8002702:	440b      	add	r3, r1
 8002704:	b299      	uxth	r1, r3
 8002706:	79fa      	ldrb	r2, [r7, #7]
 8002708:	4e08      	ldr	r6, [pc, #32]	; (800272c <box_rec+0x1e4>)
 800270a:	4613      	mov	r3, r2
 800270c:	00db      	lsls	r3, r3, #3
 800270e:	1a9b      	subs	r3, r3, r2
 8002710:	005b      	lsls	r3, r3, #1
 8002712:	4433      	add	r3, r6
 8002714:	330a      	adds	r3, #10
 8002716:	881b      	ldrh	r3, [r3, #0]
 8002718:	9300      	str	r3, [sp, #0]
 800271a:	460b      	mov	r3, r1
 800271c:	462a      	mov	r2, r5
 800271e:	4621      	mov	r1, r4
 8002720:	f7ff f96a 	bl	80019f8 <lcd_Fill>
	}
}
 8002724:	bf00      	nop
 8002726:	370c      	adds	r7, #12
 8002728:	46bd      	mov	sp, r7
 800272a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800272c:	20000144 	.word	0x20000144

08002730 <init_traffic_light>:

/*@brief:	function to init traffic light
 * @para:	none
 * @retval:	none*/
void init_traffic_light(void) {
 8002730:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002732:	b085      	sub	sp, #20
 8002734:	af04      	add	r7, sp, #16
/*init WE-----------------------------------------------------------------*/
	traffic_WE.x = 40;
 8002736:	4b5f      	ldr	r3, [pc, #380]	; (80028b4 <init_traffic_light+0x184>)
 8002738:	2228      	movs	r2, #40	; 0x28
 800273a:	801a      	strh	r2, [r3, #0]
	traffic_WE.y = 60;
 800273c:	4b5d      	ldr	r3, [pc, #372]	; (80028b4 <init_traffic_light+0x184>)
 800273e:	223c      	movs	r2, #60	; 0x3c
 8002740:	805a      	strh	r2, [r3, #2]
	traffic_WE.width = 120;
 8002742:	4b5c      	ldr	r3, [pc, #368]	; (80028b4 <init_traffic_light+0x184>)
 8002744:	2278      	movs	r2, #120	; 0x78
 8002746:	80da      	strh	r2, [r3, #6]
	traffic_WE.height = 40;
 8002748:	4b5a      	ldr	r3, [pc, #360]	; (80028b4 <init_traffic_light+0x184>)
 800274a:	2228      	movs	r2, #40	; 0x28
 800274c:	809a      	strh	r2, [r3, #4]
	traffic_WE.COLOR_FILL = BLACK;
 800274e:	4b59      	ldr	r3, [pc, #356]	; (80028b4 <init_traffic_light+0x184>)
 8002750:	2200      	movs	r2, #0
 8002752:	811a      	strh	r2, [r3, #8]
	//draw a black box
	lcd_DrawRectangle(traffic_WE.x, traffic_WE.y, traffic_WE.x + traffic_WE.width, traffic_WE.y + traffic_WE.height, traffic_WE.COLOR_FILL);
 8002754:	4b57      	ldr	r3, [pc, #348]	; (80028b4 <init_traffic_light+0x184>)
 8002756:	8818      	ldrh	r0, [r3, #0]
 8002758:	4b56      	ldr	r3, [pc, #344]	; (80028b4 <init_traffic_light+0x184>)
 800275a:	8859      	ldrh	r1, [r3, #2]
 800275c:	4b55      	ldr	r3, [pc, #340]	; (80028b4 <init_traffic_light+0x184>)
 800275e:	881a      	ldrh	r2, [r3, #0]
 8002760:	4b54      	ldr	r3, [pc, #336]	; (80028b4 <init_traffic_light+0x184>)
 8002762:	88db      	ldrh	r3, [r3, #6]
 8002764:	4413      	add	r3, r2
 8002766:	b29c      	uxth	r4, r3
 8002768:	4b52      	ldr	r3, [pc, #328]	; (80028b4 <init_traffic_light+0x184>)
 800276a:	885a      	ldrh	r2, [r3, #2]
 800276c:	4b51      	ldr	r3, [pc, #324]	; (80028b4 <init_traffic_light+0x184>)
 800276e:	889b      	ldrh	r3, [r3, #4]
 8002770:	4413      	add	r3, r2
 8002772:	b29a      	uxth	r2, r3
 8002774:	4b4f      	ldr	r3, [pc, #316]	; (80028b4 <init_traffic_light+0x184>)
 8002776:	891b      	ldrh	r3, [r3, #8]
 8002778:	9300      	str	r3, [sp, #0]
 800277a:	4613      	mov	r3, r2
 800277c:	4622      	mov	r2, r4
 800277e:	f7ff fa0c 	bl	8001b9a <lcd_DrawRectangle>
	lcd_Fill(traffic_WE.x, traffic_WE.y, traffic_WE.x + traffic_WE.width, traffic_WE.y + traffic_WE.height, traffic_WE.COLOR_FILL);
 8002782:	4b4c      	ldr	r3, [pc, #304]	; (80028b4 <init_traffic_light+0x184>)
 8002784:	8818      	ldrh	r0, [r3, #0]
 8002786:	4b4b      	ldr	r3, [pc, #300]	; (80028b4 <init_traffic_light+0x184>)
 8002788:	8859      	ldrh	r1, [r3, #2]
 800278a:	4b4a      	ldr	r3, [pc, #296]	; (80028b4 <init_traffic_light+0x184>)
 800278c:	881a      	ldrh	r2, [r3, #0]
 800278e:	4b49      	ldr	r3, [pc, #292]	; (80028b4 <init_traffic_light+0x184>)
 8002790:	88db      	ldrh	r3, [r3, #6]
 8002792:	4413      	add	r3, r2
 8002794:	b29c      	uxth	r4, r3
 8002796:	4b47      	ldr	r3, [pc, #284]	; (80028b4 <init_traffic_light+0x184>)
 8002798:	885a      	ldrh	r2, [r3, #2]
 800279a:	4b46      	ldr	r3, [pc, #280]	; (80028b4 <init_traffic_light+0x184>)
 800279c:	889b      	ldrh	r3, [r3, #4]
 800279e:	4413      	add	r3, r2
 80027a0:	b29a      	uxth	r2, r3
 80027a2:	4b44      	ldr	r3, [pc, #272]	; (80028b4 <init_traffic_light+0x184>)
 80027a4:	891b      	ldrh	r3, [r3, #8]
 80027a6:	9300      	str	r3, [sp, #0]
 80027a8:	4613      	mov	r3, r2
 80027aa:	4622      	mov	r2, r4
 80027ac:	f7ff f924 	bl	80019f8 <lcd_Fill>

	//calculate center and radius of each light inside above black box
	traffic_WE.red.center_x = traffic_WE.x + traffic_WE.width / 6;
 80027b0:	4b40      	ldr	r3, [pc, #256]	; (80028b4 <init_traffic_light+0x184>)
 80027b2:	881a      	ldrh	r2, [r3, #0]
 80027b4:	4b3f      	ldr	r3, [pc, #252]	; (80028b4 <init_traffic_light+0x184>)
 80027b6:	88db      	ldrh	r3, [r3, #6]
 80027b8:	493f      	ldr	r1, [pc, #252]	; (80028b8 <init_traffic_light+0x188>)
 80027ba:	fba1 1303 	umull	r1, r3, r1, r3
 80027be:	089b      	lsrs	r3, r3, #2
 80027c0:	b29b      	uxth	r3, r3
 80027c2:	4413      	add	r3, r2
 80027c4:	b29a      	uxth	r2, r3
 80027c6:	4b3b      	ldr	r3, [pc, #236]	; (80028b4 <init_traffic_light+0x184>)
 80027c8:	815a      	strh	r2, [r3, #10]
	traffic_WE.yellow.center_x = traffic_WE.x + 3 * traffic_WE.width / 6;
 80027ca:	4b3a      	ldr	r3, [pc, #232]	; (80028b4 <init_traffic_light+0x184>)
 80027cc:	881a      	ldrh	r2, [r3, #0]
 80027ce:	4b39      	ldr	r3, [pc, #228]	; (80028b4 <init_traffic_light+0x184>)
 80027d0:	88db      	ldrh	r3, [r3, #6]
 80027d2:	0fd9      	lsrs	r1, r3, #31
 80027d4:	440b      	add	r3, r1
 80027d6:	105b      	asrs	r3, r3, #1
 80027d8:	b29b      	uxth	r3, r3
 80027da:	4413      	add	r3, r2
 80027dc:	b29a      	uxth	r2, r3
 80027de:	4b35      	ldr	r3, [pc, #212]	; (80028b4 <init_traffic_light+0x184>)
 80027e0:	829a      	strh	r2, [r3, #20]
	traffic_WE.green.center_x = traffic_WE.x + 5 * traffic_WE.width / 6;
 80027e2:	4b34      	ldr	r3, [pc, #208]	; (80028b4 <init_traffic_light+0x184>)
 80027e4:	881a      	ldrh	r2, [r3, #0]
 80027e6:	4b33      	ldr	r3, [pc, #204]	; (80028b4 <init_traffic_light+0x184>)
 80027e8:	88db      	ldrh	r3, [r3, #6]
 80027ea:	4619      	mov	r1, r3
 80027ec:	460b      	mov	r3, r1
 80027ee:	009b      	lsls	r3, r3, #2
 80027f0:	440b      	add	r3, r1
 80027f2:	4932      	ldr	r1, [pc, #200]	; (80028bc <init_traffic_light+0x18c>)
 80027f4:	fb81 0103 	smull	r0, r1, r1, r3
 80027f8:	17db      	asrs	r3, r3, #31
 80027fa:	1acb      	subs	r3, r1, r3
 80027fc:	b29b      	uxth	r3, r3
 80027fe:	4413      	add	r3, r2
 8002800:	b29a      	uxth	r2, r3
 8002802:	4b2c      	ldr	r3, [pc, #176]	; (80028b4 <init_traffic_light+0x184>)
 8002804:	83da      	strh	r2, [r3, #30]

	traffic_WE.red.center_y = traffic_WE.y + traffic_WE.height / 2;
 8002806:	4b2b      	ldr	r3, [pc, #172]	; (80028b4 <init_traffic_light+0x184>)
 8002808:	885a      	ldrh	r2, [r3, #2]
 800280a:	4b2a      	ldr	r3, [pc, #168]	; (80028b4 <init_traffic_light+0x184>)
 800280c:	889b      	ldrh	r3, [r3, #4]
 800280e:	085b      	lsrs	r3, r3, #1
 8002810:	b29b      	uxth	r3, r3
 8002812:	4413      	add	r3, r2
 8002814:	b29a      	uxth	r2, r3
 8002816:	4b27      	ldr	r3, [pc, #156]	; (80028b4 <init_traffic_light+0x184>)
 8002818:	819a      	strh	r2, [r3, #12]
	traffic_WE.yellow.center_y = traffic_WE.red.center_y;
 800281a:	4b26      	ldr	r3, [pc, #152]	; (80028b4 <init_traffic_light+0x184>)
 800281c:	899a      	ldrh	r2, [r3, #12]
 800281e:	4b25      	ldr	r3, [pc, #148]	; (80028b4 <init_traffic_light+0x184>)
 8002820:	82da      	strh	r2, [r3, #22]
	traffic_WE.green.center_y = traffic_WE.red.center_y;
 8002822:	4b24      	ldr	r3, [pc, #144]	; (80028b4 <init_traffic_light+0x184>)
 8002824:	899a      	ldrh	r2, [r3, #12]
 8002826:	4b23      	ldr	r3, [pc, #140]	; (80028b4 <init_traffic_light+0x184>)
 8002828:	841a      	strh	r2, [r3, #32]

	traffic_WE.red.radius = (traffic_WE.height / 2)  * 90 / 100 ;
 800282a:	4b22      	ldr	r3, [pc, #136]	; (80028b4 <init_traffic_light+0x184>)
 800282c:	889b      	ldrh	r3, [r3, #4]
 800282e:	085b      	lsrs	r3, r3, #1
 8002830:	b29b      	uxth	r3, r3
 8002832:	461a      	mov	r2, r3
 8002834:	235a      	movs	r3, #90	; 0x5a
 8002836:	fb03 f302 	mul.w	r3, r3, r2
 800283a:	4a21      	ldr	r2, [pc, #132]	; (80028c0 <init_traffic_light+0x190>)
 800283c:	fb82 1203 	smull	r1, r2, r2, r3
 8002840:	1152      	asrs	r2, r2, #5
 8002842:	17db      	asrs	r3, r3, #31
 8002844:	1ad3      	subs	r3, r2, r3
 8002846:	b29a      	uxth	r2, r3
 8002848:	4b1a      	ldr	r3, [pc, #104]	; (80028b4 <init_traffic_light+0x184>)
 800284a:	821a      	strh	r2, [r3, #16]
	traffic_WE.yellow.radius = traffic_WE.red.radius;
 800284c:	4b19      	ldr	r3, [pc, #100]	; (80028b4 <init_traffic_light+0x184>)
 800284e:	8a1a      	ldrh	r2, [r3, #16]
 8002850:	4b18      	ldr	r3, [pc, #96]	; (80028b4 <init_traffic_light+0x184>)
 8002852:	835a      	strh	r2, [r3, #26]
	traffic_WE.green.radius = traffic_WE.red.radius;
 8002854:	4b17      	ldr	r3, [pc, #92]	; (80028b4 <init_traffic_light+0x184>)
 8002856:	8a1a      	ldrh	r2, [r3, #16]
 8002858:	4b16      	ldr	r3, [pc, #88]	; (80028b4 <init_traffic_light+0x184>)
 800285a:	849a      	strh	r2, [r3, #36]	; 0x24

	traffic_WE.red.is_fill = 1;
 800285c:	4b15      	ldr	r3, [pc, #84]	; (80028b4 <init_traffic_light+0x184>)
 800285e:	2201      	movs	r2, #1
 8002860:	749a      	strb	r2, [r3, #18]
	if(traffic_WE.red.is_fill == 1){
 8002862:	4b14      	ldr	r3, [pc, #80]	; (80028b4 <init_traffic_light+0x184>)
 8002864:	7c9b      	ldrb	r3, [r3, #18]
 8002866:	2b01      	cmp	r3, #1
 8002868:	d104      	bne.n	8002874 <init_traffic_light+0x144>
		traffic_WE.red.COLOR_FILL = RED;
 800286a:	4b12      	ldr	r3, [pc, #72]	; (80028b4 <init_traffic_light+0x184>)
 800286c:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 8002870:	81da      	strh	r2, [r3, #14]
 8002872:	e002      	b.n	800287a <init_traffic_light+0x14a>
	}
	else{
		traffic_WE.red.COLOR_FILL = BLACK;
 8002874:	4b0f      	ldr	r3, [pc, #60]	; (80028b4 <init_traffic_light+0x184>)
 8002876:	2200      	movs	r2, #0
 8002878:	81da      	strh	r2, [r3, #14]
	}
	traffic_WE.yellow.is_fill = 1;
 800287a:	4b0e      	ldr	r3, [pc, #56]	; (80028b4 <init_traffic_light+0x184>)
 800287c:	2201      	movs	r2, #1
 800287e:	771a      	strb	r2, [r3, #28]
	if(traffic_WE.yellow.is_fill == 1){
 8002880:	4b0c      	ldr	r3, [pc, #48]	; (80028b4 <init_traffic_light+0x184>)
 8002882:	7f1b      	ldrb	r3, [r3, #28]
 8002884:	2b01      	cmp	r3, #1
 8002886:	d104      	bne.n	8002892 <init_traffic_light+0x162>
		traffic_WE.yellow.COLOR_FILL = YELLOW;
 8002888:	4b0a      	ldr	r3, [pc, #40]	; (80028b4 <init_traffic_light+0x184>)
 800288a:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 800288e:	831a      	strh	r2, [r3, #24]
 8002890:	e002      	b.n	8002898 <init_traffic_light+0x168>
	}
	else{
		traffic_WE.yellow.COLOR_FILL = BLACK;
 8002892:	4b08      	ldr	r3, [pc, #32]	; (80028b4 <init_traffic_light+0x184>)
 8002894:	2200      	movs	r2, #0
 8002896:	831a      	strh	r2, [r3, #24]
	}
	traffic_WE.green.is_fill = 1;
 8002898:	4b06      	ldr	r3, [pc, #24]	; (80028b4 <init_traffic_light+0x184>)
 800289a:	2201      	movs	r2, #1
 800289c:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
	if(traffic_WE.green.is_fill == 1){
 80028a0:	4b04      	ldr	r3, [pc, #16]	; (80028b4 <init_traffic_light+0x184>)
 80028a2:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 80028a6:	2b01      	cmp	r3, #1
 80028a8:	d10c      	bne.n	80028c4 <init_traffic_light+0x194>
		traffic_WE.green.COLOR_FILL = GREEN;
 80028aa:	4b02      	ldr	r3, [pc, #8]	; (80028b4 <init_traffic_light+0x184>)
 80028ac:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 80028b0:	845a      	strh	r2, [r3, #34]	; 0x22
 80028b2:	e00a      	b.n	80028ca <init_traffic_light+0x19a>
 80028b4:	2000018c 	.word	0x2000018c
 80028b8:	aaaaaaab 	.word	0xaaaaaaab
 80028bc:	2aaaaaab 	.word	0x2aaaaaab
 80028c0:	51eb851f 	.word	0x51eb851f
	}
	else{
		traffic_WE.green.COLOR_FILL = BLACK;
 80028c4:	4b94      	ldr	r3, [pc, #592]	; (8002b18 <init_traffic_light+0x3e8>)
 80028c6:	2200      	movs	r2, #0
 80028c8:	845a      	strh	r2, [r3, #34]	; 0x22
	}
	//draw red
	lcd_DrawCircle(traffic_WE.red.center_x, traffic_WE.red.center_y, traffic_WE.red.COLOR_FILL, traffic_WE.red.radius, traffic_WE.red.is_fill);
 80028ca:	4b93      	ldr	r3, [pc, #588]	; (8002b18 <init_traffic_light+0x3e8>)
 80028cc:	895b      	ldrh	r3, [r3, #10]
 80028ce:	4618      	mov	r0, r3
 80028d0:	4b91      	ldr	r3, [pc, #580]	; (8002b18 <init_traffic_light+0x3e8>)
 80028d2:	899b      	ldrh	r3, [r3, #12]
 80028d4:	4619      	mov	r1, r3
 80028d6:	4b90      	ldr	r3, [pc, #576]	; (8002b18 <init_traffic_light+0x3e8>)
 80028d8:	89da      	ldrh	r2, [r3, #14]
 80028da:	4b8f      	ldr	r3, [pc, #572]	; (8002b18 <init_traffic_light+0x3e8>)
 80028dc:	8a1b      	ldrh	r3, [r3, #16]
 80028de:	461c      	mov	r4, r3
 80028e0:	4b8d      	ldr	r3, [pc, #564]	; (8002b18 <init_traffic_light+0x3e8>)
 80028e2:	7c9b      	ldrb	r3, [r3, #18]
 80028e4:	9300      	str	r3, [sp, #0]
 80028e6:	4623      	mov	r3, r4
 80028e8:	f7ff fd5d 	bl	80023a6 <lcd_DrawCircle>
	//draw yellow
	lcd_DrawCircle(traffic_WE.yellow.center_x, traffic_WE.yellow.center_y, traffic_WE.yellow.COLOR_FILL, traffic_WE.yellow.radius, traffic_WE.yellow.is_fill);
 80028ec:	4b8a      	ldr	r3, [pc, #552]	; (8002b18 <init_traffic_light+0x3e8>)
 80028ee:	8a9b      	ldrh	r3, [r3, #20]
 80028f0:	4618      	mov	r0, r3
 80028f2:	4b89      	ldr	r3, [pc, #548]	; (8002b18 <init_traffic_light+0x3e8>)
 80028f4:	8adb      	ldrh	r3, [r3, #22]
 80028f6:	4619      	mov	r1, r3
 80028f8:	4b87      	ldr	r3, [pc, #540]	; (8002b18 <init_traffic_light+0x3e8>)
 80028fa:	8b1a      	ldrh	r2, [r3, #24]
 80028fc:	4b86      	ldr	r3, [pc, #536]	; (8002b18 <init_traffic_light+0x3e8>)
 80028fe:	8b5b      	ldrh	r3, [r3, #26]
 8002900:	461c      	mov	r4, r3
 8002902:	4b85      	ldr	r3, [pc, #532]	; (8002b18 <init_traffic_light+0x3e8>)
 8002904:	7f1b      	ldrb	r3, [r3, #28]
 8002906:	9300      	str	r3, [sp, #0]
 8002908:	4623      	mov	r3, r4
 800290a:	f7ff fd4c 	bl	80023a6 <lcd_DrawCircle>
	//draw green
	lcd_DrawCircle(traffic_WE.green.center_x, traffic_WE.green.center_y, traffic_WE.green.COLOR_FILL, traffic_WE.green.radius, traffic_WE.green.is_fill);
 800290e:	4b82      	ldr	r3, [pc, #520]	; (8002b18 <init_traffic_light+0x3e8>)
 8002910:	8bdb      	ldrh	r3, [r3, #30]
 8002912:	4618      	mov	r0, r3
 8002914:	4b80      	ldr	r3, [pc, #512]	; (8002b18 <init_traffic_light+0x3e8>)
 8002916:	8c1b      	ldrh	r3, [r3, #32]
 8002918:	4619      	mov	r1, r3
 800291a:	4b7f      	ldr	r3, [pc, #508]	; (8002b18 <init_traffic_light+0x3e8>)
 800291c:	8c5a      	ldrh	r2, [r3, #34]	; 0x22
 800291e:	4b7e      	ldr	r3, [pc, #504]	; (8002b18 <init_traffic_light+0x3e8>)
 8002920:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8002922:	461c      	mov	r4, r3
 8002924:	4b7c      	ldr	r3, [pc, #496]	; (8002b18 <init_traffic_light+0x3e8>)
 8002926:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 800292a:	9300      	str	r3, [sp, #0]
 800292c:	4623      	mov	r3, r4
 800292e:	f7ff fd3a 	bl	80023a6 <lcd_DrawCircle>

	//init num
	traffic_WE.num.len = 2;
 8002932:	4b79      	ldr	r3, [pc, #484]	; (8002b18 <init_traffic_light+0x3e8>)
 8002934:	2202      	movs	r2, #2
 8002936:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
	traffic_WE.num.fc = WHITE;
 800293a:	4b77      	ldr	r3, [pc, #476]	; (8002b18 <init_traffic_light+0x3e8>)
 800293c:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002940:	861a      	strh	r2, [r3, #48]	; 0x30
	traffic_WE.num.bc = BLACK;
 8002942:	4b75      	ldr	r3, [pc, #468]	; (8002b18 <init_traffic_light+0x3e8>)
 8002944:	2200      	movs	r2, #0
 8002946:	865a      	strh	r2, [r3, #50]	; 0x32
	traffic_WE.num.sizey = 32;
 8002948:	4b73      	ldr	r3, [pc, #460]	; (8002b18 <init_traffic_light+0x3e8>)
 800294a:	2220      	movs	r2, #32
 800294c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	traffic_WE.num.x = traffic_WE.x - traffic_WE.num.len * traffic_WE.num.sizey / 2;
 8002950:	4b71      	ldr	r3, [pc, #452]	; (8002b18 <init_traffic_light+0x3e8>)
 8002952:	881a      	ldrh	r2, [r3, #0]
 8002954:	4b70      	ldr	r3, [pc, #448]	; (8002b18 <init_traffic_light+0x3e8>)
 8002956:	f893 302e 	ldrb.w	r3, [r3, #46]	; 0x2e
 800295a:	4619      	mov	r1, r3
 800295c:	4b6e      	ldr	r3, [pc, #440]	; (8002b18 <init_traffic_light+0x3e8>)
 800295e:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002962:	fb03 f301 	mul.w	r3, r3, r1
 8002966:	0fd9      	lsrs	r1, r3, #31
 8002968:	440b      	add	r3, r1
 800296a:	105b      	asrs	r3, r3, #1
 800296c:	425b      	negs	r3, r3
 800296e:	b29b      	uxth	r3, r3
 8002970:	4413      	add	r3, r2
 8002972:	b29a      	uxth	r2, r3
 8002974:	4b68      	ldr	r3, [pc, #416]	; (8002b18 <init_traffic_light+0x3e8>)
 8002976:	851a      	strh	r2, [r3, #40]	; 0x28
	traffic_WE.num.y = traffic_WE.y;
 8002978:	4b67      	ldr	r3, [pc, #412]	; (8002b18 <init_traffic_light+0x3e8>)
 800297a:	885a      	ldrh	r2, [r3, #2]
 800297c:	4b66      	ldr	r3, [pc, #408]	; (8002b18 <init_traffic_light+0x3e8>)
 800297e:	855a      	strh	r2, [r3, #42]	; 0x2a
	traffic_WE.num.num = 10;
 8002980:	4b65      	ldr	r3, [pc, #404]	; (8002b18 <init_traffic_light+0x3e8>)
 8002982:	220a      	movs	r2, #10
 8002984:	859a      	strh	r2, [r3, #44]	; 0x2c
	lcd_ShowIntNum(traffic_WE.num.x, traffic_WE.num.y, traffic_WE.num.num, traffic_WE.num.len, traffic_WE.num.fc, traffic_WE.num.bc, traffic_WE.num.sizey);
 8002986:	4b64      	ldr	r3, [pc, #400]	; (8002b18 <init_traffic_light+0x3e8>)
 8002988:	8d18      	ldrh	r0, [r3, #40]	; 0x28
 800298a:	4b63      	ldr	r3, [pc, #396]	; (8002b18 <init_traffic_light+0x3e8>)
 800298c:	8d5c      	ldrh	r4, [r3, #42]	; 0x2a
 800298e:	4b62      	ldr	r3, [pc, #392]	; (8002b18 <init_traffic_light+0x3e8>)
 8002990:	8d9d      	ldrh	r5, [r3, #44]	; 0x2c
 8002992:	4b61      	ldr	r3, [pc, #388]	; (8002b18 <init_traffic_light+0x3e8>)
 8002994:	f893 602e 	ldrb.w	r6, [r3, #46]	; 0x2e
 8002998:	4b5f      	ldr	r3, [pc, #380]	; (8002b18 <init_traffic_light+0x3e8>)
 800299a:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 800299c:	4a5e      	ldr	r2, [pc, #376]	; (8002b18 <init_traffic_light+0x3e8>)
 800299e:	8e52      	ldrh	r2, [r2, #50]	; 0x32
 80029a0:	495d      	ldr	r1, [pc, #372]	; (8002b18 <init_traffic_light+0x3e8>)
 80029a2:	f891 1034 	ldrb.w	r1, [r1, #52]	; 0x34
 80029a6:	9102      	str	r1, [sp, #8]
 80029a8:	9201      	str	r2, [sp, #4]
 80029aa:	9300      	str	r3, [sp, #0]
 80029ac:	4633      	mov	r3, r6
 80029ae:	462a      	mov	r2, r5
 80029b0:	4621      	mov	r1, r4
 80029b2:	f7ff fa15 	bl	8001de0 <lcd_ShowIntNum>
/*End init WE-------------------------------------------------------------*/

/*init NS    -------------------------------------------------------------*/
	traffic_NS.x = 180;
 80029b6:	4b59      	ldr	r3, [pc, #356]	; (8002b1c <init_traffic_light+0x3ec>)
 80029b8:	22b4      	movs	r2, #180	; 0xb4
 80029ba:	801a      	strh	r2, [r3, #0]
	traffic_NS.y = 120;
 80029bc:	4b57      	ldr	r3, [pc, #348]	; (8002b1c <init_traffic_light+0x3ec>)
 80029be:	2278      	movs	r2, #120	; 0x78
 80029c0:	805a      	strh	r2, [r3, #2]
	traffic_NS.width = traffic_WE.height;
 80029c2:	4b55      	ldr	r3, [pc, #340]	; (8002b18 <init_traffic_light+0x3e8>)
 80029c4:	889a      	ldrh	r2, [r3, #4]
 80029c6:	4b55      	ldr	r3, [pc, #340]	; (8002b1c <init_traffic_light+0x3ec>)
 80029c8:	80da      	strh	r2, [r3, #6]
	traffic_NS.height = traffic_WE.width;
 80029ca:	4b53      	ldr	r3, [pc, #332]	; (8002b18 <init_traffic_light+0x3e8>)
 80029cc:	88da      	ldrh	r2, [r3, #6]
 80029ce:	4b53      	ldr	r3, [pc, #332]	; (8002b1c <init_traffic_light+0x3ec>)
 80029d0:	809a      	strh	r2, [r3, #4]
	traffic_NS.COLOR_FILL = BLACK;
 80029d2:	4b52      	ldr	r3, [pc, #328]	; (8002b1c <init_traffic_light+0x3ec>)
 80029d4:	2200      	movs	r2, #0
 80029d6:	811a      	strh	r2, [r3, #8]
	//draw a black box
	lcd_DrawRectangle(traffic_NS.x, traffic_NS.y, traffic_NS.x + traffic_NS.width, traffic_NS.y + traffic_NS.height, traffic_NS.COLOR_FILL);
 80029d8:	4b50      	ldr	r3, [pc, #320]	; (8002b1c <init_traffic_light+0x3ec>)
 80029da:	8818      	ldrh	r0, [r3, #0]
 80029dc:	4b4f      	ldr	r3, [pc, #316]	; (8002b1c <init_traffic_light+0x3ec>)
 80029de:	8859      	ldrh	r1, [r3, #2]
 80029e0:	4b4e      	ldr	r3, [pc, #312]	; (8002b1c <init_traffic_light+0x3ec>)
 80029e2:	881a      	ldrh	r2, [r3, #0]
 80029e4:	4b4d      	ldr	r3, [pc, #308]	; (8002b1c <init_traffic_light+0x3ec>)
 80029e6:	88db      	ldrh	r3, [r3, #6]
 80029e8:	4413      	add	r3, r2
 80029ea:	b29c      	uxth	r4, r3
 80029ec:	4b4b      	ldr	r3, [pc, #300]	; (8002b1c <init_traffic_light+0x3ec>)
 80029ee:	885a      	ldrh	r2, [r3, #2]
 80029f0:	4b4a      	ldr	r3, [pc, #296]	; (8002b1c <init_traffic_light+0x3ec>)
 80029f2:	889b      	ldrh	r3, [r3, #4]
 80029f4:	4413      	add	r3, r2
 80029f6:	b29a      	uxth	r2, r3
 80029f8:	4b48      	ldr	r3, [pc, #288]	; (8002b1c <init_traffic_light+0x3ec>)
 80029fa:	891b      	ldrh	r3, [r3, #8]
 80029fc:	9300      	str	r3, [sp, #0]
 80029fe:	4613      	mov	r3, r2
 8002a00:	4622      	mov	r2, r4
 8002a02:	f7ff f8ca 	bl	8001b9a <lcd_DrawRectangle>
	lcd_Fill(traffic_NS.x, traffic_NS.y, traffic_NS.x + traffic_NS.width, traffic_NS.y + traffic_NS.height, traffic_NS.COLOR_FILL);
 8002a06:	4b45      	ldr	r3, [pc, #276]	; (8002b1c <init_traffic_light+0x3ec>)
 8002a08:	8818      	ldrh	r0, [r3, #0]
 8002a0a:	4b44      	ldr	r3, [pc, #272]	; (8002b1c <init_traffic_light+0x3ec>)
 8002a0c:	8859      	ldrh	r1, [r3, #2]
 8002a0e:	4b43      	ldr	r3, [pc, #268]	; (8002b1c <init_traffic_light+0x3ec>)
 8002a10:	881a      	ldrh	r2, [r3, #0]
 8002a12:	4b42      	ldr	r3, [pc, #264]	; (8002b1c <init_traffic_light+0x3ec>)
 8002a14:	88db      	ldrh	r3, [r3, #6]
 8002a16:	4413      	add	r3, r2
 8002a18:	b29c      	uxth	r4, r3
 8002a1a:	4b40      	ldr	r3, [pc, #256]	; (8002b1c <init_traffic_light+0x3ec>)
 8002a1c:	885a      	ldrh	r2, [r3, #2]
 8002a1e:	4b3f      	ldr	r3, [pc, #252]	; (8002b1c <init_traffic_light+0x3ec>)
 8002a20:	889b      	ldrh	r3, [r3, #4]
 8002a22:	4413      	add	r3, r2
 8002a24:	b29a      	uxth	r2, r3
 8002a26:	4b3d      	ldr	r3, [pc, #244]	; (8002b1c <init_traffic_light+0x3ec>)
 8002a28:	891b      	ldrh	r3, [r3, #8]
 8002a2a:	9300      	str	r3, [sp, #0]
 8002a2c:	4613      	mov	r3, r2
 8002a2e:	4622      	mov	r2, r4
 8002a30:	f7fe ffe2 	bl	80019f8 <lcd_Fill>

	//calculate center and radius of each light inside above black box
	traffic_NS.red.center_y = traffic_NS.y + traffic_NS.height / 6;
 8002a34:	4b39      	ldr	r3, [pc, #228]	; (8002b1c <init_traffic_light+0x3ec>)
 8002a36:	885a      	ldrh	r2, [r3, #2]
 8002a38:	4b38      	ldr	r3, [pc, #224]	; (8002b1c <init_traffic_light+0x3ec>)
 8002a3a:	889b      	ldrh	r3, [r3, #4]
 8002a3c:	4938      	ldr	r1, [pc, #224]	; (8002b20 <init_traffic_light+0x3f0>)
 8002a3e:	fba1 1303 	umull	r1, r3, r1, r3
 8002a42:	089b      	lsrs	r3, r3, #2
 8002a44:	b29b      	uxth	r3, r3
 8002a46:	4413      	add	r3, r2
 8002a48:	b29a      	uxth	r2, r3
 8002a4a:	4b34      	ldr	r3, [pc, #208]	; (8002b1c <init_traffic_light+0x3ec>)
 8002a4c:	819a      	strh	r2, [r3, #12]
	traffic_NS.yellow.center_y = traffic_NS.y + 3 * traffic_NS.height / 6;
 8002a4e:	4b33      	ldr	r3, [pc, #204]	; (8002b1c <init_traffic_light+0x3ec>)
 8002a50:	885a      	ldrh	r2, [r3, #2]
 8002a52:	4b32      	ldr	r3, [pc, #200]	; (8002b1c <init_traffic_light+0x3ec>)
 8002a54:	889b      	ldrh	r3, [r3, #4]
 8002a56:	0fd9      	lsrs	r1, r3, #31
 8002a58:	440b      	add	r3, r1
 8002a5a:	105b      	asrs	r3, r3, #1
 8002a5c:	b29b      	uxth	r3, r3
 8002a5e:	4413      	add	r3, r2
 8002a60:	b29a      	uxth	r2, r3
 8002a62:	4b2e      	ldr	r3, [pc, #184]	; (8002b1c <init_traffic_light+0x3ec>)
 8002a64:	82da      	strh	r2, [r3, #22]
	traffic_NS.green.center_y = traffic_NS.y + 5 * traffic_NS.height / 6;
 8002a66:	4b2d      	ldr	r3, [pc, #180]	; (8002b1c <init_traffic_light+0x3ec>)
 8002a68:	885a      	ldrh	r2, [r3, #2]
 8002a6a:	4b2c      	ldr	r3, [pc, #176]	; (8002b1c <init_traffic_light+0x3ec>)
 8002a6c:	889b      	ldrh	r3, [r3, #4]
 8002a6e:	4619      	mov	r1, r3
 8002a70:	460b      	mov	r3, r1
 8002a72:	009b      	lsls	r3, r3, #2
 8002a74:	440b      	add	r3, r1
 8002a76:	492b      	ldr	r1, [pc, #172]	; (8002b24 <init_traffic_light+0x3f4>)
 8002a78:	fb81 0103 	smull	r0, r1, r1, r3
 8002a7c:	17db      	asrs	r3, r3, #31
 8002a7e:	1acb      	subs	r3, r1, r3
 8002a80:	b29b      	uxth	r3, r3
 8002a82:	4413      	add	r3, r2
 8002a84:	b29a      	uxth	r2, r3
 8002a86:	4b25      	ldr	r3, [pc, #148]	; (8002b1c <init_traffic_light+0x3ec>)
 8002a88:	841a      	strh	r2, [r3, #32]

	traffic_NS.red.center_x = traffic_NS.x + traffic_NS.width / 2;
 8002a8a:	4b24      	ldr	r3, [pc, #144]	; (8002b1c <init_traffic_light+0x3ec>)
 8002a8c:	881a      	ldrh	r2, [r3, #0]
 8002a8e:	4b23      	ldr	r3, [pc, #140]	; (8002b1c <init_traffic_light+0x3ec>)
 8002a90:	88db      	ldrh	r3, [r3, #6]
 8002a92:	085b      	lsrs	r3, r3, #1
 8002a94:	b29b      	uxth	r3, r3
 8002a96:	4413      	add	r3, r2
 8002a98:	b29a      	uxth	r2, r3
 8002a9a:	4b20      	ldr	r3, [pc, #128]	; (8002b1c <init_traffic_light+0x3ec>)
 8002a9c:	815a      	strh	r2, [r3, #10]
	traffic_NS.yellow.center_x = traffic_NS.red.center_x;
 8002a9e:	4b1f      	ldr	r3, [pc, #124]	; (8002b1c <init_traffic_light+0x3ec>)
 8002aa0:	895a      	ldrh	r2, [r3, #10]
 8002aa2:	4b1e      	ldr	r3, [pc, #120]	; (8002b1c <init_traffic_light+0x3ec>)
 8002aa4:	829a      	strh	r2, [r3, #20]
	traffic_NS.green.center_x = traffic_NS.red.center_x;
 8002aa6:	4b1d      	ldr	r3, [pc, #116]	; (8002b1c <init_traffic_light+0x3ec>)
 8002aa8:	895a      	ldrh	r2, [r3, #10]
 8002aaa:	4b1c      	ldr	r3, [pc, #112]	; (8002b1c <init_traffic_light+0x3ec>)
 8002aac:	83da      	strh	r2, [r3, #30]

	traffic_NS.red.radius = (traffic_NS.width / 2)  * 90 / 100 ;
 8002aae:	4b1b      	ldr	r3, [pc, #108]	; (8002b1c <init_traffic_light+0x3ec>)
 8002ab0:	88db      	ldrh	r3, [r3, #6]
 8002ab2:	085b      	lsrs	r3, r3, #1
 8002ab4:	b29b      	uxth	r3, r3
 8002ab6:	461a      	mov	r2, r3
 8002ab8:	235a      	movs	r3, #90	; 0x5a
 8002aba:	fb03 f302 	mul.w	r3, r3, r2
 8002abe:	4a1a      	ldr	r2, [pc, #104]	; (8002b28 <init_traffic_light+0x3f8>)
 8002ac0:	fb82 1203 	smull	r1, r2, r2, r3
 8002ac4:	1152      	asrs	r2, r2, #5
 8002ac6:	17db      	asrs	r3, r3, #31
 8002ac8:	1ad3      	subs	r3, r2, r3
 8002aca:	b29a      	uxth	r2, r3
 8002acc:	4b13      	ldr	r3, [pc, #76]	; (8002b1c <init_traffic_light+0x3ec>)
 8002ace:	821a      	strh	r2, [r3, #16]
	traffic_NS.yellow.radius = traffic_NS.red.radius;
 8002ad0:	4b12      	ldr	r3, [pc, #72]	; (8002b1c <init_traffic_light+0x3ec>)
 8002ad2:	8a1a      	ldrh	r2, [r3, #16]
 8002ad4:	4b11      	ldr	r3, [pc, #68]	; (8002b1c <init_traffic_light+0x3ec>)
 8002ad6:	835a      	strh	r2, [r3, #26]
	traffic_NS.green.radius = traffic_NS.red.radius;
 8002ad8:	4b10      	ldr	r3, [pc, #64]	; (8002b1c <init_traffic_light+0x3ec>)
 8002ada:	8a1a      	ldrh	r2, [r3, #16]
 8002adc:	4b0f      	ldr	r3, [pc, #60]	; (8002b1c <init_traffic_light+0x3ec>)
 8002ade:	849a      	strh	r2, [r3, #36]	; 0x24

	traffic_NS.red.is_fill = 1;
 8002ae0:	4b0e      	ldr	r3, [pc, #56]	; (8002b1c <init_traffic_light+0x3ec>)
 8002ae2:	2201      	movs	r2, #1
 8002ae4:	749a      	strb	r2, [r3, #18]
	if(traffic_NS.red.is_fill == 1){
 8002ae6:	4b0d      	ldr	r3, [pc, #52]	; (8002b1c <init_traffic_light+0x3ec>)
 8002ae8:	7c9b      	ldrb	r3, [r3, #18]
 8002aea:	2b01      	cmp	r3, #1
 8002aec:	d104      	bne.n	8002af8 <init_traffic_light+0x3c8>
		traffic_NS.red.COLOR_FILL = RED;
 8002aee:	4b0b      	ldr	r3, [pc, #44]	; (8002b1c <init_traffic_light+0x3ec>)
 8002af0:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 8002af4:	81da      	strh	r2, [r3, #14]
 8002af6:	e002      	b.n	8002afe <init_traffic_light+0x3ce>
	}
	else{
		traffic_NS.red.COLOR_FILL = BLACK;
 8002af8:	4b08      	ldr	r3, [pc, #32]	; (8002b1c <init_traffic_light+0x3ec>)
 8002afa:	2200      	movs	r2, #0
 8002afc:	81da      	strh	r2, [r3, #14]
	}
	traffic_NS.yellow.is_fill = 1;
 8002afe:	4b07      	ldr	r3, [pc, #28]	; (8002b1c <init_traffic_light+0x3ec>)
 8002b00:	2201      	movs	r2, #1
 8002b02:	771a      	strb	r2, [r3, #28]
	if(traffic_NS.yellow.is_fill == 1){
 8002b04:	4b05      	ldr	r3, [pc, #20]	; (8002b1c <init_traffic_light+0x3ec>)
 8002b06:	7f1b      	ldrb	r3, [r3, #28]
 8002b08:	2b01      	cmp	r3, #1
 8002b0a:	d10f      	bne.n	8002b2c <init_traffic_light+0x3fc>
		traffic_NS.yellow.COLOR_FILL = YELLOW;
 8002b0c:	4b03      	ldr	r3, [pc, #12]	; (8002b1c <init_traffic_light+0x3ec>)
 8002b0e:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 8002b12:	831a      	strh	r2, [r3, #24]
 8002b14:	e00d      	b.n	8002b32 <init_traffic_light+0x402>
 8002b16:	bf00      	nop
 8002b18:	2000018c 	.word	0x2000018c
 8002b1c:	2000010c 	.word	0x2000010c
 8002b20:	aaaaaaab 	.word	0xaaaaaaab
 8002b24:	2aaaaaab 	.word	0x2aaaaaab
 8002b28:	51eb851f 	.word	0x51eb851f
	}
	else{
		traffic_NS.yellow.COLOR_FILL = BLACK;
 8002b2c:	4b41      	ldr	r3, [pc, #260]	; (8002c34 <init_traffic_light+0x504>)
 8002b2e:	2200      	movs	r2, #0
 8002b30:	831a      	strh	r2, [r3, #24]
	}
	traffic_NS.green.is_fill = 1;
 8002b32:	4b40      	ldr	r3, [pc, #256]	; (8002c34 <init_traffic_light+0x504>)
 8002b34:	2201      	movs	r2, #1
 8002b36:	f883 2026 	strb.w	r2, [r3, #38]	; 0x26
	if(traffic_NS.green.is_fill == 1){
 8002b3a:	4b3e      	ldr	r3, [pc, #248]	; (8002c34 <init_traffic_light+0x504>)
 8002b3c:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8002b40:	2b01      	cmp	r3, #1
 8002b42:	d104      	bne.n	8002b4e <init_traffic_light+0x41e>
		traffic_NS.green.COLOR_FILL = GREEN;
 8002b44:	4b3b      	ldr	r3, [pc, #236]	; (8002c34 <init_traffic_light+0x504>)
 8002b46:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8002b4a:	845a      	strh	r2, [r3, #34]	; 0x22
 8002b4c:	e002      	b.n	8002b54 <init_traffic_light+0x424>
	}
	else{
		traffic_NS.green.COLOR_FILL = BLACK;
 8002b4e:	4b39      	ldr	r3, [pc, #228]	; (8002c34 <init_traffic_light+0x504>)
 8002b50:	2200      	movs	r2, #0
 8002b52:	845a      	strh	r2, [r3, #34]	; 0x22
	}
	//draw red
	lcd_DrawCircle(traffic_NS.red.center_x, traffic_NS.red.center_y, traffic_NS.red.COLOR_FILL, traffic_NS.red.radius, traffic_NS.red.is_fill);
 8002b54:	4b37      	ldr	r3, [pc, #220]	; (8002c34 <init_traffic_light+0x504>)
 8002b56:	895b      	ldrh	r3, [r3, #10]
 8002b58:	4618      	mov	r0, r3
 8002b5a:	4b36      	ldr	r3, [pc, #216]	; (8002c34 <init_traffic_light+0x504>)
 8002b5c:	899b      	ldrh	r3, [r3, #12]
 8002b5e:	4619      	mov	r1, r3
 8002b60:	4b34      	ldr	r3, [pc, #208]	; (8002c34 <init_traffic_light+0x504>)
 8002b62:	89da      	ldrh	r2, [r3, #14]
 8002b64:	4b33      	ldr	r3, [pc, #204]	; (8002c34 <init_traffic_light+0x504>)
 8002b66:	8a1b      	ldrh	r3, [r3, #16]
 8002b68:	461c      	mov	r4, r3
 8002b6a:	4b32      	ldr	r3, [pc, #200]	; (8002c34 <init_traffic_light+0x504>)
 8002b6c:	7c9b      	ldrb	r3, [r3, #18]
 8002b6e:	9300      	str	r3, [sp, #0]
 8002b70:	4623      	mov	r3, r4
 8002b72:	f7ff fc18 	bl	80023a6 <lcd_DrawCircle>
	//draw yellow
	lcd_DrawCircle(traffic_NS.yellow.center_x, traffic_NS.yellow.center_y, traffic_NS.yellow.COLOR_FILL, traffic_NS.yellow.radius, traffic_NS.yellow.is_fill);
 8002b76:	4b2f      	ldr	r3, [pc, #188]	; (8002c34 <init_traffic_light+0x504>)
 8002b78:	8a9b      	ldrh	r3, [r3, #20]
 8002b7a:	4618      	mov	r0, r3
 8002b7c:	4b2d      	ldr	r3, [pc, #180]	; (8002c34 <init_traffic_light+0x504>)
 8002b7e:	8adb      	ldrh	r3, [r3, #22]
 8002b80:	4619      	mov	r1, r3
 8002b82:	4b2c      	ldr	r3, [pc, #176]	; (8002c34 <init_traffic_light+0x504>)
 8002b84:	8b1a      	ldrh	r2, [r3, #24]
 8002b86:	4b2b      	ldr	r3, [pc, #172]	; (8002c34 <init_traffic_light+0x504>)
 8002b88:	8b5b      	ldrh	r3, [r3, #26]
 8002b8a:	461c      	mov	r4, r3
 8002b8c:	4b29      	ldr	r3, [pc, #164]	; (8002c34 <init_traffic_light+0x504>)
 8002b8e:	7f1b      	ldrb	r3, [r3, #28]
 8002b90:	9300      	str	r3, [sp, #0]
 8002b92:	4623      	mov	r3, r4
 8002b94:	f7ff fc07 	bl	80023a6 <lcd_DrawCircle>
	//draw green
	lcd_DrawCircle(traffic_NS.green.center_x, traffic_NS.green.center_y, traffic_NS.green.COLOR_FILL, traffic_NS.green.radius, traffic_NS.green.is_fill);
 8002b98:	4b26      	ldr	r3, [pc, #152]	; (8002c34 <init_traffic_light+0x504>)
 8002b9a:	8bdb      	ldrh	r3, [r3, #30]
 8002b9c:	4618      	mov	r0, r3
 8002b9e:	4b25      	ldr	r3, [pc, #148]	; (8002c34 <init_traffic_light+0x504>)
 8002ba0:	8c1b      	ldrh	r3, [r3, #32]
 8002ba2:	4619      	mov	r1, r3
 8002ba4:	4b23      	ldr	r3, [pc, #140]	; (8002c34 <init_traffic_light+0x504>)
 8002ba6:	8c5a      	ldrh	r2, [r3, #34]	; 0x22
 8002ba8:	4b22      	ldr	r3, [pc, #136]	; (8002c34 <init_traffic_light+0x504>)
 8002baa:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8002bac:	461c      	mov	r4, r3
 8002bae:	4b21      	ldr	r3, [pc, #132]	; (8002c34 <init_traffic_light+0x504>)
 8002bb0:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8002bb4:	9300      	str	r3, [sp, #0]
 8002bb6:	4623      	mov	r3, r4
 8002bb8:	f7ff fbf5 	bl	80023a6 <lcd_DrawCircle>

	//init num
	traffic_NS.num.len = 2;
 8002bbc:	4b1d      	ldr	r3, [pc, #116]	; (8002c34 <init_traffic_light+0x504>)
 8002bbe:	2202      	movs	r2, #2
 8002bc0:	f883 202e 	strb.w	r2, [r3, #46]	; 0x2e
	traffic_NS.num.fc = WHITE;
 8002bc4:	4b1b      	ldr	r3, [pc, #108]	; (8002c34 <init_traffic_light+0x504>)
 8002bc6:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002bca:	861a      	strh	r2, [r3, #48]	; 0x30
	traffic_NS.num.bc = BLACK;
 8002bcc:	4b19      	ldr	r3, [pc, #100]	; (8002c34 <init_traffic_light+0x504>)
 8002bce:	2200      	movs	r2, #0
 8002bd0:	865a      	strh	r2, [r3, #50]	; 0x32
	traffic_NS.num.sizey = 32;
 8002bd2:	4b18      	ldr	r3, [pc, #96]	; (8002c34 <init_traffic_light+0x504>)
 8002bd4:	2220      	movs	r2, #32
 8002bd6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	traffic_NS.num.x = traffic_NS.x;
 8002bda:	4b16      	ldr	r3, [pc, #88]	; (8002c34 <init_traffic_light+0x504>)
 8002bdc:	881a      	ldrh	r2, [r3, #0]
 8002bde:	4b15      	ldr	r3, [pc, #84]	; (8002c34 <init_traffic_light+0x504>)
 8002be0:	851a      	strh	r2, [r3, #40]	; 0x28
	traffic_NS.num.y = traffic_NS.y - traffic_NS.num.sizey;
 8002be2:	4b14      	ldr	r3, [pc, #80]	; (8002c34 <init_traffic_light+0x504>)
 8002be4:	885a      	ldrh	r2, [r3, #2]
 8002be6:	4b13      	ldr	r3, [pc, #76]	; (8002c34 <init_traffic_light+0x504>)
 8002be8:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 8002bec:	b29b      	uxth	r3, r3
 8002bee:	1ad3      	subs	r3, r2, r3
 8002bf0:	b29a      	uxth	r2, r3
 8002bf2:	4b10      	ldr	r3, [pc, #64]	; (8002c34 <init_traffic_light+0x504>)
 8002bf4:	855a      	strh	r2, [r3, #42]	; 0x2a
	traffic_NS.num.num = 99;
 8002bf6:	4b0f      	ldr	r3, [pc, #60]	; (8002c34 <init_traffic_light+0x504>)
 8002bf8:	2263      	movs	r2, #99	; 0x63
 8002bfa:	859a      	strh	r2, [r3, #44]	; 0x2c
	lcd_ShowIntNum(traffic_NS.num.x, traffic_NS.num.y, traffic_NS.num.num, traffic_NS.num.len, traffic_NS.num.fc, traffic_NS.num.bc, traffic_NS.num.sizey);
 8002bfc:	4b0d      	ldr	r3, [pc, #52]	; (8002c34 <init_traffic_light+0x504>)
 8002bfe:	8d18      	ldrh	r0, [r3, #40]	; 0x28
 8002c00:	4b0c      	ldr	r3, [pc, #48]	; (8002c34 <init_traffic_light+0x504>)
 8002c02:	8d5c      	ldrh	r4, [r3, #42]	; 0x2a
 8002c04:	4b0b      	ldr	r3, [pc, #44]	; (8002c34 <init_traffic_light+0x504>)
 8002c06:	8d9d      	ldrh	r5, [r3, #44]	; 0x2c
 8002c08:	4b0a      	ldr	r3, [pc, #40]	; (8002c34 <init_traffic_light+0x504>)
 8002c0a:	f893 602e 	ldrb.w	r6, [r3, #46]	; 0x2e
 8002c0e:	4b09      	ldr	r3, [pc, #36]	; (8002c34 <init_traffic_light+0x504>)
 8002c10:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 8002c12:	4a08      	ldr	r2, [pc, #32]	; (8002c34 <init_traffic_light+0x504>)
 8002c14:	8e52      	ldrh	r2, [r2, #50]	; 0x32
 8002c16:	4907      	ldr	r1, [pc, #28]	; (8002c34 <init_traffic_light+0x504>)
 8002c18:	f891 1034 	ldrb.w	r1, [r1, #52]	; 0x34
 8002c1c:	9102      	str	r1, [sp, #8]
 8002c1e:	9201      	str	r2, [sp, #4]
 8002c20:	9300      	str	r3, [sp, #0]
 8002c22:	4633      	mov	r3, r6
 8002c24:	462a      	mov	r2, r5
 8002c26:	4621      	mov	r1, r4
 8002c28:	f7ff f8da 	bl	8001de0 <lcd_ShowIntNum>
/*End init NS-------------------------------------------------------------*/
}
 8002c2c:	bf00      	nop
 8002c2e:	3704      	adds	r7, #4
 8002c30:	46bd      	mov	sp, r7
 8002c32:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002c34:	2000010c 	.word	0x2000010c

08002c38 <control_traffic_light>:
/*
 * @brief: 	display traffic light function
 * @para:	i - id of traffic light(0: WE, 1: NS)
 * 			red, yellow, green - state of red, yellow and green led (1: on, 0: off)
 * @retval:	none*/
void control_traffic_light(uint8_t i, uint8_t red, uint8_t yellow, uint8_t green){
 8002c38:	b590      	push	{r4, r7, lr}
 8002c3a:	b085      	sub	sp, #20
 8002c3c:	af02      	add	r7, sp, #8
 8002c3e:	4604      	mov	r4, r0
 8002c40:	4608      	mov	r0, r1
 8002c42:	4611      	mov	r1, r2
 8002c44:	461a      	mov	r2, r3
 8002c46:	4623      	mov	r3, r4
 8002c48:	71fb      	strb	r3, [r7, #7]
 8002c4a:	4603      	mov	r3, r0
 8002c4c:	71bb      	strb	r3, [r7, #6]
 8002c4e:	460b      	mov	r3, r1
 8002c50:	717b      	strb	r3, [r7, #5]
 8002c52:	4613      	mov	r3, r2
 8002c54:	713b      	strb	r3, [r7, #4]
	if(i == 0){
 8002c56:	79fb      	ldrb	r3, [r7, #7]
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d151      	bne.n	8002d00 <control_traffic_light+0xc8>
		//draw red
		if(!red){
 8002c5c:	79bb      	ldrb	r3, [r7, #6]
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d103      	bne.n	8002c6a <control_traffic_light+0x32>
			traffic_WE.red.COLOR_FILL = BLACK;
 8002c62:	4b52      	ldr	r3, [pc, #328]	; (8002dac <control_traffic_light+0x174>)
 8002c64:	2200      	movs	r2, #0
 8002c66:	81da      	strh	r2, [r3, #14]
 8002c68:	e003      	b.n	8002c72 <control_traffic_light+0x3a>
		}
		else{
			traffic_WE.red.COLOR_FILL = RED;
 8002c6a:	4b50      	ldr	r3, [pc, #320]	; (8002dac <control_traffic_light+0x174>)
 8002c6c:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 8002c70:	81da      	strh	r2, [r3, #14]
		}
		if(!yellow){
 8002c72:	797b      	ldrb	r3, [r7, #5]
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d103      	bne.n	8002c80 <control_traffic_light+0x48>
			traffic_WE.yellow.COLOR_FILL = BLACK;
 8002c78:	4b4c      	ldr	r3, [pc, #304]	; (8002dac <control_traffic_light+0x174>)
 8002c7a:	2200      	movs	r2, #0
 8002c7c:	831a      	strh	r2, [r3, #24]
 8002c7e:	e003      	b.n	8002c88 <control_traffic_light+0x50>
		}
		else{
			traffic_WE.yellow.COLOR_FILL = YELLOW;
 8002c80:	4b4a      	ldr	r3, [pc, #296]	; (8002dac <control_traffic_light+0x174>)
 8002c82:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 8002c86:	831a      	strh	r2, [r3, #24]
		}
		if(!green){
 8002c88:	793b      	ldrb	r3, [r7, #4]
 8002c8a:	2b00      	cmp	r3, #0
 8002c8c:	d103      	bne.n	8002c96 <control_traffic_light+0x5e>
			traffic_WE.green.COLOR_FILL = BLACK;
 8002c8e:	4b47      	ldr	r3, [pc, #284]	; (8002dac <control_traffic_light+0x174>)
 8002c90:	2200      	movs	r2, #0
 8002c92:	845a      	strh	r2, [r3, #34]	; 0x22
 8002c94:	e003      	b.n	8002c9e <control_traffic_light+0x66>
		}
		else{
			traffic_WE.green.COLOR_FILL = GREEN;
 8002c96:	4b45      	ldr	r3, [pc, #276]	; (8002dac <control_traffic_light+0x174>)
 8002c98:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8002c9c:	845a      	strh	r2, [r3, #34]	; 0x22
		}
		lcd_DrawCircle(traffic_WE.red.center_x, traffic_WE.red.center_y, traffic_WE.red.COLOR_FILL, traffic_WE.red.radius, 1);
 8002c9e:	4b43      	ldr	r3, [pc, #268]	; (8002dac <control_traffic_light+0x174>)
 8002ca0:	895b      	ldrh	r3, [r3, #10]
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	4b41      	ldr	r3, [pc, #260]	; (8002dac <control_traffic_light+0x174>)
 8002ca6:	899b      	ldrh	r3, [r3, #12]
 8002ca8:	4619      	mov	r1, r3
 8002caa:	4b40      	ldr	r3, [pc, #256]	; (8002dac <control_traffic_light+0x174>)
 8002cac:	89da      	ldrh	r2, [r3, #14]
 8002cae:	4b3f      	ldr	r3, [pc, #252]	; (8002dac <control_traffic_light+0x174>)
 8002cb0:	8a1b      	ldrh	r3, [r3, #16]
 8002cb2:	461c      	mov	r4, r3
 8002cb4:	2301      	movs	r3, #1
 8002cb6:	9300      	str	r3, [sp, #0]
 8002cb8:	4623      	mov	r3, r4
 8002cba:	f7ff fb74 	bl	80023a6 <lcd_DrawCircle>
		//draw yellow
		lcd_DrawCircle(traffic_WE.yellow.center_x, traffic_WE.yellow.center_y, traffic_WE.yellow.COLOR_FILL, traffic_WE.yellow.radius, 1);
 8002cbe:	4b3b      	ldr	r3, [pc, #236]	; (8002dac <control_traffic_light+0x174>)
 8002cc0:	8a9b      	ldrh	r3, [r3, #20]
 8002cc2:	4618      	mov	r0, r3
 8002cc4:	4b39      	ldr	r3, [pc, #228]	; (8002dac <control_traffic_light+0x174>)
 8002cc6:	8adb      	ldrh	r3, [r3, #22]
 8002cc8:	4619      	mov	r1, r3
 8002cca:	4b38      	ldr	r3, [pc, #224]	; (8002dac <control_traffic_light+0x174>)
 8002ccc:	8b1a      	ldrh	r2, [r3, #24]
 8002cce:	4b37      	ldr	r3, [pc, #220]	; (8002dac <control_traffic_light+0x174>)
 8002cd0:	8b5b      	ldrh	r3, [r3, #26]
 8002cd2:	461c      	mov	r4, r3
 8002cd4:	2301      	movs	r3, #1
 8002cd6:	9300      	str	r3, [sp, #0]
 8002cd8:	4623      	mov	r3, r4
 8002cda:	f7ff fb64 	bl	80023a6 <lcd_DrawCircle>
		//draw green
		lcd_DrawCircle(traffic_WE.green.center_x, traffic_WE.green.center_y, traffic_WE.green.COLOR_FILL, traffic_WE.green.radius, 1);
 8002cde:	4b33      	ldr	r3, [pc, #204]	; (8002dac <control_traffic_light+0x174>)
 8002ce0:	8bdb      	ldrh	r3, [r3, #30]
 8002ce2:	4618      	mov	r0, r3
 8002ce4:	4b31      	ldr	r3, [pc, #196]	; (8002dac <control_traffic_light+0x174>)
 8002ce6:	8c1b      	ldrh	r3, [r3, #32]
 8002ce8:	4619      	mov	r1, r3
 8002cea:	4b30      	ldr	r3, [pc, #192]	; (8002dac <control_traffic_light+0x174>)
 8002cec:	8c5a      	ldrh	r2, [r3, #34]	; 0x22
 8002cee:	4b2f      	ldr	r3, [pc, #188]	; (8002dac <control_traffic_light+0x174>)
 8002cf0:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8002cf2:	461c      	mov	r4, r3
 8002cf4:	2301      	movs	r3, #1
 8002cf6:	9300      	str	r3, [sp, #0]
 8002cf8:	4623      	mov	r3, r4
 8002cfa:	f7ff fb54 	bl	80023a6 <lcd_DrawCircle>
		//draw yellow
		lcd_DrawCircle(traffic_NS.yellow.center_x, traffic_NS.yellow.center_y, traffic_NS.yellow.COLOR_FILL, traffic_NS.yellow.radius, 1);
		//draw green
		lcd_DrawCircle(traffic_NS.green.center_x, traffic_NS.green.center_y, traffic_NS.green.COLOR_FILL, traffic_NS.green.radius, 1);
	}
}
 8002cfe:	e050      	b.n	8002da2 <control_traffic_light+0x16a>
		if(!red){
 8002d00:	79bb      	ldrb	r3, [r7, #6]
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d103      	bne.n	8002d0e <control_traffic_light+0xd6>
			traffic_NS.red.COLOR_FILL = BLACK;
 8002d06:	4b2a      	ldr	r3, [pc, #168]	; (8002db0 <control_traffic_light+0x178>)
 8002d08:	2200      	movs	r2, #0
 8002d0a:	81da      	strh	r2, [r3, #14]
 8002d0c:	e003      	b.n	8002d16 <control_traffic_light+0xde>
			traffic_NS.red.COLOR_FILL = RED;
 8002d0e:	4b28      	ldr	r3, [pc, #160]	; (8002db0 <control_traffic_light+0x178>)
 8002d10:	f44f 4278 	mov.w	r2, #63488	; 0xf800
 8002d14:	81da      	strh	r2, [r3, #14]
		if(!yellow){
 8002d16:	797b      	ldrb	r3, [r7, #5]
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d103      	bne.n	8002d24 <control_traffic_light+0xec>
			traffic_NS.yellow.COLOR_FILL = BLACK;
 8002d1c:	4b24      	ldr	r3, [pc, #144]	; (8002db0 <control_traffic_light+0x178>)
 8002d1e:	2200      	movs	r2, #0
 8002d20:	831a      	strh	r2, [r3, #24]
 8002d22:	e003      	b.n	8002d2c <control_traffic_light+0xf4>
			traffic_NS.yellow.COLOR_FILL = YELLOW;
 8002d24:	4b22      	ldr	r3, [pc, #136]	; (8002db0 <control_traffic_light+0x178>)
 8002d26:	f64f 72e0 	movw	r2, #65504	; 0xffe0
 8002d2a:	831a      	strh	r2, [r3, #24]
		if(!green){
 8002d2c:	793b      	ldrb	r3, [r7, #4]
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d103      	bne.n	8002d3a <control_traffic_light+0x102>
			traffic_NS.green.COLOR_FILL = BLACK;
 8002d32:	4b1f      	ldr	r3, [pc, #124]	; (8002db0 <control_traffic_light+0x178>)
 8002d34:	2200      	movs	r2, #0
 8002d36:	845a      	strh	r2, [r3, #34]	; 0x22
 8002d38:	e003      	b.n	8002d42 <control_traffic_light+0x10a>
			traffic_NS.green.COLOR_FILL = GREEN;
 8002d3a:	4b1d      	ldr	r3, [pc, #116]	; (8002db0 <control_traffic_light+0x178>)
 8002d3c:	f44f 62fc 	mov.w	r2, #2016	; 0x7e0
 8002d40:	845a      	strh	r2, [r3, #34]	; 0x22
		lcd_DrawCircle(traffic_NS.red.center_x, traffic_NS.red.center_y, traffic_NS.red.COLOR_FILL, traffic_NS.red.radius, 1);
 8002d42:	4b1b      	ldr	r3, [pc, #108]	; (8002db0 <control_traffic_light+0x178>)
 8002d44:	895b      	ldrh	r3, [r3, #10]
 8002d46:	4618      	mov	r0, r3
 8002d48:	4b19      	ldr	r3, [pc, #100]	; (8002db0 <control_traffic_light+0x178>)
 8002d4a:	899b      	ldrh	r3, [r3, #12]
 8002d4c:	4619      	mov	r1, r3
 8002d4e:	4b18      	ldr	r3, [pc, #96]	; (8002db0 <control_traffic_light+0x178>)
 8002d50:	89da      	ldrh	r2, [r3, #14]
 8002d52:	4b17      	ldr	r3, [pc, #92]	; (8002db0 <control_traffic_light+0x178>)
 8002d54:	8a1b      	ldrh	r3, [r3, #16]
 8002d56:	461c      	mov	r4, r3
 8002d58:	2301      	movs	r3, #1
 8002d5a:	9300      	str	r3, [sp, #0]
 8002d5c:	4623      	mov	r3, r4
 8002d5e:	f7ff fb22 	bl	80023a6 <lcd_DrawCircle>
		lcd_DrawCircle(traffic_NS.yellow.center_x, traffic_NS.yellow.center_y, traffic_NS.yellow.COLOR_FILL, traffic_NS.yellow.radius, 1);
 8002d62:	4b13      	ldr	r3, [pc, #76]	; (8002db0 <control_traffic_light+0x178>)
 8002d64:	8a9b      	ldrh	r3, [r3, #20]
 8002d66:	4618      	mov	r0, r3
 8002d68:	4b11      	ldr	r3, [pc, #68]	; (8002db0 <control_traffic_light+0x178>)
 8002d6a:	8adb      	ldrh	r3, [r3, #22]
 8002d6c:	4619      	mov	r1, r3
 8002d6e:	4b10      	ldr	r3, [pc, #64]	; (8002db0 <control_traffic_light+0x178>)
 8002d70:	8b1a      	ldrh	r2, [r3, #24]
 8002d72:	4b0f      	ldr	r3, [pc, #60]	; (8002db0 <control_traffic_light+0x178>)
 8002d74:	8b5b      	ldrh	r3, [r3, #26]
 8002d76:	461c      	mov	r4, r3
 8002d78:	2301      	movs	r3, #1
 8002d7a:	9300      	str	r3, [sp, #0]
 8002d7c:	4623      	mov	r3, r4
 8002d7e:	f7ff fb12 	bl	80023a6 <lcd_DrawCircle>
		lcd_DrawCircle(traffic_NS.green.center_x, traffic_NS.green.center_y, traffic_NS.green.COLOR_FILL, traffic_NS.green.radius, 1);
 8002d82:	4b0b      	ldr	r3, [pc, #44]	; (8002db0 <control_traffic_light+0x178>)
 8002d84:	8bdb      	ldrh	r3, [r3, #30]
 8002d86:	4618      	mov	r0, r3
 8002d88:	4b09      	ldr	r3, [pc, #36]	; (8002db0 <control_traffic_light+0x178>)
 8002d8a:	8c1b      	ldrh	r3, [r3, #32]
 8002d8c:	4619      	mov	r1, r3
 8002d8e:	4b08      	ldr	r3, [pc, #32]	; (8002db0 <control_traffic_light+0x178>)
 8002d90:	8c5a      	ldrh	r2, [r3, #34]	; 0x22
 8002d92:	4b07      	ldr	r3, [pc, #28]	; (8002db0 <control_traffic_light+0x178>)
 8002d94:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8002d96:	461c      	mov	r4, r3
 8002d98:	2301      	movs	r3, #1
 8002d9a:	9300      	str	r3, [sp, #0]
 8002d9c:	4623      	mov	r3, r4
 8002d9e:	f7ff fb02 	bl	80023a6 <lcd_DrawCircle>
}
 8002da2:	bf00      	nop
 8002da4:	370c      	adds	r7, #12
 8002da6:	46bd      	mov	sp, r7
 8002da8:	bd90      	pop	{r4, r7, pc}
 8002daa:	bf00      	nop
 8002dac:	2000018c 	.word	0x2000018c
 8002db0:	2000010c 	.word	0x2000010c

08002db4 <update_led_buf>:
/*
 * @brief: 	update traffic light time value and show mode function
 * @para:	val1 is value of WE time, val2 is value of NS time
 * 			mode is mode of traffic system described in the request
 * @retval:	none*/
void update_led_buf(unsigned val1, unsigned val2, unsigned mode){
 8002db4:	b580      	push	{r7, lr}
 8002db6:	b088      	sub	sp, #32
 8002db8:	af04      	add	r7, sp, #16
 8002dba:	60f8      	str	r0, [r7, #12]
 8002dbc:	60b9      	str	r1, [r7, #8]
 8002dbe:	607a      	str	r2, [r7, #4]
	if(mode == 4 || mode == 3 || mode == 2){
 8002dc0:	687b      	ldr	r3, [r7, #4]
 8002dc2:	2b04      	cmp	r3, #4
 8002dc4:	d005      	beq.n	8002dd2 <update_led_buf+0x1e>
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	2b03      	cmp	r3, #3
 8002dca:	d002      	beq.n	8002dd2 <update_led_buf+0x1e>
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	2b02      	cmp	r3, #2
 8002dd0:	d110      	bne.n	8002df4 <update_led_buf+0x40>
		lcd_ShowIntNum(140, 280, mode, 1, RED, GRAY, 32);
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	b29a      	uxth	r2, r3
 8002dd6:	2320      	movs	r3, #32
 8002dd8:	9302      	str	r3, [sp, #8]
 8002dda:	f248 4330 	movw	r3, #33840	; 0x8430
 8002dde:	9301      	str	r3, [sp, #4]
 8002de0:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8002de4:	9300      	str	r3, [sp, #0]
 8002de6:	2301      	movs	r3, #1
 8002de8:	f44f 718c 	mov.w	r1, #280	; 0x118
 8002dec:	208c      	movs	r0, #140	; 0x8c
 8002dee:	f7fe fff7 	bl	8001de0 <lcd_ShowIntNum>
 8002df2:	e00f      	b.n	8002e14 <update_led_buf+0x60>
	}
	else{
		lcd_ShowIntNum(140, 280, mode, 1, RED, GRAY, 32);
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	b29a      	uxth	r2, r3
 8002df8:	2320      	movs	r3, #32
 8002dfa:	9302      	str	r3, [sp, #8]
 8002dfc:	f248 4330 	movw	r3, #33840	; 0x8430
 8002e00:	9301      	str	r3, [sp, #4]
 8002e02:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8002e06:	9300      	str	r3, [sp, #0]
 8002e08:	2301      	movs	r3, #1
 8002e0a:	f44f 718c 	mov.w	r1, #280	; 0x118
 8002e0e:	208c      	movs	r0, #140	; 0x8c
 8002e10:	f7fe ffe6 	bl	8001de0 <lcd_ShowIntNum>
	}
	traffic_WE.num.num = val1;
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	b29a      	uxth	r2, r3
 8002e18:	4b04      	ldr	r3, [pc, #16]	; (8002e2c <update_led_buf+0x78>)
 8002e1a:	859a      	strh	r2, [r3, #44]	; 0x2c
	traffic_NS.num.num = val2;
 8002e1c:	68bb      	ldr	r3, [r7, #8]
 8002e1e:	b29a      	uxth	r2, r3
 8002e20:	4b03      	ldr	r3, [pc, #12]	; (8002e30 <update_led_buf+0x7c>)
 8002e22:	859a      	strh	r2, [r3, #44]	; 0x2c
}
 8002e24:	bf00      	nop
 8002e26:	3710      	adds	r7, #16
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	bd80      	pop	{r7, pc}
 8002e2c:	2000018c 	.word	0x2000018c
 8002e30:	2000010c 	.word	0x2000010c

08002e34 <LCD_DisplayNum>:

/*
 * @brief: 	display number function
 * @para:	noe
 * @retval:	none*/
void LCD_DisplayNum(){
 8002e34:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002e36:	b085      	sub	sp, #20
 8002e38:	af04      	add	r7, sp, #16
	lcd_ShowStr(60, 280, "MODE:", RED, GRAY, 32, 0);
 8002e3a:	2300      	movs	r3, #0
 8002e3c:	9302      	str	r3, [sp, #8]
 8002e3e:	2320      	movs	r3, #32
 8002e40:	9301      	str	r3, [sp, #4]
 8002e42:	f248 4330 	movw	r3, #33840	; 0x8430
 8002e46:	9300      	str	r3, [sp, #0]
 8002e48:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8002e4c:	4a1c      	ldr	r2, [pc, #112]	; (8002ec0 <LCD_DisplayNum+0x8c>)
 8002e4e:	f44f 718c 	mov.w	r1, #280	; 0x118
 8002e52:	203c      	movs	r0, #60	; 0x3c
 8002e54:	f7ff fb14 	bl	8002480 <lcd_ShowStr>
	lcd_ShowIntNum(traffic_WE.num.x, traffic_WE.num.y, traffic_WE.num.num, traffic_WE.num.len, traffic_WE.num.fc, traffic_WE.num.bc, traffic_WE.num.sizey);
 8002e58:	4b1a      	ldr	r3, [pc, #104]	; (8002ec4 <LCD_DisplayNum+0x90>)
 8002e5a:	8d18      	ldrh	r0, [r3, #40]	; 0x28
 8002e5c:	4b19      	ldr	r3, [pc, #100]	; (8002ec4 <LCD_DisplayNum+0x90>)
 8002e5e:	8d5c      	ldrh	r4, [r3, #42]	; 0x2a
 8002e60:	4b18      	ldr	r3, [pc, #96]	; (8002ec4 <LCD_DisplayNum+0x90>)
 8002e62:	8d9d      	ldrh	r5, [r3, #44]	; 0x2c
 8002e64:	4b17      	ldr	r3, [pc, #92]	; (8002ec4 <LCD_DisplayNum+0x90>)
 8002e66:	f893 602e 	ldrb.w	r6, [r3, #46]	; 0x2e
 8002e6a:	4b16      	ldr	r3, [pc, #88]	; (8002ec4 <LCD_DisplayNum+0x90>)
 8002e6c:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 8002e6e:	4a15      	ldr	r2, [pc, #84]	; (8002ec4 <LCD_DisplayNum+0x90>)
 8002e70:	8e52      	ldrh	r2, [r2, #50]	; 0x32
 8002e72:	4914      	ldr	r1, [pc, #80]	; (8002ec4 <LCD_DisplayNum+0x90>)
 8002e74:	f891 1034 	ldrb.w	r1, [r1, #52]	; 0x34
 8002e78:	9102      	str	r1, [sp, #8]
 8002e7a:	9201      	str	r2, [sp, #4]
 8002e7c:	9300      	str	r3, [sp, #0]
 8002e7e:	4633      	mov	r3, r6
 8002e80:	462a      	mov	r2, r5
 8002e82:	4621      	mov	r1, r4
 8002e84:	f7fe ffac 	bl	8001de0 <lcd_ShowIntNum>
	lcd_ShowIntNum(traffic_NS.num.x, traffic_NS.num.y, traffic_NS.num.num, traffic_NS.num.len, traffic_NS.num.fc, traffic_NS.num.bc, traffic_NS.num.sizey);
 8002e88:	4b0f      	ldr	r3, [pc, #60]	; (8002ec8 <LCD_DisplayNum+0x94>)
 8002e8a:	8d18      	ldrh	r0, [r3, #40]	; 0x28
 8002e8c:	4b0e      	ldr	r3, [pc, #56]	; (8002ec8 <LCD_DisplayNum+0x94>)
 8002e8e:	8d5c      	ldrh	r4, [r3, #42]	; 0x2a
 8002e90:	4b0d      	ldr	r3, [pc, #52]	; (8002ec8 <LCD_DisplayNum+0x94>)
 8002e92:	8d9d      	ldrh	r5, [r3, #44]	; 0x2c
 8002e94:	4b0c      	ldr	r3, [pc, #48]	; (8002ec8 <LCD_DisplayNum+0x94>)
 8002e96:	f893 602e 	ldrb.w	r6, [r3, #46]	; 0x2e
 8002e9a:	4b0b      	ldr	r3, [pc, #44]	; (8002ec8 <LCD_DisplayNum+0x94>)
 8002e9c:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 8002e9e:	4a0a      	ldr	r2, [pc, #40]	; (8002ec8 <LCD_DisplayNum+0x94>)
 8002ea0:	8e52      	ldrh	r2, [r2, #50]	; 0x32
 8002ea2:	4909      	ldr	r1, [pc, #36]	; (8002ec8 <LCD_DisplayNum+0x94>)
 8002ea4:	f891 1034 	ldrb.w	r1, [r1, #52]	; 0x34
 8002ea8:	9102      	str	r1, [sp, #8]
 8002eaa:	9201      	str	r2, [sp, #4]
 8002eac:	9300      	str	r3, [sp, #0]
 8002eae:	4633      	mov	r3, r6
 8002eb0:	462a      	mov	r2, r5
 8002eb2:	4621      	mov	r1, r4
 8002eb4:	f7fe ff94 	bl	8001de0 <lcd_ShowIntNum>
}
 8002eb8:	bf00      	nop
 8002eba:	3704      	adds	r7, #4
 8002ebc:	46bd      	mov	sp, r7
 8002ebe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002ec0:	08005828 	.word	0x08005828
 8002ec4:	2000018c 	.word	0x2000018c
 8002ec8:	2000010c 	.word	0x2000010c

08002ecc <init>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void init(void){
 8002ecc:	b580      	push	{r7, lr}
 8002ece:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim2);
 8002ed0:	480b      	ldr	r0, [pc, #44]	; (8002f00 <init+0x34>)
 8002ed2:	f001 ff65 	bl	8004da0 <HAL_TIM_Base_Start_IT>
	set_timer(2, READ_BUTTON_TIME);
 8002ed6:	210a      	movs	r1, #10
 8002ed8:	2002      	movs	r0, #2
 8002eda:	f000 f8f3 	bl	80030c4 <set_timer>
	set_timer(1, ONE_SECOND);
 8002ede:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8002ee2:	2001      	movs	r0, #1
 8002ee4:	f000 f8ee 	bl	80030c4 <set_timer>
	button_init();
 8002ee8:	f7fd fed8 	bl	8000c9c <button_init>
	lcd_init();
 8002eec:	f7ff f870 	bl	8001fd0 <lcd_init>
	lcd_Clear(BLACK);
 8002ef0:	2000      	movs	r0, #0
 8002ef2:	f7fe fd4f 	bl	8001994 <lcd_Clear>
	init_traffic_light();
 8002ef6:	f7ff fc1b 	bl	8002730 <init_traffic_light>
}
 8002efa:	bf00      	nop
 8002efc:	bd80      	pop	{r7, pc}
 8002efe:	bf00      	nop
 8002f00:	20000244 	.word	0x20000244

08002f04 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002f04:	b580      	push	{r7, lr}
 8002f06:	b084      	sub	sp, #16
 8002f08:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002f0a:	f000 fad7 	bl	80034bc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002f0e:	f000 f85f 	bl	8002fd0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002f12:	f7fe fbef 	bl	80016f4 <MX_GPIO_Init>
  MX_SPI1_Init();
 8002f16:	f000 f949 	bl	80031ac <MX_SPI1_Init>
  MX_TIM2_Init();
 8002f1a:	f000 fa33 	bl	8003384 <MX_TIM2_Init>
  MX_FSMC_Init();
 8002f1e:	f7fe fb19 	bl	8001554 <MX_FSMC_Init>
  /* USER CODE BEGIN 2 */
  init();
 8002f22:	f7ff ffd3 	bl	8002ecc <init>
  box_rec(0, 0, 0, 240, 50, BLACK, BLACK, 0);
 8002f26:	2300      	movs	r3, #0
 8002f28:	9303      	str	r3, [sp, #12]
 8002f2a:	2300      	movs	r3, #0
 8002f2c:	9302      	str	r3, [sp, #8]
 8002f2e:	2300      	movs	r3, #0
 8002f30:	9301      	str	r3, [sp, #4]
 8002f32:	2332      	movs	r3, #50	; 0x32
 8002f34:	9300      	str	r3, [sp, #0]
 8002f36:	23f0      	movs	r3, #240	; 0xf0
 8002f38:	2200      	movs	r2, #0
 8002f3a:	2100      	movs	r1, #0
 8002f3c:	2000      	movs	r0, #0
 8002f3e:	f7ff fb03 	bl	8002548 <box_rec>
  box_rec(1, 0, 50, 240, 220, BLACK, RED, 0);
 8002f42:	2300      	movs	r3, #0
 8002f44:	9303      	str	r3, [sp, #12]
 8002f46:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8002f4a:	9302      	str	r3, [sp, #8]
 8002f4c:	2300      	movs	r3, #0
 8002f4e:	9301      	str	r3, [sp, #4]
 8002f50:	23dc      	movs	r3, #220	; 0xdc
 8002f52:	9300      	str	r3, [sp, #0]
 8002f54:	23f0      	movs	r3, #240	; 0xf0
 8002f56:	2232      	movs	r2, #50	; 0x32
 8002f58:	2100      	movs	r1, #0
 8002f5a:	2001      	movs	r0, #1
 8002f5c:	f7ff faf4 	bl	8002548 <box_rec>
  box_rec(2, 0, 270, 240, 50, BLACK, BLUE, 0);
 8002f60:	2300      	movs	r3, #0
 8002f62:	9303      	str	r3, [sp, #12]
 8002f64:	231f      	movs	r3, #31
 8002f66:	9302      	str	r3, [sp, #8]
 8002f68:	2300      	movs	r3, #0
 8002f6a:	9301      	str	r3, [sp, #4]
 8002f6c:	2332      	movs	r3, #50	; 0x32
 8002f6e:	9300      	str	r3, [sp, #0]
 8002f70:	23f0      	movs	r3, #240	; 0xf0
 8002f72:	f44f 7287 	mov.w	r2, #270	; 0x10e
 8002f76:	2100      	movs	r1, #0
 8002f78:	2002      	movs	r0, #2
 8002f7a:	f7ff fae5 	bl	8002548 <box_rec>
  lcd_ShowPicture(10, 0, 50, 50, gImage_logo_hcmut);
 8002f7e:	4b12      	ldr	r3, [pc, #72]	; (8002fc8 <main+0xc4>)
 8002f80:	9300      	str	r3, [sp, #0]
 8002f82:	2332      	movs	r3, #50	; 0x32
 8002f84:	2232      	movs	r2, #50	; 0x32
 8002f86:	2100      	movs	r1, #0
 8002f88:	200a      	movs	r0, #10
 8002f8a:	f7fe ffa7 	bl	8001edc <lcd_ShowPicture>
  lcd_ShowStr(60, 20, "TRAFFIC LIGHT", WHITE, BLACK, 24, 1);
 8002f8e:	2301      	movs	r3, #1
 8002f90:	9302      	str	r3, [sp, #8]
 8002f92:	2318      	movs	r3, #24
 8002f94:	9301      	str	r3, [sp, #4]
 8002f96:	2300      	movs	r3, #0
 8002f98:	9300      	str	r3, [sp, #0]
 8002f9a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8002f9e:	4a0b      	ldr	r2, [pc, #44]	; (8002fcc <main+0xc8>)
 8002fa0:	2114      	movs	r1, #20
 8002fa2:	203c      	movs	r0, #60	; 0x3c
 8002fa4:	f7ff fa6c 	bl	8002480 <lcd_ShowStr>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  //read button every READ_BUTTON_TIME
	  if(!is_timer_on(2)){
 8002fa8:	2002      	movs	r0, #2
 8002faa:	f000 f8e9 	bl	8003180 <is_timer_on>
 8002fae:	4603      	mov	r3, r0
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d105      	bne.n	8002fc0 <main+0xbc>
		  set_timer(2, READ_BUTTON_TIME);
 8002fb4:	210a      	movs	r1, #10
 8002fb6:	2002      	movs	r0, #2
 8002fb8:	f000 f884 	bl	80030c4 <set_timer>
		  button_Scan();
 8002fbc:	f7fd fe7a 	bl	8000cb4 <button_Scan>
	  }

	  traffic_run();
 8002fc0:	f7fe f960 	bl	8001284 <traffic_run>
	  if(!is_timer_on(2)){
 8002fc4:	e7f0      	b.n	8002fa8 <main+0xa4>
 8002fc6:	bf00      	nop
 8002fc8:	080087c0 	.word	0x080087c0
 8002fcc:	08005830 	.word	0x08005830

08002fd0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	b094      	sub	sp, #80	; 0x50
 8002fd4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002fd6:	f107 0320 	add.w	r3, r7, #32
 8002fda:	2230      	movs	r2, #48	; 0x30
 8002fdc:	2100      	movs	r1, #0
 8002fde:	4618      	mov	r0, r3
 8002fe0:	f002 fc04 	bl	80057ec <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002fe4:	f107 030c 	add.w	r3, r7, #12
 8002fe8:	2200      	movs	r2, #0
 8002fea:	601a      	str	r2, [r3, #0]
 8002fec:	605a      	str	r2, [r3, #4]
 8002fee:	609a      	str	r2, [r3, #8]
 8002ff0:	60da      	str	r2, [r3, #12]
 8002ff2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002ff4:	2300      	movs	r3, #0
 8002ff6:	60bb      	str	r3, [r7, #8]
 8002ff8:	4b28      	ldr	r3, [pc, #160]	; (800309c <SystemClock_Config+0xcc>)
 8002ffa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002ffc:	4a27      	ldr	r2, [pc, #156]	; (800309c <SystemClock_Config+0xcc>)
 8002ffe:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003002:	6413      	str	r3, [r2, #64]	; 0x40
 8003004:	4b25      	ldr	r3, [pc, #148]	; (800309c <SystemClock_Config+0xcc>)
 8003006:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003008:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800300c:	60bb      	str	r3, [r7, #8]
 800300e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003010:	2300      	movs	r3, #0
 8003012:	607b      	str	r3, [r7, #4]
 8003014:	4b22      	ldr	r3, [pc, #136]	; (80030a0 <SystemClock_Config+0xd0>)
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	4a21      	ldr	r2, [pc, #132]	; (80030a0 <SystemClock_Config+0xd0>)
 800301a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800301e:	6013      	str	r3, [r2, #0]
 8003020:	4b1f      	ldr	r3, [pc, #124]	; (80030a0 <SystemClock_Config+0xd0>)
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003028:	607b      	str	r3, [r7, #4]
 800302a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800302c:	2302      	movs	r3, #2
 800302e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003030:	2301      	movs	r3, #1
 8003032:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003034:	2310      	movs	r3, #16
 8003036:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003038:	2302      	movs	r3, #2
 800303a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800303c:	2300      	movs	r3, #0
 800303e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8003040:	2308      	movs	r3, #8
 8003042:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8003044:	23a8      	movs	r3, #168	; 0xa8
 8003046:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003048:	2302      	movs	r3, #2
 800304a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800304c:	2304      	movs	r3, #4
 800304e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003050:	f107 0320 	add.w	r3, r7, #32
 8003054:	4618      	mov	r0, r3
 8003056:	f000 fd8f 	bl	8003b78 <HAL_RCC_OscConfig>
 800305a:	4603      	mov	r3, r0
 800305c:	2b00      	cmp	r3, #0
 800305e:	d001      	beq.n	8003064 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8003060:	f000 f820 	bl	80030a4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003064:	230f      	movs	r3, #15
 8003066:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003068:	2302      	movs	r3, #2
 800306a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800306c:	2300      	movs	r3, #0
 800306e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8003070:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8003074:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8003076:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 800307a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800307c:	f107 030c 	add.w	r3, r7, #12
 8003080:	2105      	movs	r1, #5
 8003082:	4618      	mov	r0, r3
 8003084:	f000 fff0 	bl	8004068 <HAL_RCC_ClockConfig>
 8003088:	4603      	mov	r3, r0
 800308a:	2b00      	cmp	r3, #0
 800308c:	d001      	beq.n	8003092 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800308e:	f000 f809 	bl	80030a4 <Error_Handler>
  }
}
 8003092:	bf00      	nop
 8003094:	3750      	adds	r7, #80	; 0x50
 8003096:	46bd      	mov	sp, r7
 8003098:	bd80      	pop	{r7, pc}
 800309a:	bf00      	nop
 800309c:	40023800 	.word	0x40023800
 80030a0:	40007000 	.word	0x40007000

080030a4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80030a4:	b480      	push	{r7}
 80030a6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80030a8:	b672      	cpsid	i
}
 80030aa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80030ac:	e7fe      	b.n	80030ac <Error_Handler+0x8>

080030ae <HAL_TIM_PeriodElapsedCallback>:
 * timer[2]: to read button
 * timer[3]: to toggle led
 * timer[4]: to increase value by 1 over time
 * */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80030ae:	b580      	push	{r7, lr}
 80030b0:	b082      	sub	sp, #8
 80030b2:	af00      	add	r7, sp, #0
 80030b4:	6078      	str	r0, [r7, #4]
	run_timer();
 80030b6:	f000 f831 	bl	800311c <run_timer>
}
 80030ba:	bf00      	nop
 80030bc:	3708      	adds	r7, #8
 80030be:	46bd      	mov	sp, r7
 80030c0:	bd80      	pop	{r7, pc}
	...

080030c4 <set_timer>:
 * @brief:	turn timer on and set value
 * @para:	i: id of timer
 * 			time: unit is ms
 * @retval:	none
 * */
void set_timer(unsigned i, unsigned int time) {
 80030c4:	b580      	push	{r7, lr}
 80030c6:	b082      	sub	sp, #8
 80030c8:	af00      	add	r7, sp, #0
 80030ca:	6078      	str	r0, [r7, #4]
 80030cc:	6039      	str	r1, [r7, #0]
	timer[i].count = time * FREQUENCY_OF_TIM / 1000.0;
 80030ce:	683b      	ldr	r3, [r7, #0]
 80030d0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80030d4:	fb02 f303 	mul.w	r3, r2, r3
 80030d8:	4618      	mov	r0, r3
 80030da:	f7fd f9b7 	bl	800044c <__aeabi_ui2d>
 80030de:	f04f 0200 	mov.w	r2, #0
 80030e2:	4b0c      	ldr	r3, [pc, #48]	; (8003114 <set_timer+0x50>)
 80030e4:	f7fd fb56 	bl	8000794 <__aeabi_ddiv>
 80030e8:	4602      	mov	r2, r0
 80030ea:	460b      	mov	r3, r1
 80030ec:	4610      	mov	r0, r2
 80030ee:	4619      	mov	r1, r3
 80030f0:	f7fd fc38 	bl	8000964 <__aeabi_d2uiz>
 80030f4:	4602      	mov	r2, r0
 80030f6:	4908      	ldr	r1, [pc, #32]	; (8003118 <set_timer+0x54>)
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	00db      	lsls	r3, r3, #3
 80030fc:	440b      	add	r3, r1
 80030fe:	605a      	str	r2, [r3, #4]
	timer[i].state = 1;
 8003100:	4a05      	ldr	r2, [pc, #20]	; (8003118 <set_timer+0x54>)
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	2101      	movs	r1, #1
 8003106:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
}
 800310a:	bf00      	nop
 800310c:	3708      	adds	r7, #8
 800310e:	46bd      	mov	sp, r7
 8003110:	bd80      	pop	{r7, pc}
 8003112:	bf00      	nop
 8003114:	408f4000 	.word	0x408f4000
 8003118:	200001c4 	.word	0x200001c4

0800311c <run_timer>:
/*
 * @brief:	run all timers that is on
 * @para:	none
 * @retval:	none
 * */
void run_timer(void) {
 800311c:	b480      	push	{r7}
 800311e:	b083      	sub	sp, #12
 8003120:	af00      	add	r7, sp, #0
	for (unsigned i = 0; i < NUMBER_OF_TIMER; i++) {
 8003122:	2300      	movs	r3, #0
 8003124:	607b      	str	r3, [r7, #4]
 8003126:	e01f      	b.n	8003168 <run_timer+0x4c>
		if (timer[i].state) {
 8003128:	4a14      	ldr	r2, [pc, #80]	; (800317c <run_timer+0x60>)
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 8003130:	2b00      	cmp	r3, #0
 8003132:	d016      	beq.n	8003162 <run_timer+0x46>
			timer[i].count--;
 8003134:	4a11      	ldr	r2, [pc, #68]	; (800317c <run_timer+0x60>)
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	00db      	lsls	r3, r3, #3
 800313a:	4413      	add	r3, r2
 800313c:	685b      	ldr	r3, [r3, #4]
 800313e:	1e5a      	subs	r2, r3, #1
 8003140:	490e      	ldr	r1, [pc, #56]	; (800317c <run_timer+0x60>)
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	00db      	lsls	r3, r3, #3
 8003146:	440b      	add	r3, r1
 8003148:	605a      	str	r2, [r3, #4]
			if (timer[i].count <= 0) {
 800314a:	4a0c      	ldr	r2, [pc, #48]	; (800317c <run_timer+0x60>)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	00db      	lsls	r3, r3, #3
 8003150:	4413      	add	r3, r2
 8003152:	685b      	ldr	r3, [r3, #4]
 8003154:	2b00      	cmp	r3, #0
 8003156:	d104      	bne.n	8003162 <run_timer+0x46>
				timer[i].state = 0;
 8003158:	4a08      	ldr	r2, [pc, #32]	; (800317c <run_timer+0x60>)
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	2100      	movs	r1, #0
 800315e:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
	for (unsigned i = 0; i < NUMBER_OF_TIMER; i++) {
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	3301      	adds	r3, #1
 8003166:	607b      	str	r3, [r7, #4]
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	2b04      	cmp	r3, #4
 800316c:	d9dc      	bls.n	8003128 <run_timer+0xc>
			}
		}
	}
}
 800316e:	bf00      	nop
 8003170:	bf00      	nop
 8003172:	370c      	adds	r7, #12
 8003174:	46bd      	mov	sp, r7
 8003176:	f85d 7b04 	ldr.w	r7, [sp], #4
 800317a:	4770      	bx	lr
 800317c:	200001c4 	.word	0x200001c4

08003180 <is_timer_on>:
bool is_timer_on(unsigned i) {
 8003180:	b480      	push	{r7}
 8003182:	b083      	sub	sp, #12
 8003184:	af00      	add	r7, sp, #0
 8003186:	6078      	str	r0, [r7, #4]
	return (timer[i].state == 1);
 8003188:	4a07      	ldr	r2, [pc, #28]	; (80031a8 <is_timer_on+0x28>)
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	f812 3033 	ldrb.w	r3, [r2, r3, lsl #3]
 8003190:	2b01      	cmp	r3, #1
 8003192:	bf0c      	ite	eq
 8003194:	2301      	moveq	r3, #1
 8003196:	2300      	movne	r3, #0
 8003198:	b2db      	uxtb	r3, r3
}
 800319a:	4618      	mov	r0, r3
 800319c:	370c      	adds	r7, #12
 800319e:	46bd      	mov	sp, r7
 80031a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031a4:	4770      	bx	lr
 80031a6:	bf00      	nop
 80031a8:	200001c4 	.word	0x200001c4

080031ac <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 80031ac:	b580      	push	{r7, lr}
 80031ae:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 80031b0:	4b17      	ldr	r3, [pc, #92]	; (8003210 <MX_SPI1_Init+0x64>)
 80031b2:	4a18      	ldr	r2, [pc, #96]	; (8003214 <MX_SPI1_Init+0x68>)
 80031b4:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80031b6:	4b16      	ldr	r3, [pc, #88]	; (8003210 <MX_SPI1_Init+0x64>)
 80031b8:	f44f 7282 	mov.w	r2, #260	; 0x104
 80031bc:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 80031be:	4b14      	ldr	r3, [pc, #80]	; (8003210 <MX_SPI1_Init+0x64>)
 80031c0:	2200      	movs	r2, #0
 80031c2:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 80031c4:	4b12      	ldr	r3, [pc, #72]	; (8003210 <MX_SPI1_Init+0x64>)
 80031c6:	2200      	movs	r2, #0
 80031c8:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 80031ca:	4b11      	ldr	r3, [pc, #68]	; (8003210 <MX_SPI1_Init+0x64>)
 80031cc:	2200      	movs	r2, #0
 80031ce:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 80031d0:	4b0f      	ldr	r3, [pc, #60]	; (8003210 <MX_SPI1_Init+0x64>)
 80031d2:	2200      	movs	r2, #0
 80031d4:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80031d6:	4b0e      	ldr	r3, [pc, #56]	; (8003210 <MX_SPI1_Init+0x64>)
 80031d8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80031dc:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80031de:	4b0c      	ldr	r3, [pc, #48]	; (8003210 <MX_SPI1_Init+0x64>)
 80031e0:	2200      	movs	r2, #0
 80031e2:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80031e4:	4b0a      	ldr	r3, [pc, #40]	; (8003210 <MX_SPI1_Init+0x64>)
 80031e6:	2200      	movs	r2, #0
 80031e8:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80031ea:	4b09      	ldr	r3, [pc, #36]	; (8003210 <MX_SPI1_Init+0x64>)
 80031ec:	2200      	movs	r2, #0
 80031ee:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80031f0:	4b07      	ldr	r3, [pc, #28]	; (8003210 <MX_SPI1_Init+0x64>)
 80031f2:	2200      	movs	r2, #0
 80031f4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 80031f6:	4b06      	ldr	r3, [pc, #24]	; (8003210 <MX_SPI1_Init+0x64>)
 80031f8:	220a      	movs	r2, #10
 80031fa:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80031fc:	4804      	ldr	r0, [pc, #16]	; (8003210 <MX_SPI1_Init+0x64>)
 80031fe:	f001 f8cf 	bl	80043a0 <HAL_SPI_Init>
 8003202:	4603      	mov	r3, r0
 8003204:	2b00      	cmp	r3, #0
 8003206:	d001      	beq.n	800320c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8003208:	f7ff ff4c 	bl	80030a4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800320c:	bf00      	nop
 800320e:	bd80      	pop	{r7, pc}
 8003210:	200001ec 	.word	0x200001ec
 8003214:	40013000 	.word	0x40013000

08003218 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8003218:	b580      	push	{r7, lr}
 800321a:	b08a      	sub	sp, #40	; 0x28
 800321c:	af00      	add	r7, sp, #0
 800321e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003220:	f107 0314 	add.w	r3, r7, #20
 8003224:	2200      	movs	r2, #0
 8003226:	601a      	str	r2, [r3, #0]
 8003228:	605a      	str	r2, [r3, #4]
 800322a:	609a      	str	r2, [r3, #8]
 800322c:	60da      	str	r2, [r3, #12]
 800322e:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	4a19      	ldr	r2, [pc, #100]	; (800329c <HAL_SPI_MspInit+0x84>)
 8003236:	4293      	cmp	r3, r2
 8003238:	d12b      	bne.n	8003292 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800323a:	2300      	movs	r3, #0
 800323c:	613b      	str	r3, [r7, #16]
 800323e:	4b18      	ldr	r3, [pc, #96]	; (80032a0 <HAL_SPI_MspInit+0x88>)
 8003240:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003242:	4a17      	ldr	r2, [pc, #92]	; (80032a0 <HAL_SPI_MspInit+0x88>)
 8003244:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8003248:	6453      	str	r3, [r2, #68]	; 0x44
 800324a:	4b15      	ldr	r3, [pc, #84]	; (80032a0 <HAL_SPI_MspInit+0x88>)
 800324c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800324e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003252:	613b      	str	r3, [r7, #16]
 8003254:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003256:	2300      	movs	r3, #0
 8003258:	60fb      	str	r3, [r7, #12]
 800325a:	4b11      	ldr	r3, [pc, #68]	; (80032a0 <HAL_SPI_MspInit+0x88>)
 800325c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800325e:	4a10      	ldr	r2, [pc, #64]	; (80032a0 <HAL_SPI_MspInit+0x88>)
 8003260:	f043 0302 	orr.w	r3, r3, #2
 8003264:	6313      	str	r3, [r2, #48]	; 0x30
 8003266:	4b0e      	ldr	r3, [pc, #56]	; (80032a0 <HAL_SPI_MspInit+0x88>)
 8003268:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800326a:	f003 0302 	and.w	r3, r3, #2
 800326e:	60fb      	str	r3, [r7, #12]
 8003270:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 8003272:	2338      	movs	r3, #56	; 0x38
 8003274:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003276:	2302      	movs	r3, #2
 8003278:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800327a:	2300      	movs	r3, #0
 800327c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800327e:	2303      	movs	r3, #3
 8003280:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003282:	2305      	movs	r3, #5
 8003284:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003286:	f107 0314 	add.w	r3, r7, #20
 800328a:	4619      	mov	r1, r3
 800328c:	4805      	ldr	r0, [pc, #20]	; (80032a4 <HAL_SPI_MspInit+0x8c>)
 800328e:	f000 fabd 	bl	800380c <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8003292:	bf00      	nop
 8003294:	3728      	adds	r7, #40	; 0x28
 8003296:	46bd      	mov	sp, r7
 8003298:	bd80      	pop	{r7, pc}
 800329a:	bf00      	nop
 800329c:	40013000 	.word	0x40013000
 80032a0:	40023800 	.word	0x40023800
 80032a4:	40020400 	.word	0x40020400

080032a8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80032a8:	b480      	push	{r7}
 80032aa:	b083      	sub	sp, #12
 80032ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80032ae:	2300      	movs	r3, #0
 80032b0:	607b      	str	r3, [r7, #4]
 80032b2:	4b10      	ldr	r3, [pc, #64]	; (80032f4 <HAL_MspInit+0x4c>)
 80032b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032b6:	4a0f      	ldr	r2, [pc, #60]	; (80032f4 <HAL_MspInit+0x4c>)
 80032b8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80032bc:	6453      	str	r3, [r2, #68]	; 0x44
 80032be:	4b0d      	ldr	r3, [pc, #52]	; (80032f4 <HAL_MspInit+0x4c>)
 80032c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032c2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80032c6:	607b      	str	r3, [r7, #4]
 80032c8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80032ca:	2300      	movs	r3, #0
 80032cc:	603b      	str	r3, [r7, #0]
 80032ce:	4b09      	ldr	r3, [pc, #36]	; (80032f4 <HAL_MspInit+0x4c>)
 80032d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032d2:	4a08      	ldr	r2, [pc, #32]	; (80032f4 <HAL_MspInit+0x4c>)
 80032d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80032d8:	6413      	str	r3, [r2, #64]	; 0x40
 80032da:	4b06      	ldr	r3, [pc, #24]	; (80032f4 <HAL_MspInit+0x4c>)
 80032dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80032de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80032e2:	603b      	str	r3, [r7, #0]
 80032e4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80032e6:	bf00      	nop
 80032e8:	370c      	adds	r7, #12
 80032ea:	46bd      	mov	sp, r7
 80032ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f0:	4770      	bx	lr
 80032f2:	bf00      	nop
 80032f4:	40023800 	.word	0x40023800

080032f8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80032f8:	b480      	push	{r7}
 80032fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80032fc:	e7fe      	b.n	80032fc <NMI_Handler+0x4>

080032fe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80032fe:	b480      	push	{r7}
 8003300:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003302:	e7fe      	b.n	8003302 <HardFault_Handler+0x4>

08003304 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003304:	b480      	push	{r7}
 8003306:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003308:	e7fe      	b.n	8003308 <MemManage_Handler+0x4>

0800330a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800330a:	b480      	push	{r7}
 800330c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800330e:	e7fe      	b.n	800330e <BusFault_Handler+0x4>

08003310 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003310:	b480      	push	{r7}
 8003312:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003314:	e7fe      	b.n	8003314 <UsageFault_Handler+0x4>

08003316 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003316:	b480      	push	{r7}
 8003318:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800331a:	bf00      	nop
 800331c:	46bd      	mov	sp, r7
 800331e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003322:	4770      	bx	lr

08003324 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003324:	b480      	push	{r7}
 8003326:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003328:	bf00      	nop
 800332a:	46bd      	mov	sp, r7
 800332c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003330:	4770      	bx	lr

08003332 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003332:	b480      	push	{r7}
 8003334:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003336:	bf00      	nop
 8003338:	46bd      	mov	sp, r7
 800333a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800333e:	4770      	bx	lr

08003340 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003340:	b580      	push	{r7, lr}
 8003342:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8003344:	f000 f90c 	bl	8003560 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003348:	bf00      	nop
 800334a:	bd80      	pop	{r7, pc}

0800334c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800334c:	b580      	push	{r7, lr}
 800334e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8003350:	4802      	ldr	r0, [pc, #8]	; (800335c <TIM2_IRQHandler+0x10>)
 8003352:	f001 fd95 	bl	8004e80 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8003356:	bf00      	nop
 8003358:	bd80      	pop	{r7, pc}
 800335a:	bf00      	nop
 800335c:	20000244 	.word	0x20000244

08003360 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003360:	b480      	push	{r7}
 8003362:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003364:	4b06      	ldr	r3, [pc, #24]	; (8003380 <SystemInit+0x20>)
 8003366:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800336a:	4a05      	ldr	r2, [pc, #20]	; (8003380 <SystemInit+0x20>)
 800336c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8003370:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8003374:	bf00      	nop
 8003376:	46bd      	mov	sp, r7
 8003378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800337c:	4770      	bx	lr
 800337e:	bf00      	nop
 8003380:	e000ed00 	.word	0xe000ed00

08003384 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8003384:	b580      	push	{r7, lr}
 8003386:	b086      	sub	sp, #24
 8003388:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800338a:	f107 0308 	add.w	r3, r7, #8
 800338e:	2200      	movs	r2, #0
 8003390:	601a      	str	r2, [r3, #0]
 8003392:	605a      	str	r2, [r3, #4]
 8003394:	609a      	str	r2, [r3, #8]
 8003396:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8003398:	463b      	mov	r3, r7
 800339a:	2200      	movs	r2, #0
 800339c:	601a      	str	r2, [r3, #0]
 800339e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80033a0:	4b1d      	ldr	r3, [pc, #116]	; (8003418 <MX_TIM2_Init+0x94>)
 80033a2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80033a6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 83;
 80033a8:	4b1b      	ldr	r3, [pc, #108]	; (8003418 <MX_TIM2_Init+0x94>)
 80033aa:	2253      	movs	r2, #83	; 0x53
 80033ac:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80033ae:	4b1a      	ldr	r3, [pc, #104]	; (8003418 <MX_TIM2_Init+0x94>)
 80033b0:	2200      	movs	r2, #0
 80033b2:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 80033b4:	4b18      	ldr	r3, [pc, #96]	; (8003418 <MX_TIM2_Init+0x94>)
 80033b6:	f240 32e7 	movw	r2, #999	; 0x3e7
 80033ba:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80033bc:	4b16      	ldr	r3, [pc, #88]	; (8003418 <MX_TIM2_Init+0x94>)
 80033be:	2200      	movs	r2, #0
 80033c0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80033c2:	4b15      	ldr	r3, [pc, #84]	; (8003418 <MX_TIM2_Init+0x94>)
 80033c4:	2200      	movs	r2, #0
 80033c6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80033c8:	4813      	ldr	r0, [pc, #76]	; (8003418 <MX_TIM2_Init+0x94>)
 80033ca:	f001 fc99 	bl	8004d00 <HAL_TIM_Base_Init>
 80033ce:	4603      	mov	r3, r0
 80033d0:	2b00      	cmp	r3, #0
 80033d2:	d001      	beq.n	80033d8 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80033d4:	f7ff fe66 	bl	80030a4 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80033d8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80033dc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80033de:	f107 0308 	add.w	r3, r7, #8
 80033e2:	4619      	mov	r1, r3
 80033e4:	480c      	ldr	r0, [pc, #48]	; (8003418 <MX_TIM2_Init+0x94>)
 80033e6:	f001 fe53 	bl	8005090 <HAL_TIM_ConfigClockSource>
 80033ea:	4603      	mov	r3, r0
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d001      	beq.n	80033f4 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80033f0:	f7ff fe58 	bl	80030a4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80033f4:	2300      	movs	r3, #0
 80033f6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80033f8:	2300      	movs	r3, #0
 80033fa:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80033fc:	463b      	mov	r3, r7
 80033fe:	4619      	mov	r1, r3
 8003400:	4805      	ldr	r0, [pc, #20]	; (8003418 <MX_TIM2_Init+0x94>)
 8003402:	f002 f86f 	bl	80054e4 <HAL_TIMEx_MasterConfigSynchronization>
 8003406:	4603      	mov	r3, r0
 8003408:	2b00      	cmp	r3, #0
 800340a:	d001      	beq.n	8003410 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 800340c:	f7ff fe4a 	bl	80030a4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8003410:	bf00      	nop
 8003412:	3718      	adds	r7, #24
 8003414:	46bd      	mov	sp, r7
 8003416:	bd80      	pop	{r7, pc}
 8003418:	20000244 	.word	0x20000244

0800341c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800341c:	b580      	push	{r7, lr}
 800341e:	b084      	sub	sp, #16
 8003420:	af00      	add	r7, sp, #0
 8003422:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	681b      	ldr	r3, [r3, #0]
 8003428:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800342c:	d115      	bne.n	800345a <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800342e:	2300      	movs	r3, #0
 8003430:	60fb      	str	r3, [r7, #12]
 8003432:	4b0c      	ldr	r3, [pc, #48]	; (8003464 <HAL_TIM_Base_MspInit+0x48>)
 8003434:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003436:	4a0b      	ldr	r2, [pc, #44]	; (8003464 <HAL_TIM_Base_MspInit+0x48>)
 8003438:	f043 0301 	orr.w	r3, r3, #1
 800343c:	6413      	str	r3, [r2, #64]	; 0x40
 800343e:	4b09      	ldr	r3, [pc, #36]	; (8003464 <HAL_TIM_Base_MspInit+0x48>)
 8003440:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003442:	f003 0301 	and.w	r3, r3, #1
 8003446:	60fb      	str	r3, [r7, #12]
 8003448:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 800344a:	2200      	movs	r2, #0
 800344c:	2100      	movs	r1, #0
 800344e:	201c      	movs	r0, #28
 8003450:	f000 f9a5 	bl	800379e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8003454:	201c      	movs	r0, #28
 8003456:	f000 f9be 	bl	80037d6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 800345a:	bf00      	nop
 800345c:	3710      	adds	r7, #16
 800345e:	46bd      	mov	sp, r7
 8003460:	bd80      	pop	{r7, pc}
 8003462:	bf00      	nop
 8003464:	40023800 	.word	0x40023800

08003468 <Reset_Handler>:
 8003468:	f8df d034 	ldr.w	sp, [pc, #52]	; 80034a0 <LoopFillZerobss+0x12>
 800346c:	480d      	ldr	r0, [pc, #52]	; (80034a4 <LoopFillZerobss+0x16>)
 800346e:	490e      	ldr	r1, [pc, #56]	; (80034a8 <LoopFillZerobss+0x1a>)
 8003470:	4a0e      	ldr	r2, [pc, #56]	; (80034ac <LoopFillZerobss+0x1e>)
 8003472:	2300      	movs	r3, #0
 8003474:	e002      	b.n	800347c <LoopCopyDataInit>

08003476 <CopyDataInit>:
 8003476:	58d4      	ldr	r4, [r2, r3]
 8003478:	50c4      	str	r4, [r0, r3]
 800347a:	3304      	adds	r3, #4

0800347c <LoopCopyDataInit>:
 800347c:	18c4      	adds	r4, r0, r3
 800347e:	428c      	cmp	r4, r1
 8003480:	d3f9      	bcc.n	8003476 <CopyDataInit>
 8003482:	4a0b      	ldr	r2, [pc, #44]	; (80034b0 <LoopFillZerobss+0x22>)
 8003484:	4c0b      	ldr	r4, [pc, #44]	; (80034b4 <LoopFillZerobss+0x26>)
 8003486:	2300      	movs	r3, #0
 8003488:	e001      	b.n	800348e <LoopFillZerobss>

0800348a <FillZerobss>:
 800348a:	6013      	str	r3, [r2, #0]
 800348c:	3204      	adds	r2, #4

0800348e <LoopFillZerobss>:
 800348e:	42a2      	cmp	r2, r4
 8003490:	d3fb      	bcc.n	800348a <FillZerobss>
 8003492:	f7ff ff65 	bl	8003360 <SystemInit>
 8003496:	f002 f985 	bl	80057a4 <__libc_init_array>
 800349a:	f7ff fd33 	bl	8002f04 <main>
 800349e:	4770      	bx	lr
 80034a0:	20020000 	.word	0x20020000
 80034a4:	20000000 	.word	0x20000000
 80034a8:	20000030 	.word	0x20000030
 80034ac:	08009b68 	.word	0x08009b68
 80034b0:	20000030 	.word	0x20000030
 80034b4:	20000290 	.word	0x20000290

080034b8 <ADC_IRQHandler>:
 80034b8:	e7fe      	b.n	80034b8 <ADC_IRQHandler>
	...

080034bc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80034bc:	b580      	push	{r7, lr}
 80034be:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80034c0:	4b0e      	ldr	r3, [pc, #56]	; (80034fc <HAL_Init+0x40>)
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	4a0d      	ldr	r2, [pc, #52]	; (80034fc <HAL_Init+0x40>)
 80034c6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80034ca:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80034cc:	4b0b      	ldr	r3, [pc, #44]	; (80034fc <HAL_Init+0x40>)
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	4a0a      	ldr	r2, [pc, #40]	; (80034fc <HAL_Init+0x40>)
 80034d2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80034d6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80034d8:	4b08      	ldr	r3, [pc, #32]	; (80034fc <HAL_Init+0x40>)
 80034da:	681b      	ldr	r3, [r3, #0]
 80034dc:	4a07      	ldr	r2, [pc, #28]	; (80034fc <HAL_Init+0x40>)
 80034de:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80034e2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80034e4:	2003      	movs	r0, #3
 80034e6:	f000 f94f 	bl	8003788 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80034ea:	200f      	movs	r0, #15
 80034ec:	f000 f808 	bl	8003500 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80034f0:	f7ff feda 	bl	80032a8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80034f4:	2300      	movs	r3, #0
}
 80034f6:	4618      	mov	r0, r3
 80034f8:	bd80      	pop	{r7, pc}
 80034fa:	bf00      	nop
 80034fc:	40023c00 	.word	0x40023c00

08003500 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003500:	b580      	push	{r7, lr}
 8003502:	b082      	sub	sp, #8
 8003504:	af00      	add	r7, sp, #0
 8003506:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003508:	4b12      	ldr	r3, [pc, #72]	; (8003554 <HAL_InitTick+0x54>)
 800350a:	681a      	ldr	r2, [r3, #0]
 800350c:	4b12      	ldr	r3, [pc, #72]	; (8003558 <HAL_InitTick+0x58>)
 800350e:	781b      	ldrb	r3, [r3, #0]
 8003510:	4619      	mov	r1, r3
 8003512:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003516:	fbb3 f3f1 	udiv	r3, r3, r1
 800351a:	fbb2 f3f3 	udiv	r3, r2, r3
 800351e:	4618      	mov	r0, r3
 8003520:	f000 f967 	bl	80037f2 <HAL_SYSTICK_Config>
 8003524:	4603      	mov	r3, r0
 8003526:	2b00      	cmp	r3, #0
 8003528:	d001      	beq.n	800352e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800352a:	2301      	movs	r3, #1
 800352c:	e00e      	b.n	800354c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	2b0f      	cmp	r3, #15
 8003532:	d80a      	bhi.n	800354a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003534:	2200      	movs	r2, #0
 8003536:	6879      	ldr	r1, [r7, #4]
 8003538:	f04f 30ff 	mov.w	r0, #4294967295
 800353c:	f000 f92f 	bl	800379e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003540:	4a06      	ldr	r2, [pc, #24]	; (800355c <HAL_InitTick+0x5c>)
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003546:	2300      	movs	r3, #0
 8003548:	e000      	b.n	800354c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800354a:	2301      	movs	r3, #1
}
 800354c:	4618      	mov	r0, r3
 800354e:	3708      	adds	r7, #8
 8003550:	46bd      	mov	sp, r7
 8003552:	bd80      	pop	{r7, pc}
 8003554:	20000024 	.word	0x20000024
 8003558:	2000002c 	.word	0x2000002c
 800355c:	20000028 	.word	0x20000028

08003560 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003560:	b480      	push	{r7}
 8003562:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003564:	4b06      	ldr	r3, [pc, #24]	; (8003580 <HAL_IncTick+0x20>)
 8003566:	781b      	ldrb	r3, [r3, #0]
 8003568:	461a      	mov	r2, r3
 800356a:	4b06      	ldr	r3, [pc, #24]	; (8003584 <HAL_IncTick+0x24>)
 800356c:	681b      	ldr	r3, [r3, #0]
 800356e:	4413      	add	r3, r2
 8003570:	4a04      	ldr	r2, [pc, #16]	; (8003584 <HAL_IncTick+0x24>)
 8003572:	6013      	str	r3, [r2, #0]
}
 8003574:	bf00      	nop
 8003576:	46bd      	mov	sp, r7
 8003578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800357c:	4770      	bx	lr
 800357e:	bf00      	nop
 8003580:	2000002c 	.word	0x2000002c
 8003584:	2000028c 	.word	0x2000028c

08003588 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003588:	b480      	push	{r7}
 800358a:	af00      	add	r7, sp, #0
  return uwTick;
 800358c:	4b03      	ldr	r3, [pc, #12]	; (800359c <HAL_GetTick+0x14>)
 800358e:	681b      	ldr	r3, [r3, #0]
}
 8003590:	4618      	mov	r0, r3
 8003592:	46bd      	mov	sp, r7
 8003594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003598:	4770      	bx	lr
 800359a:	bf00      	nop
 800359c:	2000028c 	.word	0x2000028c

080035a0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80035a0:	b580      	push	{r7, lr}
 80035a2:	b084      	sub	sp, #16
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80035a8:	f7ff ffee 	bl	8003588 <HAL_GetTick>
 80035ac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035b8:	d005      	beq.n	80035c6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80035ba:	4b0a      	ldr	r3, [pc, #40]	; (80035e4 <HAL_Delay+0x44>)
 80035bc:	781b      	ldrb	r3, [r3, #0]
 80035be:	461a      	mov	r2, r3
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	4413      	add	r3, r2
 80035c4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80035c6:	bf00      	nop
 80035c8:	f7ff ffde 	bl	8003588 <HAL_GetTick>
 80035cc:	4602      	mov	r2, r0
 80035ce:	68bb      	ldr	r3, [r7, #8]
 80035d0:	1ad3      	subs	r3, r2, r3
 80035d2:	68fa      	ldr	r2, [r7, #12]
 80035d4:	429a      	cmp	r2, r3
 80035d6:	d8f7      	bhi.n	80035c8 <HAL_Delay+0x28>
  {
  }
}
 80035d8:	bf00      	nop
 80035da:	bf00      	nop
 80035dc:	3710      	adds	r7, #16
 80035de:	46bd      	mov	sp, r7
 80035e0:	bd80      	pop	{r7, pc}
 80035e2:	bf00      	nop
 80035e4:	2000002c 	.word	0x2000002c

080035e8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80035e8:	b480      	push	{r7}
 80035ea:	b085      	sub	sp, #20
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	f003 0307 	and.w	r3, r3, #7
 80035f6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80035f8:	4b0c      	ldr	r3, [pc, #48]	; (800362c <__NVIC_SetPriorityGrouping+0x44>)
 80035fa:	68db      	ldr	r3, [r3, #12]
 80035fc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80035fe:	68ba      	ldr	r2, [r7, #8]
 8003600:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003604:	4013      	ands	r3, r2
 8003606:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800360c:	68bb      	ldr	r3, [r7, #8]
 800360e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003610:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003614:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003618:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800361a:	4a04      	ldr	r2, [pc, #16]	; (800362c <__NVIC_SetPriorityGrouping+0x44>)
 800361c:	68bb      	ldr	r3, [r7, #8]
 800361e:	60d3      	str	r3, [r2, #12]
}
 8003620:	bf00      	nop
 8003622:	3714      	adds	r7, #20
 8003624:	46bd      	mov	sp, r7
 8003626:	f85d 7b04 	ldr.w	r7, [sp], #4
 800362a:	4770      	bx	lr
 800362c:	e000ed00 	.word	0xe000ed00

08003630 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003630:	b480      	push	{r7}
 8003632:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003634:	4b04      	ldr	r3, [pc, #16]	; (8003648 <__NVIC_GetPriorityGrouping+0x18>)
 8003636:	68db      	ldr	r3, [r3, #12]
 8003638:	0a1b      	lsrs	r3, r3, #8
 800363a:	f003 0307 	and.w	r3, r3, #7
}
 800363e:	4618      	mov	r0, r3
 8003640:	46bd      	mov	sp, r7
 8003642:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003646:	4770      	bx	lr
 8003648:	e000ed00 	.word	0xe000ed00

0800364c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800364c:	b480      	push	{r7}
 800364e:	b083      	sub	sp, #12
 8003650:	af00      	add	r7, sp, #0
 8003652:	4603      	mov	r3, r0
 8003654:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003656:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800365a:	2b00      	cmp	r3, #0
 800365c:	db0b      	blt.n	8003676 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800365e:	79fb      	ldrb	r3, [r7, #7]
 8003660:	f003 021f 	and.w	r2, r3, #31
 8003664:	4907      	ldr	r1, [pc, #28]	; (8003684 <__NVIC_EnableIRQ+0x38>)
 8003666:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800366a:	095b      	lsrs	r3, r3, #5
 800366c:	2001      	movs	r0, #1
 800366e:	fa00 f202 	lsl.w	r2, r0, r2
 8003672:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8003676:	bf00      	nop
 8003678:	370c      	adds	r7, #12
 800367a:	46bd      	mov	sp, r7
 800367c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003680:	4770      	bx	lr
 8003682:	bf00      	nop
 8003684:	e000e100 	.word	0xe000e100

08003688 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003688:	b480      	push	{r7}
 800368a:	b083      	sub	sp, #12
 800368c:	af00      	add	r7, sp, #0
 800368e:	4603      	mov	r3, r0
 8003690:	6039      	str	r1, [r7, #0]
 8003692:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003694:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003698:	2b00      	cmp	r3, #0
 800369a:	db0a      	blt.n	80036b2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800369c:	683b      	ldr	r3, [r7, #0]
 800369e:	b2da      	uxtb	r2, r3
 80036a0:	490c      	ldr	r1, [pc, #48]	; (80036d4 <__NVIC_SetPriority+0x4c>)
 80036a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036a6:	0112      	lsls	r2, r2, #4
 80036a8:	b2d2      	uxtb	r2, r2
 80036aa:	440b      	add	r3, r1
 80036ac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80036b0:	e00a      	b.n	80036c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80036b2:	683b      	ldr	r3, [r7, #0]
 80036b4:	b2da      	uxtb	r2, r3
 80036b6:	4908      	ldr	r1, [pc, #32]	; (80036d8 <__NVIC_SetPriority+0x50>)
 80036b8:	79fb      	ldrb	r3, [r7, #7]
 80036ba:	f003 030f 	and.w	r3, r3, #15
 80036be:	3b04      	subs	r3, #4
 80036c0:	0112      	lsls	r2, r2, #4
 80036c2:	b2d2      	uxtb	r2, r2
 80036c4:	440b      	add	r3, r1
 80036c6:	761a      	strb	r2, [r3, #24]
}
 80036c8:	bf00      	nop
 80036ca:	370c      	adds	r7, #12
 80036cc:	46bd      	mov	sp, r7
 80036ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036d2:	4770      	bx	lr
 80036d4:	e000e100 	.word	0xe000e100
 80036d8:	e000ed00 	.word	0xe000ed00

080036dc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80036dc:	b480      	push	{r7}
 80036de:	b089      	sub	sp, #36	; 0x24
 80036e0:	af00      	add	r7, sp, #0
 80036e2:	60f8      	str	r0, [r7, #12]
 80036e4:	60b9      	str	r1, [r7, #8]
 80036e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	f003 0307 	and.w	r3, r3, #7
 80036ee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80036f0:	69fb      	ldr	r3, [r7, #28]
 80036f2:	f1c3 0307 	rsb	r3, r3, #7
 80036f6:	2b04      	cmp	r3, #4
 80036f8:	bf28      	it	cs
 80036fa:	2304      	movcs	r3, #4
 80036fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80036fe:	69fb      	ldr	r3, [r7, #28]
 8003700:	3304      	adds	r3, #4
 8003702:	2b06      	cmp	r3, #6
 8003704:	d902      	bls.n	800370c <NVIC_EncodePriority+0x30>
 8003706:	69fb      	ldr	r3, [r7, #28]
 8003708:	3b03      	subs	r3, #3
 800370a:	e000      	b.n	800370e <NVIC_EncodePriority+0x32>
 800370c:	2300      	movs	r3, #0
 800370e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003710:	f04f 32ff 	mov.w	r2, #4294967295
 8003714:	69bb      	ldr	r3, [r7, #24]
 8003716:	fa02 f303 	lsl.w	r3, r2, r3
 800371a:	43da      	mvns	r2, r3
 800371c:	68bb      	ldr	r3, [r7, #8]
 800371e:	401a      	ands	r2, r3
 8003720:	697b      	ldr	r3, [r7, #20]
 8003722:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003724:	f04f 31ff 	mov.w	r1, #4294967295
 8003728:	697b      	ldr	r3, [r7, #20]
 800372a:	fa01 f303 	lsl.w	r3, r1, r3
 800372e:	43d9      	mvns	r1, r3
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003734:	4313      	orrs	r3, r2
         );
}
 8003736:	4618      	mov	r0, r3
 8003738:	3724      	adds	r7, #36	; 0x24
 800373a:	46bd      	mov	sp, r7
 800373c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003740:	4770      	bx	lr
	...

08003744 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003744:	b580      	push	{r7, lr}
 8003746:	b082      	sub	sp, #8
 8003748:	af00      	add	r7, sp, #0
 800374a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	3b01      	subs	r3, #1
 8003750:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003754:	d301      	bcc.n	800375a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003756:	2301      	movs	r3, #1
 8003758:	e00f      	b.n	800377a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800375a:	4a0a      	ldr	r2, [pc, #40]	; (8003784 <SysTick_Config+0x40>)
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	3b01      	subs	r3, #1
 8003760:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003762:	210f      	movs	r1, #15
 8003764:	f04f 30ff 	mov.w	r0, #4294967295
 8003768:	f7ff ff8e 	bl	8003688 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800376c:	4b05      	ldr	r3, [pc, #20]	; (8003784 <SysTick_Config+0x40>)
 800376e:	2200      	movs	r2, #0
 8003770:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8003772:	4b04      	ldr	r3, [pc, #16]	; (8003784 <SysTick_Config+0x40>)
 8003774:	2207      	movs	r2, #7
 8003776:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003778:	2300      	movs	r3, #0
}
 800377a:	4618      	mov	r0, r3
 800377c:	3708      	adds	r7, #8
 800377e:	46bd      	mov	sp, r7
 8003780:	bd80      	pop	{r7, pc}
 8003782:	bf00      	nop
 8003784:	e000e010 	.word	0xe000e010

08003788 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003788:	b580      	push	{r7, lr}
 800378a:	b082      	sub	sp, #8
 800378c:	af00      	add	r7, sp, #0
 800378e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8003790:	6878      	ldr	r0, [r7, #4]
 8003792:	f7ff ff29 	bl	80035e8 <__NVIC_SetPriorityGrouping>
}
 8003796:	bf00      	nop
 8003798:	3708      	adds	r7, #8
 800379a:	46bd      	mov	sp, r7
 800379c:	bd80      	pop	{r7, pc}

0800379e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800379e:	b580      	push	{r7, lr}
 80037a0:	b086      	sub	sp, #24
 80037a2:	af00      	add	r7, sp, #0
 80037a4:	4603      	mov	r3, r0
 80037a6:	60b9      	str	r1, [r7, #8]
 80037a8:	607a      	str	r2, [r7, #4]
 80037aa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80037ac:	2300      	movs	r3, #0
 80037ae:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80037b0:	f7ff ff3e 	bl	8003630 <__NVIC_GetPriorityGrouping>
 80037b4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80037b6:	687a      	ldr	r2, [r7, #4]
 80037b8:	68b9      	ldr	r1, [r7, #8]
 80037ba:	6978      	ldr	r0, [r7, #20]
 80037bc:	f7ff ff8e 	bl	80036dc <NVIC_EncodePriority>
 80037c0:	4602      	mov	r2, r0
 80037c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80037c6:	4611      	mov	r1, r2
 80037c8:	4618      	mov	r0, r3
 80037ca:	f7ff ff5d 	bl	8003688 <__NVIC_SetPriority>
}
 80037ce:	bf00      	nop
 80037d0:	3718      	adds	r7, #24
 80037d2:	46bd      	mov	sp, r7
 80037d4:	bd80      	pop	{r7, pc}

080037d6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80037d6:	b580      	push	{r7, lr}
 80037d8:	b082      	sub	sp, #8
 80037da:	af00      	add	r7, sp, #0
 80037dc:	4603      	mov	r3, r0
 80037de:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80037e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037e4:	4618      	mov	r0, r3
 80037e6:	f7ff ff31 	bl	800364c <__NVIC_EnableIRQ>
}
 80037ea:	bf00      	nop
 80037ec:	3708      	adds	r7, #8
 80037ee:	46bd      	mov	sp, r7
 80037f0:	bd80      	pop	{r7, pc}

080037f2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80037f2:	b580      	push	{r7, lr}
 80037f4:	b082      	sub	sp, #8
 80037f6:	af00      	add	r7, sp, #0
 80037f8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80037fa:	6878      	ldr	r0, [r7, #4]
 80037fc:	f7ff ffa2 	bl	8003744 <SysTick_Config>
 8003800:	4603      	mov	r3, r0
}
 8003802:	4618      	mov	r0, r3
 8003804:	3708      	adds	r7, #8
 8003806:	46bd      	mov	sp, r7
 8003808:	bd80      	pop	{r7, pc}
	...

0800380c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800380c:	b480      	push	{r7}
 800380e:	b089      	sub	sp, #36	; 0x24
 8003810:	af00      	add	r7, sp, #0
 8003812:	6078      	str	r0, [r7, #4]
 8003814:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003816:	2300      	movs	r3, #0
 8003818:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800381a:	2300      	movs	r3, #0
 800381c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800381e:	2300      	movs	r3, #0
 8003820:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003822:	2300      	movs	r3, #0
 8003824:	61fb      	str	r3, [r7, #28]
 8003826:	e16b      	b.n	8003b00 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003828:	2201      	movs	r2, #1
 800382a:	69fb      	ldr	r3, [r7, #28]
 800382c:	fa02 f303 	lsl.w	r3, r2, r3
 8003830:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003832:	683b      	ldr	r3, [r7, #0]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	697a      	ldr	r2, [r7, #20]
 8003838:	4013      	ands	r3, r2
 800383a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 800383c:	693a      	ldr	r2, [r7, #16]
 800383e:	697b      	ldr	r3, [r7, #20]
 8003840:	429a      	cmp	r2, r3
 8003842:	f040 815a 	bne.w	8003afa <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003846:	683b      	ldr	r3, [r7, #0]
 8003848:	685b      	ldr	r3, [r3, #4]
 800384a:	f003 0303 	and.w	r3, r3, #3
 800384e:	2b01      	cmp	r3, #1
 8003850:	d005      	beq.n	800385e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003852:	683b      	ldr	r3, [r7, #0]
 8003854:	685b      	ldr	r3, [r3, #4]
 8003856:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800385a:	2b02      	cmp	r3, #2
 800385c:	d130      	bne.n	80038c0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	689b      	ldr	r3, [r3, #8]
 8003862:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003864:	69fb      	ldr	r3, [r7, #28]
 8003866:	005b      	lsls	r3, r3, #1
 8003868:	2203      	movs	r2, #3
 800386a:	fa02 f303 	lsl.w	r3, r2, r3
 800386e:	43db      	mvns	r3, r3
 8003870:	69ba      	ldr	r2, [r7, #24]
 8003872:	4013      	ands	r3, r2
 8003874:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003876:	683b      	ldr	r3, [r7, #0]
 8003878:	68da      	ldr	r2, [r3, #12]
 800387a:	69fb      	ldr	r3, [r7, #28]
 800387c:	005b      	lsls	r3, r3, #1
 800387e:	fa02 f303 	lsl.w	r3, r2, r3
 8003882:	69ba      	ldr	r2, [r7, #24]
 8003884:	4313      	orrs	r3, r2
 8003886:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	69ba      	ldr	r2, [r7, #24]
 800388c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	685b      	ldr	r3, [r3, #4]
 8003892:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003894:	2201      	movs	r2, #1
 8003896:	69fb      	ldr	r3, [r7, #28]
 8003898:	fa02 f303 	lsl.w	r3, r2, r3
 800389c:	43db      	mvns	r3, r3
 800389e:	69ba      	ldr	r2, [r7, #24]
 80038a0:	4013      	ands	r3, r2
 80038a2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80038a4:	683b      	ldr	r3, [r7, #0]
 80038a6:	685b      	ldr	r3, [r3, #4]
 80038a8:	091b      	lsrs	r3, r3, #4
 80038aa:	f003 0201 	and.w	r2, r3, #1
 80038ae:	69fb      	ldr	r3, [r7, #28]
 80038b0:	fa02 f303 	lsl.w	r3, r2, r3
 80038b4:	69ba      	ldr	r2, [r7, #24]
 80038b6:	4313      	orrs	r3, r2
 80038b8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	69ba      	ldr	r2, [r7, #24]
 80038be:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80038c0:	683b      	ldr	r3, [r7, #0]
 80038c2:	685b      	ldr	r3, [r3, #4]
 80038c4:	f003 0303 	and.w	r3, r3, #3
 80038c8:	2b03      	cmp	r3, #3
 80038ca:	d017      	beq.n	80038fc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	68db      	ldr	r3, [r3, #12]
 80038d0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80038d2:	69fb      	ldr	r3, [r7, #28]
 80038d4:	005b      	lsls	r3, r3, #1
 80038d6:	2203      	movs	r2, #3
 80038d8:	fa02 f303 	lsl.w	r3, r2, r3
 80038dc:	43db      	mvns	r3, r3
 80038de:	69ba      	ldr	r2, [r7, #24]
 80038e0:	4013      	ands	r3, r2
 80038e2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80038e4:	683b      	ldr	r3, [r7, #0]
 80038e6:	689a      	ldr	r2, [r3, #8]
 80038e8:	69fb      	ldr	r3, [r7, #28]
 80038ea:	005b      	lsls	r3, r3, #1
 80038ec:	fa02 f303 	lsl.w	r3, r2, r3
 80038f0:	69ba      	ldr	r2, [r7, #24]
 80038f2:	4313      	orrs	r3, r2
 80038f4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	69ba      	ldr	r2, [r7, #24]
 80038fa:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80038fc:	683b      	ldr	r3, [r7, #0]
 80038fe:	685b      	ldr	r3, [r3, #4]
 8003900:	f003 0303 	and.w	r3, r3, #3
 8003904:	2b02      	cmp	r3, #2
 8003906:	d123      	bne.n	8003950 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003908:	69fb      	ldr	r3, [r7, #28]
 800390a:	08da      	lsrs	r2, r3, #3
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	3208      	adds	r2, #8
 8003910:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003914:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003916:	69fb      	ldr	r3, [r7, #28]
 8003918:	f003 0307 	and.w	r3, r3, #7
 800391c:	009b      	lsls	r3, r3, #2
 800391e:	220f      	movs	r2, #15
 8003920:	fa02 f303 	lsl.w	r3, r2, r3
 8003924:	43db      	mvns	r3, r3
 8003926:	69ba      	ldr	r2, [r7, #24]
 8003928:	4013      	ands	r3, r2
 800392a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 800392c:	683b      	ldr	r3, [r7, #0]
 800392e:	691a      	ldr	r2, [r3, #16]
 8003930:	69fb      	ldr	r3, [r7, #28]
 8003932:	f003 0307 	and.w	r3, r3, #7
 8003936:	009b      	lsls	r3, r3, #2
 8003938:	fa02 f303 	lsl.w	r3, r2, r3
 800393c:	69ba      	ldr	r2, [r7, #24]
 800393e:	4313      	orrs	r3, r2
 8003940:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003942:	69fb      	ldr	r3, [r7, #28]
 8003944:	08da      	lsrs	r2, r3, #3
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	3208      	adds	r2, #8
 800394a:	69b9      	ldr	r1, [r7, #24]
 800394c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003956:	69fb      	ldr	r3, [r7, #28]
 8003958:	005b      	lsls	r3, r3, #1
 800395a:	2203      	movs	r2, #3
 800395c:	fa02 f303 	lsl.w	r3, r2, r3
 8003960:	43db      	mvns	r3, r3
 8003962:	69ba      	ldr	r2, [r7, #24]
 8003964:	4013      	ands	r3, r2
 8003966:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003968:	683b      	ldr	r3, [r7, #0]
 800396a:	685b      	ldr	r3, [r3, #4]
 800396c:	f003 0203 	and.w	r2, r3, #3
 8003970:	69fb      	ldr	r3, [r7, #28]
 8003972:	005b      	lsls	r3, r3, #1
 8003974:	fa02 f303 	lsl.w	r3, r2, r3
 8003978:	69ba      	ldr	r2, [r7, #24]
 800397a:	4313      	orrs	r3, r2
 800397c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	69ba      	ldr	r2, [r7, #24]
 8003982:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003984:	683b      	ldr	r3, [r7, #0]
 8003986:	685b      	ldr	r3, [r3, #4]
 8003988:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800398c:	2b00      	cmp	r3, #0
 800398e:	f000 80b4 	beq.w	8003afa <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003992:	2300      	movs	r3, #0
 8003994:	60fb      	str	r3, [r7, #12]
 8003996:	4b60      	ldr	r3, [pc, #384]	; (8003b18 <HAL_GPIO_Init+0x30c>)
 8003998:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800399a:	4a5f      	ldr	r2, [pc, #380]	; (8003b18 <HAL_GPIO_Init+0x30c>)
 800399c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80039a0:	6453      	str	r3, [r2, #68]	; 0x44
 80039a2:	4b5d      	ldr	r3, [pc, #372]	; (8003b18 <HAL_GPIO_Init+0x30c>)
 80039a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039a6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80039aa:	60fb      	str	r3, [r7, #12]
 80039ac:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80039ae:	4a5b      	ldr	r2, [pc, #364]	; (8003b1c <HAL_GPIO_Init+0x310>)
 80039b0:	69fb      	ldr	r3, [r7, #28]
 80039b2:	089b      	lsrs	r3, r3, #2
 80039b4:	3302      	adds	r3, #2
 80039b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80039ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80039bc:	69fb      	ldr	r3, [r7, #28]
 80039be:	f003 0303 	and.w	r3, r3, #3
 80039c2:	009b      	lsls	r3, r3, #2
 80039c4:	220f      	movs	r2, #15
 80039c6:	fa02 f303 	lsl.w	r3, r2, r3
 80039ca:	43db      	mvns	r3, r3
 80039cc:	69ba      	ldr	r2, [r7, #24]
 80039ce:	4013      	ands	r3, r2
 80039d0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	4a52      	ldr	r2, [pc, #328]	; (8003b20 <HAL_GPIO_Init+0x314>)
 80039d6:	4293      	cmp	r3, r2
 80039d8:	d02b      	beq.n	8003a32 <HAL_GPIO_Init+0x226>
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	4a51      	ldr	r2, [pc, #324]	; (8003b24 <HAL_GPIO_Init+0x318>)
 80039de:	4293      	cmp	r3, r2
 80039e0:	d025      	beq.n	8003a2e <HAL_GPIO_Init+0x222>
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	4a50      	ldr	r2, [pc, #320]	; (8003b28 <HAL_GPIO_Init+0x31c>)
 80039e6:	4293      	cmp	r3, r2
 80039e8:	d01f      	beq.n	8003a2a <HAL_GPIO_Init+0x21e>
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	4a4f      	ldr	r2, [pc, #316]	; (8003b2c <HAL_GPIO_Init+0x320>)
 80039ee:	4293      	cmp	r3, r2
 80039f0:	d019      	beq.n	8003a26 <HAL_GPIO_Init+0x21a>
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	4a4e      	ldr	r2, [pc, #312]	; (8003b30 <HAL_GPIO_Init+0x324>)
 80039f6:	4293      	cmp	r3, r2
 80039f8:	d013      	beq.n	8003a22 <HAL_GPIO_Init+0x216>
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	4a4d      	ldr	r2, [pc, #308]	; (8003b34 <HAL_GPIO_Init+0x328>)
 80039fe:	4293      	cmp	r3, r2
 8003a00:	d00d      	beq.n	8003a1e <HAL_GPIO_Init+0x212>
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	4a4c      	ldr	r2, [pc, #304]	; (8003b38 <HAL_GPIO_Init+0x32c>)
 8003a06:	4293      	cmp	r3, r2
 8003a08:	d007      	beq.n	8003a1a <HAL_GPIO_Init+0x20e>
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	4a4b      	ldr	r2, [pc, #300]	; (8003b3c <HAL_GPIO_Init+0x330>)
 8003a0e:	4293      	cmp	r3, r2
 8003a10:	d101      	bne.n	8003a16 <HAL_GPIO_Init+0x20a>
 8003a12:	2307      	movs	r3, #7
 8003a14:	e00e      	b.n	8003a34 <HAL_GPIO_Init+0x228>
 8003a16:	2308      	movs	r3, #8
 8003a18:	e00c      	b.n	8003a34 <HAL_GPIO_Init+0x228>
 8003a1a:	2306      	movs	r3, #6
 8003a1c:	e00a      	b.n	8003a34 <HAL_GPIO_Init+0x228>
 8003a1e:	2305      	movs	r3, #5
 8003a20:	e008      	b.n	8003a34 <HAL_GPIO_Init+0x228>
 8003a22:	2304      	movs	r3, #4
 8003a24:	e006      	b.n	8003a34 <HAL_GPIO_Init+0x228>
 8003a26:	2303      	movs	r3, #3
 8003a28:	e004      	b.n	8003a34 <HAL_GPIO_Init+0x228>
 8003a2a:	2302      	movs	r3, #2
 8003a2c:	e002      	b.n	8003a34 <HAL_GPIO_Init+0x228>
 8003a2e:	2301      	movs	r3, #1
 8003a30:	e000      	b.n	8003a34 <HAL_GPIO_Init+0x228>
 8003a32:	2300      	movs	r3, #0
 8003a34:	69fa      	ldr	r2, [r7, #28]
 8003a36:	f002 0203 	and.w	r2, r2, #3
 8003a3a:	0092      	lsls	r2, r2, #2
 8003a3c:	4093      	lsls	r3, r2
 8003a3e:	69ba      	ldr	r2, [r7, #24]
 8003a40:	4313      	orrs	r3, r2
 8003a42:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003a44:	4935      	ldr	r1, [pc, #212]	; (8003b1c <HAL_GPIO_Init+0x310>)
 8003a46:	69fb      	ldr	r3, [r7, #28]
 8003a48:	089b      	lsrs	r3, r3, #2
 8003a4a:	3302      	adds	r3, #2
 8003a4c:	69ba      	ldr	r2, [r7, #24]
 8003a4e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003a52:	4b3b      	ldr	r3, [pc, #236]	; (8003b40 <HAL_GPIO_Init+0x334>)
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a58:	693b      	ldr	r3, [r7, #16]
 8003a5a:	43db      	mvns	r3, r3
 8003a5c:	69ba      	ldr	r2, [r7, #24]
 8003a5e:	4013      	ands	r3, r2
 8003a60:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003a62:	683b      	ldr	r3, [r7, #0]
 8003a64:	685b      	ldr	r3, [r3, #4]
 8003a66:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d003      	beq.n	8003a76 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8003a6e:	69ba      	ldr	r2, [r7, #24]
 8003a70:	693b      	ldr	r3, [r7, #16]
 8003a72:	4313      	orrs	r3, r2
 8003a74:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003a76:	4a32      	ldr	r2, [pc, #200]	; (8003b40 <HAL_GPIO_Init+0x334>)
 8003a78:	69bb      	ldr	r3, [r7, #24]
 8003a7a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8003a7c:	4b30      	ldr	r3, [pc, #192]	; (8003b40 <HAL_GPIO_Init+0x334>)
 8003a7e:	685b      	ldr	r3, [r3, #4]
 8003a80:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003a82:	693b      	ldr	r3, [r7, #16]
 8003a84:	43db      	mvns	r3, r3
 8003a86:	69ba      	ldr	r2, [r7, #24]
 8003a88:	4013      	ands	r3, r2
 8003a8a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003a8c:	683b      	ldr	r3, [r7, #0]
 8003a8e:	685b      	ldr	r3, [r3, #4]
 8003a90:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d003      	beq.n	8003aa0 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8003a98:	69ba      	ldr	r2, [r7, #24]
 8003a9a:	693b      	ldr	r3, [r7, #16]
 8003a9c:	4313      	orrs	r3, r2
 8003a9e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003aa0:	4a27      	ldr	r2, [pc, #156]	; (8003b40 <HAL_GPIO_Init+0x334>)
 8003aa2:	69bb      	ldr	r3, [r7, #24]
 8003aa4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003aa6:	4b26      	ldr	r3, [pc, #152]	; (8003b40 <HAL_GPIO_Init+0x334>)
 8003aa8:	689b      	ldr	r3, [r3, #8]
 8003aaa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003aac:	693b      	ldr	r3, [r7, #16]
 8003aae:	43db      	mvns	r3, r3
 8003ab0:	69ba      	ldr	r2, [r7, #24]
 8003ab2:	4013      	ands	r3, r2
 8003ab4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003ab6:	683b      	ldr	r3, [r7, #0]
 8003ab8:	685b      	ldr	r3, [r3, #4]
 8003aba:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d003      	beq.n	8003aca <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8003ac2:	69ba      	ldr	r2, [r7, #24]
 8003ac4:	693b      	ldr	r3, [r7, #16]
 8003ac6:	4313      	orrs	r3, r2
 8003ac8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003aca:	4a1d      	ldr	r2, [pc, #116]	; (8003b40 <HAL_GPIO_Init+0x334>)
 8003acc:	69bb      	ldr	r3, [r7, #24]
 8003ace:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003ad0:	4b1b      	ldr	r3, [pc, #108]	; (8003b40 <HAL_GPIO_Init+0x334>)
 8003ad2:	68db      	ldr	r3, [r3, #12]
 8003ad4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003ad6:	693b      	ldr	r3, [r7, #16]
 8003ad8:	43db      	mvns	r3, r3
 8003ada:	69ba      	ldr	r2, [r7, #24]
 8003adc:	4013      	ands	r3, r2
 8003ade:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003ae0:	683b      	ldr	r3, [r7, #0]
 8003ae2:	685b      	ldr	r3, [r3, #4]
 8003ae4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d003      	beq.n	8003af4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8003aec:	69ba      	ldr	r2, [r7, #24]
 8003aee:	693b      	ldr	r3, [r7, #16]
 8003af0:	4313      	orrs	r3, r2
 8003af2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003af4:	4a12      	ldr	r2, [pc, #72]	; (8003b40 <HAL_GPIO_Init+0x334>)
 8003af6:	69bb      	ldr	r3, [r7, #24]
 8003af8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003afa:	69fb      	ldr	r3, [r7, #28]
 8003afc:	3301      	adds	r3, #1
 8003afe:	61fb      	str	r3, [r7, #28]
 8003b00:	69fb      	ldr	r3, [r7, #28]
 8003b02:	2b0f      	cmp	r3, #15
 8003b04:	f67f ae90 	bls.w	8003828 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003b08:	bf00      	nop
 8003b0a:	bf00      	nop
 8003b0c:	3724      	adds	r7, #36	; 0x24
 8003b0e:	46bd      	mov	sp, r7
 8003b10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b14:	4770      	bx	lr
 8003b16:	bf00      	nop
 8003b18:	40023800 	.word	0x40023800
 8003b1c:	40013800 	.word	0x40013800
 8003b20:	40020000 	.word	0x40020000
 8003b24:	40020400 	.word	0x40020400
 8003b28:	40020800 	.word	0x40020800
 8003b2c:	40020c00 	.word	0x40020c00
 8003b30:	40021000 	.word	0x40021000
 8003b34:	40021400 	.word	0x40021400
 8003b38:	40021800 	.word	0x40021800
 8003b3c:	40021c00 	.word	0x40021c00
 8003b40:	40013c00 	.word	0x40013c00

08003b44 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003b44:	b480      	push	{r7}
 8003b46:	b083      	sub	sp, #12
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	6078      	str	r0, [r7, #4]
 8003b4c:	460b      	mov	r3, r1
 8003b4e:	807b      	strh	r3, [r7, #2]
 8003b50:	4613      	mov	r3, r2
 8003b52:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003b54:	787b      	ldrb	r3, [r7, #1]
 8003b56:	2b00      	cmp	r3, #0
 8003b58:	d003      	beq.n	8003b62 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8003b5a:	887a      	ldrh	r2, [r7, #2]
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003b60:	e003      	b.n	8003b6a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003b62:	887b      	ldrh	r3, [r7, #2]
 8003b64:	041a      	lsls	r2, r3, #16
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	619a      	str	r2, [r3, #24]
}
 8003b6a:	bf00      	nop
 8003b6c:	370c      	adds	r7, #12
 8003b6e:	46bd      	mov	sp, r7
 8003b70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b74:	4770      	bx	lr
	...

08003b78 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003b78:	b580      	push	{r7, lr}
 8003b7a:	b086      	sub	sp, #24
 8003b7c:	af00      	add	r7, sp, #0
 8003b7e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d101      	bne.n	8003b8a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003b86:	2301      	movs	r3, #1
 8003b88:	e264      	b.n	8004054 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	681b      	ldr	r3, [r3, #0]
 8003b8e:	f003 0301 	and.w	r3, r3, #1
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d075      	beq.n	8003c82 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003b96:	4ba3      	ldr	r3, [pc, #652]	; (8003e24 <HAL_RCC_OscConfig+0x2ac>)
 8003b98:	689b      	ldr	r3, [r3, #8]
 8003b9a:	f003 030c 	and.w	r3, r3, #12
 8003b9e:	2b04      	cmp	r3, #4
 8003ba0:	d00c      	beq.n	8003bbc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003ba2:	4ba0      	ldr	r3, [pc, #640]	; (8003e24 <HAL_RCC_OscConfig+0x2ac>)
 8003ba4:	689b      	ldr	r3, [r3, #8]
 8003ba6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003baa:	2b08      	cmp	r3, #8
 8003bac:	d112      	bne.n	8003bd4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003bae:	4b9d      	ldr	r3, [pc, #628]	; (8003e24 <HAL_RCC_OscConfig+0x2ac>)
 8003bb0:	685b      	ldr	r3, [r3, #4]
 8003bb2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003bb6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003bba:	d10b      	bne.n	8003bd4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003bbc:	4b99      	ldr	r3, [pc, #612]	; (8003e24 <HAL_RCC_OscConfig+0x2ac>)
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d05b      	beq.n	8003c80 <HAL_RCC_OscConfig+0x108>
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	685b      	ldr	r3, [r3, #4]
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d157      	bne.n	8003c80 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003bd0:	2301      	movs	r3, #1
 8003bd2:	e23f      	b.n	8004054 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	685b      	ldr	r3, [r3, #4]
 8003bd8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003bdc:	d106      	bne.n	8003bec <HAL_RCC_OscConfig+0x74>
 8003bde:	4b91      	ldr	r3, [pc, #580]	; (8003e24 <HAL_RCC_OscConfig+0x2ac>)
 8003be0:	681b      	ldr	r3, [r3, #0]
 8003be2:	4a90      	ldr	r2, [pc, #576]	; (8003e24 <HAL_RCC_OscConfig+0x2ac>)
 8003be4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003be8:	6013      	str	r3, [r2, #0]
 8003bea:	e01d      	b.n	8003c28 <HAL_RCC_OscConfig+0xb0>
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	685b      	ldr	r3, [r3, #4]
 8003bf0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003bf4:	d10c      	bne.n	8003c10 <HAL_RCC_OscConfig+0x98>
 8003bf6:	4b8b      	ldr	r3, [pc, #556]	; (8003e24 <HAL_RCC_OscConfig+0x2ac>)
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	4a8a      	ldr	r2, [pc, #552]	; (8003e24 <HAL_RCC_OscConfig+0x2ac>)
 8003bfc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003c00:	6013      	str	r3, [r2, #0]
 8003c02:	4b88      	ldr	r3, [pc, #544]	; (8003e24 <HAL_RCC_OscConfig+0x2ac>)
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	4a87      	ldr	r2, [pc, #540]	; (8003e24 <HAL_RCC_OscConfig+0x2ac>)
 8003c08:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c0c:	6013      	str	r3, [r2, #0]
 8003c0e:	e00b      	b.n	8003c28 <HAL_RCC_OscConfig+0xb0>
 8003c10:	4b84      	ldr	r3, [pc, #528]	; (8003e24 <HAL_RCC_OscConfig+0x2ac>)
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	4a83      	ldr	r2, [pc, #524]	; (8003e24 <HAL_RCC_OscConfig+0x2ac>)
 8003c16:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003c1a:	6013      	str	r3, [r2, #0]
 8003c1c:	4b81      	ldr	r3, [pc, #516]	; (8003e24 <HAL_RCC_OscConfig+0x2ac>)
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	4a80      	ldr	r2, [pc, #512]	; (8003e24 <HAL_RCC_OscConfig+0x2ac>)
 8003c22:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003c26:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	685b      	ldr	r3, [r3, #4]
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	d013      	beq.n	8003c58 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c30:	f7ff fcaa 	bl	8003588 <HAL_GetTick>
 8003c34:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c36:	e008      	b.n	8003c4a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003c38:	f7ff fca6 	bl	8003588 <HAL_GetTick>
 8003c3c:	4602      	mov	r2, r0
 8003c3e:	693b      	ldr	r3, [r7, #16]
 8003c40:	1ad3      	subs	r3, r2, r3
 8003c42:	2b64      	cmp	r3, #100	; 0x64
 8003c44:	d901      	bls.n	8003c4a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003c46:	2303      	movs	r3, #3
 8003c48:	e204      	b.n	8004054 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003c4a:	4b76      	ldr	r3, [pc, #472]	; (8003e24 <HAL_RCC_OscConfig+0x2ac>)
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d0f0      	beq.n	8003c38 <HAL_RCC_OscConfig+0xc0>
 8003c56:	e014      	b.n	8003c82 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c58:	f7ff fc96 	bl	8003588 <HAL_GetTick>
 8003c5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c5e:	e008      	b.n	8003c72 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003c60:	f7ff fc92 	bl	8003588 <HAL_GetTick>
 8003c64:	4602      	mov	r2, r0
 8003c66:	693b      	ldr	r3, [r7, #16]
 8003c68:	1ad3      	subs	r3, r2, r3
 8003c6a:	2b64      	cmp	r3, #100	; 0x64
 8003c6c:	d901      	bls.n	8003c72 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003c6e:	2303      	movs	r3, #3
 8003c70:	e1f0      	b.n	8004054 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003c72:	4b6c      	ldr	r3, [pc, #432]	; (8003e24 <HAL_RCC_OscConfig+0x2ac>)
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d1f0      	bne.n	8003c60 <HAL_RCC_OscConfig+0xe8>
 8003c7e:	e000      	b.n	8003c82 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003c80:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f003 0302 	and.w	r3, r3, #2
 8003c8a:	2b00      	cmp	r3, #0
 8003c8c:	d063      	beq.n	8003d56 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003c8e:	4b65      	ldr	r3, [pc, #404]	; (8003e24 <HAL_RCC_OscConfig+0x2ac>)
 8003c90:	689b      	ldr	r3, [r3, #8]
 8003c92:	f003 030c 	and.w	r3, r3, #12
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d00b      	beq.n	8003cb2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003c9a:	4b62      	ldr	r3, [pc, #392]	; (8003e24 <HAL_RCC_OscConfig+0x2ac>)
 8003c9c:	689b      	ldr	r3, [r3, #8]
 8003c9e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003ca2:	2b08      	cmp	r3, #8
 8003ca4:	d11c      	bne.n	8003ce0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003ca6:	4b5f      	ldr	r3, [pc, #380]	; (8003e24 <HAL_RCC_OscConfig+0x2ac>)
 8003ca8:	685b      	ldr	r3, [r3, #4]
 8003caa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003cae:	2b00      	cmp	r3, #0
 8003cb0:	d116      	bne.n	8003ce0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003cb2:	4b5c      	ldr	r3, [pc, #368]	; (8003e24 <HAL_RCC_OscConfig+0x2ac>)
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	f003 0302 	and.w	r3, r3, #2
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d005      	beq.n	8003cca <HAL_RCC_OscConfig+0x152>
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	68db      	ldr	r3, [r3, #12]
 8003cc2:	2b01      	cmp	r3, #1
 8003cc4:	d001      	beq.n	8003cca <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003cc6:	2301      	movs	r3, #1
 8003cc8:	e1c4      	b.n	8004054 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003cca:	4b56      	ldr	r3, [pc, #344]	; (8003e24 <HAL_RCC_OscConfig+0x2ac>)
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	691b      	ldr	r3, [r3, #16]
 8003cd6:	00db      	lsls	r3, r3, #3
 8003cd8:	4952      	ldr	r1, [pc, #328]	; (8003e24 <HAL_RCC_OscConfig+0x2ac>)
 8003cda:	4313      	orrs	r3, r2
 8003cdc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003cde:	e03a      	b.n	8003d56 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	68db      	ldr	r3, [r3, #12]
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	d020      	beq.n	8003d2a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003ce8:	4b4f      	ldr	r3, [pc, #316]	; (8003e28 <HAL_RCC_OscConfig+0x2b0>)
 8003cea:	2201      	movs	r2, #1
 8003cec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003cee:	f7ff fc4b 	bl	8003588 <HAL_GetTick>
 8003cf2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003cf4:	e008      	b.n	8003d08 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003cf6:	f7ff fc47 	bl	8003588 <HAL_GetTick>
 8003cfa:	4602      	mov	r2, r0
 8003cfc:	693b      	ldr	r3, [r7, #16]
 8003cfe:	1ad3      	subs	r3, r2, r3
 8003d00:	2b02      	cmp	r3, #2
 8003d02:	d901      	bls.n	8003d08 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003d04:	2303      	movs	r3, #3
 8003d06:	e1a5      	b.n	8004054 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d08:	4b46      	ldr	r3, [pc, #280]	; (8003e24 <HAL_RCC_OscConfig+0x2ac>)
 8003d0a:	681b      	ldr	r3, [r3, #0]
 8003d0c:	f003 0302 	and.w	r3, r3, #2
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	d0f0      	beq.n	8003cf6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003d14:	4b43      	ldr	r3, [pc, #268]	; (8003e24 <HAL_RCC_OscConfig+0x2ac>)
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	691b      	ldr	r3, [r3, #16]
 8003d20:	00db      	lsls	r3, r3, #3
 8003d22:	4940      	ldr	r1, [pc, #256]	; (8003e24 <HAL_RCC_OscConfig+0x2ac>)
 8003d24:	4313      	orrs	r3, r2
 8003d26:	600b      	str	r3, [r1, #0]
 8003d28:	e015      	b.n	8003d56 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003d2a:	4b3f      	ldr	r3, [pc, #252]	; (8003e28 <HAL_RCC_OscConfig+0x2b0>)
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d30:	f7ff fc2a 	bl	8003588 <HAL_GetTick>
 8003d34:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d36:	e008      	b.n	8003d4a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003d38:	f7ff fc26 	bl	8003588 <HAL_GetTick>
 8003d3c:	4602      	mov	r2, r0
 8003d3e:	693b      	ldr	r3, [r7, #16]
 8003d40:	1ad3      	subs	r3, r2, r3
 8003d42:	2b02      	cmp	r3, #2
 8003d44:	d901      	bls.n	8003d4a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003d46:	2303      	movs	r3, #3
 8003d48:	e184      	b.n	8004054 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003d4a:	4b36      	ldr	r3, [pc, #216]	; (8003e24 <HAL_RCC_OscConfig+0x2ac>)
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	f003 0302 	and.w	r3, r3, #2
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d1f0      	bne.n	8003d38 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	f003 0308 	and.w	r3, r3, #8
 8003d5e:	2b00      	cmp	r3, #0
 8003d60:	d030      	beq.n	8003dc4 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003d62:	687b      	ldr	r3, [r7, #4]
 8003d64:	695b      	ldr	r3, [r3, #20]
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d016      	beq.n	8003d98 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003d6a:	4b30      	ldr	r3, [pc, #192]	; (8003e2c <HAL_RCC_OscConfig+0x2b4>)
 8003d6c:	2201      	movs	r2, #1
 8003d6e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003d70:	f7ff fc0a 	bl	8003588 <HAL_GetTick>
 8003d74:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d76:	e008      	b.n	8003d8a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003d78:	f7ff fc06 	bl	8003588 <HAL_GetTick>
 8003d7c:	4602      	mov	r2, r0
 8003d7e:	693b      	ldr	r3, [r7, #16]
 8003d80:	1ad3      	subs	r3, r2, r3
 8003d82:	2b02      	cmp	r3, #2
 8003d84:	d901      	bls.n	8003d8a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003d86:	2303      	movs	r3, #3
 8003d88:	e164      	b.n	8004054 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003d8a:	4b26      	ldr	r3, [pc, #152]	; (8003e24 <HAL_RCC_OscConfig+0x2ac>)
 8003d8c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003d8e:	f003 0302 	and.w	r3, r3, #2
 8003d92:	2b00      	cmp	r3, #0
 8003d94:	d0f0      	beq.n	8003d78 <HAL_RCC_OscConfig+0x200>
 8003d96:	e015      	b.n	8003dc4 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003d98:	4b24      	ldr	r3, [pc, #144]	; (8003e2c <HAL_RCC_OscConfig+0x2b4>)
 8003d9a:	2200      	movs	r2, #0
 8003d9c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d9e:	f7ff fbf3 	bl	8003588 <HAL_GetTick>
 8003da2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003da4:	e008      	b.n	8003db8 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003da6:	f7ff fbef 	bl	8003588 <HAL_GetTick>
 8003daa:	4602      	mov	r2, r0
 8003dac:	693b      	ldr	r3, [r7, #16]
 8003dae:	1ad3      	subs	r3, r2, r3
 8003db0:	2b02      	cmp	r3, #2
 8003db2:	d901      	bls.n	8003db8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8003db4:	2303      	movs	r3, #3
 8003db6:	e14d      	b.n	8004054 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003db8:	4b1a      	ldr	r3, [pc, #104]	; (8003e24 <HAL_RCC_OscConfig+0x2ac>)
 8003dba:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003dbc:	f003 0302 	and.w	r3, r3, #2
 8003dc0:	2b00      	cmp	r3, #0
 8003dc2:	d1f0      	bne.n	8003da6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f003 0304 	and.w	r3, r3, #4
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	f000 80a0 	beq.w	8003f12 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003dd2:	2300      	movs	r3, #0
 8003dd4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003dd6:	4b13      	ldr	r3, [pc, #76]	; (8003e24 <HAL_RCC_OscConfig+0x2ac>)
 8003dd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dda:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d10f      	bne.n	8003e02 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003de2:	2300      	movs	r3, #0
 8003de4:	60bb      	str	r3, [r7, #8]
 8003de6:	4b0f      	ldr	r3, [pc, #60]	; (8003e24 <HAL_RCC_OscConfig+0x2ac>)
 8003de8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dea:	4a0e      	ldr	r2, [pc, #56]	; (8003e24 <HAL_RCC_OscConfig+0x2ac>)
 8003dec:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003df0:	6413      	str	r3, [r2, #64]	; 0x40
 8003df2:	4b0c      	ldr	r3, [pc, #48]	; (8003e24 <HAL_RCC_OscConfig+0x2ac>)
 8003df4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003df6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003dfa:	60bb      	str	r3, [r7, #8]
 8003dfc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003dfe:	2301      	movs	r3, #1
 8003e00:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e02:	4b0b      	ldr	r3, [pc, #44]	; (8003e30 <HAL_RCC_OscConfig+0x2b8>)
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d121      	bne.n	8003e52 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003e0e:	4b08      	ldr	r3, [pc, #32]	; (8003e30 <HAL_RCC_OscConfig+0x2b8>)
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	4a07      	ldr	r2, [pc, #28]	; (8003e30 <HAL_RCC_OscConfig+0x2b8>)
 8003e14:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003e18:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003e1a:	f7ff fbb5 	bl	8003588 <HAL_GetTick>
 8003e1e:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e20:	e011      	b.n	8003e46 <HAL_RCC_OscConfig+0x2ce>
 8003e22:	bf00      	nop
 8003e24:	40023800 	.word	0x40023800
 8003e28:	42470000 	.word	0x42470000
 8003e2c:	42470e80 	.word	0x42470e80
 8003e30:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003e34:	f7ff fba8 	bl	8003588 <HAL_GetTick>
 8003e38:	4602      	mov	r2, r0
 8003e3a:	693b      	ldr	r3, [r7, #16]
 8003e3c:	1ad3      	subs	r3, r2, r3
 8003e3e:	2b02      	cmp	r3, #2
 8003e40:	d901      	bls.n	8003e46 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8003e42:	2303      	movs	r3, #3
 8003e44:	e106      	b.n	8004054 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003e46:	4b85      	ldr	r3, [pc, #532]	; (800405c <HAL_RCC_OscConfig+0x4e4>)
 8003e48:	681b      	ldr	r3, [r3, #0]
 8003e4a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003e4e:	2b00      	cmp	r3, #0
 8003e50:	d0f0      	beq.n	8003e34 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	689b      	ldr	r3, [r3, #8]
 8003e56:	2b01      	cmp	r3, #1
 8003e58:	d106      	bne.n	8003e68 <HAL_RCC_OscConfig+0x2f0>
 8003e5a:	4b81      	ldr	r3, [pc, #516]	; (8004060 <HAL_RCC_OscConfig+0x4e8>)
 8003e5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e5e:	4a80      	ldr	r2, [pc, #512]	; (8004060 <HAL_RCC_OscConfig+0x4e8>)
 8003e60:	f043 0301 	orr.w	r3, r3, #1
 8003e64:	6713      	str	r3, [r2, #112]	; 0x70
 8003e66:	e01c      	b.n	8003ea2 <HAL_RCC_OscConfig+0x32a>
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	689b      	ldr	r3, [r3, #8]
 8003e6c:	2b05      	cmp	r3, #5
 8003e6e:	d10c      	bne.n	8003e8a <HAL_RCC_OscConfig+0x312>
 8003e70:	4b7b      	ldr	r3, [pc, #492]	; (8004060 <HAL_RCC_OscConfig+0x4e8>)
 8003e72:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e74:	4a7a      	ldr	r2, [pc, #488]	; (8004060 <HAL_RCC_OscConfig+0x4e8>)
 8003e76:	f043 0304 	orr.w	r3, r3, #4
 8003e7a:	6713      	str	r3, [r2, #112]	; 0x70
 8003e7c:	4b78      	ldr	r3, [pc, #480]	; (8004060 <HAL_RCC_OscConfig+0x4e8>)
 8003e7e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e80:	4a77      	ldr	r2, [pc, #476]	; (8004060 <HAL_RCC_OscConfig+0x4e8>)
 8003e82:	f043 0301 	orr.w	r3, r3, #1
 8003e86:	6713      	str	r3, [r2, #112]	; 0x70
 8003e88:	e00b      	b.n	8003ea2 <HAL_RCC_OscConfig+0x32a>
 8003e8a:	4b75      	ldr	r3, [pc, #468]	; (8004060 <HAL_RCC_OscConfig+0x4e8>)
 8003e8c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e8e:	4a74      	ldr	r2, [pc, #464]	; (8004060 <HAL_RCC_OscConfig+0x4e8>)
 8003e90:	f023 0301 	bic.w	r3, r3, #1
 8003e94:	6713      	str	r3, [r2, #112]	; 0x70
 8003e96:	4b72      	ldr	r3, [pc, #456]	; (8004060 <HAL_RCC_OscConfig+0x4e8>)
 8003e98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003e9a:	4a71      	ldr	r2, [pc, #452]	; (8004060 <HAL_RCC_OscConfig+0x4e8>)
 8003e9c:	f023 0304 	bic.w	r3, r3, #4
 8003ea0:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	689b      	ldr	r3, [r3, #8]
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d015      	beq.n	8003ed6 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003eaa:	f7ff fb6d 	bl	8003588 <HAL_GetTick>
 8003eae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003eb0:	e00a      	b.n	8003ec8 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003eb2:	f7ff fb69 	bl	8003588 <HAL_GetTick>
 8003eb6:	4602      	mov	r2, r0
 8003eb8:	693b      	ldr	r3, [r7, #16]
 8003eba:	1ad3      	subs	r3, r2, r3
 8003ebc:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ec0:	4293      	cmp	r3, r2
 8003ec2:	d901      	bls.n	8003ec8 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8003ec4:	2303      	movs	r3, #3
 8003ec6:	e0c5      	b.n	8004054 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ec8:	4b65      	ldr	r3, [pc, #404]	; (8004060 <HAL_RCC_OscConfig+0x4e8>)
 8003eca:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ecc:	f003 0302 	and.w	r3, r3, #2
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d0ee      	beq.n	8003eb2 <HAL_RCC_OscConfig+0x33a>
 8003ed4:	e014      	b.n	8003f00 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ed6:	f7ff fb57 	bl	8003588 <HAL_GetTick>
 8003eda:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003edc:	e00a      	b.n	8003ef4 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003ede:	f7ff fb53 	bl	8003588 <HAL_GetTick>
 8003ee2:	4602      	mov	r2, r0
 8003ee4:	693b      	ldr	r3, [r7, #16]
 8003ee6:	1ad3      	subs	r3, r2, r3
 8003ee8:	f241 3288 	movw	r2, #5000	; 0x1388
 8003eec:	4293      	cmp	r3, r2
 8003eee:	d901      	bls.n	8003ef4 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8003ef0:	2303      	movs	r3, #3
 8003ef2:	e0af      	b.n	8004054 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003ef4:	4b5a      	ldr	r3, [pc, #360]	; (8004060 <HAL_RCC_OscConfig+0x4e8>)
 8003ef6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ef8:	f003 0302 	and.w	r3, r3, #2
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d1ee      	bne.n	8003ede <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003f00:	7dfb      	ldrb	r3, [r7, #23]
 8003f02:	2b01      	cmp	r3, #1
 8003f04:	d105      	bne.n	8003f12 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003f06:	4b56      	ldr	r3, [pc, #344]	; (8004060 <HAL_RCC_OscConfig+0x4e8>)
 8003f08:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f0a:	4a55      	ldr	r2, [pc, #340]	; (8004060 <HAL_RCC_OscConfig+0x4e8>)
 8003f0c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003f10:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	699b      	ldr	r3, [r3, #24]
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	f000 809b 	beq.w	8004052 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003f1c:	4b50      	ldr	r3, [pc, #320]	; (8004060 <HAL_RCC_OscConfig+0x4e8>)
 8003f1e:	689b      	ldr	r3, [r3, #8]
 8003f20:	f003 030c 	and.w	r3, r3, #12
 8003f24:	2b08      	cmp	r3, #8
 8003f26:	d05c      	beq.n	8003fe2 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	699b      	ldr	r3, [r3, #24]
 8003f2c:	2b02      	cmp	r3, #2
 8003f2e:	d141      	bne.n	8003fb4 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003f30:	4b4c      	ldr	r3, [pc, #304]	; (8004064 <HAL_RCC_OscConfig+0x4ec>)
 8003f32:	2200      	movs	r2, #0
 8003f34:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f36:	f7ff fb27 	bl	8003588 <HAL_GetTick>
 8003f3a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f3c:	e008      	b.n	8003f50 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003f3e:	f7ff fb23 	bl	8003588 <HAL_GetTick>
 8003f42:	4602      	mov	r2, r0
 8003f44:	693b      	ldr	r3, [r7, #16]
 8003f46:	1ad3      	subs	r3, r2, r3
 8003f48:	2b02      	cmp	r3, #2
 8003f4a:	d901      	bls.n	8003f50 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8003f4c:	2303      	movs	r3, #3
 8003f4e:	e081      	b.n	8004054 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003f50:	4b43      	ldr	r3, [pc, #268]	; (8004060 <HAL_RCC_OscConfig+0x4e8>)
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f58:	2b00      	cmp	r3, #0
 8003f5a:	d1f0      	bne.n	8003f3e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	69da      	ldr	r2, [r3, #28]
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	6a1b      	ldr	r3, [r3, #32]
 8003f64:	431a      	orrs	r2, r3
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f6a:	019b      	lsls	r3, r3, #6
 8003f6c:	431a      	orrs	r2, r3
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003f72:	085b      	lsrs	r3, r3, #1
 8003f74:	3b01      	subs	r3, #1
 8003f76:	041b      	lsls	r3, r3, #16
 8003f78:	431a      	orrs	r2, r3
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003f7e:	061b      	lsls	r3, r3, #24
 8003f80:	4937      	ldr	r1, [pc, #220]	; (8004060 <HAL_RCC_OscConfig+0x4e8>)
 8003f82:	4313      	orrs	r3, r2
 8003f84:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003f86:	4b37      	ldr	r3, [pc, #220]	; (8004064 <HAL_RCC_OscConfig+0x4ec>)
 8003f88:	2201      	movs	r2, #1
 8003f8a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f8c:	f7ff fafc 	bl	8003588 <HAL_GetTick>
 8003f90:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f92:	e008      	b.n	8003fa6 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003f94:	f7ff faf8 	bl	8003588 <HAL_GetTick>
 8003f98:	4602      	mov	r2, r0
 8003f9a:	693b      	ldr	r3, [r7, #16]
 8003f9c:	1ad3      	subs	r3, r2, r3
 8003f9e:	2b02      	cmp	r3, #2
 8003fa0:	d901      	bls.n	8003fa6 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8003fa2:	2303      	movs	r3, #3
 8003fa4:	e056      	b.n	8004054 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003fa6:	4b2e      	ldr	r3, [pc, #184]	; (8004060 <HAL_RCC_OscConfig+0x4e8>)
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d0f0      	beq.n	8003f94 <HAL_RCC_OscConfig+0x41c>
 8003fb2:	e04e      	b.n	8004052 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003fb4:	4b2b      	ldr	r3, [pc, #172]	; (8004064 <HAL_RCC_OscConfig+0x4ec>)
 8003fb6:	2200      	movs	r2, #0
 8003fb8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003fba:	f7ff fae5 	bl	8003588 <HAL_GetTick>
 8003fbe:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003fc0:	e008      	b.n	8003fd4 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003fc2:	f7ff fae1 	bl	8003588 <HAL_GetTick>
 8003fc6:	4602      	mov	r2, r0
 8003fc8:	693b      	ldr	r3, [r7, #16]
 8003fca:	1ad3      	subs	r3, r2, r3
 8003fcc:	2b02      	cmp	r3, #2
 8003fce:	d901      	bls.n	8003fd4 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8003fd0:	2303      	movs	r3, #3
 8003fd2:	e03f      	b.n	8004054 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003fd4:	4b22      	ldr	r3, [pc, #136]	; (8004060 <HAL_RCC_OscConfig+0x4e8>)
 8003fd6:	681b      	ldr	r3, [r3, #0]
 8003fd8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d1f0      	bne.n	8003fc2 <HAL_RCC_OscConfig+0x44a>
 8003fe0:	e037      	b.n	8004052 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	699b      	ldr	r3, [r3, #24]
 8003fe6:	2b01      	cmp	r3, #1
 8003fe8:	d101      	bne.n	8003fee <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8003fea:	2301      	movs	r3, #1
 8003fec:	e032      	b.n	8004054 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003fee:	4b1c      	ldr	r3, [pc, #112]	; (8004060 <HAL_RCC_OscConfig+0x4e8>)
 8003ff0:	685b      	ldr	r3, [r3, #4]
 8003ff2:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	699b      	ldr	r3, [r3, #24]
 8003ff8:	2b01      	cmp	r3, #1
 8003ffa:	d028      	beq.n	800404e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ffc:	68fb      	ldr	r3, [r7, #12]
 8003ffe:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004006:	429a      	cmp	r2, r3
 8004008:	d121      	bne.n	800404e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004014:	429a      	cmp	r2, r3
 8004016:	d11a      	bne.n	800404e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004018:	68fa      	ldr	r2, [r7, #12]
 800401a:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800401e:	4013      	ands	r3, r2
 8004020:	687a      	ldr	r2, [r7, #4]
 8004022:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8004024:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004026:	4293      	cmp	r3, r2
 8004028:	d111      	bne.n	800404e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800402a:	68fb      	ldr	r3, [r7, #12]
 800402c:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004034:	085b      	lsrs	r3, r3, #1
 8004036:	3b01      	subs	r3, #1
 8004038:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800403a:	429a      	cmp	r2, r3
 800403c:	d107      	bne.n	800404e <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8004044:	687b      	ldr	r3, [r7, #4]
 8004046:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004048:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800404a:	429a      	cmp	r2, r3
 800404c:	d001      	beq.n	8004052 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 800404e:	2301      	movs	r3, #1
 8004050:	e000      	b.n	8004054 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8004052:	2300      	movs	r3, #0
}
 8004054:	4618      	mov	r0, r3
 8004056:	3718      	adds	r7, #24
 8004058:	46bd      	mov	sp, r7
 800405a:	bd80      	pop	{r7, pc}
 800405c:	40007000 	.word	0x40007000
 8004060:	40023800 	.word	0x40023800
 8004064:	42470060 	.word	0x42470060

08004068 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004068:	b580      	push	{r7, lr}
 800406a:	b084      	sub	sp, #16
 800406c:	af00      	add	r7, sp, #0
 800406e:	6078      	str	r0, [r7, #4]
 8004070:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	2b00      	cmp	r3, #0
 8004076:	d101      	bne.n	800407c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8004078:	2301      	movs	r3, #1
 800407a:	e0cc      	b.n	8004216 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 800407c:	4b68      	ldr	r3, [pc, #416]	; (8004220 <HAL_RCC_ClockConfig+0x1b8>)
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	f003 0307 	and.w	r3, r3, #7
 8004084:	683a      	ldr	r2, [r7, #0]
 8004086:	429a      	cmp	r2, r3
 8004088:	d90c      	bls.n	80040a4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800408a:	4b65      	ldr	r3, [pc, #404]	; (8004220 <HAL_RCC_ClockConfig+0x1b8>)
 800408c:	683a      	ldr	r2, [r7, #0]
 800408e:	b2d2      	uxtb	r2, r2
 8004090:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004092:	4b63      	ldr	r3, [pc, #396]	; (8004220 <HAL_RCC_ClockConfig+0x1b8>)
 8004094:	681b      	ldr	r3, [r3, #0]
 8004096:	f003 0307 	and.w	r3, r3, #7
 800409a:	683a      	ldr	r2, [r7, #0]
 800409c:	429a      	cmp	r2, r3
 800409e:	d001      	beq.n	80040a4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80040a0:	2301      	movs	r3, #1
 80040a2:	e0b8      	b.n	8004216 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	681b      	ldr	r3, [r3, #0]
 80040a8:	f003 0302 	and.w	r3, r3, #2
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d020      	beq.n	80040f2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f003 0304 	and.w	r3, r3, #4
 80040b8:	2b00      	cmp	r3, #0
 80040ba:	d005      	beq.n	80040c8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80040bc:	4b59      	ldr	r3, [pc, #356]	; (8004224 <HAL_RCC_ClockConfig+0x1bc>)
 80040be:	689b      	ldr	r3, [r3, #8]
 80040c0:	4a58      	ldr	r2, [pc, #352]	; (8004224 <HAL_RCC_ClockConfig+0x1bc>)
 80040c2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80040c6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80040c8:	687b      	ldr	r3, [r7, #4]
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	f003 0308 	and.w	r3, r3, #8
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d005      	beq.n	80040e0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80040d4:	4b53      	ldr	r3, [pc, #332]	; (8004224 <HAL_RCC_ClockConfig+0x1bc>)
 80040d6:	689b      	ldr	r3, [r3, #8]
 80040d8:	4a52      	ldr	r2, [pc, #328]	; (8004224 <HAL_RCC_ClockConfig+0x1bc>)
 80040da:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80040de:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80040e0:	4b50      	ldr	r3, [pc, #320]	; (8004224 <HAL_RCC_ClockConfig+0x1bc>)
 80040e2:	689b      	ldr	r3, [r3, #8]
 80040e4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	689b      	ldr	r3, [r3, #8]
 80040ec:	494d      	ldr	r1, [pc, #308]	; (8004224 <HAL_RCC_ClockConfig+0x1bc>)
 80040ee:	4313      	orrs	r3, r2
 80040f0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	f003 0301 	and.w	r3, r3, #1
 80040fa:	2b00      	cmp	r3, #0
 80040fc:	d044      	beq.n	8004188 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	685b      	ldr	r3, [r3, #4]
 8004102:	2b01      	cmp	r3, #1
 8004104:	d107      	bne.n	8004116 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004106:	4b47      	ldr	r3, [pc, #284]	; (8004224 <HAL_RCC_ClockConfig+0x1bc>)
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800410e:	2b00      	cmp	r3, #0
 8004110:	d119      	bne.n	8004146 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004112:	2301      	movs	r3, #1
 8004114:	e07f      	b.n	8004216 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	685b      	ldr	r3, [r3, #4]
 800411a:	2b02      	cmp	r3, #2
 800411c:	d003      	beq.n	8004126 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004122:	2b03      	cmp	r3, #3
 8004124:	d107      	bne.n	8004136 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004126:	4b3f      	ldr	r3, [pc, #252]	; (8004224 <HAL_RCC_ClockConfig+0x1bc>)
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800412e:	2b00      	cmp	r3, #0
 8004130:	d109      	bne.n	8004146 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004132:	2301      	movs	r3, #1
 8004134:	e06f      	b.n	8004216 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004136:	4b3b      	ldr	r3, [pc, #236]	; (8004224 <HAL_RCC_ClockConfig+0x1bc>)
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	f003 0302 	and.w	r3, r3, #2
 800413e:	2b00      	cmp	r3, #0
 8004140:	d101      	bne.n	8004146 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004142:	2301      	movs	r3, #1
 8004144:	e067      	b.n	8004216 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004146:	4b37      	ldr	r3, [pc, #220]	; (8004224 <HAL_RCC_ClockConfig+0x1bc>)
 8004148:	689b      	ldr	r3, [r3, #8]
 800414a:	f023 0203 	bic.w	r2, r3, #3
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	685b      	ldr	r3, [r3, #4]
 8004152:	4934      	ldr	r1, [pc, #208]	; (8004224 <HAL_RCC_ClockConfig+0x1bc>)
 8004154:	4313      	orrs	r3, r2
 8004156:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8004158:	f7ff fa16 	bl	8003588 <HAL_GetTick>
 800415c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800415e:	e00a      	b.n	8004176 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004160:	f7ff fa12 	bl	8003588 <HAL_GetTick>
 8004164:	4602      	mov	r2, r0
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	1ad3      	subs	r3, r2, r3
 800416a:	f241 3288 	movw	r2, #5000	; 0x1388
 800416e:	4293      	cmp	r3, r2
 8004170:	d901      	bls.n	8004176 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004172:	2303      	movs	r3, #3
 8004174:	e04f      	b.n	8004216 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004176:	4b2b      	ldr	r3, [pc, #172]	; (8004224 <HAL_RCC_ClockConfig+0x1bc>)
 8004178:	689b      	ldr	r3, [r3, #8]
 800417a:	f003 020c 	and.w	r2, r3, #12
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	685b      	ldr	r3, [r3, #4]
 8004182:	009b      	lsls	r3, r3, #2
 8004184:	429a      	cmp	r2, r3
 8004186:	d1eb      	bne.n	8004160 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004188:	4b25      	ldr	r3, [pc, #148]	; (8004220 <HAL_RCC_ClockConfig+0x1b8>)
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	f003 0307 	and.w	r3, r3, #7
 8004190:	683a      	ldr	r2, [r7, #0]
 8004192:	429a      	cmp	r2, r3
 8004194:	d20c      	bcs.n	80041b0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004196:	4b22      	ldr	r3, [pc, #136]	; (8004220 <HAL_RCC_ClockConfig+0x1b8>)
 8004198:	683a      	ldr	r2, [r7, #0]
 800419a:	b2d2      	uxtb	r2, r2
 800419c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800419e:	4b20      	ldr	r3, [pc, #128]	; (8004220 <HAL_RCC_ClockConfig+0x1b8>)
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	f003 0307 	and.w	r3, r3, #7
 80041a6:	683a      	ldr	r2, [r7, #0]
 80041a8:	429a      	cmp	r2, r3
 80041aa:	d001      	beq.n	80041b0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80041ac:	2301      	movs	r3, #1
 80041ae:	e032      	b.n	8004216 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80041b0:	687b      	ldr	r3, [r7, #4]
 80041b2:	681b      	ldr	r3, [r3, #0]
 80041b4:	f003 0304 	and.w	r3, r3, #4
 80041b8:	2b00      	cmp	r3, #0
 80041ba:	d008      	beq.n	80041ce <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80041bc:	4b19      	ldr	r3, [pc, #100]	; (8004224 <HAL_RCC_ClockConfig+0x1bc>)
 80041be:	689b      	ldr	r3, [r3, #8]
 80041c0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80041c4:	687b      	ldr	r3, [r7, #4]
 80041c6:	68db      	ldr	r3, [r3, #12]
 80041c8:	4916      	ldr	r1, [pc, #88]	; (8004224 <HAL_RCC_ClockConfig+0x1bc>)
 80041ca:	4313      	orrs	r3, r2
 80041cc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f003 0308 	and.w	r3, r3, #8
 80041d6:	2b00      	cmp	r3, #0
 80041d8:	d009      	beq.n	80041ee <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80041da:	4b12      	ldr	r3, [pc, #72]	; (8004224 <HAL_RCC_ClockConfig+0x1bc>)
 80041dc:	689b      	ldr	r3, [r3, #8]
 80041de:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	691b      	ldr	r3, [r3, #16]
 80041e6:	00db      	lsls	r3, r3, #3
 80041e8:	490e      	ldr	r1, [pc, #56]	; (8004224 <HAL_RCC_ClockConfig+0x1bc>)
 80041ea:	4313      	orrs	r3, r2
 80041ec:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80041ee:	f000 f821 	bl	8004234 <HAL_RCC_GetSysClockFreq>
 80041f2:	4602      	mov	r2, r0
 80041f4:	4b0b      	ldr	r3, [pc, #44]	; (8004224 <HAL_RCC_ClockConfig+0x1bc>)
 80041f6:	689b      	ldr	r3, [r3, #8]
 80041f8:	091b      	lsrs	r3, r3, #4
 80041fa:	f003 030f 	and.w	r3, r3, #15
 80041fe:	490a      	ldr	r1, [pc, #40]	; (8004228 <HAL_RCC_ClockConfig+0x1c0>)
 8004200:	5ccb      	ldrb	r3, [r1, r3]
 8004202:	fa22 f303 	lsr.w	r3, r2, r3
 8004206:	4a09      	ldr	r2, [pc, #36]	; (800422c <HAL_RCC_ClockConfig+0x1c4>)
 8004208:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800420a:	4b09      	ldr	r3, [pc, #36]	; (8004230 <HAL_RCC_ClockConfig+0x1c8>)
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	4618      	mov	r0, r3
 8004210:	f7ff f976 	bl	8003500 <HAL_InitTick>

  return HAL_OK;
 8004214:	2300      	movs	r3, #0
}
 8004216:	4618      	mov	r0, r3
 8004218:	3710      	adds	r7, #16
 800421a:	46bd      	mov	sp, r7
 800421c:	bd80      	pop	{r7, pc}
 800421e:	bf00      	nop
 8004220:	40023c00 	.word	0x40023c00
 8004224:	40023800 	.word	0x40023800
 8004228:	08009b48 	.word	0x08009b48
 800422c:	20000024 	.word	0x20000024
 8004230:	20000028 	.word	0x20000028

08004234 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004234:	b5b0      	push	{r4, r5, r7, lr}
 8004236:	b084      	sub	sp, #16
 8004238:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800423a:	2100      	movs	r1, #0
 800423c:	6079      	str	r1, [r7, #4]
 800423e:	2100      	movs	r1, #0
 8004240:	60f9      	str	r1, [r7, #12]
 8004242:	2100      	movs	r1, #0
 8004244:	6039      	str	r1, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8004246:	2100      	movs	r1, #0
 8004248:	60b9      	str	r1, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800424a:	4952      	ldr	r1, [pc, #328]	; (8004394 <HAL_RCC_GetSysClockFreq+0x160>)
 800424c:	6889      	ldr	r1, [r1, #8]
 800424e:	f001 010c 	and.w	r1, r1, #12
 8004252:	2908      	cmp	r1, #8
 8004254:	d00d      	beq.n	8004272 <HAL_RCC_GetSysClockFreq+0x3e>
 8004256:	2908      	cmp	r1, #8
 8004258:	f200 8094 	bhi.w	8004384 <HAL_RCC_GetSysClockFreq+0x150>
 800425c:	2900      	cmp	r1, #0
 800425e:	d002      	beq.n	8004266 <HAL_RCC_GetSysClockFreq+0x32>
 8004260:	2904      	cmp	r1, #4
 8004262:	d003      	beq.n	800426c <HAL_RCC_GetSysClockFreq+0x38>
 8004264:	e08e      	b.n	8004384 <HAL_RCC_GetSysClockFreq+0x150>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004266:	4b4c      	ldr	r3, [pc, #304]	; (8004398 <HAL_RCC_GetSysClockFreq+0x164>)
 8004268:	60bb      	str	r3, [r7, #8]
       break;
 800426a:	e08e      	b.n	800438a <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800426c:	4b4b      	ldr	r3, [pc, #300]	; (800439c <HAL_RCC_GetSysClockFreq+0x168>)
 800426e:	60bb      	str	r3, [r7, #8]
      break;
 8004270:	e08b      	b.n	800438a <HAL_RCC_GetSysClockFreq+0x156>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004272:	4948      	ldr	r1, [pc, #288]	; (8004394 <HAL_RCC_GetSysClockFreq+0x160>)
 8004274:	6849      	ldr	r1, [r1, #4]
 8004276:	f001 013f 	and.w	r1, r1, #63	; 0x3f
 800427a:	6079      	str	r1, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800427c:	4945      	ldr	r1, [pc, #276]	; (8004394 <HAL_RCC_GetSysClockFreq+0x160>)
 800427e:	6849      	ldr	r1, [r1, #4]
 8004280:	f401 0180 	and.w	r1, r1, #4194304	; 0x400000
 8004284:	2900      	cmp	r1, #0
 8004286:	d024      	beq.n	80042d2 <HAL_RCC_GetSysClockFreq+0x9e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004288:	4942      	ldr	r1, [pc, #264]	; (8004394 <HAL_RCC_GetSysClockFreq+0x160>)
 800428a:	6849      	ldr	r1, [r1, #4]
 800428c:	0989      	lsrs	r1, r1, #6
 800428e:	4608      	mov	r0, r1
 8004290:	f04f 0100 	mov.w	r1, #0
 8004294:	f240 14ff 	movw	r4, #511	; 0x1ff
 8004298:	f04f 0500 	mov.w	r5, #0
 800429c:	ea00 0204 	and.w	r2, r0, r4
 80042a0:	ea01 0305 	and.w	r3, r1, r5
 80042a4:	493d      	ldr	r1, [pc, #244]	; (800439c <HAL_RCC_GetSysClockFreq+0x168>)
 80042a6:	fb01 f003 	mul.w	r0, r1, r3
 80042aa:	2100      	movs	r1, #0
 80042ac:	fb01 f102 	mul.w	r1, r1, r2
 80042b0:	1844      	adds	r4, r0, r1
 80042b2:	493a      	ldr	r1, [pc, #232]	; (800439c <HAL_RCC_GetSysClockFreq+0x168>)
 80042b4:	fba2 0101 	umull	r0, r1, r2, r1
 80042b8:	1863      	adds	r3, r4, r1
 80042ba:	4619      	mov	r1, r3
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	461a      	mov	r2, r3
 80042c0:	f04f 0300 	mov.w	r3, #0
 80042c4:	f7fc fb6e 	bl	80009a4 <__aeabi_uldivmod>
 80042c8:	4602      	mov	r2, r0
 80042ca:	460b      	mov	r3, r1
 80042cc:	4613      	mov	r3, r2
 80042ce:	60fb      	str	r3, [r7, #12]
 80042d0:	e04a      	b.n	8004368 <HAL_RCC_GetSysClockFreq+0x134>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80042d2:	4b30      	ldr	r3, [pc, #192]	; (8004394 <HAL_RCC_GetSysClockFreq+0x160>)
 80042d4:	685b      	ldr	r3, [r3, #4]
 80042d6:	099b      	lsrs	r3, r3, #6
 80042d8:	461a      	mov	r2, r3
 80042da:	f04f 0300 	mov.w	r3, #0
 80042de:	f240 10ff 	movw	r0, #511	; 0x1ff
 80042e2:	f04f 0100 	mov.w	r1, #0
 80042e6:	ea02 0400 	and.w	r4, r2, r0
 80042ea:	ea03 0501 	and.w	r5, r3, r1
 80042ee:	4620      	mov	r0, r4
 80042f0:	4629      	mov	r1, r5
 80042f2:	f04f 0200 	mov.w	r2, #0
 80042f6:	f04f 0300 	mov.w	r3, #0
 80042fa:	014b      	lsls	r3, r1, #5
 80042fc:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004300:	0142      	lsls	r2, r0, #5
 8004302:	4610      	mov	r0, r2
 8004304:	4619      	mov	r1, r3
 8004306:	1b00      	subs	r0, r0, r4
 8004308:	eb61 0105 	sbc.w	r1, r1, r5
 800430c:	f04f 0200 	mov.w	r2, #0
 8004310:	f04f 0300 	mov.w	r3, #0
 8004314:	018b      	lsls	r3, r1, #6
 8004316:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800431a:	0182      	lsls	r2, r0, #6
 800431c:	1a12      	subs	r2, r2, r0
 800431e:	eb63 0301 	sbc.w	r3, r3, r1
 8004322:	f04f 0000 	mov.w	r0, #0
 8004326:	f04f 0100 	mov.w	r1, #0
 800432a:	00d9      	lsls	r1, r3, #3
 800432c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004330:	00d0      	lsls	r0, r2, #3
 8004332:	4602      	mov	r2, r0
 8004334:	460b      	mov	r3, r1
 8004336:	1912      	adds	r2, r2, r4
 8004338:	eb45 0303 	adc.w	r3, r5, r3
 800433c:	f04f 0000 	mov.w	r0, #0
 8004340:	f04f 0100 	mov.w	r1, #0
 8004344:	0299      	lsls	r1, r3, #10
 8004346:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800434a:	0290      	lsls	r0, r2, #10
 800434c:	4602      	mov	r2, r0
 800434e:	460b      	mov	r3, r1
 8004350:	4610      	mov	r0, r2
 8004352:	4619      	mov	r1, r3
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	461a      	mov	r2, r3
 8004358:	f04f 0300 	mov.w	r3, #0
 800435c:	f7fc fb22 	bl	80009a4 <__aeabi_uldivmod>
 8004360:	4602      	mov	r2, r0
 8004362:	460b      	mov	r3, r1
 8004364:	4613      	mov	r3, r2
 8004366:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004368:	4b0a      	ldr	r3, [pc, #40]	; (8004394 <HAL_RCC_GetSysClockFreq+0x160>)
 800436a:	685b      	ldr	r3, [r3, #4]
 800436c:	0c1b      	lsrs	r3, r3, #16
 800436e:	f003 0303 	and.w	r3, r3, #3
 8004372:	3301      	adds	r3, #1
 8004374:	005b      	lsls	r3, r3, #1
 8004376:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8004378:	68fa      	ldr	r2, [r7, #12]
 800437a:	683b      	ldr	r3, [r7, #0]
 800437c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004380:	60bb      	str	r3, [r7, #8]
      break;
 8004382:	e002      	b.n	800438a <HAL_RCC_GetSysClockFreq+0x156>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004384:	4b04      	ldr	r3, [pc, #16]	; (8004398 <HAL_RCC_GetSysClockFreq+0x164>)
 8004386:	60bb      	str	r3, [r7, #8]
      break;
 8004388:	bf00      	nop
    }
  }
  return sysclockfreq;
 800438a:	68bb      	ldr	r3, [r7, #8]
}
 800438c:	4618      	mov	r0, r3
 800438e:	3710      	adds	r7, #16
 8004390:	46bd      	mov	sp, r7
 8004392:	bdb0      	pop	{r4, r5, r7, pc}
 8004394:	40023800 	.word	0x40023800
 8004398:	00f42400 	.word	0x00f42400
 800439c:	017d7840 	.word	0x017d7840

080043a0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80043a0:	b580      	push	{r7, lr}
 80043a2:	b082      	sub	sp, #8
 80043a4:	af00      	add	r7, sp, #0
 80043a6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d101      	bne.n	80043b2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80043ae:	2301      	movs	r3, #1
 80043b0:	e07b      	b.n	80044aa <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043b6:	2b00      	cmp	r3, #0
 80043b8:	d108      	bne.n	80043cc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80043ba:	687b      	ldr	r3, [r7, #4]
 80043bc:	685b      	ldr	r3, [r3, #4]
 80043be:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80043c2:	d009      	beq.n	80043d8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	2200      	movs	r2, #0
 80043c8:	61da      	str	r2, [r3, #28]
 80043ca:	e005      	b.n	80043d8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	2200      	movs	r2, #0
 80043d0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	2200      	movs	r2, #0
 80043d6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	2200      	movs	r2, #0
 80043dc:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80043e4:	b2db      	uxtb	r3, r3
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d106      	bne.n	80043f8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	2200      	movs	r2, #0
 80043ee:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80043f2:	6878      	ldr	r0, [r7, #4]
 80043f4:	f7fe ff10 	bl	8003218 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80043f8:	687b      	ldr	r3, [r7, #4]
 80043fa:	2202      	movs	r2, #2
 80043fc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004400:	687b      	ldr	r3, [r7, #4]
 8004402:	681b      	ldr	r3, [r3, #0]
 8004404:	681a      	ldr	r2, [r3, #0]
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800440e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	685b      	ldr	r3, [r3, #4]
 8004414:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004418:	687b      	ldr	r3, [r7, #4]
 800441a:	689b      	ldr	r3, [r3, #8]
 800441c:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004420:	431a      	orrs	r2, r3
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	68db      	ldr	r3, [r3, #12]
 8004426:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800442a:	431a      	orrs	r2, r3
 800442c:	687b      	ldr	r3, [r7, #4]
 800442e:	691b      	ldr	r3, [r3, #16]
 8004430:	f003 0302 	and.w	r3, r3, #2
 8004434:	431a      	orrs	r2, r3
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	695b      	ldr	r3, [r3, #20]
 800443a:	f003 0301 	and.w	r3, r3, #1
 800443e:	431a      	orrs	r2, r3
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	699b      	ldr	r3, [r3, #24]
 8004444:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004448:	431a      	orrs	r2, r3
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	69db      	ldr	r3, [r3, #28]
 800444e:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004452:	431a      	orrs	r2, r3
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	6a1b      	ldr	r3, [r3, #32]
 8004458:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800445c:	ea42 0103 	orr.w	r1, r2, r3
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004464:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	430a      	orrs	r2, r1
 800446e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	699b      	ldr	r3, [r3, #24]
 8004474:	0c1b      	lsrs	r3, r3, #16
 8004476:	f003 0104 	and.w	r1, r3, #4
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800447e:	f003 0210 	and.w	r2, r3, #16
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	430a      	orrs	r2, r1
 8004488:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	681b      	ldr	r3, [r3, #0]
 800448e:	69da      	ldr	r2, [r3, #28]
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004498:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800449a:	687b      	ldr	r3, [r7, #4]
 800449c:	2200      	movs	r2, #0
 800449e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	2201      	movs	r2, #1
 80044a4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 80044a8:	2300      	movs	r3, #0
}
 80044aa:	4618      	mov	r0, r3
 80044ac:	3708      	adds	r7, #8
 80044ae:	46bd      	mov	sp, r7
 80044b0:	bd80      	pop	{r7, pc}

080044b2 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80044b2:	b580      	push	{r7, lr}
 80044b4:	b088      	sub	sp, #32
 80044b6:	af02      	add	r7, sp, #8
 80044b8:	60f8      	str	r0, [r7, #12]
 80044ba:	60b9      	str	r1, [r7, #8]
 80044bc:	603b      	str	r3, [r7, #0]
 80044be:	4613      	mov	r3, r2
 80044c0:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 80044c2:	2300      	movs	r3, #0
 80044c4:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	685b      	ldr	r3, [r3, #4]
 80044ca:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80044ce:	d112      	bne.n	80044f6 <HAL_SPI_Receive+0x44>
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	689b      	ldr	r3, [r3, #8]
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d10e      	bne.n	80044f6 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	2204      	movs	r2, #4
 80044dc:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 80044e0:	88fa      	ldrh	r2, [r7, #6]
 80044e2:	683b      	ldr	r3, [r7, #0]
 80044e4:	9300      	str	r3, [sp, #0]
 80044e6:	4613      	mov	r3, r2
 80044e8:	68ba      	ldr	r2, [r7, #8]
 80044ea:	68b9      	ldr	r1, [r7, #8]
 80044ec:	68f8      	ldr	r0, [r7, #12]
 80044ee:	f000 f8f1 	bl	80046d4 <HAL_SPI_TransmitReceive>
 80044f2:	4603      	mov	r3, r0
 80044f4:	e0ea      	b.n	80046cc <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80044fc:	2b01      	cmp	r3, #1
 80044fe:	d101      	bne.n	8004504 <HAL_SPI_Receive+0x52>
 8004500:	2302      	movs	r3, #2
 8004502:	e0e3      	b.n	80046cc <HAL_SPI_Receive+0x21a>
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	2201      	movs	r2, #1
 8004508:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800450c:	f7ff f83c 	bl	8003588 <HAL_GetTick>
 8004510:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004518:	b2db      	uxtb	r3, r3
 800451a:	2b01      	cmp	r3, #1
 800451c:	d002      	beq.n	8004524 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800451e:	2302      	movs	r3, #2
 8004520:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004522:	e0ca      	b.n	80046ba <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8004524:	68bb      	ldr	r3, [r7, #8]
 8004526:	2b00      	cmp	r3, #0
 8004528:	d002      	beq.n	8004530 <HAL_SPI_Receive+0x7e>
 800452a:	88fb      	ldrh	r3, [r7, #6]
 800452c:	2b00      	cmp	r3, #0
 800452e:	d102      	bne.n	8004536 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8004530:	2301      	movs	r3, #1
 8004532:	75fb      	strb	r3, [r7, #23]
    goto error;
 8004534:	e0c1      	b.n	80046ba <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	2204      	movs	r2, #4
 800453a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	2200      	movs	r2, #0
 8004542:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8004544:	68fb      	ldr	r3, [r7, #12]
 8004546:	68ba      	ldr	r2, [r7, #8]
 8004548:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800454a:	68fb      	ldr	r3, [r7, #12]
 800454c:	88fa      	ldrh	r2, [r7, #6]
 800454e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	88fa      	ldrh	r2, [r7, #6]
 8004554:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	2200      	movs	r2, #0
 800455a:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	2200      	movs	r2, #0
 8004560:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8004562:	68fb      	ldr	r3, [r7, #12]
 8004564:	2200      	movs	r2, #0
 8004566:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	2200      	movs	r2, #0
 800456c:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800456e:	68fb      	ldr	r3, [r7, #12]
 8004570:	2200      	movs	r2, #0
 8004572:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	689b      	ldr	r3, [r3, #8]
 8004578:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800457c:	d10f      	bne.n	800459e <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	681a      	ldr	r2, [r3, #0]
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800458c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800458e:	68fb      	ldr	r3, [r7, #12]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	681a      	ldr	r2, [r3, #0]
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800459c:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80045a8:	2b40      	cmp	r3, #64	; 0x40
 80045aa:	d007      	beq.n	80045bc <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	681a      	ldr	r2, [r3, #0]
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80045ba:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	68db      	ldr	r3, [r3, #12]
 80045c0:	2b00      	cmp	r3, #0
 80045c2:	d162      	bne.n	800468a <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80045c4:	e02e      	b.n	8004624 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	689b      	ldr	r3, [r3, #8]
 80045cc:	f003 0301 	and.w	r3, r3, #1
 80045d0:	2b01      	cmp	r3, #1
 80045d2:	d115      	bne.n	8004600 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	f103 020c 	add.w	r2, r3, #12
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045e0:	7812      	ldrb	r2, [r2, #0]
 80045e2:	b2d2      	uxtb	r2, r2
 80045e4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045ea:	1c5a      	adds	r2, r3, #1
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80045f4:	b29b      	uxth	r3, r3
 80045f6:	3b01      	subs	r3, #1
 80045f8:	b29a      	uxth	r2, r3
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	87da      	strh	r2, [r3, #62]	; 0x3e
 80045fe:	e011      	b.n	8004624 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004600:	f7fe ffc2 	bl	8003588 <HAL_GetTick>
 8004604:	4602      	mov	r2, r0
 8004606:	693b      	ldr	r3, [r7, #16]
 8004608:	1ad3      	subs	r3, r2, r3
 800460a:	683a      	ldr	r2, [r7, #0]
 800460c:	429a      	cmp	r2, r3
 800460e:	d803      	bhi.n	8004618 <HAL_SPI_Receive+0x166>
 8004610:	683b      	ldr	r3, [r7, #0]
 8004612:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004616:	d102      	bne.n	800461e <HAL_SPI_Receive+0x16c>
 8004618:	683b      	ldr	r3, [r7, #0]
 800461a:	2b00      	cmp	r3, #0
 800461c:	d102      	bne.n	8004624 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 800461e:	2303      	movs	r3, #3
 8004620:	75fb      	strb	r3, [r7, #23]
          goto error;
 8004622:	e04a      	b.n	80046ba <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004628:	b29b      	uxth	r3, r3
 800462a:	2b00      	cmp	r3, #0
 800462c:	d1cb      	bne.n	80045c6 <HAL_SPI_Receive+0x114>
 800462e:	e031      	b.n	8004694 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	689b      	ldr	r3, [r3, #8]
 8004636:	f003 0301 	and.w	r3, r3, #1
 800463a:	2b01      	cmp	r3, #1
 800463c:	d113      	bne.n	8004666 <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	68da      	ldr	r2, [r3, #12]
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004648:	b292      	uxth	r2, r2
 800464a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800464c:	68fb      	ldr	r3, [r7, #12]
 800464e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004650:	1c9a      	adds	r2, r3, #2
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800465a:	b29b      	uxth	r3, r3
 800465c:	3b01      	subs	r3, #1
 800465e:	b29a      	uxth	r2, r3
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	87da      	strh	r2, [r3, #62]	; 0x3e
 8004664:	e011      	b.n	800468a <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004666:	f7fe ff8f 	bl	8003588 <HAL_GetTick>
 800466a:	4602      	mov	r2, r0
 800466c:	693b      	ldr	r3, [r7, #16]
 800466e:	1ad3      	subs	r3, r2, r3
 8004670:	683a      	ldr	r2, [r7, #0]
 8004672:	429a      	cmp	r2, r3
 8004674:	d803      	bhi.n	800467e <HAL_SPI_Receive+0x1cc>
 8004676:	683b      	ldr	r3, [r7, #0]
 8004678:	f1b3 3fff 	cmp.w	r3, #4294967295
 800467c:	d102      	bne.n	8004684 <HAL_SPI_Receive+0x1d2>
 800467e:	683b      	ldr	r3, [r7, #0]
 8004680:	2b00      	cmp	r3, #0
 8004682:	d102      	bne.n	800468a <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8004684:	2303      	movs	r3, #3
 8004686:	75fb      	strb	r3, [r7, #23]
          goto error;
 8004688:	e017      	b.n	80046ba <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800468e:	b29b      	uxth	r3, r3
 8004690:	2b00      	cmp	r3, #0
 8004692:	d1cd      	bne.n	8004630 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004694:	693a      	ldr	r2, [r7, #16]
 8004696:	6839      	ldr	r1, [r7, #0]
 8004698:	68f8      	ldr	r0, [r7, #12]
 800469a:	f000 fa45 	bl	8004b28 <SPI_EndRxTransaction>
 800469e:	4603      	mov	r3, r0
 80046a0:	2b00      	cmp	r3, #0
 80046a2:	d002      	beq.n	80046aa <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	2220      	movs	r2, #32
 80046a8:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d002      	beq.n	80046b8 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 80046b2:	2301      	movs	r3, #1
 80046b4:	75fb      	strb	r3, [r7, #23]
 80046b6:	e000      	b.n	80046ba <HAL_SPI_Receive+0x208>
  }

error :
 80046b8:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80046ba:	68fb      	ldr	r3, [r7, #12]
 80046bc:	2201      	movs	r2, #1
 80046be:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	2200      	movs	r2, #0
 80046c6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80046ca:	7dfb      	ldrb	r3, [r7, #23]
}
 80046cc:	4618      	mov	r0, r3
 80046ce:	3718      	adds	r7, #24
 80046d0:	46bd      	mov	sp, r7
 80046d2:	bd80      	pop	{r7, pc}

080046d4 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80046d4:	b580      	push	{r7, lr}
 80046d6:	b08c      	sub	sp, #48	; 0x30
 80046d8:	af00      	add	r7, sp, #0
 80046da:	60f8      	str	r0, [r7, #12]
 80046dc:	60b9      	str	r1, [r7, #8]
 80046de:	607a      	str	r2, [r7, #4]
 80046e0:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80046e2:	2301      	movs	r3, #1
 80046e4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80046e6:	2300      	movs	r3, #0
 80046e8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80046f2:	2b01      	cmp	r3, #1
 80046f4:	d101      	bne.n	80046fa <HAL_SPI_TransmitReceive+0x26>
 80046f6:	2302      	movs	r3, #2
 80046f8:	e18a      	b.n	8004a10 <HAL_SPI_TransmitReceive+0x33c>
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	2201      	movs	r2, #1
 80046fe:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004702:	f7fe ff41 	bl	8003588 <HAL_GetTick>
 8004706:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800470e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8004712:	68fb      	ldr	r3, [r7, #12]
 8004714:	685b      	ldr	r3, [r3, #4]
 8004716:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8004718:	887b      	ldrh	r3, [r7, #2]
 800471a:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800471c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004720:	2b01      	cmp	r3, #1
 8004722:	d00f      	beq.n	8004744 <HAL_SPI_TransmitReceive+0x70>
 8004724:	69fb      	ldr	r3, [r7, #28]
 8004726:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800472a:	d107      	bne.n	800473c <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800472c:	68fb      	ldr	r3, [r7, #12]
 800472e:	689b      	ldr	r3, [r3, #8]
 8004730:	2b00      	cmp	r3, #0
 8004732:	d103      	bne.n	800473c <HAL_SPI_TransmitReceive+0x68>
 8004734:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004738:	2b04      	cmp	r3, #4
 800473a:	d003      	beq.n	8004744 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800473c:	2302      	movs	r3, #2
 800473e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004742:	e15b      	b.n	80049fc <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8004744:	68bb      	ldr	r3, [r7, #8]
 8004746:	2b00      	cmp	r3, #0
 8004748:	d005      	beq.n	8004756 <HAL_SPI_TransmitReceive+0x82>
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	2b00      	cmp	r3, #0
 800474e:	d002      	beq.n	8004756 <HAL_SPI_TransmitReceive+0x82>
 8004750:	887b      	ldrh	r3, [r7, #2]
 8004752:	2b00      	cmp	r3, #0
 8004754:	d103      	bne.n	800475e <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8004756:	2301      	movs	r3, #1
 8004758:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800475c:	e14e      	b.n	80049fc <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800475e:	68fb      	ldr	r3, [r7, #12]
 8004760:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004764:	b2db      	uxtb	r3, r3
 8004766:	2b04      	cmp	r3, #4
 8004768:	d003      	beq.n	8004772 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800476a:	68fb      	ldr	r3, [r7, #12]
 800476c:	2205      	movs	r2, #5
 800476e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	2200      	movs	r2, #0
 8004776:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004778:	68fb      	ldr	r3, [r7, #12]
 800477a:	687a      	ldr	r2, [r7, #4]
 800477c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	887a      	ldrh	r2, [r7, #2]
 8004782:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	887a      	ldrh	r2, [r7, #2]
 8004788:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	68ba      	ldr	r2, [r7, #8]
 800478e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8004790:	68fb      	ldr	r3, [r7, #12]
 8004792:	887a      	ldrh	r2, [r7, #2]
 8004794:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8004796:	68fb      	ldr	r3, [r7, #12]
 8004798:	887a      	ldrh	r2, [r7, #2]
 800479a:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800479c:	68fb      	ldr	r3, [r7, #12]
 800479e:	2200      	movs	r2, #0
 80047a0:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80047a2:	68fb      	ldr	r3, [r7, #12]
 80047a4:	2200      	movs	r2, #0
 80047a6:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80047a8:	68fb      	ldr	r3, [r7, #12]
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	681b      	ldr	r3, [r3, #0]
 80047ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80047b2:	2b40      	cmp	r3, #64	; 0x40
 80047b4:	d007      	beq.n	80047c6 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	681b      	ldr	r3, [r3, #0]
 80047ba:	681a      	ldr	r2, [r3, #0]
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80047c4:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	68db      	ldr	r3, [r3, #12]
 80047ca:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80047ce:	d178      	bne.n	80048c2 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	685b      	ldr	r3, [r3, #4]
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d002      	beq.n	80047de <HAL_SPI_TransmitReceive+0x10a>
 80047d8:	8b7b      	ldrh	r3, [r7, #26]
 80047da:	2b01      	cmp	r3, #1
 80047dc:	d166      	bne.n	80048ac <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80047de:	68fb      	ldr	r3, [r7, #12]
 80047e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047e2:	881a      	ldrh	r2, [r3, #0]
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	681b      	ldr	r3, [r3, #0]
 80047e8:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047ee:	1c9a      	adds	r2, r3, #2
 80047f0:	68fb      	ldr	r3, [r7, #12]
 80047f2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80047f8:	b29b      	uxth	r3, r3
 80047fa:	3b01      	subs	r3, #1
 80047fc:	b29a      	uxth	r2, r3
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004802:	e053      	b.n	80048ac <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	689b      	ldr	r3, [r3, #8]
 800480a:	f003 0302 	and.w	r3, r3, #2
 800480e:	2b02      	cmp	r3, #2
 8004810:	d11b      	bne.n	800484a <HAL_SPI_TransmitReceive+0x176>
 8004812:	68fb      	ldr	r3, [r7, #12]
 8004814:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004816:	b29b      	uxth	r3, r3
 8004818:	2b00      	cmp	r3, #0
 800481a:	d016      	beq.n	800484a <HAL_SPI_TransmitReceive+0x176>
 800481c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800481e:	2b01      	cmp	r3, #1
 8004820:	d113      	bne.n	800484a <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004822:	68fb      	ldr	r3, [r7, #12]
 8004824:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004826:	881a      	ldrh	r2, [r3, #0]
 8004828:	68fb      	ldr	r3, [r7, #12]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800482e:	68fb      	ldr	r3, [r7, #12]
 8004830:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004832:	1c9a      	adds	r2, r3, #2
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004838:	68fb      	ldr	r3, [r7, #12]
 800483a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800483c:	b29b      	uxth	r3, r3
 800483e:	3b01      	subs	r3, #1
 8004840:	b29a      	uxth	r2, r3
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004846:	2300      	movs	r3, #0
 8004848:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	689b      	ldr	r3, [r3, #8]
 8004850:	f003 0301 	and.w	r3, r3, #1
 8004854:	2b01      	cmp	r3, #1
 8004856:	d119      	bne.n	800488c <HAL_SPI_TransmitReceive+0x1b8>
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800485c:	b29b      	uxth	r3, r3
 800485e:	2b00      	cmp	r3, #0
 8004860:	d014      	beq.n	800488c <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8004862:	68fb      	ldr	r3, [r7, #12]
 8004864:	681b      	ldr	r3, [r3, #0]
 8004866:	68da      	ldr	r2, [r3, #12]
 8004868:	68fb      	ldr	r3, [r7, #12]
 800486a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800486c:	b292      	uxth	r2, r2
 800486e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004874:	1c9a      	adds	r2, r3, #2
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800487e:	b29b      	uxth	r3, r3
 8004880:	3b01      	subs	r3, #1
 8004882:	b29a      	uxth	r2, r3
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004888:	2301      	movs	r3, #1
 800488a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800488c:	f7fe fe7c 	bl	8003588 <HAL_GetTick>
 8004890:	4602      	mov	r2, r0
 8004892:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004894:	1ad3      	subs	r3, r2, r3
 8004896:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004898:	429a      	cmp	r2, r3
 800489a:	d807      	bhi.n	80048ac <HAL_SPI_TransmitReceive+0x1d8>
 800489c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800489e:	f1b3 3fff 	cmp.w	r3, #4294967295
 80048a2:	d003      	beq.n	80048ac <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80048a4:	2303      	movs	r3, #3
 80048a6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80048aa:	e0a7      	b.n	80049fc <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80048b0:	b29b      	uxth	r3, r3
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d1a6      	bne.n	8004804 <HAL_SPI_TransmitReceive+0x130>
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80048ba:	b29b      	uxth	r3, r3
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d1a1      	bne.n	8004804 <HAL_SPI_TransmitReceive+0x130>
 80048c0:	e07c      	b.n	80049bc <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	685b      	ldr	r3, [r3, #4]
 80048c6:	2b00      	cmp	r3, #0
 80048c8:	d002      	beq.n	80048d0 <HAL_SPI_TransmitReceive+0x1fc>
 80048ca:	8b7b      	ldrh	r3, [r7, #26]
 80048cc:	2b01      	cmp	r3, #1
 80048ce:	d16b      	bne.n	80049a8 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	681b      	ldr	r3, [r3, #0]
 80048d8:	330c      	adds	r3, #12
 80048da:	7812      	ldrb	r2, [r2, #0]
 80048dc:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80048de:	68fb      	ldr	r3, [r7, #12]
 80048e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048e2:	1c5a      	adds	r2, r3, #1
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80048e8:	68fb      	ldr	r3, [r7, #12]
 80048ea:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80048ec:	b29b      	uxth	r3, r3
 80048ee:	3b01      	subs	r3, #1
 80048f0:	b29a      	uxth	r2, r3
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80048f6:	e057      	b.n	80049a8 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	689b      	ldr	r3, [r3, #8]
 80048fe:	f003 0302 	and.w	r3, r3, #2
 8004902:	2b02      	cmp	r3, #2
 8004904:	d11c      	bne.n	8004940 <HAL_SPI_TransmitReceive+0x26c>
 8004906:	68fb      	ldr	r3, [r7, #12]
 8004908:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800490a:	b29b      	uxth	r3, r3
 800490c:	2b00      	cmp	r3, #0
 800490e:	d017      	beq.n	8004940 <HAL_SPI_TransmitReceive+0x26c>
 8004910:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004912:	2b01      	cmp	r3, #1
 8004914:	d114      	bne.n	8004940 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004916:	68fb      	ldr	r3, [r7, #12]
 8004918:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800491a:	68fb      	ldr	r3, [r7, #12]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	330c      	adds	r3, #12
 8004920:	7812      	ldrb	r2, [r2, #0]
 8004922:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004928:	1c5a      	adds	r2, r3, #1
 800492a:	68fb      	ldr	r3, [r7, #12]
 800492c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004932:	b29b      	uxth	r3, r3
 8004934:	3b01      	subs	r3, #1
 8004936:	b29a      	uxth	r2, r3
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800493c:	2300      	movs	r3, #0
 800493e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004940:	68fb      	ldr	r3, [r7, #12]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	689b      	ldr	r3, [r3, #8]
 8004946:	f003 0301 	and.w	r3, r3, #1
 800494a:	2b01      	cmp	r3, #1
 800494c:	d119      	bne.n	8004982 <HAL_SPI_TransmitReceive+0x2ae>
 800494e:	68fb      	ldr	r3, [r7, #12]
 8004950:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004952:	b29b      	uxth	r3, r3
 8004954:	2b00      	cmp	r3, #0
 8004956:	d014      	beq.n	8004982 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004958:	68fb      	ldr	r3, [r7, #12]
 800495a:	681b      	ldr	r3, [r3, #0]
 800495c:	68da      	ldr	r2, [r3, #12]
 800495e:	68fb      	ldr	r3, [r7, #12]
 8004960:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004962:	b2d2      	uxtb	r2, r2
 8004964:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004966:	68fb      	ldr	r3, [r7, #12]
 8004968:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800496a:	1c5a      	adds	r2, r3, #1
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004974:	b29b      	uxth	r3, r3
 8004976:	3b01      	subs	r3, #1
 8004978:	b29a      	uxth	r2, r3
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800497e:	2301      	movs	r3, #1
 8004980:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8004982:	f7fe fe01 	bl	8003588 <HAL_GetTick>
 8004986:	4602      	mov	r2, r0
 8004988:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800498a:	1ad3      	subs	r3, r2, r3
 800498c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800498e:	429a      	cmp	r2, r3
 8004990:	d803      	bhi.n	800499a <HAL_SPI_TransmitReceive+0x2c6>
 8004992:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004994:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004998:	d102      	bne.n	80049a0 <HAL_SPI_TransmitReceive+0x2cc>
 800499a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800499c:	2b00      	cmp	r3, #0
 800499e:	d103      	bne.n	80049a8 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80049a0:	2303      	movs	r3, #3
 80049a2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80049a6:	e029      	b.n	80049fc <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80049ac:	b29b      	uxth	r3, r3
 80049ae:	2b00      	cmp	r3, #0
 80049b0:	d1a2      	bne.n	80048f8 <HAL_SPI_TransmitReceive+0x224>
 80049b2:	68fb      	ldr	r3, [r7, #12]
 80049b4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80049b6:	b29b      	uxth	r3, r3
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d19d      	bne.n	80048f8 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80049bc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80049be:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80049c0:	68f8      	ldr	r0, [r7, #12]
 80049c2:	f000 f917 	bl	8004bf4 <SPI_EndRxTxTransaction>
 80049c6:	4603      	mov	r3, r0
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	d006      	beq.n	80049da <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80049cc:	2301      	movs	r3, #1
 80049ce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80049d2:	68fb      	ldr	r3, [r7, #12]
 80049d4:	2220      	movs	r2, #32
 80049d6:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80049d8:	e010      	b.n	80049fc <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80049da:	68fb      	ldr	r3, [r7, #12]
 80049dc:	689b      	ldr	r3, [r3, #8]
 80049de:	2b00      	cmp	r3, #0
 80049e0:	d10b      	bne.n	80049fa <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80049e2:	2300      	movs	r3, #0
 80049e4:	617b      	str	r3, [r7, #20]
 80049e6:	68fb      	ldr	r3, [r7, #12]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	68db      	ldr	r3, [r3, #12]
 80049ec:	617b      	str	r3, [r7, #20]
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	681b      	ldr	r3, [r3, #0]
 80049f2:	689b      	ldr	r3, [r3, #8]
 80049f4:	617b      	str	r3, [r7, #20]
 80049f6:	697b      	ldr	r3, [r7, #20]
 80049f8:	e000      	b.n	80049fc <HAL_SPI_TransmitReceive+0x328>
  }

error :
 80049fa:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	2201      	movs	r2, #1
 8004a00:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	2200      	movs	r2, #0
 8004a08:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004a0c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8004a10:	4618      	mov	r0, r3
 8004a12:	3730      	adds	r7, #48	; 0x30
 8004a14:	46bd      	mov	sp, r7
 8004a16:	bd80      	pop	{r7, pc}

08004a18 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004a18:	b580      	push	{r7, lr}
 8004a1a:	b088      	sub	sp, #32
 8004a1c:	af00      	add	r7, sp, #0
 8004a1e:	60f8      	str	r0, [r7, #12]
 8004a20:	60b9      	str	r1, [r7, #8]
 8004a22:	603b      	str	r3, [r7, #0]
 8004a24:	4613      	mov	r3, r2
 8004a26:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004a28:	f7fe fdae 	bl	8003588 <HAL_GetTick>
 8004a2c:	4602      	mov	r2, r0
 8004a2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004a30:	1a9b      	subs	r3, r3, r2
 8004a32:	683a      	ldr	r2, [r7, #0]
 8004a34:	4413      	add	r3, r2
 8004a36:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004a38:	f7fe fda6 	bl	8003588 <HAL_GetTick>
 8004a3c:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004a3e:	4b39      	ldr	r3, [pc, #228]	; (8004b24 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	015b      	lsls	r3, r3, #5
 8004a44:	0d1b      	lsrs	r3, r3, #20
 8004a46:	69fa      	ldr	r2, [r7, #28]
 8004a48:	fb02 f303 	mul.w	r3, r2, r3
 8004a4c:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004a4e:	e054      	b.n	8004afa <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004a50:	683b      	ldr	r3, [r7, #0]
 8004a52:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004a56:	d050      	beq.n	8004afa <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004a58:	f7fe fd96 	bl	8003588 <HAL_GetTick>
 8004a5c:	4602      	mov	r2, r0
 8004a5e:	69bb      	ldr	r3, [r7, #24]
 8004a60:	1ad3      	subs	r3, r2, r3
 8004a62:	69fa      	ldr	r2, [r7, #28]
 8004a64:	429a      	cmp	r2, r3
 8004a66:	d902      	bls.n	8004a6e <SPI_WaitFlagStateUntilTimeout+0x56>
 8004a68:	69fb      	ldr	r3, [r7, #28]
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d13d      	bne.n	8004aea <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	685a      	ldr	r2, [r3, #4]
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8004a7c:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004a7e:	68fb      	ldr	r3, [r7, #12]
 8004a80:	685b      	ldr	r3, [r3, #4]
 8004a82:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004a86:	d111      	bne.n	8004aac <SPI_WaitFlagStateUntilTimeout+0x94>
 8004a88:	68fb      	ldr	r3, [r7, #12]
 8004a8a:	689b      	ldr	r3, [r3, #8]
 8004a8c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004a90:	d004      	beq.n	8004a9c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	689b      	ldr	r3, [r3, #8]
 8004a96:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004a9a:	d107      	bne.n	8004aac <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	681a      	ldr	r2, [r3, #0]
 8004aa2:	68fb      	ldr	r3, [r7, #12]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004aaa:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ab0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004ab4:	d10f      	bne.n	8004ad6 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	681a      	ldr	r2, [r3, #0]
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004ac4:	601a      	str	r2, [r3, #0]
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	681a      	ldr	r2, [r3, #0]
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004ad4:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	2201      	movs	r2, #1
 8004ada:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	2200      	movs	r2, #0
 8004ae2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8004ae6:	2303      	movs	r3, #3
 8004ae8:	e017      	b.n	8004b1a <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8004aea:	697b      	ldr	r3, [r7, #20]
 8004aec:	2b00      	cmp	r3, #0
 8004aee:	d101      	bne.n	8004af4 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004af0:	2300      	movs	r3, #0
 8004af2:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8004af4:	697b      	ldr	r3, [r7, #20]
 8004af6:	3b01      	subs	r3, #1
 8004af8:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004afa:	68fb      	ldr	r3, [r7, #12]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	689a      	ldr	r2, [r3, #8]
 8004b00:	68bb      	ldr	r3, [r7, #8]
 8004b02:	4013      	ands	r3, r2
 8004b04:	68ba      	ldr	r2, [r7, #8]
 8004b06:	429a      	cmp	r2, r3
 8004b08:	bf0c      	ite	eq
 8004b0a:	2301      	moveq	r3, #1
 8004b0c:	2300      	movne	r3, #0
 8004b0e:	b2db      	uxtb	r3, r3
 8004b10:	461a      	mov	r2, r3
 8004b12:	79fb      	ldrb	r3, [r7, #7]
 8004b14:	429a      	cmp	r2, r3
 8004b16:	d19b      	bne.n	8004a50 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004b18:	2300      	movs	r3, #0
}
 8004b1a:	4618      	mov	r0, r3
 8004b1c:	3720      	adds	r7, #32
 8004b1e:	46bd      	mov	sp, r7
 8004b20:	bd80      	pop	{r7, pc}
 8004b22:	bf00      	nop
 8004b24:	20000024 	.word	0x20000024

08004b28 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8004b28:	b580      	push	{r7, lr}
 8004b2a:	b086      	sub	sp, #24
 8004b2c:	af02      	add	r7, sp, #8
 8004b2e:	60f8      	str	r0, [r7, #12]
 8004b30:	60b9      	str	r1, [r7, #8]
 8004b32:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004b34:	68fb      	ldr	r3, [r7, #12]
 8004b36:	685b      	ldr	r3, [r3, #4]
 8004b38:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004b3c:	d111      	bne.n	8004b62 <SPI_EndRxTransaction+0x3a>
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	689b      	ldr	r3, [r3, #8]
 8004b42:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004b46:	d004      	beq.n	8004b52 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	689b      	ldr	r3, [r3, #8]
 8004b4c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004b50:	d107      	bne.n	8004b62 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	681a      	ldr	r2, [r3, #0]
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004b60:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	685b      	ldr	r3, [r3, #4]
 8004b66:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004b6a:	d12a      	bne.n	8004bc2 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8004b6c:	68fb      	ldr	r3, [r7, #12]
 8004b6e:	689b      	ldr	r3, [r3, #8]
 8004b70:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004b74:	d012      	beq.n	8004b9c <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	9300      	str	r3, [sp, #0]
 8004b7a:	68bb      	ldr	r3, [r7, #8]
 8004b7c:	2200      	movs	r2, #0
 8004b7e:	2180      	movs	r1, #128	; 0x80
 8004b80:	68f8      	ldr	r0, [r7, #12]
 8004b82:	f7ff ff49 	bl	8004a18 <SPI_WaitFlagStateUntilTimeout>
 8004b86:	4603      	mov	r3, r0
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d02d      	beq.n	8004be8 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004b90:	f043 0220 	orr.w	r2, r3, #32
 8004b94:	68fb      	ldr	r3, [r7, #12]
 8004b96:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8004b98:	2303      	movs	r3, #3
 8004b9a:	e026      	b.n	8004bea <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	9300      	str	r3, [sp, #0]
 8004ba0:	68bb      	ldr	r3, [r7, #8]
 8004ba2:	2200      	movs	r2, #0
 8004ba4:	2101      	movs	r1, #1
 8004ba6:	68f8      	ldr	r0, [r7, #12]
 8004ba8:	f7ff ff36 	bl	8004a18 <SPI_WaitFlagStateUntilTimeout>
 8004bac:	4603      	mov	r3, r0
 8004bae:	2b00      	cmp	r3, #0
 8004bb0:	d01a      	beq.n	8004be8 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004bb2:	68fb      	ldr	r3, [r7, #12]
 8004bb4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bb6:	f043 0220 	orr.w	r2, r3, #32
 8004bba:	68fb      	ldr	r3, [r7, #12]
 8004bbc:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8004bbe:	2303      	movs	r3, #3
 8004bc0:	e013      	b.n	8004bea <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	9300      	str	r3, [sp, #0]
 8004bc6:	68bb      	ldr	r3, [r7, #8]
 8004bc8:	2200      	movs	r2, #0
 8004bca:	2101      	movs	r1, #1
 8004bcc:	68f8      	ldr	r0, [r7, #12]
 8004bce:	f7ff ff23 	bl	8004a18 <SPI_WaitFlagStateUntilTimeout>
 8004bd2:	4603      	mov	r3, r0
 8004bd4:	2b00      	cmp	r3, #0
 8004bd6:	d007      	beq.n	8004be8 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004bd8:	68fb      	ldr	r3, [r7, #12]
 8004bda:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004bdc:	f043 0220 	orr.w	r2, r3, #32
 8004be0:	68fb      	ldr	r3, [r7, #12]
 8004be2:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8004be4:	2303      	movs	r3, #3
 8004be6:	e000      	b.n	8004bea <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8004be8:	2300      	movs	r3, #0
}
 8004bea:	4618      	mov	r0, r3
 8004bec:	3710      	adds	r7, #16
 8004bee:	46bd      	mov	sp, r7
 8004bf0:	bd80      	pop	{r7, pc}
	...

08004bf4 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004bf4:	b580      	push	{r7, lr}
 8004bf6:	b088      	sub	sp, #32
 8004bf8:	af02      	add	r7, sp, #8
 8004bfa:	60f8      	str	r0, [r7, #12]
 8004bfc:	60b9      	str	r1, [r7, #8]
 8004bfe:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8004c00:	4b1b      	ldr	r3, [pc, #108]	; (8004c70 <SPI_EndRxTxTransaction+0x7c>)
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	4a1b      	ldr	r2, [pc, #108]	; (8004c74 <SPI_EndRxTxTransaction+0x80>)
 8004c06:	fba2 2303 	umull	r2, r3, r2, r3
 8004c0a:	0d5b      	lsrs	r3, r3, #21
 8004c0c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8004c10:	fb02 f303 	mul.w	r3, r2, r3
 8004c14:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004c16:	68fb      	ldr	r3, [r7, #12]
 8004c18:	685b      	ldr	r3, [r3, #4]
 8004c1a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004c1e:	d112      	bne.n	8004c46 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	9300      	str	r3, [sp, #0]
 8004c24:	68bb      	ldr	r3, [r7, #8]
 8004c26:	2200      	movs	r2, #0
 8004c28:	2180      	movs	r1, #128	; 0x80
 8004c2a:	68f8      	ldr	r0, [r7, #12]
 8004c2c:	f7ff fef4 	bl	8004a18 <SPI_WaitFlagStateUntilTimeout>
 8004c30:	4603      	mov	r3, r0
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d016      	beq.n	8004c64 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8004c36:	68fb      	ldr	r3, [r7, #12]
 8004c38:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004c3a:	f043 0220 	orr.w	r2, r3, #32
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8004c42:	2303      	movs	r3, #3
 8004c44:	e00f      	b.n	8004c66 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8004c46:	697b      	ldr	r3, [r7, #20]
 8004c48:	2b00      	cmp	r3, #0
 8004c4a:	d00a      	beq.n	8004c62 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8004c4c:	697b      	ldr	r3, [r7, #20]
 8004c4e:	3b01      	subs	r3, #1
 8004c50:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	689b      	ldr	r3, [r3, #8]
 8004c58:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c5c:	2b80      	cmp	r3, #128	; 0x80
 8004c5e:	d0f2      	beq.n	8004c46 <SPI_EndRxTxTransaction+0x52>
 8004c60:	e000      	b.n	8004c64 <SPI_EndRxTxTransaction+0x70>
        break;
 8004c62:	bf00      	nop
  }

  return HAL_OK;
 8004c64:	2300      	movs	r3, #0
}
 8004c66:	4618      	mov	r0, r3
 8004c68:	3718      	adds	r7, #24
 8004c6a:	46bd      	mov	sp, r7
 8004c6c:	bd80      	pop	{r7, pc}
 8004c6e:	bf00      	nop
 8004c70:	20000024 	.word	0x20000024
 8004c74:	165e9f81 	.word	0x165e9f81

08004c78 <HAL_SRAM_Init>:
  * @param  Timing Pointer to SRAM control timing structure 
  * @param  ExtTiming Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 8004c78:	b580      	push	{r7, lr}
 8004c7a:	b084      	sub	sp, #16
 8004c7c:	af00      	add	r7, sp, #0
 8004c7e:	60f8      	str	r0, [r7, #12]
 8004c80:	60b9      	str	r1, [r7, #8]
 8004c82:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	2b00      	cmp	r3, #0
 8004c88:	d101      	bne.n	8004c8e <HAL_SRAM_Init+0x16>
  {
     return HAL_ERROR;
 8004c8a:	2301      	movs	r3, #1
 8004c8c:	e034      	b.n	8004cf8 <HAL_SRAM_Init+0x80>
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8004c94:	b2db      	uxtb	r3, r3
 8004c96:	2b00      	cmp	r3, #0
 8004c98:	d106      	bne.n	8004ca8 <HAL_SRAM_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8004c9a:	68fb      	ldr	r3, [r7, #12]
 8004c9c:	2200      	movs	r2, #0
 8004c9e:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 8004ca2:	68f8      	ldr	r0, [r7, #12]
 8004ca4:	f7fc fd1c 	bl	80016e0 <HAL_SRAM_MspInit>
#endif
  }
  
  /* Initialize SRAM control Interface */
  FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	681a      	ldr	r2, [r3, #0]
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	3308      	adds	r3, #8
 8004cb0:	4619      	mov	r1, r3
 8004cb2:	4610      	mov	r0, r2
 8004cb4:	f000 fca6 	bl	8005604 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 8004cb8:	68fb      	ldr	r3, [r7, #12]
 8004cba:	6818      	ldr	r0, [r3, #0]
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	689b      	ldr	r3, [r3, #8]
 8004cc0:	461a      	mov	r2, r3
 8004cc2:	68b9      	ldr	r1, [r7, #8]
 8004cc4:	f000 fcf0 	bl	80056a8 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 8004cc8:	68fb      	ldr	r3, [r7, #12]
 8004cca:	6858      	ldr	r0, [r3, #4]
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	689a      	ldr	r2, [r3, #8]
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004cd4:	6879      	ldr	r1, [r7, #4]
 8004cd6:	f000 fd25 	bl	8005724 <FSMC_NORSRAM_Extended_Timing_Init>
  
  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 8004cda:	68fb      	ldr	r3, [r7, #12]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	68fa      	ldr	r2, [r7, #12]
 8004ce0:	6892      	ldr	r2, [r2, #8]
 8004ce2:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004ce6:	68fb      	ldr	r3, [r7, #12]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	68fa      	ldr	r2, [r7, #12]
 8004cec:	6892      	ldr	r2, [r2, #8]
 8004cee:	f041 0101 	orr.w	r1, r1, #1
 8004cf2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 8004cf6:	2300      	movs	r3, #0
}
 8004cf8:	4618      	mov	r0, r3
 8004cfa:	3710      	adds	r7, #16
 8004cfc:	46bd      	mov	sp, r7
 8004cfe:	bd80      	pop	{r7, pc}

08004d00 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004d00:	b580      	push	{r7, lr}
 8004d02:	b082      	sub	sp, #8
 8004d04:	af00      	add	r7, sp, #0
 8004d06:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	2b00      	cmp	r3, #0
 8004d0c:	d101      	bne.n	8004d12 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004d0e:	2301      	movs	r3, #1
 8004d10:	e041      	b.n	8004d96 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004d18:	b2db      	uxtb	r3, r3
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d106      	bne.n	8004d2c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	2200      	movs	r2, #0
 8004d22:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004d26:	6878      	ldr	r0, [r7, #4]
 8004d28:	f7fe fb78 	bl	800341c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	2202      	movs	r2, #2
 8004d30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	681a      	ldr	r2, [r3, #0]
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	3304      	adds	r3, #4
 8004d3c:	4619      	mov	r1, r3
 8004d3e:	4610      	mov	r0, r2
 8004d40:	f000 fa96 	bl	8005270 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	2201      	movs	r2, #1
 8004d48:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	2201      	movs	r2, #1
 8004d50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	2201      	movs	r2, #1
 8004d58:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	2201      	movs	r2, #1
 8004d60:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	2201      	movs	r2, #1
 8004d68:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	2201      	movs	r2, #1
 8004d70:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	2201      	movs	r2, #1
 8004d78:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	2201      	movs	r2, #1
 8004d80:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	2201      	movs	r2, #1
 8004d88:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	2201      	movs	r2, #1
 8004d90:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004d94:	2300      	movs	r3, #0
}
 8004d96:	4618      	mov	r0, r3
 8004d98:	3708      	adds	r7, #8
 8004d9a:	46bd      	mov	sp, r7
 8004d9c:	bd80      	pop	{r7, pc}
	...

08004da0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004da0:	b480      	push	{r7}
 8004da2:	b085      	sub	sp, #20
 8004da4:	af00      	add	r7, sp, #0
 8004da6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004dae:	b2db      	uxtb	r3, r3
 8004db0:	2b01      	cmp	r3, #1
 8004db2:	d001      	beq.n	8004db8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004db4:	2301      	movs	r3, #1
 8004db6:	e04e      	b.n	8004e56 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	2202      	movs	r2, #2
 8004dbc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	681b      	ldr	r3, [r3, #0]
 8004dc4:	68da      	ldr	r2, [r3, #12]
 8004dc6:	687b      	ldr	r3, [r7, #4]
 8004dc8:	681b      	ldr	r3, [r3, #0]
 8004dca:	f042 0201 	orr.w	r2, r2, #1
 8004dce:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	4a23      	ldr	r2, [pc, #140]	; (8004e64 <HAL_TIM_Base_Start_IT+0xc4>)
 8004dd6:	4293      	cmp	r3, r2
 8004dd8:	d022      	beq.n	8004e20 <HAL_TIM_Base_Start_IT+0x80>
 8004dda:	687b      	ldr	r3, [r7, #4]
 8004ddc:	681b      	ldr	r3, [r3, #0]
 8004dde:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004de2:	d01d      	beq.n	8004e20 <HAL_TIM_Base_Start_IT+0x80>
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	4a1f      	ldr	r2, [pc, #124]	; (8004e68 <HAL_TIM_Base_Start_IT+0xc8>)
 8004dea:	4293      	cmp	r3, r2
 8004dec:	d018      	beq.n	8004e20 <HAL_TIM_Base_Start_IT+0x80>
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	4a1e      	ldr	r2, [pc, #120]	; (8004e6c <HAL_TIM_Base_Start_IT+0xcc>)
 8004df4:	4293      	cmp	r3, r2
 8004df6:	d013      	beq.n	8004e20 <HAL_TIM_Base_Start_IT+0x80>
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	4a1c      	ldr	r2, [pc, #112]	; (8004e70 <HAL_TIM_Base_Start_IT+0xd0>)
 8004dfe:	4293      	cmp	r3, r2
 8004e00:	d00e      	beq.n	8004e20 <HAL_TIM_Base_Start_IT+0x80>
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	4a1b      	ldr	r2, [pc, #108]	; (8004e74 <HAL_TIM_Base_Start_IT+0xd4>)
 8004e08:	4293      	cmp	r3, r2
 8004e0a:	d009      	beq.n	8004e20 <HAL_TIM_Base_Start_IT+0x80>
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	681b      	ldr	r3, [r3, #0]
 8004e10:	4a19      	ldr	r2, [pc, #100]	; (8004e78 <HAL_TIM_Base_Start_IT+0xd8>)
 8004e12:	4293      	cmp	r3, r2
 8004e14:	d004      	beq.n	8004e20 <HAL_TIM_Base_Start_IT+0x80>
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	681b      	ldr	r3, [r3, #0]
 8004e1a:	4a18      	ldr	r2, [pc, #96]	; (8004e7c <HAL_TIM_Base_Start_IT+0xdc>)
 8004e1c:	4293      	cmp	r3, r2
 8004e1e:	d111      	bne.n	8004e44 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	689b      	ldr	r3, [r3, #8]
 8004e26:	f003 0307 	and.w	r3, r3, #7
 8004e2a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e2c:	68fb      	ldr	r3, [r7, #12]
 8004e2e:	2b06      	cmp	r3, #6
 8004e30:	d010      	beq.n	8004e54 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	681b      	ldr	r3, [r3, #0]
 8004e36:	681a      	ldr	r2, [r3, #0]
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	f042 0201 	orr.w	r2, r2, #1
 8004e40:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004e42:	e007      	b.n	8004e54 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	681b      	ldr	r3, [r3, #0]
 8004e48:	681a      	ldr	r2, [r3, #0]
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	681b      	ldr	r3, [r3, #0]
 8004e4e:	f042 0201 	orr.w	r2, r2, #1
 8004e52:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004e54:	2300      	movs	r3, #0
}
 8004e56:	4618      	mov	r0, r3
 8004e58:	3714      	adds	r7, #20
 8004e5a:	46bd      	mov	sp, r7
 8004e5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e60:	4770      	bx	lr
 8004e62:	bf00      	nop
 8004e64:	40010000 	.word	0x40010000
 8004e68:	40000400 	.word	0x40000400
 8004e6c:	40000800 	.word	0x40000800
 8004e70:	40000c00 	.word	0x40000c00
 8004e74:	40010400 	.word	0x40010400
 8004e78:	40014000 	.word	0x40014000
 8004e7c:	40001800 	.word	0x40001800

08004e80 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004e80:	b580      	push	{r7, lr}
 8004e82:	b082      	sub	sp, #8
 8004e84:	af00      	add	r7, sp, #0
 8004e86:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	681b      	ldr	r3, [r3, #0]
 8004e8c:	691b      	ldr	r3, [r3, #16]
 8004e8e:	f003 0302 	and.w	r3, r3, #2
 8004e92:	2b02      	cmp	r3, #2
 8004e94:	d122      	bne.n	8004edc <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	68db      	ldr	r3, [r3, #12]
 8004e9c:	f003 0302 	and.w	r3, r3, #2
 8004ea0:	2b02      	cmp	r3, #2
 8004ea2:	d11b      	bne.n	8004edc <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	681b      	ldr	r3, [r3, #0]
 8004ea8:	f06f 0202 	mvn.w	r2, #2
 8004eac:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004eae:	687b      	ldr	r3, [r7, #4]
 8004eb0:	2201      	movs	r2, #1
 8004eb2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	681b      	ldr	r3, [r3, #0]
 8004eb8:	699b      	ldr	r3, [r3, #24]
 8004eba:	f003 0303 	and.w	r3, r3, #3
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d003      	beq.n	8004eca <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004ec2:	6878      	ldr	r0, [r7, #4]
 8004ec4:	f000 f9b5 	bl	8005232 <HAL_TIM_IC_CaptureCallback>
 8004ec8:	e005      	b.n	8004ed6 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004eca:	6878      	ldr	r0, [r7, #4]
 8004ecc:	f000 f9a7 	bl	800521e <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004ed0:	6878      	ldr	r0, [r7, #4]
 8004ed2:	f000 f9b8 	bl	8005246 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	2200      	movs	r2, #0
 8004eda:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004edc:	687b      	ldr	r3, [r7, #4]
 8004ede:	681b      	ldr	r3, [r3, #0]
 8004ee0:	691b      	ldr	r3, [r3, #16]
 8004ee2:	f003 0304 	and.w	r3, r3, #4
 8004ee6:	2b04      	cmp	r3, #4
 8004ee8:	d122      	bne.n	8004f30 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004eea:	687b      	ldr	r3, [r7, #4]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	68db      	ldr	r3, [r3, #12]
 8004ef0:	f003 0304 	and.w	r3, r3, #4
 8004ef4:	2b04      	cmp	r3, #4
 8004ef6:	d11b      	bne.n	8004f30 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	681b      	ldr	r3, [r3, #0]
 8004efc:	f06f 0204 	mvn.w	r2, #4
 8004f00:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	2202      	movs	r2, #2
 8004f06:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	699b      	ldr	r3, [r3, #24]
 8004f0e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004f12:	2b00      	cmp	r3, #0
 8004f14:	d003      	beq.n	8004f1e <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004f16:	6878      	ldr	r0, [r7, #4]
 8004f18:	f000 f98b 	bl	8005232 <HAL_TIM_IC_CaptureCallback>
 8004f1c:	e005      	b.n	8004f2a <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f1e:	6878      	ldr	r0, [r7, #4]
 8004f20:	f000 f97d 	bl	800521e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f24:	6878      	ldr	r0, [r7, #4]
 8004f26:	f000 f98e 	bl	8005246 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	2200      	movs	r2, #0
 8004f2e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004f30:	687b      	ldr	r3, [r7, #4]
 8004f32:	681b      	ldr	r3, [r3, #0]
 8004f34:	691b      	ldr	r3, [r3, #16]
 8004f36:	f003 0308 	and.w	r3, r3, #8
 8004f3a:	2b08      	cmp	r3, #8
 8004f3c:	d122      	bne.n	8004f84 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	68db      	ldr	r3, [r3, #12]
 8004f44:	f003 0308 	and.w	r3, r3, #8
 8004f48:	2b08      	cmp	r3, #8
 8004f4a:	d11b      	bne.n	8004f84 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	f06f 0208 	mvn.w	r2, #8
 8004f54:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	2204      	movs	r2, #4
 8004f5a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	69db      	ldr	r3, [r3, #28]
 8004f62:	f003 0303 	and.w	r3, r3, #3
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d003      	beq.n	8004f72 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004f6a:	6878      	ldr	r0, [r7, #4]
 8004f6c:	f000 f961 	bl	8005232 <HAL_TIM_IC_CaptureCallback>
 8004f70:	e005      	b.n	8004f7e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004f72:	6878      	ldr	r0, [r7, #4]
 8004f74:	f000 f953 	bl	800521e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004f78:	6878      	ldr	r0, [r7, #4]
 8004f7a:	f000 f964 	bl	8005246 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004f7e:	687b      	ldr	r3, [r7, #4]
 8004f80:	2200      	movs	r2, #0
 8004f82:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	691b      	ldr	r3, [r3, #16]
 8004f8a:	f003 0310 	and.w	r3, r3, #16
 8004f8e:	2b10      	cmp	r3, #16
 8004f90:	d122      	bne.n	8004fd8 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	68db      	ldr	r3, [r3, #12]
 8004f98:	f003 0310 	and.w	r3, r3, #16
 8004f9c:	2b10      	cmp	r3, #16
 8004f9e:	d11b      	bne.n	8004fd8 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	681b      	ldr	r3, [r3, #0]
 8004fa4:	f06f 0210 	mvn.w	r2, #16
 8004fa8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004faa:	687b      	ldr	r3, [r7, #4]
 8004fac:	2208      	movs	r2, #8
 8004fae:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	69db      	ldr	r3, [r3, #28]
 8004fb6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d003      	beq.n	8004fc6 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004fbe:	6878      	ldr	r0, [r7, #4]
 8004fc0:	f000 f937 	bl	8005232 <HAL_TIM_IC_CaptureCallback>
 8004fc4:	e005      	b.n	8004fd2 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004fc6:	6878      	ldr	r0, [r7, #4]
 8004fc8:	f000 f929 	bl	800521e <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004fcc:	6878      	ldr	r0, [r7, #4]
 8004fce:	f000 f93a 	bl	8005246 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004fd2:	687b      	ldr	r3, [r7, #4]
 8004fd4:	2200      	movs	r2, #0
 8004fd6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	681b      	ldr	r3, [r3, #0]
 8004fdc:	691b      	ldr	r3, [r3, #16]
 8004fde:	f003 0301 	and.w	r3, r3, #1
 8004fe2:	2b01      	cmp	r3, #1
 8004fe4:	d10e      	bne.n	8005004 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	681b      	ldr	r3, [r3, #0]
 8004fea:	68db      	ldr	r3, [r3, #12]
 8004fec:	f003 0301 	and.w	r3, r3, #1
 8004ff0:	2b01      	cmp	r3, #1
 8004ff2:	d107      	bne.n	8005004 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	f06f 0201 	mvn.w	r2, #1
 8004ffc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004ffe:	6878      	ldr	r0, [r7, #4]
 8005000:	f7fe f855 	bl	80030ae <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	691b      	ldr	r3, [r3, #16]
 800500a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800500e:	2b80      	cmp	r3, #128	; 0x80
 8005010:	d10e      	bne.n	8005030 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005012:	687b      	ldr	r3, [r7, #4]
 8005014:	681b      	ldr	r3, [r3, #0]
 8005016:	68db      	ldr	r3, [r3, #12]
 8005018:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800501c:	2b80      	cmp	r3, #128	; 0x80
 800501e:	d107      	bne.n	8005030 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005028:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800502a:	6878      	ldr	r0, [r7, #4]
 800502c:	f000 fae0 	bl	80055f0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	691b      	ldr	r3, [r3, #16]
 8005036:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800503a:	2b40      	cmp	r3, #64	; 0x40
 800503c:	d10e      	bne.n	800505c <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	68db      	ldr	r3, [r3, #12]
 8005044:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005048:	2b40      	cmp	r3, #64	; 0x40
 800504a:	d107      	bne.n	800505c <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	681b      	ldr	r3, [r3, #0]
 8005050:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005054:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005056:	6878      	ldr	r0, [r7, #4]
 8005058:	f000 f8ff 	bl	800525a <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	681b      	ldr	r3, [r3, #0]
 8005060:	691b      	ldr	r3, [r3, #16]
 8005062:	f003 0320 	and.w	r3, r3, #32
 8005066:	2b20      	cmp	r3, #32
 8005068:	d10e      	bne.n	8005088 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	681b      	ldr	r3, [r3, #0]
 800506e:	68db      	ldr	r3, [r3, #12]
 8005070:	f003 0320 	and.w	r3, r3, #32
 8005074:	2b20      	cmp	r3, #32
 8005076:	d107      	bne.n	8005088 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	681b      	ldr	r3, [r3, #0]
 800507c:	f06f 0220 	mvn.w	r2, #32
 8005080:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005082:	6878      	ldr	r0, [r7, #4]
 8005084:	f000 faaa 	bl	80055dc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005088:	bf00      	nop
 800508a:	3708      	adds	r7, #8
 800508c:	46bd      	mov	sp, r7
 800508e:	bd80      	pop	{r7, pc}

08005090 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005090:	b580      	push	{r7, lr}
 8005092:	b084      	sub	sp, #16
 8005094:	af00      	add	r7, sp, #0
 8005096:	6078      	str	r0, [r7, #4]
 8005098:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800509a:	2300      	movs	r3, #0
 800509c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80050a4:	2b01      	cmp	r3, #1
 80050a6:	d101      	bne.n	80050ac <HAL_TIM_ConfigClockSource+0x1c>
 80050a8:	2302      	movs	r3, #2
 80050aa:	e0b4      	b.n	8005216 <HAL_TIM_ConfigClockSource+0x186>
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	2201      	movs	r2, #1
 80050b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	2202      	movs	r2, #2
 80050b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80050bc:	687b      	ldr	r3, [r7, #4]
 80050be:	681b      	ldr	r3, [r3, #0]
 80050c0:	689b      	ldr	r3, [r3, #8]
 80050c2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80050c4:	68bb      	ldr	r3, [r7, #8]
 80050c6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80050ca:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80050cc:	68bb      	ldr	r3, [r7, #8]
 80050ce:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80050d2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	68ba      	ldr	r2, [r7, #8]
 80050da:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80050dc:	683b      	ldr	r3, [r7, #0]
 80050de:	681b      	ldr	r3, [r3, #0]
 80050e0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80050e4:	d03e      	beq.n	8005164 <HAL_TIM_ConfigClockSource+0xd4>
 80050e6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80050ea:	f200 8087 	bhi.w	80051fc <HAL_TIM_ConfigClockSource+0x16c>
 80050ee:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80050f2:	f000 8086 	beq.w	8005202 <HAL_TIM_ConfigClockSource+0x172>
 80050f6:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80050fa:	d87f      	bhi.n	80051fc <HAL_TIM_ConfigClockSource+0x16c>
 80050fc:	2b70      	cmp	r3, #112	; 0x70
 80050fe:	d01a      	beq.n	8005136 <HAL_TIM_ConfigClockSource+0xa6>
 8005100:	2b70      	cmp	r3, #112	; 0x70
 8005102:	d87b      	bhi.n	80051fc <HAL_TIM_ConfigClockSource+0x16c>
 8005104:	2b60      	cmp	r3, #96	; 0x60
 8005106:	d050      	beq.n	80051aa <HAL_TIM_ConfigClockSource+0x11a>
 8005108:	2b60      	cmp	r3, #96	; 0x60
 800510a:	d877      	bhi.n	80051fc <HAL_TIM_ConfigClockSource+0x16c>
 800510c:	2b50      	cmp	r3, #80	; 0x50
 800510e:	d03c      	beq.n	800518a <HAL_TIM_ConfigClockSource+0xfa>
 8005110:	2b50      	cmp	r3, #80	; 0x50
 8005112:	d873      	bhi.n	80051fc <HAL_TIM_ConfigClockSource+0x16c>
 8005114:	2b40      	cmp	r3, #64	; 0x40
 8005116:	d058      	beq.n	80051ca <HAL_TIM_ConfigClockSource+0x13a>
 8005118:	2b40      	cmp	r3, #64	; 0x40
 800511a:	d86f      	bhi.n	80051fc <HAL_TIM_ConfigClockSource+0x16c>
 800511c:	2b30      	cmp	r3, #48	; 0x30
 800511e:	d064      	beq.n	80051ea <HAL_TIM_ConfigClockSource+0x15a>
 8005120:	2b30      	cmp	r3, #48	; 0x30
 8005122:	d86b      	bhi.n	80051fc <HAL_TIM_ConfigClockSource+0x16c>
 8005124:	2b20      	cmp	r3, #32
 8005126:	d060      	beq.n	80051ea <HAL_TIM_ConfigClockSource+0x15a>
 8005128:	2b20      	cmp	r3, #32
 800512a:	d867      	bhi.n	80051fc <HAL_TIM_ConfigClockSource+0x16c>
 800512c:	2b00      	cmp	r3, #0
 800512e:	d05c      	beq.n	80051ea <HAL_TIM_ConfigClockSource+0x15a>
 8005130:	2b10      	cmp	r3, #16
 8005132:	d05a      	beq.n	80051ea <HAL_TIM_ConfigClockSource+0x15a>
 8005134:	e062      	b.n	80051fc <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	6818      	ldr	r0, [r3, #0]
 800513a:	683b      	ldr	r3, [r7, #0]
 800513c:	6899      	ldr	r1, [r3, #8]
 800513e:	683b      	ldr	r3, [r7, #0]
 8005140:	685a      	ldr	r2, [r3, #4]
 8005142:	683b      	ldr	r3, [r7, #0]
 8005144:	68db      	ldr	r3, [r3, #12]
 8005146:	f000 f9ad 	bl	80054a4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	689b      	ldr	r3, [r3, #8]
 8005150:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005152:	68bb      	ldr	r3, [r7, #8]
 8005154:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005158:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	68ba      	ldr	r2, [r7, #8]
 8005160:	609a      	str	r2, [r3, #8]
      break;
 8005162:	e04f      	b.n	8005204 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	6818      	ldr	r0, [r3, #0]
 8005168:	683b      	ldr	r3, [r7, #0]
 800516a:	6899      	ldr	r1, [r3, #8]
 800516c:	683b      	ldr	r3, [r7, #0]
 800516e:	685a      	ldr	r2, [r3, #4]
 8005170:	683b      	ldr	r3, [r7, #0]
 8005172:	68db      	ldr	r3, [r3, #12]
 8005174:	f000 f996 	bl	80054a4 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	681b      	ldr	r3, [r3, #0]
 800517c:	689a      	ldr	r2, [r3, #8]
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005186:	609a      	str	r2, [r3, #8]
      break;
 8005188:	e03c      	b.n	8005204 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	6818      	ldr	r0, [r3, #0]
 800518e:	683b      	ldr	r3, [r7, #0]
 8005190:	6859      	ldr	r1, [r3, #4]
 8005192:	683b      	ldr	r3, [r7, #0]
 8005194:	68db      	ldr	r3, [r3, #12]
 8005196:	461a      	mov	r2, r3
 8005198:	f000 f90a 	bl	80053b0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	681b      	ldr	r3, [r3, #0]
 80051a0:	2150      	movs	r1, #80	; 0x50
 80051a2:	4618      	mov	r0, r3
 80051a4:	f000 f963 	bl	800546e <TIM_ITRx_SetConfig>
      break;
 80051a8:	e02c      	b.n	8005204 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	6818      	ldr	r0, [r3, #0]
 80051ae:	683b      	ldr	r3, [r7, #0]
 80051b0:	6859      	ldr	r1, [r3, #4]
 80051b2:	683b      	ldr	r3, [r7, #0]
 80051b4:	68db      	ldr	r3, [r3, #12]
 80051b6:	461a      	mov	r2, r3
 80051b8:	f000 f929 	bl	800540e <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	2160      	movs	r1, #96	; 0x60
 80051c2:	4618      	mov	r0, r3
 80051c4:	f000 f953 	bl	800546e <TIM_ITRx_SetConfig>
      break;
 80051c8:	e01c      	b.n	8005204 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	6818      	ldr	r0, [r3, #0]
 80051ce:	683b      	ldr	r3, [r7, #0]
 80051d0:	6859      	ldr	r1, [r3, #4]
 80051d2:	683b      	ldr	r3, [r7, #0]
 80051d4:	68db      	ldr	r3, [r3, #12]
 80051d6:	461a      	mov	r2, r3
 80051d8:	f000 f8ea 	bl	80053b0 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	681b      	ldr	r3, [r3, #0]
 80051e0:	2140      	movs	r1, #64	; 0x40
 80051e2:	4618      	mov	r0, r3
 80051e4:	f000 f943 	bl	800546e <TIM_ITRx_SetConfig>
      break;
 80051e8:	e00c      	b.n	8005204 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681a      	ldr	r2, [r3, #0]
 80051ee:	683b      	ldr	r3, [r7, #0]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	4619      	mov	r1, r3
 80051f4:	4610      	mov	r0, r2
 80051f6:	f000 f93a 	bl	800546e <TIM_ITRx_SetConfig>
      break;
 80051fa:	e003      	b.n	8005204 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80051fc:	2301      	movs	r3, #1
 80051fe:	73fb      	strb	r3, [r7, #15]
      break;
 8005200:	e000      	b.n	8005204 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005202:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	2201      	movs	r2, #1
 8005208:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	2200      	movs	r2, #0
 8005210:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005214:	7bfb      	ldrb	r3, [r7, #15]
}
 8005216:	4618      	mov	r0, r3
 8005218:	3710      	adds	r7, #16
 800521a:	46bd      	mov	sp, r7
 800521c:	bd80      	pop	{r7, pc}

0800521e <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800521e:	b480      	push	{r7}
 8005220:	b083      	sub	sp, #12
 8005222:	af00      	add	r7, sp, #0
 8005224:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005226:	bf00      	nop
 8005228:	370c      	adds	r7, #12
 800522a:	46bd      	mov	sp, r7
 800522c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005230:	4770      	bx	lr

08005232 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005232:	b480      	push	{r7}
 8005234:	b083      	sub	sp, #12
 8005236:	af00      	add	r7, sp, #0
 8005238:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800523a:	bf00      	nop
 800523c:	370c      	adds	r7, #12
 800523e:	46bd      	mov	sp, r7
 8005240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005244:	4770      	bx	lr

08005246 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005246:	b480      	push	{r7}
 8005248:	b083      	sub	sp, #12
 800524a:	af00      	add	r7, sp, #0
 800524c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800524e:	bf00      	nop
 8005250:	370c      	adds	r7, #12
 8005252:	46bd      	mov	sp, r7
 8005254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005258:	4770      	bx	lr

0800525a <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800525a:	b480      	push	{r7}
 800525c:	b083      	sub	sp, #12
 800525e:	af00      	add	r7, sp, #0
 8005260:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005262:	bf00      	nop
 8005264:	370c      	adds	r7, #12
 8005266:	46bd      	mov	sp, r7
 8005268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800526c:	4770      	bx	lr
	...

08005270 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005270:	b480      	push	{r7}
 8005272:	b085      	sub	sp, #20
 8005274:	af00      	add	r7, sp, #0
 8005276:	6078      	str	r0, [r7, #4]
 8005278:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005280:	687b      	ldr	r3, [r7, #4]
 8005282:	4a40      	ldr	r2, [pc, #256]	; (8005384 <TIM_Base_SetConfig+0x114>)
 8005284:	4293      	cmp	r3, r2
 8005286:	d013      	beq.n	80052b0 <TIM_Base_SetConfig+0x40>
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800528e:	d00f      	beq.n	80052b0 <TIM_Base_SetConfig+0x40>
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	4a3d      	ldr	r2, [pc, #244]	; (8005388 <TIM_Base_SetConfig+0x118>)
 8005294:	4293      	cmp	r3, r2
 8005296:	d00b      	beq.n	80052b0 <TIM_Base_SetConfig+0x40>
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	4a3c      	ldr	r2, [pc, #240]	; (800538c <TIM_Base_SetConfig+0x11c>)
 800529c:	4293      	cmp	r3, r2
 800529e:	d007      	beq.n	80052b0 <TIM_Base_SetConfig+0x40>
 80052a0:	687b      	ldr	r3, [r7, #4]
 80052a2:	4a3b      	ldr	r2, [pc, #236]	; (8005390 <TIM_Base_SetConfig+0x120>)
 80052a4:	4293      	cmp	r3, r2
 80052a6:	d003      	beq.n	80052b0 <TIM_Base_SetConfig+0x40>
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	4a3a      	ldr	r2, [pc, #232]	; (8005394 <TIM_Base_SetConfig+0x124>)
 80052ac:	4293      	cmp	r3, r2
 80052ae:	d108      	bne.n	80052c2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80052b6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80052b8:	683b      	ldr	r3, [r7, #0]
 80052ba:	685b      	ldr	r3, [r3, #4]
 80052bc:	68fa      	ldr	r2, [r7, #12]
 80052be:	4313      	orrs	r3, r2
 80052c0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80052c2:	687b      	ldr	r3, [r7, #4]
 80052c4:	4a2f      	ldr	r2, [pc, #188]	; (8005384 <TIM_Base_SetConfig+0x114>)
 80052c6:	4293      	cmp	r3, r2
 80052c8:	d02b      	beq.n	8005322 <TIM_Base_SetConfig+0xb2>
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80052d0:	d027      	beq.n	8005322 <TIM_Base_SetConfig+0xb2>
 80052d2:	687b      	ldr	r3, [r7, #4]
 80052d4:	4a2c      	ldr	r2, [pc, #176]	; (8005388 <TIM_Base_SetConfig+0x118>)
 80052d6:	4293      	cmp	r3, r2
 80052d8:	d023      	beq.n	8005322 <TIM_Base_SetConfig+0xb2>
 80052da:	687b      	ldr	r3, [r7, #4]
 80052dc:	4a2b      	ldr	r2, [pc, #172]	; (800538c <TIM_Base_SetConfig+0x11c>)
 80052de:	4293      	cmp	r3, r2
 80052e0:	d01f      	beq.n	8005322 <TIM_Base_SetConfig+0xb2>
 80052e2:	687b      	ldr	r3, [r7, #4]
 80052e4:	4a2a      	ldr	r2, [pc, #168]	; (8005390 <TIM_Base_SetConfig+0x120>)
 80052e6:	4293      	cmp	r3, r2
 80052e8:	d01b      	beq.n	8005322 <TIM_Base_SetConfig+0xb2>
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	4a29      	ldr	r2, [pc, #164]	; (8005394 <TIM_Base_SetConfig+0x124>)
 80052ee:	4293      	cmp	r3, r2
 80052f0:	d017      	beq.n	8005322 <TIM_Base_SetConfig+0xb2>
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	4a28      	ldr	r2, [pc, #160]	; (8005398 <TIM_Base_SetConfig+0x128>)
 80052f6:	4293      	cmp	r3, r2
 80052f8:	d013      	beq.n	8005322 <TIM_Base_SetConfig+0xb2>
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	4a27      	ldr	r2, [pc, #156]	; (800539c <TIM_Base_SetConfig+0x12c>)
 80052fe:	4293      	cmp	r3, r2
 8005300:	d00f      	beq.n	8005322 <TIM_Base_SetConfig+0xb2>
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	4a26      	ldr	r2, [pc, #152]	; (80053a0 <TIM_Base_SetConfig+0x130>)
 8005306:	4293      	cmp	r3, r2
 8005308:	d00b      	beq.n	8005322 <TIM_Base_SetConfig+0xb2>
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	4a25      	ldr	r2, [pc, #148]	; (80053a4 <TIM_Base_SetConfig+0x134>)
 800530e:	4293      	cmp	r3, r2
 8005310:	d007      	beq.n	8005322 <TIM_Base_SetConfig+0xb2>
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	4a24      	ldr	r2, [pc, #144]	; (80053a8 <TIM_Base_SetConfig+0x138>)
 8005316:	4293      	cmp	r3, r2
 8005318:	d003      	beq.n	8005322 <TIM_Base_SetConfig+0xb2>
 800531a:	687b      	ldr	r3, [r7, #4]
 800531c:	4a23      	ldr	r2, [pc, #140]	; (80053ac <TIM_Base_SetConfig+0x13c>)
 800531e:	4293      	cmp	r3, r2
 8005320:	d108      	bne.n	8005334 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005328:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800532a:	683b      	ldr	r3, [r7, #0]
 800532c:	68db      	ldr	r3, [r3, #12]
 800532e:	68fa      	ldr	r2, [r7, #12]
 8005330:	4313      	orrs	r3, r2
 8005332:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800533a:	683b      	ldr	r3, [r7, #0]
 800533c:	695b      	ldr	r3, [r3, #20]
 800533e:	4313      	orrs	r3, r2
 8005340:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	68fa      	ldr	r2, [r7, #12]
 8005346:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005348:	683b      	ldr	r3, [r7, #0]
 800534a:	689a      	ldr	r2, [r3, #8]
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005350:	683b      	ldr	r3, [r7, #0]
 8005352:	681a      	ldr	r2, [r3, #0]
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	4a0a      	ldr	r2, [pc, #40]	; (8005384 <TIM_Base_SetConfig+0x114>)
 800535c:	4293      	cmp	r3, r2
 800535e:	d003      	beq.n	8005368 <TIM_Base_SetConfig+0xf8>
 8005360:	687b      	ldr	r3, [r7, #4]
 8005362:	4a0c      	ldr	r2, [pc, #48]	; (8005394 <TIM_Base_SetConfig+0x124>)
 8005364:	4293      	cmp	r3, r2
 8005366:	d103      	bne.n	8005370 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005368:	683b      	ldr	r3, [r7, #0]
 800536a:	691a      	ldr	r2, [r3, #16]
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	2201      	movs	r2, #1
 8005374:	615a      	str	r2, [r3, #20]
}
 8005376:	bf00      	nop
 8005378:	3714      	adds	r7, #20
 800537a:	46bd      	mov	sp, r7
 800537c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005380:	4770      	bx	lr
 8005382:	bf00      	nop
 8005384:	40010000 	.word	0x40010000
 8005388:	40000400 	.word	0x40000400
 800538c:	40000800 	.word	0x40000800
 8005390:	40000c00 	.word	0x40000c00
 8005394:	40010400 	.word	0x40010400
 8005398:	40014000 	.word	0x40014000
 800539c:	40014400 	.word	0x40014400
 80053a0:	40014800 	.word	0x40014800
 80053a4:	40001800 	.word	0x40001800
 80053a8:	40001c00 	.word	0x40001c00
 80053ac:	40002000 	.word	0x40002000

080053b0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80053b0:	b480      	push	{r7}
 80053b2:	b087      	sub	sp, #28
 80053b4:	af00      	add	r7, sp, #0
 80053b6:	60f8      	str	r0, [r7, #12]
 80053b8:	60b9      	str	r1, [r7, #8]
 80053ba:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 80053bc:	68fb      	ldr	r3, [r7, #12]
 80053be:	6a1b      	ldr	r3, [r3, #32]
 80053c0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	6a1b      	ldr	r3, [r3, #32]
 80053c6:	f023 0201 	bic.w	r2, r3, #1
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	699b      	ldr	r3, [r3, #24]
 80053d2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80053d4:	693b      	ldr	r3, [r7, #16]
 80053d6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80053da:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80053dc:	687b      	ldr	r3, [r7, #4]
 80053de:	011b      	lsls	r3, r3, #4
 80053e0:	693a      	ldr	r2, [r7, #16]
 80053e2:	4313      	orrs	r3, r2
 80053e4:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80053e6:	697b      	ldr	r3, [r7, #20]
 80053e8:	f023 030a 	bic.w	r3, r3, #10
 80053ec:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80053ee:	697a      	ldr	r2, [r7, #20]
 80053f0:	68bb      	ldr	r3, [r7, #8]
 80053f2:	4313      	orrs	r3, r2
 80053f4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80053f6:	68fb      	ldr	r3, [r7, #12]
 80053f8:	693a      	ldr	r2, [r7, #16]
 80053fa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	697a      	ldr	r2, [r7, #20]
 8005400:	621a      	str	r2, [r3, #32]
}
 8005402:	bf00      	nop
 8005404:	371c      	adds	r7, #28
 8005406:	46bd      	mov	sp, r7
 8005408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800540c:	4770      	bx	lr

0800540e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800540e:	b480      	push	{r7}
 8005410:	b087      	sub	sp, #28
 8005412:	af00      	add	r7, sp, #0
 8005414:	60f8      	str	r0, [r7, #12]
 8005416:	60b9      	str	r1, [r7, #8]
 8005418:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800541a:	68fb      	ldr	r3, [r7, #12]
 800541c:	6a1b      	ldr	r3, [r3, #32]
 800541e:	f023 0210 	bic.w	r2, r3, #16
 8005422:	68fb      	ldr	r3, [r7, #12]
 8005424:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	699b      	ldr	r3, [r3, #24]
 800542a:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	6a1b      	ldr	r3, [r3, #32]
 8005430:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005432:	697b      	ldr	r3, [r7, #20]
 8005434:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8005438:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	031b      	lsls	r3, r3, #12
 800543e:	697a      	ldr	r2, [r7, #20]
 8005440:	4313      	orrs	r3, r2
 8005442:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005444:	693b      	ldr	r3, [r7, #16]
 8005446:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800544a:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800544c:	68bb      	ldr	r3, [r7, #8]
 800544e:	011b      	lsls	r3, r3, #4
 8005450:	693a      	ldr	r2, [r7, #16]
 8005452:	4313      	orrs	r3, r2
 8005454:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005456:	68fb      	ldr	r3, [r7, #12]
 8005458:	697a      	ldr	r2, [r7, #20]
 800545a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	693a      	ldr	r2, [r7, #16]
 8005460:	621a      	str	r2, [r3, #32]
}
 8005462:	bf00      	nop
 8005464:	371c      	adds	r7, #28
 8005466:	46bd      	mov	sp, r7
 8005468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800546c:	4770      	bx	lr

0800546e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800546e:	b480      	push	{r7}
 8005470:	b085      	sub	sp, #20
 8005472:	af00      	add	r7, sp, #0
 8005474:	6078      	str	r0, [r7, #4]
 8005476:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005478:	687b      	ldr	r3, [r7, #4]
 800547a:	689b      	ldr	r3, [r3, #8]
 800547c:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800547e:	68fb      	ldr	r3, [r7, #12]
 8005480:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005484:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005486:	683a      	ldr	r2, [r7, #0]
 8005488:	68fb      	ldr	r3, [r7, #12]
 800548a:	4313      	orrs	r3, r2
 800548c:	f043 0307 	orr.w	r3, r3, #7
 8005490:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	68fa      	ldr	r2, [r7, #12]
 8005496:	609a      	str	r2, [r3, #8]
}
 8005498:	bf00      	nop
 800549a:	3714      	adds	r7, #20
 800549c:	46bd      	mov	sp, r7
 800549e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a2:	4770      	bx	lr

080054a4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80054a4:	b480      	push	{r7}
 80054a6:	b087      	sub	sp, #28
 80054a8:	af00      	add	r7, sp, #0
 80054aa:	60f8      	str	r0, [r7, #12]
 80054ac:	60b9      	str	r1, [r7, #8]
 80054ae:	607a      	str	r2, [r7, #4]
 80054b0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	689b      	ldr	r3, [r3, #8]
 80054b6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80054b8:	697b      	ldr	r3, [r7, #20]
 80054ba:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80054be:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80054c0:	683b      	ldr	r3, [r7, #0]
 80054c2:	021a      	lsls	r2, r3, #8
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	431a      	orrs	r2, r3
 80054c8:	68bb      	ldr	r3, [r7, #8]
 80054ca:	4313      	orrs	r3, r2
 80054cc:	697a      	ldr	r2, [r7, #20]
 80054ce:	4313      	orrs	r3, r2
 80054d0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	697a      	ldr	r2, [r7, #20]
 80054d6:	609a      	str	r2, [r3, #8]
}
 80054d8:	bf00      	nop
 80054da:	371c      	adds	r7, #28
 80054dc:	46bd      	mov	sp, r7
 80054de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e2:	4770      	bx	lr

080054e4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80054e4:	b480      	push	{r7}
 80054e6:	b085      	sub	sp, #20
 80054e8:	af00      	add	r7, sp, #0
 80054ea:	6078      	str	r0, [r7, #4]
 80054ec:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80054f4:	2b01      	cmp	r3, #1
 80054f6:	d101      	bne.n	80054fc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80054f8:	2302      	movs	r3, #2
 80054fa:	e05a      	b.n	80055b2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	2201      	movs	r2, #1
 8005500:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	2202      	movs	r2, #2
 8005508:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800550c:	687b      	ldr	r3, [r7, #4]
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	685b      	ldr	r3, [r3, #4]
 8005512:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	681b      	ldr	r3, [r3, #0]
 8005518:	689b      	ldr	r3, [r3, #8]
 800551a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005522:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005524:	683b      	ldr	r3, [r7, #0]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	68fa      	ldr	r2, [r7, #12]
 800552a:	4313      	orrs	r3, r2
 800552c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	681b      	ldr	r3, [r3, #0]
 8005532:	68fa      	ldr	r2, [r7, #12]
 8005534:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	4a21      	ldr	r2, [pc, #132]	; (80055c0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800553c:	4293      	cmp	r3, r2
 800553e:	d022      	beq.n	8005586 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005548:	d01d      	beq.n	8005586 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	4a1d      	ldr	r2, [pc, #116]	; (80055c4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8005550:	4293      	cmp	r3, r2
 8005552:	d018      	beq.n	8005586 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	4a1b      	ldr	r2, [pc, #108]	; (80055c8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800555a:	4293      	cmp	r3, r2
 800555c:	d013      	beq.n	8005586 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	4a1a      	ldr	r2, [pc, #104]	; (80055cc <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8005564:	4293      	cmp	r3, r2
 8005566:	d00e      	beq.n	8005586 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	4a18      	ldr	r2, [pc, #96]	; (80055d0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800556e:	4293      	cmp	r3, r2
 8005570:	d009      	beq.n	8005586 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	681b      	ldr	r3, [r3, #0]
 8005576:	4a17      	ldr	r2, [pc, #92]	; (80055d4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8005578:	4293      	cmp	r3, r2
 800557a:	d004      	beq.n	8005586 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	681b      	ldr	r3, [r3, #0]
 8005580:	4a15      	ldr	r2, [pc, #84]	; (80055d8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8005582:	4293      	cmp	r3, r2
 8005584:	d10c      	bne.n	80055a0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005586:	68bb      	ldr	r3, [r7, #8]
 8005588:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800558c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800558e:	683b      	ldr	r3, [r7, #0]
 8005590:	685b      	ldr	r3, [r3, #4]
 8005592:	68ba      	ldr	r2, [r7, #8]
 8005594:	4313      	orrs	r3, r2
 8005596:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	681b      	ldr	r3, [r3, #0]
 800559c:	68ba      	ldr	r2, [r7, #8]
 800559e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80055a0:	687b      	ldr	r3, [r7, #4]
 80055a2:	2201      	movs	r2, #1
 80055a4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80055a8:	687b      	ldr	r3, [r7, #4]
 80055aa:	2200      	movs	r2, #0
 80055ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80055b0:	2300      	movs	r3, #0
}
 80055b2:	4618      	mov	r0, r3
 80055b4:	3714      	adds	r7, #20
 80055b6:	46bd      	mov	sp, r7
 80055b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055bc:	4770      	bx	lr
 80055be:	bf00      	nop
 80055c0:	40010000 	.word	0x40010000
 80055c4:	40000400 	.word	0x40000400
 80055c8:	40000800 	.word	0x40000800
 80055cc:	40000c00 	.word	0x40000c00
 80055d0:	40010400 	.word	0x40010400
 80055d4:	40014000 	.word	0x40014000
 80055d8:	40001800 	.word	0x40001800

080055dc <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80055dc:	b480      	push	{r7}
 80055de:	b083      	sub	sp, #12
 80055e0:	af00      	add	r7, sp, #0
 80055e2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80055e4:	bf00      	nop
 80055e6:	370c      	adds	r7, #12
 80055e8:	46bd      	mov	sp, r7
 80055ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ee:	4770      	bx	lr

080055f0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80055f0:	b480      	push	{r7}
 80055f2:	b083      	sub	sp, #12
 80055f4:	af00      	add	r7, sp, #0
 80055f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80055f8:	bf00      	nop
 80055fa:	370c      	adds	r7, #12
 80055fc:	46bd      	mov	sp, r7
 80055fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005602:	4770      	bx	lr

08005604 <FSMC_NORSRAM_Init>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Init Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef* Init)
{ 
 8005604:	b480      	push	{r7}
 8005606:	b085      	sub	sp, #20
 8005608:	af00      	add	r7, sp, #0
 800560a:	6078      	str	r0, [r7, #4]
 800560c:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0U;
 800560e:	2300      	movs	r3, #0
 8005610:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FSMC_CONTINOUS_CLOCK(Init->ContinuousClock));
#endif /* STM32F412Zx || STM32F412Vx || STM32F413xx || STM32F423xx */
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];
 8005612:	683b      	ldr	r3, [r7, #0]
 8005614:	681a      	ldr	r2, [r3, #0]
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800561c:	60fb      	str	r3, [r7, #12]

#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT, CPSIZE and CBURSTRW bits */
  tmpr &= ((uint32_t)~(FSMC_BCR1_MBKEN     | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP     | \
 800561e:	68fa      	ldr	r2, [r7, #12]
 8005620:	4b20      	ldr	r3, [pc, #128]	; (80056a4 <FSMC_NORSRAM_Init+0xa0>)
 8005622:	4013      	ands	r3, r2
 8005624:	60fb      	str	r3, [r7, #12]
                       FSMC_BCR1_MWID      | FSMC_BCR1_FACCEN   | FSMC_BCR1_BURSTEN  | \
                       FSMC_BCR1_WAITPOL   | FSMC_BCR1_WRAPMOD  | FSMC_BCR1_WAITCFG  | \
                       FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \
                       FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CPSIZE   | FSMC_BCR1_CBURSTRW));
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8005626:	683b      	ldr	r3, [r7, #0]
 8005628:	685a      	ldr	r2, [r3, #4]
                     Init->MemoryType           |\
 800562a:	683b      	ldr	r3, [r7, #0]
 800562c:	689b      	ldr	r3, [r3, #8]
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 800562e:	431a      	orrs	r2, r3
                     Init->MemoryDataWidth      |\
 8005630:	683b      	ldr	r3, [r7, #0]
 8005632:	68db      	ldr	r3, [r3, #12]
                     Init->MemoryType           |\
 8005634:	431a      	orrs	r2, r3
                     Init->BurstAccessMode      |\
 8005636:	683b      	ldr	r3, [r7, #0]
 8005638:	691b      	ldr	r3, [r3, #16]
                     Init->MemoryDataWidth      |\
 800563a:	431a      	orrs	r2, r3
                     Init->WaitSignalPolarity   |\
 800563c:	683b      	ldr	r3, [r7, #0]
 800563e:	695b      	ldr	r3, [r3, #20]
                     Init->BurstAccessMode      |\
 8005640:	431a      	orrs	r2, r3
                     Init->WrapMode             |\
 8005642:	683b      	ldr	r3, [r7, #0]
 8005644:	699b      	ldr	r3, [r3, #24]
                     Init->WaitSignalPolarity   |\
 8005646:	431a      	orrs	r2, r3
                     Init->WaitSignalActive     |\
 8005648:	683b      	ldr	r3, [r7, #0]
 800564a:	69db      	ldr	r3, [r3, #28]
                     Init->WrapMode             |\
 800564c:	431a      	orrs	r2, r3
                     Init->WriteOperation       |\
 800564e:	683b      	ldr	r3, [r7, #0]
 8005650:	6a1b      	ldr	r3, [r3, #32]
                     Init->WaitSignalActive     |\
 8005652:	431a      	orrs	r2, r3
                     Init->WaitSignal           |\
 8005654:	683b      	ldr	r3, [r7, #0]
 8005656:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                     Init->WriteOperation       |\
 8005658:	431a      	orrs	r2, r3
                     Init->ExtendedMode         |\
 800565a:	683b      	ldr	r3, [r7, #0]
 800565c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                     Init->WaitSignal           |\
 800565e:	431a      	orrs	r2, r3
                     Init->AsynchronousWait     |\
 8005660:	683b      	ldr	r3, [r7, #0]
 8005662:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                     Init->ExtendedMode         |\
 8005664:	431a      	orrs	r2, r3
                     Init->PageSize             |\
 8005666:	683b      	ldr	r3, [r7, #0]
 8005668:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                     Init->AsynchronousWait     |\
 800566a:	431a      	orrs	r2, r3
                     Init->WriteBurst
 800566c:	683b      	ldr	r3, [r7, #0]
 800566e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                     Init->PageSize             |\
 8005670:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8005672:	68fa      	ldr	r2, [r7, #12]
 8005674:	4313      	orrs	r3, r2
 8005676:	60fb      	str	r3, [r7, #12]
                     Init->ContinuousClock      |\
                     Init->PageSize             |\
                     Init->WriteFifo);
#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */ 
            
  if(Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 8005678:	683b      	ldr	r3, [r7, #0]
 800567a:	689b      	ldr	r3, [r3, #8]
 800567c:	2b08      	cmp	r3, #8
 800567e:	d103      	bne.n	8005688 <FSMC_NORSRAM_Init+0x84>
  {
    tmpr |= (uint32_t)FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8005680:	68fb      	ldr	r3, [r7, #12]
 8005682:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8005686:	60fb      	str	r3, [r7, #12]
  }

  Device->BTCR[Init->NSBank] = tmpr;
 8005688:	683b      	ldr	r3, [r7, #0]
 800568a:	681a      	ldr	r2, [r3, #0]
 800568c:	687b      	ldr	r3, [r7, #4]
 800568e:	68f9      	ldr	r1, [r7, #12]
 8005690:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  {
    Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 8005694:	2300      	movs	r3, #0
}
 8005696:	4618      	mov	r0, r3
 8005698:	3714      	adds	r7, #20
 800569a:	46bd      	mov	sp, r7
 800569c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a0:	4770      	bx	lr
 80056a2:	bf00      	nop
 80056a4:	fff00080 	.word	0xfff00080

080056a8 <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 80056a8:	b480      	push	{r7}
 80056aa:	b087      	sub	sp, #28
 80056ac:	af00      	add	r7, sp, #0
 80056ae:	60f8      	str	r0, [r7, #12]
 80056b0:	60b9      	str	r1, [r7, #8]
 80056b2:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0U;
 80056b4:	2300      	movs	r3, #0
 80056b6:	617b      	str	r3, [r7, #20]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1U];
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	1c5a      	adds	r2, r3, #1
 80056bc:	68fb      	ldr	r3, [r7, #12]
 80056be:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80056c2:	617b      	str	r3, [r7, #20]

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpr &= ((uint32_t)~(FSMC_BTR1_ADDSET  | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
 80056c4:	697b      	ldr	r3, [r7, #20]
 80056c6:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 80056ca:	617b      	str	r3, [r7, #20]
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
  
  /* Set FSMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80056cc:	68bb      	ldr	r3, [r7, #8]
 80056ce:	681a      	ldr	r2, [r3, #0]
                    ((Timing->AddressHoldTime) << 4U)          |\
 80056d0:	68bb      	ldr	r3, [r7, #8]
 80056d2:	685b      	ldr	r3, [r3, #4]
 80056d4:	011b      	lsls	r3, r3, #4
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80056d6:	431a      	orrs	r2, r3
                    ((Timing->DataSetupTime) << 8U)            |\
 80056d8:	68bb      	ldr	r3, [r7, #8]
 80056da:	689b      	ldr	r3, [r3, #8]
 80056dc:	021b      	lsls	r3, r3, #8
                    ((Timing->AddressHoldTime) << 4U)          |\
 80056de:	431a      	orrs	r2, r3
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 80056e0:	68bb      	ldr	r3, [r7, #8]
 80056e2:	68db      	ldr	r3, [r3, #12]
 80056e4:	041b      	lsls	r3, r3, #16
                    ((Timing->DataSetupTime) << 8U)            |\
 80056e6:	431a      	orrs	r2, r3
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 80056e8:	68bb      	ldr	r3, [r7, #8]
 80056ea:	691b      	ldr	r3, [r3, #16]
 80056ec:	3b01      	subs	r3, #1
 80056ee:	051b      	lsls	r3, r3, #20
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 80056f0:	431a      	orrs	r2, r3
                    (((Timing->DataLatency)-2U) << 24U)        |\
 80056f2:	68bb      	ldr	r3, [r7, #8]
 80056f4:	695b      	ldr	r3, [r3, #20]
 80056f6:	3b02      	subs	r3, #2
 80056f8:	061b      	lsls	r3, r3, #24
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 80056fa:	431a      	orrs	r2, r3
                    (Timing->AccessMode));
 80056fc:	68bb      	ldr	r3, [r7, #8]
 80056fe:	699b      	ldr	r3, [r3, #24]
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8005700:	4313      	orrs	r3, r2
 8005702:	697a      	ldr	r2, [r7, #20]
 8005704:	4313      	orrs	r3, r2
 8005706:	617b      	str	r3, [r7, #20]
  
  Device->BTCR[Bank + 1] = tmpr; 
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	1c5a      	adds	r2, r3, #1
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	6979      	ldr	r1, [r7, #20]
 8005710:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision)-1U) << 20U);
    Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] = tmpr;
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 8005714:	2300      	movs	r3, #0
}
 8005716:	4618      	mov	r0, r3
 8005718:	371c      	adds	r7, #28
 800571a:	46bd      	mov	sp, r7
 800571c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005720:	4770      	bx	lr
	...

08005724 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 8005724:	b480      	push	{r7}
 8005726:	b087      	sub	sp, #28
 8005728:	af00      	add	r7, sp, #0
 800572a:	60f8      	str	r0, [r7, #12]
 800572c:	60b9      	str	r1, [r7, #8]
 800572e:	607a      	str	r2, [r7, #4]
 8005730:	603b      	str	r3, [r7, #0]
  uint32_t tmpr = 0U;
 8005732:	2300      	movs	r3, #0
 8005734:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 8005736:	683b      	ldr	r3, [r7, #0]
 8005738:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800573c:	d122      	bne.n	8005784 <FSMC_NORSRAM_Extended_Timing_Init+0x60>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
 800573e:	68fb      	ldr	r3, [r7, #12]
 8005740:	687a      	ldr	r2, [r7, #4]
 8005742:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005746:	617b      	str	r3, [r7, #20]
    
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
    tmpr &= ((uint32_t)~(FSMC_BWTR1_ADDSET  | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
 8005748:	697a      	ldr	r2, [r7, #20]
 800574a:	4b15      	ldr	r3, [pc, #84]	; (80057a0 <FSMC_NORSRAM_Extended_Timing_Init+0x7c>)
 800574c:	4013      	ands	r3, r2
 800574e:	617b      	str	r3, [r7, #20]
                         FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));

    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8005750:	68bb      	ldr	r3, [r7, #8]
 8005752:	681a      	ldr	r2, [r3, #0]
                      ((Timing->AddressHoldTime) << 4U)          |\
 8005754:	68bb      	ldr	r3, [r7, #8]
 8005756:	685b      	ldr	r3, [r3, #4]
 8005758:	011b      	lsls	r3, r3, #4
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800575a:	431a      	orrs	r2, r3
                      ((Timing->DataSetupTime) << 8U)            |\
 800575c:	68bb      	ldr	r3, [r7, #8]
 800575e:	689b      	ldr	r3, [r3, #8]
 8005760:	021b      	lsls	r3, r3, #8
                      ((Timing->AddressHoldTime) << 4U)          |\
 8005762:	431a      	orrs	r2, r3
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 8005764:	68bb      	ldr	r3, [r7, #8]
 8005766:	68db      	ldr	r3, [r3, #12]
 8005768:	041b      	lsls	r3, r3, #16
                      ((Timing->DataSetupTime) << 8U)            |\
 800576a:	431a      	orrs	r2, r3
                      (Timing->AccessMode));
 800576c:	68bb      	ldr	r3, [r7, #8]
 800576e:	699b      	ldr	r3, [r3, #24]
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 8005770:	4313      	orrs	r3, r2
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8005772:	697a      	ldr	r2, [r7, #20]
 8005774:	4313      	orrs	r3, r2
 8005776:	617b      	str	r3, [r7, #20]
    
    Device->BWTR[Bank] = tmpr;
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	687a      	ldr	r2, [r7, #4]
 800577c:	6979      	ldr	r1, [r7, #20]
 800577e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8005782:	e005      	b.n	8005790 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>
  }
  else                                        
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8005784:	68fb      	ldr	r3, [r7, #12]
 8005786:	687a      	ldr	r2, [r7, #4]
 8005788:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 800578c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }   
  
  return HAL_OK;  
 8005790:	2300      	movs	r3, #0
}
 8005792:	4618      	mov	r0, r3
 8005794:	371c      	adds	r7, #28
 8005796:	46bd      	mov	sp, r7
 8005798:	f85d 7b04 	ldr.w	r7, [sp], #4
 800579c:	4770      	bx	lr
 800579e:	bf00      	nop
 80057a0:	cff00000 	.word	0xcff00000

080057a4 <__libc_init_array>:
 80057a4:	b570      	push	{r4, r5, r6, lr}
 80057a6:	4d0d      	ldr	r5, [pc, #52]	; (80057dc <__libc_init_array+0x38>)
 80057a8:	4c0d      	ldr	r4, [pc, #52]	; (80057e0 <__libc_init_array+0x3c>)
 80057aa:	1b64      	subs	r4, r4, r5
 80057ac:	10a4      	asrs	r4, r4, #2
 80057ae:	2600      	movs	r6, #0
 80057b0:	42a6      	cmp	r6, r4
 80057b2:	d109      	bne.n	80057c8 <__libc_init_array+0x24>
 80057b4:	4d0b      	ldr	r5, [pc, #44]	; (80057e4 <__libc_init_array+0x40>)
 80057b6:	4c0c      	ldr	r4, [pc, #48]	; (80057e8 <__libc_init_array+0x44>)
 80057b8:	f000 f820 	bl	80057fc <_init>
 80057bc:	1b64      	subs	r4, r4, r5
 80057be:	10a4      	asrs	r4, r4, #2
 80057c0:	2600      	movs	r6, #0
 80057c2:	42a6      	cmp	r6, r4
 80057c4:	d105      	bne.n	80057d2 <__libc_init_array+0x2e>
 80057c6:	bd70      	pop	{r4, r5, r6, pc}
 80057c8:	f855 3b04 	ldr.w	r3, [r5], #4
 80057cc:	4798      	blx	r3
 80057ce:	3601      	adds	r6, #1
 80057d0:	e7ee      	b.n	80057b0 <__libc_init_array+0xc>
 80057d2:	f855 3b04 	ldr.w	r3, [r5], #4
 80057d6:	4798      	blx	r3
 80057d8:	3601      	adds	r6, #1
 80057da:	e7f2      	b.n	80057c2 <__libc_init_array+0x1e>
 80057dc:	08009b60 	.word	0x08009b60
 80057e0:	08009b60 	.word	0x08009b60
 80057e4:	08009b60 	.word	0x08009b60
 80057e8:	08009b64 	.word	0x08009b64

080057ec <memset>:
 80057ec:	4402      	add	r2, r0
 80057ee:	4603      	mov	r3, r0
 80057f0:	4293      	cmp	r3, r2
 80057f2:	d100      	bne.n	80057f6 <memset+0xa>
 80057f4:	4770      	bx	lr
 80057f6:	f803 1b01 	strb.w	r1, [r3], #1
 80057fa:	e7f9      	b.n	80057f0 <memset+0x4>

080057fc <_init>:
 80057fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80057fe:	bf00      	nop
 8005800:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005802:	bc08      	pop	{r3}
 8005804:	469e      	mov	lr, r3
 8005806:	4770      	bx	lr

08005808 <_fini>:
 8005808:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800580a:	bf00      	nop
 800580c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800580e:	bc08      	pop	{r3}
 8005810:	469e      	mov	lr, r3
 8005812:	4770      	bx	lr
