
Lab_1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00001720  080001bc  080001bc  000101bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000844  080018dc  080018dc  000118dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002120  08002120  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08002120  08002120  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002120  08002120  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002120  08002120  00012120  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002124  08002124  00012124  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08002128  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  2000000c  08002134  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000002c  08002134  0002002c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .comment      000000b8  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY
 13 .debug_line   00005e24  00000000  00000000  000200f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_line_str 00000090  00000000  00000000  00025f18  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_info   0000869a  00000000  00000000  00025fa8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_abbrev 00001511  00000000  00000000  0002e642  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_aranges 000005f0  00000000  00000000  0002fb58  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000f992c  00000000  00000000  00030148  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_rnglists 000003e5  00000000  00000000  00129a74  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_macro  00001b74  00000000  00000000  00129e59  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  000013f0  00000000  00000000  0012b9d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loc    000001f4  00000000  00000000  0012cdc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_ranges 00000020  00000000  00000000  0012cfb4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001bc <__do_global_dtors_aux>:
 80001bc:	b510      	push	{r4, lr}
 80001be:	4c05      	ldr	r4, [pc, #20]	; (80001d4 <__do_global_dtors_aux+0x18>)
 80001c0:	7823      	ldrb	r3, [r4, #0]
 80001c2:	b933      	cbnz	r3, 80001d2 <__do_global_dtors_aux+0x16>
 80001c4:	4b04      	ldr	r3, [pc, #16]	; (80001d8 <__do_global_dtors_aux+0x1c>)
 80001c6:	b113      	cbz	r3, 80001ce <__do_global_dtors_aux+0x12>
 80001c8:	4804      	ldr	r0, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x20>)
 80001ca:	f3af 8000 	nop.w
 80001ce:	2301      	movs	r3, #1
 80001d0:	7023      	strb	r3, [r4, #0]
 80001d2:	bd10      	pop	{r4, pc}
 80001d4:	2000000c 	.word	0x2000000c
 80001d8:	00000000 	.word	0x00000000
 80001dc:	080018c4 	.word	0x080018c4

080001e0 <frame_dummy>:
 80001e0:	b508      	push	{r3, lr}
 80001e2:	4b03      	ldr	r3, [pc, #12]	; (80001f0 <frame_dummy+0x10>)
 80001e4:	b11b      	cbz	r3, 80001ee <frame_dummy+0xe>
 80001e6:	4903      	ldr	r1, [pc, #12]	; (80001f4 <frame_dummy+0x14>)
 80001e8:	4803      	ldr	r0, [pc, #12]	; (80001f8 <frame_dummy+0x18>)
 80001ea:	f3af 8000 	nop.w
 80001ee:	bd08      	pop	{r3, pc}
 80001f0:	00000000 	.word	0x00000000
 80001f4:	20000010 	.word	0x20000010
 80001f8:	080018c4 	.word	0x080018c4

080001fc <asmTransFunc>:
 * R0 = pointer to result
 * R1 = pointer to omega parameter
 * R2 = pointer to phi parameter
 */
 asmTransFunc:
	VMOV.f32 S1, #0.5	// S1 is the initial guess
 80001fc:	eef6 0a00 	vmov.f32	s1, #96	; 0x3f000000  0.5
	VMOV.f32 S7, #0.5 	// S7 holds the intermediate solution
 8000200:	eef6 3a00 	vmov.f32	s7, #96	; 0x3f000000  0.5
	VMOV.f32 S8, #10.0
 8000204:	eeb2 4a04 	vmov.f32	s8, #36	; 0x41200000  10.0
	VMOV.f32 S9, #1.0	// will hold the tolerance value
 8000208:	eef7 4a00 	vmov.f32	s9, #112	; 0x3f800000  1.0
	VLDR.f32 S2, [R1]	// S2 is omega
 800020c:	ed91 1a00 	vldr	s2, [r1]
	VLDR.f32 S3, [R2]	// S3 is phi
 8000210:	edd2 1a00 	vldr	s3, [r2]
	MOV R3, #6
 8000214:	f04f 0306 	mov.w	r3, #6

08000218 <Mult_iter>:

Mult_iter:				// loop through dividing 1 by 10 six times
	CMP R3, #0
 8000218:	2b00      	cmp	r3, #0
	BEQ Loop
 800021a:	d008      	beq.n	800022e <Loop>
	VDIV.f32 S9, S9, S8
 800021c:	eec4 4a84 	vdiv.f32	s9, s9, s8
	CMP R3, #5
 8000220:	2b05      	cmp	r3, #5
	BLE Cont //check if on first pass of loop
 8000222:	dd01      	ble.n	8000228 <Cont>
	VMOV.f32 S10, S9	//save epsilon as 0.1
 8000224:	eeb0 5a64 	vmov.f32	s10, s9

08000228 <Cont>:
Cont:
	SUB R3, R3, #1
 8000228:	f1a3 0301 	sub.w	r3, r3, #1
	B Mult_iter
 800022c:	e7f4      	b.n	8000218 <Mult_iter>

0800022e <Loop>:

Loop:

  	VMOV.f32 S4, S3		//Copy phi into S4
 800022e:	eeb0 2a61 	vmov.f32	s4, s3
  	VMLA.f32 S4, S1, S2 //S2*S1 + S4 -> S4, holds theta angle for both cos and sine
 8000232:	ee00 2a81 	vmla.f32	s4, s1, s2

  	VMOV.f32 S0, S4	//Setup function call for cosine
 8000236:	eeb0 0a42 	vmov.f32	s0, s4
  	PUSH {R0-R2, LR}
 800023a:	b507      	push	{r0, r1, r2, lr}
  	BL arm_cos_f32
 800023c:	f001 facc 	bl	80017d8 <arm_cos_f32>
  	POP {R0-R2, LR}
 8000240:	e8bd 4007 	ldmia.w	sp!, {r0, r1, r2, lr}
  	VMOV.f32 S5, S0 // S5 holds result of cos
 8000244:	eef0 2a40 	vmov.f32	s5, s0

  	VMOV.f32 S0, S4	//Setup function call for sine
 8000248:	eeb0 0a42 	vmov.f32	s0, s4
 	PUSH {R0-R2, LR}
 800024c:	b507      	push	{r0, r1, r2, lr}
  	BL arm_sin_f32
 800024e:	f001 fa7d 	bl	800174c <arm_sin_f32>
 	POP {R0-R2, LR}
 8000252:	e8bd 4007 	ldmia.w	sp!, {r0, r1, r2, lr}
  	VMOV.f32 S6, S0	// S6 holds results of sin
 8000256:	eeb0 3a40 	vmov.f32	s6, s0

	VNMLS.f32 S5, S1, S1 // S1*S1-S5, S5 holds the numerator
 800025a:	ee50 2aa0 	vnmls.f32	s5, s1, s1

	VADD.f32 S4, S1, S1	//S4 holds 2*x_o
 800025e:	ee30 2aa0 	vadd.f32	s4, s1, s1
	VMLA.f32 S4, S2, S6 //S2*S6+S4, S4 holds the denominator
 8000262:	ee01 2a03 	vmla.f32	s4, s2, s6

	VMOV.f32 S8, S4 // holds fprime
 8000266:	eeb0 4a42 	vmov.f32	s8, s4
	VDIV.f32 S4, S5, S4 //Numerator/Denominator
 800026a:	ee82 2a82 	vdiv.f32	s4, s5, s4

	VSUB.f32 S7, S1, S4 //x1 = x0 - f/fprime
 800026e:	ee70 3ac2 	vsub.f32	s7, s1, s4
	VSUB.f32 S5, S7, S1 // x1 - x0
 8000272:	ee73 2ae0 	vsub.f32	s5, s7, s1
	VCMP.f32 S5, #0.0
 8000276:	eef5 2a40 	vcmp.f32	s5, #0.0
	VMRS APSR_nzvc, FPSCR	// load the FP PSR to branch using FP conditions
 800027a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	BGT tol
 800027e:	dc01      	bgt.n	8000284 <tol>

	VNEG.f32 S5, S5 //negate if difference is negative
 8000280:	eef1 2a62 	vneg.f32	s5, s5

08000284 <tol>:

tol:

	VCMP.f32 S5, S9 //compare difference to tolerance
 8000284:	eef4 2a64 	vcmp.f32	s5, s9
	VMRS APSR_nzvc, FPSCR
 8000288:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	BLE done// if difference less than tolerance break
 800028c:	dd0e      	ble.n	80002ac <done>


	VCMP.f32 S8, #0.0
 800028e:	eeb5 4a40 	vcmp.f32	s8, #0.0
	VMRS APSR_nzvc, FPSCR
 8000292:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	BGT eps
 8000296:	dc01      	bgt.n	800029c <eps>
	VNEG.f32 S8, S8
 8000298:	eeb1 4a44 	vneg.f32	s8, s8

0800029c <eps>:

eps:
	VCMP.f32 S8, S10
 800029c:	eeb4 4a45 	vcmp.f32	s8, s10
	VMRS APSR_nzvc, FPSCR
 80002a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	BLE error //fpriome less than epsilon
 80002a4:	dd05      	ble.n	80002b2 <error>

	VMOV.f32 S1, S7
 80002a6:	eef0 0a63 	vmov.f32	s1, s7
	B Loop
 80002aa:	e7c0      	b.n	800022e <Loop>

080002ac <done>:

done:
	VSTR.f32 S1, [R0]
 80002ac:	edc0 0a00 	vstr	s1, [r0]
	BX LR
 80002b0:	4770      	bx	lr

080002b2 <error>:

error:
	VSTR.f32 S9, [R0]
 80002b2:	edc0 4a00 	vstr	s9, [r0]
	BX LR
 80002b6:	4770      	bx	lr

080002b8 <asmTransFunc2>:
 * R0 = pointer to result
 * R1 = pointer to omega parameter
 * R2 = pointer to phi parameter
 */
 asmTransFunc2:
	VMOV.f32 S1, #0.5	// S1 is the initial guess
 80002b8:	eef6 0a00 	vmov.f32	s1, #96	; 0x3f000000  0.5
	VMOV.f32 S7, #0.5 	// S7 holds the intermediate solution
 80002bc:	eef6 3a00 	vmov.f32	s7, #96	; 0x3f000000  0.5
	VLDR.f32 S2, [R1]	// S2 is omega
 80002c0:	ed91 1a00 	vldr	s2, [r1]
	VLDR.f32 S3, [R2]	// S3 is phi
 80002c4:	edd2 1a00 	vldr	s3, [r2]
	ldr R2, =0x358637bd
 80002c8:	4a27      	ldr	r2, [pc, #156]	; (8000368 <error+0xc>)
	MOV R3, #6
 80002ca:	f04f 0306 	mov.w	r3, #6
	ldr R4, =0x3dcccccd
 80002ce:	4c27      	ldr	r4, [pc, #156]	; (800036c <error+0x10>)

	VMOV S9, R2 //store the value in tolerance
 80002d0:	ee04 2a90 	vmov	s9, r2
	VMOV S10, R4 //store the value of epsilon
 80002d4:	ee05 4a10 	vmov	s10, r4

080002d8 <Loop>:

Loop:

  	VMOV.f32 S4, S3		//Copy phi into S4
 80002d8:	eeb0 2a61 	vmov.f32	s4, s3
  	VMLA.f32 S4, S1, S2 //S2*S1 + S4 -> S4, holds theta angle for both cos and sine
 80002dc:	ee00 2a81 	vmla.f32	s4, s1, s2

  	VMOV.f32 S0, S4	//Setup function call for cosine
 80002e0:	eeb0 0a42 	vmov.f32	s0, s4
  	PUSH {R0-R2, LR}
 80002e4:	b507      	push	{r0, r1, r2, lr}
  	BL arm_cos_f32
 80002e6:	f001 fa77 	bl	80017d8 <arm_cos_f32>
  	POP {R0-R2, LR}
 80002ea:	e8bd 4007 	ldmia.w	sp!, {r0, r1, r2, lr}
  	VMOV.f32 S5, S0 // S5 holds result of cos
 80002ee:	eef0 2a40 	vmov.f32	s5, s0

  	VMOV.f32 S0, S4	//Setup function call for sine
 80002f2:	eeb0 0a42 	vmov.f32	s0, s4
 	PUSH {R0-R2, LR}
 80002f6:	b507      	push	{r0, r1, r2, lr}
  	BL arm_sin_f32
 80002f8:	f001 fa28 	bl	800174c <arm_sin_f32>
 	POP {R0-R2, LR}
 80002fc:	e8bd 4007 	ldmia.w	sp!, {r0, r1, r2, lr}
  	VMOV.f32 S6, S0	// S6 holds results of sin
 8000300:	eeb0 3a40 	vmov.f32	s6, s0

	VNMLS.f32 S5, S1, S1 // S1*S1-S5, S5 holds the numerator
 8000304:	ee50 2aa0 	vnmls.f32	s5, s1, s1

	VADD.f32 S4, S1, S1	//S4 holds 2*x_o
 8000308:	ee30 2aa0 	vadd.f32	s4, s1, s1
	VMLA.f32 S4, S2, S6 //S2*S6+S4, S4 holds the denominator
 800030c:	ee01 2a03 	vmla.f32	s4, s2, s6

	VMOV.f32 S8, S4 // holds fprime
 8000310:	eeb0 4a42 	vmov.f32	s8, s4
	VDIV.f32 S4, S5, S4 //Numerator/Denominator
 8000314:	ee82 2a82 	vdiv.f32	s4, s5, s4

	VSUB.f32 S7, S1, S4 //x1 = x0 - f/fprime
 8000318:	ee70 3ac2 	vsub.f32	s7, s1, s4
	VSUB.f32 S5, S7, S1 // x1 - x0
 800031c:	ee73 2ae0 	vsub.f32	s5, s7, s1
	VCMP.f32 S5, #0.0
 8000320:	eef5 2a40 	vcmp.f32	s5, #0.0
	VMRS APSR_nzvc, FPSCR	// load the FP PSR to branch using FP conditions
 8000324:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	BGT tol
 8000328:	dc01      	bgt.n	800032e <tol>

	VNEG.f32 S5, S5 //negate if difference is negative
 800032a:	eef1 2a62 	vneg.f32	s5, s5

0800032e <tol>:

tol:

	VCMP.f32 S5, S9 //compare difference to tolerance
 800032e:	eef4 2a64 	vcmp.f32	s5, s9
	VMRS APSR_nzvc, FPSCR
 8000332:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	BLE done// if difference less than tolerance break
 8000336:	dd0e      	ble.n	8000356 <done>


	VCMP.f32 S8, #0.0 // check if fprime is negative
 8000338:	eeb5 4a40 	vcmp.f32	s8, #0.0
	VMRS APSR_nzvc, FPSCR
 800033c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	BGT eps
 8000340:	dc01      	bgt.n	8000346 <eps>
	VNEG.f32 S8, S8 // make positive if it is negative
 8000342:	eeb1 4a44 	vneg.f32	s8, s8

08000346 <eps>:

eps:
	VCMP.f32 S8, S10 // compare fprime to epsilon
 8000346:	eeb4 4a45 	vcmp.f32	s8, s10
	VMRS APSR_nzvc, FPSCR
 800034a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	BLE error //fpriome less than epsilon
 800034e:	dd05      	ble.n	800035c <error>

	VMOV.f32 S1, S7 // update out initial guess
 8000350:	eef0 0a63 	vmov.f32	s1, s7
	B Loop
 8000354:	e7c0      	b.n	80002d8 <Loop>

08000356 <done>:

done:
	VSTR.f32 S1, [R0]
 8000356:	edc0 0a00 	vstr	s1, [r0]
	BX LR
 800035a:	4770      	bx	lr

0800035c <error>:

error:
	VMOV.f32 S9, #10
 800035c:	eef2 4a04 	vmov.f32	s9, #36	; 0x41200000  10.0
	VSTR.f32 S9, [R0]
 8000360:	edc0 4a00 	vstr	s9, [r0]
	BX LR
 8000364:	4770      	bx	lr
 8000366:	0000      	.short	0x0000
	ldr R2, =0x358637bd
 8000368:	358637bd 	.word	0x358637bd
	ldr R4, =0x3dcccccd
 800036c:	3dcccccd 	.word	0x3dcccccd

08000370 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000370:	b580      	push	{r7, lr}
 8000372:	b084      	sub	sp, #16
 8000374:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000376:	f000 f92a 	bl	80005ce <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800037a:	f000 f82f 	bl	80003dc <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800037e:	f000 f87f 	bl	8000480 <MX_GPIO_Init>
  //float max = 0;
  //uint32_t maxIndex;
  // the max is 88.49 at index 5
  //float array[10] = {48.21, 79.48, 24.27, 28.82, 78.24, 88.49, 31.19, 5.52, 82.70, 77.73};
  float x;
  float omega = 1.6;
 8000382:	4b13      	ldr	r3, [pc, #76]	; (80003d0 <main+0x60>)
 8000384:	607b      	str	r3, [r7, #4]
  float phi = 1.5;
 8000386:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800038a:	603b      	str	r3, [r7, #0]
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	ITM_Port32(31) = 1;
 800038c:	4b11      	ldr	r3, [pc, #68]	; (80003d4 <main+0x64>)
 800038e:	2201      	movs	r2, #1
 8000390:	601a      	str	r2, [r3, #0]
	for (uint32_t i=0; i<1000; i++){
 8000392:	2300      	movs	r3, #0
 8000394:	60fb      	str	r3, [r7, #12]
 8000396:	e012      	b.n	80003be <main+0x4e>
		x = 15;
 8000398:	4b0f      	ldr	r3, [pc, #60]	; (80003d8 <main+0x68>)
 800039a:	60bb      	str	r3, [r7, #8]
		//x = 15;
		//arm_sqrt_f32(x, &x);
		//---------------------------
		// Transcendental Functions
		//trans_func(&x, &omega, &phi);
		asmTransFunc(&x, &omega, &phi);
 800039c:	463a      	mov	r2, r7
 800039e:	1d39      	adds	r1, r7, #4
 80003a0:	f107 0308 	add.w	r3, r7, #8
 80003a4:	4618      	mov	r0, r3
 80003a6:	f7ff ff29 	bl	80001fc <asmTransFunc>
		asmTransFunc2(&x, &omega, &phi);
 80003aa:	463a      	mov	r2, r7
 80003ac:	1d39      	adds	r1, r7, #4
 80003ae:	f107 0308 	add.w	r3, r7, #8
 80003b2:	4618      	mov	r0, r3
 80003b4:	f7ff ff80 	bl	80002b8 <asmTransFunc2>
	for (uint32_t i=0; i<1000; i++){
 80003b8:	68fb      	ldr	r3, [r7, #12]
 80003ba:	3301      	adds	r3, #1
 80003bc:	60fb      	str	r3, [r7, #12]
 80003be:	68fb      	ldr	r3, [r7, #12]
 80003c0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80003c4:	d3e8      	bcc.n	8000398 <main+0x28>

	}

	ITM_Port32(31) = 2;
 80003c6:	4b03      	ldr	r3, [pc, #12]	; (80003d4 <main+0x64>)
 80003c8:	2202      	movs	r2, #2
 80003ca:	601a      	str	r2, [r3, #0]
	ITM_Port32(31) = 1;
 80003cc:	e7de      	b.n	800038c <main+0x1c>
 80003ce:	bf00      	nop
 80003d0:	3fcccccd 	.word	0x3fcccccd
 80003d4:	e000007c 	.word	0xe000007c
 80003d8:	41700000 	.word	0x41700000

080003dc <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80003dc:	b580      	push	{r7, lr}
 80003de:	b096      	sub	sp, #88	; 0x58
 80003e0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80003e2:	f107 0314 	add.w	r3, r7, #20
 80003e6:	2244      	movs	r2, #68	; 0x44
 80003e8:	2100      	movs	r1, #0
 80003ea:	4618      	mov	r0, r3
 80003ec:	f001 fa3e 	bl	800186c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80003f0:	463b      	mov	r3, r7
 80003f2:	2200      	movs	r2, #0
 80003f4:	601a      	str	r2, [r3, #0]
 80003f6:	605a      	str	r2, [r3, #4]
 80003f8:	609a      	str	r2, [r3, #8]
 80003fa:	60da      	str	r2, [r3, #12]
 80003fc:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 80003fe:	2000      	movs	r0, #0
 8000400:	f000 fa60 	bl	80008c4 <HAL_PWREx_ControlVoltageScaling>
 8000404:	4603      	mov	r3, r0
 8000406:	2b00      	cmp	r3, #0
 8000408:	d001      	beq.n	800040e <SystemClock_Config+0x32>
  {
    Error_Handler();
 800040a:	f000 f851 	bl	80004b0 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800040e:	2310      	movs	r3, #16
 8000410:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000412:	2301      	movs	r3, #1
 8000414:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000416:	2300      	movs	r3, #0
 8000418:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 800041a:	2360      	movs	r3, #96	; 0x60
 800041c:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800041e:	2302      	movs	r3, #2
 8000420:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000422:	2301      	movs	r3, #1
 8000424:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8000426:	2301      	movs	r3, #1
 8000428:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 800042a:	233c      	movs	r3, #60	; 0x3c
 800042c:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800042e:	2302      	movs	r3, #2
 8000430:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8000432:	2302      	movs	r3, #2
 8000434:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000436:	2302      	movs	r3, #2
 8000438:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800043a:	f107 0314 	add.w	r3, r7, #20
 800043e:	4618      	mov	r0, r3
 8000440:	f000 fae4 	bl	8000a0c <HAL_RCC_OscConfig>
 8000444:	4603      	mov	r3, r0
 8000446:	2b00      	cmp	r3, #0
 8000448:	d001      	beq.n	800044e <SystemClock_Config+0x72>
  {
    Error_Handler();
 800044a:	f000 f831 	bl	80004b0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800044e:	230f      	movs	r3, #15
 8000450:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000452:	2303      	movs	r3, #3
 8000454:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000456:	2300      	movs	r3, #0
 8000458:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800045a:	2300      	movs	r3, #0
 800045c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800045e:	2300      	movs	r3, #0
 8000460:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000462:	463b      	mov	r3, r7
 8000464:	2105      	movs	r1, #5
 8000466:	4618      	mov	r0, r3
 8000468:	f000 feea 	bl	8001240 <HAL_RCC_ClockConfig>
 800046c:	4603      	mov	r3, r0
 800046e:	2b00      	cmp	r3, #0
 8000470:	d001      	beq.n	8000476 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8000472:	f000 f81d 	bl	80004b0 <Error_Handler>
  }
}
 8000476:	bf00      	nop
 8000478:	3758      	adds	r7, #88	; 0x58
 800047a:	46bd      	mov	sp, r7
 800047c:	bd80      	pop	{r7, pc}
	...

08000480 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000480:	b480      	push	{r7}
 8000482:	b083      	sub	sp, #12
 8000484:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000486:	4b09      	ldr	r3, [pc, #36]	; (80004ac <MX_GPIO_Init+0x2c>)
 8000488:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800048a:	4a08      	ldr	r2, [pc, #32]	; (80004ac <MX_GPIO_Init+0x2c>)
 800048c:	f043 0302 	orr.w	r3, r3, #2
 8000490:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000492:	4b06      	ldr	r3, [pc, #24]	; (80004ac <MX_GPIO_Init+0x2c>)
 8000494:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000496:	f003 0302 	and.w	r3, r3, #2
 800049a:	607b      	str	r3, [r7, #4]
 800049c:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800049e:	bf00      	nop
 80004a0:	370c      	adds	r7, #12
 80004a2:	46bd      	mov	sp, r7
 80004a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004a8:	4770      	bx	lr
 80004aa:	bf00      	nop
 80004ac:	40021000 	.word	0x40021000

080004b0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80004b0:	b480      	push	{r7}
 80004b2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80004b4:	b672      	cpsid	i
}
 80004b6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80004b8:	e7fe      	b.n	80004b8 <Error_Handler+0x8>
	...

080004bc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80004bc:	b480      	push	{r7}
 80004be:	b083      	sub	sp, #12
 80004c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80004c2:	4b0f      	ldr	r3, [pc, #60]	; (8000500 <HAL_MspInit+0x44>)
 80004c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80004c6:	4a0e      	ldr	r2, [pc, #56]	; (8000500 <HAL_MspInit+0x44>)
 80004c8:	f043 0301 	orr.w	r3, r3, #1
 80004cc:	6613      	str	r3, [r2, #96]	; 0x60
 80004ce:	4b0c      	ldr	r3, [pc, #48]	; (8000500 <HAL_MspInit+0x44>)
 80004d0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80004d2:	f003 0301 	and.w	r3, r3, #1
 80004d6:	607b      	str	r3, [r7, #4]
 80004d8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80004da:	4b09      	ldr	r3, [pc, #36]	; (8000500 <HAL_MspInit+0x44>)
 80004dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80004de:	4a08      	ldr	r2, [pc, #32]	; (8000500 <HAL_MspInit+0x44>)
 80004e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80004e4:	6593      	str	r3, [r2, #88]	; 0x58
 80004e6:	4b06      	ldr	r3, [pc, #24]	; (8000500 <HAL_MspInit+0x44>)
 80004e8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80004ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80004ee:	603b      	str	r3, [r7, #0]
 80004f0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80004f2:	bf00      	nop
 80004f4:	370c      	adds	r7, #12
 80004f6:	46bd      	mov	sp, r7
 80004f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004fc:	4770      	bx	lr
 80004fe:	bf00      	nop
 8000500:	40021000 	.word	0x40021000

08000504 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000504:	b480      	push	{r7}
 8000506:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000508:	e7fe      	b.n	8000508 <NMI_Handler+0x4>

0800050a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800050a:	b480      	push	{r7}
 800050c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800050e:	e7fe      	b.n	800050e <HardFault_Handler+0x4>

08000510 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000510:	b480      	push	{r7}
 8000512:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000514:	e7fe      	b.n	8000514 <MemManage_Handler+0x4>

08000516 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000516:	b480      	push	{r7}
 8000518:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800051a:	e7fe      	b.n	800051a <BusFault_Handler+0x4>

0800051c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800051c:	b480      	push	{r7}
 800051e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000520:	e7fe      	b.n	8000520 <UsageFault_Handler+0x4>

08000522 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000522:	b480      	push	{r7}
 8000524:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000526:	bf00      	nop
 8000528:	46bd      	mov	sp, r7
 800052a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800052e:	4770      	bx	lr

08000530 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000530:	b480      	push	{r7}
 8000532:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000534:	bf00      	nop
 8000536:	46bd      	mov	sp, r7
 8000538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800053c:	4770      	bx	lr

0800053e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800053e:	b480      	push	{r7}
 8000540:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000542:	bf00      	nop
 8000544:	46bd      	mov	sp, r7
 8000546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800054a:	4770      	bx	lr

0800054c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800054c:	b580      	push	{r7, lr}
 800054e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000550:	f000 f892 	bl	8000678 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000554:	bf00      	nop
 8000556:	bd80      	pop	{r7, pc}

08000558 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 8000558:	b480      	push	{r7}
 800055a:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 800055c:	4b06      	ldr	r3, [pc, #24]	; (8000578 <SystemInit+0x20>)
 800055e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000562:	4a05      	ldr	r2, [pc, #20]	; (8000578 <SystemInit+0x20>)
 8000564:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000568:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 800056c:	bf00      	nop
 800056e:	46bd      	mov	sp, r7
 8000570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000574:	4770      	bx	lr
 8000576:	bf00      	nop
 8000578:	e000ed00 	.word	0xe000ed00

0800057c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 800057c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80005b4 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000580:	f7ff ffea 	bl	8000558 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000584:	480c      	ldr	r0, [pc, #48]	; (80005b8 <LoopForever+0x6>)
  ldr r1, =_edata
 8000586:	490d      	ldr	r1, [pc, #52]	; (80005bc <LoopForever+0xa>)
  ldr r2, =_sidata
 8000588:	4a0d      	ldr	r2, [pc, #52]	; (80005c0 <LoopForever+0xe>)
  movs r3, #0
 800058a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800058c:	e002      	b.n	8000594 <LoopCopyDataInit>

0800058e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800058e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000590:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000592:	3304      	adds	r3, #4

08000594 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000594:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000596:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000598:	d3f9      	bcc.n	800058e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800059a:	4a0a      	ldr	r2, [pc, #40]	; (80005c4 <LoopForever+0x12>)
  ldr r4, =_ebss
 800059c:	4c0a      	ldr	r4, [pc, #40]	; (80005c8 <LoopForever+0x16>)
  movs r3, #0
 800059e:	2300      	movs	r3, #0
  b LoopFillZerobss
 80005a0:	e001      	b.n	80005a6 <LoopFillZerobss>

080005a2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80005a2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80005a4:	3204      	adds	r2, #4

080005a6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80005a6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80005a8:	d3fb      	bcc.n	80005a2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80005aa:	f001 f967 	bl	800187c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80005ae:	f7ff fedf 	bl	8000370 <main>

080005b2 <LoopForever>:

LoopForever:
    b LoopForever
 80005b2:	e7fe      	b.n	80005b2 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 80005b4:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 80005b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80005bc:	2000000c 	.word	0x2000000c
  ldr r2, =_sidata
 80005c0:	08002128 	.word	0x08002128
  ldr r2, =_sbss
 80005c4:	2000000c 	.word	0x2000000c
  ldr r4, =_ebss
 80005c8:	2000002c 	.word	0x2000002c

080005cc <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80005cc:	e7fe      	b.n	80005cc <ADC1_IRQHandler>

080005ce <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80005ce:	b580      	push	{r7, lr}
 80005d0:	b082      	sub	sp, #8
 80005d2:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80005d4:	2300      	movs	r3, #0
 80005d6:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80005d8:	2003      	movs	r0, #3
 80005da:	f000 f91f 	bl	800081c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80005de:	2000      	movs	r0, #0
 80005e0:	f000 f80e 	bl	8000600 <HAL_InitTick>
 80005e4:	4603      	mov	r3, r0
 80005e6:	2b00      	cmp	r3, #0
 80005e8:	d002      	beq.n	80005f0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80005ea:	2301      	movs	r3, #1
 80005ec:	71fb      	strb	r3, [r7, #7]
 80005ee:	e001      	b.n	80005f4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80005f0:	f7ff ff64 	bl	80004bc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80005f4:	79fb      	ldrb	r3, [r7, #7]
}
 80005f6:	4618      	mov	r0, r3
 80005f8:	3708      	adds	r7, #8
 80005fa:	46bd      	mov	sp, r7
 80005fc:	bd80      	pop	{r7, pc}
	...

08000600 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000600:	b580      	push	{r7, lr}
 8000602:	b084      	sub	sp, #16
 8000604:	af00      	add	r7, sp, #0
 8000606:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000608:	2300      	movs	r3, #0
 800060a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 800060c:	4b17      	ldr	r3, [pc, #92]	; (800066c <HAL_InitTick+0x6c>)
 800060e:	781b      	ldrb	r3, [r3, #0]
 8000610:	2b00      	cmp	r3, #0
 8000612:	d023      	beq.n	800065c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8000614:	4b16      	ldr	r3, [pc, #88]	; (8000670 <HAL_InitTick+0x70>)
 8000616:	681a      	ldr	r2, [r3, #0]
 8000618:	4b14      	ldr	r3, [pc, #80]	; (800066c <HAL_InitTick+0x6c>)
 800061a:	781b      	ldrb	r3, [r3, #0]
 800061c:	4619      	mov	r1, r3
 800061e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000622:	fbb3 f3f1 	udiv	r3, r3, r1
 8000626:	fbb2 f3f3 	udiv	r3, r2, r3
 800062a:	4618      	mov	r0, r3
 800062c:	f000 f91d 	bl	800086a <HAL_SYSTICK_Config>
 8000630:	4603      	mov	r3, r0
 8000632:	2b00      	cmp	r3, #0
 8000634:	d10f      	bne.n	8000656 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000636:	687b      	ldr	r3, [r7, #4]
 8000638:	2b0f      	cmp	r3, #15
 800063a:	d809      	bhi.n	8000650 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800063c:	2200      	movs	r2, #0
 800063e:	6879      	ldr	r1, [r7, #4]
 8000640:	f04f 30ff 	mov.w	r0, #4294967295
 8000644:	f000 f8f5 	bl	8000832 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000648:	4a0a      	ldr	r2, [pc, #40]	; (8000674 <HAL_InitTick+0x74>)
 800064a:	687b      	ldr	r3, [r7, #4]
 800064c:	6013      	str	r3, [r2, #0]
 800064e:	e007      	b.n	8000660 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8000650:	2301      	movs	r3, #1
 8000652:	73fb      	strb	r3, [r7, #15]
 8000654:	e004      	b.n	8000660 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000656:	2301      	movs	r3, #1
 8000658:	73fb      	strb	r3, [r7, #15]
 800065a:	e001      	b.n	8000660 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 800065c:	2301      	movs	r3, #1
 800065e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000660:	7bfb      	ldrb	r3, [r7, #15]
}
 8000662:	4618      	mov	r0, r3
 8000664:	3710      	adds	r7, #16
 8000666:	46bd      	mov	sp, r7
 8000668:	bd80      	pop	{r7, pc}
 800066a:	bf00      	nop
 800066c:	20000008 	.word	0x20000008
 8000670:	20000000 	.word	0x20000000
 8000674:	20000004 	.word	0x20000004

08000678 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000678:	b480      	push	{r7}
 800067a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 800067c:	4b06      	ldr	r3, [pc, #24]	; (8000698 <HAL_IncTick+0x20>)
 800067e:	781b      	ldrb	r3, [r3, #0]
 8000680:	461a      	mov	r2, r3
 8000682:	4b06      	ldr	r3, [pc, #24]	; (800069c <HAL_IncTick+0x24>)
 8000684:	681b      	ldr	r3, [r3, #0]
 8000686:	4413      	add	r3, r2
 8000688:	4a04      	ldr	r2, [pc, #16]	; (800069c <HAL_IncTick+0x24>)
 800068a:	6013      	str	r3, [r2, #0]
}
 800068c:	bf00      	nop
 800068e:	46bd      	mov	sp, r7
 8000690:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000694:	4770      	bx	lr
 8000696:	bf00      	nop
 8000698:	20000008 	.word	0x20000008
 800069c:	20000028 	.word	0x20000028

080006a0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80006a0:	b480      	push	{r7}
 80006a2:	af00      	add	r7, sp, #0
  return uwTick;
 80006a4:	4b03      	ldr	r3, [pc, #12]	; (80006b4 <HAL_GetTick+0x14>)
 80006a6:	681b      	ldr	r3, [r3, #0]
}
 80006a8:	4618      	mov	r0, r3
 80006aa:	46bd      	mov	sp, r7
 80006ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006b0:	4770      	bx	lr
 80006b2:	bf00      	nop
 80006b4:	20000028 	.word	0x20000028

080006b8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80006b8:	b480      	push	{r7}
 80006ba:	b085      	sub	sp, #20
 80006bc:	af00      	add	r7, sp, #0
 80006be:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80006c0:	687b      	ldr	r3, [r7, #4]
 80006c2:	f003 0307 	and.w	r3, r3, #7
 80006c6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80006c8:	4b0c      	ldr	r3, [pc, #48]	; (80006fc <__NVIC_SetPriorityGrouping+0x44>)
 80006ca:	68db      	ldr	r3, [r3, #12]
 80006cc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80006ce:	68ba      	ldr	r2, [r7, #8]
 80006d0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80006d4:	4013      	ands	r3, r2
 80006d6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80006d8:	68fb      	ldr	r3, [r7, #12]
 80006da:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80006dc:	68bb      	ldr	r3, [r7, #8]
 80006de:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80006e0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80006e4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80006e8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80006ea:	4a04      	ldr	r2, [pc, #16]	; (80006fc <__NVIC_SetPriorityGrouping+0x44>)
 80006ec:	68bb      	ldr	r3, [r7, #8]
 80006ee:	60d3      	str	r3, [r2, #12]
}
 80006f0:	bf00      	nop
 80006f2:	3714      	adds	r7, #20
 80006f4:	46bd      	mov	sp, r7
 80006f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006fa:	4770      	bx	lr
 80006fc:	e000ed00 	.word	0xe000ed00

08000700 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000700:	b480      	push	{r7}
 8000702:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000704:	4b04      	ldr	r3, [pc, #16]	; (8000718 <__NVIC_GetPriorityGrouping+0x18>)
 8000706:	68db      	ldr	r3, [r3, #12]
 8000708:	0a1b      	lsrs	r3, r3, #8
 800070a:	f003 0307 	and.w	r3, r3, #7
}
 800070e:	4618      	mov	r0, r3
 8000710:	46bd      	mov	sp, r7
 8000712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000716:	4770      	bx	lr
 8000718:	e000ed00 	.word	0xe000ed00

0800071c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800071c:	b480      	push	{r7}
 800071e:	b083      	sub	sp, #12
 8000720:	af00      	add	r7, sp, #0
 8000722:	4603      	mov	r3, r0
 8000724:	6039      	str	r1, [r7, #0]
 8000726:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000728:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800072c:	2b00      	cmp	r3, #0
 800072e:	db0a      	blt.n	8000746 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000730:	683b      	ldr	r3, [r7, #0]
 8000732:	b2da      	uxtb	r2, r3
 8000734:	490c      	ldr	r1, [pc, #48]	; (8000768 <__NVIC_SetPriority+0x4c>)
 8000736:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800073a:	0112      	lsls	r2, r2, #4
 800073c:	b2d2      	uxtb	r2, r2
 800073e:	440b      	add	r3, r1
 8000740:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000744:	e00a      	b.n	800075c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000746:	683b      	ldr	r3, [r7, #0]
 8000748:	b2da      	uxtb	r2, r3
 800074a:	4908      	ldr	r1, [pc, #32]	; (800076c <__NVIC_SetPriority+0x50>)
 800074c:	79fb      	ldrb	r3, [r7, #7]
 800074e:	f003 030f 	and.w	r3, r3, #15
 8000752:	3b04      	subs	r3, #4
 8000754:	0112      	lsls	r2, r2, #4
 8000756:	b2d2      	uxtb	r2, r2
 8000758:	440b      	add	r3, r1
 800075a:	761a      	strb	r2, [r3, #24]
}
 800075c:	bf00      	nop
 800075e:	370c      	adds	r7, #12
 8000760:	46bd      	mov	sp, r7
 8000762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000766:	4770      	bx	lr
 8000768:	e000e100 	.word	0xe000e100
 800076c:	e000ed00 	.word	0xe000ed00

08000770 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000770:	b480      	push	{r7}
 8000772:	b089      	sub	sp, #36	; 0x24
 8000774:	af00      	add	r7, sp, #0
 8000776:	60f8      	str	r0, [r7, #12]
 8000778:	60b9      	str	r1, [r7, #8]
 800077a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800077c:	68fb      	ldr	r3, [r7, #12]
 800077e:	f003 0307 	and.w	r3, r3, #7
 8000782:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000784:	69fb      	ldr	r3, [r7, #28]
 8000786:	f1c3 0307 	rsb	r3, r3, #7
 800078a:	2b04      	cmp	r3, #4
 800078c:	bf28      	it	cs
 800078e:	2304      	movcs	r3, #4
 8000790:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000792:	69fb      	ldr	r3, [r7, #28]
 8000794:	3304      	adds	r3, #4
 8000796:	2b06      	cmp	r3, #6
 8000798:	d902      	bls.n	80007a0 <NVIC_EncodePriority+0x30>
 800079a:	69fb      	ldr	r3, [r7, #28]
 800079c:	3b03      	subs	r3, #3
 800079e:	e000      	b.n	80007a2 <NVIC_EncodePriority+0x32>
 80007a0:	2300      	movs	r3, #0
 80007a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007a4:	f04f 32ff 	mov.w	r2, #4294967295
 80007a8:	69bb      	ldr	r3, [r7, #24]
 80007aa:	fa02 f303 	lsl.w	r3, r2, r3
 80007ae:	43da      	mvns	r2, r3
 80007b0:	68bb      	ldr	r3, [r7, #8]
 80007b2:	401a      	ands	r2, r3
 80007b4:	697b      	ldr	r3, [r7, #20]
 80007b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80007b8:	f04f 31ff 	mov.w	r1, #4294967295
 80007bc:	697b      	ldr	r3, [r7, #20]
 80007be:	fa01 f303 	lsl.w	r3, r1, r3
 80007c2:	43d9      	mvns	r1, r3
 80007c4:	687b      	ldr	r3, [r7, #4]
 80007c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80007c8:	4313      	orrs	r3, r2
         );
}
 80007ca:	4618      	mov	r0, r3
 80007cc:	3724      	adds	r7, #36	; 0x24
 80007ce:	46bd      	mov	sp, r7
 80007d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007d4:	4770      	bx	lr
	...

080007d8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	b082      	sub	sp, #8
 80007dc:	af00      	add	r7, sp, #0
 80007de:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	3b01      	subs	r3, #1
 80007e4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80007e8:	d301      	bcc.n	80007ee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80007ea:	2301      	movs	r3, #1
 80007ec:	e00f      	b.n	800080e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80007ee:	4a0a      	ldr	r2, [pc, #40]	; (8000818 <SysTick_Config+0x40>)
 80007f0:	687b      	ldr	r3, [r7, #4]
 80007f2:	3b01      	subs	r3, #1
 80007f4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80007f6:	210f      	movs	r1, #15
 80007f8:	f04f 30ff 	mov.w	r0, #4294967295
 80007fc:	f7ff ff8e 	bl	800071c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000800:	4b05      	ldr	r3, [pc, #20]	; (8000818 <SysTick_Config+0x40>)
 8000802:	2200      	movs	r2, #0
 8000804:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000806:	4b04      	ldr	r3, [pc, #16]	; (8000818 <SysTick_Config+0x40>)
 8000808:	2207      	movs	r2, #7
 800080a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800080c:	2300      	movs	r3, #0
}
 800080e:	4618      	mov	r0, r3
 8000810:	3708      	adds	r7, #8
 8000812:	46bd      	mov	sp, r7
 8000814:	bd80      	pop	{r7, pc}
 8000816:	bf00      	nop
 8000818:	e000e010 	.word	0xe000e010

0800081c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	b082      	sub	sp, #8
 8000820:	af00      	add	r7, sp, #0
 8000822:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000824:	6878      	ldr	r0, [r7, #4]
 8000826:	f7ff ff47 	bl	80006b8 <__NVIC_SetPriorityGrouping>
}
 800082a:	bf00      	nop
 800082c:	3708      	adds	r7, #8
 800082e:	46bd      	mov	sp, r7
 8000830:	bd80      	pop	{r7, pc}

08000832 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000832:	b580      	push	{r7, lr}
 8000834:	b086      	sub	sp, #24
 8000836:	af00      	add	r7, sp, #0
 8000838:	4603      	mov	r3, r0
 800083a:	60b9      	str	r1, [r7, #8]
 800083c:	607a      	str	r2, [r7, #4]
 800083e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000840:	2300      	movs	r3, #0
 8000842:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000844:	f7ff ff5c 	bl	8000700 <__NVIC_GetPriorityGrouping>
 8000848:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800084a:	687a      	ldr	r2, [r7, #4]
 800084c:	68b9      	ldr	r1, [r7, #8]
 800084e:	6978      	ldr	r0, [r7, #20]
 8000850:	f7ff ff8e 	bl	8000770 <NVIC_EncodePriority>
 8000854:	4602      	mov	r2, r0
 8000856:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800085a:	4611      	mov	r1, r2
 800085c:	4618      	mov	r0, r3
 800085e:	f7ff ff5d 	bl	800071c <__NVIC_SetPriority>
}
 8000862:	bf00      	nop
 8000864:	3718      	adds	r7, #24
 8000866:	46bd      	mov	sp, r7
 8000868:	bd80      	pop	{r7, pc}

0800086a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800086a:	b580      	push	{r7, lr}
 800086c:	b082      	sub	sp, #8
 800086e:	af00      	add	r7, sp, #0
 8000870:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000872:	6878      	ldr	r0, [r7, #4]
 8000874:	f7ff ffb0 	bl	80007d8 <SysTick_Config>
 8000878:	4603      	mov	r3, r0
}
 800087a:	4618      	mov	r0, r3
 800087c:	3708      	adds	r7, #8
 800087e:	46bd      	mov	sp, r7
 8000880:	bd80      	pop	{r7, pc}
	...

08000884 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8000884:	b480      	push	{r7}
 8000886:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8000888:	4b0d      	ldr	r3, [pc, #52]	; (80008c0 <HAL_PWREx_GetVoltageRange+0x3c>)
 800088a:	681b      	ldr	r3, [r3, #0]
 800088c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000890:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000894:	d102      	bne.n	800089c <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8000896:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800089a:	e00b      	b.n	80008b4 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 800089c:	4b08      	ldr	r3, [pc, #32]	; (80008c0 <HAL_PWREx_GetVoltageRange+0x3c>)
 800089e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80008a2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80008a6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80008aa:	d102      	bne.n	80008b2 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 80008ac:	f44f 7300 	mov.w	r3, #512	; 0x200
 80008b0:	e000      	b.n	80008b4 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 80008b2:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 80008b4:	4618      	mov	r0, r3
 80008b6:	46bd      	mov	sp, r7
 80008b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008bc:	4770      	bx	lr
 80008be:	bf00      	nop
 80008c0:	40007000 	.word	0x40007000

080008c4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80008c4:	b480      	push	{r7}
 80008c6:	b085      	sub	sp, #20
 80008c8:	af00      	add	r7, sp, #0
 80008ca:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	2b00      	cmp	r3, #0
 80008d0:	d141      	bne.n	8000956 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80008d2:	4b4b      	ldr	r3, [pc, #300]	; (8000a00 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80008d4:	681b      	ldr	r3, [r3, #0]
 80008d6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80008da:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80008de:	d131      	bne.n	8000944 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80008e0:	4b47      	ldr	r3, [pc, #284]	; (8000a00 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80008e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80008e6:	4a46      	ldr	r2, [pc, #280]	; (8000a00 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80008e8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80008ec:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80008f0:	4b43      	ldr	r3, [pc, #268]	; (8000a00 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80008f2:	681b      	ldr	r3, [r3, #0]
 80008f4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80008f8:	4a41      	ldr	r2, [pc, #260]	; (8000a00 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80008fa:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80008fe:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8000900:	4b40      	ldr	r3, [pc, #256]	; (8000a04 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8000902:	681b      	ldr	r3, [r3, #0]
 8000904:	2232      	movs	r2, #50	; 0x32
 8000906:	fb02 f303 	mul.w	r3, r2, r3
 800090a:	4a3f      	ldr	r2, [pc, #252]	; (8000a08 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800090c:	fba2 2303 	umull	r2, r3, r2, r3
 8000910:	0c9b      	lsrs	r3, r3, #18
 8000912:	3301      	adds	r3, #1
 8000914:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000916:	e002      	b.n	800091e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8000918:	68fb      	ldr	r3, [r7, #12]
 800091a:	3b01      	subs	r3, #1
 800091c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800091e:	4b38      	ldr	r3, [pc, #224]	; (8000a00 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000920:	695b      	ldr	r3, [r3, #20]
 8000922:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000926:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800092a:	d102      	bne.n	8000932 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800092c:	68fb      	ldr	r3, [r7, #12]
 800092e:	2b00      	cmp	r3, #0
 8000930:	d1f2      	bne.n	8000918 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8000932:	4b33      	ldr	r3, [pc, #204]	; (8000a00 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000934:	695b      	ldr	r3, [r3, #20]
 8000936:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800093a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800093e:	d158      	bne.n	80009f2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8000940:	2303      	movs	r3, #3
 8000942:	e057      	b.n	80009f4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000944:	4b2e      	ldr	r3, [pc, #184]	; (8000a00 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000946:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800094a:	4a2d      	ldr	r2, [pc, #180]	; (8000a00 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800094c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000950:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8000954:	e04d      	b.n	80009f2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800095c:	d141      	bne.n	80009e2 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800095e:	4b28      	ldr	r3, [pc, #160]	; (8000a00 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000960:	681b      	ldr	r3, [r3, #0]
 8000962:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000966:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800096a:	d131      	bne.n	80009d0 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800096c:	4b24      	ldr	r3, [pc, #144]	; (8000a00 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800096e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000972:	4a23      	ldr	r2, [pc, #140]	; (8000a00 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000974:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000978:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800097c:	4b20      	ldr	r3, [pc, #128]	; (8000a00 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000984:	4a1e      	ldr	r2, [pc, #120]	; (8000a00 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000986:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800098a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 800098c:	4b1d      	ldr	r3, [pc, #116]	; (8000a04 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800098e:	681b      	ldr	r3, [r3, #0]
 8000990:	2232      	movs	r2, #50	; 0x32
 8000992:	fb02 f303 	mul.w	r3, r2, r3
 8000996:	4a1c      	ldr	r2, [pc, #112]	; (8000a08 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8000998:	fba2 2303 	umull	r2, r3, r2, r3
 800099c:	0c9b      	lsrs	r3, r3, #18
 800099e:	3301      	adds	r3, #1
 80009a0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80009a2:	e002      	b.n	80009aa <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80009a4:	68fb      	ldr	r3, [r7, #12]
 80009a6:	3b01      	subs	r3, #1
 80009a8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80009aa:	4b15      	ldr	r3, [pc, #84]	; (8000a00 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80009ac:	695b      	ldr	r3, [r3, #20]
 80009ae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80009b2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80009b6:	d102      	bne.n	80009be <HAL_PWREx_ControlVoltageScaling+0xfa>
 80009b8:	68fb      	ldr	r3, [r7, #12]
 80009ba:	2b00      	cmp	r3, #0
 80009bc:	d1f2      	bne.n	80009a4 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80009be:	4b10      	ldr	r3, [pc, #64]	; (8000a00 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80009c0:	695b      	ldr	r3, [r3, #20]
 80009c2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80009c6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80009ca:	d112      	bne.n	80009f2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80009cc:	2303      	movs	r3, #3
 80009ce:	e011      	b.n	80009f4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80009d0:	4b0b      	ldr	r3, [pc, #44]	; (8000a00 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80009d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80009d6:	4a0a      	ldr	r2, [pc, #40]	; (8000a00 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80009d8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80009dc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80009e0:	e007      	b.n	80009f2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80009e2:	4b07      	ldr	r3, [pc, #28]	; (8000a00 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80009e4:	681b      	ldr	r3, [r3, #0]
 80009e6:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80009ea:	4a05      	ldr	r2, [pc, #20]	; (8000a00 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80009ec:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80009f0:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80009f2:	2300      	movs	r3, #0
}
 80009f4:	4618      	mov	r0, r3
 80009f6:	3714      	adds	r7, #20
 80009f8:	46bd      	mov	sp, r7
 80009fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009fe:	4770      	bx	lr
 8000a00:	40007000 	.word	0x40007000
 8000a04:	20000000 	.word	0x20000000
 8000a08:	431bde83 	.word	0x431bde83

08000a0c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8000a0c:	b580      	push	{r7, lr}
 8000a0e:	b088      	sub	sp, #32
 8000a10:	af00      	add	r7, sp, #0
 8000a12:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	2b00      	cmp	r3, #0
 8000a18:	d102      	bne.n	8000a20 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8000a1a:	2301      	movs	r3, #1
 8000a1c:	f000 bc08 	b.w	8001230 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8000a20:	4b96      	ldr	r3, [pc, #600]	; (8000c7c <HAL_RCC_OscConfig+0x270>)
 8000a22:	689b      	ldr	r3, [r3, #8]
 8000a24:	f003 030c 	and.w	r3, r3, #12
 8000a28:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8000a2a:	4b94      	ldr	r3, [pc, #592]	; (8000c7c <HAL_RCC_OscConfig+0x270>)
 8000a2c:	68db      	ldr	r3, [r3, #12]
 8000a2e:	f003 0303 	and.w	r3, r3, #3
 8000a32:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8000a34:	687b      	ldr	r3, [r7, #4]
 8000a36:	681b      	ldr	r3, [r3, #0]
 8000a38:	f003 0310 	and.w	r3, r3, #16
 8000a3c:	2b00      	cmp	r3, #0
 8000a3e:	f000 80e4 	beq.w	8000c0a <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8000a42:	69bb      	ldr	r3, [r7, #24]
 8000a44:	2b00      	cmp	r3, #0
 8000a46:	d007      	beq.n	8000a58 <HAL_RCC_OscConfig+0x4c>
 8000a48:	69bb      	ldr	r3, [r7, #24]
 8000a4a:	2b0c      	cmp	r3, #12
 8000a4c:	f040 808b 	bne.w	8000b66 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8000a50:	697b      	ldr	r3, [r7, #20]
 8000a52:	2b01      	cmp	r3, #1
 8000a54:	f040 8087 	bne.w	8000b66 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000a58:	4b88      	ldr	r3, [pc, #544]	; (8000c7c <HAL_RCC_OscConfig+0x270>)
 8000a5a:	681b      	ldr	r3, [r3, #0]
 8000a5c:	f003 0302 	and.w	r3, r3, #2
 8000a60:	2b00      	cmp	r3, #0
 8000a62:	d005      	beq.n	8000a70 <HAL_RCC_OscConfig+0x64>
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	699b      	ldr	r3, [r3, #24]
 8000a68:	2b00      	cmp	r3, #0
 8000a6a:	d101      	bne.n	8000a70 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8000a6c:	2301      	movs	r3, #1
 8000a6e:	e3df      	b.n	8001230 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	6a1a      	ldr	r2, [r3, #32]
 8000a74:	4b81      	ldr	r3, [pc, #516]	; (8000c7c <HAL_RCC_OscConfig+0x270>)
 8000a76:	681b      	ldr	r3, [r3, #0]
 8000a78:	f003 0308 	and.w	r3, r3, #8
 8000a7c:	2b00      	cmp	r3, #0
 8000a7e:	d004      	beq.n	8000a8a <HAL_RCC_OscConfig+0x7e>
 8000a80:	4b7e      	ldr	r3, [pc, #504]	; (8000c7c <HAL_RCC_OscConfig+0x270>)
 8000a82:	681b      	ldr	r3, [r3, #0]
 8000a84:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000a88:	e005      	b.n	8000a96 <HAL_RCC_OscConfig+0x8a>
 8000a8a:	4b7c      	ldr	r3, [pc, #496]	; (8000c7c <HAL_RCC_OscConfig+0x270>)
 8000a8c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000a90:	091b      	lsrs	r3, r3, #4
 8000a92:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000a96:	4293      	cmp	r3, r2
 8000a98:	d223      	bcs.n	8000ae2 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000a9a:	687b      	ldr	r3, [r7, #4]
 8000a9c:	6a1b      	ldr	r3, [r3, #32]
 8000a9e:	4618      	mov	r0, r3
 8000aa0:	f000 fd94 	bl	80015cc <RCC_SetFlashLatencyFromMSIRange>
 8000aa4:	4603      	mov	r3, r0
 8000aa6:	2b00      	cmp	r3, #0
 8000aa8:	d001      	beq.n	8000aae <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8000aaa:	2301      	movs	r3, #1
 8000aac:	e3c0      	b.n	8001230 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000aae:	4b73      	ldr	r3, [pc, #460]	; (8000c7c <HAL_RCC_OscConfig+0x270>)
 8000ab0:	681b      	ldr	r3, [r3, #0]
 8000ab2:	4a72      	ldr	r2, [pc, #456]	; (8000c7c <HAL_RCC_OscConfig+0x270>)
 8000ab4:	f043 0308 	orr.w	r3, r3, #8
 8000ab8:	6013      	str	r3, [r2, #0]
 8000aba:	4b70      	ldr	r3, [pc, #448]	; (8000c7c <HAL_RCC_OscConfig+0x270>)
 8000abc:	681b      	ldr	r3, [r3, #0]
 8000abe:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000ac2:	687b      	ldr	r3, [r7, #4]
 8000ac4:	6a1b      	ldr	r3, [r3, #32]
 8000ac6:	496d      	ldr	r1, [pc, #436]	; (8000c7c <HAL_RCC_OscConfig+0x270>)
 8000ac8:	4313      	orrs	r3, r2
 8000aca:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000acc:	4b6b      	ldr	r3, [pc, #428]	; (8000c7c <HAL_RCC_OscConfig+0x270>)
 8000ace:	685b      	ldr	r3, [r3, #4]
 8000ad0:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	69db      	ldr	r3, [r3, #28]
 8000ad8:	021b      	lsls	r3, r3, #8
 8000ada:	4968      	ldr	r1, [pc, #416]	; (8000c7c <HAL_RCC_OscConfig+0x270>)
 8000adc:	4313      	orrs	r3, r2
 8000ade:	604b      	str	r3, [r1, #4]
 8000ae0:	e025      	b.n	8000b2e <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000ae2:	4b66      	ldr	r3, [pc, #408]	; (8000c7c <HAL_RCC_OscConfig+0x270>)
 8000ae4:	681b      	ldr	r3, [r3, #0]
 8000ae6:	4a65      	ldr	r2, [pc, #404]	; (8000c7c <HAL_RCC_OscConfig+0x270>)
 8000ae8:	f043 0308 	orr.w	r3, r3, #8
 8000aec:	6013      	str	r3, [r2, #0]
 8000aee:	4b63      	ldr	r3, [pc, #396]	; (8000c7c <HAL_RCC_OscConfig+0x270>)
 8000af0:	681b      	ldr	r3, [r3, #0]
 8000af2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000af6:	687b      	ldr	r3, [r7, #4]
 8000af8:	6a1b      	ldr	r3, [r3, #32]
 8000afa:	4960      	ldr	r1, [pc, #384]	; (8000c7c <HAL_RCC_OscConfig+0x270>)
 8000afc:	4313      	orrs	r3, r2
 8000afe:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000b00:	4b5e      	ldr	r3, [pc, #376]	; (8000c7c <HAL_RCC_OscConfig+0x270>)
 8000b02:	685b      	ldr	r3, [r3, #4]
 8000b04:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	69db      	ldr	r3, [r3, #28]
 8000b0c:	021b      	lsls	r3, r3, #8
 8000b0e:	495b      	ldr	r1, [pc, #364]	; (8000c7c <HAL_RCC_OscConfig+0x270>)
 8000b10:	4313      	orrs	r3, r2
 8000b12:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8000b14:	69bb      	ldr	r3, [r7, #24]
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	d109      	bne.n	8000b2e <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	6a1b      	ldr	r3, [r3, #32]
 8000b1e:	4618      	mov	r0, r3
 8000b20:	f000 fd54 	bl	80015cc <RCC_SetFlashLatencyFromMSIRange>
 8000b24:	4603      	mov	r3, r0
 8000b26:	2b00      	cmp	r3, #0
 8000b28:	d001      	beq.n	8000b2e <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8000b2a:	2301      	movs	r3, #1
 8000b2c:	e380      	b.n	8001230 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8000b2e:	f000 fcc1 	bl	80014b4 <HAL_RCC_GetSysClockFreq>
 8000b32:	4602      	mov	r2, r0
 8000b34:	4b51      	ldr	r3, [pc, #324]	; (8000c7c <HAL_RCC_OscConfig+0x270>)
 8000b36:	689b      	ldr	r3, [r3, #8]
 8000b38:	091b      	lsrs	r3, r3, #4
 8000b3a:	f003 030f 	and.w	r3, r3, #15
 8000b3e:	4950      	ldr	r1, [pc, #320]	; (8000c80 <HAL_RCC_OscConfig+0x274>)
 8000b40:	5ccb      	ldrb	r3, [r1, r3]
 8000b42:	f003 031f 	and.w	r3, r3, #31
 8000b46:	fa22 f303 	lsr.w	r3, r2, r3
 8000b4a:	4a4e      	ldr	r2, [pc, #312]	; (8000c84 <HAL_RCC_OscConfig+0x278>)
 8000b4c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8000b4e:	4b4e      	ldr	r3, [pc, #312]	; (8000c88 <HAL_RCC_OscConfig+0x27c>)
 8000b50:	681b      	ldr	r3, [r3, #0]
 8000b52:	4618      	mov	r0, r3
 8000b54:	f7ff fd54 	bl	8000600 <HAL_InitTick>
 8000b58:	4603      	mov	r3, r0
 8000b5a:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8000b5c:	7bfb      	ldrb	r3, [r7, #15]
 8000b5e:	2b00      	cmp	r3, #0
 8000b60:	d052      	beq.n	8000c08 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8000b62:	7bfb      	ldrb	r3, [r7, #15]
 8000b64:	e364      	b.n	8001230 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8000b66:	687b      	ldr	r3, [r7, #4]
 8000b68:	699b      	ldr	r3, [r3, #24]
 8000b6a:	2b00      	cmp	r3, #0
 8000b6c:	d032      	beq.n	8000bd4 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8000b6e:	4b43      	ldr	r3, [pc, #268]	; (8000c7c <HAL_RCC_OscConfig+0x270>)
 8000b70:	681b      	ldr	r3, [r3, #0]
 8000b72:	4a42      	ldr	r2, [pc, #264]	; (8000c7c <HAL_RCC_OscConfig+0x270>)
 8000b74:	f043 0301 	orr.w	r3, r3, #1
 8000b78:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000b7a:	f7ff fd91 	bl	80006a0 <HAL_GetTick>
 8000b7e:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000b80:	e008      	b.n	8000b94 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000b82:	f7ff fd8d 	bl	80006a0 <HAL_GetTick>
 8000b86:	4602      	mov	r2, r0
 8000b88:	693b      	ldr	r3, [r7, #16]
 8000b8a:	1ad3      	subs	r3, r2, r3
 8000b8c:	2b02      	cmp	r3, #2
 8000b8e:	d901      	bls.n	8000b94 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8000b90:	2303      	movs	r3, #3
 8000b92:	e34d      	b.n	8001230 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8000b94:	4b39      	ldr	r3, [pc, #228]	; (8000c7c <HAL_RCC_OscConfig+0x270>)
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	f003 0302 	and.w	r3, r3, #2
 8000b9c:	2b00      	cmp	r3, #0
 8000b9e:	d0f0      	beq.n	8000b82 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8000ba0:	4b36      	ldr	r3, [pc, #216]	; (8000c7c <HAL_RCC_OscConfig+0x270>)
 8000ba2:	681b      	ldr	r3, [r3, #0]
 8000ba4:	4a35      	ldr	r2, [pc, #212]	; (8000c7c <HAL_RCC_OscConfig+0x270>)
 8000ba6:	f043 0308 	orr.w	r3, r3, #8
 8000baa:	6013      	str	r3, [r2, #0]
 8000bac:	4b33      	ldr	r3, [pc, #204]	; (8000c7c <HAL_RCC_OscConfig+0x270>)
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	6a1b      	ldr	r3, [r3, #32]
 8000bb8:	4930      	ldr	r1, [pc, #192]	; (8000c7c <HAL_RCC_OscConfig+0x270>)
 8000bba:	4313      	orrs	r3, r2
 8000bbc:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8000bbe:	4b2f      	ldr	r3, [pc, #188]	; (8000c7c <HAL_RCC_OscConfig+0x270>)
 8000bc0:	685b      	ldr	r3, [r3, #4]
 8000bc2:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	69db      	ldr	r3, [r3, #28]
 8000bca:	021b      	lsls	r3, r3, #8
 8000bcc:	492b      	ldr	r1, [pc, #172]	; (8000c7c <HAL_RCC_OscConfig+0x270>)
 8000bce:	4313      	orrs	r3, r2
 8000bd0:	604b      	str	r3, [r1, #4]
 8000bd2:	e01a      	b.n	8000c0a <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8000bd4:	4b29      	ldr	r3, [pc, #164]	; (8000c7c <HAL_RCC_OscConfig+0x270>)
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	4a28      	ldr	r2, [pc, #160]	; (8000c7c <HAL_RCC_OscConfig+0x270>)
 8000bda:	f023 0301 	bic.w	r3, r3, #1
 8000bde:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8000be0:	f7ff fd5e 	bl	80006a0 <HAL_GetTick>
 8000be4:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000be6:	e008      	b.n	8000bfa <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8000be8:	f7ff fd5a 	bl	80006a0 <HAL_GetTick>
 8000bec:	4602      	mov	r2, r0
 8000bee:	693b      	ldr	r3, [r7, #16]
 8000bf0:	1ad3      	subs	r3, r2, r3
 8000bf2:	2b02      	cmp	r3, #2
 8000bf4:	d901      	bls.n	8000bfa <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8000bf6:	2303      	movs	r3, #3
 8000bf8:	e31a      	b.n	8001230 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8000bfa:	4b20      	ldr	r3, [pc, #128]	; (8000c7c <HAL_RCC_OscConfig+0x270>)
 8000bfc:	681b      	ldr	r3, [r3, #0]
 8000bfe:	f003 0302 	and.w	r3, r3, #2
 8000c02:	2b00      	cmp	r3, #0
 8000c04:	d1f0      	bne.n	8000be8 <HAL_RCC_OscConfig+0x1dc>
 8000c06:	e000      	b.n	8000c0a <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8000c08:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	f003 0301 	and.w	r3, r3, #1
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	d073      	beq.n	8000cfe <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8000c16:	69bb      	ldr	r3, [r7, #24]
 8000c18:	2b08      	cmp	r3, #8
 8000c1a:	d005      	beq.n	8000c28 <HAL_RCC_OscConfig+0x21c>
 8000c1c:	69bb      	ldr	r3, [r7, #24]
 8000c1e:	2b0c      	cmp	r3, #12
 8000c20:	d10e      	bne.n	8000c40 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8000c22:	697b      	ldr	r3, [r7, #20]
 8000c24:	2b03      	cmp	r3, #3
 8000c26:	d10b      	bne.n	8000c40 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000c28:	4b14      	ldr	r3, [pc, #80]	; (8000c7c <HAL_RCC_OscConfig+0x270>)
 8000c2a:	681b      	ldr	r3, [r3, #0]
 8000c2c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000c30:	2b00      	cmp	r3, #0
 8000c32:	d063      	beq.n	8000cfc <HAL_RCC_OscConfig+0x2f0>
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	685b      	ldr	r3, [r3, #4]
 8000c38:	2b00      	cmp	r3, #0
 8000c3a:	d15f      	bne.n	8000cfc <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8000c3c:	2301      	movs	r3, #1
 8000c3e:	e2f7      	b.n	8001230 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	685b      	ldr	r3, [r3, #4]
 8000c44:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8000c48:	d106      	bne.n	8000c58 <HAL_RCC_OscConfig+0x24c>
 8000c4a:	4b0c      	ldr	r3, [pc, #48]	; (8000c7c <HAL_RCC_OscConfig+0x270>)
 8000c4c:	681b      	ldr	r3, [r3, #0]
 8000c4e:	4a0b      	ldr	r2, [pc, #44]	; (8000c7c <HAL_RCC_OscConfig+0x270>)
 8000c50:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000c54:	6013      	str	r3, [r2, #0]
 8000c56:	e025      	b.n	8000ca4 <HAL_RCC_OscConfig+0x298>
 8000c58:	687b      	ldr	r3, [r7, #4]
 8000c5a:	685b      	ldr	r3, [r3, #4]
 8000c5c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8000c60:	d114      	bne.n	8000c8c <HAL_RCC_OscConfig+0x280>
 8000c62:	4b06      	ldr	r3, [pc, #24]	; (8000c7c <HAL_RCC_OscConfig+0x270>)
 8000c64:	681b      	ldr	r3, [r3, #0]
 8000c66:	4a05      	ldr	r2, [pc, #20]	; (8000c7c <HAL_RCC_OscConfig+0x270>)
 8000c68:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000c6c:	6013      	str	r3, [r2, #0]
 8000c6e:	4b03      	ldr	r3, [pc, #12]	; (8000c7c <HAL_RCC_OscConfig+0x270>)
 8000c70:	681b      	ldr	r3, [r3, #0]
 8000c72:	4a02      	ldr	r2, [pc, #8]	; (8000c7c <HAL_RCC_OscConfig+0x270>)
 8000c74:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8000c78:	6013      	str	r3, [r2, #0]
 8000c7a:	e013      	b.n	8000ca4 <HAL_RCC_OscConfig+0x298>
 8000c7c:	40021000 	.word	0x40021000
 8000c80:	080018dc 	.word	0x080018dc
 8000c84:	20000000 	.word	0x20000000
 8000c88:	20000004 	.word	0x20000004
 8000c8c:	4ba0      	ldr	r3, [pc, #640]	; (8000f10 <HAL_RCC_OscConfig+0x504>)
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	4a9f      	ldr	r2, [pc, #636]	; (8000f10 <HAL_RCC_OscConfig+0x504>)
 8000c92:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000c96:	6013      	str	r3, [r2, #0]
 8000c98:	4b9d      	ldr	r3, [pc, #628]	; (8000f10 <HAL_RCC_OscConfig+0x504>)
 8000c9a:	681b      	ldr	r3, [r3, #0]
 8000c9c:	4a9c      	ldr	r2, [pc, #624]	; (8000f10 <HAL_RCC_OscConfig+0x504>)
 8000c9e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8000ca2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	685b      	ldr	r3, [r3, #4]
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d013      	beq.n	8000cd4 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000cac:	f7ff fcf8 	bl	80006a0 <HAL_GetTick>
 8000cb0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000cb2:	e008      	b.n	8000cc6 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000cb4:	f7ff fcf4 	bl	80006a0 <HAL_GetTick>
 8000cb8:	4602      	mov	r2, r0
 8000cba:	693b      	ldr	r3, [r7, #16]
 8000cbc:	1ad3      	subs	r3, r2, r3
 8000cbe:	2b64      	cmp	r3, #100	; 0x64
 8000cc0:	d901      	bls.n	8000cc6 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8000cc2:	2303      	movs	r3, #3
 8000cc4:	e2b4      	b.n	8001230 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8000cc6:	4b92      	ldr	r3, [pc, #584]	; (8000f10 <HAL_RCC_OscConfig+0x504>)
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000cce:	2b00      	cmp	r3, #0
 8000cd0:	d0f0      	beq.n	8000cb4 <HAL_RCC_OscConfig+0x2a8>
 8000cd2:	e014      	b.n	8000cfe <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000cd4:	f7ff fce4 	bl	80006a0 <HAL_GetTick>
 8000cd8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000cda:	e008      	b.n	8000cee <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8000cdc:	f7ff fce0 	bl	80006a0 <HAL_GetTick>
 8000ce0:	4602      	mov	r2, r0
 8000ce2:	693b      	ldr	r3, [r7, #16]
 8000ce4:	1ad3      	subs	r3, r2, r3
 8000ce6:	2b64      	cmp	r3, #100	; 0x64
 8000ce8:	d901      	bls.n	8000cee <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8000cea:	2303      	movs	r3, #3
 8000cec:	e2a0      	b.n	8001230 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8000cee:	4b88      	ldr	r3, [pc, #544]	; (8000f10 <HAL_RCC_OscConfig+0x504>)
 8000cf0:	681b      	ldr	r3, [r3, #0]
 8000cf2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000cf6:	2b00      	cmp	r3, #0
 8000cf8:	d1f0      	bne.n	8000cdc <HAL_RCC_OscConfig+0x2d0>
 8000cfa:	e000      	b.n	8000cfe <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8000cfc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	681b      	ldr	r3, [r3, #0]
 8000d02:	f003 0302 	and.w	r3, r3, #2
 8000d06:	2b00      	cmp	r3, #0
 8000d08:	d060      	beq.n	8000dcc <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8000d0a:	69bb      	ldr	r3, [r7, #24]
 8000d0c:	2b04      	cmp	r3, #4
 8000d0e:	d005      	beq.n	8000d1c <HAL_RCC_OscConfig+0x310>
 8000d10:	69bb      	ldr	r3, [r7, #24]
 8000d12:	2b0c      	cmp	r3, #12
 8000d14:	d119      	bne.n	8000d4a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8000d16:	697b      	ldr	r3, [r7, #20]
 8000d18:	2b02      	cmp	r3, #2
 8000d1a:	d116      	bne.n	8000d4a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000d1c:	4b7c      	ldr	r3, [pc, #496]	; (8000f10 <HAL_RCC_OscConfig+0x504>)
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	d005      	beq.n	8000d34 <HAL_RCC_OscConfig+0x328>
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	68db      	ldr	r3, [r3, #12]
 8000d2c:	2b00      	cmp	r3, #0
 8000d2e:	d101      	bne.n	8000d34 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8000d30:	2301      	movs	r3, #1
 8000d32:	e27d      	b.n	8001230 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d34:	4b76      	ldr	r3, [pc, #472]	; (8000f10 <HAL_RCC_OscConfig+0x504>)
 8000d36:	685b      	ldr	r3, [r3, #4]
 8000d38:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8000d3c:	687b      	ldr	r3, [r7, #4]
 8000d3e:	691b      	ldr	r3, [r3, #16]
 8000d40:	061b      	lsls	r3, r3, #24
 8000d42:	4973      	ldr	r1, [pc, #460]	; (8000f10 <HAL_RCC_OscConfig+0x504>)
 8000d44:	4313      	orrs	r3, r2
 8000d46:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8000d48:	e040      	b.n	8000dcc <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	68db      	ldr	r3, [r3, #12]
 8000d4e:	2b00      	cmp	r3, #0
 8000d50:	d023      	beq.n	8000d9a <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8000d52:	4b6f      	ldr	r3, [pc, #444]	; (8000f10 <HAL_RCC_OscConfig+0x504>)
 8000d54:	681b      	ldr	r3, [r3, #0]
 8000d56:	4a6e      	ldr	r2, [pc, #440]	; (8000f10 <HAL_RCC_OscConfig+0x504>)
 8000d58:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d5c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000d5e:	f7ff fc9f 	bl	80006a0 <HAL_GetTick>
 8000d62:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000d64:	e008      	b.n	8000d78 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000d66:	f7ff fc9b 	bl	80006a0 <HAL_GetTick>
 8000d6a:	4602      	mov	r2, r0
 8000d6c:	693b      	ldr	r3, [r7, #16]
 8000d6e:	1ad3      	subs	r3, r2, r3
 8000d70:	2b02      	cmp	r3, #2
 8000d72:	d901      	bls.n	8000d78 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8000d74:	2303      	movs	r3, #3
 8000d76:	e25b      	b.n	8001230 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8000d78:	4b65      	ldr	r3, [pc, #404]	; (8000f10 <HAL_RCC_OscConfig+0x504>)
 8000d7a:	681b      	ldr	r3, [r3, #0]
 8000d7c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d0f0      	beq.n	8000d66 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000d84:	4b62      	ldr	r3, [pc, #392]	; (8000f10 <HAL_RCC_OscConfig+0x504>)
 8000d86:	685b      	ldr	r3, [r3, #4]
 8000d88:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	691b      	ldr	r3, [r3, #16]
 8000d90:	061b      	lsls	r3, r3, #24
 8000d92:	495f      	ldr	r1, [pc, #380]	; (8000f10 <HAL_RCC_OscConfig+0x504>)
 8000d94:	4313      	orrs	r3, r2
 8000d96:	604b      	str	r3, [r1, #4]
 8000d98:	e018      	b.n	8000dcc <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8000d9a:	4b5d      	ldr	r3, [pc, #372]	; (8000f10 <HAL_RCC_OscConfig+0x504>)
 8000d9c:	681b      	ldr	r3, [r3, #0]
 8000d9e:	4a5c      	ldr	r2, [pc, #368]	; (8000f10 <HAL_RCC_OscConfig+0x504>)
 8000da0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000da4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8000da6:	f7ff fc7b 	bl	80006a0 <HAL_GetTick>
 8000daa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000dac:	e008      	b.n	8000dc0 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8000dae:	f7ff fc77 	bl	80006a0 <HAL_GetTick>
 8000db2:	4602      	mov	r2, r0
 8000db4:	693b      	ldr	r3, [r7, #16]
 8000db6:	1ad3      	subs	r3, r2, r3
 8000db8:	2b02      	cmp	r3, #2
 8000dba:	d901      	bls.n	8000dc0 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8000dbc:	2303      	movs	r3, #3
 8000dbe:	e237      	b.n	8001230 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8000dc0:	4b53      	ldr	r3, [pc, #332]	; (8000f10 <HAL_RCC_OscConfig+0x504>)
 8000dc2:	681b      	ldr	r3, [r3, #0]
 8000dc4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000dc8:	2b00      	cmp	r3, #0
 8000dca:	d1f0      	bne.n	8000dae <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000dcc:	687b      	ldr	r3, [r7, #4]
 8000dce:	681b      	ldr	r3, [r3, #0]
 8000dd0:	f003 0308 	and.w	r3, r3, #8
 8000dd4:	2b00      	cmp	r3, #0
 8000dd6:	d03c      	beq.n	8000e52 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8000dd8:	687b      	ldr	r3, [r7, #4]
 8000dda:	695b      	ldr	r3, [r3, #20]
 8000ddc:	2b00      	cmp	r3, #0
 8000dde:	d01c      	beq.n	8000e1a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8000de0:	4b4b      	ldr	r3, [pc, #300]	; (8000f10 <HAL_RCC_OscConfig+0x504>)
 8000de2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000de6:	4a4a      	ldr	r2, [pc, #296]	; (8000f10 <HAL_RCC_OscConfig+0x504>)
 8000de8:	f043 0301 	orr.w	r3, r3, #1
 8000dec:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000df0:	f7ff fc56 	bl	80006a0 <HAL_GetTick>
 8000df4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000df6:	e008      	b.n	8000e0a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000df8:	f7ff fc52 	bl	80006a0 <HAL_GetTick>
 8000dfc:	4602      	mov	r2, r0
 8000dfe:	693b      	ldr	r3, [r7, #16]
 8000e00:	1ad3      	subs	r3, r2, r3
 8000e02:	2b02      	cmp	r3, #2
 8000e04:	d901      	bls.n	8000e0a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8000e06:	2303      	movs	r3, #3
 8000e08:	e212      	b.n	8001230 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8000e0a:	4b41      	ldr	r3, [pc, #260]	; (8000f10 <HAL_RCC_OscConfig+0x504>)
 8000e0c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000e10:	f003 0302 	and.w	r3, r3, #2
 8000e14:	2b00      	cmp	r3, #0
 8000e16:	d0ef      	beq.n	8000df8 <HAL_RCC_OscConfig+0x3ec>
 8000e18:	e01b      	b.n	8000e52 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8000e1a:	4b3d      	ldr	r3, [pc, #244]	; (8000f10 <HAL_RCC_OscConfig+0x504>)
 8000e1c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000e20:	4a3b      	ldr	r2, [pc, #236]	; (8000f10 <HAL_RCC_OscConfig+0x504>)
 8000e22:	f023 0301 	bic.w	r3, r3, #1
 8000e26:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000e2a:	f7ff fc39 	bl	80006a0 <HAL_GetTick>
 8000e2e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000e30:	e008      	b.n	8000e44 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8000e32:	f7ff fc35 	bl	80006a0 <HAL_GetTick>
 8000e36:	4602      	mov	r2, r0
 8000e38:	693b      	ldr	r3, [r7, #16]
 8000e3a:	1ad3      	subs	r3, r2, r3
 8000e3c:	2b02      	cmp	r3, #2
 8000e3e:	d901      	bls.n	8000e44 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8000e40:	2303      	movs	r3, #3
 8000e42:	e1f5      	b.n	8001230 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8000e44:	4b32      	ldr	r3, [pc, #200]	; (8000f10 <HAL_RCC_OscConfig+0x504>)
 8000e46:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8000e4a:	f003 0302 	and.w	r3, r3, #2
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	d1ef      	bne.n	8000e32 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000e52:	687b      	ldr	r3, [r7, #4]
 8000e54:	681b      	ldr	r3, [r3, #0]
 8000e56:	f003 0304 	and.w	r3, r3, #4
 8000e5a:	2b00      	cmp	r3, #0
 8000e5c:	f000 80a6 	beq.w	8000fac <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8000e60:	2300      	movs	r3, #0
 8000e62:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8000e64:	4b2a      	ldr	r3, [pc, #168]	; (8000f10 <HAL_RCC_OscConfig+0x504>)
 8000e66:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e68:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	d10d      	bne.n	8000e8c <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8000e70:	4b27      	ldr	r3, [pc, #156]	; (8000f10 <HAL_RCC_OscConfig+0x504>)
 8000e72:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e74:	4a26      	ldr	r2, [pc, #152]	; (8000f10 <HAL_RCC_OscConfig+0x504>)
 8000e76:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000e7a:	6593      	str	r3, [r2, #88]	; 0x58
 8000e7c:	4b24      	ldr	r3, [pc, #144]	; (8000f10 <HAL_RCC_OscConfig+0x504>)
 8000e7e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000e80:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000e84:	60bb      	str	r3, [r7, #8]
 8000e86:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8000e88:	2301      	movs	r3, #1
 8000e8a:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000e8c:	4b21      	ldr	r3, [pc, #132]	; (8000f14 <HAL_RCC_OscConfig+0x508>)
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000e94:	2b00      	cmp	r3, #0
 8000e96:	d118      	bne.n	8000eca <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8000e98:	4b1e      	ldr	r3, [pc, #120]	; (8000f14 <HAL_RCC_OscConfig+0x508>)
 8000e9a:	681b      	ldr	r3, [r3, #0]
 8000e9c:	4a1d      	ldr	r2, [pc, #116]	; (8000f14 <HAL_RCC_OscConfig+0x508>)
 8000e9e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000ea2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8000ea4:	f7ff fbfc 	bl	80006a0 <HAL_GetTick>
 8000ea8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000eaa:	e008      	b.n	8000ebe <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8000eac:	f7ff fbf8 	bl	80006a0 <HAL_GetTick>
 8000eb0:	4602      	mov	r2, r0
 8000eb2:	693b      	ldr	r3, [r7, #16]
 8000eb4:	1ad3      	subs	r3, r2, r3
 8000eb6:	2b02      	cmp	r3, #2
 8000eb8:	d901      	bls.n	8000ebe <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8000eba:	2303      	movs	r3, #3
 8000ebc:	e1b8      	b.n	8001230 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8000ebe:	4b15      	ldr	r3, [pc, #84]	; (8000f14 <HAL_RCC_OscConfig+0x508>)
 8000ec0:	681b      	ldr	r3, [r3, #0]
 8000ec2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d0f0      	beq.n	8000eac <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000eca:	687b      	ldr	r3, [r7, #4]
 8000ecc:	689b      	ldr	r3, [r3, #8]
 8000ece:	2b01      	cmp	r3, #1
 8000ed0:	d108      	bne.n	8000ee4 <HAL_RCC_OscConfig+0x4d8>
 8000ed2:	4b0f      	ldr	r3, [pc, #60]	; (8000f10 <HAL_RCC_OscConfig+0x504>)
 8000ed4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000ed8:	4a0d      	ldr	r2, [pc, #52]	; (8000f10 <HAL_RCC_OscConfig+0x504>)
 8000eda:	f043 0301 	orr.w	r3, r3, #1
 8000ede:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8000ee2:	e029      	b.n	8000f38 <HAL_RCC_OscConfig+0x52c>
 8000ee4:	687b      	ldr	r3, [r7, #4]
 8000ee6:	689b      	ldr	r3, [r3, #8]
 8000ee8:	2b05      	cmp	r3, #5
 8000eea:	d115      	bne.n	8000f18 <HAL_RCC_OscConfig+0x50c>
 8000eec:	4b08      	ldr	r3, [pc, #32]	; (8000f10 <HAL_RCC_OscConfig+0x504>)
 8000eee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000ef2:	4a07      	ldr	r2, [pc, #28]	; (8000f10 <HAL_RCC_OscConfig+0x504>)
 8000ef4:	f043 0304 	orr.w	r3, r3, #4
 8000ef8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8000efc:	4b04      	ldr	r3, [pc, #16]	; (8000f10 <HAL_RCC_OscConfig+0x504>)
 8000efe:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000f02:	4a03      	ldr	r2, [pc, #12]	; (8000f10 <HAL_RCC_OscConfig+0x504>)
 8000f04:	f043 0301 	orr.w	r3, r3, #1
 8000f08:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8000f0c:	e014      	b.n	8000f38 <HAL_RCC_OscConfig+0x52c>
 8000f0e:	bf00      	nop
 8000f10:	40021000 	.word	0x40021000
 8000f14:	40007000 	.word	0x40007000
 8000f18:	4b9d      	ldr	r3, [pc, #628]	; (8001190 <HAL_RCC_OscConfig+0x784>)
 8000f1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000f1e:	4a9c      	ldr	r2, [pc, #624]	; (8001190 <HAL_RCC_OscConfig+0x784>)
 8000f20:	f023 0301 	bic.w	r3, r3, #1
 8000f24:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8000f28:	4b99      	ldr	r3, [pc, #612]	; (8001190 <HAL_RCC_OscConfig+0x784>)
 8000f2a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000f2e:	4a98      	ldr	r2, [pc, #608]	; (8001190 <HAL_RCC_OscConfig+0x784>)
 8000f30:	f023 0304 	bic.w	r3, r3, #4
 8000f34:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	689b      	ldr	r3, [r3, #8]
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d016      	beq.n	8000f6e <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000f40:	f7ff fbae 	bl	80006a0 <HAL_GetTick>
 8000f44:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8000f46:	e00a      	b.n	8000f5e <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000f48:	f7ff fbaa 	bl	80006a0 <HAL_GetTick>
 8000f4c:	4602      	mov	r2, r0
 8000f4e:	693b      	ldr	r3, [r7, #16]
 8000f50:	1ad3      	subs	r3, r2, r3
 8000f52:	f241 3288 	movw	r2, #5000	; 0x1388
 8000f56:	4293      	cmp	r3, r2
 8000f58:	d901      	bls.n	8000f5e <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8000f5a:	2303      	movs	r3, #3
 8000f5c:	e168      	b.n	8001230 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8000f5e:	4b8c      	ldr	r3, [pc, #560]	; (8001190 <HAL_RCC_OscConfig+0x784>)
 8000f60:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000f64:	f003 0302 	and.w	r3, r3, #2
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	d0ed      	beq.n	8000f48 <HAL_RCC_OscConfig+0x53c>
 8000f6c:	e015      	b.n	8000f9a <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000f6e:	f7ff fb97 	bl	80006a0 <HAL_GetTick>
 8000f72:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8000f74:	e00a      	b.n	8000f8c <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8000f76:	f7ff fb93 	bl	80006a0 <HAL_GetTick>
 8000f7a:	4602      	mov	r2, r0
 8000f7c:	693b      	ldr	r3, [r7, #16]
 8000f7e:	1ad3      	subs	r3, r2, r3
 8000f80:	f241 3288 	movw	r2, #5000	; 0x1388
 8000f84:	4293      	cmp	r3, r2
 8000f86:	d901      	bls.n	8000f8c <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8000f88:	2303      	movs	r3, #3
 8000f8a:	e151      	b.n	8001230 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8000f8c:	4b80      	ldr	r3, [pc, #512]	; (8001190 <HAL_RCC_OscConfig+0x784>)
 8000f8e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000f92:	f003 0302 	and.w	r3, r3, #2
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d1ed      	bne.n	8000f76 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8000f9a:	7ffb      	ldrb	r3, [r7, #31]
 8000f9c:	2b01      	cmp	r3, #1
 8000f9e:	d105      	bne.n	8000fac <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8000fa0:	4b7b      	ldr	r3, [pc, #492]	; (8001190 <HAL_RCC_OscConfig+0x784>)
 8000fa2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000fa4:	4a7a      	ldr	r2, [pc, #488]	; (8001190 <HAL_RCC_OscConfig+0x784>)
 8000fa6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8000faa:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	681b      	ldr	r3, [r3, #0]
 8000fb0:	f003 0320 	and.w	r3, r3, #32
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d03c      	beq.n	8001032 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000fbc:	2b00      	cmp	r3, #0
 8000fbe:	d01c      	beq.n	8000ffa <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8000fc0:	4b73      	ldr	r3, [pc, #460]	; (8001190 <HAL_RCC_OscConfig+0x784>)
 8000fc2:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8000fc6:	4a72      	ldr	r2, [pc, #456]	; (8001190 <HAL_RCC_OscConfig+0x784>)
 8000fc8:	f043 0301 	orr.w	r3, r3, #1
 8000fcc:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8000fd0:	f7ff fb66 	bl	80006a0 <HAL_GetTick>
 8000fd4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8000fd6:	e008      	b.n	8000fea <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8000fd8:	f7ff fb62 	bl	80006a0 <HAL_GetTick>
 8000fdc:	4602      	mov	r2, r0
 8000fde:	693b      	ldr	r3, [r7, #16]
 8000fe0:	1ad3      	subs	r3, r2, r3
 8000fe2:	2b02      	cmp	r3, #2
 8000fe4:	d901      	bls.n	8000fea <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8000fe6:	2303      	movs	r3, #3
 8000fe8:	e122      	b.n	8001230 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8000fea:	4b69      	ldr	r3, [pc, #420]	; (8001190 <HAL_RCC_OscConfig+0x784>)
 8000fec:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8000ff0:	f003 0302 	and.w	r3, r3, #2
 8000ff4:	2b00      	cmp	r3, #0
 8000ff6:	d0ef      	beq.n	8000fd8 <HAL_RCC_OscConfig+0x5cc>
 8000ff8:	e01b      	b.n	8001032 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8000ffa:	4b65      	ldr	r3, [pc, #404]	; (8001190 <HAL_RCC_OscConfig+0x784>)
 8000ffc:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001000:	4a63      	ldr	r2, [pc, #396]	; (8001190 <HAL_RCC_OscConfig+0x784>)
 8001002:	f023 0301 	bic.w	r3, r3, #1
 8001006:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800100a:	f7ff fb49 	bl	80006a0 <HAL_GetTick>
 800100e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001010:	e008      	b.n	8001024 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001012:	f7ff fb45 	bl	80006a0 <HAL_GetTick>
 8001016:	4602      	mov	r2, r0
 8001018:	693b      	ldr	r3, [r7, #16]
 800101a:	1ad3      	subs	r3, r2, r3
 800101c:	2b02      	cmp	r3, #2
 800101e:	d901      	bls.n	8001024 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8001020:	2303      	movs	r3, #3
 8001022:	e105      	b.n	8001230 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001024:	4b5a      	ldr	r3, [pc, #360]	; (8001190 <HAL_RCC_OscConfig+0x784>)
 8001026:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800102a:	f003 0302 	and.w	r3, r3, #2
 800102e:	2b00      	cmp	r3, #0
 8001030:	d1ef      	bne.n	8001012 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001036:	2b00      	cmp	r3, #0
 8001038:	f000 80f9 	beq.w	800122e <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001040:	2b02      	cmp	r3, #2
 8001042:	f040 80cf 	bne.w	80011e4 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8001046:	4b52      	ldr	r3, [pc, #328]	; (8001190 <HAL_RCC_OscConfig+0x784>)
 8001048:	68db      	ldr	r3, [r3, #12]
 800104a:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800104c:	697b      	ldr	r3, [r7, #20]
 800104e:	f003 0203 	and.w	r2, r3, #3
 8001052:	687b      	ldr	r3, [r7, #4]
 8001054:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001056:	429a      	cmp	r2, r3
 8001058:	d12c      	bne.n	80010b4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800105a:	697b      	ldr	r3, [r7, #20]
 800105c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001064:	3b01      	subs	r3, #1
 8001066:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8001068:	429a      	cmp	r2, r3
 800106a:	d123      	bne.n	80010b4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800106c:	697b      	ldr	r3, [r7, #20]
 800106e:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001076:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001078:	429a      	cmp	r2, r3
 800107a:	d11b      	bne.n	80010b4 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800107c:	697b      	ldr	r3, [r7, #20]
 800107e:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001086:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8001088:	429a      	cmp	r2, r3
 800108a:	d113      	bne.n	80010b4 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 800108c:	697b      	ldr	r3, [r7, #20]
 800108e:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001096:	085b      	lsrs	r3, r3, #1
 8001098:	3b01      	subs	r3, #1
 800109a:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 800109c:	429a      	cmp	r2, r3
 800109e:	d109      	bne.n	80010b4 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80010a0:	697b      	ldr	r3, [r7, #20]
 80010a2:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010aa:	085b      	lsrs	r3, r3, #1
 80010ac:	3b01      	subs	r3, #1
 80010ae:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80010b0:	429a      	cmp	r2, r3
 80010b2:	d071      	beq.n	8001198 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80010b4:	69bb      	ldr	r3, [r7, #24]
 80010b6:	2b0c      	cmp	r3, #12
 80010b8:	d068      	beq.n	800118c <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 80010ba:	4b35      	ldr	r3, [pc, #212]	; (8001190 <HAL_RCC_OscConfig+0x784>)
 80010bc:	681b      	ldr	r3, [r3, #0]
 80010be:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d105      	bne.n	80010d2 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 80010c6:	4b32      	ldr	r3, [pc, #200]	; (8001190 <HAL_RCC_OscConfig+0x784>)
 80010c8:	681b      	ldr	r3, [r3, #0]
 80010ca:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80010ce:	2b00      	cmp	r3, #0
 80010d0:	d001      	beq.n	80010d6 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 80010d2:	2301      	movs	r3, #1
 80010d4:	e0ac      	b.n	8001230 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 80010d6:	4b2e      	ldr	r3, [pc, #184]	; (8001190 <HAL_RCC_OscConfig+0x784>)
 80010d8:	681b      	ldr	r3, [r3, #0]
 80010da:	4a2d      	ldr	r2, [pc, #180]	; (8001190 <HAL_RCC_OscConfig+0x784>)
 80010dc:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80010e0:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80010e2:	f7ff fadd 	bl	80006a0 <HAL_GetTick>
 80010e6:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80010e8:	e008      	b.n	80010fc <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80010ea:	f7ff fad9 	bl	80006a0 <HAL_GetTick>
 80010ee:	4602      	mov	r2, r0
 80010f0:	693b      	ldr	r3, [r7, #16]
 80010f2:	1ad3      	subs	r3, r2, r3
 80010f4:	2b02      	cmp	r3, #2
 80010f6:	d901      	bls.n	80010fc <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 80010f8:	2303      	movs	r3, #3
 80010fa:	e099      	b.n	8001230 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80010fc:	4b24      	ldr	r3, [pc, #144]	; (8001190 <HAL_RCC_OscConfig+0x784>)
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001104:	2b00      	cmp	r3, #0
 8001106:	d1f0      	bne.n	80010ea <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001108:	4b21      	ldr	r3, [pc, #132]	; (8001190 <HAL_RCC_OscConfig+0x784>)
 800110a:	68da      	ldr	r2, [r3, #12]
 800110c:	4b21      	ldr	r3, [pc, #132]	; (8001194 <HAL_RCC_OscConfig+0x788>)
 800110e:	4013      	ands	r3, r2
 8001110:	687a      	ldr	r2, [r7, #4]
 8001112:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8001114:	687a      	ldr	r2, [r7, #4]
 8001116:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8001118:	3a01      	subs	r2, #1
 800111a:	0112      	lsls	r2, r2, #4
 800111c:	4311      	orrs	r1, r2
 800111e:	687a      	ldr	r2, [r7, #4]
 8001120:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8001122:	0212      	lsls	r2, r2, #8
 8001124:	4311      	orrs	r1, r2
 8001126:	687a      	ldr	r2, [r7, #4]
 8001128:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800112a:	0852      	lsrs	r2, r2, #1
 800112c:	3a01      	subs	r2, #1
 800112e:	0552      	lsls	r2, r2, #21
 8001130:	4311      	orrs	r1, r2
 8001132:	687a      	ldr	r2, [r7, #4]
 8001134:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8001136:	0852      	lsrs	r2, r2, #1
 8001138:	3a01      	subs	r2, #1
 800113a:	0652      	lsls	r2, r2, #25
 800113c:	4311      	orrs	r1, r2
 800113e:	687a      	ldr	r2, [r7, #4]
 8001140:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8001142:	06d2      	lsls	r2, r2, #27
 8001144:	430a      	orrs	r2, r1
 8001146:	4912      	ldr	r1, [pc, #72]	; (8001190 <HAL_RCC_OscConfig+0x784>)
 8001148:	4313      	orrs	r3, r2
 800114a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800114c:	4b10      	ldr	r3, [pc, #64]	; (8001190 <HAL_RCC_OscConfig+0x784>)
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	4a0f      	ldr	r2, [pc, #60]	; (8001190 <HAL_RCC_OscConfig+0x784>)
 8001152:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001156:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001158:	4b0d      	ldr	r3, [pc, #52]	; (8001190 <HAL_RCC_OscConfig+0x784>)
 800115a:	68db      	ldr	r3, [r3, #12]
 800115c:	4a0c      	ldr	r2, [pc, #48]	; (8001190 <HAL_RCC_OscConfig+0x784>)
 800115e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001162:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8001164:	f7ff fa9c 	bl	80006a0 <HAL_GetTick>
 8001168:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800116a:	e008      	b.n	800117e <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800116c:	f7ff fa98 	bl	80006a0 <HAL_GetTick>
 8001170:	4602      	mov	r2, r0
 8001172:	693b      	ldr	r3, [r7, #16]
 8001174:	1ad3      	subs	r3, r2, r3
 8001176:	2b02      	cmp	r3, #2
 8001178:	d901      	bls.n	800117e <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 800117a:	2303      	movs	r3, #3
 800117c:	e058      	b.n	8001230 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800117e:	4b04      	ldr	r3, [pc, #16]	; (8001190 <HAL_RCC_OscConfig+0x784>)
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001186:	2b00      	cmp	r3, #0
 8001188:	d0f0      	beq.n	800116c <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 800118a:	e050      	b.n	800122e <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800118c:	2301      	movs	r3, #1
 800118e:	e04f      	b.n	8001230 <HAL_RCC_OscConfig+0x824>
 8001190:	40021000 	.word	0x40021000
 8001194:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001198:	4b27      	ldr	r3, [pc, #156]	; (8001238 <HAL_RCC_OscConfig+0x82c>)
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d144      	bne.n	800122e <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80011a4:	4b24      	ldr	r3, [pc, #144]	; (8001238 <HAL_RCC_OscConfig+0x82c>)
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	4a23      	ldr	r2, [pc, #140]	; (8001238 <HAL_RCC_OscConfig+0x82c>)
 80011aa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80011ae:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80011b0:	4b21      	ldr	r3, [pc, #132]	; (8001238 <HAL_RCC_OscConfig+0x82c>)
 80011b2:	68db      	ldr	r3, [r3, #12]
 80011b4:	4a20      	ldr	r2, [pc, #128]	; (8001238 <HAL_RCC_OscConfig+0x82c>)
 80011b6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80011ba:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80011bc:	f7ff fa70 	bl	80006a0 <HAL_GetTick>
 80011c0:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80011c2:	e008      	b.n	80011d6 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80011c4:	f7ff fa6c 	bl	80006a0 <HAL_GetTick>
 80011c8:	4602      	mov	r2, r0
 80011ca:	693b      	ldr	r3, [r7, #16]
 80011cc:	1ad3      	subs	r3, r2, r3
 80011ce:	2b02      	cmp	r3, #2
 80011d0:	d901      	bls.n	80011d6 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 80011d2:	2303      	movs	r3, #3
 80011d4:	e02c      	b.n	8001230 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80011d6:	4b18      	ldr	r3, [pc, #96]	; (8001238 <HAL_RCC_OscConfig+0x82c>)
 80011d8:	681b      	ldr	r3, [r3, #0]
 80011da:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80011de:	2b00      	cmp	r3, #0
 80011e0:	d0f0      	beq.n	80011c4 <HAL_RCC_OscConfig+0x7b8>
 80011e2:	e024      	b.n	800122e <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 80011e4:	69bb      	ldr	r3, [r7, #24]
 80011e6:	2b0c      	cmp	r3, #12
 80011e8:	d01f      	beq.n	800122a <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80011ea:	4b13      	ldr	r3, [pc, #76]	; (8001238 <HAL_RCC_OscConfig+0x82c>)
 80011ec:	681b      	ldr	r3, [r3, #0]
 80011ee:	4a12      	ldr	r2, [pc, #72]	; (8001238 <HAL_RCC_OscConfig+0x82c>)
 80011f0:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80011f4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80011f6:	f7ff fa53 	bl	80006a0 <HAL_GetTick>
 80011fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80011fc:	e008      	b.n	8001210 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80011fe:	f7ff fa4f 	bl	80006a0 <HAL_GetTick>
 8001202:	4602      	mov	r2, r0
 8001204:	693b      	ldr	r3, [r7, #16]
 8001206:	1ad3      	subs	r3, r2, r3
 8001208:	2b02      	cmp	r3, #2
 800120a:	d901      	bls.n	8001210 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 800120c:	2303      	movs	r3, #3
 800120e:	e00f      	b.n	8001230 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001210:	4b09      	ldr	r3, [pc, #36]	; (8001238 <HAL_RCC_OscConfig+0x82c>)
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001218:	2b00      	cmp	r3, #0
 800121a:	d1f0      	bne.n	80011fe <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800121c:	4b06      	ldr	r3, [pc, #24]	; (8001238 <HAL_RCC_OscConfig+0x82c>)
 800121e:	68da      	ldr	r2, [r3, #12]
 8001220:	4905      	ldr	r1, [pc, #20]	; (8001238 <HAL_RCC_OscConfig+0x82c>)
 8001222:	4b06      	ldr	r3, [pc, #24]	; (800123c <HAL_RCC_OscConfig+0x830>)
 8001224:	4013      	ands	r3, r2
 8001226:	60cb      	str	r3, [r1, #12]
 8001228:	e001      	b.n	800122e <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800122a:	2301      	movs	r3, #1
 800122c:	e000      	b.n	8001230 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 800122e:	2300      	movs	r3, #0
}
 8001230:	4618      	mov	r0, r3
 8001232:	3720      	adds	r7, #32
 8001234:	46bd      	mov	sp, r7
 8001236:	bd80      	pop	{r7, pc}
 8001238:	40021000 	.word	0x40021000
 800123c:	feeefffc 	.word	0xfeeefffc

08001240 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	b086      	sub	sp, #24
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]
 8001248:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800124a:	2300      	movs	r3, #0
 800124c:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	2b00      	cmp	r3, #0
 8001252:	d101      	bne.n	8001258 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001254:	2301      	movs	r3, #1
 8001256:	e11d      	b.n	8001494 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001258:	4b90      	ldr	r3, [pc, #576]	; (800149c <HAL_RCC_ClockConfig+0x25c>)
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	f003 030f 	and.w	r3, r3, #15
 8001260:	683a      	ldr	r2, [r7, #0]
 8001262:	429a      	cmp	r2, r3
 8001264:	d910      	bls.n	8001288 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001266:	4b8d      	ldr	r3, [pc, #564]	; (800149c <HAL_RCC_ClockConfig+0x25c>)
 8001268:	681b      	ldr	r3, [r3, #0]
 800126a:	f023 020f 	bic.w	r2, r3, #15
 800126e:	498b      	ldr	r1, [pc, #556]	; (800149c <HAL_RCC_ClockConfig+0x25c>)
 8001270:	683b      	ldr	r3, [r7, #0]
 8001272:	4313      	orrs	r3, r2
 8001274:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001276:	4b89      	ldr	r3, [pc, #548]	; (800149c <HAL_RCC_ClockConfig+0x25c>)
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	f003 030f 	and.w	r3, r3, #15
 800127e:	683a      	ldr	r2, [r7, #0]
 8001280:	429a      	cmp	r2, r3
 8001282:	d001      	beq.n	8001288 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001284:	2301      	movs	r3, #1
 8001286:	e105      	b.n	8001494 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	681b      	ldr	r3, [r3, #0]
 800128c:	f003 0302 	and.w	r3, r3, #2
 8001290:	2b00      	cmp	r3, #0
 8001292:	d010      	beq.n	80012b6 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	689a      	ldr	r2, [r3, #8]
 8001298:	4b81      	ldr	r3, [pc, #516]	; (80014a0 <HAL_RCC_ClockConfig+0x260>)
 800129a:	689b      	ldr	r3, [r3, #8]
 800129c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80012a0:	429a      	cmp	r2, r3
 80012a2:	d908      	bls.n	80012b6 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80012a4:	4b7e      	ldr	r3, [pc, #504]	; (80014a0 <HAL_RCC_ClockConfig+0x260>)
 80012a6:	689b      	ldr	r3, [r3, #8]
 80012a8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	689b      	ldr	r3, [r3, #8]
 80012b0:	497b      	ldr	r1, [pc, #492]	; (80014a0 <HAL_RCC_ClockConfig+0x260>)
 80012b2:	4313      	orrs	r3, r2
 80012b4:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	681b      	ldr	r3, [r3, #0]
 80012ba:	f003 0301 	and.w	r3, r3, #1
 80012be:	2b00      	cmp	r3, #0
 80012c0:	d079      	beq.n	80013b6 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	685b      	ldr	r3, [r3, #4]
 80012c6:	2b03      	cmp	r3, #3
 80012c8:	d11e      	bne.n	8001308 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80012ca:	4b75      	ldr	r3, [pc, #468]	; (80014a0 <HAL_RCC_ClockConfig+0x260>)
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80012d2:	2b00      	cmp	r3, #0
 80012d4:	d101      	bne.n	80012da <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 80012d6:	2301      	movs	r3, #1
 80012d8:	e0dc      	b.n	8001494 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 80012da:	f000 f9d1 	bl	8001680 <RCC_GetSysClockFreqFromPLLSource>
 80012de:	4603      	mov	r3, r0
 80012e0:	4a70      	ldr	r2, [pc, #448]	; (80014a4 <HAL_RCC_ClockConfig+0x264>)
 80012e2:	4293      	cmp	r3, r2
 80012e4:	d946      	bls.n	8001374 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80012e6:	4b6e      	ldr	r3, [pc, #440]	; (80014a0 <HAL_RCC_ClockConfig+0x260>)
 80012e8:	689b      	ldr	r3, [r3, #8]
 80012ea:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d140      	bne.n	8001374 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80012f2:	4b6b      	ldr	r3, [pc, #428]	; (80014a0 <HAL_RCC_ClockConfig+0x260>)
 80012f4:	689b      	ldr	r3, [r3, #8]
 80012f6:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80012fa:	4a69      	ldr	r2, [pc, #420]	; (80014a0 <HAL_RCC_ClockConfig+0x260>)
 80012fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001300:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8001302:	2380      	movs	r3, #128	; 0x80
 8001304:	617b      	str	r3, [r7, #20]
 8001306:	e035      	b.n	8001374 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	685b      	ldr	r3, [r3, #4]
 800130c:	2b02      	cmp	r3, #2
 800130e:	d107      	bne.n	8001320 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001310:	4b63      	ldr	r3, [pc, #396]	; (80014a0 <HAL_RCC_ClockConfig+0x260>)
 8001312:	681b      	ldr	r3, [r3, #0]
 8001314:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001318:	2b00      	cmp	r3, #0
 800131a:	d115      	bne.n	8001348 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 800131c:	2301      	movs	r3, #1
 800131e:	e0b9      	b.n	8001494 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	685b      	ldr	r3, [r3, #4]
 8001324:	2b00      	cmp	r3, #0
 8001326:	d107      	bne.n	8001338 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8001328:	4b5d      	ldr	r3, [pc, #372]	; (80014a0 <HAL_RCC_ClockConfig+0x260>)
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	f003 0302 	and.w	r3, r3, #2
 8001330:	2b00      	cmp	r3, #0
 8001332:	d109      	bne.n	8001348 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8001334:	2301      	movs	r3, #1
 8001336:	e0ad      	b.n	8001494 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001338:	4b59      	ldr	r3, [pc, #356]	; (80014a0 <HAL_RCC_ClockConfig+0x260>)
 800133a:	681b      	ldr	r3, [r3, #0]
 800133c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001340:	2b00      	cmp	r3, #0
 8001342:	d101      	bne.n	8001348 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8001344:	2301      	movs	r3, #1
 8001346:	e0a5      	b.n	8001494 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8001348:	f000 f8b4 	bl	80014b4 <HAL_RCC_GetSysClockFreq>
 800134c:	4603      	mov	r3, r0
 800134e:	4a55      	ldr	r2, [pc, #340]	; (80014a4 <HAL_RCC_ClockConfig+0x264>)
 8001350:	4293      	cmp	r3, r2
 8001352:	d90f      	bls.n	8001374 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8001354:	4b52      	ldr	r3, [pc, #328]	; (80014a0 <HAL_RCC_ClockConfig+0x260>)
 8001356:	689b      	ldr	r3, [r3, #8]
 8001358:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800135c:	2b00      	cmp	r3, #0
 800135e:	d109      	bne.n	8001374 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001360:	4b4f      	ldr	r3, [pc, #316]	; (80014a0 <HAL_RCC_ClockConfig+0x260>)
 8001362:	689b      	ldr	r3, [r3, #8]
 8001364:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8001368:	4a4d      	ldr	r2, [pc, #308]	; (80014a0 <HAL_RCC_ClockConfig+0x260>)
 800136a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800136e:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8001370:	2380      	movs	r3, #128	; 0x80
 8001372:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001374:	4b4a      	ldr	r3, [pc, #296]	; (80014a0 <HAL_RCC_ClockConfig+0x260>)
 8001376:	689b      	ldr	r3, [r3, #8]
 8001378:	f023 0203 	bic.w	r2, r3, #3
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	685b      	ldr	r3, [r3, #4]
 8001380:	4947      	ldr	r1, [pc, #284]	; (80014a0 <HAL_RCC_ClockConfig+0x260>)
 8001382:	4313      	orrs	r3, r2
 8001384:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001386:	f7ff f98b 	bl	80006a0 <HAL_GetTick>
 800138a:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800138c:	e00a      	b.n	80013a4 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800138e:	f7ff f987 	bl	80006a0 <HAL_GetTick>
 8001392:	4602      	mov	r2, r0
 8001394:	693b      	ldr	r3, [r7, #16]
 8001396:	1ad3      	subs	r3, r2, r3
 8001398:	f241 3288 	movw	r2, #5000	; 0x1388
 800139c:	4293      	cmp	r3, r2
 800139e:	d901      	bls.n	80013a4 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 80013a0:	2303      	movs	r3, #3
 80013a2:	e077      	b.n	8001494 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80013a4:	4b3e      	ldr	r3, [pc, #248]	; (80014a0 <HAL_RCC_ClockConfig+0x260>)
 80013a6:	689b      	ldr	r3, [r3, #8]
 80013a8:	f003 020c 	and.w	r2, r3, #12
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	685b      	ldr	r3, [r3, #4]
 80013b0:	009b      	lsls	r3, r3, #2
 80013b2:	429a      	cmp	r2, r3
 80013b4:	d1eb      	bne.n	800138e <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 80013b6:	697b      	ldr	r3, [r7, #20]
 80013b8:	2b80      	cmp	r3, #128	; 0x80
 80013ba:	d105      	bne.n	80013c8 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80013bc:	4b38      	ldr	r3, [pc, #224]	; (80014a0 <HAL_RCC_ClockConfig+0x260>)
 80013be:	689b      	ldr	r3, [r3, #8]
 80013c0:	4a37      	ldr	r2, [pc, #220]	; (80014a0 <HAL_RCC_ClockConfig+0x260>)
 80013c2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80013c6:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	f003 0302 	and.w	r3, r3, #2
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d010      	beq.n	80013f6 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	689a      	ldr	r2, [r3, #8]
 80013d8:	4b31      	ldr	r3, [pc, #196]	; (80014a0 <HAL_RCC_ClockConfig+0x260>)
 80013da:	689b      	ldr	r3, [r3, #8]
 80013dc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80013e0:	429a      	cmp	r2, r3
 80013e2:	d208      	bcs.n	80013f6 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80013e4:	4b2e      	ldr	r3, [pc, #184]	; (80014a0 <HAL_RCC_ClockConfig+0x260>)
 80013e6:	689b      	ldr	r3, [r3, #8]
 80013e8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80013ec:	687b      	ldr	r3, [r7, #4]
 80013ee:	689b      	ldr	r3, [r3, #8]
 80013f0:	492b      	ldr	r1, [pc, #172]	; (80014a0 <HAL_RCC_ClockConfig+0x260>)
 80013f2:	4313      	orrs	r3, r2
 80013f4:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80013f6:	4b29      	ldr	r3, [pc, #164]	; (800149c <HAL_RCC_ClockConfig+0x25c>)
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	f003 030f 	and.w	r3, r3, #15
 80013fe:	683a      	ldr	r2, [r7, #0]
 8001400:	429a      	cmp	r2, r3
 8001402:	d210      	bcs.n	8001426 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001404:	4b25      	ldr	r3, [pc, #148]	; (800149c <HAL_RCC_ClockConfig+0x25c>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	f023 020f 	bic.w	r2, r3, #15
 800140c:	4923      	ldr	r1, [pc, #140]	; (800149c <HAL_RCC_ClockConfig+0x25c>)
 800140e:	683b      	ldr	r3, [r7, #0]
 8001410:	4313      	orrs	r3, r2
 8001412:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001414:	4b21      	ldr	r3, [pc, #132]	; (800149c <HAL_RCC_ClockConfig+0x25c>)
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	f003 030f 	and.w	r3, r3, #15
 800141c:	683a      	ldr	r2, [r7, #0]
 800141e:	429a      	cmp	r2, r3
 8001420:	d001      	beq.n	8001426 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8001422:	2301      	movs	r3, #1
 8001424:	e036      	b.n	8001494 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	f003 0304 	and.w	r3, r3, #4
 800142e:	2b00      	cmp	r3, #0
 8001430:	d008      	beq.n	8001444 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001432:	4b1b      	ldr	r3, [pc, #108]	; (80014a0 <HAL_RCC_ClockConfig+0x260>)
 8001434:	689b      	ldr	r3, [r3, #8]
 8001436:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	68db      	ldr	r3, [r3, #12]
 800143e:	4918      	ldr	r1, [pc, #96]	; (80014a0 <HAL_RCC_ClockConfig+0x260>)
 8001440:	4313      	orrs	r3, r2
 8001442:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	f003 0308 	and.w	r3, r3, #8
 800144c:	2b00      	cmp	r3, #0
 800144e:	d009      	beq.n	8001464 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001450:	4b13      	ldr	r3, [pc, #76]	; (80014a0 <HAL_RCC_ClockConfig+0x260>)
 8001452:	689b      	ldr	r3, [r3, #8]
 8001454:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	691b      	ldr	r3, [r3, #16]
 800145c:	00db      	lsls	r3, r3, #3
 800145e:	4910      	ldr	r1, [pc, #64]	; (80014a0 <HAL_RCC_ClockConfig+0x260>)
 8001460:	4313      	orrs	r3, r2
 8001462:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001464:	f000 f826 	bl	80014b4 <HAL_RCC_GetSysClockFreq>
 8001468:	4602      	mov	r2, r0
 800146a:	4b0d      	ldr	r3, [pc, #52]	; (80014a0 <HAL_RCC_ClockConfig+0x260>)
 800146c:	689b      	ldr	r3, [r3, #8]
 800146e:	091b      	lsrs	r3, r3, #4
 8001470:	f003 030f 	and.w	r3, r3, #15
 8001474:	490c      	ldr	r1, [pc, #48]	; (80014a8 <HAL_RCC_ClockConfig+0x268>)
 8001476:	5ccb      	ldrb	r3, [r1, r3]
 8001478:	f003 031f 	and.w	r3, r3, #31
 800147c:	fa22 f303 	lsr.w	r3, r2, r3
 8001480:	4a0a      	ldr	r2, [pc, #40]	; (80014ac <HAL_RCC_ClockConfig+0x26c>)
 8001482:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001484:	4b0a      	ldr	r3, [pc, #40]	; (80014b0 <HAL_RCC_ClockConfig+0x270>)
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	4618      	mov	r0, r3
 800148a:	f7ff f8b9 	bl	8000600 <HAL_InitTick>
 800148e:	4603      	mov	r3, r0
 8001490:	73fb      	strb	r3, [r7, #15]

  return status;
 8001492:	7bfb      	ldrb	r3, [r7, #15]
}
 8001494:	4618      	mov	r0, r3
 8001496:	3718      	adds	r7, #24
 8001498:	46bd      	mov	sp, r7
 800149a:	bd80      	pop	{r7, pc}
 800149c:	40022000 	.word	0x40022000
 80014a0:	40021000 	.word	0x40021000
 80014a4:	04c4b400 	.word	0x04c4b400
 80014a8:	080018dc 	.word	0x080018dc
 80014ac:	20000000 	.word	0x20000000
 80014b0:	20000004 	.word	0x20000004

080014b4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80014b4:	b480      	push	{r7}
 80014b6:	b089      	sub	sp, #36	; 0x24
 80014b8:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80014ba:	2300      	movs	r3, #0
 80014bc:	61fb      	str	r3, [r7, #28]
 80014be:	2300      	movs	r3, #0
 80014c0:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80014c2:	4b3e      	ldr	r3, [pc, #248]	; (80015bc <HAL_RCC_GetSysClockFreq+0x108>)
 80014c4:	689b      	ldr	r3, [r3, #8]
 80014c6:	f003 030c 	and.w	r3, r3, #12
 80014ca:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80014cc:	4b3b      	ldr	r3, [pc, #236]	; (80015bc <HAL_RCC_GetSysClockFreq+0x108>)
 80014ce:	68db      	ldr	r3, [r3, #12]
 80014d0:	f003 0303 	and.w	r3, r3, #3
 80014d4:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80014d6:	693b      	ldr	r3, [r7, #16]
 80014d8:	2b00      	cmp	r3, #0
 80014da:	d005      	beq.n	80014e8 <HAL_RCC_GetSysClockFreq+0x34>
 80014dc:	693b      	ldr	r3, [r7, #16]
 80014de:	2b0c      	cmp	r3, #12
 80014e0:	d121      	bne.n	8001526 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80014e2:	68fb      	ldr	r3, [r7, #12]
 80014e4:	2b01      	cmp	r3, #1
 80014e6:	d11e      	bne.n	8001526 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80014e8:	4b34      	ldr	r3, [pc, #208]	; (80015bc <HAL_RCC_GetSysClockFreq+0x108>)
 80014ea:	681b      	ldr	r3, [r3, #0]
 80014ec:	f003 0308 	and.w	r3, r3, #8
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d107      	bne.n	8001504 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80014f4:	4b31      	ldr	r3, [pc, #196]	; (80015bc <HAL_RCC_GetSysClockFreq+0x108>)
 80014f6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80014fa:	0a1b      	lsrs	r3, r3, #8
 80014fc:	f003 030f 	and.w	r3, r3, #15
 8001500:	61fb      	str	r3, [r7, #28]
 8001502:	e005      	b.n	8001510 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8001504:	4b2d      	ldr	r3, [pc, #180]	; (80015bc <HAL_RCC_GetSysClockFreq+0x108>)
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	091b      	lsrs	r3, r3, #4
 800150a:	f003 030f 	and.w	r3, r3, #15
 800150e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8001510:	4a2b      	ldr	r2, [pc, #172]	; (80015c0 <HAL_RCC_GetSysClockFreq+0x10c>)
 8001512:	69fb      	ldr	r3, [r7, #28]
 8001514:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001518:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800151a:	693b      	ldr	r3, [r7, #16]
 800151c:	2b00      	cmp	r3, #0
 800151e:	d10d      	bne.n	800153c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8001520:	69fb      	ldr	r3, [r7, #28]
 8001522:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8001524:	e00a      	b.n	800153c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8001526:	693b      	ldr	r3, [r7, #16]
 8001528:	2b04      	cmp	r3, #4
 800152a:	d102      	bne.n	8001532 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800152c:	4b25      	ldr	r3, [pc, #148]	; (80015c4 <HAL_RCC_GetSysClockFreq+0x110>)
 800152e:	61bb      	str	r3, [r7, #24]
 8001530:	e004      	b.n	800153c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8001532:	693b      	ldr	r3, [r7, #16]
 8001534:	2b08      	cmp	r3, #8
 8001536:	d101      	bne.n	800153c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8001538:	4b23      	ldr	r3, [pc, #140]	; (80015c8 <HAL_RCC_GetSysClockFreq+0x114>)
 800153a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800153c:	693b      	ldr	r3, [r7, #16]
 800153e:	2b0c      	cmp	r3, #12
 8001540:	d134      	bne.n	80015ac <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001542:	4b1e      	ldr	r3, [pc, #120]	; (80015bc <HAL_RCC_GetSysClockFreq+0x108>)
 8001544:	68db      	ldr	r3, [r3, #12]
 8001546:	f003 0303 	and.w	r3, r3, #3
 800154a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800154c:	68bb      	ldr	r3, [r7, #8]
 800154e:	2b02      	cmp	r3, #2
 8001550:	d003      	beq.n	800155a <HAL_RCC_GetSysClockFreq+0xa6>
 8001552:	68bb      	ldr	r3, [r7, #8]
 8001554:	2b03      	cmp	r3, #3
 8001556:	d003      	beq.n	8001560 <HAL_RCC_GetSysClockFreq+0xac>
 8001558:	e005      	b.n	8001566 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 800155a:	4b1a      	ldr	r3, [pc, #104]	; (80015c4 <HAL_RCC_GetSysClockFreq+0x110>)
 800155c:	617b      	str	r3, [r7, #20]
      break;
 800155e:	e005      	b.n	800156c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8001560:	4b19      	ldr	r3, [pc, #100]	; (80015c8 <HAL_RCC_GetSysClockFreq+0x114>)
 8001562:	617b      	str	r3, [r7, #20]
      break;
 8001564:	e002      	b.n	800156c <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8001566:	69fb      	ldr	r3, [r7, #28]
 8001568:	617b      	str	r3, [r7, #20]
      break;
 800156a:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800156c:	4b13      	ldr	r3, [pc, #76]	; (80015bc <HAL_RCC_GetSysClockFreq+0x108>)
 800156e:	68db      	ldr	r3, [r3, #12]
 8001570:	091b      	lsrs	r3, r3, #4
 8001572:	f003 030f 	and.w	r3, r3, #15
 8001576:	3301      	adds	r3, #1
 8001578:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 800157a:	4b10      	ldr	r3, [pc, #64]	; (80015bc <HAL_RCC_GetSysClockFreq+0x108>)
 800157c:	68db      	ldr	r3, [r3, #12]
 800157e:	0a1b      	lsrs	r3, r3, #8
 8001580:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001584:	697a      	ldr	r2, [r7, #20]
 8001586:	fb03 f202 	mul.w	r2, r3, r2
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001590:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001592:	4b0a      	ldr	r3, [pc, #40]	; (80015bc <HAL_RCC_GetSysClockFreq+0x108>)
 8001594:	68db      	ldr	r3, [r3, #12]
 8001596:	0e5b      	lsrs	r3, r3, #25
 8001598:	f003 0303 	and.w	r3, r3, #3
 800159c:	3301      	adds	r3, #1
 800159e:	005b      	lsls	r3, r3, #1
 80015a0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80015a2:	697a      	ldr	r2, [r7, #20]
 80015a4:	683b      	ldr	r3, [r7, #0]
 80015a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80015aa:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80015ac:	69bb      	ldr	r3, [r7, #24]
}
 80015ae:	4618      	mov	r0, r3
 80015b0:	3724      	adds	r7, #36	; 0x24
 80015b2:	46bd      	mov	sp, r7
 80015b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015b8:	4770      	bx	lr
 80015ba:	bf00      	nop
 80015bc:	40021000 	.word	0x40021000
 80015c0:	080018ec 	.word	0x080018ec
 80015c4:	00f42400 	.word	0x00f42400
 80015c8:	007a1200 	.word	0x007a1200

080015cc <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b086      	sub	sp, #24
 80015d0:	af00      	add	r7, sp, #0
 80015d2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80015d4:	2300      	movs	r3, #0
 80015d6:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80015d8:	4b27      	ldr	r3, [pc, #156]	; (8001678 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80015da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015dc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d003      	beq.n	80015ec <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80015e4:	f7ff f94e 	bl	8000884 <HAL_PWREx_GetVoltageRange>
 80015e8:	6178      	str	r0, [r7, #20]
 80015ea:	e014      	b.n	8001616 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80015ec:	4b22      	ldr	r3, [pc, #136]	; (8001678 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80015ee:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015f0:	4a21      	ldr	r2, [pc, #132]	; (8001678 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80015f2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80015f6:	6593      	str	r3, [r2, #88]	; 0x58
 80015f8:	4b1f      	ldr	r3, [pc, #124]	; (8001678 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80015fa:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80015fc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001600:	60fb      	str	r3, [r7, #12]
 8001602:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8001604:	f7ff f93e 	bl	8000884 <HAL_PWREx_GetVoltageRange>
 8001608:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 800160a:	4b1b      	ldr	r3, [pc, #108]	; (8001678 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800160c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800160e:	4a1a      	ldr	r2, [pc, #104]	; (8001678 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 8001610:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001614:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001616:	697b      	ldr	r3, [r7, #20]
 8001618:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800161c:	d10b      	bne.n	8001636 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800161e:	687b      	ldr	r3, [r7, #4]
 8001620:	2b80      	cmp	r3, #128	; 0x80
 8001622:	d913      	bls.n	800164c <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8001624:	687b      	ldr	r3, [r7, #4]
 8001626:	2ba0      	cmp	r3, #160	; 0xa0
 8001628:	d902      	bls.n	8001630 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 800162a:	2302      	movs	r3, #2
 800162c:	613b      	str	r3, [r7, #16]
 800162e:	e00d      	b.n	800164c <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001630:	2301      	movs	r3, #1
 8001632:	613b      	str	r3, [r7, #16]
 8001634:	e00a      	b.n	800164c <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	2b7f      	cmp	r3, #127	; 0x7f
 800163a:	d902      	bls.n	8001642 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 800163c:	2302      	movs	r3, #2
 800163e:	613b      	str	r3, [r7, #16]
 8001640:	e004      	b.n	800164c <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	2b70      	cmp	r3, #112	; 0x70
 8001646:	d101      	bne.n	800164c <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8001648:	2301      	movs	r3, #1
 800164a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 800164c:	4b0b      	ldr	r3, [pc, #44]	; (800167c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800164e:	681b      	ldr	r3, [r3, #0]
 8001650:	f023 020f 	bic.w	r2, r3, #15
 8001654:	4909      	ldr	r1, [pc, #36]	; (800167c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8001656:	693b      	ldr	r3, [r7, #16]
 8001658:	4313      	orrs	r3, r2
 800165a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 800165c:	4b07      	ldr	r3, [pc, #28]	; (800167c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	f003 030f 	and.w	r3, r3, #15
 8001664:	693a      	ldr	r2, [r7, #16]
 8001666:	429a      	cmp	r2, r3
 8001668:	d001      	beq.n	800166e <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 800166a:	2301      	movs	r3, #1
 800166c:	e000      	b.n	8001670 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 800166e:	2300      	movs	r3, #0
}
 8001670:	4618      	mov	r0, r3
 8001672:	3718      	adds	r7, #24
 8001674:	46bd      	mov	sp, r7
 8001676:	bd80      	pop	{r7, pc}
 8001678:	40021000 	.word	0x40021000
 800167c:	40022000 	.word	0x40022000

08001680 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8001680:	b480      	push	{r7}
 8001682:	b087      	sub	sp, #28
 8001684:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001686:	4b2d      	ldr	r3, [pc, #180]	; (800173c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8001688:	68db      	ldr	r3, [r3, #12]
 800168a:	f003 0303 	and.w	r3, r3, #3
 800168e:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8001690:	68fb      	ldr	r3, [r7, #12]
 8001692:	2b03      	cmp	r3, #3
 8001694:	d00b      	beq.n	80016ae <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8001696:	68fb      	ldr	r3, [r7, #12]
 8001698:	2b03      	cmp	r3, #3
 800169a:	d825      	bhi.n	80016e8 <RCC_GetSysClockFreqFromPLLSource+0x68>
 800169c:	68fb      	ldr	r3, [r7, #12]
 800169e:	2b01      	cmp	r3, #1
 80016a0:	d008      	beq.n	80016b4 <RCC_GetSysClockFreqFromPLLSource+0x34>
 80016a2:	68fb      	ldr	r3, [r7, #12]
 80016a4:	2b02      	cmp	r3, #2
 80016a6:	d11f      	bne.n	80016e8 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 80016a8:	4b25      	ldr	r3, [pc, #148]	; (8001740 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 80016aa:	613b      	str	r3, [r7, #16]
    break;
 80016ac:	e01f      	b.n	80016ee <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 80016ae:	4b25      	ldr	r3, [pc, #148]	; (8001744 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 80016b0:	613b      	str	r3, [r7, #16]
    break;
 80016b2:	e01c      	b.n	80016ee <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80016b4:	4b21      	ldr	r3, [pc, #132]	; (800173c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	f003 0308 	and.w	r3, r3, #8
 80016bc:	2b00      	cmp	r3, #0
 80016be:	d107      	bne.n	80016d0 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80016c0:	4b1e      	ldr	r3, [pc, #120]	; (800173c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80016c2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80016c6:	0a1b      	lsrs	r3, r3, #8
 80016c8:	f003 030f 	and.w	r3, r3, #15
 80016cc:	617b      	str	r3, [r7, #20]
 80016ce:	e005      	b.n	80016dc <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80016d0:	4b1a      	ldr	r3, [pc, #104]	; (800173c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80016d2:	681b      	ldr	r3, [r3, #0]
 80016d4:	091b      	lsrs	r3, r3, #4
 80016d6:	f003 030f 	and.w	r3, r3, #15
 80016da:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 80016dc:	4a1a      	ldr	r2, [pc, #104]	; (8001748 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 80016de:	697b      	ldr	r3, [r7, #20]
 80016e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80016e4:	613b      	str	r3, [r7, #16]
    break;
 80016e6:	e002      	b.n	80016ee <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 80016e8:	2300      	movs	r3, #0
 80016ea:	613b      	str	r3, [r7, #16]
    break;
 80016ec:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80016ee:	4b13      	ldr	r3, [pc, #76]	; (800173c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80016f0:	68db      	ldr	r3, [r3, #12]
 80016f2:	091b      	lsrs	r3, r3, #4
 80016f4:	f003 030f 	and.w	r3, r3, #15
 80016f8:	3301      	adds	r3, #1
 80016fa:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80016fc:	4b0f      	ldr	r3, [pc, #60]	; (800173c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 80016fe:	68db      	ldr	r3, [r3, #12]
 8001700:	0a1b      	lsrs	r3, r3, #8
 8001702:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8001706:	693a      	ldr	r2, [r7, #16]
 8001708:	fb03 f202 	mul.w	r2, r3, r2
 800170c:	68bb      	ldr	r3, [r7, #8]
 800170e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001712:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001714:	4b09      	ldr	r3, [pc, #36]	; (800173c <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8001716:	68db      	ldr	r3, [r3, #12]
 8001718:	0e5b      	lsrs	r3, r3, #25
 800171a:	f003 0303 	and.w	r3, r3, #3
 800171e:	3301      	adds	r3, #1
 8001720:	005b      	lsls	r3, r3, #1
 8001722:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8001724:	693a      	ldr	r2, [r7, #16]
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	fbb2 f3f3 	udiv	r3, r2, r3
 800172c:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 800172e:	683b      	ldr	r3, [r7, #0]
}
 8001730:	4618      	mov	r0, r3
 8001732:	371c      	adds	r7, #28
 8001734:	46bd      	mov	sp, r7
 8001736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173a:	4770      	bx	lr
 800173c:	40021000 	.word	0x40021000
 8001740:	00f42400 	.word	0x00f42400
 8001744:	007a1200 	.word	0x007a1200
 8001748:	080018ec 	.word	0x080018ec

0800174c <arm_sin_f32>:
 800174c:	eddf 7a1f 	vldr	s15, [pc, #124]	; 80017cc <arm_sin_f32+0x80>
 8001750:	ee20 0a27 	vmul.f32	s0, s0, s15
 8001754:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8001758:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800175c:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8001760:	d504      	bpl.n	800176c <arm_sin_f32+0x20>
 8001762:	ee17 3a90 	vmov	r3, s15
 8001766:	3b01      	subs	r3, #1
 8001768:	ee07 3a90 	vmov	s15, r3
 800176c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001770:	ed9f 7a17 	vldr	s14, [pc, #92]	; 80017d0 <arm_sin_f32+0x84>
 8001774:	ee30 0a67 	vsub.f32	s0, s0, s15
 8001778:	ee20 0a07 	vmul.f32	s0, s0, s14
 800177c:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 8001780:	ee17 3a90 	vmov	r3, s15
 8001784:	b29b      	uxth	r3, r3
 8001786:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800178a:	d21a      	bcs.n	80017c2 <arm_sin_f32+0x76>
 800178c:	ee07 3a90 	vmov	s15, r3
 8001790:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001794:	1c59      	adds	r1, r3, #1
 8001796:	ee30 0a67 	vsub.f32	s0, s0, s15
 800179a:	4a0e      	ldr	r2, [pc, #56]	; (80017d4 <arm_sin_f32+0x88>)
 800179c:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 80017a0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80017a4:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 80017a8:	ed93 7a00 	vldr	s14, [r3]
 80017ac:	edd2 6a00 	vldr	s13, [r2]
 80017b0:	ee77 7ac0 	vsub.f32	s15, s15, s0
 80017b4:	ee20 0a26 	vmul.f32	s0, s0, s13
 80017b8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80017bc:	ee37 0a80 	vadd.f32	s0, s15, s0
 80017c0:	4770      	bx	lr
 80017c2:	ee30 0a47 	vsub.f32	s0, s0, s14
 80017c6:	2101      	movs	r1, #1
 80017c8:	2300      	movs	r3, #0
 80017ca:	e7e6      	b.n	800179a <arm_sin_f32+0x4e>
 80017cc:	3e22f983 	.word	0x3e22f983
 80017d0:	44000000 	.word	0x44000000
 80017d4:	0800191c 	.word	0x0800191c

080017d8 <arm_cos_f32>:
 80017d8:	eddf 7a21 	vldr	s15, [pc, #132]	; 8001860 <arm_cos_f32+0x88>
 80017dc:	ee20 0a27 	vmul.f32	s0, s0, s15
 80017e0:	eef5 7a00 	vmov.f32	s15, #80	; 0x3e800000  0.250
 80017e4:	ee30 0a27 	vadd.f32	s0, s0, s15
 80017e8:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80017ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017f0:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 80017f4:	d504      	bpl.n	8001800 <arm_cos_f32+0x28>
 80017f6:	ee17 3a90 	vmov	r3, s15
 80017fa:	3b01      	subs	r3, #1
 80017fc:	ee07 3a90 	vmov	s15, r3
 8001800:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001804:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8001864 <arm_cos_f32+0x8c>
 8001808:	ee30 0a67 	vsub.f32	s0, s0, s15
 800180c:	ee20 0a07 	vmul.f32	s0, s0, s14
 8001810:	eefc 7ac0 	vcvt.u32.f32	s15, s0
 8001814:	ee17 3a90 	vmov	r3, s15
 8001818:	b29b      	uxth	r3, r3
 800181a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800181e:	d21a      	bcs.n	8001856 <arm_cos_f32+0x7e>
 8001820:	ee07 3a90 	vmov	s15, r3
 8001824:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001828:	1c59      	adds	r1, r3, #1
 800182a:	ee30 0a67 	vsub.f32	s0, s0, s15
 800182e:	4a0e      	ldr	r2, [pc, #56]	; (8001868 <arm_cos_f32+0x90>)
 8001830:	eef7 7a00 	vmov.f32	s15, #112	; 0x3f800000  1.0
 8001834:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8001838:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 800183c:	ed93 7a00 	vldr	s14, [r3]
 8001840:	edd2 6a00 	vldr	s13, [r2]
 8001844:	ee77 7ac0 	vsub.f32	s15, s15, s0
 8001848:	ee20 0a26 	vmul.f32	s0, s0, s13
 800184c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001850:	ee37 0a80 	vadd.f32	s0, s15, s0
 8001854:	4770      	bx	lr
 8001856:	ee30 0a47 	vsub.f32	s0, s0, s14
 800185a:	2101      	movs	r1, #1
 800185c:	2300      	movs	r3, #0
 800185e:	e7e6      	b.n	800182e <arm_cos_f32+0x56>
 8001860:	3e22f983 	.word	0x3e22f983
 8001864:	44000000 	.word	0x44000000
 8001868:	0800191c 	.word	0x0800191c

0800186c <memset>:
 800186c:	4402      	add	r2, r0
 800186e:	4603      	mov	r3, r0
 8001870:	4293      	cmp	r3, r2
 8001872:	d100      	bne.n	8001876 <memset+0xa>
 8001874:	4770      	bx	lr
 8001876:	f803 1b01 	strb.w	r1, [r3], #1
 800187a:	e7f9      	b.n	8001870 <memset+0x4>

0800187c <__libc_init_array>:
 800187c:	b570      	push	{r4, r5, r6, lr}
 800187e:	4d0d      	ldr	r5, [pc, #52]	; (80018b4 <__libc_init_array+0x38>)
 8001880:	4c0d      	ldr	r4, [pc, #52]	; (80018b8 <__libc_init_array+0x3c>)
 8001882:	1b64      	subs	r4, r4, r5
 8001884:	10a4      	asrs	r4, r4, #2
 8001886:	2600      	movs	r6, #0
 8001888:	42a6      	cmp	r6, r4
 800188a:	d109      	bne.n	80018a0 <__libc_init_array+0x24>
 800188c:	4d0b      	ldr	r5, [pc, #44]	; (80018bc <__libc_init_array+0x40>)
 800188e:	4c0c      	ldr	r4, [pc, #48]	; (80018c0 <__libc_init_array+0x44>)
 8001890:	f000 f818 	bl	80018c4 <_init>
 8001894:	1b64      	subs	r4, r4, r5
 8001896:	10a4      	asrs	r4, r4, #2
 8001898:	2600      	movs	r6, #0
 800189a:	42a6      	cmp	r6, r4
 800189c:	d105      	bne.n	80018aa <__libc_init_array+0x2e>
 800189e:	bd70      	pop	{r4, r5, r6, pc}
 80018a0:	f855 3b04 	ldr.w	r3, [r5], #4
 80018a4:	4798      	blx	r3
 80018a6:	3601      	adds	r6, #1
 80018a8:	e7ee      	b.n	8001888 <__libc_init_array+0xc>
 80018aa:	f855 3b04 	ldr.w	r3, [r5], #4
 80018ae:	4798      	blx	r3
 80018b0:	3601      	adds	r6, #1
 80018b2:	e7f2      	b.n	800189a <__libc_init_array+0x1e>
 80018b4:	08002120 	.word	0x08002120
 80018b8:	08002120 	.word	0x08002120
 80018bc:	08002120 	.word	0x08002120
 80018c0:	08002124 	.word	0x08002124

080018c4 <_init>:
 80018c4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80018c6:	bf00      	nop
 80018c8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80018ca:	bc08      	pop	{r3}
 80018cc:	469e      	mov	lr, r3
 80018ce:	4770      	bx	lr

080018d0 <_fini>:
 80018d0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80018d2:	bf00      	nop
 80018d4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80018d6:	bc08      	pop	{r3}
 80018d8:	469e      	mov	lr, r3
 80018da:	4770      	bx	lr
