#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Tue Sep 21 14:01:16 2021
# Process ID: 21704
# Current directory: D:/Project/1_prj/test/test/test.runs/impl_1
# Command line: vivado.exe -log test_top.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source test_top.tcl -notrace
# Log file: D:/Project/1_prj/test/test/test.runs/impl_1/test_top.vdi
# Journal file: D:/Project/1_prj/test/test/test.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source test_top.tcl -notrace
Command: link_design -top test_top -part xc7k325tffg900-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'D:/Project/1_prj/test/test/test.runs/impl_1/.Xil/Vivado-21704-LAPTOP-62TT0BEG/clk_wiz_0/clk_wiz_0.dcp' for cell 'u_clk_wiz'
INFO: [Project 1-454] Reading design checkpoint 'D:/Project/1_prj/test/test/test.runs/impl_1/.Xil/Vivado-21704-LAPTOP-62TT0BEG/vio_0/vio_0.dcp' for cell 'u_vio'
INFO: [Netlist 29-17] Analyzing 9 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: u_vio UUID: 407d14e8-1cc9-58ef-8c2e-354d7bf170fd 
Parsing XDC File [d:/Project/1_prj/test/test/test.srcs/sources_1/ip/vio_0/vio_0.xdc] for cell 'u_vio'
Finished Parsing XDC File [d:/Project/1_prj/test/test/test.srcs/sources_1/ip/vio_0/vio_0.xdc] for cell 'u_vio'
Parsing XDC File [d:/Project/1_prj/test/test/test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'u_clk_wiz/inst'
Finished Parsing XDC File [d:/Project/1_prj/test/test/test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_board.xdc] for cell 'u_clk_wiz/inst'
Parsing XDC File [d:/Project/1_prj/test/test/test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'u_clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [d:/Project/1_prj/test/test/test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [d:/Project/1_prj/test/test/test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1375.312 ; gain = 613.215
Finished Parsing XDC File [d:/Project/1_prj/test/test/test.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xdc] for cell 'u_clk_wiz/inst'
Parsing XDC File [D:/Project/1_prj/test/test/test.srcs/constrs_1/new/test_top.xdc]
WARNING: [Constraints 18-619] A clock with name 'clk_in' already exists, overwriting the previous clock with the same name. [D:/Project/1_prj/test/test/test.srcs/constrs_1/new/test_top.xdc:6]
Finished Parsing XDC File [D:/Project/1_prj/test/test/test.srcs/constrs_1/new/test_top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1378.461 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

12 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 1378.461 ; gain = 1009.762
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1378.461 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 20a41348f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.064 . Memory (MB): peak = 1392.215 ; gain = 13.754

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "b8e013e808cdffcc".
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 1491.969 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 17ad1ff38

Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 1491.969 ; gain = 14.402

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 26a78daaa

Time (s): cpu = 00:00:02 ; elapsed = 00:00:20 . Memory (MB): peak = 1491.969 ; gain = 14.402
INFO: [Opt 31-389] Phase Retarget created 8 cells and removed 14 cells
INFO: [Opt 31-1021] In phase Retarget, 233 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 26a78daaa

Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 1491.969 ; gain = 14.402
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Constant propagation, 227 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 2656f48f5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 1491.969 ; gain = 14.402
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 9 cells
INFO: [Opt 31-1021] In phase Sweep, 1303 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG u_clk_wiz/inst/clk_100m_clk_wiz_0_BUFG_inst to drive 0 load(s) on clock net u_clk_wiz/inst/clk_100m_clk_wiz_0_BUFG
INFO: [Opt 31-194] Inserted BUFG u_clk_wiz/inst/clk_500m_clk_wiz_0_BUFG_inst to drive 0 load(s) on clock net u_clk_wiz/inst/clk_500m_clk_wiz_0_BUFG
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
Phase 5 BUFG optimization | Checksum: 2a5d7b399

Time (s): cpu = 00:00:02 ; elapsed = 00:00:21 . Memory (MB): peak = 1491.969 ; gain = 14.402
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 2afd534ab

Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 1491.969 ; gain = 14.402
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 2647f323c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 1491.969 ; gain = 14.402
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 92 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               8  |              14  |                                            233  |
|  Constant propagation         |               0  |               0  |                                            227  |
|  Sweep                        |               0  |               9  |                                           1303  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             92  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1491.969 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 278d37a8d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 1491.969 ; gain = 14.402

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 278d37a8d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1491.969 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 278d37a8d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1491.969 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1491.969 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 278d37a8d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1491.969 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:24 . Memory (MB): peak = 1491.969 ; gain = 113.508
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1491.969 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1491.969 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1491.969 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Project/1_prj/test/test/test.runs/impl_1/test_top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file test_top_drc_opted.rpt -pb test_top_drc_opted.pb -rpx test_top_drc_opted.rpx
Command: report_drc -file test_top_drc_opted.rpt -pb test_top_drc_opted.pb -rpx test_top_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Project/1_prj/test/test/test.runs/impl_1/test_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1491.969 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1d25843ea

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1491.969 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1491.969 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 820ace7e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1491.969 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 8e444507

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1493.430 ; gain = 1.461

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 8e444507

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1493.430 ; gain = 1.461
Phase 1 Placer Initialization | Checksum: 8e444507

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1493.430 ; gain = 1.461

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 16118a091

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1493.430 ; gain = 1.461

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1493.430 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 176ea5bc7

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1493.430 ; gain = 1.461
Phase 2 Global Placement | Checksum: 1067acc7f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1493.430 ; gain = 1.461

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1067acc7f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1493.430 ; gain = 1.461

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1daa9e40f

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1493.430 ; gain = 1.461

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1d9e06bde

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1493.430 ; gain = 1.461

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a92e82e1

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1493.430 ; gain = 1.461

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1d7d580c6

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1493.430 ; gain = 1.461

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 19afcd804

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1493.430 ; gain = 1.461

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 14bc2f101

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1493.430 ; gain = 1.461
Phase 3 Detail Placement | Checksum: 14bc2f101

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 1493.430 ; gain = 1.461

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1d84ac050

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1d84ac050

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1526.039 ; gain = 34.070
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.734. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 26508e585

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1526.039 ; gain = 34.070
Phase 4.1 Post Commit Optimization | Checksum: 26508e585

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1526.039 ; gain = 34.070

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 26508e585

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1526.039 ; gain = 34.070

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 26508e585

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1526.039 ; gain = 34.070

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1526.039 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 179d24515

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1526.039 ; gain = 34.070
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 179d24515

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1526.039 ; gain = 34.070
Ending Placer Task | Checksum: 95e0ccad

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 1526.039 ; gain = 34.070
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:11 . Memory (MB): peak = 1526.039 ; gain = 34.070
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1526.039 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1526.039 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.302 . Memory (MB): peak = 1526.039 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Project/1_prj/test/test/test.runs/impl_1/test_top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file test_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.163 . Memory (MB): peak = 1526.039 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file test_top_utilization_placed.rpt -pb test_top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file test_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1526.039 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 929da243 ConstDB: 0 ShapeSum: 3432a6a RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 129c9b924

Time (s): cpu = 00:01:07 ; elapsed = 00:00:46 . Memory (MB): peak = 1816.051 ; gain = 290.012
Post Restoration Checksum: NetGraph: 99460692 NumContArr: 9083b292 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 129c9b924

Time (s): cpu = 00:01:07 ; elapsed = 00:00:46 . Memory (MB): peak = 1843.188 ; gain = 317.148

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 129c9b924

Time (s): cpu = 00:01:07 ; elapsed = 00:00:46 . Memory (MB): peak = 1851.883 ; gain = 325.844

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 129c9b924

Time (s): cpu = 00:01:07 ; elapsed = 00:00:46 . Memory (MB): peak = 1851.883 ; gain = 325.844
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 18a2d90f5

Time (s): cpu = 00:01:09 ; elapsed = 00:00:49 . Memory (MB): peak = 1894.148 ; gain = 368.109
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.716  | TNS=0.000  | WHS=-0.365 | THS=-131.269|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 152f51132

Time (s): cpu = 00:01:10 ; elapsed = 00:00:49 . Memory (MB): peak = 1894.148 ; gain = 368.109
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.716  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 171939c36

Time (s): cpu = 00:01:10 ; elapsed = 00:00:49 . Memory (MB): peak = 1897.172 ; gain = 371.133
Phase 2 Router Initialization | Checksum: 1af5b4ddd

Time (s): cpu = 00:01:10 ; elapsed = 00:00:49 . Memory (MB): peak = 1897.172 ; gain = 371.133

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1c3fad604

Time (s): cpu = 00:01:13 ; elapsed = 00:00:51 . Memory (MB): peak = 1897.172 ; gain = 371.133

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 114
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.225  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 16b7a677c

Time (s): cpu = 00:01:14 ; elapsed = 00:00:52 . Memory (MB): peak = 1897.172 ; gain = 371.133
Phase 4 Rip-up And Reroute | Checksum: 16b7a677c

Time (s): cpu = 00:01:14 ; elapsed = 00:00:52 . Memory (MB): peak = 1897.172 ; gain = 371.133

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 16b7a677c

Time (s): cpu = 00:01:14 ; elapsed = 00:00:52 . Memory (MB): peak = 1897.172 ; gain = 371.133

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 16b7a677c

Time (s): cpu = 00:01:14 ; elapsed = 00:00:52 . Memory (MB): peak = 1897.172 ; gain = 371.133
Phase 5 Delay and Skew Optimization | Checksum: 16b7a677c

Time (s): cpu = 00:01:14 ; elapsed = 00:00:52 . Memory (MB): peak = 1897.172 ; gain = 371.133

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1e93f5b77

Time (s): cpu = 00:01:15 ; elapsed = 00:00:52 . Memory (MB): peak = 1897.172 ; gain = 371.133
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.225  | TNS=0.000  | WHS=0.052  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1e93f5b77

Time (s): cpu = 00:01:15 ; elapsed = 00:00:52 . Memory (MB): peak = 1897.172 ; gain = 371.133
Phase 6 Post Hold Fix | Checksum: 1e93f5b77

Time (s): cpu = 00:01:15 ; elapsed = 00:00:52 . Memory (MB): peak = 1897.172 ; gain = 371.133

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0676456 %
  Global Horizontal Routing Utilization  = 0.0731589 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1e93f5b77

Time (s): cpu = 00:01:15 ; elapsed = 00:00:52 . Memory (MB): peak = 1897.172 ; gain = 371.133

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1e93f5b77

Time (s): cpu = 00:01:15 ; elapsed = 00:00:52 . Memory (MB): peak = 1897.172 ; gain = 371.133

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 170ccbf4d

Time (s): cpu = 00:01:15 ; elapsed = 00:00:53 . Memory (MB): peak = 1897.172 ; gain = 371.133

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.225  | TNS=0.000  | WHS=0.052  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 170ccbf4d

Time (s): cpu = 00:01:15 ; elapsed = 00:00:53 . Memory (MB): peak = 1897.172 ; gain = 371.133
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:15 ; elapsed = 00:00:53 . Memory (MB): peak = 1897.172 ; gain = 371.133

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:18 ; elapsed = 00:00:54 . Memory (MB): peak = 1897.172 ; gain = 371.133
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1897.172 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1897.172 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.412 . Memory (MB): peak = 1897.172 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Project/1_prj/test/test/test.runs/impl_1/test_top_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file test_top_drc_routed.rpt -pb test_top_drc_routed.pb -rpx test_top_drc_routed.rpx
Command: report_drc -file test_top_drc_routed.rpt -pb test_top_drc_routed.pb -rpx test_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Project/1_prj/test/test/test.runs/impl_1/test_top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file test_top_methodology_drc_routed.rpt -pb test_top_methodology_drc_routed.pb -rpx test_top_methodology_drc_routed.rpx
Command: report_methodology -file test_top_methodology_drc_routed.rpt -pb test_top_methodology_drc_routed.pb -rpx test_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/Project/1_prj/test/test/test.runs/impl_1/test_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file test_top_power_routed.rpt -pb test_top_power_summary_routed.pb -rpx test_top_power_routed.rpx
Command: report_power -file test_top_power_routed.rpt -pb test_top_power_summary_routed.pb -rpx test_top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
99 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file test_top_route_status.rpt -pb test_top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file test_top_timing_summary_routed.rpt -pb test_top_timing_summary_routed.pb -rpx test_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file test_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file test_top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file test_top_bus_skew_routed.rpt -pb test_top_bus_skew_routed.pb -rpx test_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Tue Sep 21 14:03:33 2021...
