SET_FLAG DEBUG FALSE
SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE FALSE
SET_PREFERENCE devicefamily virtex6
SET_PREFERENCE device xc6vcx130t
SET_PREFERENCE speedgrade -2
SET_PREFERENCE package ff1156
SET_PREFERENCE verilogsim false
SET_PREFERENCE vhdlsim true
SET_PREFERENCE simulationfiles Behavioral
SET_PREFERENCE busformat BusFormatAngleBracketNotRipped
SET_PREFERENCE outputdirectory Y:/PhD/Code/GLIB/amc_glib/trunk/glib_v3/fw/fpga/prj/ipbus_slave/ipcore_dir/
SET_PREFERENCE workingdirectory Y:/PhD/Code/GLIB/amc_glib/trunk/glib_v3/fw/fpga/prj/ipbus_slave/ipcore_dir/tmp/
SET_PREFERENCE subworkingdirectory Y:/PhD/Code/GLIB/amc_glib/trunk/glib_v3/fw/fpga/prj/ipbus_slave/ipcore_dir/tmp/_cg/
SET_PREFERENCE transientdirectory Y:/PhD/Code/GLIB/amc_glib/trunk/glib_v3/fw/fpga/prj/ipbus_slave/ipcore_dir/tmp/_cg/_dbg/
SET_PREFERENCE designentry VHDL
SET_PREFERENCE flowvendor Other
SET_PREFERENCE addpads false
SET_PREFERENCE projectname coregen
SET_PREFERENCE formalverification false
SET_PREFERENCE asysymbol false
SET_PREFERENCE implementationfiletype Ngc
SET_PREFERENCE foundationsym false
SET_PREFERENCE createndf false
SET_PREFERENCE removerpms false
SET_CORE_NAME Aurora 8B10B
SET_CORE_VERSION 5.3
SET_CORE_VLNV xilinx.com:ip:aurora_8b10b:5.3
SET_CORE_CLASS com.xilinx.ip.aurora_8b10b_v5_3.aurora_8b10b_v5_3
SET_CORE_PATH C:/Xilinx/14.6/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/aurora_8b10b_v5_3
SET_CORE_GUIPATH C:/Xilinx/14.6/ISE_DS/ISE/coregen/ip/xilinx/network/com/xilinx/ip/aurora_8b10b_v5_3/gui/aurora_8b10b_v5_3.tcl
SET_CORE_DATASHEET C:\Xilinx\14.6\ISE_DS\ISE\coregen\ip\xilinx\network\com\xilinx\ip\aurora_8b10b_v5_3\doc\aurora_8b10b_ds637.pdf
ADD_CORE_DOCUMENT <C:\Xilinx\14.6\ISE_DS\ISE\coregen\ip\xilinx\network\com\xilinx\ip\aurora_8b10b_v5_3\doc\aurora_8b10b_ds637.pdf><aurora_8b10b_ds637.pdf>
ADD_CORE_DOCUMENT <C:\Xilinx\14.6\ISE_DS\ISE\coregen\ip\xilinx\network\com\xilinx\ip\aurora_8b10b_v5_3\doc\aurora_8b10b_v5_3_vinfo.html><aurora_8b10b_v5_3_vinfo.html>
