clk_divider_ops,VAR_0
stm32f4_pll_disable,FUNC_0
stm32f4_pll_enable,FUNC_1
stm32f4_pll_is_enabled,FUNC_2
stub1,FUNC_3
to_clk_divider,FUNC_4
to_pll_div_clk,FUNC_5
stm32f4_pll_div_set_rate,FUNC_6
hw,VAR_1
rate,VAR_2
parent_rate,VAR_3
pll_state,VAR_4
ret,VAR_5
div,VAR_6
pll_div,VAR_7
