<def f='llvm/llvm/include/llvm/CodeGen/TargetPassConfig.h' l='402' type='void llvm::TargetPassConfig::addPreSched2()'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetPassConfig.h' l='400'>/// This method may be implemented by targets that want to run passes after
  /// prolog-epilog insertion and before the second instruction scheduling pass.</doc>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='927' u='c' c='_ZN4llvm16TargetPassConfig16addMachinePassesEv'/>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64TargetMachine.cpp' l='567' c='_ZN12_GLOBAL__N_117AArch64PassConfig12addPreSched2Ev'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='777' c='_ZN12_GLOBAL__N_114R600PassConfig12addPreSched2Ev'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='954' c='_ZN12_GLOBAL__N_113GCNPassConfig12addPreSched2Ev'/>
<ovr f='llvm/llvm/lib/Target/ARM/ARMTargetMachine.cpp' l='488' c='_ZN12_GLOBAL__N_113ARMPassConfig12addPreSched2Ev'/>
<ovr f='llvm/llvm/lib/Target/Hexagon/HexagonTargetMachine.cpp' l='391' c='_ZN12_GLOBAL__N_117HexagonPassConfig12addPreSched2Ev'/>
<ovr f='llvm/llvm/lib/Target/Lanai/LanaiTargetMachine.cpp' l='113' c='_ZN12_GLOBAL__N_115LanaiPassConfig12addPreSched2Ev'/>
<ovr f='llvm/llvm/lib/Target/PowerPC/PPCTargetMachine.cpp' l='496' c='_ZN12_GLOBAL__N_113PPCPassConfig12addPreSched2Ev'/>
<ovr f='llvm/llvm/lib/Target/SystemZ/SystemZTargetMachine.cpp' l='220' c='_ZN12_GLOBAL__N_117SystemZPassConfig12addPreSched2Ev'/>
<ovr f='llvm/llvm/lib/Target/X86/X86TargetMachine.cpp' l='496' c='_ZN12_GLOBAL__N_113X86PassConfig12addPreSched2Ev'/>
