{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669059037574 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669059037574 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 21 13:30:37 2022 " "Processing started: Mon Nov 21 13:30:37 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669059037574 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669059037574 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MultiplexedSevenSegmentDisplays -c MultiplexedSevenSegmentDisplays " "Command: quartus_map --read_settings_files=on --write_settings_files=off MultiplexedSevenSegmentDisplays -c MultiplexedSevenSegmentDisplays" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669059037574 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1669059038737 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1669059038737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab08/part02/onoffswitch.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab08/part02/onoffswitch.v" { { "Info" "ISGN_ENTITY_NAME" "1 OnOffSwitch " "Found entity 1: OnOffSwitch" {  } { { "../../../LAB08/Part02/OnOffSwitch.v" "" { Text "F:/MyCSE2441Labs/LAB08/Part02/OnOffSwitch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669059051363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669059051363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab08/onofftoggle/onofftoggle.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab08/onofftoggle/onofftoggle.v" { { "Info" "ISGN_ENTITY_NAME" "1 OnOffToggle " "Found entity 1: OnOffToggle" {  } { { "../../../LAB08/OnOffToggle/OnOffToggle.v" "" { Text "F:/MyCSE2441Labs/LAB08/OnOffToggle/OnOffToggle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669059051368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669059051368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab08/part01/onehzclock.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab08/part01/onehzclock.v" { { "Info" "ISGN_ENTITY_NAME" "1 oneHzclock " "Found entity 1: oneHzclock" {  } { { "../../../LAB08/Part01/oneHzclock.v" "" { Text "F:/MyCSE2441Labs/LAB08/Part01/oneHzclock.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669059051370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669059051370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab08/part00/dividexn.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab08/part00/dividexn.v" { { "Info" "ISGN_ENTITY_NAME" "1 divideXN " "Found entity 1: divideXN" {  } { { "../../../LAB08/Part00/divideXN.v" "" { Text "F:/MyCSE2441Labs/LAB08/Part00/divideXN.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669059051372 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669059051372 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab10/part #2/tpg/tpg.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab10/part #2/tpg/tpg.v" { { "Info" "ISGN_ENTITY_NAME" "1 TPG " "Found entity 1: TPG" {  } { { "../../Part #2/TPG/TPG.v" "" { Text "F:/MyCSE2441Labs/Lab10/Part #2/TPG/TPG.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669059051382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669059051382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab10/habehav/habehav.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab10/habehav/habehav.v" { { "Info" "ISGN_ENTITY_NAME" "1 HAbehav " "Found entity 1: HAbehav" {  } { { "../../HAbehav/HAbehav.v" "" { Text "F:/MyCSE2441Labs/Lab10/HAbehav/HAbehav.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669059051384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669059051384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab10/bcdconverter/bcdconverter.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab10/bcdconverter/bcdconverter.v" { { "Info" "ISGN_ENTITY_NAME" "1 BCDConverter " "Found entity 1: BCDConverter" {  } { { "../../BCDConverter/BCDConverter.v" "" { Text "F:/MyCSE2441Labs/Lab10/BCDConverter/BCDConverter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669059051387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669059051387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab10/twoscomplement/twoscomplement.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab10/twoscomplement/twoscomplement.v" { { "Info" "ISGN_ENTITY_NAME" "1 TwosComplement " "Found entity 1: TwosComplement" {  } { { "../../TwosComplement/TwosComplement.v" "" { Text "F:/MyCSE2441Labs/Lab10/TwosComplement/TwosComplement.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669059051389 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669059051389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab10/outputunit/outputunit.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab10/outputunit/outputunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 OutputUnit " "Found entity 1: OutputUnit" {  } { { "../../OutputUnit/OutputUnit.v" "" { Text "F:/MyCSE2441Labs/Lab10/OutputUnit/OutputUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669059051392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669059051392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab10/signmagnitude/signmagnitude.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab10/signmagnitude/signmagnitude.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignMagnitude " "Found entity 1: SignMagnitude" {  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669059051394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669059051394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab10/part#3/pipo/pipo.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab10/part#3/pipo/pipo.v" { { "Info" "ISGN_ENTITY_NAME" "1 PIPO " "Found entity 1: PIPO" {  } { { "../PIPO/PIPO.v" "" { Text "F:/MyCSE2441Labs/Lab10/Part#3/PIPO/PIPO.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669059051401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669059051401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab10/part#3/fsm/fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab10/part#3/fsm/fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSM " "Found entity 1: FSM" {  } { { "../FSM/FSM.v" "" { Text "F:/MyCSE2441Labs/Lab10/Part#3/FSM/FSM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669059051404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669059051404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab10/part#3/four2onemux/four2onemux.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab10/part#3/four2onemux/four2onemux.v" { { "Info" "ISGN_ENTITY_NAME" "1 Four2OneMUX " "Found entity 1: Four2OneMUX" {  } { { "../Four2OneMUX/Four2OneMUX.v" "" { Text "F:/MyCSE2441Labs/Lab10/Part#3/Four2OneMUX/Four2OneMUX.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669059051406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669059051406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab10/part#3/eightbitcounter/eightbitcounter.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab10/part#3/eightbitcounter/eightbitcounter.v" { { "Info" "ISGN_ENTITY_NAME" "1 EightBitCounter " "Found entity 1: EightBitCounter" {  } { { "../EightBitCounter/EightBitCounter.v" "" { Text "F:/MyCSE2441Labs/Lab10/Part#3/EightBitCounter/EightBitCounter.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669059051409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669059051409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/mycse2441labs/lab10/part#3/binary2bcd/binary2bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file /mycse2441labs/lab10/part#3/binary2bcd/binary2bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 Binary2BCD " "Found entity 1: Binary2BCD" {  } { { "../Binary2BCD/Binary2BCD.v" "" { Text "F:/MyCSE2441Labs/Lab10/Part#3/Binary2BCD/Binary2BCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669059051412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1669059051412 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "count oneHzclock.v(15) " "Verilog HDL Implicit Net warning at oneHzclock.v(15): created implicit net for \"count\"" {  } { { "../../../LAB08/Part01/oneHzclock.v" "" { Text "F:/MyCSE2441Labs/LAB08/Part01/oneHzclock.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669059051413 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "hundreds_out OutputUnit.v(90) " "Verilog HDL Implicit Net warning at OutputUnit.v(90): created implicit net for \"hundreds_out\"" {  } { { "../../OutputUnit/OutputUnit.v" "" { Text "F:/MyCSE2441Labs/Lab10/OutputUnit/OutputUnit.v" 90 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669059051413 ""}
{ "Warning" "WSGN_SEARCH_FILE" "multiplexedsevensegmentdisplays.v 1 1 " "Using design file multiplexedsevensegmentdisplays.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MultiplexedSevenSegmentDisplays " "Found entity 1: MultiplexedSevenSegmentDisplays" {  } { { "multiplexedsevensegmentdisplays.v" "" { Text "F:/MyCSE2441Labs/Lab10/Part#3/MultiplexedSevenSegmentDisplays/multiplexedsevensegmentdisplays.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669059051613 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1669059051613 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "COUNT multiplexedsevensegmentdisplays.v(43) " "Verilog HDL Implicit Net warning at multiplexedsevensegmentdisplays.v(43): created implicit net for \"COUNT\"" {  } { { "multiplexedsevensegmentdisplays.v" "" { Text "F:/MyCSE2441Labs/Lab10/Part#3/MultiplexedSevenSegmentDisplays/multiplexedsevensegmentdisplays.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669059051613 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CLR multiplexedsevensegmentdisplays.v(50) " "Verilog HDL Implicit Net warning at multiplexedsevensegmentdisplays.v(50): created implicit net for \"CLR\"" {  } { { "multiplexedsevensegmentdisplays.v" "" { Text "F:/MyCSE2441Labs/Lab10/Part#3/MultiplexedSevenSegmentDisplays/multiplexedsevensegmentdisplays.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669059051613 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MultiplexedSevenSegmentDisplays " "Elaborating entity \"MultiplexedSevenSegmentDisplays\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1669059051619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TPG TPG:TPG_inst " "Elaborating entity \"TPG\" for hierarchy \"TPG:TPG_inst\"" {  } { { "multiplexedsevensegmentdisplays.v" "TPG_inst" { Text "F:/MyCSE2441Labs/Lab10/Part#3/MultiplexedSevenSegmentDisplays/multiplexedsevensegmentdisplays.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669059051810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnOffSwitch TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst " "Elaborating entity \"OnOffSwitch\" for hierarchy \"TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\"" {  } { { "../../Part #2/TPG/TPG.v" "OnOffSwitch_inst" { Text "F:/MyCSE2441Labs/Lab10/Part #2/TPG/TPG.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669059051815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "oneHzclock TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst " "Elaborating entity \"oneHzclock\" for hierarchy \"TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\"" {  } { { "../../../LAB08/Part02/OnOffSwitch.v" "oneHzclock_inst" { Text "F:/MyCSE2441Labs/LAB08/Part02/OnOffSwitch.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669059051819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divideXN TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5 " "Elaborating entity \"divideXN\" for hierarchy \"TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div5\"" {  } { { "../../../LAB08/Part01/oneHzclock.v" "div5" { Text "F:/MyCSE2441Labs/LAB08/Part01/oneHzclock.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669059051825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divideXN TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10 " "Elaborating entity \"divideXN\" for hierarchy \"TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div10\"" {  } { { "../../../LAB08/Part01/oneHzclock.v" "div10" { Text "F:/MyCSE2441Labs/LAB08/Part01/oneHzclock.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669059051830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divideXN TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L " "Elaborating entity \"divideXN\" for hierarchy \"TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|oneHzclock:oneHzclock_inst\|divideXN:div1000L\"" {  } { { "../../../LAB08/Part01/oneHzclock.v" "div1000L" { Text "F:/MyCSE2441Labs/LAB08/Part01/oneHzclock.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669059051849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OnOffToggle TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|OnOffToggle:OnOffToggle_inst " "Elaborating entity \"OnOffToggle\" for hierarchy \"TPG:TPG_inst\|OnOffSwitch:OnOffSwitch_inst\|OnOffToggle:OnOffToggle_inst\"" {  } { { "../../../LAB08/Part02/OnOffSwitch.v" "OnOffToggle_inst" { Text "F:/MyCSE2441Labs/LAB08/Part02/OnOffSwitch.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669059051849 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EightBitCounter TPG:TPG_inst\|EightBitCounter:EightBitCounter_inst " "Elaborating entity \"EightBitCounter\" for hierarchy \"TPG:TPG_inst\|EightBitCounter:EightBitCounter_inst\"" {  } { { "../../Part #2/TPG/TPG.v" "EightBitCounter_inst" { Text "F:/MyCSE2441Labs/Lab10/Part #2/TPG/TPG.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669059051862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "OutputUnit OutputUnit:OutputUnit_inst " "Elaborating entity \"OutputUnit\" for hierarchy \"OutputUnit:OutputUnit_inst\"" {  } { { "multiplexedsevensegmentdisplays.v" "OutputUnit_inst" { Text "F:/MyCSE2441Labs/Lab10/Part#3/MultiplexedSevenSegmentDisplays/multiplexedsevensegmentdisplays.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669059051867 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "hundreds_out OutputUnit.v(90) " "Verilog HDL or VHDL warning at OutputUnit.v(90): object \"hundreds_out\" assigned a value but never read" {  } { { "../../OutputUnit/OutputUnit.v" "" { Text "F:/MyCSE2441Labs/Lab10/OutputUnit/OutputUnit.v" 90 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1669059051867 "|MultiplexedSevenSegmentDisplays|OutputUnit:OutputUnit_inst"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 1 OutputUnit.v(90) " "Verilog HDL assignment warning at OutputUnit.v(90): truncated value with size 4 to match size of target (1)" {  } { { "../../OutputUnit/OutputUnit.v" "" { Text "F:/MyCSE2441Labs/Lab10/OutputUnit/OutputUnit.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669059051867 "|MultiplexedSevenSegmentDisplays|OutputUnit:OutputUnit_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "out OutputUnit.v(4) " "Output port \"out\" at OutputUnit.v(4) has no driver" {  } { { "../../OutputUnit/OutputUnit.v" "" { Text "F:/MyCSE2441Labs/Lab10/OutputUnit/OutputUnit.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1669059051867 "|MultiplexedSevenSegmentDisplays|OutputUnit:OutputUnit_inst"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "hundred_out OutputUnit.v(6) " "Output port \"hundred_out\" at OutputUnit.v(6) has no driver" {  } { { "../../OutputUnit/OutputUnit.v" "" { Text "F:/MyCSE2441Labs/Lab10/OutputUnit/OutputUnit.v" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1669059051869 "|MultiplexedSevenSegmentDisplays|OutputUnit:OutputUnit_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TwosComplement OutputUnit:OutputUnit_inst\|TwosComplement:twoscomplement " "Elaborating entity \"TwosComplement\" for hierarchy \"OutputUnit:OutputUnit_inst\|TwosComplement:twoscomplement\"" {  } { { "../../OutputUnit/OutputUnit.v" "twoscomplement" { Text "F:/MyCSE2441Labs/Lab10/OutputUnit/OutputUnit.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669059051871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HAbehav OutputUnit:OutputUnit_inst\|TwosComplement:twoscomplement\|HAbehav:s0 " "Elaborating entity \"HAbehav\" for hierarchy \"OutputUnit:OutputUnit_inst\|TwosComplement:twoscomplement\|HAbehav:s0\"" {  } { { "../../TwosComplement/TwosComplement.v" "s0" { Text "F:/MyCSE2441Labs/Lab10/TwosComplement/TwosComplement.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669059051875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Binary2BCD OutputUnit:OutputUnit_inst\|Binary2BCD:binary2BCD " "Elaborating entity \"Binary2BCD\" for hierarchy \"OutputUnit:OutputUnit_inst\|Binary2BCD:binary2BCD\"" {  } { { "../../OutputUnit/OutputUnit.v" "binary2BCD" { Text "F:/MyCSE2441Labs/Lab10/OutputUnit/OutputUnit.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669059051880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDConverter OutputUnit:OutputUnit_inst\|Binary2BCD:binary2BCD\|BCDConverter:m1 " "Elaborating entity \"BCDConverter\" for hierarchy \"OutputUnit:OutputUnit_inst\|Binary2BCD:binary2BCD\|BCDConverter:m1\"" {  } { { "../Binary2BCD/Binary2BCD.v" "m1" { Text "F:/MyCSE2441Labs/Lab10/Part#3/Binary2BCD/Binary2BCD.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669059051891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignMagnitude OutputUnit:OutputUnit_inst\|SignMagnitude:OnesPlace " "Elaborating entity \"SignMagnitude\" for hierarchy \"OutputUnit:OutputUnit_inst\|SignMagnitude:OnesPlace\"" {  } { { "../../OutputUnit/OutputUnit.v" "OnesPlace" { Text "F:/MyCSE2441Labs/Lab10/OutputUnit/OutputUnit.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669059051895 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "SignMagnitude.v(9) " "Verilog HDL Case Statement warning at SignMagnitude.v(9): incomplete case statement has no default case item" {  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 9 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1669059051895 "|MultiplexedSevenSegmentDisplays|OutputUnit:OutputUnit_inst|SignMagnitude:OnesPlace"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "a SignMagnitude.v(7) " "Verilog HDL Always Construct warning at SignMagnitude.v(7): inferring latch(es) for variable \"a\", which holds its previous value in one or more paths through the always construct" {  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669059051895 "|MultiplexedSevenSegmentDisplays|OutputUnit:OutputUnit_inst|SignMagnitude:OnesPlace"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "b SignMagnitude.v(7) " "Verilog HDL Always Construct warning at SignMagnitude.v(7): inferring latch(es) for variable \"b\", which holds its previous value in one or more paths through the always construct" {  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669059051905 "|MultiplexedSevenSegmentDisplays|OutputUnit:OutputUnit_inst|SignMagnitude:OnesPlace"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "c SignMagnitude.v(7) " "Verilog HDL Always Construct warning at SignMagnitude.v(7): inferring latch(es) for variable \"c\", which holds its previous value in one or more paths through the always construct" {  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669059051906 "|MultiplexedSevenSegmentDisplays|OutputUnit:OutputUnit_inst|SignMagnitude:OnesPlace"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "d SignMagnitude.v(7) " "Verilog HDL Always Construct warning at SignMagnitude.v(7): inferring latch(es) for variable \"d\", which holds its previous value in one or more paths through the always construct" {  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669059051906 "|MultiplexedSevenSegmentDisplays|OutputUnit:OutputUnit_inst|SignMagnitude:OnesPlace"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "e SignMagnitude.v(7) " "Verilog HDL Always Construct warning at SignMagnitude.v(7): inferring latch(es) for variable \"e\", which holds its previous value in one or more paths through the always construct" {  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669059051906 "|MultiplexedSevenSegmentDisplays|OutputUnit:OutputUnit_inst|SignMagnitude:OnesPlace"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "f SignMagnitude.v(7) " "Verilog HDL Always Construct warning at SignMagnitude.v(7): inferring latch(es) for variable \"f\", which holds its previous value in one or more paths through the always construct" {  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669059051906 "|MultiplexedSevenSegmentDisplays|OutputUnit:OutputUnit_inst|SignMagnitude:OnesPlace"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "g SignMagnitude.v(7) " "Verilog HDL Always Construct warning at SignMagnitude.v(7): inferring latch(es) for variable \"g\", which holds its previous value in one or more paths through the always construct" {  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1669059051906 "|MultiplexedSevenSegmentDisplays|OutputUnit:OutputUnit_inst|SignMagnitude:OnesPlace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "g SignMagnitude.v(7) " "Inferred latch for \"g\" at SignMagnitude.v(7)" {  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669059051906 "|MultiplexedSevenSegmentDisplays|OutputUnit:OutputUnit_inst|SignMagnitude:OnesPlace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "f SignMagnitude.v(7) " "Inferred latch for \"f\" at SignMagnitude.v(7)" {  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669059051907 "|MultiplexedSevenSegmentDisplays|OutputUnit:OutputUnit_inst|SignMagnitude:OnesPlace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "e SignMagnitude.v(7) " "Inferred latch for \"e\" at SignMagnitude.v(7)" {  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669059051908 "|MultiplexedSevenSegmentDisplays|OutputUnit:OutputUnit_inst|SignMagnitude:OnesPlace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "d SignMagnitude.v(7) " "Inferred latch for \"d\" at SignMagnitude.v(7)" {  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669059051908 "|MultiplexedSevenSegmentDisplays|OutputUnit:OutputUnit_inst|SignMagnitude:OnesPlace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "c SignMagnitude.v(7) " "Inferred latch for \"c\" at SignMagnitude.v(7)" {  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669059051908 "|MultiplexedSevenSegmentDisplays|OutputUnit:OutputUnit_inst|SignMagnitude:OnesPlace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "b SignMagnitude.v(7) " "Inferred latch for \"b\" at SignMagnitude.v(7)" {  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669059051908 "|MultiplexedSevenSegmentDisplays|OutputUnit:OutputUnit_inst|SignMagnitude:OnesPlace"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "a SignMagnitude.v(7) " "Inferred latch for \"a\" at SignMagnitude.v(7)" {  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 7 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1669059051908 "|MultiplexedSevenSegmentDisplays|OutputUnit:OutputUnit_inst|SignMagnitude:OnesPlace"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divideXN divideXN:divideXN_5MHz " "Elaborating entity \"divideXN\" for hierarchy \"divideXN:divideXN_5MHz\"" {  } { { "multiplexedsevensegmentdisplays.v" "divideXN_5MHz" { Text "F:/MyCSE2441Labs/Lab10/Part#3/MultiplexedSevenSegmentDisplays/multiplexedsevensegmentdisplays.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669059051911 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 23 divideXN.v(14) " "Verilog HDL assignment warning at divideXN.v(14): truncated value with size 32 to match size of target (23)" {  } { { "../../../LAB08/Part00/divideXN.v" "" { Text "F:/MyCSE2441Labs/LAB08/Part00/divideXN.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669059051911 "|MultiplexedSevenSegmentDisplays|divideXN:divideXN_5MHz"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divideXN divideXN:divideXN_tenthHz " "Elaborating entity \"divideXN\" for hierarchy \"divideXN:divideXN_tenthHz\"" {  } { { "multiplexedsevensegmentdisplays.v" "divideXN_tenthHz" { Text "F:/MyCSE2441Labs/Lab10/Part#3/MultiplexedSevenSegmentDisplays/multiplexedsevensegmentdisplays.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669059051911 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 divideXN.v(14) " "Verilog HDL assignment warning at divideXN.v(14): truncated value with size 32 to match size of target (4)" {  } { { "../../../LAB08/Part00/divideXN.v" "" { Text "F:/MyCSE2441Labs/LAB08/Part00/divideXN.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1669059051952 "|MultiplexedSevenSegmentDisplays|divideXN:divideXN_tenthHz"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSM FSM:FSM_Controller " "Elaborating entity \"FSM\" for hierarchy \"FSM:FSM_Controller\"" {  } { { "multiplexedsevensegmentdisplays.v" "FSM_Controller" { Text "F:/MyCSE2441Labs/Lab10/Part#3/MultiplexedSevenSegmentDisplays/multiplexedsevensegmentdisplays.v" 61 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669059051952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PIPO PIPO:BCDones_PIPO " "Elaborating entity \"PIPO\" for hierarchy \"PIPO:BCDones_PIPO\"" {  } { { "multiplexedsevensegmentdisplays.v" "BCDones_PIPO" { Text "F:/MyCSE2441Labs/Lab10/Part#3/MultiplexedSevenSegmentDisplays/multiplexedsevensegmentdisplays.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669059051960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Four2OneMUX Four2OneMUX:Four2OneMUX_inst " "Elaborating entity \"Four2OneMUX\" for hierarchy \"Four2OneMUX:Four2OneMUX_inst\"" {  } { { "multiplexedsevensegmentdisplays.v" "Four2OneMUX_inst" { Text "F:/MyCSE2441Labs/Lab10/Part#3/MultiplexedSevenSegmentDisplays/multiplexedsevensegmentdisplays.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669059051964 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Four2OneMUX.v(12) " "Verilog HDL Case Statement warning at Four2OneMUX.v(12): case item expression never matches the case expression" {  } { { "../Four2OneMUX/Four2OneMUX.v" "" { Text "F:/MyCSE2441Labs/Lab10/Part#3/Four2OneMUX/Four2OneMUX.v" 12 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1669059051964 "|MultiplexedSevenSegmentDisplays|Four2OneMUX:Four2OneMUX_inst"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "Four2OneMUX.v(13) " "Verilog HDL Case Statement warning at Four2OneMUX.v(13): case item expression never matches the case expression" {  } { { "../Four2OneMUX/Four2OneMUX.v" "" { Text "F:/MyCSE2441Labs/Lab10/Part#3/Four2OneMUX/Four2OneMUX.v" 13 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Analysis & Synthesis" 0 -1 1669059051964 "|MultiplexedSevenSegmentDisplays|Four2OneMUX:Four2OneMUX_inst"}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:OutputUnit_inst\|SignMagnitude:SignsPlace\|g " "LATCH primitive \"OutputUnit:OutputUnit_inst\|SignMagnitude:SignsPlace\|g\" is permanently enabled" {  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669059054691 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:OutputUnit_inst\|SignMagnitude:HundredsPlace\|g " "LATCH primitive \"OutputUnit:OutputUnit_inst\|SignMagnitude:HundredsPlace\|g\" is permanently enabled" {  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669059054691 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:OutputUnit_inst\|SignMagnitude:HundredsPlace\|f " "LATCH primitive \"OutputUnit:OutputUnit_inst\|SignMagnitude:HundredsPlace\|f\" is permanently enabled" {  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669059054691 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:OutputUnit_inst\|SignMagnitude:HundredsPlace\|e " "LATCH primitive \"OutputUnit:OutputUnit_inst\|SignMagnitude:HundredsPlace\|e\" is permanently enabled" {  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669059054696 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:OutputUnit_inst\|SignMagnitude:HundredsPlace\|d " "LATCH primitive \"OutputUnit:OutputUnit_inst\|SignMagnitude:HundredsPlace\|d\" is permanently enabled" {  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669059054696 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:OutputUnit_inst\|SignMagnitude:HundredsPlace\|c " "LATCH primitive \"OutputUnit:OutputUnit_inst\|SignMagnitude:HundredsPlace\|c\" is permanently enabled" {  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669059054698 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:OutputUnit_inst\|SignMagnitude:HundredsPlace\|b " "LATCH primitive \"OutputUnit:OutputUnit_inst\|SignMagnitude:HundredsPlace\|b\" is permanently enabled" {  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669059054698 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:OutputUnit_inst\|SignMagnitude:HundredsPlace\|a " "LATCH primitive \"OutputUnit:OutputUnit_inst\|SignMagnitude:HundredsPlace\|a\" is permanently enabled" {  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669059054698 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|g " "LATCH primitive \"OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|g\" is permanently enabled" {  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669059054990 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|f " "LATCH primitive \"OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|f\" is permanently enabled" {  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669059054990 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|e " "LATCH primitive \"OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|e\" is permanently enabled" {  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669059054990 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|d " "LATCH primitive \"OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|d\" is permanently enabled" {  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669059054992 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|c " "LATCH primitive \"OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|c\" is permanently enabled" {  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669059054994 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|b " "LATCH primitive \"OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|b\" is permanently enabled" {  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669059054994 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|a " "LATCH primitive \"OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|a\" is permanently enabled" {  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669059054997 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|a " "LATCH primitive \"OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|a\" is permanently enabled" {  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669059055032 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|b " "LATCH primitive \"OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|b\" is permanently enabled" {  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669059055032 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|c " "LATCH primitive \"OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|c\" is permanently enabled" {  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669059055033 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|d " "LATCH primitive \"OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|d\" is permanently enabled" {  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669059055033 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|e " "LATCH primitive \"OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|e\" is permanently enabled" {  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669059055033 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|f " "LATCH primitive \"OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|f\" is permanently enabled" {  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669059055033 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|g " "LATCH primitive \"OutputUnit:OutputUnit_inst\|SignMagnitude:TensPlace\|g\" is permanently enabled" {  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 6 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1669059055034 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "8 " "8 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1669059055507 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "OutputUnit:OutputUnit_inst\|SignMagnitude:OnesPlace\|a " "Latch OutputUnit:OutputUnit_inst\|SignMagnitude:OnesPlace\|a has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TPG:TPG_inst\|EightBitCounter:EightBitCounter_inst\|y\[0\] " "Ports D and ENA on the latch are fed by the same signal TPG:TPG_inst\|EightBitCounter:EightBitCounter_inst\|y\[0\]" {  } { { "../EightBitCounter/EightBitCounter.v" "" { Text "F:/MyCSE2441Labs/Lab10/Part#3/EightBitCounter/EightBitCounter.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669059055564 ""}  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669059055564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "OutputUnit:OutputUnit_inst\|SignMagnitude:OnesPlace\|b " "Latch OutputUnit:OutputUnit_inst\|SignMagnitude:OnesPlace\|b has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TPG:TPG_inst\|EightBitCounter:EightBitCounter_inst\|y\[0\] " "Ports D and ENA on the latch are fed by the same signal TPG:TPG_inst\|EightBitCounter:EightBitCounter_inst\|y\[0\]" {  } { { "../EightBitCounter/EightBitCounter.v" "" { Text "F:/MyCSE2441Labs/Lab10/Part#3/EightBitCounter/EightBitCounter.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669059055564 ""}  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669059055564 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "OutputUnit:OutputUnit_inst\|SignMagnitude:OnesPlace\|c " "Latch OutputUnit:OutputUnit_inst\|SignMagnitude:OnesPlace\|c has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TPG:TPG_inst\|EightBitCounter:EightBitCounter_inst\|y\[0\] " "Ports D and ENA on the latch are fed by the same signal TPG:TPG_inst\|EightBitCounter:EightBitCounter_inst\|y\[0\]" {  } { { "../EightBitCounter/EightBitCounter.v" "" { Text "F:/MyCSE2441Labs/Lab10/Part#3/EightBitCounter/EightBitCounter.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669059055568 ""}  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669059055568 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "OutputUnit:OutputUnit_inst\|SignMagnitude:OnesPlace\|d " "Latch OutputUnit:OutputUnit_inst\|SignMagnitude:OnesPlace\|d has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TPG:TPG_inst\|EightBitCounter:EightBitCounter_inst\|y\[0\] " "Ports D and ENA on the latch are fed by the same signal TPG:TPG_inst\|EightBitCounter:EightBitCounter_inst\|y\[0\]" {  } { { "../EightBitCounter/EightBitCounter.v" "" { Text "F:/MyCSE2441Labs/Lab10/Part#3/EightBitCounter/EightBitCounter.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669059055568 ""}  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669059055568 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "OutputUnit:OutputUnit_inst\|SignMagnitude:OnesPlace\|e " "Latch OutputUnit:OutputUnit_inst\|SignMagnitude:OnesPlace\|e has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TPG:TPG_inst\|EightBitCounter:EightBitCounter_inst\|y\[0\] " "Ports D and ENA on the latch are fed by the same signal TPG:TPG_inst\|EightBitCounter:EightBitCounter_inst\|y\[0\]" {  } { { "../EightBitCounter/EightBitCounter.v" "" { Text "F:/MyCSE2441Labs/Lab10/Part#3/EightBitCounter/EightBitCounter.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669059055569 ""}  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669059055569 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "OutputUnit:OutputUnit_inst\|SignMagnitude:OnesPlace\|f " "Latch OutputUnit:OutputUnit_inst\|SignMagnitude:OnesPlace\|f has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TPG:TPG_inst\|EightBitCounter:EightBitCounter_inst\|y\[0\] " "Ports D and ENA on the latch are fed by the same signal TPG:TPG_inst\|EightBitCounter:EightBitCounter_inst\|y\[0\]" {  } { { "../EightBitCounter/EightBitCounter.v" "" { Text "F:/MyCSE2441Labs/Lab10/Part#3/EightBitCounter/EightBitCounter.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669059055569 ""}  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669059055569 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "OutputUnit:OutputUnit_inst\|SignMagnitude:OnesPlace\|g " "Latch OutputUnit:OutputUnit_inst\|SignMagnitude:OnesPlace\|g has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA TPG:TPG_inst\|EightBitCounter:EightBitCounter_inst\|y\[0\] " "Ports D and ENA on the latch are fed by the same signal TPG:TPG_inst\|EightBitCounter:EightBitCounter_inst\|y\[0\]" {  } { { "../EightBitCounter/EightBitCounter.v" "" { Text "F:/MyCSE2441Labs/Lab10/Part#3/EightBitCounter/EightBitCounter.v" 11 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669059055575 ""}  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669059055575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SignMagnitude:SignMagnitude_inst\|a " "Latch SignMagnitude:SignMagnitude_inst\|a has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:FSM_Controller\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal FSM:FSM_Controller\|state\[0\]" {  } { { "../FSM/FSM.v" "" { Text "F:/MyCSE2441Labs/Lab10/Part#3/FSM/FSM.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669059055575 ""}  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669059055575 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SignMagnitude:SignMagnitude_inst\|b " "Latch SignMagnitude:SignMagnitude_inst\|b has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:FSM_Controller\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal FSM:FSM_Controller\|state\[0\]" {  } { { "../FSM/FSM.v" "" { Text "F:/MyCSE2441Labs/Lab10/Part#3/FSM/FSM.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669059055576 ""}  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669059055576 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SignMagnitude:SignMagnitude_inst\|c " "Latch SignMagnitude:SignMagnitude_inst\|c has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:FSM_Controller\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal FSM:FSM_Controller\|state\[0\]" {  } { { "../FSM/FSM.v" "" { Text "F:/MyCSE2441Labs/Lab10/Part#3/FSM/FSM.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669059055576 ""}  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669059055576 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SignMagnitude:SignMagnitude_inst\|d " "Latch SignMagnitude:SignMagnitude_inst\|d has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:FSM_Controller\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal FSM:FSM_Controller\|state\[0\]" {  } { { "../FSM/FSM.v" "" { Text "F:/MyCSE2441Labs/Lab10/Part#3/FSM/FSM.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669059055576 ""}  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669059055576 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SignMagnitude:SignMagnitude_inst\|e " "Latch SignMagnitude:SignMagnitude_inst\|e has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:FSM_Controller\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal FSM:FSM_Controller\|state\[0\]" {  } { { "../FSM/FSM.v" "" { Text "F:/MyCSE2441Labs/Lab10/Part#3/FSM/FSM.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669059055581 ""}  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669059055581 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SignMagnitude:SignMagnitude_inst\|f " "Latch SignMagnitude:SignMagnitude_inst\|f has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:FSM_Controller\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal FSM:FSM_Controller\|state\[0\]" {  } { { "../FSM/FSM.v" "" { Text "F:/MyCSE2441Labs/Lab10/Part#3/FSM/FSM.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669059055581 ""}  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 5 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669059055581 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SignMagnitude:SignMagnitude_inst\|g " "Latch SignMagnitude:SignMagnitude_inst\|g has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA FSM:FSM_Controller\|state\[0\] " "Ports D and ENA on the latch are fed by the same signal FSM:FSM_Controller\|state\[0\]" {  } { { "../FSM/FSM.v" "" { Text "F:/MyCSE2441Labs/Lab10/Part#3/FSM/FSM.v" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1669059055581 ""}  } { { "../../SignMagnitude/SignMagnitude.v" "" { Text "F:/MyCSE2441Labs/Lab10/SignMagnitude/SignMagnitude.v" 6 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1669059055581 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "multiplexedsevensegmentdisplays.v" "" { Text "F:/MyCSE2441Labs/Lab10/Part#3/MultiplexedSevenSegmentDisplays/multiplexedsevensegmentdisplays.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669059055823 "|MultiplexedSevenSegmentDisplays|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "multiplexedsevensegmentdisplays.v" "" { Text "F:/MyCSE2441Labs/Lab10/Part#3/MultiplexedSevenSegmentDisplays/multiplexedsevensegmentdisplays.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669059055823 "|MultiplexedSevenSegmentDisplays|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "multiplexedsevensegmentdisplays.v" "" { Text "F:/MyCSE2441Labs/Lab10/Part#3/MultiplexedSevenSegmentDisplays/multiplexedsevensegmentdisplays.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669059055823 "|MultiplexedSevenSegmentDisplays|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "multiplexedsevensegmentdisplays.v" "" { Text "F:/MyCSE2441Labs/Lab10/Part#3/MultiplexedSevenSegmentDisplays/multiplexedsevensegmentdisplays.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669059055823 "|MultiplexedSevenSegmentDisplays|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "multiplexedsevensegmentdisplays.v" "" { Text "F:/MyCSE2441Labs/Lab10/Part#3/MultiplexedSevenSegmentDisplays/multiplexedsevensegmentdisplays.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669059055823 "|MultiplexedSevenSegmentDisplays|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "multiplexedsevensegmentdisplays.v" "" { Text "F:/MyCSE2441Labs/Lab10/Part#3/MultiplexedSevenSegmentDisplays/multiplexedsevensegmentdisplays.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669059055823 "|MultiplexedSevenSegmentDisplays|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "multiplexedsevensegmentdisplays.v" "" { Text "F:/MyCSE2441Labs/Lab10/Part#3/MultiplexedSevenSegmentDisplays/multiplexedsevensegmentdisplays.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669059055823 "|MultiplexedSevenSegmentDisplays|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "multiplexedsevensegmentdisplays.v" "" { Text "F:/MyCSE2441Labs/Lab10/Part#3/MultiplexedSevenSegmentDisplays/multiplexedsevensegmentdisplays.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669059055823 "|MultiplexedSevenSegmentDisplays|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "multiplexedsevensegmentdisplays.v" "" { Text "F:/MyCSE2441Labs/Lab10/Part#3/MultiplexedSevenSegmentDisplays/multiplexedsevensegmentdisplays.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1669059055823 "|MultiplexedSevenSegmentDisplays|HEX3[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1669059055823 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1669059055931 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1669059057695 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1669059057695 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "228 " "Implemented 228 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1669059058523 ""} { "Info" "ICUT_CUT_TM_OPINS" "41 " "Implemented 41 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1669059058523 ""} { "Info" "ICUT_CUT_TM_LCELLS" "184 " "Implemented 184 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1669059058523 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1669059058523 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 83 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 83 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669059058902 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 21 13:30:58 2022 " "Processing ended: Mon Nov 21 13:30:58 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669059058902 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669059058902 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669059058902 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1669059058902 ""}
