
*** Running vivado
    with args -log step_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source step_top.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source step_top.tcl -notrace
Command: synth_design -top step_top -part xc7z010clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4628 
WARNING: [Synth 8-1935] empty port in module declaration [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v:32]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 421.613 ; gain = 108.617
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'step_top' [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v:23]
	Parameter IDLE bound to: 3'b000 
	Parameter UP_MOVE bound to: 3'b001 
	Parameter RIGHT_MOVE bound to: 3'b010 
	Parameter DOWN_MOVE bound to: 3'b011 
	Parameter RST_MOVE bound to: 3'b100 
INFO: [Synth 8-6157] synthesizing module 'key' [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/key.v:29]
WARNING: [Synth 8-6014] Unused sequential element key_flag_reg_reg was removed.  [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/key.v:92]
INFO: [Synth 8-6155] done synthesizing module 'key' (1#1) [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/key.v:29]
INFO: [Synth 8-6157] synthesizing module 'step_control' [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_control.v:1]
WARNING: [Synth 8-5788] Register step_cnt_reg in module step_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_control.v:55]
WARNING: [Synth 8-5788] Register step_now_reg in module step_control is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_control.v:115]
INFO: [Synth 8-6155] done synthesizing module 'step_control' (2#1) [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_control.v:1]
WARNING: [Synth 8-308] ignoring empty port [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v:33]
INFO: [Synth 8-6155] done synthesizing module 'step_top' (3#1) [E:/Arm/item/robei/item/step_top/step_top.srcs/sources_1/new/step_top.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 454.441 ; gain = 141.445
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 454.441 ; gain = 141.445
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 454.441 ; gain = 141.445
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/Arm/item/robei/item/step_top/step_top.srcs/constrs_1/new/step.xdc]
WARNING: [Vivado 12-584] No ports matched 'led'. [E:/Arm/item/robei/item/step_top/step_top.srcs/constrs_1/new/step.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [E:/Arm/item/robei/item/step_top/step_top.srcs/constrs_1/new/step.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [E:/Arm/item/robei/item/step_top/step_top.srcs/constrs_1/new/step.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [E:/Arm/item/robei/item/step_top/step_top.srcs/constrs_1/new/step.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/step_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/step_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 796.766 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 796.766 ; gain = 483.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 796.766 ; gain = 483.770
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 796.766 ; gain = 483.770
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "key_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "step_cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "stpe_next" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "stepper_step" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 796.766 ; gain = 483.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 2     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 2     
	               23 Bit    Registers := 2     
	               20 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     23 Bit        Muxes := 12    
	   2 Input     20 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 2     
	   6 Input     11 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 14    
	   3 Input      4 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	   6 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module step_top 
Detailed RTL Component Info : 
+---Registers : 
	               11 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   6 Input     11 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 6     
Module key 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
+---Registers : 
	               20 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     20 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 1     
Module step_control 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     23 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               24 Bit    Registers := 1     
	               23 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     23 Bit        Muxes := 6     
	   2 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 7     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "A_step_control/stpe_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "A_step_control/step_cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "B_step_control/stpe_next" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "B_step_control/step_cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "A_step_control/stepper_step" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "B_step_control/stepper_step" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "u_key/key_value" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "B_step_control/stepper_step" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "A_step_control/stepper_step" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3886] merging instance 'B_step_control/step_now_reg[3]' (FDC) to 'A_step_control/step_now_reg[3]'
INFO: [Synth 8-3886] merging instance 'A_step_control/step_now_reg[3]' (FDC) to 'A_step_control/cnt_reg[23]'
INFO: [Synth 8-3886] merging instance 'B_step_control/cnt_reg[22]' (FDC) to 'A_step_control/cnt_reg[23]'
INFO: [Synth 8-3886] merging instance 'B_step_control/cnt_reg[23]' (FDC) to 'A_step_control/cnt_reg[23]'
INFO: [Synth 8-3886] merging instance 'B_step_control/cnt_reg[21]' (FDC) to 'A_step_control/cnt_reg[23]'
INFO: [Synth 8-3886] merging instance 'B_step_control/cnt_reg[20]' (FDC) to 'A_step_control/cnt_reg[23]'
INFO: [Synth 8-3886] merging instance 'B_step_control/cnt_reg[19]' (FDC) to 'A_step_control/cnt_reg[23]'
INFO: [Synth 8-3886] merging instance 'B_step_control/cnt_reg[18]' (FDC) to 'A_step_control/cnt_reg[23]'
INFO: [Synth 8-3886] merging instance 'B_step_control/cnt_reg[17]' (FDC) to 'A_step_control/cnt_reg[23]'
INFO: [Synth 8-3886] merging instance 'B_step_control/cnt_reg[16]' (FDC) to 'A_step_control/cnt_reg[23]'
INFO: [Synth 8-3886] merging instance 'A_step_control/cnt_reg[22]' (FDC) to 'A_step_control/cnt_reg[23]'
INFO: [Synth 8-3886] merging instance 'A_step_control/cnt_reg[23]' (FDC) to 'A_step_control/cnt_reg[21]'
INFO: [Synth 8-3886] merging instance 'A_step_control/cnt_reg[21]' (FDC) to 'A_step_control/cnt_reg[20]'
INFO: [Synth 8-3886] merging instance 'A_step_control/cnt_reg[20]' (FDC) to 'A_step_control/cnt_reg[19]'
INFO: [Synth 8-3886] merging instance 'A_step_control/cnt_reg[19]' (FDC) to 'A_step_control/cnt_reg[18]'
INFO: [Synth 8-3886] merging instance 'A_step_control/cnt_reg[18]' (FDC) to 'A_step_control/cnt_reg[17]'
INFO: [Synth 8-3886] merging instance 'A_step_control/cnt_reg[17]' (FDC) to 'A_step_control/cnt_reg[16]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\A_step_control/cnt_reg[16] )
INFO: [Synth 8-3886] merging instance 'step_num_reg[10]' (FDCE) to 'step_num_reg[0]'
INFO: [Synth 8-3886] merging instance 'step_num_reg[9]' (FDCE) to 'step_num_reg[0]'
INFO: [Synth 8-3886] merging instance 'step_num_reg[8]' (FDCE) to 'step_num_reg[4]'
INFO: [Synth 8-3886] merging instance 'step_num_reg[7]' (FDCE) to 'step_num_reg[0]'
INFO: [Synth 8-3886] merging instance 'step_num_reg[6]' (FDCE) to 'step_num_reg[2]'
INFO: [Synth 8-3886] merging instance 'step_num_reg[5]' (FDCE) to 'step_num_reg[4]'
INFO: [Synth 8-3886] merging instance 'step_num_reg[3]' (FDCE) to 'step_num_reg[2]'
INFO: [Synth 8-3886] merging instance 'step_num_reg[1]' (FDCE) to 'step_num_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\step_num_reg[0] )
WARNING: [Synth 8-3332] Sequential element (step_num_reg[0]) is unused and will be removed from module step_top.
WARNING: [Synth 8-3332] Sequential element (A_step_control/cnt_reg[16]) is unused and will be removed from module step_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 796.766 ; gain = 483.770
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 796.855 ; gain = 483.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 797.152 ; gain = 484.156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:22 . Memory (MB): peak = 817.953 ; gain = 504.957
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 817.953 ; gain = 504.957
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 817.953 ; gain = 504.957
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 817.953 ; gain = 504.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 817.953 ; gain = 504.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 817.953 ; gain = 504.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 817.953 ; gain = 504.957
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    35|
|3     |LUT1   |    22|
|4     |LUT2   |    18|
|5     |LUT3   |    70|
|6     |LUT4   |    42|
|7     |LUT5   |    45|
|8     |LUT6   |    18|
|9     |FDCE   |   113|
|10    |FDPE   |    10|
|11    |FDRE   |     6|
|12    |IBUF   |     3|
|13    |OBUF   |     6|
+------+-------+------+

Report Instance Areas: 
+------+-----------------+---------------+------+
|      |Instance         |Module         |Cells |
+------+-----------------+---------------+------+
|1     |top              |               |   389|
|2     |  A_step_control |step_control   |   144|
|3     |  B_step_control |step_control_0 |   142|
|4     |  u_key          |key            |    83|
+------+-----------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:23 . Memory (MB): peak = 817.953 ; gain = 504.957
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:16 . Memory (MB): peak = 817.953 ; gain = 162.633
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 817.953 ; gain = 504.957
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 38 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
58 Infos, 8 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:25 . Memory (MB): peak = 817.953 ; gain = 517.594
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/Arm/item/robei/item/step_top/step_top.runs/synth_1/step_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file step_top_utilization_synth.rpt -pb step_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 817.953 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sat May 13 19:25:51 2023...
