{
  "Include": [
    "*.vhd",
    "*.vhdl",
    "*.v",
    "*.vcd",
    "vhdl_ls.toml",
    "input.txt",
    "output.txt"
  ],
  "Exclude": [
    "build"
  ],
  "Loader": "OpenFpgaLoader",
  "Toolchain": "Yosys",
  "TestBenches": [
    "Capacity_tb.v",
    "Location_tb.v",
    "FSM_tb.v",
    "Circuit_tb.v",
    "seven_segment_display_tb.v"
  ]
}