```verilog
module RAM (
    input clk,
    input rst_n,
    input write_en,
    input [DEPTH-1:0] write_addr,
    input [WIDTH-1:0] write_data,
    input read_en,
    input [DEPTH-1:0] read_addr,
    output reg [WIDTH-1:0] read_data
);

parameter WIDTH = 6;
parameter DEPTH = 8;

reg [WIDTH-1:0] RAM [0:DEPTH-1];

always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        for (int i = 0; i < DEPTH; i=i+1) begin
            RAM[i] <= 6'h000000;
        end
    end else if (write_en) begin
        RAM[write_addr] <= write_data;
    end
end

always @(posedge clk or negedge rst_n) begin
    if (!rst_n) begin
        read_data <= 6'h000000;
    end else if (read_en) begin
        read_data <= RAM[read_addr];
    end
end

endmodule
```
This Verilog code implements a dual-port RAM module with a depth of 8 and a bit width of 6 bits. The RAM is initialized to all zeros. It has separate read and write ports that can operate simultaneously. The write_en signal triggers a write operation, while the read_en signal triggers a read operation. The read_data output signal represents the data read from the RAM at the specified address.