$date
	Sun Oct 23 05:11:00 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#266516
b11 !
1"
#266518
b11 &
b11 %
1$
#266519
0"
#266522
b1010 &
b1010 %
#266526
b101 &
b101 %
#266530
b10000 &
b10000 %
#266534
b1000 &
b1000 %
#266538
b100 &
b100 %
#266542
b10 &
b10 %
#266546
b1 &
b1 %
1#
#266550
b0 &
0#
b0 %
0$
#1265606
b10 &
b10 %
1$
b10 !
1"
#1265607
0"
#1265610
b1 &
b1 %
1#
#1265614
b0 &
0#
b0 %
0$
#2228889
b10001 !
1"
#2228890
b10001 &
b10001 %
1$
#2228891
0"
#2228894
b110100 &
b110100 %
#2228898
b11010 &
b11010 %
#2228902
b1101 &
b1101 %
#2228906
b101000 &
b101000 %
#2228910
b10100 &
b10100 %
#2228914
b1010 &
b1010 %
#2228918
b101 &
b101 %
#2228922
b10000 &
b10000 %
#2228926
b1000 &
b1000 %
#2228930
b100 &
b100 %
#2228934
b10 &
b10 %
#2228938
b1 &
b1 %
1#
#2228942
b0 &
0#
b0 %
0$
#4500012
