$date
  Sun Apr  3 09:53:59 2022
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module tb_ssi $end
$var reg 1 ! i0 $end
$var reg 1 " i1 $end
$var reg 1 # o $end
$scope module xor_gate_inst $end
$var reg 1 $ i0 $end
$var reg 1 % i1 $end
$var reg 1 & o $end
$var reg 1 ' nand_o0 $end
$var reg 1 ( nand_o1 $end
$var reg 1 ) nand_o2 $end
$var reg 1 * nand_o3 $end
$scope module nand_gate_ins0 $end
$var reg 1 + i0 $end
$var reg 1 , i1 $end
$var reg 1 - o $end
$upscope $end
$scope module nand_gate_ins1 $end
$var reg 1 . i0 $end
$var reg 1 / i1 $end
$var reg 1 0 o $end
$upscope $end
$scope module nand_gate_ins2 $end
$var reg 1 1 i0 $end
$var reg 1 2 i1 $end
$var reg 1 3 o $end
$upscope $end
$scope module nand_gate_ins3 $end
$var reg 1 4 i0 $end
$var reg 1 5 i1 $end
$var reg 1 6 o $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
0!
0"
0#
0$
0%
0&
1'
1(
1)
0*
0+
0,
1-
0.
1/
10
11
02
13
14
15
06
#10000000
1"
1#
1%
1&
0)
1*
1,
12
03
05
16
#20000000
1!
0"
1$
0%
0(
1)
1+
0,
1.
00
02
13
04
15
#30000000
1"
0#
1%
0&
0'
1(
1)
0*
1,
0-
0/
10
01
12
13
14
15
06
