

================================================================
== Vitis HLS Report for 'QuantumMonteCarloU50'
================================================================
* Date:           Tue Sep 14 08:30:48 2021

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        SQA-Vitis
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu35p-fsvh2892-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.673 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  Latency (cycles) |   Latency (absolute)  |      Interval     | Pipeline|
    |   min   |   max   |    min    |    max    |   min   |   max   |   Type  |
    +---------+---------+-----------+-----------+---------+---------+---------+
    |  3150230|  3150230|  10.500 ms|  10.500 ms|  3150231|  3150231|       no|
    +---------+---------+-----------+-----------+---------+---------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------------------+---------------------------------------------------------------+---------+---------+----------+-----------+------+------+---------+
        |                                                                          |                                                               |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
        |                                 Instance                                 |                             Module                            |   min   |   max   |    min   |    max    |  min |  max |   Type  |
        +--------------------------------------------------------------------------+---------------------------------------------------------------+---------+---------+----------+-----------+------+------+---------+
        |grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_290_1_fu_558   |QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_290_1   |     1027|     1027|  3.423 us|   3.423 us|  1027|  1027|       no|
        |grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_fu_581                   |QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP                   |      259|      259|  0.863 us|   0.863 us|   259|   259|       no|
        |grp_Run_fu_590                                                            |Run                                                            |      161|      161|  0.537 us|   0.537 us|   161|   161|       no|
        |grp_Run_fu_600                                                            |Run                                                            |      161|      161|  0.537 us|   0.537 us|   161|   161|       no|
        |grp_Run_fu_610                                                            |Run                                                            |      161|      161|  0.537 us|   0.537 us|   161|   161|       no|
        |grp_RunFinal_fu_622                                                       |RunFinal                                                       |        1|       21|  3.333 ns|  69.993 ns|     1|    21|       no|
        |grp_RunFinal_fu_642                                                       |RunFinal                                                       |        1|       21|  3.333 ns|  69.993 ns|     1|    21|       no|
        |grp_RunFinal_fu_662                                                       |RunFinal                                                       |        1|       21|  3.333 ns|  69.993 ns|     1|    21|       no|
        |grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_685                      |QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP                      |      263|      263|  0.877 us|   0.877 us|   263|   263|       no|
        |grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_378_3_fu_697  |QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_378_3  |     1027|     1027|  3.423 us|   3.423 us|  1027|  1027|       no|
        +--------------------------------------------------------------------------+---------------------------------------------------------------+---------+---------+----------+-----------+------+------+---------+

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_STAGE  |  3148032|  3148032|       768|          -|          -|  4099|        no|
        +--------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|   18372|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |       30|   408|   122760|   85866|    0|
|Memory               |       64|     -|      128|     264|    0|
|Multiplexer          |        -|     -|        -|    3154|    -|
|Register             |        -|     -|     5803|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |       94|   408|   128691|  107656|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        6|    13|       14|      24|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        3|     6|        7|      12|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------------------+---------------------------------------------------------------+---------+-----+-------+-------+-----+
    |                                 Instance                                 |                             Module                            | BRAM_18K| DSP |   FF  |  LUT  | URAM|
    +--------------------------------------------------------------------------+---------------------------------------------------------------+---------+-----+-------+-------+-----+
    |grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_fu_581                   |QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP                   |        0|    0|    543|     78|    0|
    |grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_290_1_fu_558   |QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_290_1   |        0|    0|   1062|    618|    0|
    |grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_685                      |QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP                      |        0|    0|   2049|   1583|    0|
    |grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_378_3_fu_697  |QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_378_3  |        0|    0|   1041|   1054|    0|
    |grp_Run_fu_590                                                            |Run                                                            |        0|  128|  37702|  25802|    0|
    |grp_Run_fu_600                                                            |Run                                                            |        0|  128|  37702|  25802|    0|
    |grp_Run_fu_610                                                            |Run                                                            |        0|  128|  37702|  25802|    0|
    |grp_RunFinal_fu_622                                                       |RunFinal                                                       |        0|    7|   1003|    928|    0|
    |grp_RunFinal_fu_642                                                       |RunFinal                                                       |        0|    7|   1003|    928|    0|
    |grp_RunFinal_fu_662                                                       |RunFinal                                                       |        0|    7|   1003|    928|    0|
    |control_s_axi_U                                                           |control_s_axi                                                  |        0|    0|    392|    680|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U133                                        |fmul_32ns_32ns_32_4_max_dsp_1                                  |        0|    3|    143|     78|    0|
    |gmem_m_axi_U                                                              |gmem_m_axi                                                     |       30|    0|   1415|   1585|    0|
    +--------------------------------------------------------------------------+---------------------------------------------------------------+---------+-----+-------+-------+-----+
    |Total                                                                     |                                                               |       30|  408| 122760|  85866|    0|
    +--------------------------------------------------------------------------+---------------------------------------------------------------+---------+-----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    +-----------------------+---------------------+---------+----+----+-----+------+-----+------+-------------+
    |         Memory        |        Module       | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------------+---------------------+---------+----+----+-----+------+-----+------+-------------+
    |JcoupLocal_0_0_U       |JcoupLocal_0_0       |        8|   0|   0|    0|   128|  512|     1|        65536|
    |JcoupLocal_0_1_U       |JcoupLocal_0_0       |        8|   0|   0|    0|   128|  512|     1|        65536|
    |JcoupLocal_1_0_U       |JcoupLocal_0_0       |        8|   0|   0|    0|   128|  512|     1|        65536|
    |JcoupLocal_1_1_U       |JcoupLocal_0_0       |        8|   0|   0|    0|   128|  512|     1|        65536|
    |JcoupLocal_2_0_U       |JcoupLocal_0_0       |        8|   0|   0|    0|   128|  512|     1|        65536|
    |JcoupLocal_2_1_U       |JcoupLocal_0_0       |        8|   0|   0|    0|   128|  512|     1|        65536|
    |JcoupLocal_3_0_U       |JcoupLocal_0_0       |        8|   0|   0|    0|   128|  512|     1|        65536|
    |JcoupLocal_3_1_U       |JcoupLocal_0_0       |        8|   0|   0|    0|   128|  512|     1|        65536|
    |trottersLocal_V_0_0_U  |trottersLocal_V_0_0  |        0|  16|  33|    0|   128|   16|     1|         2048|
    |trottersLocal_V_0_1_U  |trottersLocal_V_0_0  |        0|  16|  33|    0|   128|   16|     1|         2048|
    |trottersLocal_V_1_0_U  |trottersLocal_V_0_0  |        0|  16|  33|    0|   128|   16|     1|         2048|
    |trottersLocal_V_1_1_U  |trottersLocal_V_0_0  |        0|  16|  33|    0|   128|   16|     1|         2048|
    |trottersLocal_V_2_0_U  |trottersLocal_V_0_0  |        0|  16|  33|    0|   128|   16|     1|         2048|
    |trottersLocal_V_2_1_U  |trottersLocal_V_0_0  |        0|  16|  33|    0|   128|   16|     1|         2048|
    |trottersLocal_V_3_0_U  |trottersLocal_V_0_0  |        0|  16|  33|    0|   128|   16|     1|         2048|
    |trottersLocal_V_3_1_U  |trottersLocal_V_0_0  |        0|  16|  33|    0|   128|   16|     1|         2048|
    +-----------------------+---------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                  |                     |       64| 128| 264|    0|  2048| 4224|    16|       540672|
    +-----------------------+---------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+------+------------+------------+
    |           Variable Name           | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+------+------------+------------+
    |Ofst_1_fu_876_p2                   |         +|   0|  0|    19|          12|           2|
    |Ofst_2_fu_995_p2                   |         +|   0|  0|    19|          12|           3|
    |Ofst_3_fu_1148_p2                  |         +|   0|  0|    19|          12|           3|
    |add_ln321_fu_794_p2                |         +|   0|  0|    71|          64|          64|
    |add_ln332_1_fu_925_p2              |         +|   0|  0|    71|          64|          64|
    |add_ln332_2_fu_1052_p2             |         +|   0|  0|    71|          64|          64|
    |add_ln332_3_fu_1205_p2             |         +|   0|  0|    71|          64|          64|
    |add_ln332_4_fu_1379_p2             |         +|   0|  0|    13|           6|           6|
    |add_ln332_5_fu_1437_p2             |         +|   0|  0|    13|           6|           6|
    |add_ln332_6_fu_1495_p2             |         +|   0|  0|    13|           6|           6|
    |add_ln332_7_fu_1529_p2             |         +|   0|  0|    13|           6|           6|
    |add_ln332_fu_811_p2                |         +|   0|  0|    71|          64|          64|
    |add_ln333_1_fu_1405_p2             |         +|   0|  0|    13|           6|           6|
    |add_ln333_2_fu_963_p2              |         +|   0|  0|    71|          64|          64|
    |add_ln333_3_fu_1459_p2             |         +|   0|  0|    13|           6|           6|
    |add_ln333_4_fu_1133_p2             |         +|   0|  0|    71|          64|          64|
    |add_ln333_5_fu_1517_p2             |         +|   0|  0|    13|           6|           6|
    |add_ln333_6_fu_1238_p2             |         +|   0|  0|    71|          64|          64|
    |add_ln333_7_fu_1534_p2             |         +|   0|  0|    13|           6|           6|
    |add_ln333_fu_826_p2                |         +|   0|  0|    71|          64|          64|
    |spinOfst_1_fu_1070_p2              |         +|   0|  0|    12|           4|           2|
    |spinOfst_2_fu_1090_p2              |         +|   0|  0|    12|           4|           3|
    |spinOfst_3_fu_1303_p2              |         +|   0|  0|    12|           4|           3|
    |stage_2_fu_772_p2                  |         +|   0|  0|    20|          13|           1|
    |icmp_ln310_fu_766_p2               |      icmp|   0|  0|    12|          13|          13|
    |lshr_ln332_1_fu_1454_p2            |      lshr|   0|  0|  2171|         512|         512|
    |lshr_ln332_2_fu_1512_p2            |      lshr|   0|  0|  2171|         512|         512|
    |lshr_ln332_3_fu_1614_p2            |      lshr|   0|  0|  2171|         512|         512|
    |lshr_ln332_fu_1396_p2              |      lshr|   0|  0|  2171|         512|         512|
    |lshr_ln333_1_fu_1479_p2            |      lshr|   0|  0|  2171|         512|         512|
    |lshr_ln333_2_fu_1571_p2            |      lshr|   0|  0|  2171|         512|         512|
    |lshr_ln333_3_fu_1653_p2            |      lshr|   0|  0|  2171|         512|         512|
    |lshr_ln333_fu_1421_p2              |      lshr|   0|  0|  2171|         512|         512|
    |ap_block_state1                    |        or|   0|  0|     2|           1|           1|
    |ap_block_state154_on_subcall_done  |        or|   0|  0|     2|           1|           1|
    |ap_block_state156_on_subcall_done  |        or|   0|  0|     2|           1|           1|
    |ap_block_state158_on_subcall_done  |        or|   0|  0|     2|           1|           1|
    |p_Val2_272_fu_1595_p3              |    select|   0|  0|    16|           1|          16|
    |p_Val2_273_fu_1076_p3              |    select|   0|  0|    16|           1|          16|
    |p_Val2_274_fu_1083_p3              |    select|   0|  0|    16|           1|          16|
    |p_Val2_275_fu_1096_p3              |    select|   0|  0|    16|           1|          16|
    |p_Val2_276_fu_1103_p3              |    select|   0|  0|    16|           1|          16|
    |p_Val2_277_fu_1308_p3              |    select|   0|  0|    16|           1|          16|
    |p_Val2_278_fu_1315_p3              |    select|   0|  0|    16|           1|          16|
    |p_Val2_s_fu_1587_p3                |    select|   0|  0|    16|           1|          16|
    +-----------------------------------+----------+----+---+------+------------+------------+
    |Total                              |          |   0|  0| 18372|        4806|        4882|
    +-----------------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +-----------------------------------+------+-----------+-----+-----------+
    |                Name               |  LUT | Input Size| Bits| Total Bits|
    +-----------------------------------+------+-----------+-----+-----------+
    |JcoupLocal_0_0_address0            |    20|          4|    7|         28|
    |JcoupLocal_0_0_ce0                 |    20|          4|    1|          4|
    |JcoupLocal_0_0_ce1                 |     9|          2|    1|          2|
    |JcoupLocal_0_0_we0                 |     9|          2|    1|          2|
    |JcoupLocal_0_1_address0            |    20|          4|    7|         28|
    |JcoupLocal_0_1_ce0                 |    20|          4|    1|          4|
    |JcoupLocal_0_1_ce1                 |     9|          2|    1|          2|
    |JcoupLocal_0_1_we0                 |     9|          2|    1|          2|
    |JcoupLocal_1_0_address0            |    14|          3|    7|         21|
    |JcoupLocal_1_0_ce0                 |    14|          3|    1|          3|
    |JcoupLocal_1_0_ce1                 |     9|          2|    1|          2|
    |JcoupLocal_1_0_we0                 |     9|          2|    1|          2|
    |JcoupLocal_1_1_address0            |    14|          3|    7|         21|
    |JcoupLocal_1_1_ce0                 |    14|          3|    1|          3|
    |JcoupLocal_1_1_ce1                 |     9|          2|    1|          2|
    |JcoupLocal_1_1_we0                 |     9|          2|    1|          2|
    |JcoupLocal_2_0_address0            |    14|          3|    7|         21|
    |JcoupLocal_2_0_ce0                 |    14|          3|    1|          3|
    |JcoupLocal_2_0_ce1                 |     9|          2|    1|          2|
    |JcoupLocal_2_0_we0                 |     9|          2|    1|          2|
    |JcoupLocal_2_1_address0            |    14|          3|    7|         21|
    |JcoupLocal_2_1_ce0                 |    14|          3|    1|          3|
    |JcoupLocal_2_1_ce1                 |     9|          2|    1|          2|
    |JcoupLocal_2_1_we0                 |     9|          2|    1|          2|
    |JcoupLocal_3_0_address0            |    14|          3|    7|         21|
    |JcoupLocal_3_0_ce0                 |    14|          3|    1|          3|
    |JcoupLocal_3_0_ce1                 |     9|          2|    1|          2|
    |JcoupLocal_3_0_we0                 |     9|          2|    1|          2|
    |JcoupLocal_3_1_address0            |    14|          3|    7|         21|
    |JcoupLocal_3_1_ce0                 |    14|          3|    1|          3|
    |JcoupLocal_3_1_ce1                 |     9|          2|    1|          2|
    |JcoupLocal_3_1_we0                 |     9|          2|    1|          2|
    |ap_NS_fsm                          |  1222|        230|    1|        230|
    |ap_done                            |     9|          2|    1|          2|
    |gmem_ARADDR                        |    65|         13|   64|        832|
    |gmem_ARBURST                       |    14|          3|    2|          6|
    |gmem_ARCACHE                       |    14|          3|    4|         12|
    |gmem_ARID                          |    14|          3|    1|          3|
    |gmem_ARLEN                         |    31|          6|   32|        192|
    |gmem_ARLOCK                        |    14|          3|    2|          6|
    |gmem_ARPROT                        |    14|          3|    3|          9|
    |gmem_ARQOS                         |    14|          3|    4|         12|
    |gmem_ARREGION                      |    14|          3|    4|         12|
    |gmem_ARSIZE                        |    14|          3|    3|          9|
    |gmem_ARUSER                        |    14|          3|    1|          3|
    |gmem_ARVALID                       |    20|          4|    1|          4|
    |gmem_AWADDR                        |    14|          3|   64|        192|
    |gmem_AWBURST                       |     9|          2|    2|          4|
    |gmem_AWCACHE                       |     9|          2|    4|          8|
    |gmem_AWID                          |     9|          2|    1|          2|
    |gmem_AWLEN                         |    14|          3|   32|         96|
    |gmem_AWLOCK                        |     9|          2|    2|          4|
    |gmem_AWPROT                        |     9|          2|    3|          6|
    |gmem_AWQOS                         |     9|          2|    4|          8|
    |gmem_AWREGION                      |     9|          2|    4|          8|
    |gmem_AWSIZE                        |     9|          2|    3|          6|
    |gmem_AWUSER                        |     9|          2|    1|          2|
    |gmem_AWVALID                       |    14|          3|    1|          3|
    |gmem_BREADY                        |    14|          3|    1|          3|
    |gmem_RREADY                        |    20|          4|    1|          4|
    |gmem_WVALID                        |     9|          2|    1|          2|
    |gmem_blk_n_AR                      |     9|          2|    1|          2|
    |gmem_blk_n_AW                      |     9|          2|    1|          2|
    |gmem_blk_n_B                       |     9|          2|    1|          2|
    |gmem_blk_n_R                       |     9|          2|    1|          2|
    |grp_RunFinal_fu_622_downSpin       |    14|          3|    1|          3|
    |grp_RunFinal_fu_622_hLocal         |    14|          3|   32|         96|
    |grp_RunFinal_fu_622_iPack          |    14|          3|    8|         24|
    |grp_RunFinal_fu_622_iSpin          |    14|          3|    4|         12|
    |grp_RunFinal_fu_622_logRandNumber  |    14|          3|   32|         96|
    |grp_RunFinal_fu_622_t_offset       |    14|          3|    2|          6|
    |grp_RunFinal_fu_622_trotters1_q0   |    14|          3|   16|         48|
    |grp_RunFinal_fu_622_trotters_q0    |    14|          3|   16|         48|
    |grp_RunFinal_fu_622_upSpin         |    14|          3|    1|          3|
    |grp_Run_fu_590_JcoupLocal2_q0      |    14|          3|  512|       1536|
    |grp_Run_fu_590_JcoupLocal2_q1      |    14|          3|  512|       1536|
    |grp_Run_fu_590_JcoupLocal_q0       |    14|          3|  512|       1536|
    |grp_Run_fu_590_JcoupLocal_q1       |    14|          3|  512|       1536|
    |grp_Run_fu_590_trotters1_q0        |    14|          3|   16|         48|
    |grp_Run_fu_590_trotters1_q1        |    14|          3|   16|         48|
    |grp_Run_fu_590_trotters_q0         |    14|          3|   16|         48|
    |grp_Run_fu_590_trotters_q1         |    14|          3|   16|         48|
    |stage_fu_190                       |     9|          2|   13|         26|
    |trottersLocal_V_0_0_address0       |    37|          7|    7|         49|
    |trottersLocal_V_0_0_ce0            |    31|          6|    1|          6|
    |trottersLocal_V_0_0_ce1            |     9|          2|    1|          2|
    |trottersLocal_V_0_0_d0             |    14|          3|   16|         48|
    |trottersLocal_V_0_0_we0            |    14|          3|    1|          3|
    |trottersLocal_V_0_1_address0       |    37|          7|    7|         49|
    |trottersLocal_V_0_1_ce0            |    31|          6|    1|          6|
    |trottersLocal_V_0_1_ce1            |     9|          2|    1|          2|
    |trottersLocal_V_0_1_d0             |    14|          3|   16|         48|
    |trottersLocal_V_0_1_we0            |    14|          3|    1|          3|
    |trottersLocal_V_1_0_address0       |    37|          7|    7|         49|
    |trottersLocal_V_1_0_ce0            |    31|          6|    1|          6|
    |trottersLocal_V_1_0_ce1            |     9|          2|    1|          2|
    |trottersLocal_V_1_0_d0             |    14|          3|   16|         48|
    |trottersLocal_V_1_0_we0            |    14|          3|    1|          3|
    |trottersLocal_V_1_1_address0       |    37|          7|    7|         49|
    |trottersLocal_V_1_1_ce0            |    31|          6|    1|          6|
    |trottersLocal_V_1_1_ce1            |     9|          2|    1|          2|
    |trottersLocal_V_1_1_d0             |    14|          3|   16|         48|
    |trottersLocal_V_1_1_we0            |    14|          3|    1|          3|
    |trottersLocal_V_2_0_address0       |    37|          7|    7|         49|
    |trottersLocal_V_2_0_ce0            |    31|          6|    1|          6|
    |trottersLocal_V_2_0_ce1            |     9|          2|    1|          2|
    |trottersLocal_V_2_0_d0             |    14|          3|   16|         48|
    |trottersLocal_V_2_0_we0            |    14|          3|    1|          3|
    |trottersLocal_V_2_1_address0       |    37|          7|    7|         49|
    |trottersLocal_V_2_1_ce0            |    31|          6|    1|          6|
    |trottersLocal_V_2_1_ce1            |     9|          2|    1|          2|
    |trottersLocal_V_2_1_d0             |    14|          3|   16|         48|
    |trottersLocal_V_2_1_we0            |    14|          3|    1|          3|
    |trottersLocal_V_3_0_address0       |    37|          7|    7|         49|
    |trottersLocal_V_3_0_ce0            |    31|          6|    1|          6|
    |trottersLocal_V_3_0_ce1            |     9|          2|    1|          2|
    |trottersLocal_V_3_0_d0             |    14|          3|   16|         48|
    |trottersLocal_V_3_0_we0            |    14|          3|    1|          3|
    |trottersLocal_V_3_1_address0       |    37|          7|    7|         49|
    |trottersLocal_V_3_1_ce0            |    31|          6|    1|          6|
    |trottersLocal_V_3_1_ce1            |     9|          2|    1|          2|
    |trottersLocal_V_3_1_d0             |    14|          3|   16|         48|
    |trottersLocal_V_3_1_we0            |    14|          3|    1|          3|
    +-----------------------------------+------+-----------+-----+-----------+
    |Total                              |  3154|        631| 2776|       9490|
    +-----------------------------------+------+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |                                          Name                                         |  FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |Ofst_1_reg_1868                                                                        |   12|   0|   12|          0|
    |Ofst_2_reg_1936                                                                        |   12|   0|   12|          0|
    |Ofst_reg_1833                                                                          |   12|   0|   12|          0|
    |add_ln332_7_reg_2180                                                                   |    6|   0|    6|          0|
    |add_ln333_3_reg_2150                                                                   |    6|   0|    6|          0|
    |add_ln333_5_reg_2175                                                                   |    6|   0|    6|          0|
    |add_ln333_7_reg_2185                                                                   |    6|   0|    6|          0|
    |ap_CS_fsm                                                                              |  229|   0|  229|          0|
    |ap_done_reg                                                                            |    1|   0|    1|          0|
    |ap_rst_n_inv                                                                           |    1|   0|    1|          0|
    |ap_rst_reg_1                                                                           |    1|   0|    1|          0|
    |ap_rst_reg_2                                                                           |    1|   0|    1|          0|
    |bitcast_ln332_1_reg_2260                                                               |   32|   0|   32|          0|
    |bitcast_ln332_2_reg_2270                                                               |   32|   0|   32|          0|
    |bitcast_ln332_3_reg_2280                                                               |   32|   0|   32|          0|
    |bitcast_ln332_reg_2295                                                                 |   32|   0|   32|          0|
    |bitcast_ln333_1_reg_2265                                                               |   32|   0|   32|          0|
    |bitcast_ln333_2_reg_2275                                                               |   32|   0|   32|          0|
    |bitcast_ln333_3_reg_2285                                                               |   32|   0|   32|          0|
    |bitcast_ln333_reg_2300                                                                 |   32|   0|   32|          0|
    |dHTunnel_reg_1796                                                                      |   32|   0|   32|          0|
    |dH_2_1_reg_2250                                                                        |   32|   0|   32|          0|
    |dH_3_1_reg_2255                                                                        |   32|   0|   32|          0|
    |gmem_addr_1_read_reg_2115                                                              |  512|   0|  512|          0|
    |gmem_addr_2_read_reg_2125                                                              |  512|   0|  512|          0|
    |gmem_addr_3_read_reg_2135                                                              |  512|   0|  512|          0|
    |gmem_addr_4_read_reg_2145                                                              |  512|   0|  512|          0|
    |gmem_addr_5_read_reg_2160                                                              |  512|   0|  512|          0|
    |gmem_addr_6_read_reg_2170                                                              |  512|   0|  512|          0|
    |gmem_addr_7_read_reg_2215                                                              |  512|   0|  512|          0|
    |gmem_addr_8_read_reg_2225                                                              |  512|   0|  512|          0|
    |gmem_addr_reg_1758                                                                     |   64|   0|   64|          0|
    |grp_QuantumMonteCarloU50_Pipeline_READ_NEW_JCOUP_fu_581_ap_start_reg                   |    1|   0|    1|          0|
    |grp_QuantumMonteCarloU50_Pipeline_READ_TROTTERS_VITIS_LOOP_290_1_fu_558_ap_start_reg   |    1|   0|    1|          0|
    |grp_QuantumMonteCarloU50_Pipeline_SHIFT_JCOUP_fu_685_ap_start_reg                      |    1|   0|    1|          0|
    |grp_QuantumMonteCarloU50_Pipeline_WRITE_TROTTERS_VITIS_LOOP_378_3_fu_697_ap_start_reg  |    1|   0|    1|          0|
    |grp_RunFinal_fu_622_ap_start_reg                                                       |    1|   0|    1|          0|
    |grp_RunFinal_fu_642_ap_start_reg                                                       |    1|   0|    1|          0|
    |grp_RunFinal_fu_662_ap_start_reg                                                       |    1|   0|    1|          0|
    |grp_Run_fu_590_ap_start_reg                                                            |    1|   0|    1|          0|
    |grp_Run_fu_600_ap_start_reg                                                            |    1|   0|    1|          0|
    |grp_Run_fu_610_ap_start_reg                                                            |    1|   0|    1|          0|
    |lshr_ln819_1_reg_1884                                                                  |    7|   0|    7|          0|
    |p_Result_1_reg_2057                                                                    |    1|   0|    1|          0|
    |p_Result_258_reg_2240                                                                  |    1|   0|    1|          0|
    |p_Result_2_reg_2062                                                                    |    1|   0|    1|          0|
    |p_Result_3_reg_2067                                                                    |    1|   0|    1|          0|
    |p_Result_4_reg_2072                                                                    |    1|   0|    1|          0|
    |p_Result_5_reg_2088                                                                    |    1|   0|    1|          0|
    |p_Result_6_reg_2093                                                                    |    1|   0|    1|          0|
    |p_Result_s_reg_2235                                                                    |    1|   0|    1|          0|
    |reg_725                                                                                |   32|   0|   32|          0|
    |spinOfst_1_reg_1990                                                                    |    4|   0|    4|          0|
    |spinOfst_2_reg_1995                                                                    |    4|   0|    4|          0|
    |spinOfst_3_reg_2083                                                                    |    4|   0|    4|          0|
    |spinOfst_reg_1982                                                                      |    4|   0|    4|          0|
    |stage_1_reg_1819                                                                       |   13|   0|   13|          0|
    |stage_fu_190                                                                           |   13|   0|   13|          0|
    |tmp_2174_reg_1878                                                                      |    1|   0|    1|          0|
    |tmp_2175_reg_1946                                                                      |    1|   0|    1|          0|
    |tmp_2176_reg_2016                                                                      |    1|   0|    1|          0|
    |trunc_ln322_1_reg_1873                                                                 |    8|   0|    8|          0|
    |trunc_ln322_2_reg_1941                                                                 |    8|   0|    8|          0|
    |trunc_ln322_3_reg_2011                                                                 |    8|   0|    8|          0|
    |trunc_ln332_10_reg_2130                                                                |   32|   0|   32|          0|
    |trunc_ln332_11_reg_2155                                                                |   32|   0|   32|          0|
    |trunc_ln332_12_reg_2190                                                                |   32|   0|   32|          0|
    |trunc_ln332_13_reg_2230                                                                |   32|   0|   32|          0|
    |trunc_ln332_1_reg_1889                                                                 |    4|   0|    4|          0|
    |trunc_ln332_2_reg_2120                                                                 |    4|   0|    6|          2|
    |trunc_ln332_3_reg_1840                                                                 |   58|   0|   58|          0|
    |trunc_ln332_4_reg_1972                                                                 |    4|   0|    4|          0|
    |trunc_ln332_5_reg_2042                                                                 |    4|   0|    4|          0|
    |trunc_ln332_7_reg_2047                                                                 |   58|   0|   58|          0|
    |trunc_ln332_8_reg_1894                                                                 |   58|   0|   58|          0|
    |trunc_ln332_reg_1803                                                                   |    6|   0|    6|          0|
    |trunc_ln332_s_reg_1977                                                                 |   58|   0|   58|          0|
    |trunc_ln333_1_reg_2140                                                                 |   32|   0|   32|          0|
    |trunc_ln333_2_reg_1845                                                                 |   58|   0|   58|          0|
    |trunc_ln333_3_reg_2006                                                                 |   58|   0|   58|          0|
    |trunc_ln333_4_reg_2165                                                                 |   32|   0|   32|          0|
    |trunc_ln333_5_reg_2220                                                                 |   32|   0|   32|          0|
    |trunc_ln333_6_reg_2245                                                                 |   32|   0|   32|          0|
    |trunc_ln333_8_reg_2052                                                                 |   58|   0|   58|          0|
    |trunc_ln333_reg_1811                                                                   |    6|   0|    6|          0|
    |trunc_ln3_reg_2290                                                                     |    8|   0|    8|          0|
    |trunc_ln6_reg_1905                                                                     |   58|   0|   58|          0|
    |trunc_ln7_reg_1850                                                                     |   58|   0|   58|          0|
    |trunc_ln_reg_1751                                                                      |   58|   0|   58|          0|
    +---------------------------------------------------------------------------------------+-----+----+-----+-----------+
    |Total                                                                                  | 5803|   0| 5805|          2|
    +---------------------------------------------------------------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+---------------+----------------------+--------------+
|       RTL Ports       | Dir | Bits|    Protocol   |     Source Object    |    C Type    |
+-----------------------+-----+-----+---------------+----------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|          s_axi|               control|        scalar|
|s_axi_control_AWREADY  |  out|    1|          s_axi|               control|        scalar|
|s_axi_control_AWADDR   |   in|    7|          s_axi|               control|        scalar|
|s_axi_control_WVALID   |   in|    1|          s_axi|               control|        scalar|
|s_axi_control_WREADY   |  out|    1|          s_axi|               control|        scalar|
|s_axi_control_WDATA    |   in|   32|          s_axi|               control|        scalar|
|s_axi_control_WSTRB    |   in|    4|          s_axi|               control|        scalar|
|s_axi_control_ARVALID  |   in|    1|          s_axi|               control|        scalar|
|s_axi_control_ARREADY  |  out|    1|          s_axi|               control|        scalar|
|s_axi_control_ARADDR   |   in|    7|          s_axi|               control|        scalar|
|s_axi_control_RVALID   |  out|    1|          s_axi|               control|        scalar|
|s_axi_control_RREADY   |   in|    1|          s_axi|               control|        scalar|
|s_axi_control_RDATA    |  out|   32|          s_axi|               control|        scalar|
|s_axi_control_RRESP    |  out|    2|          s_axi|               control|        scalar|
|s_axi_control_BVALID   |  out|    1|          s_axi|               control|        scalar|
|s_axi_control_BREADY   |   in|    1|          s_axi|               control|        scalar|
|s_axi_control_BRESP    |  out|    2|          s_axi|               control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_chain|  QuantumMonteCarloU50|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_chain|  QuantumMonteCarloU50|  return value|
|interrupt              |  out|    1|  ap_ctrl_chain|  QuantumMonteCarloU50|  return value|
|m_axi_gmem_AWVALID     |  out|    1|          m_axi|                  gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|          m_axi|                  gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|          m_axi|                  gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|          m_axi|                  gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|          m_axi|                  gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|          m_axi|                  gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|          m_axi|                  gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|          m_axi|                  gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|          m_axi|                  gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|          m_axi|                  gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|          m_axi|                  gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|          m_axi|                  gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|          m_axi|                  gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|          m_axi|                  gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|          m_axi|                  gmem|       pointer|
|m_axi_gmem_WDATA       |  out|  512|          m_axi|                  gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|   64|          m_axi|                  gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|          m_axi|                  gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|          m_axi|                  gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|          m_axi|                  gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|          m_axi|                  gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|          m_axi|                  gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|          m_axi|                  gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|          m_axi|                  gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|          m_axi|                  gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|          m_axi|                  gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|          m_axi|                  gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|          m_axi|                  gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|          m_axi|                  gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|          m_axi|                  gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|          m_axi|                  gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|          m_axi|                  gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|          m_axi|                  gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|          m_axi|                  gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|          m_axi|                  gmem|       pointer|
|m_axi_gmem_RDATA       |   in|  512|          m_axi|                  gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|          m_axi|                  gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|          m_axi|                  gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|          m_axi|                  gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|          m_axi|                  gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|          m_axi|                  gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|          m_axi|                  gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|          m_axi|                  gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|          m_axi|                  gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|          m_axi|                  gmem|       pointer|
+-----------------------+-----+-----+---------------+----------------------+--------------+

