

================================================================
== Vivado HLS Report for 'Linear_layer_qkv'
================================================================
* Date:           Thu Aug 31 05:17:36 2023

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        out.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 9.634 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  41347749|  41347749| 0.413 sec | 0.413 sec |  41347749|  41347749|   none  |
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------+----------+----------+----------+-----------+-----------+------+----------+
        |                           |   Latency (cycles)  | Iteration|  Initiation Interval  | Trip |          |
        |         Loop Name         |    min   |    max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------+----------+----------+----------+-----------+-----------+------+----------+
        |- Loop 1                   |        12|        12|         1|          -|          -|    12|    no    |
        |- Loop 2                   |       768|       768|         1|          -|          -|   768|    no    |
        |- Loop 3                   |      9240|      9240|       770|          -|          -|    12|    no    |
        | + Loop 3.1                |       768|       768|         1|          -|          -|   768|    no    |
        |- l_max_inp_i              |     36888|     36888|      3074|          -|          -|    12|    no    |
        | + l_j                     |      3072|      3072|         4|          -|          -|   768|    no    |
        |- l_max_W_i1               |   3540480|   3540480|      4610|          -|          -|   768|    no    |
        | + l_j1                    |      4608|      4608|         6|          -|          -|   768|    no    |
        |- l_inp_to_int_i2          |    230436|    230436|     19203|          -|          -|    12|    no    |
        | + l_j2                    |     19200|     19200|        25|          -|          -|   768|    no    |
        |- l_W_to_int_i3            |  15927552|  15927552|     20739|          -|          -|   768|    no    |
        | + l_j3                    |     20736|     20736|        27|          -|          -|   768|    no    |
        |- l_gemm_i4                |  21252120|  21252120|   1771010|          -|          -|    12|    no    |
        | + l_j4                    |   1771008|   1771008|      2306|          -|          -|   768|    no    |
        |  ++ l_S_k_4_k             |      2304|      2304|         3|          -|          -|   768|    no    |
        |- l_outp_to_float_bias_i5  |    350244|    350244|     29187|          -|          -|    12|    no    |
        | + l_j5                    |     29184|     29184|        38|          -|          -|   768|    no    |
        +---------------------------+----------+----------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 118
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 3 4 
4 --> 5 6 
5 --> 5 4 
6 --> 7 11 
7 --> 8 6 
8 --> 9 
9 --> 10 
10 --> 7 
11 --> 12 18 
12 --> 13 11 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 12 
18 --> 19 45 
19 --> 20 
20 --> 21 18 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 20 
45 --> 46 74 
46 --> 47 
47 --> 48 45 
48 --> 49 
49 --> 50 
50 --> 51 
51 --> 52 
52 --> 53 
53 --> 54 
54 --> 55 
55 --> 56 
56 --> 57 
57 --> 58 
58 --> 59 
59 --> 60 
60 --> 61 
61 --> 62 
62 --> 63 
63 --> 64 
64 --> 65 
65 --> 66 
66 --> 67 
67 --> 68 
68 --> 69 
69 --> 70 
70 --> 71 
71 --> 72 
72 --> 73 
73 --> 47 
74 --> 75 79 
75 --> 76 74 
76 --> 77 75 
77 --> 78 
78 --> 76 
79 --> 80 
80 --> 81 
81 --> 82 79 
82 --> 83 
83 --> 84 
84 --> 85 
85 --> 86 
86 --> 87 
87 --> 88 
88 --> 89 
89 --> 90 
90 --> 91 
91 --> 92 
92 --> 93 
93 --> 94 
94 --> 95 
95 --> 96 
96 --> 97 
97 --> 98 
98 --> 99 
99 --> 100 
100 --> 101 
101 --> 102 
102 --> 103 
103 --> 104 
104 --> 105 
105 --> 106 
106 --> 107 
107 --> 108 
108 --> 109 
109 --> 110 
110 --> 111 
111 --> 112 
112 --> 113 
113 --> 114 
114 --> 115 
115 --> 116 
116 --> 117 
117 --> 118 
118 --> 81 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%max_inp = alloca [12 x float], align 16" [kernel.cpp:22]   --->   Operation 119 'alloca' 'max_inp' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%max_W = alloca [768 x float], align 16" [kernel.cpp:26]   --->   Operation 120 'alloca' 'max_W' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%q_inp_V = alloca [9216 x i12], align 2" [kernel.cpp:30]   --->   Operation 121 'alloca' 'q_inp_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%q_W_V = alloca [589824 x i12], align 2" [kernel.cpp:31]   --->   Operation 122 'alloca' 'q_W_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%q_outp = alloca [9216 x i32], align 4" [kernel.cpp:32]   --->   Operation 123 'alloca' 'q_outp' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_1 : Operation 124 [1/1] (1.76ns)   --->   "br label %1" [kernel.cpp:23]   --->   Operation 124 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%v5_0 = phi i4 [ 0, %0 ], [ %v5, %2 ]"   --->   Operation 125 'phi' 'v5_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (1.30ns)   --->   "%icmp_ln23 = icmp eq i4 %v5_0, -4" [kernel.cpp:23]   --->   Operation 126 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 127 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (1.73ns)   --->   "%v5 = add i4 %v5_0, 1" [kernel.cpp:23]   --->   Operation 128 'add' 'v5' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "br i1 %icmp_ln23, label %.preheader81.preheader, label %2" [kernel.cpp:23]   --->   Operation 129 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i4 %v5_0 to i64" [kernel.cpp:24]   --->   Operation 130 'zext' 'zext_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%max_inp_addr = getelementptr inbounds [12 x float]* %max_inp, i64 0, i64 %zext_ln24" [kernel.cpp:24]   --->   Operation 131 'getelementptr' 'max_inp_addr' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %max_inp_addr, align 4" [kernel.cpp:24]   --->   Operation 132 'store' <Predicate = (!icmp_ln23)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_2 : Operation 133 [1/1] (0.00ns)   --->   "br label %1" [kernel.cpp:23]   --->   Operation 133 'br' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_2 : Operation 134 [1/1] (1.76ns)   --->   "br label %.preheader81" [kernel.cpp:27]   --->   Operation 134 'br' <Predicate = (icmp_ln23)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 3.25>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%v7_0 = phi i10 [ %v7, %3 ], [ 0, %.preheader81.preheader ]"   --->   Operation 135 'phi' 'v7_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (1.77ns)   --->   "%icmp_ln27 = icmp eq i10 %v7_0, -256" [kernel.cpp:27]   --->   Operation 136 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%empty_350 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)"   --->   Operation 137 'speclooptripcount' 'empty_350' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (1.73ns)   --->   "%v7 = add i10 %v7_0, 1" [kernel.cpp:27]   --->   Operation 138 'add' 'v7' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 139 [1/1] (0.00ns)   --->   "br i1 %icmp_ln27, label %.preheader80.preheader, label %3" [kernel.cpp:27]   --->   Operation 139 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i10 %v7_0 to i64" [kernel.cpp:28]   --->   Operation 140 'zext' 'zext_ln28' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%max_W_addr = getelementptr inbounds [768 x float]* %max_W, i64 0, i64 %zext_ln28" [kernel.cpp:28]   --->   Operation 141 'getelementptr' 'max_W_addr' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (3.25ns)   --->   "store float 0.000000e+00, float* %max_W_addr, align 4" [kernel.cpp:28]   --->   Operation 142 'store' <Predicate = (!icmp_ln27)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "br label %.preheader81" [kernel.cpp:27]   --->   Operation 143 'br' <Predicate = (!icmp_ln27)> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (1.76ns)   --->   "br label %.preheader80" [kernel.cpp:33]   --->   Operation 144 'br' <Predicate = (icmp_ln27)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 1.81>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%v11_0 = phi i4 [ %v11, %.preheader80.loopexit ], [ 0, %.preheader80.preheader ]"   --->   Operation 145 'phi' 'v11_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (1.30ns)   --->   "%icmp_ln33 = icmp eq i4 %v11_0, -4" [kernel.cpp:33]   --->   Operation 146 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%empty_351 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 147 'speclooptripcount' 'empty_351' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (1.73ns)   --->   "%v11 = add i4 %v11_0, 1" [kernel.cpp:33]   --->   Operation 148 'add' 'v11' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 149 [1/1] (0.00ns)   --->   "br i1 %icmp_ln33, label %.preheader78.preheader, label %.preheader79.preheader" [kernel.cpp:33]   --->   Operation 149 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_26 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %v11_0, i10 0)" [kernel.cpp:35]   --->   Operation 150 'bitconcatenate' 'tmp_26' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i14 %tmp_26 to i15" [kernel.cpp:35]   --->   Operation 151 'zext' 'zext_ln35' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_27 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %v11_0, i8 0)" [kernel.cpp:35]   --->   Operation 152 'bitconcatenate' 'tmp_27' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i12 %tmp_27 to i15" [kernel.cpp:35]   --->   Operation 153 'zext' 'zext_ln35_1' <Predicate = (!icmp_ln33)> <Delay = 0.00>
ST_4 : Operation 154 [1/1] (1.81ns)   --->   "%sub_ln35 = sub i15 %zext_ln35, %zext_ln35_1" [kernel.cpp:35]   --->   Operation 154 'sub' 'sub_ln35' <Predicate = (!icmp_ln33)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 155 [1/1] (1.76ns)   --->   "br label %.preheader79" [kernel.cpp:34]   --->   Operation 155 'br' <Predicate = (!icmp_ln33)> <Delay = 1.76>
ST_4 : Operation 156 [1/1] (1.76ns)   --->   "br label %.preheader78" [kernel.cpp:38]   --->   Operation 156 'br' <Predicate = (icmp_ln33)> <Delay = 1.76>

State 5 <SV = 4> <Delay = 5.19>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%v12_0 = phi i10 [ %v12, %4 ], [ 0, %.preheader79.preheader ]"   --->   Operation 157 'phi' 'v12_0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (1.77ns)   --->   "%icmp_ln34 = icmp eq i10 %v12_0, -256" [kernel.cpp:34]   --->   Operation 158 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 159 [1/1] (0.00ns)   --->   "%empty_352 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)"   --->   Operation 159 'speclooptripcount' 'empty_352' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 160 [1/1] (1.73ns)   --->   "%v12 = add i10 %v12_0, 1" [kernel.cpp:34]   --->   Operation 160 'add' 'v12' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 161 [1/1] (0.00ns)   --->   "br i1 %icmp_ln34, label %.preheader80.loopexit, label %4" [kernel.cpp:34]   --->   Operation 161 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i10 %v12_0 to i15" [kernel.cpp:35]   --->   Operation 162 'zext' 'zext_ln35_2' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_5 : Operation 163 [1/1] (1.94ns)   --->   "%add_ln35 = add i15 %sub_ln35, %zext_ln35_2" [kernel.cpp:35]   --->   Operation 163 'add' 'add_ln35' <Predicate = (!icmp_ln34)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln35 = sext i15 %add_ln35 to i64" [kernel.cpp:35]   --->   Operation 164 'sext' 'sext_ln35' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_5 : Operation 165 [1/1] (0.00ns)   --->   "%q_outp_addr = getelementptr [9216 x i32]* %q_outp, i64 0, i64 %sext_ln35" [kernel.cpp:35]   --->   Operation 165 'getelementptr' 'q_outp_addr' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_5 : Operation 166 [1/1] (3.25ns)   --->   "store i32 0, i32* %q_outp_addr, align 4" [kernel.cpp:35]   --->   Operation 166 'store' <Predicate = (!icmp_ln34)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_5 : Operation 167 [1/1] (0.00ns)   --->   "br label %.preheader79" [kernel.cpp:34]   --->   Operation 167 'br' <Predicate = (!icmp_ln34)> <Delay = 0.00>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "br label %.preheader80"   --->   Operation 168 'br' <Predicate = (icmp_ln34)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 1.81>
ST_6 : Operation 169 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ %i, %l_max_inp_i_end ], [ 0, %.preheader78.preheader ]"   --->   Operation 169 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 170 [1/1] (1.30ns)   --->   "%icmp_ln38 = icmp eq i4 %i_0, -4" [kernel.cpp:38]   --->   Operation 170 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 171 [1/1] (0.00ns)   --->   "%empty_353 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 171 'speclooptripcount' 'empty_353' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 172 [1/1] (1.73ns)   --->   "%i = add i4 %i_0, 1" [kernel.cpp:38]   --->   Operation 172 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 173 [1/1] (0.00ns)   --->   "br i1 %icmp_ln38, label %.preheader77.preheader, label %l_max_inp_i_begin" [kernel.cpp:38]   --->   Operation 173 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 174 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str) nounwind" [kernel.cpp:38]   --->   Operation 174 'specloopname' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_6 : Operation 175 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str)" [kernel.cpp:38]   --->   Operation 175 'specregionbegin' 'tmp' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_6 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i4 %i_0 to i64" [kernel.cpp:40]   --->   Operation 176 'zext' 'zext_ln40' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_6 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_28 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %i_0, i10 0)" [kernel.cpp:40]   --->   Operation 177 'bitconcatenate' 'tmp_28' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_6 : Operation 178 [1/1] (0.00ns)   --->   "%zext_ln40_1 = zext i14 %tmp_28 to i15" [kernel.cpp:40]   --->   Operation 178 'zext' 'zext_ln40_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_6 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_29 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %i_0, i8 0)" [kernel.cpp:40]   --->   Operation 179 'bitconcatenate' 'tmp_29' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_6 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln40_2 = zext i12 %tmp_29 to i15" [kernel.cpp:40]   --->   Operation 180 'zext' 'zext_ln40_2' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_6 : Operation 181 [1/1] (1.81ns)   --->   "%sub_ln40 = sub i15 %zext_ln40_1, %zext_ln40_2" [kernel.cpp:40]   --->   Operation 181 'sub' 'sub_ln40' <Predicate = (!icmp_ln38)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 182 [1/1] (0.00ns)   --->   "%max_inp_addr_1 = getelementptr inbounds [12 x float]* %max_inp, i64 0, i64 %zext_ln40" [kernel.cpp:51]   --->   Operation 182 'getelementptr' 'max_inp_addr_1' <Predicate = (!icmp_ln38)> <Delay = 0.00>
ST_6 : Operation 183 [1/1] (1.76ns)   --->   "br label %5" [kernel.cpp:39]   --->   Operation 183 'br' <Predicate = (!icmp_ln38)> <Delay = 1.76>
ST_6 : Operation 184 [1/1] (1.76ns)   --->   "br label %.preheader77" [kernel.cpp:63]   --->   Operation 184 'br' <Predicate = (icmp_ln38)> <Delay = 1.76>

State 7 <SV = 5> <Delay = 5.19>
ST_7 : Operation 185 [1/1] (0.00ns)   --->   "%j_0 = phi i10 [ 0, %l_max_inp_i_begin ], [ %j, %11 ]"   --->   Operation 185 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 186 [1/1] (1.77ns)   --->   "%icmp_ln39 = icmp eq i10 %j_0, -256" [kernel.cpp:39]   --->   Operation 186 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 187 [1/1] (0.00ns)   --->   "%empty_354 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)"   --->   Operation 187 'speclooptripcount' 'empty_354' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 188 [1/1] (1.73ns)   --->   "%j = add i10 %j_0, 1" [kernel.cpp:39]   --->   Operation 188 'add' 'j' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 189 [1/1] (0.00ns)   --->   "br i1 %icmp_ln39, label %l_max_inp_i_end, label %6" [kernel.cpp:39]   --->   Operation 189 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln40_3 = zext i10 %j_0 to i15" [kernel.cpp:40]   --->   Operation 190 'zext' 'zext_ln40_3' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 191 [1/1] (1.94ns)   --->   "%add_ln40 = add i15 %sub_ln40, %zext_ln40_3" [kernel.cpp:40]   --->   Operation 191 'add' 'add_ln40' <Predicate = (!icmp_ln39)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 192 [1/1] (0.00ns)   --->   "%sext_ln40 = sext i15 %add_ln40 to i64" [kernel.cpp:40]   --->   Operation 192 'sext' 'sext_ln40' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 193 [1/1] (0.00ns)   --->   "%v0_addr = getelementptr [9216 x float]* %v0, i64 0, i64 %sext_ln40" [kernel.cpp:40]   --->   Operation 193 'getelementptr' 'v0_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 194 [2/2] (3.25ns)   --->   "%v15 = load float* %v0_addr, align 4" [kernel.cpp:40]   --->   Operation 194 'load' 'v15' <Predicate = (!icmp_ln39)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_7 : Operation 195 [1/1] (0.00ns)   --->   "%empty_355 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp)" [kernel.cpp:62]   --->   Operation 195 'specregionend' 'empty_355' <Predicate = (icmp_ln39)> <Delay = 0.00>
ST_7 : Operation 196 [1/1] (0.00ns)   --->   "br label %.preheader78" [kernel.cpp:38]   --->   Operation 196 'br' <Predicate = (icmp_ln39)> <Delay = 0.00>

State 8 <SV = 6> <Delay = 8.68>
ST_8 : Operation 197 [1/2] (3.25ns)   --->   "%v15 = load float* %v0_addr, align 4" [kernel.cpp:40]   --->   Operation 197 'load' 'v15' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_8 : Operation 198 [2/2] (5.43ns)   --->   "%tmp_5 = fcmp oge float %v15, 0.000000e+00" [kernel.cpp:41]   --->   Operation 198 'fcmp' 'tmp_5' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 199 [2/2] (2.32ns)   --->   "%v17 = load float* %max_inp_addr_1, align 4" [kernel.cpp:51]   --->   Operation 199 'load' 'v17' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 9 <SV = 7> <Delay = 7.75>
ST_9 : Operation 200 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([4 x i8]* @p_str1) nounwind" [kernel.cpp:39]   --->   Operation 200 'specloopname' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 201 [1/1] (0.00ns)   --->   "%bitcast_ln41 = bitcast float %v15 to i32" [kernel.cpp:41]   --->   Operation 201 'bitcast' 'bitcast_ln41' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 202 [1/1] (0.00ns)   --->   "%tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln41, i32 23, i32 30)" [kernel.cpp:41]   --->   Operation 202 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 203 [1/1] (0.00ns)   --->   "%trunc_ln41 = trunc i32 %bitcast_ln41 to i23" [kernel.cpp:41]   --->   Operation 203 'trunc' 'trunc_ln41' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 204 [1/1] (1.55ns)   --->   "%icmp_ln41 = icmp ne i8 %tmp_4, -1" [kernel.cpp:41]   --->   Operation 204 'icmp' 'icmp_ln41' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 205 [1/1] (2.44ns)   --->   "%icmp_ln41_1 = icmp eq i23 %trunc_ln41, 0" [kernel.cpp:41]   --->   Operation 205 'icmp' 'icmp_ln41_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node and_ln41)   --->   "%or_ln41 = or i1 %icmp_ln41_1, %icmp_ln41" [kernel.cpp:41]   --->   Operation 206 'or' 'or_ln41' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 207 [1/2] (5.43ns)   --->   "%tmp_5 = fcmp oge float %v15, 0.000000e+00" [kernel.cpp:41]   --->   Operation 207 'fcmp' 'tmp_5' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 208 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln41 = and i1 %or_ln41, %tmp_5" [kernel.cpp:41]   --->   Operation 208 'and' 'and_ln41' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 209 [1/2] (2.32ns)   --->   "%v17 = load float* %max_inp_addr_1, align 4" [kernel.cpp:51]   --->   Operation 209 'load' 'v17' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_9 : Operation 210 [1/1] (0.00ns)   --->   "br i1 %and_ln41, label %7, label %9" [kernel.cpp:42]   --->   Operation 210 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 211 [1/1] (0.99ns)   --->   "%xor_ln53 = xor i32 %bitcast_ln41, -2147483648" [kernel.cpp:53]   --->   Operation 211 'xor' 'xor_ln53' <Predicate = (!and_ln41)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 212 [1/1] (0.00ns)   --->   "%v23 = bitcast i32 %xor_ln53 to float" [kernel.cpp:53]   --->   Operation 212 'bitcast' 'v23' <Predicate = (!and_ln41)> <Delay = 0.00>
ST_9 : Operation 213 [1/1] (0.00ns)   --->   "%bitcast_ln54 = bitcast float %v17 to i32" [kernel.cpp:54]   --->   Operation 213 'bitcast' 'bitcast_ln54' <Predicate = (!and_ln41)> <Delay = 0.00>
ST_9 : Operation 214 [1/1] (0.00ns)   --->   "%tmp_12 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln54, i32 23, i32 30)" [kernel.cpp:54]   --->   Operation 214 'partselect' 'tmp_12' <Predicate = (!and_ln41)> <Delay = 0.00>
ST_9 : Operation 215 [1/1] (0.00ns)   --->   "%trunc_ln54 = trunc i32 %bitcast_ln54 to i23" [kernel.cpp:54]   --->   Operation 215 'trunc' 'trunc_ln54' <Predicate = (!and_ln41)> <Delay = 0.00>
ST_9 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_13 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %xor_ln53, i32 23, i32 30)" [kernel.cpp:54]   --->   Operation 216 'partselect' 'tmp_13' <Predicate = (!and_ln41)> <Delay = 0.00>
ST_9 : Operation 217 [1/1] (1.55ns)   --->   "%icmp_ln54 = icmp ne i8 %tmp_12, -1" [kernel.cpp:54]   --->   Operation 217 'icmp' 'icmp_ln54' <Predicate = (!and_ln41)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 218 [1/1] (2.44ns)   --->   "%icmp_ln54_1 = icmp eq i23 %trunc_ln54, 0" [kernel.cpp:54]   --->   Operation 218 'icmp' 'icmp_ln54_1' <Predicate = (!and_ln41)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 219 [1/1] (1.55ns)   --->   "%icmp_ln54_2 = icmp ne i8 %tmp_13, -1" [kernel.cpp:54]   --->   Operation 219 'icmp' 'icmp_ln54_2' <Predicate = (!and_ln41)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 220 [2/2] (5.43ns)   --->   "%tmp_14 = fcmp olt float %v17, %v23" [kernel.cpp:54]   --->   Operation 220 'fcmp' 'tmp_14' <Predicate = (!and_ln41)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 221 [1/1] (0.00ns)   --->   "%bitcast_ln45 = bitcast float %v17 to i32" [kernel.cpp:45]   --->   Operation 221 'bitcast' 'bitcast_ln45' <Predicate = (and_ln41)> <Delay = 0.00>
ST_9 : Operation 222 [1/1] (0.00ns)   --->   "%tmp_10 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln45, i32 23, i32 30)" [kernel.cpp:45]   --->   Operation 222 'partselect' 'tmp_10' <Predicate = (and_ln41)> <Delay = 0.00>
ST_9 : Operation 223 [1/1] (0.00ns)   --->   "%trunc_ln45 = trunc i32 %bitcast_ln45 to i23" [kernel.cpp:45]   --->   Operation 223 'trunc' 'trunc_ln45' <Predicate = (and_ln41)> <Delay = 0.00>
ST_9 : Operation 224 [1/1] (1.55ns)   --->   "%icmp_ln45 = icmp ne i8 %tmp_10, -1" [kernel.cpp:45]   --->   Operation 224 'icmp' 'icmp_ln45' <Predicate = (and_ln41)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 225 [1/1] (2.44ns)   --->   "%icmp_ln45_1 = icmp eq i23 %trunc_ln45, 0" [kernel.cpp:45]   --->   Operation 225 'icmp' 'icmp_ln45_1' <Predicate = (and_ln41)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 226 [2/2] (5.43ns)   --->   "%tmp_11 = fcmp olt float %v17, %v15" [kernel.cpp:45]   --->   Operation 226 'fcmp' 'tmp_11' <Predicate = (and_ln41)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 8> <Delay = 6.40>
ST_10 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node v24)   --->   "%or_ln54 = or i1 %icmp_ln54_1, %icmp_ln54" [kernel.cpp:54]   --->   Operation 227 'or' 'or_ln54' <Predicate = (!and_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node v24)   --->   "%or_ln54_1 = or i1 %icmp_ln41_1, %icmp_ln54_2" [kernel.cpp:54]   --->   Operation 228 'or' 'or_ln54_1' <Predicate = (!and_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node v24)   --->   "%and_ln54 = and i1 %or_ln54, %or_ln54_1" [kernel.cpp:54]   --->   Operation 229 'and' 'and_ln54' <Predicate = (!and_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 230 [1/2] (5.43ns)   --->   "%tmp_14 = fcmp olt float %v17, %v23" [kernel.cpp:54]   --->   Operation 230 'fcmp' 'tmp_14' <Predicate = (!and_ln41)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 231 [1/1] (0.97ns) (out node of the LUT)   --->   "%v24 = and i1 %and_ln54, %tmp_14" [kernel.cpp:54]   --->   Operation 231 'and' 'v24' <Predicate = (!and_ln41)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 232 [1/1] (0.00ns)   --->   "br i1 %v24, label %10, label %._crit_edge82" [kernel.cpp:55]   --->   Operation 232 'br' <Predicate = (!and_ln41)> <Delay = 0.00>
ST_10 : Operation 233 [1/1] (2.32ns)   --->   "store float %v23, float* %max_inp_addr_1, align 4" [kernel.cpp:58]   --->   Operation 233 'store' <Predicate = (!and_ln41 & v24)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_10 : Operation 234 [1/1] (0.00ns)   --->   "br label %._crit_edge82" [kernel.cpp:59]   --->   Operation 234 'br' <Predicate = (!and_ln41 & v24)> <Delay = 0.00>
ST_10 : Operation 235 [1/1] (0.00ns)   --->   "br label %11"   --->   Operation 235 'br' <Predicate = (!and_ln41)> <Delay = 0.00>
ST_10 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node v19)   --->   "%or_ln45 = or i1 %icmp_ln45_1, %icmp_ln45" [kernel.cpp:45]   --->   Operation 236 'or' 'or_ln45' <Predicate = (and_ln41)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 237 [1/2] (5.43ns)   --->   "%tmp_11 = fcmp olt float %v17, %v15" [kernel.cpp:45]   --->   Operation 237 'fcmp' 'tmp_11' <Predicate = (and_ln41)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 238 [1/1] (0.97ns) (out node of the LUT)   --->   "%v19 = and i1 %or_ln45, %tmp_11" [kernel.cpp:45]   --->   Operation 238 'and' 'v19' <Predicate = (and_ln41)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 239 [1/1] (0.00ns)   --->   "br i1 %v19, label %8, label %._crit_edge" [kernel.cpp:46]   --->   Operation 239 'br' <Predicate = (and_ln41)> <Delay = 0.00>
ST_10 : Operation 240 [1/1] (2.32ns)   --->   "store float %v15, float* %max_inp_addr_1, align 4" [kernel.cpp:48]   --->   Operation 240 'store' <Predicate = (and_ln41 & v19)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_10 : Operation 241 [1/1] (0.00ns)   --->   "br label %._crit_edge" [kernel.cpp:49]   --->   Operation 241 'br' <Predicate = (and_ln41 & v19)> <Delay = 0.00>
ST_10 : Operation 242 [1/1] (0.00ns)   --->   "br label %11" [kernel.cpp:50]   --->   Operation 242 'br' <Predicate = (and_ln41)> <Delay = 0.00>
ST_10 : Operation 243 [1/1] (0.00ns)   --->   "br label %5" [kernel.cpp:39]   --->   Operation 243 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 5> <Delay = 2.19>
ST_11 : Operation 244 [1/1] (0.00ns)   --->   "%i1_0 = phi i10 [ %i1, %l_max_W_i1_end ], [ 0, %.preheader77.preheader ]"   --->   Operation 244 'phi' 'i1_0' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 245 [1/1] (1.77ns)   --->   "%icmp_ln63 = icmp eq i10 %i1_0, -256" [kernel.cpp:63]   --->   Operation 245 'icmp' 'icmp_ln63' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 246 [1/1] (0.00ns)   --->   "%empty_356 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)"   --->   Operation 246 'speclooptripcount' 'empty_356' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 247 [1/1] (1.73ns)   --->   "%i1 = add i10 %i1_0, 1" [kernel.cpp:63]   --->   Operation 247 'add' 'i1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 248 [1/1] (0.00ns)   --->   "br i1 %icmp_ln63, label %.preheader76.preheader, label %l_max_W_i1_begin" [kernel.cpp:63]   --->   Operation 248 'br' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 249 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str2) nounwind" [kernel.cpp:63]   --->   Operation 249 'specloopname' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_11 : Operation 250 [1/1] (0.00ns)   --->   "%tmp_s = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str2)" [kernel.cpp:63]   --->   Operation 250 'specregionbegin' 'tmp_s' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_11 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln65 = zext i10 %i1_0 to i64" [kernel.cpp:65]   --->   Operation 251 'zext' 'zext_ln65' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_11 : Operation 252 [1/1] (0.00ns)   --->   "%tmp_30 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %i1_0, i10 0)" [kernel.cpp:65]   --->   Operation 252 'bitconcatenate' 'tmp_30' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_11 : Operation 253 [1/1] (0.00ns)   --->   "%zext_ln65_1 = zext i20 %tmp_30 to i21" [kernel.cpp:65]   --->   Operation 253 'zext' 'zext_ln65_1' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_11 : Operation 254 [1/1] (0.00ns)   --->   "%tmp_31 = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %i1_0, i8 0)" [kernel.cpp:65]   --->   Operation 254 'bitconcatenate' 'tmp_31' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_11 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln65_2 = zext i18 %tmp_31 to i21" [kernel.cpp:65]   --->   Operation 255 'zext' 'zext_ln65_2' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_11 : Operation 256 [1/1] (2.19ns)   --->   "%sub_ln65 = sub i21 %zext_ln65_1, %zext_ln65_2" [kernel.cpp:65]   --->   Operation 256 'sub' 'sub_ln65' <Predicate = (!icmp_ln63)> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 257 [1/1] (0.00ns)   --->   "%max_W_addr_1 = getelementptr inbounds [768 x float]* %max_W, i64 0, i64 %zext_ln65" [kernel.cpp:76]   --->   Operation 257 'getelementptr' 'max_W_addr_1' <Predicate = (!icmp_ln63)> <Delay = 0.00>
ST_11 : Operation 258 [1/1] (1.76ns)   --->   "br label %12" [kernel.cpp:64]   --->   Operation 258 'br' <Predicate = (!icmp_ln63)> <Delay = 1.76>
ST_11 : Operation 259 [1/1] (1.76ns)   --->   "br label %.preheader76" [kernel.cpp:88]   --->   Operation 259 'br' <Predicate = (icmp_ln63)> <Delay = 1.76>

State 12 <SV = 6> <Delay = 5.47>
ST_12 : Operation 260 [1/1] (0.00ns)   --->   "%j1_0 = phi i10 [ 0, %l_max_W_i1_begin ], [ %j1, %18 ]"   --->   Operation 260 'phi' 'j1_0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 261 [1/1] (1.77ns)   --->   "%icmp_ln64 = icmp eq i10 %j1_0, -256" [kernel.cpp:64]   --->   Operation 261 'icmp' 'icmp_ln64' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 262 [1/1] (0.00ns)   --->   "%empty_357 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)"   --->   Operation 262 'speclooptripcount' 'empty_357' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 263 [1/1] (1.73ns)   --->   "%j1 = add i10 %j1_0, 1" [kernel.cpp:64]   --->   Operation 263 'add' 'j1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 264 [1/1] (0.00ns)   --->   "br i1 %icmp_ln64, label %l_max_W_i1_end, label %13" [kernel.cpp:64]   --->   Operation 264 'br' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 265 [1/1] (0.00ns)   --->   "%zext_ln65_3 = zext i10 %j1_0 to i21" [kernel.cpp:65]   --->   Operation 265 'zext' 'zext_ln65_3' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_12 : Operation 266 [1/1] (2.22ns)   --->   "%add_ln65 = add i21 %sub_ln65, %zext_ln65_3" [kernel.cpp:65]   --->   Operation 266 'add' 'add_ln65' <Predicate = (!icmp_ln64)> <Delay = 2.22> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 267 [1/1] (0.00ns)   --->   "%sext_ln65 = sext i21 %add_ln65 to i64" [kernel.cpp:65]   --->   Operation 267 'sext' 'sext_ln65' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_12 : Operation 268 [1/1] (0.00ns)   --->   "%v1_addr = getelementptr [589824 x float]* %v1, i64 0, i64 %sext_ln65" [kernel.cpp:65]   --->   Operation 268 'getelementptr' 'v1_addr' <Predicate = (!icmp_ln64)> <Delay = 0.00>
ST_12 : Operation 269 [4/4] (3.25ns)   --->   "%v29 = load float* %v1_addr, align 4" [kernel.cpp:65]   --->   Operation 269 'load' 'v29' <Predicate = (!icmp_ln64)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_12 : Operation 270 [1/1] (0.00ns)   --->   "%empty_358 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str2, i32 %tmp_s)" [kernel.cpp:87]   --->   Operation 270 'specregionend' 'empty_358' <Predicate = (icmp_ln64)> <Delay = 0.00>
ST_12 : Operation 271 [1/1] (0.00ns)   --->   "br label %.preheader77" [kernel.cpp:63]   --->   Operation 271 'br' <Predicate = (icmp_ln64)> <Delay = 0.00>

State 13 <SV = 7> <Delay = 3.25>
ST_13 : Operation 272 [3/4] (3.25ns)   --->   "%v29 = load float* %v1_addr, align 4" [kernel.cpp:65]   --->   Operation 272 'load' 'v29' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 14 <SV = 8> <Delay = 3.25>
ST_14 : Operation 273 [2/4] (3.25ns)   --->   "%v29 = load float* %v1_addr, align 4" [kernel.cpp:65]   --->   Operation 273 'load' 'v29' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 15 <SV = 9> <Delay = 8.68>
ST_15 : Operation 274 [1/4] (3.25ns)   --->   "%v29 = load float* %v1_addr, align 4" [kernel.cpp:65]   --->   Operation 274 'load' 'v29' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_15 : Operation 275 [2/2] (5.43ns)   --->   "%tmp_16 = fcmp oge float %v29, 0.000000e+00" [kernel.cpp:66]   --->   Operation 275 'fcmp' 'tmp_16' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 276 [2/2] (3.25ns)   --->   "%v31 = load float* %max_W_addr_1, align 4" [kernel.cpp:76]   --->   Operation 276 'load' 'v31' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 16 <SV = 10> <Delay = 8.68>
ST_16 : Operation 277 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str3) nounwind" [kernel.cpp:64]   --->   Operation 277 'specloopname' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 278 [1/1] (0.00ns)   --->   "%bitcast_ln66 = bitcast float %v29 to i32" [kernel.cpp:66]   --->   Operation 278 'bitcast' 'bitcast_ln66' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_15 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln66, i32 23, i32 30)" [kernel.cpp:66]   --->   Operation 279 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 280 [1/1] (0.00ns)   --->   "%trunc_ln66 = trunc i32 %bitcast_ln66 to i23" [kernel.cpp:66]   --->   Operation 280 'trunc' 'trunc_ln66' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 281 [1/1] (1.55ns)   --->   "%icmp_ln66 = icmp ne i8 %tmp_15, -1" [kernel.cpp:66]   --->   Operation 281 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 282 [1/1] (2.44ns)   --->   "%icmp_ln66_1 = icmp eq i23 %trunc_ln66, 0" [kernel.cpp:66]   --->   Operation 282 'icmp' 'icmp_ln66_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 283 [1/1] (0.00ns) (grouped into LUT with out node and_ln66)   --->   "%or_ln66 = or i1 %icmp_ln66_1, %icmp_ln66" [kernel.cpp:66]   --->   Operation 283 'or' 'or_ln66' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 284 [1/2] (5.43ns)   --->   "%tmp_16 = fcmp oge float %v29, 0.000000e+00" [kernel.cpp:66]   --->   Operation 284 'fcmp' 'tmp_16' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 285 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln66 = and i1 %or_ln66, %tmp_16" [kernel.cpp:66]   --->   Operation 285 'and' 'and_ln66' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 286 [1/2] (3.25ns)   --->   "%v31 = load float* %max_W_addr_1, align 4" [kernel.cpp:76]   --->   Operation 286 'load' 'v31' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_16 : Operation 287 [1/1] (0.00ns)   --->   "br i1 %and_ln66, label %14, label %16" [kernel.cpp:67]   --->   Operation 287 'br' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 288 [1/1] (0.99ns)   --->   "%xor_ln78 = xor i32 %bitcast_ln66, -2147483648" [kernel.cpp:78]   --->   Operation 288 'xor' 'xor_ln78' <Predicate = (!and_ln66)> <Delay = 0.99> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 289 [1/1] (0.00ns)   --->   "%v37 = bitcast i32 %xor_ln78 to float" [kernel.cpp:78]   --->   Operation 289 'bitcast' 'v37' <Predicate = (!and_ln66)> <Delay = 0.00>
ST_16 : Operation 290 [1/1] (0.00ns)   --->   "%bitcast_ln79 = bitcast float %v31 to i32" [kernel.cpp:79]   --->   Operation 290 'bitcast' 'bitcast_ln79' <Predicate = (!and_ln66)> <Delay = 0.00>
ST_16 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_19 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln79, i32 23, i32 30)" [kernel.cpp:79]   --->   Operation 291 'partselect' 'tmp_19' <Predicate = (!and_ln66)> <Delay = 0.00>
ST_16 : Operation 292 [1/1] (0.00ns)   --->   "%trunc_ln79 = trunc i32 %bitcast_ln79 to i23" [kernel.cpp:79]   --->   Operation 292 'trunc' 'trunc_ln79' <Predicate = (!and_ln66)> <Delay = 0.00>
ST_16 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_20 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %xor_ln78, i32 23, i32 30)" [kernel.cpp:79]   --->   Operation 293 'partselect' 'tmp_20' <Predicate = (!and_ln66)> <Delay = 0.00>
ST_16 : Operation 294 [1/1] (1.55ns)   --->   "%icmp_ln79 = icmp ne i8 %tmp_19, -1" [kernel.cpp:79]   --->   Operation 294 'icmp' 'icmp_ln79' <Predicate = (!and_ln66)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 295 [1/1] (2.44ns)   --->   "%icmp_ln79_1 = icmp eq i23 %trunc_ln79, 0" [kernel.cpp:79]   --->   Operation 295 'icmp' 'icmp_ln79_1' <Predicate = (!and_ln66)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 296 [1/1] (1.55ns)   --->   "%icmp_ln79_2 = icmp ne i8 %tmp_20, -1" [kernel.cpp:79]   --->   Operation 296 'icmp' 'icmp_ln79_2' <Predicate = (!and_ln66)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 297 [2/2] (5.43ns)   --->   "%tmp_21 = fcmp olt float %v31, %v37" [kernel.cpp:79]   --->   Operation 297 'fcmp' 'tmp_21' <Predicate = (!and_ln66)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 298 [1/1] (0.00ns)   --->   "%bitcast_ln70 = bitcast float %v31 to i32" [kernel.cpp:70]   --->   Operation 298 'bitcast' 'bitcast_ln70' <Predicate = (and_ln66)> <Delay = 0.00>
ST_16 : Operation 299 [1/1] (0.00ns)   --->   "%tmp_17 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln70, i32 23, i32 30)" [kernel.cpp:70]   --->   Operation 299 'partselect' 'tmp_17' <Predicate = (and_ln66)> <Delay = 0.00>
ST_16 : Operation 300 [1/1] (0.00ns)   --->   "%trunc_ln70 = trunc i32 %bitcast_ln70 to i23" [kernel.cpp:70]   --->   Operation 300 'trunc' 'trunc_ln70' <Predicate = (and_ln66)> <Delay = 0.00>
ST_16 : Operation 301 [1/1] (1.55ns)   --->   "%icmp_ln70 = icmp ne i8 %tmp_17, -1" [kernel.cpp:70]   --->   Operation 301 'icmp' 'icmp_ln70' <Predicate = (and_ln66)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 302 [1/1] (2.44ns)   --->   "%icmp_ln70_1 = icmp eq i23 %trunc_ln70, 0" [kernel.cpp:70]   --->   Operation 302 'icmp' 'icmp_ln70_1' <Predicate = (and_ln66)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 303 [2/2] (5.43ns)   --->   "%tmp_18 = fcmp olt float %v31, %v29" [kernel.cpp:70]   --->   Operation 303 'fcmp' 'tmp_18' <Predicate = (and_ln66)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 11> <Delay = 6.40>
ST_17 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node v38)   --->   "%or_ln79 = or i1 %icmp_ln79_1, %icmp_ln79" [kernel.cpp:79]   --->   Operation 304 'or' 'or_ln79' <Predicate = (!and_ln66)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 305 [1/1] (0.00ns) (grouped into LUT with out node v38)   --->   "%or_ln79_1 = or i1 %icmp_ln66_1, %icmp_ln79_2" [kernel.cpp:79]   --->   Operation 305 'or' 'or_ln79_1' <Predicate = (!and_ln66)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 306 [1/1] (0.00ns) (grouped into LUT with out node v38)   --->   "%and_ln79 = and i1 %or_ln79, %or_ln79_1" [kernel.cpp:79]   --->   Operation 306 'and' 'and_ln79' <Predicate = (!and_ln66)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 307 [1/2] (5.43ns)   --->   "%tmp_21 = fcmp olt float %v31, %v37" [kernel.cpp:79]   --->   Operation 307 'fcmp' 'tmp_21' <Predicate = (!and_ln66)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 308 [1/1] (0.97ns) (out node of the LUT)   --->   "%v38 = and i1 %and_ln79, %tmp_21" [kernel.cpp:79]   --->   Operation 308 'and' 'v38' <Predicate = (!and_ln66)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 309 [1/1] (0.00ns)   --->   "br i1 %v38, label %17, label %._crit_edge84" [kernel.cpp:80]   --->   Operation 309 'br' <Predicate = (!and_ln66)> <Delay = 0.00>
ST_17 : Operation 310 [1/1] (3.25ns)   --->   "store float %v37, float* %max_W_addr_1, align 4" [kernel.cpp:83]   --->   Operation 310 'store' <Predicate = (!and_ln66 & v38)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_17 : Operation 311 [1/1] (0.00ns)   --->   "br label %._crit_edge84" [kernel.cpp:84]   --->   Operation 311 'br' <Predicate = (!and_ln66 & v38)> <Delay = 0.00>
ST_17 : Operation 312 [1/1] (0.00ns)   --->   "br label %18"   --->   Operation 312 'br' <Predicate = (!and_ln66)> <Delay = 0.00>
ST_17 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node v33)   --->   "%or_ln70 = or i1 %icmp_ln70_1, %icmp_ln70" [kernel.cpp:70]   --->   Operation 313 'or' 'or_ln70' <Predicate = (and_ln66)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 314 [1/2] (5.43ns)   --->   "%tmp_18 = fcmp olt float %v31, %v29" [kernel.cpp:70]   --->   Operation 314 'fcmp' 'tmp_18' <Predicate = (and_ln66)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 315 [1/1] (0.97ns) (out node of the LUT)   --->   "%v33 = and i1 %or_ln70, %tmp_18" [kernel.cpp:70]   --->   Operation 315 'and' 'v33' <Predicate = (and_ln66)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 316 [1/1] (0.00ns)   --->   "br i1 %v33, label %15, label %._crit_edge83" [kernel.cpp:71]   --->   Operation 316 'br' <Predicate = (and_ln66)> <Delay = 0.00>
ST_17 : Operation 317 [1/1] (3.25ns)   --->   "store float %v29, float* %max_W_addr_1, align 4" [kernel.cpp:73]   --->   Operation 317 'store' <Predicate = (and_ln66 & v33)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_17 : Operation 318 [1/1] (0.00ns)   --->   "br label %._crit_edge83" [kernel.cpp:74]   --->   Operation 318 'br' <Predicate = (and_ln66 & v33)> <Delay = 0.00>
ST_17 : Operation 319 [1/1] (0.00ns)   --->   "br label %18" [kernel.cpp:75]   --->   Operation 319 'br' <Predicate = (and_ln66)> <Delay = 0.00>
ST_17 : Operation 320 [1/1] (0.00ns)   --->   "br label %12" [kernel.cpp:64]   --->   Operation 320 'br' <Predicate = true> <Delay = 0.00>

State 18 <SV = 6> <Delay = 2.32>
ST_18 : Operation 321 [1/1] (0.00ns)   --->   "%i2_0 = phi i4 [ %i2, %l_inp_to_int_i2_end ], [ 0, %.preheader76.preheader ]"   --->   Operation 321 'phi' 'i2_0' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 322 [1/1] (1.30ns)   --->   "%icmp_ln88 = icmp eq i4 %i2_0, -4" [kernel.cpp:88]   --->   Operation 322 'icmp' 'icmp_ln88' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 323 [1/1] (0.00ns)   --->   "%empty_359 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 323 'speclooptripcount' 'empty_359' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 324 [1/1] (1.73ns)   --->   "%i2 = add i4 %i2_0, 1" [kernel.cpp:88]   --->   Operation 324 'add' 'i2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 325 [1/1] (0.00ns)   --->   "br i1 %icmp_ln88, label %.preheader75.preheader, label %l_inp_to_int_i2_begin" [kernel.cpp:88]   --->   Operation 325 'br' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 326 [1/1] (0.00ns)   --->   "%zext_ln90 = zext i4 %i2_0 to i64" [kernel.cpp:90]   --->   Operation 326 'zext' 'zext_ln90' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_18 : Operation 327 [1/1] (0.00ns)   --->   "%max_inp_addr_2 = getelementptr inbounds [12 x float]* %max_inp, i64 0, i64 %zext_ln90" [kernel.cpp:92]   --->   Operation 327 'getelementptr' 'max_inp_addr_2' <Predicate = (!icmp_ln88)> <Delay = 0.00>
ST_18 : Operation 328 [2/2] (2.32ns)   --->   "%v45 = load float* %max_inp_addr_2, align 4" [kernel.cpp:92]   --->   Operation 328 'load' 'v45' <Predicate = (!icmp_ln88)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_18 : Operation 329 [1/1] (1.76ns)   --->   "br label %.preheader75" [kernel.cpp:98]   --->   Operation 329 'br' <Predicate = (icmp_ln88)> <Delay = 1.76>

State 19 <SV = 7> <Delay = 2.32>
ST_19 : Operation 330 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str4) nounwind" [kernel.cpp:88]   --->   Operation 330 'specloopname' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 331 [1/1] (0.00ns)   --->   "%tmp_6 = call i32 (...)* @_ssdm_op_SpecRegionBegin([16 x i8]* @p_str4)" [kernel.cpp:88]   --->   Operation 331 'specregionbegin' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 332 [1/1] (0.00ns)   --->   "%tmp_32 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %i2_0, i10 0)" [kernel.cpp:90]   --->   Operation 332 'bitconcatenate' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 333 [1/1] (0.00ns)   --->   "%zext_ln90_1 = zext i14 %tmp_32 to i15" [kernel.cpp:90]   --->   Operation 333 'zext' 'zext_ln90_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 334 [1/1] (0.00ns)   --->   "%tmp_33 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %i2_0, i8 0)" [kernel.cpp:90]   --->   Operation 334 'bitconcatenate' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 335 [1/1] (0.00ns)   --->   "%zext_ln90_2 = zext i12 %tmp_33 to i15" [kernel.cpp:90]   --->   Operation 335 'zext' 'zext_ln90_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 336 [1/1] (1.81ns)   --->   "%sub_ln90 = sub i15 %zext_ln90_1, %zext_ln90_2" [kernel.cpp:90]   --->   Operation 336 'sub' 'sub_ln90' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 337 [1/2] (2.32ns)   --->   "%v45 = load float* %max_inp_addr_2, align 4" [kernel.cpp:92]   --->   Operation 337 'load' 'v45' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_19 : Operation 338 [1/1] (1.76ns)   --->   "br label %19" [kernel.cpp:89]   --->   Operation 338 'br' <Predicate = true> <Delay = 1.76>

State 20 <SV = 8> <Delay = 5.19>
ST_20 : Operation 339 [1/1] (0.00ns)   --->   "%j2_0 = phi i10 [ 0, %l_inp_to_int_i2_begin ], [ %j2, %_ifconv ]"   --->   Operation 339 'phi' 'j2_0' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 340 [1/1] (1.77ns)   --->   "%icmp_ln89 = icmp eq i10 %j2_0, -256" [kernel.cpp:89]   --->   Operation 340 'icmp' 'icmp_ln89' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 341 [1/1] (0.00ns)   --->   "%empty_360 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)"   --->   Operation 341 'speclooptripcount' 'empty_360' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 342 [1/1] (1.73ns)   --->   "%j2 = add i10 %j2_0, 1" [kernel.cpp:89]   --->   Operation 342 'add' 'j2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 343 [1/1] (0.00ns)   --->   "br i1 %icmp_ln89, label %l_inp_to_int_i2_end, label %_ifconv" [kernel.cpp:89]   --->   Operation 343 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln90_3 = zext i10 %j2_0 to i15" [kernel.cpp:90]   --->   Operation 344 'zext' 'zext_ln90_3' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_20 : Operation 345 [1/1] (1.94ns)   --->   "%add_ln90 = add i15 %sub_ln90, %zext_ln90_3" [kernel.cpp:90]   --->   Operation 345 'add' 'add_ln90' <Predicate = (!icmp_ln89)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 346 [1/1] (0.00ns)   --->   "%sext_ln90 = sext i15 %add_ln90 to i64" [kernel.cpp:90]   --->   Operation 346 'sext' 'sext_ln90' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_20 : Operation 347 [1/1] (0.00ns)   --->   "%v0_addr_1 = getelementptr [9216 x float]* %v0, i64 0, i64 %sext_ln90" [kernel.cpp:90]   --->   Operation 347 'getelementptr' 'v0_addr_1' <Predicate = (!icmp_ln89)> <Delay = 0.00>
ST_20 : Operation 348 [2/2] (3.25ns)   --->   "%v43 = load float* %v0_addr_1, align 4" [kernel.cpp:91]   --->   Operation 348 'load' 'v43' <Predicate = (!icmp_ln89)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_20 : Operation 349 [1/1] (0.00ns)   --->   "%empty_361 = call i32 (...)* @_ssdm_op_SpecRegionEnd([16 x i8]* @p_str4, i32 %tmp_6)" [kernel.cpp:97]   --->   Operation 349 'specregionend' 'empty_361' <Predicate = (icmp_ln89)> <Delay = 0.00>
ST_20 : Operation 350 [1/1] (0.00ns)   --->   "br label %.preheader76" [kernel.cpp:88]   --->   Operation 350 'br' <Predicate = (icmp_ln89)> <Delay = 0.00>

State 21 <SV = 9> <Delay = 3.25>
ST_21 : Operation 351 [1/2] (3.25ns)   --->   "%v43 = load float* %v0_addr_1, align 4" [kernel.cpp:91]   --->   Operation 351 'load' 'v43' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 22 <SV = 10> <Delay = 5.70>
ST_22 : Operation 352 [4/4] (5.70ns)   --->   "%v44 = fmul float %v43, 2.047000e+03" [kernel.cpp:91]   --->   Operation 352 'fmul' 'v44' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 11> <Delay = 5.70>
ST_23 : Operation 353 [3/4] (5.70ns)   --->   "%v44 = fmul float %v43, 2.047000e+03" [kernel.cpp:91]   --->   Operation 353 'fmul' 'v44' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 12> <Delay = 5.70>
ST_24 : Operation 354 [2/4] (5.70ns)   --->   "%v44 = fmul float %v43, 2.047000e+03" [kernel.cpp:91]   --->   Operation 354 'fmul' 'v44' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 13> <Delay = 5.70>
ST_25 : Operation 355 [1/4] (5.70ns)   --->   "%v44 = fmul float %v43, 2.047000e+03" [kernel.cpp:91]   --->   Operation 355 'fmul' 'v44' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 14> <Delay = 6.07>
ST_26 : Operation 356 [16/16] (6.07ns)   --->   "%v46 = fdiv float %v44, %v45" [kernel.cpp:93]   --->   Operation 356 'fdiv' 'v46' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 15> <Delay = 6.07>
ST_27 : Operation 357 [15/16] (6.07ns)   --->   "%v46 = fdiv float %v44, %v45" [kernel.cpp:93]   --->   Operation 357 'fdiv' 'v46' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 16> <Delay = 6.07>
ST_28 : Operation 358 [14/16] (6.07ns)   --->   "%v46 = fdiv float %v44, %v45" [kernel.cpp:93]   --->   Operation 358 'fdiv' 'v46' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 17> <Delay = 6.07>
ST_29 : Operation 359 [13/16] (6.07ns)   --->   "%v46 = fdiv float %v44, %v45" [kernel.cpp:93]   --->   Operation 359 'fdiv' 'v46' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 18> <Delay = 6.07>
ST_30 : Operation 360 [12/16] (6.07ns)   --->   "%v46 = fdiv float %v44, %v45" [kernel.cpp:93]   --->   Operation 360 'fdiv' 'v46' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 19> <Delay = 6.07>
ST_31 : Operation 361 [11/16] (6.07ns)   --->   "%v46 = fdiv float %v44, %v45" [kernel.cpp:93]   --->   Operation 361 'fdiv' 'v46' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 20> <Delay = 6.07>
ST_32 : Operation 362 [10/16] (6.07ns)   --->   "%v46 = fdiv float %v44, %v45" [kernel.cpp:93]   --->   Operation 362 'fdiv' 'v46' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 21> <Delay = 6.07>
ST_33 : Operation 363 [9/16] (6.07ns)   --->   "%v46 = fdiv float %v44, %v45" [kernel.cpp:93]   --->   Operation 363 'fdiv' 'v46' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 22> <Delay = 6.07>
ST_34 : Operation 364 [8/16] (6.07ns)   --->   "%v46 = fdiv float %v44, %v45" [kernel.cpp:93]   --->   Operation 364 'fdiv' 'v46' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 23> <Delay = 6.07>
ST_35 : Operation 365 [7/16] (6.07ns)   --->   "%v46 = fdiv float %v44, %v45" [kernel.cpp:93]   --->   Operation 365 'fdiv' 'v46' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 24> <Delay = 6.07>
ST_36 : Operation 366 [6/16] (6.07ns)   --->   "%v46 = fdiv float %v44, %v45" [kernel.cpp:93]   --->   Operation 366 'fdiv' 'v46' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 25> <Delay = 6.07>
ST_37 : Operation 367 [5/16] (6.07ns)   --->   "%v46 = fdiv float %v44, %v45" [kernel.cpp:93]   --->   Operation 367 'fdiv' 'v46' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 26> <Delay = 6.07>
ST_38 : Operation 368 [4/16] (6.07ns)   --->   "%v46 = fdiv float %v44, %v45" [kernel.cpp:93]   --->   Operation 368 'fdiv' 'v46' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 27> <Delay = 6.07>
ST_39 : Operation 369 [3/16] (6.07ns)   --->   "%v46 = fdiv float %v44, %v45" [kernel.cpp:93]   --->   Operation 369 'fdiv' 'v46' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 28> <Delay = 6.07>
ST_40 : Operation 370 [2/16] (6.07ns)   --->   "%v46 = fdiv float %v44, %v45" [kernel.cpp:93]   --->   Operation 370 'fdiv' 'v46' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 29> <Delay = 6.07>
ST_41 : Operation 371 [1/16] (6.07ns)   --->   "%v46 = fdiv float %v44, %v45" [kernel.cpp:93]   --->   Operation 371 'fdiv' 'v46' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 30> <Delay = 8.66>
ST_42 : Operation 372 [1/1] (0.00ns)   --->   "%reg_V = bitcast float %v46 to i32" [kernel.cpp:94]   --->   Operation 372 'bitcast' 'reg_V' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 373 [1/1] (0.00ns)   --->   "%trunc_ln262 = trunc i32 %reg_V to i31" [kernel.cpp:94]   --->   Operation 373 'trunc' 'trunc_ln262' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 374 [1/1] (0.00ns)   --->   "%p_Result_69 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %reg_V, i32 31)" [kernel.cpp:94]   --->   Operation 374 'bitselect' 'p_Result_69' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 375 [1/1] (0.00ns)   --->   "%p_Result_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %reg_V, i32 23, i32 30)" [kernel.cpp:94]   --->   Operation 375 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 376 [1/1] (0.00ns)   --->   "%exp_V = zext i8 %p_Result_s to i9" [kernel.cpp:94]   --->   Operation 376 'zext' 'exp_V' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node v47_V_3)   --->   "%trunc_ln270 = trunc i32 %reg_V to i23" [kernel.cpp:94]   --->   Operation 377 'trunc' 'trunc_ln270' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 378 [1/1] (0.00ns)   --->   "%v47_V = trunc i32 %reg_V to i12" [kernel.cpp:94]   --->   Operation 378 'trunc' 'v47_V' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node v47_V_3)   --->   "%tmp_8 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %trunc_ln270)" [kernel.cpp:94]   --->   Operation 379 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 380 [1/1] (2.47ns)   --->   "%icmp_ln278 = icmp eq i31 %trunc_ln262, 0" [kernel.cpp:94]   --->   Operation 380 'icmp' 'icmp_ln278' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 381 [1/1] (1.82ns)   --->   "%sh_amt = sub i9 150, %exp_V" [kernel.cpp:94]   --->   Operation 381 'sub' 'sh_amt' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node v47_V_3)   --->   "%sext_ln281 = sext i9 %sh_amt to i24" [kernel.cpp:94]   --->   Operation 382 'sext' 'sext_ln281' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 383 [1/1] (1.55ns)   --->   "%icmp_ln282 = icmp eq i8 %p_Result_s, -106" [kernel.cpp:94]   --->   Operation 383 'icmp' 'icmp_ln282' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 384 [1/1] (1.66ns)   --->   "%icmp_ln284 = icmp sgt i9 %sh_amt, 0" [kernel.cpp:94]   --->   Operation 384 'icmp' 'icmp_ln284' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 385 [1/1] (1.66ns)   --->   "%icmp_ln285 = icmp slt i9 %sh_amt, 25" [kernel.cpp:94]   --->   Operation 385 'icmp' 'icmp_ln285' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 386 [1/1] (1.82ns)   --->   "%sh_amt_1 = sub i9 0, %sh_amt" [kernel.cpp:94]   --->   Operation 386 'sub' 'sh_amt_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 387 [1/1] (1.66ns)   --->   "%icmp_ln295 = icmp slt i9 %sh_amt_1, 12" [kernel.cpp:94]   --->   Operation 387 'icmp' 'icmp_ln295' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node v47_V_3)   --->   "%lshr_ln286 = lshr i24 %tmp_8, %sext_ln281" [kernel.cpp:94]   --->   Operation 388 'lshr' 'lshr_ln286' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 389 [1/1] (0.00ns) (grouped into LUT with out node v47_V_3)   --->   "%v47_V_1 = trunc i24 %lshr_ln286 to i12" [kernel.cpp:94]   --->   Operation 389 'trunc' 'v47_V_1' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 390 [1/1] (0.97ns)   --->   "%or_ln282 = or i1 %icmp_ln278, %icmp_ln282" [kernel.cpp:94]   --->   Operation 390 'or' 'or_ln282' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node and_ln284)   --->   "%xor_ln282 = xor i1 %or_ln282, true" [kernel.cpp:94]   --->   Operation 391 'xor' 'xor_ln282' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 392 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln284 = and i1 %icmp_ln284, %xor_ln282" [kernel.cpp:94]   --->   Operation 392 'and' 'and_ln284' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node v47_V_3)   --->   "%and_ln285 = and i1 %and_ln284, %icmp_ln285" [kernel.cpp:94]   --->   Operation 393 'and' 'and_ln285' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 394 [1/1] (4.20ns) (out node of the LUT)   --->   "%v47_V_3 = select i1 %and_ln285, i12 %v47_V_1, i12 0" [kernel.cpp:94]   --->   Operation 394 'select' 'v47_V_3' <Predicate = true> <Delay = 4.20> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_42 : Operation 395 [1/1] (0.00ns) (grouped into LUT with out node and_ln295)   --->   "%or_ln284 = or i1 %or_ln282, %icmp_ln284" [kernel.cpp:94]   --->   Operation 395 'or' 'or_ln284' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node and_ln295)   --->   "%xor_ln284 = xor i1 %or_ln284, true" [kernel.cpp:94]   --->   Operation 396 'xor' 'xor_ln284' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 397 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln295 = and i1 %icmp_ln295, %xor_ln284" [kernel.cpp:94]   --->   Operation 397 'and' 'and_ln295' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 31> <Delay = 7.78>
ST_43 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node v47_V_5)   --->   "%sext_ln294 = sext i9 %sh_amt_1 to i32" [kernel.cpp:94]   --->   Operation 398 'sext' 'sext_ln294' <Predicate = (and_ln295 & !icmp_ln278)> <Delay = 0.00>
ST_43 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node v47_V_6)   --->   "%tmp_37 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %reg_V, i32 31)" [kernel.cpp:94]   --->   Operation 399 'bitselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node v47_V_6)   --->   "%select_ln288 = select i1 %tmp_37, i12 -1, i12 0" [kernel.cpp:94]   --->   Operation 400 'select' 'select_ln288' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node v47_V_5)   --->   "%sext_ln294cast = trunc i32 %sext_ln294 to i12" [kernel.cpp:94]   --->   Operation 401 'trunc' 'sext_ln294cast' <Predicate = (and_ln295 & !icmp_ln278)> <Delay = 0.00>
ST_43 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node v47_V_5)   --->   "%shl_ln297 = shl i12 %v47_V, %sext_ln294cast" [kernel.cpp:94]   --->   Operation 402 'shl' 'shl_ln297' <Predicate = (and_ln295 & !icmp_ln278)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node v47_V_5)   --->   "%v47_V_4 = select i1 %and_ln295, i12 %shl_ln297, i12 %v47_V_3" [kernel.cpp:94]   --->   Operation 403 'select' 'v47_V_4' <Predicate = (!icmp_ln278)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 404 [1/1] (3.56ns) (out node of the LUT)   --->   "%v47_V_5 = select i1 %icmp_ln278, i12 0, i12 %v47_V_4" [kernel.cpp:94]   --->   Operation 404 'select' 'v47_V_5' <Predicate = true> <Delay = 3.56> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node v47_V_6)   --->   "%xor_ln285 = xor i1 %icmp_ln285, true" [kernel.cpp:94]   --->   Operation 405 'xor' 'xor_ln285' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node v47_V_6)   --->   "%and_ln285_1 = and i1 %and_ln284, %xor_ln285" [kernel.cpp:94]   --->   Operation 406 'and' 'and_ln285_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 407 [1/1] (0.99ns) (out node of the LUT)   --->   "%v47_V_6 = select i1 %and_ln285_1, i12 %select_ln288, i12 %v47_V_5" [kernel.cpp:94]   --->   Operation 407 'select' 'v47_V_6' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node v47_V_7)   --->   "%xor_ln278 = xor i1 %icmp_ln278, true" [kernel.cpp:94]   --->   Operation 408 'xor' 'xor_ln278' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 409 [1/1] (0.00ns) (grouped into LUT with out node v47_V_7)   --->   "%and_ln282 = and i1 %icmp_ln282, %xor_ln278" [kernel.cpp:94]   --->   Operation 409 'and' 'and_ln282' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 410 [1/1] (0.97ns) (out node of the LUT)   --->   "%v47_V_7 = select i1 %and_ln282, i12 %v47_V, i12 %v47_V_6" [kernel.cpp:94]   --->   Operation 410 'select' 'v47_V_7' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_43 : Operation 411 [1/1] (1.54ns)   --->   "%v47_V_8 = sub i12 0, %v47_V_7" [kernel.cpp:94]   --->   Operation 411 'sub' 'v47_V_8' <Predicate = (p_Result_69)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 412 [1/1] (0.69ns)   --->   "%v47_V_9 = select i1 %p_Result_69, i12 %v47_V_8, i12 %v47_V_7" [kernel.cpp:94]   --->   Operation 412 'select' 'v47_V_9' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 44 <SV = 32> <Delay = 3.25>
ST_44 : Operation 413 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str5) nounwind" [kernel.cpp:89]   --->   Operation 413 'specloopname' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 414 [1/1] (0.00ns)   --->   "%q_inp_V_addr_1 = getelementptr [9216 x i12]* %q_inp_V, i64 0, i64 %sext_ln90" [kernel.cpp:95]   --->   Operation 414 'getelementptr' 'q_inp_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_44 : Operation 415 [1/1] (3.25ns)   --->   "store i12 %v47_V_9, i12* %q_inp_V_addr_1, align 2" [kernel.cpp:95]   --->   Operation 415 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_44 : Operation 416 [1/1] (0.00ns)   --->   "br label %19" [kernel.cpp:89]   --->   Operation 416 'br' <Predicate = true> <Delay = 0.00>

State 45 <SV = 7> <Delay = 3.25>
ST_45 : Operation 417 [1/1] (0.00ns)   --->   "%i3_0 = phi i10 [ %i3, %l_W_to_int_i3_end ], [ 0, %.preheader75.preheader ]"   --->   Operation 417 'phi' 'i3_0' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 418 [1/1] (1.77ns)   --->   "%icmp_ln98 = icmp eq i10 %i3_0, -256" [kernel.cpp:98]   --->   Operation 418 'icmp' 'icmp_ln98' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 419 [1/1] (0.00ns)   --->   "%empty_362 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)"   --->   Operation 419 'speclooptripcount' 'empty_362' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 420 [1/1] (1.73ns)   --->   "%i3 = add i10 %i3_0, 1" [kernel.cpp:98]   --->   Operation 420 'add' 'i3' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_45 : Operation 421 [1/1] (0.00ns)   --->   "br i1 %icmp_ln98, label %.preheader74.preheader, label %l_W_to_int_i3_begin" [kernel.cpp:98]   --->   Operation 421 'br' <Predicate = true> <Delay = 0.00>
ST_45 : Operation 422 [1/1] (0.00ns)   --->   "%zext_ln100 = zext i10 %i3_0 to i64" [kernel.cpp:100]   --->   Operation 422 'zext' 'zext_ln100' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_45 : Operation 423 [1/1] (0.00ns)   --->   "%max_W_addr_2 = getelementptr inbounds [768 x float]* %max_W, i64 0, i64 %zext_ln100" [kernel.cpp:102]   --->   Operation 423 'getelementptr' 'max_W_addr_2' <Predicate = (!icmp_ln98)> <Delay = 0.00>
ST_45 : Operation 424 [2/2] (3.25ns)   --->   "%v52 = load float* %max_W_addr_2, align 4" [kernel.cpp:102]   --->   Operation 424 'load' 'v52' <Predicate = (!icmp_ln98)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_45 : Operation 425 [1/1] (1.76ns)   --->   "br label %.preheader74" [kernel.cpp:108]   --->   Operation 425 'br' <Predicate = (icmp_ln98)> <Delay = 1.76>

State 46 <SV = 8> <Delay = 3.25>
ST_46 : Operation 426 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @p_str6) nounwind" [kernel.cpp:98]   --->   Operation 426 'specloopname' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 427 [1/1] (0.00ns)   --->   "%tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([14 x i8]* @p_str6)" [kernel.cpp:98]   --->   Operation 427 'specregionbegin' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 428 [1/1] (0.00ns)   --->   "%tmp_34 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %i3_0, i10 0)" [kernel.cpp:100]   --->   Operation 428 'bitconcatenate' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 429 [1/1] (0.00ns)   --->   "%zext_ln100_1 = zext i20 %tmp_34 to i21" [kernel.cpp:100]   --->   Operation 429 'zext' 'zext_ln100_1' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 430 [1/1] (0.00ns)   --->   "%tmp_35 = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %i3_0, i8 0)" [kernel.cpp:100]   --->   Operation 430 'bitconcatenate' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 431 [1/1] (0.00ns)   --->   "%zext_ln100_2 = zext i18 %tmp_35 to i21" [kernel.cpp:100]   --->   Operation 431 'zext' 'zext_ln100_2' <Predicate = true> <Delay = 0.00>
ST_46 : Operation 432 [1/1] (2.19ns)   --->   "%sub_ln100 = sub i21 %zext_ln100_1, %zext_ln100_2" [kernel.cpp:100]   --->   Operation 432 'sub' 'sub_ln100' <Predicate = true> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_46 : Operation 433 [1/2] (3.25ns)   --->   "%v52 = load float* %max_W_addr_2, align 4" [kernel.cpp:102]   --->   Operation 433 'load' 'v52' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_46 : Operation 434 [1/1] (1.76ns)   --->   "br label %20" [kernel.cpp:99]   --->   Operation 434 'br' <Predicate = true> <Delay = 1.76>

State 47 <SV = 9> <Delay = 5.47>
ST_47 : Operation 435 [1/1] (0.00ns)   --->   "%j3_0 = phi i10 [ 0, %l_W_to_int_i3_begin ], [ %j3, %_ifconv24 ]"   --->   Operation 435 'phi' 'j3_0' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 436 [1/1] (1.77ns)   --->   "%icmp_ln99 = icmp eq i10 %j3_0, -256" [kernel.cpp:99]   --->   Operation 436 'icmp' 'icmp_ln99' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 437 [1/1] (0.00ns)   --->   "%empty_363 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)"   --->   Operation 437 'speclooptripcount' 'empty_363' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 438 [1/1] (1.73ns)   --->   "%j3 = add i10 %j3_0, 1" [kernel.cpp:99]   --->   Operation 438 'add' 'j3' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 439 [1/1] (0.00ns)   --->   "br i1 %icmp_ln99, label %l_W_to_int_i3_end, label %_ifconv24" [kernel.cpp:99]   --->   Operation 439 'br' <Predicate = true> <Delay = 0.00>
ST_47 : Operation 440 [1/1] (0.00ns)   --->   "%zext_ln100_3 = zext i10 %j3_0 to i21" [kernel.cpp:100]   --->   Operation 440 'zext' 'zext_ln100_3' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_47 : Operation 441 [1/1] (2.22ns)   --->   "%add_ln100 = add i21 %sub_ln100, %zext_ln100_3" [kernel.cpp:100]   --->   Operation 441 'add' 'add_ln100' <Predicate = (!icmp_ln99)> <Delay = 2.22> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_47 : Operation 442 [1/1] (0.00ns)   --->   "%sext_ln100 = sext i21 %add_ln100 to i64" [kernel.cpp:100]   --->   Operation 442 'sext' 'sext_ln100' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_47 : Operation 443 [1/1] (0.00ns)   --->   "%v1_addr_1 = getelementptr [589824 x float]* %v1, i64 0, i64 %sext_ln100" [kernel.cpp:100]   --->   Operation 443 'getelementptr' 'v1_addr_1' <Predicate = (!icmp_ln99)> <Delay = 0.00>
ST_47 : Operation 444 [4/4] (3.25ns)   --->   "%v50 = load float* %v1_addr_1, align 4" [kernel.cpp:101]   --->   Operation 444 'load' 'v50' <Predicate = (!icmp_ln99)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_47 : Operation 445 [1/1] (0.00ns)   --->   "%empty_364 = call i32 (...)* @_ssdm_op_SpecRegionEnd([14 x i8]* @p_str6, i32 %tmp_7)" [kernel.cpp:107]   --->   Operation 445 'specregionend' 'empty_364' <Predicate = (icmp_ln99)> <Delay = 0.00>
ST_47 : Operation 446 [1/1] (0.00ns)   --->   "br label %.preheader75" [kernel.cpp:98]   --->   Operation 446 'br' <Predicate = (icmp_ln99)> <Delay = 0.00>

State 48 <SV = 10> <Delay = 3.25>
ST_48 : Operation 447 [3/4] (3.25ns)   --->   "%v50 = load float* %v1_addr_1, align 4" [kernel.cpp:101]   --->   Operation 447 'load' 'v50' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 49 <SV = 11> <Delay = 3.25>
ST_49 : Operation 448 [2/4] (3.25ns)   --->   "%v50 = load float* %v1_addr_1, align 4" [kernel.cpp:101]   --->   Operation 448 'load' 'v50' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 50 <SV = 12> <Delay = 3.25>
ST_50 : Operation 449 [1/4] (3.25ns)   --->   "%v50 = load float* %v1_addr_1, align 4" [kernel.cpp:101]   --->   Operation 449 'load' 'v50' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 51 <SV = 13> <Delay = 5.70>
ST_51 : Operation 450 [4/4] (5.70ns)   --->   "%v51 = fmul float %v50, 2.047000e+03" [kernel.cpp:101]   --->   Operation 450 'fmul' 'v51' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 52 <SV = 14> <Delay = 5.70>
ST_52 : Operation 451 [3/4] (5.70ns)   --->   "%v51 = fmul float %v50, 2.047000e+03" [kernel.cpp:101]   --->   Operation 451 'fmul' 'v51' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 15> <Delay = 5.70>
ST_53 : Operation 452 [2/4] (5.70ns)   --->   "%v51 = fmul float %v50, 2.047000e+03" [kernel.cpp:101]   --->   Operation 452 'fmul' 'v51' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 54 <SV = 16> <Delay = 5.70>
ST_54 : Operation 453 [1/4] (5.70ns)   --->   "%v51 = fmul float %v50, 2.047000e+03" [kernel.cpp:101]   --->   Operation 453 'fmul' 'v51' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 55 <SV = 17> <Delay = 6.07>
ST_55 : Operation 454 [16/16] (6.07ns)   --->   "%v53 = fdiv float %v51, %v52" [kernel.cpp:103]   --->   Operation 454 'fdiv' 'v53' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 56 <SV = 18> <Delay = 6.07>
ST_56 : Operation 455 [15/16] (6.07ns)   --->   "%v53 = fdiv float %v51, %v52" [kernel.cpp:103]   --->   Operation 455 'fdiv' 'v53' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 57 <SV = 19> <Delay = 6.07>
ST_57 : Operation 456 [14/16] (6.07ns)   --->   "%v53 = fdiv float %v51, %v52" [kernel.cpp:103]   --->   Operation 456 'fdiv' 'v53' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 20> <Delay = 6.07>
ST_58 : Operation 457 [13/16] (6.07ns)   --->   "%v53 = fdiv float %v51, %v52" [kernel.cpp:103]   --->   Operation 457 'fdiv' 'v53' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 21> <Delay = 6.07>
ST_59 : Operation 458 [12/16] (6.07ns)   --->   "%v53 = fdiv float %v51, %v52" [kernel.cpp:103]   --->   Operation 458 'fdiv' 'v53' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 22> <Delay = 6.07>
ST_60 : Operation 459 [11/16] (6.07ns)   --->   "%v53 = fdiv float %v51, %v52" [kernel.cpp:103]   --->   Operation 459 'fdiv' 'v53' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 23> <Delay = 6.07>
ST_61 : Operation 460 [10/16] (6.07ns)   --->   "%v53 = fdiv float %v51, %v52" [kernel.cpp:103]   --->   Operation 460 'fdiv' 'v53' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 62 <SV = 24> <Delay = 6.07>
ST_62 : Operation 461 [9/16] (6.07ns)   --->   "%v53 = fdiv float %v51, %v52" [kernel.cpp:103]   --->   Operation 461 'fdiv' 'v53' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 63 <SV = 25> <Delay = 6.07>
ST_63 : Operation 462 [8/16] (6.07ns)   --->   "%v53 = fdiv float %v51, %v52" [kernel.cpp:103]   --->   Operation 462 'fdiv' 'v53' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 64 <SV = 26> <Delay = 6.07>
ST_64 : Operation 463 [7/16] (6.07ns)   --->   "%v53 = fdiv float %v51, %v52" [kernel.cpp:103]   --->   Operation 463 'fdiv' 'v53' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 65 <SV = 27> <Delay = 6.07>
ST_65 : Operation 464 [6/16] (6.07ns)   --->   "%v53 = fdiv float %v51, %v52" [kernel.cpp:103]   --->   Operation 464 'fdiv' 'v53' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 66 <SV = 28> <Delay = 6.07>
ST_66 : Operation 465 [5/16] (6.07ns)   --->   "%v53 = fdiv float %v51, %v52" [kernel.cpp:103]   --->   Operation 465 'fdiv' 'v53' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 67 <SV = 29> <Delay = 6.07>
ST_67 : Operation 466 [4/16] (6.07ns)   --->   "%v53 = fdiv float %v51, %v52" [kernel.cpp:103]   --->   Operation 466 'fdiv' 'v53' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 68 <SV = 30> <Delay = 6.07>
ST_68 : Operation 467 [3/16] (6.07ns)   --->   "%v53 = fdiv float %v51, %v52" [kernel.cpp:103]   --->   Operation 467 'fdiv' 'v53' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 69 <SV = 31> <Delay = 6.07>
ST_69 : Operation 468 [2/16] (6.07ns)   --->   "%v53 = fdiv float %v51, %v52" [kernel.cpp:103]   --->   Operation 468 'fdiv' 'v53' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 70 <SV = 32> <Delay = 6.07>
ST_70 : Operation 469 [1/16] (6.07ns)   --->   "%v53 = fdiv float %v51, %v52" [kernel.cpp:103]   --->   Operation 469 'fdiv' 'v53' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 71 <SV = 33> <Delay = 8.66>
ST_71 : Operation 470 [1/1] (0.00ns)   --->   "%reg_V_1 = bitcast float %v53 to i32" [kernel.cpp:104]   --->   Operation 470 'bitcast' 'reg_V_1' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 471 [1/1] (0.00ns)   --->   "%trunc_ln262_1 = trunc i32 %reg_V_1 to i31" [kernel.cpp:104]   --->   Operation 471 'trunc' 'trunc_ln262_1' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 472 [1/1] (0.00ns)   --->   "%p_Result_70 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %reg_V_1, i32 31)" [kernel.cpp:104]   --->   Operation 472 'bitselect' 'p_Result_70' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 473 [1/1] (0.00ns)   --->   "%p_Result_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %reg_V_1, i32 23, i32 30)" [kernel.cpp:104]   --->   Operation 473 'partselect' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 474 [1/1] (0.00ns)   --->   "%exp_V_1 = zext i8 %p_Result_5 to i9" [kernel.cpp:104]   --->   Operation 474 'zext' 'exp_V_1' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node v54_V_3)   --->   "%trunc_ln270_1 = trunc i32 %reg_V_1 to i23" [kernel.cpp:104]   --->   Operation 475 'trunc' 'trunc_ln270_1' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 476 [1/1] (0.00ns)   --->   "%v54_V = trunc i32 %reg_V_1 to i12" [kernel.cpp:104]   --->   Operation 476 'trunc' 'v54_V' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node v54_V_3)   --->   "%tmp_1 = call i24 @_ssdm_op_BitConcatenate.i24.i1.i23(i1 true, i23 %trunc_ln270_1)" [kernel.cpp:104]   --->   Operation 477 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 478 [1/1] (2.47ns)   --->   "%icmp_ln278_1 = icmp eq i31 %trunc_ln262_1, 0" [kernel.cpp:104]   --->   Operation 478 'icmp' 'icmp_ln278_1' <Predicate = true> <Delay = 2.47> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 479 [1/1] (1.82ns)   --->   "%sh_amt_2 = sub i9 150, %exp_V_1" [kernel.cpp:104]   --->   Operation 479 'sub' 'sh_amt_2' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 480 [1/1] (0.00ns) (grouped into LUT with out node v54_V_3)   --->   "%sext_ln281_1 = sext i9 %sh_amt_2 to i24" [kernel.cpp:104]   --->   Operation 480 'sext' 'sext_ln281_1' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 481 [1/1] (1.55ns)   --->   "%icmp_ln282_1 = icmp eq i8 %p_Result_5, -106" [kernel.cpp:104]   --->   Operation 481 'icmp' 'icmp_ln282_1' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 482 [1/1] (1.66ns)   --->   "%icmp_ln284_1 = icmp sgt i9 %sh_amt_2, 0" [kernel.cpp:104]   --->   Operation 482 'icmp' 'icmp_ln284_1' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 483 [1/1] (1.66ns)   --->   "%icmp_ln285_1 = icmp slt i9 %sh_amt_2, 25" [kernel.cpp:104]   --->   Operation 483 'icmp' 'icmp_ln285_1' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 484 [1/1] (1.82ns)   --->   "%sh_amt_3 = sub i9 0, %sh_amt_2" [kernel.cpp:104]   --->   Operation 484 'sub' 'sh_amt_3' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 485 [1/1] (1.66ns)   --->   "%icmp_ln295_1 = icmp slt i9 %sh_amt_3, 12" [kernel.cpp:104]   --->   Operation 485 'icmp' 'icmp_ln295_1' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 486 [1/1] (0.00ns) (grouped into LUT with out node v54_V_3)   --->   "%lshr_ln286_1 = lshr i24 %tmp_1, %sext_ln281_1" [kernel.cpp:104]   --->   Operation 486 'lshr' 'lshr_ln286_1' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node v54_V_3)   --->   "%v54_V_1 = trunc i24 %lshr_ln286_1 to i12" [kernel.cpp:104]   --->   Operation 487 'trunc' 'v54_V_1' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 488 [1/1] (0.97ns)   --->   "%or_ln282_1 = or i1 %icmp_ln278_1, %icmp_ln282_1" [kernel.cpp:104]   --->   Operation 488 'or' 'or_ln282_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node and_ln284_1)   --->   "%xor_ln282_1 = xor i1 %or_ln282_1, true" [kernel.cpp:104]   --->   Operation 489 'xor' 'xor_ln282_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 490 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln284_1 = and i1 %icmp_ln284_1, %xor_ln282_1" [kernel.cpp:104]   --->   Operation 490 'and' 'and_ln284_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node v54_V_3)   --->   "%and_ln285_2 = and i1 %and_ln284_1, %icmp_ln285_1" [kernel.cpp:104]   --->   Operation 491 'and' 'and_ln285_2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 492 [1/1] (4.20ns) (out node of the LUT)   --->   "%v54_V_3 = select i1 %and_ln285_2, i12 %v54_V_1, i12 0" [kernel.cpp:104]   --->   Operation 492 'select' 'v54_V_3' <Predicate = true> <Delay = 4.20> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_71 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node and_ln295_1)   --->   "%or_ln284_1 = or i1 %or_ln282_1, %icmp_ln284_1" [kernel.cpp:104]   --->   Operation 493 'or' 'or_ln284_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 494 [1/1] (0.00ns) (grouped into LUT with out node and_ln295_1)   --->   "%xor_ln284_1 = xor i1 %or_ln284_1, true" [kernel.cpp:104]   --->   Operation 494 'xor' 'xor_ln284_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 495 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln295_1 = and i1 %icmp_ln295_1, %xor_ln284_1" [kernel.cpp:104]   --->   Operation 495 'and' 'and_ln295_1' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 72 <SV = 34> <Delay = 7.78>
ST_72 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node v54_V_5)   --->   "%sext_ln294_1 = sext i9 %sh_amt_3 to i32" [kernel.cpp:104]   --->   Operation 496 'sext' 'sext_ln294_1' <Predicate = (and_ln295_1 & !icmp_ln278_1)> <Delay = 0.00>
ST_72 : Operation 497 [1/1] (0.00ns) (grouped into LUT with out node v54_V_6)   --->   "%tmp_40 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %reg_V_1, i32 31)" [kernel.cpp:104]   --->   Operation 497 'bitselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 498 [1/1] (0.00ns) (grouped into LUT with out node v54_V_6)   --->   "%select_ln288_1 = select i1 %tmp_40, i12 -1, i12 0" [kernel.cpp:104]   --->   Operation 498 'select' 'select_ln288_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_72 : Operation 499 [1/1] (0.00ns) (grouped into LUT with out node v54_V_5)   --->   "%sext_ln294_1cast = trunc i32 %sext_ln294_1 to i12" [kernel.cpp:104]   --->   Operation 499 'trunc' 'sext_ln294_1cast' <Predicate = (and_ln295_1 & !icmp_ln278_1)> <Delay = 0.00>
ST_72 : Operation 500 [1/1] (0.00ns) (grouped into LUT with out node v54_V_5)   --->   "%shl_ln297_1 = shl i12 %v54_V, %sext_ln294_1cast" [kernel.cpp:104]   --->   Operation 500 'shl' 'shl_ln297_1' <Predicate = (and_ln295_1 & !icmp_ln278_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 3.56> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 501 [1/1] (0.00ns) (grouped into LUT with out node v54_V_5)   --->   "%v54_V_4 = select i1 %and_ln295_1, i12 %shl_ln297_1, i12 %v54_V_3" [kernel.cpp:104]   --->   Operation 501 'select' 'v54_V_4' <Predicate = (!icmp_ln278_1)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_72 : Operation 502 [1/1] (3.56ns) (out node of the LUT)   --->   "%v54_V_5 = select i1 %icmp_ln278_1, i12 0, i12 %v54_V_4" [kernel.cpp:104]   --->   Operation 502 'select' 'v54_V_5' <Predicate = true> <Delay = 3.56> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_72 : Operation 503 [1/1] (0.00ns) (grouped into LUT with out node v54_V_6)   --->   "%xor_ln285_1 = xor i1 %icmp_ln285_1, true" [kernel.cpp:104]   --->   Operation 503 'xor' 'xor_ln285_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 504 [1/1] (0.00ns) (grouped into LUT with out node v54_V_6)   --->   "%and_ln285_3 = and i1 %and_ln284_1, %xor_ln285_1" [kernel.cpp:104]   --->   Operation 504 'and' 'and_ln285_3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 505 [1/1] (0.99ns) (out node of the LUT)   --->   "%v54_V_6 = select i1 %and_ln285_3, i12 %select_ln288_1, i12 %v54_V_5" [kernel.cpp:104]   --->   Operation 505 'select' 'v54_V_6' <Predicate = true> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_72 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node v54_V_7)   --->   "%xor_ln278_1 = xor i1 %icmp_ln278_1, true" [kernel.cpp:104]   --->   Operation 506 'xor' 'xor_ln278_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 507 [1/1] (0.00ns) (grouped into LUT with out node v54_V_7)   --->   "%and_ln282_1 = and i1 %icmp_ln282_1, %xor_ln278_1" [kernel.cpp:104]   --->   Operation 507 'and' 'and_ln282_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 508 [1/1] (0.97ns) (out node of the LUT)   --->   "%v54_V_7 = select i1 %and_ln282_1, i12 %v54_V, i12 %v54_V_6" [kernel.cpp:104]   --->   Operation 508 'select' 'v54_V_7' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_72 : Operation 509 [1/1] (1.54ns)   --->   "%v54_V_8 = sub i12 0, %v54_V_7" [kernel.cpp:104]   --->   Operation 509 'sub' 'v54_V_8' <Predicate = (p_Result_70)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_72 : Operation 510 [1/1] (0.69ns)   --->   "%v54_V_9 = select i1 %p_Result_70, i12 %v54_V_8, i12 %v54_V_7" [kernel.cpp:104]   --->   Operation 510 'select' 'v54_V_9' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 73 <SV = 35> <Delay = 3.25>
ST_73 : Operation 511 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str7) nounwind" [kernel.cpp:99]   --->   Operation 511 'specloopname' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 512 [1/1] (0.00ns)   --->   "%q_W_V_addr_1 = getelementptr [589824 x i12]* %q_W_V, i64 0, i64 %sext_ln100" [kernel.cpp:105]   --->   Operation 512 'getelementptr' 'q_W_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_73 : Operation 513 [1/1] (3.25ns)   --->   "store i12 %v54_V_9, i12* %q_W_V_addr_1, align 2" [kernel.cpp:105]   --->   Operation 513 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_73 : Operation 514 [1/1] (0.00ns)   --->   "br label %20" [kernel.cpp:99]   --->   Operation 514 'br' <Predicate = true> <Delay = 0.00>

State 74 <SV = 8> <Delay = 1.81>
ST_74 : Operation 515 [1/1] (0.00ns)   --->   "%i4_0 = phi i4 [ %i4, %l_gemm_i4_end ], [ 0, %.preheader74.preheader ]"   --->   Operation 515 'phi' 'i4_0' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 516 [1/1] (1.30ns)   --->   "%icmp_ln108 = icmp eq i4 %i4_0, -4" [kernel.cpp:108]   --->   Operation 516 'icmp' 'icmp_ln108' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 517 [1/1] (0.00ns)   --->   "%empty_365 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 517 'speclooptripcount' 'empty_365' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 518 [1/1] (1.73ns)   --->   "%i4 = add i4 %i4_0, 1" [kernel.cpp:108]   --->   Operation 518 'add' 'i4' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 519 [1/1] (0.00ns)   --->   "br i1 %icmp_ln108, label %.preheader.preheader, label %l_gemm_i4_begin" [kernel.cpp:108]   --->   Operation 519 'br' <Predicate = true> <Delay = 0.00>
ST_74 : Operation 520 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str8) nounwind" [kernel.cpp:108]   --->   Operation 520 'specloopname' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_74 : Operation 521 [1/1] (0.00ns)   --->   "%tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str8)" [kernel.cpp:108]   --->   Operation 521 'specregionbegin' 'tmp_9' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_74 : Operation 522 [1/1] (0.00ns)   --->   "%tmp_36 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %i4_0, i10 0)" [kernel.cpp:111]   --->   Operation 522 'bitconcatenate' 'tmp_36' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_74 : Operation 523 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i14 %tmp_36 to i15" [kernel.cpp:111]   --->   Operation 523 'zext' 'zext_ln111' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_74 : Operation 524 [1/1] (0.00ns)   --->   "%tmp_38 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %i4_0, i8 0)" [kernel.cpp:111]   --->   Operation 524 'bitconcatenate' 'tmp_38' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_74 : Operation 525 [1/1] (0.00ns)   --->   "%zext_ln111_1 = zext i12 %tmp_38 to i15" [kernel.cpp:111]   --->   Operation 525 'zext' 'zext_ln111_1' <Predicate = (!icmp_ln108)> <Delay = 0.00>
ST_74 : Operation 526 [1/1] (1.81ns)   --->   "%sub_ln111 = sub i15 %zext_ln111, %zext_ln111_1" [kernel.cpp:111]   --->   Operation 526 'sub' 'sub_ln111' <Predicate = (!icmp_ln108)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_74 : Operation 527 [1/1] (1.76ns)   --->   "br label %21" [kernel.cpp:109]   --->   Operation 527 'br' <Predicate = (!icmp_ln108)> <Delay = 1.76>
ST_74 : Operation 528 [1/1] (1.76ns)   --->   "br label %.preheader" [kernel.cpp:123]   --->   Operation 528 'br' <Predicate = (icmp_ln108)> <Delay = 1.76>

State 75 <SV = 9> <Delay = 2.19>
ST_75 : Operation 529 [1/1] (0.00ns)   --->   "%j4_0 = phi i10 [ 0, %l_gemm_i4_begin ], [ %j4, %l_j4_end ]"   --->   Operation 529 'phi' 'j4_0' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 530 [1/1] (1.77ns)   --->   "%icmp_ln109 = icmp eq i10 %j4_0, -256" [kernel.cpp:109]   --->   Operation 530 'icmp' 'icmp_ln109' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 531 [1/1] (0.00ns)   --->   "%empty_366 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)"   --->   Operation 531 'speclooptripcount' 'empty_366' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 532 [1/1] (1.73ns)   --->   "%j4 = add i10 %j4_0, 1" [kernel.cpp:109]   --->   Operation 532 'add' 'j4' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 533 [1/1] (0.00ns)   --->   "br i1 %icmp_ln109, label %l_gemm_i4_end, label %l_j4_begin" [kernel.cpp:109]   --->   Operation 533 'br' <Predicate = true> <Delay = 0.00>
ST_75 : Operation 534 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str9) nounwind" [kernel.cpp:109]   --->   Operation 534 'specloopname' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_75 : Operation 535 [1/1] (0.00ns)   --->   "%tmp_3 = call i32 (...)* @_ssdm_op_SpecRegionBegin([5 x i8]* @p_str9)" [kernel.cpp:109]   --->   Operation 535 'specregionbegin' 'tmp_3' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_75 : Operation 536 [1/1] (0.00ns)   --->   "%zext_ln112 = zext i10 %j4_0 to i15" [kernel.cpp:112]   --->   Operation 536 'zext' 'zext_ln112' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_75 : Operation 537 [1/1] (0.00ns)   --->   "%tmp_42 = call i20 @_ssdm_op_BitConcatenate.i20.i10.i10(i10 %j4_0, i10 0)" [kernel.cpp:112]   --->   Operation 537 'bitconcatenate' 'tmp_42' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_75 : Operation 538 [1/1] (0.00ns)   --->   "%zext_ln112_1 = zext i20 %tmp_42 to i21" [kernel.cpp:112]   --->   Operation 538 'zext' 'zext_ln112_1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_75 : Operation 539 [1/1] (0.00ns)   --->   "%tmp_43 = call i18 @_ssdm_op_BitConcatenate.i18.i10.i8(i10 %j4_0, i8 0)" [kernel.cpp:112]   --->   Operation 539 'bitconcatenate' 'tmp_43' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_75 : Operation 540 [1/1] (0.00ns)   --->   "%zext_ln112_2 = zext i18 %tmp_43 to i21" [kernel.cpp:112]   --->   Operation 540 'zext' 'zext_ln112_2' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_75 : Operation 541 [1/1] (2.19ns)   --->   "%sub_ln112 = sub i21 %zext_ln112_1, %zext_ln112_2" [kernel.cpp:112]   --->   Operation 541 'sub' 'sub_ln112' <Predicate = (!icmp_ln109)> <Delay = 2.19> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 542 [1/1] (1.94ns)   --->   "%add_ln116 = add i15 %sub_ln111, %zext_ln112" [kernel.cpp:116]   --->   Operation 542 'add' 'add_ln116' <Predicate = (!icmp_ln109)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_75 : Operation 543 [1/1] (0.00ns)   --->   "%sext_ln116 = sext i15 %add_ln116 to i64" [kernel.cpp:116]   --->   Operation 543 'sext' 'sext_ln116' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_75 : Operation 544 [1/1] (0.00ns)   --->   "%q_outp_addr_1 = getelementptr [9216 x i32]* %q_outp, i64 0, i64 %sext_ln116" [kernel.cpp:116]   --->   Operation 544 'getelementptr' 'q_outp_addr_1' <Predicate = (!icmp_ln109)> <Delay = 0.00>
ST_75 : Operation 545 [1/1] (1.76ns)   --->   "br label %22" [kernel.cpp:110]   --->   Operation 545 'br' <Predicate = (!icmp_ln109)> <Delay = 1.76>
ST_75 : Operation 546 [1/1] (0.00ns)   --->   "%empty_369 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str8, i32 %tmp_9)" [kernel.cpp:122]   --->   Operation 546 'specregionend' 'empty_369' <Predicate = (icmp_ln109)> <Delay = 0.00>
ST_75 : Operation 547 [1/1] (0.00ns)   --->   "br label %.preheader74" [kernel.cpp:108]   --->   Operation 547 'br' <Predicate = (icmp_ln109)> <Delay = 0.00>

State 76 <SV = 10> <Delay = 5.47>
ST_76 : Operation 548 [1/1] (0.00ns)   --->   "%k_0 = phi i10 [ 0, %l_j4_begin ], [ %k, %23 ]"   --->   Operation 548 'phi' 'k_0' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 549 [1/1] (1.77ns)   --->   "%icmp_ln110 = icmp eq i10 %k_0, -256" [kernel.cpp:110]   --->   Operation 549 'icmp' 'icmp_ln110' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 550 [1/1] (0.00ns)   --->   "%empty_367 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)"   --->   Operation 550 'speclooptripcount' 'empty_367' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 551 [1/1] (1.73ns)   --->   "%k = add i10 %k_0, 1" [kernel.cpp:110]   --->   Operation 551 'add' 'k' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 552 [1/1] (0.00ns)   --->   "br i1 %icmp_ln110, label %l_j4_end, label %23" [kernel.cpp:110]   --->   Operation 552 'br' <Predicate = true> <Delay = 0.00>
ST_76 : Operation 553 [1/1] (0.00ns)   --->   "%zext_ln111_2 = zext i10 %k_0 to i21" [kernel.cpp:111]   --->   Operation 553 'zext' 'zext_ln111_2' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_76 : Operation 554 [1/1] (0.00ns)   --->   "%zext_ln111_3 = zext i10 %k_0 to i15" [kernel.cpp:111]   --->   Operation 554 'zext' 'zext_ln111_3' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_76 : Operation 555 [1/1] (1.94ns)   --->   "%add_ln111 = add i15 %sub_ln111, %zext_ln111_3" [kernel.cpp:111]   --->   Operation 555 'add' 'add_ln111' <Predicate = (!icmp_ln110)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 556 [1/1] (0.00ns)   --->   "%sext_ln111 = sext i15 %add_ln111 to i64" [kernel.cpp:111]   --->   Operation 556 'sext' 'sext_ln111' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_76 : Operation 557 [1/1] (0.00ns)   --->   "%q_inp_V_addr = getelementptr [9216 x i12]* %q_inp_V, i64 0, i64 %sext_ln111" [kernel.cpp:111]   --->   Operation 557 'getelementptr' 'q_inp_V_addr' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_76 : Operation 558 [1/1] (2.22ns)   --->   "%add_ln112 = add i21 %sub_ln112, %zext_ln111_2" [kernel.cpp:112]   --->   Operation 558 'add' 'add_ln112' <Predicate = (!icmp_ln110)> <Delay = 2.22> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_76 : Operation 559 [1/1] (0.00ns)   --->   "%sext_ln112 = sext i21 %add_ln112 to i64" [kernel.cpp:112]   --->   Operation 559 'sext' 'sext_ln112' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_76 : Operation 560 [1/1] (0.00ns)   --->   "%q_W_V_addr = getelementptr [589824 x i12]* %q_W_V, i64 0, i64 %sext_ln112" [kernel.cpp:112]   --->   Operation 560 'getelementptr' 'q_W_V_addr' <Predicate = (!icmp_ln110)> <Delay = 0.00>
ST_76 : Operation 561 [2/2] (3.25ns)   --->   "%v58_V = load i12* %q_inp_V_addr, align 2" [kernel.cpp:111]   --->   Operation 561 'load' 'v58_V' <Predicate = (!icmp_ln110)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_76 : Operation 562 [2/2] (3.25ns)   --->   "%v59_V = load i12* %q_W_V_addr, align 2" [kernel.cpp:112]   --->   Operation 562 'load' 'v59_V' <Predicate = (!icmp_ln110)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_76 : Operation 563 [2/2] (3.25ns)   --->   "%v63 = load i32* %q_outp_addr_1, align 4" [kernel.cpp:116]   --->   Operation 563 'load' 'v63' <Predicate = (!icmp_ln110)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_76 : Operation 564 [1/1] (0.00ns)   --->   "%empty_368 = call i32 (...)* @_ssdm_op_SpecRegionEnd([5 x i8]* @p_str9, i32 %tmp_3)" [kernel.cpp:121]   --->   Operation 564 'specregionend' 'empty_368' <Predicate = (icmp_ln110)> <Delay = 0.00>
ST_76 : Operation 565 [1/1] (0.00ns)   --->   "br label %21" [kernel.cpp:109]   --->   Operation 565 'br' <Predicate = (icmp_ln110)> <Delay = 0.00>

State 77 <SV = 11> <Delay = 3.25>
ST_77 : Operation 566 [1/2] (3.25ns)   --->   "%v58_V = load i12* %q_inp_V_addr, align 2" [kernel.cpp:111]   --->   Operation 566 'load' 'v58_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_77 : Operation 567 [1/2] (3.25ns)   --->   "%v59_V = load i12* %q_W_V_addr, align 2" [kernel.cpp:112]   --->   Operation 567 'load' 'v59_V' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_77 : Operation 568 [1/2] (3.25ns)   --->   "%v63 = load i32* %q_outp_addr_1, align 4" [kernel.cpp:116]   --->   Operation 568 'load' 'v63' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 78 <SV = 12> <Delay = 9.63>
ST_78 : Operation 569 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str10) nounwind" [kernel.cpp:110]   --->   Operation 569 'specloopname' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 570 [1/1] (0.00ns)   --->   "%sext_ln68 = sext i12 %v58_V to i24" [kernel.cpp:115]   --->   Operation 570 'sext' 'sext_ln68' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 571 [1/1] (0.00ns)   --->   "%sext_ln68_1 = sext i12 %v59_V to i24" [kernel.cpp:115]   --->   Operation 571 'sext' 'sext_ln68_1' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 572 [1/1] (3.36ns) (grouped into DSP with root node v65)   --->   "%v62_V = mul i24 %sext_ln68_1, %sext_ln68" [kernel.cpp:115]   --->   Operation 572 'mul' 'v62_V' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 573 [1/1] (0.00ns) (grouped into DSP with root node v65)   --->   "%v64 = sext i24 %v62_V to i32" [kernel.cpp:117]   --->   Operation 573 'sext' 'v64' <Predicate = true> <Delay = 0.00>
ST_78 : Operation 574 [1/1] (3.02ns) (root node of the DSP)   --->   "%v65 = add nsw i32 %v64, %v63" [kernel.cpp:118]   --->   Operation 574 'add' 'v65' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_78 : Operation 575 [1/1] (3.25ns)   --->   "store i32 %v65, i32* %q_outp_addr_1, align 4" [kernel.cpp:119]   --->   Operation 575 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_78 : Operation 576 [1/1] (0.00ns)   --->   "br label %22" [kernel.cpp:110]   --->   Operation 576 'br' <Predicate = true> <Delay = 0.00>

State 79 <SV = 9> <Delay = 2.32>
ST_79 : Operation 577 [1/1] (0.00ns)   --->   "%i5_0 = phi i4 [ %i5, %l_outp_to_float_bias_i5_end ], [ 0, %.preheader.preheader ]"   --->   Operation 577 'phi' 'i5_0' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 578 [1/1] (1.30ns)   --->   "%icmp_ln123 = icmp eq i4 %i5_0, -4" [kernel.cpp:123]   --->   Operation 578 'icmp' 'icmp_ln123' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 579 [1/1] (0.00ns)   --->   "%empty_370 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 12, i64 12, i64 12)"   --->   Operation 579 'speclooptripcount' 'empty_370' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 580 [1/1] (1.73ns)   --->   "%i5 = add i4 %i5_0, 1" [kernel.cpp:123]   --->   Operation 580 'add' 'i5' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_79 : Operation 581 [1/1] (0.00ns)   --->   "br i1 %icmp_ln123, label %26, label %l_outp_to_float_bias_i5_begin" [kernel.cpp:123]   --->   Operation 581 'br' <Predicate = true> <Delay = 0.00>
ST_79 : Operation 582 [1/1] (0.00ns)   --->   "%zext_ln125 = zext i4 %i5_0 to i64" [kernel.cpp:125]   --->   Operation 582 'zext' 'zext_ln125' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_79 : Operation 583 [1/1] (0.00ns)   --->   "%max_inp_addr_3 = getelementptr inbounds [12 x float]* %max_inp, i64 0, i64 %zext_ln125" [kernel.cpp:126]   --->   Operation 583 'getelementptr' 'max_inp_addr_3' <Predicate = (!icmp_ln123)> <Delay = 0.00>
ST_79 : Operation 584 [2/2] (2.32ns)   --->   "%v69 = load float* %max_inp_addr_3, align 4" [kernel.cpp:126]   --->   Operation 584 'load' 'v69' <Predicate = (!icmp_ln123)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_79 : Operation 585 [1/1] (0.00ns)   --->   "ret void" [kernel.cpp:137]   --->   Operation 585 'ret' <Predicate = (icmp_ln123)> <Delay = 0.00>

State 80 <SV = 10> <Delay = 2.32>
ST_80 : Operation 586 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @p_str11) nounwind" [kernel.cpp:123]   --->   Operation 586 'specloopname' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 587 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([24 x i8]* @p_str11)" [kernel.cpp:123]   --->   Operation 587 'specregionbegin' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 588 [1/1] (0.00ns)   --->   "%tmp_39 = call i14 @_ssdm_op_BitConcatenate.i14.i4.i10(i4 %i5_0, i10 0)" [kernel.cpp:134]   --->   Operation 588 'bitconcatenate' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 589 [1/1] (0.00ns)   --->   "%zext_ln134 = zext i14 %tmp_39 to i15" [kernel.cpp:134]   --->   Operation 589 'zext' 'zext_ln134' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 590 [1/1] (0.00ns)   --->   "%tmp_41 = call i12 @_ssdm_op_BitConcatenate.i12.i4.i8(i4 %i5_0, i8 0)" [kernel.cpp:134]   --->   Operation 590 'bitconcatenate' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 591 [1/1] (0.00ns)   --->   "%zext_ln134_1 = zext i12 %tmp_41 to i15" [kernel.cpp:134]   --->   Operation 591 'zext' 'zext_ln134_1' <Predicate = true> <Delay = 0.00>
ST_80 : Operation 592 [1/1] (1.81ns)   --->   "%sub_ln134 = sub i15 %zext_ln134, %zext_ln134_1" [kernel.cpp:134]   --->   Operation 592 'sub' 'sub_ln134' <Predicate = true> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_80 : Operation 593 [1/2] (2.32ns)   --->   "%v69 = load float* %max_inp_addr_3, align 4" [kernel.cpp:126]   --->   Operation 593 'load' 'v69' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_80 : Operation 594 [1/1] (1.76ns)   --->   "br label %24" [kernel.cpp:124]   --->   Operation 594 'br' <Predicate = true> <Delay = 1.76>

State 81 <SV = 11> <Delay = 5.19>
ST_81 : Operation 595 [1/1] (0.00ns)   --->   "%j5_0 = phi i10 [ 0, %l_outp_to_float_bias_i5_begin ], [ %j5, %25 ]"   --->   Operation 595 'phi' 'j5_0' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 596 [1/1] (1.77ns)   --->   "%icmp_ln124 = icmp eq i10 %j5_0, -256" [kernel.cpp:124]   --->   Operation 596 'icmp' 'icmp_ln124' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 597 [1/1] (0.00ns)   --->   "%empty_371 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 768, i64 768, i64 768)"   --->   Operation 597 'speclooptripcount' 'empty_371' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 598 [1/1] (1.73ns)   --->   "%j5 = add i10 %j5_0, 1" [kernel.cpp:124]   --->   Operation 598 'add' 'j5' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 599 [1/1] (0.00ns)   --->   "br i1 %icmp_ln124, label %l_outp_to_float_bias_i5_end, label %25" [kernel.cpp:124]   --->   Operation 599 'br' <Predicate = true> <Delay = 0.00>
ST_81 : Operation 600 [1/1] (0.00ns)   --->   "%zext_ln134_2 = zext i10 %j5_0 to i15" [kernel.cpp:134]   --->   Operation 600 'zext' 'zext_ln134_2' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_81 : Operation 601 [1/1] (1.94ns)   --->   "%add_ln134 = add i15 %sub_ln134, %zext_ln134_2" [kernel.cpp:134]   --->   Operation 601 'add' 'add_ln134' <Predicate = (!icmp_ln124)> <Delay = 1.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_81 : Operation 602 [1/1] (0.00ns)   --->   "%sext_ln134 = sext i15 %add_ln134 to i64" [kernel.cpp:134]   --->   Operation 602 'sext' 'sext_ln134' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_81 : Operation 603 [1/1] (0.00ns)   --->   "%q_outp_addr_2 = getelementptr [9216 x i32]* %q_outp, i64 0, i64 %sext_ln134" [kernel.cpp:125]   --->   Operation 603 'getelementptr' 'q_outp_addr_2' <Predicate = (!icmp_ln124)> <Delay = 0.00>
ST_81 : Operation 604 [2/2] (3.25ns)   --->   "%v68 = load i32* %q_outp_addr_2, align 4" [kernel.cpp:125]   --->   Operation 604 'load' 'v68' <Predicate = (!icmp_ln124)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_81 : Operation 605 [1/1] (0.00ns)   --->   "%empty_372 = call i32 (...)* @_ssdm_op_SpecRegionEnd([24 x i8]* @p_str11, i32 %tmp_2)" [kernel.cpp:136]   --->   Operation 605 'specregionend' 'empty_372' <Predicate = (icmp_ln124)> <Delay = 0.00>
ST_81 : Operation 606 [1/1] (0.00ns)   --->   "br label %.preheader" [kernel.cpp:123]   --->   Operation 606 'br' <Predicate = (icmp_ln124)> <Delay = 0.00>

State 82 <SV = 12> <Delay = 3.25>
ST_82 : Operation 607 [1/2] (3.25ns)   --->   "%v68 = load i32* %q_outp_addr_2, align 4" [kernel.cpp:125]   --->   Operation 607 'load' 'v68' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 83 <SV = 13> <Delay = 6.41>
ST_83 : Operation 608 [6/6] (6.41ns)   --->   "%v70 = sitofp i32 %v68 to float" [kernel.cpp:127]   --->   Operation 608 'sitofp' 'v70' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 84 <SV = 14> <Delay = 6.41>
ST_84 : Operation 609 [5/6] (6.41ns)   --->   "%v70 = sitofp i32 %v68 to float" [kernel.cpp:127]   --->   Operation 609 'sitofp' 'v70' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 85 <SV = 15> <Delay = 6.41>
ST_85 : Operation 610 [4/6] (6.41ns)   --->   "%v70 = sitofp i32 %v68 to float" [kernel.cpp:127]   --->   Operation 610 'sitofp' 'v70' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 86 <SV = 16> <Delay = 6.41>
ST_86 : Operation 611 [3/6] (6.41ns)   --->   "%v70 = sitofp i32 %v68 to float" [kernel.cpp:127]   --->   Operation 611 'sitofp' 'v70' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 87 <SV = 17> <Delay = 6.41>
ST_87 : Operation 612 [2/6] (6.41ns)   --->   "%v70 = sitofp i32 %v68 to float" [kernel.cpp:127]   --->   Operation 612 'sitofp' 'v70' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 88 <SV = 18> <Delay = 6.41>
ST_88 : Operation 613 [1/6] (6.41ns)   --->   "%v70 = sitofp i32 %v68 to float" [kernel.cpp:127]   --->   Operation 613 'sitofp' 'v70' <Predicate = true> <Delay = 6.41> <Core = "Int2Float">   --->   Core 112 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'sitofp' 'uitofp'> <InPorts = 1> <OutPorts = 1>

State 89 <SV = 19> <Delay = 5.70>
ST_89 : Operation 614 [4/4] (5.70ns)   --->   "%v71 = fmul float %v70, %v69" [kernel.cpp:128]   --->   Operation 614 'fmul' 'v71' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 90 <SV = 20> <Delay = 5.70>
ST_90 : Operation 615 [3/4] (5.70ns)   --->   "%v71 = fmul float %v70, %v69" [kernel.cpp:128]   --->   Operation 615 'fmul' 'v71' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 91 <SV = 21> <Delay = 5.70>
ST_91 : Operation 616 [1/1] (0.00ns)   --->   "%zext_ln125_1 = zext i10 %j5_0 to i64" [kernel.cpp:125]   --->   Operation 616 'zext' 'zext_ln125_1' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 617 [2/4] (5.70ns)   --->   "%v71 = fmul float %v70, %v69" [kernel.cpp:128]   --->   Operation 617 'fmul' 'v71' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_91 : Operation 618 [1/1] (0.00ns)   --->   "%max_W_addr_3 = getelementptr inbounds [768 x float]* %max_W, i64 0, i64 %zext_ln125_1" [kernel.cpp:129]   --->   Operation 618 'getelementptr' 'max_W_addr_3' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 619 [2/2] (3.25ns)   --->   "%v72 = load float* %max_W_addr_3, align 4" [kernel.cpp:129]   --->   Operation 619 'load' 'v72' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_91 : Operation 620 [1/1] (0.00ns)   --->   "%v2_addr = getelementptr [768 x float]* %v2, i64 0, i64 %zext_ln125_1" [kernel.cpp:132]   --->   Operation 620 'getelementptr' 'v2_addr' <Predicate = true> <Delay = 0.00>
ST_91 : Operation 621 [2/2] (3.25ns)   --->   "%v75 = load float* %v2_addr, align 4" [kernel.cpp:132]   --->   Operation 621 'load' 'v75' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 92 <SV = 22> <Delay = 5.70>
ST_92 : Operation 622 [1/4] (5.70ns)   --->   "%v71 = fmul float %v70, %v69" [kernel.cpp:128]   --->   Operation 622 'fmul' 'v71' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_92 : Operation 623 [1/2] (3.25ns)   --->   "%v72 = load float* %max_W_addr_3, align 4" [kernel.cpp:129]   --->   Operation 623 'load' 'v72' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_92 : Operation 624 [1/2] (3.25ns)   --->   "%v75 = load float* %v2_addr, align 4" [kernel.cpp:132]   --->   Operation 624 'load' 'v75' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>

State 93 <SV = 23> <Delay = 5.70>
ST_93 : Operation 625 [4/4] (5.70ns)   --->   "%v73 = fmul float %v71, %v72" [kernel.cpp:131]   --->   Operation 625 'fmul' 'v73' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 94 <SV = 24> <Delay = 5.70>
ST_94 : Operation 626 [3/4] (5.70ns)   --->   "%v73 = fmul float %v71, %v72" [kernel.cpp:131]   --->   Operation 626 'fmul' 'v73' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 95 <SV = 25> <Delay = 5.70>
ST_95 : Operation 627 [2/4] (5.70ns)   --->   "%v73 = fmul float %v71, %v72" [kernel.cpp:131]   --->   Operation 627 'fmul' 'v73' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 96 <SV = 26> <Delay = 5.70>
ST_96 : Operation 628 [1/4] (5.70ns)   --->   "%v73 = fmul float %v71, %v72" [kernel.cpp:131]   --->   Operation 628 'fmul' 'v73' <Predicate = true> <Delay = 5.70> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 97 <SV = 27> <Delay = 6.07>
ST_97 : Operation 629 [16/16] (6.07ns)   --->   "%v74 = fdiv float %v73, 4.190209e+06" [kernel.cpp:131]   --->   Operation 629 'fdiv' 'v74' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 98 <SV = 28> <Delay = 6.07>
ST_98 : Operation 630 [15/16] (6.07ns)   --->   "%v74 = fdiv float %v73, 4.190209e+06" [kernel.cpp:131]   --->   Operation 630 'fdiv' 'v74' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 99 <SV = 29> <Delay = 6.07>
ST_99 : Operation 631 [14/16] (6.07ns)   --->   "%v74 = fdiv float %v73, 4.190209e+06" [kernel.cpp:131]   --->   Operation 631 'fdiv' 'v74' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 100 <SV = 30> <Delay = 6.07>
ST_100 : Operation 632 [13/16] (6.07ns)   --->   "%v74 = fdiv float %v73, 4.190209e+06" [kernel.cpp:131]   --->   Operation 632 'fdiv' 'v74' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 101 <SV = 31> <Delay = 6.07>
ST_101 : Operation 633 [12/16] (6.07ns)   --->   "%v74 = fdiv float %v73, 4.190209e+06" [kernel.cpp:131]   --->   Operation 633 'fdiv' 'v74' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 102 <SV = 32> <Delay = 6.07>
ST_102 : Operation 634 [11/16] (6.07ns)   --->   "%v74 = fdiv float %v73, 4.190209e+06" [kernel.cpp:131]   --->   Operation 634 'fdiv' 'v74' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 103 <SV = 33> <Delay = 6.07>
ST_103 : Operation 635 [10/16] (6.07ns)   --->   "%v74 = fdiv float %v73, 4.190209e+06" [kernel.cpp:131]   --->   Operation 635 'fdiv' 'v74' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 104 <SV = 34> <Delay = 6.07>
ST_104 : Operation 636 [9/16] (6.07ns)   --->   "%v74 = fdiv float %v73, 4.190209e+06" [kernel.cpp:131]   --->   Operation 636 'fdiv' 'v74' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 105 <SV = 35> <Delay = 6.07>
ST_105 : Operation 637 [8/16] (6.07ns)   --->   "%v74 = fdiv float %v73, 4.190209e+06" [kernel.cpp:131]   --->   Operation 637 'fdiv' 'v74' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 106 <SV = 36> <Delay = 6.07>
ST_106 : Operation 638 [7/16] (6.07ns)   --->   "%v74 = fdiv float %v73, 4.190209e+06" [kernel.cpp:131]   --->   Operation 638 'fdiv' 'v74' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 107 <SV = 37> <Delay = 6.07>
ST_107 : Operation 639 [6/16] (6.07ns)   --->   "%v74 = fdiv float %v73, 4.190209e+06" [kernel.cpp:131]   --->   Operation 639 'fdiv' 'v74' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 108 <SV = 38> <Delay = 6.07>
ST_108 : Operation 640 [5/16] (6.07ns)   --->   "%v74 = fdiv float %v73, 4.190209e+06" [kernel.cpp:131]   --->   Operation 640 'fdiv' 'v74' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 109 <SV = 39> <Delay = 6.07>
ST_109 : Operation 641 [4/16] (6.07ns)   --->   "%v74 = fdiv float %v73, 4.190209e+06" [kernel.cpp:131]   --->   Operation 641 'fdiv' 'v74' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 110 <SV = 40> <Delay = 6.07>
ST_110 : Operation 642 [3/16] (6.07ns)   --->   "%v74 = fdiv float %v73, 4.190209e+06" [kernel.cpp:131]   --->   Operation 642 'fdiv' 'v74' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 111 <SV = 41> <Delay = 6.07>
ST_111 : Operation 643 [2/16] (6.07ns)   --->   "%v74 = fdiv float %v73, 4.190209e+06" [kernel.cpp:131]   --->   Operation 643 'fdiv' 'v74' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 112 <SV = 42> <Delay = 6.07>
ST_112 : Operation 644 [1/16] (6.07ns)   --->   "%v74 = fdiv float %v73, 4.190209e+06" [kernel.cpp:131]   --->   Operation 644 'fdiv' 'v74' <Predicate = true> <Delay = 6.07> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 15> <II = 1> <Delay = 6.07> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 113 <SV = 43> <Delay = 7.25>
ST_113 : Operation 645 [5/5] (7.25ns)   --->   "%v76 = fadd float %v74, %v75" [kernel.cpp:133]   --->   Operation 645 'fadd' 'v76' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 114 <SV = 44> <Delay = 7.25>
ST_114 : Operation 646 [4/5] (7.25ns)   --->   "%v76 = fadd float %v74, %v75" [kernel.cpp:133]   --->   Operation 646 'fadd' 'v76' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 115 <SV = 45> <Delay = 7.25>
ST_115 : Operation 647 [3/5] (7.25ns)   --->   "%v76 = fadd float %v74, %v75" [kernel.cpp:133]   --->   Operation 647 'fadd' 'v76' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 116 <SV = 46> <Delay = 7.25>
ST_116 : Operation 648 [2/5] (7.25ns)   --->   "%v76 = fadd float %v74, %v75" [kernel.cpp:133]   --->   Operation 648 'fadd' 'v76' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 117 <SV = 47> <Delay = 7.25>
ST_117 : Operation 649 [1/5] (7.25ns)   --->   "%v76 = fadd float %v74, %v75" [kernel.cpp:133]   --->   Operation 649 'fadd' 'v76' <Predicate = true> <Delay = 7.25> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 118 <SV = 48> <Delay = 3.25>
ST_118 : Operation 650 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([5 x i8]* @p_str12) nounwind" [kernel.cpp:124]   --->   Operation 650 'specloopname' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 651 [1/1] (0.00ns)   --->   "%v3_addr = getelementptr [9216 x float]* %v3, i64 0, i64 %sext_ln134" [kernel.cpp:134]   --->   Operation 651 'getelementptr' 'v3_addr' <Predicate = true> <Delay = 0.00>
ST_118 : Operation 652 [1/1] (3.25ns)   --->   "store float %v76, float* %v3_addr, align 4" [kernel.cpp:134]   --->   Operation 652 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 9216> <RAM>
ST_118 : Operation 653 [1/1] (0.00ns)   --->   "br label %24" [kernel.cpp:124]   --->   Operation 653 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('v5') with incoming values : ('v5', kernel.cpp:23) [12]  (1.77 ns)

 <State 2>: 2.32ns
The critical path consists of the following:
	'phi' operation ('v5') with incoming values : ('v5', kernel.cpp:23) [12]  (0 ns)
	'getelementptr' operation ('max_inp_addr', kernel.cpp:24) [19]  (0 ns)
	'store' operation ('store_ln24', kernel.cpp:24) of constant 0 on array 'max_inp', kernel.cpp:22 [20]  (2.32 ns)

 <State 3>: 3.25ns
The critical path consists of the following:
	'phi' operation ('v7') with incoming values : ('v7', kernel.cpp:27) [25]  (0 ns)
	'getelementptr' operation ('max_W_addr', kernel.cpp:28) [32]  (0 ns)
	'store' operation ('store_ln28', kernel.cpp:28) of constant 0 on array 'max_W', kernel.cpp:26 [33]  (3.25 ns)

 <State 4>: 1.81ns
The critical path consists of the following:
	'phi' operation ('v11') with incoming values : ('v11', kernel.cpp:33) [38]  (0 ns)
	'sub' operation ('sub_ln35', kernel.cpp:35) [48]  (1.81 ns)

 <State 5>: 5.2ns
The critical path consists of the following:
	'phi' operation ('v12') with incoming values : ('v12', kernel.cpp:34) [51]  (0 ns)
	'add' operation ('add_ln35', kernel.cpp:35) [58]  (1.94 ns)
	'getelementptr' operation ('q_outp_addr', kernel.cpp:35) [60]  (0 ns)
	'store' operation ('store_ln35', kernel.cpp:35) of constant 0 on array 'q_outp', kernel.cpp:32 [61]  (3.25 ns)

 <State 6>: 1.81ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', kernel.cpp:38) [68]  (0 ns)
	'sub' operation ('sub_ln40', kernel.cpp:40) [81]  (1.81 ns)

 <State 7>: 5.2ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', kernel.cpp:39) [85]  (0 ns)
	'add' operation ('add_ln40', kernel.cpp:40) [93]  (1.94 ns)
	'getelementptr' operation ('v0_addr', kernel.cpp:40) [95]  (0 ns)
	'load' operation ('v15', kernel.cpp:40) on array 'v0' [96]  (3.25 ns)

 <State 8>: 8.69ns
The critical path consists of the following:
	'load' operation ('v15', kernel.cpp:40) on array 'v0' [96]  (3.25 ns)
	'fcmp' operation ('tmp_5', kernel.cpp:41) [103]  (5.43 ns)

 <State 9>: 7.75ns
The critical path consists of the following:
	'load' operation ('v21', kernel.cpp:51) on array 'max_inp', kernel.cpp:22 [105]  (2.32 ns)
	'fcmp' operation ('tmp_11', kernel.cpp:45) [135]  (5.43 ns)

 <State 10>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_14', kernel.cpp:54) [120]  (5.43 ns)
	'and' operation ('v24', kernel.cpp:54) [121]  (0.978 ns)

 <State 11>: 2.2ns
The critical path consists of the following:
	'phi' operation ('i1') with incoming values : ('i1', kernel.cpp:63) [151]  (0 ns)
	'sub' operation ('sub_ln65', kernel.cpp:65) [164]  (2.2 ns)

 <State 12>: 5.48ns
The critical path consists of the following:
	'phi' operation ('j1') with incoming values : ('j1', kernel.cpp:64) [168]  (0 ns)
	'add' operation ('add_ln65', kernel.cpp:65) [176]  (2.23 ns)
	'getelementptr' operation ('v1_addr', kernel.cpp:65) [178]  (0 ns)
	'load' operation ('v29', kernel.cpp:65) on array 'v1' [179]  (3.25 ns)

 <State 13>: 3.25ns
The critical path consists of the following:
	'load' operation ('v29', kernel.cpp:65) on array 'v1' [179]  (3.25 ns)

 <State 14>: 3.25ns
The critical path consists of the following:
	'load' operation ('v29', kernel.cpp:65) on array 'v1' [179]  (3.25 ns)

 <State 15>: 8.69ns
The critical path consists of the following:
	'load' operation ('v29', kernel.cpp:65) on array 'v1' [179]  (3.25 ns)
	'fcmp' operation ('tmp_16', kernel.cpp:66) [186]  (5.43 ns)

 <State 16>: 8.69ns
The critical path consists of the following:
	'load' operation ('v35', kernel.cpp:76) on array 'max_W', kernel.cpp:26 [188]  (3.25 ns)
	'fcmp' operation ('tmp_18', kernel.cpp:70) [218]  (5.43 ns)

 <State 17>: 6.41ns
The critical path consists of the following:
	'fcmp' operation ('tmp_21', kernel.cpp:79) [203]  (5.43 ns)
	'and' operation ('v38', kernel.cpp:79) [204]  (0.978 ns)

 <State 18>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i2') with incoming values : ('i2', kernel.cpp:88) [234]  (0 ns)
	'getelementptr' operation ('max_inp_addr_2', kernel.cpp:92) [248]  (0 ns)
	'load' operation ('v45', kernel.cpp:92) on array 'max_inp', kernel.cpp:22 [249]  (2.32 ns)

 <State 19>: 2.32ns
The critical path consists of the following:
	'load' operation ('v45', kernel.cpp:92) on array 'max_inp', kernel.cpp:22 [249]  (2.32 ns)

 <State 20>: 5.2ns
The critical path consists of the following:
	'phi' operation ('j2') with incoming values : ('j2', kernel.cpp:89) [252]  (0 ns)
	'add' operation ('add_ln90', kernel.cpp:90) [260]  (1.94 ns)
	'getelementptr' operation ('v0_addr_1', kernel.cpp:90) [262]  (0 ns)
	'load' operation ('v43', kernel.cpp:91) on array 'v0' [264]  (3.25 ns)

 <State 21>: 3.25ns
The critical path consists of the following:
	'load' operation ('v43', kernel.cpp:91) on array 'v0' [264]  (3.25 ns)

 <State 22>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v44', kernel.cpp:91) [265]  (5.7 ns)

 <State 23>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v44', kernel.cpp:91) [265]  (5.7 ns)

 <State 24>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v44', kernel.cpp:91) [265]  (5.7 ns)

 <State 25>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v44', kernel.cpp:91) [265]  (5.7 ns)

 <State 26>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v46', kernel.cpp:93) [266]  (6.08 ns)

 <State 27>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v46', kernel.cpp:93) [266]  (6.08 ns)

 <State 28>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v46', kernel.cpp:93) [266]  (6.08 ns)

 <State 29>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v46', kernel.cpp:93) [266]  (6.08 ns)

 <State 30>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v46', kernel.cpp:93) [266]  (6.08 ns)

 <State 31>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v46', kernel.cpp:93) [266]  (6.08 ns)

 <State 32>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v46', kernel.cpp:93) [266]  (6.08 ns)

 <State 33>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v46', kernel.cpp:93) [266]  (6.08 ns)

 <State 34>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v46', kernel.cpp:93) [266]  (6.08 ns)

 <State 35>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v46', kernel.cpp:93) [266]  (6.08 ns)

 <State 36>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v46', kernel.cpp:93) [266]  (6.08 ns)

 <State 37>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v46', kernel.cpp:93) [266]  (6.08 ns)

 <State 38>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v46', kernel.cpp:93) [266]  (6.08 ns)

 <State 39>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v46', kernel.cpp:93) [266]  (6.08 ns)

 <State 40>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v46', kernel.cpp:93) [266]  (6.08 ns)

 <State 41>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v46', kernel.cpp:93) [266]  (6.08 ns)

 <State 42>: 8.67ns
The critical path consists of the following:
	'sub' operation ('sh_amt', kernel.cpp:94) [276]  (1.82 ns)
	'icmp' operation ('icmp_ln284', kernel.cpp:94) [279]  (1.66 ns)
	'and' operation ('and_ln284', kernel.cpp:94) [292]  (0.978 ns)
	'and' operation ('and_ln285', kernel.cpp:94) [293]  (0 ns)
	'select' operation ('v47.V', kernel.cpp:94) [294]  (4.2 ns)

 <State 43>: 7.78ns
The critical path consists of the following:
	'shl' operation ('v47.V', kernel.cpp:94) [289]  (0 ns)
	'select' operation ('v47.V', kernel.cpp:94) [298]  (0 ns)
	'select' operation ('v47.V', kernel.cpp:94) [299]  (3.57 ns)
	'select' operation ('v47.V', kernel.cpp:94) [302]  (0.993 ns)
	'select' operation ('v47.V', kernel.cpp:94) [305]  (0.978 ns)
	'sub' operation ('v47.V', kernel.cpp:94) [306]  (1.55 ns)
	'select' operation ('v47.V', kernel.cpp:94) [307]  (0.697 ns)

 <State 44>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('q_inp_V_addr_1', kernel.cpp:95) [263]  (0 ns)
	'store' operation ('store_ln95', kernel.cpp:95) of variable 'v47.V', kernel.cpp:94 on array 'q_inp.V', kernel.cpp:30 [308]  (3.25 ns)

 <State 45>: 3.25ns
The critical path consists of the following:
	'phi' operation ('i3') with incoming values : ('i3', kernel.cpp:98) [316]  (0 ns)
	'getelementptr' operation ('max_W_addr_2', kernel.cpp:102) [330]  (0 ns)
	'load' operation ('v52', kernel.cpp:102) on array 'max_W', kernel.cpp:26 [331]  (3.25 ns)

 <State 46>: 3.25ns
The critical path consists of the following:
	'load' operation ('v52', kernel.cpp:102) on array 'max_W', kernel.cpp:26 [331]  (3.25 ns)

 <State 47>: 5.48ns
The critical path consists of the following:
	'phi' operation ('j3') with incoming values : ('j3', kernel.cpp:99) [334]  (0 ns)
	'add' operation ('add_ln100', kernel.cpp:100) [342]  (2.23 ns)
	'getelementptr' operation ('v1_addr_1', kernel.cpp:100) [344]  (0 ns)
	'load' operation ('v50', kernel.cpp:101) on array 'v1' [346]  (3.25 ns)

 <State 48>: 3.25ns
The critical path consists of the following:
	'load' operation ('v50', kernel.cpp:101) on array 'v1' [346]  (3.25 ns)

 <State 49>: 3.25ns
The critical path consists of the following:
	'load' operation ('v50', kernel.cpp:101) on array 'v1' [346]  (3.25 ns)

 <State 50>: 3.25ns
The critical path consists of the following:
	'load' operation ('v50', kernel.cpp:101) on array 'v1' [346]  (3.25 ns)

 <State 51>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v51', kernel.cpp:101) [347]  (5.7 ns)

 <State 52>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v51', kernel.cpp:101) [347]  (5.7 ns)

 <State 53>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v51', kernel.cpp:101) [347]  (5.7 ns)

 <State 54>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v51', kernel.cpp:101) [347]  (5.7 ns)

 <State 55>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v53', kernel.cpp:103) [348]  (6.08 ns)

 <State 56>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v53', kernel.cpp:103) [348]  (6.08 ns)

 <State 57>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v53', kernel.cpp:103) [348]  (6.08 ns)

 <State 58>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v53', kernel.cpp:103) [348]  (6.08 ns)

 <State 59>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v53', kernel.cpp:103) [348]  (6.08 ns)

 <State 60>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v53', kernel.cpp:103) [348]  (6.08 ns)

 <State 61>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v53', kernel.cpp:103) [348]  (6.08 ns)

 <State 62>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v53', kernel.cpp:103) [348]  (6.08 ns)

 <State 63>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v53', kernel.cpp:103) [348]  (6.08 ns)

 <State 64>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v53', kernel.cpp:103) [348]  (6.08 ns)

 <State 65>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v53', kernel.cpp:103) [348]  (6.08 ns)

 <State 66>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v53', kernel.cpp:103) [348]  (6.08 ns)

 <State 67>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v53', kernel.cpp:103) [348]  (6.08 ns)

 <State 68>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v53', kernel.cpp:103) [348]  (6.08 ns)

 <State 69>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v53', kernel.cpp:103) [348]  (6.08 ns)

 <State 70>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v53', kernel.cpp:103) [348]  (6.08 ns)

 <State 71>: 8.67ns
The critical path consists of the following:
	'sub' operation ('sh_amt', kernel.cpp:104) [358]  (1.82 ns)
	'icmp' operation ('icmp_ln284_1', kernel.cpp:104) [361]  (1.66 ns)
	'and' operation ('and_ln284_1', kernel.cpp:104) [374]  (0.978 ns)
	'and' operation ('and_ln285_2', kernel.cpp:104) [375]  (0 ns)
	'select' operation ('v54.V', kernel.cpp:104) [376]  (4.2 ns)

 <State 72>: 7.78ns
The critical path consists of the following:
	'shl' operation ('v54.V', kernel.cpp:104) [371]  (0 ns)
	'select' operation ('v54.V', kernel.cpp:104) [380]  (0 ns)
	'select' operation ('v54.V', kernel.cpp:104) [381]  (3.57 ns)
	'select' operation ('v54.V', kernel.cpp:104) [384]  (0.993 ns)
	'select' operation ('v54.V', kernel.cpp:104) [387]  (0.978 ns)
	'sub' operation ('v54.V', kernel.cpp:104) [388]  (1.55 ns)
	'select' operation ('v54.V', kernel.cpp:104) [389]  (0.697 ns)

 <State 73>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('q_W_V_addr_1', kernel.cpp:105) [345]  (0 ns)
	'store' operation ('store_ln105', kernel.cpp:105) of variable 'v54.V', kernel.cpp:104 on array 'q_W.V', kernel.cpp:31 [390]  (3.25 ns)

 <State 74>: 1.81ns
The critical path consists of the following:
	'phi' operation ('i4') with incoming values : ('i4', kernel.cpp:108) [398]  (0 ns)
	'sub' operation ('sub_ln111', kernel.cpp:111) [410]  (1.81 ns)

 <State 75>: 2.2ns
The critical path consists of the following:
	'phi' operation ('j4') with incoming values : ('j4', kernel.cpp:109) [413]  (0 ns)
	'sub' operation ('sub_ln112', kernel.cpp:112) [426]  (2.2 ns)

 <State 76>: 5.48ns
The critical path consists of the following:
	'phi' operation ('k') with incoming values : ('k', kernel.cpp:110) [432]  (0 ns)
	'add' operation ('add_ln112', kernel.cpp:112) [444]  (2.23 ns)
	'getelementptr' operation ('q_W_V_addr', kernel.cpp:112) [446]  (0 ns)
	'load' operation ('v59.V', kernel.cpp:112) on array 'q_W.V', kernel.cpp:31 [448]  (3.25 ns)

 <State 77>: 3.25ns
The critical path consists of the following:
	'load' operation ('v58.V', kernel.cpp:111) on array 'q_inp.V', kernel.cpp:30 [447]  (3.25 ns)

 <State 78>: 9.63ns
The critical path consists of the following:
	'mul' operation of DSP[454] ('v62.V', kernel.cpp:115) [451]  (3.36 ns)
	'add' operation of DSP[454] ('v65', kernel.cpp:118) [454]  (3.02 ns)
	'store' operation ('store_ln119', kernel.cpp:119) of variable 'v65', kernel.cpp:118 on array 'q_outp', kernel.cpp:32 [455]  (3.25 ns)

 <State 79>: 2.32ns
The critical path consists of the following:
	'phi' operation ('i5') with incoming values : ('i5', kernel.cpp:123) [466]  (0 ns)
	'getelementptr' operation ('max_inp_addr_3', kernel.cpp:126) [480]  (0 ns)
	'load' operation ('v69', kernel.cpp:126) on array 'max_inp', kernel.cpp:22 [481]  (2.32 ns)

 <State 80>: 2.32ns
The critical path consists of the following:
	'load' operation ('v69', kernel.cpp:126) on array 'max_inp', kernel.cpp:22 [481]  (2.32 ns)

 <State 81>: 5.2ns
The critical path consists of the following:
	'phi' operation ('j5') with incoming values : ('j5', kernel.cpp:124) [484]  (0 ns)
	'add' operation ('add_ln134', kernel.cpp:134) [493]  (1.94 ns)
	'getelementptr' operation ('q_outp_addr_2', kernel.cpp:125) [496]  (0 ns)
	'load' operation ('v68', kernel.cpp:125) on array 'q_outp', kernel.cpp:32 [497]  (3.25 ns)

 <State 82>: 3.25ns
The critical path consists of the following:
	'load' operation ('v68', kernel.cpp:125) on array 'q_outp', kernel.cpp:32 [497]  (3.25 ns)

 <State 83>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('v70', kernel.cpp:127) [498]  (6.41 ns)

 <State 84>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('v70', kernel.cpp:127) [498]  (6.41 ns)

 <State 85>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('v70', kernel.cpp:127) [498]  (6.41 ns)

 <State 86>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('v70', kernel.cpp:127) [498]  (6.41 ns)

 <State 87>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('v70', kernel.cpp:127) [498]  (6.41 ns)

 <State 88>: 6.41ns
The critical path consists of the following:
	'sitofp' operation ('v70', kernel.cpp:127) [498]  (6.41 ns)

 <State 89>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v71', kernel.cpp:128) [499]  (5.7 ns)

 <State 90>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v71', kernel.cpp:128) [499]  (5.7 ns)

 <State 91>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v71', kernel.cpp:128) [499]  (5.7 ns)

 <State 92>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v71', kernel.cpp:128) [499]  (5.7 ns)

 <State 93>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v73', kernel.cpp:131) [502]  (5.7 ns)

 <State 94>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v73', kernel.cpp:131) [502]  (5.7 ns)

 <State 95>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v73', kernel.cpp:131) [502]  (5.7 ns)

 <State 96>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('v73', kernel.cpp:131) [502]  (5.7 ns)

 <State 97>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v74', kernel.cpp:131) [503]  (6.08 ns)

 <State 98>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v74', kernel.cpp:131) [503]  (6.08 ns)

 <State 99>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v74', kernel.cpp:131) [503]  (6.08 ns)

 <State 100>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v74', kernel.cpp:131) [503]  (6.08 ns)

 <State 101>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v74', kernel.cpp:131) [503]  (6.08 ns)

 <State 102>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v74', kernel.cpp:131) [503]  (6.08 ns)

 <State 103>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v74', kernel.cpp:131) [503]  (6.08 ns)

 <State 104>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v74', kernel.cpp:131) [503]  (6.08 ns)

 <State 105>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v74', kernel.cpp:131) [503]  (6.08 ns)

 <State 106>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v74', kernel.cpp:131) [503]  (6.08 ns)

 <State 107>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v74', kernel.cpp:131) [503]  (6.08 ns)

 <State 108>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v74', kernel.cpp:131) [503]  (6.08 ns)

 <State 109>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v74', kernel.cpp:131) [503]  (6.08 ns)

 <State 110>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v74', kernel.cpp:131) [503]  (6.08 ns)

 <State 111>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v74', kernel.cpp:131) [503]  (6.08 ns)

 <State 112>: 6.08ns
The critical path consists of the following:
	'fdiv' operation ('v74', kernel.cpp:131) [503]  (6.08 ns)

 <State 113>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v76', kernel.cpp:133) [506]  (7.26 ns)

 <State 114>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v76', kernel.cpp:133) [506]  (7.26 ns)

 <State 115>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v76', kernel.cpp:133) [506]  (7.26 ns)

 <State 116>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v76', kernel.cpp:133) [506]  (7.26 ns)

 <State 117>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('v76', kernel.cpp:133) [506]  (7.26 ns)

 <State 118>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('v3_addr', kernel.cpp:134) [495]  (0 ns)
	'store' operation ('store_ln134', kernel.cpp:134) of variable 'v76', kernel.cpp:133 on array 'v3' [507]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78
	State 79
	State 80
	State 81
	State 82
	State 83
	State 84
	State 85
	State 86
	State 87
	State 88
	State 89
	State 90
	State 91
	State 92
	State 93
	State 94
	State 95
	State 96
	State 97
	State 98
	State 99
	State 100
	State 101
	State 102
	State 103
	State 104
	State 105
	State 106
	State 107
	State 108
	State 109
	State 110
	State 111
	State 112
	State 113
	State 114
	State 115
	State 116
	State 117
	State 118


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
