% Generated by IEEEtran.bst, version: 1.14 (2015/08/26)
\begin{thebibliography}{10}
\providecommand{\url}[1]{#1}
\csname url@samestyle\endcsname
\providecommand{\newblock}{\relax}
\providecommand{\bibinfo}[2]{#2}
\providecommand{\BIBentrySTDinterwordspacing}{\spaceskip=0pt\relax}
\providecommand{\BIBentryALTinterwordstretchfactor}{4}
\providecommand{\BIBentryALTinterwordspacing}{\spaceskip=\fontdimen2\font plus
\BIBentryALTinterwordstretchfactor\fontdimen3\font minus
  \fontdimen4\font\relax}
\providecommand{\BIBforeignlanguage}[2]{{%
\expandafter\ifx\csname l@#1\endcsname\relax
\typeout{** WARNING: IEEEtran.bst: No hyphenation pattern has been}%
\typeout{** loaded for the language `#1'. Using the pattern for}%
\typeout{** the default language instead.}%
\else
\language=\csname l@#1\endcsname
\fi
#2}}
\providecommand{\BIBdecl}{\relax}
\BIBdecl

\bibitem{elseviermcm}
``Thermal layout optimization for 3d stacked multichip modules,''
  \emph{Microelectronics Journal}, vol. 139, p. 105882, 2023.

\bibitem{sapatnekarvar}
Y.~Zhan, B.~Goplen, and S.~Sapatnekar, ``Electrothermal analysis and
  optimization techniques for nanoscale integrated circuits,'' in
  \emph{ASPDAC'06}.

\bibitem{isac}
Y.~Yang, Z.~Gu, C.~Zhu, R.~P. Dick, and L.~Shang, ``{ISAC}: Integrated
  space-and-time-adaptive chip-package thermal analysis,'' \emph{IEEE TCAD},
  vol.~26, no.~1, pp. 86--99, 2006.

\bibitem{3dsim}
H.~Sultan and S.~Sarangi, ``A fast leakage aware thermal simulator for {3D}
  chips,'' in \emph{DATE'17}.

\bibitem{sapatnekar}
Y.~Zhan and S.~S. Sapatnekar, ``High-efficiency green function-based thermal
  simulation algorithms,'' \emph{Computer-Aided Design of Integrated Circuits
  and Systems, IEEE Transactions on}, vol.~26, no.~9, pp. 1661--1675, 2007.

\bibitem{fourier}
D.~V. Widder, \emph{The heat equation}.\hskip 1em plus 0.5em minus 0.4em\relax
  Academic Press, 1976, vol.~67.

\bibitem{greenintro}
J.~V. Beck, K.~D. Cole, A.~Haji-Sheikh, and B.~Litkouhl, \emph{Heat conduction
  using Green's function}.\hskip 1em plus 0.5em minus 0.4em\relax Taylor \&
  Francis, 1992.

\bibitem{lightsim}
S.~Sarangi, G.~Ananthanarayanan, and M.~Balakrishnan, ``Lightsim: A leakage
  aware ultrafast temperature simulator,'' in \emph{ASPDAC'14}.

\bibitem{powerblur2014}
A.~Ziabari, J.-H. Park, E.~K. Ardestani, J.~Renau, S.-M. Kang, and A.~Shakouri,
  ``Power blurring: Fast static and transient thermal analysis method for
  packaged integrated circuits and power devices,'' \emph{IEEE TVLSI}, vol.~22,
  no.~11, pp. 2366--2379, 2014.

\bibitem{mittal}
S.~Mittal, ``A survey of architectural techniques for managing process
  variation,'' \emph{CSUR}, vol.~48, no.~4, p.~54, 2016.

\bibitem{varius}
S.~Sarangi, B.~Greskamp, R.~Teodorescu, J.~Nakano, A.~Tiwari, and J.~Torrellas,
  ``Varius: A model of process variation and resulting timing errors for
  microarchitects,'' \emph{IEEE TSM}, vol.~21, no.~1, pp. 3--13, 2008.

\bibitem{skadronvar}
E.~Humenay, D.~Tarjan, and K.~Skadron, ``Impact of process variations on
  multicore performance symmetry,'' in \emph{DATE 2007}.

\bibitem{liu}
Y.~Liu, R.~P. Dick, L.~Shang, and H.~Yang, ``Accurate temperature-dependent
  integrated circuit leakage power estimation is easy,'' in \emph{DATE 2007}.

\bibitem{tempsurvey}
H.~Sultan, A.~Chauhan, and S.~R. Sarangi, ``A survey of chip-level thermal
  simulators,'' \emph{CSUR}, vol.~52, no.~2, pp. 1--35, 2019.

\bibitem{leungvar}
G.~Leung and C.~O. Chui, ``Variability impact of random dopant fluctuation on
  nanoscale junctionless {FinFETs},'' \emph{IEEE Electron Device Letters},
  vol.~33, no.~6, pp. 767--769, 2012.

\bibitem{burzo}
M.~G. Burzo, P.~L. Komarov, and P.~Raad, ``Non-contact thermal conductivity
  measurements of p-doped and n-doped gold covered natural and
  isotopically-pure silicon and their oxides,'' in \emph{EuroSimE'04}.

\bibitem{hotspot}
W.~Huang, S.~Ghosh, S.~Velusamy, K.~Sankaranarayanan, K.~Skadron, and M.~R.
  Stan, ``Hotspot: A compact thermal modeling methodology for early-stage
  {VLSI} design,'' \emph{VLSI Systems, IEEE Transactions on}, vol.~14, no.~5,
  pp. 501--513, 2006.

\bibitem{pod}
L.~Jiang, A.~Dowling, Y.~Liu, and M.-C. Cheng, ``Chip-level thermal simulation
  for a multicore processor using a multi-block model enabled by proper
  orthogonal decomposition,'' in \emph{iTherm, 2022.}

\bibitem{systemc}
Y.~Chen, S.~Vinco, E.~Macii, and M.~Poncino, ``Systemc-ams thermal modeling for
  the co-simulation of functional and extra-functional properties,'' \emph{ACM
  Transactions on Design Automation of Electronic Systems (TODAES)}, vol.~24,
  no.~1, pp. 1--26, 2018.

\bibitem{deepoheat}
Z.~Liu, Y.~Li, J.~Hu, X.~Yu, S.~Shiau, X.~Ai, Z.~Zeng, and Z.~Zhang,
  ``Deepoheat: Operator learning-based ultra-fast thermal simulation in 3d-ic
  design.''

\bibitem{pathania3dttp}
S.~Niknam, Y.~Shen, A.~Pathania, and A.~D. Pimentel, ``3d-ttp: Efficient
  transient temperature-aware power budgeting for 3d-stacked processor-memory
  systems.''

\bibitem{coskun2023}
P.~Shukla, V.~F. Pavlidis, E.~Salman, and A.~K. Coskun, ``Tread-m3d:
  Temperature-aware dnn accelerators for monolithic 3d mobile systems,''
  \emph{IEEE Transactions on Computer-Aided Design of Integrated Circuits and
  Systems}, 2023.

\bibitem{jaffari}
J.~Jaffari and M.~Anis, ``Statistical thermal profile considering process
  variations: Analysis and applications,'' \emph{IEEE TCAD}, vol.~27, no.~6,
  pp. 1027--1040, 2008.

\bibitem{varipower}
K.~Meng, F.~Huebbers, R.~Joseph, and Y.~Ismail, ``Modeling and characterizing
  power variability in multicore architectures,'' in \emph{ISPASS'07}.

\bibitem{juan}
D.-C. Juan, S.~Garg, and D.~Marculescu, ``Statistical thermal evaluation and
  mitigation techniques for {3D} chip-multiprocessors in the presence of
  process variations,'' in \emph{DATE'11}.

\bibitem{henkelvar}
M.~Shafique, D.~Gnad, S.~Garg, and J.~Henkel, ``Variability-aware dark silicon
  management in on-chip many-core systems,'' in \emph{DATE 2015}, 2015, pp.
  387--392.

\bibitem{pvsmartphone}
G.~Prasad~Srinivasa, S.~Haseley, G.~Challen, and M.~Hempstead, ``Quantifying
  process variations and its impacts on smartphones,'' in \emph{ISPASS, 2019.}

\bibitem{isacvar}
B.~Li, L.-S. Peh, and P.~Patra, ``Impact of process and temperature variations
  on network-on-chip design exploration,'' in \emph{NOCS)}, 2008, pp. 117--126.

\bibitem{hotspot5}
W.~Huang, K.~Skadron, S.~Gurumurthi, R.~J. Ribando, and M.~R. Stan,
  ``Differentiating the roles of {IR} measurement and simulation for power and
  temperature-aware design,'' in \emph{ISPASS, 2009.}

\bibitem{ziabari}
A.~Ziabari, Z.~Bian, and A.~Shakouri, ``Adaptive power blurring techniques to
  calculate {IC} temperature profile under large temperature variations,''
  \emph{IMAPS'10}.

\bibitem{insulators}
a.~Köroğlu and E.~Pop, ``High thermal conductivity insulators for thermal
  management in 3d integrated circuits,'' \emph{IEEE Electron Device Letters},
  pp. 1--1, 2023.

\bibitem{MLtran}
A.~Kumar, N.~Chang, D.~Geb, H.~He, S.~Pan, J.~Wen, S.~Asgari, M.~Abarham, and
  C.~Ortiz, ``Ml-based fast on-chip transient thermal simulation for
  heterogeneous 2.5d/3d ic designs,'' in \emph{VLSI-DAT, 2022.}, 2022, pp.
  1--8.

\bibitem{comet}
L.~Siddhu, R.~Kedia, S.~Pandey, M.~Rapp, A.~Pathania, J.~Henkel, and P.~R.
  Panda, ``Comet: An integrated interval thermal simulation toolchain for 2d,
  2.5d, and 3d processor-memory systems,'' 2022.

\bibitem{he}
Z.~He, W.~Cui, C.~Cui, T.~Sherwood, and Z.~Zhang, ``Efficient uncertainty
  modeling for system design via mixed integer programming,'' in \emph{ICCAD,
  2019.}, 2019, pp. 1--8.

\bibitem{pvnoc}
s.~v.~r. chittamuru, I.~G. Thakkar, and S.~Pasricha, ``Libra: Thermal and
  process variation aware reliability management in photonic
  networks-on-chip,'' \emph{IEEE Transactions on Multi-Scale Computing
  Systems}, vol.~4, no.~4, pp. 758--772, 2018.

\bibitem{varsim}
H.~Sultan and S.~R. Sarangi, ``Varsim: a fast and accurate variability and
  leakage aware thermal simulator,'' in \emph{DAC 2020}.\hskip 1em plus 0.5em
  minus 0.4em\relax IEEE, 2020, pp. 1--6.

\bibitem{yuK}
Z.~Yu, D.~Yergeau, and R.~W. Dutton, ``Full chip thermal simulation,'' in
  \emph{ISQED'00}.

\bibitem{hotspot6}
R.~Zhang, M.~R. Stan, and K.~Skadron, ``Hotspot 6.0: Validation, acceleration
  and extension,'' University of Virginia, Tech. Rep., 2015.

\end{thebibliography}
