#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Tue Jun 23 13:18:21 2015
# Process ID: 1148
# Log file: C:/Users/justi_000/Dropbox/Justin/Academia/Current Courses/Digital/Exp4/planAhead_run_2/planAhead.log
# Journal file: C:/Users/justi_000/Dropbox/Justin/Academia/Current Courses/Digital/Exp4/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source {C:/Users/justi_000/Dropbox/Justin/Academia/Current Courses/Digital/Exp4/pa.fromHdl.tcl}
# create_project -name Exp4 -dir "C:/Users/justi_000/Dropbox/Justin/Academia/Current Courses/Digital/Exp4/planAhead_run_2" -part xc3s100etq144-5
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "exp4sch.ucf" [current_fileset -constrset]
Adding file 'C:/Users/justi_000/Dropbox/Justin/Academia/Current Courses/Digital/Exp4/exp4sch.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {exp4sch.vf}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top exp4sch $srcset
# add_files [list {exp4sch.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc3s100etq144-5
Using Verific elaboration
Parsing VHDL file "C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "C:/Users/justi_000/Dropbox/Justin/Academia/Current Courses/Digital/Exp4/exp4sch.vf" into library work
INFO: [Designutils 20-910] Reading macro library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn
Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Finished Parsing EDIF File [C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/hd_int_macros.edn]
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/ClockBuffers.xml
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/tq144/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/IOStandards.xml
INFO: [Device 21-19] Loading pkg sso from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/xc3s100e/tq144/SSORules.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan3e/spartan3e/drc.xml
INFO: [Timing 38-77] Reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-5.lib.
INFO: [Timing 38-34] Done reading timing library C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan3e/spartan3e/spartan3e-5.lib.
Parsing UCF File [C:/Users/justi_000/Dropbox/Justin/Academia/Current Courses/Digital/Exp4/exp4sch.ucf]
Finished Parsing UCF File [C:/Users/justi_000/Dropbox/Justin/Academia/Current Courses/Digital/Exp4/exp4sch.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 14b2d5e0
open_rtl_design: Time (s): elapsed = 00:00:05 . Memory (MB): peak = 526.488 ; gain = 111.926
update_compile_order -fileset sim_1
startgroup
set_property package_pin P142 [get_ports {S[2]}]
endgroup
startgroup
set_property package_pin P15 [get_ports {S[2]}]
endgroup
set_property package_pin "" [get_ports [list  {S[1]}]]
startgroup
set_property package_pin P15 [get_ports {S[2]}]
endgroup
startgroup
set_property package_pin P14 [get_ports {S[1]}]
endgroup
startgroup
set_property package_pin P8 [get_ports {S[0]}]
endgroup
startgroup
set_property package_pin P2 [get_ports Cout]
endgroup
set_property package_pin "" [get_ports [list  {X[0]}]]
startgroup
set_property package_pin P2 [get_ports Cout]
endgroup
startgroup
set_property package_pin P135 [get_ports {X[2]}]
endgroup
startgroup
set_property package_pin P135 [get_ports {X[2]}]
endgroup
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
 (See C:/Users/justi_000/Dropbox/Justin/Academia/Current Courses/Digital/Exp4\planAhead_pid1148.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Tue Jun 23 13:23:55 2015...
INFO: [Common 17-83] Releasing license: PlanAhead
