<?xml version="1.0" encoding="UTF-8"?>
<database xmlns="http://nouveau.freedesktop.org/"
	xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
	xsi:schemaLocation="http://nouveau.freedesktop.org/ rules-ng.xsd">
<import file="copyright.xml"/>

<import file="nvchipsets.xml" />

<domain name="NV_MMIO" bare="yes" prefix="chipset">

<bitset name="g80_spll_ctrl" inline="yes">
	<bitfield low="0" high="7" name="UNK0"/>
	<bitfield pos="8" name="ENABLE_UNK0"/>
	<bitfield low="16" high="18" name="P"/>
	<bitfield pos="31" name="ENABLE"/>
</bitset>

<bitset name="g80_nvpll_ctrl" inline="yes">
	<bitfield low="0" high="7" name="UNK0"/>
	<bitfield pos="8" name="ENABLE_UNK0"/>
	<bitfield low="16" high="18" name="P"/>
	<bitfield low="19" high="21" name="P2"/>
	<bitfield pos="29" name="UNK29"/>
	<bitfield pos="31" name="ENABLE"/>
</bitset>

<bitset name="g80_nviopll_ctrl" inline="yes">
	<bitfield low="0" high="7" name="UNK0"/>
	<bitfield pos="8" name="ENABLE_UNK0"/>
	<bitfield pos="19" name="NVIOPLL_REF">
		<value value="0" name="NVIOSRC"/>
		<value value="1" name="RPLL1_DIV4"/> <!-- ? -->
	</bitfield>
	<bitfield pos="21" name="NVIOCLK">
		<value value="0" name="NVIOPLL"/>
		<value value="1" name="CRYSTAL_DIV4"/>
	</bitfield>
	<bitfield pos="31" name="ENABLE"/>
</bitset>

<bitset name="g80_mpll_ctrl" inline="yes">
	<bitfield low="0" high="7" name="UNK0"/>
	<bitfield pos="8" name="ENABLE_UNK0"/>
	<bitfield pos="9" name="MCLK">
		<value value="0" name="MPLL"/>
		<value value="1" name="MCLK_1"/>
	</bitfield>
	<bitfield low="10" high="15" name="UNK10"/>
	<bitfield low="16" high="18" name="P"/>
	<bitfield low="19" high="21" name="LOG2PBIAS"/>
	<bitfield low="22" high="24" name="P2"/>
	<bitfield low="25" high="26" name="UNK25"/>
	<bitfield low="28" high="29" name="UNK28"/>
	<bitfield pos="31" name="ENABLE"/>
</bitset>

<bitset name="g80_pll_coef" inline="yes">
	<bitfield low="0" high="7" name="M"/>
	<bitfield low="8" high="15" name="N"/>
</bitset>

<bitset name="g80_fan_div" inline="yes">
	<bitfield low="0" high="2" name="P"/>
</bitset>

<bitset name="g80_div" inline="yes">
	<bitfield low="0" high="2" name="DOM6_P" variants="G84:G200"/>
	<bitfield low="4" high="6" name="UNK4" variants="G84:G94 G200"/>
	<bitfield low="8" high="10" name="VDEC_P" variants="G84-"/>
	<bitfield pos="31" name="UNK31" variants="G80:MCP77"/>
</bitset>

<array offset="0x4000" name="PCLOCK" stride="0x1000" variants="G80:GT215" length="1">
	<reg32 offset="0x000" name="NVIO_PLL_CTRL" variants="G80 G200" type="g80_nviopll_ctrl"/>
	<reg32 offset="0x004" name="NVIO_PLL_COEF" variants="G80 G200" type="g80_pll_coef"/>
	<reg32 offset="0x008" name="MPLL0_CTRL" variants="G80:MCP77" type="g80_mpll_ctrl"/>
	<reg32 offset="0x00c" name="MPLL0_COEF" variants="G80:MCP77" type="g80_pll_coef"/>
	<reg32 offset="0x010" name="MPLL1_CTRL" variants="G80 G200" type="g80_mpll_ctrl"/>
	<reg32 offset="0x014" name="MPLL1_COEF" variants="G80 G200" type="g80_pll_coef"/>
	<reg32 offset="0x018" name="MPLL2_CTRL" variants="G80 G92 G200" type="g80_mpll_ctrl"/>
	<reg32 offset="0x01c" name="MPLL2_COEF" variants="G80 G92 G200" type="g80_pll_coef"/>
	<reg32 offset="0x020" name="SPLL_CTRL" type="g80_spll_ctrl"/>
	<reg32 offset="0x024" name="SPLL_COEF" type="g80_pll_coef"/>
	<reg32 offset="0x028" name="NVPLL_CTRL" type="g80_nvpll_ctrl"/>
	<reg32 offset="0x02c" name="NVPLL_COEF" type="g80_pll_coef"/>
	<reg32 offset="0x030" name="XTPLL_CTRL" variants="G84:G98 G200" type="g80_nvpll_ctrl"/>
	<reg32 offset="0x034" name="XTPLL_COEF" variants="G84:G98 G200" type="g80_pll_coef"/>
	<bitset name="g92_nvpll_post" inline="yes">
		<bitfield low="0" high="8" name="UNK0"/>
		<bitfield low="16" high="19" name="DIV">
			<value value="0" name="OFF"/>
			<value value="1" name="1"/>
			<value value="2" name="2"/>
			<value value="3" name="3"/>
			<value value="4" name="4"/>
			<value value="5" name="5"/>
			<value value="6" name="6"/>
			<value value="7" name="7"/>
			<value value="8" name="8"/>
			<value value="9" name="10"/>
			<value value="0xa" name="14"/>
		</bitfield>
		<bitfield low="20" high="23" name="UNK20"/>
		<bitfield low="24" high="25" name="UNK24"/>
		<bitfield pos="27" name="UNK27"/>
		<bitfield low="28" high="29" name="UNK28"/>
		<bitfield pos="31" name="UNK31"/>
	</bitset>
	<bitset name="g92_spll_post" inline="yes">
		<bitfield low="0" high="8" name="UNK0"/>
		<bitfield low="16" high="18" name="DIV_LOG2"/>
		<bitfield pos="20" name="UNK20"/>
		<bitfield low="24" high="25" name="UNK24"/>
		<bitfield pos="27" name="UNK27"/>
		<bitfield low="28" high="31" name="UNK28"/> <!-- XXX: bit 31 is not present on all cards? -->
	</bitset>
	<reg32 offset="0x040" name="NVPLL_POST" variants="G92:GT215" type="g92_nvpll_post"/>
	<reg32 offset="0x044" name="XTPLL_POST" variants="G92:G98 G200" type="g92_nvpll_post"/>
	<reg32 offset="0x048" name="NVIO_PLL_POST" variants="G200" type="g92_spll_post"/>
	<bitset name="g92_mpll_post_a" inline="yes">
		<bitfield low="0" high="8" name="UNK0"/>
		<bitfield low="16" high="19" name="DIV">
			<value value="0" name="OFF"/>
			<value value="1" name="1"/>
			<value value="2" name="2"/>
			<value value="3" name="3"/>
			<value value="4" name="4"/>
			<value value="5" name="5"/>
			<value value="6" name="6"/>
			<value value="7" name="7"/>
			<value value="8" name="8"/>
			<value value="9" name="10"/>
			<value value="0xa" name="14"/>
		</bitfield>
		<bitfield pos="20" name="UNK20"/>
		<bitfield low="23" high="31" name="UNK23"/> <!-- XXX: bit 31 is not present on all cards? -->
	</bitset>
	<bitset name="g92_mpll_post_b" inline="yes">
		<bitfield low="0" high="7" name="UNK0"/>
		<bitfield low="16" high="18" name="UNK16"/>
	</bitset>
	<reg32 offset="0x050" name="MPLL0_POST_A" variants="G92:MCP77" type="g92_mpll_post_a"/>
	<reg32 offset="0x054" name="MPLL0_POST_B" variants="G92:MCP77" type="g92_mpll_post_b"/>
	<reg32 offset="0x058" name="MPLL1_POST_A" variants="G200" type="g92_mpll_post_a"/>
	<reg32 offset="0x05c" name="MPLL1_POST_B" variants="G200" type="g92_mpll_post_b"/>
	<reg32 offset="0x060" name="MPLL2_POST_A" variants="G92 G200" type="g92_mpll_post_a"/>
	<reg32 offset="0x064" name="MPLL2_POST_B" variants="G92 G200" type="g92_mpll_post_b"/>
	<reg32 offset="0x068" name="MPLL3_POST_A" variants="G200" type="g92_mpll_post_a"/>
	<reg32 offset="0x06c" name="MPLL3_POST_B" variants="G200" type="g92_mpll_post_b"/>
	<reg32 offset="0x070" name="SPLL_POST" variants="G92:GT215" type="g92_spll_post"/>
	<reg32 offset="0x080" name="PLL_STATUS" variants="G80:GT215">
		<!-- XXX: only verified on MCP79, but present on G94 -->
		<bitfield pos="8" name="NVPLL_LOCK" />
		<bitfield pos="9" name="NVPLL_ENABLE" />
		<bitfield pos="12" name="SPLL_LOCK" />
		<bitfield pos="13" name="SPLL_ENABLE" />
	</reg32>
	<reg32 offset="0x088" name="MPLL3_CTRL" variants="G200" type="g80_mpll_ctrl"/>
	<reg32 offset="0x08c" name="MPLL3_COEF" variants="G200" type="g80_pll_coef"/>
	<reg32 offset="0x10c" name="PWM_DIV" variants="G84:G94" type="g80_fan_div"/>
	<reg32 offset="0x600" name="DIV" variants="MCP77:GT215" type="g80_div"/>
	<reg32 offset="0x700" name="DIV" variants="G80:G92 G98:MCP77" type="g80_div"/>
	<reg32 offset="0x800" name="DIV" variants="G92:G98" type="g80_div"/>
</array>

<array offset="0xc000" name="PCONTROL" stride="0x1000" variants="G80:GT215" length="1">
	<reg32 offset="0x040" name="MASTER">
		<doc>
		- when a name is suffixed by "_P", it means the clock is right-shifted
		- href: PCIE reference clock
		- hclk: href * 27778 / 10000
		- hclkm3: hclk * 3
		- hclkm3d2: hclk * 3 / 2
		- nvclk: clocks core
		- sclk: clocks shader
		- mclk_1: clocks memory on G84-
		- mclk: clocks memory on g80
		- vdclk: clocks video decoding
		- dom6: probably clocks pdisplay, verified by measuring rate of evo commands

		This appears to be ignored completely on MCP79 in favour of 0x(c)054.
		</doc>
		<bitfield low="0" high="1" name="NVCLK">
			<doc>right shift is NVPLL.P1 if NVCLK_1 is 0, NVPLL.P2 if NVCLK_1 is 1. Gets post-multiplied by NVCLK_MUL.</doc>
			<value value="0" name="CRYSTAL_P"/>
			<value value="1" name="DOM6" variants="G84-"/>
			<value value="2" name="SPLL_P"/>
			<value value="3" name="NVCLK_1_P"/>
		</bitfield>

		<bitfield low="2" high="3" name="TCLK" variants="G98 G200">
			<doc>selects 'external' PTIMER clock source</doc>
			<value value="0" name="HREF"/>
			<value value="1" name="0"/>
			<value value="2" name="HCLK"/>
			<value value="3" name="HCLK_M_3"/>
		</bitfield>

		<bitfield low="4" high="5" name="SCLK">
			<doc>right-shift is SPLL.P on all clocks</doc>
			<value value="0" name="SCLK_1_P"/>
			<value value="2" name="NVCLK_1_P"/>
			<value value="3" name="SPLL_P"/>
		</bitfield>

		<bitfield pos="7" name="SCLK_1">
			<value value="0" name="CRYSTAL"/>
			<value value="1" name="HREF"/>
		</bitfield>

		<bitfield low="8" high="9" name="XTCLK" variants="G84:G98 G200">
			<doc>this is clock that runs xtensa cores, right-shift determined by XCTLK_1 on all clocks</doc>
			<value value="0" name="CRYSTAL_P"/>
			<value value="1" name="0"/>
			<value value="2" name="HCLK_M_3_D_2_P"/> <!-- Host * 3 / 2 -->
			<value value="3" name="XTCLK_1_P"/>
		</bitfield>

		<bitfield low="10" high="11" name="VDCLK" variants="G84-">
			<doc>right-shifted by VDEC_P</doc>
			<value value="0" name="NVCLK_P" variants="G200"/>
			<value value="0" name="CRYSTAL_P" variants="G84:G200"/>
			<value value="1" name="0"/>
			<value value="2" name="HCLK_M_3_D_2_P" variants="G98"/> <!-- Host * 3 / 2 -->
			<value value="2" name="XTCLK_1_P" variants="G84:G98 G200"/>
			<value value="3" name="MCLK_P" variants="G98"/>
			<value value="3" name="NVCLK_P" variants="G80:G98 G200"/>
		</bitfield>

		<bitfield pos="12" name="UNK12" variants="G86:G98 G200"/>

		<bitfield low="14" high="15" name="MCLK_1">
			<doc>right-shifted by MPLL.P on all clocks</doc>
			<value value="0" name="CRYSTAL_P"/>
			<value value="2" name="MCLK_2_P"/>
			<value value="3" name="MCLK_2_P"/>
		</bitfield>

		<bitfield pos="16" name="MPLL_REF" variants="G84:G98 G200">
			<value value="0" name="SOURCE_PLL"/>
			<value value="1" name="HREF"/>
		</bitfield>
		<bitfield low="17" high="19" name="UNK17" variants="G200"/>

		<bitfield pos="20" name="NVCLK_1">
			<doc>Selects NVCLK postdivider, and the clock as well if NVCLK is set to NVCLK_1</doc>
			<value value="0" name="NVPLL_P1"/>
			<value value="1" name="NVIOCLK_NVPLL_P2" variants="G80 G200"/>
			<value value="1" name="DOM6_P" variants="G84:G200"/>
		</bitfield>

		<bitfield pos="21" name="NVPLL_REF" variants="G84:G98 G200">
			<value value="0" name="SOURCE_PLL"/>
			<value value="1" name="HREF"/>
		</bitfield>

		<bitfield pos="22" name="SPLL_REF" variants="G84:G98 G200">
			<value value="0" name="SOURCE_PLL"/>
			<value value="1" name="HREF"/>
		</bitfield>

		<bitfield pos="23" name="PWM" variants="G84:G200 MCP77-">
			<value value="0" name="CRYSTAL"/>
			<value value="1" name="HCLK_M_3"/>
		</bitfield>

		<bitfield pos="24" name="XTCLK_1" variants="G84-">
			<doc>Selects XTCLK postdivider, and the clock if XTCLK/VDCLK is set to XTCLK_1</doc>
			<value value="0" name="XTPLL_P1"/>
			<value value="1" name="NVPLL_XTPLL_P2"/>
		</bitfield>

		<bitfield pos="25" name="XTPLL_REF" variants="G84-">
			<value value="0" name="SOURCE_PLL"/>
			<value value="1" name="HREF"/>
		</bitfield>

		<!-- G80 and G200 always use PLL(e810) >> 2 -->
		<bitfield low="26" high="27" name="DOM6" variants="G84:G200">
			<doc></doc>
			<value value="0" name="HREF"/>
			<value value="2" name="HCLK"/>
			<value value="3" name="HCLK_M_3_P"/> <!-- (HCLK * 3) >> P-->
		</bitfield>

		<bitfield low="28" high="29" name="HOST">
			<value value="0" name="HREF"/>
			<value value="2" name="HCLK" variants="G84-"/>
			<value value="3" name="HCLK"/>
		</bitfield>

		<bitfield low="30" high="31" name="MCLK_2">
			<value value="0" name="HREF"/>
			<value value="1" name="HCLK"/>
			<value value="2" name="NVPLL"/>
			<value value="3" name="SPLL"/>
		</bitfield>
	</reg32>

	<reg32 offset="0x044" name="HOST_CLK_GATING">
		<doc>
			HOST clock seems to be gated when un-used. The clock gating factor is set by this reg.
			This register seems to specify the number of clocks that should be let through every 16 clocks. 
			Zero is an impossible value and yields the same result as 1.
			Although the scan of this reg is 0x1f, the value is clamped to 16 at most.
		</doc>
	</reg32>

	<reg32 offset="0x04c" name="NVCLK_MUL">
		<doc>NVCLK clock is multiplied by this/16. If it's > 16, it gets clamped to 16.</doc>
	</reg32>

	<reg32 offset="0x050" name="CLOCK_SOURCE" variants="G94:G200">
		<doc>XTPLL is always linked to RPLL1</doc>
		<bitfield low="0" high="1" name="SPLL" variants="G94:G200">
			<value value="0" name="RPLL2"/>
			<value value="1" name="CRYSTAL"/>
			<value value="2" name="HREF"/>
			<value value="3" name="RPLL1"/>
		</bitfield>

		<bitfield low="2" high="3" name="MPLL" variants="G94:G200">
			<value value="0" name="RPLL2"/>
			<value value="1" name="CRYSTAL"/>
			<value value="2" name="HREF"/>
			<value value="3" name="RPLL1"/>
		</bitfield>

		<bitfield pos="4" name="UNK4" variants="G94:G200"/>

		<bitfield low="11" high="12" name="NVPLL" variants="G94:G200">
			<value value="0" name="RPLL2"/>
			<value value="1" name="CRYSTAL"/>
			<value value="2" name="HREF"/>
			<value value="3" name="RPLL1"/>
		</bitfield>
		<bitfield pos="13" name="UNK13" variants="G94:G200"/>
		<bitfield low="14" high="17" name="UNK14"/>
	</reg32>

	<reg32 offset="0x054" name="MASTER" variants="MCP79">
		<doc>
		- href: PCIE reference clock
		- hrefm4: href * 4
		- hrefm2d3: href * 2 / 3
		- nvclk: clock usually used for core
		- cclk: clocks core
		- sclk: clocks shader
		- vdclk: clocks video decoding
		XXX: dom6: might not exist any more
		</doc>
		<bitfield low="0" high="1" name="NVCLK">
			<doc>right shift is NVPLL.P1 if NVCLK_1 is 0, NVPLL.P2 if NVCLK_1 is 1. Gets post-multiplied by NVCLK_MUL.</doc>
			<value value="0" name="CRYSTAL"/>
			<value value="1" name="0"/>
			<value value="2" name="HREFm4"/>
			<value value="3" name="NVPLL"/>
		</bitfield>

		<bitfield low="2" high="3" name="TCLK">
			<doc>
			selects 'external' PTIMER clock source
			0 and 1 seem to have the same "external" clock source, but all PTIMERS (and PGRAPH dispatch)
			clock are divided by... 215?
			</doc>
			<value value="0" name="HREF"/>
			<value value="1" name="UNK"/>
			<value value="2" name="HREFm4"/>
			<value value="3" name="NVCLK"/>
		</bitfield>

		<bitfield low="4" high="6" name="SCLK">
			<value value="0" name="CRYSTAL"/>
			<value value="1" name="0"/>
			<value value="2" name="NVPLL"/>
			<value value="3" name="SPLL"/>
			<value value="4" name="HREF"/>
		</bitfield>
		<bitfield pos="7" name="UNK_7"/>

		<bitfield pos="8" name="UNK_8"/>
		<bitfield pos="9" name="CCLK_MUX">
			<value value="0" name="NVPLL"/>
			<value value="1" name="CCLK_ALT"/>
		</bitfield>
		<bitfield low="10" high="11" name="CCLK_ALT">
			<value value="0" name="HREF"/>
			<value value="1" name="HREFm4"/>
			<value value="2" name="HREFm2d3"/>
		</bitfield>

		<bitfield pos="16" name="PLLS">
			<value value="0" name="DISABLE"/>
			<value value="1" name="ENABLE"/>
		</bitfield>
		<bitfield pos="17" name="PDISP_CLK">
			<value value="0" name="DISABLE"/>
			<value value="1" name="ENABLE"/>
		</bitfield>
		<bitfield low="18" high="19" name="HOST_CLK">
			<value value="0" name="HREFm2d3"/>
			<value value="1" name="UNKNOWN"/>
			<value value="2" name="HREFm4"/>
			<value value="3" name="CCLK"/>
		</bitfield>

		<!-- XXX: Bits 20 and 21 are ignored  by the blob on MCP79, how does this work on MCP77, MCP89? -->
		<bitfield pos="20" name="UNK_20"/>
		<bitfield pos="21" name="UNK_21"/>
		<bitfield pos="22" name="VDCLK_P">
			<doc>Selects clock for PVLD, PPDEC and PPPP, 0 sets to 500MHz. Shifted by VDEC_P</doc>
			<value value="0" name="UNKNOWN"/>
			<value value="1" name="CCLK"/>
		</bitfield>

		<bitfield low="24" high="25" name="CCLK_MUX_CTRL">
			<value value="0" name="BYPASS"/>
			<value value="3" name="ENABLE"/>
			<!-- XXX: value of 2 crashes the card, value of 1 seems to do nothing. Probably two separate bits, blob just enables both -->
		</bitfield>
		<bitfield pos="26" name="UNK_26"/>
		<bitfield pos="27" name="UNK_27"/>
	</reg32>

	<!-- this register is read and written by blob while doing reclocking -->
	<reg32 offset="0x108" name="UNK108" variants="G86-">
		<bitfield name="UNK" low="0" high="3"/>
	</reg32>

</array>

</domain>

</database>
