INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/code/yeckle/Lab-4-DSD-ManuelSandoz/Lab-4-DSD-ManuelSandoz.srcs/sources_1/new/FullAdderNoCarry.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M
WARNING: [VRFC 10-3676] redeclaration of ansi port 's' is not allowed [D:/Downloads/code/yeckle/Lab-4-DSD-ManuelSandoz/Lab-4-DSD-ManuelSandoz.srcs/sources_1/new/FullAdderNoCarry.v:12]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/code/yeckle/Lab-4-DSD-ManuelSandoz/Lab-4-DSD-ManuelSandoz.srcs/sources_1/new/fullAdderBehave.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module H
WARNING: [VRFC 10-3676] redeclaration of ansi port 'z' is not allowed [D:/Downloads/code/yeckle/Lab-4-DSD-ManuelSandoz/Lab-4-DSD-ManuelSandoz.srcs/sources_1/new/fullAdderBehave.v:13]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'cout3' is not allowed [D:/Downloads/code/yeckle/Lab-4-DSD-ManuelSandoz/Lab-4-DSD-ManuelSandoz.srcs/sources_1/new/fullAdderBehave.v:14]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/code/yeckle/Lab-4-DSD-ManuelSandoz/Lab-4-DSD-ManuelSandoz.srcs/sources_1/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_module
WARNING: [VRFC 10-3676] redeclaration of ansi port 'outputCarry' is not allowed [D:/Downloads/code/yeckle/Lab-4-DSD-ManuelSandoz/Lab-4-DSD-ManuelSandoz.srcs/sources_1/new/top.v:16]
INFO: [VRFC 10-2458] undeclared symbol cout, assumed default net type wire [D:/Downloads/code/yeckle/Lab-4-DSD-ManuelSandoz/Lab-4-DSD-ManuelSandoz.srcs/sources_1/new/top.v:18]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Downloads/code/yeckle/Lab-4-DSD-ManuelSandoz/Lab-4-DSD-ManuelSandoz.srcs/sim_1/new/top_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_test
