========== Cache Configuration ==========
Create cache: cache_l1_D	size: 128	blocksize: 64	ReadLatency: 3	WriteLatency: 3
Create cache: Buffercache_l2		size: 4096	blocksize:128
	Buffer: 	Entry: 20	readlatnecy: 9	writelatency: 8
	STTRAM: 	size: 4096	blocksize: 128	ReadLatency: 9	WriteLatency: 13
Create cache: cache_l3		size: 8192	blocksize: 128	ReadLatency: 25	WriteLatency: 25
========== End of Cache Configuration ==========

========== L1 info ==========
w_access: 94181995	w_miss: 7043687	w_miss_rate: 7.478804%
r_access: 205810252	r_miss: 5667000	r_miss_rate: 2.753507%
t_access: 299992247	t_miss: 12710687	t_miss_rate: 4.237005%
Read_Latency: 685434756	Write_Latency: 367070229
========== End of L1 ==========

========== L2 info ==========
Buffer info : 
w_access: 12699557	w_miss: 9650060	w_miss_rate: 75.987375%
r_access: 12710687	r_miss: 12710687	r_miss_rate: 100.000000%
t_access: 25410244	t_miss: 22360747	t_miss_rate: 87.998946%
Cache info :
w_access: 9650059	w_miss: 1	w_miss_rate: 0.000010%
r_access: 12710687	r_miss: 73492	r_miss_rate: 0.578191%
t_access: 22360746	t_miss: 73493	t_miss_rate: 0.328670%
Buffer Latency:
ReadLatency: 0	WriteLatency: 24395976
STTRAM Latency:
ReadLatency: 117188879	WriteLatency: 125450805
Total Latency:
ReadLatency: 117188879	WriteLatency: 149846781
========== End of L2 ==========

========== L3 info ==========
w_access: 0	w_miss: 0	w_miss_rate: -nan%
r_access: 73493	r_miss: 562	r_miss_rate: 0.764699%
t_access: 73493	t_miss: 562	t_miss_rate: 0.764699%
Read_Latency: 1879475	Write_Latency: 0
========== End of L3 ==========

