                          CONFORMAL (R)
                   Version 21.20-p100 (23-Oct-2021) (64 bit executable)
   Copyright (c) Cadence Design Systems, Inc., 1997-2021. All Rights Reserved


This program is proprietary and confidential information belonging to
Cadence Design Systems, Inc., and may be used and disclosed only as authorized
in a license agreement controlling such use and disclosure.

// Warning: This version is 1215 days old. You can download the latest version from http://downloads.cadence.com.

0
// Command: usage -auto -elapse
// Command: usage -auto -elapse
CPU time     : 0.50    seconds
Elapse time  : 30      seconds
Memory usage : 102.99  M bytes
0
// Command: set_mapping_method -sensitive
// Command: set_mapping_method -sensitive
0
// Command: set_verification_information rtl_fv_map_db
// Command: set_verification_information rtl_fv_map_db
// Verification information is set to /run/media/user1/c2s/S5_training_batch2/Vinayak3/03_post_synthesis_LEC/01_zero_delay_simulation/rtl_fv_map_db.
// Advanced reporting is enabled and the output is written to /run/media/user1/c2s/S5_training_batch2/Vinayak3/03_post_synthesis_LEC/01_zero_delay_simulation/rtl_fv_map_db
0
// Command: read_implementation_information fv/fifo_top -revised fv_map
// Command: read_implementation_information fv/fifo_top -revised fv_map
// Reading implementation information from fv/fifo_top ...
================================================================================
          Information Category                         Count
--------------------------------------------------------------------------------
     Sequential instance phase                           172
       Sequential optimization                             4
        Sequential duplication                             0
         Boundary optimization                             0
            Synthesis equation                             0
    Combinational loop breaker                             0
                       Mapping                             0
================================================================================
// Note: Read implementation information successfully.
0
// Command: set_parallel_option -threads 1,4 -norelease_license
// Command: set_parallel_option -threads 1,4 -norelease_license
// Number of threads is set to 1,4.
0
// Command: set_compare_options -threads 1,4
// Command: set_compare_options -threads 1,4
Set computing threads of compare to 1,4.
0
// Command: set env(RC_VERSION)     "21.18-s082_1"
21.18-s082_1
// Command: set env(CDN_SYNTH_ROOT) "/run/media/user1/c2s/cadence/install/GENUS211/tools.lnx86"
/run/media/user1/c2s/cadence/install/GENUS211/tools.lnx86
// Command: set CDN_SYNTH_ROOT      "/run/media/user1/c2s/cadence/install/GENUS211/tools.lnx86"
/run/media/user1/c2s/cadence/install/GENUS211/tools.lnx86
// Command: set env(CW_DIR) "/run/media/user1/c2s/cadence/install/GENUS211/tools.lnx86/lib/chipware"
/run/media/user1/c2s/cadence/install/GENUS211/tools.lnx86/lib/chipware
// Command: set CW_DIR      "/run/media/user1/c2s/cadence/install/GENUS211/tools.lnx86/lib/chipware"
/run/media/user1/c2s/cadence/install/GENUS211/tools.lnx86/lib/chipware
// Command: set lec_version_required "21.20249"
21.20249
// Command: if { ($lec_version < $lec_version_required) &&
//              [file exists /run/media/user1/c2s/cadence/install/GENUS211/tools.lnx86/lib/chipware/old_encrypt_sim]} {
//              set env(CW_DIR_SIM) "/run/media/user1/c2s/cadence/install/GENUS211/tools.lnx86/lib/chipware/old_encrypt_sim"
//              set CW_DIR_SIM      "/run/media/user1/c2s/cadence/install/GENUS211/tools.lnx86/lib/chipware/old_encrypt_sim"
//          } else {
//              set env(CW_DIR_SIM) "/run/media/user1/c2s/cadence/install/GENUS211/tools.lnx86/lib/chipware/sim"
//              set CW_DIR_SIM      "/run/media/user1/c2s/cadence/install/GENUS211/tools.lnx86/lib/chipware/sim"
//          }
/run/media/user1/c2s/cadence/install/GENUS211/tools.lnx86/lib/chipware/old_encrypt_sim
// Command: set_multiplier_implementation boothrca -both
// Command: set_multiplier_implementation boothrca -both
0
// Command: set_undefined_cell black_box -noascend -both
// Command: set_undefined_cell black_box -noascend -both
0
// Command: add_search_path /run/media/user1/c2s/cadence/install/SCL_PDK/scl180/stdcell/fs120/4M1IL/liberty/lib_flow_ss /run/media/user1/c2s/cadence/install/SCL_PDK/scl180/stdcell/fs120/4M1IL/liberty/lib_flow_ff -library -both
// Command: add_search_path /run/media/user1/c2s/cadence/install/SCL_PDK/scl180/stdcell/fs120/4M1IL/liberty/lib_flow_ss /run/media/user1/c2s/cadence/install/SCL_PDK/scl180/stdcell/fs120/4M1IL/liberty/lib_flow_ff -library -both
0
// Command: read_library -liberty -both \
//              /run/media/user1/c2s/cadence/install/SCL_PDK/scl180/stdcell/fs120/4M1IL/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib \
//              /run/media/user1/c2s/cadence/install/SCL_PDK/scl180/scl180/iopad/cio150/4M1L/liberty/tsl18cio150_min.lib \
//              /run/media/user1/c2s/cadence/install/SCL_PDK/scl180/stdcell/fs120/4M1IL/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib \
//              /run/media/user1/c2s/cadence/install/SCL_PDK/scl180/scl180/iopad/cio150/4M1L/liberty/tsl18cio150_min.lib
// Command: read_library -liberty -both /run/media/user1/c2s/cadence/install/SCL_PDK/scl180/stdcell/fs120/4M1IL/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib /run/media/user1/c2s/cadence/install/SCL_PDK/scl180/scl180/iopad/cio150/4M1L/liberty/tsl18cio150_min.lib /run/media/user1/c2s/cadence/install/SCL_PDK/scl180/stdcell/fs120/4M1IL/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib /run/media/user1/c2s/cadence/install/SCL_PDK/scl180/scl180/iopad/cio150/4M1L/liberty/tsl18cio150_min.lib
// Parsing file /run/media/user1/c2s/cadence/install/SCL_PDK/scl180/stdcell/fs120/4M1IL/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib ...
// Parsing file /run/media/user1/c2s/cadence/install/SCL_PDK/scl180/scl180/iopad/cio150/4M1L/liberty/tsl18cio150_min.lib ...
// Parsing file /run/media/user1/c2s/cadence/install/SCL_PDK/scl180/stdcell/fs120/4M1IL/liberty/lib_flow_ss/tsl18fs120_scl_ss.lib ...
// Parsing file /run/media/user1/c2s/cadence/install/SCL_PDK/scl180/scl180/iopad/cio150/4M1L/liberty/tsl18cio150_min.lib ...
// Note: (FIL1.8) File read in multiple times (occurrence:2)
// Warning: (RTL9.16) Duplicated operating_condition, the second one is ignored (occurrence:2)
// Warning: (RTL9.17) Cell doesn't have any output pins or all output pins are undriven (blackboxed) (occurrence:4)
// Warning: (RTL9.25) Liberty cell function has been overwritten due to multiple declarations (occurrence:6)
// Note: (RTL9.26) Liberty pin with internal_node use default input_map (occurrence:20)
// Warning: (RTL14) Signal has input but it has no output (occurrence:8)
// Note: (UDP1.1) Swapped set and reset of DFF/DLAT (occurrence:6)
// Note: (UDP3) Merged redundant user-defined DFF/DLAT primitive(s) (occurrence:6)
// Warning: (IGN3.2) Duplicate modules/entities are detected. Subsequent modules/entities are ignored (occurrence:627)
// Note: Read Liberty library successfully
0
CPU time     : 1.12    seconds
Elapse time  : 40      seconds
Memory usage : 133.49  M bytes
// Command: set_undriven_signal 0 -golden
// Command: set_undriven_signal 0 -golden
0
// Command: set lec_version_required "16.20100"
16.20100
// Command: if {$lec_version >= $lec_version_required} {
//              set_naming_style genus -golden
//          } else {
//              set_naming_style rc -golden
//          }
// Command: set_naming_style genus -golden
0
// Command: set_naming_rule "%s\[%d\]" -instance_array -golden
// Command: set_naming_rule %s[%d] -instance_array -golden
0
// Command: set_naming_rule "%s_reg" -register -golden
// Command: set_naming_rule %s_reg -register -golden
0
// Command: set_naming_rule "%L.%s" "%L\[%d\].%s" "%s" -instance -golden
// Command: set_naming_rule %L.%s %L[%d].%s %s -instance -golden
0
// Command: set_naming_rule "%L.%s" "%L\[%d\].%s" "%s" -variable -golden
// Command: set_naming_rule %L.%s %L[%d].%s %s -variable -golden
0
// Command: set lec_version_required "17.10200"
17.10200
// Command: if {$lec_version >= $lec_version_required} {
//              set_naming_rule -ungroup_separator {_} -golden
//          }
// Command: set_naming_rule -ungroup_separator _ -golden
0
// Command: set lec_version_required "17.20301"
17.20301
// Command: if {$lec_version >= $lec_version_required} {
//              set_hdl_options -const_port_extend
//          }
// Command: set_hdl_options -const_port_extend
0
// Command: set_hdl_options -unsigned_conversion_overflow on
// Command: set_hdl_options -unsigned_conversion_overflow on
0
// Command: set_hdl_option -v_to_vd on
// Command: set_hdl_options -v_to_vd on
// Note: '-v' to '-vd' option is 'ON'
0
// Command: set lec_version_required "20.20226"
20.20226
// Command: if {$lec_version >= $lec_version_required} {
//              set_hdl_options -VERILOG_INCLUDE_DIR "sep:src"
//          } else {
//              set_hdl_options -VERILOG_INCLUDE_DIR "sep:src:cwd"
//          }
// Command: set_hdl_options -VERILOG_INCLUDE_DIR sep:src
0
// Command: delete_search_path -all -design -golden
// Command: delete_search_path -all -design -golden
0
// Command: add_search_path /run/media/user1/c2s/S5_training_batch2/Vinayak3/02_synthesis/RTL_source -design -golden
// Command: add_search_path /run/media/user1/c2s/S5_training_batch2/Vinayak3/02_synthesis/RTL_source -design -golden
0
// Command: read_design  -define SYNTHESIS  -merge bbox -golden -lastmod -noelab  -verilog2k /run/media/user1/c2s/S5_training_batch2/Vinayak3/02_synthesis/RTL_source/fifo_pad.v
// Command: read_design -define SYNTHESIS -merge bbox -golden -lastmod -noelab -verilog2k /run/media/user1/c2s/S5_training_batch2/Vinayak3/02_synthesis/RTL_source/fifo_pad.v
// Parsing file /run/media/user1/c2s/S5_training_batch2/Vinayak3/02_synthesis/RTL_source/fifo_pad.v ...
0
// Command: elaborate_design -golden -root {fifo_top} -rootonly 
// Command: elaborate_design -golden -root fifo_top -rootonly
// Golden root module is set to 'fifo_top'
// Warning: (RTL1.5b) Potential loss of RHS msb or carry-out bit (occurrence:2)
// Note: (VLG9.2) The `define macro is used (occurrence:1)
// Warning: (HRC3.8) Port positional association occurs in an instantiation (occurrence:9)
0
// Command: read_design -verilog95   -revised -lastmod -noelab fv/fifo_top/fv_map.v.gz
// Command: read_design -verilog95 -revised -lastmod -noelab fv/fifo_top/fv_map.v.gz
// Parsing file fv/fifo_top/fv_map.v.gz ...
0
// Command: elaborate_design -revised -root {fifo_top}
// Command: elaborate_design -revised -root fifo_top
// Revised root module is set to 'fifo_top'
// Warning: (RTL14) Signal has input but it has no output (occurrence:1)
// Warning: (HRC3.8) Port positional association occurs in an instantiation (occurrence:9)
0
// Command: uniquify -all -nolib -golden
// Command: uniquify -all -nolib -golden
Uniquified 1 instance(s) referring to module 'cdc_synchronizer' in Golden
Uniquified 3 instance(s) referring to module 'dff' in Golden
Uniquified 1 instance(s) referring to module 'reset_sync' in Golden
Uniquified 3 module(s)
0
// Command: report_design_data
// Command: report_design_data
============================================
Summary           Golden         Revised
============================================
Design-modules        12              12
Library-cells         67             380
============================================
Primitives      Golden              Revised
============================================
INPUT               14                   14
OUTPUT              10                   10
--------------------------------------------
AND        *       157                  409
BUF        *        28                   26
DFF        *       176                  172
INV        *        22                  347
MUX        *       256                    0
NAND       *         0                   45
NOR        *        16                   91
OR         *        14                  149
WIRE       *         8                    0
XOR        *        28                   14
------ word-level --------------------------
ADD        *         2                    0
EQ         *         2                    0
NE         *         2                    0
WMUX       *        32                    0
WSEL       *         1                    0
WXOR       *         2                    0
--------------------------------------------
Total              705                 1253

0
// Command: report_black_box
// Command: report_black_box
0
// Command: set_flatten_model -seq_constant
// Command: set_flatten_model -seq_constant
0
// Command: set_flatten_model -seq_constant_x_to 0
// Command: set_flatten_model -seq_constant_x_to 0
0
// Command: set_flatten_model -nodff_to_dlat_zero
// Command: set_flatten_model -nodff_to_dlat_zero
0
// Command: set_flatten_model -nodff_to_dlat_feedback
// Command: set_flatten_model -nodff_to_dlat_feedback
0
// Command: set_flatten_model -hier_seq_merge
// Command: set_flatten_model -hier_seq_merge
0
// Command: set_flatten_model -balanced_modeling
// Command: set_flatten_model -balanced_modeling
0
// Command: set lec_version_required "20.10100"
20.10100
// Command: if {$lec_version >= $lec_version_required} {
//              check_verification_information
//          }
// Command: check_verification_information
Checking Sequential constant...
Checking Sequential merge...
Checking Synthesis equation...
================================================================================
Implementation Information Check Summary: 
--------------------------------------------------------------------------------
Total Sequential Constants:     0
  Name Collision:               0
  Name Ambiguous:               0
  Name not Found:               0
--------------------------------------------------------------------------------
Total Sequential Merges:        4
  Name Collision:               0
  Name Ambiguous:               0
  Name not Found:               0
  Merge Target:
    Name Ambiguous:             0
    Name not Found:             0
--------------------------------------------------------------------------------
Total Synthesis Equations:      0
  Module not Found:             0
  Equation Conflict:            0
  Equation Syntax Error:        0
No Equation Modules:            0
================================================================================
0
// Command: set_analyze_option -auto -report_map
// Command: set_analyze_option -auto -report_map
0
// Command: write_hier_compare_dofile hier_tmp2.lec.do -verbose -noexact_pin_match -constraint -usage \
//          -replace -balanced_extraction -input_output_pin_equivalence \
//          -prepend_string "report_design_data; report_unmapped_points -summary; report_unmapped_points -notmapped; analyze_datapath -module -verbose; eval analyze_datapath $DATAPATH_SOLVER_OPTION -verbose"
// Command: write_hier_compare_dofile hier_tmp2.lec.do -verbose -noexact_pin_match -constraint -usage -replace -balanced_extraction -input_output_pin_equivalence -prepend_string {report_design_data; report_unmapped_points -summary; report_unmapped_points -notmapped; analyze_datapath -module -verbose; eval analyze_datapath -flowgraph -verbose}
// The following settings are used for hierarchical dofile generation:
// Modeling Options:
    Auto setup disabled
    GATED_Clock modeling enabled
// Mapping Method:
    Name Only
--------------------------------------------------------------------------------
// Flattening Golden and Revised designs ...
--------------------------------------------------------------------------------
// Read in 4 merge group(s) from verification information.
// Processing Golden ...
// Modeling Golden ...
// (F21) Merged 4 DFF/DLAT(s) due to added instance equivalences (flatten)
// Processing Revised ...
// Modeling Revised ...
// Balanced modeling mapped 344 out of 348 DFF/DLATs
// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 200
// Revised key points = 196
// Warning: Automatic key point mapping is skipped
// Note: Comparing instance equivalent points ...
// Command: compare -nowriteuvi
Compare results of instance/output/pin equivalences and/or sequential merge      
================================================================================
Compared points      DFF       Total   
--------------------------------------------------------------------------------
Equivalent           4         4       
================================================================================
CPU time     : 1.65    seconds
Elapse time  : 64      seconds
Memory usage : 172.33  M bytes
// Command: MAP KEy Points
// Mapping key points ...
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO     DFF       Total   
--------------------------------------------------------------------------------
Golden            14     10     172       196     
--------------------------------------------------------------------------------
Revised           14     10     172       196     
================================================================================
// Note: A key point group is counted as one key point
// Golden has 4 key point groups
--------------------------------------------------------------------------------
// Starting hierarchical dofile generation ...
--------------------------------------------------------------------------------
// Total Matching Module Instance Pairs =  12
// Module Instantiation Ratio in Golden = 1.00
// Module Instantiation Ratio in Revised = 1.00
// Gathering Instance Boundary Information ...
// Extracting Constraints in Golden ...
// Extracting Constraints in Revised ...
// Extracting logic-cone properties of pins ...
// Balancing Constraints ...
// Checking constraints with verification information ...
Module: fifo_empty
    Instance e
// Checking constraints with verification information ...
Module: fifo_full
    Instance f
// Checking constraints with verification information ...
Module: fifo_memory
    Instance m
// Resolving Constraints ...
// Writing hierarchical dofile ...
# The following module pairs are not written because of number of primitive
# instances less than 50:
# reset_sync, prim-cnt = 3 (G) and reset_sync, prim-cnt = 4 (R)
# reset_sync_43, prim-cnt = 3 (G) and reset_sync_43, prim-cnt = 4 (R)
# cdc_synchronizer, prim-cnt = 12 (G) and cdc_synchronizer, prim-cnt = 20 (R)
# dff, prim-cnt = 6 (G) and dff, prim-cnt = 10 (R)
# dff_41, prim-cnt = 6 (G) and dff_41, prim-cnt = 10 (R)
# dff_42, prim-cnt = 6 (G) and dff_42, prim-cnt = 10 (R)
# dff_40, prim-cnt = 6 (G) and dff_40, prim-cnt = 10 (R)
# cdc_synchronizer_39, prim-cnt = 12 (G) and cdc_synchronizer_39, prim-cnt = 20 (R)
8 module pairs are not written because of primitive instances less than 50
// Note: Use the option '-threshold' to allow writing out modules with primitive instances less than 50
4 module pairs are written for hierarchical comparison
0
// Command: run_hier_compare hier_tmp2.lec.do -dynamic_hierarchy
// Command: run_hier_compare hier_tmp2.lec.do -dynamic_hierarchy
// Command: vpxmode
// Command: delete set_seq_merge
// Command: set_seq_merge /e/empty_r_reg  /e/empty_reg -Golden
// Command: set_seq_merge /e/rd_addr_bin_r_reg[4]  /e/rd_addr_grey_reg[4] -Golden
// Command: set_seq_merge /f/full_r_reg  /f/full_reg -Golden
// Command: set_seq_merge /f/wr_addr_bin_r_reg[4]  /f/wr_addr_grey_reg[4] -Golden
// Command: tclmode
// Running Module fifo_full and fifo_full
// Command: set_root_module fifo_full -Golden
0
// Command: set_root_module fifo_full -Revised
0
// Command: set_module_property -instance /f -Golden
0
// Command: set_module_property -instance /f -Revised
0
// Command: report_black_box -NOHidden
0
// Command: set_system_mode lec
// Processing Golden ...
// Modeling Golden ...
// (F21) Merged 2 DFF/DLAT(s) due to added instance equivalences (flatten)
// Processing Revised ...
// Modeling Revised ...
// Balanced modeling mapped 20 out of 22 DFF/DLATs
// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 30
// Revised key points = 28
// Mapping key points ...
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO     DFF       Total   
--------------------------------------------------------------------------------
Golden            8      10     10        28      
--------------------------------------------------------------------------------
Revised           8      10     10        28      
================================================================================
// Note: A key point group is counted as one key point
// Golden has 2 key point groups
// Running automatic setup...
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO     DFF       Total   
--------------------------------------------------------------------------------
Golden            8      10     10        28      
--------------------------------------------------------------------------------
Revised           8      10     10        28      
================================================================================
// Note: A key point group is counted as one key point
// Golden has 2 key point groups
// Automatic setup finished.
0
// Command: report_design_data
============================================
Summary           Golden         Revised
============================================
Design-modules         1               1
Library-cells          5              32
============================================
Primitives      Golden              Revised
============================================
INPUT                8                    8
OUTPUT              10                   10
--------------------------------------------
AND        *         7                   16
BUF        *         1                    0
DFF        *        12                   10
INV        *         4                   26
NAND       *         0                    2
NOR        *         0                    7
OR                   2                    2
WIRE       *         4                    0
XOR        *        14                    7
------ word-level --------------------------
ADD        *         1                    0
EQ         *         1                    0
NE         *         2                    0
WXOR       *         1                    0
--------------------------------------------
Total               44                   70

// Command: report_unmapped_points -summary
There is no unmapped point
// Command: report_unmapped_points -notmapped
There is no unmapped point
// Command: analyze_datapath -module -verbose
// Note: Multithreaded module datapath analysis (MDP) is enabled
// Warning: No eligible datapath module in the design. Skip ...
// Command: analyze_datapath -flowgraph -verbose
0
// Command: add_compared_points -all
// 20 compared points added to compare list
0
// Command: compare -noneq_stop 1  -threads 1,4
// Compare will stop on the 1st non-equivalent point
================================================================================
Compared points      PO     DFF       Total   
--------------------------------------------------------------------------------
Equivalent           10     10        20      
================================================================================
Compare results of instance/output/pin equivalences and/or sequential merge      
================================================================================
Compared points      DFF       Total   
--------------------------------------------------------------------------------
Equivalent           2         2       
================================================================================
CPU time     : 2.25    seconds
Elapse time  : 75      seconds
Memory usage : 184.33  M bytes
// Command: analyze abort -compare
There is no abort/specified point to be analyzed.
// Command: save_hier_compare_result
0
// Command: set_system_mode setup
0
// Command: add_black_box fifo_full -module -hier -Golden
0
// Command: add_black_box fifo_full -module -hier -Revised
0
// Command: usage
CPU time     : 2.28    seconds
Memory usage : 191.93  M bytes
0
Processed 1 out of 4 module pairs	EQ: 1	NEQ: 0	ABORT: 0
// Running Module fifo_empty and fifo_empty
// Command: set_root_module fifo_empty -Golden
0
// Command: set_root_module fifo_empty -Revised
0
// Command: set_module_property -instance /e -Golden
0
// Command: set_module_property -instance /e -Revised
0
// Command: report_black_box -NOHidden
0
// Command: set_system_mode lec
// Processing Golden ...
// Modeling Golden ...
// (F21) Merged 2 DFF/DLAT(s) due to added instance equivalences (flatten)
// Processing Revised ...
// Modeling Revised ...
// Balanced modeling mapped 20 out of 22 DFF/DLATs
// Warning: Golden and Revised have different numbers of key points:
// Golden  key points = 30
// Revised key points = 28
// Mapping key points ...
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO     DFF       Total   
--------------------------------------------------------------------------------
Golden            8      10     10        28      
--------------------------------------------------------------------------------
Revised           8      10     10        28      
================================================================================
// Note: A key point group is counted as one key point
// Golden has 2 key point groups
// Running automatic setup...
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO     DFF       Total   
--------------------------------------------------------------------------------
Golden            8      10     10        28      
--------------------------------------------------------------------------------
Revised           8      10     10        28      
================================================================================
// Note: A key point group is counted as one key point
// Golden has 2 key point groups
// Automatic setup finished.
0
// Command: report_design_data
============================================
Summary           Golden         Revised
============================================
Design-modules         1               1
Library-cells          3              33
============================================
Primitives      Golden              Revised
============================================
INPUT                8                    8
OUTPUT              10                   10
--------------------------------------------
AND        *         5                   16
BUF        *         1                    0
DFF        *        12                   10
INV        *         4                   27
NAND       *         0                    3
NOR        *         0                    5
OR                   4                    4
WIRE       *         4                    0
XOR        *        14                    7
------ word-level --------------------------
ADD        *         1                    0
EQ         *         1                    0
WXOR       *         1                    0
--------------------------------------------
Total               44                   72

// Command: report_unmapped_points -summary
There is no unmapped point
// Command: report_unmapped_points -notmapped
There is no unmapped point
// Command: analyze_datapath -module -verbose
// Note: Multithreaded module datapath analysis (MDP) is enabled
// Warning: No eligible datapath module in the design. Skip ...
// Command: analyze_datapath -flowgraph -verbose
0
// Command: add_compared_points -all
// 20 compared points added to compare list
0
// Command: compare -noneq_stop 1  -threads 1,4
// Compare will stop on the 1st non-equivalent point
================================================================================
Compared points      PO     DFF       Total   
--------------------------------------------------------------------------------
Equivalent           10     10        20      
================================================================================
Compare results of instance/output/pin equivalences and/or sequential merge      
================================================================================
Compared points      DFF       Total   
--------------------------------------------------------------------------------
Equivalent           2         2       
================================================================================
CPU time     : 2.74    seconds
Elapse time  : 82      seconds
Memory usage : 195.82  M bytes
// Command: analyze abort -compare
There is no abort/specified point to be analyzed.
// Command: save_hier_compare_result
0
// Command: set_system_mode setup
0
// Command: add_black_box fifo_empty -module -hier -Golden
0
// Command: add_black_box fifo_empty -module -hier -Revised
0
// Command: usage
CPU time     : 2.77    seconds
Memory usage : 195.82  M bytes
0
Processed 2 out of 4 module pairs	EQ: 2	NEQ: 0	ABORT: 0
// Running Module fifo_memory and fifo_memory
// Command: set_root_module fifo_memory -Golden
0
// Command: set_root_module fifo_memory -Revised
0
// Command: set_module_property -instance /m -Golden
0
// Command: set_module_property -instance /m -Revised
0
// Command: report_black_box -NOHidden
0
// Command: set_system_mode lec
// Processing Golden ...
// Modeling Golden ...
// Processing Revised ...
// Modeling Revised ...
// Balanced modeling mapped 256 out of 256 DFF/DLATs
// Mapping key points ...
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO     DFF       Total   
--------------------------------------------------------------------------------
Golden            20     8      128       156     
--------------------------------------------------------------------------------
Revised           20     8      128       156     
================================================================================
// Running automatic setup...
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO     DFF       Total   
--------------------------------------------------------------------------------
Golden            20     8      128       156     
--------------------------------------------------------------------------------
Revised           20     8      128       156     
================================================================================
// Automatic setup finished.
0
// Command: report_design_data
============================================
Summary           Golden         Revised
============================================
Design-modules         1               1
Library-cells         33             265
============================================
Primitives      Golden              Revised
============================================
INPUT               20                   20
OUTPUT               8                    8
--------------------------------------------
AND        *       145                  377
DFF                128                  128
INV        *         8                  270
MUX        *       256                    0
NAND       *         0                   40
NOR        *        16                   79
OR         *         8                  143
------ word-level --------------------------
WMUX       *        32                    0
WSEL       *         1                    0
--------------------------------------------
Total              561                 1037

// Command: report_unmapped_points -summary
There is no unmapped point
// Command: report_unmapped_points -notmapped
There is no unmapped point
// Command: analyze_datapath -module -verbose
// Note: Multithreaded module datapath analysis (MDP) is enabled
// Warning: No eligible datapath module in the design. Skip ...
// Command: analyze_datapath -flowgraph -verbose
0
// Command: add_compared_points -all
// 136 compared points added to compare list
0
// Command: compare -noneq_stop 1  -threads 1,4
// Compare will stop on the 1st non-equivalent point
================================================================================
Compared points      PO     DFF       Total   
--------------------------------------------------------------------------------
Equivalent           8      128       136     
================================================================================
CPU time     : 3.39    seconds
Elapse time  : 89      seconds
Memory usage : 196.07  M bytes
// Command: analyze abort -compare
There is no abort/specified point to be analyzed.
// Command: save_hier_compare_result
0
// Command: set_system_mode setup
0
// Command: add_black_box fifo_memory -module -hier -Golden
0
// Command: add_black_box fifo_memory -module -hier -Revised
0
// Command: usage
CPU time     : 3.43    seconds
Memory usage : 196.07  M bytes
0
Processed 3 out of 4 module pairs	EQ: 3	NEQ: 0	ABORT: 0
// Running Module fifo_top and fifo_top
// Command: set_root_module fifo_top -Golden
// Warning: Total black box modules referenced in Golden = 3
0
// Command: set_root_module fifo_top -Revised
// Warning: Total black box modules referenced in Revised = 3
0
// Command: set_module_property -instance / -Golden
0
// Command: set_module_property -instance / -Revised
0
// Command: report_black_box -NOHidden
HIER: (G R) fifo_empty
HIER: (G R) fifo_full
HIER: (G R) fifo_memory
0
// Command: set_system_mode lec
// Processing Golden ...
// Modeling Golden ...
// Processing Revised ...
// Modeling Revised ...
// Balanced modeling mapped 48 out of 48 DFF/DLATs
// Mapping key points ...
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO     DFF    BBOX      Total   
--------------------------------------------------------------------------------
Golden            14     10     24     3         51      
--------------------------------------------------------------------------------
Revised           14     10     24     3         51      
================================================================================
// Running automatic setup...
================================================================================
Mapped points: SYSTEM class
--------------------------------------------------------------------------------
Mapped points     PI     PO     DFF    BBOX      Total   
--------------------------------------------------------------------------------
Golden            14     10     24     3         51      
--------------------------------------------------------------------------------
Revised           14     10     24     3         51      
================================================================================
// Automatic setup finished.
0
// Command: report_design_data
============================================
Summary           Golden         Revised
============================================
Design-modules        12              12
Library-cells         26              50
============================================
Primitives      Golden              Revised
============================================
INPUT               14                   14
OUTPUT              10                   10
--------------------------------------------
BUF                 26                   26
DFF                 24                   24
INV        *         6                   24
------ word-level --------------------------
BBOX                 3                    3
--------------------------------------------
Total               59                   77

// Command: report_unmapped_points -summary
There is no unmapped point
// Command: report_unmapped_points -notmapped
There is no unmapped point
// Command: analyze_datapath -module -verbose
// Note: Multithreaded module datapath analysis (MDP) is enabled
// Warning: No eligible datapath module in the design. Skip ...
// Command: analyze_datapath -flowgraph -verbose
0
// Command: add_compared_points -all
// 37 compared points added to compare list
0
// Command: compare -noneq_stop 1  -threads 1,4
// Compare will stop on the 1st non-equivalent point
================================================================================
Compared points      PO     DFF    BBOX      Total   
--------------------------------------------------------------------------------
Equivalent           10     24     3         37      
================================================================================
// Command: analyze abort -compare
There is no abort/specified point to be analyzed.
// Command: save_hier_compare_result
0
// Command: set_system_mode setup
0
// Command: usage
CPU time     : 3.56    seconds
Memory usage : 196.33  M bytes
0
Processed 4 out of 4 module pairs	EQ: 4	NEQ: 0	ABORT: 0

================================================================================
Module Comparison Results
--------------------------------------------------------------------------------
Equivalent                     4
--------------------------------------------------------------------------------
Total                          4
--------------------------------------------------------------------------------
Hierarchical compare : Equivalent 
================================================================================
0
// Command: report_hier_compare_result -dynamicflattened
// Command: report_hier_compare_result -dynamicflattened
0
// Command: report_verification -hier -verbose
// Command: report_verification -hier -verbose
================================================================================
                            Verification Report
--------------------------------------------------------------------------------
Category                                                                  Count
--------------------------------------------------------------------------------
1. Non-standard modeling options used:                                      1
     Tri-stated output:                                        checked
     Revised X signals set to E:                               yes
     Floating signals tied to Z:                               no *
     Command "add clock" for clock-gating:                     not used
--------------------------------------------------------------------------------
2. Incomplete verification:                                                 0
     All primary outputs are mapped:                           yes
     Not-mapped DFF/DLAT is detected:                          no
     All mapped points are added as compare points:            yes
     All compared points are compared:                         yes
     User added black box:                                     no
     Black box mapped with different module name:              no
     Empty module is not black boxed:                          no
     Command "add ignore outputs" used:                        no
     Always false constraints detected:                        no
     Verified pin-equivalent outputs are unmapped:             no
--------------------------------------------------------------------------------
3. User modification to design:                                             0
     Change gate type:                                         no
     Change wire:                                              no
     Primary input added by user:                              no
--------------------------------------------------------------------------------
4. Conformal Constraint Designer clock domain crossing checks recommended:  1
     Multiple clocks in the design:                            yes *
--------------------------------------------------------------------------------
5. Design ambiguity:                                                        1
     Duplicate module definition:                              yes *
     Black box due to undefined cells:                         no
     Golden design has abnormal ratio of unreachable gates:    no
     Ratio of golden unreachable gates:                        0%
     Revised design has abnormal ratio of unreachable gates:   no
     Ratio of revised unreachable gates:                       0%
     All primary input bus ordering is consistent:             yes
     All primary output bus ordering is consistent:            yes
     DFF/DLAT not compared due to disabled clock port(s):        0
     Always X compared point is detected:                      not checked
--------------------------------------------------------------------------------
6. Compare Results:                                                        PASS
     Total Equivalent modules  = 4
================================================================================
pass
// Command: set_system_mode lec
// Command: set_system_mode lec
0
// Command: write_compared_points noneq.compared_points.fifo_top.rtl.fv_map.tcl -class noneq -tclmode -replace
// Command: write_compared_points noneq.compared_points.fifo_top.rtl.fv_map.tcl -class noneq -tclmode -replace
0
// Command: set lec_version_required "21.10100"
21.10100
// Command: if {$lec_version >= $lec_version_required} {
//              analyze_nonequivalent -source_diagnosis
//              report_nonequivalent_analysis > noneq.source_diag.fifo_top.rtl.fv_map.rpt
//          }
// Command: analyze_nonequivalent -source_diagnosis
// Warning: Non-equivalent points do not exist.
// Command: report_nonequivalent_analysis > noneq.source_diag.fifo_top.rtl.fv_map.rpt
0
// Command: report_test_vector -noneq > noneq.test_vector.fifo_top.rtl.fv_map.rpt
// Command: report_test_vector -noneq > noneq.test_vector.fifo_top.rtl.fv_map.rpt
0
// Command: set_system_mode setup
// Command: set_system_mode setup
0
// Command: write_verification_information
// Command: write_verification_information
// Verification information is written to rtl_fv_map_db.
0
// Command: report_verification_information
// Command: report_verification_information
// Generating reports on verification information at /run/media/user1/c2s/S5_training_batch2/Vinayak3/03_post_synthesis_LEC/01_zero_delay_simulation/rtl_fv_map_db...
LEC run scores:
================================================================================
Step                Score     Range          
--------------------------------------------------------------------------------
result_status       10        10             
runtime             10        10             
mapping             10        10             
sequential_constant 5         10             
sequential_merge    10        10             
sequential_phase    10        10             
datapath_analysis   5         10             
combinational_loop  5         10             
mismatch_detection  5         10             
overall             70        90             
================================================================================
LEC results versus attributes:
================================================================================
Attribute           Total     Inconsistency  Combined Table                
--------------------------------------------------------------------------------
sequential_constant 0         0                                            
sequential_merge    4         0              sequential_merge.json         
sequential_phase    172       0              sequential_phase.json         
================================================================================
The tables can be viewed directly using web interface.
// Done with reporting verification information.
0
// Command: set lec_version_required "18.20330"
18.20330
// Command: if {$lec_version >= $lec_version_required} {
//              report_implementation_information
//          }
// Command: report_implementation_information
// Reporting implementation information...
// Information summary:
================================================================================
        Information Category     Total      Used    Unused  Rejected     Abort
--------------------------------------------------------------------------------
   Sequential instance phase       172       172         0         0         0
               Phase mapping         0         0         0         0         0
         Sequential constant         0         0         0         0         0
            Sequential merge         4         4         0         0         0
      Sequential unreachable         0         0         0         0         0
      Sequential duplication         0         0         0         0         0
       Boundary optimization         0         0         0         0         0
          Synthesis equation         0         0         0         0         0
  Combinational loop breaker         0         0         0         0         0
================================================================================
0
// Command: set_system_mode lec
// Command: set_system_mode lec
0
// Command: puts "No of compare points = [get_compare_points -count]"
// Command: get_compare_points -count
No of compare points = 37
// Command: puts "No of diff points    = [get_compare_points -NONequivalent -count]"
// Command: get_compare_points -NONequivalent -count
No of diff points    = 0
// Command: puts "No of abort points   = [get_compare_points -abort -count]"
// Command: get_compare_points -abort -count
No of abort points   = 0
// Command: puts "No of unknown points = [get_compare_points -unknown -count]"
// Command: get_compare_points -unknown -count
No of unknown points = 0
// Command: if {[get_compare_points -count] == 0} {
//              puts "---------------------------------"
//              puts "ERROR: No compare points detected"
//              puts "---------------------------------"
//          }
// Command: get_compare_points -count
// Command: if {[get_compare_points -NONequivalent -count] > 0} {
//              puts "------------------------------------"
//              puts "ERROR: Different Key Points detected"
//              puts "------------------------------------"
//          }
// Command: get_compare_points -NONequivalent -count
// Command: if {[get_compare_points -abort -count] > 0} {
//              puts "-----------------------------"
//              puts "ERROR: Abort Points detected "
//              puts "-----------------------------"
//          }
// Command: get_compare_points -abort -count
// Command: if {[get_compare_points -unknown -count] > 0} {
//              puts "----------------------------------"
//              puts "ERROR: Unknown Key Points detected"
//              puts "----------------------------------"
//          }
// Command: get_compare_points -unknown -count
// Command: set lec_version_required "19.10100"
19.10100
// Command: if {$lec_version >= $lec_version_required} {
//              analyze_results -logfiles $logfile
//          }
// Command: analyze_results -logfiles rtl2intermediate.lec.log
// Analyzing logfile 'rtl2intermediate.lec.log'
// Warning: Analyze results collects information from the log file but does not
//          qualify the execution or completeness of the run.
// Logfile Results
================================================================================
|                  Conformal Version |21.20-p100 
|                        Root Module |fifo_top 
|                           CPU Time |3 sec
|                       Elapsed Time |89 sec
|                             Memory |196.33 MB
|              Power Grid Comparison |N/A 
|               Power Intent Compare |N/A 
|           Supply Power Consistency |N/A 
|        Retention Power Consistency |N/A 
|             Compare Power Crossing |N/A 
|                     LEC Comparison |PASS 
|                 Flatten Comparison |N/A 
|            Hierarchical Comparison |PASS 
|                      Logfile Lines |993 
|                       Logfile Name |rtl2intermediate.lec.log 
|              Logfile Modified Time |Thu Feb 20 11:20:40 2025 
|         Implementation Information |fv/fifo_top 
|       Set Verification Information |/run/media/user1/c2s/S5_training_batch2/Vinayak3/03_post_synthesis_LEC/01_zero_delay_simulation/rtl_fv_map_db 
|      Read Verification Information |N/A 
|                   Analysis Elapsed |0.1 sec
|                    Runtime / #Gate |0.05 sec
|Matched back-to-back isolation cell |N/A 
|            Time-consuming commands | 1. compare: 49s(83.05%) (execute 5 time(s))
|                                    | 2. read library: 10s(16.95%) (execute 2 time(s))
================================================================================
           
// Usage Breakdown Summary
================================================================================
|Command                   |  Total Elapse Time|  Total CPU Time|    Peak Memory
--------------------------------------------------------------------------------
|read design -golden       |                0 s|             0 s|        0.00 MB
|read design -revised      |                0 s|             0 s|        0.00 MB
|read library              |               10 s|             1 s|      133.49 MB
|write hier_compare dofile |               24 s|             0 s|      172.33 MB
|analyze hier_compare      |                0 s|             0 s|        0.00 MB
|run hier_compare dofile   |                0 s|             0 s|        0.00 MB
|go hier_compare           |                0 s|             0 s|        0.00 MB
           
// Hierarchical Comparison Information
--------------------------------------------------------------------------------
// Hierarchical Run #1
             
// Write Dofile Command          : write_hier_compare_dofile hier_tmp2.lec.do -verbose -noexact_pin_match -constraint -usage -replace -balanced_extraction -input_output_pin_equivalence -prepend_string "report_design_data; report_unmapped_points -summary; report_unmapped_points -notmapped; analyze_datapath -module -verbose; eval analyze_datapath $DATAPATH_SOLVER_OPTION -verbose" (line: 283)
// Run Hier_compare Command      : run_hier_compare hier_tmp2.lec.do -dynamic_hierarchy (line: 367)
// Hierarchical Compare Result   : Equivalent
// Smart instance selection      : Disable
           
// Hierarchical Comparison Statistics
================================================================================
|     Modules|       Total|         Max|         Min|         Avg
--------------------------------------------------------------------------------
|           4|          25|          11|           0|           6
================================================================================
  Modules: Total number of modules.
  Total: Sum of all module runtimes(sec).
  Max: Runtime of module with longest runtime.
  Min: Runtime of module with shortest runtime.
  Avg: Average runtime of all modules.
           
// Bottleneck Modules: 
// Note: Report skipped due to brief overall runtime
 
// Smart LEC Parallel Hierarchical Comparison Analysis
// Note: Analysis is skipped due to brief overall runtime
--------------------------------------------------------------------------------
               
// Resource usages of analysis: Cpu=0.17s Mem=135MB
0
// Command: vpxmode
// Command: vpxmode
