# compile verilog/system verilog design source files
sv xil_defaultlib  \
"../../../../picorv32_testing.srcs/sources_1/imports/new/Dummy_Memory.sv" \
"../../../../picorv32_testing.srcs/sources_1/imports/hdl/Interfaces.sv" \
"../../../../picorv32_testing.srcs/sources_1/imports/hdl/axi/controller_worker.sv" \
"../../../../picorv32_testing.srcs/sources_1/imports/picorv32/picorv32.sv" \
"../../../../picorv32_testing.srcs/sim_1/new/picorv32_axi_TB.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
