Efinity Synthesis report for project Dual_TX_Controller
Version: 2023.1.150
Generated at: Jan 01, 2024 17:30:12
Copyright (C) 2013 - 2023  Inc. All rights reserved.

### ### ### ### ### ### ### ### ### ### ### ### ### ### ###
Top-level Entity Name : UART_Controller

### ### File List (begin) ### ### ###
/home/amritansh/Documents/Dual_TX_Controll/UART_TX.v
/home/amritansh/Documents/Dual_TX_Controll/UART_Top.v
/home/amritansh/Documents/Dual_TX_Controll/UART_RX.v
/home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/UART_Controller.v
### ### File List (end) ### ### ###


### ### EFX_FF CE enables (begin) ### ### ###
Total number of enable signals: 19
Total number of FFs with enable signals: 63
CE signal <ceg_net98>, number of controlling flip flops: 8
CE signal <ceg_net127>, number of controlling flip flops: 1
CE signal <ceg_net130>, number of controlling flip flops: 1
CE signal <ceg_net133>, number of controlling flip flops: 1
CE signal <ceg_net108>, number of controlling flip flops: 6
CE signal <ceg_net120>, number of controlling flip flops: 8
CE signal <ceg_net138>, number of controlling flip flops: 2
CE signal <ceg_net78>, number of controlling flip flops: 8
CE signal <ceg_net153>, number of controlling flip flops: 1
CE signal <uart_rx/n446>, number of controlling flip flops: 1
CE signal <ceg_net146>, number of controlling flip flops: 3
CE signal <uart_rx/n429>, number of controlling flip flops: 1
CE signal <uart_rx/n431>, number of controlling flip flops: 1
CE signal <uart_rx/n433>, number of controlling flip flops: 1
CE signal <uart_rx/n435>, number of controlling flip flops: 1
CE signal <uart_rx/n437>, number of controlling flip flops: 1
CE signal <uart_rx/n439>, number of controlling flip flops: 1
CE signal <uart_rx/n441>, number of controlling flip flops: 1
CE signal <uart_tx1/n340>, number of controlling flip flops: 16
### ### EFX_FF CE enables (end) ### ### ###

### ### EFX_FF SR set/reset (begin) ### ### ###
Total number of set/reset signals: 3
Total number of FFs with set/reset signals: 4
SR signal <uart_rx/r_SM_Main[2]>, number of controlling flip flops: 2
SR signal <uart_rx/n427>, number of controlling flip flops: 1
SR signal <state[1]>, number of controlling flip flops: 1
### ### EFX_FF SR set/reset (end) ### ### ###

### ### Sequential Elements Trimming Report (begin) ### ### ### 
FF Output: uart_tx1/r_SM_Main[2](=0)
FF Output: uart_tx2/r_SM_Main[2](=0)
FF instance: uart_tx1/o_TX_Active~FF(unreachable)
### ### Sequential Elements Trimming Report (end) ### ### ### 

### ### Module Resource Usage Distribution Estimates (begin) ### ###

**Note: some resources maybe grouped under different hierarchy due to optimization and LUT mapping

Module                                    FFs        ADDs        LUTs      RAMs DSP/MULTs
---------------------------------         ---        ----        ----      ---- ---------
UART_Controller:UART_Controller        80(27)        0(0)     124(41)      0(0)      0(0)
 +uart_rx:UART_RX                      23(23)        0(0)      49(49)      0(0)      0(0)
 +uart_tx1:UART_TX                     21(21)        0(0)      29(29)      0(0)      0(0)
 +uart_tx2:UART_TX                       9(9)        0(0)        5(5)      0(0)      0(0)

### ### Module Resource Usage Distribution Estimates (end) ### ###


### ### Clock Load Distribution Report (begin) ### ###

 Clock     Flip-Flops   Memory Ports    Multipliers
 -----     ----------   ------------    -----------
   clk             80              0              0

### ### Clock Load Distribution Report (end) ### ###

### ### EFX Flow Options (begin) ### ### ###

family : Trion
device : T120F324
project : Dual_TX_Controller
project-xml : /home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/Dual_TX_Controller.xml
root : UART_Controller
I : /home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller
output-dir : /home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/outflow
work-dir : /home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/work_syn
write-efx-verilog : /home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/outflow/Dual_TX_Controller.map.v
binary-db : /home/amritansh/Downloads/efinity/2023.1/project/Dual_TX_Controller/outflow/Dual_TX_Controller.vdb
insert-ios : 0
max-carry-cascade : 640
max_mult : -1
max_ram : -1
mode : speed
veri_options : verilog_mode=verilog_2k,vhdl_mode=vhdl_2008

### ### EFX Flow Options (end) ### ### ###

### ### Resource Summary (begin) ### ### ### 
INPUT  PORTS    : 	2
OUTPUT PORTS    : 	4

EFX_LUT4        : 	124
   1-2  Inputs  : 	47
   3    Inputs  : 	31
   4    Inputs  : 	46
EFX_FF          : 	80
EFX_GBUFCE      : 	1
### ### Resource Summary (end) ### ### ###

Plain synthesis (without verilog dump and post-map checks) time : 6s
Elapsed synthesis time : 6s
