Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Mon Oct  7 17:28:38 2024
| Host         : Apollos-notebook running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file lab4_timing_summary_routed.rpt -pb lab4_timing_summary_routed.pb -rpx lab4_timing_summary_routed.rpx -warn_on_violation
| Design       : lab4
| Device       : 7a35ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  9           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.888        0.000                      0                  211        0.189        0.000                      0                  211        4.500        0.000                       0                   124  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.888        0.000                      0                  211        0.189        0.000                      0                  211        4.500        0.000                       0                   124  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.888ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.189ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.888ns  (required time - arrival time)
  Source:                 A1/timer_reg[17]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A1/timer_reg[17]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.139ns  (logic 1.887ns (36.719%)  route 3.252ns (63.281%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 14.874 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.621     5.172    A1/clk_IBUF_BUFG
    SLICE_X3Y88          FDPE                                         r  A1/timer_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDPE (Prop_fdpe_C_Q)         0.456     5.628 f  A1/timer_reg[17]/Q
                         net (fo=3, routed)           0.971     6.599    A1/timer_reg[17]
    SLICE_X6Y87          LUT6 (Prop_lut6_I2_O)        0.124     6.723 r  A1/timer[0]_i_4__0/O
                         net (fo=21, routed)          1.726     8.449    A1/timer[0]_i_4__0_n_0
    SLICE_X4Y84          LUT5 (Prop_lut5_I3_O)        0.124     8.573 r  A1/timer[0]_i_6__2/O
                         net (fo=1, routed)           0.555     9.128    A1/timer[0]_i_6__2_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.635 r  A1/timer_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.635    A1/timer_reg[0]_i_2__0_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.749 r  A1/timer_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.749    A1/timer_reg[4]_i_1__0_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.863 r  A1/timer_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.863    A1/timer_reg[8]_i_1__0_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.977 r  A1/timer_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.977    A1/timer_reg[12]_i_1__0_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.311 r  A1/timer_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    10.311    A1/timer_reg[16]_i_1__0_n_6
    SLICE_X3Y88          FDPE                                         r  A1/timer_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.503    14.874    A1/clk_IBUF_BUFG
    SLICE_X3Y88          FDPE                                         r  A1/timer_reg[17]/C
                         clock pessimism              0.298    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X3Y88          FDPE (Setup_fdpe_C_D)        0.062    15.199    A1/timer_reg[17]
  -------------------------------------------------------------------
                         required time                         15.199    
                         arrival time                         -10.311    
  -------------------------------------------------------------------
                         slack                                  4.888    

Slack (MET) :             4.909ns  (required time - arrival time)
  Source:                 A1/timer_reg[17]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A1/timer_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.118ns  (logic 1.866ns (36.459%)  route 3.252ns (63.541%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 14.874 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.621     5.172    A1/clk_IBUF_BUFG
    SLICE_X3Y88          FDPE                                         r  A1/timer_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDPE (Prop_fdpe_C_Q)         0.456     5.628 f  A1/timer_reg[17]/Q
                         net (fo=3, routed)           0.971     6.599    A1/timer_reg[17]
    SLICE_X6Y87          LUT6 (Prop_lut6_I2_O)        0.124     6.723 r  A1/timer[0]_i_4__0/O
                         net (fo=21, routed)          1.726     8.449    A1/timer[0]_i_4__0_n_0
    SLICE_X4Y84          LUT5 (Prop_lut5_I3_O)        0.124     8.573 r  A1/timer[0]_i_6__2/O
                         net (fo=1, routed)           0.555     9.128    A1/timer[0]_i_6__2_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.635 r  A1/timer_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.635    A1/timer_reg[0]_i_2__0_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.749 r  A1/timer_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.749    A1/timer_reg[4]_i_1__0_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.863 r  A1/timer_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.863    A1/timer_reg[8]_i_1__0_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.977 r  A1/timer_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.977    A1/timer_reg[12]_i_1__0_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.290 r  A1/timer_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    10.290    A1/timer_reg[16]_i_1__0_n_4
    SLICE_X3Y88          FDCE                                         r  A1/timer_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.503    14.874    A1/clk_IBUF_BUFG
    SLICE_X3Y88          FDCE                                         r  A1/timer_reg[19]/C
                         clock pessimism              0.298    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X3Y88          FDCE (Setup_fdce_C_D)        0.062    15.199    A1/timer_reg[19]
  -------------------------------------------------------------------
                         required time                         15.199    
                         arrival time                         -10.290    
  -------------------------------------------------------------------
                         slack                                  4.909    

Slack (MET) :             4.976ns  (required time - arrival time)
  Source:                 A1/timer_reg[17]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A1/timer_reg[13]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.025ns  (logic 1.773ns (35.283%)  route 3.252ns (64.717%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 14.873 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.621     5.172    A1/clk_IBUF_BUFG
    SLICE_X3Y88          FDPE                                         r  A1/timer_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDPE (Prop_fdpe_C_Q)         0.456     5.628 f  A1/timer_reg[17]/Q
                         net (fo=3, routed)           0.971     6.599    A1/timer_reg[17]
    SLICE_X6Y87          LUT6 (Prop_lut6_I2_O)        0.124     6.723 r  A1/timer[0]_i_4__0/O
                         net (fo=21, routed)          1.726     8.449    A1/timer[0]_i_4__0_n_0
    SLICE_X4Y84          LUT5 (Prop_lut5_I3_O)        0.124     8.573 r  A1/timer[0]_i_6__2/O
                         net (fo=1, routed)           0.555     9.128    A1/timer[0]_i_6__2_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.635 r  A1/timer_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.635    A1/timer_reg[0]_i_2__0_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.749 r  A1/timer_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.749    A1/timer_reg[4]_i_1__0_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.863 r  A1/timer_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.863    A1/timer_reg[8]_i_1__0_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.197 r  A1/timer_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    10.197    A1/timer_reg[12]_i_1__0_n_6
    SLICE_X3Y87          FDPE                                         r  A1/timer_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.502    14.873    A1/clk_IBUF_BUFG
    SLICE_X3Y87          FDPE                                         r  A1/timer_reg[13]/C
                         clock pessimism              0.273    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X3Y87          FDPE (Setup_fdpe_C_D)        0.062    15.173    A1/timer_reg[13]
  -------------------------------------------------------------------
                         required time                         15.173    
                         arrival time                         -10.197    
  -------------------------------------------------------------------
                         slack                                  4.976    

Slack (MET) :             4.983ns  (required time - arrival time)
  Source:                 A1/timer_reg[17]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A1/timer_reg[18]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.044ns  (logic 1.792ns (35.527%)  route 3.252ns (64.473%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 14.874 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.621     5.172    A1/clk_IBUF_BUFG
    SLICE_X3Y88          FDPE                                         r  A1/timer_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDPE (Prop_fdpe_C_Q)         0.456     5.628 f  A1/timer_reg[17]/Q
                         net (fo=3, routed)           0.971     6.599    A1/timer_reg[17]
    SLICE_X6Y87          LUT6 (Prop_lut6_I2_O)        0.124     6.723 r  A1/timer[0]_i_4__0/O
                         net (fo=21, routed)          1.726     8.449    A1/timer[0]_i_4__0_n_0
    SLICE_X4Y84          LUT5 (Prop_lut5_I3_O)        0.124     8.573 r  A1/timer[0]_i_6__2/O
                         net (fo=1, routed)           0.555     9.128    A1/timer[0]_i_6__2_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.635 r  A1/timer_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.635    A1/timer_reg[0]_i_2__0_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.749 r  A1/timer_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.749    A1/timer_reg[4]_i_1__0_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.863 r  A1/timer_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.863    A1/timer_reg[8]_i_1__0_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.977 r  A1/timer_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.977    A1/timer_reg[12]_i_1__0_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.216 r  A1/timer_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    10.216    A1/timer_reg[16]_i_1__0_n_5
    SLICE_X3Y88          FDPE                                         r  A1/timer_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.503    14.874    A1/clk_IBUF_BUFG
    SLICE_X3Y88          FDPE                                         r  A1/timer_reg[18]/C
                         clock pessimism              0.298    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X3Y88          FDPE (Setup_fdpe_C_D)        0.062    15.199    A1/timer_reg[18]
  -------------------------------------------------------------------
                         required time                         15.199    
                         arrival time                         -10.216    
  -------------------------------------------------------------------
                         slack                                  4.983    

Slack (MET) :             4.997ns  (required time - arrival time)
  Source:                 A1/timer_reg[17]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A1/timer_reg[15]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.004ns  (logic 1.752ns (35.012%)  route 3.252ns (64.988%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 14.873 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.621     5.172    A1/clk_IBUF_BUFG
    SLICE_X3Y88          FDPE                                         r  A1/timer_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDPE (Prop_fdpe_C_Q)         0.456     5.628 f  A1/timer_reg[17]/Q
                         net (fo=3, routed)           0.971     6.599    A1/timer_reg[17]
    SLICE_X6Y87          LUT6 (Prop_lut6_I2_O)        0.124     6.723 r  A1/timer[0]_i_4__0/O
                         net (fo=21, routed)          1.726     8.449    A1/timer[0]_i_4__0_n_0
    SLICE_X4Y84          LUT5 (Prop_lut5_I3_O)        0.124     8.573 r  A1/timer[0]_i_6__2/O
                         net (fo=1, routed)           0.555     9.128    A1/timer[0]_i_6__2_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.635 r  A1/timer_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.635    A1/timer_reg[0]_i_2__0_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.749 r  A1/timer_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.749    A1/timer_reg[4]_i_1__0_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.863 r  A1/timer_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.863    A1/timer_reg[8]_i_1__0_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    10.176 r  A1/timer_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    10.176    A1/timer_reg[12]_i_1__0_n_4
    SLICE_X3Y87          FDPE                                         r  A1/timer_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.502    14.873    A1/clk_IBUF_BUFG
    SLICE_X3Y87          FDPE                                         r  A1/timer_reg[15]/C
                         clock pessimism              0.273    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X3Y87          FDPE (Setup_fdpe_C_D)        0.062    15.173    A1/timer_reg[15]
  -------------------------------------------------------------------
                         required time                         15.173    
                         arrival time                         -10.176    
  -------------------------------------------------------------------
                         slack                                  4.997    

Slack (MET) :             4.999ns  (required time - arrival time)
  Source:                 A1/timer_reg[17]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A1/timer_reg[16]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.028ns  (logic 1.776ns (35.322%)  route 3.252ns (64.678%))
  Logic Levels:           7  (CARRY4=5 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns = ( 14.874 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.621     5.172    A1/clk_IBUF_BUFG
    SLICE_X3Y88          FDPE                                         r  A1/timer_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDPE (Prop_fdpe_C_Q)         0.456     5.628 f  A1/timer_reg[17]/Q
                         net (fo=3, routed)           0.971     6.599    A1/timer_reg[17]
    SLICE_X6Y87          LUT6 (Prop_lut6_I2_O)        0.124     6.723 r  A1/timer[0]_i_4__0/O
                         net (fo=21, routed)          1.726     8.449    A1/timer[0]_i_4__0_n_0
    SLICE_X4Y84          LUT5 (Prop_lut5_I3_O)        0.124     8.573 r  A1/timer[0]_i_6__2/O
                         net (fo=1, routed)           0.555     9.128    A1/timer[0]_i_6__2_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.635 r  A1/timer_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.635    A1/timer_reg[0]_i_2__0_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.749 r  A1/timer_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.749    A1/timer_reg[4]_i_1__0_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.863 r  A1/timer_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.863    A1/timer_reg[8]_i_1__0_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.977 r  A1/timer_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.977    A1/timer_reg[12]_i_1__0_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.200 r  A1/timer_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    10.200    A1/timer_reg[16]_i_1__0_n_7
    SLICE_X3Y88          FDPE                                         r  A1/timer_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.503    14.874    A1/clk_IBUF_BUFG
    SLICE_X3Y88          FDPE                                         r  A1/timer_reg[16]/C
                         clock pessimism              0.298    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X3Y88          FDPE (Setup_fdpe_C_D)        0.062    15.199    A1/timer_reg[16]
  -------------------------------------------------------------------
                         required time                         15.199    
                         arrival time                         -10.200    
  -------------------------------------------------------------------
                         slack                                  4.999    

Slack (MET) :             5.071ns  (required time - arrival time)
  Source:                 A1/timer_reg[17]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A1/timer_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.930ns  (logic 1.678ns (34.036%)  route 3.252ns (65.964%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 14.873 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.621     5.172    A1/clk_IBUF_BUFG
    SLICE_X3Y88          FDPE                                         r  A1/timer_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDPE (Prop_fdpe_C_Q)         0.456     5.628 f  A1/timer_reg[17]/Q
                         net (fo=3, routed)           0.971     6.599    A1/timer_reg[17]
    SLICE_X6Y87          LUT6 (Prop_lut6_I2_O)        0.124     6.723 r  A1/timer[0]_i_4__0/O
                         net (fo=21, routed)          1.726     8.449    A1/timer[0]_i_4__0_n_0
    SLICE_X4Y84          LUT5 (Prop_lut5_I3_O)        0.124     8.573 r  A1/timer[0]_i_6__2/O
                         net (fo=1, routed)           0.555     9.128    A1/timer[0]_i_6__2_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.635 r  A1/timer_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.635    A1/timer_reg[0]_i_2__0_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.749 r  A1/timer_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.749    A1/timer_reg[4]_i_1__0_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.863 r  A1/timer_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.863    A1/timer_reg[8]_i_1__0_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.102 r  A1/timer_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    10.102    A1/timer_reg[12]_i_1__0_n_5
    SLICE_X3Y87          FDCE                                         r  A1/timer_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.502    14.873    A1/clk_IBUF_BUFG
    SLICE_X3Y87          FDCE                                         r  A1/timer_reg[14]/C
                         clock pessimism              0.273    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X3Y87          FDCE (Setup_fdce_C_D)        0.062    15.173    A1/timer_reg[14]
  -------------------------------------------------------------------
                         required time                         15.173    
                         arrival time                         -10.102    
  -------------------------------------------------------------------
                         slack                                  5.071    

Slack (MET) :             5.087ns  (required time - arrival time)
  Source:                 A1/timer_reg[17]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A1/timer_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.914ns  (logic 1.662ns (33.821%)  route 3.252ns (66.179%))
  Logic Levels:           6  (CARRY4=4 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 14.873 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.621     5.172    A1/clk_IBUF_BUFG
    SLICE_X3Y88          FDPE                                         r  A1/timer_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDPE (Prop_fdpe_C_Q)         0.456     5.628 f  A1/timer_reg[17]/Q
                         net (fo=3, routed)           0.971     6.599    A1/timer_reg[17]
    SLICE_X6Y87          LUT6 (Prop_lut6_I2_O)        0.124     6.723 r  A1/timer[0]_i_4__0/O
                         net (fo=21, routed)          1.726     8.449    A1/timer[0]_i_4__0_n_0
    SLICE_X4Y84          LUT5 (Prop_lut5_I3_O)        0.124     8.573 r  A1/timer[0]_i_6__2/O
                         net (fo=1, routed)           0.555     9.128    A1/timer[0]_i_6__2_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.635 r  A1/timer_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.635    A1/timer_reg[0]_i_2__0_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.749 r  A1/timer_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.749    A1/timer_reg[4]_i_1__0_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.863 r  A1/timer_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.863    A1/timer_reg[8]_i_1__0_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    10.086 r  A1/timer_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    10.086    A1/timer_reg[12]_i_1__0_n_7
    SLICE_X3Y87          FDCE                                         r  A1/timer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.502    14.873    A1/clk_IBUF_BUFG
    SLICE_X3Y87          FDCE                                         r  A1/timer_reg[12]/C
                         clock pessimism              0.273    15.146    
                         clock uncertainty           -0.035    15.111    
    SLICE_X3Y87          FDCE (Setup_fdce_C_D)        0.062    15.173    A1/timer_reg[12]
  -------------------------------------------------------------------
                         required time                         15.173    
                         arrival time                         -10.086    
  -------------------------------------------------------------------
                         slack                                  5.087    

Slack (MET) :             5.089ns  (required time - arrival time)
  Source:                 A1/timer_reg[17]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A1/timer_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.911ns  (logic 1.659ns (33.781%)  route 3.252ns (66.219%))
  Logic Levels:           5  (CARRY4=3 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 14.872 - 10.000 ) 
    Source Clock Delay      (SCD):    5.172ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.621     5.172    A1/clk_IBUF_BUFG
    SLICE_X3Y88          FDPE                                         r  A1/timer_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDPE (Prop_fdpe_C_Q)         0.456     5.628 f  A1/timer_reg[17]/Q
                         net (fo=3, routed)           0.971     6.599    A1/timer_reg[17]
    SLICE_X6Y87          LUT6 (Prop_lut6_I2_O)        0.124     6.723 r  A1/timer[0]_i_4__0/O
                         net (fo=21, routed)          1.726     8.449    A1/timer[0]_i_4__0_n_0
    SLICE_X4Y84          LUT5 (Prop_lut5_I3_O)        0.124     8.573 r  A1/timer[0]_i_6__2/O
                         net (fo=1, routed)           0.555     9.128    A1/timer[0]_i_6__2_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     9.635 r  A1/timer_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     9.635    A1/timer_reg[0]_i_2__0_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.749 r  A1/timer_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.749    A1/timer_reg[4]_i_1__0_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.083 r  A1/timer_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    10.083    A1/timer_reg[8]_i_1__0_n_6
    SLICE_X3Y86          FDCE                                         r  A1/timer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.501    14.872    A1/clk_IBUF_BUFG
    SLICE_X3Y86          FDCE                                         r  A1/timer_reg[9]/C
                         clock pessimism              0.273    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X3Y86          FDCE (Setup_fdce_C_D)        0.062    15.172    A1/timer_reg[9]
  -------------------------------------------------------------------
                         required time                         15.172    
                         arrival time                         -10.083    
  -------------------------------------------------------------------
                         slack                                  5.089    

Slack (MET) :             5.098ns  (required time - arrival time)
  Source:                 A0/timer_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A0/timer_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.698ns  (logic 1.014ns (21.586%)  route 3.684ns (78.414%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 14.871 - 10.000 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.617     5.168    A0/clk_IBUF_BUFG
    SLICE_X2Y84          FDCE                                         r  A0/timer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y84          FDCE (Prop_fdce_C_Q)         0.518     5.686 r  A0/timer_reg[0]/Q
                         net (fo=4, routed)           0.989     6.676    A0/timer_reg[0]
    SLICE_X4Y84          LUT6 (Prop_lut6_I4_O)        0.124     6.800 r  A0/timer[0]_i_19/O
                         net (fo=1, routed)           0.294     7.094    A0/timer[0]_i_19_n_0
    SLICE_X5Y84          LUT5 (Prop_lut5_I2_O)        0.124     7.218 f  A0/timer[0]_i_13/O
                         net (fo=2, routed)           0.426     7.644    A0/timer[0]_i_13_n_0
    SLICE_X4Y85          LUT6 (Prop_lut6_I1_O)        0.124     7.768 r  A0/timer[0]_i_4/O
                         net (fo=18, routed)          1.346     9.114    A0/timer[0]_i_4_n_0
    SLICE_X1Y87          LUT6 (Prop_lut6_I1_O)        0.124     9.238 r  A0/timer[0]_i_1/O
                         net (fo=20, routed)          0.628     9.866    A0/timer
    SLICE_X2Y84          FDCE                                         r  A0/timer_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.500    14.871    A0/clk_IBUF_BUFG
    SLICE_X2Y84          FDCE                                         r  A0/timer_reg[0]/C
                         clock pessimism              0.297    15.168    
                         clock uncertainty           -0.035    15.133    
    SLICE_X2Y84          FDCE (Setup_fdce_C_CE)      -0.169    14.964    A0/timer_reg[0]
  -------------------------------------------------------------------
                         required time                         14.964    
                         arrival time                          -9.866    
  -------------------------------------------------------------------
                         slack                                  5.098    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 A2/btn_prev_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A2/btn_stable_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.900%)  route 0.121ns (46.100%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.586     1.499    A2/clk_IBUF_BUFG
    SLICE_X5Y87          FDCE                                         r  A2/btn_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y87          FDCE (Prop_fdce_C_Q)         0.141     1.640 r  A2/btn_prev_reg/Q
                         net (fo=5, routed)           0.121     1.761    A2/btn[0]
    SLICE_X6Y86          FDRE                                         r  A2/btn_stable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.855     2.013    A2/clk_IBUF_BUFG
    SLICE_X6Y86          FDRE                                         r  A2/btn_stable_reg/C
                         clock pessimism             -0.499     1.513    
    SLICE_X6Y86          FDRE (Hold_fdre_C_D)         0.059     1.572    A2/btn_stable_reg
  -------------------------------------------------------------------
                         required time                         -1.572    
                         arrival time                           1.761    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 binary_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.796%)  route 0.141ns (43.204%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.589     1.502    clk_IBUF_BUFG
    SLICE_X1Y89          FDCE                                         r  binary_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDCE (Prop_fdce_C_Q)         0.141     1.643 r  binary_counter_reg[1]/Q
                         net (fo=7, routed)           0.141     1.785    A1/binary_counter_reg[3][1]
    SLICE_X2Y89          LUT6 (Prop_lut6_I5_O)        0.045     1.830 r  A1/binary_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     1.830    A1_n_2
    SLICE_X2Y89          FDCE                                         r  binary_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.860     2.018    clk_IBUF_BUFG
    SLICE_X2Y89          FDCE                                         r  binary_counter_reg[3]/C
                         clock pessimism             -0.499     1.518    
    SLICE_X2Y89          FDCE (Hold_fdce_C_D)         0.121     1.639    binary_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.830    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 binary_counter_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            binary_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.452%)  route 0.143ns (43.548%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.589     1.502    clk_IBUF_BUFG
    SLICE_X1Y89          FDCE                                         r  binary_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDCE (Prop_fdce_C_Q)         0.141     1.643 r  binary_counter_reg[1]/Q
                         net (fo=7, routed)           0.143     1.787    A1/binary_counter_reg[3][1]
    SLICE_X2Y89          LUT6 (Prop_lut6_I4_O)        0.045     1.832 r  A1/binary_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.832    A1_n_3
    SLICE_X2Y89          FDCE                                         r  binary_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.860     2.018    clk_IBUF_BUFG
    SLICE_X2Y89          FDCE                                         r  binary_counter_reg[2]/C
                         clock pessimism             -0.499     1.518    
    SLICE_X2Y89          FDCE (Hold_fdce_C_D)         0.120     1.638    binary_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.638    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 A1/btn_prev_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_prev_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.164ns (64.245%)  route 0.091ns (35.755%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.590     1.503    A1/clk_IBUF_BUFG
    SLICE_X2Y90          FDCE                                         r  A1/btn_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDCE (Prop_fdce_C_Q)         0.164     1.667 r  A1/btn_prev_reg/Q
                         net (fo=8, routed)           0.091     1.759    btn[1]
    SLICE_X2Y90          FDCE                                         r  btn_prev_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.860     2.019    clk_IBUF_BUFG
    SLICE_X2Y90          FDCE                                         r  btn_prev_reg[1]/C
                         clock pessimism             -0.515     1.503    
    SLICE_X2Y90          FDCE (Hold_fdce_C_D)         0.060     1.563    btn_prev_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.759    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 A0/btn_prev_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            btn_prev_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.141ns (48.490%)  route 0.150ns (51.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.588     1.501    A0/clk_IBUF_BUFG
    SLICE_X0Y87          FDCE                                         r  A0/btn_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.141     1.642 r  A0/btn_prev_reg/Q
                         net (fo=5, routed)           0.150     1.792    btn[0]
    SLICE_X1Y88          FDCE                                         r  btn_prev_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.860     2.018    clk_IBUF_BUFG
    SLICE_X1Y88          FDCE                                         r  btn_prev_reg[0]/C
                         clock pessimism             -0.499     1.518    
    SLICE_X1Y88          FDCE (Hold_fdce_C_D)         0.070     1.588    btn_prev_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.792    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 btn_prev_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brightness_level_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.246ns (73.853%)  route 0.087ns (26.147%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.588     1.501    clk_IBUF_BUFG
    SLICE_X6Y90          FDCE                                         r  btn_prev_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDCE (Prop_fdce_C_Q)         0.148     1.649 f  btn_prev_reg[3]/Q
                         net (fo=3, routed)           0.087     1.737    A2/Q[1]
    SLICE_X6Y90          LUT6 (Prop_lut6_I3_O)        0.098     1.835 r  A2/brightness_level[2]_i_1/O
                         net (fo=1, routed)           0.000     1.835    A2_n_2
    SLICE_X6Y90          FDCE                                         r  brightness_level_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.859     2.017    clk_IBUF_BUFG
    SLICE_X6Y90          FDCE                                         r  brightness_level_reg[2]/C
                         clock pessimism             -0.515     1.501    
    SLICE_X6Y90          FDCE (Hold_fdce_C_D)         0.121     1.622    brightness_level_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 A0/btn_stable_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            A0/btn_prev_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.186ns (58.435%)  route 0.132ns (41.565%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.588     1.501    A0/clk_IBUF_BUFG
    SLICE_X1Y87          FDRE                                         r  A0/btn_stable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y87          FDRE (Prop_fdre_C_Q)         0.141     1.642 f  A0/btn_stable_reg/Q
                         net (fo=21, routed)          0.132     1.775    A0/btn_stable
    SLICE_X0Y87          LUT6 (Prop_lut6_I5_O)        0.045     1.820 r  A0/btn_prev_i_1/O
                         net (fo=1, routed)           0.000     1.820    A0/btn_prev_i_1_n_0
    SLICE_X0Y87          FDCE                                         r  A0/btn_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.858     2.016    A0/clk_IBUF_BUFG
    SLICE_X0Y87          FDCE                                         r  A0/btn_prev_reg/C
                         clock pessimism             -0.501     1.514    
    SLICE_X0Y87          FDCE (Hold_fdce_C_D)         0.091     1.605    A0/btn_prev_reg
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 btn_prev_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            brightness_level_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.246ns (73.413%)  route 0.089ns (26.587%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.588     1.501    clk_IBUF_BUFG
    SLICE_X6Y90          FDCE                                         r  btn_prev_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y90          FDCE (Prop_fdce_C_Q)         0.148     1.649 r  btn_prev_reg[3]/Q
                         net (fo=3, routed)           0.089     1.739    A2/Q[1]
    SLICE_X6Y90          LUT6 (Prop_lut6_I3_O)        0.098     1.837 r  A2/brightness_level[1]_i_1/O
                         net (fo=1, routed)           0.000     1.837    A2_n_4
    SLICE_X6Y90          FDCE                                         r  brightness_level_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.859     2.017    clk_IBUF_BUFG
    SLICE_X6Y90          FDCE                                         r  brightness_level_reg[1]/C
                         clock pessimism             -0.515     1.501    
    SLICE_X6Y90          FDCE (Hold_fdce_C_D)         0.120     1.621    brightness_level_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 binary_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.212ns (62.435%)  route 0.128ns (37.565%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.589     1.502    clk_IBUF_BUFG
    SLICE_X2Y89          FDCE                                         r  binary_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDCE (Prop_fdce_C_Q)         0.164     1.666 r  binary_counter_reg[2]/Q
                         net (fo=7, routed)           0.128     1.794    p_1_in0_in
    SLICE_X3Y89          LUT2 (Prop_lut2_I1_O)        0.048     1.842 r  led[1]_i_1/O
                         net (fo=1, routed)           0.000     1.842    led[1]_i_1_n_0
    SLICE_X3Y89          FDRE                                         r  led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.860     2.018    clk_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  led_reg[1]/C
                         clock pessimism             -0.502     1.515    
    SLICE_X3Y89          FDRE (Hold_fdre_C_D)         0.107     1.622    led_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 binary_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.209ns (61.917%)  route 0.129ns (38.083%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.589     1.502    clk_IBUF_BUFG
    SLICE_X2Y89          FDCE                                         r  binary_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDCE (Prop_fdce_C_Q)         0.164     1.666 r  binary_counter_reg[2]/Q
                         net (fo=7, routed)           0.129     1.795    p_1_in0_in
    SLICE_X3Y89          LUT2 (Prop_lut2_I1_O)        0.045     1.840 r  led[2]_i_1/O
                         net (fo=1, routed)           0.000     1.840    led[2]_i_1_n_0
    SLICE_X3Y89          FDRE                                         r  led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.860     2.018    clk_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  led_reg[2]/C
                         clock pessimism             -0.502     1.515    
    SLICE_X3Y89          FDRE (Hold_fdre_C_D)         0.092     1.607    led_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.233    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y89     binary_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y89     binary_counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y89     binary_counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y89     binary_counter_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y90     brightness_level_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y90     brightness_level_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X6Y90     brightness_level_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X1Y88     btn_prev_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X2Y90     btn_prev_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     binary_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     binary_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y89     binary_counter_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y89     binary_counter_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     binary_counter_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     binary_counter_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     binary_counter_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     binary_counter_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y90     brightness_level_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y90     brightness_level_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     binary_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     binary_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y89     binary_counter_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X1Y89     binary_counter_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     binary_counter_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     binary_counter_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     binary_counter_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y89     binary_counter_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y90     brightness_level_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X6Y90     brightness_level_reg[0]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usr_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.971ns  (logic 4.002ns (44.610%)  route 4.969ns (55.390%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.622     5.173    clk_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.456     5.629 r  led_reg[2]/Q
                         net (fo=1, routed)           4.969    10.599    usr_led_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.546    14.145 r  usr_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.145    usr_led[2]
    T9                                                                r  usr_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usr_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.751ns  (logic 4.101ns (46.868%)  route 4.649ns (53.132%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.622     5.173    clk_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.419     5.592 r  led_reg[1]/Q
                         net (fo=1, routed)           4.649    10.242    usr_led_OBUF[1]
    J5                   OBUF (Prop_obuf_I_O)         3.682    13.924 r  usr_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.924    usr_led[1]
    J5                                                                r  usr_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usr_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.689ns  (logic 4.130ns (47.537%)  route 4.559ns (52.463%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.622     5.173    clk_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.419     5.592 r  led_reg[3]/Q
                         net (fo=1, routed)           4.559    10.151    usr_led_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         3.711    13.862 r  usr_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.862    usr_led[3]
    T10                                                               r  usr_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usr_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.463ns  (logic 3.981ns (47.047%)  route 4.481ns (52.953%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.622     5.173    clk_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.456     5.629 r  led_reg[0]/Q
                         net (fo=1, routed)           4.481    10.111    usr_led_OBUF[0]
    H5                   OBUF (Prop_obuf_I_O)         3.525    13.636 r  usr_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.636    usr_led[0]
    H5                                                                r  usr_led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usr_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.959ns  (logic 1.421ns (48.035%)  route 1.538ns (51.965%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.589     1.502    clk_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.128     1.630 r  led_reg[3]/Q
                         net (fo=1, routed)           1.538     3.168    usr_led_OBUF[3]
    T10                  OBUF (Prop_obuf_I_O)         1.293     4.461 r  usr_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.461    usr_led[3]
    T10                                                               r  usr_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usr_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.053ns  (logic 1.367ns (44.793%)  route 1.685ns (55.207%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.589     1.502    clk_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141     1.643 r  led_reg[0]/Q
                         net (fo=1, routed)           1.685     3.329    usr_led_OBUF[0]
    H5                   OBUF (Prop_obuf_I_O)         1.226     4.555 r  usr_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.555    usr_led[0]
    H5                                                                r  usr_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usr_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.151ns  (logic 1.390ns (44.129%)  route 1.760ns (55.871%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.589     1.502    clk_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.128     1.630 r  led_reg[1]/Q
                         net (fo=1, routed)           1.760     3.391    usr_led_OBUF[1]
    J5                   OBUF (Prop_obuf_I_O)         1.262     4.653 r  usr_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.653    usr_led[1]
    J5                                                                r  usr_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            usr_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.162ns  (logic 1.388ns (43.889%)  route 1.774ns (56.111%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.589     1.502    clk_IBUF_BUFG
    SLICE_X3Y89          FDRE                                         r  led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y89          FDRE (Prop_fdre_C_Q)         0.141     1.643 r  led_reg[2]/Q
                         net (fo=1, routed)           1.774     3.418    usr_led_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         1.247     4.664 r  usr_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.664    usr_led[2]
    T9                                                                r  usr_led[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           287 Endpoints
Min Delay           287 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usr_btn[1]
                            (input port)
  Destination:            A1/timer_reg[17]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.273ns  (logic 2.958ns (35.753%)  route 5.315ns (64.247%))
  Logic Levels:           8  (CARRY4=5 IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.874ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C9                                                0.000     0.000 r  usr_btn[1] (IN)
                         net (fo=0)                   0.000     0.000    usr_btn[1]
    C9                   IBUF (Prop_ibuf_I_O)         1.527     1.527 r  usr_btn_IBUF[1]_inst/O
                         net (fo=4, routed)           3.034     4.561    A1/usr_btn_IBUF[0]
    SLICE_X6Y87          LUT6 (Prop_lut6_I4_O)        0.124     4.685 r  A1/timer[0]_i_4__0/O
                         net (fo=21, routed)          1.726     6.411    A1/timer[0]_i_4__0_n_0
    SLICE_X4Y84          LUT5 (Prop_lut5_I3_O)        0.124     6.535 r  A1/timer[0]_i_6__2/O
                         net (fo=1, routed)           0.555     7.090    A1/timer[0]_i_6__2_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.597 r  A1/timer_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.597    A1/timer_reg[0]_i_2__0_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.711 r  A1/timer_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.711    A1/timer_reg[4]_i_1__0_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.825 r  A1/timer_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.825    A1/timer_reg[8]_i_1__0_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.939 r  A1/timer_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.939    A1/timer_reg[12]_i_1__0_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.273 r  A1/timer_reg[16]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     8.273    A1/timer_reg[16]_i_1__0_n_6
    SLICE_X3Y88          FDPE                                         r  A1/timer_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.503     4.874    A1/clk_IBUF_BUFG
    SLICE_X3Y88          FDPE                                         r  A1/timer_reg[17]/C

Slack:                    inf
  Source:                 usr_btn[1]
                            (input port)
  Destination:            A1/timer_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.252ns  (logic 2.937ns (35.590%)  route 5.315ns (64.410%))
  Logic Levels:           8  (CARRY4=5 IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.874ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C9                                                0.000     0.000 r  usr_btn[1] (IN)
                         net (fo=0)                   0.000     0.000    usr_btn[1]
    C9                   IBUF (Prop_ibuf_I_O)         1.527     1.527 r  usr_btn_IBUF[1]_inst/O
                         net (fo=4, routed)           3.034     4.561    A1/usr_btn_IBUF[0]
    SLICE_X6Y87          LUT6 (Prop_lut6_I4_O)        0.124     4.685 r  A1/timer[0]_i_4__0/O
                         net (fo=21, routed)          1.726     6.411    A1/timer[0]_i_4__0_n_0
    SLICE_X4Y84          LUT5 (Prop_lut5_I3_O)        0.124     6.535 r  A1/timer[0]_i_6__2/O
                         net (fo=1, routed)           0.555     7.090    A1/timer[0]_i_6__2_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.597 r  A1/timer_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.597    A1/timer_reg[0]_i_2__0_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.711 r  A1/timer_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.711    A1/timer_reg[4]_i_1__0_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.825 r  A1/timer_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.825    A1/timer_reg[8]_i_1__0_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.939 r  A1/timer_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.939    A1/timer_reg[12]_i_1__0_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.252 r  A1/timer_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     8.252    A1/timer_reg[16]_i_1__0_n_4
    SLICE_X3Y88          FDCE                                         r  A1/timer_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.503     4.874    A1/clk_IBUF_BUFG
    SLICE_X3Y88          FDCE                                         r  A1/timer_reg[19]/C

Slack:                    inf
  Source:                 usr_btn[1]
                            (input port)
  Destination:            A1/timer_reg[18]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.178ns  (logic 2.863ns (35.007%)  route 5.315ns (64.993%))
  Logic Levels:           8  (CARRY4=5 IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.874ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C9                                                0.000     0.000 r  usr_btn[1] (IN)
                         net (fo=0)                   0.000     0.000    usr_btn[1]
    C9                   IBUF (Prop_ibuf_I_O)         1.527     1.527 r  usr_btn_IBUF[1]_inst/O
                         net (fo=4, routed)           3.034     4.561    A1/usr_btn_IBUF[0]
    SLICE_X6Y87          LUT6 (Prop_lut6_I4_O)        0.124     4.685 r  A1/timer[0]_i_4__0/O
                         net (fo=21, routed)          1.726     6.411    A1/timer[0]_i_4__0_n_0
    SLICE_X4Y84          LUT5 (Prop_lut5_I3_O)        0.124     6.535 r  A1/timer[0]_i_6__2/O
                         net (fo=1, routed)           0.555     7.090    A1/timer[0]_i_6__2_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.597 r  A1/timer_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.597    A1/timer_reg[0]_i_2__0_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.711 r  A1/timer_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.711    A1/timer_reg[4]_i_1__0_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.825 r  A1/timer_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.825    A1/timer_reg[8]_i_1__0_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.939 r  A1/timer_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.939    A1/timer_reg[12]_i_1__0_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.178 r  A1/timer_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     8.178    A1/timer_reg[16]_i_1__0_n_5
    SLICE_X3Y88          FDPE                                         r  A1/timer_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.503     4.874    A1/clk_IBUF_BUFG
    SLICE_X3Y88          FDPE                                         r  A1/timer_reg[18]/C

Slack:                    inf
  Source:                 usr_btn[1]
                            (input port)
  Destination:            A1/timer_reg[16]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.162ns  (logic 2.847ns (34.880%)  route 5.315ns (65.120%))
  Logic Levels:           8  (CARRY4=5 IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.874ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.874ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C9                                                0.000     0.000 r  usr_btn[1] (IN)
                         net (fo=0)                   0.000     0.000    usr_btn[1]
    C9                   IBUF (Prop_ibuf_I_O)         1.527     1.527 r  usr_btn_IBUF[1]_inst/O
                         net (fo=4, routed)           3.034     4.561    A1/usr_btn_IBUF[0]
    SLICE_X6Y87          LUT6 (Prop_lut6_I4_O)        0.124     4.685 r  A1/timer[0]_i_4__0/O
                         net (fo=21, routed)          1.726     6.411    A1/timer[0]_i_4__0_n_0
    SLICE_X4Y84          LUT5 (Prop_lut5_I3_O)        0.124     6.535 r  A1/timer[0]_i_6__2/O
                         net (fo=1, routed)           0.555     7.090    A1/timer[0]_i_6__2_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.597 r  A1/timer_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.597    A1/timer_reg[0]_i_2__0_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.711 r  A1/timer_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.711    A1/timer_reg[4]_i_1__0_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.825 r  A1/timer_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.825    A1/timer_reg[8]_i_1__0_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.939 r  A1/timer_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.939    A1/timer_reg[12]_i_1__0_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.162 r  A1/timer_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     8.162    A1/timer_reg[16]_i_1__0_n_7
    SLICE_X3Y88          FDPE                                         r  A1/timer_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.503     4.874    A1/clk_IBUF_BUFG
    SLICE_X3Y88          FDPE                                         r  A1/timer_reg[16]/C

Slack:                    inf
  Source:                 usr_btn[1]
                            (input port)
  Destination:            A1/timer_reg[13]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.159ns  (logic 2.844ns (34.856%)  route 5.315ns (65.144%))
  Logic Levels:           7  (CARRY4=4 IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C9                                                0.000     0.000 r  usr_btn[1] (IN)
                         net (fo=0)                   0.000     0.000    usr_btn[1]
    C9                   IBUF (Prop_ibuf_I_O)         1.527     1.527 r  usr_btn_IBUF[1]_inst/O
                         net (fo=4, routed)           3.034     4.561    A1/usr_btn_IBUF[0]
    SLICE_X6Y87          LUT6 (Prop_lut6_I4_O)        0.124     4.685 r  A1/timer[0]_i_4__0/O
                         net (fo=21, routed)          1.726     6.411    A1/timer[0]_i_4__0_n_0
    SLICE_X4Y84          LUT5 (Prop_lut5_I3_O)        0.124     6.535 r  A1/timer[0]_i_6__2/O
                         net (fo=1, routed)           0.555     7.090    A1/timer[0]_i_6__2_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.597 r  A1/timer_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.597    A1/timer_reg[0]_i_2__0_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.711 r  A1/timer_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.711    A1/timer_reg[4]_i_1__0_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.825 r  A1/timer_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.825    A1/timer_reg[8]_i_1__0_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.159 r  A1/timer_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     8.159    A1/timer_reg[12]_i_1__0_n_6
    SLICE_X3Y87          FDPE                                         r  A1/timer_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.502     4.873    A1/clk_IBUF_BUFG
    SLICE_X3Y87          FDPE                                         r  A1/timer_reg[13]/C

Slack:                    inf
  Source:                 usr_btn[1]
                            (input port)
  Destination:            A1/timer_reg[15]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.138ns  (logic 2.823ns (34.688%)  route 5.315ns (65.312%))
  Logic Levels:           7  (CARRY4=4 IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C9                                                0.000     0.000 r  usr_btn[1] (IN)
                         net (fo=0)                   0.000     0.000    usr_btn[1]
    C9                   IBUF (Prop_ibuf_I_O)         1.527     1.527 r  usr_btn_IBUF[1]_inst/O
                         net (fo=4, routed)           3.034     4.561    A1/usr_btn_IBUF[0]
    SLICE_X6Y87          LUT6 (Prop_lut6_I4_O)        0.124     4.685 r  A1/timer[0]_i_4__0/O
                         net (fo=21, routed)          1.726     6.411    A1/timer[0]_i_4__0_n_0
    SLICE_X4Y84          LUT5 (Prop_lut5_I3_O)        0.124     6.535 r  A1/timer[0]_i_6__2/O
                         net (fo=1, routed)           0.555     7.090    A1/timer[0]_i_6__2_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.597 r  A1/timer_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.597    A1/timer_reg[0]_i_2__0_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.711 r  A1/timer_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.711    A1/timer_reg[4]_i_1__0_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.825 r  A1/timer_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.825    A1/timer_reg[8]_i_1__0_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.138 r  A1/timer_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     8.138    A1/timer_reg[12]_i_1__0_n_4
    SLICE_X3Y87          FDPE                                         r  A1/timer_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.502     4.873    A1/clk_IBUF_BUFG
    SLICE_X3Y87          FDPE                                         r  A1/timer_reg[15]/C

Slack:                    inf
  Source:                 usr_btn[1]
                            (input port)
  Destination:            A1/timer_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.064ns  (logic 2.749ns (34.088%)  route 5.315ns (65.912%))
  Logic Levels:           7  (CARRY4=4 IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C9                                                0.000     0.000 r  usr_btn[1] (IN)
                         net (fo=0)                   0.000     0.000    usr_btn[1]
    C9                   IBUF (Prop_ibuf_I_O)         1.527     1.527 r  usr_btn_IBUF[1]_inst/O
                         net (fo=4, routed)           3.034     4.561    A1/usr_btn_IBUF[0]
    SLICE_X6Y87          LUT6 (Prop_lut6_I4_O)        0.124     4.685 r  A1/timer[0]_i_4__0/O
                         net (fo=21, routed)          1.726     6.411    A1/timer[0]_i_4__0_n_0
    SLICE_X4Y84          LUT5 (Prop_lut5_I3_O)        0.124     6.535 r  A1/timer[0]_i_6__2/O
                         net (fo=1, routed)           0.555     7.090    A1/timer[0]_i_6__2_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.597 r  A1/timer_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.597    A1/timer_reg[0]_i_2__0_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.711 r  A1/timer_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.711    A1/timer_reg[4]_i_1__0_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.825 r  A1/timer_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.825    A1/timer_reg[8]_i_1__0_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.064 r  A1/timer_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     8.064    A1/timer_reg[12]_i_1__0_n_5
    SLICE_X3Y87          FDCE                                         r  A1/timer_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.502     4.873    A1/clk_IBUF_BUFG
    SLICE_X3Y87          FDCE                                         r  A1/timer_reg[14]/C

Slack:                    inf
  Source:                 usr_btn[1]
                            (input port)
  Destination:            A1/timer_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.048ns  (logic 2.733ns (33.957%)  route 5.315ns (66.043%))
  Logic Levels:           7  (CARRY4=4 IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.873ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C9                                                0.000     0.000 r  usr_btn[1] (IN)
                         net (fo=0)                   0.000     0.000    usr_btn[1]
    C9                   IBUF (Prop_ibuf_I_O)         1.527     1.527 r  usr_btn_IBUF[1]_inst/O
                         net (fo=4, routed)           3.034     4.561    A1/usr_btn_IBUF[0]
    SLICE_X6Y87          LUT6 (Prop_lut6_I4_O)        0.124     4.685 r  A1/timer[0]_i_4__0/O
                         net (fo=21, routed)          1.726     6.411    A1/timer[0]_i_4__0_n_0
    SLICE_X4Y84          LUT5 (Prop_lut5_I3_O)        0.124     6.535 r  A1/timer[0]_i_6__2/O
                         net (fo=1, routed)           0.555     7.090    A1/timer[0]_i_6__2_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.597 r  A1/timer_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.597    A1/timer_reg[0]_i_2__0_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.711 r  A1/timer_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.711    A1/timer_reg[4]_i_1__0_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.825 r  A1/timer_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.825    A1/timer_reg[8]_i_1__0_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.048 r  A1/timer_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     8.048    A1/timer_reg[12]_i_1__0_n_7
    SLICE_X3Y87          FDCE                                         r  A1/timer_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.502     4.873    A1/clk_IBUF_BUFG
    SLICE_X3Y87          FDCE                                         r  A1/timer_reg[12]/C

Slack:                    inf
  Source:                 usr_btn[1]
                            (input port)
  Destination:            A1/timer_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.045ns  (logic 2.730ns (33.933%)  route 5.315ns (66.067%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C9                                                0.000     0.000 r  usr_btn[1] (IN)
                         net (fo=0)                   0.000     0.000    usr_btn[1]
    C9                   IBUF (Prop_ibuf_I_O)         1.527     1.527 r  usr_btn_IBUF[1]_inst/O
                         net (fo=4, routed)           3.034     4.561    A1/usr_btn_IBUF[0]
    SLICE_X6Y87          LUT6 (Prop_lut6_I4_O)        0.124     4.685 r  A1/timer[0]_i_4__0/O
                         net (fo=21, routed)          1.726     6.411    A1/timer[0]_i_4__0_n_0
    SLICE_X4Y84          LUT5 (Prop_lut5_I3_O)        0.124     6.535 r  A1/timer[0]_i_6__2/O
                         net (fo=1, routed)           0.555     7.090    A1/timer[0]_i_6__2_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.597 r  A1/timer_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.597    A1/timer_reg[0]_i_2__0_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.711 r  A1/timer_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.711    A1/timer_reg[4]_i_1__0_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.045 r  A1/timer_reg[8]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     8.045    A1/timer_reg[8]_i_1__0_n_6
    SLICE_X3Y86          FDCE                                         r  A1/timer_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.501     4.872    A1/clk_IBUF_BUFG
    SLICE_X3Y86          FDCE                                         r  A1/timer_reg[9]/C

Slack:                    inf
  Source:                 usr_btn[1]
                            (input port)
  Destination:            A1/timer_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        8.024ns  (logic 2.709ns (33.760%)  route 5.315ns (66.240%))
  Logic Levels:           6  (CARRY4=3 IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.872ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C9                                                0.000     0.000 r  usr_btn[1] (IN)
                         net (fo=0)                   0.000     0.000    usr_btn[1]
    C9                   IBUF (Prop_ibuf_I_O)         1.527     1.527 r  usr_btn_IBUF[1]_inst/O
                         net (fo=4, routed)           3.034     4.561    A1/usr_btn_IBUF[0]
    SLICE_X6Y87          LUT6 (Prop_lut6_I4_O)        0.124     4.685 r  A1/timer[0]_i_4__0/O
                         net (fo=21, routed)          1.726     6.411    A1/timer[0]_i_4__0_n_0
    SLICE_X4Y84          LUT5 (Prop_lut5_I3_O)        0.124     6.535 r  A1/timer[0]_i_6__2/O
                         net (fo=1, routed)           0.555     7.090    A1/timer[0]_i_6__2_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.597 r  A1/timer_reg[0]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.597    A1/timer_reg[0]_i_2__0_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.711 r  A1/timer_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.711    A1/timer_reg[4]_i_1__0_n_0
    SLICE_X3Y86          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.024 r  A1/timer_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     8.024    A1/timer_reg[8]_i_1__0_n_4
    SLICE_X3Y86          FDCE                                         r  A1/timer_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         1.501     4.872    A1/clk_IBUF_BUFG
    SLICE_X3Y86          FDCE                                         r  A1/timer_reg[11]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usr_btn[3]
                            (input port)
  Destination:            A3/timer_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.427ns  (logic 0.415ns (29.104%)  route 1.012ns (70.896%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT6=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B8                                                0.000     0.000 r  usr_btn[3] (IN)
                         net (fo=0)                   0.000     0.000    usr_btn[3]
    B8                   IBUF (Prop_ibuf_I_O)         0.304     0.304 r  usr_btn_IBUF[3]_inst/O
                         net (fo=7, routed)           1.012     1.316    A3/usr_btn_IBUF[0]
    SLICE_X6Y91          LUT6 (Prop_lut6_I0_O)        0.045     1.361 r  A3/timer[0]_i_10__1/O
                         net (fo=1, routed)           0.000     1.361    A3/timer[0]_i_10__1_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.427 r  A3/timer_reg[0]_i_2__2/O[1]
                         net (fo=1, routed)           0.000     1.427    A3/timer_reg[0]_i_2__2_n_6
    SLICE_X6Y91          FDCE                                         r  A3/timer_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.859     2.017    A3/clk_IBUF_BUFG
    SLICE_X6Y91          FDCE                                         r  A3/timer_reg[1]/C

Slack:                    inf
  Source:                 usr_btn[0]
                            (input port)
  Destination:            A0/btn_prev_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.446ns  (logic 0.280ns (19.350%)  route 1.166ns (80.650%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  usr_btn[0] (IN)
                         net (fo=0)                   0.000     0.000    usr_btn[0]
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  usr_btn_IBUF[0]_inst/O
                         net (fo=22, routed)          1.166     1.401    A0/usr_btn_IBUF[0]
    SLICE_X0Y87          LUT6 (Prop_lut6_I3_O)        0.045     1.446 r  A0/btn_prev_i_1/O
                         net (fo=1, routed)           0.000     1.446    A0/btn_prev_i_1_n_0
    SLICE_X0Y87          FDCE                                         r  A0/btn_prev_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.858     2.016    A0/clk_IBUF_BUFG
    SLICE_X0Y87          FDCE                                         r  A0/btn_prev_reg/C

Slack:                    inf
  Source:                 usr_btn[0]
                            (input port)
  Destination:            A0/timer_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.495ns  (logic 0.344ns (23.005%)  route 1.151ns (76.995%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT6=1)
  Clock Path Skew:        2.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  usr_btn[0] (IN)
                         net (fo=0)                   0.000     0.000    usr_btn[0]
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  usr_btn_IBUF[0]_inst/O
                         net (fo=22, routed)          1.151     1.386    A0/usr_btn_IBUF[0]
    SLICE_X2Y88          LUT6 (Prop_lut6_I3_O)        0.045     1.431 r  A0/timer[16]_i_2/O
                         net (fo=1, routed)           0.000     1.431    A0/timer[16]_i_2_n_0
    SLICE_X2Y88          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.495 r  A0/timer_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.495    A0/timer_reg[16]_i_1_n_4
    SLICE_X2Y88          FDCE                                         r  A0/timer_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.860     2.018    A0/clk_IBUF_BUFG
    SLICE_X2Y88          FDCE                                         r  A0/timer_reg[19]/C

Slack:                    inf
  Source:                 usr_btn[3]
                            (input port)
  Destination:            A3/timer_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.512ns  (logic 0.500ns (33.090%)  route 1.012ns (66.910%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT6=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B8                                                0.000     0.000 r  usr_btn[3] (IN)
                         net (fo=0)                   0.000     0.000    usr_btn[3]
    B8                   IBUF (Prop_ibuf_I_O)         0.304     0.304 r  usr_btn_IBUF[3]_inst/O
                         net (fo=7, routed)           1.012     1.316    A3/usr_btn_IBUF[0]
    SLICE_X6Y91          LUT6 (Prop_lut6_I0_O)        0.045     1.361 r  A3/timer[0]_i_10__1/O
                         net (fo=1, routed)           0.000     1.361    A3/timer[0]_i_10__1_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.151     1.512 r  A3/timer_reg[0]_i_2__2/O[2]
                         net (fo=1, routed)           0.000     1.512    A3/timer_reg[0]_i_2__2_n_5
    SLICE_X6Y91          FDCE                                         r  A3/timer_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.859     2.017    A3/clk_IBUF_BUFG
    SLICE_X6Y91          FDCE                                         r  A3/timer_reg[2]/C

Slack:                    inf
  Source:                 usr_btn[0]
                            (input port)
  Destination:            A0/timer_reg[13]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.523ns  (logic 0.346ns (22.708%)  route 1.177ns (77.292%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT6=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  usr_btn[0] (IN)
                         net (fo=0)                   0.000     0.000    usr_btn[0]
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  usr_btn_IBUF[0]_inst/O
                         net (fo=22, routed)          1.177     1.412    A0/usr_btn_IBUF[0]
    SLICE_X2Y87          LUT6 (Prop_lut6_I3_O)        0.045     1.457 r  A0/timer[12]_i_4/O
                         net (fo=1, routed)           0.000     1.457    A0/timer[12]_i_4_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     1.523 r  A0/timer_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.523    A0/timer_reg[12]_i_1_n_6
    SLICE_X2Y87          FDPE                                         r  A0/timer_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.858     2.016    A0/clk_IBUF_BUFG
    SLICE_X2Y87          FDPE                                         r  A0/timer_reg[13]/C

Slack:                    inf
  Source:                 usr_btn[3]
                            (input port)
  Destination:            A3/timer_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.533ns  (logic 0.521ns (34.007%)  route 1.012ns (65.993%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT6=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B8                                                0.000     0.000 r  usr_btn[3] (IN)
                         net (fo=0)                   0.000     0.000    usr_btn[3]
    B8                   IBUF (Prop_ibuf_I_O)         0.304     0.304 r  usr_btn_IBUF[3]_inst/O
                         net (fo=7, routed)           1.012     1.316    A3/usr_btn_IBUF[0]
    SLICE_X6Y91          LUT6 (Prop_lut6_I0_O)        0.045     1.361 r  A3/timer[0]_i_10__1/O
                         net (fo=1, routed)           0.000     1.361    A3/timer[0]_i_10__1_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.172     1.533 r  A3/timer_reg[0]_i_2__2/O[3]
                         net (fo=1, routed)           0.000     1.533    A3/timer_reg[0]_i_2__2_n_4
    SLICE_X6Y91          FDCE                                         r  A3/timer_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.859     2.017    A3/clk_IBUF_BUFG
    SLICE_X6Y91          FDCE                                         r  A3/timer_reg[3]/C

Slack:                    inf
  Source:                 usr_btn[3]
                            (input port)
  Destination:            A3/timer_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.566ns  (logic 0.554ns (35.397%)  route 1.012ns (64.603%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT6=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B8                                                0.000     0.000 r  usr_btn[3] (IN)
                         net (fo=0)                   0.000     0.000    usr_btn[3]
    B8                   IBUF (Prop_ibuf_I_O)         0.304     0.304 r  usr_btn_IBUF[3]_inst/O
                         net (fo=7, routed)           1.012     1.316    A3/usr_btn_IBUF[0]
    SLICE_X6Y91          LUT6 (Prop_lut6_I0_O)        0.045     1.361 r  A3/timer[0]_i_10__1/O
                         net (fo=1, routed)           0.000     1.361    A3/timer[0]_i_10__1_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.152     1.513 r  A3/timer_reg[0]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     1.513    A3/timer_reg[0]_i_2__2_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.566 r  A3/timer_reg[4]_i_1__2/O[0]
                         net (fo=1, routed)           0.000     1.566    A3/timer_reg[4]_i_1__2_n_7
    SLICE_X6Y92          FDCE                                         r  A3/timer_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.859     2.017    A3/clk_IBUF_BUFG
    SLICE_X6Y92          FDCE                                         r  A3/timer_reg[4]/C

Slack:                    inf
  Source:                 usr_btn[0]
                            (input port)
  Destination:            A0/timer_reg[15]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.576ns  (logic 0.344ns (21.822%)  route 1.232ns (78.178%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT6=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  usr_btn[0] (IN)
                         net (fo=0)                   0.000     0.000    usr_btn[0]
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 f  usr_btn_IBUF[0]_inst/O
                         net (fo=22, routed)          1.232     1.467    A0/usr_btn_IBUF[0]
    SLICE_X2Y87          LUT6 (Prop_lut6_I3_O)        0.045     1.512 r  A0/timer[12]_i_2/O
                         net (fo=1, routed)           0.000     1.512    A0/timer[12]_i_2_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.576 r  A0/timer_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.576    A0/timer_reg[12]_i_1_n_4
    SLICE_X2Y87          FDPE                                         r  A0/timer_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.858     2.016    A0/clk_IBUF_BUFG
    SLICE_X2Y87          FDPE                                         r  A0/timer_reg[15]/C

Slack:                    inf
  Source:                 usr_btn[0]
                            (input port)
  Destination:            A0/timer_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.579ns  (logic 0.345ns (21.844%)  route 1.234ns (78.156%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT6=1)
  Clock Path Skew:        2.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  usr_btn[0] (IN)
                         net (fo=0)                   0.000     0.000    usr_btn[0]
    D9                   IBUF (Prop_ibuf_I_O)         0.235     0.235 r  usr_btn_IBUF[0]_inst/O
                         net (fo=22, routed)          1.234     1.469    A0/usr_btn_IBUF[0]
    SLICE_X2Y87          LUT6 (Prop_lut6_I3_O)        0.045     1.514 r  A0/timer[12]_i_3/O
                         net (fo=1, routed)           0.000     1.514    A0/timer[12]_i_3_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.579 r  A0/timer_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.579    A0/timer_reg[12]_i_1_n_5
    SLICE_X2Y87          FDCE                                         r  A0/timer_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.858     2.016    A0/clk_IBUF_BUFG
    SLICE_X2Y87          FDCE                                         r  A0/timer_reg[14]/C

Slack:                    inf
  Source:                 usr_btn[3]
                            (input port)
  Destination:            A3/timer_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.579ns  (logic 0.567ns (35.929%)  route 1.012ns (64.071%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT6=1)
  Clock Path Skew:        2.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B8                                                0.000     0.000 r  usr_btn[3] (IN)
                         net (fo=0)                   0.000     0.000    usr_btn[3]
    B8                   IBUF (Prop_ibuf_I_O)         0.304     0.304 r  usr_btn_IBUF[3]_inst/O
                         net (fo=7, routed)           1.012     1.316    A3/usr_btn_IBUF[0]
    SLICE_X6Y91          LUT6 (Prop_lut6_I0_O)        0.045     1.361 r  A3/timer[0]_i_10__1/O
                         net (fo=1, routed)           0.000     1.361    A3/timer[0]_i_10__1_n_0
    SLICE_X6Y91          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.152     1.513 r  A3/timer_reg[0]_i_2__2/CO[3]
                         net (fo=1, routed)           0.000     1.513    A3/timer_reg[0]_i_2__2_n_0
    SLICE_X6Y92          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.579 r  A3/timer_reg[4]_i_1__2/O[2]
                         net (fo=1, routed)           0.000     1.579    A3/timer_reg[4]_i_1__2_n_5
    SLICE_X6Y92          FDCE                                         r  A3/timer_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  clk_IBUF_BUFG_inst/O
                         net (fo=123, routed)         0.859     2.017    A3/clk_IBUF_BUFG
    SLICE_X6Y92          FDCE                                         r  A3/timer_reg[6]/C





