

================================================================
== Vitis HLS Report for 'hls_real2xfft'
================================================================
* Date:           Fri Oct 15 14:56:46 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        zynq_lab_2_2020
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.404 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+----------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline |
    |   min   |   max   |    min    |    max    |  min |  max |   Type   |
    +---------+---------+-----------+-----------+------+------+----------+
    |     2055|     2058|  20.550 us|  20.580 us|  1024|  1024|  dataflow|
    +---------+---------+-----------+-----------+------+------+----------+

    + Detail: 
        * Instance: 
        +-----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+------------------------------------------+
        |                                                                                   |                                                                                  |  Latency (cycles) |   Latency (absolute)  |   Interval  |                 Pipeline                 |
        |                                      Instance                                     |                                      Module                                      |   min   |   max   |    min    |    max    |  min |  max |                   Type                   |
        +-----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+------------------------------------------+
        |window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_U0  |window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_s  |      515|      516|   5.150 us|   5.160 us|   512|   512|  loop rewind stp(delay=0 clock cycles(s))|
        |sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_U0                                    |sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_s                                    |     1025|     1026|  10.250 us|  10.260 us|  1024|  1024|                                  dataflow|
        |Loop_real2xfft_output_proc9_U0                                                     |Loop_real2xfft_output_proc9                                                       |      513|      514|   5.130 us|   5.140 us|   512|   512|  loop rewind stp(delay=0 clock cycles(s))|
        +-----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+---------+-----------+-----------+------+------+------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     26|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        4|    2|     677|    695|    -|
|Memory           |        4|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|     36|    -|
|Register         |        -|    -|       4|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        8|    2|     681|    757|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        2|   ~0|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |                                      Instance                                     |                                      Module                                      | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |Loop_real2xfft_output_proc9_U0                                                     |Loop_real2xfft_output_proc9                                                       |        0|   0|   28|  106|    0|
    |sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_U0                                    |sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_s                                    |        2|   0|  484|  443|    0|
    |window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_U0  |window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_s  |        2|   2|  165|  146|    0|
    +-----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                                              |                                                                                  |        4|   2|  677|  695|    0|
    +-----------------------------------------------------------------------------------+----------------------------------------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |       Memory      |      Module     | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |data2window_V_0_U  |data2window_V_0  |        1|  0|   0|    0|   512|   16|     1|         8192|
    |data2window_V_1_U  |data2window_V_0  |        1|  0|   0|    0|   512|   16|     1|         8192|
    |windowed_V_0_U     |data2window_V_0  |        1|  0|   0|    0|   512|   16|     1|         8192|
    |windowed_V_1_U     |data2window_V_0  |        1|  0|   0|    0|   512|   16|     1|         8192|
    +-------------------+-----------------+---------+---+----+-----+------+-----+------+-------------+
    |Total              |                 |        4|  0|   0|    0|  2048|   64|     4|        32768|
    +-------------------+-----------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                                         Variable Name                                         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Loop_real2xfft_output_proc9_U0_ap_start                                                        |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_data2window_V_0                                                                |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_data2window_V_1                                                                |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_windowed_V_0                                                                   |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_windowed_V_1                                                                   |       and|   0|  0|   2|           1|           1|
    |ap_idle                                                                                        |       and|   0|  0|   2|           1|           1|
    |sliding_win_1in2out_ap_fixed_16_1_5_3_0_1024_U0_ap_continue                                    |       and|   0|  0|   2|           1|           1|
    |window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_U0_ap_continue  |       and|   0|  0|   2|           1|           1|
    |window_fn_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_3_0_ap_fixed_16_1_5_0_0_1024_2_2_U0_ap_start     |       and|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_data2window_V_0                                                          |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_data2window_V_1                                                          |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_windowed_V_0                                                             |        or|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_windowed_V_1                                                             |        or|   0|  0|   2|           1|           1|
    +-----------------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                                          |          |   0|  0|  26|          13|          13|
    +-----------------------------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_data2window_V_0  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_data2window_V_1  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_windowed_V_0     |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_windowed_V_1     |   9|          2|    1|          2|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      |  36|          8|    4|          8|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+---+----+-----+-----------+
    |                    Name                   | FF| LUT| Bits| Const Bits|
    +-------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_data2window_V_0  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_data2window_V_1  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_windowed_V_0     |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_windowed_V_1     |  1|   0|    1|          0|
    +-------------------------------------------+---+----+-----+-----------+
    |Total                                      |  4|   0|    4|          0|
    +-------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+---------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object |    C Type    |
+---------------+-----+-----+------------+---------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|  hls_real2xfft|  return value|
|ap_rst_n       |   in|    1|  ap_ctrl_hs|  hls_real2xfft|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|  hls_real2xfft|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|  hls_real2xfft|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|  hls_real2xfft|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|  hls_real2xfft|  return value|
|din_V_TDATA    |   in|   16|        axis|          din_V|       pointer|
|din_V_TVALID   |   in|    1|        axis|          din_V|       pointer|
|din_V_TREADY   |  out|    1|        axis|          din_V|       pointer|
|dout_V_TDATA   |  out|   48|        axis|         dout_V|       pointer|
|dout_V_TVALID  |  out|    1|        axis|         dout_V|       pointer|
|dout_V_TREADY  |   in|    1|        axis|         dout_V|       pointer|
+---------------+-----+-----+------------+---------------+--------------+

