
*** Running vivado
    with args -log system_mean_0_1.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_mean_0_1.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source system_mean_0_1.tcl -notrace
Command: synth_design -top system_mean_0_1 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15780 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 452.871 ; gain = 98.723
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_mean_0_1' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ip/system_mean_0_1/synth/system_mean_0_1.v:58]
INFO: [Synth 8-6157] synthesizing module 'mean' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/7d53/hdl/verilog/mean.v:12]
INFO: [Synth 8-6157] synthesizing module 'mean_img_buf_V' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/7d53/hdl/verilog/mean_img_buf_V.v:11]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 262144 - type: integer 
	Parameter AddressWidth bound to: 18 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mean_img_buf_V_memcore' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/7d53/hdl/verilog/mean_img_buf_V_memcore.v:66]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 524288 - type: integer 
	Parameter AddressWidth bound to: 19 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'mean_img_buf_V_memcore_ram' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/7d53/hdl/verilog/mean_img_buf_V_memcore.v:9]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 19 - type: integer 
	Parameter MEM_SIZE bound to: 524288 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/7d53/hdl/verilog/mean_img_buf_V_memcore.v:27]
INFO: [Synth 8-6155] done synthesizing module 'mean_img_buf_V_memcore_ram' (1#1) [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/7d53/hdl/verilog/mean_img_buf_V_memcore.v:9]
INFO: [Synth 8-6155] done synthesizing module 'mean_img_buf_V_memcore' (2#1) [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/7d53/hdl/verilog/mean_img_buf_V_memcore.v:66]
INFO: [Synth 8-6155] done synthesizing module 'mean_img_buf_V' (3#1) [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/7d53/hdl/verilog/mean_img_buf_V.v:11]
INFO: [Synth 8-6157] synthesizing module 'Loop_1_proc31' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/7d53/hdl/verilog/Loop_1_proc31.v:10]
	Parameter ap_ST_fsm_state1 bound to: 4'b0001 
	Parameter ap_ST_fsm_state2 bound to: 4'b0010 
	Parameter ap_ST_fsm_state3 bound to: 4'b0100 
	Parameter ap_ST_fsm_state4 bound to: 4'b1000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/7d53/hdl/verilog/Loop_1_proc31.v:56]
INFO: [Synth 8-6155] done synthesizing module 'Loop_1_proc31' (4#1) [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/7d53/hdl/verilog/Loop_1_proc31.v:10]
INFO: [Synth 8-6157] synthesizing module 'Loop_2_proc32' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/7d53/hdl/verilog/Loop_2_proc32.v:10]
	Parameter ap_ST_fsm_state1 bound to: 39'b000000000000000000000000000000000000001 
	Parameter ap_ST_fsm_state2 bound to: 39'b000000000000000000000000000000000000010 
	Parameter ap_ST_fsm_state3 bound to: 39'b000000000000000000000000000000000000100 
	Parameter ap_ST_fsm_state4 bound to: 39'b000000000000000000000000000000000001000 
	Parameter ap_ST_fsm_state5 bound to: 39'b000000000000000000000000000000000010000 
	Parameter ap_ST_fsm_state6 bound to: 39'b000000000000000000000000000000000100000 
	Parameter ap_ST_fsm_state7 bound to: 39'b000000000000000000000000000000001000000 
	Parameter ap_ST_fsm_state8 bound to: 39'b000000000000000000000000000000010000000 
	Parameter ap_ST_fsm_state9 bound to: 39'b000000000000000000000000000000100000000 
	Parameter ap_ST_fsm_state10 bound to: 39'b000000000000000000000000000001000000000 
	Parameter ap_ST_fsm_state11 bound to: 39'b000000000000000000000000000010000000000 
	Parameter ap_ST_fsm_state12 bound to: 39'b000000000000000000000000000100000000000 
	Parameter ap_ST_fsm_state13 bound to: 39'b000000000000000000000000001000000000000 
	Parameter ap_ST_fsm_state14 bound to: 39'b000000000000000000000000010000000000000 
	Parameter ap_ST_fsm_state15 bound to: 39'b000000000000000000000000100000000000000 
	Parameter ap_ST_fsm_state16 bound to: 39'b000000000000000000000001000000000000000 
	Parameter ap_ST_fsm_state17 bound to: 39'b000000000000000000000010000000000000000 
	Parameter ap_ST_fsm_state18 bound to: 39'b000000000000000000000100000000000000000 
	Parameter ap_ST_fsm_state19 bound to: 39'b000000000000000000001000000000000000000 
	Parameter ap_ST_fsm_state20 bound to: 39'b000000000000000000010000000000000000000 
	Parameter ap_ST_fsm_state21 bound to: 39'b000000000000000000100000000000000000000 
	Parameter ap_ST_fsm_state22 bound to: 39'b000000000000000001000000000000000000000 
	Parameter ap_ST_fsm_state23 bound to: 39'b000000000000000010000000000000000000000 
	Parameter ap_ST_fsm_state24 bound to: 39'b000000000000000100000000000000000000000 
	Parameter ap_ST_fsm_state25 bound to: 39'b000000000000001000000000000000000000000 
	Parameter ap_ST_fsm_state26 bound to: 39'b000000000000010000000000000000000000000 
	Parameter ap_ST_fsm_state27 bound to: 39'b000000000000100000000000000000000000000 
	Parameter ap_ST_fsm_state28 bound to: 39'b000000000001000000000000000000000000000 
	Parameter ap_ST_fsm_state29 bound to: 39'b000000000010000000000000000000000000000 
	Parameter ap_ST_fsm_state30 bound to: 39'b000000000100000000000000000000000000000 
	Parameter ap_ST_fsm_state31 bound to: 39'b000000001000000000000000000000000000000 
	Parameter ap_ST_fsm_state32 bound to: 39'b000000010000000000000000000000000000000 
	Parameter ap_ST_fsm_state33 bound to: 39'b000000100000000000000000000000000000000 
	Parameter ap_ST_fsm_state34 bound to: 39'b000001000000000000000000000000000000000 
	Parameter ap_ST_fsm_state35 bound to: 39'b000010000000000000000000000000000000000 
	Parameter ap_ST_fsm_state36 bound to: 39'b000100000000000000000000000000000000000 
	Parameter ap_ST_fsm_state37 bound to: 39'b001000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state38 bound to: 39'b010000000000000000000000000000000000000 
	Parameter ap_ST_fsm_state39 bound to: 39'b100000000000000000000000000000000000000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/7d53/hdl/verilog/Loop_2_proc32.v:88]
INFO: [Synth 8-6157] synthesizing module 'mean_fadd_32ns_32bkb' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/7d53/hdl/verilog/mean_fadd_32ns_32bkb.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 5 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mean_ap_fadd_3_full_dsp_32' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/7d53/hdl/ip/mean_ap_fadd_3_full_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 1 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 3 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 2 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/7d53/hdl/ip/mean_ap_fadd_3_full_dsp_32.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'mean_ap_fadd_3_full_dsp_32' (22#1) [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/7d53/hdl/ip/mean_ap_fadd_3_full_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'mean_fadd_32ns_32bkb' (23#1) [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/7d53/hdl/verilog/mean_fadd_32ns_32bkb.v:11]
INFO: [Synth 8-6157] synthesizing module 'mean_fdiv_32ns_32cud' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/7d53/hdl/verilog/mean_fdiv_32ns_32cud.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 16 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter din1_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mean_ap_fdiv_14_no_dsp_32' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/7d53/hdl/ip/mean_ap_fdiv_14_no_dsp_32.vhd:72]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 1 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 14 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 1 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/7d53/hdl/ip/mean_ap_fdiv_14_no_dsp_32.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'mean_ap_fdiv_14_no_dsp_32' (31#1) [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/7d53/hdl/ip/mean_ap_fdiv_14_no_dsp_32.vhd:72]
INFO: [Synth 8-6155] done synthesizing module 'mean_fdiv_32ns_32cud' (32#1) [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/7d53/hdl/verilog/mean_fdiv_32ns_32cud.v:11]
INFO: [Synth 8-6157] synthesizing module 'mean_sitofp_32ns_dEe' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/7d53/hdl/verilog/mean_sitofp_32ns_dEe.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 6 - type: integer 
	Parameter din0_WIDTH bound to: 32 - type: integer 
	Parameter dout_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mean_ap_sitofp_4_no_dsp_32' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/7d53/hdl/ip/mean_ap_sitofp_4_no_dsp_32.vhd:70]
	Parameter C_XDEVICEFAMILY bound to: virtex7 - type: string 
	Parameter C_HAS_ADD bound to: 0 - type: integer 
	Parameter C_HAS_SUBTRACT bound to: 0 - type: integer 
	Parameter C_HAS_MULTIPLY bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE bound to: 0 - type: integer 
	Parameter C_HAS_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_COMPARE bound to: 0 - type: integer 
	Parameter C_HAS_FIX_TO_FLT bound to: 1 - type: integer 
	Parameter C_HAS_FLT_TO_FIX bound to: 0 - type: integer 
	Parameter C_HAS_FLT_TO_FLT bound to: 0 - type: integer 
	Parameter C_HAS_RECIP bound to: 0 - type: integer 
	Parameter C_HAS_RECIP_SQRT bound to: 0 - type: integer 
	Parameter C_HAS_ABSOLUTE bound to: 0 - type: integer 
	Parameter C_HAS_LOGARITHM bound to: 0 - type: integer 
	Parameter C_HAS_EXPONENTIAL bound to: 0 - type: integer 
	Parameter C_HAS_FMA bound to: 0 - type: integer 
	Parameter C_HAS_FMS bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_A bound to: 0 - type: integer 
	Parameter C_HAS_ACCUMULATOR_S bound to: 0 - type: integer 
	Parameter C_A_WIDTH bound to: 32 - type: integer 
	Parameter C_A_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_B_WIDTH bound to: 32 - type: integer 
	Parameter C_B_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_C_WIDTH bound to: 32 - type: integer 
	Parameter C_C_FRACTION_WIDTH bound to: 0 - type: integer 
	Parameter C_RESULT_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_FRACTION_WIDTH bound to: 24 - type: integer 
	Parameter C_COMPARE_OPERATION bound to: 8 - type: integer 
	Parameter C_LATENCY bound to: 4 - type: integer 
	Parameter C_OPTIMIZATION bound to: 1 - type: integer 
	Parameter C_MULT_USAGE bound to: 0 - type: integer 
	Parameter C_BRAM_USAGE bound to: 0 - type: integer 
	Parameter C_RATE bound to: 1 - type: integer 
	Parameter C_ACCUM_INPUT_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_MSB bound to: 32 - type: integer 
	Parameter C_ACCUM_LSB bound to: -31 - type: integer 
	Parameter C_HAS_UNDERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_INVALID_OP bound to: 0 - type: integer 
	Parameter C_HAS_DIVIDE_BY_ZERO bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACCUM_INPUT_OVERFLOW bound to: 0 - type: integer 
	Parameter C_HAS_ACLKEN bound to: 1 - type: integer 
	Parameter C_HAS_ARESETN bound to: 0 - type: integer 
	Parameter C_THROTTLE_SCHEME bound to: 3 - type: integer 
	Parameter C_HAS_A_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_A_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_B bound to: 0 - type: integer 
	Parameter C_HAS_B_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_B_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_C bound to: 0 - type: integer 
	Parameter C_HAS_C_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_C_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_OPERATION_TLAST bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TUSER bound to: 0 - type: integer 
	Parameter C_HAS_RESULT_TLAST bound to: 0 - type: integer 
	Parameter C_TLAST_RESOLUTION bound to: 0 - type: integer 
	Parameter C_A_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_A_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_B_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_B_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_C_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_C_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_OPERATION_TDATA_WIDTH bound to: 8 - type: integer 
	Parameter C_OPERATION_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_RESULT_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_RESULT_TUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_FIXED_DATA_UNSIGNED bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'floating_point_v7_1_6' declared at 'e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/c4f7/hdl/floating_point_v7_1_vh_rfs.vhd:91604' bound to instance 'U0' of component 'floating_point_v7_1_6' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/7d53/hdl/ip/mean_ap_sitofp_4_no_dsp_32.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'mean_ap_sitofp_4_no_dsp_32' (39#1) [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/7d53/hdl/ip/mean_ap_sitofp_4_no_dsp_32.vhd:70]
INFO: [Synth 8-6155] done synthesizing module 'mean_sitofp_32ns_dEe' (40#1) [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/7d53/hdl/verilog/mean_sitofp_32ns_dEe.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/7d53/hdl/verilog/Loop_2_proc32.v:796]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/7d53/hdl/verilog/Loop_2_proc32.v:846]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/7d53/hdl/verilog/Loop_2_proc32.v:852]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/7d53/hdl/verilog/Loop_2_proc32.v:860]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/7d53/hdl/verilog/Loop_2_proc32.v:868]
INFO: [Synth 8-6155] done synthesizing module 'Loop_2_proc32' (41#1) [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/7d53/hdl/verilog/Loop_2_proc32.v:10]
INFO: [Synth 8-6155] done synthesizing module 'mean' (42#1) [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/7d53/hdl/verilog/mean.v:12]
INFO: [Synth 8-6155] done synthesizing module 'system_mean_0_1' (43#1) [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ip/system_mean_0_1/synth/system_mean_0_1.v:58]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized31 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized31 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized31 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized17 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized17 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized17 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized47 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized47 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized47 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized47 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized47 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized3 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized95 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized95 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized95 has unconnected port SINIT
WARNING: [Synth 8-3331] design norm_zero_det has unconnected port DATA[6]
WARNING: [Synth 8-3331] design norm_zero_det has unconnected port DIST[7]
WARNING: [Synth 8-3331] design norm_zero_det has unconnected port DIST[6]
WARNING: [Synth 8-3331] design norm_zero_det has unconnected port DIST[5]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized89 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized89 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized89 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized89 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized89 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized91 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized91 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized91 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized10 has unconnected port B[31]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DEC_OP_STATE[11]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DEC_OP_STATE[10]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DEC_OP_STATE[9]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DEC_OP_STATE[8]
WARNING: [Synth 8-3331] design flt_dec_op__parameterized0 has unconnected port DIVIDE_BY_ZERO_IN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized97 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized97 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized97 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized43 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized43 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized43 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized43 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized43 has unconnected port SINIT
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[30]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[29]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[28]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[27]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[26]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[25]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[24]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[23]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[22]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[21]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[20]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[19]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[18]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[17]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[16]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[15]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[14]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[13]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[12]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[11]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[10]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[9]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[8]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[7]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[6]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[5]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[4]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[3]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[2]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[1]
WARNING: [Synth 8-3331] design fix_to_flt_conv_exp has unconnected port A[0]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized53 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized53 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized53 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized53 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized53 has unconnected port SINIT
WARNING: [Synth 8-3331] design carry_chain__parameterized13 has unconnected port B[11]
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized84 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized84 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized84 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized84 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized84 has unconnected port SINIT
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port SSET
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized25 has unconnected port SINIT
WARNING: [Synth 8-3331] design flt_round_bit has unconnected port NORMALIZE[1]
WARNING: [Synth 8-3331] design flt_round_bit has unconnected port FIXED_POINT
WARNING: [Synth 8-3331] design flt_round_bit has unconnected port FIX_MANT_SIGN
WARNING: [Synth 8-3331] design flt_round_bit has unconnected port SIGN
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized51 has unconnected port CLK
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized51 has unconnected port CE
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized51 has unconnected port SCLR
WARNING: [Synth 8-3331] design xbip_pipe_v3_0_5_viv__parameterized51 has unconnected port SSET
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:26 ; elapsed = 00:00:30 . Memory (MB): peak = 659.719 ; gain = 305.570
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 659.719 ; gain = 305.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:26 ; elapsed = 00:00:31 . Memory (MB): peak = 659.719 ; gain = 305.570
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1572 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ip/system_mean_0_1/constraints/mean_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ip/system_mean_0_1/constraints/mean_ooc.xdc] for cell 'inst'
Parsing XDC File [E:/MyPYNQ/PL_CONV/PL_CONV.runs/system_mean_0_1_synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/MyPYNQ/PL_CONV/PL_CONV.runs/system_mean_0_1_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 19 instances were transformed.
  FDE => FDRE: 19 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.120 . Memory (MB): peak = 853.012 ; gain = 2.281
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:42 ; elapsed = 00:00:50 . Memory (MB): peak = 853.012 ; gain = 498.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:42 ; elapsed = 00:00:50 . Memory (MB): peak = 853.012 ; gain = 498.863
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for inst. (constraint file  E:/MyPYNQ/PL_CONV/PL_CONV.runs/system_mean_0_1_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:50 . Memory (MB): peak = 853.012 ; gain = 498.863
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond1_i_fu_79_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond3_i_fu_107_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "det_state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "chunk_is_zero_ip" won't be mapped to RAM because address size (36) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_det" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state_int_up" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond2_fu_223_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond4_fu_251_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_fu_273_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_1_fu_235_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_9_fu_458_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:46 ; elapsed = 00:00:55 . Memory (MB): peak = 853.012 ; gain = 498.863
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'inst/Loop_2_proc32_U0/mean_fadd_32ns_32bkb_U4/mean_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/Loop_2_proc32_U0/mean_fadd_32ns_32bkb_U4/mean_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/Loop_2_proc32_U0/mean_fadd_32ns_32bkb_U4/mean_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO' (delay__parameterized0) to 'inst/Loop_2_proc32_U0/mean_fadd_32ns_32bkb_U4/mean_ap_fadd_3_full_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/Loop_2_proc32_U0/mean_fadd_32ns_32bkb_U4/mean_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_DELAY' (delay__parameterized0) to 'inst/Loop_2_proc32_U0/mean_fadd_32ns_32bkb_U4/mean_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.ALIGN_ADD/SUB_ADD_IP_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/Loop_2_proc32_U0/mean_fdiv_32ns_32cud_U5/mean_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW' (delay__parameterized0) to 'inst/Loop_2_proc32_U0/mean_fdiv_32ns_32cud_U5/mean_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/Loop_2_proc32_U0/mean_fdiv_32ns_32cud_U5/mean_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'inst/Loop_2_proc32_U0/mean_fdiv_32ns_32cud_U5/mean_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Loop_2_proc32_U0/mean_fdiv_32ns_32cud_U5/mean_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'inst/Loop_2_proc32_U0/mean_fdiv_32ns_32cud_U5/mean_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/Loop_2_proc32_U0/mean_fdiv_32ns_32cud_U5/mean_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/NORMALIZE_DEL' (delay__parameterized53) to 'inst/Loop_2_proc32_U0/mean_fdiv_32ns_32cud_U5/mean_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Loop_2_proc32_U0/mean_fdiv_32ns_32cud_U5/mean_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized27) to 'inst/Loop_2_proc32_U0/mean_fdiv_32ns_32cud_U5/mean_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Loop_2_proc32_U0/mean_fdiv_32ns_32cud_U5/mean_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized27) to 'inst/Loop_2_proc32_U0/mean_fdiv_32ns_32cud_U5/mean_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Loop_2_proc32_U0/mean_sitofp_32ns_dEe_U6/mean_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/Loop_2_proc32_U0/mean_sitofp_32ns_dEe_U6/mean_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_DIVIDE_BY_ZERO'
INFO: [Synth 8-223] decloning instance 'inst/Loop_2_proc32_U0/mean_sitofp_32ns_dEe_U6/mean_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/Loop_2_proc32_U0/mean_sitofp_32ns_dEe_U6/mean_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/Loop_2_proc32_U0/mean_sitofp_32ns_dEe_U6/mean_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/Loop_2_proc32_U0/mean_sitofp_32ns_dEe_U6/mean_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_UNDERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/Loop_2_proc32_U0/mean_sitofp_32ns_dEe_U6/mean_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/Loop_2_proc32_U0/mean_sitofp_32ns_dEe_U6/mean_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/Loop_2_proc32_U0/mean_sitofp_32ns_dEe_U6/mean_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_INVALID_OP' (delay__parameterized0) to 'inst/Loop_2_proc32_U0/mean_sitofp_32ns_dEe_U6/mean_ap_sitofp_4_no_dsp_32_u/U0/i_synth/DELAY_ACCUM_INPUT_OVERFLOW'
INFO: [Synth 8-223] decloning instance 'inst/Loop_2_proc32_U0/mean_sitofp_32ns_dEe_U6/mean_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_BIT_DEL' (delay__parameterized0) to 'inst/Loop_2_proc32_U0/mean_sitofp_32ns_dEe_U6/mean_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXTRA_LSB_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Loop_2_proc32_U0/mean_sitofp_32ns_dEe_U6/mean_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_DELAY' (delay__parameterized0) to 'inst/Loop_2_proc32_U0/mean_sitofp_32ns_dEe_U6/mean_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_INC_RND1_DELAY'
INFO: [Synth 8-223] decloning instance 'inst/Loop_2_proc32_U0/mean_sitofp_32ns_dEe_U6/mean_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_DEL' (delay__parameterized53) to 'inst/Loop_2_proc32_U0/mean_sitofp_32ns_dEe_U6/mean_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/NORMALIZE_RND1_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Loop_2_proc32_U0/mean_sitofp_32ns_dEe_U6/mean_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_IN_DEL' (delay__parameterized27) to 'inst/Loop_2_proc32_U0/mean_sitofp_32ns_dEe_U6/mean_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_RND_DEL'
INFO: [Synth 8-223] decloning instance 'inst/Loop_2_proc32_U0/mean_sitofp_32ns_dEe_U6/mean_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_IN_DELAY.EXP_OFF_OP_DEL' (delay__parameterized27) to 'inst/Loop_2_proc32_U0/mean_sitofp_32ns_dEe_U6/mean_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/ROUND/EXP_RND2_DELAY.EXP_OFF_RND_DEL'

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/exp_over_int" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/ip_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_A/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_one_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "COND_DET_B/exp_all_zero_ip" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "flow_sig" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'Loop_2_proc32_U0/mean_fdiv_32ns_32cud_U5/ce_r_reg' into 'Loop_2_proc32_U0/mean_fadd_32ns_32bkb_U4/ce_r_reg' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/7d53/hdl/verilog/mean_fdiv_32ns_32cud.v:53]
INFO: [Synth 8-4471] merging register 'Loop_2_proc32_U0/mean_fdiv_32ns_32cud_U5/din0_buf1_reg[31:0]' into 'Loop_2_proc32_U0/mean_fadd_32ns_32bkb_U4/din0_buf1_reg[31:0]' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/7d53/hdl/verilog/mean_fdiv_32ns_32cud.v:55]
INFO: [Synth 8-4471] merging register 'Loop_2_proc32_U0/mean_fdiv_32ns_32cud_U5/din1_buf1_reg[31:0]' into 'Loop_2_proc32_U0/mean_fadd_32ns_32bkb_U4/din1_buf1_reg[31:0]' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/7d53/hdl/verilog/mean_fdiv_32ns_32cud.v:57]
INFO: [Synth 8-4471] merging register 'Loop_2_proc32_U0/mean_sitofp_32ns_dEe_U6/ce_r_reg' into 'Loop_2_proc32_U0/mean_fadd_32ns_32bkb_U4/ce_r_reg' [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/7d53/hdl/verilog/mean_sitofp_32ns_dEe.v:46]
WARNING: [Synth 8-6014] Unused sequential element Loop_2_proc32_U0/mean_fdiv_32ns_32cud_U5/ce_r_reg was removed.  [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/7d53/hdl/verilog/mean_fdiv_32ns_32cud.v:53]
WARNING: [Synth 8-6014] Unused sequential element Loop_2_proc32_U0/mean_fdiv_32ns_32cud_U5/din0_buf1_reg was removed.  [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/7d53/hdl/verilog/mean_fdiv_32ns_32cud.v:55]
WARNING: [Synth 8-6014] Unused sequential element Loop_2_proc32_U0/mean_fdiv_32ns_32cud_U5/din1_buf1_reg was removed.  [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/7d53/hdl/verilog/mean_fdiv_32ns_32cud.v:57]
WARNING: [Synth 8-6014] Unused sequential element Loop_2_proc32_U0/mean_sitofp_32ns_dEe_U6/ce_r_reg was removed.  [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/7d53/hdl/verilog/mean_sitofp_32ns_dEe.v:46]
INFO: [Synth 8-5546] ROM "Loop_1_proc31_U0/exitcond1_i_fu_79_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Loop_1_proc31_U0/exitcond3_i_fu_107_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Loop_2_proc32_U0/exitcond_fu_273_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Loop_2_proc32_U0/exitcond4_fu_251_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Loop_2_proc32_U0/exitcond2_fu_223_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Loop_2_proc32_U0/tmp_9_fu_458_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "Loop_2_proc32_U0/tmp_1_fu_235_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/q0_reg was removed.  [e:/MyPYNQ/PL_CONV/PL_CONV.srcs/sources_1/bd/system/ipshared/7d53/hdl/verilog/mean_img_buf_V_memcore.v:39]
WARNING: [Synth 8-6014] Unused sequential element img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg was removed. 
INFO: [Synth 8-3886] merging instance 'inst/Loop_1_proc31_U0/tmp_i_reg_141_reg[0]' (FD) to 'inst/Loop_1_proc31_U0/tmp_i_reg_141_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_1_proc31_U0/tmp_i_reg_141_reg[1]' (FD) to 'inst/Loop_1_proc31_U0/tmp_i_reg_141_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_1_proc31_U0/tmp_i_reg_141_reg[2]' (FD) to 'inst/Loop_1_proc31_U0/tmp_i_reg_141_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_1_proc31_U0/tmp_i_reg_141_reg[3]' (FD) to 'inst/Loop_1_proc31_U0/tmp_i_reg_141_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_1_proc31_U0/tmp_i_reg_141_reg[4]' (FD) to 'inst/Loop_1_proc31_U0/tmp_i_reg_141_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_1_proc31_U0/tmp_i_reg_141_reg[5]' (FD) to 'inst/Loop_1_proc31_U0/tmp_i_reg_141_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_1_proc31_U0/tmp_i_reg_141_reg[6]' (FD) to 'inst/Loop_1_proc31_U0/tmp_i_reg_141_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_1_proc31_U0/tmp_i_reg_141_reg[7]' (FD) to 'inst/Loop_1_proc31_U0/tmp_i_reg_141_reg[8]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Loop_1_proc31_U0/tmp_i_reg_141_reg[8] )
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__110' (FDE) to 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__109'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__94' (FDE) to 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__109'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__78' (FDE) to 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__77'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__62' (FDE) to 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__109'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__46' (FDE) to 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__109'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__30' (FDE) to 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__77'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__14' (FDE) to 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__13'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__109' (FDE) to 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__108'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__93' (FDE) to 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__108'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__77' (FDE) to 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__76'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__61' (FDE) to 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__108'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__45' (FDE) to 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__108'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__29' (FDE) to 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__76'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__13' (FDE) to 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__12'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__108' (FDE) to 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__107'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__92' (FDE) to 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__107'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__76' (FDE) to 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__75'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__60' (FDE) to 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__107'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__44' (FDE) to 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__107'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__28' (FDE) to 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__75'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__12' (FDE) to 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__11'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__107' (FDE) to 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__106'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__91' (FDE) to 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__106'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__75' (FDE) to 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__74'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__59' (FDE) to 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__106'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__43' (FDE) to 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__106'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__27' (FDE) to 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__74'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__11' (FDE) to 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__10'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__106' (FDE) to 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__105'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__90' (FDE) to 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__105'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__74' (FDE) to 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__73'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__58' (FDE) to 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__105'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__42' (FDE) to 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__105'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__26' (FDE) to 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__73'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__10' (FDE) to 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__9'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__105' (FDE) to 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__104'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__89' (FDE) to 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__104'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__73' (FDE) to 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__72'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__57' (FDE) to 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__104'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__41' (FDE) to 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__104'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__25' (FDE) to 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__72'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__9' (FDE) to 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__8'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__104' (FDE) to 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__103'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__88' (FDE) to 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__103'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__72' (FDE) to 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__71'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__56' (FDE) to 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__103'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__40' (FDE) to 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__103'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__24' (FDE) to 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__71'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__8' (FDE) to 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__7'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__103' (FDE) to 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__87'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__87' (FDE) to 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__55'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__71' (FDE) to 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__23'
INFO: [Synth 8-3886] merging instance 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__55' (FDE) to 'inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__39'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc32_U0/mean_fdiv_32ns_32cud_U5/mean_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/MSB_DEL/i_pipe/opt_has_pipe.first_q_reg[0]' (FDE) to 'inst/Loop_2_proc32_U0/mean_fdiv_32ns_32cud_U5/mean_ap_fdiv_14_no_dsp_32_u/U0/i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[1].Q_DEL/i_pipe/opt_has_pipe.first_q_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (inst/\Loop_2_proc32_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (inst/\Loop_2_proc32_U0/mean_fadd_32ns_32bkb_U4/ce_r_reg )
WARNING: [Synth 8-3332] Sequential element (img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel) is unused and will be removed from module mean.
WARNING: [Synth 8-3332] Sequential element (img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__0) is unused and will be removed from module mean.
WARNING: [Synth 8-3332] Sequential element (img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__1) is unused and will be removed from module mean.
WARNING: [Synth 8-3332] Sequential element (img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__2) is unused and will be removed from module mean.
WARNING: [Synth 8-3332] Sequential element (img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__3) is unused and will be removed from module mean.
WARNING: [Synth 8-3332] Sequential element (img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__4) is unused and will be removed from module mean.
WARNING: [Synth 8-3332] Sequential element (img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__5) is unused and will be removed from module mean.
WARNING: [Synth 8-3332] Sequential element (img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__6) is unused and will be removed from module mean.
WARNING: [Synth 8-3332] Sequential element (img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__15) is unused and will be removed from module mean.
WARNING: [Synth 8-3332] Sequential element (img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__16) is unused and will be removed from module mean.
WARNING: [Synth 8-3332] Sequential element (img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__17) is unused and will be removed from module mean.
WARNING: [Synth 8-3332] Sequential element (img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__18) is unused and will be removed from module mean.
WARNING: [Synth 8-3332] Sequential element (img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__19) is unused and will be removed from module mean.
WARNING: [Synth 8-3332] Sequential element (img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__20) is unused and will be removed from module mean.
WARNING: [Synth 8-3332] Sequential element (img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__21) is unused and will be removed from module mean.
WARNING: [Synth 8-3332] Sequential element (img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__22) is unused and will be removed from module mean.
WARNING: [Synth 8-3332] Sequential element (img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__31) is unused and will be removed from module mean.
WARNING: [Synth 8-3332] Sequential element (img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__32) is unused and will be removed from module mean.
WARNING: [Synth 8-3332] Sequential element (img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__33) is unused and will be removed from module mean.
WARNING: [Synth 8-3332] Sequential element (img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__34) is unused and will be removed from module mean.
WARNING: [Synth 8-3332] Sequential element (img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__35) is unused and will be removed from module mean.
WARNING: [Synth 8-3332] Sequential element (img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__36) is unused and will be removed from module mean.
WARNING: [Synth 8-3332] Sequential element (img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__37) is unused and will be removed from module mean.
WARNING: [Synth 8-3332] Sequential element (img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__38) is unused and will be removed from module mean.
WARNING: [Synth 8-3332] Sequential element (img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__47) is unused and will be removed from module mean.
WARNING: [Synth 8-3332] Sequential element (img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__48) is unused and will be removed from module mean.
WARNING: [Synth 8-3332] Sequential element (img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__49) is unused and will be removed from module mean.
WARNING: [Synth 8-3332] Sequential element (img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__50) is unused and will be removed from module mean.
WARNING: [Synth 8-3332] Sequential element (img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__51) is unused and will be removed from module mean.
WARNING: [Synth 8-3332] Sequential element (img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__52) is unused and will be removed from module mean.
WARNING: [Synth 8-3332] Sequential element (img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__53) is unused and will be removed from module mean.
WARNING: [Synth 8-3332] Sequential element (img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__54) is unused and will be removed from module mean.
WARNING: [Synth 8-3332] Sequential element (img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__63) is unused and will be removed from module mean.
WARNING: [Synth 8-3332] Sequential element (img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__64) is unused and will be removed from module mean.
WARNING: [Synth 8-3332] Sequential element (img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__65) is unused and will be removed from module mean.
WARNING: [Synth 8-3332] Sequential element (img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__66) is unused and will be removed from module mean.
WARNING: [Synth 8-3332] Sequential element (img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__67) is unused and will be removed from module mean.
WARNING: [Synth 8-3332] Sequential element (img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__68) is unused and will be removed from module mean.
WARNING: [Synth 8-3332] Sequential element (img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__69) is unused and will be removed from module mean.
WARNING: [Synth 8-3332] Sequential element (img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__70) is unused and will be removed from module mean.
WARNING: [Synth 8-3332] Sequential element (img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__79) is unused and will be removed from module mean.
WARNING: [Synth 8-3332] Sequential element (img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__80) is unused and will be removed from module mean.
WARNING: [Synth 8-3332] Sequential element (img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__81) is unused and will be removed from module mean.
WARNING: [Synth 8-3332] Sequential element (img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__82) is unused and will be removed from module mean.
WARNING: [Synth 8-3332] Sequential element (img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__83) is unused and will be removed from module mean.
WARNING: [Synth 8-3332] Sequential element (img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__84) is unused and will be removed from module mean.
WARNING: [Synth 8-3332] Sequential element (img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__85) is unused and will be removed from module mean.
WARNING: [Synth 8-3332] Sequential element (img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__86) is unused and will be removed from module mean.
WARNING: [Synth 8-3332] Sequential element (img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__95) is unused and will be removed from module mean.
WARNING: [Synth 8-3332] Sequential element (img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__96) is unused and will be removed from module mean.
WARNING: [Synth 8-3332] Sequential element (img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__97) is unused and will be removed from module mean.
WARNING: [Synth 8-3332] Sequential element (img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__98) is unused and will be removed from module mean.
WARNING: [Synth 8-3332] Sequential element (img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__99) is unused and will be removed from module mean.
WARNING: [Synth 8-3332] Sequential element (img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__100) is unused and will be removed from module mean.
WARNING: [Synth 8-3332] Sequential element (img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__101) is unused and will be removed from module mean.
WARNING: [Synth 8-3332] Sequential element (img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_mux_sel__102) is unused and will be removed from module mean.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[1]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.NORM_RND/FULL_USAGE_DSP.LOD/dist_norm_reg[0]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_6_viv.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[5].pipe_reg[5][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[6].pipe_reg[6][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[7].pipe_reg[7][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[8].pipe_reg[8][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[9].pipe_reg[9][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[10].pipe_reg[10][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[11].pipe_reg[11][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[12].pipe_reg[12][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[13].pipe_reg[13][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (i_nd_to_rdy/opt_has_pipe.i_pipe[14].pipe_reg[14][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/SIGN_RND_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/SIGN_RND_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/SIGN_RND_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/SIGN_RND_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/SIGN_RND_DEL/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/SIGN_RND_DEL/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/SIGN_RND_DEL/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/SIGN_RND_DEL/i_pipe/opt_has_pipe.i_pipe[9].pipe_reg[9][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/SIGN_RND_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/SIGN_RND_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/SIGN_RND_DEL/i_pipe/opt_has_pipe.i_pipe[12].pipe_reg[12][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/SIGN_RND_DEL/i_pipe/opt_has_pipe.i_pipe[13].pipe_reg[13][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[5].pipe_reg[5][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[6].pipe_reg[6][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[7].pipe_reg[7][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[8].pipe_reg[8][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[9].pipe_reg[9][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[10].pipe_reg[10][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[11].pipe_reg[11][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[12].pipe_reg[12][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/INV_OP_DEL/i_pipe/opt_has_pipe.i_pipe[13].pipe_reg[13][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/DIV_BY_ZERO_DEL/i_pipe/opt_has_pipe.i_pipe[2].pipe_reg[2][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/DIV_BY_ZERO_DEL/i_pipe/opt_has_pipe.i_pipe[3].pipe_reg[3][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Synth 8-3332] Sequential element (DIV_OP.SPD.OP/EXP/DIV_BY_ZERO_DEL/i_pipe/opt_has_pipe.i_pipe[4].pipe_reg[4][0]) is unused and will be removed from module floating_point_v7_1_6_viv__parameterized1.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc32_U0/mean_sitofp_32ns_dEe_U6/mean_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[5]' (FDRE) to 'inst/Loop_2_proc32_U0/mean_sitofp_32ns_dEe_U6/mean_ap_sitofp_4_no_dsp_32_u/U0/i_synth/FIX_TO_FLT_OP.SPD.OP/OP/RESULT_REG.NORMAL.exp_op_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc32_U0/reg_217_reg[28]' (FDE) to 'inst/Loop_2_proc32_U0/reg_217_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc32_U0/mean_fadd_32ns_32bkb_U4/din1_buf1_reg[28]' (FD) to 'inst/Loop_2_proc32_U0/mean_fadd_32ns_32bkb_U4/din1_buf1_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst/Loop_2_proc32_U0/mean_fadd_32ns_32bkb_U4/mean_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[6]' (FDE) to 'inst/Loop_2_proc32_U0/mean_fadd_32ns_32bkb_U4/mean_ap_fadd_3_full_dsp_32_u/U0/i_synth/ADDSUB_OP.ADDSUB/SPEED_OP.DSP.OP/DSP48E1_BODY.EXP/B_EXP_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]'
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:53 ; elapsed = 00:01:04 . Memory (MB): peak = 853.012 ; gain = 498.863
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_3_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_3_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_3_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_3_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_3_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_3_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_3_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_3_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_5_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_5_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_5_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_5_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_5_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_5_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_5_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_5_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_7_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_7_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_7_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_7_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_7_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_7_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_7_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_7_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_9_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_9_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_9_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_9_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_9_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_9_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_9_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_9_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_11_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_11_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_11_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_11_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_11_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_11_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_11_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_11_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_13_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_13_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_13_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_13_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_13_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_13_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_13_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_13_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_15_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_15_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_15_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_15_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_15_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_15_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_15_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/i_2_0/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_15_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:12 ; elapsed = 00:01:24 . Memory (MB): peak = 937.957 ; gain = 583.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:14 ; elapsed = 00:01:26 . Memory (MB): peak = 970.035 ; gain = 615.887
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_1_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_1_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_1_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_1_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_1_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_1_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_1_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_1_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_3_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_3_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_3_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_3_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_3_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_3_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_3_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_3_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_5_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_5_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_5_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_5_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_5_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_5_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_5_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_5_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_7_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_7_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_7_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_7_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_7_4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_7_5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_7_6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_7_7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_9_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_9_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_9_2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance inst/img_buf_V_U/mean_img_buf_V_memcore_U/mean_img_buf_V_memcore_ram_U/ram_reg_9_3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:16 ; elapsed = 00:01:29 . Memory (MB): peak = 974.965 ; gain = 620.816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-6064] Net n_2_24 is driving 70 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_2_38 is driving 70 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_2_36 is driving 70 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_2_16 is driving 70 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_2_25 is driving 70 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_2_22 is driving 70 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_2_20 is driving 70 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
INFO: [Synth 8-6064] Net n_2_17 is driving 70 big block pins (URAM, BRAM and DSP loads). Created 7 replicas of its driver. 
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:19 ; elapsed = 00:01:31 . Memory (MB): peak = 974.965 ; gain = 620.816
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:19 ; elapsed = 00:01:31 . Memory (MB): peak = 974.965 ; gain = 620.816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:20 ; elapsed = 00:01:32 . Memory (MB): peak = 974.965 ; gain = 620.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:20 ; elapsed = 00:01:32 . Memory (MB): peak = 974.965 ; gain = 620.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:20 ; elapsed = 00:01:32 . Memory (MB): peak = 974.965 ; gain = 620.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:20 ; elapsed = 00:01:32 . Memory (MB): peak = 974.965 ; gain = 620.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    30|
|2     |DSP48E1    |     1|
|3     |DSP48E1_1  |     1|
|4     |LUT1       |    25|
|5     |LUT2       |   252|
|6     |LUT3       |   793|
|7     |LUT4       |   156|
|8     |LUT5       |   201|
|9     |LUT6       |   158|
|10    |MUXCY      |   793|
|11    |MUXF7      |    16|
|12    |RAMB36E1   |    64|
|13    |RAMB36E1_1 |    64|
|14    |SRL16E     |    34|
|15    |XORCY      |   754|
|16    |FDE        |    19|
|17    |FDRE       |  1601|
|18    |FDSE       |     3|
+------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:20 ; elapsed = 00:01:32 . Memory (MB): peak = 974.965 ; gain = 620.816
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 362 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:41 ; elapsed = 00:01:16 . Memory (MB): peak = 974.965 ; gain = 427.523
Synthesis Optimization Complete : Time (s): cpu = 00:01:20 ; elapsed = 00:01:33 . Memory (MB): peak = 974.965 ; gain = 620.816
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1742 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 246 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 227 instances
  FDE => FDRE: 19 instances

INFO: [Common 17-83] Releasing license: Synthesis
338 Infos, 167 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:27 ; elapsed = 00:01:40 . Memory (MB): peak = 974.965 ; gain = 632.289
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'E:/MyPYNQ/PL_CONV/PL_CONV.runs/system_mean_0_1_synth_1/system_mean_0_1.dcp' has been generated.
