-- generated by newgenasym Thu Feb 09 17:06:53 2006

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity ADP_2_4 is
    port (    
	GND:       IN     STD_LOGIC;    
	ISOLATE1:  IN     STD_LOGIC;    
	ISOLATE2:  IN     STD_LOGIC;    
	PORT1:     INOUT  STD_LOGIC;    
	PORT2:     INOUT  STD_LOGIC;    
	SUM:       INOUT  STD_LOGIC);
end ADP_2_4;
