<?xml version="1.0" encoding="UTF-8" standalone="yes"?>


<module description="MSS_DMM" id="MSS_DMM">
  
  
  <register acronym="GLBCTRL" description="Sets the global configuration of the module" id="GLBCTRL" offset="0x0" width="32">
    
  <bitfield begin="31" description="Reserved" end="25" id="Reserved4" rwaccess="R" width="7"></bitfield>
    
  <bitfield begin="24" description="BUSY  User and privilege mode (read): 0 = the DMM does not currently receive data and has no data in its internal buffers, which need to be transfered. 1 = the module is currently receiving data, or has data in its internal buffers Privilege mode (write): Writes have no effect" end="24" id="BUSY" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="23" description="Reserved" end="19" id="Reserved3" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="18" description="CONTCLK. Continous RTPCLK output  User and privilege mode (read): 0 = RTPCLK will be suspended between two packets 1 = free running RTPCLK Privilege mode (write): 0 = suspend RTPCLK between packets 1 = enable free running clock between packets" end="18" id="CONTCLK" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="COS. Continue On Suspend   Influences behaviour of module while in suspend mode. In all cases the corresponding interrupt will be set. User and privilege mode (read): 0 = before entering suspend mode, the ongoing reception (if started 1 HCLK cycle before SUSPEND goes high) of a packet will be finished and the value will be written to the destination. 2 HCLK cycles after SUSPEND goes low, the reception of packets is enabled again. 1 = continue receiving packets and update destination, while in suspend mode Privilege mode (write): 0 = disable data reception while in suspend mode 1 = enable data reception while in suspend mode" end="17" id="COS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="RESET  This bit resets the statemachine and the registers to its reset value, except the RESET bit itself. It has to be cleared by writing to it. User and privilege mode (read): 0 = no reset of DMM module 1 = reset of DMM module Privilege mode (write): 0 = no reset of DMM module 1 = reset DMM module to its reset state" end="16" id="RESET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Reserved" end="11" id="Reserved2" rwaccess="R" width="5"></bitfield>
    
  <bitfield begin="10" description="DDM_WIDTH: Packet Width in Direct Data Mode  User and privilege mode read and write operation: Bit Encoding       Transfer Size   00                           8 bit    01                          16 bit   10                          32 bit    11                          Reserved" end="9" id="DDM_WIDTH" rwaccess="RW" width="2"></bitfield>
    
  <bitfield begin="8" description="TM_DMM: Packet Format  If this bit is set, the DMM module assumes to receive packets by the Direct Data Mode. User and privilege mode (read): 0 = the DMM module assumes packets in Trace Mode definition 1 = the DMM module assumes packets in Direct Data Mode definition Privilege mode (write): 0 = enable Trace Mode 1 = enable Direct Data Mode" end="8" id="TM_DMM" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Reserved" end="4" id="Reserved1" rwaccess="R" width="4"></bitfield>
    
  <bitfield begin="3" description="ON/OFF  User and privilege mode (read): 1010 = the DMM module receives data and writes it to the buffer all other = the DMM module does not receive data Privilege mode (write): 1010 = enable receive/write operations. Packets will be received 1 HCLK cycle after enabling the module all other = disable receive/write operations. Packets in reception will be finished.  NOTE: It is recommended to write 0101 to avoid having a soft error inadvertently enabling the module. NOTE: Registers which affect the operation of the module, should be only programmed when the BUSY bit is 0 and the ON/OFF bits are not 1010. NOTE: If the module was turned off (ON/OFF != 1010) and then turned on (ON/OFF = 1010) again, it is recommended to perform a reset (RESET = 1) of the module before switching it on. This avoids that the state machine is held in an unrecoverable state." end="0" id="ONOFF" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="INTSET       " description="Enables interrupts" id="INTSET       " offset="0x4" width="32">
    
  <bitfield begin="31" description="Reserved" end="18" id="Reserved" rwaccess="RW" width="14"></bitfield>
    
  <bitfield begin="17" description="PROG_BUFF: Programmable Buffer Interrupt Set  This enables the interrupt generation in case the buffer pointer equals the programmed value in the DMMINTPT register. User and privilege mode (read): 0 = no interrupt will be generated 1 = an interrupt will be generated Privilege mode (write): 0 = no influence on bit 1 = enable interrupt (sets corresponding bit in DMMINTCLR)" end="17" id="PROG_BUFF" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="EO_BUFF: End of Buffer Interrupt Set  This enables the interrupt generation in case data was written to the last entry in the buffer and the pointer wrapped around. User and privilege mode (read): 0 = no interrupt will be generated 1 = an interrupt will be generated Privilege mode (write): 0 = no influence on bit 1 = enable interrupt (sets corresponding bit in DMMINTCLR)" end="16" id="EO_BUFF" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="DEST3REG2: Destination 3 Region 2 Interrupt Set  This enables the interrupt generation in case data was accessed at the startaddress of Destination 3 Region 2. User and privilege mode (read): 0 = no interrupt will be generated 1 = an interrupt will be generated Privilege mode (write): 0 = no influence on bit 1 = enable interrupt (sets corresponding bit in DMMINTCLR)" end="15" id="DEST3REG2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="DEST3REG1: Destination 3 Region 1 Interrupt Set  This enables the interrupt generation in case data was accessed at the startaddress of Destination 3 Region 1. User and privilege mode (read): 0 = no interrupt will be generated 1 = an interrupt will be generated Privilege mode (write): 0 = no influence on bit 1 = enable interrupt (sets corresponding bit in DMMINTCLR)" end="14" id="DEST3REG1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="DEST2REG2: Destination 2 Region 2 Interrupt Set  This enables the interrupt generation in case data was accessed at the startaddress of Destination 2 Region 2. User and privilege mode (read): 0 = no interrupt will be generated 1 = an interrupt will be generated Privilege mode (write): 0 = no influence on bit 1 = enable interrupt (sets corresponding bit in DMMINTCLR)" end="13" id="DEST2REG2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="DEST2REG1: Destination 2 Region 1 Interrupt Set  This enables the interrupt generation in case data was accessed at the startaddress of Destination 2 Region 1. User and privilege mode (read): 0 = no interrupt will be generated 1 = an interrupt will be generated Privilege mode (write): 0 = no influence on bit 1 = enable interrupt (sets corresponding bit in DMMINTCLR)" end="12" id="DEST2REG1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="DEST1REG2: Destination 1 Region 2 Interrupt Set  This enables the interrupt generation in case data was accessed at the startaddress of Destination 1 Region 2. User and privilege mode (read): 0 = no interrupt will be generated 1 = an interrupt will be generated Privilege mode (write): 0 = no influence on bit 1 = enable interrupt (sets corresponding bit in DMMINTCLR)" end="11" id="DEST1REG2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="DEST1REG1: Destination 1 Region 1 Interrupt Set  This enables the interrupt generation in case data was accessed at the startaddress of Destination 1 Region 1. User and privilege mode (read): 0 = no interrupt will be generated 1 = an interrupt will be generated Privilege mode (write): 0 = no influence on bit 1 = enable interrupt (sets corresponding bit in DMMINTCLR)" end="10" id="DEST1REG1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="DEST0REG2: Destination 0 Region 2 Interrupt Set  This enables the interrupt generation in case data was accessed at the startaddress of Destination 0 Region 2. User and privilege mode (read): 0 = no interrupt will be generated 1 = an interrupt will be generated Privilege mode (write): 0 = no influence on bit 1 = enable interrupt (sets corresponding bit in DMMINTCLR)" end="9" id="DEST0REG2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="DEST0REG1: Destination 0 Region 1 Interrupt Set  This enables the interrupt generation in case data was accessed at the startaddress of Destination 0 Region 1. User and privilege mode (read): 0 = no interrupt will be generated 1 = an interrupt will be generated Privilege mode (write): 0 = no influence on bit 1 = enable interrupt (sets corresponding bit in DMMINTCLR)" end="8" id="DEST0REG1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="BUSERROR: BMM Bus Error Response  User and privilege mode (read): 0 = no interrupt will be generated 1 = an interrupt will be generated on BMM HRESP = Error Privilege mode (write): 0 = no influence on bit 1 = enable interrupt when BMM HRESP = Error" end="7" id="BUSERROR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="BUFF_OVF: Write Buffer Overflow Interrupt Set  This enables the interrupt generation in case new data is received, while the previous data is still in the deserializer. User and privilege mode (read): 0 = no interrupt will be generated 1 = an interrupt will be generated Privilege mode (write): 0 = no influence on bit 1 = enable interrupt (sets corresponding bit in DMMINTCLR)" end="6" id="BUFF_OVF" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="SRC_OVF: Source Overflow Interrupt Set  This enables the interrupt generation in case a overflow was denoted in the STAT bits of the received packet. User and privilege mode (read): 0 = no interrupt will be generated 1 = an interrupt will be generated Privilege mode (write): 0 = no influence on bit 1 = enable interrupt (sets corresponding bit in DMMINTCLR)" end="5" id="SRC_OVF" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="DEST3_ERRENA: Destination 3 Error Interrupt Set  This enables the interrupt generation in case data should be written into a address not specified by DMMDEST3REG1/DMMDEST3BL1 or DMMDEST3REG2/DMMDEST3BL2. If both blocksizes are programmed to 0 or a reserved value, the interrupt will also be generated. The write in this case will not take place. User and privilege mode (read): 0 = no interrupt will be generated 1 = an interrupt will be generated Privilege mode (write): 0 = no influence on bit 1 = enable interrupt" end="4" id="DEST3_ERRENA" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="DEST2_ERRENA: Destination 2 Error Interrupt Set  This enables the interrupt generation in case data should be written into a address not specified by DMMDEST2REG1/DMMDEST2BL1 or DMMDEST2REG2/DMMDEST2BL2. If both blocksizes are programmed to 0 or a reserved value, the interrupt will also be generated. The write in this case will not take place. User and privilege mode (read): 0 = no interrupt will be generated 1 = an interrupt will be generated Privilege mode (write): 0 = no influence on bit 1 = enable interrupt (sets corresponding bit in DMMINTCLR)" end="3" id="DEST2_ERRENA" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="DEST1_ERRENA: Destination 1 Error Interrupt Set  This enables the interrupt generation in case data should be written into a address not specified by DMMDEST1REG1/DMMDEST1BL1 or DMMDEST1REG2/DMMDEST1BL2. If both blocksizes are programmed to 0 or a reserved value, the interrupt will also be generated. The write in this case will not take place. User and privilege mode (read): 0 = no interrupt will be generated 1 = an interrupt will be generated Privilege mode (write): 0 = no influence on bit 1 = enable interrupt (sets corresponding bit in DMMINTCLR)" end="2" id="DEST1_ERRENA" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="DEST0_ERRENA: Destination 0 Error Interrupt Set  This enables the interrupt generation in case data should be written into a address not specified by DMMDEST0REG1/DMMDEST0BL1 or DMMDEST0REG2/DMMDEST0BL2. If both blocksizes are programmed to 0 or a reserved value, the interrupt will also be generated. The write in this case will not take place. User and privilege mode (read): 0 = no interrupt will be generated 1 = an interrupt will be generated Privilege mode (write): 0 = no influence on bit 1 = enable interrupt (sets corresponding bit in DMMINTCLR)" end="1" id="DEST0_ERRENA" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="PACKET_ERR_INT: Packet Error Interrupt Set  This enables the interrupt generation in case of an error condition. Either the number of bits received on a Trace Mode packet doesn’t correspond to the size specified in the SIZE field or the number of bits received on a Direct Data Mode packet doesn’t equal the number of programmed bits in DMMGLBCTRL[10:9]. User and privilege mode (read): 0 = no interrupt will be generated 1 = an interrupt will be generated in case of an overflow or packet error. Privilege mode (write): 0 = no influence on bit 1 = enable interrupt (sets corresponding bit in DMMINTCLR)" end="0" id="PACKET_ERR_INT" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="INTCLR" description="Disables interrupts" id="INTCLR" offset="0x8" width="32">
    
  <bitfield begin="31" description="Reserved" end="18" id="Reserved" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="17" description="PROG_BUFF: Programmable Buffer Interrupt Clear  This disables the interrupt generation in case the buffer pointer equals the programmed value in the DMMINTPT register. User and privilege mode (read): 0 = no interrupt will be generated 1 = an interrupt will be generated Privilege mode (write): 0 = no influence on bit 1 = disable interrupt (clears corresponding bit in DMMINTSET)" end="17" id="PROG_BUFF" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="EO_BUFF: End of Buffer Interrupt Clear  This disables the interrupt generation in case data was written to the last entry in the buffer and the pointer wrapped around. User and privilege mode (read): 0 = no interrupt will be generated 1 = an interrupt will be generated Privilege mode (write): 0 = no influence on bit 1 = disable interrupt (clears corresponding bit in DMMINTSET)" end="16" id="EO_BUFF" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="DEST3REG2: Destination 3 Region 2 Interrupt Clear  This disables the interrupt generation in case data was accessed at the startaddress of Destination 3 Region 2. User and privilege mode (read): 0 = no interrupt will be generated 1 = an interrupt will be generated Privilege mode (write): 0 = no influence on bit 1 = disable interrupt (clears corresponding bit in DMMINTSET)" end="15" id="DEST3REG2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="DEST3REG1: Destination 3 Region 1 Interrupt Clear  This disables the interrupt generation in case data was accessed at the startaddress of Destination 3 Region 1. User and privilege mode (read): 0 = no interrupt will be generated 1 = an interrupt will be generated Privilege mode (write): 0 = no influence on bit 1 = disable interrupt (clears corresponding bit in DMMINTSET)" end="14" id="DEST3REG1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="DEST2REG2: Destination 2 Region 2 Interrupt Clear  This disables the interrupt generation in case data was accessed at the startaddress of Destination 2 Region 2. User and privilege mode (read): 0 = no interrupt will be generated 1 = an interrupt will be generated Privilege mode (write): 0 = no influence on bit 1 = disable interrupt (clears corresponding bit in DMMINTSET)" end="13" id="DEST2REG2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="DEST2REG1: Destination 2 Region 1 Interrupt Clear  This disables the interrupt generation in case data was accessed at the startaddress of Destination 2 Region 1. User and privilege mode (read): 0 = no interrupt will be generated 1 = an interrupt will be generated Privilege mode (write): 0 = no influence on bit 1 = disable interrupt (clears corresponding bit in DMMINTSET)" end="12" id="DEST2REG1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="DEST1REG2: Destination 1 Region 2 Interrupt Clear  This disables the interrupt generation in case data was accessed at the startaddress of Destination 1 Region 2. User and privilege mode (read): 0 = no interrupt will be generated 1 = an interrupt will be generated Privilege mode (write): 0 = no influence on bit 1 = disable interrupt (clears corresponding bit in DMMINTSET)" end="11" id="DEST1REG2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="DEST1REG1: Destination 1 Region 1 Interrupt Clear  This disables the interrupt generation in case data was accessed at the startaddress of Destination 1 Region 1. User and privilege mode (read): 0 = no interrupt will be generated 1 = an interrupt will be generated Privilege mode (write): 0 = no influence on bit 1 = disable interrupt (clears corresponding bit in DMMINTSET)" end="10" id="DEST1REG1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="DEST0REG2: Destination 0 Region 2 Interrupt Clear  This disables the interrupt generation in case data was accessed at the startaddress of Destination 0 Region 2. User and privilege mode (read): 0 = no interrupt will be generated 1 = an interrupt will be generated Privilege mode (write): 0 = no influence on bit 1 = disable interrupt (clears corresponding bit in DMMINTSET)" end="9" id="DEST0REG2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="DEST0REG1: Destination 0 Region 1 Interrupt Clear  This disables the interrupt generation in case data was accessed at the startaddress of Destination 0 Region 1. User and privilege mode (read): 0 = no interrupt will be generated 1 = an interrupt will be generated Privilege mode (write): 0 = no influence on bit 1 = disable interrupt (clears corresponding bit in DMMINTSET)" end="8" id="DEST0REG1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="BUSERROR: BMM Bus Error Response  User and privilege mode (read): 0 = no interrupt will be generated 1 = an interrupt will be generated on BMM HRESP = Error Privilege mode (write): 0 = no influence on bit 1 = disable interrupt on BMM HRESP = Error" end="7" id="BUSERROR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="BUFF_OVF: Write Buffer Overflow Interrupt Clear  This disables the interrupt generation in case new data is received, while the previous data is still in the deserializer.. User and privilege mode (read): 0 = no interrupt will be generated 1 = an interrupt will be generated Privilege mode (write): 0 = no influence on bit 1 = disable interrupt (clears corresponding bit in DMMINTSET)" end="6" id="BUFF_OVF" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="SRC_OVF: Source Overflow Interrupt Clear  This disables the interrupt generation in case a overflow was denoted in the STAT bits of the received packet. User and privilege mode (read): 0 = no interrupt will be generated 1 = an interrupt will be generated Privilege mode (write): 0 = no influence on bit 1 = disable interrupt (clears corresponding bit in DMMINTSET)" end="5" id="SRC_OVF" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="DEST3_ERRENA: Destination 3 Error Interrupt Clear  This disables the interrupt generation in case data should be written into a address not specified by DMMDEST3REG1/DMMDEST3BL1 or DMMDEST3REG2/DMMDEST3BL2. If both blocksizes are programmed to 0 or a reserved value, the interrupt will also be generated. The write in this case will not take place. User and privilege mode (read): 0 = no interrupt will be generated 1 = an interrupt will be generated Privilege mode (write): 0 = no influence on bit 1 = disable interrupt (clears corresponding bit in DMMINTSET)" end="4" id="DEST3_ERRENA" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="DEST2_ERRENA: Destination 2 Error Interrupt Clear  This disables the interrupt generation in case data should be written into a address not specified by DMMDEST2REG1/DMMDEST2BL1 or DMMDEST2REG2/DMMDEST2BL2. If both blocksizes are programmed to 0 or a reserved value, the interrupt will also be generated. The write in this case will not take place. User and privilege mode (read): 0 = no interrupt will be generated 1 = an interrupt will be generated Privilege mode (write): 0 = no influence on bit 1 = disable interrupt (clears corresponding bit in DMMINTSET)" end="3" id="DEST2_ERRENA" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="DEST1_ERRENA: Destination 1 Error Interrupt Clear  This disables the interrupt generation in case data should be written into a address not specified by DMMDEST1REG1/DMMDEST1BL1 or DMMDEST1REG2/DMMDEST1BL2. If both blocksizes are programmed to 0 or a reserved value, the interrupt will also be generated. The write in this case will not take place. User and privilege mode (read): 0 = no interrupt will be generated 1 = an interrupt will be generated Privilege mode (write): 0 = no influence on bit 1 = disable interrupt (clears corresponding bit in DMMINTSET)" end="2" id="DEST1_ERRENA" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="DEST0_ERRENA: Destination 0 Error Interrupt Clear  This disables the interrupt generation in case data should be written into a address not specified by DMMDEST0REG1/DMMDEST0BL1 or DMMDEST0REG2/DMMDEST0BL2. If both blocksizes are programmed to 0 or a reserved value, the interrupt will also be generated. The write in this case will not take place. User and privilege mode (read): 0 = no interrupt will be generated 1 = an interrupt will be generated Privilege mode (write): 0 = no influence on bit 1 = disable interrupt (clears corresponding bit in DMMINTSET)" end="1" id="DEST0_ERRENA" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="PACKET_ERR_INT: Packet Error Interrupt Clear  This disables the interrupt generation in case of an error condition. Either the number of bits received on a Trace Mode packet doesn’t correspond to the size specified in the SIZE field or the number of bits received on a Direct Data Mode packet doesn’t equal the number of programmed bits in DMMGLBCTRL[10:9]. User and privilege mode (read): 0 = no interrupt will be generated 1 = an interrupt will be generated in case of an overflow or packet error. Privilege mode (write): 0 = no influence on bit 1 = disable interrupt (clears corresponding bit in DMMINTSET)" end="0" id="PACKET_ERR_INT" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="INTLVL" description="Selects high or low priority interrupt level" id="INTLVL" offset="0xC" width="32">
    
  <bitfield begin="31" description="Reserved" end="18" id="Reserved" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="17" description="PROG_BUFF: Programmable Buffer Interrupt Level  User and privilege mode (read): 0 = interrupt mapped to level 0 1 = interrupt mapped to level 1 Privilege mode (write): 0 = interrupt will be mapped to level 0 1 = interrupt will be mapped to level 1" end="17" id="PROG_BUFF" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="EO_BUFF: End of Buffer Interrupt Level  User and privilege mode (read): 0 = interrupt mapped to level 0 1 = interrupt mapped to level 1 Privilege mode (write): 0 = interrupt will be mapped to level 0 1 = interrupt will be mapped to level 1" end="16" id="EO_BUFF" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="DEST3REG2: Destination 3 Region 2 Interrupt Level  User and privilege mode (read): 0 = interrupt mapped to level 0 1 = interrupt mapped to level 1 Privilege mode (write): 0 = interrupt will be mapped to level 0 1 = interrupt will be mapped to level 1" end="15" id="DEST3REG2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="DEST3REG1: Destination 3 Region 1 Interrupt Level  User and privilege mode (read): 0 = interrupt mapped to level 0 1 = interrupt mapped to level 1 Privilege mode (write): 0 = interrupt will be mapped to level 0 1 = interrupt will be mapped to level 1" end="14" id="DEST3REG1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="DEST2REG2: Destination 2 Region 2 Interrupt Level  User and privilege mode (read): 0 = interrupt mapped to level 0 1 = interrupt mapped to level 1 Privilege mode (write): 0 = interrupt will be mapped to level 0 1 = interrupt will be mapped to level 1" end="13" id="DEST2REG2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="DEST2REG1: Destination 2 Region 1 Interrupt Level  User and privilege mode (read): 0 = interrupt mapped to level 0 1 = interrupt mapped to level 1 Privilege mode (write): 0 = interrupt will be mapped to level 0 1 = interrupt will be mapped to level 1" end="12" id="DEST2REG1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="DEST1REG2: Destination 1 Region 2 Interrupt Level  User and privilege mode (read): 0 = interrupt mapped to level 0 1 = interrupt mapped to level 1 Privilege mode (write): 0 = interrupt will be mapped to level 0 1 = interrupt will be mapped to level 1" end="11" id="DEST1REG2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="DEST1REG1: Destination 1 Region 1 Interrupt Level  User and privilege mode (read): 0 = interrupt mapped to level 0 1 = interrupt mapped to level 1 Privilege mode (write): 0 = interrupt will be mapped to level 0 1 = interrupt will be mapped to level 1" end="10" id="DEST1REG1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="DEST0REG2: Destination 0 Region 2 Interrupt Level  User and privilege mode (read): 0 = interrupt mapped to level 0 1 = interrupt mapped to level 1 Privilege mode (write): 0 = interrupt will be mapped to level 0 1 = interrupt will be mapped to level 1" end="9" id="DEST0REG2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="DEST0REG1: Destination 0 Region 1 Interrupt Level  User and privilege mode (read): 0 = interrupt mapped to level 0 1 = interrupt mapped to level 1 Privilege mode (write): 0 = interrupt will be mapped to level 0 1 = interrupt will be mapped to level 1" end="8" id="DEST0REG1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="BUSERROR: BMM Bus Error Response  User and privilege mode (read): 0 = interrupt mapped to level 0 1 = interrupt mapped to level 1 Privilege mode (write): 0 = interrupt will be mapped to level 0 1 = interrupt will be mapped to level 1" end="7" id="BUSERROR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="BUFF_OVF: Write Buffer Overflow Interrupt Level  User and privilege mode (read): 0 = interrupt mapped to level 0 1 = interrupt mapped to level 1 Privilege mode (write): 0 = interrupt will be mapped to level 0 1 = interrupt will be mapped to level 1" end="6" id="BUFF_OVF" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="SRC_OVF: Source Overflow Interrupt Level  User and privilege mode (read): 0 = interrupt mapped to level 0 1 = interrupt mapped to level 1 Privilege mode (write): 0 = interrupt will be mapped to level 0 1 = interrupt will be mapped to level 1" end="5" id="SRC_OVF" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="DEST3_ERRENA: Destination 3 Error Interrupt Level  User and privilege mode (read): 0 = interrupt mapped to level 0 1 = interrupt mapped to level 1 Privilege mode (write): 0 = interrupt will be mapped to level 0 1 = interrupt will be mapped to level 1" end="4" id="DEST3_ERRENA" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="DEST2_ERRENA: Destination 2 Error Interrupt Level  User and privilege mode (read): 0 = interrupt mapped to level 0 1 = interrupt mapped to level 1 Privilege mode (write): 0 = interrupt will be mapped to level 0 1 = interrupt will be mapped to level 1" end="3" id="DEST2_ERRENA" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="DEST1_ERRENA: Destination 1 Error Interrupt Level  User and privilege mode (read): 0 = interrupt mapped to level 0 1 = interrupt mapped to level 1 Privilege mode (write): 0 = interrupt will be mapped to level 0 1 = interrupt will be mapped to level 1" end="2" id="DEST1_ERRENA" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="DEST0_ERRENA: Destination 0 Error Interrupt Level  User and privilege mode (read): 0 = interrupt mapped to level 0 1 = interrupt mapped to level 1 Privilege mode (write): 0 = interrupt will be mapped to level 0 1 = interrupt will be mapped to level 1" end="1" id="DEST0_ERRENA" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="PACKET_ERR_INT: Packet Error Interrupt Level  User and privilege mode (read): 0 = interrupt mapped to level 0 1 = interrupt mapped to level 1 Privilege mode (write): 0 = interrupt will be mapped to level 0 1 = interrupt will be mapped to level 1" end="0" id="PACKET_ERR_INT" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="INTFLAG" description="Interrupt Flags" id="INTFLAG" offset="0x10" width="32">
    
  <bitfield begin="31" description="Reserved" end="18" id="Reserved" rwaccess="R" width="14"></bitfield>
    
  <bitfield begin="17" description="PROG_BUFF: Programmable Buffer Interrupt Flag  User and privilege mode (read): 0 = no interrupt occured 1 = interrupt occured Privilege mode (write): 0 = no influence on bit 1 = bit will be cleared" end="17" id="PROG_BUFF" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="EO_BUFF: End of Buffer Interrupt Flag  User and privilege mode (read): 0 = no interrupt occured 1 = interrupt occured Privilege mode (write): 0 = no influence on bit 1 = bit will be cleared" end="16" id="EO_BUFF" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="DEST3REG2: Destination 3 Region 2 Interrupt Flag  User and privilege mode (read): 0 = no interrupt occured 1 = interrupt occured Privilege mode (write): 0 = no influence on bit 1 = bit will be cleared" end="15" id="DEST3REG2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="DEST3REG1: Destination 3 Region 1 Interrupt Flag User and privilege mode (read): 0 = no interrupt occured 1 = interrupt occured Privilege mode (write): 0 = no influence on bit 1 = bit will be cleared" end="14" id="DEST3REG1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="13" description="DEST2REG2: Destination 2 Region 2 Interrupt Flag  User and privilege mode (read): 0 = no interrupt occured 1 = interrupt occured Privilege mode (write): 0 = no influence on bit 1 = bit will be cleared" end="13" id="DEST2REG2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="12" description="DEST2REG1: Destination 2 Region 1 Interrupt Flag User and privilege mode (read): 0 = no interrupt occured 1 = interrupt occured Privilege mode (write): 0 = no influence on bit 1 = bit will be cleared" end="12" id="DEST2REG1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="DEST1REG2: Destination 1 Region 2 Interrupt Flag  User and privilege mode (read): 0 = no interrupt occured 1 = interrupt occured Privilege mode (write): 0 = no influence on bit 1 = bit will be cleared" end="11" id="DEST1REG2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="DEST1REG1: Destination 1 Region 1 Interrupt Flag  User and privilege mode (read): 0 = no interrupt occured 1 = interrupt occured Privilege mode (write): 0 = no influence on bit 1 = bit will be cleared" end="10" id="DEST1REG1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="DEST0REG2: Destination 0 Region 2 Interrupt Flag  User and privilege mode (read): 0 = no interrupt occured 1 = interrupt occured Privilege mode (write): 0 = no influence on bit 1 = bit will be cleared" end="9" id="DEST0REG2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="DEST0REG1: Destination 0 Region 1 Interrupt Flag  User and privilege mode (read): 0 = no interrupt occurred 1 = interrupt occured Privilege mode (write): 0 = no influence on bit 1 = bit will be cleared" end="8" id="DEST0REG1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="BUSERROR: BMM Bus Error Response  This bit is set when the BMM HRESP = Error. User and privilege mode (read): 0 = no interrupt occured 1 = interrupt occured Privilege mode (write): 0 = no influence on bit 1 = bit will be cleared" end="7" id="BUSERROR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="6" description="BUFF_OVF: Write Buffer Overflow Interrupt Flag  User and privilege mode (read): 0 = no interrupt occured 1 = interrupt occured Privilege mode (write): 0 = no influence on bit 1 = bit will be cleared" end="6" id="BUFF_OVF" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="5" description="SRC_OVF: Source Overflow Interrupt Flag  User and privilege mode (read): 0 = no interrupt occured 1 = interrupt occured Privilege mode (write): 0 = no influence on bit 1 = bit will be cleared" end="5" id="SRC_OVF" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="DEST3_ERRENA: Destination 3 Error Interrupt Flag  User and privilege mode (read): 0 = no interrupt occured 1 = interrupt occured Privilege mode (write): 0 = no influence on bit 1 = bit will be cleared" end="4" id="DEST3_ERRENA" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="DEST2_ERRENA: Destination 2 Error Interrupt Flag  User and privilege mode (read): 0 = no interrupt occured 1 = interrupt occured Privilege mode (write): 0 = no influence on bit 1 = bit will be cleared" end="3" id="DEST2_ERRENA" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="DEST1_ERRENA: Destination 1 Error Interrupt Flag  User and privilege mode (read): 0 = no interrupt occured 1 = interrupt occured Privilege mode (write): 0 = no influence on bit 1 = bit will be cleared" end="2" id="DEST1_ERRENA" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="DEST0_ERRENA: Destination 0 Error Interrupt Flag  User and privilege mode (read): 0 = no interrupt occured 1 = interrupt occured Privilege mode (write): 0 = no influence on bit 1 = bit will be cleared" end="1" id="DEST0_ERRENA" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="PACKET_ERR_INT: Packet Error Interrupt Flag  User and privilege mode (read): 0 = no interrupt occured 1 = interrupt occured Privilege mode (write): 0 = no influence on bit 1 = bit will be cleared" end="0" id="PACKET_ERR_INT" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="OFF1" description="Interrupt offset for high priority level" id="OFF1" offset="0x14" width="32">
    
  <bitfield begin="31" description="Reserved" end="5" id="Reserved" rwaccess="R" width="27"></bitfield>
    
  <bitfield begin="4" description="OFFSET  User and privilege mode (read):  Bit Encoding                             Interrupt     00000                                 Phantom     00001                                 Packet Error     00010                                 Destination 0 Error     00011                                 Destination 1 Error     00100                                 Destination 2 Error     00101                                 Destination 3 Error     00110                                 Source Overflow     00111                                 Buffer Overflow     01000                                 Bus Error     01001                                 Destination 0 Region 1     01010                                 Destination 0 Region 2     01011                                 Destination 1 Region 1     01100                                 Destination 1 Region 2     01101                                 Destination 2 Region 1     01110                                 Destination 2 Region 2     01111                                 Destination 3 Region 1     10000                                 Destination 3 Region 2     10001                                 End of Buffer     10010                                 Programmable Buffer     10011 - 11111                    Reserved  Reading the offset will clear the corresponding flag in DMMINTFLAG. Privilege and user mode (write): writes have no effect" end="0" id="OFFSET" rwaccess="R" width="5"></bitfield>
  </register>
  
  
  <register acronym="OFF2" description="Interrupt offset for low priority level" id="OFF2" offset="0x18" width="32">
    
  <bitfield begin="31" description="Reserved" end="5" id="Reserved" rwaccess="R" width="27"></bitfield>
    
  <bitfield begin="4" description="OFFSET  User and privilege mode (read):  Bit Encoding                             Interrupt     00000                                 Phantom     00001                                 Packet Error     00010                                 Destination 0 Error     00011                                 Destination 1 Error     00100                                 Destination 2 Error     00101                                 Destination 3 Error     00110                                 Source Overflow     00111                                 Buffer Overflow     01000                                 Bus Error     01001                                 Destination 0 Region 1     01010                                 Destination 0 Region 2     01011                                 Destination 1 Region 1     01100                                 Destination 1 Region 2     01101                                 Destination 2 Region 1     01110                                 Destination 2 Region 2     01111                                 Destination 3 Region 1     10000                                 Destination 3 Region 2     10001                                 End of Buffer     10010                                 Programmable Buffer     10011 - 11111                    Reserved  Reading the offset will clear the corresponding flag in DMMINTFLAG. Privilege and user mode (write): writes have no effect" end="0" id="OFFSET" rwaccess="R" width="5"></bitfield>
  </register>
  
  
  <register acronym="DDMDEST" description="Configuration of Buffer for Direct Data Mode" id="DDMDEST" offset="0x1C" width="32">
    
  <bitfield begin="31" description="STARTADDR[31:0]  These bits define the starting address of the buffer. The starting address has to be a multiple of the blocksize chosen in DMMDDMBL. User and privilege mode (read): current start address Privilege mode (write): sets start address to value written" end="0" id="STARTADDR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="DDMBL" description="Defines the blocksize for the buffer in Direct Data Mode" id="DDMBL" offset="0x20" width="32">
    
  <bitfield begin="31" description="Reserved" end="4" id="Reserved" rwaccess="R" width="28"></bitfield>
    
  <bitfield begin="3" description="BLOCKSIZE  These bits define the length of the buffer region. If all bits are 0, the region is disabled and no data will be stored. User and privilege mode (read): current start address Privilege mode (write):  BLOCKSIZE[3:0]             Region Size (in byte)     0000                                     0     0001                                   32     0010                                   64     0011                                 128     0100                                 256     0101                                 512     0110                                   1k     0111                                   2k     1000                                   4k       1001                                   8k     1010                                 16k     1011                                 32k     1100                            Reserved     1101                            Reserved     1110                            Reserved     1111                            Reserved" end="0" id="BLOCKSIZE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="DDMPT" description="Pointer to the last written entry in the buffer" id="DDMPT" offset="0x24" width="32">
    
  <bitfield begin="31" description="Reserved" end="15" id="Reserved" rwaccess="R" width="17"></bitfield>
    
  <bitfield begin="14" description="POINTER  These bits hold the pointer to the next entry to be written in the buffer. The pointer points to the byte aligned address. If in 16-bit DDM mode, bit 0 will be discarded. If in 32-bit DDM mode, bit 0 and 1 will be discarded. User and privilege mode (read): next pointer entry Privilege mode (write): writes have no effect" end="0" id="POINTER" rwaccess="R" width="15"></bitfield>
  </register>
  
  
  <register acronym="INTPT" description="Programmable Interrupt Pointer" id="INTPT" offset="0x28" width="32">
    
  <bitfield begin="31" description="Reserved" end="15" id="Reserved" rwaccess="R" width="17"></bitfield>
    
  <bitfield begin="14" description="INTPT: Interrupt Pointer  When the buffer pointer (DMMDDMPT) matches the programmed value in DMMINTPT and the PROG_BUF interrupt is set, a interrupt is generated. User and privilege mode (read): current interrupt pointer Privilege mode (write): new interrupt pointer" end="0" id="INTPT" rwaccess="RW" width="15"></bitfield>
  </register>
  
  
  <register acronym="DEST0REG1" description="Defines Region 1 for Destination 0" id="DEST0REG1" offset="0x2C" width="32">
    
  <bitfield begin="31" description="BASEADDR[31:18]  These bits define the base address of the 256kB region where the buffer is located. User and privilege mode (read): current start address Privilege mode (write): sets base address to value written" end="18" id="BASEADDR" rwaccess="RW" width="14"></bitfield>
    
  <bitfield begin="17" description="BLOCKADDR[17:0]  These bits define the starting address of the buffer in the 256kB page. The starting address has to be a multiple of the blocksize chosen in DMMDEST0BL1. User and privilege mode (read): current start address Privilege mode (write): sets start address to value written" end="0" id="BLOCKADDR" rwaccess="RW" width="18"></bitfield>
  </register>
  
  
  <register acronym="DEST0BL1" description="Defines the blocksize for the buffer for Destination 0 Region 1" id="DEST0BL1" offset="0x30" width="32">
    
  <bitfield begin="31" description="Reserved" end="4" id="Reserved" rwaccess="R" width="28"></bitfield>
    
  <bitfield begin="3" description="BLOCKSIZE  These bits define the length of the buffer region. If all bits are 0, the region is disabled and no data will be stored. User and privilege mode (read): current block size Privilege mode (write):  BLOCKSIZE[3:0]         Region Size (in byte)     0000                                0k       0001                                1k     0010                                2k     0011                                4k     0100                                8k     0101                              16k     0110                              32k     0111                              64k     1000                            128k     1001                            256k     1010                        Reserved     1011                        Reserved     1100                        Reserved     1101                        Reserved     1110                        Reserved     1111                        Reserved" end="0" id="BLOCKSIZE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="DEST0REG2" description="Defines Region 2 for Destination 0" id="DEST0REG2" offset="0x34" width="32">
    
  <bitfield begin="31" description="BASEADDR[31:18]  These bits define the base address of the 256kB region where the buffer is located. User and privilege mode (read): current start address Privilege mode (write): sets base address to value written" end="18" id="BASEADDR" rwaccess="RW" width="14"></bitfield>
    
  <bitfield begin="17" description="BLOCKADDR[17:0]  These bits define the starting address of the buffer in the 256kB page. The starting address has to be a multiple of the blocksize chosen in DMMDEST0BL2. User and privilege mode (read): current start address Privilege mode (write): sets start address to value written" end="0" id="BLOCKADDR" rwaccess="RW" width="18"></bitfield>
  </register>
  
  
  <register acronym="DEST0BL2" description="Defines the blocksize for the buffer for Destination 0 Region 2" id="DEST0BL2" offset="0x38" width="32">
    
  <bitfield begin="31" description="Reserved" end="4" id="Reserved" rwaccess="R" width="28"></bitfield>
    
  <bitfield begin="3" description="BLOCKSIZE  These bits define the length of the buffer region. If all bits are 0, the region is disabled and no data will be stored. User and privilege mode (read): current block size Privilege mode (write):  BLOCKSIZE[3:0]             Region Size (in byte)     0000                                     0k     0001                                     1k     0010                                     2k     0011                                     4k     0100                                     8k     0101                                   16k     0110                                   32k     0111                                   64k     1000                                 128k     1001                                 256k     1010                            Reserved     1011                            Reserved     1100                            Reserved     1101                            Reserved     1110                            Reserved     1111                            Reserved" end="0" id="BLOCKSIZE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="DEST1REG1" description="Defines Region 1 for Destination1" id="DEST1REG1" offset="0x3C" width="32">
    
  <bitfield begin="31" description="BASEADDR[31:18]  These bits define the base address of the 256kB region where the buffer is located. User and privilege mode (read): current start address Privilege mode (write): sets base address to value written" end="18" id="BASEADDR" rwaccess="RW" width="14"></bitfield>
    
  <bitfield begin="17" description="BLOCKADDR[17:0]  These bits define the starting address of the buffer in the 256kB page. The starting address has to be a multiple of the blocksize chosen in DMMDEST1BL1. User and privilege mode (read): current start address Privilege mode (write): sets start address to value written" end="0" id="BLOCKADDR" rwaccess="RW" width="18"></bitfield>
  </register>
  
  
  <register acronym="DEST1BL1" description="Defines the blocksize for the buffer for Destination 1 Region 1" id="DEST1BL1" offset="0x40" width="32">
    
  <bitfield begin="31" description="Reserved" end="4" id="Reserved" rwaccess="R" width="28"></bitfield>
    
  <bitfield begin="3" description="BLOCKSIZE  These bits define the length of the buffer region. If all bits are 0, the region is disabled and no data will be stored. User and privilege mode (read): current block size Privilege mode (write):  BLOCKSIZE[3:0]         Region Size (in byte)     0000                               0k     0001                               1k     0010                               2k     0011                               4k     0100                               8k     0101                             16k     0110                             32k     0111                             64k     1000                           128k     1001                           256k     1010                      Reserved      1011                      Reserved     1100                      Reserved     1101                      Reserved     1110                      Reserved     1111                      Reserved" end="0" id="BLOCKSIZE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="DEST1REG2" description="Defines Region 2 for Destination 1" id="DEST1REG2" offset="0x44" width="32">
    
  <bitfield begin="31" description="BASEADDR[31:18]  These bits define the base address of the 256kB region where the buffer is located. User and privilege mode (read): current start address Privilege mode (write): sets base address to value written" end="18" id="BASEADDR" rwaccess="RW" width="14"></bitfield>
    
  <bitfield begin="17" description="BLOCKADDR[17:0]  These bits define the starting address of the buffer in the 256kB page. The starting address has to be a multiple of the blocksize chosen in DMMDEST1BL2. User and privilege mode (read): current start address Privilege mode (write): sets start address to value written" end="0" id="BLOCKADDR" rwaccess="RW" width="18"></bitfield>
  </register>
  
  
  <register acronym="DEST1BL2" description="Defines the blocksize for the buffer for Destination 1 Region 2" id="DEST1BL2" offset="0x48" width="32">
    
  <bitfield begin="31" description="Reserved" end="4" id="Reserved" rwaccess="R" width="28"></bitfield>
    
  <bitfield begin="3" description="BLOCKSIZE  These bits define the length of the buffer region. If all bits are 0, the region is disabled and no data will be stored. User and privilege mode (read): current block size Privilege mode (write):  BLOCKSIZE[3:0]         Region Size (in byte)     0000                               0k     0001                               1k     0010                               2k     0011                               4k     0100                               8k     0101                             16k     0110                             32k     0111                             64k     1000                           128k     1001                           256k     1010                      Reserved      1011                      Reserved     1100                      Reserved     1101                      Reserved     1110                      Reserved     1111                      Reserved" end="0" id="BLOCKSIZE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="DEST2REG1" description="Defines Region 1 for Destination 2" id="DEST2REG1" offset="0x4C" width="32">
    
  <bitfield begin="31" description="BASEADDR[31:18]  These bits define the base address of the 256kB region where the buffer is located. User and privilege mode (read): current start address Privilege mode (write): sets base address to value written" end="18" id="BASEADDR" rwaccess="RW" width="14"></bitfield>
    
  <bitfield begin="17" description="BLOCKADDR[17:0]  These bits define the starting address of the buffer in the 256kB page. The starting address has to be a multiple of the blocksize chosen in DMMDEST2BL1. User and privilege mode (read): current start address Privilege mode (write): sets start address to value written" end="0" id="BLOCKADDR" rwaccess="RW" width="18"></bitfield>
  </register>
  
  
  <register acronym="DEST2BL1" description="Defines the blocksize for the buffer for Destination 2 Region 1" id="DEST2BL1" offset="0x50" width="32">
    
  <bitfield begin="31" description="Reserved" end="4" id="Reserved" rwaccess="R" width="28"></bitfield>
    
  <bitfield begin="3" description="BLOCKSIZE  These bits define the length of the buffer region. If all bits are 0, the region is disabled and no data will be stored. User and privilege mode (read): current block size Privilege mode (write):  BLOCKSIZE[3:0]         Region Size (in byte)     0000                               0k     0001                               1k     0010                               2k     0011                               4k     0100                               8k     0101                             16k     0110                             32k     0111                             64k     1000                           128k     1001                           256k     1010                      Reserved      1011                      Reserved     1100                      Reserved     1101                      Reserved     1110                      Reserved     1111                      Reserved" end="0" id="BLOCKSIZE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="DEST2REG2" description="Defines Region 2 for Destination 2" id="DEST2REG2" offset="0x54" width="32">
    
  <bitfield begin="31" description="BASEADDR[31:18]  These bits define the base address of the 256kB region where the buffer is located. User and privilege mode (read): current start address Privilege mode (write): sets base address to value written" end="18" id="BASEADDR" rwaccess="RW" width="14"></bitfield>
    
  <bitfield begin="17" description="BLOCKADDR[17:0]  These bits define the starting address of the buffer in the 256kB page. The starting address has to be a multiple of the blocksize chosen in DMMDEST2BL2. User and privilege mode (read): current start address Privilege mode (write): sets start address to value written" end="0" id="BLOCKADDR" rwaccess="RW" width="18"></bitfield>
  </register>
  
  
  <register acronym="DEST2BL2" description="Defines the blocksize for the buffer for Destination 2 Region 2" id="DEST2BL2" offset="0x58" width="32">
    
  <bitfield begin="31" description="Reserved" end="4" id="Reserved" rwaccess="R" width="28"></bitfield>
    
  <bitfield begin="3" description="BLOCKSIZE  These bits define the length of the buffer region. If all bits are 0, the region is disabled and no data will be stored. User and privilege mode (read): current block size Privilege mode (write):  BLOCKSIZE[3:0]         Region Size (in byte)     0000                               0k     0001                               1k     0010                               2k     0011                               4k     0100                               8k     0101                             16k     0110                             32k     0111                             64k     1000                           128k     1001                           256k     1010                      Reserved      1011                      Reserved     1100                      Reserved     1101                      Reserved     1110                      Reserved     1111                      Reserved" end="0" id="BLOCKSIZE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="DEST3REG1" description="Defines Region 1 for Destination 3" id="DEST3REG1" offset="0x5C" width="32">
    
  <bitfield begin="31" description="BASEADDR[31:18]  These bits define the base address of the 256kB region where the buffer is located. User and privilege mode (read): current start address Privilege mode (write): sets base address to value written" end="18" id="BASEADDR" rwaccess="RW" width="14"></bitfield>
    
  <bitfield begin="17" description="BLOCKADDR[17:0]  These bits define the starting address of the buffer in the 256kB page. The starting address has to be a multiple of the blocksize chosen in DMMDEST3BL1. User and privilege mode (read): current start address Privilege mode (write): sets start address to value written" end="0" id="BLOCKADDR" rwaccess="RW" width="18"></bitfield>
  </register>
  
  
  <register acronym="DEST3BL1" description="Defines the blocksize for the buffer for Destination 3 Region 1" id="DEST3BL1" offset="0x60" width="32">
    
  <bitfield begin="31" description="Reserved" end="4" id="Reserved" rwaccess="R" width="28"></bitfield>
    
  <bitfield begin="3" description="BLOCKSIZE  These bits define the length of the buffer region. If all bits are 0, the region is disabled and no data will be stored. User and privilege mode (read): current block size Privilege mode (write):  BLOCKSIZE[3:0]         Region Size (in byte)     0000                               0k     0001                               1k     0010                               2k     0011                               4k     0100                               8k     0101                             16k     0110                             32k     0111                             64k     1000                           128k     1001                           256k     1010                      Reserved      1011                      Reserved     1100                      Reserved     1101                      Reserved     1110                      Reserved     1111                      Reserved" end="0" id="BLOCKSIZE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="DEST3REG2" description="Defines Region 2 for Destination 3" id="DEST3REG2" offset="0x64" width="32">
    
  <bitfield begin="31" description="BASEADDR[31:18]  These bits define the base address of the 256kB region where the buffer is located. User and privilege mode (read): current start address Privilege mode (write): sets base address to value written" end="18" id="BASEADDR" rwaccess="RW" width="14"></bitfield>
    
  <bitfield begin="17" description="BLOCKADDR[17:0]  These bits define the starting address of the buffer in the 256kB page. The starting address has to be a multiple of the blocksize chosen in DMMDEST3BL2. User and privilege mode (read): current start address Privilege mode (write): sets start address to value written" end="0" id="BLOCKADDR" rwaccess="RW" width="18"></bitfield>
  </register>
  
  
  <register acronym="DEST3BL2" description="Defines the blocksize for the buffer for Destination 3 Region 2" id="DEST3BL2" offset="0x68" width="32">
    
  <bitfield begin="31" description="Reserved" end="4" id="Reserved" rwaccess="R" width="28"></bitfield>
    
  <bitfield begin="3" description="BLOCKSIZE  These bits define the length of the buffer region. If all bits are 0, the region is disabled and no data will be stored. User and privilege mode (read): current block size Privilege mode (write):  BLOCKSIZE[3:0]         Region Size (in byte)     0000                               0k     0001                               1k     0010                               2k     0011                               4k     0100                               8k     0101                             16k     0110                             32k     0111                             64k     1000                           128k     1001                           256k     1010                      Reserved      1011                      Reserved     1100                      Reserved     1101                      Reserved     1110                      Reserved     1111                      Reserved" end="0" id="BLOCKSIZE" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="DMMPC0" description="Defines functional or GIO mode of pins" id="DMMPC0" offset="0x6C" width="32">
    
  <bitfield begin="31" description="Reserved" end="19" id="Reserved" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="18" description="ENAFUNC: Functional mode of DMMENA pin  This bit defines whether the pin is used in functional mode or in GIO mode User and privilege mode (read): 0 = Pin is used in GIO mode 1 = Pin is used in Functional mode Privilege mode (write): 0 = Pin is used in GIO mode 1 = Pin is used in Functional mode" end="18" id="ENAFUNC" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="DATAxFUNC: Functional mode of DMMDATA[x] pin  This bit defines whether the pin is used in functional mode or in GIO mode User and privilege mode (read): 0 = Pin is used in GIO mode 1 = Pin is used in FunctionaPrivilege mode (write): 0 = Pin is used in GIO mode 1 = Pin is used in Functional model mode" end="2" id="DATAxFUNC" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="1" description="CLKFUNC: Functional mode of DMMCLK pin  This bit defines whether the pin is used in functional mode or in GIO mode User and privilege mode (read): 0 = Pin is used in GIO mode 1 = Pin is used in Functional mode Privilege mode (write): 0 = Pin is used in GIO mode 1 = Pin is used in Functional mode" end="1" id="CLKFUNC" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="SYNCFUNC: Functional mode of DMMSYNC pin  This bit defines whether the pin is used in functional mode or in GIO mode User and privilege mode (read): 0 = Pin is used in GIO mode 1 = Pin is used in Functional mode Privilege mode (write): 0 = Pin is used in GIO mode 1 = Pin is used in Functional mode" end="0" id="SYNCFUNC" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="DMMPC1" description="Defines direction of pins" id="DMMPC1" offset="0x70" width="32">
    
  <bitfield begin="31" description="Reserved" end="19" id="Reserved" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="18" description="ENADIR: Direction of DMMENA pin  This bit defines whether the pin is used as input or output in GIO mode User and privilege mode (read): 0 = Pin is used as input 1 = Pin is used as output Privilege mode (write): 0 = Pin is set to input 1 = Pin is set to output" end="18" id="ENADIR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="DATAxDIR: Direction of DMMDATA[x] pin  This bit defines whether the pin is used as input or output in GIO mode User and privilege mode (read): 0 = Pin is used as input 1 = Pin is used as output Privilege mode (write): 0 = Pin is set to input 1 = Pin is set to output" end="2" id="DATAxDIR" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="1" description="CLKDIR: Direction of DMMCLK pin  This bit defines whether the pin is used as input or output in GIO mode User and privilege mode (read): 0 = Pin is used as input 1 = Pin is used as output Privilege mode (write): 0 = Pin is set to input 1 = Pin is set to output" end="1" id="CLKDIR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="SYNCDIR: Direction of DMMSYNC pin  This bit defines whether the pin is used as input or output in GIO mode User and privilege mode (read): 0 = Pin is used as input 1 = Pin is used as output Privilege mode (write): 0 = Pin is set to input 1 = Pin is set to output" end="0" id="SYNCDIR" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="DMMPC2" description="Input level of pins" id="DMMPC2" offset="0x74" width="32">
    
  <bitfield begin="31" description="Reserved" end="19" id="Reserved" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="18" description="ENAIN: DMMENA input  This bit reflects the state of the pin in all modes User and privilege mode (read): 0 = Logic low (input voltage is VIL or lower) 1 = Logic high (input voltage is VIH or higher) Privilege mode (write): Writes to this bit have no effect." end="18" id="ENAIN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="DATAxIN: DMMDATA[x] input  This bit reflects the state of the pin in all modes User and privilege mode (read): 0 = Logic low (input voltage is VIL or lower) 1 = Logic high (input voltage is VIH or higher) Privilege mode (write): Writes to this bit have no effect" end="2" id="DATAxIN" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="1" description="CLKIN: DMMCLK input  This bit reflects the state of the pin in all modes User and privilege mode (read): 0 = Logic low (input voltage is VIL or lower) 1 = Logic high (input voltage is VIH or higher) Privilege mode (write): Writes to this bit have no effect" end="1" id="CLKIN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="SYNCIN: DMMSYNC input  This bit reflects the state of the pin in all modes User and privilege mode (read): 0 = Logic low (input voltage is VIL or lower) 1 = Logic high (input voltage is VIH or higher) Privilege mode (write): Writes to this bit have no effect." end="0" id="SYNCIN" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="DMMPC3" description="Sets pins to high or low" id="DMMPC3" offset="0x78" width="32">
    
  <bitfield begin="31" description="Reserved" end="19" id="Reserved" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="18" description="ENAOUT: Output state of DMMENA pin  This bit sets the pin to logic low or high level User and privilege mode (read): 0 = Logic low (output voltage is VOL or lower) 1 = Logic high (output voltage is VOH or higher) Privilege mode (write): 0 = Logic low (output voltage is set to VOL or lower) 1 = Logic high (output voltage is set to VOH or higher)" end="18" id="ENAOUT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="DATAxOUT: Output state of DMMDATA[x] pin  This bit sets the pin to logic low or high level User and privilege mode (read): 0 = Logic low (output voltage is VOL or lower) 1 = Logic high (output voltage is VOH or higher) Privilege mode (write): 0 = Logic low (output voltage is set to VOL or lower) 1 = Logic high (output voltage is set to VOH or higher)" end="2" id="DATAxOUT" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="1" description="CLKOUT: Output state of DMMCLK pin  This bit sets the pin to logic low or high level User and privilege mode (read): 0 = Logic low (output voltage is VOL or lower) 1 = Logic high (output voltage is VOH or higher) Privilege mode (write): 0 = Logic low (output voltage is set to VOL or lower) 1 = Logic high (output voltage is set to VOH or higher)" end="1" id="CLKOUT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="SYNCOUT: Output state of DMMSYNC pin  This bit sets the pin to logic low or high level User and privilege mode (read): 0 = Logic low (output voltage is VOL or lower) 1 = Logic high (output voltage is VOH or higher) Privilege mode (write): 0 = Logic low (output voltage is set to VOL or lower) 1 = Logic high (output voltage is set to VOH or higher)" end="0" id="SYNCOUT" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="DMMPC4" description="Sets pins to high" id="DMMPC4" offset="0x7C" width="32">
    
  <bitfield begin="31" description="Reserved" end="19" id="Reserved" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="18" description="ENASET: Sets output state of DMMENA pin to logic high  Value in the ENASET bit sets the data output control register bit to 1 regardless of the current value in the ENAOUT bit User and privilege mode (read): 0 = Logic low (output voltage is VOL or lower) 1 = Logic high (output voltage is VOH or higher) Privilege mode (write): 0 = leaves the pin unchanged 1 = Sets the pin to Logic high (output voltage is set to VOH or higher)" end="18" id="ENASET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="DATAxSET: Sets output state of DMMDATA[x] pin to logic high  Value in the DATAxSET bit sets the data output control register bit to 1 regardless of the current value in the DATAxOUT bit User and privilege mode (read): 0 = Logic low (output voltage is VOL or lower) 1 = Logic high (output voltage is VOH or higher) Privilege mode (write): 0 = leaves the pin unchanged 1 = Sets the pin to Logic high (output voltage is set to VOH or higher)" end="2" id="DATAxSET" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="1" description="CLKSET: Sets output state of DMMCLK pin to logic high  Value in the CLKSET bit sets the data output control register bit to 1 regardless of the current value in the CLKOUT bit User and privilege mode (read): 0 = Logic low (output voltage is VOL or lower) 1 = Logic high (output voltage is VOH or higher) Privilege mode (write): 0 = leaves the pin unchanged 1 = Sets the pin to Logic high (output voltage is set to VOH or higher)" end="1" id="CLKSET" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="SYNCSET: Sets output state of DMMSYNC pin logic high  Value in the SYNCSET bit sets the data output control register bit to 1 regardless of the current value in the SYNCOUT bit User and privilege mode (read): 0 = Logic low (output voltage is VOL or lower) 1 = Logic high (output voltage is VOH or higher) Privilege mode (write): 0 = leaves the pin unchanged 1 = Sets the pin to Logic high (output voltage is set to VOH or higher)" end="0" id="SYNCSET" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="DMMPC5" description="Sets pins to low" id="DMMPC5" offset="0x80" width="32">
    
  <bitfield begin="31" description="Reserved" end="19" id="Reserved" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="18" description="ENACLR: Sets output state of DMMENA pin to logic low  Value in the ENACLR bit clears the data output control register bit to 0 regardless of the current value in the ENAOUT bit User and privilege mode (read): 0 = Logic low (output voltage is VOL or lower) 1 = Logic high (output voltage is VOH or higher) Privilege mode (write): 0 = leaves the pin unchanged 1 = clears the pin to logic low (output voltage is set to VOL or lower)" end="18" id="ENACLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="DATAxCLR: Sets output state of DMMDATA[x] pin to logic low  Value in the DATAxCLR bit clears the data output control register bit to 0 regardless of the current value in the DATAxOUT bit User and privilege mode (read): 0 = Logic low (output voltage is VOL or lower) 1 = Logic high (output voltage is VOH or higher) Privilege mode (write): 0 = leaves the pin unchanged 1 = clears the pin to logic low (output voltage is set to VOL or lower)" end="2" id="DATAxCLR" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="1" description="CLKCLR: Sets output state of DMMCLK pin to logic low  Value in the CLKCLR bit clears the data output control register bit to 0 regardless of the current value in the DATAxOUT bit User and privilege mode (read): 0 = Logic low (output voltage is VOL or lower) 1 = Logic high (output voltage is VOH or higher) Privilege mode (write): 0 = leaves the pin unchanged 1 = clears the pin to logic low (output voltage is set to VOL or lower)" end="1" id="CLKCLR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="SYNCCLR: Sets output state of DMMSYNC pin to logic low  Value in the SYNCCLR bit clears the data output control register bit to 0 regardless of the current value in the DATAxOUT bit User and privilege mode (read): 0 = Logic low (output voltage is VOL or lower) 1 = Logic high (output voltage is VOH or higher) Privilege mode (write): 0 = leaves the pin unchanged 1 = clears the pin to logic low (output voltage is set to VOL or lower)" end="0" id="SYNCCLR" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="DMMPC6" description="Configures open drain functionality of pin" id="DMMPC6" offset="0x84" width="32">
    
  <bitfield begin="31" description="Reserved" end="19" id="Reserved" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="18" description="ENAPDR: Open Drain enable  Enables open drain functionality on pin if pin is configured as GIO output (DMMPC0.x=0; DMMPC1.x=1). If pin is configured as functional pin (DMMPC0.x=1), the open drain functionality is disabled. User and privilege mode (read): 0 = pin behaves as normal push/pull pin 1 = pin operates in open drain mode Privilege mode (write): 0 = configures pin as push/pull 1 = configures pin as open drain" end="18" id="ENAPDR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="DATAxPDR: Open Drain enable  Enables open drain functionality on pin if pin is configured as GIO output (DMMPC0.x=0; DMMPC1.x=1). If pin is configured as functional pin (DMMPC0.x=1), the open drain functionality is disabled. User and privilege mode (read): 0 = pin behaves as normal push/pull pin 1 = pin operates in open drain mode Privilege mode (write): 0 = configures pin as push/pull 1 = configures pin as open drain" end="2" id="DATAxPDR" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="1" description="CLKPDR: Open Drain enable  Enables open drain functionality on pin if pin is configured as GIO output (DMMPC0.x=0; DMMPC1.x=1). If pin is configured as functional pin (DMMPC0.x=1), the open drain functionality is disabled. User and privilege mode (read): 0 = pin behaves as normal push/pull pin 1 = pin operates in open drain mode Privilege mode (write): 0 = configures pin as push/pull 1 = configures pin as open drain" end="1" id="CLKPDR" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="SYNCPDR: Open Drain enable  Enables open drain functionality on pin if pin is configured as GIO output (DMMPC0.x=0; DMMPC1.x=1). If pin is configured as functional pin (DMMPC0.x=1), the open drain functionality is disabled. User and privilege mode (read): 0 = pin behaves as normal push/pull pin 1 = pin operates in open drain mode Privilege mode (write): 0 = configures pin as push/pull 1 = configures pin as open drain" end="0" id="SYNCPDR" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="DMMPC7" description="Enables/Disables pullup/pulldown structure of pin" id="DMMPC7" offset="0x88" width="32">
    
  <bitfield begin="31" description="Reserved" end="19" id="Reserved" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="18" description="ENAPDIS: Pull disable  Removes internal pullup/pulldown functionality from pin when configured as input pin (DMMPC1.x=0). User and privilege mode (read): 0 = pullup/pulldown functionality enabled 1 = pullup/pulldown functionality disabled Privilege mode (write): 0 = enables pullup/pulldown functionality 1 = disables pullup/pulldown functionality" end="18" id="ENAPDIS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="DATAxPDIS: Pull disable  Removes internal pullup/pulldown functionality from pin when configured as input pin (DMMPC1.x=0). User and privilege mode (read): 0 = pullup/pulldown functionality enabled 1 = pullup/pulldown functionality disabled Privilege mode (write): 0 = enables pullup/pulldown functionality 1 = disables pullup/pulldown functionality" end="2" id="DATAxPDIS" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="1" description="CLKPDIS: Pull disable  Removes internal pullup/pulldown functionality from pin when configured as input pin (DMMPC1.x=0). User and privilege mode (read): 0 = pullup/pulldown functionality enabled 1 = pullup/pulldown functionality disabled Privilege mode (write): 0 = enables pullup/pulldown functionality 1 = disables pullup/pulldown functionality" end="1" id="CLKPDIS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="SYNCPDIS: Pull disable  Removes internal pullup/pulldown functionality from pin when configured as input pin (DMMPC1.x=0). User and privilege mode (read): 0 = pullup/pulldown functionality enabled 1 = pullup/pulldown functionality disabled Privilege mode (write): 0 = enables pullup/pulldown functionality 1 = disables pullup/pulldown functionality" end="0" id="SYNCPDIS" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="DMMPC8" description="Enables pullup or pulldown structure of pin" id="DMMPC8" offset="0x8C" width="32">
    
  <bitfield begin="31" description="Reserved" end="19" id="Reserved" rwaccess="R" width="13"></bitfield>
    
  <bitfield begin="18" description="ENAPSEL: Pull select  Configures pullup or pulldown functionality if DMMPC7.x=0. User and privilege mode (read): 0 = pulldown functionality enabled 1 = pullup functionality enabled Privilege mode (write): 0 = enables pulldown functionality 1 = enables pullup functionality" end="18" id="ENAPSEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="DATAxPSEL: Pull select  Configures pullup or pulldown functionality if DMMPC7.x=0. User and privilege mode (read): 0 = pulldown functionality enabled 1 = pullup functionality enabled Privilege mode (write): 0 = enables pulldown functionality 1 = enables pullup functionality" end="2" id="DATAxPSEL" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="1" description="CLKPDSEL: Pull select  Configures pullup or pulldown functionality if DMMPC7.x=0. User and privilege mode (read): 0 = pulldown functionality enabled 1 = pullup functionality enabled Privilege mode (write): 0 = enables pulldown functionality 1 = enables pullup functionality" end="1" id="CLKPDSEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="SYNCPSEL: Pull select  Configures pullup or pulldown functionality if DMMPC7.x=0. User and privilege mode (read): 0 = pulldown functionality enabled 1 = pullup functionality enabled Privilege mode (write): 0 = enables pulldown functionality 1 = enables pullup functionality" end="0" id="SYNCPSEL" rwaccess="RW" width="1"></bitfield>
  </register>
</module>
