{"vcs1":{"timestamp_begin":1678937715.842436407, "rt":1.22, "ut":0.18, "st":0.10}}
{"vcselab":{"timestamp_begin":1678937717.127989364, "rt":0.42, "ut":0.22, "st":0.09}}
{"link":{"timestamp_begin":1678937717.593546037, "rt":0.23, "ut":0.08, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1678937715.551612906}
{"VCS_COMP_START_TIME": 1678937715.551612906}
{"VCS_COMP_END_TIME": 1678937717.888317252}
{"VCS_USER_OPTIONS": "-sverilog -debug FSM.sv library.sv"}
{"vcs1": {"peak_mem": 338964}}
{"stitch_vcselab": {"peak_mem": 238960}}
