--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 4 -n 3 -fastpaths -xml Top.twx Top.ncd -o Top.twr Top.pcf -ucf top.ucf

Design file:              Top.ncd
Physical constraint file: Top.pcf
Device,package,speed:     xc3s1200e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% 
INPUT_JITTER 0.08 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 5982 paths analyzed, 689 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.563ns.
--------------------------------------------------------------------------------

Paths for end point SCCB/counter_1 (SLICE_X91Y14.CE), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.437ns (requirement - (data path - clock path skew + uncertainty))
  Source:               send (FF)
  Destination:          SCCB/counter_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.523ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: send to SCCB/counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y54.XQ      Tcko                  0.591   send
                                                       send
    SLICE_X88Y37.G2      net (fanout=4)        1.865   send
    SLICE_X88Y37.Y       Tilo                  0.759   SCCB/scaler_not00014
                                                       SCCB/counter_not0001138_SW0
    SLICE_X88Y33.F1      net (fanout=1)        0.661   N44
    SLICE_X88Y33.X       Tilo                  0.759   SCCB/N3
                                                       SCCB/counter_not0001138
    SLICE_X70Y24.F3      net (fanout=3)        1.129   SCCB/N3
    SLICE_X70Y24.X       Tilo                  0.759   SCCB/counter_not0001
                                                       SCCB/counter_not00013
    SLICE_X91Y14.CE      net (fanout=10)       2.445   SCCB/counter_not0001
    SLICE_X91Y14.CLK     Tceck                 0.555   SCCB/counter<1>
                                                       SCCB/counter_1
    -------------------------------------------------  ---------------------------
    Total                                      9.523ns (3.423ns logic, 6.100ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.650ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SCCB/scaler_5 (FF)
  Destination:          SCCB/counter_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.310ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SCCB/scaler_5 to SCCB/counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y36.XQ      Tcko                  0.592   SCCB/scaler<5>
                                                       SCCB/scaler_5
    SLICE_X88Y37.G1      net (fanout=4)        0.651   SCCB/scaler<5>
    SLICE_X88Y37.Y       Tilo                  0.759   SCCB/scaler_not00014
                                                       SCCB/counter_not0001138_SW0
    SLICE_X88Y33.F1      net (fanout=1)        0.661   N44
    SLICE_X88Y33.X       Tilo                  0.759   SCCB/N3
                                                       SCCB/counter_not0001138
    SLICE_X70Y24.F3      net (fanout=3)        1.129   SCCB/N3
    SLICE_X70Y24.X       Tilo                  0.759   SCCB/counter_not0001
                                                       SCCB/counter_not00013
    SLICE_X91Y14.CE      net (fanout=10)       2.445   SCCB/counter_not0001
    SLICE_X91Y14.CLK     Tceck                 0.555   SCCB/counter<1>
                                                       SCCB/counter_1
    -------------------------------------------------  ---------------------------
    Total                                      8.310ns (3.424ns logic, 4.886ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SCCB/scaler_7 (FF)
  Destination:          SCCB/counter_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.169ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SCCB/scaler_7 to SCCB/counter_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y39.XQ      Tcko                  0.591   SCCB/scaler<7>
                                                       SCCB/scaler_7
    SLICE_X88Y37.G4      net (fanout=5)        0.511   SCCB/scaler<7>
    SLICE_X88Y37.Y       Tilo                  0.759   SCCB/scaler_not00014
                                                       SCCB/counter_not0001138_SW0
    SLICE_X88Y33.F1      net (fanout=1)        0.661   N44
    SLICE_X88Y33.X       Tilo                  0.759   SCCB/N3
                                                       SCCB/counter_not0001138
    SLICE_X70Y24.F3      net (fanout=3)        1.129   SCCB/N3
    SLICE_X70Y24.X       Tilo                  0.759   SCCB/counter_not0001
                                                       SCCB/counter_not00013
    SLICE_X91Y14.CE      net (fanout=10)       2.445   SCCB/counter_not0001
    SLICE_X91Y14.CLK     Tceck                 0.555   SCCB/counter<1>
                                                       SCCB/counter_1
    -------------------------------------------------  ---------------------------
    Total                                      8.169ns (3.423ns logic, 4.746ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------

Paths for end point SCCB/counter_0 (SLICE_X91Y14.CE), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.437ns (requirement - (data path - clock path skew + uncertainty))
  Source:               send (FF)
  Destination:          SCCB/counter_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.523ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: send to SCCB/counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y54.XQ      Tcko                  0.591   send
                                                       send
    SLICE_X88Y37.G2      net (fanout=4)        1.865   send
    SLICE_X88Y37.Y       Tilo                  0.759   SCCB/scaler_not00014
                                                       SCCB/counter_not0001138_SW0
    SLICE_X88Y33.F1      net (fanout=1)        0.661   N44
    SLICE_X88Y33.X       Tilo                  0.759   SCCB/N3
                                                       SCCB/counter_not0001138
    SLICE_X70Y24.F3      net (fanout=3)        1.129   SCCB/N3
    SLICE_X70Y24.X       Tilo                  0.759   SCCB/counter_not0001
                                                       SCCB/counter_not00013
    SLICE_X91Y14.CE      net (fanout=10)       2.445   SCCB/counter_not0001
    SLICE_X91Y14.CLK     Tceck                 0.555   SCCB/counter<1>
                                                       SCCB/counter_0
    -------------------------------------------------  ---------------------------
    Total                                      9.523ns (3.423ns logic, 6.100ns route)
                                                       (35.9% logic, 64.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.650ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SCCB/scaler_5 (FF)
  Destination:          SCCB/counter_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.310ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SCCB/scaler_5 to SCCB/counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y36.XQ      Tcko                  0.592   SCCB/scaler<5>
                                                       SCCB/scaler_5
    SLICE_X88Y37.G1      net (fanout=4)        0.651   SCCB/scaler<5>
    SLICE_X88Y37.Y       Tilo                  0.759   SCCB/scaler_not00014
                                                       SCCB/counter_not0001138_SW0
    SLICE_X88Y33.F1      net (fanout=1)        0.661   N44
    SLICE_X88Y33.X       Tilo                  0.759   SCCB/N3
                                                       SCCB/counter_not0001138
    SLICE_X70Y24.F3      net (fanout=3)        1.129   SCCB/N3
    SLICE_X70Y24.X       Tilo                  0.759   SCCB/counter_not0001
                                                       SCCB/counter_not00013
    SLICE_X91Y14.CE      net (fanout=10)       2.445   SCCB/counter_not0001
    SLICE_X91Y14.CLK     Tceck                 0.555   SCCB/counter<1>
                                                       SCCB/counter_0
    -------------------------------------------------  ---------------------------
    Total                                      8.310ns (3.424ns logic, 4.886ns route)
                                                       (41.2% logic, 58.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.791ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SCCB/scaler_7 (FF)
  Destination:          SCCB/counter_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.169ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SCCB/scaler_7 to SCCB/counter_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y39.XQ      Tcko                  0.591   SCCB/scaler<7>
                                                       SCCB/scaler_7
    SLICE_X88Y37.G4      net (fanout=5)        0.511   SCCB/scaler<7>
    SLICE_X88Y37.Y       Tilo                  0.759   SCCB/scaler_not00014
                                                       SCCB/counter_not0001138_SW0
    SLICE_X88Y33.F1      net (fanout=1)        0.661   N44
    SLICE_X88Y33.X       Tilo                  0.759   SCCB/N3
                                                       SCCB/counter_not0001138
    SLICE_X70Y24.F3      net (fanout=3)        1.129   SCCB/N3
    SLICE_X70Y24.X       Tilo                  0.759   SCCB/counter_not0001
                                                       SCCB/counter_not00013
    SLICE_X91Y14.CE      net (fanout=10)       2.445   SCCB/counter_not0001
    SLICE_X91Y14.CLK     Tceck                 0.555   SCCB/counter<1>
                                                       SCCB/counter_0
    -------------------------------------------------  ---------------------------
    Total                                      8.169ns (3.423ns logic, 4.746ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------

Paths for end point SCCB/counter_19 (SLICE_X91Y25.CE), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.683ns (requirement - (data path - clock path skew + uncertainty))
  Source:               send (FF)
  Destination:          SCCB/counter_19 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.277ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: send to SCCB/counter_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X77Y54.XQ      Tcko                  0.591   send
                                                       send
    SLICE_X88Y37.G2      net (fanout=4)        1.865   send
    SLICE_X88Y37.Y       Tilo                  0.759   SCCB/scaler_not00014
                                                       SCCB/counter_not0001138_SW0
    SLICE_X88Y33.F1      net (fanout=1)        0.661   N44
    SLICE_X88Y33.X       Tilo                  0.759   SCCB/N3
                                                       SCCB/counter_not0001138
    SLICE_X70Y24.F3      net (fanout=3)        1.129   SCCB/N3
    SLICE_X70Y24.X       Tilo                  0.759   SCCB/counter_not0001
                                                       SCCB/counter_not00013
    SLICE_X91Y25.CE      net (fanout=10)       2.199   SCCB/counter_not0001
    SLICE_X91Y25.CLK     Tceck                 0.555   SCCB/counter<19>
                                                       SCCB/counter_19
    -------------------------------------------------  ---------------------------
    Total                                      9.277ns (3.423ns logic, 5.854ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.896ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SCCB/scaler_5 (FF)
  Destination:          SCCB/counter_19 (FF)
  Requirement:          10.000ns
  Data Path Delay:      8.064ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SCCB/scaler_5 to SCCB/counter_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y36.XQ      Tcko                  0.592   SCCB/scaler<5>
                                                       SCCB/scaler_5
    SLICE_X88Y37.G1      net (fanout=4)        0.651   SCCB/scaler<5>
    SLICE_X88Y37.Y       Tilo                  0.759   SCCB/scaler_not00014
                                                       SCCB/counter_not0001138_SW0
    SLICE_X88Y33.F1      net (fanout=1)        0.661   N44
    SLICE_X88Y33.X       Tilo                  0.759   SCCB/N3
                                                       SCCB/counter_not0001138
    SLICE_X70Y24.F3      net (fanout=3)        1.129   SCCB/N3
    SLICE_X70Y24.X       Tilo                  0.759   SCCB/counter_not0001
                                                       SCCB/counter_not00013
    SLICE_X91Y25.CE      net (fanout=10)       2.199   SCCB/counter_not0001
    SLICE_X91Y25.CLK     Tceck                 0.555   SCCB/counter<19>
                                                       SCCB/counter_19
    -------------------------------------------------  ---------------------------
    Total                                      8.064ns (3.424ns logic, 4.640ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.037ns (requirement - (data path - clock path skew + uncertainty))
  Source:               SCCB/scaler_7 (FF)
  Destination:          SCCB/counter_19 (FF)
  Requirement:          10.000ns
  Data Path Delay:      7.923ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clkcambuf rising at 0.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: SCCB/scaler_7 to SCCB/counter_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y39.XQ      Tcko                  0.591   SCCB/scaler<7>
                                                       SCCB/scaler_7
    SLICE_X88Y37.G4      net (fanout=5)        0.511   SCCB/scaler<7>
    SLICE_X88Y37.Y       Tilo                  0.759   SCCB/scaler_not00014
                                                       SCCB/counter_not0001138_SW0
    SLICE_X88Y33.F1      net (fanout=1)        0.661   N44
    SLICE_X88Y33.X       Tilo                  0.759   SCCB/N3
                                                       SCCB/counter_not0001138
    SLICE_X70Y24.F3      net (fanout=3)        1.129   SCCB/N3
    SLICE_X70Y24.X       Tilo                  0.759   SCCB/counter_not0001
                                                       SCCB/counter_not00013
    SLICE_X91Y25.CE      net (fanout=10)       2.199   SCCB/counter_not0001
    SLICE_X91Y25.CLK     Tceck                 0.555   SCCB/counter<19>
                                                       SCCB/counter_19
    -------------------------------------------------  ---------------------------
    Total                                      7.923ns (3.423ns logic, 4.500ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% INPUT_JITTER 0.08 ns;
--------------------------------------------------------------------------------

Paths for end point SCCB/data_sr_3 (SLICE_X71Y26.G3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.238ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Registers/cmd_reg_0 (FF)
  Destination:          SCCB/data_sr_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.312ns (Levels of Logic = 1)
  Clock Path Skew:      0.074ns (0.194 - 0.120)
  Source Clock:         clkcambuf rising at 10.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Registers/cmd_reg_0 to SCCB/data_sr_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X71Y28.YQ      Tcko                  0.470   Registers/cmd_reg<0>
                                                       Registers/cmd_reg_0
    SLICE_X71Y26.G3      net (fanout=3)        0.326   Registers/cmd_reg<0>
    SLICE_X71Y26.CLK     Tckg        (-Th)    -0.516   SCCB/data_sr<4>
                                                       SCCB/Mmux_data_sr_mux0001211
                                                       SCCB/data_sr_3
    -------------------------------------------------  ---------------------------
    Total                                      1.312ns (0.986ns logic, 0.326ns route)
                                                       (75.2% logic, 24.8% route)

--------------------------------------------------------------------------------

Paths for end point SCCB/busy_sr_24 (SLICE_X89Y50.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.268ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SCCB/busy_sr_23 (FF)
  Destination:          SCCB/busy_sr_24 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.271ns (Levels of Logic = 1)
  Clock Path Skew:      0.003ns (0.012 - 0.009)
  Source Clock:         clkcambuf rising at 10.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: SCCB/busy_sr_23 to SCCB/busy_sr_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y49.XQ      Tcko                  0.473   SCCB/busy_sr<23>
                                                       SCCB/busy_sr_23
    SLICE_X89Y50.G4      net (fanout=1)        0.282   SCCB/busy_sr<23>
    SLICE_X89Y50.CLK     Tckg        (-Th)    -0.516   SCCB/busy_sr<25>
                                                       SCCB/Mmux_busy_sr_mux0001301
                                                       SCCB/busy_sr_24
    -------------------------------------------------  ---------------------------
    Total                                      1.271ns (0.989ns logic, 0.282ns route)
                                                       (77.8% logic, 22.2% route)

--------------------------------------------------------------------------------

Paths for end point SCCB/data_sr_19 (SLICE_X69Y25.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.271ns (requirement - (clock path skew + uncertainty - data path))
  Source:               SCCB/data_sr_18 (FF)
  Destination:          SCCB/data_sr_19 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.272ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.017 - 0.016)
  Source Clock:         clkcambuf rising at 10.000ns
  Destination Clock:    clkcambuf rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: SCCB/data_sr_18 to SCCB/data_sr_19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X68Y22.XQ      Tcko                  0.474   SCCB/data_sr<18>
                                                       SCCB/data_sr_18
    SLICE_X69Y25.G4      net (fanout=1)        0.282   SCCB/data_sr<18>
    SLICE_X69Y25.CLK     Tckg        (-Th)    -0.516   SCCB/data_sr<20>
                                                       SCCB/Mmux_data_sr_mux000141
                                                       SCCB/data_sr_19
    -------------------------------------------------  ---------------------------
    Total                                      1.272ns (0.990ns logic, 0.282ns route)
                                                       (77.8% logic, 22.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkcam = PERIOD TIMEGRP "clkcam" 10 ns HIGH 50% INPUT_JITTER 0.08 ns;
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_cam/CLKIN
  Logical resource: DCM_cam/CLKIN
  Location pin: DCM_X1Y3.CLKIN
  Clock network: clk50buf
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_cam/CLKIN
  Logical resource: DCM_cam/CLKIN
  Location pin: DCM_X1Y3.CLKIN
  Clock network: clk50buf
--------------------------------------------------------------------------------
Slack: 5.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.400ns (Tdcmpw_CLKIN_100_150)
  Physical resource: DCM_vga/CLKIN
  Logical resource: DCM_vga/CLKIN
  Location pin: DCM_X1Y0.CLKIN
  Clock network: clkcambuf1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_ov7670_pclk1 = PERIOD TIMEGRP "ov7670_pclk1" 41.667 ns 
HIGH 50%         INPUT_JITTER 0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  20.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_ov7670_pclk1 = PERIOD TIMEGRP "ov7670_pclk1" 41.667 ns HIGH 50%
        INPUT_JITTER 0.1 ns;
--------------------------------------------------------------------------------
Slack: 21.667ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.667ns
  Low pulse: 20.833ns
  Low pulse limit: 10.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: DCM_pclk1/CLKIN
  Logical resource: DCM_pclk1/CLKIN
  Location pin: DCM_X2Y3.CLKIN
  Clock network: ov7670_pclk1buf
--------------------------------------------------------------------------------
Slack: 21.667ns (period - (min high pulse limit / (high pulse / period)))
  Period: 41.667ns
  High pulse: 20.833ns
  High pulse limit: 10.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: DCM_pclk1/CLKIN
  Logical resource: DCM_pclk1/CLKIN
  Location pin: DCM_X2Y3.CLKIN
  Clock network: ov7670_pclk1buf
--------------------------------------------------------------------------------
Slack: 37.501ns (period - min period limit)
  Period: 41.667ns
  Min period limit: 4.166ns (240.038MHz) (Tdcmpc)
  Physical resource: DCM_pclk1/CLKIN
  Logical resource: DCM_pclk1/CLKIN
  Location pin: DCM_X2Y3.CLKIN
  Clock network: ov7670_pclk1buf
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk251 = PERIOD TIMEGRP "clk251" TS_clkcam * 4 HIGH 50% 
INPUT_JITTER 0.08         ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 441 paths analyzed, 68 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.858ns.
--------------------------------------------------------------------------------

Paths for end point inst_vgatiming/vcnt_7 (SLICE_X26Y47.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     34.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_vgatiming/hcnt_5 (FF)
  Destination:          inst_vgatiming/vcnt_7 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.714ns (Levels of Logic = 2)
  Clock Path Skew:      -0.104ns (0.078 - 0.182)
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_vgatiming/hcnt_5 to inst_vgatiming/vcnt_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y23.XQ      Tcko                  0.592   inst_vgatiming/hcnt<5>
                                                       inst_vgatiming/hcnt_5
    SLICE_X24Y23.F1      net (fanout=4)        0.648   inst_vgatiming/hcnt<5>
    SLICE_X24Y23.X       Tilo                  0.759   inst_vgatiming/hcnt_cmp_eq000022
                                                       inst_vgatiming/hcnt_cmp_eq000022
    SLICE_X25Y21.G1      net (fanout=1)        0.483   inst_vgatiming/hcnt_cmp_eq000022
    SLICE_X25Y21.Y       Tilo                  0.704   inst_vgatiming/hcnt<0>
                                                       inst_vgatiming/hcnt_cmp_eq000024
    SLICE_X26Y47.CE      net (fanout=16)       1.973   inst_vgatiming/hcnt_cmp_eq0000
    SLICE_X26Y47.CLK     Tceck                 0.555   inst_vgatiming/vcnt<7>
                                                       inst_vgatiming/vcnt_7
    -------------------------------------------------  ---------------------------
    Total                                      5.714ns (2.610ns logic, 3.104ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_vgatiming/hcnt_4 (FF)
  Destination:          inst_vgatiming/vcnt_7 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.683ns (Levels of Logic = 2)
  Clock Path Skew:      -0.104ns (0.078 - 0.182)
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_vgatiming/hcnt_4 to inst_vgatiming/vcnt_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y23.YQ      Tcko                  0.652   inst_vgatiming/hcnt<5>
                                                       inst_vgatiming/hcnt_4
    SLICE_X24Y23.F4      net (fanout=4)        0.557   inst_vgatiming/hcnt<4>
    SLICE_X24Y23.X       Tilo                  0.759   inst_vgatiming/hcnt_cmp_eq000022
                                                       inst_vgatiming/hcnt_cmp_eq000022
    SLICE_X25Y21.G1      net (fanout=1)        0.483   inst_vgatiming/hcnt_cmp_eq000022
    SLICE_X25Y21.Y       Tilo                  0.704   inst_vgatiming/hcnt<0>
                                                       inst_vgatiming/hcnt_cmp_eq000024
    SLICE_X26Y47.CE      net (fanout=16)       1.973   inst_vgatiming/hcnt_cmp_eq0000
    SLICE_X26Y47.CLK     Tceck                 0.555   inst_vgatiming/vcnt<7>
                                                       inst_vgatiming/vcnt_7
    -------------------------------------------------  ---------------------------
    Total                                      5.683ns (2.670ns logic, 3.013ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_vgatiming/hcnt_6 (FF)
  Destination:          inst_vgatiming/vcnt_7 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.665ns (Levels of Logic = 2)
  Clock Path Skew:      -0.104ns (0.078 - 0.182)
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_vgatiming/hcnt_6 to inst_vgatiming/vcnt_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y22.YQ      Tcko                  0.652   inst_vgatiming/hcnt<7>
                                                       inst_vgatiming/hcnt_6
    SLICE_X24Y23.F3      net (fanout=4)        0.539   inst_vgatiming/hcnt<6>
    SLICE_X24Y23.X       Tilo                  0.759   inst_vgatiming/hcnt_cmp_eq000022
                                                       inst_vgatiming/hcnt_cmp_eq000022
    SLICE_X25Y21.G1      net (fanout=1)        0.483   inst_vgatiming/hcnt_cmp_eq000022
    SLICE_X25Y21.Y       Tilo                  0.704   inst_vgatiming/hcnt<0>
                                                       inst_vgatiming/hcnt_cmp_eq000024
    SLICE_X26Y47.CE      net (fanout=16)       1.973   inst_vgatiming/hcnt_cmp_eq0000
    SLICE_X26Y47.CLK     Tceck                 0.555   inst_vgatiming/vcnt<7>
                                                       inst_vgatiming/vcnt_7
    -------------------------------------------------  ---------------------------
    Total                                      5.665ns (2.670ns logic, 2.995ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------

Paths for end point inst_vgatiming/vcnt_6 (SLICE_X26Y47.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     34.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_vgatiming/hcnt_5 (FF)
  Destination:          inst_vgatiming/vcnt_6 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.714ns (Levels of Logic = 2)
  Clock Path Skew:      -0.104ns (0.078 - 0.182)
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_vgatiming/hcnt_5 to inst_vgatiming/vcnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y23.XQ      Tcko                  0.592   inst_vgatiming/hcnt<5>
                                                       inst_vgatiming/hcnt_5
    SLICE_X24Y23.F1      net (fanout=4)        0.648   inst_vgatiming/hcnt<5>
    SLICE_X24Y23.X       Tilo                  0.759   inst_vgatiming/hcnt_cmp_eq000022
                                                       inst_vgatiming/hcnt_cmp_eq000022
    SLICE_X25Y21.G1      net (fanout=1)        0.483   inst_vgatiming/hcnt_cmp_eq000022
    SLICE_X25Y21.Y       Tilo                  0.704   inst_vgatiming/hcnt<0>
                                                       inst_vgatiming/hcnt_cmp_eq000024
    SLICE_X26Y47.CE      net (fanout=16)       1.973   inst_vgatiming/hcnt_cmp_eq0000
    SLICE_X26Y47.CLK     Tceck                 0.555   inst_vgatiming/vcnt<7>
                                                       inst_vgatiming/vcnt_6
    -------------------------------------------------  ---------------------------
    Total                                      5.714ns (2.610ns logic, 3.104ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.173ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_vgatiming/hcnt_4 (FF)
  Destination:          inst_vgatiming/vcnt_6 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.683ns (Levels of Logic = 2)
  Clock Path Skew:      -0.104ns (0.078 - 0.182)
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_vgatiming/hcnt_4 to inst_vgatiming/vcnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y23.YQ      Tcko                  0.652   inst_vgatiming/hcnt<5>
                                                       inst_vgatiming/hcnt_4
    SLICE_X24Y23.F4      net (fanout=4)        0.557   inst_vgatiming/hcnt<4>
    SLICE_X24Y23.X       Tilo                  0.759   inst_vgatiming/hcnt_cmp_eq000022
                                                       inst_vgatiming/hcnt_cmp_eq000022
    SLICE_X25Y21.G1      net (fanout=1)        0.483   inst_vgatiming/hcnt_cmp_eq000022
    SLICE_X25Y21.Y       Tilo                  0.704   inst_vgatiming/hcnt<0>
                                                       inst_vgatiming/hcnt_cmp_eq000024
    SLICE_X26Y47.CE      net (fanout=16)       1.973   inst_vgatiming/hcnt_cmp_eq0000
    SLICE_X26Y47.CLK     Tceck                 0.555   inst_vgatiming/vcnt<7>
                                                       inst_vgatiming/vcnt_6
    -------------------------------------------------  ---------------------------
    Total                                      5.683ns (2.670ns logic, 3.013ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_vgatiming/hcnt_6 (FF)
  Destination:          inst_vgatiming/vcnt_6 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.665ns (Levels of Logic = 2)
  Clock Path Skew:      -0.104ns (0.078 - 0.182)
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_vgatiming/hcnt_6 to inst_vgatiming/vcnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y22.YQ      Tcko                  0.652   inst_vgatiming/hcnt<7>
                                                       inst_vgatiming/hcnt_6
    SLICE_X24Y23.F3      net (fanout=4)        0.539   inst_vgatiming/hcnt<6>
    SLICE_X24Y23.X       Tilo                  0.759   inst_vgatiming/hcnt_cmp_eq000022
                                                       inst_vgatiming/hcnt_cmp_eq000022
    SLICE_X25Y21.G1      net (fanout=1)        0.483   inst_vgatiming/hcnt_cmp_eq000022
    SLICE_X25Y21.Y       Tilo                  0.704   inst_vgatiming/hcnt<0>
                                                       inst_vgatiming/hcnt_cmp_eq000024
    SLICE_X26Y47.CE      net (fanout=16)       1.973   inst_vgatiming/hcnt_cmp_eq0000
    SLICE_X26Y47.CLK     Tceck                 0.555   inst_vgatiming/vcnt<7>
                                                       inst_vgatiming/vcnt_6
    -------------------------------------------------  ---------------------------
    Total                                      5.665ns (2.670ns logic, 2.995ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------

Paths for end point inst_vgatiming/vcnt_9 (SLICE_X25Y47.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     34.155ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_vgatiming/hcnt_5 (FF)
  Destination:          inst_vgatiming/vcnt_9 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.711ns (Levels of Logic = 2)
  Clock Path Skew:      -0.094ns (0.088 - 0.182)
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_vgatiming/hcnt_5 to inst_vgatiming/vcnt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y23.XQ      Tcko                  0.592   inst_vgatiming/hcnt<5>
                                                       inst_vgatiming/hcnt_5
    SLICE_X24Y23.F1      net (fanout=4)        0.648   inst_vgatiming/hcnt<5>
    SLICE_X24Y23.X       Tilo                  0.759   inst_vgatiming/hcnt_cmp_eq000022
                                                       inst_vgatiming/hcnt_cmp_eq000022
    SLICE_X25Y21.G1      net (fanout=1)        0.483   inst_vgatiming/hcnt_cmp_eq000022
    SLICE_X25Y21.Y       Tilo                  0.704   inst_vgatiming/hcnt<0>
                                                       inst_vgatiming/hcnt_cmp_eq000024
    SLICE_X25Y47.CE      net (fanout=16)       1.970   inst_vgatiming/hcnt_cmp_eq0000
    SLICE_X25Y47.CLK     Tceck                 0.555   inst_vgatiming/vcnt<9>
                                                       inst_vgatiming/vcnt_9
    -------------------------------------------------  ---------------------------
    Total                                      5.711ns (2.610ns logic, 3.101ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.186ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_vgatiming/hcnt_4 (FF)
  Destination:          inst_vgatiming/vcnt_9 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.680ns (Levels of Logic = 2)
  Clock Path Skew:      -0.094ns (0.088 - 0.182)
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_vgatiming/hcnt_4 to inst_vgatiming/vcnt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y23.YQ      Tcko                  0.652   inst_vgatiming/hcnt<5>
                                                       inst_vgatiming/hcnt_4
    SLICE_X24Y23.F4      net (fanout=4)        0.557   inst_vgatiming/hcnt<4>
    SLICE_X24Y23.X       Tilo                  0.759   inst_vgatiming/hcnt_cmp_eq000022
                                                       inst_vgatiming/hcnt_cmp_eq000022
    SLICE_X25Y21.G1      net (fanout=1)        0.483   inst_vgatiming/hcnt_cmp_eq000022
    SLICE_X25Y21.Y       Tilo                  0.704   inst_vgatiming/hcnt<0>
                                                       inst_vgatiming/hcnt_cmp_eq000024
    SLICE_X25Y47.CE      net (fanout=16)       1.970   inst_vgatiming/hcnt_cmp_eq0000
    SLICE_X25Y47.CLK     Tceck                 0.555   inst_vgatiming/vcnt<9>
                                                       inst_vgatiming/vcnt_9
    -------------------------------------------------  ---------------------------
    Total                                      5.680ns (2.670ns logic, 3.010ns route)
                                                       (47.0% logic, 53.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.204ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_vgatiming/hcnt_6 (FF)
  Destination:          inst_vgatiming/vcnt_9 (FF)
  Requirement:          40.000ns
  Data Path Delay:      5.662ns (Levels of Logic = 2)
  Clock Path Skew:      -0.094ns (0.088 - 0.182)
  Source Clock:         clk25 rising at 0.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.040ns

  Clock Uncertainty:          0.040ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.080ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_vgatiming/hcnt_6 to inst_vgatiming/vcnt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y22.YQ      Tcko                  0.652   inst_vgatiming/hcnt<7>
                                                       inst_vgatiming/hcnt_6
    SLICE_X24Y23.F3      net (fanout=4)        0.539   inst_vgatiming/hcnt<6>
    SLICE_X24Y23.X       Tilo                  0.759   inst_vgatiming/hcnt_cmp_eq000022
                                                       inst_vgatiming/hcnt_cmp_eq000022
    SLICE_X25Y21.G1      net (fanout=1)        0.483   inst_vgatiming/hcnt_cmp_eq000022
    SLICE_X25Y21.Y       Tilo                  0.704   inst_vgatiming/hcnt<0>
                                                       inst_vgatiming/hcnt_cmp_eq000024
    SLICE_X25Y47.CE      net (fanout=16)       1.970   inst_vgatiming/hcnt_cmp_eq0000
    SLICE_X25Y47.CLK     Tceck                 0.555   inst_vgatiming/vcnt<9>
                                                       inst_vgatiming/vcnt_9
    -------------------------------------------------  ---------------------------
    Total                                      5.662ns (2.670ns logic, 2.992ns route)
                                                       (47.2% logic, 52.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk251 = PERIOD TIMEGRP "clk251" TS_clkcam * 4 HIGH 50% INPUT_JITTER 0.08
        ns;
--------------------------------------------------------------------------------

Paths for end point vmax_0 (SLICE_X44Y103.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.309ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vmax_0 (FF)
  Destination:          vmax_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.309ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 rising at 40.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vmax_0 to vmax_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y103.XQ     Tcko                  0.474   vmax<0>
                                                       vmax_0
    SLICE_X44Y103.BX     net (fanout=3)        0.701   vmax<0>
    SLICE_X44Y103.CLK    Tckdi       (-Th)    -0.134   vmax<0>
                                                       vmax_0
    -------------------------------------------------  ---------------------------
    Total                                      1.309ns (0.608ns logic, 0.701ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------

Paths for end point cc4 (SLICE_X45Y103.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.376ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vmax_1 (FF)
  Destination:          cc4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.376ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 rising at 40.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vmax_1 to cc4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y103.YQ     Tcko                  0.522   vmax<0>
                                                       vmax_1
    SLICE_X45Y103.G4     net (fanout=2)        0.338   vmax<1>
    SLICE_X45Y103.CLK    Tckg        (-Th)    -0.516   cc41
                                                       vmax_cmp_eq00001
                                                       cc4
    -------------------------------------------------  ---------------------------
    Total                                      1.376ns (1.038ns logic, 0.338ns route)
                                                       (75.4% logic, 24.6% route)

--------------------------------------------------------------------------------

Paths for end point cc4 (SLICE_X45Y103.G2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.433ns (requirement - (clock path skew + uncertainty - data path))
  Source:               vmax_0 (FF)
  Destination:          cc4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.433ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk25 rising at 40.000ns
  Destination Clock:    clk25 rising at 40.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: vmax_0 to cc4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y103.XQ     Tcko                  0.474   vmax<0>
                                                       vmax_0
    SLICE_X45Y103.G2     net (fanout=3)        0.443   vmax<0>
    SLICE_X45Y103.CLK    Tckg        (-Th)    -0.516   cc41
                                                       vmax_cmp_eq00001
                                                       cc4
    -------------------------------------------------  ---------------------------
    Total                                      1.433ns (0.990ns logic, 0.443ns route)
                                                       (69.1% logic, 30.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk251 = PERIOD TIMEGRP "clk251" TS_clkcam * 4 HIGH 50% INPUT_JITTER 0.08
        ns;
--------------------------------------------------------------------------------
Slack: 36.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_vgatiming/h/SR
  Logical resource: inst_vgatiming/h/SR
  Location pin: SLICE_X25Y23.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 36.808ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: inst_vgatiming/h/SR
  Logical resource: inst_vgatiming/h/SR
  Location pin: SLICE_X25Y23.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 36.808ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: cc41/SR
  Logical resource: cc4/SR
  Location pin: SLICE_X45Y103.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clock3a = PERIOD TIMEGRP "clock3a" TS_ov7670_pclk1 HIGH 
50% INPUT_JITTER         0.1 ns;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 616 paths analyzed, 279 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.247ns.
--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/address_9 (SLICE_X40Y68.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_vsync (FF)
  Destination:          inst_ov7670capt1/address_9 (FF)
  Requirement:          20.834ns
  Data Path Delay:      5.074ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         debug_0_OBUF falling at 20.833ns
  Destination Clock:    debug_0_OBUF rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_vsync to inst_ov7670capt1/address_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y67.YQ      Tcko                  0.652   inst_ov7670capt1/latched_vsync
                                                       inst_ov7670capt1/latched_vsync
    SLICE_X41Y70.F1      net (fanout=16)       1.990   inst_ov7670capt1/latched_vsync
    SLICE_X41Y70.X       Tilo                  0.704   inst_ov7670capt1/address<14>
                                                       inst_ov7670capt1/address_not00011
    SLICE_X40Y68.CE      net (fanout=8)        1.173   inst_ov7670capt1/address_not0001
    SLICE_X40Y68.CLK     Tceck                 0.555   inst_ov7670capt1/address<9>
                                                       inst_ov7670capt1/address_9
    -------------------------------------------------  ---------------------------
    Total                                      5.074ns (1.911ns logic, 3.163ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.194ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/we_reg (FF)
  Destination:          inst_ov7670capt1/address_9 (FF)
  Requirement:          41.667ns
  Data Path Delay:      4.423ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         debug_0_OBUF rising at 0.000ns
  Destination Clock:    debug_0_OBUF rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/we_reg to inst_ov7670capt1/address_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y59.YQ      Tcko                  0.587   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/we_reg
    SLICE_X41Y70.F2      net (fanout=13)       1.404   inst_ov7670capt1/we_reg
    SLICE_X41Y70.X       Tilo                  0.704   inst_ov7670capt1/address<14>
                                                       inst_ov7670capt1/address_not00011
    SLICE_X40Y68.CE      net (fanout=8)        1.173   inst_ov7670capt1/address_not0001
    SLICE_X40Y68.CLK     Tceck                 0.555   inst_ov7670capt1/address<9>
                                                       inst_ov7670capt1/address_9
    -------------------------------------------------  ---------------------------
    Total                                      4.423ns (1.846ns logic, 2.577ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/address_8 (SLICE_X40Y68.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.710ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_vsync (FF)
  Destination:          inst_ov7670capt1/address_8 (FF)
  Requirement:          20.834ns
  Data Path Delay:      5.074ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         debug_0_OBUF falling at 20.833ns
  Destination Clock:    debug_0_OBUF rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_vsync to inst_ov7670capt1/address_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y67.YQ      Tcko                  0.652   inst_ov7670capt1/latched_vsync
                                                       inst_ov7670capt1/latched_vsync
    SLICE_X41Y70.F1      net (fanout=16)       1.990   inst_ov7670capt1/latched_vsync
    SLICE_X41Y70.X       Tilo                  0.704   inst_ov7670capt1/address<14>
                                                       inst_ov7670capt1/address_not00011
    SLICE_X40Y68.CE      net (fanout=8)        1.173   inst_ov7670capt1/address_not0001
    SLICE_X40Y68.CLK     Tceck                 0.555   inst_ov7670capt1/address<9>
                                                       inst_ov7670capt1/address_8
    -------------------------------------------------  ---------------------------
    Total                                      5.074ns (1.911ns logic, 3.163ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.194ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/we_reg (FF)
  Destination:          inst_ov7670capt1/address_8 (FF)
  Requirement:          41.667ns
  Data Path Delay:      4.423ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         debug_0_OBUF rising at 0.000ns
  Destination Clock:    debug_0_OBUF rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/we_reg to inst_ov7670capt1/address_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y59.YQ      Tcko                  0.587   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/we_reg
    SLICE_X41Y70.F2      net (fanout=13)       1.404   inst_ov7670capt1/we_reg
    SLICE_X41Y70.X       Tilo                  0.704   inst_ov7670capt1/address<14>
                                                       inst_ov7670capt1/address_not00011
    SLICE_X40Y68.CE      net (fanout=8)        1.173   inst_ov7670capt1/address_not0001
    SLICE_X40Y68.CLK     Tceck                 0.555   inst_ov7670capt1/address<9>
                                                       inst_ov7670capt1/address_8
    -------------------------------------------------  ---------------------------
    Total                                      4.423ns (1.846ns logic, 2.577ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/address_14 (SLICE_X41Y70.CE), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     15.731ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/latched_vsync (FF)
  Destination:          inst_ov7670capt1/address_14 (FF)
  Requirement:          20.834ns
  Data Path Delay:      5.053ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         debug_0_OBUF falling at 20.833ns
  Destination Clock:    debug_0_OBUF rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/latched_vsync to inst_ov7670capt1/address_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X58Y67.YQ      Tcko                  0.652   inst_ov7670capt1/latched_vsync
                                                       inst_ov7670capt1/latched_vsync
    SLICE_X41Y70.F1      net (fanout=16)       1.990   inst_ov7670capt1/latched_vsync
    SLICE_X41Y70.X       Tilo                  0.704   inst_ov7670capt1/address<14>
                                                       inst_ov7670capt1/address_not00011
    SLICE_X41Y70.CE      net (fanout=8)        1.152   inst_ov7670capt1/address_not0001
    SLICE_X41Y70.CLK     Tceck                 0.555   inst_ov7670capt1/address<14>
                                                       inst_ov7670capt1/address_14
    -------------------------------------------------  ---------------------------
    Total                                      5.053ns (1.911ns logic, 3.142ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     37.215ns (requirement - (data path - clock path skew + uncertainty))
  Source:               inst_ov7670capt1/we_reg (FF)
  Destination:          inst_ov7670capt1/address_14 (FF)
  Requirement:          41.667ns
  Data Path Delay:      4.402ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         debug_0_OBUF rising at 0.000ns
  Destination Clock:    debug_0_OBUF rising at 41.667ns
  Clock Uncertainty:    0.050ns

  Clock Uncertainty:          0.050ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   0.100ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: inst_ov7670capt1/we_reg to inst_ov7670capt1/address_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y59.YQ      Tcko                  0.587   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/we_reg
    SLICE_X41Y70.F2      net (fanout=13)       1.404   inst_ov7670capt1/we_reg
    SLICE_X41Y70.X       Tilo                  0.704   inst_ov7670capt1/address<14>
                                                       inst_ov7670capt1/address_not00011
    SLICE_X41Y70.CE      net (fanout=8)        1.152   inst_ov7670capt1/address_not0001
    SLICE_X41Y70.CLK     Tceck                 0.555   inst_ov7670capt1/address<14>
                                                       inst_ov7670capt1/address_14
    -------------------------------------------------  ---------------------------
    Total                                      4.402ns (1.846ns logic, 2.556ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clock3a = PERIOD TIMEGRP "clock3a" TS_ov7670_pclk1 HIGH 50% INPUT_JITTER
        0.1 ns;
--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/d_latch_9 (SLICE_X45Y59.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.276ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/d_latch_1 (FF)
  Destination:          inst_ov7670capt1/d_latch_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.277ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.017 - 0.016)
  Source Clock:         debug_0_OBUF rising at 41.667ns
  Destination Clock:    debug_0_OBUF rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/d_latch_1 to inst_ov7670capt1/d_latch_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y56.XQ      Tcko                  0.473   inst_ov7670capt1/d_latch<1>
                                                       inst_ov7670capt1/d_latch_1
    SLICE_X45Y59.F4      net (fanout=4)        0.288   inst_ov7670capt1/d_latch<1>
    SLICE_X45Y59.CLK     Tckf        (-Th)    -0.516   inst_ov7670capt1/d_latch<9>
                                                       inst_ov7670capt1/d_latch_mux0001<9>1
                                                       inst_ov7670capt1/d_latch_9
    -------------------------------------------------  ---------------------------
    Total                                      1.277ns (0.989ns logic, 0.288ns route)
                                                       (77.4% logic, 22.6% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/we_reg (SLICE_X35Y59.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.359ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/we_reg (FF)
  Destination:          inst_ov7670capt1/we_reg (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.359ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         debug_0_OBUF rising at 41.667ns
  Destination Clock:    debug_0_OBUF rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/we_reg to inst_ov7670capt1/we_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y59.YQ      Tcko                  0.470   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/we_reg
    SLICE_X35Y59.G4      net (fanout=13)       0.373   inst_ov7670capt1/we_reg
    SLICE_X35Y59.CLK     Tckg        (-Th)    -0.516   inst_ov7670capt1/we_reg
                                                       inst_ov7670capt1/we_reg_mux00011
                                                       inst_ov7670capt1/we_reg
    -------------------------------------------------  ---------------------------
    Total                                      1.359ns (0.986ns logic, 0.373ns route)
                                                       (72.6% logic, 27.4% route)

--------------------------------------------------------------------------------

Paths for end point inst_ov7670capt1/d_latch_8 (SLICE_X45Y59.G1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.427ns (requirement - (clock path skew + uncertainty - data path))
  Source:               inst_ov7670capt1/d_latch_0 (FF)
  Destination:          inst_ov7670capt1/d_latch_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.428ns (Levels of Logic = 1)
  Clock Path Skew:      0.001ns (0.017 - 0.016)
  Source Clock:         debug_0_OBUF rising at 41.667ns
  Destination Clock:    debug_0_OBUF rising at 41.667ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: inst_ov7670capt1/d_latch_0 to inst_ov7670capt1/d_latch_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y56.YQ      Tcko                  0.470   inst_ov7670capt1/d_latch<1>
                                                       inst_ov7670capt1/d_latch_0
    SLICE_X45Y59.G1      net (fanout=5)        0.442   inst_ov7670capt1/d_latch<0>
    SLICE_X45Y59.CLK     Tckg        (-Th)    -0.516   inst_ov7670capt1/d_latch<9>
                                                       inst_ov7670capt1/d_latch_mux0001<8>1
                                                       inst_ov7670capt1/d_latch_8
    -------------------------------------------------  ---------------------------
    Total                                      1.428ns (0.986ns logic, 0.442ns route)
                                                       (69.0% logic, 31.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clock3a = PERIOD TIMEGRP "clock3a" TS_ov7670_pclk1 HIGH 50% INPUT_JITTER
        0.1 ns;
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.667ns
  Low pulse: 20.833ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt1/address<11>/SR
  Logical resource: inst_ov7670capt1/address_11/SR
  Location pin: SLICE_X42Y71.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min high pulse limit / (high pulse / period)))
  Period: 41.667ns
  High pulse: 20.833ns
  High pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt1/address<11>/SR
  Logical resource: inst_ov7670capt1/address_11/SR
  Location pin: SLICE_X42Y71.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------
Slack: 38.475ns (period - (min low pulse limit / (low pulse / period)))
  Period: 41.667ns
  Low pulse: 20.833ns
  Low pulse limit: 1.596ns (Trpw)
  Physical resource: inst_ov7670capt1/address<11>/SR
  Logical resource: inst_ov7670capt1/address_10/SR
  Location pin: SLICE_X42Y71.SR
  Clock network: inst_debounce/output
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clkcam
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clkcam                      |     10.000ns|      9.563ns|      1.465ns|            0|            0|         5982|          441|
| TS_clk251                     |     40.000ns|      5.858ns|          N/A|            0|            0|          441|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_ov7670_pclk1
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_ov7670_pclk1                |     41.667ns|     20.000ns|     10.247ns|            0|            0|            0|          616|
| TS_clock3a                    |     41.667ns|     10.247ns|          N/A|            0|            0|          616|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clkcam
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkcam         |    9.563|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock ov7670_pclk1
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
ov7670_pclk1   |    7.556|    5.124|         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 7039 paths, 0 nets, and 1743 connections

Design statistics:
   Minimum period:  20.000ns{1}   (Maximum frequency:  50.000MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Aug 18 15:34:38 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 373 MB



