puts "Reading layout /home/asma/open_eFPGA_dirk/precheck_results/23_DEC_2024___15_26_33/tmp/ext/user_project_wrapper.gds.spice..."
set layout [readnet spice /home/asma/open_eFPGA_dirk/precheck_results/23_DEC_2024___15_26_33/tmp/ext/user_project_wrapper.gds.spice]
set source [readnet spice /dev/null]
puts "Reading source /home/asma/open_eFPGA_dirk/dependencies/pdks/sky130A/libs.ref/sky130_fd_sc_hd/spice/sky130_ef_sc_hd__decap_12.spice..."
readnet spice /home/asma/open_eFPGA_dirk/dependencies/pdks/sky130A/libs.ref/sky130_fd_sc_hd/spice/sky130_ef_sc_hd__decap_12.spice $source
puts "Reading source /home/asma/open_eFPGA_dirk/dependencies/pdks/sky130A/libs.ref/sky130_fd_sc_hd/spice/sky130_ef_sc_hd__fill_12.spice..."
readnet spice /home/asma/open_eFPGA_dirk/dependencies/pdks/sky130A/libs.ref/sky130_fd_sc_hd/spice/sky130_ef_sc_hd__fill_12.spice $source
puts "Reading source /home/asma/open_eFPGA_dirk/dependencies/pdks/sky130A/libs.ref/sky130_fd_sc_hd/spice/sky130_ef_sc_hd__fill_4.spice..."
readnet spice /home/asma/open_eFPGA_dirk/dependencies/pdks/sky130A/libs.ref/sky130_fd_sc_hd/spice/sky130_ef_sc_hd__fill_4.spice $source
puts "Reading source /home/asma/open_eFPGA_dirk/dependencies/pdks/sky130A/libs.ref/sky130_fd_sc_hd/spice/sky130_ef_sc_hd__fill_8.spice..."
readnet spice /home/asma/open_eFPGA_dirk/dependencies/pdks/sky130A/libs.ref/sky130_fd_sc_hd/spice/sky130_ef_sc_hd__fill_8.spice $source
puts "Reading source /home/asma/open_eFPGA_dirk/dependencies/pdks/sky130A/libs.ref/sky130_fd_sc_hd/spice/sky130_fd_sc_hd.spice..."
readnet spice /home/asma/open_eFPGA_dirk/dependencies/pdks/sky130A/libs.ref/sky130_fd_sc_hd/spice/sky130_fd_sc_hd.spice $source
puts "Reading source /home/asma/open_eFPGA_dirk/dependencies/pdks/sky130A/libs.ref/sky130_fd_sc_hd/spice/sky130_ef_sc_hd__decap_12.spice..."
readnet spice /home/asma/open_eFPGA_dirk/dependencies/pdks/sky130A/libs.ref/sky130_fd_sc_hd/spice/sky130_ef_sc_hd__decap_12.spice $source
puts "Reading source /home/asma/open_eFPGA_dirk/dependencies/pdks/sky130A/libs.ref/sky130_sram_macros/spice/sky130_sram_1kbyte_1rw1r_32x256_8.spice..."
readnet spice /home/asma/open_eFPGA_dirk/dependencies/pdks/sky130A/libs.ref/sky130_sram_macros/spice/sky130_sram_1kbyte_1rw1r_32x256_8.spice $source
puts "Reading source /home/asma/open_eFPGA_dirk/dependencies/pdks/sky130A/libs.ref/sky130_fd_sc_hd/spice/sky130_fd_sc_hd.spice..."
readnet spice /home/asma/open_eFPGA_dirk/dependencies/pdks/sky130A/libs.ref/sky130_fd_sc_hd/spice/sky130_fd_sc_hd.spice $source
puts "Reading source /home/asma/open_eFPGA_dirk/verilog/gl/BlockRAM_1KB.v..."
readnet verilog /home/asma/open_eFPGA_dirk/verilog/gl/BlockRAM_1KB.v $source
puts "Reading source /home/asma/open_eFPGA_dirk/verilog/gl/DSP.v..."
readnet verilog /home/asma/open_eFPGA_dirk/verilog/gl/DSP.v $source
puts "Reading source /home/asma/open_eFPGA_dirk/verilog/gl/LUT4AB.v..."
readnet verilog /home/asma/open_eFPGA_dirk/verilog/gl/LUT4AB.v $source
puts "Reading source /home/asma/open_eFPGA_dirk/verilog/gl/N_term_DSP.v..."
readnet verilog /home/asma/open_eFPGA_dirk/verilog/gl/N_term_DSP.v $source
puts "Reading source /home/asma/open_eFPGA_dirk/verilog/gl/N_term_RAM_IO.v..."
readnet verilog /home/asma/open_eFPGA_dirk/verilog/gl/N_term_RAM_IO.v $source
puts "Reading source /home/asma/open_eFPGA_dirk/verilog/gl/N_term_single.v..."
readnet verilog /home/asma/open_eFPGA_dirk/verilog/gl/N_term_single.v $source
puts "Reading source /home/asma/open_eFPGA_dirk/verilog/gl/N_term_single2.v..."
readnet verilog /home/asma/open_eFPGA_dirk/verilog/gl/N_term_single2.v $source
puts "Reading source /home/asma/open_eFPGA_dirk/verilog/gl/RAM_IO.v..."
readnet verilog /home/asma/open_eFPGA_dirk/verilog/gl/RAM_IO.v $source
puts "Reading source /home/asma/open_eFPGA_dirk/verilog/gl/RegFile.v..."
readnet verilog /home/asma/open_eFPGA_dirk/verilog/gl/RegFile.v $source
puts "Reading source /home/asma/open_eFPGA_dirk/verilog/gl/S_term_DSP.v..."
readnet verilog /home/asma/open_eFPGA_dirk/verilog/gl/S_term_DSP.v $source
puts "Reading source /home/asma/open_eFPGA_dirk/verilog/gl/S_term_RAM_IO.v..."
readnet verilog /home/asma/open_eFPGA_dirk/verilog/gl/S_term_RAM_IO.v $source
puts "Reading source /home/asma/open_eFPGA_dirk/verilog/gl/S_term_single.v..."
readnet verilog /home/asma/open_eFPGA_dirk/verilog/gl/S_term_single.v $source
puts "Reading source /home/asma/open_eFPGA_dirk/verilog/gl/S_term_single2.v..."
readnet verilog /home/asma/open_eFPGA_dirk/verilog/gl/S_term_single2.v $source
puts "Reading source /home/asma/open_eFPGA_dirk/verilog/gl/W_IO.v..."
readnet verilog /home/asma/open_eFPGA_dirk/verilog/gl/W_IO.v $source
puts "Reading source /home/asma/open_eFPGA_dirk/verilog/gl/eFPGA_Config.v..."
readnet verilog /home/asma/open_eFPGA_dirk/verilog/gl/eFPGA_Config.v $source
puts "Reading source /home/asma/open_eFPGA_dirk/verilog/gl/user_proj_example.v..."
readnet verilog /home/asma/open_eFPGA_dirk/verilog/gl/user_proj_example.v $source
puts "Reading source /home/asma/open_eFPGA_dirk/verilog/gl/user_project_wrapper.v..."
readnet verilog /home/asma/open_eFPGA_dirk/verilog/gl/user_project_wrapper.v $source
puts "Reading source /home/asma/open_eFPGA_dirk/verilog/gl/user_project_wrapper.v..."
readnet verilog /home/asma/open_eFPGA_dirk/verilog/gl/user_project_wrapper.v $source
lvs "$layout user_project_wrapper" "$source user_project_wrapper" /home/asma/open_eFPGA_dirk/precheck_results/23_DEC_2024___15_26_33/tmp/sky130A_setup.tcl /home/asma/open_eFPGA_dirk/precheck_results/23_DEC_2024___15_26_33/tmp/lvs.report -blackbox -json -noflatten=/home/asma/open_eFPGA_dirk/precheck_results/23_DEC_2024___15_26_33/tmp/noflatten.glob
