#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Sat Sep 14 17:32:53 2024
# Process ID: 27852
# Current directory: D:/Vivado_Labs/Lab1/OExp01-ALU
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15900 D:\Vivado_Labs\Lab1\OExp01-ALU\OExp01-ALU.xpr
# Log file: D:/Vivado_Labs/Lab1/OExp01-ALU/vivado.log
# Journal file: D:/Vivado_Labs/Lab1/OExp01-ALU\vivado.jou
# Running On: Lee, OS: Windows, CPU Frequency: 3110 MHz, CPU Physical cores: 12, Host memory: 16849 MB
#-----------------------------------------------------------
start_gui
open_project D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.xpr
upgrade_project -migrate_output_products
update_compile_order -fileset sources_1
open_bd_design {d:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.srcs/sources_1/bd/ALU/ALU.bd}
export_ip_user_files -of_objects  [get_files D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.srcs/sources_1/bd/ALU/ALU.bd] -no_script -reset -force -quiet
remove_files  D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.srcs/sources_1/bd/ALU/ALU.bd
create_bd_design "ALU"
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:MUX8T1_32:1.0 MUX8T1_32_0
endgroup
set_property location {1.5 466 -117} [get_bd_cells MUX8T1_32_0]
set_property location {0.5 344 -119} [get_bd_cells MUX8T1_32_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:and32:1.0 and32_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:or32:1.0 or32_0
endgroup
set_property location {2 305 -284} [get_bd_cells or32_0]
set_property location {1 274 -293} [get_bd_cells or32_0]
set_property location {2.5 605 -205} [get_bd_cells MUX8T1_32_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0
endgroup
set_property location {2 282 -165} [get_bd_cells xlslice_0]
set_property location {1 289 -135} [get_bd_cells xlslice_0]
set_property -dict [list \
  CONFIG.DIN_FROM {31} \
  CONFIG.DIN_WIDTH {33} \
] [get_bd_cells xlslice_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:xor32:1.0 xor32_0
endgroup
set_property location {2 336 5} [get_bd_cells xor32_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:nor32:1.0 nor32_0
endgroup
set_property location {2 337 160} [get_bd_cells nor32_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:srl32:1.0 srl32_0
endgroup
set_property location {2 323 315} [get_bd_cells srl32_0]
set_property location {1 293 183} [get_bd_cells nor32_0]
set_property location {1 282 336} [get_bd_cells srl32_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:addc_32:1.0 addc_32_0
endgroup
set_property location {1 43 -196} [get_bd_cells addc_32_0]
set_property location {0.5 -13 -183} [get_bd_cells addc_32_0]
set_property location {1 -5 -133} [get_bd_cells addc_32_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconcat:2.1 xlconcat_0
endgroup
set_property location {2 232 86} [get_bd_cells xlconcat_0]
set_property -dict [list CONFIG.IN1_WIDTH.VALUE_SRC USER] [get_bd_cells xlconcat_0]
set_property CONFIG.IN1_WIDTH {31} [get_bd_cells xlconcat_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:SignalExt_32:1.0 SignalExt_32_0
endgroup
set_property location {1 -47 -144} [get_bd_cells SignalExt_32_0]
set_property location {0.5 -130 -260} [get_bd_cells SignalExt_32_0]
set_property location {1 -127 -291} [get_bd_cells SignalExt_32_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:xor32:1.0 xor32_1
endgroup
set_property location {2 72 -130} [get_bd_cells xor32_1]
set_property location {0.5 -96 -114} [get_bd_cells xor32_1]
set_property location {1 -55 -282} [get_bd_cells SignalExt_32_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_1
endgroup
set_property location {0.5 -205 -282} [get_bd_cells xlslice_1]
set_property location {1 -188 -278} [get_bd_cells xlslice_1]
set_property -dict [list \
  CONFIG.DIN_FROM {2} \
  CONFIG.DIN_TO {2} \
  CONFIG.DIN_WIDTH {3} \
] [get_bd_cells xlslice_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_2
endgroup
set_property location {3 236 68} [get_bd_cells xlslice_2]
set_property location {2 189 74} [get_bd_cells xlslice_2]
set_property location {2 190 40} [get_bd_cells xlslice_2]
set_property -dict [list \
  CONFIG.DIN_FROM {32} \
  CONFIG.DIN_TO {32} \
  CONFIG.DIN_WIDTH {33} \
] [get_bd_cells xlslice_2]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlconstant:1.1 xlconstant_0
endgroup
set_property location {3 226 196} [get_bd_cells xlconstant_0]
set_property -dict [list \
  CONFIG.CONST_VAL {0} \
  CONFIG.CONST_WIDTH {31} \
] [get_bd_cells xlconstant_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:or_bit_32:1.0 or_bit_32_0
endgroup
set_property location {5.5 1029 -101} [get_bd_cells or_bit_32_0]
set_property location {1 2 -283} [get_bd_cells xlslice_1]
startgroup
make_bd_pins_external  [get_bd_cells and32_0]
make_bd_intf_pins_external  [get_bd_cells and32_0]
endgroup
undo
startgroup
make_bd_pins_external  [get_bd_pins and32_0/A]
endgroup
set_property name A [get_bd_ports A_0]
startgroup
make_bd_pins_external  [get_bd_pins and32_0/B]
endgroup
set_property name B [get_bd_ports B_0]
startgroup
make_bd_pins_external  [get_bd_pins xlslice_1/Din]
endgroup
set_property name ALU_operation [get_bd_ports Din_0]
startgroup
make_bd_pins_external  [get_bd_pins or_bit_32_0/o]
endgroup
set_property name res [get_bd_ports o_0]
delete_bd_objs [get_bd_nets or_bit_32_0_o] [get_bd_ports res]
startgroup
make_bd_pins_external  [get_bd_pins MUX8T1_32_0/o]
endgroup
set_property name res [get_bd_ports o_0]
startgroup
make_bd_pins_external  [get_bd_pins or_bit_32_0/o]
endgroup
set_property name zero [get_bd_ports o_0]
connect_bd_net [get_bd_pins or_bit_32_0/A] [get_bd_pins MUX8T1_32_0/o]
connect_bd_net [get_bd_pins and32_0/res] [get_bd_pins MUX8T1_32_0/I0]
connect_bd_net [get_bd_pins or32_0/res] [get_bd_pins MUX8T1_32_0/I1]
connect_bd_net [get_bd_pins xlslice_0/Dout] [get_bd_pins MUX8T1_32_0/I2]
connect_bd_net [get_bd_pins xor32_0/res] [get_bd_pins MUX8T1_32_0/I3]
connect_bd_net [get_bd_pins nor32_0/res] [get_bd_pins MUX8T1_32_0/I4]
connect_bd_net [get_bd_pins srl32_0/res] [get_bd_pins MUX8T1_32_0/I5]
startgroup
connect_bd_net [get_bd_ports A] [get_bd_pins or32_0/A]
connect_bd_net [get_bd_ports A] [get_bd_pins nor32_0/A]
connect_bd_net [get_bd_ports A] [get_bd_pins addc_32_0/A]
connect_bd_net [get_bd_ports A] [get_bd_pins srl32_0/A]
connect_bd_net [get_bd_ports A] [get_bd_pins xor32_0/A]
endgroup
connect_bd_net [get_bd_ports B] [get_bd_pins or32_0/B]
connect_bd_net [get_bd_ports B] [get_bd_pins xlslice_0/Din]
connect_bd_net [get_bd_ports B] [get_bd_pins xor32_0/B]
connect_bd_net [get_bd_ports B] [get_bd_pins nor32_0/B]
connect_bd_net [get_bd_ports B] [get_bd_pins srl32_0/B]
connect_bd_net [get_bd_ports B] [get_bd_pins addc_32_0/B]
undo
connect_bd_net [get_bd_pins addc_32_0/B] [get_bd_pins xor32_1/res]
save_bd_design
delete_bd_objs [get_bd_nets B_0_1]
connect_bd_net [get_bd_ports B] [get_bd_pins and32_0/B]
connect_bd_net [get_bd_ports B] [get_bd_pins or32_0/B]
connect_bd_net [get_bd_ports B] [get_bd_pins xor32_0/B]
connect_bd_net [get_bd_ports B] [get_bd_pins nor32_0/B]
connect_bd_net [get_bd_ports B] [get_bd_pins srl32_0/B]
connect_bd_net [get_bd_pins addc_32_0/S] [get_bd_pins xlslice_0/Din]
connect_bd_net [get_bd_pins xlslice_2/Din] [get_bd_pins addc_32_0/S]
connect_bd_net [get_bd_pins xlslice_2/Dout] [get_bd_pins xlconcat_0/In0]
connect_bd_net [get_bd_pins xlconstant_0/dout] [get_bd_pins xlconcat_0/In1]
connect_bd_net [get_bd_pins xlconcat_0/dout] [get_bd_pins MUX8T1_32_0/I7]
connect_bd_net [get_bd_pins MUX8T1_32_0/I6] [get_bd_pins xlslice_0/Dout]
connect_bd_net [get_bd_pins xlslice_1/Dout] [get_bd_pins SignalExt_32_0/S]
connect_bd_net [get_bd_pins SignalExt_32_0/So] [get_bd_pins xor32_1/A]
set_property location {2 196 -305} [get_bd_cells SignalExt_32_0]
set_property location {2 188 -281} [get_bd_cells SignalExt_32_0]
undo
undo
undo
set_property location {2 202 -286} [get_bd_cells SignalExt_32_0]
set_property location {2 191 -282} [get_bd_cells SignalExt_32_0]
connect_bd_net [get_bd_pins xor32_1/A] [get_bd_pins SignalExt_32_0/So]
connect_bd_net [get_bd_ports B] [get_bd_pins xor32_1/B]
connect_bd_net [get_bd_ports ALU_operation] [get_bd_pins MUX8T1_32_0/s]
connect_bd_net [get_bd_pins addc_32_0/C0] [get_bd_pins xlslice_1/Dout]
save_bd_design
regenerate_bd_layout
open_bd_design {D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.srcs/sources_1/bd/ALU/ALU.bd}
close_bd_design [get_bd_designs ALU]
export_ip_user_files -of_objects  [get_files D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.srcs/component.xml] -no_script -reset -force -quiet
remove_files  D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.srcs/component.xml
export_ip_user_files -of_objects  [get_files D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.srcs/sources_1/bd/ALU/hdl/ALU_wrapper.v] -no_script -reset -force -quiet
remove_files  D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.srcs/sources_1/bd/ALU/hdl/ALU_wrapper.v
make_wrapper -files [get_files D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.srcs/sources_1/bd/ALU/ALU.bd] -top
add_files -norecurse d:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.gen/sources_1/bd/ALU/hdl/ALU_wrapper.v
set_property synth_checkpoint_mode None [get_files  D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.srcs/sources_1/bd/ALU/ALU.bd]
generate_target all [get_files  D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.srcs/sources_1/bd/ALU/ALU.bd]
export_ip_user_files -of_objects [get_files D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.srcs/sources_1/bd/ALU/ALU.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.srcs/sources_1/bd/ALU/ALU.bd] -directory D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.ip_user_files/sim_scripts -ip_user_files_dir D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.ip_user_files -ipstatic_source_dir D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.cache/compile_simlib/modelsim} {questa=D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.cache/compile_simlib/questa} {riviera=D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.cache/compile_simlib/riviera} {activehdl=D:/Vivado_Labs/Lab1/OExp01-ALU/OExp01-ALU.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
set_property source_mgmt_mode All [current_project]
launch_simulation
