// SPDX-License-Identifier: (GPL-2.0+ OR MIT)

#include <dt-bindings/interrupt-controller/arm-gic.h>
#include <dt-bindings/clock/nxp3220-clk.h>

/ {
	compatible = "nexell,nxp3220";
	#address-cells = <0x1>;
	#size-cells = <0x1>;

	aliases {
		pinctrl0 = &pinctrl_0;
		serial0 = &uart0;
		serial1 = &uart1;
		serial2 = &uart2;
		serial3 = &uart3;
		serial4 = &uart4;
		serial5 = &uart5;
		serial6 = &uart6;
	};

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu0: cpu@0 {
			device_type = "cpu";
			compatible = "arm,cortex-a7";
			reg = <0>;
			clock-frequency = <800000000>;
			/* To be added clock */
			#cooling-cells = <2>;
		};

		cpu1: cpu@1 {
			device_type = "cpu";
			compatible = "arm,cortex-a7";
			reg = <1>;
			clock-frequency = <800000000>;
		};
	};

	soc: soc {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <1>;
		interrupt-parent = <&gic>;
		ranges;

		gic: interrupt-controller@22011000 {
			compatible = "arm,cortex-a7-gic";
			reg = <0x220c1000 0x1000>,
			      <0x220c2000 0x1000>,
			      <0x220c4000 0x2000>,
			      <0x220c6000 0x2000>;
			interrupt-controller;
			#interrupt-cells = <3>;
		};

		oscclk: xti {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-output-names = "oscclk";
			clock-frequency =  <24000000>;
		};

		pll_0: pll0 {
			compatible = "nexell,pll2555", "syscon";
			reg = <0x27020000 0x60>;

			#clock-cells = <1>;
			clocks = <&oscclk>;
			clock-output-names = "pll0";
		};

		pll_1: pll1 {
			compatible = "nexell,pll2651", "syscon";
			reg = <0x27030000 0x60>;

			#clock-cells = <1>;
			clocks = <&oscclk>;
			clock-output-names = "pll1";
		};

		pll_cpu: pll-cpu {
			compatible = "nexell,pll2555", "syscon";
			reg = <0x22070000 0x60>;

			#clock-cells = <1>;
			clocks = <&oscclk>;
			clock-output-names = "pll_cpu";
		};

		pll_ddr0: pll-ddr0 {
			compatible = "nexell,pll2555", "syscon";
			reg = <0x23070000 0x60>;

			#clock-cells = <1>;
			clocks = <&oscclk>;
			clock-output-names = "pll_ddr0";
		};

		pll_ddr1: pll-ddr1 {
			compatible = "nexell,pll2651", "syscon";
			reg = <0x23070000 0x60>;

			#clock-cells = <1>;
			clocks = <&oscclk>;
			clock-output-names = "pll_ddr1";
		};

		cmu: clock-controller@27000000 {
			compatible = "nexell,nxp3220-cmu";
			reg = <0x27000000 0x8000>,
			    <0x27010000 0x8000>;
			#clock-cells = <1>;

			clock-names = "oscclk",
				"pll0",
				"pll1",
				"div_cpu_pll",
				"div_pll_ddr0",
				"div_pll_ddr1";
			clocks = <&oscclk>,
			       <&pll_0>,
			       <&pll_1>,
			       <&cmu_cpu CLK_CPU_DIV_PLL>,
			       <&cmu_ddr CLK_DDR_DIV_PLL_DDR0>,
			       <&cmu_ddr CLK_DDR_DIV_PLL_DDR1>;
		};

		cmu_cpu: clock-controller@22000000 {
			compatible = "nexell,nxp3220-cmu-cpu";
			reg = <0x22000000 0x800>;
			#clock-cells = <1>;

			clock-names = "pll_cpu";
			clocks = <&pll_cpu>;
		};

		cmu_ddr: clock-controller@23000000 {
			compatible = "nexell,nxp3220-cmu-ddr";
			reg = <0x23000000 0x1000>;
			#clock-cells = <1>;

			clock-names = "pll_ddr0",
				"pll_ddr1";
			clocks = <&pll_ddr0>,
			         <&pll_ddr1>;
		};

		cmu_usb: clock-controller@24000000 {
			compatible = "nexell,nxp3220-cmu-usb";
			reg = <0x24000000 0x400>;
			#clock-cells = <1>;

			clock-names = "src_usb0_ahb";
			clocks = <&cmu CLK_SRC_USB0_AHB>;
		};

		cmu_mm: clock-controller@25000000 {
			compatible = "nexell,nxp3220-cmu-mm";
			reg = <0x25000000 0x1000>;
			#clock-cells = <1>;

			clk-names = "src_mm0_axi",
				"src_vip0_padout0",
				"src_vip0_padout1",
				"src_dpc0_x2",
				"src_lvds0_vclk",
				"src_coda960_0_core";
			clocks = <&cmu CLK_SRC_MM0_AXI>,
			       <&cmu CLK_SRC_VIP0_PADOUT0>,
			       <&cmu CLK_SRC_VIP0_PADOUT1>,
			       <&cmu CLK_SRC_DPC0_X2>,
			       <&cmu CLK_SRC_LVDS0_VCLK>,
			       <&cmu CLK_SRC_CODA960_0_CORE>;
		};

		sys_reg_sys: syscon@20030000 {
			compatible = "nexell,system-reg", "syscon",
				     "simple-mfd";
			reg = <0x20030000 0x1000>;
		};

		sys_reg_usb: syscon@24030000 {
			compatible = "nexell,system-reg","syscon",
				     "simple-mfd";
			reg = <0x24030000 0x1000>;
		};

		sys_reg_mm: syscon@25030000 {
			compatible = "nexell,system-reg","syscon",
				     "simple-mfd";
			reg = <0x25030000 0x1000>;
		};

		sys_reg_hsifys: syscon@26030000 {
			compatible = "nexell,system-reg","syscon",
				     "simple-mfd";
			reg = <0x26030000 0x1000>;
		};

		pinctrl_0: pinctrl@20180000 {
			compatible = "nexell,nxp3220-pinctrl";
			reg = <0x20180000 0x1000
				0x20190000 0x1000
				0x201a0000 0x1000
				0x201b0000 0x1000
				0x201c0000 0x1000
				0x2008d000 0x1000>;
			#address-cells = <1>;
			#size-cells = <1>;
			interrupts = <GIC_SPI 45 IRQ_TYPE_NONE>,
				     <GIC_SPI 46 IRQ_TYPE_NONE>,
				     <GIC_SPI 47 IRQ_TYPE_NONE>,
				     <GIC_SPI 48 IRQ_TYPE_NONE>,
				     <GIC_SPI 49 IRQ_TYPE_NONE>,
				     <GIC_SPI 101 IRQ_TYPE_NONE>;
		};

		timer: timer@208c0000 {
			compatible = "nexell,nxp3220-timer";
			reg = <0x208c0000 0x1000>;
			clocks =  <&cmu CLK_TIMER0_TCLK0>,
			       <&cmu CLK_TIMER0_TCLK1>;
			clock-names = "timer0", "timer1";
			interrupts = <GIC_SPI 107 IRQ_TYPE_NONE>;
			clksource = <0>;
			clkevent = <1>;
		};

		uart0: serial@20400000 {
			compatible = "snps,dw-apb-uart";
			reg = <0x20400000 0x1000>;
			interrupts = <GIC_SPI 112 IRQ_TYPE_NONE>;
			reg-shift = <2>;
			reg-io-width = <4>;
			clocks = <&cmu CLK_UART0_CORE>,
				 <&cmu CLK_UART0_APB>;
			clock-names = "baudclk", "apb_pclk";
			clock-frequency =  <100000000>;
			pinctrl-names = "default";
			pinctrl-0 = <&uart0_bus>;
			status = "disabled";
		};

		uart1: serial@20410000 {
			compatible = "snps,dw-apb-uart";
			reg = <0x20410000 0x1000>;
			interrupts = <GIC_SPI 113 IRQ_TYPE_NONE>;
			reg-shift = <2>;
			reg-io-width = <4>;
			clocks = <&cmu CLK_UART1_CORE>,
				 <&cmu CLK_UART1_APB>;
			clock-names = "baudclk", "apb_pclk";
			pinctrl-names = "default";
			pinctrl-0 = <&uart1_bus>;
			status = "disabled";
		};

		uart2: serial@20420000 {
			compatible = "snps,dw-apb-uart";
			reg = <0x20420000 0x1000>;
			interrupts = <GIC_SPI 114 IRQ_TYPE_NONE>;
			reg-shift = <2>;
			reg-io-width = <4>;
			clocks = <&cmu CLK_UART2_CORE>,
				 <&cmu CLK_UART2_APB>;
			clock-names = "baudclk", "apb_pclk";
			clock-frequency =  <100000000>;
			pinctrl-names = "default";
			pinctrl-0 = <&uart2_bus>;
			status = "disabled";
		};

		uart3: serial@20430000 {
			compatible = "snps,dw-apb-uart";
			reg = <0x20430000 0x1000>;
			interrupts = <GIC_SPI 115 IRQ_TYPE_NONE>;
			reg-shift = <2>;
			reg-io-width = <4>;
			clocks = <&cmu CLK_UART3_CORE>,
				 <&cmu CLK_UART3_APB>;
			clock-names = "baudclk", "apb_pclk";
			clock-frequency =  <100000000>;
			pinctrl-names = "default";
			pinctrl-0 = <&uart3_bus>;
			status = "disabled";
		};

		uart4: serial@20440000 {
			compatible = "snps,dw-apb-uart";
			reg = <0x20414000 0x1000>;
			interrupts = <GIC_SPI 116 IRQ_TYPE_NONE>;
			reg-shift = <2>;
			reg-io-width = <4>;
			clocks = <&cmu CLK_UART4_CORE>,
				 <&cmu CLK_UART4_APB>;
			clock-names = "baudclk", "apb_pclk";
			clock-frequency =  <100000000>;
			pinctrl-names = "default";
			pinctrl-0 = <&uart4_bus>;
			status = "disabled";
		};

		uart5: serial@20450000 {
			compatible = "snps,dw-apb-uart";
			reg = <0x20450000 0x1000>;
			interrupts = <GIC_SPI 117 IRQ_TYPE_NONE>;
			reg-shift = <2>;
			reg-io-width = <4>;
			clocks = <&cmu CLK_UART5_CORE>,
				 <&cmu CLK_UART5_APB>;
			clock-names = "baudclk", "apb_pclk";
			clock-frequency =  <100000000>;
			pinctrl-names = "default";
			pinctrl-0 = <&uart5_bus>;
			status = "disabled";
		};

		uart6: serial@20460000 {
			compatible = "snps,dw-apb-uart";
			reg = <0x20420000 0x1000>;
			interrupts = <GIC_SPI 118 IRQ_TYPE_NONE>;
			reg-shift = <2>;
			reg-io-width = <4>;
			clocks = <&cmu CLK_UART6_CORE>,
				 <&cmu CLK_UART6_APB>;
			clock-names = "baudclk", "apb_pclk";
			clock-frequency =  <100000000>;
			pinctrl-names = "default";
			pinctrl-0 = <&uart6_bus>;
			status = "disabled";
		};
	};
};

#include "nxp3220-pinctrl.dtsi"
