@article{adarsh2022syrecSynthesizer,
  title               = {{SyReC} {Synthesizer}: {An} {MQT} tool for synthesis of reversible circuits},
  author              = {Adarsh, Smaran and Burgholzer, Lukas and Manjunath, Tanmay and Wille, Robert},
  year                = {2022},
  journal             = {Software Impacts},
  publisher           = {Elsevier},
  url                 = {https://doi.org/10.1016/j.simpa.2022.100451},
}

@inproceedings{mqt,
  title               = {The {{MQT}} Handbook: {{A}} Summary of Design Automation Tools and Software for Quantum Computing},
  shorttitle          = {The MQT Handbook},
  author              = {Wille, Robert and Berent, Lucas and Forster, Tobias and Kunasaikaran, Jagatheesan and Mato, Kevin and Peham, Tom and Quetschlich, Nils and Rovara, Damian and Sander, Aaron and Schmid, Ludwig and Schoenberger, Daniel and Stade, Yannick and Burgholzer, Lukas},
  year                = {2024},
  booktitle           = {qsw},
  doi                 = {10.1109/QSW62656.2024.00013},
  eprint              = {2405.17543},
  eprinttype          = {arxiv},
  addendum            = {A live version of this document is available at \url{https://mqt.readthedocs.io}},
}

@inproceedings{wille2008revlib,
  title               = {RevLib: An Online Resource for Reversible Functions and Reversible Circuits},
  author              = {Wille, Robert and Gro\ss{}e, Daniel and Teuber, Lisa and Dueck, Gerhard W. and Drechsler, Rolf},
  year                = {2008},
  booktitle           = {38th International Symposium on Multiple Valued Logic (ismvl 2008)},
  pages               = {220--225},
  url                 = {https://www.revlib.org/},
  keywords            = {Circuit synthesis;Databases;Costs;Computer science;Quantum computing;Libraries;Multivalued logic;Niobium;Logic circuits;Digital circuits;Synthesis;Reversible Logic;Benchmarks},
}

@inproceedings{wille2010syrec,
  title               = {{SyReC}: A programming language for synthesis of reversible circuits},
  author              = {Wille, Robert and Offermann, Sebastian and Drechsler, Rolf},
  year                = {2010},
  booktitle           = {Forum on Specification \& Design Languages},
  url                 = {http://www.informatik.uni-bremen.de/agra/doc/konf/10_syrec_reversible_hardware_language.pdf},
}

@article{wille2016syrec,
  title               = {{SyReC}: A hardware description language for the specification and synthesis of reversible circuits},
  author              = {Wille, Robert and Sch{\"o}nborn, Eleonora and Soeken, Mathias and Drechsler, Rolf},
  year                = {2016},
  journal             = {Integration},
  publisher           = {Elsevier},
  url                 = {https://www.sciencedirect.com/science/article/abs/pii/S016792601500125X?via%3Dihub},
}

@inproceedings{wille2019towardsHDLsynthesis,
  title               = {Towards {HDL}-based Synthesis of Reversible Circuits with No Additional Lines},
  author              = {Wille, Robert and Haghparast, Majid and Adarsh, Smaran and M, Tanmay},
  year                = {2019},
  booktitle           = {International Conference on Computer Aided Design},
  url                 = {https://www.cda.cit.tum.de/files/eda/2019_iccad_hdl_based_reversible_circuit_synthesis_without_additional_lines.pdf},
}

@inproceedings{yokoyama2007janus,
  title               = {A reversible programming language and its invertible self-interpreter},
  author              = {Yokoyama, Tetsuo and Gl\"{u}ck, Robert},
  year                = {2007},
  booktitle           = {Proceedings of the 2007 ACM SIGPLAN Symposium on Partial Evaluation and Semantics-Based Program Manipulation},
  publisher           = {Association for Computing Machinery},
  pages               = {144â€“153},
  url                 = {https://doi.org/10.1145/1244381.1244404},
  numpages            = {10},
  keywords            = {Janus, non-standard interpreter hierarchy, program inversion, reversible computing, reversible programming language, self-interpreter},
}
