#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002181801bad0 .scope module, "sram_tb" "sram_tb" 2 4;
 .timescale -9 -9;
v0000021818066c60_0 .var "addr", 7 0;
v0000021818066d00_0 .var "clk", 0 0;
v0000021818063bf0_0 .var "data_in", 7 0;
v0000021818063c90_0 .net "data_out", 7 0, v0000021818066a80_0;  1 drivers
v0000021818064540_0 .var "w_enable", 0 0;
S_000002181801bc60 .scope module, "uut" "sram" 2 11, 3 1 0, S_000002181801bad0;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "w_enable";
    .port_info 2 /INPUT 8 "addr";
    .port_info 3 /INPUT 8 "data_in";
    .port_info 4 /OUTPUT 8 "data_out";
v0000021818066940_0 .net "addr", 7 0, v0000021818066c60_0;  1 drivers
v0000021818033120_0 .net "clk", 0 0, v0000021818066d00_0;  1 drivers
v00000218180669e0_0 .net "data_in", 7 0, v0000021818063bf0_0;  1 drivers
v0000021818066a80_0 .var "data_out", 7 0;
v0000021818066b20 .array "mem", 255 0, 7 0;
v0000021818066bc0_0 .net "w_enable", 0 0, v0000021818064540_0;  1 drivers
E_00000218180695b0 .event posedge, v0000021818033120_0;
    .scope S_000002181801bc60;
T_0 ;
    %wait E_00000218180695b0;
    %load/vec4 v0000021818066bc0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v00000218180669e0_0;
    %load/vec4 v0000021818066940_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000021818066b20, 0, 4;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000021818066940_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0000021818066b20, 4;
    %assign/vec4 v0000021818066a80_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000002181801bad0;
T_1 ;
    %vpi_call 2 14 "$dumpfile", "sram.vcd" {0 0 0};
    %vpi_call 2 15 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002181801bad0 {0 0 0};
    %vpi_call 2 17 "$monitor", "Time: %0t || clk: %0b || data_in: %07b || w_enable: %0b || data_out: %07b || addr: %07b", $time, v0000021818066d00_0, v0000021818063bf0_0, v0000021818064540_0, v0000021818063c90_0, v0000021818066c60_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021818066d00_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021818064540_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000021818066c60_0, 0, 8;
    %pushi/vec4 170, 0, 8;
    %store/vec4 v0000021818063bf0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021818064540_0, 0, 1;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000021818066c60_0, 0, 8;
    %pushi/vec4 204, 0, 8;
    %store/vec4 v0000021818063bf0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000021818064540_0, 0, 1;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0000021818066c60_0, 0, 8;
    %pushi/vec4 240, 0, 8;
    %store/vec4 v0000021818063bf0_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000021818064540_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000021818066c60_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0000021818066c60_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0000021818066c60_0, 0, 8;
    %delay 10, 0;
    %vpi_call 2 30 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_000002181801bad0;
T_2 ;
    %delay 5, 0;
    %load/vec4 v0000021818066d00_0;
    %inv;
    %store/vec4 v0000021818066d00_0, 0, 1;
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "sram_tb.v";
    "./sram.v";
