{
  "Top": "myproject",
  "RtlTop": "myproject",
  "RtlPrefix": "",
  "RtlSubPrefix": "myproject_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "virtexuplus",
    "Device": "xcvu9p",
    "Package": "-flga2104",
    "Speed": "-2-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "inputs": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_fixed<32, 16, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "inputs",
          "name": "inputs",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "port",
          "interface": "inputs_ap_vld",
          "name": "inputs_ap_vld",
          "usage": "control",
          "direction": "in"
        }
      ]
    },
    "layer8_out": {
      "index": "1",
      "direction": "out",
      "srcType": "ap_fixed<32, 16, AP_TRN, AP_WRAP, 0>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "port",
          "interface": "layer8_out_0",
          "name": "layer8_out_0",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "layer8_out_0_ap_vld",
          "name": "layer8_out_0_ap_vld",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "layer8_out_1",
          "name": "layer8_out_1",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "layer8_out_1_ap_vld",
          "name": "layer8_out_1_ap_vld",
          "usage": "control",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "layer8_out_2",
          "name": "layer8_out_2",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "port",
          "interface": "layer8_out_2_ap_vld",
          "name": "layer8_out_2_ap_vld",
          "usage": "control",
          "direction": "out"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_compile -name_max_length=80",
      "config_schedule -enable_dsp_full_reg=0"
    ],
    "DirectiveTcl": ["set_directive_top myproject -name myproject"],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "myproject"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "25",
    "Uncertainty": "6.75",
    "IsCombinational": "0",
    "II": "1",
    "Latency": "4"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 25.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "myproject",
    "Version": "1.0",
    "DisplayName": "Myproject",
    "Revision": "2113739097",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_myproject_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/firmware\/myproject.cpp"],
    "Vhdl": [
      "impl\/vhdl\/myproject_dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s.vhd",
      "impl\/vhdl\/myproject_dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_s.vhd",
      "impl\/vhdl\/myproject_dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s.vhd",
      "impl\/vhdl\/myproject_fifo_w31_d2_S.vhd",
      "impl\/vhdl\/myproject_fifo_w32_d2_S.vhd",
      "impl\/vhdl\/myproject_mul_31ns_6ns_36_1_1.vhd",
      "impl\/vhdl\/myproject_mul_31ns_8ns_38_1_1.vhd",
      "impl\/vhdl\/myproject_mul_31ns_8s_39_1_1.vhd",
      "impl\/vhdl\/myproject_mul_31ns_9ns_39_1_1.vhd",
      "impl\/vhdl\/myproject_mul_31ns_9s_40_1_1.vhd",
      "impl\/vhdl\/myproject_mul_31ns_10ns_40_1_1.vhd",
      "impl\/vhdl\/myproject_mul_31ns_10s_41_1_1.vhd",
      "impl\/vhdl\/myproject_mul_31ns_11ns_41_1_1.vhd",
      "impl\/vhdl\/myproject_mul_31ns_11s_42_1_1.vhd",
      "impl\/vhdl\/myproject_mul_31ns_12ns_42_1_1.vhd",
      "impl\/vhdl\/myproject_mul_31ns_12s_43_1_1.vhd",
      "impl\/vhdl\/myproject_mul_31ns_13ns_43_1_1.vhd",
      "impl\/vhdl\/myproject_mul_31ns_13s_44_1_1.vhd",
      "impl\/vhdl\/myproject_mul_31ns_14ns_44_1_1.vhd",
      "impl\/vhdl\/myproject_mul_31ns_14s_45_1_1.vhd",
      "impl\/vhdl\/myproject_mul_31ns_15ns_45_1_1.vhd",
      "impl\/vhdl\/myproject_mul_31ns_15s_46_1_1.vhd",
      "impl\/vhdl\/myproject_mul_31ns_16ns_46_1_1.vhd",
      "impl\/vhdl\/myproject_mul_31ns_16s_47_1_1.vhd",
      "impl\/vhdl\/myproject_mul_31ns_17ns_47_1_1.vhd",
      "impl\/vhdl\/myproject_mul_31ns_17s_48_1_1.vhd",
      "impl\/vhdl\/myproject_mul_31ns_18s_48_1_1.vhd",
      "impl\/vhdl\/myproject_mul_32s_5ns_37_1_1.vhd",
      "impl\/vhdl\/myproject_mul_32s_6ns_38_1_1.vhd",
      "impl\/vhdl\/myproject_mul_32s_6s_38_1_1.vhd",
      "impl\/vhdl\/myproject_mul_32s_7ns_39_1_1.vhd",
      "impl\/vhdl\/myproject_mul_32s_7s_39_1_1.vhd",
      "impl\/vhdl\/myproject_mul_32s_8ns_40_1_1.vhd",
      "impl\/vhdl\/myproject_mul_32s_8s_40_1_1.vhd",
      "impl\/vhdl\/myproject_mul_32s_9ns_41_1_1.vhd",
      "impl\/vhdl\/myproject_mul_32s_9s_41_1_1.vhd",
      "impl\/vhdl\/myproject_mul_32s_10ns_42_1_1.vhd",
      "impl\/vhdl\/myproject_mul_32s_10s_42_1_1.vhd",
      "impl\/vhdl\/myproject_mul_32s_11ns_43_1_1.vhd",
      "impl\/vhdl\/myproject_mul_32s_11s_43_1_1.vhd",
      "impl\/vhdl\/myproject_mul_32s_12ns_44_1_1.vhd",
      "impl\/vhdl\/myproject_mul_32s_12s_44_1_1.vhd",
      "impl\/vhdl\/myproject_mul_32s_13ns_45_1_1.vhd",
      "impl\/vhdl\/myproject_mul_32s_13s_45_1_1.vhd",
      "impl\/vhdl\/myproject_mul_32s_14ns_46_1_1.vhd",
      "impl\/vhdl\/myproject_mul_32s_14s_46_1_1.vhd",
      "impl\/vhdl\/myproject_mul_32s_15ns_47_1_1.vhd",
      "impl\/vhdl\/myproject_mul_32s_15s_47_1_1.vhd",
      "impl\/vhdl\/myproject_mul_32s_16ns_48_1_1.vhd",
      "impl\/vhdl\/myproject_mul_32s_16s_48_1_1.vhd",
      "impl\/vhdl\/myproject_mul_32s_17ns_48_1_1.vhd",
      "impl\/vhdl\/myproject_mul_32s_17s_48_1_1.vhd",
      "impl\/vhdl\/myproject_mul_32s_18ns_48_1_1.vhd",
      "impl\/vhdl\/myproject_mul_32s_18s_48_1_1.vhd",
      "impl\/vhdl\/myproject_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s.vhd",
      "impl\/vhdl\/myproject_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s.vhd",
      "impl\/vhdl\/myproject.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/myproject_dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s.v",
      "impl\/verilog\/myproject_dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_s.v",
      "impl\/verilog\/myproject_dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s.v",
      "impl\/verilog\/myproject_fifo_w31_d2_S.v",
      "impl\/verilog\/myproject_fifo_w32_d2_S.v",
      "impl\/verilog\/myproject_mul_31ns_6ns_36_1_1.v",
      "impl\/verilog\/myproject_mul_31ns_8ns_38_1_1.v",
      "impl\/verilog\/myproject_mul_31ns_8s_39_1_1.v",
      "impl\/verilog\/myproject_mul_31ns_9ns_39_1_1.v",
      "impl\/verilog\/myproject_mul_31ns_9s_40_1_1.v",
      "impl\/verilog\/myproject_mul_31ns_10ns_40_1_1.v",
      "impl\/verilog\/myproject_mul_31ns_10s_41_1_1.v",
      "impl\/verilog\/myproject_mul_31ns_11ns_41_1_1.v",
      "impl\/verilog\/myproject_mul_31ns_11s_42_1_1.v",
      "impl\/verilog\/myproject_mul_31ns_12ns_42_1_1.v",
      "impl\/verilog\/myproject_mul_31ns_12s_43_1_1.v",
      "impl\/verilog\/myproject_mul_31ns_13ns_43_1_1.v",
      "impl\/verilog\/myproject_mul_31ns_13s_44_1_1.v",
      "impl\/verilog\/myproject_mul_31ns_14ns_44_1_1.v",
      "impl\/verilog\/myproject_mul_31ns_14s_45_1_1.v",
      "impl\/verilog\/myproject_mul_31ns_15ns_45_1_1.v",
      "impl\/verilog\/myproject_mul_31ns_15s_46_1_1.v",
      "impl\/verilog\/myproject_mul_31ns_16ns_46_1_1.v",
      "impl\/verilog\/myproject_mul_31ns_16s_47_1_1.v",
      "impl\/verilog\/myproject_mul_31ns_17ns_47_1_1.v",
      "impl\/verilog\/myproject_mul_31ns_17s_48_1_1.v",
      "impl\/verilog\/myproject_mul_31ns_18s_48_1_1.v",
      "impl\/verilog\/myproject_mul_32s_5ns_37_1_1.v",
      "impl\/verilog\/myproject_mul_32s_6ns_38_1_1.v",
      "impl\/verilog\/myproject_mul_32s_6s_38_1_1.v",
      "impl\/verilog\/myproject_mul_32s_7ns_39_1_1.v",
      "impl\/verilog\/myproject_mul_32s_7s_39_1_1.v",
      "impl\/verilog\/myproject_mul_32s_8ns_40_1_1.v",
      "impl\/verilog\/myproject_mul_32s_8s_40_1_1.v",
      "impl\/verilog\/myproject_mul_32s_9ns_41_1_1.v",
      "impl\/verilog\/myproject_mul_32s_9s_41_1_1.v",
      "impl\/verilog\/myproject_mul_32s_10ns_42_1_1.v",
      "impl\/verilog\/myproject_mul_32s_10s_42_1_1.v",
      "impl\/verilog\/myproject_mul_32s_11ns_43_1_1.v",
      "impl\/verilog\/myproject_mul_32s_11s_43_1_1.v",
      "impl\/verilog\/myproject_mul_32s_12ns_44_1_1.v",
      "impl\/verilog\/myproject_mul_32s_12s_44_1_1.v",
      "impl\/verilog\/myproject_mul_32s_13ns_45_1_1.v",
      "impl\/verilog\/myproject_mul_32s_13s_45_1_1.v",
      "impl\/verilog\/myproject_mul_32s_14ns_46_1_1.v",
      "impl\/verilog\/myproject_mul_32s_14s_46_1_1.v",
      "impl\/verilog\/myproject_mul_32s_15ns_47_1_1.v",
      "impl\/verilog\/myproject_mul_32s_15s_47_1_1.v",
      "impl\/verilog\/myproject_mul_32s_16ns_48_1_1.v",
      "impl\/verilog\/myproject_mul_32s_16s_48_1_1.v",
      "impl\/verilog\/myproject_mul_32s_17ns_48_1_1.v",
      "impl\/verilog\/myproject_mul_32s_17s_48_1_1.v",
      "impl\/verilog\/myproject_mul_32s_18ns_48_1_1.v",
      "impl\/verilog\/myproject_mul_32s_18s_48_1_1.v",
      "impl\/verilog\/myproject_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s.v",
      "impl\/verilog\/myproject_relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s.v",
      "impl\/verilog\/myproject.v"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/myproject.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": []
  },
  "Interfaces": {
    "inputs": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "slave",
      "dataWidth": "1824",
      "portMap": {"inputs": "DATA"},
      "ports": ["inputs"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_vld",
          "register_option": "0",
          "argName": "inputs"
        }]
    },
    "layer8_out_0": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"layer8_out_0": "DATA"},
      "ports": ["layer8_out_0"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_vld",
          "register_option": "0",
          "argName": "layer8_out"
        }]
    },
    "layer8_out_1": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"layer8_out_1": "DATA"},
      "ports": ["layer8_out_1"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_vld",
          "register_option": "0",
          "argName": "layer8_out"
        }]
    },
    "layer8_out_2": {
      "type": "data",
      "busTypeName": "data",
      "protocol": "ap_vld",
      "mode": "master",
      "dataWidth": "32",
      "portMap": {"layer8_out_2": "DATA"},
      "ports": ["layer8_out_2"],
      "constraints": [{
          "constraint_type": "pragma interface",
          "mode": "ap_vld",
          "register_option": "0",
          "argName": "layer8_out"
        }]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {"ASSOCIATED_RESET": "ap_rst"},
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_HIGH"},
      "portMap": {"ap_rst": "RST"},
      "ports": ["ap_rst"]
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "busTypeName": "acc_handshake",
      "mode": "slave",
      "portMap": {
        "ap_start": "start",
        "ap_done": "done",
        "ap_ready": "ready",
        "ap_idle": "idle"
      },
      "ports": [
        "ap_done",
        "ap_idle",
        "ap_ready",
        "ap_start"
      ]
    }
  },
  "RtlPorts": {
    "inputs": {
      "dir": "in",
      "width": "1824"
    },
    "inputs_ap_vld": {
      "dir": "in",
      "width": "1"
    },
    "layer8_out_0": {
      "dir": "out",
      "width": "32"
    },
    "layer8_out_0_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "layer8_out_1": {
      "dir": "out",
      "width": "32"
    },
    "layer8_out_1_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "layer8_out_2": {
      "dir": "out",
      "width": "32"
    },
    "layer8_out_2_ap_vld": {
      "dir": "out",
      "width": "1"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "myproject",
      "Instances": [
        {
          "ModuleName": "dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s",
          "InstanceName": "dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_U0"
        },
        {
          "ModuleName": "relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s",
          "InstanceName": "relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_U0"
        },
        {
          "ModuleName": "dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s",
          "InstanceName": "dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_U0"
        },
        {
          "ModuleName": "relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s",
          "InstanceName": "relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_U0"
        },
        {
          "ModuleName": "dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_s",
          "InstanceName": "dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_U0"
        }
      ]
    },
    "Info": {
      "dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_s": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "1"
      },
      "myproject": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "dense_resource_ap_fixed_32_16_5_3_0_ap_fixed_32_16_5_3_0_config2_s": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "25.00",
          "Uncertainty": "6.75",
          "Estimate": "8.093"
        },
        "Area": {
          "DSP": "3582",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "52",
          "FF": "1026",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "100940",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "8",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config4_s": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "25.00",
          "Uncertainty": "6.75",
          "Estimate": "2.560"
        },
        "Area": {
          "FF": "994",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "2539",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config5_s": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "25.00",
          "Uncertainty": "6.75",
          "Estimate": "10.186"
        },
        "Area": {
          "DSP": "1018",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "14",
          "FF": "514",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "30383",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "2",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "relu_ap_fixed_32_16_5_3_0_ap_fixed_32_16_4_0_0_ReLU_config7_s": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "1",
          "PipelineDepth": "1",
          "PipelineType": "yes"
        },
        "Timing": {
          "Target": "25.00",
          "Uncertainty": "6.75",
          "Estimate": "2.560"
        },
        "Area": {
          "FF": "498",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "1275",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "dense_resource_ap_fixed_32_16_4_0_0_ap_fixed_32_16_5_3_0_config8_s": {
        "Latency": {
          "LatencyBest": "0",
          "LatencyAvg": "0",
          "LatencyWorst": "0",
          "PipelineII": "0",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "25.00",
          "Uncertainty": "6.75",
          "Estimate": "8.422"
        },
        "Area": {
          "DSP": "94",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "1",
          "FF": "98",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "2867",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      },
      "myproject": {
        "Latency": {
          "LatencyBest": "4",
          "LatencyAvg": "4",
          "LatencyWorst": "4",
          "PipelineII": "1",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "25.00",
          "Uncertainty": "6.75",
          "Estimate": "13.494"
        },
        "Area": {
          "DSP": "4694",
          "AVAIL_DSP": "6840",
          "UTIL_DSP": "68",
          "FF": "9754",
          "AVAIL_FF": "2364480",
          "UTIL_FF": "~0",
          "LUT": "143110",
          "AVAIL_LUT": "1182240",
          "UTIL_LUT": "12",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "4320",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "960",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2024-09-17 19:58:00 PDT",
    "ToolName": "vitis_hls",
    "ToolVersion": "2023.1"
  }
}
