Analysis & Synthesis report for comp2020
Mon Jul 26 22:02:14 2021
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Parameter Settings for User Entity Instance: TSL2561:u1|i2c_master:u0
  6. Parameter Settings for User Entity Instance: SD178:u0|i2c_master:u0
  7. Parameter Settings for User Entity Instance: LCD_DRV:u8|raminfr:u2
  8. Port Connectivity Checks: "SD178:u0|i2c_master:u0"
  9. Port Connectivity Checks: "lcdControl:u6"
 10. Port Connectivity Checks: "DHT11_BASIC:u2"
 11. Port Connectivity Checks: "TSL2561:u1|i2c_master:u0"
 12. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Mon Jul 26 22:02:14 2021               ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; comp2020                                        ;
; Top-level Entity Name              ; comp2020                                        ;
; Family                             ; Cyclone III                                     ;
; Total logic elements               ; N/A until Partition Merge                       ;
;     Total combinational functions  ; N/A until Partition Merge                       ;
;     Dedicated logic registers      ; N/A until Partition Merge                       ;
; Total registers                    ; N/A until Partition Merge                       ;
; Total pins                         ; N/A until Partition Merge                       ;
; Total virtual pins                 ; N/A until Partition Merge                       ;
; Total memory bits                  ; N/A until Partition Merge                       ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                       ;
; Total PLLs                         ; N/A until Partition Merge                       ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16Q240C8       ;                    ;
; Top-level entity name                                                      ; comp2020           ; comp2020           ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: TSL2561:u1|i2c_master:u0 ;
+----------------+----------+-------------------------------------------+
; Parameter Name ; Value    ; Type                                      ;
+----------------+----------+-------------------------------------------+
; input_clk      ; 50000000 ; Signed Integer                            ;
; bus_clk        ; 150000   ; Signed Integer                            ;
+----------------+----------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SD178:u0|i2c_master:u0 ;
+----------------+----------+-----------------------------------------+
; Parameter Name ; Value    ; Type                                    ;
+----------------+----------+-----------------------------------------+
; input_clk      ; 50000000 ; Signed Integer                          ;
; bus_clk        ; 10000    ; Signed Integer                          ;
+----------------+----------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: LCD_DRV:u8|raminfr:u2 ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; bits           ; 6     ; Signed Integer                            ;
; addr_bits      ; 15    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SD178:u0|i2c_master:u0"                                                                  ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; data_rd   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ack_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lcdControl:u6"                                                                                                                                                ;
+--------------+---------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port         ; Type    ; Severity         ; Details                                                                                                                                      ;
+--------------+---------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+
; HU_BUFF      ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; TE_BUFF      ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; TSL2561_data ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; key_pressed  ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; workingMode  ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                                                       ;
; sw           ; Input   ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; r_sbuf       ; Input   ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; uart_pers    ; Input   ; Warning          ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+--------------+---------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "DHT11_BASIC:u2"                                                                      ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "TSL2561:u1|i2c_master:u0"                                                                ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; ack_error ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Mon Jul 26 22:02:12 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off comp2020 -c comp2020
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file comp2020.vhd
    Info (12022): Found design unit 1: comp2020-beh
    Info (12023): Found entity 1: comp2020
Info (12021): Found 2 design units, including 1 entities, in source file i2c_master.vhd
    Info (12022): Found design unit 1: i2c_master-logic
    Info (12023): Found entity 1: i2c_master
Info (12127): Elaborating entity "comp2020" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at comp2020.vhd(162): object "DHT11_error" assigned a value but never read
Warning (10541): VHDL Signal Declaration warning at comp2020.vhd(170): used implicit default value for signal "seg1_dot" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations.
Warning (10036): Verilog HDL or VHDL warning at comp2020.vhd(178): object "mode_motor" assigned a value but never read
Warning (10492): VHDL Process Statement warning at comp2020.vhd(204): signal "nReset" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10036): Verilog HDL or VHDL warning at comp2020.vhd(215): object "dbg" assigned a value but never read
Warning (12125): Using design file tsl2561.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: TSL2561-beh
    Info (12023): Found entity 1: TSL2561
Info (12128): Elaborating entity "TSL2561" for hierarchy "TSL2561:u1"
Warning (10036): Verilog HDL or VHDL warning at tsl2561.vhd(45): object "ack_error" assigned a value but never read
Info (12128): Elaborating entity "i2c_master" for hierarchy "TSL2561:u1|i2c_master:u0"
Warning (12125): Using design file dht11_basic.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: DHT11_BASIC-beh
    Info (12023): Found entity 1: DHT11_BASIC
Info (12128): Elaborating entity "DHT11_BASIC" for hierarchy "DHT11_BASIC:u2"
Warning (10036): Verilog HDL or VHDL warning at dht11_basic.vhd(24): object "flag" assigned a value but never read
Warning (10492): VHDL Process Statement warning at dht11_basic.vhd(47): signal "key" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at dht11_basic.vhd(191): signal "dat_out_temp1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at dht11_basic.vhd(203): signal "dat_out_temp2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (12125): Using design file fourdigits_sevensegmentdisplay.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: fourDigits_SevenSegmentDisplay-beh
    Info (12023): Found entity 1: fourDigits_SevenSegmentDisplay
Info (12128): Elaborating entity "fourDigits_SevenSegmentDisplay" for hierarchy "fourDigits_SevenSegmentDisplay:u3"
Warning (10492): VHDL Process Statement warning at fourdigits_sevensegmentdisplay.vhd(56): signal "ch_0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at fourdigits_sevensegmentdisplay.vhd(57): signal "ch_1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at fourdigits_sevensegmentdisplay.vhd(58): signal "ch_2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at fourdigits_sevensegmentdisplay.vhd(59): signal "ch_3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (12125): Using design file clock_generator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: clock_generator-beh
    Info (12023): Found entity 1: clock_generator
Info (12128): Elaborating entity "clock_generator" for hierarchy "clock_generator:u4"
Warning (12125): Using design file keypad.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: keypad-behavioral
    Info (12023): Found entity 1: keypad
Info (12128): Elaborating entity "keypad" for hierarchy "keypad:u5"
Warning (12125): Using design file lcdcontrol.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: lcdControl-behavioral
    Info (12023): Found entity 1: lcdControl
Info (12128): Elaborating entity "lcdControl" for hierarchy "lcdControl:u6"
Warning (10540): VHDL Signal Declaration warning at lcdcontrol.vhd(113): used explicit default value for signal "TSL2561_int" because signal was never assigned a value
Warning (10542): VHDL Variable Declaration warning at lcdcontrol.vhd(129): used initial value expression for variable "font_size" because variable was never assigned a value
Warning (12125): Using design file sd178.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: SD178-beh
    Info (12023): Found entity 1: SD178
Info (12128): Elaborating entity "SD178" for hierarchy "SD178:u0"
Warning (10036): Verilog HDL or VHDL warning at sd178.vhd(58): object "sd178_ack_error" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at sd178.vhd(60): object "sd178_data_rd" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at sd178.vhd(62): object "var_vol" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at sd178.vhd(62): object "var_vol_last" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at sd178.vhd(66): object "d0" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at sd178.vhd(67): object "lx1" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at sd178.vhd(72): object "d3" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at sd178.vhd(83): object "vol_loop" assigned a value but never read
Info (12128): Elaborating entity "i2c_master" for hierarchy "SD178:u0|i2c_master:u0"
Warning (12125): Using design file sevensegmentcontrol.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: sevenSegmentControl-behavioral
    Info (12023): Found entity 1: sevenSegmentControl
Info (12128): Elaborating entity "sevenSegmentControl" for hierarchy "sevenSegmentControl:u7"
Warning (10036): Verilog HDL or VHDL warning at sevensegmentcontrol.vhd(19): object "D0_BUFFER_2" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at sevensegmentcontrol.vhd(19): object "D1_BUFFER_2" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at sevensegmentcontrol.vhd(19): object "D2_BUFFER_2" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at sevensegmentcontrol.vhd(19): object "D3_BUFFER_2" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at sevensegmentcontrol.vhd(20): object "seg1_dot" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at sevensegmentcontrol.vhd(20): object "seg2_dot" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at sevensegmentcontrol.vhd(25): object "TSL2561_int" assigned a value but never read
Warning (12125): Using design file lcd_drv.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: LCD_DRV-beh
    Info (12023): Found entity 1: LCD_DRV
Info (12128): Elaborating entity "LCD_DRV" for hierarchy "LCD_DRV:u8"
Warning (10036): Verilog HDL or VHDL warning at lcd_drv.vhd(67): object "address_start" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at lcd_drv.vhd(68): object "disp_color" assigned a value but never read
Warning (12125): Using design file up_mdu5.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: up_mdu5-beh
    Info (12023): Found entity 1: up_mdu5
Info (12128): Elaborating entity "up_mdu5" for hierarchy "LCD_DRV:u8|up_mdu5:u0"
Warning (12125): Using design file cmd_rom.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: cmd_rom
Info (12128): Elaborating entity "cmd_rom" for hierarchy "LCD_DRV:u8|cmd_rom:u1"
Warning (10030): Net "romA.data_a" at cmd_rom.v(6) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "romA.waddr_a" at cmd_rom.v(6) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "romA.we_a" at cmd_rom.v(6) has no driver or initial value, using a default initial value '0'
Warning (12125): Using design file raminfr.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: raminfr-behavioral
    Info (12023): Found entity 1: raminfr
Info (12128): Elaborating entity "raminfr" for hierarchy "LCD_DRV:u8|raminfr:u2"
Error (12002): Port "HU_BUFF" does not exist in macrofunction "u6" File: D:/Quartus/VHDL/project/Alast_game/comp2020/comp2020.vhd Line: 356
Error (12002): Port "TE_BUFF" does not exist in macrofunction "u6" File: D:/Quartus/VHDL/project/Alast_game/comp2020/comp2020.vhd Line: 356
Error (12002): Port "TSL2561_data" does not exist in macrofunction "u6" File: D:/Quartus/VHDL/project/Alast_game/comp2020/comp2020.vhd Line: 356
Error (12002): Port "key_pressed" does not exist in macrofunction "u6" File: D:/Quartus/VHDL/project/Alast_game/comp2020/comp2020.vhd Line: 356
Error (12002): Port "workingMode" does not exist in macrofunction "u6" File: D:/Quartus/VHDL/project/Alast_game/comp2020/comp2020.vhd Line: 356
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 5 errors, 49 warnings
    Error: Peak virtual memory: 4632 megabytes
    Error: Processing ended: Mon Jul 26 22:02:14 2021
    Error: Elapsed time: 00:00:02
    Error: Total CPU time (on all processors): 00:00:02


