#ifndef __TC6502_H

  #define __TC6502_H

  #include <_Null.h>

  #include "TCMacode.h"

  // 6502 CPU Addressing Type Definitions
  #define TC6502_ADDR_IMM	0x40000000UL	// 01 ---- 00 -------- -------- 0000 *
  #define TC6502_ADDR_REL	0xA0000080UL	// 10 1000 00 -------- -------- 1000 *
  #define TC6502_ADDR_ZPG	0xA0000000UL	// 10 1000 00 -------- -------- 0000 *
  #define TC6502_ADDR_ZPX	0xA8000000UL	// 10 1010 00 -------- ----0000 0000 *
  #define TC6502_ADDR_ZPY	0xA8000100UL	// 10 1010 00 -------- ----0001 0000 *
  #define TC6502_ADDR_ABS	0xA1000000UL	// 10 1000 01 -------- -------- 0000 *
  #define TC6502_ADDR_ABX	0xA9000000UL	// 10 1010 01 -------- ----0000 0000 *
  #define TC6502_ADDR_ABY	0xA9000100UL	// 10 1010 01 -------- ----0001 0000 *
  #define TC6502_ADDR_IND	0xE1000000UL	// 11 1000 01 -------- -------- 0000 *
  #define TC6502_ADDR_INX	0xE8000000UL	// 11 1010 00 -------- -------- 0000 *
  #define TC6502_ADDR_INY	0xEC000000UL	// 11 1011 00 -------- -------- 0000 *

  struct TCMacodeFixRegisterStruct TC6502Register_Byte[2] = {
    {0, "X"},
    {1, "Y"}
  };

  struct TCMacodeRegisterStruct TC6502Registers = {
    2, TC6502Register_Byte,
    0, NULL,
    0, NULL,
    0, NULL
  };

  struct TCMacodeStruct TC6502MachineCode[0x100] = {
    {0x00, 0, {0, 0, 0}, {0, 0, {0, 0, 0}},		  "BRK", NULL},
    {0x01, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_INX, 0, 0}}, "ORA", NULL},
    {0x02, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0x03, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0x04, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0x05, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_ZPG, 0, 0}}, "ORA", NULL},
    {0x06, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_ZPG, 0, 0}}, "ASL", NULL},
    {0x07, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0x08, 0, {0, 0, 0}, {0, 0, {0, 0, 0}},		  "PHP", NULL},
    {0x09, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_IMM, 0, 0}}, "ORA", NULL},
    {0x0A, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, 		  "ASL", NULL},
    {0x0B, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0x0C, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0x0D, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_ABS, 0, 0}}, "ORA", NULL},
    {0x0E, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_ABS, 0, 0}}, "ASL", NULL},
    {0x0F, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0x10, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_REL, 0, 0}}, "BPL", NULL},
    {0x11, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_INY, 0, 0}}, "ORA", NULL},
    {0x12, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0x13, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0x14, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0x15, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_ZPX, 0, 0}}, "ORA", NULL},
    {0x16, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_ZPX, 0, 0}}, "ASL", NULL},
    {0x17, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0x18, 0, {0, 0, 0}, {0, 0, {0, 0, 0}},		  "CLC", NULL},
    {0x19, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_ABY, 0, 0}}, "ORA", NULL},
    {0x1A, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0x1B, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0x1C, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0x1D, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_ABX, 0, 0}}, "ORA", NULL},
    {0x1E, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_ABX, 0, 0}}, "ASL", NULL},
    {0x1F, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0x20, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_ABS, 0, 0}}, "JSR", NULL},
    {0x21, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_INX, 0, 0}}, "AND", NULL},
    {0x22, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0x23, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0x24, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_ZPG, 0, 0}}, "BIT", NULL},
    {0x25, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_ZPG, 0, 0}}, "AND", NULL},
    {0x26, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_ZPG, 0, 0}}, "ROL", NULL},
    {0x27, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0x28, 0, {0, 0, 0}, {0, 0, {0, 0, 0}},		  "PLP", NULL},
    {0x29, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_IMM, 0, 0}}, "AND", NULL},
    {0x2A, 0, {0, 0, 0}, {0, 0, {0, 0, 0}},		  "ROL", NULL},
    {0x2B, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0x2C, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_ABS, 0, 0}}, "BIT", NULL},
    {0x2D, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_ABS, 0, 0}}, "AND", NULL},
    {0x2E, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_ABS, 0, 0}}, "ROL", NULL},
    {0x2F, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0x30, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_REL, 0, 0}}, "BMI", NULL},
    {0x31, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_INY, 0, 0}}, "AND", NULL},
    {0x32, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0x33, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0x34, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0x35, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_ZPX, 0, 0}}, "AND", NULL},
    {0x36, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_ZPX, 0, 0}}, "ROL", NULL},
    {0x37, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0x38, 0, {0, 0, 0}, {0, 0, {0, 0, 0}},		  "SEC", NULL},
    {0x39, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_ABY, 0, 0}}, "AND", NULL},
    {0x3A, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0x3B, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0x3C, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0x3D, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_ABX, 0, 0}}, "AND", NULL},
    {0x3E, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_ABX, 0, 0}}, "ROL", NULL},
    {0x3F, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0x40, 0, {0, 0, 0}, {0, 0, {0, 0, 0}},		  "RTI", NULL},
    {0x41, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_INX, 0, 0}}, "EOR", NULL},
    {0x42, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0x43, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0x44, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0x45, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_ZPG, 0, 0}}, "EOR", NULL},
    {0x46, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_ZPG, 0, 0}}, "LSR", NULL},
    {0x47, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0x48, 0, {0, 0, 0}, {0, 0, {0, 0, 0}},		  "PHA", NULL},
    {0x49, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_IMM, 0, 0}}, "EOR", NULL},
    {0x4A, 0, {0, 0, 0}, {0, 0, {0, 0, 0}},		  "LSR", NULL},
    {0x4B, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0x4C, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_ABS, 0, 0}}, "JMP", NULL},
    {0x4D, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_ABS, 0, 0}}, "EOR", NULL},
    {0x4E, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_ABS, 0, 0}}, "LSR", NULL},
    {0x4F, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0x50, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_REL, 0, 0}}, "BVC", NULL},
    {0x51, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_INY, 0, 0}}, "EOR", NULL},
    {0x52, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0x53, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0x54, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0x55, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_ZPX, 0, 0}}, "EOR", NULL},
    {0x56, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_ZPX, 0, 0}}, "LSR", NULL},
    {0x57, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0x58, 0, {0, 0, 0}, {0, 0, {0, 0, 0}},		  "CLI", NULL},
    {0x59, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_ABY, 0, 0}}, "EOR", NULL},
    {0x5A, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0x5B, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0x5C, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0x5D, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_ABX, 0, 0}}, "EOR", NULL},
    {0x5E, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_ABX, 0, 0}}, "LSR", NULL},
    {0x5F, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0x60, 0, {0, 0, 0}, {0, 0, {0, 0, 0}},		  "RTS", NULL},
    {0x61, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_INX, 0, 0}}, "ADC", NULL},
    {0x62, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0x63, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0x64, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0x65, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_ZPG, 0, 0}}, "ADC", NULL},
    {0x66, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_ZPG, 0, 0}}, "ROR", NULL},
    {0x67, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0x68, 0, {0, 0, 0}, {0, 0, {0, 0, 0}},		  "PLA", NULL},
    {0x69, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_IMM, 0, 0}}, "ADC", NULL},
    {0x6A, 0, {0, 0, 0}, {0, 0, {0, 0, 0}},		  "ROR", NULL},
    {0x6B, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0x6C, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_IND, 0, 0}}, "JMP", NULL},
    {0x6D, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_ABS, 0, 0}}, "ADC", NULL},
    {0x6E, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_ABS, 0, 0}}, "ROR", NULL},
    {0x6F, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0x70, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_REL, 0, 0}}, "BVS", NULL},
    {0x71, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_INY, 0, 0}}, "ADC", NULL},
    {0x72, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0x73, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0x74, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0x75, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_ZPX, 0, 0}}, "ADC", NULL},
    {0x76, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_ZPX, 0, 0}}, "ROR", NULL},
    {0x77, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0x78, 0, {0, 0, 0}, {0, 0, {0, 0, 0}},		  "SEI", NULL},
    {0x79, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_ABY, 0, 0}}, "ADC", NULL},
    {0x7A, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0x7B, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0x7C, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0x7D, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_ABX, 0, 0}}, "ADC", NULL},
    {0x7E, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_ABX, 0, 0}}, "ROR", NULL},
    {0x7F, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0x80, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0x81, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_INX, 0, 0}}, "STA", NULL},
    {0x82, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0x83, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0x84, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_ZPG, 0, 0}}, "STY", NULL},
    {0x85, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_ZPG, 0, 0}}, "STA", NULL},
    {0x86, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_ZPG, 0, 0}}, "STX", NULL},
    {0x87, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0x88, 0, {0, 0, 0}, {0, 0, {0, 0, 0}},		  "DEY", NULL},
    {0x89, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0x8A, 0, {0, 0, 0}, {0, 0, {0, 0, 0}},		  "TXA", NULL},
    {0x8B, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0x8C, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_ABS, 0, 0}}, "STY", NULL},
    {0x8D, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_ABS, 0, 0}}, "STA", NULL},
    {0x8E, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_ABS, 0, 0}}, "STX", NULL},
    {0x8F, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0x90, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_REL, 0, 0}}, "BCC", NULL},
    {0x91, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_INY, 0, 0}}, "STA", NULL},
    {0x92, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0x93, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0x94, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_ZPX, 0, 0}}, "STY", NULL},
    {0x95, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_ZPX, 0, 0}}, "STA", NULL},
    {0x96, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_ZPY, 0, 0}}, "STX", NULL},
    {0x97, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0x98, 0, {0, 0, 0}, {0, 0, {0, 0, 0}},		  "TYA", NULL},
    {0x99, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_ABY, 0, 0}}, "STA", NULL},
    {0x9A, 0, {0, 0, 0}, {0, 0, {0, 0, 0}},		  "TXS", NULL},
    {0x9B, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0x9C, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0x9D, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_ABX, 0, 0}}, "STA", NULL},
    {0x9E, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0x9F, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0xA0, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_IMM, 0, 0}}, "LDY", NULL},
    {0xA1, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_INX, 0, 0}}, "LDA", NULL},
    {0xA2, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_IMM, 0, 0}}, "LDX", NULL},
    {0xA3, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0xA4, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_ZPG, 0, 0}}, "LDY", NULL},
    {0xA5, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_ZPG, 0, 0}}, "LDA", NULL},
    {0xA6, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_ZPG, 0, 0}}, "LDX", NULL},
    {0xA7, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0xA8, 0, {0, 0, 0}, {0, 0, {0, 0, 0}},		  "TAY", NULL},
    {0xA9, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_IMM, 0, 0}}, "LDA", NULL},
    {0xAA, 0, {0, 0, 0}, {0, 0, {0, 0, 0}},		  "TAX", NULL},
    {0xAB, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0xAC, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_ABS, 0, 0}}, "LDY", NULL},
    {0xAD, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_ABS, 0, 0}}, "LDA", NULL},
    {0xAE, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_ABS, 0, 0}}, "LDX", NULL},
    {0xAF, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0xB0, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_REL, 0, 0}}, "BCS", NULL},
    {0xB1, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_INY, 0, 0}}, "LDA", NULL},
    {0xB2, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0xB3, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0xB4, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_ZPX, 0, 0}}, "LDY", NULL},
    {0xB5, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_ZPX, 0, 0}}, "LDA", NULL},
    {0xB6, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_ZPY, 0, 0}}, "LDX", NULL},
    {0xB7, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0xB8, 0, {0, 0, 0}, {0, 0, {0, 0, 0}},		  "CLV", NULL},
    {0xB9, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_ABY, 0, 0}}, "LDA", NULL},
    {0xBA, 0, {0, 0, 0}, {0, 0, {0, 0, 0}},		  "TSX", NULL},
    {0xBB, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0xBC, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_ABX, 0, 0}}, "LDY", NULL},
    {0xBD, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_ABX, 0, 0}}, "LDA", NULL},
    {0xBE, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_ABY, 0, 0}}, "LDX", NULL},
    {0xBF, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0xC0, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_IMM, 0, 0}}, "CPY", NULL},
    {0xC1, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_INX, 0, 0}}, "CMP", NULL},
    {0xC2, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0xC3, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0xC4, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_ZPG, 0, 0}}, "CPY", NULL},
    {0xC5, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_ZPG, 0, 0}}, "CMP", NULL},
    {0xC6, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_ZPG, 0, 0}}, "DEC", NULL},
    {0xC7, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0xC8, 0, {0, 0, 0}, {0, 0, {0, 0, 0}},		  "INY", NULL},
    {0xC9, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_IMM, 0, 0}}, "CMP", NULL},
    {0xCA, 0, {0, 0, 0}, {0, 0, {0, 0, 0}},		  "DEX", NULL},
    {0xCB, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0xCC, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_ABS, 0, 0}}, "CPY", NULL},
    {0xCD, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_ABS, 0, 0}}, "CMP", NULL},
    {0xCE, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_ABS, 0, 0}}, "DEC", NULL},
    {0xCF, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0xD0, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_REL, 0, 0}}, "BNE", NULL},
    {0xD1, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_INY, 0, 0}}, "CMP", NULL},
    {0xD2, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0xD3, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0xD4, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0xD5, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_ZPX, 0, 0}}, "CMP", NULL},
    {0xD6, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_ZPX, 0, 0}}, "DEC", NULL},
    {0xD7, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0xD8, 0, {0, 0, 0}, {0, 0, {0, 0, 0}},		  "CLD", NULL},
    {0xD9, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_ABY, 0, 0}}, "CMP", NULL},
    {0xDA, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0xDB, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0xDC, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0xDD, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_ABX, 0, 0}}, "CMP", NULL},
    {0xDE, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_ABX, 0, 0}}, "DEC", NULL},
    {0xDF, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0xE0, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_IMM, 0, 0}}, "CPX", NULL},
    {0xE1, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_INX, 0, 0}}, "SBC", NULL},
    {0xE2, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0xE3, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0xE4, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_ZPG, 0, 0}}, "CPX", NULL},
    {0xE5, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_ZPG, 0, 0}}, "SBC", NULL},
    {0xE6, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_ZPG, 0, 0}}, "INC", NULL},
    {0xE7, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0xE8, 0, {0, 0, 0}, {0, 0, {0, 0, 0}},		  "INX", NULL},
    {0xE9, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_IMM, 0, 0}}, "SBC", NULL},
    {0xEA, 0, {0, 0, 0}, {0, 0, {0, 0, 0}},		  "NOP", NULL},
    {0xEB, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0xEC, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_ABS, 0, 0}}, "CPX", NULL},
    {0xED, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_ABS, 0, 0}}, "SBC", NULL},
    {0xEE, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_ABS, 0, 0}}, "INC", NULL},
    {0xEF, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0xF0, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_REL, 0, 0}}, "BEQ", NULL},
    {0xF1, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_INY, 0, 0}}, "SBC", NULL},
    {0xF2, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0xF3, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0xF4, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0xF5, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_ZPX, 0, 0}}, "SBC", NULL},
    {0xF6, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_ZPX, 0, 0}}, "INC", NULL},
    {0xF7, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0xF8, 0, {0, 0, 0}, {0, 0, {0, 0, 0}},		  "SED", NULL},
    {0xF9, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_ABY, 0, 0}}, "SBC", NULL},
    {0xFA, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0xFB, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0xFC, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL},
    {0xFD, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_ABX, 0, 0}}, "SBC", NULL},
    {0xFE, 0, {0, 0, 0}, {1, 0, {TC6502_ADDR_ABX, 0, 0}}, "INC", NULL},
    {0xFF, 0, {0, 0, 0}, {0, 0, {0, 0, 0}}, "???", NULL}
  };	// TC6502MachineCode[0x100]

  /* 6502 CPU INSTRUCTIONS TABLE	FLAG:	NV.BDIZC
	ADC	A + M + C -> A, C		NV....ZC
	AND	A AND M -> A			N.....Z.
	ASL	C <- 7..0 <- 0			N.....ZC
	BCC	C = 0 @@ (Branch)		........
	BCS	C = 1 @@			........
	BEQ	Z = 1 @@			........
	BIT	A AND M			       M76......
	BMI	N = 1 @@			........
	BNE	Z = 0 @@			........
	BPL	N = 0 @@			........
	BRK	Interrupt			...1.1..
	BVC	V = 0 @@			........
	BVS	V = 1 @@                        ........
	CLC	0 -> C                          .......0
	CLD	0 -> D                          ....0...
	CLI	0 -> I                          .....0..
	CLV	0 -> V                          .0......
	CMP	A - M				N.....ZC
	CPX	X - M                           N.....ZC
	CPY	Y - M                           N.....ZC
	DEC	M - 1 -> M			N.....Z.
	DEX	X - 1 -> X                      N.....Z.
	DEY	Y - 1 -> Y                      N.....Z.
	EOR	A XOR M -> A                    N.....Z.
	INC	M + 1 -> M                      N.....Z.
	INX	X + 1 -> X			N.....Z.
	INY	Y + 1 -> Y			N.....Z.
	JMP	@@                              ........
	JSR	@@Sub Routine                   ........
	LDA	M -> A                          N.....Z.
	LDX	M -> X                          N.....Z.
	LDY	M -> Y                          N.....Z.
	LSR	0 -> 7..0 -> C                  0.....ZC
	NOP	No Operation                    ........
	ORA	A OR M -> A                     N.....Z.
	PHA	PUSH A                          ........
	PHP	PUSH P                          ........
	PLA	POP A                           N.....Z.
	PLP	POP P                           By Stack
	ROL	( <- 7..0 <- C <- )             N.....ZC
	ROR	( -> C -> 7..0 -> )             N.....ZC
	RTI	Interrupt Return                By Stack
	RTS	Sub routine Return		........
	SBC	A - M - (NOT C) -> A            NV....Z*
	SEC	1 -> C				.......1
	SED	1 -> D				....1...
	SEI	1 -> I                          .....1..
	STA	A -> M                          ........
	STX	X -> M                          ........
	STY	Y -> M                          ........
	TAX	A -> X                          N.....Z.
	TAY	A -> Y                          N.....Z.
	TSX	S -> X                          N.....Z.
	TXA	X -> A                          N.....Z.
	TXS	X -> S                          ........
	TYA	Y -> A                          N.....Z.
  ** 6502 CPU INSTRUCTIONS TABLE	FLAG:	NV.BDIZC */

  struct TC6502RegisterStruct {
    Word PC;		// Program Counter
    Byte A;		// Accumulator
    Byte X;		// Base Pointer X
    Byte Y;		// Base Pointer Y
    Byte S;		// Stack Pointer S (In Fact Bit 8 = 1, $100 ~ $1FF)
    Byte P;		// Flag: N V - B D I Z C
			// Neg oVer - Break Dec noIntr Zero Carry
    TC6502RegisterStruct () {
      PC = 0;
      A = X = Y = S = P = 0;
    }
  };

  class TC6502 {
  protected:
    TCMacodeStruct *MacodeTable;
    TCMacodeRegisterStruct *RegsTable;
  public:
    TC6502RegisterStruct Regs;
    Byte *MemoryMap;
    Word MapSize;
  public:
    TC6502 () {
      MacodeTable	= TC6502MachineCode;
      RegsTable		= TC6502Registers;
      MemoryMap		= NULL;
    }
  public:
    int Unassemble (char *Buffer);
  };

int TC6502::Unassemble (char *Buffer) {
  Word CurPC = Regs.PC;
  Word EndPC = CurPC + MapSize;
  Word Count = 0;
  Word EndCount = EndPC - CurPC;
  Byte *IM = MemoryMap;
  Byte IR, IW;
  while (CurPC < EndPC) {
    IR = *IM++; CurPC++;
    IW = TCMacodeLength (MacodeTable [IR]);

}

#endif