[ { "InstFile" : "C:/Code/FPGA_comptaiton/fpga_project/src/checksum.v", "InstLine" : 17, "InstName" : "checksum", "ModuleFile" : "C:/Code/FPGA_comptaiton/fpga_project/src/checksum.v", "ModuleLine" : 17, "ModuleName" : "checksum" }, { "InstFile" : "C:/Code/FPGA_comptaiton/fpga_project/src/crc32_d4.v", "InstLine" : 2, "InstName" : "crc32_d4", "ModuleFile" : "C:/Code/FPGA_comptaiton/fpga_project/src/crc32_d4.v", "ModuleLine" : 2, "ModuleName" : "crc32_d4" }, { "InstFile" : "C:/Code/FPGA_comptaiton/fpga_project/src/eth_send.v", "InstLine" : 17, "InstName" : "eth_send", "ModuleFile" : "C:/Code/FPGA_comptaiton/fpga_project/src/eth_send.v", "ModuleLine" : 17, "ModuleName" : "eth_send" }, { "InstFile" : "C:/Code/FPGA_comptaiton/fpga_project/src/triple_speed_ethernet_mac/triple_speed_ethernet_mac.v", "InstLine" : 6376, "InstName" : "Triple_Speed_Ethernet_MAC_Top", "ModuleFile" : "C:/Code/FPGA_comptaiton/fpga_project/src/triple_speed_ethernet_mac/triple_speed_ethernet_mac.v", "ModuleLine" : 6376, "ModuleName" : "Triple_Speed_Ethernet_MAC_Top", "SubInsts" : [ { "InstFile" : "C:/Code/FPGA_comptaiton/fpga_project/src/triple_speed_ethernet_mac/triple_speed_ethernet_mac.v", "InstLine" : 6485, "InstName" : "u_triple_speed_mac", "ModuleFile" : "C:/Code/FPGA_comptaiton/fpga_project/src/triple_speed_ethernet_mac/triple_speed_ethernet_mac.v", "ModuleLine" : 1, "ModuleName" : "~triple_speed_mac.Triple_Speed_Ethernet_MAC_Top" } ] } ]