
*** Running vivado
    with args -log processor.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source processor.tcl


****** Vivado v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source processor.tcl -notrace
Command: synth_design -top processor -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2577 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1795.934 ; gain = 152.684 ; free physical = 11915 ; free virtual = 28729
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'processor' [/home/tanmay/project_1/project_1.srcs/sources_1/new/processor.v:22]
INFO: [Synth 8-6157] synthesizing module 'fetch' [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:3]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'inst.mem'; please make sure the file is added to project and has read permission, ignoring [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:17]
INFO: [Synth 8-155] case statement is not full and has no default [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:41]

Warning: Trying to implement RAM in registers. Block RAM or DRAM implementation is not possible for one or more of the following reasons :
	1: Unable to determine number of words or word size in RAM. 
	2: No valid read/write found for RAM. 
RAM dissolved into registers
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
WARNING: [Synth 8-3848] Net instmem in module/entity fetch does not have driver. [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:12]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'fetch' (1#1) [/home/tanmay/project_1/project_1.srcs/sources_1/new/fetch.v:3]
INFO: [Synth 8-6157] synthesizing module 'secStage' [/home/tanmay/project_1/project_1.srcs/sources_1/imports/file/secStage.v:23]
INFO: [Synth 8-6157] synthesizing module 'decode' [/home/tanmay/project_1/project_1.srcs/sources_1/imports/file/decode.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [/home/tanmay/project_1/project_1.srcs/sources_1/imports/file/decode.v:45]
INFO: [Synth 8-6155] done synthesizing module 'decode' (2#1) [/home/tanmay/project_1/project_1.srcs/sources_1/imports/file/decode.v:23]
INFO: [Synth 8-6157] synthesizing module 'datapath' [/home/tanmay/project_1/project_1.srcs/sources_1/imports/file/datapath.v:23]
INFO: [Synth 8-3876] $readmem data file 'data.mem' is read successfully [/home/tanmay/project_1/project_1.srcs/sources_1/imports/file/datapath.v:51]
INFO: [Synth 8-6157] synthesizing module 'extend' [/home/tanmay/project_1/project_1.srcs/sources_1/imports/file/extend.v:23]
INFO: [Synth 8-6155] done synthesizing module 'extend' (3#1) [/home/tanmay/project_1/project_1.srcs/sources_1/imports/file/extend.v:23]
INFO: [Synth 8-6157] synthesizing module 'regfile' [/home/tanmay/project_1/project_1.srcs/sources_1/imports/file/regfile.v:23]
WARNING: [Synth 8-2898] ignoring malformed $readmem task: invalid memory name [/home/tanmay/project_1/project_1.srcs/sources_1/imports/file/regfile.v:42]
WARNING: [Synth 8-2898] ignoring malformed $readmem task: invalid memory name [/home/tanmay/project_1/project_1.srcs/sources_1/imports/file/regfile.v:55]
INFO: [Synth 8-6155] done synthesizing module 'regfile' (4#1) [/home/tanmay/project_1/project_1.srcs/sources_1/imports/file/regfile.v:23]
INFO: [Synth 8-6157] synthesizing module 'alu32' [/home/tanmay/project_1/project_1.srcs/sources_1/imports/file/alu32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'alu32' (5#1) [/home/tanmay/project_1/project_1.srcs/sources_1/imports/file/alu32.v:23]
INFO: [Synth 8-6155] done synthesizing module 'datapath' (6#1) [/home/tanmay/project_1/project_1.srcs/sources_1/imports/file/datapath.v:23]
INFO: [Synth 8-6155] done synthesizing module 'secStage' (7#1) [/home/tanmay/project_1/project_1.srcs/sources_1/imports/file/secStage.v:23]
INFO: [Synth 8-6155] done synthesizing module 'processor' (8#1) [/home/tanmay/project_1/project_1.srcs/sources_1/new/processor.v:22]
WARNING: [Synth 8-3331] design fetch has unconnected port inst[25]
WARNING: [Synth 8-3331] design fetch has unconnected port inst[24]
WARNING: [Synth 8-3331] design fetch has unconnected port inst[23]
WARNING: [Synth 8-3331] design fetch has unconnected port inst[22]
WARNING: [Synth 8-3331] design fetch has unconnected port inst[21]
WARNING: [Synth 8-3331] design fetch has unconnected port inst[20]
WARNING: [Synth 8-3331] design fetch has unconnected port inst[19]
WARNING: [Synth 8-3331] design fetch has unconnected port inst[18]
WARNING: [Synth 8-3331] design fetch has unconnected port inst[17]
WARNING: [Synth 8-3331] design fetch has unconnected port inst[16]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 1849.684 ; gain = 206.434 ; free physical = 11932 ; free virtual = 28748
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1855.621 ; gain = 212.371 ; free physical = 11931 ; free virtual = 28747
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1855.621 ; gain = 212.371 ; free physical = 11931 ; free virtual = 28747
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/tanmay/project_1/project_1.srcs/constrs_1/new/proc.xdc]
WARNING: [Vivado 12-663] port, pin or net 'get_ports' not found. [/home/tanmay/project_1/project_1.srcs/constrs_1/new/proc.xdc:1]
INFO: [Vivado 12-2286] Implicit search of objects for pattern 'clk' matched to 'port' objects. [/home/tanmay/project_1/project_1.srcs/constrs_1/new/proc.xdc:1]
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Finished Parsing XDC File [/home/tanmay/project_1/project_1.srcs/constrs_1/new/proc.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2040.215 ; gain = 0.000 ; free physical = 11768 ; free virtual = 28614
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2040.215 ; gain = 0.000 ; free physical = 11768 ; free virtual = 28614
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2040.215 ; gain = 396.965 ; free physical = 11885 ; free virtual = 28722
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2040.215 ; gain = 396.965 ; free physical = 11885 ; free virtual = 28722
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2040.215 ; gain = 396.965 ; free physical = 11885 ; free virtual = 28722
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "rs" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "shmt" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "sft" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "aluctr" is below threshold of ROM address width. It will be mapped to LUTs
WARNING: [Synth 8-327] inferring latch for variable 'alusrc_reg' [/home/tanmay/project_1/project_1.srcs/sources_1/imports/file/decode.v:57]
WARNING: [Synth 8-327] inferring latch for variable 'aluctr_reg' [/home/tanmay/project_1/project_1.srcs/sources_1/imports/file/decode.v:58]
WARNING: [Synth 8-327] inferring latch for variable 'regdes_reg' [/home/tanmay/project_1/project_1.srcs/sources_1/imports/file/decode.v:59]
WARNING: [Synth 8-327] inferring latch for variable 'regen_reg' [/home/tanmay/project_1/project_1.srcs/sources_1/imports/file/decode.v:60]
WARNING: [Synth 8-327] inferring latch for variable 'memwr_reg' [/home/tanmay/project_1/project_1.srcs/sources_1/imports/file/decode.v:61]
WARNING: [Synth 8-327] inferring latch for variable 'memtoreg_reg' [/home/tanmay/project_1/project_1.srcs/sources_1/imports/file/decode.v:62]
WARNING: [Synth 8-327] inferring latch for variable 'rs_reg' [/home/tanmay/project_1/project_1.srcs/sources_1/imports/file/decode.v:47]
WARNING: [Synth 8-327] inferring latch for variable 'rt_reg' [/home/tanmay/project_1/project_1.srcs/sources_1/imports/file/decode.v:48]
WARNING: [Synth 8-327] inferring latch for variable 'rd_reg' [/home/tanmay/project_1/project_1.srcs/sources_1/imports/file/decode.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'imm_reg' [/home/tanmay/project_1/project_1.srcs/sources_1/imports/file/decode.v:50]
WARNING: [Synth 8-327] inferring latch for variable 'sft_reg' [/home/tanmay/project_1/project_1.srcs/sources_1/imports/file/decode.v:56]
WARNING: [Synth 8-327] inferring latch for variable 'shmt_reg' [/home/tanmay/project_1/project_1.srcs/sources_1/imports/file/decode.v:51]
WARNING: [Synth 8-327] inferring latch for variable 'extop_reg' [/home/tanmay/project_1/project_1.srcs/sources_1/imports/file/decode.v:55]
WARNING: [Synth 8-327] inferring latch for variable 'j_reg' [/home/tanmay/project_1/project_1.srcs/sources_1/imports/file/decode.v:52]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [/home/tanmay/project_1/project_1.srcs/sources_1/imports/file/alu32.v:37]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2040.215 ; gain = 396.965 ; free physical = 11876 ; free virtual = 28713
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 34    
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 9     
	  14 Input      4 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 36    
	   4 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 13    
	  14 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 32    
	  15 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module processor 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module fetch 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module decode 
Detailed RTL Component Info : 
+---Muxes : 
	  14 Input      4 Bit        Muxes := 1     
	  16 Input      4 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 13    
	  14 Input      1 Bit        Muxes := 1     
Module extend 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module regfile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 33    
	   3 Input      1 Bit        Muxes := 32    
Module alu32 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
	  15 Input      1 Bit        Muxes := 1     
Module datapath 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5587] ROM size for "ssg1/d/aluctr" is below threshold of ROM address width. It will be mapped to LUTs
WARNING: [Synth 8-3331] design fetch has unconnected port inst[25]
WARNING: [Synth 8-3331] design fetch has unconnected port inst[24]
WARNING: [Synth 8-3331] design fetch has unconnected port inst[23]
WARNING: [Synth 8-3331] design fetch has unconnected port inst[22]
WARNING: [Synth 8-3331] design fetch has unconnected port inst[21]
WARNING: [Synth 8-3331] design fetch has unconnected port inst[20]
WARNING: [Synth 8-3331] design fetch has unconnected port inst[19]
WARNING: [Synth 8-3331] design fetch has unconnected port inst[18]
WARNING: [Synth 8-3331] design fetch has unconnected port inst[17]
WARNING: [Synth 8-3331] design fetch has unconnected port inst[16]
INFO: [Synth 8-3886] merging instance 'inst_reg[0]' (FD_1) to 'inst_reg[1]'
INFO: [Synth 8-3886] merging instance 'inst_reg[1]' (FD_1) to 'inst_reg[2]'
INFO: [Synth 8-3886] merging instance 'inst_reg[2]' (FD_1) to 'inst_reg[3]'
INFO: [Synth 8-3886] merging instance 'inst_reg[3]' (FD_1) to 'inst_reg[4]'
INFO: [Synth 8-3886] merging instance 'inst_reg[4]' (FD_1) to 'inst_reg[5]'
INFO: [Synth 8-3886] merging instance 'inst_reg[5]' (FD_1) to 'inst_reg[6]'
INFO: [Synth 8-3886] merging instance 'inst_reg[6]' (FD_1) to 'inst_reg[7]'
INFO: [Synth 8-3886] merging instance 'inst_reg[7]' (FD_1) to 'inst_reg[8]'
INFO: [Synth 8-3886] merging instance 'inst_reg[8]' (FD_1) to 'inst_reg[9]'
INFO: [Synth 8-3886] merging instance 'inst_reg[9]' (FD_1) to 'inst_reg[10]'
INFO: [Synth 8-3886] merging instance 'inst_reg[10]' (FD_1) to 'inst_reg[11]'
INFO: [Synth 8-3886] merging instance 'inst_reg[11]' (FD_1) to 'inst_reg[12]'
INFO: [Synth 8-3886] merging instance 'inst_reg[12]' (FD_1) to 'inst_reg[13]'
INFO: [Synth 8-3886] merging instance 'inst_reg[13]' (FD_1) to 'inst_reg[14]'
INFO: [Synth 8-3886] merging instance 'inst_reg[14]' (FD_1) to 'inst_reg[15]'
INFO: [Synth 8-3886] merging instance 'inst_reg[15]' (FD_1) to 'inst_reg[16]'
INFO: [Synth 8-3886] merging instance 'inst_reg[16]' (FD_1) to 'inst_reg[17]'
INFO: [Synth 8-3886] merging instance 'inst_reg[17]' (FD_1) to 'inst_reg[18]'
INFO: [Synth 8-3886] merging instance 'inst_reg[18]' (FD_1) to 'inst_reg[19]'
INFO: [Synth 8-3886] merging instance 'inst_reg[19]' (FD_1) to 'inst_reg[20]'
INFO: [Synth 8-3886] merging instance 'inst_reg[20]' (FD_1) to 'inst_reg[21]'
INFO: [Synth 8-3886] merging instance 'inst_reg[21]' (FD_1) to 'inst_reg[22]'
INFO: [Synth 8-3886] merging instance 'inst_reg[22]' (FD_1) to 'inst_reg[23]'
INFO: [Synth 8-3886] merging instance 'inst_reg[23]' (FD_1) to 'inst_reg[24]'
INFO: [Synth 8-3886] merging instance 'inst_reg[24]' (FD_1) to 'inst_reg[25]'
INFO: [Synth 8-3886] merging instance 'inst_reg[25]' (FD_1) to 'inst_reg[26]'
INFO: [Synth 8-3886] merging instance 'inst_reg[26]' (FD_1) to 'inst_reg[27]'
INFO: [Synth 8-3886] merging instance 'inst_reg[27]' (FD_1) to 'inst_reg[28]'
INFO: [Synth 8-3886] merging instance 'inst_reg[28]' (FD_1) to 'inst_reg[29]'
INFO: [Synth 8-3886] merging instance 'inst_reg[29]' (FD_1) to 'inst_reg[30]'
INFO: [Synth 8-3886] merging instance 'inst_reg[30]' (FD_1) to 'inst_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\inst_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ssg1/d/j_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ssg1/d/regen_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ssg1/d/rd_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ssg1/d/rd_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ssg1/d/rd_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ssg1/d/rd_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ssg1/d/rd_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ssg1/d/regdes_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ssg1/d/memwr_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ssg1/d/shmt_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ssg1/d/imm_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ssg1/d/shmt_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ssg1/d/imm_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ssg1/d/shmt_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ssg1/d/imm_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ssg1/d/shmt_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ssg1/d/imm_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ssg1/d/shmt_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ssg1/d/imm_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ssg1/d/imm_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ssg1/d/imm_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ssg1/d/imm_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ssg1/d/imm_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ssg1/d/imm_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ssg1/d/imm_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ssg1/d/imm_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ssg1/d/imm_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ssg1/d/imm_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ssg1/d/imm_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ssg1/d/rs_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ssg1/d/rs_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ssg1/d/rs_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ssg1/d/rs_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ssg1/d/rs_reg[4] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ssg1/d/sft_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ssg1/d/extop_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ssg1/d/imm_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ssg1/d/rt_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ssg1/d/rt_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ssg1/d/rt_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ssg1/d/rt_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ssg1/d/rt_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ssg1/d/alusrc_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ssg1/d/aluctr_reg[0] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ssg1/d/aluctr_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ssg1/d/aluctr_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ssg1/d/aluctr_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ssg1/d/memtoreg_reg )
INFO: [Synth 8-3886] merging instance 'ssg1/dp1/r1/regfile_reg[31][0]' (FDE_1) to 'ssg1/dp1/r1/regfile_reg[29][0]'
INFO: [Synth 8-3886] merging instance 'ssg1/dp1/r1/regfile_reg[30][0]' (FDE_1) to 'ssg1/dp1/r1/regfile_reg[29][0]'
INFO: [Synth 8-3886] merging instance 'ssg1/dp1/r1/regfile_reg[29][0]' (FDE_1) to 'ssg1/dp1/r1/regfile_reg[27][0]'
INFO: [Synth 8-3886] merging instance 'ssg1/dp1/r1/regfile_reg[28][0]' (FDE_1) to 'ssg1/dp1/r1/regfile_reg[27][0]'
INFO: [Synth 8-3886] merging instance 'ssg1/dp1/r1/regfile_reg[27][0]' (FDE_1) to 'ssg1/dp1/r1/regfile_reg[25][0]'
INFO: [Synth 8-3886] merging instance 'ssg1/dp1/r1/regfile_reg[26][0]' (FDE_1) to 'ssg1/dp1/r1/regfile_reg[25][0]'
INFO: [Synth 8-3886] merging instance 'ssg1/dp1/r1/regfile_reg[25][0]' (FDE_1) to 'ssg1/dp1/r1/regfile_reg[23][0]'
INFO: [Synth 8-3886] merging instance 'ssg1/dp1/r1/regfile_reg[24][0]' (FDE_1) to 'ssg1/dp1/r1/regfile_reg[23][0]'
INFO: [Synth 8-3886] merging instance 'ssg1/dp1/r1/regfile_reg[23][0]' (FDE_1) to 'ssg1/dp1/r1/regfile_reg[21][0]'
INFO: [Synth 8-3886] merging instance 'ssg1/dp1/r1/regfile_reg[22][0]' (FDE_1) to 'ssg1/dp1/r1/regfile_reg[21][0]'
INFO: [Synth 8-3886] merging instance 'ssg1/dp1/r1/regfile_reg[21][0]' (FDE_1) to 'ssg1/dp1/r1/regfile_reg[19][0]'
INFO: [Synth 8-3886] merging instance 'ssg1/dp1/r1/regfile_reg[20][0]' (FDE_1) to 'ssg1/dp1/r1/regfile_reg[19][0]'
INFO: [Synth 8-3886] merging instance 'ssg1/dp1/r1/regfile_reg[19][0]' (FDE_1) to 'ssg1/dp1/r1/regfile_reg[17][0]'
INFO: [Synth 8-3886] merging instance 'ssg1/dp1/r1/regfile_reg[18][0]' (FDE_1) to 'ssg1/dp1/r1/regfile_reg[17][0]'
INFO: [Synth 8-3886] merging instance 'ssg1/dp1/r1/regfile_reg[17][0]' (FDE_1) to 'ssg1/dp1/r1/regfile_reg[15][0]'
INFO: [Synth 8-3886] merging instance 'ssg1/dp1/r1/regfile_reg[16][0]' (FDE_1) to 'ssg1/dp1/r1/regfile_reg[15][0]'
INFO: [Synth 8-3886] merging instance 'ssg1/dp1/r1/regfile_reg[15][0]' (FDE_1) to 'ssg1/dp1/r1/regfile_reg[13][0]'
INFO: [Synth 8-3886] merging instance 'ssg1/dp1/r1/regfile_reg[14][0]' (FDE_1) to 'ssg1/dp1/r1/regfile_reg[13][0]'
INFO: [Synth 8-3886] merging instance 'ssg1/dp1/r1/regfile_reg[13][0]' (FDE_1) to 'ssg1/dp1/r1/regfile_reg[11][0]'
INFO: [Synth 8-3886] merging instance 'ssg1/dp1/r1/regfile_reg[12][0]' (FDE_1) to 'ssg1/dp1/r1/regfile_reg[11][0]'
INFO: [Synth 8-3886] merging instance 'ssg1/dp1/r1/regfile_reg[11][0]' (FDE_1) to 'ssg1/dp1/r1/regfile_reg[9][0]'
INFO: [Synth 8-3886] merging instance 'ssg1/dp1/r1/regfile_reg[10][0]' (FDE_1) to 'ssg1/dp1/r1/regfile_reg[9][0]'
INFO: [Synth 8-3886] merging instance 'ssg1/dp1/r1/regfile_reg[9][0]' (FDE_1) to 'ssg1/dp1/r1/regfile_reg[7][0]'
INFO: [Synth 8-3886] merging instance 'ssg1/dp1/r1/regfile_reg[8][0]' (FDE_1) to 'ssg1/dp1/r1/regfile_reg[7][0]'
INFO: [Synth 8-3886] merging instance 'ssg1/dp1/r1/regfile_reg[7][0]' (FDE_1) to 'ssg1/dp1/r1/regfile_reg[5][0]'
INFO: [Synth 8-3886] merging instance 'ssg1/dp1/r1/regfile_reg[6][0]' (FDE_1) to 'ssg1/dp1/r1/regfile_reg[5][0]'
INFO: [Synth 8-3886] merging instance 'ssg1/dp1/r1/regfile_reg[5][0]' (FDE_1) to 'ssg1/dp1/r1/regfile_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'ssg1/dp1/r1/regfile_reg[4][0]' (FDE_1) to 'ssg1/dp1/r1/regfile_reg[3][0]'
INFO: [Synth 8-3886] merging instance 'ssg1/dp1/r1/regfile_reg[3][0]' (FDE_1) to 'ssg1/dp1/r1/regfile_reg[1][0]'
INFO: [Synth 8-3886] merging instance 'ssg1/dp1/r1/regfile_reg[2][0]' (FDE_1) to 'ssg1/dp1/r1/regfile_reg[1][0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ssg1/dp1/r1 /\regfile_reg[1][0] )
INFO: [Synth 8-3886] merging instance 'ssg1/dp1/r1/regfile_reg[31][1]' (FDE_1) to 'ssg1/dp1/r1/regfile_reg[29][1]'
INFO: [Synth 8-3886] merging instance 'ssg1/dp1/r1/regfile_reg[30][1]' (FDE_1) to 'ssg1/dp1/r1/regfile_reg[29][1]'
INFO: [Synth 8-3886] merging instance 'ssg1/dp1/r1/regfile_reg[29][1]' (FDE_1) to 'ssg1/dp1/r1/regfile_reg[27][1]'
INFO: [Synth 8-3886] merging instance 'ssg1/dp1/r1/regfile_reg[28][1]' (FDE_1) to 'ssg1/dp1/r1/regfile_reg[27][1]'
INFO: [Synth 8-3886] merging instance 'ssg1/dp1/r1/regfile_reg[27][1]' (FDE_1) to 'ssg1/dp1/r1/regfile_reg[25][1]'
INFO: [Synth 8-3886] merging instance 'ssg1/dp1/r1/regfile_reg[26][1]' (FDE_1) to 'ssg1/dp1/r1/regfile_reg[25][1]'
INFO: [Synth 8-3886] merging instance 'ssg1/dp1/r1/regfile_reg[25][1]' (FDE_1) to 'ssg1/dp1/r1/regfile_reg[23][1]'
INFO: [Synth 8-3886] merging instance 'ssg1/dp1/r1/regfile_reg[24][1]' (FDE_1) to 'ssg1/dp1/r1/regfile_reg[23][1]'
INFO: [Synth 8-3886] merging instance 'ssg1/dp1/r1/regfile_reg[23][1]' (FDE_1) to 'ssg1/dp1/r1/regfile_reg[21][1]'
INFO: [Synth 8-3886] merging instance 'ssg1/dp1/r1/regfile_reg[22][1]' (FDE_1) to 'ssg1/dp1/r1/regfile_reg[21][1]'
INFO: [Synth 8-3886] merging instance 'ssg1/dp1/r1/regfile_reg[21][1]' (FDE_1) to 'ssg1/dp1/r1/regfile_reg[19][1]'
INFO: [Synth 8-3886] merging instance 'ssg1/dp1/r1/regfile_reg[20][1]' (FDE_1) to 'ssg1/dp1/r1/regfile_reg[19][1]'
INFO: [Synth 8-3886] merging instance 'ssg1/dp1/r1/regfile_reg[19][1]' (FDE_1) to 'ssg1/dp1/r1/regfile_reg[17][1]'
INFO: [Synth 8-3886] merging instance 'ssg1/dp1/r1/regfile_reg[18][1]' (FDE_1) to 'ssg1/dp1/r1/regfile_reg[17][1]'
INFO: [Synth 8-3886] merging instance 'ssg1/dp1/r1/regfile_reg[17][1]' (FDE_1) to 'ssg1/dp1/r1/regfile_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'ssg1/dp1/r1/regfile_reg[16][1]' (FDE_1) to 'ssg1/dp1/r1/regfile_reg[15][1]'
INFO: [Synth 8-3886] merging instance 'ssg1/dp1/r1/regfile_reg[15][1]' (FDE_1) to 'ssg1/dp1/r1/regfile_reg[13][1]'
INFO: [Synth 8-3886] merging instance 'ssg1/dp1/r1/regfile_reg[14][1]' (FDE_1) to 'ssg1/dp1/r1/regfile_reg[13][1]'
INFO: [Synth 8-3886] merging instance 'ssg1/dp1/r1/regfile_reg[13][1]' (FDE_1) to 'ssg1/dp1/r1/regfile_reg[11][1]'
INFO: [Synth 8-3886] merging instance 'ssg1/dp1/r1/regfile_reg[12][1]' (FDE_1) to 'ssg1/dp1/r1/regfile_reg[11][1]'
INFO: [Synth 8-3886] merging instance 'ssg1/dp1/r1/regfile_reg[11][1]' (FDE_1) to 'ssg1/dp1/r1/regfile_reg[9][1]'
INFO: [Synth 8-3886] merging instance 'ssg1/dp1/r1/regfile_reg[10][1]' (FDE_1) to 'ssg1/dp1/r1/regfile_reg[9][1]'
INFO: [Synth 8-3886] merging instance 'ssg1/dp1/r1/regfile_reg[9][1]' (FDE_1) to 'ssg1/dp1/r1/regfile_reg[7][1]'
INFO: [Synth 8-3886] merging instance 'ssg1/dp1/r1/regfile_reg[8][1]' (FDE_1) to 'ssg1/dp1/r1/regfile_reg[7][1]'
INFO: [Synth 8-3886] merging instance 'ssg1/dp1/r1/regfile_reg[7][1]' (FDE_1) to 'ssg1/dp1/r1/regfile_reg[5][1]'
INFO: [Synth 8-3886] merging instance 'ssg1/dp1/r1/regfile_reg[6][1]' (FDE_1) to 'ssg1/dp1/r1/regfile_reg[5][1]'
INFO: [Synth 8-3886] merging instance 'ssg1/dp1/r1/regfile_reg[5][1]' (FDE_1) to 'ssg1/dp1/r1/regfile_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'ssg1/dp1/r1/regfile_reg[4][1]' (FDE_1) to 'ssg1/dp1/r1/regfile_reg[3][1]'
INFO: [Synth 8-3886] merging instance 'ssg1/dp1/r1/regfile_reg[3][1]' (FDE_1) to 'ssg1/dp1/r1/regfile_reg[1][1]'
INFO: [Synth 8-3886] merging instance 'ssg1/dp1/r1/regfile_reg[2][1]' (FDE_1) to 'ssg1/dp1/r1/regfile_reg[1][1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ssg1/dp1/r1 /\regfile_reg[1][1] )
INFO: [Synth 8-3886] merging instance 'ssg1/dp1/r1/regfile_reg[31][2]' (FDE_1) to 'ssg1/dp1/r1/regfile_reg[29][2]'
INFO: [Synth 8-3886] merging instance 'ssg1/dp1/r1/regfile_reg[30][2]' (FDE_1) to 'ssg1/dp1/r1/regfile_reg[29][2]'
INFO: [Synth 8-3886] merging instance 'ssg1/dp1/r1/regfile_reg[29][2]' (FDE_1) to 'ssg1/dp1/r1/regfile_reg[27][2]'
INFO: [Synth 8-3886] merging instance 'ssg1/dp1/r1/regfile_reg[28][2]' (FDE_1) to 'ssg1/dp1/r1/regfile_reg[27][2]'
INFO: [Synth 8-3886] merging instance 'ssg1/dp1/r1/regfile_reg[27][2]' (FDE_1) to 'ssg1/dp1/r1/regfile_reg[25][2]'
INFO: [Synth 8-3886] merging instance 'ssg1/dp1/r1/regfile_reg[26][2]' (FDE_1) to 'ssg1/dp1/r1/regfile_reg[25][2]'
INFO: [Synth 8-3886] merging instance 'ssg1/dp1/r1/regfile_reg[25][2]' (FDE_1) to 'ssg1/dp1/r1/regfile_reg[23][2]'
INFO: [Synth 8-3886] merging instance 'ssg1/dp1/r1/regfile_reg[24][2]' (FDE_1) to 'ssg1/dp1/r1/regfile_reg[23][2]'
INFO: [Synth 8-3886] merging instance 'ssg1/dp1/r1/regfile_reg[23][2]' (FDE_1) to 'ssg1/dp1/r1/regfile_reg[21][2]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ssg1/dp1/r1 /\regfile_reg[1][2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ssg1/dp1/r1 /\regfile_reg[1][3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ssg1/dp1/r1 /\regfile_reg[1][4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ssg1/dp1/r1 /\regfile_reg[1][5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ssg1/dp1/r1 /\regfile_reg[1][6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ssg1/dp1/r1 /\regfile_reg[1][7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ssg1/dp1/r1 /\regfile_reg[1][8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ssg1/dp1/r1 /\regfile_reg[1][9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ssg1/dp1/r1 /\regfile_reg[1][10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ssg1/dp1/r1 /\regfile_reg[1][11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ssg1/dp1/r1 /\regfile_reg[1][12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ssg1/dp1/r1 /\regfile_reg[1][13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ssg1/dp1/r1 /\regfile_reg[1][14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ssg1/dp1/r1 /\regfile_reg[1][15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ssg1/dp1/r1 /\regfile_reg[1][16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ssg1/dp1/r1 /\regfile_reg[1][17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ssg1/dp1/r1 /\regfile_reg[1][18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ssg1/dp1/r1 /\regfile_reg[1][19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ssg1/dp1/r1 /\regfile_reg[1][20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ssg1/dp1/r1 /\regfile_reg[1][21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ssg1/dp1/r1 /\regfile_reg[1][22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ssg1/dp1/r1 /\regfile_reg[1][23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ssg1/dp1/r1 /\regfile_reg[1][24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ssg1/dp1/r1 /\regfile_reg[1][25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ssg1/dp1/r1 /\regfile_reg[1][26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ssg1/dp1/r1 /\regfile_reg[1][27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ssg1/dp1/r1 /\regfile_reg[1][28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ssg1/dp1/r1 /\regfile_reg[1][29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ssg1/dp1/r1 /\regfile_reg[1][30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\ssg1/dp1/r1 /\regfile_reg[1][31] )
WARNING: [Synth 8-3332] Sequential element (ssg1/d/alusrc_reg) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ssg1/d/aluctr_reg[3]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ssg1/d/aluctr_reg[2]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ssg1/d/aluctr_reg[1]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ssg1/d/aluctr_reg[0]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ssg1/d/regdes_reg) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ssg1/d/regen_reg) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ssg1/d/memwr_reg) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ssg1/d/memtoreg_reg) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ssg1/d/rs_reg[4]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ssg1/d/rs_reg[3]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ssg1/d/rs_reg[2]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ssg1/d/rs_reg[1]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ssg1/d/rs_reg[0]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ssg1/d/rt_reg[4]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ssg1/d/rt_reg[3]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ssg1/d/rt_reg[2]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ssg1/d/rt_reg[1]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ssg1/d/rt_reg[0]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ssg1/d/rd_reg[4]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ssg1/d/rd_reg[3]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ssg1/d/rd_reg[2]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ssg1/d/rd_reg[1]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ssg1/d/rd_reg[0]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ssg1/d/imm_reg[15]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ssg1/d/imm_reg[14]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ssg1/d/imm_reg[13]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ssg1/d/imm_reg[12]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ssg1/d/imm_reg[11]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ssg1/d/imm_reg[10]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ssg1/d/imm_reg[9]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ssg1/d/imm_reg[8]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ssg1/d/imm_reg[7]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ssg1/d/imm_reg[6]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ssg1/d/imm_reg[5]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ssg1/d/imm_reg[4]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ssg1/d/imm_reg[3]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ssg1/d/imm_reg[2]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ssg1/d/imm_reg[1]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ssg1/d/imm_reg[0]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ssg1/d/sft_reg) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ssg1/d/shmt_reg[4]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ssg1/d/shmt_reg[3]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ssg1/d/shmt_reg[2]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ssg1/d/shmt_reg[1]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ssg1/d/shmt_reg[0]) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ssg1/d/extop_reg) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (ssg1/d/j_reg) is unused and will be removed from module processor.
WARNING: [Synth 8-3332] Sequential element (out_reg[31]) is unused and will be removed from module alu32.
WARNING: [Synth 8-3332] Sequential element (out_reg[30]) is unused and will be removed from module alu32.
WARNING: [Synth 8-3332] Sequential element (out_reg[29]) is unused and will be removed from module alu32.
WARNING: [Synth 8-3332] Sequential element (out_reg[28]) is unused and will be removed from module alu32.
WARNING: [Synth 8-3332] Sequential element (out_reg[27]) is unused and will be removed from module alu32.
WARNING: [Synth 8-3332] Sequential element (out_reg[26]) is unused and will be removed from module alu32.
WARNING: [Synth 8-3332] Sequential element (out_reg[25]) is unused and will be removed from module alu32.
WARNING: [Synth 8-3332] Sequential element (out_reg[24]) is unused and will be removed from module alu32.
WARNING: [Synth 8-3332] Sequential element (out_reg[23]) is unused and will be removed from module alu32.
WARNING: [Synth 8-3332] Sequential element (out_reg[22]) is unused and will be removed from module alu32.
WARNING: [Synth 8-3332] Sequential element (out_reg[21]) is unused and will be removed from module alu32.
WARNING: [Synth 8-3332] Sequential element (out_reg[20]) is unused and will be removed from module alu32.
WARNING: [Synth 8-3332] Sequential element (out_reg[19]) is unused and will be removed from module alu32.
WARNING: [Synth 8-3332] Sequential element (out_reg[18]) is unused and will be removed from module alu32.
WARNING: [Synth 8-3332] Sequential element (out_reg[17]) is unused and will be removed from module alu32.
WARNING: [Synth 8-3332] Sequential element (out_reg[16]) is unused and will be removed from module alu32.
WARNING: [Synth 8-3332] Sequential element (out_reg[15]) is unused and will be removed from module alu32.
WARNING: [Synth 8-3332] Sequential element (out_reg[14]) is unused and will be removed from module alu32.
WARNING: [Synth 8-3332] Sequential element (out_reg[13]) is unused and will be removed from module alu32.
WARNING: [Synth 8-3332] Sequential element (out_reg[12]) is unused and will be removed from module alu32.
WARNING: [Synth 8-3332] Sequential element (out_reg[11]) is unused and will be removed from module alu32.
WARNING: [Synth 8-3332] Sequential element (out_reg[10]) is unused and will be removed from module alu32.
WARNING: [Synth 8-3332] Sequential element (out_reg[9]) is unused and will be removed from module alu32.
WARNING: [Synth 8-3332] Sequential element (out_reg[8]) is unused and will be removed from module alu32.
WARNING: [Synth 8-3332] Sequential element (out_reg[7]) is unused and will be removed from module alu32.
WARNING: [Synth 8-3332] Sequential element (out_reg[6]) is unused and will be removed from module alu32.
WARNING: [Synth 8-3332] Sequential element (out_reg[5]) is unused and will be removed from module alu32.
WARNING: [Synth 8-3332] Sequential element (out_reg[4]) is unused and will be removed from module alu32.
WARNING: [Synth 8-3332] Sequential element (out_reg[3]) is unused and will be removed from module alu32.
WARNING: [Synth 8-3332] Sequential element (out_reg[2]) is unused and will be removed from module alu32.
WARNING: [Synth 8-3332] Sequential element (out_reg[1]) is unused and will be removed from module alu32.
WARNING: [Synth 8-3332] Sequential element (out_reg[0]) is unused and will be removed from module alu32.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2040.215 ; gain = 396.965 ; free physical = 11874 ; free virtual = 28715
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2040.215 ; gain = 396.965 ; free physical = 11749 ; free virtual = 28597
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2040.215 ; gain = 396.965 ; free physical = 11749 ; free virtual = 28597
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 2040.215 ; gain = 396.965 ; free physical = 11748 ; free virtual = 28596
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2040.215 ; gain = 396.965 ; free physical = 11748 ; free virtual = 28596
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2040.215 ; gain = 396.965 ; free physical = 11748 ; free virtual = 28596
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2040.215 ; gain = 396.965 ; free physical = 11748 ; free virtual = 28596
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2040.215 ; gain = 396.965 ; free physical = 11748 ; free virtual = 28596
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2040.215 ; gain = 396.965 ; free physical = 11748 ; free virtual = 28596
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2040.215 ; gain = 396.965 ; free physical = 11748 ; free virtual = 28596
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |OBUF |    96|
+------+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |    96|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2040.215 ; gain = 396.965 ; free physical = 11748 ; free virtual = 28596
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 105 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 2040.215 ; gain = 212.371 ; free physical = 11801 ; free virtual = 28650
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2040.215 ; gain = 396.965 ; free physical = 11801 ; free virtual = 28650
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2040.215 ; gain = 0.000 ; free physical = 11746 ; free virtual = 28594
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
217 Infos, 218 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 2040.215 ; gain = 636.438 ; free physical = 11845 ; free virtual = 28693
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2040.215 ; gain = 0.000 ; free physical = 11845 ; free virtual = 28693
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/tanmay/project_1/project_1.runs/synth_1/processor.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file processor_utilization_synth.rpt -pb processor_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Mar 11 02:28:59 2020...
