Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (lin64) Build 2288692 Thu Jul 26 18:23:50 MDT 2018
| Date         : Sun Feb 17 02:00:17 2019
| Host         : camilo-X455LAB running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_timing_summary -datasheet -max_paths 10 -file top_timing.rpt
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: AudVid/i2s/I2S_WS_reg/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: AudVid/sd_spi/spi/DataClk_reg/Q (HIGH)

 There are 70 register/latch pins with no clock driven by root clock pin: AudVid/tft_spi/spi/dataClk_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ClockManager/Reloj2/I2SCLK_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 212 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 2 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.582        0.000                      0                  126        0.122        0.000                      0                  126        3.000        0.000                       0                   122  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                             Waveform(ns)         Period(ns)      Frequency(MHz)
-----                             ------------         ----------      --------------
clk100                            {0.000 5.000}        10.000          100.000         
  I2S_CLK_reloj2_clk_wiz_0_0      {0.000 35.431}       70.862          14.112          
  MasterClocK_reloj1_clk_wiz_0_0  {0.000 5.000}        10.000          100.000         
  SD_Clock_reloj1_clk_wiz_0_0     {0.000 40.000}       80.000          12.500          
  TFT_Clock_reloj1_clk_wiz_0_0    {0.000 80.000}       160.000         6.250           
  clkfbout_reloj1_clk_wiz_0_0     {0.000 5.000}        10.000          100.000         
  clkfbout_reloj2_clk_wiz_0_0     {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                              3.000        0.000                       0                     2  
  I2S_CLK_reloj2_clk_wiz_0_0           69.145        0.000                      0                   12        0.122        0.000                      0                   12       34.931        0.000                       0                    15  
  MasterClocK_reloj1_clk_wiz_0_0        6.582        0.000                      0                   46        0.160        0.000                      0                   46        4.500        0.000                       0                    39  
  SD_Clock_reloj1_clk_wiz_0_0          37.186        0.000                      0                   55        0.122        0.000                      0                   55       39.500        0.000                       0                    44  
  TFT_Clock_reloj1_clk_wiz_0_0        158.114        0.000                      0                   13        0.131        0.000                      0                   13       53.360        0.000                       0                    16  
  clkfbout_reloj1_clk_wiz_0_0                                                                                                                                                       7.845        0.000                       0                     3  
  clkfbout_reloj2_clk_wiz_0_0                                                                                                                                                      47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  ClockManager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  ClockManager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ClockManager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ClockManager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ClockManager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y1  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  ClockManager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  I2S_CLK_reloj2_clk_wiz_0_0
  To Clock:  I2S_CLK_reloj2_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       69.145ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       34.931ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             69.145ns  (required time - arrival time)
  Source:                 ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            ClockManager/Reloj2/AudioClock/inst/clkout1_buf2/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.873ns  (logic 0.456ns (52.220%)  route 0.417ns (47.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.539ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.086ns = ( 67.775 - 70.862 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    0.398ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           1.233     2.691    ClockManager/Reloj2/AudioClock/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ClockManager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.229    -3.040    ClockManager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127    -2.913 r  ClockManager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.764    -2.149    ClockManager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y45         FDRE                                         r  ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456    -1.693 r  ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[7]/Q
                         net (fo=1, routed)           0.417    -1.276    ClockManager/Reloj2/AudioClock/inst/seq_reg1[7]
    BUFGCTRL_X0Y2        BUFGCTRL                                     r  ClockManager/Reloj2/AudioClock/inst/clkout1_buf2/CE0
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           1.162    73.412    ClockManager/Reloj2/AudioClock/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    66.194 r  ClockManager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.581    67.775    ClockManager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL                                     r  ClockManager/Reloj2/AudioClock/inst/clkout1_buf2/I0
                         clock pessimism              0.398    68.173    
                         clock uncertainty           -0.145    68.028    
    BUFGCTRL_X0Y2        BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159    67.869    ClockManager/Reloj2/AudioClock/inst/clkout1_buf2
  -------------------------------------------------------------------
                         required time                         67.869    
                         arrival time                           1.276    
  -------------------------------------------------------------------
                         slack                                 69.145    

Slack (MET) :             69.316ns  (required time - arrival time)
  Source:                 ClockManager/Reloj2/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            ClockManager/Reloj2/I2SCLK_reg/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.478ns  (logic 0.779ns (52.723%)  route 0.699ns (47.277%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 69.319 - 70.862 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           1.233     2.691    ClockManager/Reloj2/AudioClock/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ClockManager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    ClockManager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  ClockManager/Reloj2/AudioClock/inst/clkout1_buf2/O
                         net (fo=4, routed)           1.571    -0.941    ClockManager/Reloj2/AudioClock_I2S_CLK
    SLICE_X50Y46         FDRE                                         r  ClockManager/Reloj2/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDRE (Prop_fdre_C_Q)         0.478    -0.463 r  ClockManager/Reloj2/counter_reg[1]/Q
                         net (fo=3, routed)           0.699     0.236    ClockManager/Reloj2/counter[1]
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.301     0.537 r  ClockManager/Reloj2/I2SCLK_i_1/O
                         net (fo=1, routed)           0.000     0.537    ClockManager/Reloj2/I2SCLK_i_1_n_0
    SLICE_X50Y46         FDRE                                         r  ClockManager/Reloj2/I2SCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           1.162    73.412    ClockManager/Reloj2/AudioClock/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    66.194 r  ClockManager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.581    67.775    ClockManager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    67.866 r  ClockManager/Reloj2/AudioClock/inst/clkout1_buf2/O
                         net (fo=4, routed)           1.452    69.319    ClockManager/Reloj2/AudioClock_I2S_CLK
    SLICE_X50Y46         FDRE                                         r  ClockManager/Reloj2/I2SCLK_reg/C
                         clock pessimism              0.603    69.921    
                         clock uncertainty           -0.145    69.776    
    SLICE_X50Y46         FDRE (Setup_fdre_C_D)        0.077    69.853    ClockManager/Reloj2/I2SCLK_reg
  -------------------------------------------------------------------
                         required time                         69.853    
                         arrival time                          -0.537    
  -------------------------------------------------------------------
                         slack                                 69.316    

Slack (MET) :             69.331ns  (required time - arrival time)
  Source:                 ClockManager/Reloj2/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            ClockManager/Reloj2/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.504ns  (logic 0.805ns (53.541%)  route 0.699ns (46.459%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 69.319 - 70.862 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           1.233     2.691    ClockManager/Reloj2/AudioClock/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ClockManager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    ClockManager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  ClockManager/Reloj2/AudioClock/inst/clkout1_buf2/O
                         net (fo=4, routed)           1.571    -0.941    ClockManager/Reloj2/AudioClock_I2S_CLK
    SLICE_X50Y46         FDRE                                         r  ClockManager/Reloj2/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDRE (Prop_fdre_C_Q)         0.478    -0.463 r  ClockManager/Reloj2/counter_reg[1]/Q
                         net (fo=3, routed)           0.699     0.236    ClockManager/Reloj2/counter[1]
    SLICE_X50Y46         LUT3 (Prop_lut3_I1_O)        0.327     0.563 r  ClockManager/Reloj2/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     0.563    ClockManager/Reloj2/counter[2]_i_1_n_0
    SLICE_X50Y46         FDRE                                         r  ClockManager/Reloj2/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           1.162    73.412    ClockManager/Reloj2/AudioClock/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    66.194 r  ClockManager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.581    67.775    ClockManager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    67.866 r  ClockManager/Reloj2/AudioClock/inst/clkout1_buf2/O
                         net (fo=4, routed)           1.452    69.319    ClockManager/Reloj2/AudioClock_I2S_CLK
    SLICE_X50Y46         FDRE                                         r  ClockManager/Reloj2/counter_reg[2]/C
                         clock pessimism              0.603    69.921    
                         clock uncertainty           -0.145    69.776    
    SLICE_X50Y46         FDRE (Setup_fdre_C_D)        0.118    69.894    ClockManager/Reloj2/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         69.894    
                         arrival time                          -0.563    
  -------------------------------------------------------------------
                         slack                                 69.331    

Slack (MET) :             69.339ns  (required time - arrival time)
  Source:                 ClockManager/Reloj2/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            ClockManager/Reloj2/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.496ns  (logic 0.807ns (53.961%)  route 0.689ns (46.039%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 69.319 - 70.862 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           1.233     2.691    ClockManager/Reloj2/AudioClock/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ClockManager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    ClockManager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  ClockManager/Reloj2/AudioClock/inst/clkout1_buf2/O
                         net (fo=4, routed)           1.571    -0.941    ClockManager/Reloj2/AudioClock_I2S_CLK
    SLICE_X50Y46         FDRE                                         r  ClockManager/Reloj2/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDRE (Prop_fdre_C_Q)         0.478    -0.463 r  ClockManager/Reloj2/counter_reg[1]/Q
                         net (fo=3, routed)           0.689     0.226    ClockManager/Reloj2/counter[1]
    SLICE_X50Y46         LUT2 (Prop_lut2_I1_O)        0.329     0.555 r  ClockManager/Reloj2/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.555    ClockManager/Reloj2/counter[1]_i_1_n_0
    SLICE_X50Y46         FDRE                                         r  ClockManager/Reloj2/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           1.162    73.412    ClockManager/Reloj2/AudioClock/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    66.194 r  ClockManager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.581    67.775    ClockManager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    67.866 r  ClockManager/Reloj2/AudioClock/inst/clkout1_buf2/O
                         net (fo=4, routed)           1.452    69.319    ClockManager/Reloj2/AudioClock_I2S_CLK
    SLICE_X50Y46         FDRE                                         r  ClockManager/Reloj2/counter_reg[1]/C
                         clock pessimism              0.603    69.921    
                         clock uncertainty           -0.145    69.776    
    SLICE_X50Y46         FDRE (Setup_fdre_C_D)        0.118    69.894    ClockManager/Reloj2/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         69.894    
                         arrival time                          -0.555    
  -------------------------------------------------------------------
                         slack                                 69.339    

Slack (MET) :             69.425ns  (required time - arrival time)
  Source:                 ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.025ns  (logic 0.419ns (40.865%)  route 0.606ns (59.135%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.711ns = ( 68.151 - 70.862 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           1.233     2.691    ClockManager/Reloj2/AudioClock/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ClockManager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.229    -3.040    ClockManager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127    -2.913 r  ClockManager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.764    -2.149    ClockManager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y45         FDRE                                         r  ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    -1.730 r  ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[4]/Q
                         net (fo=1, routed)           0.606    -1.124    ClockManager/Reloj2/AudioClock/inst/seq_reg1[4]
    SLICE_X35Y45         FDRE                                         r  ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           1.162    73.412    ClockManager/Reloj2/AudioClock/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    66.194 r  ClockManager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.152    67.346    ClockManager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    67.427 r  ClockManager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.724    68.151    ClockManager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y45         FDRE                                         r  ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[5]/C
                         clock pessimism              0.561    68.712    
                         clock uncertainty           -0.145    68.567    
    SLICE_X35Y45         FDRE (Setup_fdre_C_D)       -0.266    68.301    ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[5]
  -------------------------------------------------------------------
                         required time                         68.301    
                         arrival time                           1.124    
  -------------------------------------------------------------------
                         slack                                 69.425    

Slack (MET) :             69.491ns  (required time - arrival time)
  Source:                 ClockManager/Reloj2/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            ClockManager/Reloj2/counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.306ns  (logic 0.642ns (49.150%)  route 0.664ns (50.850%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.543ns = ( 69.319 - 70.862 ) 
    Source Clock Delay      (SCD):    -0.941ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           1.233     2.691    ClockManager/Reloj2/AudioClock/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ClockManager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.661    -2.608    ClockManager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.512 r  ClockManager/Reloj2/AudioClock/inst/clkout1_buf2/O
                         net (fo=4, routed)           1.571    -0.941    ClockManager/Reloj2/AudioClock_I2S_CLK
    SLICE_X50Y46         FDRE                                         r  ClockManager/Reloj2/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDRE (Prop_fdre_C_Q)         0.518    -0.423 f  ClockManager/Reloj2/counter_reg[0]/Q
                         net (fo=4, routed)           0.664     0.242    ClockManager/Reloj2/counter[0]
    SLICE_X50Y46         LUT1 (Prop_lut1_I0_O)        0.124     0.366 r  ClockManager/Reloj2/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.366    ClockManager/Reloj2/counter[0]_i_1_n_0
    SLICE_X50Y46         FDRE                                         r  ClockManager/Reloj2/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           1.162    73.412    ClockManager/Reloj2/AudioClock/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    66.194 r  ClockManager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.581    67.775    ClockManager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    67.866 r  ClockManager/Reloj2/AudioClock/inst/clkout1_buf2/O
                         net (fo=4, routed)           1.452    69.319    ClockManager/Reloj2/AudioClock_I2S_CLK
    SLICE_X50Y46         FDRE                                         r  ClockManager/Reloj2/counter_reg[0]/C
                         clock pessimism              0.603    69.921    
                         clock uncertainty           -0.145    69.776    
    SLICE_X50Y46         FDRE (Setup_fdre_C_D)        0.081    69.857    ClockManager/Reloj2/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         69.857    
                         arrival time                          -0.366    
  -------------------------------------------------------------------
                         slack                                 69.491    

Slack (MET) :             69.546ns  (required time - arrival time)
  Source:                 ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.905ns  (logic 0.419ns (46.286%)  route 0.486ns (53.714%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.711ns = ( 68.151 - 70.862 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           1.233     2.691    ClockManager/Reloj2/AudioClock/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ClockManager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.229    -3.040    ClockManager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127    -2.913 r  ClockManager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.764    -2.149    ClockManager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y45         FDRE                                         r  ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    -1.730 r  ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[2]/Q
                         net (fo=1, routed)           0.486    -1.244    ClockManager/Reloj2/AudioClock/inst/seq_reg1[2]
    SLICE_X35Y45         FDRE                                         r  ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           1.162    73.412    ClockManager/Reloj2/AudioClock/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    66.194 r  ClockManager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.152    67.346    ClockManager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    67.427 r  ClockManager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.724    68.151    ClockManager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y45         FDRE                                         r  ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[3]/C
                         clock pessimism              0.561    68.712    
                         clock uncertainty           -0.145    68.567    
    SLICE_X35Y45         FDRE (Setup_fdre_C_D)       -0.265    68.302    ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                         68.302    
                         arrival time                           1.244    
  -------------------------------------------------------------------
                         slack                                 69.546    

Slack (MET) :             69.580ns  (required time - arrival time)
  Source:                 ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.097ns  (logic 0.456ns (41.577%)  route 0.641ns (58.423%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.711ns = ( 68.151 - 70.862 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           1.233     2.691    ClockManager/Reloj2/AudioClock/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ClockManager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.229    -3.040    ClockManager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127    -2.913 r  ClockManager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.764    -2.149    ClockManager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y45         FDRE                                         r  ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456    -1.693 r  ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[5]/Q
                         net (fo=1, routed)           0.641    -1.053    ClockManager/Reloj2/AudioClock/inst/seq_reg1[5]
    SLICE_X35Y45         FDRE                                         r  ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           1.162    73.412    ClockManager/Reloj2/AudioClock/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    66.194 r  ClockManager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.152    67.346    ClockManager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    67.427 r  ClockManager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.724    68.151    ClockManager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y45         FDRE                                         r  ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[6]/C
                         clock pessimism              0.561    68.712    
                         clock uncertainty           -0.145    68.567    
    SLICE_X35Y45         FDRE (Setup_fdre_C_D)       -0.040    68.527    ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                         68.527    
                         arrival time                           1.053    
  -------------------------------------------------------------------
                         slack                                 69.580    

Slack (MET) :             69.582ns  (required time - arrival time)
  Source:                 ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.092ns  (logic 0.456ns (41.768%)  route 0.636ns (58.232%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.711ns = ( 68.151 - 70.862 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           1.233     2.691    ClockManager/Reloj2/AudioClock/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ClockManager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.229    -3.040    ClockManager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127    -2.913 r  ClockManager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.764    -2.149    ClockManager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y45         FDRE                                         r  ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.456    -1.693 r  ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[3]/Q
                         net (fo=1, routed)           0.636    -1.058    ClockManager/Reloj2/AudioClock/inst/seq_reg1[3]
    SLICE_X35Y45         FDRE                                         r  ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           1.162    73.412    ClockManager/Reloj2/AudioClock/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    66.194 r  ClockManager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.152    67.346    ClockManager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    67.427 r  ClockManager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.724    68.151    ClockManager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y45         FDRE                                         r  ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[4]/C
                         clock pessimism              0.561    68.712    
                         clock uncertainty           -0.145    68.567    
    SLICE_X35Y45         FDRE (Setup_fdre_C_D)       -0.043    68.524    ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                         68.524    
                         arrival time                           1.058    
  -------------------------------------------------------------------
                         slack                                 69.582    

Slack (MET) :             69.678ns  (required time - arrival time)
  Source:                 ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            70.862ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@70.862ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.801ns  (logic 0.419ns (52.283%)  route 0.382ns (47.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.711ns = ( 68.151 - 70.862 ) 
    Source Clock Delay      (SCD):    -2.149ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.282ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           1.233     2.691    ClockManager/Reloj2/AudioClock/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  ClockManager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.229    -3.040    ClockManager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.127    -2.913 r  ClockManager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.764    -2.149    ClockManager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y45         FDRE                                         r  ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.419    -1.730 r  ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.382    -1.348    ClockManager/Reloj2/AudioClock/inst/seq_reg1[1]
    SLICE_X35Y45         FDRE                                         r  ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                     70.862    70.862 r  
    W5                                                0.000    70.862 r  clk100 (IN)
                         net (fo=0)                   0.000    70.862    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    72.250 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           1.162    73.412    ClockManager/Reloj2/AudioClock/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    66.194 r  ClockManager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           1.152    67.346    ClockManager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.081    67.427 r  ClockManager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.724    68.151    ClockManager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y45         FDRE                                         r  ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[2]/C
                         clock pessimism              0.561    68.712    
                         clock uncertainty           -0.145    68.567    
    SLICE_X35Y45         FDRE (Setup_fdre_C_D)       -0.237    68.330    ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                         68.330    
                         arrival time                           1.348    
  -------------------------------------------------------------------
                         slack                                 69.678    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           0.440     0.667    ClockManager/Reloj2/AudioClock/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ClockManager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    ClockManager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  ClockManager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.272    -1.035    ClockManager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y45         FDRE                                         r  ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.894 r  ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.838    ClockManager/Reloj2/AudioClock/inst/seq_reg1[0]
    SLICE_X35Y45         FDRE                                         r  ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           0.480     0.894    ClockManager/Reloj2/AudioClock/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ClockManager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    ClockManager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  ClockManager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.497    -1.301    ClockManager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y45         FDRE                                         r  ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.075    -0.960    ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.960    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           0.440     0.667    ClockManager/Reloj2/AudioClock/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ClockManager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    ClockManager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  ClockManager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.272    -1.035    ClockManager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y45         FDRE                                         r  ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128    -0.907 r  ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.852    ClockManager/Reloj2/AudioClock/inst/seq_reg1[6]
    SLICE_X35Y45         FDRE                                         r  ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           0.480     0.894    ClockManager/Reloj2/AudioClock/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ClockManager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    ClockManager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  ClockManager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.497    -1.301    ClockManager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y45         FDRE                                         r  ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[7]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)        -0.006    -1.041    ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          1.041    
                         arrival time                          -0.852    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           0.440     0.667    ClockManager/Reloj2/AudioClock/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ClockManager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    ClockManager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  ClockManager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.272    -1.035    ClockManager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y45         FDRE                                         r  ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128    -0.907 r  ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.787    ClockManager/Reloj2/AudioClock/inst/seq_reg1[1]
    SLICE_X35Y45         FDRE                                         r  ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           0.480     0.894    ClockManager/Reloj2/AudioClock/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ClockManager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    ClockManager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  ClockManager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.497    -1.301    ClockManager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y45         FDRE                                         r  ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[2]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.017    -1.018    ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                          1.018    
                         arrival time                          -0.787    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 ClockManager/Reloj2/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            ClockManager/Reloj2/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.249ns (62.332%)  route 0.150ns (37.668%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           0.440     0.667    ClockManager/Reloj2/AudioClock/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ClockManager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    ClockManager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  ClockManager/Reloj2/AudioClock/inst/clkout1_buf2/O
                         net (fo=4, routed)           0.566    -0.615    ClockManager/Reloj2/AudioClock_I2S_CLK
    SLICE_X50Y46         FDRE                                         r  ClockManager/Reloj2/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDRE (Prop_fdre_C_Q)         0.148    -0.467 r  ClockManager/Reloj2/counter_reg[2]/Q
                         net (fo=2, routed)           0.150    -0.317    ClockManager/Reloj2/counter[2]
    SLICE_X50Y46         LUT3 (Prop_lut3_I2_O)        0.101    -0.216 r  ClockManager/Reloj2/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.216    ClockManager/Reloj2/counter[2]_i_1_n_0
    SLICE_X50Y46         FDRE                                         r  ClockManager/Reloj2/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           0.480     0.894    ClockManager/Reloj2/AudioClock/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ClockManager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    ClockManager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  ClockManager/Reloj2/AudioClock/inst/clkout1_buf2/O
                         net (fo=4, routed)           0.837    -0.853    ClockManager/Reloj2/AudioClock_I2S_CLK
    SLICE_X50Y46         FDRE                                         r  ClockManager/Reloj2/counter_reg[2]/C
                         clock pessimism              0.237    -0.615    
    SLICE_X50Y46         FDRE (Hold_fdre_C_D)         0.131    -0.484    ClockManager/Reloj2/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.216    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            ClockManager/Reloj2/AudioClock/inst/clkout1_buf2/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.141ns (46.809%)  route 0.160ns (53.191%))
  Logic Levels:           0  
  Clock Path Skew:        -0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.718ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.555ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           0.440     0.667    ClockManager/Reloj2/AudioClock/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ClockManager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    ClockManager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  ClockManager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.272    -1.035    ClockManager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y45         FDRE                                         r  ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.894 r  ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[7]/Q
                         net (fo=1, routed)           0.160    -0.734    ClockManager/Reloj2/AudioClock/inst/seq_reg1[7]
    BUFGCTRL_X0Y2        BUFGCTRL                                     r  ClockManager/Reloj2/AudioClock/inst/clkout1_buf2/CE0
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           0.480     0.894    ClockManager/Reloj2/AudioClock/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ClockManager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    ClockManager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL                                     r  ClockManager/Reloj2/AudioClock/inst/clkout1_buf2/I0
                         clock pessimism              0.555    -1.163    
    BUFGCTRL_X0Y2        BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159    -1.004    ClockManager/Reloj2/AudioClock/inst/clkout1_buf2
  -------------------------------------------------------------------
                         required time                          1.004    
                         arrival time                          -0.734    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 ClockManager/Reloj2/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            ClockManager/Reloj2/I2SCLK_reg/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.246ns (62.047%)  route 0.150ns (37.953%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           0.440     0.667    ClockManager/Reloj2/AudioClock/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ClockManager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    ClockManager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  ClockManager/Reloj2/AudioClock/inst/clkout1_buf2/O
                         net (fo=4, routed)           0.566    -0.615    ClockManager/Reloj2/AudioClock_I2S_CLK
    SLICE_X50Y46         FDRE                                         r  ClockManager/Reloj2/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDRE (Prop_fdre_C_Q)         0.148    -0.467 r  ClockManager/Reloj2/counter_reg[2]/Q
                         net (fo=2, routed)           0.150    -0.317    ClockManager/Reloj2/counter[2]
    SLICE_X50Y46         LUT3 (Prop_lut3_I0_O)        0.098    -0.219 r  ClockManager/Reloj2/I2SCLK_i_1/O
                         net (fo=1, routed)           0.000    -0.219    ClockManager/Reloj2/I2SCLK_i_1_n_0
    SLICE_X50Y46         FDRE                                         r  ClockManager/Reloj2/I2SCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           0.480     0.894    ClockManager/Reloj2/AudioClock/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ClockManager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    ClockManager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  ClockManager/Reloj2/AudioClock/inst/clkout1_buf2/O
                         net (fo=4, routed)           0.837    -0.853    ClockManager/Reloj2/AudioClock_I2S_CLK
    SLICE_X50Y46         FDRE                                         r  ClockManager/Reloj2/I2SCLK_reg/C
                         clock pessimism              0.237    -0.615    
    SLICE_X50Y46         FDRE (Hold_fdre_C_D)         0.120    -0.495    ClockManager/Reloj2/I2SCLK_reg
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.827%)  route 0.232ns (62.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           0.440     0.667    ClockManager/Reloj2/AudioClock/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ClockManager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    ClockManager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  ClockManager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.272    -1.035    ClockManager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y45         FDRE                                         r  ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.894 r  ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[5]/Q
                         net (fo=1, routed)           0.232    -0.662    ClockManager/Reloj2/AudioClock/inst/seq_reg1[5]
    SLICE_X35Y45         FDRE                                         r  ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           0.480     0.894    ClockManager/Reloj2/AudioClock/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ClockManager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    ClockManager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  ClockManager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.497    -1.301    ClockManager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y45         FDRE                                         r  ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[6]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.078    -0.957    ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.957    
                         arrival time                          -0.662    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.827%)  route 0.232ns (62.173%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           0.440     0.667    ClockManager/Reloj2/AudioClock/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ClockManager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    ClockManager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  ClockManager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.272    -1.035    ClockManager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y45         FDRE                                         r  ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.894 r  ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[3]/Q
                         net (fo=1, routed)           0.232    -0.662    ClockManager/Reloj2/AudioClock/inst/seq_reg1[3]
    SLICE_X35Y45         FDRE                                         r  ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           0.480     0.894    ClockManager/Reloj2/AudioClock/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ClockManager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    ClockManager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  ClockManager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.497    -1.301    ClockManager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y45         FDRE                                         r  ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[4]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)         0.076    -0.959    ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.959    
                         arrival time                          -0.662    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.128ns (42.919%)  route 0.170ns (57.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -1.035ns
    Clock Pessimism Removal (CPR):    -0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           0.440     0.667    ClockManager/Reloj2/AudioClock/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ClockManager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.366    -1.327    ClockManager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.020    -1.307 r  ClockManager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.272    -1.035    ClockManager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y45         FDRE                                         r  ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y45         FDRE (Prop_fdre_C_Q)         0.128    -0.907 r  ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[2]/Q
                         net (fo=1, routed)           0.170    -0.737    ClockManager/Reloj2/AudioClock/inst/seq_reg1[2]
    SLICE_X35Y45         FDRE                                         r  ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           0.480     0.894    ClockManager/Reloj2/AudioClock/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ClockManager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.407    -1.841    ClockManager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFHCE_X0Y0          BUFH (Prop_bufh_I_O)         0.043    -1.798 r  ClockManager/Reloj2/AudioClock/inst/clkout1_buf_en2/O
                         net (fo=8, routed)           0.497    -1.301    ClockManager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0_en_clk
    SLICE_X35Y45         FDRE                                         r  ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[3]/C
                         clock pessimism              0.266    -1.035    
    SLICE_X35Y45         FDRE (Hold_fdre_C_D)        -0.006    -1.041    ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                          1.041    
                         arrival time                          -0.737    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 ClockManager/Reloj2/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Destination:            ClockManager/Reloj2/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by I2S_CLK_reloj2_clk_wiz_0_0  {rise@0.000ns fall@35.431ns period=70.862ns})
  Path Group:             I2S_CLK_reloj2_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns - I2S_CLK_reloj2_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.208ns (47.250%)  route 0.232ns (52.750%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.853ns
    Source Clock Delay      (SCD):    -0.615ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           0.440     0.667    ClockManager/Reloj2/AudioClock/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  ClockManager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.486    -1.207    ClockManager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.181 r  ClockManager/Reloj2/AudioClock/inst/clkout1_buf2/O
                         net (fo=4, routed)           0.566    -0.615    ClockManager/Reloj2/AudioClock_I2S_CLK
    SLICE_X50Y46         FDRE                                         r  ClockManager/Reloj2/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.451 r  ClockManager/Reloj2/counter_reg[0]/Q
                         net (fo=4, routed)           0.232    -0.219    ClockManager/Reloj2/counter[0]
    SLICE_X50Y46         LUT2 (Prop_lut2_I0_O)        0.044    -0.175 r  ClockManager/Reloj2/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.175    ClockManager/Reloj2/counter[1]_i_1_n_0
    SLICE_X50Y46         FDRE                                         r  ClockManager/Reloj2/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock I2S_CLK_reloj2_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           0.480     0.894    ClockManager/Reloj2/AudioClock/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  ClockManager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
                         net (fo=2, routed)           0.530    -1.718    ClockManager/Reloj2/AudioClock/inst/I2S_CLK_reloj2_clk_wiz_0_0
    BUFGCTRL_X0Y2        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.689 r  ClockManager/Reloj2/AudioClock/inst/clkout1_buf2/O
                         net (fo=4, routed)           0.837    -0.853    ClockManager/Reloj2/AudioClock_I2S_CLK
    SLICE_X50Y46         FDRE                                         r  ClockManager/Reloj2/counter_reg[1]/C
                         clock pessimism              0.237    -0.615    
    SLICE_X50Y46         FDRE (Hold_fdre_C_D)         0.131    -0.484    ClockManager/Reloj2/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.175    
  -------------------------------------------------------------------
                         slack                                  0.309    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         I2S_CLK_reloj2_clk_wiz_0_0
Waveform(ns):       { 0.000 35.431 }
Period(ns):         70.862
Sources:            { ClockManager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         70.862      68.706     BUFGCTRL_X0Y2    ClockManager/Reloj2/AudioClock/inst/clkout1_buf2/I0
Min Period        n/a     BUFH/I              n/a            2.155         70.862      68.706     BUFHCE_X0Y0      ClockManager/Reloj2/AudioClock/inst/clkout1_buf_en2/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         70.862      69.613     MMCME2_ADV_X1Y0  ClockManager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X35Y45     ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X35Y45     ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X35Y45     ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X35Y45     ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X35Y45     ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X35Y45     ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         70.862      69.862     SLICE_X35Y45     ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       70.862      142.498    MMCME2_ADV_X1Y0  ClockManager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X50Y46     ClockManager/Reloj2/I2SCLK_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X50Y46     ClockManager/Reloj2/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X50Y46     ClockManager/Reloj2/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X50Y46     ClockManager/Reloj2/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y45     ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y45     ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y45     ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y45     ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y45     ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y45     ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y45     ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y45     ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y45     ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y45     ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y45     ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y45     ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y45     ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y45     ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y45     ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         35.431      34.931     SLICE_X35Y45     ClockManager/Reloj2/AudioClock/inst/seq_reg1_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  MasterClocK_reloj1_clk_wiz_0_0
  To Clock:  MasterClocK_reloj1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.582ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.582ns  (required time - arrival time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.791ns  (logic 0.766ns (27.449%)  route 2.025ns (72.551%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.207ns = ( 8.793 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           1.336     2.794    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.152 r  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.661    -2.491    ClockManager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.395 r  ClockManager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=28, routed)          1.802    -0.592    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X2Y135         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y135         FDRE (Prop_fdre_C_Q)         0.518    -0.074 r  AudVid/i2s/squaregenerator/count_reg[7]/Q
                         net (fo=3, routed)           0.967     0.892    AudVid/i2s/squaregenerator/count_reg[7]
    SLICE_X1Y137         LUT6 (Prop_lut6_I2_O)        0.124     1.016 f  AudVid/i2s/squaregenerator/data[15]_i_4/O
                         net (fo=1, routed)           0.282     1.299    AudVid/i2s/squaregenerator/data[15]_i_4_n_0
    SLICE_X3Y137         LUT5 (Prop_lut5_I2_O)        0.124     1.423 r  AudVid/i2s/squaregenerator/data[15]_i_2/O
                         net (fo=20, routed)          0.776     2.199    AudVid/i2s/squaregenerator/count[0]_i_1__6_n_0
    SLICE_X2Y137         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           1.261    12.649    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.445 r  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.581     7.026    ClockManager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.117 r  ClockManager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=28, routed)          1.676     8.793    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X2Y137         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[12]/C
                         clock pessimism              0.591     9.384    
                         clock uncertainty           -0.080     9.304    
    SLICE_X2Y137         FDRE (Setup_fdre_C_R)       -0.524     8.780    AudVid/i2s/squaregenerator/count_reg[12]
  -------------------------------------------------------------------
                         required time                          8.780    
                         arrival time                          -2.199    
  -------------------------------------------------------------------
                         slack                                  6.582    

Slack (MET) :             6.582ns  (required time - arrival time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.791ns  (logic 0.766ns (27.449%)  route 2.025ns (72.551%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.207ns = ( 8.793 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           1.336     2.794    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.152 r  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.661    -2.491    ClockManager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.395 r  ClockManager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=28, routed)          1.802    -0.592    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X2Y135         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y135         FDRE (Prop_fdre_C_Q)         0.518    -0.074 r  AudVid/i2s/squaregenerator/count_reg[7]/Q
                         net (fo=3, routed)           0.967     0.892    AudVid/i2s/squaregenerator/count_reg[7]
    SLICE_X1Y137         LUT6 (Prop_lut6_I2_O)        0.124     1.016 f  AudVid/i2s/squaregenerator/data[15]_i_4/O
                         net (fo=1, routed)           0.282     1.299    AudVid/i2s/squaregenerator/data[15]_i_4_n_0
    SLICE_X3Y137         LUT5 (Prop_lut5_I2_O)        0.124     1.423 r  AudVid/i2s/squaregenerator/data[15]_i_2/O
                         net (fo=20, routed)          0.776     2.199    AudVid/i2s/squaregenerator/count[0]_i_1__6_n_0
    SLICE_X2Y137         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           1.261    12.649    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.445 r  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.581     7.026    ClockManager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.117 r  ClockManager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=28, routed)          1.676     8.793    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X2Y137         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[13]/C
                         clock pessimism              0.591     9.384    
                         clock uncertainty           -0.080     9.304    
    SLICE_X2Y137         FDRE (Setup_fdre_C_R)       -0.524     8.780    AudVid/i2s/squaregenerator/count_reg[13]
  -------------------------------------------------------------------
                         required time                          8.780    
                         arrival time                          -2.199    
  -------------------------------------------------------------------
                         slack                                  6.582    

Slack (MET) :             6.582ns  (required time - arrival time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.791ns  (logic 0.766ns (27.449%)  route 2.025ns (72.551%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.207ns = ( 8.793 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           1.336     2.794    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.152 r  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.661    -2.491    ClockManager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.395 r  ClockManager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=28, routed)          1.802    -0.592    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X2Y135         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y135         FDRE (Prop_fdre_C_Q)         0.518    -0.074 r  AudVid/i2s/squaregenerator/count_reg[7]/Q
                         net (fo=3, routed)           0.967     0.892    AudVid/i2s/squaregenerator/count_reg[7]
    SLICE_X1Y137         LUT6 (Prop_lut6_I2_O)        0.124     1.016 f  AudVid/i2s/squaregenerator/data[15]_i_4/O
                         net (fo=1, routed)           0.282     1.299    AudVid/i2s/squaregenerator/data[15]_i_4_n_0
    SLICE_X3Y137         LUT5 (Prop_lut5_I2_O)        0.124     1.423 r  AudVid/i2s/squaregenerator/data[15]_i_2/O
                         net (fo=20, routed)          0.776     2.199    AudVid/i2s/squaregenerator/count[0]_i_1__6_n_0
    SLICE_X2Y137         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           1.261    12.649    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.445 r  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.581     7.026    ClockManager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.117 r  ClockManager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=28, routed)          1.676     8.793    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X2Y137         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[14]/C
                         clock pessimism              0.591     9.384    
                         clock uncertainty           -0.080     9.304    
    SLICE_X2Y137         FDRE (Setup_fdre_C_R)       -0.524     8.780    AudVid/i2s/squaregenerator/count_reg[14]
  -------------------------------------------------------------------
                         required time                          8.780    
                         arrival time                          -2.199    
  -------------------------------------------------------------------
                         slack                                  6.582    

Slack (MET) :             6.582ns  (required time - arrival time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.791ns  (logic 0.766ns (27.449%)  route 2.025ns (72.551%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.207ns = ( 8.793 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           1.336     2.794    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.152 r  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.661    -2.491    ClockManager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.395 r  ClockManager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=28, routed)          1.802    -0.592    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X2Y135         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y135         FDRE (Prop_fdre_C_Q)         0.518    -0.074 r  AudVid/i2s/squaregenerator/count_reg[7]/Q
                         net (fo=3, routed)           0.967     0.892    AudVid/i2s/squaregenerator/count_reg[7]
    SLICE_X1Y137         LUT6 (Prop_lut6_I2_O)        0.124     1.016 f  AudVid/i2s/squaregenerator/data[15]_i_4/O
                         net (fo=1, routed)           0.282     1.299    AudVid/i2s/squaregenerator/data[15]_i_4_n_0
    SLICE_X3Y137         LUT5 (Prop_lut5_I2_O)        0.124     1.423 r  AudVid/i2s/squaregenerator/data[15]_i_2/O
                         net (fo=20, routed)          0.776     2.199    AudVid/i2s/squaregenerator/count[0]_i_1__6_n_0
    SLICE_X2Y137         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           1.261    12.649    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.445 r  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.581     7.026    ClockManager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.117 r  ClockManager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=28, routed)          1.676     8.793    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X2Y137         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[15]/C
                         clock pessimism              0.591     9.384    
                         clock uncertainty           -0.080     9.304    
    SLICE_X2Y137         FDRE (Setup_fdre_C_R)       -0.524     8.780    AudVid/i2s/squaregenerator/count_reg[15]
  -------------------------------------------------------------------
                         required time                          8.780    
                         arrival time                          -2.199    
  -------------------------------------------------------------------
                         slack                                  6.582    

Slack (MET) :             6.702ns  (required time - arrival time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.668ns  (logic 0.766ns (28.707%)  route 1.902ns (71.293%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.209ns = ( 8.791 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           1.336     2.794    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.152 r  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.661    -2.491    ClockManager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.395 r  ClockManager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=28, routed)          1.802    -0.592    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X2Y135         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y135         FDRE (Prop_fdre_C_Q)         0.518    -0.074 r  AudVid/i2s/squaregenerator/count_reg[7]/Q
                         net (fo=3, routed)           0.967     0.892    AudVid/i2s/squaregenerator/count_reg[7]
    SLICE_X1Y137         LUT6 (Prop_lut6_I2_O)        0.124     1.016 f  AudVid/i2s/squaregenerator/data[15]_i_4/O
                         net (fo=1, routed)           0.282     1.299    AudVid/i2s/squaregenerator/data[15]_i_4_n_0
    SLICE_X3Y137         LUT5 (Prop_lut5_I2_O)        0.124     1.423 r  AudVid/i2s/squaregenerator/data[15]_i_2/O
                         net (fo=20, routed)          0.653     2.076    AudVid/i2s/squaregenerator/count[0]_i_1__6_n_0
    SLICE_X2Y134         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           1.261    12.649    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.445 r  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.581     7.026    ClockManager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.117 r  ClockManager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=28, routed)          1.674     8.791    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X2Y134         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[0]/C
                         clock pessimism              0.591     9.382    
                         clock uncertainty           -0.080     9.302    
    SLICE_X2Y134         FDRE (Setup_fdre_C_R)       -0.524     8.778    AudVid/i2s/squaregenerator/count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.778    
                         arrival time                          -2.076    
  -------------------------------------------------------------------
                         slack                                  6.702    

Slack (MET) :             6.702ns  (required time - arrival time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.668ns  (logic 0.766ns (28.707%)  route 1.902ns (71.293%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.209ns = ( 8.791 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           1.336     2.794    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.152 r  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.661    -2.491    ClockManager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.395 r  ClockManager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=28, routed)          1.802    -0.592    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X2Y135         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y135         FDRE (Prop_fdre_C_Q)         0.518    -0.074 r  AudVid/i2s/squaregenerator/count_reg[7]/Q
                         net (fo=3, routed)           0.967     0.892    AudVid/i2s/squaregenerator/count_reg[7]
    SLICE_X1Y137         LUT6 (Prop_lut6_I2_O)        0.124     1.016 f  AudVid/i2s/squaregenerator/data[15]_i_4/O
                         net (fo=1, routed)           0.282     1.299    AudVid/i2s/squaregenerator/data[15]_i_4_n_0
    SLICE_X3Y137         LUT5 (Prop_lut5_I2_O)        0.124     1.423 r  AudVid/i2s/squaregenerator/data[15]_i_2/O
                         net (fo=20, routed)          0.653     2.076    AudVid/i2s/squaregenerator/count[0]_i_1__6_n_0
    SLICE_X2Y134         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           1.261    12.649    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.445 r  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.581     7.026    ClockManager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.117 r  ClockManager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=28, routed)          1.674     8.791    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X2Y134         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[1]/C
                         clock pessimism              0.591     9.382    
                         clock uncertainty           -0.080     9.302    
    SLICE_X2Y134         FDRE (Setup_fdre_C_R)       -0.524     8.778    AudVid/i2s/squaregenerator/count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.778    
                         arrival time                          -2.076    
  -------------------------------------------------------------------
                         slack                                  6.702    

Slack (MET) :             6.702ns  (required time - arrival time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.668ns  (logic 0.766ns (28.707%)  route 1.902ns (71.293%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.209ns = ( 8.791 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           1.336     2.794    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.152 r  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.661    -2.491    ClockManager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.395 r  ClockManager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=28, routed)          1.802    -0.592    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X2Y135         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y135         FDRE (Prop_fdre_C_Q)         0.518    -0.074 r  AudVid/i2s/squaregenerator/count_reg[7]/Q
                         net (fo=3, routed)           0.967     0.892    AudVid/i2s/squaregenerator/count_reg[7]
    SLICE_X1Y137         LUT6 (Prop_lut6_I2_O)        0.124     1.016 f  AudVid/i2s/squaregenerator/data[15]_i_4/O
                         net (fo=1, routed)           0.282     1.299    AudVid/i2s/squaregenerator/data[15]_i_4_n_0
    SLICE_X3Y137         LUT5 (Prop_lut5_I2_O)        0.124     1.423 r  AudVid/i2s/squaregenerator/data[15]_i_2/O
                         net (fo=20, routed)          0.653     2.076    AudVid/i2s/squaregenerator/count[0]_i_1__6_n_0
    SLICE_X2Y134         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           1.261    12.649    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.445 r  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.581     7.026    ClockManager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.117 r  ClockManager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=28, routed)          1.674     8.791    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X2Y134         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[2]/C
                         clock pessimism              0.591     9.382    
                         clock uncertainty           -0.080     9.302    
    SLICE_X2Y134         FDRE (Setup_fdre_C_R)       -0.524     8.778    AudVid/i2s/squaregenerator/count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.778    
                         arrival time                          -2.076    
  -------------------------------------------------------------------
                         slack                                  6.702    

Slack (MET) :             6.702ns  (required time - arrival time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.668ns  (logic 0.766ns (28.707%)  route 1.902ns (71.293%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.209ns = ( 8.791 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    0.591ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           1.336     2.794    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.152 r  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.661    -2.491    ClockManager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.395 r  ClockManager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=28, routed)          1.802    -0.592    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X2Y135         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y135         FDRE (Prop_fdre_C_Q)         0.518    -0.074 r  AudVid/i2s/squaregenerator/count_reg[7]/Q
                         net (fo=3, routed)           0.967     0.892    AudVid/i2s/squaregenerator/count_reg[7]
    SLICE_X1Y137         LUT6 (Prop_lut6_I2_O)        0.124     1.016 f  AudVid/i2s/squaregenerator/data[15]_i_4/O
                         net (fo=1, routed)           0.282     1.299    AudVid/i2s/squaregenerator/data[15]_i_4_n_0
    SLICE_X3Y137         LUT5 (Prop_lut5_I2_O)        0.124     1.423 r  AudVid/i2s/squaregenerator/data[15]_i_2/O
                         net (fo=20, routed)          0.653     2.076    AudVid/i2s/squaregenerator/count[0]_i_1__6_n_0
    SLICE_X2Y134         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           1.261    12.649    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.445 r  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.581     7.026    ClockManager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.117 r  ClockManager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=28, routed)          1.674     8.791    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X2Y134         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[3]/C
                         clock pessimism              0.591     9.382    
                         clock uncertainty           -0.080     9.302    
    SLICE_X2Y134         FDRE (Setup_fdre_C_R)       -0.524     8.778    AudVid/i2s/squaregenerator/count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.778    
                         arrival time                          -2.076    
  -------------------------------------------------------------------
                         slack                                  6.702    

Slack (MET) :             6.820ns  (required time - arrival time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.576ns  (logic 0.766ns (29.733%)  route 1.810ns (70.267%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.208ns = ( 8.792 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           1.336     2.794    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.152 r  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.661    -2.491    ClockManager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.395 r  ClockManager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=28, routed)          1.802    -0.592    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X2Y135         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y135         FDRE (Prop_fdre_C_Q)         0.518    -0.074 r  AudVid/i2s/squaregenerator/count_reg[7]/Q
                         net (fo=3, routed)           0.967     0.892    AudVid/i2s/squaregenerator/count_reg[7]
    SLICE_X1Y137         LUT6 (Prop_lut6_I2_O)        0.124     1.016 f  AudVid/i2s/squaregenerator/data[15]_i_4/O
                         net (fo=1, routed)           0.282     1.299    AudVid/i2s/squaregenerator/data[15]_i_4_n_0
    SLICE_X3Y137         LUT5 (Prop_lut5_I2_O)        0.124     1.423 r  AudVid/i2s/squaregenerator/data[15]_i_2/O
                         net (fo=20, routed)          0.561     1.984    AudVid/i2s/squaregenerator/count[0]_i_1__6_n_0
    SLICE_X2Y135         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           1.261    12.649    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.445 r  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.581     7.026    ClockManager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.117 r  ClockManager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=28, routed)          1.675     8.792    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X2Y135         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[4]/C
                         clock pessimism              0.616     9.408    
                         clock uncertainty           -0.080     9.328    
    SLICE_X2Y135         FDRE (Setup_fdre_C_R)       -0.524     8.804    AudVid/i2s/squaregenerator/count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.804    
                         arrival time                          -1.984    
  -------------------------------------------------------------------
                         slack                                  6.820    

Slack (MET) :             6.820ns  (required time - arrival time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@10.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        2.576ns  (logic 0.766ns (29.733%)  route 1.810ns (70.267%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.208ns = ( 8.792 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.592ns
    Clock Pessimism Removal (CPR):    0.616ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           1.336     2.794    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.946    -4.152 r  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.661    -2.491    ClockManager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.395 r  ClockManager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=28, routed)          1.802    -0.592    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X2Y135         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y135         FDRE (Prop_fdre_C_Q)         0.518    -0.074 r  AudVid/i2s/squaregenerator/count_reg[7]/Q
                         net (fo=3, routed)           0.967     0.892    AudVid/i2s/squaregenerator/count_reg[7]
    SLICE_X1Y137         LUT6 (Prop_lut6_I2_O)        0.124     1.016 f  AudVid/i2s/squaregenerator/data[15]_i_4/O
                         net (fo=1, routed)           0.282     1.299    AudVid/i2s/squaregenerator/data[15]_i_4_n_0
    SLICE_X3Y137         LUT5 (Prop_lut5_I2_O)        0.124     1.423 r  AudVid/i2s/squaregenerator/data[15]_i_2/O
                         net (fo=20, routed)          0.561     1.984    AudVid/i2s/squaregenerator/count[0]_i_1__6_n_0
    SLICE_X2Y135         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk100 (IN)
                         net (fo=0)                   0.000    10.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           1.261    12.649    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.204     5.445 r  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           1.581     7.026    ClockManager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091     7.117 r  ClockManager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=28, routed)          1.675     8.792    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X2Y135         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[5]/C
                         clock pessimism              0.616     9.408    
                         clock uncertainty           -0.080     9.328    
    SLICE_X2Y135         FDRE (Setup_fdre_C_R)       -0.524     8.804    AudVid/i2s/squaregenerator/count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.804    
                         arrival time                          -1.984    
  -------------------------------------------------------------------
                         slack                                  6.820    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 ClockManager/Reloj1/MainClockWizard/inst/seq_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockManager/Reloj1/MainClockWizard/inst/seq_reg1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.220ns  (logic 0.164ns (74.580%)  route 0.056ns (25.420%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.259ns
    Source Clock Delay      (SCD):    -0.998ns
    Clock Pessimism Removal (CPR):    -0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           0.472     0.699    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.657 r  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.366    -1.291    ClockManager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.271 r  ClockManager/Reloj1/MainClockWizard/inst/clkout1_buf_en1/O
                         net (fo=8, routed)           0.273    -0.998    ClockManager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  ClockManager/Reloj1/MainClockWizard/inst/seq_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.834 r  ClockManager/Reloj1/MainClockWizard/inst/seq_reg1_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.778    ClockManager/Reloj1/MainClockWizard/inst/seq_reg1[0]
    SLICE_X34Y50         FDRE                                         r  ClockManager/Reloj1/MainClockWizard/inst/seq_reg1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           0.517     0.931    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.407    -1.800    ClockManager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.757 r  ClockManager/Reloj1/MainClockWizard/inst/clkout1_buf_en1/O
                         net (fo=8, routed)           0.498    -1.259    ClockManager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  ClockManager/Reloj1/MainClockWizard/inst/seq_reg1_reg[1]/C
                         clock pessimism              0.261    -0.998    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.060    -0.938    ClockManager/Reloj1/MainClockWizard/inst/seq_reg1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.938    
                         arrival time                          -0.778    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 ClockManager/Reloj1/MainClockWizard/inst/seq_reg1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockManager/Reloj1/MainClockWizard/inst/seq_reg1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.148ns (72.742%)  route 0.055ns (27.258%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.259ns
    Source Clock Delay      (SCD):    -0.998ns
    Clock Pessimism Removal (CPR):    -0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           0.472     0.699    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.657 r  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.366    -1.291    ClockManager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.271 r  ClockManager/Reloj1/MainClockWizard/inst/clkout1_buf_en1/O
                         net (fo=8, routed)           0.273    -0.998    ClockManager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  ClockManager/Reloj1/MainClockWizard/inst/seq_reg1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.850 r  ClockManager/Reloj1/MainClockWizard/inst/seq_reg1_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.795    ClockManager/Reloj1/MainClockWizard/inst/seq_reg1[6]
    SLICE_X34Y50         FDRE                                         r  ClockManager/Reloj1/MainClockWizard/inst/seq_reg1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           0.517     0.931    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.407    -1.800    ClockManager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.757 r  ClockManager/Reloj1/MainClockWizard/inst/clkout1_buf_en1/O
                         net (fo=8, routed)           0.498    -1.259    ClockManager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  ClockManager/Reloj1/MainClockWizard/inst/seq_reg1_reg[7]/C
                         clock pessimism              0.261    -0.998    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.023    -0.975    ClockManager/Reloj1/MainClockWizard/inst/seq_reg1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.975    
                         arrival time                          -0.795    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 AudVid/i2s/squaregenerator/data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/data_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.704ns
    Source Clock Delay      (SCD):    -0.475ns
    Clock Pessimism Removal (CPR):    -0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           0.472     0.699    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.657 r  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.486    -1.171    ClockManager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.145 r  ClockManager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=28, routed)          0.670    -0.475    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y137         FDRE                                         r  AudVid/i2s/squaregenerator/data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y137         FDRE (Prop_fdre_C_Q)         0.141    -0.334 r  AudVid/i2s/squaregenerator/data_reg[12]/Q
                         net (fo=2, routed)           0.168    -0.166    AudVid/i2s/squaregenerator/D[0]
    SLICE_X3Y137         LUT3 (Prop_lut3_I0_O)        0.045    -0.121 r  AudVid/i2s/squaregenerator/data[12]_i_1/O
                         net (fo=1, routed)           0.000    -0.121    AudVid/i2s/squaregenerator/data[12]_i_1_n_0
    SLICE_X3Y137         FDRE                                         r  AudVid/i2s/squaregenerator/data_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           0.517     0.931    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.530    -1.677    ClockManager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.648 r  ClockManager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=28, routed)          0.944    -0.704    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X3Y137         FDRE                                         r  AudVid/i2s/squaregenerator/data_reg[12]/C
                         clock pessimism              0.229    -0.475    
    SLICE_X3Y137         FDRE (Hold_fdre_C_D)         0.091    -0.384    AudVid/i2s/squaregenerator/data_reg[12]
  -------------------------------------------------------------------
                         required time                          0.384    
                         arrival time                          -0.121    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           0.472     0.699    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.657 r  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.486    -1.171    ClockManager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.145 r  ClockManager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=28, routed)          0.669    -0.476    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X2Y136         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y136         FDRE (Prop_fdre_C_Q)         0.164    -0.312 r  AudVid/i2s/squaregenerator/count_reg[10]/Q
                         net (fo=3, routed)           0.127    -0.185    AudVid/i2s/squaregenerator/count_reg[10]
    SLICE_X2Y136         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110    -0.075 r  AudVid/i2s/squaregenerator/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.075    AudVid/i2s/squaregenerator/count_reg[8]_i_1_n_5
    SLICE_X2Y136         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           0.517     0.931    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.530    -1.677    ClockManager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.648 r  ClockManager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=28, routed)          0.943    -0.705    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X2Y136         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[10]/C
                         clock pessimism              0.229    -0.476    
    SLICE_X2Y136         FDRE (Hold_fdre_C_D)         0.134    -0.342    AudVid/i2s/squaregenerator/count_reg[10]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.075    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 ClockManager/Reloj1/MainClockWizard/inst/seq_reg1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockManager/Reloj1/MainClockWizard/inst/seq_reg1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.377%)  route 0.119ns (44.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.259ns
    Source Clock Delay      (SCD):    -0.998ns
    Clock Pessimism Removal (CPR):    -0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           0.472     0.699    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.657 r  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.366    -1.291    ClockManager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.271 r  ClockManager/Reloj1/MainClockWizard/inst/clkout1_buf_en1/O
                         net (fo=8, routed)           0.273    -0.998    ClockManager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  ClockManager/Reloj1/MainClockWizard/inst/seq_reg1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.850 r  ClockManager/Reloj1/MainClockWizard/inst/seq_reg1_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.731    ClockManager/Reloj1/MainClockWizard/inst/seq_reg1[1]
    SLICE_X34Y50         FDRE                                         r  ClockManager/Reloj1/MainClockWizard/inst/seq_reg1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           0.517     0.931    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.407    -1.800    ClockManager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.757 r  ClockManager/Reloj1/MainClockWizard/inst/clkout1_buf_en1/O
                         net (fo=8, routed)           0.498    -1.259    ClockManager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  ClockManager/Reloj1/MainClockWizard/inst/seq_reg1_reg[2]/C
                         clock pessimism              0.261    -0.998    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.000    -0.998    ClockManager/Reloj1/MainClockWizard/inst/seq_reg1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.998    
                         arrival time                          -0.731    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.295ns  (arrival time - required time)
  Source:                 ClockManager/Reloj1/MainClockWizard/inst/seq_reg1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockManager/Reloj1/MainClockWizard/inst/clkout1_buf1/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.164ns (50.465%)  route 0.161ns (49.535%))
  Logic Levels:           0  
  Clock Path Skew:        -0.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.677ns
    Source Clock Delay      (SCD):    -0.998ns
    Clock Pessimism Removal (CPR):    -0.550ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           0.472     0.699    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.657 r  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.366    -1.291    ClockManager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.271 r  ClockManager/Reloj1/MainClockWizard/inst/clkout1_buf_en1/O
                         net (fo=8, routed)           0.273    -0.998    ClockManager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  ClockManager/Reloj1/MainClockWizard/inst/seq_reg1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.834 r  ClockManager/Reloj1/MainClockWizard/inst/seq_reg1_reg[7]/Q
                         net (fo=1, routed)           0.161    -0.673    ClockManager/Reloj1/MainClockWizard/inst/seq_reg1[7]
    BUFGCTRL_X0Y17       BUFGCTRL                                     r  ClockManager/Reloj1/MainClockWizard/inst/clkout1_buf1/CE0
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           0.517     0.931    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.530    -1.677    ClockManager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL                                     r  ClockManager/Reloj1/MainClockWizard/inst/clkout1_buf1/I0
                         clock pessimism              0.550    -1.127    
    BUFGCTRL_X0Y17       BUFGCTRL (Hold_bufgctrl_I0_CE0)
                                                      0.159    -0.968    ClockManager/Reloj1/MainClockWizard/inst/clkout1_buf1
  -------------------------------------------------------------------
                         required time                          0.968    
                         arrival time                          -0.673    
  -------------------------------------------------------------------
                         slack                                  0.295    

Slack (MET) :             0.303ns  (arrival time - required time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.310ns (71.017%)  route 0.127ns (28.983%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.705ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           0.472     0.699    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.657 r  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.486    -1.171    ClockManager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.145 r  ClockManager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=28, routed)          0.669    -0.476    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X2Y136         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y136         FDRE (Prop_fdre_C_Q)         0.164    -0.312 r  AudVid/i2s/squaregenerator/count_reg[10]/Q
                         net (fo=3, routed)           0.127    -0.185    AudVid/i2s/squaregenerator/count_reg[10]
    SLICE_X2Y136         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146    -0.039 r  AudVid/i2s/squaregenerator/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.039    AudVid/i2s/squaregenerator/count_reg[8]_i_1_n_4
    SLICE_X2Y136         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           0.517     0.931    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.530    -1.677    ClockManager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.648 r  ClockManager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=28, routed)          0.943    -0.705    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X2Y136         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[11]/C
                         clock pessimism              0.229    -0.476    
    SLICE_X2Y136         FDRE (Hold_fdre_C_D)         0.134    -0.342    AudVid/i2s/squaregenerator/count_reg[11]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.039    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 ClockManager/Reloj1/MainClockWizard/inst/seq_reg1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ClockManager/Reloj1/MainClockWizard/inst/seq_reg1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.148ns (45.365%)  route 0.178ns (54.635%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.259ns
    Source Clock Delay      (SCD):    -0.998ns
    Clock Pessimism Removal (CPR):    -0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           0.472     0.699    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.657 r  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.366    -1.291    ClockManager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.020    -1.271 r  ClockManager/Reloj1/MainClockWizard/inst/clkout1_buf_en1/O
                         net (fo=8, routed)           0.273    -0.998    ClockManager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  ClockManager/Reloj1/MainClockWizard/inst/seq_reg1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y50         FDRE (Prop_fdre_C_Q)         0.148    -0.850 r  ClockManager/Reloj1/MainClockWizard/inst/seq_reg1_reg[2]/Q
                         net (fo=1, routed)           0.178    -0.672    ClockManager/Reloj1/MainClockWizard/inst/seq_reg1[2]
    SLICE_X34Y50         FDRE                                         r  ClockManager/Reloj1/MainClockWizard/inst/seq_reg1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           0.517     0.931    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.407    -1.800    ClockManager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFHCE_X0Y12         BUFH (Prop_bufh_I_O)         0.043    -1.757 r  ClockManager/Reloj1/MainClockWizard/inst/clkout1_buf_en1/O
                         net (fo=8, routed)           0.498    -1.259    ClockManager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0_en_clk
    SLICE_X34Y50         FDRE                                         r  ClockManager/Reloj1/MainClockWizard/inst/seq_reg1_reg[3]/C
                         clock pessimism              0.261    -0.998    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.022    -0.976    ClockManager/Reloj1/MainClockWizard/inst/seq_reg1_reg[3]
  -------------------------------------------------------------------
                         required time                          0.976    
                         arrival time                          -0.672    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           0.472     0.699    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.657 r  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.486    -1.171    ClockManager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.145 r  ClockManager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=28, routed)          0.669    -0.476    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X2Y134         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDRE (Prop_fdre_C_Q)         0.164    -0.312 f  AudVid/i2s/squaregenerator/count_reg[0]/Q
                         net (fo=1, routed)           0.163    -0.149    AudVid/i2s/squaregenerator/count_reg_n_0_[0]
    SLICE_X2Y134         LUT1 (Prop_lut1_I0_O)        0.045    -0.104 r  AudVid/i2s/squaregenerator/count[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.104    AudVid/i2s/squaregenerator/count[0]_i_3_n_0
    SLICE_X2Y134         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.034 r  AudVid/i2s/squaregenerator/count_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000    -0.034    AudVid/i2s/squaregenerator/count_reg[0]_i_2_n_7
    SLICE_X2Y134         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           0.517     0.931    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.530    -1.677    ClockManager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.648 r  ClockManager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=28, routed)          0.942    -0.706    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X2Y134         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[0]/C
                         clock pessimism              0.230    -0.476    
    SLICE_X2Y134         FDRE (Hold_fdre_C_D)         0.134    -0.342    AudVid/i2s/squaregenerator/count_reg[0]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.034    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 AudVid/i2s/squaregenerator/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AudVid/i2s/squaregenerator/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by MasterClocK_reloj1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             MasterClocK_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns - MasterClocK_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.275ns (61.159%)  route 0.175ns (38.841%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.706ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           0.472     0.699    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.356    -1.657 r  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.486    -1.171    ClockManager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.145 r  ClockManager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=28, routed)          0.669    -0.476    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X2Y134         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y134         FDRE (Prop_fdre_C_Q)         0.164    -0.312 r  AudVid/i2s/squaregenerator/count_reg[1]/Q
                         net (fo=1, routed)           0.175    -0.137    AudVid/i2s/squaregenerator/count_reg_n_0_[1]
    SLICE_X2Y134         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.111    -0.026 r  AudVid/i2s/squaregenerator/count_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000    -0.026    AudVid/i2s/squaregenerator/count_reg[0]_i_2_n_6
    SLICE_X2Y134         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock MasterClocK_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           0.517     0.931    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.138    -2.207 r  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
                         net (fo=2, routed)           0.530    -1.677    ClockManager/Reloj1/MainClockWizard/inst/MasterClocK_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.648 r  ClockManager/Reloj1/MainClockWizard/inst/clkout1_buf1/O
                         net (fo=28, routed)          0.942    -0.706    AudVid/i2s/squaregenerator/MasterCLK
    SLICE_X2Y134         FDRE                                         r  AudVid/i2s/squaregenerator/count_reg[1]/C
                         clock pessimism              0.230    -0.476    
    SLICE_X2Y134         FDRE (Hold_fdre_C_D)         0.134    -0.342    AudVid/i2s/squaregenerator/count_reg[1]
  -------------------------------------------------------------------
                         required time                          0.342    
                         arrival time                          -0.026    
  -------------------------------------------------------------------
                         slack                                  0.316    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MasterClocK_reloj1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   ClockManager/Reloj1/MainClockWizard/inst/clkout1_buf1/I0
Min Period        n/a     BUFH/I              n/a            2.155         10.000      7.845      BUFHCE_X0Y12     ClockManager/Reloj1/MainClockWizard/inst/clkout1_buf_en1/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y138     AudVid/i2s/squaregenerator/count_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y134     AudVid/i2s/squaregenerator/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y134     AudVid/i2s/squaregenerator/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y134     AudVid/i2s/squaregenerator/count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y135     AudVid/i2s/squaregenerator/count_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y135     AudVid/i2s/squaregenerator/count_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X2Y135     AudVid/i2s/squaregenerator/count_reg[6]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y36     AudVid/tft_spi/initializationRegister/address_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y38     AudVid/tft_spi/initializationRegister/address_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y38     AudVid/tft_spi/initializationRegister/address_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y36     AudVid/tft_spi/initializationRegister/address_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y134     AudVid/i2s/squaregenerator/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y134     AudVid/i2s/squaregenerator/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y134     AudVid/i2s/squaregenerator/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y134     AudVid/i2s/squaregenerator/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y134     AudVid/i2s/squaregenerator/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y134     AudVid/i2s/squaregenerator/count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y138     AudVid/i2s/squaregenerator/count_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y36     AudVid/tft_spi/initializationRegister/address_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y37     AudVid/tft_spi/initializationRegister/address_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X42Y37     AudVid/tft_spi/initializationRegister/address_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y138     AudVid/i2s/squaregenerator/count_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y36     AudVid/tft_spi/initializationRegister/address_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y38     AudVid/tft_spi/initializationRegister/address_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X41Y37     AudVid/tft_spi/initializationRegister/address_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X39Y36     AudVid/tft_spi/initializationRegister/address_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X2Y138     AudVid/i2s/squaregenerator/count_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  SD_Clock_reloj1_clk_wiz_0_0
  To Clock:  SD_Clock_reloj1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       37.186ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.122ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             37.186ns  (required time - arrival time)
  Source:                 AudVid/sd_spi/spi/count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/spi/Data_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@80.000ns - SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns)
  Data Path Delay:        2.303ns  (logic 0.721ns (31.302%)  route 1.582ns (68.698%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.194ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.244ns = ( 79.756 - 80.000 ) 
    Source Clock Delay      (SCD):    0.706ns = ( 40.706 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.756ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 f  ClockManager/InputBuffer/O
                         net (fo=2, routed)           1.336    42.794    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    35.848 f  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.661    37.509    ClockManager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    37.605 f  ClockManager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=9, routed)           2.285    39.890    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X1Y25          LUT5 (Prop_lut5_I0_O)        0.124    40.014 f  AudVid/sd_spi/spiInitClock/count[2]_i_2/O
                         net (fo=26, routed)          0.691    40.706    AudVid/sd_spi/spi/count_reg[5]
    SLICE_X3Y27          FDRE                                         r  AudVid/sd_spi/spi/count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.422    41.128 r  AudVid/sd_spi/spi/count_reg[1]/Q
                         net (fo=13, routed)          1.176    42.304    AudVid/sd_spi/spi/count_reg_n_0_[1]
    SLICE_X4Y25          LUT3 (Prop_lut3_I1_O)        0.299    42.603 r  AudVid/sd_spi/spi/Data[5]_i_1/O
                         net (fo=1, routed)           0.407    43.009    AudVid/sd_spi/spi/Data[5]_i_1_n_0
    SLICE_X5Y25          FDRE                                         r  AudVid/sd_spi/spi/Data_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk100 (IN)
                         net (fo=0)                   0.000    80.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           1.261    82.649    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    75.445 r  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.581    77.026    ClockManager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    77.117 r  ClockManager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=9, routed)           2.041    79.158    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X1Y25          LUT5 (Prop_lut5_I0_O)        0.100    79.258 r  AudVid/sd_spi/spiInitClock/count[2]_i_2/O
                         net (fo=26, routed)          0.498    79.756    AudVid/sd_spi/spi/count_reg[5]
    SLICE_X5Y25          FDRE                                         r  AudVid/sd_spi/spi/Data_reg[5]/C
                         clock pessimism              0.756    80.512    
                         clock uncertainty           -0.112    80.400    
    SLICE_X5Y25          FDRE (Setup_fdre_C_CE)      -0.205    80.195    AudVid/sd_spi/spi/Data_reg[5]
  -------------------------------------------------------------------
                         required time                         80.195    
                         arrival time                         -43.009    
  -------------------------------------------------------------------
                         slack                                 37.186    

Slack (MET) :             37.279ns  (required time - arrival time)
  Source:                 AudVid/sd_spi/spi/count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/spi/Data_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@80.000ns - SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns)
  Data Path Delay:        2.334ns  (logic 0.721ns (30.895%)  route 1.613ns (69.105%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.121ns = ( 79.879 - 80.000 ) 
    Source Clock Delay      (SCD):    0.706ns = ( 40.706 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.756ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 f  ClockManager/InputBuffer/O
                         net (fo=2, routed)           1.336    42.794    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    35.848 f  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.661    37.509    ClockManager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    37.605 f  ClockManager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=9, routed)           2.285    39.890    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X1Y25          LUT5 (Prop_lut5_I0_O)        0.124    40.014 f  AudVid/sd_spi/spiInitClock/count[2]_i_2/O
                         net (fo=26, routed)          0.691    40.706    AudVid/sd_spi/spi/count_reg[5]
    SLICE_X3Y27          FDRE                                         r  AudVid/sd_spi/spi/count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.422    41.128 f  AudVid/sd_spi/spi/count_reg[1]/Q
                         net (fo=13, routed)          1.018    42.145    AudVid/sd_spi/spi/count_reg_n_0_[1]
    SLICE_X4Y26          LUT3 (Prop_lut3_I2_O)        0.299    42.444 r  AudVid/sd_spi/spi/Data[7]_i_1/O
                         net (fo=1, routed)           0.595    43.039    AudVid/sd_spi/spi/Data[7]_i_1_n_0
    SLICE_X4Y26          FDRE                                         r  AudVid/sd_spi/spi/Data_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk100 (IN)
                         net (fo=0)                   0.000    80.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           1.261    82.649    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    75.445 r  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.581    77.026    ClockManager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    77.117 r  ClockManager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=9, routed)           2.041    79.158    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X1Y25          LUT5 (Prop_lut5_I0_O)        0.100    79.258 r  AudVid/sd_spi/spiInitClock/count[2]_i_2/O
                         net (fo=26, routed)          0.621    79.879    AudVid/sd_spi/spi/count_reg[5]
    SLICE_X4Y26          FDRE                                         r  AudVid/sd_spi/spi/Data_reg[7]/C
                         clock pessimism              0.756    80.635    
                         clock uncertainty           -0.112    80.523    
    SLICE_X4Y26          FDRE (Setup_fdre_C_CE)      -0.205    80.318    AudVid/sd_spi/spi/Data_reg[7]
  -------------------------------------------------------------------
                         required time                         80.318    
                         arrival time                         -43.039    
  -------------------------------------------------------------------
                         slack                                 37.279    

Slack (MET) :             37.317ns  (required time - arrival time)
  Source:                 AudVid/sd_spi/spi/count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/spi/Data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@80.000ns - SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns)
  Data Path Delay:        2.287ns  (logic 0.721ns (31.526%)  route 1.566ns (68.474%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.129ns = ( 79.871 - 80.000 ) 
    Source Clock Delay      (SCD):    0.706ns = ( 40.706 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.756ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 f  ClockManager/InputBuffer/O
                         net (fo=2, routed)           1.336    42.794    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    35.848 f  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.661    37.509    ClockManager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    37.605 f  ClockManager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=9, routed)           2.285    39.890    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X1Y25          LUT5 (Prop_lut5_I0_O)        0.124    40.014 f  AudVid/sd_spi/spiInitClock/count[2]_i_2/O
                         net (fo=26, routed)          0.691    40.706    AudVid/sd_spi/spi/count_reg[5]
    SLICE_X3Y27          FDRE                                         r  AudVid/sd_spi/spi/count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.422    41.128 f  AudVid/sd_spi/spi/count_reg[1]/Q
                         net (fo=13, routed)          1.015    42.143    AudVid/sd_spi/spi/count_reg_n_0_[1]
    SLICE_X4Y26          LUT3 (Prop_lut3_I2_O)        0.299    42.442 r  AudVid/sd_spi/spi/Data[2]_i_1/O
                         net (fo=1, routed)           0.551    42.993    AudVid/sd_spi/spi/Data[2]_i_1_n_0
    SLICE_X3Y26          FDRE                                         r  AudVid/sd_spi/spi/Data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk100 (IN)
                         net (fo=0)                   0.000    80.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           1.261    82.649    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    75.445 r  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.581    77.026    ClockManager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    77.117 r  ClockManager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=9, routed)           2.041    79.158    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X1Y25          LUT5 (Prop_lut5_I0_O)        0.100    79.258 r  AudVid/sd_spi/spiInitClock/count[2]_i_2/O
                         net (fo=26, routed)          0.613    79.871    AudVid/sd_spi/spi/count_reg[5]
    SLICE_X3Y26          FDRE                                         r  AudVid/sd_spi/spi/Data_reg[2]/C
                         clock pessimism              0.756    80.627    
                         clock uncertainty           -0.112    80.515    
    SLICE_X3Y26          FDRE (Setup_fdre_C_CE)      -0.205    80.310    AudVid/sd_spi/spi/Data_reg[2]
  -------------------------------------------------------------------
                         required time                         80.310    
                         arrival time                         -42.993    
  -------------------------------------------------------------------
                         slack                                 37.317    

Slack (MET) :             37.465ns  (required time - arrival time)
  Source:                 AudVid/sd_spi/spi/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/spi/Data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@80.000ns - SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns)
  Data Path Delay:        2.267ns  (logic 0.583ns (25.720%)  route 1.684ns (74.280%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.002ns = ( 79.998 - 80.000 ) 
    Source Clock Delay      (SCD):    0.706ns = ( 40.706 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.756ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 f  ClockManager/InputBuffer/O
                         net (fo=2, routed)           1.336    42.794    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    35.848 f  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.661    37.509    ClockManager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    37.605 f  ClockManager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=9, routed)           2.285    39.890    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X1Y25          LUT5 (Prop_lut5_I0_O)        0.124    40.014 f  AudVid/sd_spi/spiInitClock/count[2]_i_2/O
                         net (fo=26, routed)          0.691    40.706    AudVid/sd_spi/spi/count_reg[5]
    SLICE_X3Y27          FDRE                                         r  AudVid/sd_spi/spi/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.459    41.165 r  AudVid/sd_spi/spi/count_reg[0]/Q
                         net (fo=14, routed)          1.164    42.329    AudVid/sd_spi/spi/count_reg_n_0_[0]
    SLICE_X5Y28          LUT3 (Prop_lut3_I0_O)        0.124    42.453 r  AudVid/sd_spi/spi/Data[4]_i_1/O
                         net (fo=1, routed)           0.519    42.972    AudVid/sd_spi/spi/Data[4]_i_1_n_0
    SLICE_X5Y28          FDRE                                         r  AudVid/sd_spi/spi/Data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk100 (IN)
                         net (fo=0)                   0.000    80.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           1.261    82.649    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    75.445 r  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.581    77.026    ClockManager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    77.117 r  ClockManager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=9, routed)           2.041    79.158    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X1Y25          LUT5 (Prop_lut5_I0_O)        0.100    79.258 r  AudVid/sd_spi/spiInitClock/count[2]_i_2/O
                         net (fo=26, routed)          0.740    79.998    AudVid/sd_spi/spi/count_reg[5]
    SLICE_X5Y28          FDRE                                         r  AudVid/sd_spi/spi/Data_reg[4]/C
                         clock pessimism              0.756    80.754    
                         clock uncertainty           -0.112    80.642    
    SLICE_X5Y28          FDRE (Setup_fdre_C_CE)      -0.205    80.437    AudVid/sd_spi/spi/Data_reg[4]
  -------------------------------------------------------------------
                         required time                         80.437    
                         arrival time                         -42.972    
  -------------------------------------------------------------------
                         slack                                 37.465    

Slack (MET) :             37.466ns  (required time - arrival time)
  Source:                 AudVid/sd_spi/spi/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/spi/Data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@80.000ns - SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns)
  Data Path Delay:        2.147ns  (logic 0.583ns (27.157%)  route 1.564ns (72.843%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.121ns = ( 79.879 - 80.000 ) 
    Source Clock Delay      (SCD):    0.706ns = ( 40.706 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.756ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 f  ClockManager/InputBuffer/O
                         net (fo=2, routed)           1.336    42.794    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    35.848 f  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.661    37.509    ClockManager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    37.605 f  ClockManager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=9, routed)           2.285    39.890    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X1Y25          LUT5 (Prop_lut5_I0_O)        0.124    40.014 f  AudVid/sd_spi/spiInitClock/count[2]_i_2/O
                         net (fo=26, routed)          0.691    40.706    AudVid/sd_spi/spi/count_reg[5]
    SLICE_X3Y27          FDRE                                         r  AudVid/sd_spi/spi/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.459    41.165 r  AudVid/sd_spi/spi/count_reg[0]/Q
                         net (fo=14, routed)          1.024    42.189    AudVid/sd_spi/spi/count_reg_n_0_[0]
    SLICE_X5Y27          LUT3 (Prop_lut3_I0_O)        0.124    42.313 r  AudVid/sd_spi/spi/Data[0]_i_1/O
                         net (fo=9, routed)           0.540    42.852    AudVid/sd_spi/spi/Data[0]_i_1_n_0
    SLICE_X4Y27          FDRE                                         r  AudVid/sd_spi/spi/Data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk100 (IN)
                         net (fo=0)                   0.000    80.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           1.261    82.649    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    75.445 r  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.581    77.026    ClockManager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    77.117 r  ClockManager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=9, routed)           2.041    79.158    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X1Y25          LUT5 (Prop_lut5_I0_O)        0.100    79.258 r  AudVid/sd_spi/spiInitClock/count[2]_i_2/O
                         net (fo=26, routed)          0.621    79.879    AudVid/sd_spi/spi/count_reg[5]
    SLICE_X4Y27          FDRE                                         r  AudVid/sd_spi/spi/Data_reg[0]/C
                         clock pessimism              0.756    80.636    
                         clock uncertainty           -0.112    80.524    
    SLICE_X4Y27          FDRE (Setup_fdre_C_CE)      -0.205    80.319    AudVid/sd_spi/spi/Data_reg[0]
  -------------------------------------------------------------------
                         required time                         80.319    
                         arrival time                         -42.852    
  -------------------------------------------------------------------
                         slack                                 37.466    

Slack (MET) :             37.580ns  (required time - arrival time)
  Source:                 AudVid/sd_spi/spi/count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/spi/Data_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@80.000ns - SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns)
  Data Path Delay:        2.062ns  (logic 0.721ns (34.967%)  route 1.341ns (65.033%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.128ns = ( 79.872 - 80.000 ) 
    Source Clock Delay      (SCD):    0.706ns = ( 40.706 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.756ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 f  ClockManager/InputBuffer/O
                         net (fo=2, routed)           1.336    42.794    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    35.848 f  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.661    37.509    ClockManager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    37.605 f  ClockManager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=9, routed)           2.285    39.890    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X1Y25          LUT5 (Prop_lut5_I0_O)        0.124    40.014 f  AudVid/sd_spi/spiInitClock/count[2]_i_2/O
                         net (fo=26, routed)          0.691    40.706    AudVid/sd_spi/spi/count_reg[5]
    SLICE_X3Y27          FDRE                                         r  AudVid/sd_spi/spi/count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.422    41.128 f  AudVid/sd_spi/spi/count_reg[1]/Q
                         net (fo=13, routed)          0.942    42.070    AudVid/sd_spi/spi/count_reg_n_0_[1]
    SLICE_X6Y26          LUT3 (Prop_lut3_I2_O)        0.299    42.369 r  AudVid/sd_spi/spi/Data[6]_i_1/O
                         net (fo=1, routed)           0.399    42.768    AudVid/sd_spi/spi/Data[6]_i_1_n_0
    SLICE_X6Y26          FDRE                                         r  AudVid/sd_spi/spi/Data_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk100 (IN)
                         net (fo=0)                   0.000    80.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           1.261    82.649    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    75.445 r  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.581    77.026    ClockManager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    77.117 r  ClockManager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=9, routed)           2.041    79.158    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X1Y25          LUT5 (Prop_lut5_I0_O)        0.100    79.258 r  AudVid/sd_spi/spiInitClock/count[2]_i_2/O
                         net (fo=26, routed)          0.614    79.872    AudVid/sd_spi/spi/count_reg[5]
    SLICE_X6Y26          FDRE                                         r  AudVid/sd_spi/spi/Data_reg[6]/C
                         clock pessimism              0.756    80.628    
                         clock uncertainty           -0.112    80.516    
    SLICE_X6Y26          FDRE (Setup_fdre_C_CE)      -0.169    80.347    AudVid/sd_spi/spi/Data_reg[6]
  -------------------------------------------------------------------
                         required time                         80.347    
                         arrival time                         -42.768    
  -------------------------------------------------------------------
                         slack                                 37.580    

Slack (MET) :             37.794ns  (required time - arrival time)
  Source:                 AudVid/sd_spi/spi/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/spi/Data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@80.000ns - SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns)
  Data Path Delay:        1.938ns  (logic 0.583ns (30.090%)  route 1.355ns (69.910%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.002ns = ( 79.998 - 80.000 ) 
    Source Clock Delay      (SCD):    0.706ns = ( 40.706 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.756ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 f  ClockManager/InputBuffer/O
                         net (fo=2, routed)           1.336    42.794    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    35.848 f  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.661    37.509    ClockManager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    37.605 f  ClockManager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=9, routed)           2.285    39.890    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X1Y25          LUT5 (Prop_lut5_I0_O)        0.124    40.014 f  AudVid/sd_spi/spiInitClock/count[2]_i_2/O
                         net (fo=26, routed)          0.691    40.706    AudVid/sd_spi/spi/count_reg[5]
    SLICE_X3Y27          FDRE                                         r  AudVid/sd_spi/spi/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.459    41.165 f  AudVid/sd_spi/spi/count_reg[0]/Q
                         net (fo=14, routed)          0.952    42.117    AudVid/sd_spi/spi/count_reg_n_0_[0]
    SLICE_X4Y28          LUT3 (Prop_lut3_I2_O)        0.124    42.241 r  AudVid/sd_spi/spi/Data[1]_i_1/O
                         net (fo=1, routed)           0.402    42.643    AudVid/sd_spi/spi/Data[1]_i_1_n_0
    SLICE_X4Y28          FDRE                                         r  AudVid/sd_spi/spi/Data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk100 (IN)
                         net (fo=0)                   0.000    80.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           1.261    82.649    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    75.445 r  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.581    77.026    ClockManager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    77.117 r  ClockManager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=9, routed)           2.041    79.158    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X1Y25          LUT5 (Prop_lut5_I0_O)        0.100    79.258 r  AudVid/sd_spi/spiInitClock/count[2]_i_2/O
                         net (fo=26, routed)          0.740    79.998    AudVid/sd_spi/spi/count_reg[5]
    SLICE_X4Y28          FDRE                                         r  AudVid/sd_spi/spi/Data_reg[1]/C
                         clock pessimism              0.756    80.754    
                         clock uncertainty           -0.112    80.642    
    SLICE_X4Y28          FDRE (Setup_fdre_C_CE)      -0.205    80.437    AudVid/sd_spi/spi/Data_reg[1]
  -------------------------------------------------------------------
                         required time                         80.437    
                         arrival time                         -42.643    
  -------------------------------------------------------------------
                         slack                                 37.794    

Slack (MET) :             37.845ns  (required time - arrival time)
  Source:                 AudVid/sd_spi/spi/count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/spi/Data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@80.000ns - SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns)
  Data Path Delay:        1.925ns  (logic 0.721ns (37.457%)  route 1.204ns (62.543%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.023ns = ( 79.977 - 80.000 ) 
    Source Clock Delay      (SCD):    0.706ns = ( 40.706 - 40.000 ) 
    Clock Pessimism Removal (CPR):    0.779ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    41.458 f  ClockManager/InputBuffer/O
                         net (fo=2, routed)           1.336    42.794    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    35.848 f  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.661    37.509    ClockManager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    37.605 f  ClockManager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=9, routed)           2.285    39.890    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X1Y25          LUT5 (Prop_lut5_I0_O)        0.124    40.014 f  AudVid/sd_spi/spiInitClock/count[2]_i_2/O
                         net (fo=26, routed)          0.691    40.706    AudVid/sd_spi/spi/count_reg[5]
    SLICE_X3Y27          FDRE                                         r  AudVid/sd_spi/spi/count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.422    41.128 f  AudVid/sd_spi/spi/count_reg[1]/Q
                         net (fo=13, routed)          0.805    41.933    AudVid/sd_spi/spi/count_reg_n_0_[1]
    SLICE_X6Y27          LUT3 (Prop_lut3_I2_O)        0.299    42.232 r  AudVid/sd_spi/spi/Data[3]_i_1/O
                         net (fo=1, routed)           0.399    42.631    AudVid/sd_spi/spi/Data[3]_i_1_n_0
    SLICE_X6Y27          FDRE                                         r  AudVid/sd_spi/spi/Data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                     80.000    80.000 r  
    W5                                                0.000    80.000 r  clk100 (IN)
                         net (fo=0)                   0.000    80.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    81.388 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           1.261    82.649    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    75.445 r  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.581    77.026    ClockManager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    77.117 r  ClockManager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=9, routed)           2.041    79.158    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X1Y25          LUT5 (Prop_lut5_I0_O)        0.100    79.258 r  AudVid/sd_spi/spiInitClock/count[2]_i_2/O
                         net (fo=26, routed)          0.719    79.977    AudVid/sd_spi/spi/count_reg[5]
    SLICE_X6Y27          FDRE                                         r  AudVid/sd_spi/spi/Data_reg[3]/C
                         clock pessimism              0.779    80.756    
                         clock uncertainty           -0.112    80.644    
    SLICE_X6Y27          FDRE (Setup_fdre_C_CE)      -0.169    80.475    AudVid/sd_spi/spi/Data_reg[3]
  -------------------------------------------------------------------
                         required time                         80.475    
                         arrival time                         -42.631    
  -------------------------------------------------------------------
                         slack                                 37.845    

Slack (MET) :             38.483ns  (required time - arrival time)
  Source:                 AudVid/sd_spi/spi/Data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/spi/InputData_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.099ns  (logic 0.456ns (41.509%)  route 0.643ns (58.491%))
  Logic Levels:           0  
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.121ns = ( 39.879 - 40.000 ) 
    Source Clock Delay      (SCD):    0.864ns
    Clock Pessimism Removal (CPR):    0.756ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           1.336     2.794    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.152 r  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.661    -2.491    ClockManager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.395 r  ClockManager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=9, routed)           2.285    -0.110    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X1Y25          LUT5 (Prop_lut5_I0_O)        0.124     0.014 r  AudVid/sd_spi/spiInitClock/count[2]_i_2/O
                         net (fo=26, routed)          0.850     0.864    AudVid/sd_spi/spi/count_reg[5]
    SLICE_X4Y28          FDRE                                         r  AudVid/sd_spi/spi/Data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y28          FDRE (Prop_fdre_C_Q)         0.456     1.320 r  AudVid/sd_spi/spi/Data_reg[1]/Q
                         net (fo=1, routed)           0.643     1.963    AudVid/sd_spi/spi/Data_reg_n_0_[1]
    SLICE_X5Y27          FDRE                                         r  AudVid/sd_spi/spi/InputData_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 f  ClockManager/InputBuffer/O
                         net (fo=2, routed)           1.261    42.649    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    35.445 f  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.581    37.026    ClockManager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.117 f  ClockManager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=9, routed)           2.041    39.158    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X1Y25          LUT5 (Prop_lut5_I0_O)        0.100    39.258 f  AudVid/sd_spi/spiInitClock/count[2]_i_2/O
                         net (fo=26, routed)          0.621    39.879    AudVid/sd_spi/spi/count_reg[5]
    SLICE_X5Y27          FDRE                                         r  AudVid/sd_spi/spi/InputData_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.756    40.636    
                         clock uncertainty           -0.112    40.524    
    SLICE_X5Y27          FDRE (Setup_fdre_C_D)       -0.078    40.446    AudVid/sd_spi/spi/InputData_reg[1]
  -------------------------------------------------------------------
                         required time                         40.446    
                         arrival time                          -1.963    
  -------------------------------------------------------------------
                         slack                                 38.483    

Slack (MET) :             38.562ns  (required time - arrival time)
  Source:                 AudVid/sd_spi/spi/Data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/spi/InputData_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.245ns  (logic 0.456ns (36.634%)  route 0.789ns (63.366%))
  Logic Levels:           0  
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.121ns = ( 39.879 - 40.000 ) 
    Source Clock Delay      (SCD):    0.722ns
    Clock Pessimism Removal (CPR):    0.821ns
  Clock Uncertainty:      0.112ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.212ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           1.336     2.794    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.946    -4.152 r  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.661    -2.491    ClockManager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    -2.395 r  ClockManager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=9, routed)           2.285    -0.110    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X1Y25          LUT5 (Prop_lut5_I0_O)        0.124     0.014 r  AudVid/sd_spi/spiInitClock/count[2]_i_2/O
                         net (fo=26, routed)          0.708     0.722    AudVid/sd_spi/spi/count_reg[5]
    SLICE_X4Y26          FDRE                                         r  AudVid/sd_spi/spi/Data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y26          FDRE (Prop_fdre_C_Q)         0.456     1.178 r  AudVid/sd_spi/spi/Data_reg[7]/Q
                         net (fo=1, routed)           0.789     1.967    AudVid/sd_spi/spi/Data_reg_n_0_[7]
    SLICE_X5Y26          FDRE                                         r  AudVid/sd_spi/spi/InputData_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 f  ClockManager/InputBuffer/O
                         net (fo=2, routed)           1.261    42.649    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.204    35.445 f  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           1.581    37.026    ClockManager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091    37.117 f  ClockManager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=9, routed)           2.041    39.158    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X1Y25          LUT5 (Prop_lut5_I0_O)        0.100    39.258 f  AudVid/sd_spi/spiInitClock/count[2]_i_2/O
                         net (fo=26, routed)          0.621    39.879    AudVid/sd_spi/spi/count_reg[5]
    SLICE_X5Y26          FDRE                                         r  AudVid/sd_spi/spi/InputData_reg[7]/C  (IS_INVERTED)
                         clock pessimism              0.821    40.700    
                         clock uncertainty           -0.112    40.588    
    SLICE_X5Y26          FDRE (Setup_fdre_C_D)       -0.059    40.529    AudVid/sd_spi/spi/InputData_reg[7]
  -------------------------------------------------------------------
                         required time                         40.529    
                         arrival time                          -1.967    
  -------------------------------------------------------------------
                         slack                                 38.562    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 ClockManager/Reloj1/MainClockWizard/inst/seq_reg2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ClockManager/Reloj1/MainClockWizard/inst/seq_reg2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.259ns
    Source Clock Delay      (SCD):    -0.998ns
    Clock Pessimism Removal (CPR):    -0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           0.472     0.699    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.657 r  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.366    -1.291    ClockManager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.020    -1.271 r  ClockManager/Reloj1/MainClockWizard/inst/clkout2_buf_en1/O
                         net (fo=8, routed)           0.273    -0.998    ClockManager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y50         FDRE                                         r  ClockManager/Reloj1/MainClockWizard/inst/seq_reg2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.857 r  ClockManager/Reloj1/MainClockWizard/inst/seq_reg2_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.801    ClockManager/Reloj1/MainClockWizard/inst/seq_reg2[0]
    SLICE_X35Y50         FDRE                                         r  ClockManager/Reloj1/MainClockWizard/inst/seq_reg2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           0.517     0.931    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.207 r  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.407    -1.800    ClockManager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.043    -1.757 r  ClockManager/Reloj1/MainClockWizard/inst/clkout2_buf_en1/O
                         net (fo=8, routed)           0.498    -1.259    ClockManager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y50         FDRE                                         r  ClockManager/Reloj1/MainClockWizard/inst/seq_reg2_reg[1]/C
                         clock pessimism              0.261    -0.998    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)         0.075    -0.923    ClockManager/Reloj1/MainClockWizard/inst/seq_reg2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.923    
                         arrival time                          -0.801    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 ClockManager/Reloj1/MainClockWizard/inst/seq_reg2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            ClockManager/Reloj1/MainClockWizard/inst/seq_reg2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (69.867%)  route 0.055ns (30.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.259ns
    Source Clock Delay      (SCD):    -0.998ns
    Clock Pessimism Removal (CPR):    -0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           0.472     0.699    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.657 r  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.366    -1.291    ClockManager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.020    -1.271 r  ClockManager/Reloj1/MainClockWizard/inst/clkout2_buf_en1/O
                         net (fo=8, routed)           0.273    -0.998    ClockManager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y50         FDRE                                         r  ClockManager/Reloj1/MainClockWizard/inst/seq_reg2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y50         FDRE (Prop_fdre_C_Q)         0.128    -0.870 r  ClockManager/Reloj1/MainClockWizard/inst/seq_reg2_reg[6]/Q
                         net (fo=1, routed)           0.055    -0.815    ClockManager/Reloj1/MainClockWizard/inst/seq_reg2[6]
    SLICE_X35Y50         FDRE                                         r  ClockManager/Reloj1/MainClockWizard/inst/seq_reg2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           0.517     0.931    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.207 r  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.407    -1.800    ClockManager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X0Y13         BUFH (Prop_bufh_I_O)         0.043    -1.757 r  ClockManager/Reloj1/MainClockWizard/inst/clkout2_buf_en1/O
                         net (fo=8, routed)           0.498    -1.259    ClockManager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X35Y50         FDRE                                         r  ClockManager/Reloj1/MainClockWizard/inst/seq_reg2_reg[7]/C
                         clock pessimism              0.261    -0.998    
    SLICE_X35Y50         FDRE (Hold_fdre_C_D)        -0.006    -1.004    ClockManager/Reloj1/MainClockWizard/inst/seq_reg2_reg[7]
  -------------------------------------------------------------------
                         required time                          1.004    
                         arrival time                          -0.815    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 AudVid/sd_spi/spiInitClock/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/spiInitClock/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.189ns (57.049%)  route 0.142ns (42.951%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           0.472     0.699    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.657 r  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.486    -1.171    ClockManager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.145 r  ClockManager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=9, routed)           0.587    -0.558    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X0Y27          FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  AudVid/sd_spi/spiInitClock/counter_reg[0]/Q
                         net (fo=8, routed)           0.142    -0.275    AudVid/sd_spi/spiInitClock/counter_reg__0[0]
    SLICE_X1Y27          LUT3 (Prop_lut3_I2_O)        0.048    -0.227 r  AudVid/sd_spi/spiInitClock/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.227    AudVid/sd_spi/spiInitClock/p_0_in[2]
    SLICE_X1Y27          FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           0.517     0.931    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.207 r  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.530    -1.677    ClockManager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.648 r  ClockManager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=9, routed)           0.855    -0.794    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X1Y27          FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[2]/C
                         clock pessimism              0.248    -0.545    
    SLICE_X1Y27          FDRE (Hold_fdre_C_D)         0.107    -0.438    AudVid/sd_spi/spiInitClock/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.227    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 AudVid/sd_spi/spiInitClock/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/spiInitClock/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.190ns (57.007%)  route 0.143ns (42.993%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           0.472     0.699    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.657 r  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.486    -1.171    ClockManager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.145 r  ClockManager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=9, routed)           0.587    -0.558    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X0Y27          FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  AudVid/sd_spi/spiInitClock/counter_reg[0]/Q
                         net (fo=8, routed)           0.143    -0.274    AudVid/sd_spi/spiInitClock/counter_reg__0[0]
    SLICE_X1Y27          LUT5 (Prop_lut5_I3_O)        0.049    -0.225 r  AudVid/sd_spi/spiInitClock/counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.225    AudVid/sd_spi/spiInitClock/p_0_in[4]
    SLICE_X1Y27          FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           0.517     0.931    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.207 r  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.530    -1.677    ClockManager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.648 r  ClockManager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=9, routed)           0.855    -0.794    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X1Y27          FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[4]/C
                         clock pessimism              0.248    -0.545    
    SLICE_X1Y27          FDRE (Hold_fdre_C_D)         0.107    -0.438    AudVid/sd_spi/spiInitClock/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.225    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 AudVid/sd_spi/spiInitClock/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/spiInitClock/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.485%)  route 0.143ns (43.516%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           0.472     0.699    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.657 r  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.486    -1.171    ClockManager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.145 r  ClockManager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=9, routed)           0.587    -0.558    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X0Y27          FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  AudVid/sd_spi/spiInitClock/counter_reg[0]/Q
                         net (fo=8, routed)           0.143    -0.274    AudVid/sd_spi/spiInitClock/counter_reg__0[0]
    SLICE_X1Y27          LUT4 (Prop_lut4_I1_O)        0.045    -0.229 r  AudVid/sd_spi/spiInitClock/counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    AudVid/sd_spi/spiInitClock/p_0_in[3]
    SLICE_X1Y27          FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           0.517     0.931    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.207 r  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.530    -1.677    ClockManager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.648 r  ClockManager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=9, routed)           0.855    -0.794    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X1Y27          FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[3]/C
                         clock pessimism              0.248    -0.545    
    SLICE_X1Y27          FDRE (Hold_fdre_C_D)         0.092    -0.453    AudVid/sd_spi/spiInitClock/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 AudVid/sd_spi/spiInitClock/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/spiInitClock/counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.186ns (56.657%)  route 0.142ns (43.343%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           0.472     0.699    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.657 r  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.486    -1.171    ClockManager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.145 r  ClockManager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=9, routed)           0.587    -0.558    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X0Y27          FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  AudVid/sd_spi/spiInitClock/counter_reg[0]/Q
                         net (fo=8, routed)           0.142    -0.275    AudVid/sd_spi/spiInitClock/counter_reg__0[0]
    SLICE_X1Y27          LUT2 (Prop_lut2_I0_O)        0.045    -0.230 r  AudVid/sd_spi/spiInitClock/counter[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    AudVid/sd_spi/spiInitClock/p_0_in[1]
    SLICE_X1Y27          FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           0.517     0.931    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.207 r  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.530    -1.677    ClockManager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.648 r  ClockManager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=9, routed)           0.855    -0.794    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X1Y27          FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[1]/C
                         clock pessimism              0.248    -0.545    
    SLICE_X1Y27          FDRE (Hold_fdre_C_D)         0.091    -0.454    AudVid/sd_spi/spiInitClock/counter_reg[1]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 AudVid/sd_spi/spiInitClock/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/spiInitClock/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.186ns (58.308%)  route 0.133ns (41.692%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.794ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           0.472     0.699    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.657 r  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.486    -1.171    ClockManager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.145 r  ClockManager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=9, routed)           0.587    -0.558    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X1Y27          FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  AudVid/sd_spi/spiInitClock/counter_reg[1]/Q
                         net (fo=7, routed)           0.133    -0.284    AudVid/sd_spi/spiInitClock/counter_reg__0[1]
    SLICE_X1Y27          LUT6 (Prop_lut6_I3_O)        0.045    -0.239 r  AudVid/sd_spi/spiInitClock/counter[5]_i_2/O
                         net (fo=1, routed)           0.000    -0.239    AudVid/sd_spi/spiInitClock/p_0_in[5]
    SLICE_X1Y27          FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           0.517     0.931    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.207 r  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.530    -1.677    ClockManager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.648 r  ClockManager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=9, routed)           0.855    -0.794    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X1Y27          FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[5]/C
                         clock pessimism              0.235    -0.558    
    SLICE_X1Y27          FDRE (Hold_fdre_C_D)         0.092    -0.466    AudVid/sd_spi/spiInitClock/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.466    
                         arrival time                          -0.239    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 AudVid/sd_spi/spiInitClock/counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/spiInitClock/outputCLK_reg/D
                            (rising edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - SD_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.228%)  route 0.157ns (45.772%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.796ns
    Source Clock Delay      (SCD):    -0.558ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           0.472     0.699    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    -1.657 r  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.486    -1.171    ClockManager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.145 r  ClockManager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=9, routed)           0.587    -0.558    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X1Y27          FDRE                                         r  AudVid/sd_spi/spiInitClock/counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.417 r  AudVid/sd_spi/spiInitClock/counter_reg[1]/Q
                         net (fo=7, routed)           0.157    -0.260    AudVid/sd_spi/spiInitClock/counter_reg__0[1]
    SLICE_X1Y26          LUT6 (Prop_lut6_I1_O)        0.045    -0.215 r  AudVid/sd_spi/spiInitClock/outputCLK_i_1/O
                         net (fo=1, routed)           0.000    -0.215    AudVid/sd_spi/spiInitClock/outputCLK_i_1_n_0
    SLICE_X1Y26          FDRE                                         r  AudVid/sd_spi/spiInitClock/outputCLK_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           0.517     0.931    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    -2.207 r  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.530    -1.677    ClockManager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    -1.648 r  ClockManager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=9, routed)           0.853    -0.796    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X1Y26          FDRE                                         r  AudVid/sd_spi/spiInitClock/outputCLK_reg/C
                         clock pessimism              0.248    -0.547    
    SLICE_X1Y26          FDRE (Hold_fdre_C_D)         0.091    -0.456    AudVid/sd_spi/spiInitClock/outputCLK_reg
  -------------------------------------------------------------------
                         required time                          0.456    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 AudVid/sd_spi/spi/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/spi/count_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns - SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns)
  Data Path Delay:        0.423ns  (logic 0.194ns (45.889%)  route 0.229ns (54.111%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.090ns = ( 39.910 - 40.000 ) 
    Source Clock Delay      (SCD):    0.023ns = ( 40.023 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.173ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226    40.226 f  ClockManager/InputBuffer/O
                         net (fo=2, routed)           0.472    40.699    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    38.343 f  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.486    38.829    ClockManager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    38.855 f  ClockManager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=9, routed)           0.818    39.673    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X1Y25          LUT5 (Prop_lut5_I0_O)        0.045    39.718 f  AudVid/sd_spi/spiInitClock/count[2]_i_2/O
                         net (fo=26, routed)          0.305    40.023    AudVid/sd_spi/spi/count_reg[5]
    SLICE_X3Y27          FDRE                                         r  AudVid/sd_spi/spi/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.146    40.169 r  AudVid/sd_spi/spi/count_reg[0]/Q
                         net (fo=14, routed)          0.229    40.398    AudVid/sd_spi/spi/count_reg_n_0_[0]
    SLICE_X7Y26          LUT3 (Prop_lut3_I1_O)        0.048    40.446 r  AudVid/sd_spi/spi/count[2]_i_1/O
                         net (fo=1, routed)           0.000    40.446    AudVid/sd_spi/spi/count[2]_i_1_n_0
    SLICE_X7Y26          FDRE                                         r  AudVid/sd_spi/spi/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414    40.414 f  ClockManager/InputBuffer/O
                         net (fo=2, routed)           0.517    40.931    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    37.793 f  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.530    38.323    ClockManager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    38.352 f  ClockManager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=9, routed)           1.137    39.489    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X1Y25          LUT5 (Prop_lut5_I0_O)        0.056    39.545 f  AudVid/sd_spi/spiInitClock/count[2]_i_2/O
                         net (fo=26, routed)          0.365    39.910    AudVid/sd_spi/spi/count_reg[5]
    SLICE_X7Y26          FDRE                                         r  AudVid/sd_spi/spi/count_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.173    40.083    
    SLICE_X7Y26          FDRE (Hold_fdre_C_D)         0.114    40.197    AudVid/sd_spi/spi/count_reg[2]
  -------------------------------------------------------------------
                         required time                        -40.197    
                         arrival time                          40.446    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 AudVid/sd_spi/spi/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Destination:            AudVid/sd_spi/spi/count_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by SD_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@40.000ns period=80.000ns})
  Path Group:             SD_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns - SD_Clock_reloj1_clk_wiz_0_0 fall@40.000ns)
  Data Path Delay:        0.368ns  (logic 0.188ns (51.027%)  route 0.180ns (48.974%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.109ns = ( 39.891 - 40.000 ) 
    Source Clock Delay      (SCD):    0.023ns = ( 40.023 - 40.000 ) 
    Clock Pessimism Removal (CPR):    -0.132ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226    40.226 f  ClockManager/InputBuffer/O
                         net (fo=2, routed)           0.472    40.699    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.356    38.343 f  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.486    38.829    ClockManager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    38.855 f  ClockManager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=9, routed)           0.818    39.673    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X1Y25          LUT5 (Prop_lut5_I0_O)        0.045    39.718 f  AudVid/sd_spi/spiInitClock/count[2]_i_2/O
                         net (fo=26, routed)          0.305    40.023    AudVid/sd_spi/spi/count_reg[5]
    SLICE_X3Y27          FDRE                                         r  AudVid/sd_spi/spi/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.146    40.169 r  AudVid/sd_spi/spi/count_reg[0]/Q
                         net (fo=14, routed)          0.180    40.350    AudVid/sd_spi/spi/count_reg_n_0_[0]
    SLICE_X3Y27          LUT2 (Prop_lut2_I1_O)        0.042    40.392 r  AudVid/sd_spi/spi/count[1]_i_1__0/O
                         net (fo=1, routed)           0.000    40.392    AudVid/sd_spi/spi/count[1]_i_1__0_n_0
    SLICE_X3Y27          FDRE                                         r  AudVid/sd_spi/spi/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock SD_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     40.000    40.000 f  
    W5                                                0.000    40.000 f  clk100 (IN)
                         net (fo=0)                   0.000    40.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414    40.414 f  ClockManager/InputBuffer/O
                         net (fo=2, routed)           0.517    40.931    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.138    37.793 f  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
                         net (fo=2, routed)           0.530    38.323    ClockManager/Reloj1/MainClockWizard/inst/SD_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y18       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    38.352 f  ClockManager/Reloj1/MainClockWizard/inst/clkout2_buf1/O
                         net (fo=9, routed)           1.137    39.489    AudVid/sd_spi/spiInitClock/SD_WorkCLK
    SLICE_X1Y25          LUT5 (Prop_lut5_I0_O)        0.056    39.545 f  AudVid/sd_spi/spiInitClock/count[2]_i_2/O
                         net (fo=26, routed)          0.346    39.891    AudVid/sd_spi/spi/count_reg[5]
    SLICE_X3Y27          FDRE                                         r  AudVid/sd_spi/spi/count_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.132    40.023    
    SLICE_X3Y27          FDRE (Hold_fdre_C_D)         0.114    40.137    AudVid/sd_spi/spi/count_reg[1]
  -------------------------------------------------------------------
                         required time                        -40.137    
                         arrival time                          40.392    
  -------------------------------------------------------------------
                         slack                                  0.254    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SD_Clock_reloj1_clk_wiz_0_0
Waveform(ns):       { 0.000 40.000 }
Period(ns):         80.000
Sources:            { ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         80.000      77.845     BUFGCTRL_X0Y18   ClockManager/Reloj1/MainClockWizard/inst/clkout2_buf1/I0
Min Period        n/a     BUFH/I              n/a            2.155         80.000      77.845     BUFHCE_X0Y13     ClockManager/Reloj1/MainClockWizard/inst/clkout2_buf_en1/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         80.000      78.751     MMCME2_ADV_X1Y1  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X7Y26      AudVid/sd_spi/spi/DataClk_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X4Y27      AudVid/sd_spi/spi/Data_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X4Y28      AudVid/sd_spi/spi/Data_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X3Y26      AudVid/sd_spi/spi/Data_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X6Y27      AudVid/sd_spi/spi/Data_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X5Y28      AudVid/sd_spi/spi/Data_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         80.000      79.000     SLICE_X5Y25      AudVid/sd_spi/spi/Data_reg[5]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       80.000      133.360    MMCME2_ADV_X1Y1  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X4Y26      AudVid/sd_spi/spi/Data_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X4Y26      AudVid/sd_spi/spi/Data_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X0Y27      AudVid/sd_spi/spiInitClock/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X1Y27      AudVid/sd_spi/spiInitClock/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X1Y27      AudVid/sd_spi/spiInitClock/counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X1Y27      AudVid/sd_spi/spiInitClock/counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X1Y27      AudVid/sd_spi/spiInitClock/counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X1Y27      AudVid/sd_spi/spiInitClock/counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X1Y26      AudVid/sd_spi/spiInitClock/outputCLK_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X1Y26      AudVid/sd_spi/spiInitClock/outputCLK_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y50     ClockManager/Reloj1/MainClockWizard/inst/seq_reg2_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y50     ClockManager/Reloj1/MainClockWizard/inst/seq_reg2_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y50     ClockManager/Reloj1/MainClockWizard/inst/seq_reg2_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y50     ClockManager/Reloj1/MainClockWizard/inst/seq_reg2_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y50     ClockManager/Reloj1/MainClockWizard/inst/seq_reg2_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y50     ClockManager/Reloj1/MainClockWizard/inst/seq_reg2_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y50     ClockManager/Reloj1/MainClockWizard/inst/seq_reg2_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X35Y50     ClockManager/Reloj1/MainClockWizard/inst/seq_reg2_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X5Y26      AudVid/sd_spi/spi/InputData_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         40.000      39.500     SLICE_X5Y26      AudVid/sd_spi/spi/InputData_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  TFT_Clock_reloj1_clk_wiz_0_0
  To Clock:  TFT_Clock_reloj1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack      158.114ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.131ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       53.360ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             158.114ns  (required time - arrival time)
  Source:                 ClockManager/Reloj1/MainClockWizard/inst/seq_reg3_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            ClockManager/Reloj1/MainClockWizard/inst/clkout3_buf1/CE0
                            (rising edge-triggered cell BUFGCTRL clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@160.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.060ns  (logic 0.456ns (43.030%)  route 0.604ns (56.970%))
  Logic Levels:           0  
  Clock Path Skew:        -0.541ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.974ns = ( 157.026 - 160.000 ) 
    Source Clock Delay      (SCD):    -2.030ns
    Clock Pessimism Removal (CPR):    0.403ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           1.336     2.794    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.152 r  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.229    -2.923    ClockManager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127    -2.796 r  ClockManager/Reloj1/MainClockWizard/inst/clkout3_buf_en1/O
                         net (fo=8, routed)           0.766    -2.030    ClockManager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X36Y50         FDRE                                         r  ClockManager/Reloj1/MainClockWizard/inst/seq_reg3_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.456    -1.574 r  ClockManager/Reloj1/MainClockWizard/inst/seq_reg3_reg[7]/Q
                         net (fo=1, routed)           0.604    -0.970    ClockManager/Reloj1/MainClockWizard/inst/seq_reg3[7]
    BUFGCTRL_X0Y16       BUFGCTRL                                     r  ClockManager/Reloj1/MainClockWizard/inst/clkout3_buf1/CE0
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk100 (IN)
                         net (fo=0)                   0.000   160.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           1.261   162.649    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204   155.445 r  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.581   157.026    ClockManager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL                                     r  ClockManager/Reloj1/MainClockWizard/inst/clkout3_buf1/I0
                         clock pessimism              0.403   157.429    
                         clock uncertainty           -0.126   157.303    
    BUFGCTRL_X0Y16       BUFGCTRL (Setup_bufgctrl_I0_CE0)
                                                     -0.159   157.144    ClockManager/Reloj1/MainClockWizard/inst/clkout3_buf1
  -------------------------------------------------------------------
                         required time                        157.144    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                158.114    

Slack (MET) :             158.343ns  (required time - arrival time)
  Source:                 AudVid/tft_spi/spi/count_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/tft_spi/spi/count_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 fall@240.000ns - TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        1.609ns  (logic 0.749ns (46.554%)  route 0.860ns (53.446%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 238.567 - 240.000 ) 
    Source Clock Delay      (SCD):    -0.827ns = ( 79.173 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 f  ClockManager/InputBuffer/O
                         net (fo=2, routed)           1.336    82.794    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    75.848 f  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.661    77.509    ClockManager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    77.605 f  ClockManager/Reloj1/MainClockWizard/inst/clkout3_buf1/O
                         net (fo=6, routed)           1.567    79.173    AudVid/tft_spi/spi/TFT_SPI_CLK
    SLICE_X47Y40         FDRE                                         r  AudVid/tft_spi/spi/count_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y40         FDRE (Prop_fdre_C_Q)         0.422    79.595 r  AudVid/tft_spi/spi/count_reg[2]/Q
                         net (fo=4, routed)           0.860    80.455    AudVid/tft_spi/spi/Q[2]
    SLICE_X47Y40         LUT3 (Prop_lut3_I0_O)        0.327    80.782 r  AudVid/tft_spi/spi/count[2]_i_1__1/O
                         net (fo=1, routed)           0.000    80.782    AudVid/tft_spi/spi/p_0_in__1[2]
    SLICE_X47Y40         FDRE                                         r  AudVid/tft_spi/spi/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                    240.000   240.000 f  
    W5                                                0.000   240.000 f  clk100 (IN)
                         net (fo=0)                   0.000   240.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   241.388 f  ClockManager/InputBuffer/O
                         net (fo=2, routed)           1.261   242.649    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204   235.445 f  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.581   237.026    ClockManager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   237.117 f  ClockManager/Reloj1/MainClockWizard/inst/clkout3_buf1/O
                         net (fo=6, routed)           1.449   238.567    AudVid/tft_spi/spi/TFT_SPI_CLK
    SLICE_X47Y40         FDRE                                         r  AudVid/tft_spi/spi/count_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.606   239.173    
                         clock uncertainty           -0.126   239.047    
    SLICE_X47Y40         FDRE (Setup_fdre_C_D)        0.078   239.125    AudVid/tft_spi/spi/count_reg[2]
  -------------------------------------------------------------------
                         required time                        239.125    
                         arrival time                         -80.782    
  -------------------------------------------------------------------
                         slack                                158.343    

Slack (MET) :             158.351ns  (required time - arrival time)
  Source:                 AudVid/tft_spi/spi/count_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/tft_spi/spi/count_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 fall@240.000ns - TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        1.557ns  (logic 0.721ns (46.311%)  route 0.836ns (53.689%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 238.567 - 240.000 ) 
    Source Clock Delay      (SCD):    -0.827ns = ( 79.173 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 f  ClockManager/InputBuffer/O
                         net (fo=2, routed)           1.336    82.794    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    75.848 f  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.661    77.509    ClockManager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    77.605 f  ClockManager/Reloj1/MainClockWizard/inst/clkout3_buf1/O
                         net (fo=6, routed)           1.567    79.173    AudVid/tft_spi/spi/TFT_SPI_CLK
    SLICE_X47Y40         FDRE                                         r  AudVid/tft_spi/spi/count_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y40         FDRE (Prop_fdre_C_Q)         0.422    79.595 r  AudVid/tft_spi/spi/count_reg[2]/Q
                         net (fo=4, routed)           0.836    80.431    AudVid/tft_spi/spi/Q[2]
    SLICE_X47Y40         LUT4 (Prop_lut4_I3_O)        0.299    80.730 r  AudVid/tft_spi/spi/count[3]_i_1__0/O
                         net (fo=1, routed)           0.000    80.730    AudVid/tft_spi/spi/p_0_in__1[3]
    SLICE_X47Y40         FDRE                                         r  AudVid/tft_spi/spi/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                    240.000   240.000 f  
    W5                                                0.000   240.000 f  clk100 (IN)
                         net (fo=0)                   0.000   240.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   241.388 f  ClockManager/InputBuffer/O
                         net (fo=2, routed)           1.261   242.649    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204   235.445 f  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.581   237.026    ClockManager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   237.117 f  ClockManager/Reloj1/MainClockWizard/inst/clkout3_buf1/O
                         net (fo=6, routed)           1.449   238.567    AudVid/tft_spi/spi/TFT_SPI_CLK
    SLICE_X47Y40         FDRE                                         r  AudVid/tft_spi/spi/count_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.606   239.173    
                         clock uncertainty           -0.126   239.047    
    SLICE_X47Y40         FDRE (Setup_fdre_C_D)        0.034   239.081    AudVid/tft_spi/spi/count_reg[3]
  -------------------------------------------------------------------
                         required time                        239.081    
                         arrival time                         -80.730    
  -------------------------------------------------------------------
                         slack                                158.351    

Slack (MET) :             158.369ns  (required time - arrival time)
  Source:                 AudVid/tft_spi/spi/count_reg[2]/C
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/tft_spi/spi/dataClk_reg/D
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 fall@240.000ns - TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        1.583ns  (logic 0.747ns (47.193%)  route 0.836ns (52.807%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 238.567 - 240.000 ) 
    Source Clock Delay      (SCD):    -0.827ns = ( 79.173 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 f  ClockManager/InputBuffer/O
                         net (fo=2, routed)           1.336    82.794    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    75.848 f  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.661    77.509    ClockManager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    77.605 f  ClockManager/Reloj1/MainClockWizard/inst/clkout3_buf1/O
                         net (fo=6, routed)           1.567    79.173    AudVid/tft_spi/spi/TFT_SPI_CLK
    SLICE_X47Y40         FDRE                                         r  AudVid/tft_spi/spi/count_reg[2]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y40         FDRE (Prop_fdre_C_Q)         0.422    79.595 r  AudVid/tft_spi/spi/count_reg[2]/Q
                         net (fo=4, routed)           0.836    80.431    AudVid/tft_spi/spi/Q[2]
    SLICE_X47Y40         LUT5 (Prop_lut5_I1_O)        0.325    80.756 r  AudVid/tft_spi/spi/dataClk_i_1/O
                         net (fo=1, routed)           0.000    80.756    AudVid/tft_spi/spi/dataClk_i_1_n_0
    SLICE_X47Y40         FDRE                                         r  AudVid/tft_spi/spi/dataClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                    240.000   240.000 f  
    W5                                                0.000   240.000 f  clk100 (IN)
                         net (fo=0)                   0.000   240.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   241.388 f  ClockManager/InputBuffer/O
                         net (fo=2, routed)           1.261   242.649    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204   235.445 f  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.581   237.026    ClockManager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   237.117 f  ClockManager/Reloj1/MainClockWizard/inst/clkout3_buf1/O
                         net (fo=6, routed)           1.449   238.567    AudVid/tft_spi/spi/TFT_SPI_CLK
    SLICE_X47Y40         FDRE                                         r  AudVid/tft_spi/spi/dataClk_reg/C  (IS_INVERTED)
                         clock pessimism              0.606   239.173    
                         clock uncertainty           -0.126   239.047    
    SLICE_X47Y40         FDRE (Setup_fdre_C_D)        0.078   239.125    AudVid/tft_spi/spi/dataClk_reg
  -------------------------------------------------------------------
                         required time                        239.125    
                         arrival time                         -80.756    
  -------------------------------------------------------------------
                         slack                                158.369    

Slack (MET) :             158.645ns  (required time - arrival time)
  Source:                 ClockManager/Reloj1/MainClockWizard/inst/seq_reg3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            ClockManager/Reloj1/MainClockWizard/inst/seq_reg3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@160.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.964ns  (logic 0.419ns (43.467%)  route 0.545ns (56.533%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.596ns = ( 157.404 - 160.000 ) 
    Source Clock Delay      (SCD):    -2.030ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           1.336     2.794    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.152 r  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.229    -2.923    ClockManager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127    -2.796 r  ClockManager/Reloj1/MainClockWizard/inst/clkout3_buf_en1/O
                         net (fo=8, routed)           0.766    -2.030    ClockManager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X36Y50         FDRE                                         r  ClockManager/Reloj1/MainClockWizard/inst/seq_reg3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.419    -1.611 r  ClockManager/Reloj1/MainClockWizard/inst/seq_reg3_reg[2]/Q
                         net (fo=1, routed)           0.545    -1.066    ClockManager/Reloj1/MainClockWizard/inst/seq_reg3[2]
    SLICE_X36Y50         FDRE                                         r  ClockManager/Reloj1/MainClockWizard/inst/seq_reg3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk100 (IN)
                         net (fo=0)                   0.000   160.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           1.261   162.649    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204   155.445 r  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.152   156.597    ClockManager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081   156.678 r  ClockManager/Reloj1/MainClockWizard/inst/clkout3_buf_en1/O
                         net (fo=8, routed)           0.726   157.404    ClockManager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X36Y50         FDRE                                         r  ClockManager/Reloj1/MainClockWizard/inst/seq_reg3_reg[3]/C
                         clock pessimism              0.566   157.970    
                         clock uncertainty           -0.126   157.844    
    SLICE_X36Y50         FDRE (Setup_fdre_C_D)       -0.265   157.579    ClockManager/Reloj1/MainClockWizard/inst/seq_reg3_reg[3]
  -------------------------------------------------------------------
                         required time                        157.579    
                         arrival time                           1.066    
  -------------------------------------------------------------------
                         slack                                158.645    

Slack (MET) :             158.653ns  (required time - arrival time)
  Source:                 AudVid/tft_spi/spi/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/tft_spi/spi/count_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 fall@240.000ns - TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        1.214ns  (logic 0.583ns (48.010%)  route 0.631ns (51.990%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.433ns = ( 238.567 - 240.000 ) 
    Source Clock Delay      (SCD):    -0.828ns = ( 79.172 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 f  ClockManager/InputBuffer/O
                         net (fo=2, routed)           1.336    82.794    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    75.848 f  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.661    77.509    ClockManager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    77.605 f  ClockManager/Reloj1/MainClockWizard/inst/clkout3_buf1/O
                         net (fo=6, routed)           1.566    79.172    AudVid/tft_spi/spi/TFT_SPI_CLK
    SLICE_X43Y39         FDRE                                         r  AudVid/tft_spi/spi/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.459    79.631 r  AudVid/tft_spi/spi/count_reg[0]/Q
                         net (fo=13, routed)          0.631    80.262    AudVid/tft_spi/spi/Q[0]
    SLICE_X47Y40         LUT2 (Prop_lut2_I1_O)        0.124    80.386 r  AudVid/tft_spi/spi/count[1]_i_1__3/O
                         net (fo=1, routed)           0.000    80.386    AudVid/tft_spi/spi/p_0_in__1[1]
    SLICE_X47Y40         FDRE                                         r  AudVid/tft_spi/spi/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                    240.000   240.000 f  
    W5                                                0.000   240.000 f  clk100 (IN)
                         net (fo=0)                   0.000   240.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   241.388 f  ClockManager/InputBuffer/O
                         net (fo=2, routed)           1.261   242.649    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204   235.445 f  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.581   237.026    ClockManager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   237.117 f  ClockManager/Reloj1/MainClockWizard/inst/clkout3_buf1/O
                         net (fo=6, routed)           1.449   238.567    AudVid/tft_spi/spi/TFT_SPI_CLK
    SLICE_X47Y40         FDRE                                         r  AudVid/tft_spi/spi/count_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.567   239.134    
                         clock uncertainty           -0.126   239.008    
    SLICE_X47Y40         FDRE (Setup_fdre_C_D)        0.032   239.040    AudVid/tft_spi/spi/count_reg[1]
  -------------------------------------------------------------------
                         required time                        239.040    
                         arrival time                         -80.386    
  -------------------------------------------------------------------
                         slack                                158.653    

Slack (MET) :             158.697ns  (required time - arrival time)
  Source:                 ClockManager/Reloj1/MainClockWizard/inst/seq_reg3_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            ClockManager/Reloj1/MainClockWizard/inst/seq_reg3_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@160.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.911ns  (logic 0.419ns (45.988%)  route 0.492ns (54.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.596ns = ( 157.404 - 160.000 ) 
    Source Clock Delay      (SCD):    -2.030ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           1.336     2.794    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.152 r  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.229    -2.923    ClockManager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127    -2.796 r  ClockManager/Reloj1/MainClockWizard/inst/clkout3_buf_en1/O
                         net (fo=8, routed)           0.766    -2.030    ClockManager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X36Y50         FDRE                                         r  ClockManager/Reloj1/MainClockWizard/inst/seq_reg3_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.419    -1.611 r  ClockManager/Reloj1/MainClockWizard/inst/seq_reg3_reg[4]/Q
                         net (fo=1, routed)           0.492    -1.119    ClockManager/Reloj1/MainClockWizard/inst/seq_reg3[4]
    SLICE_X36Y50         FDRE                                         r  ClockManager/Reloj1/MainClockWizard/inst/seq_reg3_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk100 (IN)
                         net (fo=0)                   0.000   160.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           1.261   162.649    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204   155.445 r  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.152   156.597    ClockManager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081   156.678 r  ClockManager/Reloj1/MainClockWizard/inst/clkout3_buf_en1/O
                         net (fo=8, routed)           0.726   157.404    ClockManager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X36Y50         FDRE                                         r  ClockManager/Reloj1/MainClockWizard/inst/seq_reg3_reg[5]/C
                         clock pessimism              0.566   157.970    
                         clock uncertainty           -0.126   157.844    
    SLICE_X36Y50         FDRE (Setup_fdre_C_D)       -0.266   157.578    ClockManager/Reloj1/MainClockWizard/inst/seq_reg3_reg[5]
  -------------------------------------------------------------------
                         required time                        157.578    
                         arrival time                           1.119    
  -------------------------------------------------------------------
                         slack                                158.697    

Slack (MET) :             158.731ns  (required time - arrival time)
  Source:                 ClockManager/Reloj1/MainClockWizard/inst/seq_reg3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            ClockManager/Reloj1/MainClockWizard/inst/seq_reg3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@160.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.103ns  (logic 0.456ns (41.350%)  route 0.647ns (58.650%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.596ns = ( 157.404 - 160.000 ) 
    Source Clock Delay      (SCD):    -2.030ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           1.336     2.794    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.152 r  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.229    -2.923    ClockManager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127    -2.796 r  ClockManager/Reloj1/MainClockWizard/inst/clkout3_buf_en1/O
                         net (fo=8, routed)           0.766    -2.030    ClockManager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X36Y50         FDRE                                         r  ClockManager/Reloj1/MainClockWizard/inst/seq_reg3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.456    -1.574 r  ClockManager/Reloj1/MainClockWizard/inst/seq_reg3_reg[5]/Q
                         net (fo=1, routed)           0.647    -0.927    ClockManager/Reloj1/MainClockWizard/inst/seq_reg3[5]
    SLICE_X36Y50         FDRE                                         r  ClockManager/Reloj1/MainClockWizard/inst/seq_reg3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk100 (IN)
                         net (fo=0)                   0.000   160.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           1.261   162.649    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204   155.445 r  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.152   156.597    ClockManager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081   156.678 r  ClockManager/Reloj1/MainClockWizard/inst/clkout3_buf_en1/O
                         net (fo=8, routed)           0.726   157.404    ClockManager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X36Y50         FDRE                                         r  ClockManager/Reloj1/MainClockWizard/inst/seq_reg3_reg[6]/C
                         clock pessimism              0.566   157.970    
                         clock uncertainty           -0.126   157.844    
    SLICE_X36Y50         FDRE (Setup_fdre_C_D)       -0.040   157.804    ClockManager/Reloj1/MainClockWizard/inst/seq_reg3_reg[6]
  -------------------------------------------------------------------
                         required time                        157.804    
                         arrival time                           0.927    
  -------------------------------------------------------------------
                         slack                                158.731    

Slack (MET) :             158.743ns  (required time - arrival time)
  Source:                 ClockManager/Reloj1/MainClockWizard/inst/seq_reg3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            ClockManager/Reloj1/MainClockWizard/inst/seq_reg3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@160.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.088ns  (logic 0.456ns (41.919%)  route 0.632ns (58.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.596ns = ( 157.404 - 160.000 ) 
    Source Clock Delay      (SCD):    -2.030ns
    Clock Pessimism Removal (CPR):    0.566ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           1.336     2.794    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    -4.152 r  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.229    -2.923    ClockManager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.127    -2.796 r  ClockManager/Reloj1/MainClockWizard/inst/clkout3_buf_en1/O
                         net (fo=8, routed)           0.766    -2.030    ClockManager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X36Y50         FDRE                                         r  ClockManager/Reloj1/MainClockWizard/inst/seq_reg3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.456    -1.574 r  ClockManager/Reloj1/MainClockWizard/inst/seq_reg3_reg[3]/Q
                         net (fo=1, routed)           0.632    -0.942    ClockManager/Reloj1/MainClockWizard/inst/seq_reg3[3]
    SLICE_X36Y50         FDRE                                         r  ClockManager/Reloj1/MainClockWizard/inst/seq_reg3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                    160.000   160.000 r  
    W5                                                0.000   160.000 r  clk100 (IN)
                         net (fo=0)                   0.000   160.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   161.388 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           1.261   162.649    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204   155.445 r  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.152   156.597    ClockManager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.081   156.678 r  ClockManager/Reloj1/MainClockWizard/inst/clkout3_buf_en1/O
                         net (fo=8, routed)           0.726   157.404    ClockManager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X36Y50         FDRE                                         r  ClockManager/Reloj1/MainClockWizard/inst/seq_reg3_reg[4]/C
                         clock pessimism              0.566   157.970    
                         clock uncertainty           -0.126   157.844    
    SLICE_X36Y50         FDRE (Setup_fdre_C_D)       -0.043   157.801    ClockManager/Reloj1/MainClockWizard/inst/seq_reg3_reg[4]
  -------------------------------------------------------------------
                         required time                        157.801    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                158.743    

Slack (MET) :             158.805ns  (required time - arrival time)
  Source:                 AudVid/tft_spi/spi/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/tft_spi/spi/count_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            160.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 fall@240.000ns - TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        1.100ns  (logic 0.583ns (52.979%)  route 0.517ns (47.021%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.434ns = ( 238.566 - 240.000 ) 
    Source Clock Delay      (SCD):    -0.828ns = ( 79.172 - 80.000 ) 
    Clock Pessimism Removal (CPR):    0.606ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.243ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458    81.458 f  ClockManager/InputBuffer/O
                         net (fo=2, routed)           1.336    82.794    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -6.946    75.848 f  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.661    77.509    ClockManager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.096    77.605 f  ClockManager/Reloj1/MainClockWizard/inst/clkout3_buf1/O
                         net (fo=6, routed)           1.566    79.172    AudVid/tft_spi/spi/TFT_SPI_CLK
    SLICE_X43Y39         FDRE                                         r  AudVid/tft_spi/spi/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.459    79.631 f  AudVid/tft_spi/spi/count_reg[0]/Q
                         net (fo=13, routed)          0.517    80.148    AudVid/tft_spi/spi/Q[0]
    SLICE_X43Y39         LUT1 (Prop_lut1_I0_O)        0.124    80.272 r  AudVid/tft_spi/spi/count[0]_i_1__3/O
                         net (fo=1, routed)           0.000    80.272    AudVid/tft_spi/spi/count[0]_i_1__3_n_0
    SLICE_X43Y39         FDRE                                         r  AudVid/tft_spi/spi/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                    240.000   240.000 f  
    W5                                                0.000   240.000 f  clk100 (IN)
                         net (fo=0)                   0.000   240.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388   241.388 f  ClockManager/InputBuffer/O
                         net (fo=2, routed)           1.261   242.649    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.204   235.445 f  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           1.581   237.026    ClockManager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.091   237.117 f  ClockManager/Reloj1/MainClockWizard/inst/clkout3_buf1/O
                         net (fo=6, routed)           1.448   238.566    AudVid/tft_spi/spi/TFT_SPI_CLK
    SLICE_X43Y39         FDRE                                         r  AudVid/tft_spi/spi/count_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.606   239.172    
                         clock uncertainty           -0.126   239.046    
    SLICE_X43Y39         FDRE (Setup_fdre_C_D)        0.032   239.078    AudVid/tft_spi/spi/count_reg[0]
  -------------------------------------------------------------------
                         required time                        239.078    
                         arrival time                         -80.272    
  -------------------------------------------------------------------
                         slack                                158.805    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 ClockManager/Reloj1/MainClockWizard/inst/seq_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            ClockManager/Reloj1/MainClockWizard/inst/seq_reg3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.258ns
    Source Clock Delay      (SCD):    -0.997ns
    Clock Pessimism Removal (CPR):    -0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           0.472     0.699    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.657 r  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.366    -1.291    ClockManager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    -1.271 r  ClockManager/Reloj1/MainClockWizard/inst/clkout3_buf_en1/O
                         net (fo=8, routed)           0.274    -0.997    ClockManager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X36Y50         FDRE                                         r  ClockManager/Reloj1/MainClockWizard/inst/seq_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.856 r  ClockManager/Reloj1/MainClockWizard/inst/seq_reg3_reg[0]/Q
                         net (fo=1, routed)           0.065    -0.791    ClockManager/Reloj1/MainClockWizard/inst/seq_reg3[0]
    SLICE_X36Y50         FDRE                                         r  ClockManager/Reloj1/MainClockWizard/inst/seq_reg3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           0.517     0.931    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.207 r  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.407    -1.800    ClockManager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043    -1.757 r  ClockManager/Reloj1/MainClockWizard/inst/clkout3_buf_en1/O
                         net (fo=8, routed)           0.499    -1.258    ClockManager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X36Y50         FDRE                                         r  ClockManager/Reloj1/MainClockWizard/inst/seq_reg3_reg[1]/C
                         clock pessimism              0.261    -0.997    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.075    -0.922    ClockManager/Reloj1/MainClockWizard/inst/seq_reg3_reg[1]
  -------------------------------------------------------------------
                         required time                          0.922    
                         arrival time                          -0.791    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 ClockManager/Reloj1/MainClockWizard/inst/seq_reg3_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            ClockManager/Reloj1/MainClockWizard/inst/seq_reg3_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.128ns (66.266%)  route 0.065ns (33.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.258ns
    Source Clock Delay      (SCD):    -0.997ns
    Clock Pessimism Removal (CPR):    -0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           0.472     0.699    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.657 r  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.366    -1.291    ClockManager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    -1.271 r  ClockManager/Reloj1/MainClockWizard/inst/clkout3_buf_en1/O
                         net (fo=8, routed)           0.274    -0.997    ClockManager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X36Y50         FDRE                                         r  ClockManager/Reloj1/MainClockWizard/inst/seq_reg3_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.128    -0.869 r  ClockManager/Reloj1/MainClockWizard/inst/seq_reg3_reg[6]/Q
                         net (fo=1, routed)           0.065    -0.804    ClockManager/Reloj1/MainClockWizard/inst/seq_reg3[6]
    SLICE_X36Y50         FDRE                                         r  ClockManager/Reloj1/MainClockWizard/inst/seq_reg3_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           0.517     0.931    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.207 r  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.407    -1.800    ClockManager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043    -1.757 r  ClockManager/Reloj1/MainClockWizard/inst/clkout3_buf_en1/O
                         net (fo=8, routed)           0.499    -1.258    ClockManager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X36Y50         FDRE                                         r  ClockManager/Reloj1/MainClockWizard/inst/seq_reg3_reg[7]/C
                         clock pessimism              0.261    -0.997    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)        -0.006    -1.003    ClockManager/Reloj1/MainClockWizard/inst/seq_reg3_reg[7]
  -------------------------------------------------------------------
                         required time                          1.003    
                         arrival time                          -0.804    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 ClockManager/Reloj1/MainClockWizard/inst/seq_reg3_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            ClockManager/Reloj1/MainClockWizard/inst/seq_reg3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.258ns
    Source Clock Delay      (SCD):    -0.997ns
    Clock Pessimism Removal (CPR):    -0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           0.472     0.699    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.657 r  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.366    -1.291    ClockManager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    -1.271 r  ClockManager/Reloj1/MainClockWizard/inst/clkout3_buf_en1/O
                         net (fo=8, routed)           0.274    -0.997    ClockManager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X36Y50         FDRE                                         r  ClockManager/Reloj1/MainClockWizard/inst/seq_reg3_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.128    -0.869 r  ClockManager/Reloj1/MainClockWizard/inst/seq_reg3_reg[1]/Q
                         net (fo=1, routed)           0.119    -0.750    ClockManager/Reloj1/MainClockWizard/inst/seq_reg3[1]
    SLICE_X36Y50         FDRE                                         r  ClockManager/Reloj1/MainClockWizard/inst/seq_reg3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           0.517     0.931    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.207 r  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.407    -1.800    ClockManager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043    -1.757 r  ClockManager/Reloj1/MainClockWizard/inst/clkout3_buf_en1/O
                         net (fo=8, routed)           0.499    -1.258    ClockManager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X36Y50         FDRE                                         r  ClockManager/Reloj1/MainClockWizard/inst/seq_reg3_reg[2]/C
                         clock pessimism              0.261    -0.997    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.017    -0.980    ClockManager/Reloj1/MainClockWizard/inst/seq_reg3_reg[2]
  -------------------------------------------------------------------
                         required time                          0.980    
                         arrival time                          -0.750    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 AudVid/tft_spi/spi/count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/tft_spi/spi/count_reg[2]/D
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns - TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        0.380ns  (logic 0.188ns (49.533%)  route 0.192ns (50.466%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns = ( 79.186 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.580ns = ( 79.420 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226    80.226 f  ClockManager/InputBuffer/O
                         net (fo=2, routed)           0.472    80.699    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    78.343 f  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.486    78.829    ClockManager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    78.855 f  ClockManager/Reloj1/MainClockWizard/inst/clkout3_buf1/O
                         net (fo=6, routed)           0.565    79.420    AudVid/tft_spi/spi/TFT_SPI_CLK
    SLICE_X47Y40         FDRE                                         r  AudVid/tft_spi/spi/count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y40         FDRE (Prop_fdre_C_Q)         0.146    79.566 r  AudVid/tft_spi/spi/count_reg[1]/Q
                         net (fo=8, routed)           0.192    79.757    AudVid/tft_spi/spi/Q[1]
    SLICE_X47Y40         LUT3 (Prop_lut3_I2_O)        0.042    79.799 r  AudVid/tft_spi/spi/count[2]_i_1__1/O
                         net (fo=1, routed)           0.000    79.799    AudVid/tft_spi/spi/p_0_in__1[2]
    SLICE_X47Y40         FDRE                                         r  AudVid/tft_spi/spi/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414    80.414 f  ClockManager/InputBuffer/O
                         net (fo=2, routed)           0.517    80.931    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    77.793 f  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.530    78.323    ClockManager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    78.352 f  ClockManager/Reloj1/MainClockWizard/inst/clkout3_buf1/O
                         net (fo=6, routed)           0.835    79.186    AudVid/tft_spi/spi/TFT_SPI_CLK
    SLICE_X47Y40         FDRE                                         r  AudVid/tft_spi/spi/count_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.233    79.420    
    SLICE_X47Y40         FDRE (Hold_fdre_C_D)         0.114    79.534    AudVid/tft_spi/spi/count_reg[2]
  -------------------------------------------------------------------
                         required time                        -79.534    
                         arrival time                          79.799    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 AudVid/tft_spi/spi/count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/tft_spi/spi/dataClk_reg/D
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns - TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        0.383ns  (logic 0.189ns (49.406%)  route 0.194ns (50.593%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns = ( 79.186 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.580ns = ( 79.420 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226    80.226 f  ClockManager/InputBuffer/O
                         net (fo=2, routed)           0.472    80.699    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    78.343 f  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.486    78.829    ClockManager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    78.855 f  ClockManager/Reloj1/MainClockWizard/inst/clkout3_buf1/O
                         net (fo=6, routed)           0.565    79.420    AudVid/tft_spi/spi/TFT_SPI_CLK
    SLICE_X47Y40         FDRE                                         r  AudVid/tft_spi/spi/count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y40         FDRE (Prop_fdre_C_Q)         0.146    79.566 r  AudVid/tft_spi/spi/count_reg[1]/Q
                         net (fo=8, routed)           0.194    79.759    AudVid/tft_spi/spi/Q[1]
    SLICE_X47Y40         LUT5 (Prop_lut5_I3_O)        0.043    79.802 r  AudVid/tft_spi/spi/dataClk_i_1/O
                         net (fo=1, routed)           0.000    79.802    AudVid/tft_spi/spi/dataClk_i_1_n_0
    SLICE_X47Y40         FDRE                                         r  AudVid/tft_spi/spi/dataClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414    80.414 f  ClockManager/InputBuffer/O
                         net (fo=2, routed)           0.517    80.931    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    77.793 f  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.530    78.323    ClockManager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    78.352 f  ClockManager/Reloj1/MainClockWizard/inst/clkout3_buf1/O
                         net (fo=6, routed)           0.835    79.186    AudVid/tft_spi/spi/TFT_SPI_CLK
    SLICE_X47Y40         FDRE                                         r  AudVid/tft_spi/spi/dataClk_reg/C  (IS_INVERTED)
                         clock pessimism              0.233    79.420    
    SLICE_X47Y40         FDRE (Hold_fdre_C_D)         0.114    79.534    AudVid/tft_spi/spi/dataClk_reg
  -------------------------------------------------------------------
                         required time                        -79.534    
                         arrival time                          79.802    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 AudVid/tft_spi/spi/count_reg[0]/C
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/tft_spi/spi/count_reg[0]/D
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns - TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        0.371ns  (logic 0.191ns (51.422%)  route 0.180ns (48.578%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.816ns = ( 79.184 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.582ns = ( 79.418 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226    80.226 f  ClockManager/InputBuffer/O
                         net (fo=2, routed)           0.472    80.699    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    78.343 f  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.486    78.829    ClockManager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    78.855 f  ClockManager/Reloj1/MainClockWizard/inst/clkout3_buf1/O
                         net (fo=6, routed)           0.563    79.418    AudVid/tft_spi/spi/TFT_SPI_CLK
    SLICE_X43Y39         FDRE                                         r  AudVid/tft_spi/spi/count_reg[0]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.146    79.564 f  AudVid/tft_spi/spi/count_reg[0]/Q
                         net (fo=13, routed)          0.180    79.744    AudVid/tft_spi/spi/Q[0]
    SLICE_X43Y39         LUT1 (Prop_lut1_I0_O)        0.045    79.789 r  AudVid/tft_spi/spi/count[0]_i_1__3/O
                         net (fo=1, routed)           0.000    79.789    AudVid/tft_spi/spi/count[0]_i_1__3_n_0
    SLICE_X43Y39         FDRE                                         r  AudVid/tft_spi/spi/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414    80.414 f  ClockManager/InputBuffer/O
                         net (fo=2, routed)           0.517    80.931    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    77.793 f  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.530    78.323    ClockManager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    78.352 f  ClockManager/Reloj1/MainClockWizard/inst/clkout3_buf1/O
                         net (fo=6, routed)           0.833    79.184    AudVid/tft_spi/spi/TFT_SPI_CLK
    SLICE_X43Y39         FDRE                                         r  AudVid/tft_spi/spi/count_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.233    79.418    
    SLICE_X43Y39         FDRE (Hold_fdre_C_D)         0.098    79.516    AudVid/tft_spi/spi/count_reg[0]
  -------------------------------------------------------------------
                         required time                        -79.516    
                         arrival time                          79.789    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 AudVid/tft_spi/spi/count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/tft_spi/spi/count_reg[1]/D
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns - TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        0.383ns  (logic 0.191ns (49.929%)  route 0.192ns (50.071%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns = ( 79.186 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.580ns = ( 79.420 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226    80.226 f  ClockManager/InputBuffer/O
                         net (fo=2, routed)           0.472    80.699    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    78.343 f  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.486    78.829    ClockManager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    78.855 f  ClockManager/Reloj1/MainClockWizard/inst/clkout3_buf1/O
                         net (fo=6, routed)           0.565    79.420    AudVid/tft_spi/spi/TFT_SPI_CLK
    SLICE_X47Y40         FDRE                                         r  AudVid/tft_spi/spi/count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y40         FDRE (Prop_fdre_C_Q)         0.146    79.566 r  AudVid/tft_spi/spi/count_reg[1]/Q
                         net (fo=8, routed)           0.192    79.757    AudVid/tft_spi/spi/Q[1]
    SLICE_X47Y40         LUT2 (Prop_lut2_I0_O)        0.045    79.802 r  AudVid/tft_spi/spi/count[1]_i_1__3/O
                         net (fo=1, routed)           0.000    79.802    AudVid/tft_spi/spi/p_0_in__1[1]
    SLICE_X47Y40         FDRE                                         r  AudVid/tft_spi/spi/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414    80.414 f  ClockManager/InputBuffer/O
                         net (fo=2, routed)           0.517    80.931    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    77.793 f  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.530    78.323    ClockManager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    78.352 f  ClockManager/Reloj1/MainClockWizard/inst/clkout3_buf1/O
                         net (fo=6, routed)           0.835    79.186    AudVid/tft_spi/spi/TFT_SPI_CLK
    SLICE_X47Y40         FDRE                                         r  AudVid/tft_spi/spi/count_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.233    79.420    
    SLICE_X47Y40         FDRE (Hold_fdre_C_D)         0.098    79.518    AudVid/tft_spi/spi/count_reg[1]
  -------------------------------------------------------------------
                         required time                        -79.518    
                         arrival time                          79.802    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 AudVid/tft_spi/spi/count_reg[1]/C
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            AudVid/tft_spi/spi/count_reg[3]/D
                            (falling edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns - TFT_Clock_reloj1_clk_wiz_0_0 fall@80.000ns)
  Data Path Delay:        0.385ns  (logic 0.191ns (49.670%)  route 0.194ns (50.331%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.814ns = ( 79.186 - 80.000 ) 
    Source Clock Delay      (SCD):    -0.580ns = ( 79.420 - 80.000 ) 
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226    80.226 f  ClockManager/InputBuffer/O
                         net (fo=2, routed)           0.472    80.699    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    78.343 f  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.486    78.829    ClockManager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    78.855 f  ClockManager/Reloj1/MainClockWizard/inst/clkout3_buf1/O
                         net (fo=6, routed)           0.565    79.420    AudVid/tft_spi/spi/TFT_SPI_CLK
    SLICE_X47Y40         FDRE                                         r  AudVid/tft_spi/spi/count_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y40         FDRE (Prop_fdre_C_Q)         0.146    79.566 r  AudVid/tft_spi/spi/count_reg[1]/Q
                         net (fo=8, routed)           0.194    79.759    AudVid/tft_spi/spi/Q[1]
    SLICE_X47Y40         LUT4 (Prop_lut4_I1_O)        0.045    79.804 r  AudVid/tft_spi/spi/count[3]_i_1__0/O
                         net (fo=1, routed)           0.000    79.804    AudVid/tft_spi/spi/p_0_in__1[3]
    SLICE_X47Y40         FDRE                                         r  AudVid/tft_spi/spi/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 fall edge)
                                                     80.000    80.000 f  
    W5                                                0.000    80.000 f  clk100 (IN)
                         net (fo=0)                   0.000    80.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414    80.414 f  ClockManager/InputBuffer/O
                         net (fo=2, routed)           0.517    80.931    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    77.793 f  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.530    78.323    ClockManager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029    78.352 f  ClockManager/Reloj1/MainClockWizard/inst/clkout3_buf1/O
                         net (fo=6, routed)           0.835    79.186    AudVid/tft_spi/spi/TFT_SPI_CLK
    SLICE_X47Y40         FDRE                                         r  AudVid/tft_spi/spi/count_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.233    79.420    
    SLICE_X47Y40         FDRE (Hold_fdre_C_D)         0.099    79.519    AudVid/tft_spi/spi/count_reg[3]
  -------------------------------------------------------------------
                         required time                        -79.519    
                         arrival time                          79.804    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 ClockManager/Reloj1/MainClockWizard/inst/seq_reg3_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            ClockManager/Reloj1/MainClockWizard/inst/seq_reg3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.863%)  route 0.222ns (61.137%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.258ns
    Source Clock Delay      (SCD):    -0.997ns
    Clock Pessimism Removal (CPR):    -0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           0.472     0.699    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.657 r  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.366    -1.291    ClockManager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    -1.271 r  ClockManager/Reloj1/MainClockWizard/inst/clkout3_buf_en1/O
                         net (fo=8, routed)           0.274    -0.997    ClockManager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X36Y50         FDRE                                         r  ClockManager/Reloj1/MainClockWizard/inst/seq_reg3_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.856 r  ClockManager/Reloj1/MainClockWizard/inst/seq_reg3_reg[3]/Q
                         net (fo=1, routed)           0.222    -0.634    ClockManager/Reloj1/MainClockWizard/inst/seq_reg3[3]
    SLICE_X36Y50         FDRE                                         r  ClockManager/Reloj1/MainClockWizard/inst/seq_reg3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           0.517     0.931    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.207 r  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.407    -1.800    ClockManager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043    -1.757 r  ClockManager/Reloj1/MainClockWizard/inst/clkout3_buf_en1/O
                         net (fo=8, routed)           0.499    -1.258    ClockManager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X36Y50         FDRE                                         r  ClockManager/Reloj1/MainClockWizard/inst/seq_reg3_reg[4]/C
                         clock pessimism              0.261    -0.997    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.076    -0.921    ClockManager/Reloj1/MainClockWizard/inst/seq_reg3_reg[4]
  -------------------------------------------------------------------
                         required time                          0.921    
                         arrival time                          -0.634    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 ClockManager/Reloj1/MainClockWizard/inst/seq_reg3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Destination:            ClockManager/Reloj1/MainClockWizard/inst/seq_reg3_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by TFT_Clock_reloj1_clk_wiz_0_0  {rise@0.000ns fall@80.000ns period=160.000ns})
  Path Group:             TFT_Clock_reloj1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns - TFT_Clock_reloj1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.141ns (38.131%)  route 0.229ns (61.869%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.258ns
    Source Clock Delay      (SCD):    -0.997ns
    Clock Pessimism Removal (CPR):    -0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           0.472     0.699    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.356    -1.657 r  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.366    -1.291    ClockManager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.020    -1.271 r  ClockManager/Reloj1/MainClockWizard/inst/clkout3_buf_en1/O
                         net (fo=8, routed)           0.274    -0.997    ClockManager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X36Y50         FDRE                                         r  ClockManager/Reloj1/MainClockWizard/inst/seq_reg3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y50         FDRE (Prop_fdre_C_Q)         0.141    -0.856 r  ClockManager/Reloj1/MainClockWizard/inst/seq_reg3_reg[5]/Q
                         net (fo=1, routed)           0.229    -0.627    ClockManager/Reloj1/MainClockWizard/inst/seq_reg3[5]
    SLICE_X36Y50         FDRE                                         r  ClockManager/Reloj1/MainClockWizard/inst/seq_reg3_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock TFT_Clock_reloj1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    ClockManager/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  ClockManager/InputBuffer/O
                         net (fo=2, routed)           0.517     0.931    ClockManager/Reloj1/MainClockWizard/inst/InputCLK_Buffered
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.138    -2.207 r  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
                         net (fo=2, routed)           0.407    -1.800    ClockManager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0
    BUFHCE_X1Y12         BUFH (Prop_bufh_I_O)         0.043    -1.757 r  ClockManager/Reloj1/MainClockWizard/inst/clkout3_buf_en1/O
                         net (fo=8, routed)           0.499    -1.258    ClockManager/Reloj1/MainClockWizard/inst/TFT_Clock_reloj1_clk_wiz_0_0_en_clk
    SLICE_X36Y50         FDRE                                         r  ClockManager/Reloj1/MainClockWizard/inst/seq_reg3_reg[6]/C
                         clock pessimism              0.261    -0.997    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.078    -0.919    ClockManager/Reloj1/MainClockWizard/inst/seq_reg3_reg[6]
  -------------------------------------------------------------------
                         required time                          0.919    
                         arrival time                          -0.627    
  -------------------------------------------------------------------
                         slack                                  0.292    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         TFT_Clock_reloj1_clk_wiz_0_0
Waveform(ns):       { 0.000 80.000 }
Period(ns):         160.000
Sources:            { ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFGCTRL/I0         n/a            2.155         160.000     157.845    BUFGCTRL_X0Y16   ClockManager/Reloj1/MainClockWizard/inst/clkout3_buf1/I0
Min Period        n/a     BUFH/I              n/a            2.155         160.000     157.845    BUFHCE_X1Y12     ClockManager/Reloj1/MainClockWizard/inst/clkout3_buf_en1/I
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         160.000     158.751    MMCME2_ADV_X1Y1  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X43Y39     AudVid/tft_spi/spi/count_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X47Y40     AudVid/tft_spi/spi/count_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X47Y40     AudVid/tft_spi/spi/count_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X47Y40     AudVid/tft_spi/spi/count_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X47Y40     AudVid/tft_spi/spi/dataClk_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X36Y50     ClockManager/Reloj1/MainClockWizard/inst/seq_reg3_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         160.000     159.000    SLICE_X36Y50     ClockManager/Reloj1/MainClockWizard/inst/seq_reg3_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       160.000     53.360     MMCME2_ADV_X1Y1  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X47Y40     AudVid/tft_spi/spi/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X47Y40     AudVid/tft_spi/spi/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X47Y40     AudVid/tft_spi/spi/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X47Y40     AudVid/tft_spi/spi/dataClk_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X36Y50     ClockManager/Reloj1/MainClockWizard/inst/seq_reg3_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X36Y50     ClockManager/Reloj1/MainClockWizard/inst/seq_reg3_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X36Y50     ClockManager/Reloj1/MainClockWizard/inst/seq_reg3_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X36Y50     ClockManager/Reloj1/MainClockWizard/inst/seq_reg3_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X36Y50     ClockManager/Reloj1/MainClockWizard/inst/seq_reg3_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X36Y50     ClockManager/Reloj1/MainClockWizard/inst/seq_reg3_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X47Y40     AudVid/tft_spi/spi/count_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X47Y40     AudVid/tft_spi/spi/count_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X47Y40     AudVid/tft_spi/spi/count_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X47Y40     AudVid/tft_spi/spi/dataClk_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X43Y39     AudVid/tft_spi/spi/count_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X43Y39     AudVid/tft_spi/spi/count_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X36Y50     ClockManager/Reloj1/MainClockWizard/inst/seq_reg3_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X36Y50     ClockManager/Reloj1/MainClockWizard/inst/seq_reg3_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X36Y50     ClockManager/Reloj1/MainClockWizard/inst/seq_reg3_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         80.000      79.500     SLICE_X36Y50     ClockManager/Reloj1/MainClockWizard/inst/seq_reg3_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_reloj1_clk_wiz_0_0
  To Clock:  clkfbout_reloj1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_reloj1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y19   ClockManager/Reloj1/MainClockWizard/inst/clkf_buf1/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y1  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y1  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  ClockManager/Reloj1/MainClockWizard/inst/mmcm_adv_inst1/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_reloj2_clk_wiz_0_0
  To Clock:  clkfbout_reloj2_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_reloj2_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { ClockManager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y3    ClockManager/Reloj2/AudioClock/inst/clkf_buf2/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  ClockManager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  ClockManager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  ClockManager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  ClockManager/Reloj2/AudioClock/inst/mmcm_adv_inst2/CLKFBOUT



------------------------------------------------------------------------------------------------
| Data sheet
| ----------
------------------------------------------------------------------------------------------------

Input Ports Setup/Hold

----------+-------------+---------+-------+---------------+---------+---------------+---------+-----------------------------+
Reference | Input       | IO Reg  | Delay |     Setup(ns) | Process |      Hold(ns) | Process | Internal                    |
Clock     | Port        | Type    | Type  | to Clk (Edge) | Corner  | to Clk (Edge) | Corner  | Clock                       |
----------+-------------+---------+-------+---------------+---------+---------------+---------+-----------------------------+
clk100    | SD_SPI_MISO | FDRE    | -     |     3.147 (r) | SLOW    |    -0.637 (r) | FAST    | SD_Clock_reloj1_clk_wiz_0_0 |
----------+-------------+---------+-------+---------------+---------+---------------+---------+-----------------------------+


Output Ports Clock-to-out

----------+------------------------+------------+-------+----------------+---------+----------------+---------+--------------------------------+
Reference | Output                 | IO Reg     | Delay | Max Clk (Edge) | Process | Min Clk (Edge) | Process | Internal                       |
Clock     | Port                   | Type       | Type  |    to port(ns) | Corner  |    to port(ns) | Corner  | Clock                          |
----------+------------------------+------------+-------+----------------+---------+----------------+---------+--------------------------------+
clk100    | DAC_I2S_CLK            | FDRE       | -     |      7.872 (r) | SLOW    |      1.667 (r) | FAST    | I2S_CLK_reloj2_clk_wiz_0_0     |
clk100    | TFT_RS                 | FDRE       | -     |      9.542 (r) | SLOW    |      2.390 (r) | FAST    | MasterClocK_reloj1_clk_wiz_0_0 |
clk100    | TFT_SPI_CS             | FDRE       | -     |      7.092 (r) | SLOW    |      1.871 (r) | FAST    | MasterClocK_reloj1_clk_wiz_0_0 |
clk100    | TFT_SPI_MOSI           | FDRE       | -     |     12.172 (r) | SLOW    |      2.925 (r) | FAST    | MasterClocK_reloj1_clk_wiz_0_0 |
clk100    | SD_SPI_CLK             | FDRE       | -     |      5.864 (r) | SLOW    |      1.076 (r) | FAST    | SD_Clock_reloj1_clk_wiz_0_0    |
clk100    | SD_SPI_CLK             | MMCME2_ADV | -     |      5.502 (f) | SLOW    |      1.076 (f) | FAST    | SD_Clock_reloj1_clk_wiz_0_0    |
clk100    | SD_SPI_COUNT_DEBUG     | FDRE       | -     |      8.077 (f) | SLOW    |      1.711 (f) | FAST    | SD_Clock_reloj1_clk_wiz_0_0    |
clk100    | SD_SPI_MOSI            | FDRE       | -     |      8.713 (f) | SLOW    |      1.981 (f) | FAST    | SD_Clock_reloj1_clk_wiz_0_0    |
clk100    | SD_SPI_UTILCOUNT_DEBUG | FDRE       | -     |      7.924 (f) | SLOW    |      1.763 (f) | FAST    | SD_Clock_reloj1_clk_wiz_0_0    |
clk100    | TFT_SPI_CLK            | MMCME2_ADV | -     |      4.276 (r) | SLOW    |      0.569 (r) | FAST    | TFT_Clock_reloj1_clk_wiz_0_0   |
clk100    | TFT_SPI_CLK            | MMCME2_ADV | -     |      4.276 (f) | SLOW    |      0.569 (f) | FAST    | TFT_Clock_reloj1_clk_wiz_0_0   |
clk100    | TFT_SPI_MOSI           | FDRE       | -     |      9.880 (f) | SLOW    |      2.177 (f) | FAST    | TFT_Clock_reloj1_clk_wiz_0_0   |
----------+------------------------+------------+-------+----------------+---------+----------------+---------+--------------------------------+


Setup between Clocks

-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
Source | Destination |  Src:Rise     | Process |  Src:Rise     | Process |  Src:Fall     | Process |  Src:Fall     | Process |
Clock  | Clock       | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  | Dest:Rise(ns) | Corner  | Dest:Fall(ns) | Corner  |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+
clk100 | clk100      |         3.418 | SLOW    |         1.517 | SLOW    |         2.814 | SLOW    |         2.531 | SLOW    |
-------+-------------+---------------+---------+---------------+---------+---------------+---------+---------------+---------+



