Release 14.2 - xst P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: nec_decoder.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "nec_decoder.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "nec_decoder"
Output Format                      : NGC
Target Device                      : xc3s250e-4-vq100

---- Source Options
Top Module Name                    : nec_decoder
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling verilog file "timer.v" in library work
Compiling verilog file "nec_decoder.v" in library work
Module <timer> compiled
Module <nec_decoder> compiled
No errors in compilation
Analysis of file <"nec_decoder.prj"> succeeded.
 

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for module <nec_decoder> in library <work> with parameters.
	TICKS0o2ms = "0000000011001000"
	TICKS11ms = "0010101011111000"
	TICKS1o9ms = "0000011101101100"
	TICKS2o3ms = "0000100011111100"
	TICKS2o7ms = "0000101010001100"
	TICKS3ms = "0000101110111000"
	TICKS5o5ms = "0001010101111100"
	TICKS8ms = "0001111101000000"

Analyzing hierarchy for module <timer> in library <work> with parameters.
	size = "00000000000000000000000000100001"


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing top module <nec_decoder>.
	TICKS0o2ms = 16'b0000000011001000
	TICKS11ms = 16'b0010101011111000
	TICKS1o9ms = 16'b0000011101101100
	TICKS2o3ms = 16'b0000100011111100
	TICKS2o7ms = 16'b0000101010001100
	TICKS3ms = 16'b0000101110111000
	TICKS5o5ms = 16'b0001010101111100
	TICKS8ms = 16'b0001111101000000
Module <nec_decoder> is correct for synthesis.
 
Analyzing module <timer> in library <work>.
	size = 32'sb00000000000000000000000000100001
Module <timer> is correct for synthesis.
 

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <timer>.
    Related source file is "timer.v".
    Found 33-bit up counter for signal <count>.
    Found 33-bit comparator greatequal for signal <count$cmp_ge0000> created at line 48.
    Found 8-bit adder for signal <old_prescale_6$add0000> created at line 50.
    Found 8-bit up counter for signal <prescale>.
    Found 33-bit comparator less for signal <prescale$cmp_lt0000> created at line 48.
    Summary:
	inferred   2 Counter(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <timer> synthesized.


Synthesizing Unit <nec_decoder>.
    Related source file is "nec_decoder.v".
WARNING:Xst:646 - Signal <tdiff> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_0> for signal <TIMEOUT>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 39                                             |
    | Inputs             | 11                                             |
    | Outputs            | 3                                              |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | TIMEOUT$not0000           (positive)           |
    | Power Up State     | 0010101011111000                               |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <PREPULSE>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 75                                             |
    | Inputs             | 11                                             |
    | Outputs            | 3                                              |
    | Clock              | clk                       (rising_edge)        |
    | Clock enable       | TIMEOUT$not0000           (positive)           |
    | Power Up State     | 0001111101000000                               |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit register for signal <address>.
    Found 8-bit register for signal <data>.
    Found 1-bit register for signal <dataready>.
    Found 1-bit register for signal <repeat_code>.
    Found 1-bit register for signal <clear>.
    Found 2-bit register for signal <last>.
    Found 16-bit comparator greater for signal <mux0031$cmp_gt0000> created at line 138.
    Found 8-bit register for signal <necpoj>.
    Found 8-bit comparator greater for signal <necpoj$cmp_gt0000> created at line 150.
    Found 8-bit adder for signal <old_necpoj_4$add0000> created at line 131.
    Found 24-bit adder for signal <old_outtimer_2$add0000> created at line 70.
    Found 5-bit adder for signal <old_prescale_1$add0000> created at line 63.
    Found 24-bit up counter for signal <outtimer>.
    Found 8-bit comparator greatequal for signal <outtimer$cmp_ge0000> created at line 128.
    Found 16-bit comparator greatequal for signal <outtimer$cmp_ge0001> created at line 87.
    Found 8-bit comparator lessequal for signal <outtimer$cmp_le0000> created at line 128.
    Found 16-bit comparator lessequal for signal <outtimer$cmp_le0001> created at line 87.
    Found 8-bit comparator lessequal for signal <PREPULSE$cmp_le0000> created at line 150.
    Found 5-bit up counter for signal <prescale>.
    Found 32-bit register for signal <rxbuffer>.
    Found 8-bit comparator greater for signal <TIMEOUT$cmp_gt0000> created at line 150.
    Found 8-bit comparator greater for signal <TIMEOUT$cmp_gt0001> created at line 128.
    Found 16-bit comparator greater for signal <TIMEOUT$cmp_gt0002> created at line 87.
    Found 16-bit comparator greater for signal <TIMEOUT$cmp_gt0003> created at line 101.
    Found 8-bit comparator less for signal <TIMEOUT$cmp_lt0000> created at line 128.
    Found 16-bit comparator less for signal <TIMEOUT$cmp_lt0001> created at line 87.
    Found 16-bit comparator less for signal <TIMEOUT$cmp_lt0002> created at line 101.
    Found 1-bit xor2 for signal <TIMEOUT$xor0000> created at line 82.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred   2 Counter(s).
	inferred  61 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred  14 Comparator(s).
Unit <nec_decoder> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 24-bit adder                                          : 1
 5-bit adder                                           : 1
 8-bit adder                                           : 2
# Counters                                             : 4
 24-bit up counter                                     : 1
 33-bit up counter                                     : 1
 5-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 39
 1-bit register                                        : 35
 2-bit register                                        : 1
 8-bit register                                        : 3
# Comparators                                          : 16
 16-bit comparator greatequal                          : 1
 16-bit comparator greater                             : 3
 16-bit comparator less                                : 2
 16-bit comparator lessequal                           : 1
 33-bit comparator greatequal                          : 1
 33-bit comparator less                                : 1
 8-bit comparator greatequal                           : 1
 8-bit comparator greater                              : 3
 8-bit comparator less                                 : 1
 8-bit comparator lessequal                            : 2
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <PREPULSE/FSM> on signal <PREPULSE[1:2]> with sequential encoding.
------------------------------
 State            | Encoding
------------------------------
 0001111101000000 | 00
 0000011101101100 | 01
 0000000011001000 | 10
------------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <TIMEOUT/FSM> on signal <TIMEOUT[1:2]> with sequential encoding.
------------------------------
 State            | Encoding
------------------------------
 0010101011111000 | 00
 0001010101111100 | 01
 0000100011111100 | 10
------------------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 2
# Adders/Subtractors                                   : 4
 24-bit adder                                          : 1
 5-bit adder                                           : 1
 8-bit adder                                           : 2
# Counters                                             : 4
 24-bit up counter                                     : 1
 33-bit up counter                                     : 1
 5-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 61
 Flip-Flops                                            : 61
# Comparators                                          : 16
 16-bit comparator greatequal                          : 1
 16-bit comparator greater                             : 3
 16-bit comparator less                                : 2
 16-bit comparator lessequal                           : 1
 33-bit comparator greatequal                          : 1
 33-bit comparator less                                : 1
 8-bit comparator greatequal                           : 1
 8-bit comparator greater                              : 3
 8-bit comparator less                                 : 1
 8-bit comparator lessequal                            : 2
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <nec_decoder> ...
WARNING:Xst:1293 - FF/Latch <necpoj_7> has a constant value of 0 in block <nec_decoder>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <necpoj_7> has a constant value of 0 in block <nec_decoder>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <timer> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block nec_decoder, actual ratio is 8.
FlipFlop necpoj_0 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 135
 Flip-Flops                                            : 135

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : nec_decoder.ngr
Top Level Output File Name         : nec_decoder
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 20

Cell Usage :
# BELS                             : 657
#      GND                         : 1
#      INV                         : 13
#      LUT1                        : 71
#      LUT2                        : 22
#      LUT2_D                      : 3
#      LUT2_L                      : 3
#      LUT3                        : 68
#      LUT3_D                      : 10
#      LUT3_L                      : 8
#      LUT4                        : 177
#      LUT4_D                      : 10
#      LUT4_L                      : 12
#      MUXCY                       : 143
#      MUXF5                       : 26
#      VCC                         : 1
#      XORCY                       : 89
# FlipFlops/Latches                : 135
#      FD                          : 4
#      FDCE                        : 33
#      FDE                         : 68
#      FDR                         : 29
#      FDSE                        : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 19
#      IBUF                        : 1
#      OBUF                        : 18
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s250evq100-4 

 Number of Slices:                      208  out of   2448     8%  
 Number of Slice Flip Flops:            135  out of   4896     2%  
 Number of 4 input LUTs:                397  out of   4896     8%  
 Number of IOs:                          20
 Number of bonded IOBs:                  20  out of     66    30%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 135   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
clear(clear:Q)                     | NONE(t0/count_0)       | 33    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 12.545ns (Maximum Frequency: 79.716MHz)
   Minimum input arrival time before clock: 9.828ns
   Maximum output required time after clock: 4.450ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 12.545ns (frequency: 79.716MHz)
  Total number of paths / destination ports: 190684 / 265
-------------------------------------------------------------------------
Delay:               12.545ns (Levels of Logic = 16)
  Source:            PREPULSE_FSM_FFd1 (FF)
  Destination:       outtimer_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: PREPULSE_FSM_FFd1 to outtimer_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             12   0.591   1.136  PREPULSE_FSM_FFd1 (PREPULSE_FSM_FFd1)
     LUT2:I0->O            0   0.704   0.000  PREPULSE_or00021 (PREPULSE_or0002)
     MUXCY:DI->O           1   0.888   0.000  Mcompar_TIMEOUT_cmp_gt0002_cy<2> (Mcompar_TIMEOUT_cmp_gt0002_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_TIMEOUT_cmp_gt0002_cy<3> (Mcompar_TIMEOUT_cmp_gt0002_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_TIMEOUT_cmp_gt0002_cy<4> (Mcompar_TIMEOUT_cmp_gt0002_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_TIMEOUT_cmp_gt0002_cy<5> (Mcompar_TIMEOUT_cmp_gt0002_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_TIMEOUT_cmp_gt0002_cy<6> (Mcompar_TIMEOUT_cmp_gt0002_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_TIMEOUT_cmp_gt0002_cy<7> (Mcompar_TIMEOUT_cmp_gt0002_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_TIMEOUT_cmp_gt0002_cy<8> (Mcompar_TIMEOUT_cmp_gt0002_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_TIMEOUT_cmp_gt0002_cy<9> (Mcompar_TIMEOUT_cmp_gt0002_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_TIMEOUT_cmp_gt0002_cy<10> (Mcompar_TIMEOUT_cmp_gt0002_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_TIMEOUT_cmp_gt0002_cy<11> (Mcompar_TIMEOUT_cmp_gt0002_cy<11>)
     MUXCY:CI->O          13   0.459   0.987  Mcompar_TIMEOUT_cmp_gt0002_cy<12> (Mcompar_TIMEOUT_cmp_gt0002_cy<12>)
     LUT4:I3->O           33   0.704   1.342  outtimer_or0000211_1 (outtimer_or0000211)
     LUT2:I1->O            9   0.704   0.824  outtimer_or000022 (data_not0001)
     LUT4_L:I3->LO         1   0.704   0.104  outtimer_or0000_SW0 (N51)
     LUT4:I3->O           24   0.704   1.252  outtimer_or0000 (outtimer_or0000)
     FDR:R                     0.911          outtimer_0
    ----------------------------------------
    Total                     12.545ns (6.900ns logic, 5.645ns route)
                                       (55.0% logic, 45.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 404 / 33
-------------------------------------------------------------------------
Offset:              9.828ns (Levels of Logic = 25)
  Source:            IR (PAD)
  Destination:       outtimer_23 (FF)
  Destination Clock: clk rising

  Data Path: IR to outtimer_23
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             5   1.218   0.712  IR_IBUF (IR_IBUF)
     LUT2_D:I1->O          1   0.704   0.595  outtimer_and00121_SW0 (N94)
     LUT4:I0->O           21   0.704   1.132  outtimer_mux0001<10>117_1 (outtimer_mux0001<10>1171)
     LUT4:I3->O            1   0.704   0.000  outtimer_mux0001<10>131_SW1_G (N134)
     MUXF5:I1->O           1   0.321   0.455  outtimer_mux0001<10>131_SW1 (N64)
     LUT4:I2->O            1   0.704   0.000  Mcount_outtimer_lut<5> (Mcount_outtimer_lut<5>)
     MUXCY:S->O            1   0.464   0.000  Mcount_outtimer_cy<5> (Mcount_outtimer_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_outtimer_cy<6> (Mcount_outtimer_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_outtimer_cy<7> (Mcount_outtimer_cy<7>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_outtimer_cy<8> (Mcount_outtimer_cy<8>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_outtimer_cy<9> (Mcount_outtimer_cy<9>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_outtimer_cy<10> (Mcount_outtimer_cy<10>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_outtimer_cy<11> (Mcount_outtimer_cy<11>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_outtimer_cy<12> (Mcount_outtimer_cy<12>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_outtimer_cy<13> (Mcount_outtimer_cy<13>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_outtimer_cy<14> (Mcount_outtimer_cy<14>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_outtimer_cy<15> (Mcount_outtimer_cy<15>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_outtimer_cy<16> (Mcount_outtimer_cy<16>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_outtimer_cy<17> (Mcount_outtimer_cy<17>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_outtimer_cy<18> (Mcount_outtimer_cy<18>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_outtimer_cy<19> (Mcount_outtimer_cy<19>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_outtimer_cy<20> (Mcount_outtimer_cy<20>)
     MUXCY:CI->O           1   0.059   0.000  Mcount_outtimer_cy<21> (Mcount_outtimer_cy<21>)
     MUXCY:CI->O           0   0.059   0.000  Mcount_outtimer_cy<22> (Mcount_outtimer_cy<22>)
     XORCY:CI->O           1   0.804   0.000  Mcount_outtimer_xor<23> (Mcount_outtimer23)
     FDR:D                     0.308          outtimer_23
    ----------------------------------------
    Total                      9.828ns (6.934ns logic, 2.894ns route)
                                       (70.6% logic, 29.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 18 / 18
-------------------------------------------------------------------------
Offset:              4.450ns (Levels of Logic = 1)
  Source:            dataready (FF)
  Destination:       dataready (PAD)
  Source Clock:      clk rising

  Data Path: dataready to dataready
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.591   0.587  dataready (dataready_OBUF)
     OBUF:I->O                 3.272          dataready_OBUF (dataready)
    ----------------------------------------
    Total                      4.450ns (3.863ns logic, 0.587ns route)
                                       (86.8% logic, 13.2% route)

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.61 secs
 
--> 

Total memory usage is 268412 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    0 (   0 filtered)

