<def f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='1801' ll='1803' type='llvm::TargetLoweringBase::AtomicExpansionKind llvm::TargetLoweringBase::shouldExpandAtomicLoadInIR(llvm::LoadInst * LI) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetLowering.h' l='1799'>/// Returns how the given (atomic) load should be expanded by the
  /// IR-level AtomicExpand pass.</doc>
<use f='llvm/llvm/lib/CodeGen/AtomicExpandPass.cpp' l='397' u='c' c='_ZN12_GLOBAL__N_112AtomicExpand19tryExpandAtomicLoadEPN4llvm8LoadInstE'/>
<ovr f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='11768' c='_ZNK4llvm21AArch64TargetLowering26shouldExpandAtomicLoadInIREPNS_8LoadInstE'/>
<ovr f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='14753' c='_ZNK4llvm17ARMTargetLowering26shouldExpandAtomicLoadInIREPNS_8LoadInstE'/>
<ovr f='llvm/llvm/lib/Target/Hexagon/HexagonISelLowering.cpp' l='3160' c='_ZNK4llvm21HexagonTargetLowering26shouldExpandAtomicLoadInIREPNS_8LoadInstE'/>
<ovr f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='25806' c='_ZNK4llvm17X86TargetLowering26shouldExpandAtomicLoadInIREPNS_8LoadInstE'/>
