/* SPDX-License-Identifier: BSD-3-Clause */
/*
 * Copyright 2021-2022 NXP
 */

#include "s32-gen1-pinctrl.h"

#ifndef S32G_PINCTRL_H
#define S32G_PINCTRL_H

#define I2C1_SCL_IMCR		(717)
#define I2C1_SDA_IMCR		(718)
#define I2C2_SCL_IMCR		(719)
#define I2C2_SDA_IMCR		(720)
#define I2C4_SDA_IMCR		(724)
#define I2C4_SCL_IMCR		(723)

#define LIN1_RX_IMCR		(736)

#define PFE0_MDIO_IMCR		(837)
#define PFE0_RX_CLK_IMCR	(839)
#define PFE0_RX_D0_IMCR		(841)
#define PFE0_RX_D1_IMCR		(842)
#define PFE0_RX_D2_IMCR		(843)
#define PFE0_RX_D3_IMCR		(844)
#define PFE0_RX_DV_IMCR		(845)
#define PFE0_TX_CLK_IMCR	(846)

#define PFE1_MDIO_IMCR		(857)
#define PFE1_RX_CLK_IMCR	(859)
#define PFE1_RX_D0_IMCR		(861)
#define PFE1_RX_D1_IMCR		(862)
#define PFE1_RX_D2_IMCR		(863)
#define PFE1_RX_D3_IMCR		(864)
#define PFE1_RX_DV_IMCR		(865)
#define PFE1_TX_CLK_IMCR	(866)

#define PFE2_MDIO_IMCR		(877)
#define PFE2_RX_CLK_IMCR	(879)
#define PFE2_RX_D0_IMCR		(881)
#define PFE2_RX_D1_IMCR		(882)
#define PFE2_RX_D2_IMCR		(883)
#define PFE2_RX_D3_IMCR		(884)
#define PFE2_RX_DV_IMCR		(885)
#define PFE2_TX_CLK_IMCR	(886)

#define USB_ULPI_CLK_IMCR	(895)
#define USB_ULPI_DATA0_IMCR	(896)
#define USB_ULPI_DATA1_IMCR	(897)
#define USB_ULPI_DATA2_IMCR	(898)
#define USB_ULPI_DATA3_IMCR	(899)
#define USB_ULPI_DATA4_IMCR	(900)
#define USB_ULPI_DATA5_IMCR	(901)
#define USB_ULPI_DATA6_IMCR	(902)
#define USB_ULPI_DATA7_IMCR	(903)
#define USB_ULPI_DIR_IMCR	(904)
#define USB_ULPI_NXT_IMCR	(905)

#define DSPI0_SIN_IMCR		(982)
#define DSPI1_SIN_IMCR		(987)
#define DSPI5_SIN_IMCR		(1007)

/* PA06 */
#define PA06_MSCR_S32G		(6)
#define PA06_SPI1_SOUT_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_2 | \
	DSPI_SOUT_PIN_CFG)

/* PA07 */
#define PA07_MSCR_S32G		(7)
#define PA07_SPI1_CS0_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_2 | \
	DSPI_CS_PIN_CFG)

/* PA08 */
#define PA08_MSCR_S32G		(8)
#define PA08_SPI1_SCK_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_3 | \
	DSPI_SCK_PIN_CFG)

/* PA09 */
#define PA09_MSCR_S32G		(9)
#define PA09_SPI5_SCK_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_3 | \
	DSPI_SCK_PIN_CFG)

/* PA10 */
#define PA10_MSCR_S32G		(10)
#define PA10_SPI5_SIN_CFG	(DSPI_SIN_PIN_CFG)
#define PA10_SPI5_SIN_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)

/* PA11 */
#define PA11_MSCR_S32G		(11)
#define PA11_SPI5_SOUT_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_3 | \
	DSPI_SOUT_PIN_CFG)

/* PA12 */
#define PA12_MSCR_S32G		(12)
#define PA12_SPI5_CS0_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_3 | \
	DSPI_CS_PIN_CFG)

/* PA13 */
#define PA13_MSCR_S32G		(13)
#define PA13_LIN1_TX_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_2 | \
	LIN_TX_CFG)
#define PA13_SPI0_SCK_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	DSPI_SCK_PIN_CFG)

/* PA14 */
#define PA14_MSCR_S32G		(14)
#define PA14_SPI0_SIN_CFG	(DSPI_SIN_PIN_CFG)
#define PA14_SPI0_SIN_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)

/* PA15 */
#define PA15_MSCR_S32G		(15)
#define PA15_SPI0_SOUT_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	DSPI_SOUT_PIN_CFG)

/* PB00 */
#define PB00_MSCR_S32G		(16)
#define PB00_I2C0_SDA_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	I2C_PIN_CFG)
#define PB00_I2C0_SDA_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
#define PB00_I2C0_SDA_GPIO	(SIUL2_MSCR_GPIO)
#define PB00_LIN1_RX_CFG	(LIN_RX_CFG)
#define PB00_LIN1_RX_IN		(SIUL2_MSCR_S32_G1_MUX_ID_3)

/* PB01 */
#define PB01_MSCR_S32G		(17)
#define PB01_I2C0_SCL_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	I2C_PIN_CFG)
#define PB01_I2C0_SCL_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
#define PB01_I2C0_SCL_GPIO	(SIUL2_MSCR_GPIO)

/* PB03 */
#define PB03_MSCR_S32G		(19)
#define PB03_I2C1_SCL_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	I2C_PIN_CFG)
#define PB03_I2C1_SCL_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
#define PB03_I2C1_SCL_GPIO	(SIUL2_MSCR_GPIO)

/* PB04 */
#define PB04_MSCR_S32G		(20)
#define PB04_I2C1_SDA_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	I2C_PIN_CFG)
#define PB04_I2C1_SDA_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
#define PB04_I2C1_SDA_GPIO	(SIUL2_MSCR_GPIO)

/* PB05 */
#define PB05_MSCR_S32G		(21)
#define PB05_I2C2_SCL_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	I2C_PIN_CFG)
#define PB05_I2C2_SCL_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
#define PB05_I2C2_SCL_GPIO	(SIUL2_MSCR_GPIO)

/* PB06 */
#define PB06_MSCR_S32G		(22)
#define PB06_I2C2_SDA_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	I2C_PIN_CFG)
#define PB06_I2C2_SDA_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
#define PB06_I2C2_SDA_GPIO	(SIUL2_MSCR_GPIO)

/* PB09 */
#define PB09_MSCR_S32G		(25)
#define PB09_LIN1_TX_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	LIN_TX_CFG)
#define PB09_SPI0_CS1_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_5 | \
	DSPI_CS_PIN_CFG)

/* PB10 */
#define PB10_MSCR_S32G		(26)
#define PB10_LIN1_RX_CFG	(LIN_RX_CFG)
#define PB10_LIN1_RX_IN		(SIUL2_MSCR_S32_G1_MUX_ID_3)
#define PB10_SPI0_CS2_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_3 | \
	DSPI_CS_PIN_CFG)

/* PB15 */
#define PB15_MSCR_S32G		(31)
#define PB15_I2C0_SDA_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_2 | \
	I2C_PIN_CFG)
#define PB15_I2C0_SDA_IN	(SIUL2_MSCR_S32_G1_MUX_ID_3)
#define PB15_I2C0_SDA_GPIO	(SIUL2_MSCR_GPIO)

/* PC00 */
#define PC00_MSCR_S32G		(32)
#define PC00_I2C0_SCL_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	I2C_PIN_CFG)
#define PC00_I2C0_SCL_IN	(SIUL2_MSCR_S32_G1_MUX_ID_3)
#define PC00_I2C0_SCL_GPIO	(SIUL2_MSCR_GPIO)

/* PC01 */
#define PC01_MSCR_S32G		(33)
#define PC01_I2C4_SDA_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	I2C_PIN_CFG)
#define PC01_I2C4_SDA_IN	(SIUL2_MSCR_S32_G1_MUX_ID_3)
#define PC01_I2C4_SDA_GPIO	(SIUL2_MSCR_GPIO)

/* PC02 */
#define PC02_MSCR_S32G		(34)
#define PC02_I2C4_SCL_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_2 | \
	I2C_PIN_CFG)
#define PC02_I2C4_SCL_IN	(SIUL2_MSCR_S32_G1_MUX_ID_3)
#define PC02_I2C4_SCL_GPIO	(SIUL2_MSCR_GPIO)

/* PC04 */
#define PC04_MSCR_S32G		(36)
#define PC04_LIN1_RX_CFG	(LIN_RX_CFG)
#define PC04_LIN1_RX_IN		(SIUL2_MSCR_S32_G1_MUX_ID_4)

/* PC08 */
#define PC08_MSCR_S32G		(40)
#define PC08_LIN1_TX_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_2 | \
	LIN_TX_CFG)

/* PC09 */
#define PC09_MSCR_S32G		(41)
#define PC09_LIN0_TX_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	LIN_TX_CFG)

/* PC10 */
#define PC10_MSCR_S32G		(42)
#define PC10_LIN0_RX_CFG	(LIN_RX_CFG)
#define PC10_LIN0_RX_IN		(SIUL2_MSCR_S32_G1_MUX_ID_2)

/* PC14 */
#define PC14_MSCR_S32G		(46)
#define PC14_SD0_CLK_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	SIUL2_MSCR_S32_G1_SRC_208_1V8_166_3V3_MHZ | SIUL2_MSCR_S32_G1_OBE | \
	SIUL2_MSCR_S32_G1_PUE | SIUL2_MSCR_S32_G1_SMC_DIS)

/* PC15 */
#define PC15_MSCR_S32G		(47)
#define PC15_SD0_CMD_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	SD0_CMD_PIN_CFG)
#define PC15_SD0_CMD_IN		(SIUL2_MSCR_S32_G1_MUX_ID_2)

/* PD00 */
#define PD00_MSCR_S32G		(48)
#define PD00_SD0_D0_CFG		(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	SD0_D_PIN_CFG)
#define PD00_SD0_D0_IN		(SIUL2_MSCR_S32_G1_MUX_ID_2)

/* PD01 */
#define PD01_MSCR_S32G		(49)
#define PD01_SD0_D1_CFG		(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	SD0_D_PIN_CFG)
#define PD01_SD0_D1_IN		(SIUL2_MSCR_S32_G1_MUX_ID_2)

/* PD02 */
#define PD02_MSCR_S32G		(50)
#define PD02_SD0_D2_CFG		(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	SD0_D_PIN_CFG)
#define PD02_SD0_D2_IN		(SIUL2_MSCR_S32_G1_MUX_ID_2)

/* PD03 */
#define PD03_MSCR_S32G		(51)
#define PD03_SD0_D3_CFG		(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	SD0_D_PIN_CFG)
#define PD03_SD0_D3_IN		(SIUL2_MSCR_S32_G1_MUX_ID_2)

/* PD04 */
#define PD04_MSCR_S32G		(52)
#define PD04_SD0_D4_CFG		(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	SD0_D_PIN_CFG)
#define PD04_SD0_D4_IN		(SIUL2_MSCR_S32_G1_MUX_ID_2)

/* PD05 */
#define PD05_MSCR_S32G		(53)
#define PD05_SD0_D5_CFG		(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	SD0_D_PIN_CFG)
#define PD05_SD0_D5_IN		(SIUL2_MSCR_S32_G1_MUX_ID_2)

/* PD06 */
#define PD06_MSCR_S32G		(54)
#define PD06_SD0_D6_CFG		(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	SD0_D_PIN_CFG)
#define PD06_SD0_D6_IN		(SIUL2_MSCR_S32_G1_MUX_ID_2)

/* PD07 */
#define PD07_MSCR_S32G		(55)
#define PD07_SD0_D7_CFG		(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	SD0_D_PIN_CFG)
#define PD07_SD0_D7_IN		(SIUL2_MSCR_S32_G1_MUX_ID_2)

/* PD08 */
#define PD08_MSCR_S32G		(56)
#define PD08_SD0_RST_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	SIUL2_MSCR_S32_G1_SRC_208_1V8_166_3V3_MHZ | SIUL2_MSCR_S32_G1_OBE | \
	SIUL2_MSCR_S32_G1_PUE | SIUL2_MSCR_S32_G1_SMC_DIS)

/* PD09 */
#define PD09_MSCR_S32G		(57)
#define PD09_SD0_VSELECT_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	SIUL2_MSCR_S32_G1_SRC_208_1V8_166_3V3_MHZ | SIUL2_MSCR_S32_G1_OBE | \
	SIUL2_MSCR_S32_G1_SMC_DIS)

/* PD10 */
#define PD10_MSCR_S32G		(58)
#define PD10_SD0_DQS_CFG	(SIUL2_MSCR_S32_G1_SRC_208_1V8_166_3V3_MHZ | \
	SIUL2_MSCR_S32_G1_IBE | SIUL2_MSCR_S32_G1_SMC_DIS)
#define PD10_SD0_DQS_IN		(SIUL2_MSCR_S32_G1_MUX_ID_2)

/* PD12 */
#define PD12_MSCR_S32G		(60)
#define PD12_GMAC0_MDC_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	MDC_PIN_CFG)
#define PD12_PFE1_MDC_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_2 | \
	MDC_PIN_CFG)

/* PD13 */
#define PD13_MSCR_S32G		(61)
#define PD13_GMAC0_MDIO_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	MDIO_PIN_CFG)
#define PD13_GMAC0_MDIO_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
#define PD13_PFE1_MDIO_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_2 | \
	MDIO_PIN_CFG)
#define PD13_PFE1_MDIO_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)

/* PD14 */
#define PD14_MSCR_S32G		(62)
#define PD14_USB_DATA0_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	USB_ULPI_DATA_PIN_CFG)
#define PD14_USB_DATA0_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)

/* PD15 */
#define PD15_MSCR_S32G		(63)
#define PD15_USB_DATA1_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	USB_ULPI_DATA_PIN_CFG)
#define PD15_USB_DATA1_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)

/* PE00 */
#define PE00_MSCR_S32G		(64)
#define PE00_USB_DATA2_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	USB_ULPI_DATA_PIN_CFG)
#define PE00_USB_DATA2_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)

/* PE01 */
#define PE01_MSCR_S32G		(65)
#define PE01_USB_DATA3_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	USB_ULPI_DATA_PIN_CFG)
#define PE01_USB_DATA3_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)

/* PE02 */
#define PE02_MSCR_S32G		(66)
#define PE02_GMAC0_TX_CLK_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	ENET_CLK_PIN_CFG)
#define PE02_GMAC0_TX_CLK_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
#define PE02_PFE1_TX_CLK_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_2 | \
	ENET_CLK_PIN_CFG)
#define PE02_PFE1_TX_CLK_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)

/* PE03 */
#define PE03_MSCR_S32G		(67)
#define PE03_GMAC0_TX_EN_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	ENET_OUT_PIN_CFG)
#define PE03_PFE1_TX_EN_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_2 | \
	ENET_OUT_PIN_CFG)

/* PE04 */
#define PE04_MSCR_S32G		(68)
#define PE04_SPI1_CS3_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_3 | \
	DSPI_CS_PIN_CFG)
#define PE04_GMAC0_TX_D0_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	ENET_OUT_PIN_CFG)
#define PE04_PFE1_TX_D0_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_2 | \
	ENET_OUT_PIN_CFG)

/* PE05 */
#define PE05_MSCR_S32G		(69)
#define PE05_GMAC0_TX_D1_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	ENET_OUT_PIN_CFG)
#define PE05_PFE1_TX_D1_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_2 | \
	ENET_OUT_PIN_CFG)

/* PE06 */
#define PE06_MSCR_S32G		(70)
#define PE06_GMAC0_TX_D2_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	ENET_OUT_PIN_CFG)
#define PE06_PFE1_TX_D2_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_2 | \
	ENET_OUT_PIN_CFG)

/* PE07 */
#define PE07_MSCR_S32G		(71)
#define PE07_GMAC0_TX_D3_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	ENET_OUT_PIN_CFG)
#define PE07_PFE1_TX_D3_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_3 | \
	ENET_OUT_PIN_CFG)

/* PE08 */
#define PE08_MSCR_S32G		(72)
#define PE08_GMAC0_RX_CLK_CFG	(ENET_IN_PIN_CFG)
#define PE08_GMAC0_RX_CLK_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
#define PE08_PFE1_RX_CLK_CFG	(ENET_IN_PIN_CFG)
#define PE08_PFE1_RX_CLK_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)

/* PE09 */
#define PE09_MSCR_S32G		(73)
#define PE09_GMAC0_RX_DV_CFG	(ENET_IN_PIN_CFG)
#define PE09_GMAC0_RX_DV_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
#define PE09_PFE1_RX_DV_CFG	(ENET_IN_PIN_CFG)
#define PE09_PFE1_RX_DV_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)

/* PE10 */
#define PE10_MSCR_S32G		(74)
#define PE10_GMAC0_RX_D0_CFG	(ENET_IN_PIN_CFG)
#define PE10_GMAC0_RX_D0_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
#define PE10_PFE1_RX_D0_CFG	(ENET_IN_PIN_CFG)
#define PE10_PFE1_RX_D0_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)

/* PE11 */
#define PE11_MSCR_S32G		(75)
#define PE11_GMAC0_RX_D1_CFG	(ENET_IN_PIN_CFG)
#define PE11_GMAC0_RX_D1_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
#define PE11_PFE1_RX_D1_CFG	(ENET_IN_PIN_CFG)
#define PE11_PFE1_RX_D1_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)

/* PE12 */
#define PE12_MSCR_S32G		(76)
#define PE12_GMAC0_RX_D2_CFG	(ENET_IN_PIN_CFG)
#define PE12_GMAC0_RX_D2_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
#define PE12_PFE1_RX_D2_CFG	(ENET_IN_PIN_CFG)
#define PE12_PFE1_RX_D2_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)

/* PE13 */
#define PE13_MSCR_S32G		(77)
#define PE13_GMAC0_RX_D3_CFG	(ENET_IN_PIN_CFG)
#define PE13_GMAC0_RX_D3_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
#define PE13_PFE1_RX_D3_CFG	(ENET_IN_PIN_CFG)
#define PE13_PFE1_RX_D3_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)

/* PE14 */
#define PE14_MSCR_S32G		(78)
#define PE14_PFE0_TX_EN_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	ENET_OUT_PIN_CFG)
#define PE14_PFE2_TX_EN_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_2 | \
	ENET_OUT_PIN_CFG)

/* PE15 */
#define PE15_MSCR_S32G		(79)
#define PE15_PFE0_MDIO_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	MDIO_PIN_CFG)
#define PE15_PFE2_MDIO_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_2 | \
	MDIO_PIN_CFG)
#define PE15_PFE0_MDIO_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
#define PE15_PFE2_MDIO_IN	(SIUL2_MSCR_S32_G1_MUX_ID_3)

/* PF02 */
#define PF02_MSCR_S32G		(82)
#define PF02_PFE0_MDC_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	MDC_PIN_CFG)
#define PF02_PFE2_MDC_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_2 | \
	MDC_PIN_CFG)

/* PF05 */
#define PF05_MSCR_S32G		(85)
#define PF05_QSPI_DATA_A0_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	QSPI_DATA_PIN_CFG)
#define PF05_QSPI_DATA_A0_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)

/* PF06 */
#define PF06_MSCR_S32G		(86)
#define PF06_QSPI_DATA_A1_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	QSPI_DATA_PIN_CFG)
#define PF06_QSPI_DATA_A1_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)

/* PF07 */
#define PF07_MSCR_S32G		(87)
#define PF07_QSPI_DATA_A2_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	QSPI_DATA_PIN_CFG)
#define PF07_QSPI_DATA_A2_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)

/* PF08 */
#define PF08_MSCR_S32G		(88)
#define PF08_QSPI_DATA_A3_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	QSPI_DATA_PIN_CFG)
#define PF08_QSPI_DATA_A3_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)

/* PF09 */
#define PF09_MSCR_S32G		(89)
#define PF09_QSPI_DATA_A4_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	QSPI_DATA_PIN_CFG)
#define PF09_QSPI_DATA_A4_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)

/* PF10 */
#define PF10_MSCR_S32G		(90)
#define PF10_QSPI_DATA_A5_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	QSPI_DATA_PIN_CFG)
#define PF10_QSPI_DATA_A5_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)

/* PF11 */
#define PF11_MSCR_S32G		(91)
#define PF11_QSPI_DATA_A6_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	QSPI_DATA_PIN_CFG)
#define PF11_QSPI_DATA_A6_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)

/* PF12 */
#define PF12_MSCR_S32G		(92)
#define PF12_QSPI_DATA_A7_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	QSPI_DATA_PIN_CFG)
#define PF12_QSPI_DATA_A7_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)

/* PF13 */
#define PF13_MSCR_S32G		(93)
#define PF13_QSPI_DQS_A_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	QSPI_DQS_PIN_CFG)
#define PF13_DQS_A_IN		(SIUL2_MSCR_S32_G1_MUX_ID_2)

/* PF15 */
#define PF15_MSCR_S32G		(95)
#define PF15_SPI1_SIN_CFG	(DSPI_SIN_PIN_CFG)
#define PF15_SPI1_SIN_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)

/* PG00 */
#define PG00_MSCR_S32G		(96)
#define PG00_QSPI_CLK_A_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	QSPI_CLK_PIN_CFG)

/* PG01 */
#define PG01_MSCR_S32G		(97)
#define PG01_QSPI_CLK_A_b_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	QSPI_CLK_PIN_CFG)

/* PG02 */
#define PG02_MSCR_S32G		(98)
#define PG02_QSPI_CLK_2A_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	QSPI_CLK_PIN_CFG)

/* PG03 */
#define PG03_MSCR_S32G		(99)
#define PG03_QSPI_CLK_2A_b_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	QSPI_CLK_PIN_CFG)

/* PG04 */
#define PG04_MSCR_S32G		(100)
#define PG04_QSPI_CS_A0		(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	QSPI_CS_PIN_CFG)

/* PG05 */
#define PG05_MSCR_S32G		(101)
#define PG05_QSPI_CS_A1		(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	QSPI_CS_PIN_CFG)

/* PH00 */
#define PH00_MSCR_S32G		(112)
#define PH00_USB_DATA7_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	USB_ULPI_DATA_PIN_CFG)
#define PH00_USB_DATA7_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)

/* PH01 */
#define PH01_MSCR_S32G		(113)
#define PH01_PFE0_TX_D1_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	ENET_OUT_PIN_CFG)
#define PH01_PFE2_TX_D1_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_2 | \
	ENET_OUT_PIN_CFG)

/* PH02 */
#define PH02_MSCR_S32G		(114)
#define PH02_PFE0_TX_D2_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	ENET_OUT_PIN_CFG)
#define PH02_PFE2_TX_D2_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_2 | \
	ENET_OUT_PIN_CFG)

/* PH03 */
#define PH03_MSCR_S32G		(115)
#define PH03_PFE0_TX_D3_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	ENET_OUT_PIN_CFG)
#define PH03_PFE2_TX_D3_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_2 | \
	ENET_OUT_PIN_CFG)

/* PH04 */
#define PH04_MSCR_S32G		(116)
#define PH04_PFE0_RX_CLK_CFG	(ENET_IN_PIN_CFG)
#define PH04_PFE0_RX_CLK_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
#define PH04_PFE2_RX_CLK_CFG	(ENET_IN_PIN_CFG)
#define PH04_PFE2_RX_CLK_IN	(SIUL2_MSCR_S32_G1_MUX_ID_3)

/* PH05 */
#define PH05_MSCR_S32G		(117)
#define PH05_PFE0_RX_DV_CFG	(ENET_IN_PIN_CFG)
#define PH05_PFE0_RX_DV_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
#define PH05_PFE2_RX_DV_CFG	(ENET_IN_PIN_CFG)
#define PH05_PFE2_RX_DV_IN	(SIUL2_MSCR_S32_G1_MUX_ID_3)

/* PH06 */
#define PH06_MSCR_S32G		(118)
#define PH06_PFE0_RX_D0_CFG	(ENET_IN_PIN_CFG)
#define PH06_PFE0_RX_D0_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
#define PH06_PFE2_RX_D0_CFG	(ENET_IN_PIN_CFG)
#define PH06_PFE2_RX_D0_IN	(SIUL2_MSCR_S32_G1_MUX_ID_3)

/* PH07 */
#define PH07_MSCR_S32G		(119)
#define PH07_PFE0_RX_D1_CFG	(ENET_IN_PIN_CFG)
#define PH07_PFE0_RX_D1_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
#define PH07_PFE2_RX_D1_CFG	(ENET_IN_PIN_CFG)
#define PH07_PFE2_RX_D1_IN	(SIUL2_MSCR_S32_G1_MUX_ID_3)

/* PH08 */
#define PH08_MSCR_S32G		(120)
#define PH08_PFE0_RX_D2_CFG	(ENET_IN_PIN_CFG)
#define PH08_PFE0_RX_D2_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
#define PH08_PFE2_RX_D2_CFG	(ENET_IN_PIN_CFG)
#define PH08_PFE2_RX_D2_IN	(SIUL2_MSCR_S32_G1_MUX_ID_3)

/* PH09 */
#define PH09_MSCR_S32G		(121)
#define PH09_PFE0_RX_D3_CFG	(ENET_IN_PIN_CFG)
#define PH09_PFE0_RX_D3_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
#define PH09_PFE2_RX_D3_CFG	(ENET_IN_PIN_CFG)
#define PH09_PFE2_RX_D3_IN	(SIUL2_MSCR_S32_G1_MUX_ID_3)

/* PH10 */
#define PH10_MSCR_S32G		(122)
#define PH10_PFE0_TX_CLK_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	ENET_CLK_PIN_CFG)
#define PH10_PFE0_TX_CLK_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)
#define PH10_PFE2_TX_CLK_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_2 | \
	ENET_CLK_PIN_CFG)
#define PH10_PFE2_TX_CLK_IN	(SIUL2_MSCR_S32_G1_MUX_ID_3)

/* PJ00 */
#define PJ00_MSCR_S32G		(144)
#define PJ00_PFE0_TX_D0_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	ENET_OUT_PIN_CFG)
#define PJ00_PFE2_TX_D0_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_2 | \
	ENET_OUT_PIN_CFG)

/* PK03 */
#define PK03_MSCR_S32G		(163)
#define PK03_I2C1_SCL_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_3 | \
	I2C_PIN_CFG)
#define PK03_I2C1_SCL_IN	(SIUL2_MSCR_S32_G1_MUX_ID_5)
#define PK03_I2C1_SCL_GPIO	(SIUL2_MSCR_GPIO)

/* PK05 */
#define PK05_MSCR_S32G		(165)
#define PK05_I2C1_SDA_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_3 | \
	I2C_PIN_CFG)
#define PK05_I2C1_SDA_IN	(SIUL2_MSCR_S32_G1_MUX_ID_4)
#define PK05_I2C1_SDA_GPIO	(SIUL2_MSCR_GPIO)

/* PL08 */
#define PL08_MSCR_S32G		(184)
#define PL08_USB_CLK_CFG	(USB_ULPI_IN_PIN_CFG)
#define PL08_USB_CLK_IN		(SIUL2_MSCR_S32_G1_MUX_ID_2)

/* PL09 */
#define PL09_MSCR_S32G		(185)
#define PL09_USB_DIR_CFG	(USB_ULPI_IN_PIN_CFG)
#define PL09_USB_DIR_IN		(SIUL2_MSCR_S32_G1_MUX_ID_2)

/* PL10 */
#define PL10_MSCR_S32G		(186)
#define PL10_USB_STP_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	USB_ULPI_OUT_PIN_CFG)

/* PL11 */
#define PL11_MSCR_S32G		(187)
#define PL11_USB_NXT_CFG	(USB_ULPI_IN_PIN_CFG)
#define PL11_USB_NXT_IN		(SIUL2_MSCR_S32_G1_MUX_ID_2)

/* PL12 */
#define PL12_MSCR_S32G		(188)
#define PL12_USB_DATA4_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	USB_ULPI_DATA_PIN_CFG)
#define PL12_USB_DATA4_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)

/* PL13 */
#define PL13_MSCR_S32G		(189)
#define PL13_USB_DATA5_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	USB_ULPI_DATA_PIN_CFG)
#define PL13_USB_DATA5_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)

/* PL14 */
#define PL14_MSCR_S32G		(190)
#define PL14_USB_DATA6_CFG	(SIUL2_MSCR_S32_G1_MUX_ID_1 | \
	USB_ULPI_DATA_PIN_CFG)
#define PL14_USB_DATA6_IN	(SIUL2_MSCR_S32_G1_MUX_ID_2)

#endif
