//=============================================================================
// Copyright (C) 2001 Authors
//
// This source file may be used and distributed without restriction provided
// that this copyright statement is not removed from the file and that any
// derivative work contains the original copyright notice and the associated
// disclaimer.
//
// This source file is free software; you can redistribute it and/or modify0
// it under the terms of the GNU Lesser General Public License as published
// by the Free Software Foundation; either version 2.1 of the License, or
// (at your option) any later version.
//
// This source is distributed in the hope that it will be useful, but WITHOUT
// ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
// FITNESS FOR A PARTICULAR PURPOSE. See the GNU Lesser General Public
// License for more details.
//
// You should have received a copy of the GNU Lesser General Public License
// along with this source; if not, write to the Free Software Foundation,
// Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301  USA
//
//-----------------------------------------------------------------------------
//
// File Name: filelist.f
//
// Author(s):
//             - Olivier Girard,    olgirard@gmail.com
//
//-----------------------------------------------------------------------------
// $Rev: 103 $
// $LastChangedBy: olivier.girard $
// $LastChangedDate: 2011-03-05 15:44:48 +0100 (Sat, 05 Mar 2011) $
//=============================================================================

//=============================================================================
// openGFX430 specific modules
//=============================================================================
../../../rtl/verilog/openGFX430_defines.v
../../../rtl/verilog/openGFX430.v
../../../rtl/verilog/ogfx_reg.v
../../../rtl/verilog/ogfx_reg_fifo.v
../../../rtl/verilog/ogfx_reg_vram_if.v
../../../rtl/verilog/ogfx_reg_vram_addr.v
../../../rtl/verilog/ogfx_backend.v
../../../rtl/verilog/ogfx_backend_frame_fifo.v
../../../rtl/verilog/ogfx_backend_lut_fifo.v
../../../rtl/verilog/ogfx_gpu.v
../../../rtl/verilog/ogfx_gpu_reg.v
../../../rtl/verilog/ogfx_gpu_dma.v
../../../rtl/verilog/ogfx_gpu_dma_addr.v
../../../rtl/verilog/ogfx_ram_arbiter.v

//=============================================================================
// Interfaces
//=============================================================================
../../../rtl/verilog/interfaces/ogfx_if_lt24.v
../../../rtl/verilog/interfaces/ogfx_if_lt24_reg.v

