Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Tue Jul  2 09:27:06 2024
| Host         : DESKTOP-BDOFUKB running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a75t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    33 |
|    Minimum number of control sets                        |    33 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |     5 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    33 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    32 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               0 |            0 |
| No           | No                    | Yes                    |             211 |           63 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |            1000 |          406 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+----------------------------+------------------+------------------+----------------+--------------+
|  Clock Signal  |        Enable Signal       | Set/Reset Signal | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+----------------------------+------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | u_cpu/E[0]                 | u_cpu/rstn       |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | u_cpu/regs[11][31]_i_1_n_0 | u_cpu/rstn       |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | u_cpu/regs[12][31]_i_1_n_0 | u_cpu/rstn       |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | u_cpu/regs[14][31]_i_1_n_0 | u_cpu/rstn       |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | u_cpu/regs[17][31]_i_1_n_0 | u_cpu/rstn       |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG | u_cpu/regs[24][31]_i_1_n_0 | u_cpu/rstn       |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG | u_cpu/regs[27][31]_i_1_n_0 | u_cpu/rstn       |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG | u_cpu/regs[30][31]_i_1_n_0 | u_cpu/rstn       |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG | u_cpu/regs[28][31]_i_1_n_0 | u_cpu/rstn       |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG | u_cpu/regs[1][31]_i_1_n_0  | u_cpu/rstn       |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG | u_cpu/regs[15][31]_i_1_n_0 | u_cpu/rstn       |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | u_cpu/regs[23][31]_i_1_n_0 | u_cpu/rstn       |               17 |             32 |         1.88 |
|  clk_IBUF_BUFG | u_cpu/regs                 | u_cpu/rstn       |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG | u_cpu/regs[10][31]_i_1_n_0 | u_cpu/rstn       |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | u_cpu/regs[16][31]_i_1_n_0 | u_cpu/rstn       |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | u_cpu/regs[29][31]_i_1_n_0 | u_cpu/rstn       |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG | u_cpu/regs[21][31]_i_1_n_0 | u_cpu/rstn       |               16 |             32 |         2.00 |
|  clk_IBUF_BUFG | u_cpu/regs[26][31]_i_1_n_0 | u_cpu/rstn       |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG | u_cpu/regs[25][31]_i_1_n_0 | u_cpu/rstn       |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | u_cpu/regs[18][31]_i_1_n_0 | u_cpu/rstn       |               11 |             32 |         2.91 |
|  clk_IBUF_BUFG | u_cpu/regs[20][31]_i_1_n_0 | u_cpu/rstn       |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | u_cpu/regs[13][31]_i_1_n_0 | u_cpu/rstn       |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG | u_cpu/regs[19][31]_i_1_n_0 | u_cpu/rstn       |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | u_cpu/regs[22][31]_i_1_n_0 | u_cpu/rstn       |               18 |             32 |         1.78 |
|  clk_IBUF_BUFG | u_cpu/regs[2][31]_i_1_n_0  | u_cpu/rstn       |                7 |             32 |         4.57 |
|  clk_IBUF_BUFG | u_cpu/regs[9][31]_i_1_n_0  | u_cpu/rstn       |               24 |             32 |         1.33 |
|  clk_IBUF_BUFG | u_cpu/regs[5][31]_i_1_n_0  | u_cpu/rstn       |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | u_cpu/regs[7][31]_i_1_n_0  | u_cpu/rstn       |               22 |             32 |         1.45 |
|  clk_IBUF_BUFG | u_cpu/regs[3][31]_i_1_n_0  | u_cpu/rstn       |               12 |             32 |         2.67 |
|  clk_IBUF_BUFG | u_cpu/regs[4][31]_i_1_n_0  | u_cpu/rstn       |               10 |             32 |         3.20 |
|  clk_IBUF_BUFG | u_cpu/regs[6][31]_i_1_n_0  | u_cpu/rstn       |               14 |             32 |         2.29 |
|  clk_IBUF_BUFG | u_cpu/regs[8][31]_i_1_n_0  | u_cpu/rstn       |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG |                            | u_cpu/rstn       |               63 |            211 |         3.35 |
+----------------+----------------------------+------------------+------------------+----------------+--------------+


