
../repos/daq-2.0.7/sfbpf/.libs/libsfbpf.so.0.0.1:     file format elf32-littlearm


Disassembly of section .init:

00000e3c <_init>:
 e3c:	push	{r3, lr}
 e40:	bl	1060 <call_weak_fn>
 e44:	pop	{r3, pc}

Disassembly of section .plt:

00000e48 <.plt>:
     e48:	push	{lr}		; (str lr, [sp, #-4]!)
     e4c:	ldr	lr, [pc, #4]	; e58 <.plt+0x10>
     e50:	add	lr, pc, lr
     e54:	ldr	pc, [lr, #8]!
     e58:	.word	0x000381a8

00000e5c <calloc@plt>:
     e5c:	add	ip, pc, #0, 12
     e60:	add	ip, ip, #56, 20	; 0x38000
     e64:	ldr	pc, [ip, #424]!	; 0x1a8

00000e68 <strcmp@plt>:
     e68:	add	ip, pc, #0, 12
     e6c:	add	ip, ip, #56, 20	; 0x38000
     e70:	ldr	pc, [ip, #416]!	; 0x1a0

00000e74 <__cxa_finalize@plt>:
     e74:	add	ip, pc, #0, 12
     e78:	add	ip, ip, #56, 20	; 0x38000
     e7c:	ldr	pc, [ip, #408]!	; 0x198

00000e80 <printf@plt>:
     e80:	add	ip, pc, #0, 12
     e84:	add	ip, ip, #56, 20	; 0x38000
     e88:	ldr	pc, [ip, #400]!	; 0x190

00000e8c <fopen@plt>:
     e8c:	add	ip, pc, #0, 12
     e90:	add	ip, ip, #56, 20	; 0x38000
     e94:	ldr	pc, [ip, #392]!	; 0x188

00000e98 <getprotobyname@plt>:
     e98:	add	ip, pc, #0, 12
     e9c:	add	ip, ip, #56, 20	; 0x38000
     ea0:	ldr	pc, [ip, #384]!	; 0x180

00000ea4 <longjmp@plt>:
     ea4:	add	ip, pc, #0, 12
     ea8:	add	ip, ip, #56, 20	; 0x38000
     eac:	ldr	pc, [ip, #376]!	; 0x178

00000eb0 <_setjmp@plt>:
     eb0:	add	ip, pc, #0, 12
     eb4:	add	ip, ip, #56, 20	; 0x38000
     eb8:	ldr	pc, [ip, #368]!	; 0x170

00000ebc <free@plt>:
     ebc:	add	ip, pc, #0, 12
     ec0:	add	ip, ip, #56, 20	; 0x38000
     ec4:	ldr	pc, [ip, #360]!	; 0x168

00000ec8 <getnetbyname@plt>:
     ec8:	add	ip, pc, #0, 12
     ecc:	add	ip, ip, #56, 20	; 0x38000
     ed0:	ldr	pc, [ip, #352]!	; 0x160

00000ed4 <ferror@plt>:
     ed4:	add	ip, pc, #0, 12
     ed8:	add	ip, ip, #56, 20	; 0x38000
     edc:	ldr	pc, [ip, #344]!	; 0x158

00000ee0 <memcpy@plt>:
     ee0:	add	ip, pc, #0, 12
     ee4:	add	ip, ip, #56, 20	; 0x38000
     ee8:	ldr	pc, [ip, #336]!	; 0x150

00000eec <strdup@plt>:
     eec:	add	ip, pc, #0, 12
     ef0:	add	ip, ip, #56, 20	; 0x38000
     ef4:	ldr	pc, [ip, #328]!	; 0x148

00000ef8 <rewind@plt>:
     ef8:	add	ip, pc, #0, 12
     efc:	add	ip, ip, #56, 20	; 0x38000
     f00:	ldr	pc, [ip, #320]!	; 0x140

00000f04 <realloc@plt>:
     f04:	add	ip, pc, #0, 12
     f08:	add	ip, ip, #56, 20	; 0x38000
     f0c:	ldr	pc, [ip, #312]!	; 0x138

00000f10 <fwrite@plt>:
     f10:	add	ip, pc, #0, 12
     f14:	add	ip, ip, #56, 20	; 0x38000
     f18:	ldr	pc, [ip, #304]!	; 0x130

00000f1c <fread@plt>:
     f1c:	add	ip, pc, #0, 12
     f20:	add	ip, ip, #56, 20	; 0x38000
     f24:	ldr	pc, [ip, #296]!	; 0x128

00000f28 <malloc@plt>:
     f28:	add	ip, pc, #0, 12
     f2c:	add	ip, ip, #56, 20	; 0x38000
     f30:	ldr	pc, [ip, #288]!	; 0x120

00000f34 <__gmon_start__@plt>:
     f34:	add	ip, pc, #0, 12
     f38:	add	ip, ip, #56, 20	; 0x38000
     f3c:	ldr	pc, [ip, #280]!	; 0x118

00000f40 <ntohl@plt>:
     f40:	add	ip, pc, #0, 12
     f44:	add	ip, ip, #56, 20	; 0x38000
     f48:	ldr	pc, [ip, #272]!	; 0x110

00000f4c <__ctype_b_loc@plt>:
     f4c:	add	ip, pc, #0, 12
     f50:	add	ip, ip, #56, 20	; 0x38000
     f54:	ldr	pc, [ip, #264]!	; 0x108

00000f58 <exit@plt>:
     f58:	add	ip, pc, #0, 12
     f5c:	add	ip, ip, #56, 20	; 0x38000
     f60:	ldr	pc, [ip, #256]!	; 0x100

00000f64 <strlen@plt>:
     f64:	add	ip, pc, #0, 12
     f68:	add	ip, ip, #56, 20	; 0x38000
     f6c:	ldr	pc, [ip, #248]!	; 0xf8

00000f70 <strchr@plt>:
     f70:	add	ip, pc, #0, 12
     f74:	add	ip, ip, #56, 20	; 0x38000
     f78:	ldr	pc, [ip, #240]!	; 0xf0

00000f7c <fprintf@plt>:
     f7c:	add	ip, pc, #0, 12
     f80:	add	ip, ip, #56, 20	; 0x38000
     f84:	ldr	pc, [ip, #232]!	; 0xe8

00000f88 <__errno_location@plt>:
     f88:	add	ip, pc, #0, 12
     f8c:	add	ip, ip, #56, 20	; 0x38000
     f90:	ldr	pc, [ip, #224]!	; 0xe0

00000f94 <getservbyname@plt>:
     f94:	add	ip, pc, #0, 12
     f98:	add	ip, ip, #56, 20	; 0x38000
     f9c:	ldr	pc, [ip, #216]!	; 0xd8

00000fa0 <snprintf@plt>:
     fa0:	add	ip, pc, #0, 12
     fa4:	add	ip, ip, #56, 20	; 0x38000
     fa8:	ldr	pc, [ip, #208]!	; 0xd0

00000fac <memset@plt>:
     fac:	add	ip, pc, #0, 12
     fb0:	add	ip, ip, #56, 20	; 0x38000
     fb4:	ldr	pc, [ip, #200]!	; 0xc8

00000fb8 <strncpy@plt>:
     fb8:	add	ip, pc, #0, 12
     fbc:	add	ip, ip, #56, 20	; 0x38000
     fc0:	ldr	pc, [ip, #192]!	; 0xc0

00000fc4 <fileno@plt>:
     fc4:	add	ip, pc, #0, 12
     fc8:	add	ip, ip, #56, 20	; 0x38000
     fcc:	ldr	pc, [ip, #184]!	; 0xb8

00000fd0 <htonl@plt>:
     fd0:	add	ip, pc, #0, 12
     fd4:	add	ip, ip, #56, 20	; 0x38000
     fd8:	ldr	pc, [ip, #176]!	; 0xb0

00000fdc <ntohs@plt>:
     fdc:	add	ip, pc, #0, 12
     fe0:	add	ip, ip, #56, 20	; 0x38000
     fe4:	ldr	pc, [ip, #168]!	; 0xa8

00000fe8 <sscanf@plt>:
     fe8:	add	ip, pc, #0, 12
     fec:	add	ip, ip, #56, 20	; 0x38000
     ff0:	ldr	pc, [ip, #160]!	; 0xa0

00000ff4 <clearerr@plt>:
     ff4:	add	ip, pc, #0, 12
     ff8:	add	ip, ip, #56, 20	; 0x38000
     ffc:	ldr	pc, [ip, #152]!	; 0x98

00001000 <vsnprintf@plt>:
    1000:	add	ip, pc, #0, 12
    1004:	add	ip, ip, #56, 20	; 0x38000
    1008:	ldr	pc, [ip, #144]!	; 0x90

0000100c <freeaddrinfo@plt>:
    100c:	add	ip, pc, #0, 12
    1010:	add	ip, ip, #56, 20	; 0x38000
    1014:	ldr	pc, [ip, #136]!	; 0x88

00001018 <getaddrinfo@plt>:
    1018:	add	ip, pc, #0, 12
    101c:	add	ip, ip, #56, 20	; 0x38000
    1020:	ldr	pc, [ip, #128]!	; 0x80

00001024 <ffs@plt>:
    1024:	add	ip, pc, #0, 12
    1028:	add	ip, ip, #56, 20	; 0x38000
    102c:	ldr	pc, [ip, #120]!	; 0x78

00001030 <gethostbyname@plt>:
    1030:	add	ip, pc, #0, 12
    1034:	add	ip, ip, #56, 20	; 0x38000
    1038:	ldr	pc, [ip, #112]!	; 0x70

0000103c <isatty@plt>:
    103c:	add	ip, pc, #0, 12
    1040:	add	ip, ip, #56, 20	; 0x38000
    1044:	ldr	pc, [ip, #104]!	; 0x68

00001048 <abort@plt>:
    1048:	add	ip, pc, #0, 12
    104c:	add	ip, ip, #56, 20	; 0x38000
    1050:	ldr	pc, [ip, #96]!	; 0x60

00001054 <getc@plt>:
    1054:	add	ip, pc, #0, 12
    1058:	add	ip, ip, #56, 20	; 0x38000
    105c:	ldr	pc, [ip, #88]!	; 0x58

Disassembly of section .text:

00001060 <call_weak_fn>:
    1060:	ldr	r3, [pc, #20]	; 107c <call_weak_fn+0x1c>
    1064:	ldr	r2, [pc, #20]	; 1080 <call_weak_fn+0x20>
    1068:	add	r3, pc, r3
    106c:	ldr	r2, [r3, r2]
    1070:	cmp	r2, #0
    1074:	bxeq	lr
    1078:	b	f34 <__gmon_start__@plt>
    107c:	.word	0x00037f90
    1080:	.word	0x000000c8

00001084 <deregister_tm_clones>:
    1084:	ldr	r0, [pc, #44]	; 10b8 <deregister_tm_clones+0x34>
    1088:	ldr	r3, [pc, #44]	; 10bc <deregister_tm_clones+0x38>
    108c:	add	r0, pc, r0
    1090:	add	r3, pc, r3
    1094:	cmp	r3, r0
    1098:	ldr	r3, [pc, #32]	; 10c0 <deregister_tm_clones+0x3c>
    109c:	add	r3, pc, r3
    10a0:	bxeq	lr
    10a4:	ldr	r2, [pc, #24]	; 10c4 <deregister_tm_clones+0x40>
    10a8:	ldr	r3, [r3, r2]
    10ac:	cmp	r3, #0
    10b0:	bxeq	lr
    10b4:	bx	r3
    10b8:	.word	0x000382a8
    10bc:	.word	0x000382a4
    10c0:	.word	0x00037f5c
    10c4:	.word	0x000000bc

000010c8 <register_tm_clones>:
    10c8:	ldr	r0, [pc, #56]	; 1108 <register_tm_clones+0x40>
    10cc:	ldr	r3, [pc, #56]	; 110c <register_tm_clones+0x44>
    10d0:	add	r0, pc, r0
    10d4:	add	r3, pc, r3
    10d8:	sub	r1, r3, r0
    10dc:	ldr	r3, [pc, #44]	; 1110 <register_tm_clones+0x48>
    10e0:	asr	r1, r1, #2
    10e4:	add	r3, pc, r3
    10e8:	add	r1, r1, r1, lsr #31
    10ec:	asrs	r1, r1, #1
    10f0:	bxeq	lr
    10f4:	ldr	r2, [pc, #24]	; 1114 <register_tm_clones+0x4c>
    10f8:	ldr	r3, [r3, r2]
    10fc:	cmp	r3, #0
    1100:	bxeq	lr
    1104:	bx	r3
    1108:	.word	0x00038264
    110c:	.word	0x00038260
    1110:	.word	0x00037f14
    1114:	.word	0x000000d8

00001118 <__do_global_dtors_aux>:
    1118:	ldr	r3, [pc, #76]	; 116c <__do_global_dtors_aux+0x54>
    111c:	ldr	r2, [pc, #76]	; 1170 <__do_global_dtors_aux+0x58>
    1120:	add	r3, pc, r3
    1124:	add	r2, pc, r2
    1128:	ldrb	r3, [r3]
    112c:	cmp	r3, #0
    1130:	bxne	lr
    1134:	ldr	r3, [pc, #56]	; 1174 <__do_global_dtors_aux+0x5c>
    1138:	push	{r4, lr}
    113c:	ldr	r3, [r2, r3]
    1140:	cmp	r3, #0
    1144:	beq	1154 <__do_global_dtors_aux+0x3c>
    1148:	ldr	r3, [pc, #40]	; 1178 <__do_global_dtors_aux+0x60>
    114c:	ldr	r0, [pc, r3]
    1150:	bl	e74 <__cxa_finalize@plt>
    1154:	bl	1084 <deregister_tm_clones>
    1158:	ldr	r3, [pc, #28]	; 117c <__do_global_dtors_aux+0x64>
    115c:	mov	r2, #1
    1160:	add	r3, pc, r3
    1164:	strb	r2, [r3]
    1168:	pop	{r4, pc}
    116c:	.word	0x00038218
    1170:	.word	0x00037ed4
    1174:	.word	0x000000b8
    1178:	.word	0x00037f88
    117c:	.word	0x000381d8

00001180 <frame_dummy>:
    1180:	b	10c8 <register_tm_clones>

00001184 <sfbpf_filter>:
    1184:	push	{fp, lr}
    1188:	mov	fp, sp
    118c:	sub	sp, sp, #136	; 0x88
    1190:	str	r0, [fp, #-8]
    1194:	str	r1, [fp, #-12]
    1198:	str	r2, [fp, #-16]
    119c:	str	r3, [fp, #-20]	; 0xffffffec
    11a0:	ldr	r0, [fp, #-8]
    11a4:	movw	r1, #0
    11a8:	cmp	r0, r1
    11ac:	bne	11bc <sfbpf_filter+0x38>
    11b0:	mvn	r0, #0
    11b4:	str	r0, [fp, #-4]
    11b8:	b	1bb4 <sfbpf_filter+0xa30>
    11bc:	movw	r0, #0
    11c0:	str	r0, [fp, #-24]	; 0xffffffe8
    11c4:	str	r0, [fp, #-28]	; 0xffffffe4
    11c8:	ldr	r0, [fp, #-8]
    11cc:	mvn	r1, #7
    11d0:	add	r0, r0, r1
    11d4:	str	r0, [fp, #-8]
    11d8:	ldr	r0, [fp, #-8]
    11dc:	add	r0, r0, #8
    11e0:	str	r0, [fp, #-8]
    11e4:	ldr	r0, [fp, #-8]
    11e8:	ldrh	r0, [r0]
    11ec:	cmp	r0, #177	; 0xb1
    11f0:	str	r0, [sp, #36]	; 0x24
    11f4:	bhi	14d0 <sfbpf_filter+0x34c>
    11f8:	add	r0, pc, #8
    11fc:	ldr	r1, [sp, #36]	; 0x24
    1200:	ldr	r2, [r0, r1, lsl #2]
    1204:	add	pc, r0, r2
    1208:	.word	0x0000054c
    120c:	.word	0x0000055c
    1210:	.word	0x000005a4
    1214:	.word	0x000005c0
    1218:	.word	0x000008c0
    121c:	.word	0x000005dc
    1220:	.word	0x000002cc
    1224:	.word	0x00000994
    1228:	.word	0x000002c8
    122c:	.word	0x000002c8
    1230:	.word	0x000002c8
    1234:	.word	0x000002c8
    1238:	.word	0x00000808
    123c:	.word	0x000002c8
    1240:	.word	0x000002c8
    1244:	.word	0x000002c8
    1248:	.word	0x000002c8
    124c:	.word	0x000002c8
    1250:	.word	0x000002c8
    1254:	.word	0x000002c8
    1258:	.word	0x000008d8
    125c:	.word	0x00000678
    1260:	.word	0x000002dc
    1264:	.word	0x000002c8
    1268:	.word	0x000002c8
    126c:	.word	0x000002c8
    1270:	.word	0x000002c8
    1274:	.word	0x000002c8
    1278:	.word	0x0000081c
    127c:	.word	0x00000784
    1280:	.word	0x000002c8
    1284:	.word	0x000002c8
    1288:	.word	0x000002e8
    128c:	.word	0x000002c8
    1290:	.word	0x000002c8
    1294:	.word	0x000002c8
    1298:	.word	0x000008f0
    129c:	.word	0x000005f0
    12a0:	.word	0x000002c8
    12a4:	.word	0x000002c8
    12a8:	.word	0x00000348
    12ac:	.word	0x000002c8
    12b0:	.word	0x000002c8
    12b4:	.word	0x000002c8
    12b8:	.word	0x00000830
    12bc:	.word	0x00000704
    12c0:	.word	0x000002c8
    12c4:	.word	0x000002c8
    12c8:	.word	0x0000039c
    12cc:	.word	0x000002c8
    12d0:	.word	0x000002c8
    12d4:	.word	0x000002c8
    12d8:	.word	0x00000908
    12dc:	.word	0x00000634
    12e0:	.word	0x000002c8
    12e4:	.word	0x000002c8
    12e8:	.word	0x000002c8
    12ec:	.word	0x000002c8
    12f0:	.word	0x000002c8
    12f4:	.word	0x000002c8
    12f8:	.word	0x00000844
    12fc:	.word	0x00000744
    1300:	.word	0x000002c8
    1304:	.word	0x000002c8
    1308:	.word	0x000003f4
    130c:	.word	0x000002c8
    1310:	.word	0x000002c8
    1314:	.word	0x000002c8
    1318:	.word	0x00000938
    131c:	.word	0x000006bc
    1320:	.word	0x000002c8
    1324:	.word	0x000002c8
    1328:	.word	0x0000045c
    132c:	.word	0x000002c8
    1330:	.word	0x000002c8
    1334:	.word	0x000002c8
    1338:	.word	0x00000884
    133c:	.word	0x000007c4
    1340:	.word	0x000002c8
    1344:	.word	0x000002c8
    1348:	.word	0x000004b8
    134c:	.word	0x000002c8
    1350:	.word	0x000002c8
    1354:	.word	0x000002c8
    1358:	.word	0x00000920
    135c:	.word	0x000002c8
    1360:	.word	0x000002c8
    1364:	.word	0x000002c8
    1368:	.word	0x000002c8
    136c:	.word	0x000002c8
    1370:	.word	0x000002c8
    1374:	.word	0x000002c8
    1378:	.word	0x00000870
    137c:	.word	0x000002c8
    1380:	.word	0x000002c8
    1384:	.word	0x000002c8
    1388:	.word	0x0000056c
    138c:	.word	0x00000588
    1390:	.word	0x000002c8
    1394:	.word	0x000002c8
    1398:	.word	0x00000950
    139c:	.word	0x000002c8
    13a0:	.word	0x000002c8
    13a4:	.word	0x000002c8
    13a8:	.word	0x000002c8
    13ac:	.word	0x000002c8
    13b0:	.word	0x000002c8
    13b4:	.word	0x000002c8
    13b8:	.word	0x00000898
    13bc:	.word	0x000002c8
    13c0:	.word	0x000002c8
    13c4:	.word	0x000002c8
    13c8:	.word	0x000002c8
    13cc:	.word	0x000002c8
    13d0:	.word	0x000002c8
    13d4:	.word	0x000002c8
    13d8:	.word	0x00000968
    13dc:	.word	0x000002c8
    13e0:	.word	0x000002c8
    13e4:	.word	0x000002c8
    13e8:	.word	0x000002c8
    13ec:	.word	0x000002c8
    13f0:	.word	0x000002c8
    13f4:	.word	0x000002c8
    13f8:	.word	0x000008ac
    13fc:	.word	0x000002c8
    1400:	.word	0x000002c8
    1404:	.word	0x000002c8
    1408:	.word	0x000003dc
    140c:	.word	0x000003e8
    1410:	.word	0x000002c8
    1414:	.word	0x000002c8
    1418:	.word	0x00000980
    141c:	.word	0x000002c8
    1420:	.word	0x000002c8
    1424:	.word	0x000009a0
    1428:	.word	0x000002c8
    142c:	.word	0x000002c8
    1430:	.word	0x000002c8
    1434:	.word	0x000002c8
    1438:	.word	0x000002c8
    143c:	.word	0x000002c8
    1440:	.word	0x000002c8
    1444:	.word	0x000002c8
    1448:	.word	0x000002c8
    144c:	.word	0x000002c8
    1450:	.word	0x000002c8
    1454:	.word	0x000002c8
    1458:	.word	0x000002c8
    145c:	.word	0x000002c8
    1460:	.word	0x000002c8
    1464:	.word	0x000002c8
    1468:	.word	0x000002c8
    146c:	.word	0x000002c8
    1470:	.word	0x000002c8
    1474:	.word	0x000002c8
    1478:	.word	0x000002c8
    147c:	.word	0x000002c8
    1480:	.word	0x000002c8
    1484:	.word	0x000002c8
    1488:	.word	0x000002c8
    148c:	.word	0x000002c8
    1490:	.word	0x000002c8
    1494:	.word	0x000002c8
    1498:	.word	0x000002c8
    149c:	.word	0x000002c8
    14a0:	.word	0x000002c8
    14a4:	.word	0x000002c8
    14a8:	.word	0x000002c8
    14ac:	.word	0x000002c8
    14b0:	.word	0x000002c8
    14b4:	.word	0x000002c8
    14b8:	.word	0x000002c8
    14bc:	.word	0x000002c8
    14c0:	.word	0x000002c8
    14c4:	.word	0x000002c8
    14c8:	.word	0x000002c8
    14cc:	.word	0x00000500
    14d0:	bl	1048 <abort@plt>
    14d4:	ldr	r0, [fp, #-8]
    14d8:	ldr	r0, [r0, #4]
    14dc:	str	r0, [fp, #-4]
    14e0:	b	1bb4 <sfbpf_filter+0xa30>
    14e4:	ldr	r0, [fp, #-24]	; 0xffffffe8
    14e8:	str	r0, [fp, #-4]
    14ec:	b	1bb4 <sfbpf_filter+0xa30>
    14f0:	ldr	r0, [fp, #-8]
    14f4:	ldr	r0, [r0, #4]
    14f8:	str	r0, [fp, #-32]	; 0xffffffe0
    14fc:	ldr	r0, [fp, #-32]	; 0xffffffe0
    1500:	add	r0, r0, #4
    1504:	ldr	r1, [fp, #-20]	; 0xffffffec
    1508:	cmp	r0, r1
    150c:	bls	151c <sfbpf_filter+0x398>
    1510:	movw	r0, #0
    1514:	str	r0, [fp, #-4]
    1518:	b	1bb4 <sfbpf_filter+0xa30>
    151c:	ldr	r0, [fp, #-12]
    1520:	ldr	r1, [fp, #-32]	; 0xffffffe0
    1524:	ldrb	r1, [r0, r1]!
    1528:	lsl	r1, r1, #24
    152c:	ldrb	r2, [r0, #1]
    1530:	ldrb	r3, [r0, #2]
    1534:	ldrb	r0, [r0, #3]
    1538:	orr	r1, r1, r2, lsl #16
    153c:	orr	r1, r1, r3, lsl #8
    1540:	mov	r2, r0
    1544:	orr	r0, r1, r0
    1548:	str	r0, [fp, #-24]	; 0xffffffe8
    154c:	b	11d8 <sfbpf_filter+0x54>
    1550:	ldr	r0, [fp, #-8]
    1554:	ldr	r0, [r0, #4]
    1558:	str	r0, [fp, #-32]	; 0xffffffe0
    155c:	ldr	r0, [fp, #-32]	; 0xffffffe0
    1560:	add	r0, r0, #2
    1564:	ldr	r1, [fp, #-20]	; 0xffffffec
    1568:	cmp	r0, r1
    156c:	bls	157c <sfbpf_filter+0x3f8>
    1570:	movw	r0, #0
    1574:	str	r0, [fp, #-4]
    1578:	b	1bb4 <sfbpf_filter+0xa30>
    157c:	ldr	r0, [fp, #-12]
    1580:	ldr	r1, [fp, #-32]	; 0xffffffe0
    1584:	ldrb	r1, [r0, r1]!
    1588:	lsl	r1, r1, #8
    158c:	ldrb	r0, [r0, #1]
    1590:	mov	r2, r0
    1594:	orr	r0, r1, r0
    1598:	uxth	r0, r0
    159c:	str	r0, [fp, #-24]	; 0xffffffe8
    15a0:	b	11d8 <sfbpf_filter+0x54>
    15a4:	ldr	r0, [fp, #-8]
    15a8:	ldr	r0, [r0, #4]
    15ac:	str	r0, [fp, #-32]	; 0xffffffe0
    15b0:	ldr	r0, [fp, #-32]	; 0xffffffe0
    15b4:	ldr	r1, [fp, #-20]	; 0xffffffec
    15b8:	cmp	r0, r1
    15bc:	bcc	15cc <sfbpf_filter+0x448>
    15c0:	movw	r0, #0
    15c4:	str	r0, [fp, #-4]
    15c8:	b	1bb4 <sfbpf_filter+0xa30>
    15cc:	ldr	r0, [fp, #-12]
    15d0:	ldr	r1, [fp, #-32]	; 0xffffffe0
    15d4:	add	r0, r0, r1
    15d8:	ldrb	r0, [r0]
    15dc:	str	r0, [fp, #-24]	; 0xffffffe8
    15e0:	b	11d8 <sfbpf_filter+0x54>
    15e4:	ldr	r0, [fp, #-16]
    15e8:	str	r0, [fp, #-24]	; 0xffffffe8
    15ec:	b	11d8 <sfbpf_filter+0x54>
    15f0:	ldr	r0, [fp, #-16]
    15f4:	str	r0, [fp, #-28]	; 0xffffffe4
    15f8:	b	11d8 <sfbpf_filter+0x54>
    15fc:	ldr	r0, [fp, #-28]	; 0xffffffe4
    1600:	ldr	r1, [fp, #-8]
    1604:	ldr	r1, [r1, #4]
    1608:	add	r0, r0, r1
    160c:	str	r0, [fp, #-32]	; 0xffffffe0
    1610:	ldr	r0, [fp, #-32]	; 0xffffffe0
    1614:	add	r0, r0, #4
    1618:	ldr	r1, [fp, #-20]	; 0xffffffec
    161c:	cmp	r0, r1
    1620:	bls	1630 <sfbpf_filter+0x4ac>
    1624:	movw	r0, #0
    1628:	str	r0, [fp, #-4]
    162c:	b	1bb4 <sfbpf_filter+0xa30>
    1630:	ldr	r0, [fp, #-12]
    1634:	ldr	r1, [fp, #-32]	; 0xffffffe0
    1638:	ldrb	r1, [r0, r1]!
    163c:	lsl	r1, r1, #24
    1640:	ldrb	r2, [r0, #1]
    1644:	ldrb	r3, [r0, #2]
    1648:	ldrb	r0, [r0, #3]
    164c:	orr	r1, r1, r2, lsl #16
    1650:	orr	r1, r1, r3, lsl #8
    1654:	mov	r2, r0
    1658:	orr	r0, r1, r0
    165c:	str	r0, [fp, #-24]	; 0xffffffe8
    1660:	b	11d8 <sfbpf_filter+0x54>
    1664:	ldr	r0, [fp, #-28]	; 0xffffffe4
    1668:	ldr	r1, [fp, #-8]
    166c:	ldr	r1, [r1, #4]
    1670:	add	r0, r0, r1
    1674:	str	r0, [fp, #-32]	; 0xffffffe0
    1678:	ldr	r0, [fp, #-32]	; 0xffffffe0
    167c:	add	r0, r0, #2
    1680:	ldr	r1, [fp, #-20]	; 0xffffffec
    1684:	cmp	r0, r1
    1688:	bls	1698 <sfbpf_filter+0x514>
    168c:	movw	r0, #0
    1690:	str	r0, [fp, #-4]
    1694:	b	1bb4 <sfbpf_filter+0xa30>
    1698:	ldr	r0, [fp, #-12]
    169c:	ldr	r1, [fp, #-32]	; 0xffffffe0
    16a0:	ldrb	r1, [r0, r1]!
    16a4:	lsl	r1, r1, #8
    16a8:	ldrb	r0, [r0, #1]
    16ac:	mov	r2, r0
    16b0:	orr	r0, r1, r0
    16b4:	uxth	r0, r0
    16b8:	str	r0, [fp, #-24]	; 0xffffffe8
    16bc:	b	11d8 <sfbpf_filter+0x54>
    16c0:	ldr	r0, [fp, #-28]	; 0xffffffe4
    16c4:	ldr	r1, [fp, #-8]
    16c8:	ldr	r1, [r1, #4]
    16cc:	add	r0, r0, r1
    16d0:	str	r0, [fp, #-32]	; 0xffffffe0
    16d4:	ldr	r0, [fp, #-32]	; 0xffffffe0
    16d8:	ldr	r1, [fp, #-20]	; 0xffffffec
    16dc:	cmp	r0, r1
    16e0:	bcc	16f0 <sfbpf_filter+0x56c>
    16e4:	movw	r0, #0
    16e8:	str	r0, [fp, #-4]
    16ec:	b	1bb4 <sfbpf_filter+0xa30>
    16f0:	ldr	r0, [fp, #-12]
    16f4:	ldr	r1, [fp, #-32]	; 0xffffffe0
    16f8:	add	r0, r0, r1
    16fc:	ldrb	r0, [r0]
    1700:	str	r0, [fp, #-24]	; 0xffffffe8
    1704:	b	11d8 <sfbpf_filter+0x54>
    1708:	ldr	r0, [fp, #-8]
    170c:	ldr	r0, [r0, #4]
    1710:	str	r0, [fp, #-32]	; 0xffffffe0
    1714:	ldr	r0, [fp, #-32]	; 0xffffffe0
    1718:	ldr	r1, [fp, #-20]	; 0xffffffec
    171c:	cmp	r0, r1
    1720:	bcc	1730 <sfbpf_filter+0x5ac>
    1724:	movw	r0, #0
    1728:	str	r0, [fp, #-4]
    172c:	b	1bb4 <sfbpf_filter+0xa30>
    1730:	ldr	r0, [fp, #-12]
    1734:	ldr	r1, [fp, #-8]
    1738:	ldr	r1, [r1, #4]
    173c:	add	r0, r0, r1
    1740:	ldrb	r0, [r0]
    1744:	and	r0, r0, #15
    1748:	lsl	r0, r0, #2
    174c:	str	r0, [fp, #-28]	; 0xffffffe4
    1750:	b	11d8 <sfbpf_filter+0x54>
    1754:	ldr	r0, [fp, #-8]
    1758:	ldr	r0, [r0, #4]
    175c:	str	r0, [fp, #-24]	; 0xffffffe8
    1760:	b	11d8 <sfbpf_filter+0x54>
    1764:	ldr	r0, [fp, #-8]
    1768:	ldr	r0, [r0, #4]
    176c:	str	r0, [fp, #-28]	; 0xffffffe4
    1770:	b	11d8 <sfbpf_filter+0x54>
    1774:	ldr	r0, [fp, #-8]
    1778:	ldr	r0, [r0, #4]
    177c:	add	r1, sp, #40	; 0x28
    1780:	add	r0, r1, r0, lsl #2
    1784:	ldr	r0, [r0]
    1788:	str	r0, [fp, #-24]	; 0xffffffe8
    178c:	b	11d8 <sfbpf_filter+0x54>
    1790:	ldr	r0, [fp, #-8]
    1794:	ldr	r0, [r0, #4]
    1798:	add	r1, sp, #40	; 0x28
    179c:	add	r0, r1, r0, lsl #2
    17a0:	ldr	r0, [r0]
    17a4:	str	r0, [fp, #-28]	; 0xffffffe4
    17a8:	b	11d8 <sfbpf_filter+0x54>
    17ac:	ldr	r0, [fp, #-24]	; 0xffffffe8
    17b0:	ldr	r1, [fp, #-8]
    17b4:	ldr	r1, [r1, #4]
    17b8:	add	r2, sp, #40	; 0x28
    17bc:	add	r1, r2, r1, lsl #2
    17c0:	str	r0, [r1]
    17c4:	b	11d8 <sfbpf_filter+0x54>
    17c8:	ldr	r0, [fp, #-28]	; 0xffffffe4
    17cc:	ldr	r1, [fp, #-8]
    17d0:	ldr	r1, [r1, #4]
    17d4:	add	r2, sp, #40	; 0x28
    17d8:	add	r1, r2, r1, lsl #2
    17dc:	str	r0, [r1]
    17e0:	b	11d8 <sfbpf_filter+0x54>
    17e4:	ldr	r0, [fp, #-8]
    17e8:	ldr	r1, [r0, #4]
    17ec:	add	r0, r0, r1, lsl #3
    17f0:	str	r0, [fp, #-8]
    17f4:	b	11d8 <sfbpf_filter+0x54>
    17f8:	ldr	r0, [fp, #-24]	; 0xffffffe8
    17fc:	ldr	r1, [fp, #-8]
    1800:	ldr	r1, [r1, #4]
    1804:	cmp	r0, r1
    1808:	bls	181c <sfbpf_filter+0x698>
    180c:	ldr	r0, [fp, #-8]
    1810:	ldrb	r0, [r0, #2]
    1814:	str	r0, [sp, #32]
    1818:	b	1828 <sfbpf_filter+0x6a4>
    181c:	ldr	r0, [fp, #-8]
    1820:	ldrb	r0, [r0, #3]
    1824:	str	r0, [sp, #32]
    1828:	ldr	r0, [sp, #32]
    182c:	ldr	r1, [fp, #-8]
    1830:	add	r0, r1, r0, lsl #3
    1834:	str	r0, [fp, #-8]
    1838:	b	11d8 <sfbpf_filter+0x54>
    183c:	ldr	r0, [fp, #-24]	; 0xffffffe8
    1840:	ldr	r1, [fp, #-8]
    1844:	ldr	r1, [r1, #4]
    1848:	cmp	r0, r1
    184c:	bcc	1860 <sfbpf_filter+0x6dc>
    1850:	ldr	r0, [fp, #-8]
    1854:	ldrb	r0, [r0, #2]
    1858:	str	r0, [sp, #28]
    185c:	b	186c <sfbpf_filter+0x6e8>
    1860:	ldr	r0, [fp, #-8]
    1864:	ldrb	r0, [r0, #3]
    1868:	str	r0, [sp, #28]
    186c:	ldr	r0, [sp, #28]
    1870:	ldr	r1, [fp, #-8]
    1874:	add	r0, r1, r0, lsl #3
    1878:	str	r0, [fp, #-8]
    187c:	b	11d8 <sfbpf_filter+0x54>
    1880:	ldr	r0, [fp, #-24]	; 0xffffffe8
    1884:	ldr	r1, [fp, #-8]
    1888:	ldr	r1, [r1, #4]
    188c:	cmp	r0, r1
    1890:	bne	18a4 <sfbpf_filter+0x720>
    1894:	ldr	r0, [fp, #-8]
    1898:	ldrb	r0, [r0, #2]
    189c:	str	r0, [sp, #24]
    18a0:	b	18b0 <sfbpf_filter+0x72c>
    18a4:	ldr	r0, [fp, #-8]
    18a8:	ldrb	r0, [r0, #3]
    18ac:	str	r0, [sp, #24]
    18b0:	ldr	r0, [sp, #24]
    18b4:	ldr	r1, [fp, #-8]
    18b8:	add	r0, r1, r0, lsl #3
    18bc:	str	r0, [fp, #-8]
    18c0:	b	11d8 <sfbpf_filter+0x54>
    18c4:	ldr	r0, [fp, #-24]	; 0xffffffe8
    18c8:	ldr	r1, [fp, #-8]
    18cc:	ldr	r1, [r1, #4]
    18d0:	and	r0, r0, r1
    18d4:	cmp	r0, #0
    18d8:	beq	18ec <sfbpf_filter+0x768>
    18dc:	ldr	r0, [fp, #-8]
    18e0:	ldrb	r0, [r0, #2]
    18e4:	str	r0, [sp, #20]
    18e8:	b	18f8 <sfbpf_filter+0x774>
    18ec:	ldr	r0, [fp, #-8]
    18f0:	ldrb	r0, [r0, #3]
    18f4:	str	r0, [sp, #20]
    18f8:	ldr	r0, [sp, #20]
    18fc:	ldr	r1, [fp, #-8]
    1900:	add	r0, r1, r0, lsl #3
    1904:	str	r0, [fp, #-8]
    1908:	b	11d8 <sfbpf_filter+0x54>
    190c:	ldr	r0, [fp, #-24]	; 0xffffffe8
    1910:	ldr	r1, [fp, #-28]	; 0xffffffe4
    1914:	cmp	r0, r1
    1918:	bls	192c <sfbpf_filter+0x7a8>
    191c:	ldr	r0, [fp, #-8]
    1920:	ldrb	r0, [r0, #2]
    1924:	str	r0, [sp, #16]
    1928:	b	1938 <sfbpf_filter+0x7b4>
    192c:	ldr	r0, [fp, #-8]
    1930:	ldrb	r0, [r0, #3]
    1934:	str	r0, [sp, #16]
    1938:	ldr	r0, [sp, #16]
    193c:	ldr	r1, [fp, #-8]
    1940:	add	r0, r1, r0, lsl #3
    1944:	str	r0, [fp, #-8]
    1948:	b	11d8 <sfbpf_filter+0x54>
    194c:	ldr	r0, [fp, #-24]	; 0xffffffe8
    1950:	ldr	r1, [fp, #-28]	; 0xffffffe4
    1954:	cmp	r0, r1
    1958:	bcc	196c <sfbpf_filter+0x7e8>
    195c:	ldr	r0, [fp, #-8]
    1960:	ldrb	r0, [r0, #2]
    1964:	str	r0, [sp, #12]
    1968:	b	1978 <sfbpf_filter+0x7f4>
    196c:	ldr	r0, [fp, #-8]
    1970:	ldrb	r0, [r0, #3]
    1974:	str	r0, [sp, #12]
    1978:	ldr	r0, [sp, #12]
    197c:	ldr	r1, [fp, #-8]
    1980:	add	r0, r1, r0, lsl #3
    1984:	str	r0, [fp, #-8]
    1988:	b	11d8 <sfbpf_filter+0x54>
    198c:	ldr	r0, [fp, #-24]	; 0xffffffe8
    1990:	ldr	r1, [fp, #-28]	; 0xffffffe4
    1994:	cmp	r0, r1
    1998:	bne	19ac <sfbpf_filter+0x828>
    199c:	ldr	r0, [fp, #-8]
    19a0:	ldrb	r0, [r0, #2]
    19a4:	str	r0, [sp, #8]
    19a8:	b	19b8 <sfbpf_filter+0x834>
    19ac:	ldr	r0, [fp, #-8]
    19b0:	ldrb	r0, [r0, #3]
    19b4:	str	r0, [sp, #8]
    19b8:	ldr	r0, [sp, #8]
    19bc:	ldr	r1, [fp, #-8]
    19c0:	add	r0, r1, r0, lsl #3
    19c4:	str	r0, [fp, #-8]
    19c8:	b	11d8 <sfbpf_filter+0x54>
    19cc:	ldr	r0, [fp, #-24]	; 0xffffffe8
    19d0:	ldr	r1, [fp, #-28]	; 0xffffffe4
    19d4:	and	r0, r0, r1
    19d8:	cmp	r0, #0
    19dc:	beq	19f0 <sfbpf_filter+0x86c>
    19e0:	ldr	r0, [fp, #-8]
    19e4:	ldrb	r0, [r0, #2]
    19e8:	str	r0, [sp, #4]
    19ec:	b	19fc <sfbpf_filter+0x878>
    19f0:	ldr	r0, [fp, #-8]
    19f4:	ldrb	r0, [r0, #3]
    19f8:	str	r0, [sp, #4]
    19fc:	ldr	r0, [sp, #4]
    1a00:	ldr	r1, [fp, #-8]
    1a04:	add	r0, r1, r0, lsl #3
    1a08:	str	r0, [fp, #-8]
    1a0c:	b	11d8 <sfbpf_filter+0x54>
    1a10:	ldr	r0, [fp, #-28]	; 0xffffffe4
    1a14:	ldr	r1, [fp, #-24]	; 0xffffffe8
    1a18:	add	r0, r1, r0
    1a1c:	str	r0, [fp, #-24]	; 0xffffffe8
    1a20:	b	11d8 <sfbpf_filter+0x54>
    1a24:	ldr	r0, [fp, #-28]	; 0xffffffe4
    1a28:	ldr	r1, [fp, #-24]	; 0xffffffe8
    1a2c:	sub	r0, r1, r0
    1a30:	str	r0, [fp, #-24]	; 0xffffffe8
    1a34:	b	11d8 <sfbpf_filter+0x54>
    1a38:	ldr	r0, [fp, #-28]	; 0xffffffe4
    1a3c:	ldr	r1, [fp, #-24]	; 0xffffffe8
    1a40:	mul	r0, r1, r0
    1a44:	str	r0, [fp, #-24]	; 0xffffffe8
    1a48:	b	11d8 <sfbpf_filter+0x54>
    1a4c:	ldr	r0, [fp, #-28]	; 0xffffffe4
    1a50:	cmp	r0, #0
    1a54:	bne	1a64 <sfbpf_filter+0x8e0>
    1a58:	movw	r0, #0
    1a5c:	str	r0, [fp, #-4]
    1a60:	b	1bb4 <sfbpf_filter+0xa30>
    1a64:	ldr	r0, [fp, #-28]	; 0xffffffe4
    1a68:	ldr	r1, [fp, #-24]	; 0xffffffe8
    1a6c:	udiv	r0, r1, r0
    1a70:	str	r0, [fp, #-24]	; 0xffffffe8
    1a74:	b	11d8 <sfbpf_filter+0x54>
    1a78:	ldr	r0, [fp, #-28]	; 0xffffffe4
    1a7c:	ldr	r1, [fp, #-24]	; 0xffffffe8
    1a80:	and	r0, r1, r0
    1a84:	str	r0, [fp, #-24]	; 0xffffffe8
    1a88:	b	11d8 <sfbpf_filter+0x54>
    1a8c:	ldr	r0, [fp, #-28]	; 0xffffffe4
    1a90:	ldr	r1, [fp, #-24]	; 0xffffffe8
    1a94:	orr	r0, r1, r0
    1a98:	str	r0, [fp, #-24]	; 0xffffffe8
    1a9c:	b	11d8 <sfbpf_filter+0x54>
    1aa0:	ldr	r0, [fp, #-28]	; 0xffffffe4
    1aa4:	ldr	r1, [fp, #-24]	; 0xffffffe8
    1aa8:	lsl	r0, r1, r0
    1aac:	str	r0, [fp, #-24]	; 0xffffffe8
    1ab0:	b	11d8 <sfbpf_filter+0x54>
    1ab4:	ldr	r0, [fp, #-28]	; 0xffffffe4
    1ab8:	ldr	r1, [fp, #-24]	; 0xffffffe8
    1abc:	lsr	r0, r1, r0
    1ac0:	str	r0, [fp, #-24]	; 0xffffffe8
    1ac4:	b	11d8 <sfbpf_filter+0x54>
    1ac8:	ldr	r0, [fp, #-8]
    1acc:	ldr	r0, [r0, #4]
    1ad0:	ldr	r1, [fp, #-24]	; 0xffffffe8
    1ad4:	add	r0, r1, r0
    1ad8:	str	r0, [fp, #-24]	; 0xffffffe8
    1adc:	b	11d8 <sfbpf_filter+0x54>
    1ae0:	ldr	r0, [fp, #-8]
    1ae4:	ldr	r0, [r0, #4]
    1ae8:	ldr	r1, [fp, #-24]	; 0xffffffe8
    1aec:	sub	r0, r1, r0
    1af0:	str	r0, [fp, #-24]	; 0xffffffe8
    1af4:	b	11d8 <sfbpf_filter+0x54>
    1af8:	ldr	r0, [fp, #-8]
    1afc:	ldr	r0, [r0, #4]
    1b00:	ldr	r1, [fp, #-24]	; 0xffffffe8
    1b04:	mul	r0, r1, r0
    1b08:	str	r0, [fp, #-24]	; 0xffffffe8
    1b0c:	b	11d8 <sfbpf_filter+0x54>
    1b10:	ldr	r0, [fp, #-8]
    1b14:	ldr	r0, [r0, #4]
    1b18:	ldr	r1, [fp, #-24]	; 0xffffffe8
    1b1c:	udiv	r0, r1, r0
    1b20:	str	r0, [fp, #-24]	; 0xffffffe8
    1b24:	b	11d8 <sfbpf_filter+0x54>
    1b28:	ldr	r0, [fp, #-8]
    1b2c:	ldr	r0, [r0, #4]
    1b30:	ldr	r1, [fp, #-24]	; 0xffffffe8
    1b34:	and	r0, r1, r0
    1b38:	str	r0, [fp, #-24]	; 0xffffffe8
    1b3c:	b	11d8 <sfbpf_filter+0x54>
    1b40:	ldr	r0, [fp, #-8]
    1b44:	ldr	r0, [r0, #4]
    1b48:	ldr	r1, [fp, #-24]	; 0xffffffe8
    1b4c:	orr	r0, r1, r0
    1b50:	str	r0, [fp, #-24]	; 0xffffffe8
    1b54:	b	11d8 <sfbpf_filter+0x54>
    1b58:	ldr	r0, [fp, #-8]
    1b5c:	ldr	r0, [r0, #4]
    1b60:	ldr	r1, [fp, #-24]	; 0xffffffe8
    1b64:	lsl	r0, r1, r0
    1b68:	str	r0, [fp, #-24]	; 0xffffffe8
    1b6c:	b	11d8 <sfbpf_filter+0x54>
    1b70:	ldr	r0, [fp, #-8]
    1b74:	ldr	r0, [r0, #4]
    1b78:	ldr	r1, [fp, #-24]	; 0xffffffe8
    1b7c:	lsr	r0, r1, r0
    1b80:	str	r0, [fp, #-24]	; 0xffffffe8
    1b84:	b	11d8 <sfbpf_filter+0x54>
    1b88:	ldr	r0, [fp, #-24]	; 0xffffffe8
    1b8c:	movw	r1, #0
    1b90:	sub	r0, r1, r0
    1b94:	str	r0, [fp, #-24]	; 0xffffffe8
    1b98:	b	11d8 <sfbpf_filter+0x54>
    1b9c:	ldr	r0, [fp, #-24]	; 0xffffffe8
    1ba0:	str	r0, [fp, #-28]	; 0xffffffe4
    1ba4:	b	11d8 <sfbpf_filter+0x54>
    1ba8:	ldr	r0, [fp, #-28]	; 0xffffffe4
    1bac:	str	r0, [fp, #-24]	; 0xffffffe8
    1bb0:	b	11d8 <sfbpf_filter+0x54>
    1bb4:	ldr	r0, [fp, #-4]
    1bb8:	mov	sp, fp
    1bbc:	pop	{fp, pc}

00001bc0 <sfbpf_validate>:
    1bc0:	sub	sp, sp, #40	; 0x28
    1bc4:	str	r0, [sp, #32]
    1bc8:	str	r1, [sp, #28]
    1bcc:	ldr	r0, [sp, #28]
    1bd0:	cmp	r0, #1
    1bd4:	bge	1be4 <sfbpf_validate+0x24>
    1bd8:	movw	r0, #0
    1bdc:	str	r0, [sp, #36]	; 0x24
    1be0:	b	1f40 <sfbpf_validate+0x380>
    1be4:	movw	r0, #0
    1be8:	str	r0, [sp, #24]
    1bec:	ldr	r0, [sp, #24]
    1bf0:	ldr	r1, [sp, #28]
    1bf4:	cmp	r0, r1
    1bf8:	bcs	1f14 <sfbpf_validate+0x354>
    1bfc:	ldr	r0, [sp, #32]
    1c00:	ldr	r1, [sp, #24]
    1c04:	add	r0, r0, r1, lsl #3
    1c08:	str	r0, [sp, #16]
    1c0c:	ldr	r0, [sp, #16]
    1c10:	ldrh	r0, [r0]
    1c14:	and	r0, r0, #7
    1c18:	cmp	r0, #7
    1c1c:	str	r0, [sp, #12]
    1c20:	bhi	1ef4 <sfbpf_validate+0x334>
    1c24:	add	r0, pc, #8
    1c28:	ldr	r1, [sp, #12]
    1c2c:	ldr	r2, [r0, r1, lsl #2]
    1c30:	add	pc, r0, r2
    1c34:	.word	0x00000020
    1c38:	.word	0x00000020
    1c3c:	.word	0x000000c8
    1c40:	.word	0x000000c8
    1c44:	.word	0x000000e8
    1c48:	.word	0x000001cc
    1c4c:	.word	0x000002b8
    1c50:	.word	0x000002bc
    1c54:	ldr	r0, [sp, #16]
    1c58:	ldrh	r0, [r0]
    1c5c:	and	r0, r0, #224	; 0xe0
    1c60:	cmp	r0, #0
    1c64:	str	r0, [sp, #8]
    1c68:	beq	1cc0 <sfbpf_validate+0x100>
    1c6c:	b	1c70 <sfbpf_validate+0xb0>
    1c70:	ldr	r0, [sp, #8]
    1c74:	cmp	r0, #32
    1c78:	beq	1cc4 <sfbpf_validate+0x104>
    1c7c:	b	1c80 <sfbpf_validate+0xc0>
    1c80:	ldr	r0, [sp, #8]
    1c84:	cmp	r0, #64	; 0x40
    1c88:	beq	1cc4 <sfbpf_validate+0x104>
    1c8c:	b	1c90 <sfbpf_validate+0xd0>
    1c90:	ldr	r0, [sp, #8]
    1c94:	cmp	r0, #96	; 0x60
    1c98:	beq	1cc8 <sfbpf_validate+0x108>
    1c9c:	b	1ca0 <sfbpf_validate+0xe0>
    1ca0:	ldr	r0, [sp, #8]
    1ca4:	cmp	r0, #128	; 0x80
    1ca8:	beq	1ce8 <sfbpf_validate+0x128>
    1cac:	b	1cb0 <sfbpf_validate+0xf0>
    1cb0:	ldr	r0, [sp, #8]
    1cb4:	cmp	r0, #160	; 0xa0
    1cb8:	beq	1cc4 <sfbpf_validate+0x104>
    1cbc:	b	1cec <sfbpf_validate+0x12c>
    1cc0:	b	1cf8 <sfbpf_validate+0x138>
    1cc4:	b	1cf8 <sfbpf_validate+0x138>
    1cc8:	ldr	r0, [sp, #16]
    1ccc:	ldr	r0, [r0, #4]
    1cd0:	cmp	r0, #16
    1cd4:	bcc	1ce4 <sfbpf_validate+0x124>
    1cd8:	movw	r0, #0
    1cdc:	str	r0, [sp, #36]	; 0x24
    1ce0:	b	1f40 <sfbpf_validate+0x380>
    1ce4:	b	1cf8 <sfbpf_validate+0x138>
    1ce8:	b	1cf8 <sfbpf_validate+0x138>
    1cec:	movw	r0, #0
    1cf0:	str	r0, [sp, #36]	; 0x24
    1cf4:	b	1f40 <sfbpf_validate+0x380>
    1cf8:	b	1f00 <sfbpf_validate+0x340>
    1cfc:	ldr	r0, [sp, #16]
    1d00:	ldr	r0, [r0, #4]
    1d04:	cmp	r0, #16
    1d08:	bcc	1d18 <sfbpf_validate+0x158>
    1d0c:	movw	r0, #0
    1d10:	str	r0, [sp, #36]	; 0x24
    1d14:	b	1f40 <sfbpf_validate+0x380>
    1d18:	b	1f00 <sfbpf_validate+0x340>
    1d1c:	ldr	r0, [sp, #16]
    1d20:	ldrh	r0, [r0]
    1d24:	and	r0, r0, #240	; 0xf0
    1d28:	cmp	r0, #0
    1d2c:	str	r0, [sp, #4]
    1d30:	beq	1db8 <sfbpf_validate+0x1f8>
    1d34:	b	1d38 <sfbpf_validate+0x178>
    1d38:	ldr	r0, [sp, #4]
    1d3c:	cmp	r0, #16
    1d40:	beq	1db8 <sfbpf_validate+0x1f8>
    1d44:	b	1d48 <sfbpf_validate+0x188>
    1d48:	ldr	r0, [sp, #4]
    1d4c:	cmp	r0, #32
    1d50:	beq	1db8 <sfbpf_validate+0x1f8>
    1d54:	b	1d58 <sfbpf_validate+0x198>
    1d58:	ldr	r0, [sp, #4]
    1d5c:	cmp	r0, #48	; 0x30
    1d60:	beq	1dbc <sfbpf_validate+0x1fc>
    1d64:	b	1d68 <sfbpf_validate+0x1a8>
    1d68:	ldr	r0, [sp, #4]
    1d6c:	cmp	r0, #64	; 0x40
    1d70:	beq	1db8 <sfbpf_validate+0x1f8>
    1d74:	b	1d78 <sfbpf_validate+0x1b8>
    1d78:	ldr	r0, [sp, #4]
    1d7c:	cmp	r0, #80	; 0x50
    1d80:	beq	1db8 <sfbpf_validate+0x1f8>
    1d84:	b	1d88 <sfbpf_validate+0x1c8>
    1d88:	ldr	r0, [sp, #4]
    1d8c:	cmp	r0, #96	; 0x60
    1d90:	beq	1db8 <sfbpf_validate+0x1f8>
    1d94:	b	1d98 <sfbpf_validate+0x1d8>
    1d98:	ldr	r0, [sp, #4]
    1d9c:	cmp	r0, #112	; 0x70
    1da0:	beq	1db8 <sfbpf_validate+0x1f8>
    1da4:	b	1da8 <sfbpf_validate+0x1e8>
    1da8:	ldr	r0, [sp, #4]
    1dac:	cmp	r0, #128	; 0x80
    1db0:	bne	1df0 <sfbpf_validate+0x230>
    1db4:	b	1db8 <sfbpf_validate+0x1f8>
    1db8:	b	1dfc <sfbpf_validate+0x23c>
    1dbc:	ldr	r0, [sp, #16]
    1dc0:	ldrh	r0, [r0]
    1dc4:	and	r0, r0, #24
    1dc8:	cmp	r0, #0
    1dcc:	bne	1dec <sfbpf_validate+0x22c>
    1dd0:	ldr	r0, [sp, #16]
    1dd4:	ldr	r0, [r0, #4]
    1dd8:	cmp	r0, #0
    1ddc:	bne	1dec <sfbpf_validate+0x22c>
    1de0:	movw	r0, #0
    1de4:	str	r0, [sp, #36]	; 0x24
    1de8:	b	1f40 <sfbpf_validate+0x380>
    1dec:	b	1dfc <sfbpf_validate+0x23c>
    1df0:	movw	r0, #0
    1df4:	str	r0, [sp, #36]	; 0x24
    1df8:	b	1f40 <sfbpf_validate+0x380>
    1dfc:	b	1f00 <sfbpf_validate+0x340>
    1e00:	ldr	r0, [sp, #24]
    1e04:	add	r0, r0, #1
    1e08:	str	r0, [sp, #20]
    1e0c:	ldr	r0, [sp, #16]
    1e10:	ldrh	r0, [r0]
    1e14:	and	r0, r0, #240	; 0xf0
    1e18:	cmp	r0, #0
    1e1c:	str	r0, [sp]
    1e20:	beq	1e68 <sfbpf_validate+0x2a8>
    1e24:	b	1e28 <sfbpf_validate+0x268>
    1e28:	ldr	r0, [sp]
    1e2c:	cmp	r0, #16
    1e30:	beq	1e94 <sfbpf_validate+0x2d4>
    1e34:	b	1e38 <sfbpf_validate+0x278>
    1e38:	ldr	r0, [sp]
    1e3c:	cmp	r0, #32
    1e40:	beq	1e94 <sfbpf_validate+0x2d4>
    1e44:	b	1e48 <sfbpf_validate+0x288>
    1e48:	ldr	r0, [sp]
    1e4c:	cmp	r0, #48	; 0x30
    1e50:	beq	1e94 <sfbpf_validate+0x2d4>
    1e54:	b	1e58 <sfbpf_validate+0x298>
    1e58:	ldr	r0, [sp]
    1e5c:	cmp	r0, #64	; 0x40
    1e60:	beq	1e94 <sfbpf_validate+0x2d4>
    1e64:	b	1edc <sfbpf_validate+0x31c>
    1e68:	ldr	r0, [sp, #20]
    1e6c:	ldr	r1, [sp, #16]
    1e70:	ldr	r1, [r1, #4]
    1e74:	add	r0, r0, r1
    1e78:	ldr	r1, [sp, #28]
    1e7c:	cmp	r0, r1
    1e80:	bcc	1e90 <sfbpf_validate+0x2d0>
    1e84:	movw	r0, #0
    1e88:	str	r0, [sp, #36]	; 0x24
    1e8c:	b	1f40 <sfbpf_validate+0x380>
    1e90:	b	1ee8 <sfbpf_validate+0x328>
    1e94:	ldr	r0, [sp, #20]
    1e98:	ldr	r1, [sp, #16]
    1e9c:	ldrb	r1, [r1, #2]
    1ea0:	add	r0, r0, r1
    1ea4:	ldr	r1, [sp, #28]
    1ea8:	cmp	r0, r1
    1eac:	bcs	1ecc <sfbpf_validate+0x30c>
    1eb0:	ldr	r0, [sp, #20]
    1eb4:	ldr	r1, [sp, #16]
    1eb8:	ldrb	r1, [r1, #3]
    1ebc:	add	r0, r0, r1
    1ec0:	ldr	r1, [sp, #28]
    1ec4:	cmp	r0, r1
    1ec8:	bcc	1ed8 <sfbpf_validate+0x318>
    1ecc:	movw	r0, #0
    1ed0:	str	r0, [sp, #36]	; 0x24
    1ed4:	b	1f40 <sfbpf_validate+0x380>
    1ed8:	b	1ee8 <sfbpf_validate+0x328>
    1edc:	movw	r0, #0
    1ee0:	str	r0, [sp, #36]	; 0x24
    1ee4:	b	1f40 <sfbpf_validate+0x380>
    1ee8:	b	1f00 <sfbpf_validate+0x340>
    1eec:	b	1f00 <sfbpf_validate+0x340>
    1ef0:	b	1f00 <sfbpf_validate+0x340>
    1ef4:	movw	r0, #0
    1ef8:	str	r0, [sp, #36]	; 0x24
    1efc:	b	1f40 <sfbpf_validate+0x380>
    1f00:	b	1f04 <sfbpf_validate+0x344>
    1f04:	ldr	r0, [sp, #24]
    1f08:	add	r0, r0, #1
    1f0c:	str	r0, [sp, #24]
    1f10:	b	1bec <sfbpf_validate+0x2c>
    1f14:	ldr	r0, [sp, #32]
    1f18:	ldr	r1, [sp, #28]
    1f1c:	sub	r1, r1, #1
    1f20:	add	r0, r0, r1, lsl #3
    1f24:	ldrh	r0, [r0]
    1f28:	and	r0, r0, #7
    1f2c:	cmp	r0, #6
    1f30:	movw	r0, #0
    1f34:	moveq	r0, #1
    1f38:	and	r0, r0, #1
    1f3c:	str	r0, [sp, #36]	; 0x24
    1f40:	ldr	r0, [sp, #36]	; 0x24
    1f44:	add	sp, sp, #40	; 0x28
    1f48:	bx	lr

00001f4c <sfbpf_print>:
    1f4c:	push	{fp, lr}
    1f50:	mov	fp, sp
    1f54:	sub	sp, sp, #16
    1f58:	ldr	r2, [pc, #144]	; 1ff0 <sfbpf_print+0xa4>
    1f5c:	add	r2, pc, r2
    1f60:	str	r0, [fp, #-4]
    1f64:	str	r1, [sp, #8]
    1f68:	mov	r0, r2
    1f6c:	bl	e80 <printf@plt>
    1f70:	movw	r1, #0
    1f74:	str	r1, [sp]
    1f78:	ldr	r0, [sp]
    1f7c:	ldr	r1, [fp, #-4]
    1f80:	ldr	r1, [r1]
    1f84:	cmp	r0, r1
    1f88:	bcs	1fe8 <sfbpf_print+0x9c>
    1f8c:	ldr	r0, [pc, #96]	; 1ff4 <sfbpf_print+0xa8>
    1f90:	add	r0, pc, r0
    1f94:	ldr	r1, [fp, #-4]
    1f98:	ldr	r1, [r1, #4]
    1f9c:	ldr	r2, [sp]
    1fa0:	add	r1, r1, r2, lsl #3
    1fa4:	str	r1, [sp, #4]
    1fa8:	ldr	r1, [sp]
    1fac:	bl	e80 <printf@plt>
    1fb0:	ldr	r1, [sp, #8]
    1fb4:	cmp	r1, #0
    1fb8:	beq	1fc8 <sfbpf_print+0x7c>
    1fbc:	ldr	r0, [sp, #4]
    1fc0:	bl	1ff8 <print_instruction>
    1fc4:	b	1fd4 <sfbpf_print+0x88>
    1fc8:	ldr	r0, [sp, #4]
    1fcc:	ldr	r1, [sp]
    1fd0:	bl	2264 <pretty_print_instruction>
    1fd4:	b	1fd8 <sfbpf_print+0x8c>
    1fd8:	ldr	r0, [sp]
    1fdc:	add	r0, r0, #1
    1fe0:	str	r0, [sp]
    1fe4:	b	1f78 <sfbpf_print+0x2c>
    1fe8:	mov	sp, fp
    1fec:	pop	{fp, pc}
    1ff0:	.word	0x00019e24
    1ff4:	.word	0x00019dff

00001ff8 <print_instruction>:
    1ff8:	push	{fp, lr}
    1ffc:	mov	fp, sp
    2000:	sub	sp, sp, #48	; 0x30
    2004:	str	r0, [fp, #-4]
    2008:	ldr	r0, [fp, #-4]
    200c:	ldrh	r0, [r0]
    2010:	and	r1, r0, #7
    2014:	ldr	r0, [pc, #576]	; 225c <print_instruction+0x264>
    2018:	add	r0, pc, r0
    201c:	bl	2348 <get_code_name>
    2020:	ldr	r1, [pc, #568]	; 2260 <print_instruction+0x268>
    2024:	add	r1, pc, r1
    2028:	str	r0, [fp, #-8]
    202c:	mov	r0, r1
    2030:	ldr	r1, [fp, #-8]
    2034:	bl	e80 <printf@plt>
    2038:	ldr	r1, [fp, #-4]
    203c:	ldrh	r1, [r1]
    2040:	and	r1, r1, #7
    2044:	cmp	r1, #7
    2048:	str	r1, [fp, #-12]
    204c:	bhi	21f8 <print_instruction+0x200>
    2050:	add	r0, pc, #8
    2054:	ldr	r1, [fp, #-12]
    2058:	ldr	r2, [r0, r1, lsl #2]
    205c:	add	pc, r0, r2
    2060:	.word	0x00000020
    2064:	.word	0x00000020
    2068:	.word	0x00000198
    206c:	.word	0x00000198
    2070:	.word	0x0000007c
    2074:	.word	0x000000d8
    2078:	.word	0x00000134
    207c:	.word	0x00000168
    2080:	ldr	r0, [pc, #460]	; 2254 <print_instruction+0x25c>
    2084:	add	r0, pc, r0
    2088:	ldr	r1, [fp, #-4]
    208c:	ldrh	r1, [r1]
    2090:	and	r1, r1, #24
    2094:	bl	2348 <get_code_name>
    2098:	ldr	r1, [pc, #432]	; 2250 <print_instruction+0x258>
    209c:	add	r1, pc, r1
    20a0:	ldr	r2, [fp, #-4]
    20a4:	ldrh	r2, [r2]
    20a8:	and	r2, r2, #224	; 0xe0
    20ac:	str	r0, [fp, #-16]
    20b0:	mov	r0, r1
    20b4:	mov	r1, r2
    20b8:	bl	2348 <get_code_name>
    20bc:	ldr	r1, [pc, #392]	; 224c <print_instruction+0x254>
    20c0:	add	r1, pc, r1
    20c4:	str	r0, [fp, #-20]	; 0xffffffec
    20c8:	mov	r0, r1
    20cc:	ldr	r1, [fp, #-16]
    20d0:	ldr	r2, [fp, #-20]	; 0xffffffec
    20d4:	bl	e80 <printf@plt>
    20d8:	b	21f8 <print_instruction+0x200>
    20dc:	ldr	r0, [pc, #356]	; 2248 <print_instruction+0x250>
    20e0:	add	r0, pc, r0
    20e4:	ldr	r1, [fp, #-4]
    20e8:	ldrh	r1, [r1]
    20ec:	and	r1, r1, #240	; 0xf0
    20f0:	bl	2348 <get_code_name>
    20f4:	ldr	r1, [pc, #328]	; 2244 <print_instruction+0x24c>
    20f8:	add	r1, pc, r1
    20fc:	ldr	r2, [fp, #-4]
    2100:	ldrh	r2, [r2]
    2104:	and	r2, r2, #8
    2108:	str	r0, [sp, #24]
    210c:	mov	r0, r1
    2110:	mov	r1, r2
    2114:	bl	2348 <get_code_name>
    2118:	ldr	r1, [pc, #288]	; 2240 <print_instruction+0x248>
    211c:	add	r1, pc, r1
    2120:	str	r0, [sp, #20]
    2124:	mov	r0, r1
    2128:	ldr	r1, [sp, #24]
    212c:	ldr	r2, [sp, #20]
    2130:	bl	e80 <printf@plt>
    2134:	b	21f8 <print_instruction+0x200>
    2138:	ldr	r0, [pc, #252]	; 223c <print_instruction+0x244>
    213c:	add	r0, pc, r0
    2140:	ldr	r1, [fp, #-4]
    2144:	ldrh	r1, [r1]
    2148:	and	r1, r1, #240	; 0xf0
    214c:	bl	2348 <get_code_name>
    2150:	ldr	r1, [pc, #224]	; 2238 <print_instruction+0x240>
    2154:	add	r1, pc, r1
    2158:	ldr	r2, [fp, #-4]
    215c:	ldrh	r2, [r2]
    2160:	and	r2, r2, #8
    2164:	str	r0, [sp, #16]
    2168:	mov	r0, r1
    216c:	mov	r1, r2
    2170:	bl	2348 <get_code_name>
    2174:	ldr	r1, [pc, #184]	; 2234 <print_instruction+0x23c>
    2178:	add	r1, pc, r1
    217c:	str	r0, [sp, #12]
    2180:	mov	r0, r1
    2184:	ldr	r1, [sp, #16]
    2188:	ldr	r2, [sp, #12]
    218c:	bl	e80 <printf@plt>
    2190:	b	21f8 <print_instruction+0x200>
    2194:	ldr	r0, [pc, #148]	; 2230 <print_instruction+0x238>
    2198:	add	r0, pc, r0
    219c:	ldr	r1, [fp, #-4]
    21a0:	ldrh	r1, [r1]
    21a4:	and	r1, r1, #24
    21a8:	bl	2348 <get_code_name>
    21ac:	ldr	r1, [pc, #120]	; 222c <print_instruction+0x234>
    21b0:	add	r1, pc, r1
    21b4:	str	r0, [sp, #8]
    21b8:	mov	r0, r1
    21bc:	ldr	r1, [sp, #8]
    21c0:	bl	e80 <printf@plt>
    21c4:	b	21f8 <print_instruction+0x200>
    21c8:	ldr	r0, [pc, #88]	; 2228 <print_instruction+0x230>
    21cc:	add	r0, pc, r0
    21d0:	ldr	r1, [fp, #-4]
    21d4:	ldrh	r1, [r1]
    21d8:	and	r1, r1, #248	; 0xf8
    21dc:	bl	2348 <get_code_name>
    21e0:	ldr	r1, [pc, #60]	; 2224 <print_instruction+0x22c>
    21e4:	add	r1, pc, r1
    21e8:	str	r0, [sp, #4]
    21ec:	mov	r0, r1
    21f0:	ldr	r1, [sp, #4]
    21f4:	bl	e80 <printf@plt>
    21f8:	ldr	r0, [pc, #88]	; 2258 <print_instruction+0x260>
    21fc:	add	r0, pc, r0
    2200:	ldr	r1, [fp, #-4]
    2204:	ldrb	r1, [r1, #2]
    2208:	ldr	r2, [fp, #-4]
    220c:	ldrb	r2, [r2, #3]
    2210:	ldr	r3, [fp, #-4]
    2214:	ldr	r3, [r3, #4]
    2218:	bl	e80 <printf@plt>
    221c:	mov	sp, fp
    2220:	pop	{fp, pc}
    2224:	.word	0x00019bd9
    2228:	.word	0x00037064
    222c:	.word	0x00019c04
    2230:	.word	0x00037078
    2234:	.word	0x00019c2e
    2238:	.word	0x00037074
    223c:	.word	0x000370a4
    2240:	.word	0x00019c8a
    2244:	.word	0x000370d0
    2248:	.word	0x00037098
    224c:	.word	0x00019cd5
    2250:	.word	0x000370a4
    2254:	.word	0x0003709c
    2258:	.word	0x00019bc8
    225c:	.word	0x000370c0
    2260:	.word	0x00019eed

00002264 <pretty_print_instruction>:
    2264:	push	{fp, lr}
    2268:	mov	fp, sp
    226c:	sub	sp, sp, #16
    2270:	str	r0, [fp, #-4]
    2274:	str	r1, [sp, #8]
    2278:	ldr	r0, [fp, #-4]
    227c:	ldrh	r0, [r0]
    2280:	and	r0, r0, #7
    2284:	cmp	r0, #7
    2288:	str	r0, [sp, #4]
    228c:	bhi	2338 <pretty_print_instruction+0xd4>
    2290:	add	r0, pc, #8
    2294:	ldr	r1, [sp, #4]
    2298:	ldr	r2, [r0, r1, lsl #2]
    229c:	add	pc, r0, r2
    22a0:	.word	0x00000020
    22a4:	.word	0x0000002c
    22a8:	.word	0x00000038
    22ac:	.word	0x00000050
    22b0:	.word	0x00000068
    22b4:	.word	0x00000074
    22b8:	.word	0x00000084
    22bc:	.word	0x00000090
    22c0:	ldr	r0, [fp, #-4]
    22c4:	bl	23d4 <print_ld>
    22c8:	b	2338 <pretty_print_instruction+0xd4>
    22cc:	ldr	r0, [fp, #-4]
    22d0:	bl	253c <print_ldx>
    22d4:	b	2338 <pretty_print_instruction+0xd4>
    22d8:	ldr	r0, [pc, #100]	; 2344 <pretty_print_instruction+0xe0>
    22dc:	add	r0, pc, r0
    22e0:	ldr	r1, [fp, #-4]
    22e4:	ldr	r1, [r1, #4]
    22e8:	bl	e80 <printf@plt>
    22ec:	b	2338 <pretty_print_instruction+0xd4>
    22f0:	ldr	r0, [pc, #72]	; 2340 <pretty_print_instruction+0xdc>
    22f4:	add	r0, pc, r0
    22f8:	ldr	r1, [fp, #-4]
    22fc:	ldr	r1, [r1, #4]
    2300:	bl	e80 <printf@plt>
    2304:	b	2338 <pretty_print_instruction+0xd4>
    2308:	ldr	r0, [fp, #-4]
    230c:	bl	2624 <print_alu>
    2310:	b	2338 <pretty_print_instruction+0xd4>
    2314:	ldr	r0, [fp, #-4]
    2318:	ldr	r1, [sp, #8]
    231c:	bl	282c <print_jmp>
    2320:	b	2338 <pretty_print_instruction+0xd4>
    2324:	ldr	r0, [fp, #-4]
    2328:	bl	29e4 <print_ret>
    232c:	b	2338 <pretty_print_instruction+0xd4>
    2330:	ldr	r0, [fp, #-4]
    2334:	bl	2aac <print_misc>
    2338:	mov	sp, fp
    233c:	pop	{fp, pc}
    2340:	.word	0x00019b80
    2344:	.word	0x00019b87

00002348 <get_code_name>:
    2348:	sub	sp, sp, #16
    234c:	str	r0, [sp, #8]
    2350:	str	r1, [sp, #4]
    2354:	movw	r0, #0
    2358:	str	r0, [sp]
    235c:	ldr	r0, [sp, #8]
    2360:	ldr	r1, [sp]
    2364:	add	r0, r0, r1, lsl #3
    2368:	ldr	r0, [r0, #4]
    236c:	movw	r1, #0
    2370:	cmp	r0, r1
    2374:	beq	23c0 <get_code_name+0x78>
    2378:	ldr	r0, [sp, #4]
    237c:	ldr	r1, [sp, #8]
    2380:	ldr	r2, [sp]
    2384:	add	r1, r1, r2, lsl #3
    2388:	ldr	r1, [r1]
    238c:	cmp	r0, r1
    2390:	bne	23ac <get_code_name+0x64>
    2394:	ldr	r0, [sp, #8]
    2398:	ldr	r1, [sp]
    239c:	add	r0, r0, r1, lsl #3
    23a0:	ldr	r0, [r0, #4]
    23a4:	str	r0, [sp, #12]
    23a8:	b	23c8 <get_code_name+0x80>
    23ac:	b	23b0 <get_code_name+0x68>
    23b0:	ldr	r0, [sp]
    23b4:	add	r0, r0, #1
    23b8:	str	r0, [sp]
    23bc:	b	235c <get_code_name+0x14>
    23c0:	movw	r0, #0
    23c4:	str	r0, [sp, #12]
    23c8:	ldr	r0, [sp, #12]
    23cc:	add	sp, sp, #16
    23d0:	bx	lr

000023d4 <print_ld>:
    23d4:	push	{fp, lr}
    23d8:	mov	fp, sp
    23dc:	sub	sp, sp, #24
    23e0:	str	r0, [fp, #-4]
    23e4:	ldr	r0, [pc, #332]	; 2538 <print_ld+0x164>
    23e8:	add	r0, pc, r0
    23ec:	bl	e80 <printf@plt>
    23f0:	ldr	r1, [fp, #-4]
    23f4:	ldrh	r1, [r1]
    23f8:	and	r1, r1, #224	; 0xe0
    23fc:	cmp	r1, #0
    2400:	str	r1, [fp, #-8]
    2404:	beq	24cc <print_ld+0xf8>
    2408:	b	240c <print_ld+0x38>
    240c:	ldr	r0, [fp, #-8]
    2410:	cmp	r0, #32
    2414:	beq	244c <print_ld+0x78>
    2418:	b	241c <print_ld+0x48>
    241c:	ldr	r0, [fp, #-8]
    2420:	cmp	r0, #64	; 0x40
    2424:	beq	2484 <print_ld+0xb0>
    2428:	b	242c <print_ld+0x58>
    242c:	ldr	r0, [fp, #-8]
    2430:	cmp	r0, #96	; 0x60
    2434:	beq	24e4 <print_ld+0x110>
    2438:	b	243c <print_ld+0x68>
    243c:	ldr	r0, [fp, #-8]
    2440:	cmp	r0, #128	; 0x80
    2444:	beq	24bc <print_ld+0xe8>
    2448:	b	24fc <print_ld+0x128>
    244c:	ldr	r0, [fp, #-4]
    2450:	ldr	r1, [r0, #4]
    2454:	ldr	r0, [fp, #-4]
    2458:	ldrh	r0, [r0]
    245c:	str	r1, [sp, #12]
    2460:	bl	2b48 <get_size>
    2464:	ldr	r1, [pc, #192]	; 252c <print_ld+0x158>
    2468:	add	r1, pc, r1
    246c:	str	r0, [sp, #8]
    2470:	mov	r0, r1
    2474:	ldr	r1, [sp, #12]
    2478:	ldr	r2, [sp, #8]
    247c:	bl	e80 <printf@plt>
    2480:	b	2508 <print_ld+0x134>
    2484:	ldr	r0, [fp, #-4]
    2488:	ldr	r1, [r0, #4]
    248c:	ldr	r0, [fp, #-4]
    2490:	ldrh	r0, [r0]
    2494:	str	r1, [sp, #4]
    2498:	bl	2b48 <get_size>
    249c:	ldr	r1, [pc, #132]	; 2528 <print_ld+0x154>
    24a0:	add	r1, pc, r1
    24a4:	str	r0, [sp]
    24a8:	mov	r0, r1
    24ac:	ldr	r1, [sp, #4]
    24b0:	ldr	r2, [sp]
    24b4:	bl	e80 <printf@plt>
    24b8:	b	2508 <print_ld+0x134>
    24bc:	ldr	r0, [pc, #96]	; 2524 <print_ld+0x150>
    24c0:	add	r0, pc, r0
    24c4:	bl	e80 <printf@plt>
    24c8:	b	2508 <print_ld+0x134>
    24cc:	ldr	r0, [pc, #76]	; 2520 <print_ld+0x14c>
    24d0:	add	r0, pc, r0
    24d4:	ldr	r1, [fp, #-4]
    24d8:	ldr	r1, [r1, #4]
    24dc:	bl	e80 <printf@plt>
    24e0:	b	2508 <print_ld+0x134>
    24e4:	ldr	r0, [pc, #48]	; 251c <print_ld+0x148>
    24e8:	add	r0, pc, r0
    24ec:	ldr	r1, [fp, #-4]
    24f0:	ldr	r1, [r1, #4]
    24f4:	bl	e80 <printf@plt>
    24f8:	b	2508 <print_ld+0x134>
    24fc:	ldr	r0, [pc, #44]	; 2530 <print_ld+0x15c>
    2500:	add	r0, pc, r0
    2504:	bl	e80 <printf@plt>
    2508:	ldr	r0, [pc, #36]	; 2534 <print_ld+0x160>
    250c:	add	r0, pc, r0
    2510:	bl	e80 <printf@plt>
    2514:	mov	sp, fp
    2518:	pop	{fp, pc}
    251c:	.word	0x000199c0
    2520:	.word	0x0001a5f9
    2524:	.word	0x000199e4
    2528:	.word	0x000199f9
    252c:	.word	0x00019a28
    2530:	.word	0x000199ae
    2534:	.word	0x000199eb
    2538:	.word	0x00019a9d

0000253c <print_ldx>:
    253c:	push	{fp, lr}
    2540:	mov	fp, sp
    2544:	sub	sp, sp, #8
    2548:	str	r0, [sp, #4]
    254c:	ldr	r0, [pc, #204]	; 2620 <print_ldx+0xe4>
    2550:	add	r0, pc, r0
    2554:	bl	e80 <printf@plt>
    2558:	ldr	r1, [sp, #4]
    255c:	ldrh	r1, [r1]
    2560:	and	r1, r1, #224	; 0xe0
    2564:	cmp	r1, #0
    2568:	str	r1, [sp]
    256c:	beq	25b4 <print_ldx+0x78>
    2570:	b	2574 <print_ldx+0x38>
    2574:	ldr	r0, [sp]
    2578:	cmp	r0, #96	; 0x60
    257c:	beq	25cc <print_ldx+0x90>
    2580:	b	2584 <print_ldx+0x48>
    2584:	ldr	r0, [sp]
    2588:	cmp	r0, #128	; 0x80
    258c:	beq	25a4 <print_ldx+0x68>
    2590:	b	2594 <print_ldx+0x58>
    2594:	ldr	r0, [sp]
    2598:	cmp	r0, #160	; 0xa0
    259c:	beq	25e4 <print_ldx+0xa8>
    25a0:	b	25f8 <print_ldx+0xbc>
    25a4:	ldr	r0, [pc, #108]	; 2618 <print_ldx+0xdc>
    25a8:	add	r0, pc, r0
    25ac:	bl	e80 <printf@plt>
    25b0:	b	25f8 <print_ldx+0xbc>
    25b4:	ldr	r0, [pc, #88]	; 2614 <print_ldx+0xd8>
    25b8:	add	r0, pc, r0
    25bc:	ldr	r1, [sp, #4]
    25c0:	ldr	r1, [r1, #4]
    25c4:	bl	e80 <printf@plt>
    25c8:	b	25f8 <print_ldx+0xbc>
    25cc:	ldr	r0, [pc, #60]	; 2610 <print_ldx+0xd4>
    25d0:	add	r0, pc, r0
    25d4:	ldr	r1, [sp, #4]
    25d8:	ldr	r1, [r1, #4]
    25dc:	bl	e80 <printf@plt>
    25e0:	b	25f8 <print_ldx+0xbc>
    25e4:	ldr	r0, [pc, #32]	; 260c <print_ldx+0xd0>
    25e8:	add	r0, pc, r0
    25ec:	ldr	r1, [sp, #4]
    25f0:	ldr	r1, [r1, #4]
    25f4:	bl	e80 <printf@plt>
    25f8:	ldr	r0, [pc, #28]	; 261c <print_ldx+0xe0>
    25fc:	add	r0, pc, r0
    2600:	bl	e80 <printf@plt>
    2604:	mov	sp, fp
    2608:	pop	{fp, pc}
    260c:	.word	0x000198d5
    2610:	.word	0x000198d8
    2614:	.word	0x0001a511
    2618:	.word	0x000198fc
    261c:	.word	0x000198fb
    2620:	.word	0x00019962

00002624 <print_alu>:
    2624:	push	{fp, lr}
    2628:	mov	fp, sp
    262c:	sub	sp, sp, #16
    2630:	str	r0, [fp, #-4]
    2634:	ldr	r0, [fp, #-4]
    2638:	ldrh	r0, [r0]
    263c:	and	r0, r0, #240	; 0xf0
    2640:	cmp	r0, #0
    2644:	str	r0, [sp, #4]
    2648:	beq	26d0 <print_alu+0xac>
    264c:	b	2650 <print_alu+0x2c>
    2650:	ldr	r0, [sp, #4]
    2654:	cmp	r0, #16
    2658:	beq	26e0 <print_alu+0xbc>
    265c:	b	2660 <print_alu+0x3c>
    2660:	ldr	r0, [sp, #4]
    2664:	cmp	r0, #32
    2668:	beq	26f0 <print_alu+0xcc>
    266c:	b	2670 <print_alu+0x4c>
    2670:	ldr	r0, [sp, #4]
    2674:	cmp	r0, #48	; 0x30
    2678:	beq	2700 <print_alu+0xdc>
    267c:	b	2680 <print_alu+0x5c>
    2680:	ldr	r0, [sp, #4]
    2684:	cmp	r0, #64	; 0x40
    2688:	beq	2710 <print_alu+0xec>
    268c:	b	2690 <print_alu+0x6c>
    2690:	ldr	r0, [sp, #4]
    2694:	cmp	r0, #80	; 0x50
    2698:	beq	2720 <print_alu+0xfc>
    269c:	b	26a0 <print_alu+0x7c>
    26a0:	ldr	r0, [sp, #4]
    26a4:	cmp	r0, #96	; 0x60
    26a8:	beq	2730 <print_alu+0x10c>
    26ac:	b	26b0 <print_alu+0x8c>
    26b0:	ldr	r0, [sp, #4]
    26b4:	cmp	r0, #112	; 0x70
    26b8:	beq	2740 <print_alu+0x11c>
    26bc:	b	26c0 <print_alu+0x9c>
    26c0:	ldr	r0, [sp, #4]
    26c4:	cmp	r0, #128	; 0x80
    26c8:	beq	2750 <print_alu+0x12c>
    26cc:	b	2760 <print_alu+0x13c>
    26d0:	ldr	r0, [pc, #312]	; 2810 <print_alu+0x1ec>
    26d4:	add	r0, pc, r0
    26d8:	str	r0, [sp, #8]
    26dc:	b	276c <print_alu+0x148>
    26e0:	ldr	r0, [pc, #292]	; 280c <print_alu+0x1e8>
    26e4:	add	r0, pc, r0
    26e8:	str	r0, [sp, #8]
    26ec:	b	276c <print_alu+0x148>
    26f0:	ldr	r0, [pc, #272]	; 2808 <print_alu+0x1e4>
    26f4:	add	r0, pc, r0
    26f8:	str	r0, [sp, #8]
    26fc:	b	276c <print_alu+0x148>
    2700:	ldr	r0, [pc, #252]	; 2804 <print_alu+0x1e0>
    2704:	add	r0, pc, r0
    2708:	str	r0, [sp, #8]
    270c:	b	276c <print_alu+0x148>
    2710:	ldr	r0, [pc, #232]	; 2800 <print_alu+0x1dc>
    2714:	add	r0, pc, r0
    2718:	str	r0, [sp, #8]
    271c:	b	276c <print_alu+0x148>
    2720:	ldr	r0, [pc, #212]	; 27fc <print_alu+0x1d8>
    2724:	add	r0, pc, r0
    2728:	str	r0, [sp, #8]
    272c:	b	276c <print_alu+0x148>
    2730:	ldr	r0, [pc, #192]	; 27f8 <print_alu+0x1d4>
    2734:	add	r0, pc, r0
    2738:	str	r0, [sp, #8]
    273c:	b	276c <print_alu+0x148>
    2740:	ldr	r0, [pc, #172]	; 27f4 <print_alu+0x1d0>
    2744:	add	r0, pc, r0
    2748:	str	r0, [sp, #8]
    274c:	b	276c <print_alu+0x148>
    2750:	ldr	r0, [pc, #152]	; 27f0 <print_alu+0x1cc>
    2754:	add	r0, pc, r0
    2758:	bl	e80 <printf@plt>
    275c:	b	27e8 <print_alu+0x1c4>
    2760:	ldr	r0, [pc, #172]	; 2814 <print_alu+0x1f0>
    2764:	add	r0, pc, r0
    2768:	str	r0, [sp, #8]
    276c:	ldr	r1, [sp, #8]
    2770:	ldr	r0, [pc, #176]	; 2828 <print_alu+0x204>
    2774:	add	r0, pc, r0
    2778:	bl	e80 <printf@plt>
    277c:	ldr	r1, [fp, #-4]
    2780:	ldrh	r1, [r1]
    2784:	and	r1, r1, #8
    2788:	cmp	r1, #0
    278c:	str	r1, [sp]
    2790:	beq	27a8 <print_alu+0x184>
    2794:	b	2798 <print_alu+0x174>
    2798:	ldr	r0, [sp]
    279c:	cmp	r0, #8
    27a0:	beq	27c0 <print_alu+0x19c>
    27a4:	b	27d0 <print_alu+0x1ac>
    27a8:	ldr	r0, [pc, #108]	; 281c <print_alu+0x1f8>
    27ac:	add	r0, pc, r0
    27b0:	ldr	r1, [fp, #-4]
    27b4:	ldr	r1, [r1, #4]
    27b8:	bl	e80 <printf@plt>
    27bc:	b	27dc <print_alu+0x1b8>
    27c0:	ldr	r0, [pc, #80]	; 2818 <print_alu+0x1f4>
    27c4:	add	r0, pc, r0
    27c8:	bl	e80 <printf@plt>
    27cc:	b	27dc <print_alu+0x1b8>
    27d0:	ldr	r0, [pc, #72]	; 2820 <print_alu+0x1fc>
    27d4:	add	r0, pc, r0
    27d8:	bl	e80 <printf@plt>
    27dc:	ldr	r0, [pc, #64]	; 2824 <print_alu+0x200>
    27e0:	add	r0, pc, r0
    27e4:	bl	e80 <printf@plt>
    27e8:	mov	sp, fp
    27ec:	pop	{fp, pc}
    27f0:	.word	0x0001978b
    27f4:	.word	0x00019798
    27f8:	.word	0x000197a5
    27fc:	.word	0x000197b3
    2800:	.word	0x000197c1
    2804:	.word	0x000197cf
    2808:	.word	0x000197dd
    280c:	.word	0x000197eb
    2810:	.word	0x000197f9
    2814:	.word	0x0001974a
    2818:	.word	0x00019787
    281c:	.word	0x0001a31d
    2820:	.word	0x000196da
    2824:	.word	0x00019717
    2828:	.word	0x00019774

0000282c <print_jmp>:
    282c:	push	{fp, lr}
    2830:	mov	fp, sp
    2834:	sub	sp, sp, #24
    2838:	str	r0, [fp, #-4]
    283c:	str	r1, [fp, #-8]
    2840:	ldr	r0, [fp, #-4]
    2844:	ldrh	r0, [r0]
    2848:	and	r0, r0, #240	; 0xf0
    284c:	cmp	r0, #0
    2850:	str	r0, [sp, #8]
    2854:	beq	289c <print_jmp+0x70>
    2858:	b	285c <print_jmp+0x30>
    285c:	ldr	r0, [sp, #8]
    2860:	cmp	r0, #16
    2864:	beq	28c0 <print_jmp+0x94>
    2868:	b	286c <print_jmp+0x40>
    286c:	ldr	r0, [sp, #8]
    2870:	cmp	r0, #32
    2874:	beq	28d0 <print_jmp+0xa4>
    2878:	b	287c <print_jmp+0x50>
    287c:	ldr	r0, [sp, #8]
    2880:	cmp	r0, #48	; 0x30
    2884:	beq	28e0 <print_jmp+0xb4>
    2888:	b	288c <print_jmp+0x60>
    288c:	ldr	r0, [sp, #8]
    2890:	cmp	r0, #64	; 0x40
    2894:	beq	28f0 <print_jmp+0xc4>
    2898:	b	2900 <print_jmp+0xd4>
    289c:	ldr	r0, [pc, #292]	; 29c8 <print_jmp+0x19c>
    28a0:	add	r0, pc, r0
    28a4:	ldr	r1, [fp, #-8]
    28a8:	add	r1, r1, #1
    28ac:	ldr	r2, [fp, #-4]
    28b0:	ldr	r2, [r2, #4]
    28b4:	add	r1, r1, r2
    28b8:	bl	e80 <printf@plt>
    28bc:	b	29b0 <print_jmp+0x184>
    28c0:	ldr	r0, [pc, #252]	; 29c4 <print_jmp+0x198>
    28c4:	add	r0, pc, r0
    28c8:	str	r0, [sp, #12]
    28cc:	b	290c <print_jmp+0xe0>
    28d0:	ldr	r0, [pc, #232]	; 29c0 <print_jmp+0x194>
    28d4:	add	r0, pc, r0
    28d8:	str	r0, [sp, #12]
    28dc:	b	290c <print_jmp+0xe0>
    28e0:	ldr	r0, [pc, #212]	; 29bc <print_jmp+0x190>
    28e4:	add	r0, pc, r0
    28e8:	str	r0, [sp, #12]
    28ec:	b	290c <print_jmp+0xe0>
    28f0:	ldr	r0, [pc, #192]	; 29b8 <print_jmp+0x18c>
    28f4:	add	r0, pc, r0
    28f8:	str	r0, [sp, #12]
    28fc:	b	290c <print_jmp+0xe0>
    2900:	ldr	r0, [pc, #196]	; 29cc <print_jmp+0x1a0>
    2904:	add	r0, pc, r0
    2908:	str	r0, [sp, #12]
    290c:	ldr	r1, [sp, #12]
    2910:	ldr	r0, [pc, #200]	; 29e0 <print_jmp+0x1b4>
    2914:	add	r0, pc, r0
    2918:	bl	e80 <printf@plt>
    291c:	ldr	r1, [fp, #-4]
    2920:	ldrh	r1, [r1]
    2924:	and	r1, r1, #8
    2928:	cmp	r1, #0
    292c:	str	r1, [sp, #4]
    2930:	beq	2948 <print_jmp+0x11c>
    2934:	b	2938 <print_jmp+0x10c>
    2938:	ldr	r0, [sp, #4]
    293c:	cmp	r0, #8
    2940:	beq	2960 <print_jmp+0x134>
    2944:	b	2970 <print_jmp+0x144>
    2948:	ldr	r0, [pc, #132]	; 29d4 <print_jmp+0x1a8>
    294c:	add	r0, pc, r0
    2950:	ldr	r1, [fp, #-4]
    2954:	ldr	r1, [r1, #4]
    2958:	bl	e80 <printf@plt>
    295c:	b	297c <print_jmp+0x150>
    2960:	ldr	r0, [pc, #104]	; 29d0 <print_jmp+0x1a4>
    2964:	add	r0, pc, r0
    2968:	bl	e80 <printf@plt>
    296c:	b	297c <print_jmp+0x150>
    2970:	ldr	r0, [pc, #96]	; 29d8 <print_jmp+0x1ac>
    2974:	add	r0, pc, r0
    2978:	bl	e80 <printf@plt>
    297c:	ldr	r0, [pc, #88]	; 29dc <print_jmp+0x1b0>
    2980:	add	r0, pc, r0
    2984:	ldr	r1, [fp, #-8]
    2988:	add	r1, r1, #1
    298c:	ldr	r2, [fp, #-4]
    2990:	ldrb	r2, [r2, #2]
    2994:	add	r1, r1, r2
    2998:	ldr	r2, [fp, #-8]
    299c:	add	r2, r2, #1
    29a0:	ldr	r3, [fp, #-4]
    29a4:	ldrb	r3, [r3, #3]
    29a8:	add	r2, r2, r3
    29ac:	bl	e80 <printf@plt>
    29b0:	mov	sp, fp
    29b4:	pop	{fp, pc}
    29b8:	.word	0x000195e3
    29bc:	.word	0x00019622
    29c0:	.word	0x00019609
    29c4:	.word	0x0001963f
    29c8:	.word	0x00019659
    29cc:	.word	0x000195aa
    29d0:	.word	0x000195e7
    29d4:	.word	0x0001a17d
    29d8:	.word	0x0001953a
    29dc:	.word	0x00019595
    29e0:	.word	0x000195f5

000029e4 <print_ret>:
    29e4:	push	{fp, lr}
    29e8:	mov	fp, sp
    29ec:	sub	sp, sp, #8
    29f0:	str	r0, [sp, #4]
    29f4:	ldr	r0, [pc, #172]	; 2aa8 <print_ret+0xc4>
    29f8:	add	r0, pc, r0
    29fc:	bl	e80 <printf@plt>
    2a00:	ldr	r1, [sp, #4]
    2a04:	ldrh	r1, [r1]
    2a08:	and	r1, r1, #24
    2a0c:	cmp	r1, #0
    2a10:	str	r1, [sp]
    2a14:	beq	2a3c <print_ret+0x58>
    2a18:	b	2a1c <print_ret+0x38>
    2a1c:	ldr	r0, [sp]
    2a20:	cmp	r0, #8
    2a24:	beq	2a54 <print_ret+0x70>
    2a28:	b	2a2c <print_ret+0x48>
    2a2c:	ldr	r0, [sp]
    2a30:	cmp	r0, #16
    2a34:	beq	2a64 <print_ret+0x80>
    2a38:	b	2a74 <print_ret+0x90>
    2a3c:	ldr	r0, [pc, #88]	; 2a9c <print_ret+0xb8>
    2a40:	add	r0, pc, r0
    2a44:	ldr	r1, [sp, #4]
    2a48:	ldr	r1, [r1, #4]
    2a4c:	bl	e80 <printf@plt>
    2a50:	b	2a80 <print_ret+0x9c>
    2a54:	ldr	r0, [pc, #60]	; 2a98 <print_ret+0xb4>
    2a58:	add	r0, pc, r0
    2a5c:	bl	e80 <printf@plt>
    2a60:	b	2a80 <print_ret+0x9c>
    2a64:	ldr	r0, [pc, #40]	; 2a94 <print_ret+0xb0>
    2a68:	add	r0, pc, r0
    2a6c:	bl	e80 <printf@plt>
    2a70:	b	2a80 <print_ret+0x9c>
    2a74:	ldr	r0, [pc, #36]	; 2aa0 <print_ret+0xbc>
    2a78:	add	r0, pc, r0
    2a7c:	bl	e80 <printf@plt>
    2a80:	ldr	r0, [pc, #28]	; 2aa4 <print_ret+0xc0>
    2a84:	add	r0, pc, r0
    2a88:	bl	e80 <printf@plt>
    2a8c:	mov	sp, fp
    2a90:	pop	{fp, pc}
    2a94:	.word	0x000194dc
    2a98:	.word	0x000194f3
    2a9c:	.word	0x0001a089
    2aa0:	.word	0x00019436
    2aa4:	.word	0x000194ad
    2aa8:	.word	0x0001952c

00002aac <print_misc>:
    2aac:	push	{fp, lr}
    2ab0:	mov	fp, sp
    2ab4:	sub	sp, sp, #8
    2ab8:	str	r0, [sp, #4]
    2abc:	ldr	r0, [pc, #128]	; 2b44 <print_misc+0x98>
    2ac0:	add	r0, pc, r0
    2ac4:	bl	e80 <printf@plt>
    2ac8:	ldr	r1, [sp, #4]
    2acc:	ldrh	r1, [r1]
    2ad0:	and	r1, r1, #248	; 0xf8
    2ad4:	cmp	r1, #0
    2ad8:	str	r1, [sp]
    2adc:	beq	2af4 <print_misc+0x48>
    2ae0:	b	2ae4 <print_misc+0x38>
    2ae4:	ldr	r0, [sp]
    2ae8:	cmp	r0, #128	; 0x80
    2aec:	beq	2b04 <print_misc+0x58>
    2af0:	b	2b14 <print_misc+0x68>
    2af4:	ldr	r0, [pc, #60]	; 2b38 <print_misc+0x8c>
    2af8:	add	r0, pc, r0
    2afc:	bl	e80 <printf@plt>
    2b00:	b	2b20 <print_misc+0x74>
    2b04:	ldr	r0, [pc, #40]	; 2b34 <print_misc+0x88>
    2b08:	add	r0, pc, r0
    2b0c:	bl	e80 <printf@plt>
    2b10:	b	2b20 <print_misc+0x74>
    2b14:	ldr	r0, [pc, #32]	; 2b3c <print_misc+0x90>
    2b18:	add	r0, pc, r0
    2b1c:	bl	e80 <printf@plt>
    2b20:	ldr	r0, [pc, #24]	; 2b40 <print_misc+0x94>
    2b24:	add	r0, pc, r0
    2b28:	bl	e80 <printf@plt>
    2b2c:	mov	sp, fp
    2b30:	pop	{fp, pc}
    2b34:	.word	0x0001943e
    2b38:	.word	0x00019447
    2b3c:	.word	0x00019396
    2b40:	.word	0x000193d3
    2b44:	.word	0x00019479

00002b48 <get_size>:
    2b48:	sub	sp, sp, #8
    2b4c:	str	r0, [sp]
    2b50:	ldr	r0, [sp]
    2b54:	and	r0, r0, #24
    2b58:	str	r0, [sp]
    2b5c:	ldr	r0, [sp]
    2b60:	cmp	r0, #0
    2b64:	bne	2b74 <get_size+0x2c>
    2b68:	movw	r0, #4
    2b6c:	str	r0, [sp, #4]
    2b70:	b	2bac <get_size+0x64>
    2b74:	ldr	r0, [sp]
    2b78:	cmp	r0, #8
    2b7c:	bne	2b8c <get_size+0x44>
    2b80:	movw	r0, #2
    2b84:	str	r0, [sp, #4]
    2b88:	b	2bac <get_size+0x64>
    2b8c:	ldr	r0, [sp]
    2b90:	cmp	r0, #16
    2b94:	bne	2ba4 <get_size+0x5c>
    2b98:	movw	r0, #1
    2b9c:	str	r0, [sp, #4]
    2ba0:	b	2bac <get_size+0x64>
    2ba4:	movw	r0, #0
    2ba8:	str	r0, [sp, #4]
    2bac:	ldr	r0, [sp, #4]
    2bb0:	add	sp, sp, #8
    2bb4:	bx	lr

00002bb8 <sf_bpf_error>:
    2bb8:	sub	sp, sp, #12
    2bbc:	push	{fp, lr}
    2bc0:	mov	fp, sp
    2bc4:	sub	sp, sp, #20
    2bc8:	str	r3, [fp, #16]
    2bcc:	str	r2, [fp, #12]
    2bd0:	str	r1, [fp, #8]
    2bd4:	ldr	r1, [pc, #80]	; 2c2c <sf_bpf_error+0x74>
    2bd8:	add	r1, pc, r1
    2bdc:	str	r0, [fp, #-4]
    2be0:	add	r0, fp, #8
    2be4:	str	r0, [fp, #-8]
    2be8:	ldr	r2, [fp, #-4]
    2bec:	ldr	r3, [fp, #-8]
    2bf0:	ldr	r0, [pc, #56]	; 2c30 <sf_bpf_error+0x78>
    2bf4:	add	r0, pc, r0
    2bf8:	mov	ip, #256	; 0x100
    2bfc:	str	r1, [sp, #8]
    2c00:	mov	r1, ip
    2c04:	bl	1000 <vsnprintf@plt>
    2c08:	ldr	r1, [pc, #24]	; 2c28 <sf_bpf_error+0x70>
    2c0c:	add	r1, pc, r1
    2c10:	sub	r2, fp, #8
    2c14:	str	r0, [sp, #4]
    2c18:	mov	r0, r1
    2c1c:	movw	r1, #1
    2c20:	str	r2, [sp]
    2c24:	bl	ea4 <longjmp@plt>
    2c28:	.word	0x0003683c
    2c2c:	.word	0x00036768
    2c30:	.word	0x0003674c

00002c34 <sf_sdup>:
    2c34:	push	{fp, lr}
    2c38:	mov	fp, sp
    2c3c:	sub	sp, sp, #16
    2c40:	str	r0, [fp, #-4]
    2c44:	ldr	r0, [fp, #-4]
    2c48:	bl	f64 <strlen@plt>
    2c4c:	add	r0, r0, #1
    2c50:	str	r0, [sp, #8]
    2c54:	ldr	r0, [sp, #8]
    2c58:	bl	2ca4 <newchunk>
    2c5c:	str	r0, [sp, #4]
    2c60:	ldr	r0, [sp, #4]
    2c64:	ldr	r1, [fp, #-4]
    2c68:	ldr	r2, [sp, #8]
    2c6c:	bl	fb8 <strncpy@plt>
    2c70:	ldr	r1, [sp, #8]
    2c74:	cmp	r1, #0
    2c78:	bgt	2c80 <sf_sdup+0x4c>
    2c7c:	b	2c98 <sf_sdup+0x64>
    2c80:	ldr	r0, [sp, #4]
    2c84:	ldr	r1, [sp, #8]
    2c88:	sub	r1, r1, #1
    2c8c:	add	r0, r0, r1
    2c90:	movw	r1, #0
    2c94:	strb	r1, [r0]
    2c98:	ldr	r0, [sp, #4]
    2c9c:	mov	sp, fp
    2ca0:	pop	{fp, pc}

00002ca4 <newchunk>:
    2ca4:	push	{fp, lr}
    2ca8:	mov	fp, sp
    2cac:	sub	sp, sp, #16
    2cb0:	ldr	r1, [pc, #304]	; 2de8 <newchunk+0x144>
    2cb4:	add	r1, pc, r1
    2cb8:	str	r0, [fp, #-4]
    2cbc:	ldr	r0, [fp, #-4]
    2cc0:	add	r0, r0, #3
    2cc4:	bic	r0, r0, #3
    2cc8:	str	r0, [fp, #-4]
    2ccc:	ldr	r0, [pc, #296]	; 2dfc <newchunk+0x158>
    2cd0:	ldr	r0, [pc, r0]
    2cd4:	ldr	r2, [pc, #292]	; 2e00 <newchunk+0x15c>
    2cd8:	add	r2, pc, r2
    2cdc:	add	r0, r2, r0, lsl #3
    2ce0:	str	r0, [sp, #8]
    2ce4:	ldr	r0, [fp, #-4]
    2ce8:	ldr	r2, [sp, #8]
    2cec:	ldr	r2, [r2]
    2cf0:	cmp	r0, r2
    2cf4:	bls	2db8 <newchunk+0x114>
    2cf8:	ldr	r0, [pc, #236]	; 2dec <newchunk+0x148>
    2cfc:	add	r0, pc, r0
    2d00:	ldr	r1, [sp, #8]
    2d04:	add	r1, r1, #8
    2d08:	str	r1, [sp, #8]
    2d0c:	ldr	r1, [r0]
    2d10:	add	r1, r1, #1
    2d14:	str	r1, [r0]
    2d18:	str	r1, [sp, #4]
    2d1c:	ldr	r0, [sp, #4]
    2d20:	cmp	r0, #16
    2d24:	blt	2d34 <newchunk+0x90>
    2d28:	ldr	r0, [pc, #200]	; 2df8 <newchunk+0x154>
    2d2c:	add	r0, pc, r0
    2d30:	bl	2bb8 <sf_bpf_error>
    2d34:	ldr	r0, [sp, #4]
    2d38:	movw	r1, #1024	; 0x400
    2d3c:	lsl	r0, r1, r0
    2d40:	str	r0, [sp]
    2d44:	ldr	r0, [sp]
    2d48:	bl	f28 <malloc@plt>
    2d4c:	ldr	r1, [sp, #8]
    2d50:	str	r0, [r1, #4]
    2d54:	ldr	r0, [sp, #8]
    2d58:	ldr	r0, [r0, #4]
    2d5c:	movw	r1, #0
    2d60:	cmp	r0, r1
    2d64:	bne	2d74 <newchunk+0xd0>
    2d68:	ldr	r0, [pc, #132]	; 2df4 <newchunk+0x150>
    2d6c:	add	r0, pc, r0
    2d70:	bl	2bb8 <sf_bpf_error>
    2d74:	ldr	r0, [sp, #8]
    2d78:	ldr	r0, [r0, #4]
    2d7c:	ldr	r2, [sp]
    2d80:	movw	r1, #0
    2d84:	and	r1, r1, #255	; 0xff
    2d88:	bl	fac <memset@plt>
    2d8c:	ldr	r0, [sp]
    2d90:	ldr	r1, [sp, #8]
    2d94:	str	r0, [r1]
    2d98:	ldr	r0, [fp, #-4]
    2d9c:	ldr	r1, [sp]
    2da0:	cmp	r0, r1
    2da4:	bls	2db4 <newchunk+0x110>
    2da8:	ldr	r0, [pc, #64]	; 2df0 <newchunk+0x14c>
    2dac:	add	r0, pc, r0
    2db0:	bl	2bb8 <sf_bpf_error>
    2db4:	b	2db8 <newchunk+0x114>
    2db8:	ldr	r0, [fp, #-4]
    2dbc:	ldr	r1, [sp, #8]
    2dc0:	ldr	r2, [r1]
    2dc4:	sub	r0, r2, r0
    2dc8:	str	r0, [r1]
    2dcc:	ldr	r0, [sp, #8]
    2dd0:	ldr	r0, [r0, #4]
    2dd4:	ldr	r1, [sp, #8]
    2dd8:	ldr	r1, [r1]
    2ddc:	add	r0, r0, r1
    2de0:	mov	sp, fp
    2de4:	pop	{fp, pc}
    2de8:	.word	0x0003697c
    2dec:	.word	0x000369b4
    2df0:	.word	0x00019cd6
    2df4:	.word	0x00019d16
    2df8:	.word	0x00019d56
    2dfc:	.word	0x000369e0
    2e00:	.word	0x00036958

00002e04 <sfbpf_compile>:
    2e04:	push	{r4, r5, r6, sl, fp, lr}
    2e08:	add	fp, sp, #16
    2e0c:	sub	sp, sp, #40	; 0x28
    2e10:	ldr	ip, [fp, #12]
    2e14:	ldr	lr, [fp, #8]
    2e18:	ldr	r4, [pc, #588]	; 306c <sfbpf_compile+0x268>
    2e1c:	add	r4, pc, r4
    2e20:	ldr	r5, [pc, #584]	; 3070 <sfbpf_compile+0x26c>
    2e24:	ldr	r5, [pc, r5]
    2e28:	ldr	r6, [pc, #580]	; 3074 <sfbpf_compile+0x270>
    2e2c:	add	r6, pc, r6
    2e30:	str	r0, [fp, #-24]	; 0xffffffe8
    2e34:	str	r1, [sp, #28]
    2e38:	str	r2, [sp, #24]
    2e3c:	str	r3, [sp, #20]
    2e40:	ldr	r0, [sp, #20]
    2e44:	str	r0, [sp, #16]
    2e48:	movw	r0, #0
    2e4c:	str	r0, [r6]
    2e50:	str	r0, [r5]
    2e54:	str	r0, [r4]
    2e58:	str	ip, [sp, #8]
    2e5c:	str	lr, [sp, #4]
    2e60:	bl	30c4 <init_regs>
    2e64:	ldr	r0, [pc, #508]	; 3068 <sfbpf_compile+0x264>
    2e68:	add	r0, pc, r0
    2e6c:	bl	eb0 <_setjmp@plt>
    2e70:	cmp	r0, #0
    2e74:	beq	2ec4 <sfbpf_compile+0xc0>
    2e78:	ldr	r0, [pc, #568]	; 30b8 <sfbpf_compile+0x2b4>
    2e7c:	add	r0, pc, r0
    2e80:	ldr	r0, [r0]
    2e84:	movw	r1, #0
    2e88:	cmp	r0, r1
    2e8c:	beq	2eb0 <sfbpf_compile+0xac>
    2e90:	ldr	r0, [pc, #552]	; 30c0 <sfbpf_compile+0x2bc>
    2e94:	add	r0, pc, r0
    2e98:	ldr	r0, [r0]
    2e9c:	bl	100c <freeaddrinfo@plt>
    2ea0:	ldr	r0, [pc, #532]	; 30bc <sfbpf_compile+0x2b8>
    2ea4:	add	r0, pc, r0
    2ea8:	movw	r1, #0
    2eac:	str	r1, [r0]
    2eb0:	bl	1bca0 <sf_lex_cleanup>
    2eb4:	bl	3100 <freechunks>
    2eb8:	mvn	r0, #0
    2ebc:	str	r0, [fp, #-20]	; 0xffffffec
    2ec0:	b	305c <sfbpf_compile+0x258>
    2ec4:	ldr	r0, [pc, #428]	; 3078 <sfbpf_compile+0x274>
    2ec8:	add	r0, pc, r0
    2ecc:	ldr	r1, [pc, #424]	; 307c <sfbpf_compile+0x278>
    2ed0:	add	r1, pc, r1
    2ed4:	ldr	r2, [fp, #12]
    2ed8:	str	r2, [r1]
    2edc:	ldr	r1, [fp, #-24]	; 0xffffffe8
    2ee0:	str	r1, [r0]
    2ee4:	ldr	r0, [r0]
    2ee8:	cmp	r0, #0
    2eec:	bne	2f14 <sfbpf_compile+0x110>
    2ef0:	ldr	r0, [pc, #440]	; 30b0 <sfbpf_compile+0x2ac>
    2ef4:	add	r0, pc, r0
    2ef8:	ldr	r1, [pc, #436]	; 30b4 <sfbpf_compile+0x2b0>
    2efc:	add	r2, pc, r1
    2f00:	movw	r1, #256	; 0x100
    2f04:	bl	fa0 <snprintf@plt>
    2f08:	mvn	r1, #0
    2f0c:	str	r1, [fp, #-20]	; 0xffffffec
    2f10:	b	305c <sfbpf_compile+0x258>
    2f14:	ldr	r0, [sp, #16]
    2f18:	movw	r1, #0
    2f1c:	cmp	r0, r1
    2f20:	beq	2f30 <sfbpf_compile+0x12c>
    2f24:	ldr	r0, [sp, #16]
    2f28:	str	r0, [sp]
    2f2c:	b	2f40 <sfbpf_compile+0x13c>
    2f30:	ldr	r0, [pc, #328]	; 3080 <sfbpf_compile+0x27c>
    2f34:	add	r0, pc, r0
    2f38:	str	r0, [sp]
    2f3c:	b	2f40 <sfbpf_compile+0x13c>
    2f40:	ldr	r0, [sp]
    2f44:	bl	1bc70 <sf_lex_init>
    2f48:	ldr	r0, [sp, #28]
    2f4c:	bl	31c4 <init_linktype>
    2f50:	bl	162b4 <sfbpf_parse>
    2f54:	ldr	r1, [pc, #296]	; 3084 <sfbpf_compile+0x280>
    2f58:	ldr	r1, [pc, r1]
    2f5c:	ldr	r1, [r1]
    2f60:	cmp	r1, #0
    2f64:	beq	2f6c <sfbpf_compile+0x168>
    2f68:	bl	4ab0 <syntax>
    2f6c:	ldr	r0, [pc, #276]	; 3088 <sfbpf_compile+0x284>
    2f70:	add	r0, pc, r0
    2f74:	ldr	r0, [r0]
    2f78:	movw	r1, #0
    2f7c:	cmp	r0, r1
    2f80:	bne	2fa0 <sfbpf_compile+0x19c>
    2f84:	ldr	r0, [pc, #260]	; 3090 <sfbpf_compile+0x28c>
    2f88:	add	r0, pc, r0
    2f8c:	ldr	r0, [r0]
    2f90:	bl	4ac8 <gen_retblk>
    2f94:	ldr	r1, [pc, #240]	; 308c <sfbpf_compile+0x288>
    2f98:	add	r1, pc, r1
    2f9c:	str	r0, [r1]
    2fa0:	ldr	r0, [fp, #8]
    2fa4:	cmp	r0, #0
    2fa8:	beq	3024 <sfbpf_compile+0x220>
    2fac:	ldr	r0, [pc, #224]	; 3094 <sfbpf_compile+0x290>
    2fb0:	add	r0, pc, r0
    2fb4:	ldr	r0, [r0]
    2fb8:	cmp	r0, #0
    2fbc:	bne	3024 <sfbpf_compile+0x220>
    2fc0:	ldr	r0, [pc, #212]	; 309c <sfbpf_compile+0x298>
    2fc4:	add	r0, pc, r0
    2fc8:	bl	10e78 <sf_bpf_optimize>
    2fcc:	ldr	r0, [pc, #196]	; 3098 <sfbpf_compile+0x294>
    2fd0:	add	r0, pc, r0
    2fd4:	ldr	r0, [r0]
    2fd8:	movw	r1, #0
    2fdc:	cmp	r0, r1
    2fe0:	beq	3014 <sfbpf_compile+0x210>
    2fe4:	ldr	r0, [pc, #180]	; 30a0 <sfbpf_compile+0x29c>
    2fe8:	add	r0, pc, r0
    2fec:	ldr	r0, [r0]
    2ff0:	ldr	r0, [r0, #8]
    2ff4:	cmp	r0, #6
    2ff8:	bne	3020 <sfbpf_compile+0x21c>
    2ffc:	ldr	r0, [pc, #160]	; 30a4 <sfbpf_compile+0x2a0>
    3000:	add	r0, pc, r0
    3004:	ldr	r0, [r0]
    3008:	ldr	r0, [r0, #20]
    300c:	cmp	r0, #0
    3010:	bne	3020 <sfbpf_compile+0x21c>
    3014:	ldr	r0, [pc, #140]	; 30a8 <sfbpf_compile+0x2a4>
    3018:	add	r0, pc, r0
    301c:	bl	2bb8 <sf_bpf_error>
    3020:	b	3024 <sfbpf_compile+0x220>
    3024:	ldr	r0, [pc, #128]	; 30ac <sfbpf_compile+0x2a8>
    3028:	add	r0, pc, r0
    302c:	ldr	r0, [r0]
    3030:	add	r1, sp, #12
    3034:	bl	11938 <sf_icode_to_fcode>
    3038:	ldr	r1, [sp, #24]
    303c:	str	r0, [r1, #4]
    3040:	ldr	r0, [sp, #12]
    3044:	ldr	r1, [sp, #24]
    3048:	str	r0, [r1]
    304c:	bl	1bca0 <sf_lex_cleanup>
    3050:	bl	3100 <freechunks>
    3054:	movw	r0, #0
    3058:	str	r0, [fp, #-20]	; 0xffffffec
    305c:	ldr	r0, [fp, #-20]	; 0xffffffec
    3060:	sub	sp, fp, #16
    3064:	pop	{r4, r5, r6, sl, fp, pc}
    3068:	.word	0x000365e0
    306c:	.word	0x000367b4
    3070:	.word	0x00036298
    3074:	.word	0x00036d28
    3078:	.word	0x00036714
    307c:	.word	0x00036708
    3080:	.word	0x00018fc4
    3084:	.word	0x00036164
    3088:	.word	0x00036660
    308c:	.word	0x00036638
    3090:	.word	0x00036654
    3094:	.word	0x00036ba4
    3098:	.word	0x00036600
    309c:	.word	0x0003660c
    30a0:	.word	0x000365e8
    30a4:	.word	0x000365d0
    30a8:	.word	0x00018f56
    30ac:	.word	0x000365a8
    30b0:	.word	0x0003644c
    30b4:	.word	0x00019051
    30b8:	.word	0x00036758
    30bc:	.word	0x00036730
    30c0:	.word	0x00036740

000030c4 <init_regs>:
    30c4:	push	{fp, lr}
    30c8:	mov	fp, sp
    30cc:	ldr	r0, [pc, #36]	; 30f8 <init_regs+0x34>
    30d0:	add	r0, pc, r0
    30d4:	ldr	r1, [pc, #32]	; 30fc <init_regs+0x38>
    30d8:	add	r1, pc, r1
    30dc:	movw	r2, #0
    30e0:	str	r2, [r1]
    30e4:	movw	r1, #0
    30e8:	and	r1, r1, #255	; 0xff
    30ec:	movw	r2, #64	; 0x40
    30f0:	bl	fac <memset@plt>
    30f4:	pop	{fp, pc}
    30f8:	.word	0x000365f4
    30fc:	.word	0x000365e8

00003100 <freechunks>:
    3100:	push	{fp, lr}
    3104:	mov	fp, sp
    3108:	sub	sp, sp, #16
    310c:	ldr	r0, [pc, #156]	; 31b0 <freechunks+0xb0>
    3110:	add	r0, pc, r0
    3114:	movw	r1, #0
    3118:	str	r1, [r0]
    311c:	str	r1, [fp, #-4]
    3120:	ldr	r0, [fp, #-4]
    3124:	cmp	r0, #16
    3128:	bge	31a8 <freechunks+0xa8>
    312c:	ldr	r0, [pc, #128]	; 31b4 <freechunks+0xb4>
    3130:	add	r0, pc, r0
    3134:	ldr	r1, [fp, #-4]
    3138:	ldr	r2, [pc, #124]	; 31bc <freechunks+0xbc>
    313c:	add	r2, pc, r2
    3140:	add	r1, r2, r1, lsl #3
    3144:	ldr	r1, [r1, #4]
    3148:	movw	r2, #0
    314c:	cmp	r1, r2
    3150:	beq	3194 <freechunks+0x94>
    3154:	ldr	r0, [pc, #92]	; 31b8 <freechunks+0xb8>
    3158:	add	r0, pc, r0
    315c:	ldr	r1, [fp, #-4]
    3160:	ldr	r2, [pc, #88]	; 31c0 <freechunks+0xc0>
    3164:	add	r2, pc, r2
    3168:	add	r1, r2, r1, lsl #3
    316c:	ldr	r1, [r1, #4]
    3170:	str	r0, [sp, #8]
    3174:	mov	r0, r1
    3178:	str	r2, [sp, #4]
    317c:	bl	ebc <free@plt>
    3180:	ldr	r0, [fp, #-4]
    3184:	ldr	r1, [sp, #4]
    3188:	add	r0, r1, r0, lsl #3
    318c:	movw	r2, #0
    3190:	str	r2, [r0, #4]
    3194:	b	3198 <freechunks+0x98>
    3198:	ldr	r0, [fp, #-4]
    319c:	add	r0, r0, #1
    31a0:	str	r0, [fp, #-4]
    31a4:	b	3120 <freechunks+0x20>
    31a8:	mov	sp, fp
    31ac:	pop	{fp, pc}
    31b0:	.word	0x000365a0
    31b4:	.word	0x00036500
    31b8:	.word	0x000364d8
    31bc:	.word	0x000364f4
    31c0:	.word	0x000364cc

000031c4 <init_linktype>:
    31c4:	push	{r4, r5, r6, r7, r8, sl, fp, lr}
    31c8:	add	fp, sp, #24
    31cc:	sub	sp, sp, #8
    31d0:	str	r0, [sp, #4]
    31d4:	ldr	r0, [sp, #4]
    31d8:	ldr	r1, [pc, #4012]	; 418c <init_linktype+0xfc8>
    31dc:	add	r1, pc, r1
    31e0:	str	r0, [r1]
    31e4:	ldr	r0, [pc, #4004]	; 4190 <init_linktype+0xfcc>
    31e8:	add	r0, pc, r0
    31ec:	mov	r1, #0
    31f0:	str	r1, [r0]
    31f4:	ldr	r0, [pc, #3992]	; 4194 <init_linktype+0xfd0>
    31f8:	add	r0, pc, r0
    31fc:	str	r1, [r0]
    3200:	ldr	r0, [pc, #3984]	; 4198 <init_linktype+0xfd4>
    3204:	add	r0, pc, r0
    3208:	str	r1, [r0]
    320c:	ldr	r0, [pc, #3976]	; 419c <init_linktype+0xfd8>
    3210:	add	r0, pc, r0
    3214:	mvn	r2, #0
    3218:	str	r2, [r0]
    321c:	ldr	r0, [pc, #3964]	; 41a0 <init_linktype+0xfdc>
    3220:	add	r0, pc, r0
    3224:	str	r2, [r0]
    3228:	ldr	r0, [pc, #4088]	; 4228 <init_linktype+0x1064>
    322c:	add	r0, pc, r0
    3230:	str	r2, [r0]
    3234:	ldr	r0, [pc, #4080]	; 422c <init_linktype+0x1068>
    3238:	add	r0, pc, r0
    323c:	str	r2, [r0]
    3240:	ldr	r0, [pc, #4072]	; 4230 <init_linktype+0x106c>
    3244:	add	r0, pc, r0
    3248:	str	r1, [r0]
    324c:	ldr	r0, [pc, #4064]	; 4234 <init_linktype+0x1070>
    3250:	add	r0, pc, r0
    3254:	str	r2, [r0]
    3258:	ldr	r0, [pc, #4056]	; 4238 <init_linktype+0x1074>
    325c:	add	r0, pc, r0
    3260:	str	r2, [r0]
    3264:	ldr	r0, [pc, #4048]	; 423c <init_linktype+0x1078>
    3268:	add	r0, pc, r0
    326c:	str	r2, [r0]
    3270:	ldr	r0, [pc, #4040]	; 4240 <init_linktype+0x107c>
    3274:	add	r0, pc, r0
    3278:	str	r2, [r0]
    327c:	ldr	r0, [pc, #4088]	; 427c <init_linktype+0x10b8>
    3280:	add	r0, pc, r0
    3284:	str	r2, [r0]
    3288:	ldr	r0, [pc, #4080]	; 4280 <init_linktype+0x10bc>
    328c:	add	r0, pc, r0
    3290:	str	r1, [r0]
    3294:	ldr	r0, [pc, #4072]	; 4284 <init_linktype+0x10c0>
    3298:	add	r0, pc, r0
    329c:	str	r1, [r0]
    32a0:	ldr	r0, [pc, #4064]	; 4288 <init_linktype+0x10c4>
    32a4:	add	r0, pc, r0
    32a8:	str	r1, [r0]
    32ac:	ldr	r0, [pc, #4056]	; 428c <init_linktype+0x10c8>
    32b0:	add	r0, pc, r0
    32b4:	str	r2, [r0]
    32b8:	ldr	r0, [pc, #4048]	; 4290 <init_linktype+0x10cc>
    32bc:	add	r0, pc, r0
    32c0:	str	r2, [r0]
    32c4:	ldr	r0, [pc, #4040]	; 4294 <init_linktype+0x10d0>
    32c8:	add	r0, pc, r0
    32cc:	str	r1, [r0]
    32d0:	ldr	r0, [pc, #4088]	; 42d0 <init_linktype+0x110c>
    32d4:	add	r0, pc, r0
    32d8:	str	r2, [r0]
    32dc:	ldr	r0, [pc, #4080]	; 42d4 <init_linktype+0x1110>
    32e0:	add	r0, pc, r0
    32e4:	str	r2, [r0]
    32e8:	ldr	r0, [pc, #4072]	; 42d8 <init_linktype+0x1114>
    32ec:	ldr	r0, [pc, r0]
    32f0:	cmp	r0, #229	; 0xe5
    32f4:	str	r0, [sp]
    32f8:	bhi	4678 <init_linktype+0x14b4>
    32fc:	add	r0, pc, #8
    3300:	ldr	r1, [sp]
    3304:	ldr	r2, [r0, r1, lsl #2]
    3308:	add	pc, r0, r2
    330c:	.word	0x000004dc
    3310:	.word	0x00000418
    3314:	.word	0x0000136c
    3318:	.word	0x0000136c
    331c:	.word	0x0000136c
    3320:	.word	0x0000136c
    3324:	.word	0x00000654
    3328:	.word	0x00000398
    332c:	.word	0x0000045c
    3330:	.word	0x00000554
    3334:	.word	0x00000614
    3338:	.word	0x0000073c
    333c:	.word	0x0000081c
    3340:	.word	0x0000136c
    3344:	.word	0x0000136c
    3348:	.word	0x0000049c
    334c:	.word	0x000005d4
    3350:	.word	0x0000136c
    3354:	.word	0x0000136c
    3358:	.word	0x0000073c
    335c:	.word	0x0000136c
    3360:	.word	0x0000136c
    3364:	.word	0x0000136c
    3368:	.word	0x0000136c
    336c:	.word	0x0000136c
    3370:	.word	0x0000136c
    3374:	.word	0x0000136c
    3378:	.word	0x0000136c
    337c:	.word	0x0000136c
    3380:	.word	0x0000136c
    3384:	.word	0x0000136c
    3388:	.word	0x0000136c
    338c:	.word	0x0000136c
    3390:	.word	0x0000136c
    3394:	.word	0x0000136c
    3398:	.word	0x0000136c
    339c:	.word	0x0000136c
    33a0:	.word	0x0000136c
    33a4:	.word	0x0000136c
    33a8:	.word	0x0000136c
    33ac:	.word	0x0000136c
    33b0:	.word	0x0000136c
    33b4:	.word	0x0000136c
    33b8:	.word	0x0000136c
    33bc:	.word	0x0000136c
    33c0:	.word	0x0000136c
    33c4:	.word	0x0000136c
    33c8:	.word	0x0000136c
    33cc:	.word	0x0000136c
    33d0:	.word	0x0000136c
    33d4:	.word	0x00000554
    33d8:	.word	0x00000594
    33dc:	.word	0x0000136c
    33e0:	.word	0x0000136c
    33e4:	.word	0x0000136c
    33e8:	.word	0x0000136c
    33ec:	.word	0x0000136c
    33f0:	.word	0x0000136c
    33f4:	.word	0x0000136c
    33f8:	.word	0x0000136c
    33fc:	.word	0x0000136c
    3400:	.word	0x0000136c
    3404:	.word	0x0000136c
    3408:	.word	0x0000136c
    340c:	.word	0x0000136c
    3410:	.word	0x0000136c
    3414:	.word	0x0000136c
    3418:	.word	0x0000136c
    341c:	.word	0x0000136c
    3420:	.word	0x0000136c
    3424:	.word	0x0000136c
    3428:	.word	0x0000136c
    342c:	.word	0x0000136c
    3430:	.word	0x0000136c
    3434:	.word	0x0000136c
    3438:	.word	0x0000136c
    343c:	.word	0x0000136c
    3440:	.word	0x0000136c
    3444:	.word	0x0000136c
    3448:	.word	0x0000136c
    344c:	.word	0x0000136c
    3450:	.word	0x0000136c
    3454:	.word	0x0000136c
    3458:	.word	0x0000136c
    345c:	.word	0x0000136c
    3460:	.word	0x0000136c
    3464:	.word	0x0000136c
    3468:	.word	0x0000136c
    346c:	.word	0x0000136c
    3470:	.word	0x0000136c
    3474:	.word	0x0000136c
    3478:	.word	0x0000136c
    347c:	.word	0x0000136c
    3480:	.word	0x0000136c
    3484:	.word	0x0000136c
    3488:	.word	0x0000136c
    348c:	.word	0x0000136c
    3490:	.word	0x0000136c
    3494:	.word	0x0000136c
    3498:	.word	0x00000a40
    349c:	.word	0x0000136c
    34a0:	.word	0x0000136c
    34a4:	.word	0x0000136c
    34a8:	.word	0x0000136c
    34ac:	.word	0x00000554
    34b0:	.word	0x00000694
    34b4:	.word	0x0000136c
    34b8:	.word	0x00000914
    34bc:	.word	0x000004dc
    34c0:	.word	0x00000518
    34c4:	.word	0x0000136c
    34c8:	.word	0x0000136c
    34cc:	.word	0x0000136c
    34d0:	.word	0x00000858
    34d4:	.word	0x00000898
    34d8:	.word	0x0000136c
    34dc:	.word	0x0000136c
    34e0:	.word	0x0000136c
    34e4:	.word	0x0000136c
    34e8:	.word	0x00000694
    34ec:	.word	0x0000136c
    34f0:	.word	0x0000136c
    34f4:	.word	0x000008d4
    34f8:	.word	0x0000077c
    34fc:	.word	0x0000136c
    3500:	.word	0x0000136c
    3504:	.word	0x0000136c
    3508:	.word	0x00000694
    350c:	.word	0x0000136c
    3510:	.word	0x000003d8
    3514:	.word	0x00000a80
    3518:	.word	0x00000a80
    351c:	.word	0x00000c0c
    3520:	.word	0x00000bc8
    3524:	.word	0x00000a80
    3528:	.word	0x00000b00
    352c:	.word	0x00000c88
    3530:	.word	0x00000ac0
    3534:	.word	0x00000990
    3538:	.word	0x00000dfc
    353c:	.word	0x00000d78
    3540:	.word	0x0000136c
    3544:	.word	0x0000136c
    3548:	.word	0x00000a08
    354c:	.word	0x000009d0
    3550:	.word	0x0000136c
    3554:	.word	0x0000136c
    3558:	.word	0x0000136c
    355c:	.word	0x0000136c
    3560:	.word	0x0000136c
    3564:	.word	0x0000136c
    3568:	.word	0x0000136c
    356c:	.word	0x0000136c
    3570:	.word	0x0000136c
    3574:	.word	0x0000136c
    3578:	.word	0x0000136c
    357c:	.word	0x0000136c
    3580:	.word	0x0000136c
    3584:	.word	0x0000136c
    3588:	.word	0x0000136c
    358c:	.word	0x0000136c
    3590:	.word	0x0000136c
    3594:	.word	0x0000136c
    3598:	.word	0x00000694
    359c:	.word	0x00000c48
    35a0:	.word	0x0000136c
    35a4:	.word	0x00000554
    35a8:	.word	0x00000b40
    35ac:	.word	0x00000b84
    35b0:	.word	0x0000136c
    35b4:	.word	0x0000136c
    35b8:	.word	0x0000136c
    35bc:	.word	0x0000136c
    35c0:	.word	0x0000136c
    35c4:	.word	0x0000136c
    35c8:	.word	0x0000136c
    35cc:	.word	0x0000136c
    35d0:	.word	0x00000f38
    35d4:	.word	0x00000b40
    35d8:	.word	0x00000a80
    35dc:	.word	0x00000a80
    35e0:	.word	0x00000a80
    35e4:	.word	0x00000950
    35e8:	.word	0x00000cc4
    35ec:	.word	0x0000136c
    35f0:	.word	0x0000136c
    35f4:	.word	0x00000f8c
    35f8:	.word	0x00000fd0
    35fc:	.word	0x0000136c
    3600:	.word	0x00001008
    3604:	.word	0x00001040
    3608:	.word	0x00001078
    360c:	.word	0x000006e8
    3610:	.word	0x000010b0
    3614:	.word	0x00000d3c
    3618:	.word	0x000010e8
    361c:	.word	0x00001120
    3620:	.word	0x00000e98
    3624:	.word	0x00001158
    3628:	.word	0x00001190
    362c:	.word	0x00000d00
    3630:	.word	0x000011c8
    3634:	.word	0x00001200
    3638:	.word	0x0000136c
    363c:	.word	0x0000136c
    3640:	.word	0x0000136c
    3644:	.word	0x0000136c
    3648:	.word	0x0000136c
    364c:	.word	0x0000136c
    3650:	.word	0x0000136c
    3654:	.word	0x0000136c
    3658:	.word	0x0000136c
    365c:	.word	0x0000136c
    3660:	.word	0x0000136c
    3664:	.word	0x0000136c
    3668:	.word	0x00001248
    366c:	.word	0x0000136c
    3670:	.word	0x0000136c
    3674:	.word	0x0000136c
    3678:	.word	0x00001280
    367c:	.word	0x000012b8
    3680:	.word	0x0000136c
    3684:	.word	0x0000136c
    3688:	.word	0x0000136c
    368c:	.word	0x0000136c
    3690:	.word	0x0000136c
    3694:	.word	0x00001328
    3698:	.word	0x000012f0
    369c:	.word	0x0000081c
    36a0:	.word	0x0000081c
    36a4:	ldr	r0, [pc, #4076]	; 4698 <init_linktype+0x14d4>
    36a8:	add	r0, pc, r0
    36ac:	ldr	r1, [pc, #4072]	; 469c <init_linktype+0x14d8>
    36b0:	add	r1, pc, r1
    36b4:	ldr	r2, [pc, #4068]	; 46a0 <init_linktype+0x14dc>
    36b8:	add	r2, pc, r2
    36bc:	ldr	r3, [pc, #4064]	; 46a4 <init_linktype+0x14e0>
    36c0:	add	r3, pc, r3
    36c4:	movw	ip, #2
    36c8:	str	ip, [r3]
    36cc:	movw	r3, #6
    36d0:	str	r3, [r2]
    36d4:	movw	r2, #0
    36d8:	str	r2, [r1]
    36dc:	str	r2, [r0]
    36e0:	b	4690 <init_linktype+0x14cc>
    36e4:	ldr	r0, [pc, #4028]	; 46a8 <init_linktype+0x14e4>
    36e8:	add	r0, pc, r0
    36ec:	ldr	r1, [pc, #4024]	; 46ac <init_linktype+0x14e8>
    36f0:	add	r1, pc, r1
    36f4:	ldr	r2, [pc, #4020]	; 46b0 <init_linktype+0x14ec>
    36f8:	add	r2, pc, r2
    36fc:	ldr	r3, [pc, #4016]	; 46b4 <init_linktype+0x14f0>
    3700:	add	r3, pc, r3
    3704:	movw	ip, #4
    3708:	str	ip, [r3]
    370c:	movw	r3, #8
    3710:	str	r3, [r2]
    3714:	movw	r2, #0
    3718:	str	r2, [r1]
    371c:	str	r2, [r0]
    3720:	b	4690 <init_linktype+0x14cc>
    3724:	ldr	r0, [pc, #3980]	; 46b8 <init_linktype+0x14f4>
    3728:	add	r0, pc, r0
    372c:	ldr	r1, [pc, #3976]	; 46bc <init_linktype+0x14f8>
    3730:	add	r1, pc, r1
    3734:	ldr	r2, [pc, #3972]	; 46c0 <init_linktype+0x14fc>
    3738:	add	r2, pc, r2
    373c:	ldr	r3, [pc, #3968]	; 46c4 <init_linktype+0x1500>
    3740:	add	r3, pc, r3
    3744:	movw	ip, #12
    3748:	str	ip, [r3]
    374c:	movw	r3, #14
    3750:	str	r3, [r2]
    3754:	movw	r2, #0
    3758:	str	r2, [r1]
    375c:	movw	r1, #3
    3760:	str	r1, [r0]
    3764:	b	4690 <init_linktype+0x14cc>
    3768:	ldr	r0, [pc, #3928]	; 46c8 <init_linktype+0x1504>
    376c:	add	r0, pc, r0
    3770:	ldr	r1, [pc, #3924]	; 46cc <init_linktype+0x1508>
    3774:	add	r1, pc, r1
    3778:	ldr	r2, [pc, #3920]	; 46d0 <init_linktype+0x150c>
    377c:	add	r2, pc, r2
    3780:	ldr	r3, [pc, #3916]	; 46d4 <init_linktype+0x1510>
    3784:	add	r3, pc, r3
    3788:	mvn	ip, #0
    378c:	str	ip, [r3]
    3790:	movw	r3, #16
    3794:	str	r3, [r2]
    3798:	movw	r2, #0
    379c:	str	r2, [r1]
    37a0:	str	r2, [r0]
    37a4:	b	4690 <init_linktype+0x14cc>
    37a8:	ldr	r0, [pc, #3880]	; 46d8 <init_linktype+0x1514>
    37ac:	add	r0, pc, r0
    37b0:	ldr	r1, [pc, #3876]	; 46dc <init_linktype+0x1518>
    37b4:	add	r1, pc, r1
    37b8:	ldr	r2, [pc, #3872]	; 46e0 <init_linktype+0x151c>
    37bc:	add	r2, pc, r2
    37c0:	ldr	r3, [pc, #3868]	; 46e4 <init_linktype+0x1520>
    37c4:	add	r3, pc, r3
    37c8:	mvn	ip, #0
    37cc:	str	ip, [r3]
    37d0:	movw	r3, #24
    37d4:	str	r3, [r2]
    37d8:	movw	r2, #0
    37dc:	str	r2, [r1]
    37e0:	str	r2, [r0]
    37e4:	b	4690 <init_linktype+0x14cc>
    37e8:	ldr	r0, [pc, #3832]	; 46e8 <init_linktype+0x1524>
    37ec:	add	r0, pc, r0
    37f0:	ldr	r1, [pc, #3828]	; 46ec <init_linktype+0x1528>
    37f4:	add	r1, pc, r1
    37f8:	ldr	r2, [pc, #3824]	; 46f0 <init_linktype+0x152c>
    37fc:	add	r2, pc, r2
    3800:	ldr	r3, [pc, #3820]	; 46f4 <init_linktype+0x1530>
    3804:	add	r3, pc, r3
    3808:	movw	ip, #0
    380c:	str	ip, [r3]
    3810:	movw	r3, #4
    3814:	str	r3, [r2]
    3818:	str	ip, [r1]
    381c:	str	ip, [r0]
    3820:	b	4690 <init_linktype+0x14cc>
    3824:	ldr	r0, [pc, #3788]	; 46f8 <init_linktype+0x1534>
    3828:	add	r0, pc, r0
    382c:	ldr	r1, [pc, #3784]	; 46fc <init_linktype+0x1538>
    3830:	add	r1, pc, r1
    3834:	ldr	r2, [pc, #3780]	; 4700 <init_linktype+0x153c>
    3838:	add	r2, pc, r2
    383c:	ldr	r3, [pc, #3776]	; 4704 <init_linktype+0x1540>
    3840:	add	r3, pc, r3
    3844:	movw	ip, #0
    3848:	str	ip, [r3]
    384c:	movw	r3, #12
    3850:	str	r3, [r2]
    3854:	str	ip, [r1]
    3858:	str	ip, [r0]
    385c:	b	4690 <init_linktype+0x14cc>
    3860:	ldr	r0, [pc, #3744]	; 4708 <init_linktype+0x1544>
    3864:	add	r0, pc, r0
    3868:	ldr	r1, [pc, #3740]	; 470c <init_linktype+0x1548>
    386c:	add	r1, pc, r1
    3870:	ldr	r2, [pc, #3736]	; 4710 <init_linktype+0x154c>
    3874:	add	r2, pc, r2
    3878:	ldr	r3, [pc, #3732]	; 4714 <init_linktype+0x1550>
    387c:	add	r3, pc, r3
    3880:	movw	ip, #2
    3884:	str	ip, [r3]
    3888:	movw	r3, #4
    388c:	str	r3, [r2]
    3890:	movw	r2, #0
    3894:	str	r2, [r1]
    3898:	str	r2, [r0]
    389c:	b	4690 <init_linktype+0x14cc>
    38a0:	ldr	r0, [pc, #3696]	; 4718 <init_linktype+0x1554>
    38a4:	add	r0, pc, r0
    38a8:	ldr	r1, [pc, #3692]	; 471c <init_linktype+0x1558>
    38ac:	add	r1, pc, r1
    38b0:	ldr	r2, [pc, #3688]	; 4720 <init_linktype+0x155c>
    38b4:	add	r2, pc, r2
    38b8:	ldr	r3, [pc, #3684]	; 4724 <init_linktype+0x1560>
    38bc:	add	r3, pc, r3
    38c0:	movw	ip, #6
    38c4:	str	ip, [r3]
    38c8:	movw	r3, #8
    38cc:	str	r3, [r2]
    38d0:	movw	r2, #0
    38d4:	str	r2, [r1]
    38d8:	str	r2, [r0]
    38dc:	b	4690 <init_linktype+0x14cc>
    38e0:	ldr	r0, [pc, #3648]	; 4728 <init_linktype+0x1564>
    38e4:	add	r0, pc, r0
    38e8:	ldr	r1, [pc, #3644]	; 472c <init_linktype+0x1568>
    38ec:	add	r1, pc, r1
    38f0:	ldr	r2, [pc, #3640]	; 4730 <init_linktype+0x156c>
    38f4:	add	r2, pc, r2
    38f8:	ldr	r3, [pc, #3636]	; 4734 <init_linktype+0x1570>
    38fc:	add	r3, pc, r3
    3900:	movw	ip, #5
    3904:	str	ip, [r3]
    3908:	movw	r3, #24
    390c:	str	r3, [r2]
    3910:	movw	r2, #0
    3914:	str	r2, [r1]
    3918:	str	r2, [r0]
    391c:	b	4690 <init_linktype+0x14cc>
    3920:	ldr	r0, [pc, #3600]	; 4738 <init_linktype+0x1574>
    3924:	add	r0, pc, r0
    3928:	ldr	r1, [pc, #3596]	; 473c <init_linktype+0x1578>
    392c:	add	r1, pc, r1
    3930:	ldr	r2, [pc, #3592]	; 4740 <init_linktype+0x157c>
    3934:	add	r2, pc, r2
    3938:	ldr	r3, [pc, #3588]	; 4744 <init_linktype+0x1580>
    393c:	add	r3, pc, r3
    3940:	movw	ip, #13
    3944:	str	ip, [r3]
    3948:	str	ip, [r2]
    394c:	movw	r2, #8
    3950:	str	r2, [r1]
    3954:	movw	r1, #3
    3958:	str	r1, [r0]
    395c:	b	4690 <init_linktype+0x14cc>
    3960:	ldr	r0, [pc, #3552]	; 4748 <init_linktype+0x1584>
    3964:	add	r0, pc, r0
    3968:	ldr	r1, [pc, #3548]	; 474c <init_linktype+0x1588>
    396c:	add	r1, pc, r1
    3970:	ldr	r2, [pc, #3544]	; 4750 <init_linktype+0x158c>
    3974:	add	r2, pc, r2
    3978:	ldr	r3, [pc, #3540]	; 4754 <init_linktype+0x1590>
    397c:	add	r3, pc, r3
    3980:	movw	ip, #14
    3984:	str	ip, [r3]
    3988:	str	ip, [r2]
    398c:	movw	r2, #8
    3990:	str	r2, [r1]
    3994:	movw	r1, #3
    3998:	str	r1, [r0]
    399c:	b	4690 <init_linktype+0x14cc>
    39a0:	ldr	r0, [pc, #3504]	; 4758 <init_linktype+0x1594>
    39a4:	add	r0, pc, r0
    39a8:	ldr	r1, [pc, #3500]	; 475c <init_linktype+0x1598>
    39ac:	add	r1, pc, r1
    39b0:	ldr	r2, [pc, #3496]	; 4760 <init_linktype+0x159c>
    39b4:	add	r2, pc, r2
    39b8:	ldr	r3, [pc, #3492]	; 4764 <init_linktype+0x15a0>
    39bc:	add	r3, pc, r3
    39c0:	ldr	ip, [pc, #3488]	; 4768 <init_linktype+0x15a4>
    39c4:	add	ip, pc, ip
    39c8:	movw	lr, #24
    39cc:	str	lr, [ip]
    39d0:	movw	ip, #0
    39d4:	str	ip, [r3]
    39d8:	movw	r3, #1
    39dc:	str	r3, [r2]
    39e0:	movw	r2, #8
    39e4:	str	r2, [r1]
    39e8:	movw	r1, #3
    39ec:	str	r1, [r0]
    39f0:	b	4690 <init_linktype+0x14cc>
    39f4:	ldr	r0, [pc, #3440]	; 476c <init_linktype+0x15a8>
    39f8:	add	r0, pc, r0
    39fc:	ldr	r1, [pc, #3436]	; 4770 <init_linktype+0x15ac>
    3a00:	add	r1, pc, r1
    3a04:	ldr	r2, [pc, #3432]	; 4774 <init_linktype+0x15b0>
    3a08:	add	r2, pc, r2
    3a0c:	ldr	r3, [pc, #3428]	; 4778 <init_linktype+0x15b4>
    3a10:	add	r3, pc, r3
    3a14:	ldr	ip, [pc, #3424]	; 477c <init_linktype+0x15b8>
    3a18:	add	ip, pc, ip
    3a1c:	movw	lr, #24
    3a20:	str	lr, [ip]
    3a24:	movw	ip, #0
    3a28:	str	ip, [r3]
    3a2c:	movw	r3, #1
    3a30:	str	r3, [r2]
    3a34:	movw	r2, #8
    3a38:	str	r2, [r1]
    3a3c:	movw	r1, #3
    3a40:	str	r1, [r0]
    3a44:	b	4690 <init_linktype+0x14cc>
    3a48:	ldr	r0, [pc, #3376]	; 4780 <init_linktype+0x15bc>
    3a4c:	add	r0, pc, r0
    3a50:	ldr	r1, [pc, #3372]	; 4784 <init_linktype+0x15c0>
    3a54:	add	r1, pc, r1
    3a58:	ldr	r2, [pc, #3368]	; 4788 <init_linktype+0x15c4>
    3a5c:	add	r2, pc, r2
    3a60:	ldr	r3, [pc, #3364]	; 478c <init_linktype+0x15c8>
    3a64:	add	r3, pc, r3
    3a68:	movw	ip, #0
    3a6c:	str	ip, [r3]
    3a70:	str	ip, [r2]
    3a74:	movw	r2, #8
    3a78:	str	r2, [r1]
    3a7c:	movw	r1, #3
    3a80:	str	r1, [r0]
    3a84:	b	4690 <init_linktype+0x14cc>
    3a88:	ldr	r0, [pc, #4080]	; 4a80 <init_linktype+0x18bc>
    3a8c:	add	r0, pc, r0
    3a90:	ldr	r1, [pc, #4076]	; 4a84 <init_linktype+0x18c0>
    3a94:	add	r1, pc, r1
    3a98:	ldr	r2, [pc, #4072]	; 4a88 <init_linktype+0x18c4>
    3a9c:	add	r2, pc, r2
    3aa0:	ldr	r3, [pc, #4068]	; 4a8c <init_linktype+0x18c8>
    3aa4:	add	r3, pc, r3
    3aa8:	ldr	ip, [pc, #4064]	; 4a90 <init_linktype+0x18cc>
    3aac:	add	ip, pc, ip
    3ab0:	ldr	lr, [pc, #4060]	; 4a94 <init_linktype+0x18d0>
    3ab4:	add	lr, pc, lr
    3ab8:	ldr	r4, [pc, #4056]	; 4a98 <init_linktype+0x18d4>
    3abc:	add	r4, pc, r4
    3ac0:	ldr	r5, [pc, #4052]	; 4a9c <init_linktype+0x18d8>
    3ac4:	add	r5, pc, r5
    3ac8:	ldr	r6, [pc, #4048]	; 4aa0 <init_linktype+0x18dc>
    3acc:	add	r6, pc, r6
    3ad0:	ldr	r7, [pc, #4044]	; 4aa4 <init_linktype+0x18e0>
    3ad4:	add	r7, pc, r7
    3ad8:	movw	r8, #1
    3adc:	str	r8, [r7]
    3ae0:	str	r8, [r6]
    3ae4:	movw	r6, #2
    3ae8:	str	r6, [r5]
    3aec:	movw	r5, #0
    3af0:	str	r5, [r4]
    3af4:	mvn	r4, #0
    3af8:	str	r4, [lr]
    3afc:	movw	lr, #4
    3b00:	str	lr, [r3]
    3b04:	ldr	lr, [r3]
    3b08:	str	lr, [ip]
    3b0c:	ldr	r3, [r3]
    3b10:	str	r3, [r2]
    3b14:	movw	r2, #8
    3b18:	str	r2, [r1]
    3b1c:	movw	r1, #3
    3b20:	str	r1, [r0]
    3b24:	b	4690 <init_linktype+0x14cc>
    3b28:	ldr	r0, [pc, #3904]	; 4a70 <init_linktype+0x18ac>
    3b2c:	add	r0, pc, r0
    3b30:	ldr	r1, [pc, #3900]	; 4a74 <init_linktype+0x18b0>
    3b34:	add	r1, pc, r1
    3b38:	ldr	r2, [pc, #3896]	; 4a78 <init_linktype+0x18b4>
    3b3c:	add	r2, pc, r2
    3b40:	ldr	r3, [pc, #3892]	; 4a7c <init_linktype+0x18b8>
    3b44:	add	r3, pc, r3
    3b48:	mvn	ip, #0
    3b4c:	str	ip, [r3]
    3b50:	movw	r3, #0
    3b54:	str	r3, [r2]
    3b58:	str	r3, [r1]
    3b5c:	str	r3, [r0]
    3b60:	b	4690 <init_linktype+0x14cc>
    3b64:	ldr	r0, [pc, #3828]	; 4a60 <init_linktype+0x189c>
    3b68:	add	r0, pc, r0
    3b6c:	ldr	r1, [pc, #3824]	; 4a64 <init_linktype+0x18a0>
    3b70:	add	r1, pc, r1
    3b74:	ldr	r2, [pc, #3820]	; 4a68 <init_linktype+0x18a4>
    3b78:	add	r2, pc, r2
    3b7c:	ldr	r3, [pc, #3816]	; 4a6c <init_linktype+0x18a8>
    3b80:	add	r3, pc, r3
    3b84:	movw	ip, #14
    3b88:	str	ip, [r3]
    3b8c:	movw	r3, #16
    3b90:	str	r3, [r2]
    3b94:	movw	r2, #0
    3b98:	str	r2, [r1]
    3b9c:	str	r2, [r0]
    3ba0:	b	4690 <init_linktype+0x14cc>
    3ba4:	ldr	r0, [pc, #3748]	; 4a50 <init_linktype+0x188c>
    3ba8:	add	r0, pc, r0
    3bac:	ldr	r1, [pc, #3744]	; 4a54 <init_linktype+0x1890>
    3bb0:	add	r1, pc, r1
    3bb4:	ldr	r2, [pc, #3740]	; 4a58 <init_linktype+0x1894>
    3bb8:	add	r2, pc, r2
    3bbc:	ldr	r3, [pc, #3736]	; 4a5c <init_linktype+0x1898>
    3bc0:	add	r3, pc, r3
    3bc4:	mvn	ip, #0
    3bc8:	str	ip, [r3]
    3bcc:	movw	r3, #0
    3bd0:	str	r3, [r2]
    3bd4:	str	r3, [r1]
    3bd8:	str	r3, [r0]
    3bdc:	b	4690 <init_linktype+0x14cc>
    3be0:	ldr	r0, [pc, #3672]	; 4a40 <init_linktype+0x187c>
    3be4:	add	r0, pc, r0
    3be8:	ldr	r1, [pc, #3668]	; 4a44 <init_linktype+0x1880>
    3bec:	add	r1, pc, r1
    3bf0:	ldr	r2, [pc, #3664]	; 4a48 <init_linktype+0x1884>
    3bf4:	add	r2, pc, r2
    3bf8:	ldr	r3, [pc, #3660]	; 4a4c <init_linktype+0x1888>
    3bfc:	add	r3, pc, r3
    3c00:	movw	ip, #16
    3c04:	str	ip, [r3]
    3c08:	str	ip, [r2]
    3c0c:	movw	r2, #8
    3c10:	str	r2, [r1]
    3c14:	movw	r1, #3
    3c18:	str	r1, [r0]
    3c1c:	b	4690 <init_linktype+0x14cc>
    3c20:	ldr	r0, [pc, #3592]	; 4a30 <init_linktype+0x186c>
    3c24:	add	r0, pc, r0
    3c28:	ldr	r1, [pc, #3588]	; 4a34 <init_linktype+0x1870>
    3c2c:	add	r1, pc, r1
    3c30:	ldr	r2, [pc, #3584]	; 4a38 <init_linktype+0x1874>
    3c34:	add	r2, pc, r2
    3c38:	ldr	r3, [pc, #3580]	; 4a3c <init_linktype+0x1878>
    3c3c:	add	r3, pc, r3
    3c40:	mvn	ip, #0
    3c44:	str	ip, [r3]
    3c48:	movw	r3, #0
    3c4c:	str	r3, [r2]
    3c50:	str	r3, [r1]
    3c54:	str	r3, [r0]
    3c58:	b	4690 <init_linktype+0x14cc>
    3c5c:	ldr	r0, [pc, #3516]	; 4a20 <init_linktype+0x185c>
    3c60:	add	r0, pc, r0
    3c64:	ldr	r1, [pc, #3512]	; 4a24 <init_linktype+0x1860>
    3c68:	add	r1, pc, r1
    3c6c:	ldr	r2, [pc, #3508]	; 4a28 <init_linktype+0x1864>
    3c70:	add	r2, pc, r2
    3c74:	ldr	r3, [pc, #3504]	; 4a2c <init_linktype+0x1868>
    3c78:	add	r3, pc, r3
    3c7c:	mvn	ip, #0
    3c80:	str	ip, [r3]
    3c84:	movw	r3, #0
    3c88:	str	r3, [r2]
    3c8c:	movw	r2, #4
    3c90:	str	r2, [r1]
    3c94:	str	r3, [r0]
    3c98:	b	4690 <init_linktype+0x14cc>
    3c9c:	ldr	r0, [pc, #3436]	; 4a10 <init_linktype+0x184c>
    3ca0:	add	r0, pc, r0
    3ca4:	ldr	r1, [pc, #3432]	; 4a14 <init_linktype+0x1850>
    3ca8:	add	r1, pc, r1
    3cac:	ldr	r2, [pc, #3428]	; 4a18 <init_linktype+0x1854>
    3cb0:	add	r2, pc, r2
    3cb4:	ldr	r3, [pc, #3424]	; 4a1c <init_linktype+0x1858>
    3cb8:	add	r3, pc, r3
    3cbc:	movw	ip, #16
    3cc0:	str	ip, [r3]
    3cc4:	movw	r3, #18
    3cc8:	str	r3, [r2]
    3ccc:	movw	r2, #0
    3cd0:	str	r2, [r1]
    3cd4:	str	r2, [r0]
    3cd8:	b	4690 <init_linktype+0x14cc>
    3cdc:	ldr	r0, [pc, #3356]	; 4a00 <init_linktype+0x183c>
    3ce0:	add	r0, pc, r0
    3ce4:	ldr	r1, [pc, #3352]	; 4a04 <init_linktype+0x1840>
    3ce8:	add	r1, pc, r1
    3cec:	ldr	r2, [pc, #3348]	; 4a08 <init_linktype+0x1844>
    3cf0:	add	r2, pc, r2
    3cf4:	ldr	r3, [pc, #3344]	; 4a0c <init_linktype+0x1848>
    3cf8:	add	r3, pc, r3
    3cfc:	mvn	ip, #0
    3d00:	str	ip, [r3]
    3d04:	str	ip, [r2]
    3d08:	str	ip, [r1]
    3d0c:	str	ip, [r0]
    3d10:	b	4690 <init_linktype+0x14cc>
    3d14:	ldr	r0, [pc, #3284]	; 49f0 <init_linktype+0x182c>
    3d18:	add	r0, pc, r0
    3d1c:	ldr	r1, [pc, #3280]	; 49f4 <init_linktype+0x1830>
    3d20:	add	r1, pc, r1
    3d24:	ldr	r2, [pc, #3276]	; 49f8 <init_linktype+0x1834>
    3d28:	add	r2, pc, r2
    3d2c:	ldr	r3, [pc, #3272]	; 49fc <init_linktype+0x1838>
    3d30:	add	r3, pc, r3
    3d34:	mvn	ip, #0
    3d38:	str	ip, [r3]
    3d3c:	str	ip, [r2]
    3d40:	str	ip, [r1]
    3d44:	str	ip, [r0]
    3d48:	b	4690 <init_linktype+0x14cc>
    3d4c:	ldr	r0, [pc, #3212]	; 49e0 <init_linktype+0x181c>
    3d50:	add	r0, pc, r0
    3d54:	ldr	r1, [pc, #3208]	; 49e4 <init_linktype+0x1820>
    3d58:	add	r1, pc, r1
    3d5c:	ldr	r2, [pc, #3204]	; 49e8 <init_linktype+0x1824>
    3d60:	add	r2, pc, r2
    3d64:	ldr	r3, [pc, #3200]	; 49ec <init_linktype+0x1828>
    3d68:	add	r3, pc, r3
    3d6c:	movw	ip, #6
    3d70:	str	ip, [r3]
    3d74:	movw	r3, #44	; 0x2c
    3d78:	str	r3, [r2]
    3d7c:	movw	r2, #0
    3d80:	str	r2, [r1]
    3d84:	str	r2, [r0]
    3d88:	b	4690 <init_linktype+0x14cc>
    3d8c:	ldr	r0, [pc, #3132]	; 49d0 <init_linktype+0x180c>
    3d90:	add	r0, pc, r0
    3d94:	ldr	r1, [pc, #3128]	; 49d4 <init_linktype+0x1810>
    3d98:	add	r1, pc, r1
    3d9c:	ldr	r2, [pc, #3124]	; 49d8 <init_linktype+0x1814>
    3da0:	add	r2, pc, r2
    3da4:	ldr	r3, [pc, #3120]	; 49dc <init_linktype+0x1818>
    3da8:	add	r3, pc, r3
    3dac:	movw	ip, #4
    3db0:	str	ip, [r3]
    3db4:	str	ip, [r2]
    3db8:	movw	r2, #0
    3dbc:	str	r2, [r1]
    3dc0:	mvn	r1, #0
    3dc4:	str	r1, [r0]
    3dc8:	b	4690 <init_linktype+0x14cc>
    3dcc:	ldr	r0, [pc, #3052]	; 49c0 <init_linktype+0x17fc>
    3dd0:	add	r0, pc, r0
    3dd4:	ldr	r1, [pc, #3048]	; 49c4 <init_linktype+0x1800>
    3dd8:	add	r1, pc, r1
    3ddc:	ldr	r2, [pc, #3044]	; 49c8 <init_linktype+0x1804>
    3de0:	add	r2, pc, r2
    3de4:	ldr	r3, [pc, #3040]	; 49cc <init_linktype+0x1808>
    3de8:	add	r3, pc, r3
    3dec:	movw	ip, #4
    3df0:	str	ip, [r3]
    3df4:	str	ip, [r2]
    3df8:	movw	r2, #0
    3dfc:	str	r2, [r1]
    3e00:	movw	r1, #10
    3e04:	str	r1, [r0]
    3e08:	b	4690 <init_linktype+0x14cc>
    3e0c:	ldr	r0, [pc, #2972]	; 49b0 <init_linktype+0x17ec>
    3e10:	add	r0, pc, r0
    3e14:	ldr	r1, [pc, #2968]	; 49b4 <init_linktype+0x17f0>
    3e18:	add	r1, pc, r1
    3e1c:	ldr	r2, [pc, #2964]	; 49b8 <init_linktype+0x17f4>
    3e20:	add	r2, pc, r2
    3e24:	ldr	r3, [pc, #2960]	; 49bc <init_linktype+0x17f8>
    3e28:	add	r3, pc, r3
    3e2c:	movw	ip, #8
    3e30:	str	ip, [r3]
    3e34:	str	ip, [r2]
    3e38:	movw	r2, #0
    3e3c:	str	r2, [r1]
    3e40:	movw	r1, #10
    3e44:	str	r1, [r0]
    3e48:	b	4690 <init_linktype+0x14cc>
    3e4c:	ldr	r0, [pc, #2892]	; 49a0 <init_linktype+0x17dc>
    3e50:	add	r0, pc, r0
    3e54:	ldr	r1, [pc, #2888]	; 49a4 <init_linktype+0x17e0>
    3e58:	add	r1, pc, r1
    3e5c:	ldr	r2, [pc, #2884]	; 49a8 <init_linktype+0x17e4>
    3e60:	add	r2, pc, r2
    3e64:	ldr	r3, [pc, #2880]	; 49ac <init_linktype+0x17e8>
    3e68:	add	r3, pc, r3
    3e6c:	movw	ip, #14
    3e70:	str	ip, [r3]
    3e74:	movw	r3, #16
    3e78:	str	r3, [r2]
    3e7c:	movw	r2, #18
    3e80:	str	r2, [r1]
    3e84:	movw	r1, #21
    3e88:	str	r1, [r0]
    3e8c:	b	4690 <init_linktype+0x14cc>
    3e90:	ldr	r0, [pc, #2808]	; 4990 <init_linktype+0x17cc>
    3e94:	add	r0, pc, r0
    3e98:	ldr	r1, [pc, #2804]	; 4994 <init_linktype+0x17d0>
    3e9c:	add	r1, pc, r1
    3ea0:	ldr	r2, [pc, #2800]	; 4998 <init_linktype+0x17d4>
    3ea4:	add	r2, pc, r2
    3ea8:	ldr	r3, [pc, #2796]	; 499c <init_linktype+0x17d8>
    3eac:	add	r3, pc, r3
    3eb0:	movw	ip, #4
    3eb4:	str	ip, [r3]
    3eb8:	movw	r3, #6
    3ebc:	str	r3, [r2]
    3ec0:	movw	r2, #0
    3ec4:	str	r2, [r1]
    3ec8:	mvn	r1, #0
    3ecc:	str	r1, [r0]
    3ed0:	b	4690 <init_linktype+0x14cc>
    3ed4:	ldr	r0, [pc, #2724]	; 4980 <init_linktype+0x17bc>
    3ed8:	add	r0, pc, r0
    3edc:	ldr	r1, [pc, #2720]	; 4984 <init_linktype+0x17c0>
    3ee0:	add	r1, pc, r1
    3ee4:	ldr	r2, [pc, #2716]	; 4988 <init_linktype+0x17c4>
    3ee8:	add	r2, pc, r2
    3eec:	ldr	r3, [pc, #2712]	; 498c <init_linktype+0x17c8>
    3ef0:	add	r3, pc, r3
    3ef4:	movw	ip, #6
    3ef8:	str	ip, [r3]
    3efc:	movw	r3, #12
    3f00:	str	r3, [r2]
    3f04:	movw	r2, #0
    3f08:	str	r2, [r1]
    3f0c:	mvn	r1, #0
    3f10:	str	r1, [r0]
    3f14:	b	4690 <init_linktype+0x14cc>
    3f18:	ldr	r0, [pc, #2640]	; 4970 <init_linktype+0x17ac>
    3f1c:	add	r0, pc, r0
    3f20:	ldr	r1, [pc, #2636]	; 4974 <init_linktype+0x17b0>
    3f24:	add	r1, pc, r1
    3f28:	ldr	r2, [pc, #2632]	; 4978 <init_linktype+0x17b4>
    3f2c:	add	r2, pc, r2
    3f30:	ldr	r3, [pc, #2628]	; 497c <init_linktype+0x17b8>
    3f34:	add	r3, pc, r3
    3f38:	movw	ip, #6
    3f3c:	str	ip, [r3]
    3f40:	mvn	r3, #0
    3f44:	str	r3, [r2]
    3f48:	str	r3, [r1]
    3f4c:	str	r3, [r0]
    3f50:	b	4690 <init_linktype+0x14cc>
    3f54:	ldr	r0, [pc, #2564]	; 4960 <init_linktype+0x179c>
    3f58:	add	r0, pc, r0
    3f5c:	ldr	r1, [pc, #2560]	; 4964 <init_linktype+0x17a0>
    3f60:	add	r1, pc, r1
    3f64:	ldr	r2, [pc, #2556]	; 4968 <init_linktype+0x17a4>
    3f68:	add	r2, pc, r2
    3f6c:	ldr	r3, [pc, #2552]	; 496c <init_linktype+0x17a8>
    3f70:	add	r3, pc, r3
    3f74:	movw	ip, #12
    3f78:	str	ip, [r3]
    3f7c:	str	ip, [r2]
    3f80:	movw	r2, #0
    3f84:	str	r2, [r1]
    3f88:	mvn	r1, #0
    3f8c:	str	r1, [r0]
    3f90:	b	4690 <init_linktype+0x14cc>
    3f94:	ldr	r0, [pc, #2484]	; 4950 <init_linktype+0x178c>
    3f98:	add	r0, pc, r0
    3f9c:	ldr	r1, [pc, #2480]	; 4954 <init_linktype+0x1790>
    3fa0:	add	r1, pc, r1
    3fa4:	ldr	r2, [pc, #2476]	; 4958 <init_linktype+0x1794>
    3fa8:	add	r2, pc, r2
    3fac:	ldr	r3, [pc, #2472]	; 495c <init_linktype+0x1798>
    3fb0:	add	r3, pc, r3
    3fb4:	movw	ip, #12
    3fb8:	str	ip, [r3]
    3fbc:	mvn	r3, #0
    3fc0:	str	r3, [r2]
    3fc4:	str	r3, [r1]
    3fc8:	str	r3, [r0]
    3fcc:	b	4690 <init_linktype+0x14cc>
    3fd0:	ldr	r0, [pc, #2408]	; 4940 <init_linktype+0x177c>
    3fd4:	add	r0, pc, r0
    3fd8:	ldr	r1, [pc, #2404]	; 4944 <init_linktype+0x1780>
    3fdc:	add	r1, pc, r1
    3fe0:	ldr	r2, [pc, #2400]	; 4948 <init_linktype+0x1784>
    3fe4:	add	r2, pc, r2
    3fe8:	ldr	r3, [pc, #2396]	; 494c <init_linktype+0x1788>
    3fec:	add	r3, pc, r3
    3ff0:	movw	ip, #18
    3ff4:	str	ip, [r3]
    3ff8:	mvn	r3, #0
    3ffc:	str	r3, [r2]
    4000:	str	r3, [r1]
    4004:	str	r3, [r0]
    4008:	b	4690 <init_linktype+0x14cc>
    400c:	ldr	r0, [pc, #2332]	; 4930 <init_linktype+0x176c>
    4010:	add	r0, pc, r0
    4014:	ldr	r1, [pc, #2328]	; 4934 <init_linktype+0x1770>
    4018:	add	r1, pc, r1
    401c:	ldr	r2, [pc, #2324]	; 4938 <init_linktype+0x1774>
    4020:	add	r2, pc, r2
    4024:	ldr	r3, [pc, #2320]	; 493c <init_linktype+0x1778>
    4028:	add	r3, pc, r3
    402c:	movw	ip, #18
    4030:	str	ip, [r3]
    4034:	mvn	r3, #0
    4038:	str	r3, [r2]
    403c:	str	r3, [r1]
    4040:	str	r3, [r0]
    4044:	b	4690 <init_linktype+0x14cc>
    4048:	ldr	r0, [pc, #2256]	; 4920 <init_linktype+0x175c>
    404c:	add	r0, pc, r0
    4050:	ldr	r1, [pc, #2252]	; 4924 <init_linktype+0x1760>
    4054:	add	r1, pc, r1
    4058:	ldr	r2, [pc, #2248]	; 4928 <init_linktype+0x1764>
    405c:	add	r2, pc, r2
    4060:	ldr	r3, [pc, #2244]	; 492c <init_linktype+0x1768>
    4064:	add	r3, pc, r3
    4068:	movw	ip, #8
    406c:	str	ip, [r3]
    4070:	mvn	r3, #0
    4074:	str	r3, [r2]
    4078:	str	r3, [r1]
    407c:	str	r3, [r0]
    4080:	b	4690 <init_linktype+0x14cc>
    4084:	ldr	r0, [pc, #2160]	; 48fc <init_linktype+0x1738>
    4088:	add	r0, pc, r0
    408c:	ldr	r1, [pc, #2156]	; 4900 <init_linktype+0x173c>
    4090:	add	r1, pc, r1
    4094:	ldr	r2, [pc, #2152]	; 4904 <init_linktype+0x1740>
    4098:	add	r2, pc, r2
    409c:	ldr	r3, [pc, #2148]	; 4908 <init_linktype+0x1744>
    40a0:	add	r3, pc, r3
    40a4:	ldr	ip, [pc, #2144]	; 490c <init_linktype+0x1748>
    40a8:	add	ip, pc, ip
    40ac:	ldr	lr, [pc, #2140]	; 4910 <init_linktype+0x174c>
    40b0:	add	lr, pc, lr
    40b4:	ldr	r4, [pc, #2136]	; 4914 <init_linktype+0x1750>
    40b8:	add	r4, pc, r4
    40bc:	ldr	r5, [pc, #2132]	; 4918 <init_linktype+0x1754>
    40c0:	add	r5, pc, r5
    40c4:	ldr	r6, [pc, #2128]	; 491c <init_linktype+0x1758>
    40c8:	add	r6, pc, r6
    40cc:	movw	r7, #2
    40d0:	str	r7, [r6]
    40d4:	movw	r6, #3
    40d8:	str	r6, [r5]
    40dc:	movw	r5, #4
    40e0:	str	r5, [r4]
    40e4:	str	r5, [lr]
    40e8:	movw	lr, #7
    40ec:	str	lr, [ip]
    40f0:	mvn	ip, #0
    40f4:	str	ip, [r3]
    40f8:	str	ip, [r2]
    40fc:	str	ip, [r1]
    4100:	str	ip, [r0]
    4104:	b	4690 <init_linktype+0x14cc>
    4108:	ldr	r0, [pc, #1992]	; 48d8 <init_linktype+0x1714>
    410c:	add	r0, pc, r0
    4110:	ldr	r1, [pc, #1988]	; 48dc <init_linktype+0x1718>
    4114:	add	r1, pc, r1
    4118:	ldr	r2, [pc, #1984]	; 48e0 <init_linktype+0x171c>
    411c:	add	r2, pc, r2
    4120:	ldr	r3, [pc, #1980]	; 48e4 <init_linktype+0x1720>
    4124:	add	r3, pc, r3
    4128:	ldr	ip, [pc, #1976]	; 48e8 <init_linktype+0x1724>
    412c:	add	ip, pc, ip
    4130:	ldr	lr, [pc, #1972]	; 48ec <init_linktype+0x1728>
    4134:	add	lr, pc, lr
    4138:	ldr	r4, [pc, #1968]	; 48f0 <init_linktype+0x172c>
    413c:	add	r4, pc, r4
    4140:	ldr	r5, [pc, #1964]	; 48f4 <init_linktype+0x1730>
    4144:	add	r5, pc, r5
    4148:	ldr	r6, [pc, #1960]	; 48f8 <init_linktype+0x1734>
    414c:	add	r6, pc, r6
    4150:	movw	r7, #6
    4154:	str	r7, [r6]
    4158:	movw	r6, #7
    415c:	str	r6, [r5]
    4160:	movw	r5, #8
    4164:	str	r5, [r4]
    4168:	str	r5, [lr]
    416c:	movw	lr, #11
    4170:	str	lr, [ip]
    4174:	mvn	ip, #0
    4178:	str	ip, [r3]
    417c:	str	ip, [r2]
    4180:	str	ip, [r1]
    4184:	str	ip, [r0]
    4188:	b	4690 <init_linktype+0x14cc>
    418c:	.word	0x00036404
    4190:	.word	0x00036414
    4194:	.word	0x00036410
    4198:	.word	0x000363e0
    419c:	.word	0x000363fc
    41a0:	.word	0x000363f0
    41a4:	ldr	r0, [pc, #1800]	; 48b4 <init_linktype+0x16f0>
    41a8:	add	r0, pc, r0
    41ac:	ldr	r1, [pc, #1796]	; 48b8 <init_linktype+0x16f4>
    41b0:	add	r1, pc, r1
    41b4:	ldr	r2, [pc, #1792]	; 48bc <init_linktype+0x16f8>
    41b8:	add	r2, pc, r2
    41bc:	ldr	r3, [pc, #1788]	; 48c0 <init_linktype+0x16fc>
    41c0:	add	r3, pc, r3
    41c4:	ldr	ip, [pc, #1784]	; 48c4 <init_linktype+0x1700>
    41c8:	add	ip, pc, ip
    41cc:	ldr	lr, [pc, #1780]	; 48c8 <init_linktype+0x1704>
    41d0:	add	lr, pc, lr
    41d4:	ldr	r4, [pc, #1776]	; 48cc <init_linktype+0x1708>
    41d8:	add	r4, pc, r4
    41dc:	ldr	r5, [pc, #1772]	; 48d0 <init_linktype+0x170c>
    41e0:	add	r5, pc, r5
    41e4:	ldr	r6, [pc, #1768]	; 48d4 <init_linktype+0x1710>
    41e8:	add	r6, pc, r6
    41ec:	movw	r7, #22
    41f0:	str	r7, [r6]
    41f4:	movw	r6, #23
    41f8:	str	r6, [r5]
    41fc:	movw	r5, #24
    4200:	str	r5, [r4]
    4204:	str	r5, [lr]
    4208:	movw	lr, #27
    420c:	str	lr, [ip]
    4210:	mvn	ip, #0
    4214:	str	ip, [r3]
    4218:	str	ip, [r2]
    421c:	str	ip, [r1]
    4220:	str	ip, [r0]
    4224:	b	4690 <init_linktype+0x14cc>
    4228:	.word	0x000363e8
    422c:	.word	0x000363e0
    4230:	.word	0x000363c0
    4234:	.word	0x000363cc
    4238:	.word	0x000363c4
    423c:	.word	0x000363bc
    4240:	.word	0x000363b4
    4244:	ldr	r0, [pc, #1624]	; 48a4 <init_linktype+0x16e0>
    4248:	add	r0, pc, r0
    424c:	ldr	r1, [pc, #1620]	; 48a8 <init_linktype+0x16e4>
    4250:	add	r1, pc, r1
    4254:	ldr	r2, [pc, #1616]	; 48ac <init_linktype+0x16e8>
    4258:	add	r2, pc, r2
    425c:	ldr	r3, [pc, #1612]	; 48b0 <init_linktype+0x16ec>
    4260:	add	r3, pc, r3
    4264:	mvn	ip, #0
    4268:	str	ip, [r3]
    426c:	str	ip, [r2]
    4270:	str	ip, [r1]
    4274:	str	ip, [r0]
    4278:	b	4690 <init_linktype+0x14cc>
    427c:	.word	0x000363ac
    4280:	.word	0x00036360
    4284:	.word	0x00036358
    4288:	.word	0x00036410
    428c:	.word	0x00035fa8
    4290:	.word	0x00035f98
    4294:	.word	0x00035f88
    4298:	ldr	r0, [pc, #1524]	; 4894 <init_linktype+0x16d0>
    429c:	add	r0, pc, r0
    42a0:	ldr	r1, [pc, #1520]	; 4898 <init_linktype+0x16d4>
    42a4:	add	r1, pc, r1
    42a8:	ldr	r2, [pc, #1516]	; 489c <init_linktype+0x16d8>
    42ac:	add	r2, pc, r2
    42b0:	ldr	r3, [pc, #1512]	; 48a0 <init_linktype+0x16dc>
    42b4:	add	r3, pc, r3
    42b8:	mvn	ip, #0
    42bc:	str	ip, [r3]
    42c0:	str	ip, [r2]
    42c4:	str	ip, [r1]
    42c8:	str	ip, [r0]
    42cc:	b	4690 <init_linktype+0x14cc>
    42d0:	.word	0x000363e4
    42d4:	.word	0x000363dc
    42d8:	.word	0x000362f4
    42dc:	ldr	r0, [pc, #1440]	; 4884 <init_linktype+0x16c0>
    42e0:	add	r0, pc, r0
    42e4:	ldr	r1, [pc, #1436]	; 4888 <init_linktype+0x16c4>
    42e8:	add	r1, pc, r1
    42ec:	ldr	r2, [pc, #1432]	; 488c <init_linktype+0x16c8>
    42f0:	add	r2, pc, r2
    42f4:	ldr	r3, [pc, #1428]	; 4890 <init_linktype+0x16cc>
    42f8:	add	r3, pc, r3
    42fc:	mvn	ip, #0
    4300:	str	ip, [r3]
    4304:	str	ip, [r2]
    4308:	str	ip, [r1]
    430c:	str	ip, [r0]
    4310:	b	4690 <init_linktype+0x14cc>
    4314:	ldr	r0, [pc, #1368]	; 4874 <init_linktype+0x16b0>
    4318:	add	r0, pc, r0
    431c:	ldr	r1, [pc, #1364]	; 4878 <init_linktype+0x16b4>
    4320:	add	r1, pc, r1
    4324:	ldr	r2, [pc, #1360]	; 487c <init_linktype+0x16b8>
    4328:	add	r2, pc, r2
    432c:	ldr	r3, [pc, #1356]	; 4880 <init_linktype+0x16bc>
    4330:	add	r3, pc, r3
    4334:	mvn	ip, #0
    4338:	str	ip, [r3]
    433c:	str	ip, [r2]
    4340:	str	ip, [r1]
    4344:	str	ip, [r0]
    4348:	b	4690 <init_linktype+0x14cc>
    434c:	ldr	r0, [pc, #1296]	; 4864 <init_linktype+0x16a0>
    4350:	add	r0, pc, r0
    4354:	ldr	r1, [pc, #1292]	; 4868 <init_linktype+0x16a4>
    4358:	add	r1, pc, r1
    435c:	ldr	r2, [pc, #1288]	; 486c <init_linktype+0x16a8>
    4360:	add	r2, pc, r2
    4364:	ldr	r3, [pc, #1284]	; 4870 <init_linktype+0x16ac>
    4368:	add	r3, pc, r3
    436c:	mvn	ip, #0
    4370:	str	ip, [r3]
    4374:	str	ip, [r2]
    4378:	str	ip, [r1]
    437c:	str	ip, [r0]
    4380:	b	4690 <init_linktype+0x14cc>
    4384:	ldr	r0, [pc, #1224]	; 4854 <init_linktype+0x1690>
    4388:	add	r0, pc, r0
    438c:	ldr	r1, [pc, #1220]	; 4858 <init_linktype+0x1694>
    4390:	add	r1, pc, r1
    4394:	ldr	r2, [pc, #1216]	; 485c <init_linktype+0x1698>
    4398:	add	r2, pc, r2
    439c:	ldr	r3, [pc, #1212]	; 4860 <init_linktype+0x169c>
    43a0:	add	r3, pc, r3
    43a4:	mvn	ip, #0
    43a8:	str	ip, [r3]
    43ac:	str	ip, [r2]
    43b0:	str	ip, [r1]
    43b4:	str	ip, [r0]
    43b8:	b	4690 <init_linktype+0x14cc>
    43bc:	ldr	r0, [pc, #1152]	; 4844 <init_linktype+0x1680>
    43c0:	add	r0, pc, r0
    43c4:	ldr	r1, [pc, #1148]	; 4848 <init_linktype+0x1684>
    43c8:	add	r1, pc, r1
    43cc:	ldr	r2, [pc, #1144]	; 484c <init_linktype+0x1688>
    43d0:	add	r2, pc, r2
    43d4:	ldr	r3, [pc, #1140]	; 4850 <init_linktype+0x168c>
    43d8:	add	r3, pc, r3
    43dc:	mvn	ip, #0
    43e0:	str	ip, [r3]
    43e4:	str	ip, [r2]
    43e8:	str	ip, [r1]
    43ec:	str	ip, [r0]
    43f0:	b	4690 <init_linktype+0x14cc>
    43f4:	ldr	r0, [pc, #1080]	; 4834 <init_linktype+0x1670>
    43f8:	add	r0, pc, r0
    43fc:	ldr	r1, [pc, #1076]	; 4838 <init_linktype+0x1674>
    4400:	add	r1, pc, r1
    4404:	ldr	r2, [pc, #1072]	; 483c <init_linktype+0x1678>
    4408:	add	r2, pc, r2
    440c:	ldr	r3, [pc, #1068]	; 4840 <init_linktype+0x167c>
    4410:	add	r3, pc, r3
    4414:	mvn	ip, #0
    4418:	str	ip, [r3]
    441c:	str	ip, [r2]
    4420:	str	ip, [r1]
    4424:	str	ip, [r0]
    4428:	b	4690 <init_linktype+0x14cc>
    442c:	ldr	r0, [pc, #1008]	; 4824 <init_linktype+0x1660>
    4430:	add	r0, pc, r0
    4434:	ldr	r1, [pc, #1004]	; 4828 <init_linktype+0x1664>
    4438:	add	r1, pc, r1
    443c:	ldr	r2, [pc, #1000]	; 482c <init_linktype+0x1668>
    4440:	add	r2, pc, r2
    4444:	ldr	r3, [pc, #996]	; 4830 <init_linktype+0x166c>
    4448:	add	r3, pc, r3
    444c:	mvn	ip, #0
    4450:	str	ip, [r3]
    4454:	str	ip, [r2]
    4458:	str	ip, [r1]
    445c:	str	ip, [r0]
    4460:	b	4690 <init_linktype+0x14cc>
    4464:	ldr	r0, [pc, #936]	; 4814 <init_linktype+0x1650>
    4468:	add	r0, pc, r0
    446c:	ldr	r1, [pc, #932]	; 4818 <init_linktype+0x1654>
    4470:	add	r1, pc, r1
    4474:	ldr	r2, [pc, #928]	; 481c <init_linktype+0x1658>
    4478:	add	r2, pc, r2
    447c:	ldr	r3, [pc, #924]	; 4820 <init_linktype+0x165c>
    4480:	add	r3, pc, r3
    4484:	mvn	ip, #0
    4488:	str	ip, [r3]
    448c:	str	ip, [r2]
    4490:	str	ip, [r1]
    4494:	str	ip, [r0]
    4498:	b	4690 <init_linktype+0x14cc>
    449c:	ldr	r0, [pc, #864]	; 4804 <init_linktype+0x1640>
    44a0:	add	r0, pc, r0
    44a4:	ldr	r1, [pc, #860]	; 4808 <init_linktype+0x1644>
    44a8:	add	r1, pc, r1
    44ac:	ldr	r2, [pc, #856]	; 480c <init_linktype+0x1648>
    44b0:	add	r2, pc, r2
    44b4:	ldr	r3, [pc, #852]	; 4810 <init_linktype+0x164c>
    44b8:	add	r3, pc, r3
    44bc:	mvn	ip, #0
    44c0:	str	ip, [r3]
    44c4:	str	ip, [r2]
    44c8:	str	ip, [r1]
    44cc:	str	ip, [r0]
    44d0:	b	4690 <init_linktype+0x14cc>
    44d4:	ldr	r0, [pc, #792]	; 47f4 <init_linktype+0x1630>
    44d8:	add	r0, pc, r0
    44dc:	ldr	r1, [pc, #788]	; 47f8 <init_linktype+0x1634>
    44e0:	add	r1, pc, r1
    44e4:	ldr	r2, [pc, #784]	; 47fc <init_linktype+0x1638>
    44e8:	add	r2, pc, r2
    44ec:	ldr	r3, [pc, #780]	; 4800 <init_linktype+0x163c>
    44f0:	add	r3, pc, r3
    44f4:	mvn	ip, #0
    44f8:	str	ip, [r3]
    44fc:	str	ip, [r2]
    4500:	str	ip, [r1]
    4504:	str	ip, [r0]
    4508:	b	4690 <init_linktype+0x14cc>
    450c:	ldr	r0, [pc, #716]	; 47e0 <init_linktype+0x161c>
    4510:	add	r0, pc, r0
    4514:	ldr	r1, [pc, #712]	; 47e4 <init_linktype+0x1620>
    4518:	add	r1, pc, r1
    451c:	ldr	r2, [pc, #708]	; 47e8 <init_linktype+0x1624>
    4520:	add	r2, pc, r2
    4524:	ldr	r3, [pc, #704]	; 47ec <init_linktype+0x1628>
    4528:	add	r3, pc, r3
    452c:	ldr	ip, [pc, #700]	; 47f0 <init_linktype+0x162c>
    4530:	add	ip, pc, ip
    4534:	mvn	lr, #0
    4538:	str	lr, [ip]
    453c:	str	lr, [r3]
    4540:	str	lr, [r2]
    4544:	str	lr, [r1]
    4548:	movw	r1, #1
    454c:	str	r1, [r0]
    4550:	b	4690 <init_linktype+0x14cc>
    4554:	ldr	r0, [pc, #628]	; 47d0 <init_linktype+0x160c>
    4558:	add	r0, pc, r0
    455c:	ldr	r1, [pc, #624]	; 47d4 <init_linktype+0x1610>
    4560:	add	r1, pc, r1
    4564:	ldr	r2, [pc, #620]	; 47d8 <init_linktype+0x1614>
    4568:	add	r2, pc, r2
    456c:	ldr	r3, [pc, #616]	; 47dc <init_linktype+0x1618>
    4570:	add	r3, pc, r3
    4574:	mvn	ip, #0
    4578:	str	ip, [r3]
    457c:	str	ip, [r2]
    4580:	str	ip, [r1]
    4584:	str	ip, [r0]
    4588:	b	4690 <init_linktype+0x14cc>
    458c:	ldr	r0, [pc, #556]	; 47c0 <init_linktype+0x15fc>
    4590:	add	r0, pc, r0
    4594:	ldr	r1, [pc, #552]	; 47c4 <init_linktype+0x1600>
    4598:	add	r1, pc, r1
    459c:	ldr	r2, [pc, #548]	; 47c8 <init_linktype+0x1604>
    45a0:	add	r2, pc, r2
    45a4:	ldr	r3, [pc, #544]	; 47cc <init_linktype+0x1608>
    45a8:	add	r3, pc, r3
    45ac:	mvn	ip, #0
    45b0:	str	ip, [r3]
    45b4:	str	ip, [r2]
    45b8:	str	ip, [r1]
    45bc:	str	ip, [r0]
    45c0:	b	4690 <init_linktype+0x14cc>
    45c4:	ldr	r0, [pc, #484]	; 47b0 <init_linktype+0x15ec>
    45c8:	add	r0, pc, r0
    45cc:	ldr	r1, [pc, #480]	; 47b4 <init_linktype+0x15f0>
    45d0:	add	r1, pc, r1
    45d4:	ldr	r2, [pc, #476]	; 47b8 <init_linktype+0x15f4>
    45d8:	add	r2, pc, r2
    45dc:	ldr	r3, [pc, #472]	; 47bc <init_linktype+0x15f8>
    45e0:	add	r3, pc, r3
    45e4:	mvn	ip, #0
    45e8:	str	ip, [r3]
    45ec:	str	ip, [r2]
    45f0:	str	ip, [r1]
    45f4:	str	ip, [r0]
    45f8:	b	4690 <init_linktype+0x14cc>
    45fc:	ldr	r0, [pc, #412]	; 47a0 <init_linktype+0x15dc>
    4600:	add	r0, pc, r0
    4604:	ldr	r1, [pc, #408]	; 47a4 <init_linktype+0x15e0>
    4608:	add	r1, pc, r1
    460c:	ldr	r2, [pc, #404]	; 47a8 <init_linktype+0x15e4>
    4610:	add	r2, pc, r2
    4614:	ldr	r3, [pc, #400]	; 47ac <init_linktype+0x15e8>
    4618:	add	r3, pc, r3
    461c:	mvn	ip, #0
    4620:	str	ip, [r3]
    4624:	str	ip, [r2]
    4628:	str	ip, [r1]
    462c:	str	ip, [r0]
    4630:	b	4690 <init_linktype+0x14cc>
    4634:	ldr	r0, [pc, #340]	; 4790 <init_linktype+0x15cc>
    4638:	add	r0, pc, r0
    463c:	ldr	r1, [pc, #336]	; 4794 <init_linktype+0x15d0>
    4640:	add	r1, pc, r1
    4644:	ldr	r2, [pc, #332]	; 4798 <init_linktype+0x15d4>
    4648:	add	r2, pc, r2
    464c:	ldr	r3, [pc, #328]	; 479c <init_linktype+0x15d8>
    4650:	add	r3, pc, r3
    4654:	movw	ip, #1
    4658:	str	ip, [r3]
    465c:	movw	r3, #24
    4660:	str	r3, [r2]
    4664:	movw	r2, #0
    4668:	str	r2, [r1]
    466c:	mvn	r1, #0
    4670:	str	r1, [r0]
    4674:	b	4690 <init_linktype+0x14cc>
    4678:	ldr	r0, [pc, #1064]	; 4aa8 <init_linktype+0x18e4>
    467c:	add	r0, pc, r0
    4680:	ldr	r1, [pc, #1060]	; 4aac <init_linktype+0x18e8>
    4684:	add	r1, pc, r1
    4688:	ldr	r1, [r1]
    468c:	bl	2bb8 <sf_bpf_error>
    4690:	sub	sp, fp, #24
    4694:	pop	{r4, r5, r6, r7, r8, sl, fp, pc}
    4698:	.word	0x00035f58
    469c:	.word	0x00035f44
    46a0:	.word	0x00035f38
    46a4:	.word	0x00035f28
    46a8:	.word	0x00035f18
    46ac:	.word	0x00035f04
    46b0:	.word	0x00035ef8
    46b4:	.word	0x00035ee8
    46b8:	.word	0x00035ed8
    46bc:	.word	0x00035ec4
    46c0:	.word	0x00035eb8
    46c4:	.word	0x00035ea8
    46c8:	.word	0x00035e94
    46cc:	.word	0x00035e80
    46d0:	.word	0x00035e74
    46d4:	.word	0x00035e64
    46d8:	.word	0x00035e54
    46dc:	.word	0x00035e40
    46e0:	.word	0x00035e34
    46e4:	.word	0x00035e24
    46e8:	.word	0x00035e14
    46ec:	.word	0x00035e00
    46f0:	.word	0x00035df4
    46f4:	.word	0x00035de4
    46f8:	.word	0x00035dd8
    46fc:	.word	0x00035dc4
    4700:	.word	0x00035db8
    4704:	.word	0x00035da8
    4708:	.word	0x00035d9c
    470c:	.word	0x00035d88
    4710:	.word	0x00035d7c
    4714:	.word	0x00035d6c
    4718:	.word	0x00035d5c
    471c:	.word	0x00035d48
    4720:	.word	0x00035d3c
    4724:	.word	0x00035d2c
    4728:	.word	0x00035d1c
    472c:	.word	0x00035d08
    4730:	.word	0x00035cfc
    4734:	.word	0x00035cec
    4738:	.word	0x00035cdc
    473c:	.word	0x00035cc8
    4740:	.word	0x00035cbc
    4744:	.word	0x00035cac
    4748:	.word	0x00035c9c
    474c:	.word	0x00035c88
    4750:	.word	0x00035c7c
    4754:	.word	0x00035c6c
    4758:	.word	0x00035c5c
    475c:	.word	0x00035c48
    4760:	.word	0x00035d00
    4764:	.word	0x00035c34
    4768:	.word	0x00035c24
    476c:	.word	0x00035c08
    4770:	.word	0x00035bf4
    4774:	.word	0x00035cac
    4778:	.word	0x00035be0
    477c:	.word	0x00035bd0
    4780:	.word	0x00035bb4
    4784:	.word	0x00035ba0
    4788:	.word	0x00035b94
    478c:	.word	0x00035b84
    4790:	.word	0x00034fc8
    4794:	.word	0x00034fb4
    4798:	.word	0x00034fa8
    479c:	.word	0x00034f98
    47a0:	.word	0x00035000
    47a4:	.word	0x00034fec
    47a8:	.word	0x00034fe0
    47ac:	.word	0x00034fd0
    47b0:	.word	0x00035038
    47b4:	.word	0x00035024
    47b8:	.word	0x00035018
    47bc:	.word	0x00035008
    47c0:	.word	0x00035070
    47c4:	.word	0x0003505c
    47c8:	.word	0x00035050
    47cc:	.word	0x00035040
    47d0:	.word	0x000350a8
    47d4:	.word	0x00035094
    47d8:	.word	0x00035088
    47dc:	.word	0x00035078
    47e0:	.word	0x000350ec
    47e4:	.word	0x000350e8
    47e8:	.word	0x000350d4
    47ec:	.word	0x000350c8
    47f0:	.word	0x000350b8
    47f4:	.word	0x00035128
    47f8:	.word	0x00035114
    47fc:	.word	0x00035108
    4800:	.word	0x000350f8
    4804:	.word	0x00035160
    4808:	.word	0x0003514c
    480c:	.word	0x00035140
    4810:	.word	0x00035130
    4814:	.word	0x00035198
    4818:	.word	0x00035184
    481c:	.word	0x00035178
    4820:	.word	0x00035168
    4824:	.word	0x000351d0
    4828:	.word	0x000351bc
    482c:	.word	0x000351b0
    4830:	.word	0x000351a0
    4834:	.word	0x00035208
    4838:	.word	0x000351f4
    483c:	.word	0x000351e8
    4840:	.word	0x000351d8
    4844:	.word	0x00035240
    4848:	.word	0x0003522c
    484c:	.word	0x00035220
    4850:	.word	0x00035210
    4854:	.word	0x00035278
    4858:	.word	0x00035264
    485c:	.word	0x00035258
    4860:	.word	0x00035248
    4864:	.word	0x000352b0
    4868:	.word	0x0003529c
    486c:	.word	0x00035290
    4870:	.word	0x00035280
    4874:	.word	0x000352e8
    4878:	.word	0x000352d4
    487c:	.word	0x000352c8
    4880:	.word	0x000352b8
    4884:	.word	0x00035320
    4888:	.word	0x0003530c
    488c:	.word	0x00035300
    4890:	.word	0x000352f0
    4894:	.word	0x00035364
    4898:	.word	0x00035350
    489c:	.word	0x00035344
    48a0:	.word	0x00035334
    48a4:	.word	0x000353b8
    48a8:	.word	0x000353a4
    48ac:	.word	0x00035398
    48b0:	.word	0x00035388
    48b4:	.word	0x00035458
    48b8:	.word	0x00035444
    48bc:	.word	0x00035438
    48c0:	.word	0x00035428
    48c4:	.word	0x00035464
    48c8:	.word	0x00035458
    48cc:	.word	0x0003544c
    48d0:	.word	0x00035440
    48d4:	.word	0x00035434
    48d8:	.word	0x000354f4
    48dc:	.word	0x000354e0
    48e0:	.word	0x000354d4
    48e4:	.word	0x000354c4
    48e8:	.word	0x00035500
    48ec:	.word	0x000354f4
    48f0:	.word	0x000354e8
    48f4:	.word	0x000354dc
    48f8:	.word	0x000354d0
    48fc:	.word	0x00035578
    4900:	.word	0x00035564
    4904:	.word	0x00035558
    4908:	.word	0x00035548
    490c:	.word	0x00035584
    4910:	.word	0x00035578
    4914:	.word	0x0003556c
    4918:	.word	0x00035560
    491c:	.word	0x00035554
    4920:	.word	0x000355b4
    4924:	.word	0x000355a0
    4928:	.word	0x00035594
    492c:	.word	0x00035584
    4930:	.word	0x000355f0
    4934:	.word	0x000355dc
    4938:	.word	0x000355d0
    493c:	.word	0x000355c0
    4940:	.word	0x0003562c
    4944:	.word	0x00035618
    4948:	.word	0x0003560c
    494c:	.word	0x000355fc
    4950:	.word	0x00035668
    4954:	.word	0x00035654
    4958:	.word	0x00035648
    495c:	.word	0x00035638
    4960:	.word	0x000356a8
    4964:	.word	0x00035694
    4968:	.word	0x00035688
    496c:	.word	0x00035678
    4970:	.word	0x000356e4
    4974:	.word	0x000356d0
    4978:	.word	0x000356c4
    497c:	.word	0x000356b4
    4980:	.word	0x00035728
    4984:	.word	0x00035714
    4988:	.word	0x00035708
    498c:	.word	0x000356f8
    4990:	.word	0x0003576c
    4994:	.word	0x00035758
    4998:	.word	0x0003574c
    499c:	.word	0x0003573c
    49a0:	.word	0x000357b0
    49a4:	.word	0x0003579c
    49a8:	.word	0x00035788
    49ac:	.word	0x00035788
    49b0:	.word	0x000357f0
    49b4:	.word	0x000357dc
    49b8:	.word	0x000357d0
    49bc:	.word	0x000357c0
    49c0:	.word	0x00035830
    49c4:	.word	0x0003581c
    49c8:	.word	0x00035810
    49cc:	.word	0x00035800
    49d0:	.word	0x00035870
    49d4:	.word	0x0003585c
    49d8:	.word	0x00035850
    49dc:	.word	0x00035840
    49e0:	.word	0x000358b0
    49e4:	.word	0x0003589c
    49e8:	.word	0x00035890
    49ec:	.word	0x00035880
    49f0:	.word	0x000358e8
    49f4:	.word	0x000358d4
    49f8:	.word	0x000358c8
    49fc:	.word	0x000358b8
    4a00:	.word	0x00035920
    4a04:	.word	0x0003590c
    4a08:	.word	0x00035900
    4a0c:	.word	0x000358f0
    4a10:	.word	0x00035960
    4a14:	.word	0x0003594c
    4a18:	.word	0x00035940
    4a1c:	.word	0x00035930
    4a20:	.word	0x000359a0
    4a24:	.word	0x0003598c
    4a28:	.word	0x00035980
    4a2c:	.word	0x00035970
    4a30:	.word	0x000359dc
    4a34:	.word	0x000359c8
    4a38:	.word	0x000359bc
    4a3c:	.word	0x000359ac
    4a40:	.word	0x00035a1c
    4a44:	.word	0x00035a08
    4a48:	.word	0x000359fc
    4a4c:	.word	0x000359ec
    4a50:	.word	0x00035a58
    4a54:	.word	0x00035a44
    4a58:	.word	0x00035a38
    4a5c:	.word	0x00035a28
    4a60:	.word	0x00035a98
    4a64:	.word	0x00035a84
    4a68:	.word	0x00035a78
    4a6c:	.word	0x00035a68
    4a70:	.word	0x00035ad4
    4a74:	.word	0x00035ac0
    4a78:	.word	0x00035ab4
    4a7c:	.word	0x00035aa4
    4a80:	.word	0x00035b74
    4a84:	.word	0x00035b60
    4a88:	.word	0x00035b54
    4a8c:	.word	0x00035b74
    4a90:	.word	0x00035b3c
    4a94:	.word	0x00035b48
    4a98:	.word	0x00035b58
    4a9c:	.word	0x00035b4c
    4aa0:	.word	0x00035b40
    4aa4:	.word	0x00035b34
    4aa8:	.word	0x00018436
    4aac:	.word	0x00034f5c

00004ab0 <syntax>:
    4ab0:	push	{fp, lr}
    4ab4:	mov	fp, sp
    4ab8:	ldr	r0, [pc, #4]	; 4ac4 <syntax+0x14>
    4abc:	add	r0, pc, r0
    4ac0:	bl	2bb8 <sf_bpf_error>
    4ac4:	.word	0x00017fd4

00004ac8 <gen_retblk>:
    4ac8:	push	{fp, lr}
    4acc:	mov	fp, sp
    4ad0:	sub	sp, sp, #8
    4ad4:	str	r0, [sp, #4]
    4ad8:	movw	r0, #6
    4adc:	bl	b4bc <new_block>
    4ae0:	str	r0, [sp]
    4ae4:	ldr	r0, [sp, #4]
    4ae8:	ldr	r1, [sp]
    4aec:	str	r0, [r1, #20]
    4af0:	ldr	r0, [sp]
    4af4:	mov	sp, fp
    4af8:	pop	{fp, pc}

00004afc <sfbpf_freecode>:
    4afc:	push	{fp, lr}
    4b00:	mov	fp, sp
    4b04:	sub	sp, sp, #8
    4b08:	str	r0, [sp, #4]
    4b0c:	ldr	r0, [sp, #4]
    4b10:	movw	r1, #0
    4b14:	str	r1, [r0]
    4b18:	ldr	r0, [sp, #4]
    4b1c:	ldr	r0, [r0, #4]
    4b20:	cmp	r0, r1
    4b24:	beq	4b40 <sfbpf_freecode+0x44>
    4b28:	ldr	r0, [sp, #4]
    4b2c:	ldr	r0, [r0, #4]
    4b30:	bl	ebc <free@plt>
    4b34:	ldr	r0, [sp, #4]
    4b38:	movw	r1, #0
    4b3c:	str	r1, [r0, #4]
    4b40:	mov	sp, fp
    4b44:	pop	{fp, pc}

00004b48 <sf_finish_parse>:
    4b48:	push	{fp, lr}
    4b4c:	mov	fp, sp
    4b50:	sub	sp, sp, #24
    4b54:	str	r0, [fp, #-4]
    4b58:	ldr	r0, [fp, #-4]
    4b5c:	ldr	r0, [r0, #96]	; 0x60
    4b60:	bl	4c28 <insert_compute_vloffsets>
    4b64:	bl	4d60 <gen_ppi_dlt_check>
    4b68:	str	r0, [fp, #-8]
    4b6c:	ldr	r0, [fp, #-8]
    4b70:	movw	r1, #0
    4b74:	cmp	r0, r1
    4b78:	beq	4b88 <sf_finish_parse+0x40>
    4b7c:	ldr	r0, [fp, #-8]
    4b80:	ldr	r1, [fp, #-4]
    4b84:	bl	4ddc <sf_gen_and>
    4b88:	ldr	r0, [pc, #148]	; 4c24 <sf_finish_parse+0xdc>
    4b8c:	add	r0, pc, r0
    4b90:	ldr	r1, [fp, #-4]
    4b94:	ldr	r0, [r0]
    4b98:	str	r1, [sp, #12]
    4b9c:	bl	4ac8 <gen_retblk>
    4ba0:	ldr	r1, [sp, #12]
    4ba4:	str	r0, [sp, #8]
    4ba8:	mov	r0, r1
    4bac:	ldr	r1, [sp, #8]
    4bb0:	bl	4e98 <backpatch>
    4bb4:	ldr	r0, [fp, #-4]
    4bb8:	ldr	r0, [r0, #44]	; 0x2c
    4bbc:	cmp	r0, #0
    4bc0:	movw	r0, #0
    4bc4:	movne	r0, #1
    4bc8:	mvn	r1, #0
    4bcc:	eor	r0, r0, r1
    4bd0:	and	r0, r0, #1
    4bd4:	ldr	r1, [fp, #-4]
    4bd8:	str	r0, [r1, #44]	; 0x2c
    4bdc:	ldr	r0, [fp, #-4]
    4be0:	movw	r1, #0
    4be4:	str	r0, [sp, #4]
    4be8:	mov	r0, r1
    4bec:	bl	4ac8 <gen_retblk>
    4bf0:	ldr	r1, [sp, #4]
    4bf4:	str	r0, [sp]
    4bf8:	mov	r0, r1
    4bfc:	ldr	r1, [sp]
    4c00:	bl	4e98 <backpatch>
    4c04:	ldr	r0, [pc, #20]	; 4c20 <sf_finish_parse+0xd8>
    4c08:	add	r0, pc, r0
    4c0c:	ldr	r1, [fp, #-4]
    4c10:	ldr	r1, [r1, #96]	; 0x60
    4c14:	str	r1, [r0]
    4c18:	mov	sp, fp
    4c1c:	pop	{fp, pc}
    4c20:	.word	0x000349c8
    4c24:	.word	0x00034a50

00004c28 <insert_compute_vloffsets>:
    4c28:	push	{fp, lr}
    4c2c:	mov	fp, sp
    4c30:	sub	sp, sp, #16
    4c34:	str	r0, [fp, #-4]
    4c38:	ldr	r0, [pc, #280]	; 4d58 <insert_compute_vloffsets+0x130>
    4c3c:	ldr	r0, [pc, r0]
    4c40:	cmp	r0, #119	; 0x77
    4c44:	str	r0, [sp, #4]
    4c48:	beq	4c80 <insert_compute_vloffsets+0x58>
    4c4c:	b	4c50 <insert_compute_vloffsets+0x28>
    4c50:	ldr	r0, [sp, #4]
    4c54:	cmp	r0, #127	; 0x7f
    4c58:	beq	4c98 <insert_compute_vloffsets+0x70>
    4c5c:	b	4c60 <insert_compute_vloffsets+0x38>
    4c60:	ldr	r0, [sp, #4]
    4c64:	cmp	r0, #163	; 0xa3
    4c68:	beq	4c8c <insert_compute_vloffsets+0x64>
    4c6c:	b	4c70 <insert_compute_vloffsets+0x48>
    4c70:	ldr	r0, [sp, #4]
    4c74:	cmp	r0, #192	; 0xc0
    4c78:	beq	4ca4 <insert_compute_vloffsets+0x7c>
    4c7c:	b	4cb0 <insert_compute_vloffsets+0x88>
    4c80:	bl	e2a4 <gen_load_prism_llprefixlen>
    4c84:	str	r0, [sp, #8]
    4c88:	b	4cb8 <insert_compute_vloffsets+0x90>
    4c8c:	bl	e43c <gen_load_avs_llprefixlen>
    4c90:	str	r0, [sp, #8]
    4c94:	b	4cb8 <insert_compute_vloffsets+0x90>
    4c98:	bl	e4e0 <gen_load_radiotap_llprefixlen>
    4c9c:	str	r0, [sp, #8]
    4ca0:	b	4cb8 <insert_compute_vloffsets+0x90>
    4ca4:	bl	e5fc <gen_load_ppi_llprefixlen>
    4ca8:	str	r0, [sp, #8]
    4cac:	b	4cb8 <insert_compute_vloffsets+0x90>
    4cb0:	movw	r0, #0
    4cb4:	str	r0, [sp, #8]
    4cb8:	ldr	r0, [pc, #156]	; 4d5c <insert_compute_vloffsets+0x134>
    4cbc:	ldr	r0, [pc, r0]
    4cc0:	cmp	r0, #105	; 0x69
    4cc4:	str	r0, [sp]
    4cc8:	beq	4d10 <insert_compute_vloffsets+0xe8>
    4ccc:	b	4cd0 <insert_compute_vloffsets+0xa8>
    4cd0:	ldr	r0, [sp]
    4cd4:	cmp	r0, #119	; 0x77
    4cd8:	beq	4d10 <insert_compute_vloffsets+0xe8>
    4cdc:	b	4ce0 <insert_compute_vloffsets+0xb8>
    4ce0:	ldr	r0, [sp]
    4ce4:	cmp	r0, #127	; 0x7f
    4ce8:	beq	4d10 <insert_compute_vloffsets+0xe8>
    4cec:	b	4cf0 <insert_compute_vloffsets+0xc8>
    4cf0:	ldr	r0, [sp]
    4cf4:	cmp	r0, #163	; 0xa3
    4cf8:	beq	4d10 <insert_compute_vloffsets+0xe8>
    4cfc:	b	4d00 <insert_compute_vloffsets+0xd8>
    4d00:	ldr	r0, [sp]
    4d04:	cmp	r0, #192	; 0xc0
    4d08:	bne	4d24 <insert_compute_vloffsets+0xfc>
    4d0c:	b	4d10 <insert_compute_vloffsets+0xe8>
    4d10:	ldr	r0, [sp, #8]
    4d14:	ldr	r1, [fp, #-4]
    4d18:	ldr	r1, [r1, #4]
    4d1c:	bl	e718 <gen_load_802_11_header_len>
    4d20:	str	r0, [sp, #8]
    4d24:	ldr	r0, [sp, #8]
    4d28:	movw	r1, #0
    4d2c:	cmp	r0, r1
    4d30:	beq	4d50 <insert_compute_vloffsets+0x128>
    4d34:	ldr	r0, [sp, #8]
    4d38:	ldr	r1, [fp, #-4]
    4d3c:	ldr	r1, [r1, #4]
    4d40:	bl	a914 <sf_append>
    4d44:	ldr	r0, [sp, #8]
    4d48:	ldr	r1, [fp, #-4]
    4d4c:	str	r0, [r1, #4]
    4d50:	mov	sp, fp
    4d54:	pop	{fp, pc}
    4d58:	.word	0x000349a4
    4d5c:	.word	0x00034924

00004d60 <gen_ppi_dlt_check>:
    4d60:	push	{fp, lr}
    4d64:	mov	fp, sp
    4d68:	sub	sp, sp, #8
    4d6c:	ldr	r0, [pc, #96]	; 4dd4 <gen_ppi_dlt_check+0x74>
    4d70:	add	r0, pc, r0
    4d74:	ldr	r0, [r0]
    4d78:	cmp	r0, #192	; 0xc0
    4d7c:	bne	4dc0 <gen_ppi_dlt_check+0x60>
    4d80:	movw	r0, #32
    4d84:	bl	b078 <new_stmt>
    4d88:	str	r0, [sp, #4]
    4d8c:	ldr	r0, [sp, #4]
    4d90:	movw	r1, #4
    4d94:	str	r1, [r0, #12]
    4d98:	movw	r0, #21
    4d9c:	bl	b4bc <new_block>
    4da0:	ldr	r1, [pc, #48]	; 4dd8 <gen_ppi_dlt_check+0x78>
    4da4:	str	r0, [sp]
    4da8:	ldr	r0, [sp, #4]
    4dac:	ldr	r2, [sp]
    4db0:	str	r0, [r2, #4]
    4db4:	ldr	r0, [sp]
    4db8:	str	r1, [r0, #20]
    4dbc:	b	4dc8 <gen_ppi_dlt_check+0x68>
    4dc0:	movw	r0, #0
    4dc4:	str	r0, [sp]
    4dc8:	ldr	r0, [sp]
    4dcc:	mov	sp, fp
    4dd0:	pop	{fp, pc}
    4dd4:	.word	0x00034870
    4dd8:	.word	0x69000000

00004ddc <sf_gen_and>:
    4ddc:	push	{fp, lr}
    4de0:	mov	fp, sp
    4de4:	sub	sp, sp, #8
    4de8:	str	r0, [sp, #4]
    4dec:	str	r1, [sp]
    4df0:	ldr	r0, [sp, #4]
    4df4:	ldr	r1, [sp]
    4df8:	ldr	r1, [r1, #96]	; 0x60
    4dfc:	bl	4e98 <backpatch>
    4e00:	ldr	r0, [sp, #4]
    4e04:	ldr	r0, [r0, #44]	; 0x2c
    4e08:	cmp	r0, #0
    4e0c:	movw	r0, #0
    4e10:	movne	r0, #1
    4e14:	mvn	r1, #0
    4e18:	eor	r0, r0, r1
    4e1c:	and	r0, r0, #1
    4e20:	ldr	r2, [sp, #4]
    4e24:	str	r0, [r2, #44]	; 0x2c
    4e28:	ldr	r0, [sp]
    4e2c:	ldr	r0, [r0, #44]	; 0x2c
    4e30:	cmp	r0, #0
    4e34:	movw	r0, #0
    4e38:	movne	r0, #1
    4e3c:	eor	r0, r0, r1
    4e40:	and	r0, r0, #1
    4e44:	ldr	r1, [sp]
    4e48:	str	r0, [r1, #44]	; 0x2c
    4e4c:	ldr	r0, [sp]
    4e50:	ldr	r1, [sp, #4]
    4e54:	bl	4f0c <merge>
    4e58:	ldr	r0, [sp]
    4e5c:	ldr	r0, [r0, #44]	; 0x2c
    4e60:	cmp	r0, #0
    4e64:	movw	r0, #0
    4e68:	movne	r0, #1
    4e6c:	mvn	r1, #0
    4e70:	eor	r0, r0, r1
    4e74:	and	r0, r0, #1
    4e78:	ldr	r1, [sp]
    4e7c:	str	r0, [r1, #44]	; 0x2c
    4e80:	ldr	r0, [sp, #4]
    4e84:	ldr	r0, [r0, #96]	; 0x60
    4e88:	ldr	r1, [sp]
    4e8c:	str	r0, [r1, #96]	; 0x60
    4e90:	mov	sp, fp
    4e94:	pop	{fp, pc}

00004e98 <backpatch>:
    4e98:	sub	sp, sp, #12
    4e9c:	str	r0, [sp, #8]
    4ea0:	str	r1, [sp, #4]
    4ea4:	ldr	r0, [sp, #8]
    4ea8:	movw	r1, #0
    4eac:	cmp	r0, r1
    4eb0:	beq	4f04 <backpatch+0x6c>
    4eb4:	ldr	r0, [sp, #8]
    4eb8:	ldr	r0, [r0, #44]	; 0x2c
    4ebc:	cmp	r0, #0
    4ec0:	bne	4ee0 <backpatch+0x48>
    4ec4:	ldr	r0, [sp, #8]
    4ec8:	ldr	r0, [r0, #60]	; 0x3c
    4ecc:	str	r0, [sp]
    4ed0:	ldr	r0, [sp, #4]
    4ed4:	ldr	r1, [sp, #8]
    4ed8:	str	r0, [r1, #60]	; 0x3c
    4edc:	b	4ef8 <backpatch+0x60>
    4ee0:	ldr	r0, [sp, #8]
    4ee4:	ldr	r0, [r0, #84]	; 0x54
    4ee8:	str	r0, [sp]
    4eec:	ldr	r0, [sp, #4]
    4ef0:	ldr	r1, [sp, #8]
    4ef4:	str	r0, [r1, #84]	; 0x54
    4ef8:	ldr	r0, [sp]
    4efc:	str	r0, [sp, #8]
    4f00:	b	4ea4 <backpatch+0xc>
    4f04:	add	sp, sp, #12
    4f08:	bx	lr

00004f0c <merge>:
    4f0c:	sub	sp, sp, #16
    4f10:	str	r0, [sp, #12]
    4f14:	str	r1, [sp, #8]
    4f18:	add	r0, sp, #12
    4f1c:	str	r0, [sp, #4]
    4f20:	ldr	r0, [sp, #4]
    4f24:	ldr	r0, [r0]
    4f28:	movw	r1, #0
    4f2c:	cmp	r0, r1
    4f30:	beq	4f80 <merge+0x74>
    4f34:	ldr	r0, [sp, #4]
    4f38:	ldr	r0, [r0]
    4f3c:	ldr	r0, [r0, #44]	; 0x2c
    4f40:	cmp	r0, #0
    4f44:	bne	4f60 <merge+0x54>
    4f48:	ldr	r0, [sp, #4]
    4f4c:	ldr	r0, [r0]
    4f50:	add	r0, r0, #48	; 0x30
    4f54:	add	r0, r0, #12
    4f58:	str	r0, [sp]
    4f5c:	b	4f74 <merge+0x68>
    4f60:	ldr	r0, [sp, #4]
    4f64:	ldr	r0, [r0]
    4f68:	add	r0, r0, #72	; 0x48
    4f6c:	add	r0, r0, #12
    4f70:	str	r0, [sp]
    4f74:	ldr	r0, [sp]
    4f78:	str	r0, [sp, #4]
    4f7c:	b	4f20 <merge+0x14>
    4f80:	ldr	r0, [sp, #8]
    4f84:	ldr	r1, [sp, #4]
    4f88:	str	r0, [r1]
    4f8c:	add	sp, sp, #16
    4f90:	bx	lr

00004f94 <sf_gen_or>:
    4f94:	push	{fp, lr}
    4f98:	mov	fp, sp
    4f9c:	sub	sp, sp, #8
    4fa0:	str	r0, [sp, #4]
    4fa4:	str	r1, [sp]
    4fa8:	ldr	r0, [sp, #4]
    4fac:	ldr	r0, [r0, #44]	; 0x2c
    4fb0:	cmp	r0, #0
    4fb4:	movw	r0, #0
    4fb8:	movne	r0, #1
    4fbc:	mvn	r1, #0
    4fc0:	eor	r0, r0, r1
    4fc4:	and	r0, r0, #1
    4fc8:	ldr	r1, [sp, #4]
    4fcc:	str	r0, [r1, #44]	; 0x2c
    4fd0:	ldr	r0, [sp, #4]
    4fd4:	ldr	r1, [sp]
    4fd8:	ldr	r1, [r1, #96]	; 0x60
    4fdc:	bl	4e98 <backpatch>
    4fe0:	ldr	r0, [sp, #4]
    4fe4:	ldr	r0, [r0, #44]	; 0x2c
    4fe8:	cmp	r0, #0
    4fec:	movw	r0, #0
    4ff0:	movne	r0, #1
    4ff4:	mvn	r1, #0
    4ff8:	eor	r0, r0, r1
    4ffc:	and	r0, r0, #1
    5000:	ldr	r1, [sp, #4]
    5004:	str	r0, [r1, #44]	; 0x2c
    5008:	ldr	r0, [sp]
    500c:	ldr	r1, [sp, #4]
    5010:	bl	4f0c <merge>
    5014:	ldr	r0, [sp, #4]
    5018:	ldr	r0, [r0, #96]	; 0x60
    501c:	ldr	r1, [sp]
    5020:	str	r0, [r1, #96]	; 0x60
    5024:	mov	sp, fp
    5028:	pop	{fp, pc}

0000502c <sf_gen_not>:
    502c:	sub	sp, sp, #4
    5030:	str	r0, [sp]
    5034:	ldr	r0, [sp]
    5038:	ldr	r0, [r0, #44]	; 0x2c
    503c:	cmp	r0, #0
    5040:	movw	r0, #0
    5044:	movne	r0, #1
    5048:	mvn	r1, #0
    504c:	eor	r0, r0, r1
    5050:	and	r0, r0, #1
    5054:	ldr	r1, [sp]
    5058:	str	r0, [r1, #44]	; 0x2c
    505c:	add	sp, sp, #4
    5060:	bx	lr

00005064 <sf_gen_proto_abbrev>:
    5064:	push	{fp, lr}
    5068:	mov	fp, sp
    506c:	sub	sp, sp, #40	; 0x28
    5070:	str	r0, [fp, #-4]
    5074:	ldr	r0, [fp, #-4]
    5078:	sub	r0, r0, #1
    507c:	cmp	r0, #39	; 0x27
    5080:	str	r0, [fp, #-16]
    5084:	bhi	570c <sf_gen_proto_abbrev+0x6a8>
    5088:	add	r0, pc, #8
    508c:	ldr	r1, [fp, #-16]
    5090:	ldr	r2, [r0, r1, lsl #2]
    5094:	add	pc, r0, r2
    5098:	.word	0x00000218
    509c:	.word	0x000001e8
    50a0:	.word	0x000001f8
    50a4:	.word	0x00000208
    50a8:	.word	0x000000a0
    50ac:	.word	0x000000d8
    50b0:	.word	0x00000110
    50b4:	.word	0x0000014c
    50b8:	.word	0x00000164
    50bc:	.word	0x00000180
    50c0:	.word	0x00000224
    50c4:	.word	0x00000244
    50c8:	.word	0x00000264
    50cc:	.word	0x00000254
    50d0:	.word	0x00000284
    50d4:	.word	0x00000274
    50d8:	.word	0x00000294
    50dc:	.word	0x000002a4
    50e0:	.word	0x000002bc
    50e4:	.word	0x000002f4
    50e8:	.word	0x00000198
    50ec:	.word	0x000001d0
    50f0:	.word	0x00000234
    50f4:	.word	0x0000032c
    50f8:	.word	0x0000033c
    50fc:	.word	0x00000354
    5100:	.word	0x00000620
    5104:	.word	0x00000638
    5108:	.word	0x00000648
    510c:	.word	0x00000658
    5110:	.word	0x0000036c
    5114:	.word	0x00000408
    5118:	.word	0x000004a0
    511c:	.word	0x00000674
    5120:	.word	0x00000674
    5124:	.word	0x00000530
    5128:	.word	0x000005ac
    512c:	.word	0x000005e4
    5130:	.word	0x000004f8
    5134:	.word	0x00000668
    5138:	movw	r0, #132	; 0x84
    513c:	movw	r1, #2
    5140:	movw	r2, #0
    5144:	bl	5724 <gen_proto>
    5148:	str	r0, [fp, #-12]
    514c:	movw	r0, #132	; 0x84
    5150:	movw	r1, #17
    5154:	movw	r2, #0
    5158:	bl	5724 <gen_proto>
    515c:	str	r0, [fp, #-8]
    5160:	ldr	r0, [fp, #-8]
    5164:	ldr	r1, [fp, #-12]
    5168:	bl	4f94 <sf_gen_or>
    516c:	b	5710 <sf_gen_proto_abbrev+0x6ac>
    5170:	movw	r0, #6
    5174:	movw	r1, #2
    5178:	movw	r2, #0
    517c:	bl	5724 <gen_proto>
    5180:	str	r0, [fp, #-12]
    5184:	movw	r0, #6
    5188:	movw	r1, #17
    518c:	movw	r2, #0
    5190:	bl	5724 <gen_proto>
    5194:	str	r0, [fp, #-8]
    5198:	ldr	r0, [fp, #-8]
    519c:	ldr	r1, [fp, #-12]
    51a0:	bl	4f94 <sf_gen_or>
    51a4:	b	5710 <sf_gen_proto_abbrev+0x6ac>
    51a8:	movw	r0, #17
    51ac:	movw	r1, #2
    51b0:	movw	r2, #0
    51b4:	bl	5724 <gen_proto>
    51b8:	str	r0, [fp, #-12]
    51bc:	movw	r0, #17
    51c0:	str	r0, [sp, #20]
    51c4:	ldr	r1, [sp, #20]
    51c8:	movw	r2, #0
    51cc:	bl	5724 <gen_proto>
    51d0:	str	r0, [fp, #-8]
    51d4:	ldr	r0, [fp, #-8]
    51d8:	ldr	r1, [fp, #-12]
    51dc:	bl	4f94 <sf_gen_or>
    51e0:	b	5710 <sf_gen_proto_abbrev+0x6ac>
    51e4:	movw	r0, #1
    51e8:	movw	r1, #2
    51ec:	movw	r2, #0
    51f0:	bl	5724 <gen_proto>
    51f4:	str	r0, [fp, #-12]
    51f8:	b	5710 <sf_gen_proto_abbrev+0x6ac>
    51fc:	movw	r0, #2
    5200:	str	r0, [sp, #16]
    5204:	ldr	r1, [sp, #16]
    5208:	movw	r2, #0
    520c:	bl	5724 <gen_proto>
    5210:	str	r0, [fp, #-12]
    5214:	b	5710 <sf_gen_proto_abbrev+0x6ac>
    5218:	movw	r0, #9
    521c:	movw	r1, #2
    5220:	movw	r2, #0
    5224:	bl	5724 <gen_proto>
    5228:	str	r0, [fp, #-12]
    522c:	b	5710 <sf_gen_proto_abbrev+0x6ac>
    5230:	movw	r0, #103	; 0x67
    5234:	movw	r1, #2
    5238:	movw	r2, #0
    523c:	bl	5724 <gen_proto>
    5240:	str	r0, [fp, #-12]
    5244:	movw	r0, #103	; 0x67
    5248:	movw	r1, #17
    524c:	movw	r2, #0
    5250:	bl	5724 <gen_proto>
    5254:	str	r0, [fp, #-8]
    5258:	ldr	r0, [fp, #-8]
    525c:	ldr	r1, [fp, #-12]
    5260:	bl	4f94 <sf_gen_or>
    5264:	b	5710 <sf_gen_proto_abbrev+0x6ac>
    5268:	movw	r0, #112	; 0x70
    526c:	movw	r1, #2
    5270:	movw	r2, #0
    5274:	bl	5724 <gen_proto>
    5278:	str	r0, [fp, #-12]
    527c:	b	5710 <sf_gen_proto_abbrev+0x6ac>
    5280:	movw	r0, #2048	; 0x800
    5284:	bl	5b70 <gen_linktype>
    5288:	str	r0, [fp, #-12]
    528c:	b	5710 <sf_gen_proto_abbrev+0x6ac>
    5290:	movw	r0, #2054	; 0x806
    5294:	bl	5b70 <gen_linktype>
    5298:	str	r0, [fp, #-12]
    529c:	b	5710 <sf_gen_proto_abbrev+0x6ac>
    52a0:	movw	r0, #32821	; 0x8035
    52a4:	bl	5b70 <gen_linktype>
    52a8:	str	r0, [fp, #-12]
    52ac:	b	5710 <sf_gen_proto_abbrev+0x6ac>
    52b0:	ldr	r0, [pc, #1128]	; 5720 <sf_gen_proto_abbrev+0x6bc>
    52b4:	add	r0, pc, r0
    52b8:	bl	2bb8 <sf_bpf_error>
    52bc:	movw	r0, #32923	; 0x809b
    52c0:	bl	5b70 <gen_linktype>
    52c4:	str	r0, [fp, #-12]
    52c8:	b	5710 <sf_gen_proto_abbrev+0x6ac>
    52cc:	movw	r0, #33011	; 0x80f3
    52d0:	bl	5b70 <gen_linktype>
    52d4:	str	r0, [fp, #-12]
    52d8:	b	5710 <sf_gen_proto_abbrev+0x6ac>
    52dc:	movw	r0, #24579	; 0x6003
    52e0:	bl	5b70 <gen_linktype>
    52e4:	str	r0, [fp, #-12]
    52e8:	b	5710 <sf_gen_proto_abbrev+0x6ac>
    52ec:	movw	r0, #24583	; 0x6007
    52f0:	bl	5b70 <gen_linktype>
    52f4:	str	r0, [fp, #-12]
    52f8:	b	5710 <sf_gen_proto_abbrev+0x6ac>
    52fc:	movw	r0, #24580	; 0x6004
    5300:	bl	5b70 <gen_linktype>
    5304:	str	r0, [fp, #-12]
    5308:	b	5710 <sf_gen_proto_abbrev+0x6ac>
    530c:	movw	r0, #24577	; 0x6001
    5310:	bl	5b70 <gen_linktype>
    5314:	str	r0, [fp, #-12]
    5318:	b	5710 <sf_gen_proto_abbrev+0x6ac>
    531c:	movw	r0, #24578	; 0x6002
    5320:	bl	5b70 <gen_linktype>
    5324:	str	r0, [fp, #-12]
    5328:	b	5710 <sf_gen_proto_abbrev+0x6ac>
    532c:	movw	r0, #34525	; 0x86dd
    5330:	bl	5b70 <gen_linktype>
    5334:	str	r0, [fp, #-12]
    5338:	b	5710 <sf_gen_proto_abbrev+0x6ac>
    533c:	movw	r0, #58	; 0x3a
    5340:	movw	r1, #17
    5344:	movw	r2, #0
    5348:	bl	5724 <gen_proto>
    534c:	str	r0, [fp, #-12]
    5350:	b	5710 <sf_gen_proto_abbrev+0x6ac>
    5354:	movw	r0, #51	; 0x33
    5358:	movw	r1, #2
    535c:	movw	r2, #0
    5360:	bl	5724 <gen_proto>
    5364:	str	r0, [fp, #-12]
    5368:	movw	r0, #51	; 0x33
    536c:	movw	r1, #17
    5370:	movw	r2, #0
    5374:	bl	5724 <gen_proto>
    5378:	str	r0, [fp, #-8]
    537c:	ldr	r0, [fp, #-8]
    5380:	ldr	r1, [fp, #-12]
    5384:	bl	4f94 <sf_gen_or>
    5388:	b	5710 <sf_gen_proto_abbrev+0x6ac>
    538c:	movw	r0, #50	; 0x32
    5390:	movw	r1, #2
    5394:	movw	r2, #0
    5398:	bl	5724 <gen_proto>
    539c:	str	r0, [fp, #-12]
    53a0:	movw	r0, #50	; 0x32
    53a4:	movw	r1, #17
    53a8:	movw	r2, #0
    53ac:	bl	5724 <gen_proto>
    53b0:	str	r0, [fp, #-8]
    53b4:	ldr	r0, [fp, #-8]
    53b8:	ldr	r1, [fp, #-12]
    53bc:	bl	4f94 <sf_gen_or>
    53c0:	b	5710 <sf_gen_proto_abbrev+0x6ac>
    53c4:	movw	r0, #254	; 0xfe
    53c8:	bl	5b70 <gen_linktype>
    53cc:	str	r0, [fp, #-12]
    53d0:	b	5710 <sf_gen_proto_abbrev+0x6ac>
    53d4:	movw	r0, #130	; 0x82
    53d8:	movw	r1, #24
    53dc:	movw	r2, #0
    53e0:	bl	5724 <gen_proto>
    53e4:	str	r0, [fp, #-12]
    53e8:	b	5710 <sf_gen_proto_abbrev+0x6ac>
    53ec:	movw	r0, #131	; 0x83
    53f0:	movw	r1, #24
    53f4:	movw	r2, #0
    53f8:	bl	5724 <gen_proto>
    53fc:	str	r0, [fp, #-12]
    5400:	b	5710 <sf_gen_proto_abbrev+0x6ac>
    5404:	movw	r0, #15
    5408:	movw	r1, #26
    540c:	movw	r2, #0
    5410:	bl	5724 <gen_proto>
    5414:	str	r0, [fp, #-8]
    5418:	movw	r0, #17
    541c:	movw	r1, #26
    5420:	movw	r2, #0
    5424:	bl	5724 <gen_proto>
    5428:	str	r0, [fp, #-12]
    542c:	ldr	r0, [fp, #-8]
    5430:	ldr	r1, [fp, #-12]
    5434:	bl	4f94 <sf_gen_or>
    5438:	movw	r0, #18
    543c:	movw	r1, #26
    5440:	movw	r2, #0
    5444:	bl	5724 <gen_proto>
    5448:	str	r0, [fp, #-8]
    544c:	ldr	r0, [fp, #-8]
    5450:	ldr	r1, [fp, #-12]
    5454:	bl	4f94 <sf_gen_or>
    5458:	movw	r0, #24
    545c:	movw	r1, #26
    5460:	movw	r2, #0
    5464:	bl	5724 <gen_proto>
    5468:	str	r0, [fp, #-8]
    546c:	ldr	r0, [fp, #-8]
    5470:	ldr	r1, [fp, #-12]
    5474:	bl	4f94 <sf_gen_or>
    5478:	movw	r0, #26
    547c:	str	r0, [sp, #12]
    5480:	ldr	r1, [sp, #12]
    5484:	movw	r2, #0
    5488:	bl	5724 <gen_proto>
    548c:	str	r0, [fp, #-8]
    5490:	ldr	r0, [fp, #-8]
    5494:	ldr	r1, [fp, #-12]
    5498:	bl	4f94 <sf_gen_or>
    549c:	b	5710 <sf_gen_proto_abbrev+0x6ac>
    54a0:	movw	r0, #16
    54a4:	movw	r1, #26
    54a8:	movw	r2, #0
    54ac:	bl	5724 <gen_proto>
    54b0:	str	r0, [fp, #-8]
    54b4:	movw	r0, #17
    54b8:	movw	r1, #26
    54bc:	movw	r2, #0
    54c0:	bl	5724 <gen_proto>
    54c4:	str	r0, [fp, #-12]
    54c8:	ldr	r0, [fp, #-8]
    54cc:	ldr	r1, [fp, #-12]
    54d0:	bl	4f94 <sf_gen_or>
    54d4:	movw	r0, #20
    54d8:	movw	r1, #26
    54dc:	movw	r2, #0
    54e0:	bl	5724 <gen_proto>
    54e4:	str	r0, [fp, #-8]
    54e8:	ldr	r0, [fp, #-8]
    54ec:	ldr	r1, [fp, #-12]
    54f0:	bl	4f94 <sf_gen_or>
    54f4:	movw	r0, #25
    54f8:	movw	r1, #26
    54fc:	movw	r2, #0
    5500:	bl	5724 <gen_proto>
    5504:	str	r0, [fp, #-8]
    5508:	ldr	r0, [fp, #-8]
    550c:	ldr	r1, [fp, #-12]
    5510:	bl	4f94 <sf_gen_or>
    5514:	movw	r0, #27
    5518:	movw	r1, #26
    551c:	movw	r2, #0
    5520:	bl	5724 <gen_proto>
    5524:	str	r0, [fp, #-8]
    5528:	ldr	r0, [fp, #-8]
    552c:	ldr	r1, [fp, #-12]
    5530:	bl	4f94 <sf_gen_or>
    5534:	b	5710 <sf_gen_proto_abbrev+0x6ac>
    5538:	movw	r0, #15
    553c:	movw	r1, #26
    5540:	movw	r2, #0
    5544:	bl	5724 <gen_proto>
    5548:	str	r0, [fp, #-8]
    554c:	movw	r0, #16
    5550:	movw	r1, #26
    5554:	movw	r2, #0
    5558:	bl	5724 <gen_proto>
    555c:	str	r0, [fp, #-12]
    5560:	ldr	r0, [fp, #-8]
    5564:	ldr	r1, [fp, #-12]
    5568:	bl	4f94 <sf_gen_or>
    556c:	movw	r0, #17
    5570:	movw	r1, #26
    5574:	movw	r2, #0
    5578:	bl	5724 <gen_proto>
    557c:	str	r0, [fp, #-8]
    5580:	ldr	r0, [fp, #-8]
    5584:	ldr	r1, [fp, #-12]
    5588:	bl	4f94 <sf_gen_or>
    558c:	b	5710 <sf_gen_proto_abbrev+0x6ac>
    5590:	movw	r0, #18
    5594:	movw	r1, #26
    5598:	movw	r2, #0
    559c:	bl	5724 <gen_proto>
    55a0:	str	r0, [fp, #-8]
    55a4:	movw	r0, #20
    55a8:	movw	r1, #26
    55ac:	movw	r2, #0
    55b0:	bl	5724 <gen_proto>
    55b4:	str	r0, [fp, #-12]
    55b8:	ldr	r0, [fp, #-8]
    55bc:	ldr	r1, [fp, #-12]
    55c0:	bl	4f94 <sf_gen_or>
    55c4:	b	5710 <sf_gen_proto_abbrev+0x6ac>
    55c8:	movw	r0, #24
    55cc:	movw	r1, #26
    55d0:	movw	r2, #0
    55d4:	bl	5724 <gen_proto>
    55d8:	str	r0, [fp, #-8]
    55dc:	movw	r0, #25
    55e0:	movw	r1, #26
    55e4:	movw	r2, #0
    55e8:	bl	5724 <gen_proto>
    55ec:	str	r0, [fp, #-12]
    55f0:	ldr	r0, [fp, #-8]
    55f4:	ldr	r1, [fp, #-12]
    55f8:	bl	4f94 <sf_gen_or>
    55fc:	movw	r0, #26
    5600:	str	r0, [sp, #8]
    5604:	ldr	r1, [sp, #8]
    5608:	movw	r2, #0
    560c:	bl	5724 <gen_proto>
    5610:	str	r0, [fp, #-8]
    5614:	ldr	r0, [fp, #-8]
    5618:	ldr	r1, [fp, #-12]
    561c:	bl	4f94 <sf_gen_or>
    5620:	movw	r0, #27
    5624:	movw	r1, #26
    5628:	movw	r2, #0
    562c:	bl	5724 <gen_proto>
    5630:	str	r0, [fp, #-8]
    5634:	ldr	r0, [fp, #-8]
    5638:	ldr	r1, [fp, #-12]
    563c:	bl	4f94 <sf_gen_or>
    5640:	b	5710 <sf_gen_proto_abbrev+0x6ac>
    5644:	movw	r0, #24
    5648:	movw	r1, #26
    564c:	movw	r2, #0
    5650:	bl	5724 <gen_proto>
    5654:	str	r0, [fp, #-8]
    5658:	movw	r0, #25
    565c:	movw	r1, #26
    5660:	movw	r2, #0
    5664:	bl	5724 <gen_proto>
    5668:	str	r0, [fp, #-12]
    566c:	ldr	r0, [fp, #-8]
    5670:	ldr	r1, [fp, #-12]
    5674:	bl	4f94 <sf_gen_or>
    5678:	b	5710 <sf_gen_proto_abbrev+0x6ac>
    567c:	movw	r0, #26
    5680:	str	r0, [sp, #4]
    5684:	ldr	r1, [sp, #4]
    5688:	movw	r2, #0
    568c:	bl	5724 <gen_proto>
    5690:	str	r0, [fp, #-8]
    5694:	movw	r0, #27
    5698:	movw	r1, #26
    569c:	movw	r2, #0
    56a0:	bl	5724 <gen_proto>
    56a4:	str	r0, [fp, #-12]
    56a8:	ldr	r0, [fp, #-8]
    56ac:	ldr	r1, [fp, #-12]
    56b0:	bl	4f94 <sf_gen_or>
    56b4:	b	5710 <sf_gen_proto_abbrev+0x6ac>
    56b8:	movw	r0, #129	; 0x81
    56bc:	movw	r1, #24
    56c0:	movw	r2, #0
    56c4:	bl	5724 <gen_proto>
    56c8:	str	r0, [fp, #-12]
    56cc:	b	5710 <sf_gen_proto_abbrev+0x6ac>
    56d0:	movw	r0, #66	; 0x42
    56d4:	bl	5b70 <gen_linktype>
    56d8:	str	r0, [fp, #-12]
    56dc:	b	5710 <sf_gen_proto_abbrev+0x6ac>
    56e0:	movw	r0, #224	; 0xe0
    56e4:	bl	5b70 <gen_linktype>
    56e8:	str	r0, [fp, #-12]
    56ec:	b	5710 <sf_gen_proto_abbrev+0x6ac>
    56f0:	movw	r0, #240	; 0xf0
    56f4:	bl	5b70 <gen_linktype>
    56f8:	str	r0, [fp, #-12]
    56fc:	b	5710 <sf_gen_proto_abbrev+0x6ac>
    5700:	ldr	r0, [pc, #20]	; 571c <sf_gen_proto_abbrev+0x6b8>
    5704:	add	r0, pc, r0
    5708:	bl	2bb8 <sf_bpf_error>
    570c:	bl	1048 <abort@plt>
    5710:	ldr	r0, [fp, #-12]
    5714:	mov	sp, fp
    5718:	pop	{fp, pc}
    571c:	.word	0x000168ad
    5720:	.word	0x00016cd9

00005724 <gen_proto>:
    5724:	push	{fp, lr}
    5728:	mov	fp, sp
    572c:	sub	sp, sp, #40	; 0x28
    5730:	str	r0, [fp, #-8]
    5734:	str	r1, [fp, #-12]
    5738:	str	r2, [fp, #-16]
    573c:	ldr	r0, [fp, #-16]
    5740:	cmp	r0, #0
    5744:	beq	5754 <gen_proto+0x30>
    5748:	ldr	r0, [pc, #1048]	; 5b68 <gen_proto+0x444>
    574c:	add	r0, pc, r0
    5750:	bl	2bb8 <sf_bpf_error>
    5754:	ldr	r0, [fp, #-12]
    5758:	cmp	r0, #40	; 0x28
    575c:	str	r0, [sp, #12]
    5760:	bhi	5afc <gen_proto+0x3d8>
    5764:	add	r0, pc, #8
    5768:	ldr	r1, [sp, #12]
    576c:	ldr	r2, [r0, r1, lsl #2]
    5770:	add	pc, r0, r2
    5774:	.word	0x000000a4
    5778:	.word	0x00000288
    577c:	.word	0x000000e4
    5780:	.word	0x00000228
    5784:	.word	0x00000234
    5788:	.word	0x000002b0
    578c:	.word	0x000002a4
    5790:	.word	0x00000298
    5794:	.word	0x000002bc
    5798:	.word	0x000002c8
    579c:	.word	0x000002d4
    57a0:	.word	0x00000240
    57a4:	.word	0x0000024c
    57a8:	.word	0x00000264
    57ac:	.word	0x00000258
    57b0:	.word	0x00000270
    57b4:	.word	0x0000027c
    57b8:	.word	0x000002f8
    57bc:	.word	0x00000334
    57c0:	.word	0x00000340
    57c4:	.word	0x0000034c
    57c8:	.word	0x000002e0
    57cc:	.word	0x000002ec
    57d0:	.word	0x00000388
    57d4:	.word	0x00000120
    57d8:	.word	0x00000388
    57dc:	.word	0x000001e0
    57e0:	.word	0x00000388
    57e4:	.word	0x00000358
    57e8:	.word	0x00000364
    57ec:	.word	0x00000370
    57f0:	.word	0x00000388
    57f4:	.word	0x00000388
    57f8:	.word	0x00000388
    57fc:	.word	0x00000388
    5800:	.word	0x00000388
    5804:	.word	0x00000388
    5808:	.word	0x00000388
    580c:	.word	0x00000388
    5810:	.word	0x00000388
    5814:	.word	0x0000037c
    5818:	ldr	r0, [fp, #-8]
    581c:	ldr	r2, [fp, #-16]
    5820:	movw	r1, #2
    5824:	bl	5724 <gen_proto>
    5828:	str	r0, [sp, #20]
    582c:	ldr	r0, [fp, #-8]
    5830:	ldr	r2, [fp, #-16]
    5834:	movw	r1, #17
    5838:	bl	5724 <gen_proto>
    583c:	str	r0, [sp, #16]
    5840:	ldr	r0, [sp, #20]
    5844:	ldr	r1, [sp, #16]
    5848:	bl	4f94 <sf_gen_or>
    584c:	ldr	r0, [sp, #16]
    5850:	str	r0, [fp, #-4]
    5854:	b	5b00 <gen_proto+0x3dc>
    5858:	movw	r0, #2048	; 0x800
    585c:	bl	5b70 <gen_linktype>
    5860:	str	r0, [sp, #20]
    5864:	ldr	r3, [fp, #-8]
    5868:	movw	r0, #3
    586c:	movw	r1, #9
    5870:	movw	r2, #16
    5874:	bl	6940 <gen_cmp>
    5878:	str	r0, [sp, #16]
    587c:	ldr	r0, [sp, #20]
    5880:	ldr	r1, [sp, #16]
    5884:	bl	4ddc <sf_gen_and>
    5888:	ldr	r0, [sp, #16]
    588c:	str	r0, [fp, #-4]
    5890:	b	5b00 <gen_proto+0x3dc>
    5894:	ldr	r0, [pc, #720]	; 5b6c <gen_proto+0x448>
    5898:	ldr	r0, [pc, r0]
    589c:	cmp	r0, #104	; 0x68
    58a0:	str	r0, [sp, #8]
    58a4:	beq	58dc <gen_proto+0x1b8>
    58a8:	b	58ac <gen_proto+0x188>
    58ac:	ldr	r0, [sp, #8]
    58b0:	cmp	r0, #107	; 0x6b
    58b4:	bne	5918 <gen_proto+0x1f4>
    58b8:	b	58bc <gen_proto+0x198>
    58bc:	ldr	r0, [fp, #-8]
    58c0:	orr	r3, r0, #768	; 0x300
    58c4:	movw	r0, #1
    58c8:	movw	r1, #2
    58cc:	movw	r2, #8
    58d0:	bl	6940 <gen_cmp>
    58d4:	str	r0, [fp, #-4]
    58d8:	b	5b00 <gen_proto+0x3dc>
    58dc:	movw	r0, #65278	; 0xfefe
    58e0:	bl	5b70 <gen_linktype>
    58e4:	str	r0, [sp, #20]
    58e8:	ldr	r3, [fp, #-8]
    58ec:	movw	r0, #4
    58f0:	movw	r1, #1
    58f4:	movw	r2, #16
    58f8:	bl	6940 <gen_cmp>
    58fc:	str	r0, [sp, #16]
    5900:	ldr	r0, [sp, #20]
    5904:	ldr	r1, [sp, #16]
    5908:	bl	4ddc <sf_gen_and>
    590c:	ldr	r0, [sp, #16]
    5910:	str	r0, [fp, #-4]
    5914:	b	5b00 <gen_proto+0x3dc>
    5918:	movw	r0, #254	; 0xfe
    591c:	bl	5b70 <gen_linktype>
    5920:	str	r0, [sp, #20]
    5924:	ldr	r3, [fp, #-8]
    5928:	movw	r0, #4
    592c:	movw	r1, #0
    5930:	movw	r2, #16
    5934:	bl	6940 <gen_cmp>
    5938:	str	r0, [sp, #16]
    593c:	ldr	r0, [sp, #20]
    5940:	ldr	r1, [sp, #16]
    5944:	bl	4ddc <sf_gen_and>
    5948:	ldr	r0, [sp, #16]
    594c:	str	r0, [fp, #-4]
    5950:	b	5b00 <gen_proto+0x3dc>
    5954:	movw	r0, #131	; 0x83
    5958:	movw	r1, #24
    595c:	movw	r2, #0
    5960:	bl	5724 <gen_proto>
    5964:	str	r0, [sp, #20]
    5968:	ldr	r3, [fp, #-8]
    596c:	movw	r0, #4
    5970:	str	r0, [sp, #4]
    5974:	ldr	r1, [sp, #4]
    5978:	movw	r2, #16
    597c:	bl	6940 <gen_cmp>
    5980:	str	r0, [sp, #16]
    5984:	ldr	r0, [sp, #20]
    5988:	ldr	r1, [sp, #16]
    598c:	bl	4ddc <sf_gen_and>
    5990:	ldr	r0, [sp, #16]
    5994:	str	r0, [fp, #-4]
    5998:	b	5b00 <gen_proto+0x3dc>
    599c:	ldr	r0, [pc, #448]	; 5b64 <gen_proto+0x440>
    59a0:	add	r0, pc, r0
    59a4:	bl	2bb8 <sf_bpf_error>
    59a8:	ldr	r0, [pc, #432]	; 5b60 <gen_proto+0x43c>
    59ac:	add	r0, pc, r0
    59b0:	bl	2bb8 <sf_bpf_error>
    59b4:	ldr	r0, [pc, #416]	; 5b5c <gen_proto+0x438>
    59b8:	add	r0, pc, r0
    59bc:	bl	2bb8 <sf_bpf_error>
    59c0:	ldr	r0, [pc, #400]	; 5b58 <gen_proto+0x434>
    59c4:	add	r0, pc, r0
    59c8:	bl	2bb8 <sf_bpf_error>
    59cc:	ldr	r0, [pc, #384]	; 5b54 <gen_proto+0x430>
    59d0:	add	r0, pc, r0
    59d4:	bl	2bb8 <sf_bpf_error>
    59d8:	ldr	r0, [pc, #368]	; 5b50 <gen_proto+0x42c>
    59dc:	add	r0, pc, r0
    59e0:	bl	2bb8 <sf_bpf_error>
    59e4:	ldr	r0, [pc, #352]	; 5b4c <gen_proto+0x428>
    59e8:	add	r0, pc, r0
    59ec:	bl	2bb8 <sf_bpf_error>
    59f0:	ldr	r0, [pc, #336]	; 5b48 <gen_proto+0x424>
    59f4:	add	r0, pc, r0
    59f8:	bl	2bb8 <sf_bpf_error>
    59fc:	ldr	r0, [fp, #-8]
    5a00:	bl	5b70 <gen_linktype>
    5a04:	str	r0, [fp, #-4]
    5a08:	b	5b00 <gen_proto+0x3dc>
    5a0c:	ldr	r0, [pc, #304]	; 5b44 <gen_proto+0x420>
    5a10:	add	r0, pc, r0
    5a14:	bl	2bb8 <sf_bpf_error>
    5a18:	ldr	r0, [pc, #288]	; 5b40 <gen_proto+0x41c>
    5a1c:	add	r0, pc, r0
    5a20:	bl	2bb8 <sf_bpf_error>
    5a24:	ldr	r0, [pc, #272]	; 5b3c <gen_proto+0x418>
    5a28:	add	r0, pc, r0
    5a2c:	bl	2bb8 <sf_bpf_error>
    5a30:	ldr	r0, [pc, #256]	; 5b38 <gen_proto+0x414>
    5a34:	add	r0, pc, r0
    5a38:	bl	2bb8 <sf_bpf_error>
    5a3c:	ldr	r0, [pc, #240]	; 5b34 <gen_proto+0x410>
    5a40:	add	r0, pc, r0
    5a44:	bl	2bb8 <sf_bpf_error>
    5a48:	ldr	r0, [pc, #224]	; 5b30 <gen_proto+0x40c>
    5a4c:	add	r0, pc, r0
    5a50:	bl	2bb8 <sf_bpf_error>
    5a54:	ldr	r0, [pc, #208]	; 5b2c <gen_proto+0x408>
    5a58:	add	r0, pc, r0
    5a5c:	bl	2bb8 <sf_bpf_error>
    5a60:	ldr	r0, [pc, #192]	; 5b28 <gen_proto+0x404>
    5a64:	add	r0, pc, r0
    5a68:	bl	2bb8 <sf_bpf_error>
    5a6c:	movw	r0, #34525	; 0x86dd
    5a70:	bl	5b70 <gen_linktype>
    5a74:	str	r0, [sp, #20]
    5a78:	ldr	r3, [fp, #-8]
    5a7c:	movw	r0, #3
    5a80:	movw	r1, #6
    5a84:	movw	r2, #16
    5a88:	bl	6940 <gen_cmp>
    5a8c:	str	r0, [sp, #16]
    5a90:	ldr	r0, [sp, #20]
    5a94:	ldr	r1, [sp, #16]
    5a98:	bl	4ddc <sf_gen_and>
    5a9c:	ldr	r0, [sp, #16]
    5aa0:	str	r0, [fp, #-4]
    5aa4:	b	5b00 <gen_proto+0x3dc>
    5aa8:	ldr	r0, [pc, #116]	; 5b24 <gen_proto+0x400>
    5aac:	add	r0, pc, r0
    5ab0:	bl	2bb8 <sf_bpf_error>
    5ab4:	ldr	r0, [pc, #100]	; 5b20 <gen_proto+0x3fc>
    5ab8:	add	r0, pc, r0
    5abc:	bl	2bb8 <sf_bpf_error>
    5ac0:	ldr	r0, [pc, #84]	; 5b1c <gen_proto+0x3f8>
    5ac4:	add	r0, pc, r0
    5ac8:	bl	2bb8 <sf_bpf_error>
    5acc:	ldr	r0, [pc, #68]	; 5b18 <gen_proto+0x3f4>
    5ad0:	add	r0, pc, r0
    5ad4:	bl	2bb8 <sf_bpf_error>
    5ad8:	ldr	r0, [pc, #52]	; 5b14 <gen_proto+0x3f0>
    5adc:	add	r0, pc, r0
    5ae0:	bl	2bb8 <sf_bpf_error>
    5ae4:	ldr	r0, [pc, #36]	; 5b10 <gen_proto+0x3ec>
    5ae8:	add	r0, pc, r0
    5aec:	bl	2bb8 <sf_bpf_error>
    5af0:	ldr	r0, [pc, #20]	; 5b0c <gen_proto+0x3e8>
    5af4:	add	r0, pc, r0
    5af8:	bl	2bb8 <sf_bpf_error>
    5afc:	bl	1048 <abort@plt>
    5b00:	ldr	r0, [fp, #-4]
    5b04:	mov	sp, fp
    5b08:	pop	{fp, pc}
    5b0c:	.word	0x0001753e
    5b10:	.word	0x00017531
    5b14:	.word	0x00017528
    5b18:	.word	0x0001751f
    5b1c:	.word	0x00017517
    5b20:	.word	0x00017523
    5b24:	.word	0x00017518
    5b28:	.word	0x0001754a
    5b2c:	.word	0x00017541
    5b30:	.word	0x00017537
    5b34:	.word	0x0001752d
    5b38:	.word	0x00017523
    5b3c:	.word	0x00017519
    5b40:	.word	0x00017510
    5b44:	.word	0x00017507
    5b48:	.word	0x000174f7
    5b4c:	.word	0x000174d7
    5b50:	.word	0x000174b9
    5b54:	.word	0x0001749b
    5b58:	.word	0x0001747f
    5b5c:	.word	0x00017464
    5b60:	.word	0x00017445
    5b64:	.word	0x00017452
    5b68:	.word	0x00017688
    5b6c:	.word	0x00033d48

00005b70 <gen_linktype>:
    5b70:	push	{fp, lr}
    5b74:	mov	fp, sp
    5b78:	sub	sp, sp, #56	; 0x38
    5b7c:	ldr	r1, [pc, #3076]	; 6788 <gen_linktype+0xc18>
    5b80:	add	r1, pc, r1
    5b84:	str	r0, [fp, #-8]
    5b88:	ldr	r0, [r1]
    5b8c:	cmp	r0, #0
    5b90:	bls	5c08 <gen_linktype+0x98>
    5b94:	ldr	r0, [fp, #-8]
    5b98:	cmp	r0, #33	; 0x21
    5b9c:	str	r0, [fp, #-24]	; 0xffffffe8
    5ba0:	beq	5bdc <gen_linktype+0x6c>
    5ba4:	b	5ba8 <gen_linktype+0x38>
    5ba8:	ldr	r0, [fp, #-24]	; 0xffffffe8
    5bac:	cmp	r0, #87	; 0x57
    5bb0:	beq	5bec <gen_linktype+0x7c>
    5bb4:	b	5bb8 <gen_linktype+0x48>
    5bb8:	ldr	r0, [fp, #-24]	; 0xffffffe8
    5bbc:	cmp	r0, #2048	; 0x800
    5bc0:	beq	5bdc <gen_linktype+0x6c>
    5bc4:	b	5bc8 <gen_linktype+0x58>
    5bc8:	movw	r0, #34525	; 0x86dd
    5bcc:	ldr	r1, [fp, #-24]	; 0xffffffe8
    5bd0:	cmp	r1, r0
    5bd4:	beq	5bec <gen_linktype+0x7c>
    5bd8:	b	5bfc <gen_linktype+0x8c>
    5bdc:	movw	r0, #2
    5be0:	bl	eb8c <gen_mpls_linktype>
    5be4:	str	r0, [fp, #-4]
    5be8:	b	677c <gen_linktype+0xc0c>
    5bec:	movw	r0, #17
    5bf0:	bl	eb8c <gen_mpls_linktype>
    5bf4:	str	r0, [fp, #-4]
    5bf8:	b	677c <gen_linktype+0xc0c>
    5bfc:	ldr	r0, [pc, #3096]	; 681c <gen_linktype+0xcac>
    5c00:	add	r0, pc, r0
    5c04:	bl	2bb8 <sf_bpf_error>
    5c08:	ldr	r0, [pc, #2940]	; 678c <gen_linktype+0xc1c>
    5c0c:	add	r0, pc, r0
    5c10:	ldr	r0, [r0]
    5c14:	cmp	r0, #0
    5c18:	beq	5c4c <gen_linktype+0xdc>
    5c1c:	ldr	r0, [fp, #-8]
    5c20:	bl	ec88 <ethertype_to_ppptype>
    5c24:	ldr	r1, [pc, #3052]	; 6818 <gen_linktype+0xca8>
    5c28:	add	r1, pc, r1
    5c2c:	str	r0, [fp, #-8]
    5c30:	ldr	r1, [r1]
    5c34:	ldr	r3, [fp, #-8]
    5c38:	movw	r0, #2
    5c3c:	movw	r2, #8
    5c40:	bl	6940 <gen_cmp>
    5c44:	str	r0, [fp, #-4]
    5c48:	b	677c <gen_linktype+0xc0c>
    5c4c:	ldr	r0, [pc, #3020]	; 6820 <gen_linktype+0xcb0>
    5c50:	ldr	r0, [pc, r0]
    5c54:	cmp	r0, #229	; 0xe5
    5c58:	str	r0, [sp, #28]
    5c5c:	bhi	6744 <gen_linktype+0xbd4>
    5c60:	add	r0, pc, #8
    5c64:	ldr	r1, [sp, #28]
    5c68:	ldr	r2, [r0, r1, lsl #2]
    5c6c:	add	pc, r0, r2
    5c70:	.word	0x000006a8
    5c74:	.word	0x00000398
    5c78:	.word	0x00000ad4
    5c7c:	.word	0x00000ad4
    5c80:	.word	0x00000ad4
    5c84:	.word	0x00000ad4
    5c88:	.word	0x00000428
    5c8c:	.word	0x00000748
    5c90:	.word	0x000004ec
    5c94:	.word	0x000005b4
    5c98:	.word	0x00000418
    5c9c:	.word	0x00000438
    5ca0:	.word	0x000004ec
    5ca4:	.word	0x00000ad4
    5ca8:	.word	0x00000ad4
    5cac:	.word	0x000004ec
    5cb0:	.word	0x000005e4
    5cb4:	.word	0x00000ad4
    5cb8:	.word	0x00000ad4
    5cbc:	.word	0x00000438
    5cc0:	.word	0x00000ad4
    5cc4:	.word	0x00000ad4
    5cc8:	.word	0x00000ad4
    5ccc:	.word	0x00000ad4
    5cd0:	.word	0x00000ad4
    5cd4:	.word	0x00000ad4
    5cd8:	.word	0x00000ad4
    5cdc:	.word	0x00000ad4
    5ce0:	.word	0x00000ad4
    5ce4:	.word	0x00000ad4
    5ce8:	.word	0x00000ad4
    5cec:	.word	0x00000ad4
    5cf0:	.word	0x00000ad4
    5cf4:	.word	0x00000ad4
    5cf8:	.word	0x00000ad4
    5cfc:	.word	0x00000ad4
    5d00:	.word	0x00000ad4
    5d04:	.word	0x00000ad4
    5d08:	.word	0x00000ad4
    5d0c:	.word	0x00000ad4
    5d10:	.word	0x00000ad4
    5d14:	.word	0x00000ad4
    5d18:	.word	0x00000ad4
    5d1c:	.word	0x00000ad4
    5d20:	.word	0x00000ad4
    5d24:	.word	0x00000ad4
    5d28:	.word	0x00000ad4
    5d2c:	.word	0x00000ad4
    5d30:	.word	0x00000ad4
    5d34:	.word	0x00000ad4
    5d38:	.word	0x000005b4
    5d3c:	.word	0x000005b4
    5d40:	.word	0x00000ad4
    5d44:	.word	0x00000ad4
    5d48:	.word	0x00000ad4
    5d4c:	.word	0x00000ad4
    5d50:	.word	0x00000ad4
    5d54:	.word	0x00000ad4
    5d58:	.word	0x00000ad4
    5d5c:	.word	0x00000ad4
    5d60:	.word	0x00000ad4
    5d64:	.word	0x00000ad4
    5d68:	.word	0x00000ad4
    5d6c:	.word	0x00000ad4
    5d70:	.word	0x00000ad4
    5d74:	.word	0x00000ad4
    5d78:	.word	0x00000ad4
    5d7c:	.word	0x00000ad4
    5d80:	.word	0x00000ad4
    5d84:	.word	0x00000ad4
    5d88:	.word	0x00000ad4
    5d8c:	.word	0x00000ad4
    5d90:	.word	0x00000ad4
    5d94:	.word	0x00000ad4
    5d98:	.word	0x00000ad4
    5d9c:	.word	0x00000ad4
    5da0:	.word	0x00000ad4
    5da4:	.word	0x00000ad4
    5da8:	.word	0x00000ad4
    5dac:	.word	0x00000ad4
    5db0:	.word	0x00000ad4
    5db4:	.word	0x00000ad4
    5db8:	.word	0x00000ad4
    5dbc:	.word	0x00000ad4
    5dc0:	.word	0x00000ad4
    5dc4:	.word	0x00000ad4
    5dc8:	.word	0x00000ad4
    5dcc:	.word	0x00000ad4
    5dd0:	.word	0x00000ad4
    5dd4:	.word	0x00000ad4
    5dd8:	.word	0x00000ad4
    5ddc:	.word	0x00000ad4
    5de0:	.word	0x00000ad4
    5de4:	.word	0x00000ad4
    5de8:	.word	0x00000ad4
    5dec:	.word	0x00000ad4
    5df0:	.word	0x00000ad4
    5df4:	.word	0x00000ad4
    5df8:	.word	0x00000ad4
    5dfc:	.word	0x00000ad4
    5e00:	.word	0x00000ad4
    5e04:	.word	0x00000ad4
    5e08:	.word	0x00000ad4
    5e0c:	.word	0x00000ad4
    5e10:	.word	0x000003a8
    5e14:	.word	0x000003ec
    5e18:	.word	0x00000ad4
    5e1c:	.word	0x00000900
    5e20:	.word	0x000006a8
    5e24:	.word	0x000006a8
    5e28:	.word	0x00000ad4
    5e2c:	.word	0x00000ad4
    5e30:	.word	0x00000ad4
    5e34:	.word	0x000004dc
    5e38:	.word	0x000008d4
    5e3c:	.word	0x00000ad4
    5e40:	.word	0x00000ad4
    5e44:	.word	0x00000ad4
    5e48:	.word	0x00000ad4
    5e4c:	.word	0x000003ec
    5e50:	.word	0x00000ad4
    5e54:	.word	0x00000ad4
    5e58:	.word	0x00000438
    5e5c:	.word	0x00000448
    5e60:	.word	0x00000ad4
    5e64:	.word	0x00000ad4
    5e68:	.word	0x00000ad4
    5e6c:	.word	0x000003ec
    5e70:	.word	0x00000ad4
    5e74:	.word	0x00000748
    5e78:	.word	0x000009f4
    5e7c:	.word	0x000009f4
    5e80:	.word	0x000009f4
    5e84:	.word	0x000009f4
    5e88:	.word	0x000009f4
    5e8c:	.word	0x000009f4
    5e90:	.word	0x000009f4
    5e94:	.word	0x000009f4
    5e98:	.word	0x00000ad4
    5e9c:	.word	0x00000a44
    5ea0:	.word	0x00000a44
    5ea4:	.word	0x00000ad4
    5ea8:	.word	0x00000ad4
    5eac:	.word	0x00000a38
    5eb0:	.word	0x00000a2c
    5eb4:	.word	0x00000ad4
    5eb8:	.word	0x00000ad4
    5ebc:	.word	0x00000ad4
    5ec0:	.word	0x00000ad4
    5ec4:	.word	0x00000ad4
    5ec8:	.word	0x00000ad4
    5ecc:	.word	0x00000ad4
    5ed0:	.word	0x00000ad4
    5ed4:	.word	0x00000ad4
    5ed8:	.word	0x00000ad4
    5edc:	.word	0x00000ad4
    5ee0:	.word	0x00000ad4
    5ee4:	.word	0x00000ad4
    5ee8:	.word	0x00000ad4
    5eec:	.word	0x00000ad4
    5ef0:	.word	0x00000ad4
    5ef4:	.word	0x00000ad4
    5ef8:	.word	0x00000ad4
    5efc:	.word	0x000003ec
    5f00:	.word	0x000009f4
    5f04:	.word	0x00000ad4
    5f08:	.word	0x000005b4
    5f0c:	.word	0x000009f4
    5f10:	.word	0x000009f4
    5f14:	.word	0x00000ad4
    5f18:	.word	0x00000ad4
    5f1c:	.word	0x00000ad4
    5f20:	.word	0x00000ad4
    5f24:	.word	0x00000ad4
    5f28:	.word	0x00000ad4
    5f2c:	.word	0x00000ad4
    5f30:	.word	0x00000ad4
    5f34:	.word	0x00000a5c
    5f38:	.word	0x000009f4
    5f3c:	.word	0x000009f4
    5f40:	.word	0x000009f4
    5f44:	.word	0x000009f4
    5f48:	.word	0x000009e8
    5f4c:	.word	0x000009f4
    5f50:	.word	0x00000ad4
    5f54:	.word	0x00000ad4
    5f58:	.word	0x00000a68
    5f5c:	.word	0x00000a74
    5f60:	.word	0x00000ad4
    5f64:	.word	0x00000a68
    5f68:	.word	0x00000a80
    5f6c:	.word	0x00000a8c
    5f70:	.word	0x000003ec
    5f74:	.word	0x00000a98
    5f78:	.word	0x000009f4
    5f7c:	.word	0x00000a8c
    5f80:	.word	0x00000aa4
    5f84:	.word	0x00000a50
    5f88:	.word	0x00000ab0
    5f8c:	.word	0x00000abc
    5f90:	.word	0x000009f4
    5f94:	.word	0x00000a74
    5f98:	.word	0x00000ac8
    5f9c:	.word	0x00000ad4
    5fa0:	.word	0x00000ad4
    5fa4:	.word	0x00000ad4
    5fa8:	.word	0x00000ad4
    5fac:	.word	0x00000ad4
    5fb0:	.word	0x00000ad4
    5fb4:	.word	0x00000ad4
    5fb8:	.word	0x00000ad4
    5fbc:	.word	0x00000ad4
    5fc0:	.word	0x00000ad4
    5fc4:	.word	0x00000ad4
    5fc8:	.word	0x00000ad4
    5fcc:	.word	0x00000a8c
    5fd0:	.word	0x00000ad4
    5fd4:	.word	0x00000ad4
    5fd8:	.word	0x00000ad4
    5fdc:	.word	0x00000ad4
    5fe0:	.word	0x00000a68
    5fe4:	.word	0x00000ad4
    5fe8:	.word	0x00000ad4
    5fec:	.word	0x00000ad4
    5ff0:	.word	0x00000ad4
    5ff4:	.word	0x00000ad4
    5ff8:	.word	0x00000a1c
    5ffc:	.word	0x00000a80
    6000:	.word	0x00000568
    6004:	.word	0x0000058c
    6008:	ldr	r0, [fp, #-8]
    600c:	bl	ed88 <gen_ether_linktype>
    6010:	str	r0, [fp, #-4]
    6014:	b	677c <gen_linktype+0xc0c>
    6018:	ldr	r0, [fp, #-8]
    601c:	cmp	r0, #254	; 0xfe
    6020:	bne	6038 <gen_linktype+0x4c8>
    6024:	b	6028 <gen_linktype+0x4b8>
    6028:	ldr	r0, [fp, #-8]
    602c:	lsl	r0, r0, #8
    6030:	orr	r0, r0, #254	; 0xfe
    6034:	str	r0, [fp, #-8]
    6038:	ldr	r0, [pc, #1996]	; 680c <gen_linktype+0xc9c>
    603c:	add	r0, pc, r0
    6040:	ldr	r1, [r0]
    6044:	ldr	r3, [fp, #-8]
    6048:	movw	r0, #1
    604c:	movw	r2, #8
    6050:	bl	6940 <gen_cmp>
    6054:	str	r0, [fp, #-4]
    6058:	b	677c <gen_linktype+0xc0c>
    605c:	bl	f090 <gen_check_802_11_data_frame>
    6060:	str	r0, [fp, #-12]
    6064:	ldr	r0, [fp, #-8]
    6068:	bl	f12c <gen_llc_linktype>
    606c:	str	r0, [fp, #-16]
    6070:	ldr	r0, [fp, #-12]
    6074:	ldr	r1, [fp, #-16]
    6078:	bl	4ddc <sf_gen_and>
    607c:	ldr	r0, [fp, #-16]
    6080:	str	r0, [fp, #-4]
    6084:	b	677c <gen_linktype+0xc0c>
    6088:	ldr	r0, [fp, #-8]
    608c:	bl	f12c <gen_llc_linktype>
    6090:	str	r0, [fp, #-4]
    6094:	b	677c <gen_linktype+0xc0c>
    6098:	ldr	r0, [fp, #-8]
    609c:	bl	f12c <gen_llc_linktype>
    60a0:	str	r0, [fp, #-4]
    60a4:	b	677c <gen_linktype+0xc0c>
    60a8:	ldr	r0, [fp, #-8]
    60ac:	bl	f12c <gen_llc_linktype>
    60b0:	str	r0, [fp, #-4]
    60b4:	b	677c <gen_linktype+0xc0c>
    60b8:	ldr	r0, [pc, #1864]	; 6808 <gen_linktype+0xc98>
    60bc:	add	r0, pc, r0
    60c0:	ldr	r0, [r0]
    60c4:	cmp	r0, #0
    60c8:	beq	6110 <gen_linktype+0x5a0>
    60cc:	movw	r0, #1
    60d0:	movw	r1, #4
    60d4:	movw	r2, #8
    60d8:	movw	r3, #65280	; 0xff00
    60dc:	bl	6940 <gen_cmp>
    60e0:	str	r0, [fp, #-12]
    60e4:	ldr	r0, [fp, #-12]
    60e8:	bl	502c <sf_gen_not>
    60ec:	ldr	r0, [fp, #-8]
    60f0:	bl	ed88 <gen_ether_linktype>
    60f4:	str	r0, [fp, #-16]
    60f8:	ldr	r0, [fp, #-12]
    60fc:	ldr	r1, [fp, #-16]
    6100:	bl	4ddc <sf_gen_and>
    6104:	ldr	r0, [fp, #-16]
    6108:	str	r0, [fp, #-4]
    610c:	b	677c <gen_linktype+0xc0c>
    6110:	movw	r0, #53	; 0x35
    6114:	movw	r1, #2
    6118:	movw	r2, #16
    611c:	movw	r3, #0
    6120:	bl	d088 <sf_gen_atmfield_code>
    6124:	str	r0, [fp, #-12]
    6128:	ldr	r0, [fp, #-8]
    612c:	bl	f12c <gen_llc_linktype>
    6130:	str	r0, [fp, #-16]
    6134:	ldr	r0, [fp, #-12]
    6138:	ldr	r1, [fp, #-16]
    613c:	bl	4ddc <sf_gen_and>
    6140:	ldr	r0, [fp, #-16]
    6144:	str	r0, [fp, #-4]
    6148:	b	677c <gen_linktype+0xc0c>
    614c:	ldr	r0, [fp, #-8]
    6150:	bl	f240 <gen_linux_sll_linktype>
    6154:	str	r0, [fp, #-4]
    6158:	b	677c <gen_linktype+0xc0c>
    615c:	ldr	r0, [fp, #-8]
    6160:	cmp	r0, #2048	; 0x800
    6164:	str	r0, [sp, #24]
    6168:	beq	6184 <gen_linktype+0x614>
    616c:	b	6170 <gen_linktype+0x600>
    6170:	movw	r0, #34525	; 0x86dd
    6174:	ldr	r1, [sp, #24]
    6178:	cmp	r1, r0
    617c:	beq	61a8 <gen_linktype+0x638>
    6180:	b	61cc <gen_linktype+0x65c>
    6184:	movw	r0, #1
    6188:	movw	r1, #0
    618c:	movw	r2, #16
    6190:	movw	r3, #64	; 0x40
    6194:	movw	ip, #240	; 0xf0
    6198:	str	ip, [sp]
    619c:	bl	be00 <gen_mcmp>
    61a0:	str	r0, [fp, #-4]
    61a4:	b	677c <gen_linktype+0xc0c>
    61a8:	movw	r0, #1
    61ac:	movw	r1, #0
    61b0:	movw	r2, #16
    61b4:	movw	r3, #96	; 0x60
    61b8:	movw	ip, #240	; 0xf0
    61bc:	str	ip, [sp]
    61c0:	bl	be00 <gen_mcmp>
    61c4:	str	r0, [fp, #-4]
    61c8:	b	677c <gen_linktype+0xc0c>
    61cc:	bl	f534 <gen_false>
    61d0:	str	r0, [fp, #-4]
    61d4:	b	677c <gen_linktype+0xc0c>
    61d8:	ldr	r0, [fp, #-8]
    61dc:	cmp	r0, #2048	; 0x800
    61e0:	bne	61f0 <gen_linktype+0x680>
    61e4:	bl	f548 <gen_true>
    61e8:	str	r0, [fp, #-4]
    61ec:	b	677c <gen_linktype+0xc0c>
    61f0:	bl	f534 <gen_false>
    61f4:	str	r0, [fp, #-4]
    61f8:	b	677c <gen_linktype+0xc0c>
    61fc:	ldr	r0, [fp, #-8]
    6200:	movw	r1, #34525	; 0x86dd
    6204:	cmp	r0, r1
    6208:	bne	6218 <gen_linktype+0x6a8>
    620c:	bl	f548 <gen_true>
    6210:	str	r0, [fp, #-4]
    6214:	b	677c <gen_linktype+0xc0c>
    6218:	bl	f534 <gen_false>
    621c:	str	r0, [fp, #-4]
    6220:	b	677c <gen_linktype+0xc0c>
    6224:	ldr	r0, [fp, #-8]
    6228:	bl	ec88 <ethertype_to_ppptype>
    622c:	ldr	r1, [pc, #1488]	; 6804 <gen_linktype+0xc94>
    6230:	add	r1, pc, r1
    6234:	str	r0, [fp, #-8]
    6238:	ldr	r1, [r1]
    623c:	ldr	r3, [fp, #-8]
    6240:	movw	r0, #1
    6244:	movw	r2, #8
    6248:	bl	6940 <gen_cmp>
    624c:	str	r0, [fp, #-4]
    6250:	b	677c <gen_linktype+0xc0c>
    6254:	ldr	r0, [fp, #-8]
    6258:	cmp	r0, #2048	; 0x800
    625c:	bne	62e8 <gen_linktype+0x778>
    6260:	b	6264 <gen_linktype+0x6f4>
    6264:	ldr	r0, [pc, #1424]	; 67fc <gen_linktype+0xc8c>
    6268:	add	r0, pc, r0
    626c:	ldr	r1, [r0]
    6270:	movw	r0, #1
    6274:	movw	r2, #8
    6278:	movw	r3, #33	; 0x21
    627c:	bl	6940 <gen_cmp>
    6280:	ldr	r1, [pc, #1392]	; 67f8 <gen_linktype+0xc88>
    6284:	add	r1, pc, r1
    6288:	str	r0, [fp, #-12]
    628c:	ldr	r1, [r1]
    6290:	movw	r0, #1
    6294:	movw	r2, #8
    6298:	movw	r3, #45	; 0x2d
    629c:	bl	6940 <gen_cmp>
    62a0:	str	r0, [fp, #-16]
    62a4:	ldr	r0, [fp, #-12]
    62a8:	ldr	r1, [fp, #-16]
    62ac:	bl	4f94 <sf_gen_or>
    62b0:	ldr	r0, [pc, #1340]	; 67f4 <gen_linktype+0xc84>
    62b4:	add	r0, pc, r0
    62b8:	ldr	r1, [r0]
    62bc:	movw	r0, #1
    62c0:	movw	r2, #8
    62c4:	movw	r3, #47	; 0x2f
    62c8:	bl	6940 <gen_cmp>
    62cc:	str	r0, [fp, #-12]
    62d0:	ldr	r0, [fp, #-16]
    62d4:	ldr	r1, [fp, #-12]
    62d8:	bl	4f94 <sf_gen_or>
    62dc:	ldr	r0, [fp, #-12]
    62e0:	str	r0, [fp, #-4]
    62e4:	b	677c <gen_linktype+0xc0c>
    62e8:	ldr	r0, [fp, #-8]
    62ec:	bl	ec88 <ethertype_to_ppptype>
    62f0:	ldr	r1, [pc, #1288]	; 6800 <gen_linktype+0xc90>
    62f4:	add	r1, pc, r1
    62f8:	str	r0, [fp, #-8]
    62fc:	ldr	r1, [r1]
    6300:	ldr	r3, [fp, #-8]
    6304:	movw	r0, #1
    6308:	movw	r2, #8
    630c:	bl	6940 <gen_cmp>
    6310:	str	r0, [fp, #-4]
    6314:	b	677c <gen_linktype+0xc0c>
    6318:	ldr	r0, [fp, #-8]
    631c:	cmp	r0, #2048	; 0x800
    6320:	str	r0, [sp, #20]
    6324:	beq	6340 <gen_linktype+0x7d0>
    6328:	b	632c <gen_linktype+0x7bc>
    632c:	movw	r0, #34525	; 0x86dd
    6330:	ldr	r1, [sp, #20]
    6334:	cmp	r1, r0
    6338:	beq	634c <gen_linktype+0x7dc>
    633c:	b	6358 <gen_linktype+0x7e8>
    6340:	movw	r0, #2
    6344:	str	r0, [fp, #-8]
    6348:	b	6364 <gen_linktype+0x7f4>
    634c:	movw	r0, #10
    6350:	str	r0, [fp, #-8]
    6354:	b	6364 <gen_linktype+0x7f4>
    6358:	bl	f534 <gen_false>
    635c:	str	r0, [fp, #-4]
    6360:	b	677c <gen_linktype+0xc0c>
    6364:	ldr	r0, [pc, #1152]	; 67ec <gen_linktype+0xc7c>
    6368:	add	r0, pc, r0
    636c:	ldr	r0, [r0]
    6370:	cmp	r0, #0
    6374:	beq	638c <gen_linktype+0x81c>
    6378:	ldr	r0, [pc, #1136]	; 67f0 <gen_linktype+0xc80>
    637c:	add	r0, pc, r0
    6380:	ldr	r0, [r0]
    6384:	cmp	r0, #109	; 0x6d
    6388:	bne	6398 <gen_linktype+0x828>
    638c:	ldr	r0, [fp, #-8]
    6390:	bl	fd0 <htonl@plt>
    6394:	str	r0, [fp, #-8]
    6398:	ldr	r3, [fp, #-8]
    639c:	movw	r0, #1
    63a0:	movw	r1, #0
    63a4:	str	r1, [sp, #16]
    63a8:	ldr	r2, [sp, #16]
    63ac:	bl	6940 <gen_cmp>
    63b0:	str	r0, [fp, #-4]
    63b4:	b	677c <gen_linktype+0xc0c>
    63b8:	ldr	r0, [fp, #-8]
    63bc:	cmp	r0, #2048	; 0x800
    63c0:	str	r0, [sp, #12]
    63c4:	beq	644c <gen_linktype+0x8dc>
    63c8:	b	63cc <gen_linktype+0x85c>
    63cc:	movw	r0, #2054	; 0x806
    63d0:	ldr	r1, [sp, #12]
    63d4:	cmp	r1, r0
    63d8:	beq	64a4 <gen_linktype+0x934>
    63dc:	b	63e0 <gen_linktype+0x870>
    63e0:	movw	r0, #32821	; 0x8035
    63e4:	ldr	r1, [sp, #12]
    63e8:	cmp	r1, r0
    63ec:	beq	64fc <gen_linktype+0x98c>
    63f0:	b	63f4 <gen_linktype+0x884>
    63f4:	movw	r0, #32923	; 0x809b
    63f8:	ldr	r1, [sp, #12]
    63fc:	cmp	r1, r0
    6400:	beq	6520 <gen_linktype+0x9b0>
    6404:	b	6408 <gen_linktype+0x898>
    6408:	movw	r0, #34525	; 0x86dd
    640c:	ldr	r1, [sp, #12]
    6410:	cmp	r1, r0
    6414:	beq	6428 <gen_linktype+0x8b8>
    6418:	b	641c <gen_linktype+0x8ac>
    641c:	bl	f534 <gen_false>
    6420:	str	r0, [fp, #-4]
    6424:	b	677c <gen_linktype+0xc0c>
    6428:	ldr	r0, [pc, #952]	; 67e8 <gen_linktype+0xc78>
    642c:	add	r0, pc, r0
    6430:	ldr	r1, [r0]
    6434:	movw	r0, #1
    6438:	movw	r2, #16
    643c:	movw	r3, #196	; 0xc4
    6440:	bl	6940 <gen_cmp>
    6444:	str	r0, [fp, #-4]
    6448:	b	677c <gen_linktype+0xc0c>
    644c:	ldr	r0, [pc, #912]	; 67e4 <gen_linktype+0xc74>
    6450:	add	r0, pc, r0
    6454:	ldr	r1, [r0]
    6458:	movw	r0, #1
    645c:	movw	r2, #16
    6460:	movw	r3, #212	; 0xd4
    6464:	bl	6940 <gen_cmp>
    6468:	ldr	r1, [pc, #880]	; 67e0 <gen_linktype+0xc70>
    646c:	add	r1, pc, r1
    6470:	str	r0, [fp, #-12]
    6474:	ldr	r1, [r1]
    6478:	movw	r0, #1
    647c:	movw	r2, #16
    6480:	movw	r3, #240	; 0xf0
    6484:	bl	6940 <gen_cmp>
    6488:	str	r0, [fp, #-16]
    648c:	ldr	r0, [fp, #-12]
    6490:	ldr	r1, [fp, #-16]
    6494:	bl	4f94 <sf_gen_or>
    6498:	ldr	r0, [fp, #-16]
    649c:	str	r0, [fp, #-4]
    64a0:	b	677c <gen_linktype+0xc0c>
    64a4:	ldr	r0, [pc, #816]	; 67dc <gen_linktype+0xc6c>
    64a8:	add	r0, pc, r0
    64ac:	ldr	r1, [r0]
    64b0:	movw	r0, #1
    64b4:	movw	r2, #16
    64b8:	movw	r3, #213	; 0xd5
    64bc:	bl	6940 <gen_cmp>
    64c0:	ldr	r1, [pc, #784]	; 67d8 <gen_linktype+0xc68>
    64c4:	add	r1, pc, r1
    64c8:	str	r0, [fp, #-12]
    64cc:	ldr	r1, [r1]
    64d0:	movw	r0, #1
    64d4:	movw	r2, #16
    64d8:	movw	r3, #241	; 0xf1
    64dc:	bl	6940 <gen_cmp>
    64e0:	str	r0, [fp, #-16]
    64e4:	ldr	r0, [fp, #-12]
    64e8:	ldr	r1, [fp, #-16]
    64ec:	bl	4f94 <sf_gen_or>
    64f0:	ldr	r0, [fp, #-16]
    64f4:	str	r0, [fp, #-4]
    64f8:	b	677c <gen_linktype+0xc0c>
    64fc:	ldr	r0, [pc, #720]	; 67d4 <gen_linktype+0xc64>
    6500:	add	r0, pc, r0
    6504:	ldr	r1, [r0]
    6508:	movw	r0, #1
    650c:	movw	r2, #16
    6510:	movw	r3, #214	; 0xd6
    6514:	bl	6940 <gen_cmp>
    6518:	str	r0, [fp, #-4]
    651c:	b	677c <gen_linktype+0xc0c>
    6520:	ldr	r0, [pc, #680]	; 67d0 <gen_linktype+0xc60>
    6524:	add	r0, pc, r0
    6528:	ldr	r1, [r0]
    652c:	movw	r0, #1
    6530:	movw	r2, #16
    6534:	movw	r3, #221	; 0xdd
    6538:	bl	6940 <gen_cmp>
    653c:	str	r0, [fp, #-4]
    6540:	b	677c <gen_linktype+0xc0c>
    6544:	ldr	r0, [fp, #-8]
    6548:	movw	r1, #32923	; 0x809b
    654c:	cmp	r0, r1
    6550:	bne	6564 <gen_linktype+0x9f4>
    6554:	b	6558 <gen_linktype+0x9e8>
    6558:	bl	f548 <gen_true>
    655c:	str	r0, [fp, #-4]
    6560:	b	677c <gen_linktype+0xc0c>
    6564:	bl	f534 <gen_false>
    6568:	str	r0, [fp, #-4]
    656c:	b	677c <gen_linktype+0xc0c>
    6570:	ldr	r0, [fp, #-8]
    6574:	cmp	r0, #254	; 0xfe
    6578:	str	r0, [sp, #8]
    657c:	beq	65e0 <gen_linktype+0xa70>
    6580:	b	6584 <gen_linktype+0xa14>
    6584:	ldr	r0, [sp, #8]
    6588:	cmp	r0, #2048	; 0x800
    658c:	beq	65a8 <gen_linktype+0xa38>
    6590:	b	6594 <gen_linktype+0xa24>
    6594:	movw	r0, #34525	; 0x86dd
    6598:	ldr	r1, [sp, #8]
    659c:	cmp	r1, r0
    65a0:	beq	65c4 <gen_linktype+0xa54>
    65a4:	b	664c <gen_linktype+0xadc>
    65a8:	movw	r0, #1
    65ac:	movw	r1, #2
    65b0:	movw	r2, #8
    65b4:	movw	r3, #972	; 0x3cc
    65b8:	bl	6940 <gen_cmp>
    65bc:	str	r0, [fp, #-4]
    65c0:	b	677c <gen_linktype+0xc0c>
    65c4:	movw	r0, #1
    65c8:	movw	r1, #2
    65cc:	movw	r2, #8
    65d0:	movw	r3, #910	; 0x38e
    65d4:	bl	6940 <gen_cmp>
    65d8:	str	r0, [fp, #-4]
    65dc:	b	677c <gen_linktype+0xc0c>
    65e0:	movw	r0, #1
    65e4:	movw	r1, #2
    65e8:	movw	r2, #8
    65ec:	movw	r3, #897	; 0x381
    65f0:	bl	6940 <gen_cmp>
    65f4:	str	r0, [fp, #-12]
    65f8:	movw	r0, #1
    65fc:	movw	r1, #2
    6600:	movw	r2, #8
    6604:	movw	r3, #898	; 0x382
    6608:	bl	6940 <gen_cmp>
    660c:	str	r0, [fp, #-16]
    6610:	movw	r0, #1
    6614:	movw	r1, #2
    6618:	movw	r2, #8
    661c:	movw	r3, #899	; 0x383
    6620:	bl	6940 <gen_cmp>
    6624:	str	r0, [fp, #-20]	; 0xffffffec
    6628:	ldr	r0, [fp, #-16]
    662c:	ldr	r1, [fp, #-20]	; 0xffffffec
    6630:	bl	4f94 <sf_gen_or>
    6634:	ldr	r0, [fp, #-12]
    6638:	ldr	r1, [fp, #-20]	; 0xffffffec
    663c:	bl	4f94 <sf_gen_or>
    6640:	ldr	r0, [fp, #-20]	; 0xffffffec
    6644:	str	r0, [fp, #-4]
    6648:	b	677c <gen_linktype+0xc0c>
    664c:	bl	f534 <gen_false>
    6650:	str	r0, [fp, #-4]
    6654:	b	677c <gen_linktype+0xc0c>
    6658:	ldr	r0, [pc, #364]	; 67cc <gen_linktype+0xc5c>
    665c:	add	r0, pc, r0
    6660:	bl	2bb8 <sf_bpf_error>
    6664:	ldr	r3, [pc, #348]	; 67c8 <gen_linktype+0xc58>
    6668:	movw	r0, #1
    666c:	movw	r1, #0
    6670:	str	r1, [sp, #4]
    6674:	ldr	r2, [sp, #4]
    6678:	mvn	ip, #255	; 0xff
    667c:	str	ip, [sp]
    6680:	bl	be00 <gen_mcmp>
    6684:	str	r0, [fp, #-4]
    6688:	b	677c <gen_linktype+0xc0c>
    668c:	ldr	r0, [fp, #-8]
    6690:	bl	f55c <gen_ipnet_linktype>
    6694:	str	r0, [fp, #-4]
    6698:	b	677c <gen_linktype+0xc0c>
    669c:	ldr	r0, [pc, #288]	; 67c4 <gen_linktype+0xc54>
    66a0:	add	r0, pc, r0
    66a4:	bl	2bb8 <sf_bpf_error>
    66a8:	ldr	r0, [pc, #272]	; 67c0 <gen_linktype+0xc50>
    66ac:	add	r0, pc, r0
    66b0:	bl	2bb8 <sf_bpf_error>
    66b4:	ldr	r0, [pc, #256]	; 67bc <gen_linktype+0xc4c>
    66b8:	add	r0, pc, r0
    66bc:	bl	2bb8 <sf_bpf_error>
    66c0:	ldr	r0, [pc, #240]	; 67b8 <gen_linktype+0xc48>
    66c4:	add	r0, pc, r0
    66c8:	bl	2bb8 <sf_bpf_error>
    66cc:	ldr	r0, [pc, #224]	; 67b4 <gen_linktype+0xc44>
    66d0:	add	r0, pc, r0
    66d4:	bl	2bb8 <sf_bpf_error>
    66d8:	ldr	r0, [pc, #208]	; 67b0 <gen_linktype+0xc40>
    66dc:	add	r0, pc, r0
    66e0:	bl	2bb8 <sf_bpf_error>
    66e4:	ldr	r0, [pc, #192]	; 67ac <gen_linktype+0xc3c>
    66e8:	add	r0, pc, r0
    66ec:	bl	2bb8 <sf_bpf_error>
    66f0:	ldr	r0, [pc, #176]	; 67a8 <gen_linktype+0xc38>
    66f4:	add	r0, pc, r0
    66f8:	bl	2bb8 <sf_bpf_error>
    66fc:	ldr	r0, [pc, #160]	; 67a4 <gen_linktype+0xc34>
    6700:	add	r0, pc, r0
    6704:	bl	2bb8 <sf_bpf_error>
    6708:	ldr	r0, [pc, #144]	; 67a0 <gen_linktype+0xc30>
    670c:	add	r0, pc, r0
    6710:	bl	2bb8 <sf_bpf_error>
    6714:	ldr	r0, [pc, #128]	; 679c <gen_linktype+0xc2c>
    6718:	add	r0, pc, r0
    671c:	bl	2bb8 <sf_bpf_error>
    6720:	ldr	r0, [pc, #112]	; 6798 <gen_linktype+0xc28>
    6724:	add	r0, pc, r0
    6728:	bl	2bb8 <sf_bpf_error>
    672c:	ldr	r0, [pc, #96]	; 6794 <gen_linktype+0xc24>
    6730:	add	r0, pc, r0
    6734:	bl	2bb8 <sf_bpf_error>
    6738:	ldr	r0, [pc, #80]	; 6790 <gen_linktype+0xc20>
    673c:	add	r0, pc, r0
    6740:	bl	2bb8 <sf_bpf_error>
    6744:	ldr	r0, [pc, #196]	; 6810 <gen_linktype+0xca0>
    6748:	add	r0, pc, r0
    674c:	ldr	r0, [r0]
    6750:	cmn	r0, #1
    6754:	bne	675c <gen_linktype+0xbec>
    6758:	bl	1048 <abort@plt>
    675c:	ldr	r0, [pc, #176]	; 6814 <gen_linktype+0xca4>
    6760:	add	r0, pc, r0
    6764:	ldr	r1, [r0]
    6768:	ldr	r3, [fp, #-8]
    676c:	movw	r0, #1
    6770:	movw	r2, #8
    6774:	bl	6940 <gen_cmp>
    6778:	str	r0, [fp, #-4]
    677c:	ldr	r0, [fp, #-4]
    6780:	mov	sp, fp
    6784:	pop	{fp, pc}
    6788:	.word	0x000336d0
    678c:	.word	0x000339f8
    6790:	.word	0x00016668
    6794:	.word	0x00016645
    6798:	.word	0x00016621
    679c:	.word	0x000165fe
    67a0:	.word	0x000165d4
    67a4:	.word	0x000165a8
    67a8:	.word	0x00016586
    67ac:	.word	0x0001655e
    67b0:	.word	0x0001653c
    67b4:	.word	0x00016519
    67b8:	.word	0x000164f7
    67bc:	.word	0x000164d4
    67c0:	.word	0x000164af
    67c4:	.word	0x0001648c
    67c8:	.word	0x4d474300
    67cc:	.word	0x0001648f
    67d0:	.word	0x000330c4
    67d4:	.word	0x000330e8
    67d8:	.word	0x00033124
    67dc:	.word	0x00033140
    67e0:	.word	0x0003317c
    67e4:	.word	0x00033198
    67e8:	.word	0x000331bc
    67ec:	.word	0x00033278
    67f0:	.word	0x00033264
    67f4:	.word	0x00033334
    67f8:	.word	0x00033364
    67fc:	.word	0x00033380
    6800:	.word	0x000332f4
    6804:	.word	0x000333b8
    6808:	.word	0x00033528
    680c:	.word	0x000335ac
    6810:	.word	0x00032ea0
    6814:	.word	0x00032e88
    6818:	.word	0x000339c0
    681c:	.word	0x00016ecc
    6820:	.word	0x00033990

00006824 <sf_gen_portop>:
    6824:	push	{fp, lr}
    6828:	mov	fp, sp
    682c:	sub	sp, sp, #32
    6830:	str	r0, [fp, #-4]
    6834:	str	r1, [fp, #-8]
    6838:	str	r2, [fp, #-12]
    683c:	ldr	r3, [fp, #-8]
    6840:	mov	r0, #3
    6844:	mov	r1, #9
    6848:	mov	r2, #16
    684c:	bl	6940 <gen_cmp>
    6850:	str	r0, [sp, #8]
    6854:	bl	699c <gen_ipfrag>
    6858:	str	r0, [sp, #16]
    685c:	ldr	r0, [sp, #8]
    6860:	ldr	r1, [sp, #16]
    6864:	bl	4ddc <sf_gen_and>
    6868:	ldr	r0, [fp, #-12]
    686c:	cmp	r0, #4
    6870:	str	r0, [sp, #4]
    6874:	bhi	6924 <sf_gen_portop+0x100>
    6878:	add	r0, pc, #8
    687c:	ldr	r1, [sp, #4]
    6880:	ldr	r2, [r0, r1, lsl #2]
    6884:	add	pc, r0, r2
    6888:	.word	0x0000003c
    688c:	.word	0x00000014
    6890:	.word	0x00000028
    6894:	.word	0x0000003c
    6898:	.word	0x0000006c
    689c:	ldr	r1, [fp, #-4]
    68a0:	movw	r0, #0
    68a4:	bl	69f4 <gen_portatom>
    68a8:	str	r0, [sp, #12]
    68ac:	b	6928 <sf_gen_portop+0x104>
    68b0:	ldr	r1, [fp, #-4]
    68b4:	movw	r0, #2
    68b8:	bl	69f4 <gen_portatom>
    68bc:	str	r0, [sp, #12]
    68c0:	b	6928 <sf_gen_portop+0x104>
    68c4:	ldr	r1, [fp, #-4]
    68c8:	movw	r0, #0
    68cc:	bl	69f4 <gen_portatom>
    68d0:	str	r0, [sp, #8]
    68d4:	ldr	r1, [fp, #-4]
    68d8:	movw	r0, #2
    68dc:	bl	69f4 <gen_portatom>
    68e0:	str	r0, [sp, #12]
    68e4:	ldr	r0, [sp, #8]
    68e8:	ldr	r1, [sp, #12]
    68ec:	bl	4f94 <sf_gen_or>
    68f0:	b	6928 <sf_gen_portop+0x104>
    68f4:	ldr	r1, [fp, #-4]
    68f8:	movw	r0, #0
    68fc:	bl	69f4 <gen_portatom>
    6900:	str	r0, [sp, #8]
    6904:	ldr	r1, [fp, #-4]
    6908:	movw	r0, #2
    690c:	bl	69f4 <gen_portatom>
    6910:	str	r0, [sp, #12]
    6914:	ldr	r0, [sp, #8]
    6918:	ldr	r1, [sp, #12]
    691c:	bl	4ddc <sf_gen_and>
    6920:	b	6928 <sf_gen_portop+0x104>
    6924:	bl	1048 <abort@plt>
    6928:	ldr	r0, [sp, #16]
    692c:	ldr	r1, [sp, #12]
    6930:	bl	4ddc <sf_gen_and>
    6934:	ldr	r0, [sp, #12]
    6938:	mov	sp, fp
    693c:	pop	{fp, pc}

00006940 <gen_cmp>:
    6940:	push	{fp, lr}
    6944:	mov	fp, sp
    6948:	sub	sp, sp, #32
    694c:	str	r0, [fp, #-4]
    6950:	str	r1, [fp, #-8]
    6954:	str	r2, [fp, #-12]
    6958:	str	r3, [sp, #16]
    695c:	ldr	r0, [fp, #-4]
    6960:	ldr	r1, [fp, #-8]
    6964:	ldr	r2, [fp, #-12]
    6968:	ldr	r3, [sp, #16]
    696c:	mvn	ip, #0
    6970:	str	r3, [sp, #12]
    6974:	mov	r3, ip
    6978:	movw	ip, #16
    697c:	str	ip, [sp]
    6980:	movw	ip, #0
    6984:	str	ip, [sp, #4]
    6988:	ldr	ip, [sp, #12]
    698c:	str	ip, [sp, #8]
    6990:	bl	d3e8 <gen_ncmp>
    6994:	mov	sp, fp
    6998:	pop	{fp, pc}

0000699c <gen_ipfrag>:
    699c:	push	{fp, lr}
    69a0:	mov	fp, sp
    69a4:	sub	sp, sp, #8
    69a8:	movw	r0, #3
    69ac:	movw	r1, #6
    69b0:	movw	r2, #8
    69b4:	bl	c2e8 <gen_load_a>
    69b8:	str	r0, [sp, #4]
    69bc:	movw	r0, #69	; 0x45
    69c0:	bl	b4bc <new_block>
    69c4:	str	r0, [sp]
    69c8:	ldr	r0, [sp]
    69cc:	movw	r1, #8191	; 0x1fff
    69d0:	str	r1, [r0, #20]
    69d4:	ldr	r0, [sp, #4]
    69d8:	ldr	r1, [sp]
    69dc:	str	r0, [r1, #4]
    69e0:	ldr	r0, [sp]
    69e4:	bl	502c <sf_gen_not>
    69e8:	ldr	r0, [sp]
    69ec:	mov	sp, fp
    69f0:	pop	{fp, pc}

000069f4 <gen_portatom>:
    69f4:	push	{fp, lr}
    69f8:	mov	fp, sp
    69fc:	sub	sp, sp, #8
    6a00:	str	r0, [sp, #4]
    6a04:	str	r1, [sp]
    6a08:	ldr	r1, [sp, #4]
    6a0c:	ldr	r3, [sp]
    6a10:	movw	r0, #5
    6a14:	movw	r2, #8
    6a18:	bl	6940 <gen_cmp>
    6a1c:	mov	sp, fp
    6a20:	pop	{fp, pc}

00006a24 <sf_gen_portop6>:
    6a24:	push	{fp, lr}
    6a28:	mov	fp, sp
    6a2c:	sub	sp, sp, #32
    6a30:	str	r0, [fp, #-4]
    6a34:	str	r1, [fp, #-8]
    6a38:	str	r2, [fp, #-12]
    6a3c:	ldr	r3, [fp, #-8]
    6a40:	mov	r0, #3
    6a44:	mov	r1, #6
    6a48:	mov	r2, #16
    6a4c:	bl	6940 <gen_cmp>
    6a50:	str	r0, [sp, #16]
    6a54:	ldr	r0, [fp, #-12]
    6a58:	cmp	r0, #4
    6a5c:	str	r0, [sp, #4]
    6a60:	bhi	6b10 <sf_gen_portop6+0xec>
    6a64:	add	r0, pc, #8
    6a68:	ldr	r1, [sp, #4]
    6a6c:	ldr	r2, [r0, r1, lsl #2]
    6a70:	add	pc, r0, r2
    6a74:	.word	0x0000003c
    6a78:	.word	0x00000014
    6a7c:	.word	0x00000028
    6a80:	.word	0x0000003c
    6a84:	.word	0x0000006c
    6a88:	ldr	r1, [fp, #-4]
    6a8c:	movw	r0, #0
    6a90:	bl	6b2c <gen_portatom6>
    6a94:	str	r0, [sp, #12]
    6a98:	b	6b14 <sf_gen_portop6+0xf0>
    6a9c:	ldr	r1, [fp, #-4]
    6aa0:	movw	r0, #2
    6aa4:	bl	6b2c <gen_portatom6>
    6aa8:	str	r0, [sp, #12]
    6aac:	b	6b14 <sf_gen_portop6+0xf0>
    6ab0:	ldr	r1, [fp, #-4]
    6ab4:	movw	r0, #0
    6ab8:	bl	6b2c <gen_portatom6>
    6abc:	str	r0, [sp, #8]
    6ac0:	ldr	r1, [fp, #-4]
    6ac4:	movw	r0, #2
    6ac8:	bl	6b2c <gen_portatom6>
    6acc:	str	r0, [sp, #12]
    6ad0:	ldr	r0, [sp, #8]
    6ad4:	ldr	r1, [sp, #12]
    6ad8:	bl	4f94 <sf_gen_or>
    6adc:	b	6b14 <sf_gen_portop6+0xf0>
    6ae0:	ldr	r1, [fp, #-4]
    6ae4:	movw	r0, #0
    6ae8:	bl	6b2c <gen_portatom6>
    6aec:	str	r0, [sp, #8]
    6af0:	ldr	r1, [fp, #-4]
    6af4:	movw	r0, #2
    6af8:	bl	6b2c <gen_portatom6>
    6afc:	str	r0, [sp, #12]
    6b00:	ldr	r0, [sp, #8]
    6b04:	ldr	r1, [sp, #12]
    6b08:	bl	4ddc <sf_gen_and>
    6b0c:	b	6b14 <sf_gen_portop6+0xf0>
    6b10:	bl	1048 <abort@plt>
    6b14:	ldr	r0, [sp, #16]
    6b18:	ldr	r1, [sp, #12]
    6b1c:	bl	4ddc <sf_gen_and>
    6b20:	ldr	r0, [sp, #12]
    6b24:	mov	sp, fp
    6b28:	pop	{fp, pc}

00006b2c <gen_portatom6>:
    6b2c:	push	{fp, lr}
    6b30:	mov	fp, sp
    6b34:	sub	sp, sp, #8
    6b38:	str	r0, [sp, #4]
    6b3c:	str	r1, [sp]
    6b40:	ldr	r1, [sp, #4]
    6b44:	ldr	r3, [sp]
    6b48:	movw	r0, #6
    6b4c:	movw	r2, #8
    6b50:	bl	6940 <gen_cmp>
    6b54:	mov	sp, fp
    6b58:	pop	{fp, pc}

00006b5c <sf_gen_portrangeop>:
    6b5c:	push	{fp, lr}
    6b60:	mov	fp, sp
    6b64:	sub	sp, sp, #32
    6b68:	str	r0, [fp, #-4]
    6b6c:	str	r1, [fp, #-8]
    6b70:	str	r2, [fp, #-12]
    6b74:	str	r3, [sp, #16]
    6b78:	ldr	r3, [fp, #-12]
    6b7c:	mov	r0, #3
    6b80:	mov	r1, #9
    6b84:	mov	r2, #16
    6b88:	bl	6940 <gen_cmp>
    6b8c:	str	r0, [sp, #4]
    6b90:	bl	699c <gen_ipfrag>
    6b94:	str	r0, [sp, #12]
    6b98:	ldr	r0, [sp, #4]
    6b9c:	ldr	r1, [sp, #12]
    6ba0:	bl	4ddc <sf_gen_and>
    6ba4:	ldr	r0, [sp, #16]
    6ba8:	cmp	r0, #4
    6bac:	str	r0, [sp]
    6bb0:	bhi	6c78 <sf_gen_portrangeop+0x11c>
    6bb4:	add	r0, pc, #8
    6bb8:	ldr	r1, [sp]
    6bbc:	ldr	r2, [r0, r1, lsl #2]
    6bc0:	add	pc, r0, r2
    6bc4:	.word	0x00000044
    6bc8:	.word	0x00000014
    6bcc:	.word	0x0000002c
    6bd0:	.word	0x00000044
    6bd4:	.word	0x0000007c
    6bd8:	ldr	r1, [fp, #-4]
    6bdc:	ldr	r2, [fp, #-8]
    6be0:	movw	r0, #0
    6be4:	bl	6c94 <gen_portrangeatom>
    6be8:	str	r0, [sp, #8]
    6bec:	b	6c7c <sf_gen_portrangeop+0x120>
    6bf0:	ldr	r1, [fp, #-4]
    6bf4:	ldr	r2, [fp, #-8]
    6bf8:	movw	r0, #2
    6bfc:	bl	6c94 <gen_portrangeatom>
    6c00:	str	r0, [sp, #8]
    6c04:	b	6c7c <sf_gen_portrangeop+0x120>
    6c08:	ldr	r1, [fp, #-4]
    6c0c:	ldr	r2, [fp, #-8]
    6c10:	movw	r0, #0
    6c14:	bl	6c94 <gen_portrangeatom>
    6c18:	str	r0, [sp, #4]
    6c1c:	ldr	r1, [fp, #-4]
    6c20:	ldr	r2, [fp, #-8]
    6c24:	movw	r0, #2
    6c28:	bl	6c94 <gen_portrangeatom>
    6c2c:	str	r0, [sp, #8]
    6c30:	ldr	r0, [sp, #4]
    6c34:	ldr	r1, [sp, #8]
    6c38:	bl	4f94 <sf_gen_or>
    6c3c:	b	6c7c <sf_gen_portrangeop+0x120>
    6c40:	ldr	r1, [fp, #-4]
    6c44:	ldr	r2, [fp, #-8]
    6c48:	movw	r0, #0
    6c4c:	bl	6c94 <gen_portrangeatom>
    6c50:	str	r0, [sp, #4]
    6c54:	ldr	r1, [fp, #-4]
    6c58:	ldr	r2, [fp, #-8]
    6c5c:	movw	r0, #2
    6c60:	bl	6c94 <gen_portrangeatom>
    6c64:	str	r0, [sp, #8]
    6c68:	ldr	r0, [sp, #4]
    6c6c:	ldr	r1, [sp, #8]
    6c70:	bl	4ddc <sf_gen_and>
    6c74:	b	6c7c <sf_gen_portrangeop+0x120>
    6c78:	bl	1048 <abort@plt>
    6c7c:	ldr	r0, [sp, #12]
    6c80:	ldr	r1, [sp, #8]
    6c84:	bl	4ddc <sf_gen_and>
    6c88:	ldr	r0, [sp, #8]
    6c8c:	mov	sp, fp
    6c90:	pop	{fp, pc}

00006c94 <gen_portrangeatom>:
    6c94:	push	{fp, lr}
    6c98:	mov	fp, sp
    6c9c:	sub	sp, sp, #24
    6ca0:	str	r0, [fp, #-4]
    6ca4:	str	r1, [fp, #-8]
    6ca8:	str	r2, [sp, #12]
    6cac:	ldr	r0, [fp, #-8]
    6cb0:	ldr	r1, [sp, #12]
    6cb4:	cmp	r0, r1
    6cb8:	ble	6cd4 <gen_portrangeatom+0x40>
    6cbc:	ldr	r0, [fp, #-8]
    6cc0:	str	r0, [sp]
    6cc4:	ldr	r0, [sp, #12]
    6cc8:	str	r0, [fp, #-8]
    6ccc:	ldr	r0, [sp]
    6cd0:	str	r0, [sp, #12]
    6cd4:	ldr	r1, [fp, #-4]
    6cd8:	ldr	r3, [fp, #-8]
    6cdc:	movw	r0, #5
    6ce0:	movw	r2, #8
    6ce4:	bl	c46c <gen_cmp_ge>
    6ce8:	str	r0, [sp, #8]
    6cec:	ldr	r1, [fp, #-4]
    6cf0:	ldr	r3, [sp, #12]
    6cf4:	movw	r0, #5
    6cf8:	movw	r2, #8
    6cfc:	bl	f8a8 <gen_cmp_le>
    6d00:	str	r0, [sp, #4]
    6d04:	ldr	r0, [sp, #8]
    6d08:	ldr	r1, [sp, #4]
    6d0c:	bl	4ddc <sf_gen_and>
    6d10:	ldr	r0, [sp, #4]
    6d14:	mov	sp, fp
    6d18:	pop	{fp, pc}

00006d1c <sf_gen_portrangeop6>:
    6d1c:	push	{fp, lr}
    6d20:	mov	fp, sp
    6d24:	sub	sp, sp, #32
    6d28:	str	r0, [fp, #-4]
    6d2c:	str	r1, [fp, #-8]
    6d30:	str	r2, [fp, #-12]
    6d34:	str	r3, [sp, #16]
    6d38:	ldr	r3, [fp, #-12]
    6d3c:	mov	r0, #3
    6d40:	mov	r1, #6
    6d44:	mov	r2, #16
    6d48:	bl	6940 <gen_cmp>
    6d4c:	str	r0, [sp, #12]
    6d50:	ldr	r0, [sp, #16]
    6d54:	cmp	r0, #4
    6d58:	str	r0, [sp]
    6d5c:	bhi	6e24 <sf_gen_portrangeop6+0x108>
    6d60:	add	r0, pc, #8
    6d64:	ldr	r1, [sp]
    6d68:	ldr	r2, [r0, r1, lsl #2]
    6d6c:	add	pc, r0, r2
    6d70:	.word	0x00000044
    6d74:	.word	0x00000014
    6d78:	.word	0x0000002c
    6d7c:	.word	0x00000044
    6d80:	.word	0x0000007c
    6d84:	ldr	r1, [fp, #-4]
    6d88:	ldr	r2, [fp, #-8]
    6d8c:	movw	r0, #0
    6d90:	bl	6e40 <gen_portrangeatom6>
    6d94:	str	r0, [sp, #8]
    6d98:	b	6e28 <sf_gen_portrangeop6+0x10c>
    6d9c:	ldr	r1, [fp, #-4]
    6da0:	ldr	r2, [fp, #-8]
    6da4:	movw	r0, #2
    6da8:	bl	6e40 <gen_portrangeatom6>
    6dac:	str	r0, [sp, #8]
    6db0:	b	6e28 <sf_gen_portrangeop6+0x10c>
    6db4:	ldr	r1, [fp, #-4]
    6db8:	ldr	r2, [fp, #-8]
    6dbc:	movw	r0, #0
    6dc0:	bl	6e40 <gen_portrangeatom6>
    6dc4:	str	r0, [sp, #4]
    6dc8:	ldr	r1, [fp, #-4]
    6dcc:	ldr	r2, [fp, #-8]
    6dd0:	movw	r0, #2
    6dd4:	bl	6e40 <gen_portrangeatom6>
    6dd8:	str	r0, [sp, #8]
    6ddc:	ldr	r0, [sp, #4]
    6de0:	ldr	r1, [sp, #8]
    6de4:	bl	4f94 <sf_gen_or>
    6de8:	b	6e28 <sf_gen_portrangeop6+0x10c>
    6dec:	ldr	r1, [fp, #-4]
    6df0:	ldr	r2, [fp, #-8]
    6df4:	movw	r0, #0
    6df8:	bl	6e40 <gen_portrangeatom6>
    6dfc:	str	r0, [sp, #4]
    6e00:	ldr	r1, [fp, #-4]
    6e04:	ldr	r2, [fp, #-8]
    6e08:	movw	r0, #2
    6e0c:	bl	6e40 <gen_portrangeatom6>
    6e10:	str	r0, [sp, #8]
    6e14:	ldr	r0, [sp, #4]
    6e18:	ldr	r1, [sp, #8]
    6e1c:	bl	4ddc <sf_gen_and>
    6e20:	b	6e28 <sf_gen_portrangeop6+0x10c>
    6e24:	bl	1048 <abort@plt>
    6e28:	ldr	r0, [sp, #12]
    6e2c:	ldr	r1, [sp, #8]
    6e30:	bl	4ddc <sf_gen_and>
    6e34:	ldr	r0, [sp, #8]
    6e38:	mov	sp, fp
    6e3c:	pop	{fp, pc}

00006e40 <gen_portrangeatom6>:
    6e40:	push	{fp, lr}
    6e44:	mov	fp, sp
    6e48:	sub	sp, sp, #24
    6e4c:	str	r0, [fp, #-4]
    6e50:	str	r1, [fp, #-8]
    6e54:	str	r2, [sp, #12]
    6e58:	ldr	r0, [fp, #-8]
    6e5c:	ldr	r1, [sp, #12]
    6e60:	cmp	r0, r1
    6e64:	ble	6e80 <gen_portrangeatom6+0x40>
    6e68:	ldr	r0, [fp, #-8]
    6e6c:	str	r0, [sp]
    6e70:	ldr	r0, [sp, #12]
    6e74:	str	r0, [fp, #-8]
    6e78:	ldr	r0, [sp]
    6e7c:	str	r0, [sp, #12]
    6e80:	ldr	r1, [fp, #-4]
    6e84:	ldr	r3, [fp, #-8]
    6e88:	movw	r0, #6
    6e8c:	movw	r2, #8
    6e90:	bl	c46c <gen_cmp_ge>
    6e94:	str	r0, [sp, #8]
    6e98:	ldr	r1, [fp, #-4]
    6e9c:	ldr	r3, [sp, #12]
    6ea0:	movw	r0, #6
    6ea4:	movw	r2, #8
    6ea8:	bl	f8a8 <gen_cmp_le>
    6eac:	str	r0, [sp, #4]
    6eb0:	ldr	r0, [sp, #8]
    6eb4:	ldr	r1, [sp, #4]
    6eb8:	bl	4ddc <sf_gen_and>
    6ebc:	ldr	r0, [sp, #4]
    6ec0:	mov	sp, fp
    6ec4:	pop	{fp, pc}

00006ec8 <sf_gen_scode>:
    6ec8:	push	{fp, lr}
    6ecc:	mov	fp, sp
    6ed0:	sub	sp, sp, #136	; 0x88
    6ed4:	str	r1, [fp, #-8]
    6ed8:	str	r0, [fp, #-12]
    6edc:	ldrb	r0, [fp, #-7]
    6ee0:	str	r0, [fp, #-16]
    6ee4:	ldrb	r0, [fp, #-6]
    6ee8:	str	r0, [fp, #-20]	; 0xffffffec
    6eec:	ldrb	r0, [fp, #-8]
    6ef0:	mov	r1, r0
    6ef4:	cmp	r0, #2
    6ef8:	str	r1, [sp, #32]
    6efc:	bcc	701c <sf_gen_scode+0x154>
    6f00:	b	6f04 <sf_gen_scode+0x3c>
    6f04:	ldr	r0, [sp, #32]
    6f08:	cmp	r0, #2
    6f0c:	beq	6f74 <sf_gen_scode+0xac>
    6f10:	b	6f14 <sf_gen_scode+0x4c>
    6f14:	ldr	r0, [sp, #32]
    6f18:	cmp	r0, #3
    6f1c:	beq	7570 <sf_gen_scode+0x6a8>
    6f20:	b	6f24 <sf_gen_scode+0x5c>
    6f24:	ldr	r0, [sp, #32]
    6f28:	cmp	r0, #4
    6f2c:	beq	78ac <sf_gen_scode+0x9e4>
    6f30:	b	6f34 <sf_gen_scode+0x6c>
    6f34:	ldr	r0, [sp, #32]
    6f38:	cmp	r0, #5
    6f3c:	beq	78b8 <sf_gen_scode+0x9f0>
    6f40:	b	6f44 <sf_gen_scode+0x7c>
    6f44:	ldr	r0, [sp, #32]
    6f48:	cmp	r0, #6
    6f4c:	beq	78fc <sf_gen_scode+0xa34>
    6f50:	b	6f54 <sf_gen_scode+0x8c>
    6f54:	ldr	r0, [sp, #32]
    6f58:	cmp	r0, #7
    6f5c:	beq	7708 <sf_gen_scode+0x840>
    6f60:	b	6f64 <sf_gen_scode+0x9c>
    6f64:	ldr	r0, [sp, #32]
    6f68:	cmp	r0, #255	; 0xff
    6f6c:	beq	7940 <sf_gen_scode+0xa78>
    6f70:	b	7944 <sf_gen_scode+0xa7c>
    6f74:	ldr	r0, [fp, #-12]
    6f78:	bl	10548 <pcap_nametonetaddr>
    6f7c:	str	r0, [fp, #-36]	; 0xffffffdc
    6f80:	ldr	r0, [fp, #-36]	; 0xffffffdc
    6f84:	cmp	r0, #0
    6f88:	bne	6f9c <sf_gen_scode+0xd4>
    6f8c:	ldr	r0, [pc, #2632]	; 79dc <sf_gen_scode+0xb14>
    6f90:	add	r0, pc, r0
    6f94:	ldr	r1, [fp, #-12]
    6f98:	bl	2bb8 <sf_bpf_error>
    6f9c:	mvn	r0, #0
    6fa0:	str	r0, [fp, #-32]	; 0xffffffe0
    6fa4:	ldr	r0, [fp, #-36]	; 0xffffffdc
    6fa8:	cmp	r0, #0
    6fac:	movw	r0, #0
    6fb0:	str	r0, [sp, #28]
    6fb4:	beq	6fd0 <sf_gen_scode+0x108>
    6fb8:	ldr	r0, [fp, #-36]	; 0xffffffdc
    6fbc:	and	r0, r0, #-16777216	; 0xff000000
    6fc0:	cmp	r0, #0
    6fc4:	movw	r0, #0
    6fc8:	moveq	r0, #1
    6fcc:	str	r0, [sp, #28]
    6fd0:	ldr	r0, [sp, #28]
    6fd4:	tst	r0, #1
    6fd8:	beq	6ff8 <sf_gen_scode+0x130>
    6fdc:	ldr	r0, [fp, #-36]	; 0xffffffdc
    6fe0:	lsl	r0, r0, #8
    6fe4:	str	r0, [fp, #-36]	; 0xffffffdc
    6fe8:	ldr	r0, [fp, #-32]	; 0xffffffe0
    6fec:	lsl	r0, r0, #8
    6ff0:	str	r0, [fp, #-32]	; 0xffffffe0
    6ff4:	b	6fa4 <sf_gen_scode+0xdc>
    6ff8:	ldr	r0, [fp, #-36]	; 0xffffffdc
    6ffc:	ldr	r1, [fp, #-32]	; 0xffffffe0
    7000:	ldr	r2, [fp, #-16]
    7004:	ldr	r3, [fp, #-20]	; 0xffffffec
    7008:	ldrb	ip, [fp, #-8]
    700c:	str	ip, [sp]
    7010:	bl	79e4 <gen_host>
    7014:	str	r0, [fp, #-4]
    7018:	b	7948 <sf_gen_scode+0xa80>
    701c:	ldr	r0, [fp, #-16]
    7020:	cmp	r0, #1
    7024:	bne	7300 <sf_gen_scode+0x438>
    7028:	ldr	r0, [pc, #2480]	; 79e0 <sf_gen_scode+0xb18>
    702c:	ldr	r0, [pc, r0]
    7030:	cmp	r0, #1
    7034:	str	r0, [sp, #24]
    7038:	beq	70d0 <sf_gen_scode+0x208>
    703c:	b	7040 <sf_gen_scode+0x178>
    7040:	ldr	r0, [sp, #24]
    7044:	cmp	r0, #6
    7048:	beq	7170 <sf_gen_scode+0x2a8>
    704c:	b	7050 <sf_gen_scode+0x188>
    7050:	ldr	r0, [sp, #24]
    7054:	cmp	r0, #10
    7058:	beq	7120 <sf_gen_scode+0x258>
    705c:	b	7060 <sf_gen_scode+0x198>
    7060:	ldr	r0, [sp, #24]
    7064:	cmp	r0, #105	; 0x69
    7068:	beq	71c0 <sf_gen_scode+0x2f8>
    706c:	b	7070 <sf_gen_scode+0x1a8>
    7070:	ldr	r0, [sp, #24]
    7074:	cmp	r0, #119	; 0x77
    7078:	beq	71c0 <sf_gen_scode+0x2f8>
    707c:	b	7080 <sf_gen_scode+0x1b8>
    7080:	ldr	r0, [sp, #24]
    7084:	cmp	r0, #122	; 0x7a
    7088:	beq	7210 <sf_gen_scode+0x348>
    708c:	b	7090 <sf_gen_scode+0x1c8>
    7090:	ldr	r0, [sp, #24]
    7094:	cmp	r0, #123	; 0x7b
    7098:	beq	7260 <sf_gen_scode+0x398>
    709c:	b	70a0 <sf_gen_scode+0x1d8>
    70a0:	ldr	r0, [sp, #24]
    70a4:	cmp	r0, #127	; 0x7f
    70a8:	beq	71c0 <sf_gen_scode+0x2f8>
    70ac:	b	70b0 <sf_gen_scode+0x1e8>
    70b0:	ldr	r0, [sp, #24]
    70b4:	cmp	r0, #163	; 0xa3
    70b8:	beq	71c0 <sf_gen_scode+0x2f8>
    70bc:	b	70c0 <sf_gen_scode+0x1f8>
    70c0:	ldr	r0, [sp, #24]
    70c4:	cmp	r0, #192	; 0xc0
    70c8:	beq	71c0 <sf_gen_scode+0x2f8>
    70cc:	b	72f4 <sf_gen_scode+0x42c>
    70d0:	ldr	r0, [fp, #-12]
    70d4:	bl	10cc0 <pcap_ether_hostton>
    70d8:	str	r0, [fp, #-28]	; 0xffffffe4
    70dc:	ldr	r0, [fp, #-28]	; 0xffffffe4
    70e0:	movw	r1, #0
    70e4:	cmp	r0, r1
    70e8:	bne	70fc <sf_gen_scode+0x234>
    70ec:	ldr	r0, [pc, #2272]	; 79d4 <sf_gen_scode+0xb0c>
    70f0:	add	r0, pc, r0
    70f4:	ldr	r1, [fp, #-12]
    70f8:	bl	2bb8 <sf_bpf_error>
    70fc:	ldr	r0, [fp, #-28]	; 0xffffffe4
    7100:	ldr	r1, [fp, #-20]	; 0xffffffec
    7104:	bl	7e44 <gen_ehostop>
    7108:	str	r0, [sp, #60]	; 0x3c
    710c:	ldr	r0, [fp, #-28]	; 0xffffffe4
    7110:	bl	ebc <free@plt>
    7114:	ldr	r0, [sp, #60]	; 0x3c
    7118:	str	r0, [fp, #-4]
    711c:	b	7948 <sf_gen_scode+0xa80>
    7120:	ldr	r0, [fp, #-12]
    7124:	bl	10cc0 <pcap_ether_hostton>
    7128:	str	r0, [fp, #-28]	; 0xffffffe4
    712c:	ldr	r0, [fp, #-28]	; 0xffffffe4
    7130:	movw	r1, #0
    7134:	cmp	r0, r1
    7138:	bne	714c <sf_gen_scode+0x284>
    713c:	ldr	r0, [pc, #2188]	; 79d0 <sf_gen_scode+0xb08>
    7140:	add	r0, pc, r0
    7144:	ldr	r1, [fp, #-12]
    7148:	bl	2bb8 <sf_bpf_error>
    714c:	ldr	r0, [fp, #-28]	; 0xffffffe4
    7150:	ldr	r1, [fp, #-20]	; 0xffffffec
    7154:	bl	7f64 <gen_fhostop>
    7158:	str	r0, [sp, #60]	; 0x3c
    715c:	ldr	r0, [fp, #-28]	; 0xffffffe4
    7160:	bl	ebc <free@plt>
    7164:	ldr	r0, [sp, #60]	; 0x3c
    7168:	str	r0, [fp, #-4]
    716c:	b	7948 <sf_gen_scode+0xa80>
    7170:	ldr	r0, [fp, #-12]
    7174:	bl	10cc0 <pcap_ether_hostton>
    7178:	str	r0, [fp, #-28]	; 0xffffffe4
    717c:	ldr	r0, [fp, #-28]	; 0xffffffe4
    7180:	movw	r1, #0
    7184:	cmp	r0, r1
    7188:	bne	719c <sf_gen_scode+0x2d4>
    718c:	ldr	r0, [pc, #2104]	; 79cc <sf_gen_scode+0xb04>
    7190:	add	r0, pc, r0
    7194:	ldr	r1, [fp, #-12]
    7198:	bl	2bb8 <sf_bpf_error>
    719c:	ldr	r0, [fp, #-28]	; 0xffffffe4
    71a0:	ldr	r1, [fp, #-20]	; 0xffffffec
    71a4:	bl	8068 <gen_thostop>
    71a8:	str	r0, [sp, #60]	; 0x3c
    71ac:	ldr	r0, [fp, #-28]	; 0xffffffe4
    71b0:	bl	ebc <free@plt>
    71b4:	ldr	r0, [sp, #60]	; 0x3c
    71b8:	str	r0, [fp, #-4]
    71bc:	b	7948 <sf_gen_scode+0xa80>
    71c0:	ldr	r0, [fp, #-12]
    71c4:	bl	10cc0 <pcap_ether_hostton>
    71c8:	str	r0, [fp, #-28]	; 0xffffffe4
    71cc:	ldr	r0, [fp, #-28]	; 0xffffffe4
    71d0:	movw	r1, #0
    71d4:	cmp	r0, r1
    71d8:	bne	71ec <sf_gen_scode+0x324>
    71dc:	ldr	r0, [pc, #2020]	; 79c8 <sf_gen_scode+0xb00>
    71e0:	add	r0, pc, r0
    71e4:	ldr	r1, [fp, #-12]
    71e8:	bl	2bb8 <sf_bpf_error>
    71ec:	ldr	r0, [fp, #-28]	; 0xffffffe4
    71f0:	ldr	r1, [fp, #-20]	; 0xffffffec
    71f4:	bl	8168 <gen_wlanhostop>
    71f8:	str	r0, [sp, #60]	; 0x3c
    71fc:	ldr	r0, [fp, #-28]	; 0xffffffe4
    7200:	bl	ebc <free@plt>
    7204:	ldr	r0, [sp, #60]	; 0x3c
    7208:	str	r0, [fp, #-4]
    720c:	b	7948 <sf_gen_scode+0xa80>
    7210:	ldr	r0, [fp, #-12]
    7214:	bl	10cc0 <pcap_ether_hostton>
    7218:	str	r0, [fp, #-28]	; 0xffffffe4
    721c:	ldr	r0, [fp, #-28]	; 0xffffffe4
    7220:	movw	r1, #0
    7224:	cmp	r0, r1
    7228:	bne	723c <sf_gen_scode+0x374>
    722c:	ldr	r0, [pc, #1936]	; 79c4 <sf_gen_scode+0xafc>
    7230:	add	r0, pc, r0
    7234:	ldr	r1, [fp, #-12]
    7238:	bl	2bb8 <sf_bpf_error>
    723c:	ldr	r0, [fp, #-28]	; 0xffffffe4
    7240:	ldr	r1, [fp, #-20]	; 0xffffffec
    7244:	bl	8848 <gen_ipfchostop>
    7248:	str	r0, [sp, #60]	; 0x3c
    724c:	ldr	r0, [fp, #-28]	; 0xffffffe4
    7250:	bl	ebc <free@plt>
    7254:	ldr	r0, [sp, #60]	; 0x3c
    7258:	str	r0, [fp, #-4]
    725c:	b	7948 <sf_gen_scode+0xa80>
    7260:	ldr	r0, [pc, #1876]	; 79bc <sf_gen_scode+0xaf4>
    7264:	add	r0, pc, r0
    7268:	ldr	r0, [r0]
    726c:	cmp	r0, #0
    7270:	bne	7278 <sf_gen_scode+0x3b0>
    7274:	b	72f4 <sf_gen_scode+0x42c>
    7278:	movw	r0, #1
    727c:	movw	r1, #4
    7280:	movw	r2, #8
    7284:	movw	r3, #65280	; 0xff00
    7288:	bl	6940 <gen_cmp>
    728c:	str	r0, [sp, #56]	; 0x38
    7290:	ldr	r0, [sp, #56]	; 0x38
    7294:	bl	502c <sf_gen_not>
    7298:	ldr	r0, [fp, #-12]
    729c:	bl	10cc0 <pcap_ether_hostton>
    72a0:	str	r0, [fp, #-28]	; 0xffffffe4
    72a4:	ldr	r0, [fp, #-28]	; 0xffffffe4
    72a8:	movw	r1, #0
    72ac:	cmp	r0, r1
    72b0:	bne	72c4 <sf_gen_scode+0x3fc>
    72b4:	ldr	r0, [pc, #1796]	; 79c0 <sf_gen_scode+0xaf8>
    72b8:	add	r0, pc, r0
    72bc:	ldr	r1, [fp, #-12]
    72c0:	bl	2bb8 <sf_bpf_error>
    72c4:	ldr	r0, [fp, #-28]	; 0xffffffe4
    72c8:	ldr	r1, [fp, #-20]	; 0xffffffec
    72cc:	bl	7e44 <gen_ehostop>
    72d0:	str	r0, [sp, #60]	; 0x3c
    72d4:	ldr	r0, [sp, #56]	; 0x38
    72d8:	ldr	r1, [sp, #60]	; 0x3c
    72dc:	bl	4ddc <sf_gen_and>
    72e0:	ldr	r0, [fp, #-28]	; 0xffffffe4
    72e4:	bl	ebc <free@plt>
    72e8:	ldr	r0, [sp, #60]	; 0x3c
    72ec:	str	r0, [fp, #-4]
    72f0:	b	7948 <sf_gen_scode+0xa80>
    72f4:	ldr	r0, [pc, #1756]	; 79d8 <sf_gen_scode+0xb10>
    72f8:	add	r0, pc, r0
    72fc:	bl	2bb8 <sf_bpf_error>
    7300:	ldr	r0, [fp, #-16]
    7304:	cmp	r0, #12
    7308:	bne	7348 <sf_gen_scode+0x480>
    730c:	ldr	r0, [fp, #-12]
    7310:	bl	10e48 <__pcap_nametodnaddr>
    7314:	strh	r0, [sp, #38]	; 0x26
    7318:	ldrh	r0, [sp, #38]	; 0x26
    731c:	ldr	r2, [fp, #-16]
    7320:	ldr	r3, [fp, #-20]	; 0xffffffec
    7324:	ldrb	r1, [fp, #-8]
    7328:	movw	ip, #0
    732c:	str	r1, [sp, #20]
    7330:	mov	r1, ip
    7334:	ldr	ip, [sp, #20]
    7338:	str	ip, [sp]
    733c:	bl	79e4 <gen_host>
    7340:	str	r0, [fp, #-4]
    7344:	b	7948 <sf_gen_scode+0xa80>
    7348:	add	r0, sp, #64	; 0x40
    734c:	movw	r1, #255	; 0xff
    7350:	and	r1, r1, #255	; 0xff
    7354:	movw	r2, #16
    7358:	bl	fac <memset@plt>
    735c:	ldr	r0, [fp, #-12]
    7360:	bl	104b4 <pcap_nametoaddrinfo>
    7364:	str	r0, [fp, #-52]	; 0xffffffcc
    7368:	str	r0, [fp, #-56]	; 0xffffffc8
    736c:	ldr	r0, [fp, #-52]	; 0xffffffcc
    7370:	movw	r1, #0
    7374:	cmp	r0, r1
    7378:	bne	738c <sf_gen_scode+0x4c4>
    737c:	ldr	r0, [pc, #1588]	; 79b8 <sf_gen_scode+0xaf0>
    7380:	add	r0, pc, r0
    7384:	ldr	r1, [fp, #-12]
    7388:	bl	2bb8 <sf_bpf_error>
    738c:	ldr	r0, [pc, #1548]	; 79a0 <sf_gen_scode+0xad8>
    7390:	add	r0, pc, r0
    7394:	ldr	r1, [pc, #1544]	; 79a4 <sf_gen_scode+0xadc>
    7398:	add	r1, pc, r1
    739c:	ldr	r2, [fp, #-52]	; 0xffffffcc
    73a0:	str	r2, [r1]
    73a4:	movw	r1, #0
    73a8:	str	r1, [sp, #56]	; 0x38
    73ac:	str	r1, [sp, #60]	; 0x3c
    73b0:	ldr	r1, [fp, #-16]
    73b4:	str	r1, [fp, #-40]	; 0xffffffd8
    73b8:	str	r1, [fp, #-24]	; 0xffffffe8
    73bc:	ldr	r0, [r0]
    73c0:	cmn	r0, #1
    73c4:	bne	73e4 <sf_gen_scode+0x51c>
    73c8:	ldr	r0, [fp, #-24]	; 0xffffffe8
    73cc:	cmp	r0, #0
    73d0:	bne	73e4 <sf_gen_scode+0x51c>
    73d4:	movw	r0, #2
    73d8:	str	r0, [fp, #-24]	; 0xffffffe8
    73dc:	movw	r0, #17
    73e0:	str	r0, [fp, #-40]	; 0xffffffd8
    73e4:	ldr	r0, [fp, #-56]	; 0xffffffc8
    73e8:	str	r0, [fp, #-52]	; 0xffffffcc
    73ec:	ldr	r0, [fp, #-52]	; 0xffffffcc
    73f0:	movw	r1, #0
    73f4:	cmp	r0, r1
    73f8:	beq	7500 <sf_gen_scode+0x638>
    73fc:	ldr	r0, [fp, #-52]	; 0xffffffcc
    7400:	ldr	r0, [r0, #4]
    7404:	cmp	r0, #2
    7408:	str	r0, [sp, #16]
    740c:	beq	7424 <sf_gen_scode+0x55c>
    7410:	b	7414 <sf_gen_scode+0x54c>
    7414:	ldr	r0, [sp, #16]
    7418:	cmp	r0, #10
    741c:	beq	7478 <sf_gen_scode+0x5b0>
    7420:	b	74c8 <sf_gen_scode+0x600>
    7424:	ldr	r0, [fp, #-24]	; 0xffffffe8
    7428:	cmp	r0, #17
    742c:	bne	7434 <sf_gen_scode+0x56c>
    7430:	b	74f0 <sf_gen_scode+0x628>
    7434:	ldr	r0, [fp, #-52]	; 0xffffffcc
    7438:	ldr	r0, [r0, #20]
    743c:	str	r0, [fp, #-44]	; 0xffffffd4
    7440:	ldr	r0, [fp, #-44]	; 0xffffffd4
    7444:	ldr	r0, [r0, #4]
    7448:	bl	f40 <ntohl@plt>
    744c:	ldr	r2, [fp, #-24]	; 0xffffffe8
    7450:	ldr	r3, [fp, #-20]	; 0xffffffec
    7454:	ldrb	r1, [fp, #-8]
    7458:	mvn	ip, #0
    745c:	str	r1, [sp, #12]
    7460:	mov	r1, ip
    7464:	ldr	ip, [sp, #12]
    7468:	str	ip, [sp]
    746c:	bl	79e4 <gen_host>
    7470:	str	r0, [sp, #56]	; 0x38
    7474:	b	74cc <sf_gen_scode+0x604>
    7478:	ldr	r0, [fp, #-40]	; 0xffffffd8
    747c:	cmp	r0, #2
    7480:	bne	7488 <sf_gen_scode+0x5c0>
    7484:	b	74f0 <sf_gen_scode+0x628>
    7488:	ldr	r0, [fp, #-52]	; 0xffffffcc
    748c:	ldr	r0, [r0, #20]
    7490:	str	r0, [fp, #-48]	; 0xffffffd0
    7494:	ldr	r0, [fp, #-48]	; 0xffffffd0
    7498:	add	r0, r0, #8
    749c:	ldr	r2, [fp, #-40]	; 0xffffffd8
    74a0:	ldr	r3, [fp, #-20]	; 0xffffffec
    74a4:	ldrb	r1, [fp, #-8]
    74a8:	add	ip, sp, #64	; 0x40
    74ac:	str	r1, [sp, #8]
    74b0:	mov	r1, ip
    74b4:	ldr	ip, [sp, #8]
    74b8:	str	ip, [sp]
    74bc:	bl	8948 <gen_host6>
    74c0:	str	r0, [sp, #56]	; 0x38
    74c4:	b	74cc <sf_gen_scode+0x604>
    74c8:	b	74f0 <sf_gen_scode+0x628>
    74cc:	ldr	r0, [sp, #60]	; 0x3c
    74d0:	movw	r1, #0
    74d4:	cmp	r0, r1
    74d8:	beq	74e8 <sf_gen_scode+0x620>
    74dc:	ldr	r0, [sp, #60]	; 0x3c
    74e0:	ldr	r1, [sp, #56]	; 0x38
    74e4:	bl	4f94 <sf_gen_or>
    74e8:	ldr	r0, [sp, #56]	; 0x38
    74ec:	str	r0, [sp, #60]	; 0x3c
    74f0:	ldr	r0, [fp, #-52]	; 0xffffffcc
    74f4:	ldr	r0, [r0, #28]
    74f8:	str	r0, [fp, #-52]	; 0xffffffcc
    74fc:	b	73ec <sf_gen_scode+0x524>
    7500:	ldr	r0, [pc, #1184]	; 79a8 <sf_gen_scode+0xae0>
    7504:	add	r0, pc, r0
    7508:	movw	r1, #0
    750c:	str	r1, [r0]
    7510:	ldr	r0, [fp, #-56]	; 0xffffffc8
    7514:	bl	100c <freeaddrinfo@plt>
    7518:	ldr	r0, [sp, #60]	; 0x3c
    751c:	movw	r1, #0
    7520:	cmp	r0, r1
    7524:	bne	7564 <sf_gen_scode+0x69c>
    7528:	ldr	r0, [pc, #1148]	; 79ac <sf_gen_scode+0xae4>
    752c:	add	r0, pc, r0
    7530:	ldr	r1, [pc, #1144]	; 79b0 <sf_gen_scode+0xae8>
    7534:	add	r1, pc, r1
    7538:	ldr	r2, [pc, #1140]	; 79b4 <sf_gen_scode+0xaec>
    753c:	add	r2, pc, r2
    7540:	ldr	r3, [fp, #-12]
    7544:	ldr	ip, [fp, #-16]
    7548:	cmp	ip, #0
    754c:	movw	ip, #0
    7550:	moveq	ip, #1
    7554:	tst	ip, #1
    7558:	movne	r2, r1
    755c:	mov	r1, r3
    7560:	bl	2bb8 <sf_bpf_error>
    7564:	ldr	r0, [sp, #60]	; 0x3c
    7568:	str	r0, [fp, #-4]
    756c:	b	7948 <sf_gen_scode+0xa80>
    7570:	ldr	r0, [fp, #-16]
    7574:	cmp	r0, #0
    7578:	beq	75ac <sf_gen_scode+0x6e4>
    757c:	ldr	r0, [fp, #-16]
    7580:	cmp	r0, #7
    7584:	beq	75ac <sf_gen_scode+0x6e4>
    7588:	ldr	r0, [fp, #-16]
    758c:	cmp	r0, #6
    7590:	beq	75ac <sf_gen_scode+0x6e4>
    7594:	ldr	r0, [fp, #-16]
    7598:	cmp	r0, #5
    759c:	beq	75ac <sf_gen_scode+0x6e4>
    75a0:	ldr	r0, [pc, #1012]	; 799c <sf_gen_scode+0xad4>
    75a4:	add	r0, pc, r0
    75a8:	bl	2bb8 <sf_bpf_error>
    75ac:	ldr	r0, [fp, #-12]
    75b0:	add	r1, sp, #52	; 0x34
    75b4:	add	r2, sp, #48	; 0x30
    75b8:	bl	10594 <pcap_nametoport>
    75bc:	cmp	r0, #0
    75c0:	bne	75d4 <sf_gen_scode+0x70c>
    75c4:	ldr	r0, [pc, #972]	; 7998 <sf_gen_scode+0xad0>
    75c8:	add	r0, pc, r0
    75cc:	ldr	r1, [fp, #-12]
    75d0:	bl	2bb8 <sf_bpf_error>
    75d4:	ldr	r0, [fp, #-16]
    75d8:	cmp	r0, #7
    75dc:	bne	7628 <sf_gen_scode+0x760>
    75e0:	ldr	r0, [sp, #48]	; 0x30
    75e4:	cmp	r0, #6
    75e8:	bne	75fc <sf_gen_scode+0x734>
    75ec:	ldr	r0, [pc, #928]	; 7994 <sf_gen_scode+0xacc>
    75f0:	add	r0, pc, r0
    75f4:	ldr	r1, [fp, #-12]
    75f8:	bl	2bb8 <sf_bpf_error>
    75fc:	ldr	r0, [sp, #48]	; 0x30
    7600:	cmp	r0, #132	; 0x84
    7604:	bne	7618 <sf_gen_scode+0x750>
    7608:	ldr	r0, [pc, #896]	; 7990 <sf_gen_scode+0xac8>
    760c:	add	r0, pc, r0
    7610:	ldr	r1, [fp, #-12]
    7614:	bl	2bb8 <sf_bpf_error>
    7618:	movw	r0, #17
    761c:	str	r0, [sp, #48]	; 0x30
    7620:	b	7624 <sf_gen_scode+0x75c>
    7624:	b	7628 <sf_gen_scode+0x760>
    7628:	ldr	r0, [fp, #-16]
    762c:	cmp	r0, #6
    7630:	bne	767c <sf_gen_scode+0x7b4>
    7634:	ldr	r0, [sp, #48]	; 0x30
    7638:	cmp	r0, #17
    763c:	bne	7650 <sf_gen_scode+0x788>
    7640:	ldr	r0, [pc, #836]	; 798c <sf_gen_scode+0xac4>
    7644:	add	r0, pc, r0
    7648:	ldr	r1, [fp, #-12]
    764c:	bl	2bb8 <sf_bpf_error>
    7650:	ldr	r0, [sp, #48]	; 0x30
    7654:	cmp	r0, #132	; 0x84
    7658:	bne	766c <sf_gen_scode+0x7a4>
    765c:	ldr	r0, [pc, #804]	; 7988 <sf_gen_scode+0xac0>
    7660:	add	r0, pc, r0
    7664:	ldr	r1, [fp, #-12]
    7668:	bl	2bb8 <sf_bpf_error>
    766c:	movw	r0, #6
    7670:	str	r0, [sp, #48]	; 0x30
    7674:	b	7678 <sf_gen_scode+0x7b0>
    7678:	b	767c <sf_gen_scode+0x7b4>
    767c:	ldr	r0, [fp, #-16]
    7680:	cmp	r0, #5
    7684:	bne	76d0 <sf_gen_scode+0x808>
    7688:	ldr	r0, [sp, #48]	; 0x30
    768c:	cmp	r0, #17
    7690:	bne	76a4 <sf_gen_scode+0x7dc>
    7694:	ldr	r0, [pc, #744]	; 7984 <sf_gen_scode+0xabc>
    7698:	add	r0, pc, r0
    769c:	ldr	r1, [fp, #-12]
    76a0:	bl	2bb8 <sf_bpf_error>
    76a4:	ldr	r0, [sp, #48]	; 0x30
    76a8:	cmp	r0, #6
    76ac:	bne	76c0 <sf_gen_scode+0x7f8>
    76b0:	ldr	r0, [pc, #712]	; 7980 <sf_gen_scode+0xab8>
    76b4:	add	r0, pc, r0
    76b8:	ldr	r1, [fp, #-12]
    76bc:	bl	2bb8 <sf_bpf_error>
    76c0:	movw	r0, #132	; 0x84
    76c4:	str	r0, [sp, #48]	; 0x30
    76c8:	b	76cc <sf_gen_scode+0x804>
    76cc:	b	76d0 <sf_gen_scode+0x808>
    76d0:	ldr	r0, [sp, #52]	; 0x34
    76d4:	ldr	r1, [sp, #48]	; 0x30
    76d8:	ldr	r2, [fp, #-20]	; 0xffffffec
    76dc:	bl	8cec <gen_port>
    76e0:	str	r0, [sp, #60]	; 0x3c
    76e4:	ldr	r0, [sp, #52]	; 0x34
    76e8:	ldr	r1, [sp, #48]	; 0x30
    76ec:	ldr	r2, [fp, #-20]	; 0xffffffec
    76f0:	bl	8de0 <gen_port6>
    76f4:	ldr	r1, [sp, #60]	; 0x3c
    76f8:	bl	4f94 <sf_gen_or>
    76fc:	ldr	r0, [sp, #60]	; 0x3c
    7700:	str	r0, [fp, #-4]
    7704:	b	7948 <sf_gen_scode+0xa80>
    7708:	ldr	r0, [fp, #-16]
    770c:	cmp	r0, #0
    7710:	beq	7744 <sf_gen_scode+0x87c>
    7714:	ldr	r0, [fp, #-16]
    7718:	cmp	r0, #7
    771c:	beq	7744 <sf_gen_scode+0x87c>
    7720:	ldr	r0, [fp, #-16]
    7724:	cmp	r0, #6
    7728:	beq	7744 <sf_gen_scode+0x87c>
    772c:	ldr	r0, [fp, #-16]
    7730:	cmp	r0, #5
    7734:	beq	7744 <sf_gen_scode+0x87c>
    7738:	ldr	r0, [pc, #572]	; 797c <sf_gen_scode+0xab4>
    773c:	add	r0, pc, r0
    7740:	bl	2bb8 <sf_bpf_error>
    7744:	ldr	r0, [fp, #-12]
    7748:	add	r1, sp, #44	; 0x2c
    774c:	add	r2, sp, #40	; 0x28
    7750:	add	r3, sp, #48	; 0x30
    7754:	bl	106dc <pcap_nametoportrange>
    7758:	cmp	r0, #0
    775c:	bne	7770 <sf_gen_scode+0x8a8>
    7760:	ldr	r0, [pc, #528]	; 7978 <sf_gen_scode+0xab0>
    7764:	add	r0, pc, r0
    7768:	ldr	r1, [fp, #-12]
    776c:	bl	2bb8 <sf_bpf_error>
    7770:	ldr	r0, [fp, #-16]
    7774:	cmp	r0, #7
    7778:	bne	77c4 <sf_gen_scode+0x8fc>
    777c:	ldr	r0, [sp, #48]	; 0x30
    7780:	cmp	r0, #6
    7784:	bne	7798 <sf_gen_scode+0x8d0>
    7788:	ldr	r0, [pc, #484]	; 7974 <sf_gen_scode+0xaac>
    778c:	add	r0, pc, r0
    7790:	ldr	r1, [fp, #-12]
    7794:	bl	2bb8 <sf_bpf_error>
    7798:	ldr	r0, [sp, #48]	; 0x30
    779c:	cmp	r0, #132	; 0x84
    77a0:	bne	77b4 <sf_gen_scode+0x8ec>
    77a4:	ldr	r0, [pc, #452]	; 7970 <sf_gen_scode+0xaa8>
    77a8:	add	r0, pc, r0
    77ac:	ldr	r1, [fp, #-12]
    77b0:	bl	2bb8 <sf_bpf_error>
    77b4:	movw	r0, #17
    77b8:	str	r0, [sp, #48]	; 0x30
    77bc:	b	77c0 <sf_gen_scode+0x8f8>
    77c0:	b	77c4 <sf_gen_scode+0x8fc>
    77c4:	ldr	r0, [fp, #-16]
    77c8:	cmp	r0, #6
    77cc:	bne	7818 <sf_gen_scode+0x950>
    77d0:	ldr	r0, [sp, #48]	; 0x30
    77d4:	cmp	r0, #17
    77d8:	bne	77ec <sf_gen_scode+0x924>
    77dc:	ldr	r0, [pc, #392]	; 796c <sf_gen_scode+0xaa4>
    77e0:	add	r0, pc, r0
    77e4:	ldr	r1, [fp, #-12]
    77e8:	bl	2bb8 <sf_bpf_error>
    77ec:	ldr	r0, [sp, #48]	; 0x30
    77f0:	cmp	r0, #132	; 0x84
    77f4:	bne	7808 <sf_gen_scode+0x940>
    77f8:	ldr	r0, [pc, #360]	; 7968 <sf_gen_scode+0xaa0>
    77fc:	add	r0, pc, r0
    7800:	ldr	r1, [fp, #-12]
    7804:	bl	2bb8 <sf_bpf_error>
    7808:	movw	r0, #6
    780c:	str	r0, [sp, #48]	; 0x30
    7810:	b	7814 <sf_gen_scode+0x94c>
    7814:	b	7818 <sf_gen_scode+0x950>
    7818:	ldr	r0, [fp, #-16]
    781c:	cmp	r0, #5
    7820:	bne	786c <sf_gen_scode+0x9a4>
    7824:	ldr	r0, [sp, #48]	; 0x30
    7828:	cmp	r0, #17
    782c:	bne	7840 <sf_gen_scode+0x978>
    7830:	ldr	r0, [pc, #300]	; 7964 <sf_gen_scode+0xa9c>
    7834:	add	r0, pc, r0
    7838:	ldr	r1, [fp, #-12]
    783c:	bl	2bb8 <sf_bpf_error>
    7840:	ldr	r0, [sp, #48]	; 0x30
    7844:	cmp	r0, #6
    7848:	bne	785c <sf_gen_scode+0x994>
    784c:	ldr	r0, [pc, #268]	; 7960 <sf_gen_scode+0xa98>
    7850:	add	r0, pc, r0
    7854:	ldr	r1, [fp, #-12]
    7858:	bl	2bb8 <sf_bpf_error>
    785c:	movw	r0, #132	; 0x84
    7860:	str	r0, [sp, #48]	; 0x30
    7864:	b	7868 <sf_gen_scode+0x9a0>
    7868:	b	786c <sf_gen_scode+0x9a4>
    786c:	ldr	r0, [sp, #44]	; 0x2c
    7870:	ldr	r1, [sp, #40]	; 0x28
    7874:	ldr	r2, [sp, #48]	; 0x30
    7878:	ldr	r3, [fp, #-20]	; 0xffffffec
    787c:	bl	8ed4 <gen_portrange>
    7880:	str	r0, [sp, #60]	; 0x3c
    7884:	ldr	r0, [sp, #44]	; 0x2c
    7888:	ldr	r1, [sp, #40]	; 0x28
    788c:	ldr	r2, [sp, #48]	; 0x30
    7890:	ldr	r3, [fp, #-20]	; 0xffffffec
    7894:	bl	8fdc <gen_portrange6>
    7898:	ldr	r1, [sp, #60]	; 0x3c
    789c:	bl	4f94 <sf_gen_or>
    78a0:	ldr	r0, [sp, #60]	; 0x3c
    78a4:	str	r0, [fp, #-4]
    78a8:	b	7948 <sf_gen_scode+0xa80>
    78ac:	ldr	r0, [pc, #168]	; 795c <sf_gen_scode+0xa94>
    78b0:	add	r0, pc, r0
    78b4:	bl	2bb8 <sf_bpf_error>
    78b8:	ldr	r0, [fp, #-12]
    78bc:	ldr	r1, [fp, #-16]
    78c0:	bl	90e4 <lookup_proto>
    78c4:	str	r0, [sp, #48]	; 0x30
    78c8:	ldr	r0, [sp, #48]	; 0x30
    78cc:	cmp	r0, #0
    78d0:	blt	78ec <sf_gen_scode+0xa24>
    78d4:	ldr	r0, [sp, #48]	; 0x30
    78d8:	ldr	r1, [fp, #-16]
    78dc:	ldr	r2, [fp, #-20]	; 0xffffffec
    78e0:	bl	5724 <gen_proto>
    78e4:	str	r0, [fp, #-4]
    78e8:	b	7948 <sf_gen_scode+0xa80>
    78ec:	ldr	r0, [pc, #100]	; 7958 <sf_gen_scode+0xa90>
    78f0:	add	r0, pc, r0
    78f4:	ldr	r1, [fp, #-12]
    78f8:	bl	2bb8 <sf_bpf_error>
    78fc:	ldr	r0, [fp, #-12]
    7900:	ldr	r1, [fp, #-16]
    7904:	bl	90e4 <lookup_proto>
    7908:	str	r0, [sp, #48]	; 0x30
    790c:	ldr	r0, [sp, #48]	; 0x30
    7910:	cmp	r0, #0
    7914:	blt	7930 <sf_gen_scode+0xa68>
    7918:	ldr	r0, [sp, #48]	; 0x30
    791c:	ldr	r1, [fp, #-16]
    7920:	ldr	r2, [fp, #-20]	; 0xffffffec
    7924:	bl	92a4 <gen_protochain>
    7928:	str	r0, [fp, #-4]
    792c:	b	7948 <sf_gen_scode+0xa80>
    7930:	ldr	r0, [pc, #28]	; 7954 <sf_gen_scode+0xa8c>
    7934:	add	r0, pc, r0
    7938:	ldr	r1, [fp, #-12]
    793c:	bl	2bb8 <sf_bpf_error>
    7940:	bl	4ab0 <syntax>
    7944:	bl	1048 <abort@plt>
    7948:	ldr	r0, [fp, #-4]
    794c:	mov	sp, fp
    7950:	pop	{fp, pc}
    7954:	.word	0x000148f5
    7958:	.word	0x00014939
    795c:	.word	0x0001494b
    7960:	.word	0x0001495c
    7964:	.word	0x000149ad
    7968:	.word	0x000149ca
    796c:	.word	0x00014a01
    7970:	.word	0x00014a1e
    7974:	.word	0x00014a20
    7978:	.word	0x00014a2d
    797c:	.word	0x00014a34
    7980:	.word	0x00014a88
    7984:	.word	0x00014ac7
    7988:	.word	0x00014aed
    798c:	.word	0x00014b1b
    7990:	.word	0x00014b41
    7994:	.word	0x00014b4c
    7998:	.word	0x00014b62
    799c:	.word	0x00014b6a
    79a0:	.word	0x00032258
    79a4:	.word	0x0003223c
    79a8:	.word	0x000320d0
    79ac:	.word	0x00014bb0
    79b0:	.word	0x000149c4
    79b4:	.word	0x00014bb4
    79b8:	.word	0x00014d4a
    79bc:	.word	0x00032380
    79c0:	.word	0x00014d33
    79c4:	.word	0x00014e20
    79c8:	.word	0x00014e57
    79cc:	.word	0x00014e8a
    79d0:	.word	0x00014ec3
    79d4:	.word	0x00014efb
    79d8:	.word	0x00014d78
    79dc:	.word	0x00015046
    79e0:	.word	0x000325b4

000079e4 <gen_host>:
    79e4:	push	{fp, lr}
    79e8:	mov	fp, sp
    79ec:	sub	sp, sp, #56	; 0x38
    79f0:	ldr	ip, [fp, #8]
    79f4:	str	r0, [fp, #-8]
    79f8:	str	r1, [fp, #-12]
    79fc:	str	r2, [fp, #-16]
    7a00:	str	r3, [fp, #-20]	; 0xffffffec
    7a04:	ldr	r0, [fp, #8]
    7a08:	cmp	r0, #2
    7a0c:	bne	7a20 <gen_host+0x3c>
    7a10:	ldr	r0, [pc, #956]	; 7dd4 <gen_host+0x3f0>
    7a14:	add	r0, pc, r0
    7a18:	str	r0, [sp, #24]
    7a1c:	b	7a2c <gen_host+0x48>
    7a20:	ldr	r0, [pc, #936]	; 7dd0 <gen_host+0x3ec>
    7a24:	add	r0, pc, r0
    7a28:	str	r0, [sp, #24]
    7a2c:	ldr	r0, [fp, #-16]
    7a30:	cmp	r0, #40	; 0x28
    7a34:	str	r0, [sp, #20]
    7a38:	bhi	7dc0 <gen_host+0x3dc>
    7a3c:	add	r0, pc, #8
    7a40:	ldr	r1, [sp, #20]
    7a44:	ldr	r2, [r0, r1, lsl #2]
    7a48:	add	pc, r0, r2
    7a4c:	.word	0x000000a4
    7a50:	.word	0x00000374
    7a54:	.word	0x00000160
    7a58:	.word	0x000001b8
    7a5c:	.word	0x0000018c
    7a60:	.word	0x000001f4
    7a64:	.word	0x000001e4
    7a68:	.word	0x00000204
    7a6c:	.word	0x00000214
    7a70:	.word	0x00000224
    7a74:	.word	0x00000234
    7a78:	.word	0x00000264
    7a7c:	.word	0x0000027c
    7a80:	.word	0x0000029c
    7a84:	.word	0x00000290
    7a88:	.word	0x000002b4
    7a8c:	.word	0x000002a8
    7a90:	.word	0x000002c0
    7a94:	.word	0x000002cc
    7a98:	.word	0x000002dc
    7a9c:	.word	0x000002ec
    7aa0:	.word	0x00000244
    7aa4:	.word	0x00000254
    7aa8:	.word	0x00000270
    7aac:	.word	0x000002fc
    7ab0:	.word	0x00000308
    7ab4:	.word	0x00000318
    7ab8:	.word	0x00000328
    7abc:	.word	0x00000338
    7ac0:	.word	0x00000348
    7ac4:	.word	0x00000354
    7ac8:	.word	0x00000374
    7acc:	.word	0x00000374
    7ad0:	.word	0x00000374
    7ad4:	.word	0x00000374
    7ad8:	.word	0x00000374
    7adc:	.word	0x00000374
    7ae0:	.word	0x00000374
    7ae4:	.word	0x00000374
    7ae8:	.word	0x00000374
    7aec:	.word	0x00000364
    7af0:	ldr	r0, [fp, #-8]
    7af4:	ldr	r1, [fp, #-12]
    7af8:	ldr	r3, [fp, #-20]	; 0xffffffec
    7afc:	ldr	r2, [fp, #8]
    7b00:	movw	ip, #2
    7b04:	str	r2, [sp, #16]
    7b08:	mov	r2, ip
    7b0c:	ldr	ip, [sp, #16]
    7b10:	str	ip, [sp]
    7b14:	bl	79e4 <gen_host>
    7b18:	ldr	r1, [pc, #800]	; 7e40 <gen_host+0x45c>
    7b1c:	add	r1, pc, r1
    7b20:	str	r0, [fp, #-24]	; 0xffffffe8
    7b24:	ldr	r0, [r1]
    7b28:	cmp	r0, #0
    7b2c:	bne	7ba0 <gen_host+0x1bc>
    7b30:	ldr	r0, [fp, #-8]
    7b34:	ldr	r1, [fp, #-12]
    7b38:	ldr	r3, [fp, #-20]	; 0xffffffec
    7b3c:	ldr	r2, [fp, #8]
    7b40:	movw	ip, #3
    7b44:	str	r2, [sp, #12]
    7b48:	mov	r2, ip
    7b4c:	ldr	ip, [sp, #12]
    7b50:	str	ip, [sp]
    7b54:	bl	79e4 <gen_host>
    7b58:	str	r0, [sp, #28]
    7b5c:	ldr	r0, [fp, #-24]	; 0xffffffe8
    7b60:	ldr	r1, [sp, #28]
    7b64:	bl	4f94 <sf_gen_or>
    7b68:	ldr	r0, [fp, #-8]
    7b6c:	ldr	r1, [fp, #-12]
    7b70:	ldr	r3, [fp, #-20]	; 0xffffffec
    7b74:	ldr	r2, [fp, #8]
    7b78:	movw	ip, #4
    7b7c:	str	r2, [sp, #8]
    7b80:	mov	r2, ip
    7b84:	ldr	ip, [sp, #8]
    7b88:	str	ip, [sp]
    7b8c:	bl	79e4 <gen_host>
    7b90:	str	r0, [fp, #-24]	; 0xffffffe8
    7b94:	ldr	r0, [sp, #28]
    7b98:	ldr	r1, [fp, #-24]	; 0xffffffe8
    7b9c:	bl	4f94 <sf_gen_or>
    7ba0:	ldr	r0, [fp, #-24]	; 0xffffffe8
    7ba4:	str	r0, [fp, #-4]
    7ba8:	b	7dc4 <gen_host+0x3e0>
    7bac:	ldr	r0, [fp, #-8]
    7bb0:	ldr	r1, [fp, #-12]
    7bb4:	ldr	r2, [fp, #-20]	; 0xffffffec
    7bb8:	movw	r3, #2048	; 0x800
    7bbc:	movw	ip, #12
    7bc0:	str	ip, [sp]
    7bc4:	movw	ip, #16
    7bc8:	str	ip, [sp, #4]
    7bcc:	bl	f904 <gen_hostop>
    7bd0:	str	r0, [fp, #-4]
    7bd4:	b	7dc4 <gen_host+0x3e0>
    7bd8:	ldr	r0, [fp, #-8]
    7bdc:	ldr	r1, [fp, #-12]
    7be0:	ldr	r2, [fp, #-20]	; 0xffffffec
    7be4:	movw	r3, #32821	; 0x8035
    7be8:	movw	ip, #14
    7bec:	str	ip, [sp]
    7bf0:	movw	ip, #24
    7bf4:	str	ip, [sp, #4]
    7bf8:	bl	f904 <gen_hostop>
    7bfc:	str	r0, [fp, #-4]
    7c00:	b	7dc4 <gen_host+0x3e0>
    7c04:	ldr	r0, [fp, #-8]
    7c08:	ldr	r1, [fp, #-12]
    7c0c:	ldr	r2, [fp, #-20]	; 0xffffffec
    7c10:	movw	r3, #2054	; 0x806
    7c14:	movw	ip, #14
    7c18:	str	ip, [sp]
    7c1c:	movw	ip, #24
    7c20:	str	ip, [sp, #4]
    7c24:	bl	f904 <gen_hostop>
    7c28:	str	r0, [fp, #-4]
    7c2c:	b	7dc4 <gen_host+0x3e0>
    7c30:	ldr	r0, [pc, #516]	; 7e3c <gen_host+0x458>
    7c34:	add	r0, pc, r0
    7c38:	ldr	r1, [sp, #24]
    7c3c:	bl	2bb8 <sf_bpf_error>
    7c40:	ldr	r0, [pc, #496]	; 7e38 <gen_host+0x454>
    7c44:	add	r0, pc, r0
    7c48:	ldr	r1, [sp, #24]
    7c4c:	bl	2bb8 <sf_bpf_error>
    7c50:	ldr	r0, [pc, #476]	; 7e34 <gen_host+0x450>
    7c54:	add	r0, pc, r0
    7c58:	ldr	r1, [sp, #24]
    7c5c:	bl	2bb8 <sf_bpf_error>
    7c60:	ldr	r0, [pc, #456]	; 7e30 <gen_host+0x44c>
    7c64:	add	r0, pc, r0
    7c68:	ldr	r1, [sp, #24]
    7c6c:	bl	2bb8 <sf_bpf_error>
    7c70:	ldr	r0, [pc, #436]	; 7e2c <gen_host+0x448>
    7c74:	add	r0, pc, r0
    7c78:	ldr	r1, [sp, #24]
    7c7c:	bl	2bb8 <sf_bpf_error>
    7c80:	ldr	r0, [pc, #416]	; 7e28 <gen_host+0x444>
    7c84:	add	r0, pc, r0
    7c88:	ldr	r1, [sp, #24]
    7c8c:	bl	2bb8 <sf_bpf_error>
    7c90:	ldr	r0, [pc, #396]	; 7e24 <gen_host+0x440>
    7c94:	add	r0, pc, r0
    7c98:	ldr	r1, [sp, #24]
    7c9c:	bl	2bb8 <sf_bpf_error>
    7ca0:	ldr	r0, [pc, #376]	; 7e20 <gen_host+0x43c>
    7ca4:	add	r0, pc, r0
    7ca8:	ldr	r1, [sp, #24]
    7cac:	bl	2bb8 <sf_bpf_error>
    7cb0:	ldr	r0, [pc, #356]	; 7e1c <gen_host+0x438>
    7cb4:	add	r0, pc, r0
    7cb8:	bl	2bb8 <sf_bpf_error>
    7cbc:	ldr	r0, [pc, #340]	; 7e18 <gen_host+0x434>
    7cc0:	add	r0, pc, r0
    7cc4:	bl	2bb8 <sf_bpf_error>
    7cc8:	ldr	r0, [fp, #-8]
    7ccc:	ldr	r1, [fp, #-20]	; 0xffffffec
    7cd0:	bl	fad0 <gen_dnhostop>
    7cd4:	str	r0, [fp, #-4]
    7cd8:	b	7dc4 <gen_host+0x3e0>
    7cdc:	ldr	r0, [pc, #304]	; 7e14 <gen_host+0x430>
    7ce0:	add	r0, pc, r0
    7ce4:	bl	2bb8 <sf_bpf_error>
    7ce8:	ldr	r0, [pc, #288]	; 7e10 <gen_host+0x42c>
    7cec:	add	r0, pc, r0
    7cf0:	bl	2bb8 <sf_bpf_error>
    7cf4:	ldr	r0, [pc, #272]	; 7e0c <gen_host+0x428>
    7cf8:	add	r0, pc, r0
    7cfc:	bl	2bb8 <sf_bpf_error>
    7d00:	ldr	r0, [pc, #256]	; 7e08 <gen_host+0x424>
    7d04:	add	r0, pc, r0
    7d08:	bl	2bb8 <sf_bpf_error>
    7d0c:	ldr	r0, [pc, #240]	; 7e04 <gen_host+0x420>
    7d10:	add	r0, pc, r0
    7d14:	bl	2bb8 <sf_bpf_error>
    7d18:	ldr	r0, [pc, #224]	; 7e00 <gen_host+0x41c>
    7d1c:	add	r0, pc, r0
    7d20:	ldr	r1, [sp, #24]
    7d24:	bl	2bb8 <sf_bpf_error>
    7d28:	ldr	r0, [pc, #204]	; 7dfc <gen_host+0x418>
    7d2c:	add	r0, pc, r0
    7d30:	ldr	r1, [sp, #24]
    7d34:	bl	2bb8 <sf_bpf_error>
    7d38:	ldr	r0, [pc, #184]	; 7df8 <gen_host+0x414>
    7d3c:	add	r0, pc, r0
    7d40:	ldr	r1, [sp, #24]
    7d44:	bl	2bb8 <sf_bpf_error>
    7d48:	ldr	r0, [pc, #164]	; 7df4 <gen_host+0x410>
    7d4c:	add	r0, pc, r0
    7d50:	bl	2bb8 <sf_bpf_error>
    7d54:	ldr	r0, [pc, #148]	; 7df0 <gen_host+0x40c>
    7d58:	add	r0, pc, r0
    7d5c:	ldr	r1, [sp, #24]
    7d60:	bl	2bb8 <sf_bpf_error>
    7d64:	ldr	r0, [pc, #128]	; 7dec <gen_host+0x408>
    7d68:	add	r0, pc, r0
    7d6c:	ldr	r1, [sp, #24]
    7d70:	bl	2bb8 <sf_bpf_error>
    7d74:	ldr	r0, [pc, #108]	; 7de8 <gen_host+0x404>
    7d78:	add	r0, pc, r0
    7d7c:	ldr	r1, [sp, #24]
    7d80:	bl	2bb8 <sf_bpf_error>
    7d84:	ldr	r0, [pc, #88]	; 7de4 <gen_host+0x400>
    7d88:	add	r0, pc, r0
    7d8c:	ldr	r1, [sp, #24]
    7d90:	bl	2bb8 <sf_bpf_error>
    7d94:	ldr	r0, [pc, #68]	; 7de0 <gen_host+0x3fc>
    7d98:	add	r0, pc, r0
    7d9c:	bl	2bb8 <sf_bpf_error>
    7da0:	ldr	r0, [pc, #52]	; 7ddc <gen_host+0x3f8>
    7da4:	add	r0, pc, r0
    7da8:	ldr	r1, [sp, #24]
    7dac:	bl	2bb8 <sf_bpf_error>
    7db0:	ldr	r0, [pc, #32]	; 7dd8 <gen_host+0x3f4>
    7db4:	add	r0, pc, r0
    7db8:	ldr	r1, [sp, #24]
    7dbc:	bl	2bb8 <sf_bpf_error>
    7dc0:	bl	1048 <abort@plt>
    7dc4:	ldr	r0, [fp, #-4]
    7dc8:	mov	sp, fp
    7dcc:	pop	{fp, pc}
    7dd0:	.word	0x00015808
    7dd4:	.word	0x00014ca2
    7dd8:	.word	0x000155b3
    7ddc:	.word	0x000155a2
    7de0:	.word	0x0001558b
    7de4:	.word	0x0001557e
    7de8:	.word	0x00015570
    7dec:	.word	0x00015562
    7df0:	.word	0x00015554
    7df4:	.word	0x0001553d
    7df8:	.word	0x00015530
    7dfc:	.word	0x00015524
    7e00:	.word	0x00015515
    7e04:	.word	0x000154ff
    7e08:	.word	0x000154e6
    7e0c:	.word	0x000154cd
    7e10:	.word	0x000154b6
    7e14:	.word	0x0001549f
    7e18:	.word	0x0001549b
    7e1c:	.word	0x00015482
    7e20:	.word	0x00015474
    7e24:	.word	0x00015467
    7e28:	.word	0x00015459
    7e2c:	.word	0x0001544b
    7e30:	.word	0x0001543d
    7e34:	.word	0x00015430
    7e38:	.word	0x00015422
    7e3c:	.word	0x00015415
    7e40:	.word	0x00031734

00007e44 <gen_ehostop>:
    7e44:	push	{fp, lr}
    7e48:	mov	fp, sp
    7e4c:	sub	sp, sp, #24
    7e50:	str	r0, [fp, #-8]
    7e54:	str	r1, [sp, #12]
    7e58:	ldr	r0, [sp, #12]
    7e5c:	cmp	r0, #4
    7e60:	str	r0, [sp]
    7e64:	bhi	7f4c <gen_ehostop+0x108>
    7e68:	add	r0, pc, #8
    7e6c:	ldr	r1, [sp]
    7e70:	ldr	r2, [r0, r1, lsl #2]
    7e74:	add	pc, r0, r2
    7e78:	.word	0x0000009c
    7e7c:	.word	0x00000014
    7e80:	.word	0x0000003c
    7e84:	.word	0x0000009c
    7e88:	.word	0x00000064
    7e8c:	ldr	r0, [pc, #204]	; 7f60 <gen_ehostop+0x11c>
    7e90:	add	r0, pc, r0
    7e94:	ldr	r0, [r0]
    7e98:	add	r1, r0, #6
    7e9c:	ldr	r3, [fp, #-8]
    7ea0:	movw	r0, #1
    7ea4:	movw	r2, #6
    7ea8:	bl	f67c <gen_bcmp>
    7eac:	str	r0, [fp, #-4]
    7eb0:	b	7f50 <gen_ehostop+0x10c>
    7eb4:	ldr	r0, [pc, #160]	; 7f5c <gen_ehostop+0x118>
    7eb8:	add	r0, pc, r0
    7ebc:	ldr	r0, [r0]
    7ec0:	add	r1, r0, #0
    7ec4:	ldr	r3, [fp, #-8]
    7ec8:	movw	r0, #1
    7ecc:	movw	r2, #6
    7ed0:	bl	f67c <gen_bcmp>
    7ed4:	str	r0, [fp, #-4]
    7ed8:	b	7f50 <gen_ehostop+0x10c>
    7edc:	ldr	r0, [fp, #-8]
    7ee0:	movw	r1, #1
    7ee4:	bl	7e44 <gen_ehostop>
    7ee8:	str	r0, [sp, #8]
    7eec:	ldr	r0, [fp, #-8]
    7ef0:	movw	r1, #2
    7ef4:	bl	7e44 <gen_ehostop>
    7ef8:	str	r0, [sp, #4]
    7efc:	ldr	r0, [sp, #8]
    7f00:	ldr	r1, [sp, #4]
    7f04:	bl	4ddc <sf_gen_and>
    7f08:	ldr	r0, [sp, #4]
    7f0c:	str	r0, [fp, #-4]
    7f10:	b	7f50 <gen_ehostop+0x10c>
    7f14:	ldr	r0, [fp, #-8]
    7f18:	movw	r1, #1
    7f1c:	bl	7e44 <gen_ehostop>
    7f20:	str	r0, [sp, #8]
    7f24:	ldr	r0, [fp, #-8]
    7f28:	movw	r1, #2
    7f2c:	bl	7e44 <gen_ehostop>
    7f30:	str	r0, [sp, #4]
    7f34:	ldr	r0, [sp, #8]
    7f38:	ldr	r1, [sp, #4]
    7f3c:	bl	4f94 <sf_gen_or>
    7f40:	ldr	r0, [sp, #4]
    7f44:	str	r0, [fp, #-4]
    7f48:	b	7f50 <gen_ehostop+0x10c>
    7f4c:	bl	1048 <abort@plt>
    7f50:	ldr	r0, [fp, #-4]
    7f54:	mov	sp, fp
    7f58:	pop	{fp, pc}
    7f5c:	.word	0x00031744
    7f60:	.word	0x0003176c

00007f64 <gen_fhostop>:
    7f64:	push	{fp, lr}
    7f68:	mov	fp, sp
    7f6c:	sub	sp, sp, #32
    7f70:	str	r0, [fp, #-8]
    7f74:	str	r1, [fp, #-12]
    7f78:	ldr	r0, [fp, #-12]
    7f7c:	cmp	r0, #4
    7f80:	str	r0, [sp, #8]
    7f84:	bhi	8058 <gen_fhostop+0xf4>
    7f88:	add	r0, pc, #8
    7f8c:	ldr	r1, [sp, #8]
    7f90:	ldr	r2, [r0, r1, lsl #2]
    7f94:	add	pc, r0, r2
    7f98:	.word	0x00000088
    7f9c:	.word	0x00000014
    7fa0:	.word	0x00000030
    7fa4:	.word	0x00000088
    7fa8:	.word	0x00000050
    7fac:	ldr	r3, [fp, #-8]
    7fb0:	movw	r0, #1
    7fb4:	movw	r1, #7
    7fb8:	movw	r2, #6
    7fbc:	bl	f67c <gen_bcmp>
    7fc0:	str	r0, [fp, #-4]
    7fc4:	b	805c <gen_fhostop+0xf8>
    7fc8:	ldr	r3, [fp, #-8]
    7fcc:	movw	r0, #1
    7fd0:	str	r0, [sp, #4]
    7fd4:	ldr	r1, [sp, #4]
    7fd8:	movw	r2, #6
    7fdc:	bl	f67c <gen_bcmp>
    7fe0:	str	r0, [fp, #-4]
    7fe4:	b	805c <gen_fhostop+0xf8>
    7fe8:	ldr	r0, [fp, #-8]
    7fec:	movw	r1, #1
    7ff0:	bl	7f64 <gen_fhostop>
    7ff4:	str	r0, [sp, #16]
    7ff8:	ldr	r0, [fp, #-8]
    7ffc:	movw	r1, #2
    8000:	bl	7f64 <gen_fhostop>
    8004:	str	r0, [sp, #12]
    8008:	ldr	r0, [sp, #16]
    800c:	ldr	r1, [sp, #12]
    8010:	bl	4ddc <sf_gen_and>
    8014:	ldr	r0, [sp, #12]
    8018:	str	r0, [fp, #-4]
    801c:	b	805c <gen_fhostop+0xf8>
    8020:	ldr	r0, [fp, #-8]
    8024:	movw	r1, #1
    8028:	bl	7f64 <gen_fhostop>
    802c:	str	r0, [sp, #16]
    8030:	ldr	r0, [fp, #-8]
    8034:	movw	r1, #2
    8038:	bl	7f64 <gen_fhostop>
    803c:	str	r0, [sp, #12]
    8040:	ldr	r0, [sp, #16]
    8044:	ldr	r1, [sp, #12]
    8048:	bl	4f94 <sf_gen_or>
    804c:	ldr	r0, [sp, #12]
    8050:	str	r0, [fp, #-4]
    8054:	b	805c <gen_fhostop+0xf8>
    8058:	bl	1048 <abort@plt>
    805c:	ldr	r0, [fp, #-4]
    8060:	mov	sp, fp
    8064:	pop	{fp, pc}

00008068 <gen_thostop>:
    8068:	push	{fp, lr}
    806c:	mov	fp, sp
    8070:	sub	sp, sp, #24
    8074:	str	r0, [fp, #-8]
    8078:	str	r1, [sp, #12]
    807c:	ldr	r0, [sp, #12]
    8080:	cmp	r0, #4
    8084:	str	r0, [sp]
    8088:	bhi	8158 <gen_thostop+0xf0>
    808c:	add	r0, pc, #8
    8090:	ldr	r1, [sp]
    8094:	ldr	r2, [r0, r1, lsl #2]
    8098:	add	pc, r0, r2
    809c:	.word	0x00000084
    80a0:	.word	0x00000014
    80a4:	.word	0x00000030
    80a8:	.word	0x00000084
    80ac:	.word	0x0000004c
    80b0:	ldr	r3, [fp, #-8]
    80b4:	movw	r0, #1
    80b8:	movw	r1, #8
    80bc:	movw	r2, #6
    80c0:	bl	f67c <gen_bcmp>
    80c4:	str	r0, [fp, #-4]
    80c8:	b	815c <gen_thostop+0xf4>
    80cc:	ldr	r3, [fp, #-8]
    80d0:	movw	r0, #1
    80d4:	movw	r1, #2
    80d8:	movw	r2, #6
    80dc:	bl	f67c <gen_bcmp>
    80e0:	str	r0, [fp, #-4]
    80e4:	b	815c <gen_thostop+0xf4>
    80e8:	ldr	r0, [fp, #-8]
    80ec:	movw	r1, #1
    80f0:	bl	8068 <gen_thostop>
    80f4:	str	r0, [sp, #8]
    80f8:	ldr	r0, [fp, #-8]
    80fc:	movw	r1, #2
    8100:	bl	8068 <gen_thostop>
    8104:	str	r0, [sp, #4]
    8108:	ldr	r0, [sp, #8]
    810c:	ldr	r1, [sp, #4]
    8110:	bl	4ddc <sf_gen_and>
    8114:	ldr	r0, [sp, #4]
    8118:	str	r0, [fp, #-4]
    811c:	b	815c <gen_thostop+0xf4>
    8120:	ldr	r0, [fp, #-8]
    8124:	movw	r1, #1
    8128:	bl	8068 <gen_thostop>
    812c:	str	r0, [sp, #8]
    8130:	ldr	r0, [fp, #-8]
    8134:	movw	r1, #2
    8138:	bl	8068 <gen_thostop>
    813c:	str	r0, [sp, #4]
    8140:	ldr	r0, [sp, #8]
    8144:	ldr	r1, [sp, #4]
    8148:	bl	4f94 <sf_gen_or>
    814c:	ldr	r0, [sp, #4]
    8150:	str	r0, [fp, #-4]
    8154:	b	815c <gen_thostop+0xf4>
    8158:	bl	1048 <abort@plt>
    815c:	ldr	r0, [fp, #-4]
    8160:	mov	sp, fp
    8164:	pop	{fp, pc}

00008168 <gen_wlanhostop>:
    8168:	push	{fp, lr}
    816c:	mov	fp, sp
    8170:	sub	sp, sp, #72	; 0x48
    8174:	str	r0, [fp, #-8]
    8178:	str	r1, [fp, #-12]
    817c:	ldr	r0, [fp, #-12]
    8180:	cmp	r0, #8
    8184:	str	r0, [fp, #-32]	; 0xffffffe0
    8188:	bhi	8838 <gen_wlanhostop+0x6d0>
    818c:	add	r0, pc, #8
    8190:	ldr	r1, [fp, #-32]	; 0xffffffe0
    8194:	ldr	r2, [r0, r1, lsl #2]
    8198:	add	pc, r0, r2
    819c:	.word	0x00000664
    81a0:	.word	0x00000024
    81a4:	.word	0x000002c0
    81a8:	.word	0x00000664
    81ac:	.word	0x0000062c
    81b0:	.word	0x000004a0
    81b4:	.word	0x000004bc
    81b8:	.word	0x0000057c
    81bc:	.word	0x000005d4
    81c0:	movw	r0, #1
    81c4:	str	r0, [sp, #36]	; 0x24
    81c8:	ldr	r1, [sp, #36]	; 0x24
    81cc:	movw	r2, #16
    81d0:	bl	c2e8 <gen_load_a>
    81d4:	str	r0, [fp, #-28]	; 0xffffffe4
    81d8:	movw	r0, #69	; 0x45
    81dc:	bl	b4bc <new_block>
    81e0:	str	r0, [fp, #-20]	; 0xffffffec
    81e4:	ldr	r0, [fp, #-20]	; 0xffffffec
    81e8:	movw	r1, #1
    81ec:	str	r1, [r0, #20]
    81f0:	ldr	r0, [fp, #-28]	; 0xffffffe4
    81f4:	ldr	r2, [fp, #-20]	; 0xffffffec
    81f8:	str	r0, [r2, #4]
    81fc:	ldr	r3, [fp, #-8]
    8200:	mov	r0, r1
    8204:	movw	r1, #24
    8208:	movw	r2, #6
    820c:	bl	f67c <gen_bcmp>
    8210:	str	r0, [fp, #-16]
    8214:	ldr	r0, [fp, #-20]	; 0xffffffec
    8218:	ldr	r1, [fp, #-16]
    821c:	bl	4ddc <sf_gen_and>
    8220:	movw	r0, #1
    8224:	str	r0, [sp, #32]
    8228:	ldr	r1, [sp, #32]
    822c:	movw	r2, #16
    8230:	bl	c2e8 <gen_load_a>
    8234:	str	r0, [fp, #-28]	; 0xffffffe4
    8238:	movw	r0, #69	; 0x45
    823c:	bl	b4bc <new_block>
    8240:	str	r0, [fp, #-24]	; 0xffffffe8
    8244:	ldr	r0, [fp, #-24]	; 0xffffffe8
    8248:	movw	r1, #1
    824c:	str	r1, [r0, #20]
    8250:	ldr	r0, [fp, #-28]	; 0xffffffe4
    8254:	ldr	r1, [fp, #-24]	; 0xffffffe8
    8258:	str	r0, [r1, #4]
    825c:	ldr	r0, [fp, #-24]	; 0xffffffe8
    8260:	bl	502c <sf_gen_not>
    8264:	ldr	r3, [fp, #-8]
    8268:	movw	r0, #1
    826c:	movw	r1, #16
    8270:	movw	r2, #6
    8274:	bl	f67c <gen_bcmp>
    8278:	str	r0, [fp, #-20]	; 0xffffffec
    827c:	ldr	r0, [fp, #-24]	; 0xffffffe8
    8280:	ldr	r1, [fp, #-20]	; 0xffffffec
    8284:	bl	4ddc <sf_gen_and>
    8288:	ldr	r0, [fp, #-20]	; 0xffffffec
    828c:	ldr	r1, [fp, #-16]
    8290:	bl	4f94 <sf_gen_or>
    8294:	movw	r0, #1
    8298:	str	r0, [sp, #28]
    829c:	ldr	r1, [sp, #28]
    82a0:	movw	r2, #16
    82a4:	bl	c2e8 <gen_load_a>
    82a8:	str	r0, [fp, #-28]	; 0xffffffe4
    82ac:	movw	r0, #69	; 0x45
    82b0:	bl	b4bc <new_block>
    82b4:	str	r0, [fp, #-20]	; 0xffffffec
    82b8:	ldr	r0, [fp, #-20]	; 0xffffffec
    82bc:	movw	r1, #2
    82c0:	str	r1, [r0, #20]
    82c4:	ldr	r0, [fp, #-28]	; 0xffffffe4
    82c8:	ldr	r1, [fp, #-20]	; 0xffffffec
    82cc:	str	r0, [r1, #4]
    82d0:	ldr	r0, [fp, #-20]	; 0xffffffec
    82d4:	ldr	r1, [fp, #-16]
    82d8:	bl	4ddc <sf_gen_and>
    82dc:	movw	r0, #1
    82e0:	str	r0, [sp, #24]
    82e4:	ldr	r1, [sp, #24]
    82e8:	movw	r2, #16
    82ec:	bl	c2e8 <gen_load_a>
    82f0:	str	r0, [fp, #-28]	; 0xffffffe4
    82f4:	movw	r0, #69	; 0x45
    82f8:	bl	b4bc <new_block>
    82fc:	str	r0, [fp, #-24]	; 0xffffffe8
    8300:	ldr	r0, [fp, #-24]	; 0xffffffe8
    8304:	movw	r1, #2
    8308:	str	r1, [r0, #20]
    830c:	ldr	r0, [fp, #-28]	; 0xffffffe4
    8310:	ldr	r1, [fp, #-24]	; 0xffffffe8
    8314:	str	r0, [r1, #4]
    8318:	ldr	r0, [fp, #-24]	; 0xffffffe8
    831c:	bl	502c <sf_gen_not>
    8320:	ldr	r3, [fp, #-8]
    8324:	movw	r0, #1
    8328:	movw	r1, #10
    832c:	movw	r2, #6
    8330:	bl	f67c <gen_bcmp>
    8334:	str	r0, [fp, #-20]	; 0xffffffec
    8338:	ldr	r0, [fp, #-24]	; 0xffffffe8
    833c:	ldr	r1, [fp, #-20]	; 0xffffffec
    8340:	bl	4ddc <sf_gen_and>
    8344:	ldr	r0, [fp, #-20]	; 0xffffffec
    8348:	ldr	r1, [fp, #-16]
    834c:	bl	4f94 <sf_gen_or>
    8350:	movw	r0, #1
    8354:	movw	r1, #0
    8358:	movw	r2, #16
    835c:	bl	c2e8 <gen_load_a>
    8360:	str	r0, [fp, #-28]	; 0xffffffe4
    8364:	movw	r0, #69	; 0x45
    8368:	bl	b4bc <new_block>
    836c:	str	r0, [fp, #-20]	; 0xffffffec
    8370:	ldr	r0, [fp, #-20]	; 0xffffffec
    8374:	movw	r1, #8
    8378:	str	r1, [r0, #20]
    837c:	ldr	r0, [fp, #-28]	; 0xffffffe4
    8380:	ldr	r1, [fp, #-20]	; 0xffffffec
    8384:	str	r0, [r1, #4]
    8388:	ldr	r0, [fp, #-20]	; 0xffffffec
    838c:	ldr	r1, [fp, #-16]
    8390:	bl	4ddc <sf_gen_and>
    8394:	movw	r0, #1
    8398:	movw	r1, #0
    839c:	movw	r2, #16
    83a0:	bl	c2e8 <gen_load_a>
    83a4:	str	r0, [fp, #-28]	; 0xffffffe4
    83a8:	movw	r0, #69	; 0x45
    83ac:	bl	b4bc <new_block>
    83b0:	str	r0, [fp, #-24]	; 0xffffffe8
    83b4:	ldr	r0, [fp, #-24]	; 0xffffffe8
    83b8:	movw	r1, #8
    83bc:	str	r1, [r0, #20]
    83c0:	ldr	r0, [fp, #-28]	; 0xffffffe4
    83c4:	ldr	r1, [fp, #-24]	; 0xffffffe8
    83c8:	str	r0, [r1, #4]
    83cc:	ldr	r0, [fp, #-24]	; 0xffffffe8
    83d0:	bl	502c <sf_gen_not>
    83d4:	ldr	r3, [fp, #-8]
    83d8:	movw	r0, #1
    83dc:	movw	r1, #10
    83e0:	movw	r2, #6
    83e4:	bl	f67c <gen_bcmp>
    83e8:	str	r0, [fp, #-20]	; 0xffffffec
    83ec:	ldr	r0, [fp, #-24]	; 0xffffffe8
    83f0:	ldr	r1, [fp, #-20]	; 0xffffffec
    83f4:	bl	4ddc <sf_gen_and>
    83f8:	ldr	r0, [fp, #-20]	; 0xffffffec
    83fc:	ldr	r1, [fp, #-16]
    8400:	bl	4f94 <sf_gen_or>
    8404:	movw	r0, #1
    8408:	movw	r1, #0
    840c:	movw	r2, #16
    8410:	bl	c2e8 <gen_load_a>
    8414:	str	r0, [fp, #-28]	; 0xffffffe4
    8418:	movw	r0, #69	; 0x45
    841c:	bl	b4bc <new_block>
    8420:	str	r0, [fp, #-20]	; 0xffffffec
    8424:	ldr	r0, [fp, #-20]	; 0xffffffec
    8428:	movw	r1, #4
    842c:	str	r1, [r0, #20]
    8430:	ldr	r0, [fp, #-28]	; 0xffffffe4
    8434:	ldr	r1, [fp, #-20]	; 0xffffffec
    8438:	str	r0, [r1, #4]
    843c:	ldr	r0, [fp, #-20]	; 0xffffffec
    8440:	bl	502c <sf_gen_not>
    8444:	ldr	r0, [fp, #-20]	; 0xffffffec
    8448:	ldr	r1, [fp, #-16]
    844c:	bl	4ddc <sf_gen_and>
    8450:	ldr	r0, [fp, #-16]
    8454:	str	r0, [fp, #-4]
    8458:	b	883c <gen_wlanhostop+0x6d4>
    845c:	movw	r0, #1
    8460:	str	r0, [sp, #20]
    8464:	ldr	r1, [sp, #20]
    8468:	movw	r2, #16
    846c:	bl	c2e8 <gen_load_a>
    8470:	str	r0, [fp, #-28]	; 0xffffffe4
    8474:	movw	r0, #69	; 0x45
    8478:	bl	b4bc <new_block>
    847c:	str	r0, [fp, #-20]	; 0xffffffec
    8480:	ldr	r0, [fp, #-20]	; 0xffffffec
    8484:	movw	r1, #1
    8488:	str	r1, [r0, #20]
    848c:	ldr	r0, [fp, #-28]	; 0xffffffe4
    8490:	ldr	r2, [fp, #-20]	; 0xffffffec
    8494:	str	r0, [r2, #4]
    8498:	ldr	r3, [fp, #-8]
    849c:	mov	r0, r1
    84a0:	movw	r1, #16
    84a4:	movw	r2, #6
    84a8:	bl	f67c <gen_bcmp>
    84ac:	str	r0, [fp, #-16]
    84b0:	ldr	r0, [fp, #-20]	; 0xffffffec
    84b4:	ldr	r1, [fp, #-16]
    84b8:	bl	4ddc <sf_gen_and>
    84bc:	movw	r0, #1
    84c0:	str	r0, [sp, #16]
    84c4:	ldr	r1, [sp, #16]
    84c8:	movw	r2, #16
    84cc:	bl	c2e8 <gen_load_a>
    84d0:	str	r0, [fp, #-28]	; 0xffffffe4
    84d4:	movw	r0, #69	; 0x45
    84d8:	bl	b4bc <new_block>
    84dc:	str	r0, [fp, #-24]	; 0xffffffe8
    84e0:	ldr	r0, [fp, #-24]	; 0xffffffe8
    84e4:	movw	r1, #1
    84e8:	str	r1, [r0, #20]
    84ec:	ldr	r0, [fp, #-28]	; 0xffffffe4
    84f0:	ldr	r1, [fp, #-24]	; 0xffffffe8
    84f4:	str	r0, [r1, #4]
    84f8:	ldr	r0, [fp, #-24]	; 0xffffffe8
    84fc:	bl	502c <sf_gen_not>
    8500:	ldr	r3, [fp, #-8]
    8504:	movw	r0, #1
    8508:	movw	r1, #4
    850c:	movw	r2, #6
    8510:	bl	f67c <gen_bcmp>
    8514:	str	r0, [fp, #-20]	; 0xffffffec
    8518:	ldr	r0, [fp, #-24]	; 0xffffffe8
    851c:	ldr	r1, [fp, #-20]	; 0xffffffec
    8520:	bl	4ddc <sf_gen_and>
    8524:	ldr	r0, [fp, #-20]	; 0xffffffec
    8528:	ldr	r1, [fp, #-16]
    852c:	bl	4f94 <sf_gen_or>
    8530:	movw	r0, #1
    8534:	movw	r1, #0
    8538:	movw	r2, #16
    853c:	bl	c2e8 <gen_load_a>
    8540:	str	r0, [fp, #-28]	; 0xffffffe4
    8544:	movw	r0, #69	; 0x45
    8548:	bl	b4bc <new_block>
    854c:	str	r0, [fp, #-20]	; 0xffffffec
    8550:	ldr	r0, [fp, #-20]	; 0xffffffec
    8554:	movw	r1, #8
    8558:	str	r1, [r0, #20]
    855c:	ldr	r0, [fp, #-28]	; 0xffffffe4
    8560:	ldr	r1, [fp, #-20]	; 0xffffffec
    8564:	str	r0, [r1, #4]
    8568:	ldr	r0, [fp, #-20]	; 0xffffffec
    856c:	ldr	r1, [fp, #-16]
    8570:	bl	4ddc <sf_gen_and>
    8574:	movw	r0, #1
    8578:	movw	r1, #0
    857c:	movw	r2, #16
    8580:	bl	c2e8 <gen_load_a>
    8584:	str	r0, [fp, #-28]	; 0xffffffe4
    8588:	movw	r0, #69	; 0x45
    858c:	bl	b4bc <new_block>
    8590:	str	r0, [fp, #-24]	; 0xffffffe8
    8594:	ldr	r0, [fp, #-24]	; 0xffffffe8
    8598:	movw	r1, #8
    859c:	str	r1, [r0, #20]
    85a0:	ldr	r0, [fp, #-28]	; 0xffffffe4
    85a4:	ldr	r1, [fp, #-24]	; 0xffffffe8
    85a8:	str	r0, [r1, #4]
    85ac:	ldr	r0, [fp, #-24]	; 0xffffffe8
    85b0:	bl	502c <sf_gen_not>
    85b4:	ldr	r3, [fp, #-8]
    85b8:	movw	r0, #1
    85bc:	movw	r1, #4
    85c0:	movw	r2, #6
    85c4:	bl	f67c <gen_bcmp>
    85c8:	str	r0, [fp, #-20]	; 0xffffffec
    85cc:	ldr	r0, [fp, #-24]	; 0xffffffe8
    85d0:	ldr	r1, [fp, #-20]	; 0xffffffec
    85d4:	bl	4ddc <sf_gen_and>
    85d8:	ldr	r0, [fp, #-20]	; 0xffffffec
    85dc:	ldr	r1, [fp, #-16]
    85e0:	bl	4f94 <sf_gen_or>
    85e4:	movw	r0, #1
    85e8:	movw	r1, #0
    85ec:	movw	r2, #16
    85f0:	bl	c2e8 <gen_load_a>
    85f4:	str	r0, [fp, #-28]	; 0xffffffe4
    85f8:	movw	r0, #69	; 0x45
    85fc:	bl	b4bc <new_block>
    8600:	str	r0, [fp, #-20]	; 0xffffffec
    8604:	ldr	r0, [fp, #-20]	; 0xffffffec
    8608:	movw	r1, #4
    860c:	str	r1, [r0, #20]
    8610:	ldr	r0, [fp, #-28]	; 0xffffffe4
    8614:	ldr	r1, [fp, #-20]	; 0xffffffec
    8618:	str	r0, [r1, #4]
    861c:	ldr	r0, [fp, #-20]	; 0xffffffec
    8620:	bl	502c <sf_gen_not>
    8624:	ldr	r0, [fp, #-20]	; 0xffffffec
    8628:	ldr	r1, [fp, #-16]
    862c:	bl	4ddc <sf_gen_and>
    8630:	ldr	r0, [fp, #-16]
    8634:	str	r0, [fp, #-4]
    8638:	b	883c <gen_wlanhostop+0x6d4>
    863c:	ldr	r3, [fp, #-8]
    8640:	movw	r0, #1
    8644:	movw	r1, #4
    8648:	movw	r2, #6
    864c:	bl	f67c <gen_bcmp>
    8650:	str	r0, [fp, #-4]
    8654:	b	883c <gen_wlanhostop+0x6d4>
    8658:	movw	r0, #1
    865c:	movw	r1, #0
    8660:	movw	r2, #16
    8664:	movw	r3, #4
    8668:	movw	ip, #12
    866c:	str	ip, [sp]
    8670:	bl	be00 <gen_mcmp>
    8674:	str	r0, [fp, #-16]
    8678:	ldr	r0, [fp, #-16]
    867c:	bl	502c <sf_gen_not>
    8680:	movw	r0, #1
    8684:	movw	r1, #0
    8688:	movw	r2, #16
    868c:	movw	r3, #192	; 0xc0
    8690:	movw	ip, #240	; 0xf0
    8694:	str	ip, [sp]
    8698:	bl	be00 <gen_mcmp>
    869c:	str	r0, [fp, #-20]	; 0xffffffec
    86a0:	ldr	r0, [fp, #-20]	; 0xffffffec
    86a4:	bl	502c <sf_gen_not>
    86a8:	movw	r0, #1
    86ac:	movw	r1, #0
    86b0:	movw	r2, #16
    86b4:	movw	r3, #208	; 0xd0
    86b8:	movw	ip, #240	; 0xf0
    86bc:	str	ip, [sp]
    86c0:	bl	be00 <gen_mcmp>
    86c4:	str	r0, [fp, #-24]	; 0xffffffe8
    86c8:	ldr	r0, [fp, #-24]	; 0xffffffe8
    86cc:	bl	502c <sf_gen_not>
    86d0:	ldr	r0, [fp, #-20]	; 0xffffffec
    86d4:	ldr	r1, [fp, #-24]	; 0xffffffe8
    86d8:	bl	4ddc <sf_gen_and>
    86dc:	ldr	r0, [fp, #-16]
    86e0:	ldr	r1, [fp, #-24]	; 0xffffffe8
    86e4:	bl	4f94 <sf_gen_or>
    86e8:	ldr	r3, [fp, #-8]
    86ec:	movw	r0, #1
    86f0:	movw	r1, #10
    86f4:	movw	r2, #6
    86f8:	bl	f67c <gen_bcmp>
    86fc:	str	r0, [fp, #-20]	; 0xffffffec
    8700:	ldr	r0, [fp, #-24]	; 0xffffffe8
    8704:	ldr	r1, [fp, #-20]	; 0xffffffec
    8708:	bl	4ddc <sf_gen_and>
    870c:	ldr	r0, [fp, #-20]	; 0xffffffec
    8710:	str	r0, [fp, #-4]
    8714:	b	883c <gen_wlanhostop+0x6d4>
    8718:	movw	r0, #1
    871c:	movw	r1, #0
    8720:	movw	r2, #16
    8724:	movw	r3, #4
    8728:	movw	ip, #12
    872c:	str	ip, [sp]
    8730:	bl	be00 <gen_mcmp>
    8734:	str	r0, [fp, #-16]
    8738:	ldr	r0, [fp, #-16]
    873c:	bl	502c <sf_gen_not>
    8740:	ldr	r3, [fp, #-8]
    8744:	movw	r0, #1
    8748:	movw	r1, #16
    874c:	movw	r2, #6
    8750:	bl	f67c <gen_bcmp>
    8754:	str	r0, [fp, #-20]	; 0xffffffec
    8758:	ldr	r0, [fp, #-16]
    875c:	ldr	r1, [fp, #-20]	; 0xffffffec
    8760:	bl	4ddc <sf_gen_and>
    8764:	ldr	r0, [fp, #-20]	; 0xffffffec
    8768:	str	r0, [fp, #-4]
    876c:	b	883c <gen_wlanhostop+0x6d4>
    8770:	movw	r0, #1
    8774:	str	r0, [sp, #12]
    8778:	ldr	r1, [sp, #12]
    877c:	movw	r2, #16
    8780:	movw	r3, #3
    8784:	str	r3, [sp, #8]
    8788:	ldr	ip, [sp, #8]
    878c:	str	ip, [sp]
    8790:	bl	be00 <gen_mcmp>
    8794:	str	r0, [fp, #-16]
    8798:	ldr	r3, [fp, #-8]
    879c:	movw	r0, #1
    87a0:	movw	r1, #24
    87a4:	movw	r2, #6
    87a8:	bl	f67c <gen_bcmp>
    87ac:	str	r0, [fp, #-20]	; 0xffffffec
    87b0:	ldr	r0, [fp, #-16]
    87b4:	ldr	r1, [fp, #-20]	; 0xffffffec
    87b8:	bl	4ddc <sf_gen_and>
    87bc:	ldr	r0, [fp, #-20]	; 0xffffffec
    87c0:	str	r0, [fp, #-4]
    87c4:	b	883c <gen_wlanhostop+0x6d4>
    87c8:	ldr	r0, [fp, #-8]
    87cc:	movw	r1, #1
    87d0:	bl	8168 <gen_wlanhostop>
    87d4:	str	r0, [fp, #-16]
    87d8:	ldr	r0, [fp, #-8]
    87dc:	movw	r1, #2
    87e0:	bl	8168 <gen_wlanhostop>
    87e4:	str	r0, [fp, #-20]	; 0xffffffec
    87e8:	ldr	r0, [fp, #-16]
    87ec:	ldr	r1, [fp, #-20]	; 0xffffffec
    87f0:	bl	4ddc <sf_gen_and>
    87f4:	ldr	r0, [fp, #-20]	; 0xffffffec
    87f8:	str	r0, [fp, #-4]
    87fc:	b	883c <gen_wlanhostop+0x6d4>
    8800:	ldr	r0, [fp, #-8]
    8804:	movw	r1, #1
    8808:	bl	8168 <gen_wlanhostop>
    880c:	str	r0, [fp, #-16]
    8810:	ldr	r0, [fp, #-8]
    8814:	movw	r1, #2
    8818:	bl	8168 <gen_wlanhostop>
    881c:	str	r0, [fp, #-20]	; 0xffffffec
    8820:	ldr	r0, [fp, #-16]
    8824:	ldr	r1, [fp, #-20]	; 0xffffffec
    8828:	bl	4f94 <sf_gen_or>
    882c:	ldr	r0, [fp, #-20]	; 0xffffffec
    8830:	str	r0, [fp, #-4]
    8834:	b	883c <gen_wlanhostop+0x6d4>
    8838:	bl	1048 <abort@plt>
    883c:	ldr	r0, [fp, #-4]
    8840:	mov	sp, fp
    8844:	pop	{fp, pc}

00008848 <gen_ipfchostop>:
    8848:	push	{fp, lr}
    884c:	mov	fp, sp
    8850:	sub	sp, sp, #24
    8854:	str	r0, [fp, #-8]
    8858:	str	r1, [sp, #12]
    885c:	ldr	r0, [sp, #12]
    8860:	cmp	r0, #4
    8864:	str	r0, [sp]
    8868:	bhi	8938 <gen_ipfchostop+0xf0>
    886c:	add	r0, pc, #8
    8870:	ldr	r1, [sp]
    8874:	ldr	r2, [r0, r1, lsl #2]
    8878:	add	pc, r0, r2
    887c:	.word	0x00000084
    8880:	.word	0x00000014
    8884:	.word	0x00000030
    8888:	.word	0x00000084
    888c:	.word	0x0000004c
    8890:	ldr	r3, [fp, #-8]
    8894:	movw	r0, #1
    8898:	movw	r1, #10
    889c:	movw	r2, #6
    88a0:	bl	f67c <gen_bcmp>
    88a4:	str	r0, [fp, #-4]
    88a8:	b	893c <gen_ipfchostop+0xf4>
    88ac:	ldr	r3, [fp, #-8]
    88b0:	movw	r0, #1
    88b4:	movw	r1, #2
    88b8:	movw	r2, #6
    88bc:	bl	f67c <gen_bcmp>
    88c0:	str	r0, [fp, #-4]
    88c4:	b	893c <gen_ipfchostop+0xf4>
    88c8:	ldr	r0, [fp, #-8]
    88cc:	movw	r1, #1
    88d0:	bl	8848 <gen_ipfchostop>
    88d4:	str	r0, [sp, #8]
    88d8:	ldr	r0, [fp, #-8]
    88dc:	movw	r1, #2
    88e0:	bl	8848 <gen_ipfchostop>
    88e4:	str	r0, [sp, #4]
    88e8:	ldr	r0, [sp, #8]
    88ec:	ldr	r1, [sp, #4]
    88f0:	bl	4ddc <sf_gen_and>
    88f4:	ldr	r0, [sp, #4]
    88f8:	str	r0, [fp, #-4]
    88fc:	b	893c <gen_ipfchostop+0xf4>
    8900:	ldr	r0, [fp, #-8]
    8904:	movw	r1, #1
    8908:	bl	8848 <gen_ipfchostop>
    890c:	str	r0, [sp, #8]
    8910:	ldr	r0, [fp, #-8]
    8914:	movw	r1, #2
    8918:	bl	8848 <gen_ipfchostop>
    891c:	str	r0, [sp, #4]
    8920:	ldr	r0, [sp, #8]
    8924:	ldr	r1, [sp, #4]
    8928:	bl	4f94 <sf_gen_or>
    892c:	ldr	r0, [sp, #4]
    8930:	str	r0, [fp, #-4]
    8934:	b	893c <gen_ipfchostop+0xf4>
    8938:	bl	1048 <abort@plt>
    893c:	ldr	r0, [fp, #-4]
    8940:	mov	sp, fp
    8944:	pop	{fp, pc}

00008948 <gen_host6>:
    8948:	push	{fp, lr}
    894c:	mov	fp, sp
    8950:	sub	sp, sp, #40	; 0x28
    8954:	ldr	ip, [fp, #8]
    8958:	str	r0, [fp, #-8]
    895c:	str	r1, [fp, #-12]
    8960:	str	r2, [fp, #-16]
    8964:	str	r3, [sp, #20]
    8968:	ldr	r0, [fp, #8]
    896c:	cmp	r0, #2
    8970:	bne	8984 <gen_host6+0x3c>
    8974:	ldr	r0, [pc, #760]	; 8c74 <gen_host6+0x32c>
    8978:	add	r0, pc, r0
    897c:	str	r0, [sp, #16]
    8980:	b	8990 <gen_host6+0x48>
    8984:	ldr	r0, [pc, #740]	; 8c70 <gen_host6+0x328>
    8988:	add	r0, pc, r0
    898c:	str	r0, [sp, #16]
    8990:	ldr	r0, [fp, #-16]
    8994:	cmp	r0, #40	; 0x28
    8998:	str	r0, [sp, #12]
    899c:	bhi	8c60 <gen_host6+0x318>
    89a0:	add	r0, pc, #8
    89a4:	ldr	r1, [sp, #12]
    89a8:	ldr	r2, [r0, r1, lsl #2]
    89ac:	add	pc, r0, r2
    89b0:	.word	0x000000a4
    89b4:	.word	0x000002b0
    89b8:	.word	0x000000d4
    89bc:	.word	0x000000f4
    89c0:	.word	0x000000e4
    89c4:	.word	0x00000104
    89c8:	.word	0x00000114
    89cc:	.word	0x00000124
    89d0:	.word	0x00000134
    89d4:	.word	0x00000144
    89d8:	.word	0x00000154
    89dc:	.word	0x00000184
    89e0:	.word	0x0000019c
    89e4:	.word	0x000001b8
    89e8:	.word	0x000001ac
    89ec:	.word	0x000001d0
    89f0:	.word	0x000001c4
    89f4:	.word	0x000001dc
    89f8:	.word	0x00000208
    89fc:	.word	0x00000218
    8a00:	.word	0x00000228
    8a04:	.word	0x00000164
    8a08:	.word	0x00000174
    8a0c:	.word	0x00000190
    8a10:	.word	0x00000238
    8a14:	.word	0x00000244
    8a18:	.word	0x00000254
    8a1c:	.word	0x00000264
    8a20:	.word	0x00000274
    8a24:	.word	0x00000284
    8a28:	.word	0x00000290
    8a2c:	.word	0x000002b0
    8a30:	.word	0x000002b0
    8a34:	.word	0x000002b0
    8a38:	.word	0x000002b0
    8a3c:	.word	0x000002b0
    8a40:	.word	0x000002b0
    8a44:	.word	0x000002b0
    8a48:	.word	0x000002b0
    8a4c:	.word	0x000002b0
    8a50:	.word	0x000002a0
    8a54:	ldr	r0, [fp, #-8]
    8a58:	ldr	r1, [fp, #-12]
    8a5c:	ldr	r3, [sp, #20]
    8a60:	ldr	r2, [fp, #8]
    8a64:	movw	ip, #17
    8a68:	str	r2, [sp, #8]
    8a6c:	mov	r2, ip
    8a70:	ldr	ip, [sp, #8]
    8a74:	str	ip, [sp]
    8a78:	bl	8948 <gen_host6>
    8a7c:	str	r0, [fp, #-4]
    8a80:	b	8c64 <gen_host6+0x31c>
    8a84:	ldr	r0, [pc, #604]	; 8ce8 <gen_host6+0x3a0>
    8a88:	add	r0, pc, r0
    8a8c:	ldr	r1, [sp, #16]
    8a90:	bl	2bb8 <sf_bpf_error>
    8a94:	ldr	r0, [pc, #584]	; 8ce4 <gen_host6+0x39c>
    8a98:	add	r0, pc, r0
    8a9c:	ldr	r1, [sp, #16]
    8aa0:	bl	2bb8 <sf_bpf_error>
    8aa4:	ldr	r0, [pc, #564]	; 8ce0 <gen_host6+0x398>
    8aa8:	add	r0, pc, r0
    8aac:	ldr	r1, [sp, #16]
    8ab0:	bl	2bb8 <sf_bpf_error>
    8ab4:	ldr	r0, [pc, #544]	; 8cdc <gen_host6+0x394>
    8ab8:	add	r0, pc, r0
    8abc:	ldr	r1, [sp, #16]
    8ac0:	bl	2bb8 <sf_bpf_error>
    8ac4:	ldr	r0, [pc, #524]	; 8cd8 <gen_host6+0x390>
    8ac8:	add	r0, pc, r0
    8acc:	ldr	r1, [sp, #16]
    8ad0:	bl	2bb8 <sf_bpf_error>
    8ad4:	ldr	r0, [pc, #504]	; 8cd4 <gen_host6+0x38c>
    8ad8:	add	r0, pc, r0
    8adc:	ldr	r1, [sp, #16]
    8ae0:	bl	2bb8 <sf_bpf_error>
    8ae4:	ldr	r0, [pc, #484]	; 8cd0 <gen_host6+0x388>
    8ae8:	add	r0, pc, r0
    8aec:	ldr	r1, [sp, #16]
    8af0:	bl	2bb8 <sf_bpf_error>
    8af4:	ldr	r0, [pc, #464]	; 8ccc <gen_host6+0x384>
    8af8:	add	r0, pc, r0
    8afc:	ldr	r1, [sp, #16]
    8b00:	bl	2bb8 <sf_bpf_error>
    8b04:	ldr	r0, [pc, #444]	; 8cc8 <gen_host6+0x380>
    8b08:	add	r0, pc, r0
    8b0c:	ldr	r1, [sp, #16]
    8b10:	bl	2bb8 <sf_bpf_error>
    8b14:	ldr	r0, [pc, #424]	; 8cc4 <gen_host6+0x37c>
    8b18:	add	r0, pc, r0
    8b1c:	ldr	r1, [sp, #16]
    8b20:	bl	2bb8 <sf_bpf_error>
    8b24:	ldr	r0, [pc, #404]	; 8cc0 <gen_host6+0x378>
    8b28:	add	r0, pc, r0
    8b2c:	ldr	r1, [sp, #16]
    8b30:	bl	2bb8 <sf_bpf_error>
    8b34:	ldr	r0, [pc, #384]	; 8cbc <gen_host6+0x374>
    8b38:	add	r0, pc, r0
    8b3c:	bl	2bb8 <sf_bpf_error>
    8b40:	ldr	r0, [pc, #368]	; 8cb8 <gen_host6+0x370>
    8b44:	add	r0, pc, r0
    8b48:	bl	2bb8 <sf_bpf_error>
    8b4c:	ldr	r0, [pc, #352]	; 8cb4 <gen_host6+0x36c>
    8b50:	add	r0, pc, r0
    8b54:	ldr	r1, [sp, #16]
    8b58:	bl	2bb8 <sf_bpf_error>
    8b5c:	ldr	r0, [pc, #332]	; 8cb0 <gen_host6+0x368>
    8b60:	add	r0, pc, r0
    8b64:	bl	2bb8 <sf_bpf_error>
    8b68:	ldr	r0, [pc, #316]	; 8cac <gen_host6+0x364>
    8b6c:	add	r0, pc, r0
    8b70:	bl	2bb8 <sf_bpf_error>
    8b74:	ldr	r0, [pc, #300]	; 8ca8 <gen_host6+0x360>
    8b78:	add	r0, pc, r0
    8b7c:	bl	2bb8 <sf_bpf_error>
    8b80:	ldr	r0, [pc, #284]	; 8ca4 <gen_host6+0x35c>
    8b84:	add	r0, pc, r0
    8b88:	bl	2bb8 <sf_bpf_error>
    8b8c:	ldr	r0, [fp, #-8]
    8b90:	ldr	r1, [fp, #-12]
    8b94:	ldr	r2, [sp, #20]
    8b98:	movw	r3, #34525	; 0x86dd
    8b9c:	movw	ip, #8
    8ba0:	str	ip, [sp]
    8ba4:	movw	ip, #24
    8ba8:	str	ip, [sp, #4]
    8bac:	bl	fe30 <gen_hostop6>
    8bb0:	str	r0, [fp, #-4]
    8bb4:	b	8c64 <gen_host6+0x31c>
    8bb8:	ldr	r0, [pc, #224]	; 8ca0 <gen_host6+0x358>
    8bbc:	add	r0, pc, r0
    8bc0:	ldr	r1, [sp, #16]
    8bc4:	bl	2bb8 <sf_bpf_error>
    8bc8:	ldr	r0, [pc, #204]	; 8c9c <gen_host6+0x354>
    8bcc:	add	r0, pc, r0
    8bd0:	ldr	r1, [sp, #16]
    8bd4:	bl	2bb8 <sf_bpf_error>
    8bd8:	ldr	r0, [pc, #184]	; 8c98 <gen_host6+0x350>
    8bdc:	add	r0, pc, r0
    8be0:	ldr	r1, [sp, #16]
    8be4:	bl	2bb8 <sf_bpf_error>
    8be8:	ldr	r0, [pc, #164]	; 8c94 <gen_host6+0x34c>
    8bec:	add	r0, pc, r0
    8bf0:	bl	2bb8 <sf_bpf_error>
    8bf4:	ldr	r0, [pc, #148]	; 8c90 <gen_host6+0x348>
    8bf8:	add	r0, pc, r0
    8bfc:	ldr	r1, [sp, #16]
    8c00:	bl	2bb8 <sf_bpf_error>
    8c04:	ldr	r0, [pc, #128]	; 8c8c <gen_host6+0x344>
    8c08:	add	r0, pc, r0
    8c0c:	ldr	r1, [sp, #16]
    8c10:	bl	2bb8 <sf_bpf_error>
    8c14:	ldr	r0, [pc, #108]	; 8c88 <gen_host6+0x340>
    8c18:	add	r0, pc, r0
    8c1c:	ldr	r1, [sp, #16]
    8c20:	bl	2bb8 <sf_bpf_error>
    8c24:	ldr	r0, [pc, #88]	; 8c84 <gen_host6+0x33c>
    8c28:	add	r0, pc, r0
    8c2c:	ldr	r1, [sp, #16]
    8c30:	bl	2bb8 <sf_bpf_error>
    8c34:	ldr	r0, [pc, #68]	; 8c80 <gen_host6+0x338>
    8c38:	add	r0, pc, r0
    8c3c:	bl	2bb8 <sf_bpf_error>
    8c40:	ldr	r0, [pc, #52]	; 8c7c <gen_host6+0x334>
    8c44:	add	r0, pc, r0
    8c48:	ldr	r1, [sp, #16]
    8c4c:	bl	2bb8 <sf_bpf_error>
    8c50:	ldr	r0, [pc, #32]	; 8c78 <gen_host6+0x330>
    8c54:	add	r0, pc, r0
    8c58:	ldr	r1, [sp, #16]
    8c5c:	bl	2bb8 <sf_bpf_error>
    8c60:	bl	1048 <abort@plt>
    8c64:	ldr	r0, [fp, #-4]
    8c68:	mov	sp, fp
    8c6c:	pop	{fp, pc}
    8c70:	.word	0x000148a4
    8c74:	.word	0x00013d3e
    8c78:	.word	0x00014713
    8c7c:	.word	0x00014702
    8c80:	.word	0x000146eb
    8c84:	.word	0x000146de
    8c88:	.word	0x000146d0
    8c8c:	.word	0x000146c2
    8c90:	.word	0x000146b4
    8c94:	.word	0x0001469d
    8c98:	.word	0x00014690
    8c9c:	.word	0x00014684
    8ca0:	.word	0x00014675
    8ca4:	.word	0x00014666
    8ca8:	.word	0x0001464d
    8cac:	.word	0x00014636
    8cb0:	.word	0x0001461f
    8cb4:	.word	0x00014899
    8cb8:	.word	0x00014617
    8cbc:	.word	0x000145fe
    8cc0:	.word	0x000145f0
    8cc4:	.word	0x000145e3
    8cc8:	.word	0x000145d5
    8ccc:	.word	0x000145c7
    8cd0:	.word	0x000145b9
    8cd4:	.word	0x000145ac
    8cd8:	.word	0x00014581
    8cdc:	.word	0x000145ae
    8ce0:	.word	0x00014920
    8ce4:	.word	0x0001490e
    8ce8:	.word	0x000148fe

00008cec <gen_port>:
    8cec:	push	{fp, lr}
    8cf0:	mov	fp, sp
    8cf4:	sub	sp, sp, #32
    8cf8:	str	r0, [fp, #-4]
    8cfc:	str	r1, [fp, #-8]
    8d00:	str	r2, [fp, #-12]
    8d04:	mov	r0, #2048	; 0x800
    8d08:	bl	5b70 <gen_linktype>
    8d0c:	str	r0, [sp, #16]
    8d10:	ldr	r0, [fp, #-8]
    8d14:	cmn	r0, #1
    8d18:	str	r0, [sp, #4]
    8d1c:	beq	8d6c <gen_port+0x80>
    8d20:	b	8d24 <gen_port+0x38>
    8d24:	ldr	r0, [sp, #4]
    8d28:	cmp	r0, #6
    8d2c:	beq	8d54 <gen_port+0x68>
    8d30:	b	8d34 <gen_port+0x48>
    8d34:	ldr	r0, [sp, #4]
    8d38:	cmp	r0, #17
    8d3c:	beq	8d54 <gen_port+0x68>
    8d40:	b	8d44 <gen_port+0x58>
    8d44:	ldr	r0, [sp, #4]
    8d48:	cmp	r0, #132	; 0x84
    8d4c:	bne	8dc4 <gen_port+0xd8>
    8d50:	b	8d54 <gen_port+0x68>
    8d54:	ldr	r0, [fp, #-4]
    8d58:	ldr	r1, [fp, #-8]
    8d5c:	ldr	r2, [fp, #-12]
    8d60:	bl	6824 <sf_gen_portop>
    8d64:	str	r0, [sp, #12]
    8d68:	b	8dc8 <gen_port+0xdc>
    8d6c:	ldr	r0, [fp, #-4]
    8d70:	ldr	r2, [fp, #-12]
    8d74:	movw	r1, #6
    8d78:	bl	6824 <sf_gen_portop>
    8d7c:	str	r0, [sp, #8]
    8d80:	ldr	r0, [fp, #-4]
    8d84:	ldr	r2, [fp, #-12]
    8d88:	movw	r1, #17
    8d8c:	bl	6824 <sf_gen_portop>
    8d90:	str	r0, [sp, #12]
    8d94:	ldr	r0, [sp, #8]
    8d98:	ldr	r1, [sp, #12]
    8d9c:	bl	4f94 <sf_gen_or>
    8da0:	ldr	r0, [fp, #-4]
    8da4:	ldr	r2, [fp, #-12]
    8da8:	movw	r1, #132	; 0x84
    8dac:	bl	6824 <sf_gen_portop>
    8db0:	str	r0, [sp, #8]
    8db4:	ldr	r0, [sp, #8]
    8db8:	ldr	r1, [sp, #12]
    8dbc:	bl	4f94 <sf_gen_or>
    8dc0:	b	8dc8 <gen_port+0xdc>
    8dc4:	bl	1048 <abort@plt>
    8dc8:	ldr	r0, [sp, #16]
    8dcc:	ldr	r1, [sp, #12]
    8dd0:	bl	4ddc <sf_gen_and>
    8dd4:	ldr	r0, [sp, #12]
    8dd8:	mov	sp, fp
    8ddc:	pop	{fp, pc}

00008de0 <gen_port6>:
    8de0:	push	{fp, lr}
    8de4:	mov	fp, sp
    8de8:	sub	sp, sp, #32
    8dec:	str	r0, [fp, #-4]
    8df0:	str	r1, [fp, #-8]
    8df4:	str	r2, [fp, #-12]
    8df8:	movw	r0, #34525	; 0x86dd
    8dfc:	bl	5b70 <gen_linktype>
    8e00:	str	r0, [sp, #16]
    8e04:	ldr	r0, [fp, #-8]
    8e08:	cmn	r0, #1
    8e0c:	str	r0, [sp, #4]
    8e10:	beq	8e60 <gen_port6+0x80>
    8e14:	b	8e18 <gen_port6+0x38>
    8e18:	ldr	r0, [sp, #4]
    8e1c:	cmp	r0, #6
    8e20:	beq	8e48 <gen_port6+0x68>
    8e24:	b	8e28 <gen_port6+0x48>
    8e28:	ldr	r0, [sp, #4]
    8e2c:	cmp	r0, #17
    8e30:	beq	8e48 <gen_port6+0x68>
    8e34:	b	8e38 <gen_port6+0x58>
    8e38:	ldr	r0, [sp, #4]
    8e3c:	cmp	r0, #132	; 0x84
    8e40:	bne	8eb8 <gen_port6+0xd8>
    8e44:	b	8e48 <gen_port6+0x68>
    8e48:	ldr	r0, [fp, #-4]
    8e4c:	ldr	r1, [fp, #-8]
    8e50:	ldr	r2, [fp, #-12]
    8e54:	bl	6a24 <sf_gen_portop6>
    8e58:	str	r0, [sp, #12]
    8e5c:	b	8ebc <gen_port6+0xdc>
    8e60:	ldr	r0, [fp, #-4]
    8e64:	ldr	r2, [fp, #-12]
    8e68:	movw	r1, #6
    8e6c:	bl	6a24 <sf_gen_portop6>
    8e70:	str	r0, [sp, #8]
    8e74:	ldr	r0, [fp, #-4]
    8e78:	ldr	r2, [fp, #-12]
    8e7c:	movw	r1, #17
    8e80:	bl	6a24 <sf_gen_portop6>
    8e84:	str	r0, [sp, #12]
    8e88:	ldr	r0, [sp, #8]
    8e8c:	ldr	r1, [sp, #12]
    8e90:	bl	4f94 <sf_gen_or>
    8e94:	ldr	r0, [fp, #-4]
    8e98:	ldr	r2, [fp, #-12]
    8e9c:	movw	r1, #132	; 0x84
    8ea0:	bl	6a24 <sf_gen_portop6>
    8ea4:	str	r0, [sp, #8]
    8ea8:	ldr	r0, [sp, #8]
    8eac:	ldr	r1, [sp, #12]
    8eb0:	bl	4f94 <sf_gen_or>
    8eb4:	b	8ebc <gen_port6+0xdc>
    8eb8:	bl	1048 <abort@plt>
    8ebc:	ldr	r0, [sp, #16]
    8ec0:	ldr	r1, [sp, #12]
    8ec4:	bl	4ddc <sf_gen_and>
    8ec8:	ldr	r0, [sp, #12]
    8ecc:	mov	sp, fp
    8ed0:	pop	{fp, pc}

00008ed4 <gen_portrange>:
    8ed4:	push	{fp, lr}
    8ed8:	mov	fp, sp
    8edc:	sub	sp, sp, #32
    8ee0:	str	r0, [fp, #-4]
    8ee4:	str	r1, [fp, #-8]
    8ee8:	str	r2, [fp, #-12]
    8eec:	str	r3, [sp, #16]
    8ef0:	mov	r0, #2048	; 0x800
    8ef4:	bl	5b70 <gen_linktype>
    8ef8:	str	r0, [sp, #12]
    8efc:	ldr	r0, [fp, #-12]
    8f00:	cmn	r0, #1
    8f04:	str	r0, [sp]
    8f08:	beq	8f5c <gen_portrange+0x88>
    8f0c:	b	8f10 <gen_portrange+0x3c>
    8f10:	ldr	r0, [sp]
    8f14:	cmp	r0, #6
    8f18:	beq	8f40 <gen_portrange+0x6c>
    8f1c:	b	8f20 <gen_portrange+0x4c>
    8f20:	ldr	r0, [sp]
    8f24:	cmp	r0, #17
    8f28:	beq	8f40 <gen_portrange+0x6c>
    8f2c:	b	8f30 <gen_portrange+0x5c>
    8f30:	ldr	r0, [sp]
    8f34:	cmp	r0, #132	; 0x84
    8f38:	bne	8fc0 <gen_portrange+0xec>
    8f3c:	b	8f40 <gen_portrange+0x6c>
    8f40:	ldr	r0, [fp, #-4]
    8f44:	ldr	r1, [fp, #-8]
    8f48:	ldr	r2, [fp, #-12]
    8f4c:	ldr	r3, [sp, #16]
    8f50:	bl	6b5c <sf_gen_portrangeop>
    8f54:	str	r0, [sp, #8]
    8f58:	b	8fc4 <gen_portrange+0xf0>
    8f5c:	ldr	r0, [fp, #-4]
    8f60:	ldr	r1, [fp, #-8]
    8f64:	ldr	r3, [sp, #16]
    8f68:	movw	r2, #6
    8f6c:	bl	6b5c <sf_gen_portrangeop>
    8f70:	str	r0, [sp, #4]
    8f74:	ldr	r0, [fp, #-4]
    8f78:	ldr	r1, [fp, #-8]
    8f7c:	ldr	r3, [sp, #16]
    8f80:	movw	r2, #17
    8f84:	bl	6b5c <sf_gen_portrangeop>
    8f88:	str	r0, [sp, #8]
    8f8c:	ldr	r0, [sp, #4]
    8f90:	ldr	r1, [sp, #8]
    8f94:	bl	4f94 <sf_gen_or>
    8f98:	ldr	r0, [fp, #-4]
    8f9c:	ldr	r1, [fp, #-8]
    8fa0:	ldr	r3, [sp, #16]
    8fa4:	movw	r2, #132	; 0x84
    8fa8:	bl	6b5c <sf_gen_portrangeop>
    8fac:	str	r0, [sp, #4]
    8fb0:	ldr	r0, [sp, #4]
    8fb4:	ldr	r1, [sp, #8]
    8fb8:	bl	4f94 <sf_gen_or>
    8fbc:	b	8fc4 <gen_portrange+0xf0>
    8fc0:	bl	1048 <abort@plt>
    8fc4:	ldr	r0, [sp, #12]
    8fc8:	ldr	r1, [sp, #8]
    8fcc:	bl	4ddc <sf_gen_and>
    8fd0:	ldr	r0, [sp, #8]
    8fd4:	mov	sp, fp
    8fd8:	pop	{fp, pc}

00008fdc <gen_portrange6>:
    8fdc:	push	{fp, lr}
    8fe0:	mov	fp, sp
    8fe4:	sub	sp, sp, #32
    8fe8:	str	r0, [fp, #-4]
    8fec:	str	r1, [fp, #-8]
    8ff0:	str	r2, [fp, #-12]
    8ff4:	str	r3, [sp, #16]
    8ff8:	movw	r0, #34525	; 0x86dd
    8ffc:	bl	5b70 <gen_linktype>
    9000:	str	r0, [sp, #12]
    9004:	ldr	r0, [fp, #-12]
    9008:	cmn	r0, #1
    900c:	str	r0, [sp]
    9010:	beq	9064 <gen_portrange6+0x88>
    9014:	b	9018 <gen_portrange6+0x3c>
    9018:	ldr	r0, [sp]
    901c:	cmp	r0, #6
    9020:	beq	9048 <gen_portrange6+0x6c>
    9024:	b	9028 <gen_portrange6+0x4c>
    9028:	ldr	r0, [sp]
    902c:	cmp	r0, #17
    9030:	beq	9048 <gen_portrange6+0x6c>
    9034:	b	9038 <gen_portrange6+0x5c>
    9038:	ldr	r0, [sp]
    903c:	cmp	r0, #132	; 0x84
    9040:	bne	90c8 <gen_portrange6+0xec>
    9044:	b	9048 <gen_portrange6+0x6c>
    9048:	ldr	r0, [fp, #-4]
    904c:	ldr	r1, [fp, #-8]
    9050:	ldr	r2, [fp, #-12]
    9054:	ldr	r3, [sp, #16]
    9058:	bl	6d1c <sf_gen_portrangeop6>
    905c:	str	r0, [sp, #8]
    9060:	b	90cc <gen_portrange6+0xf0>
    9064:	ldr	r0, [fp, #-4]
    9068:	ldr	r1, [fp, #-8]
    906c:	ldr	r3, [sp, #16]
    9070:	movw	r2, #6
    9074:	bl	6d1c <sf_gen_portrangeop6>
    9078:	str	r0, [sp, #4]
    907c:	ldr	r0, [fp, #-4]
    9080:	ldr	r1, [fp, #-8]
    9084:	ldr	r3, [sp, #16]
    9088:	movw	r2, #17
    908c:	bl	6d1c <sf_gen_portrangeop6>
    9090:	str	r0, [sp, #8]
    9094:	ldr	r0, [sp, #4]
    9098:	ldr	r1, [sp, #8]
    909c:	bl	4f94 <sf_gen_or>
    90a0:	ldr	r0, [fp, #-4]
    90a4:	ldr	r1, [fp, #-8]
    90a8:	ldr	r3, [sp, #16]
    90ac:	movw	r2, #132	; 0x84
    90b0:	bl	6d1c <sf_gen_portrangeop6>
    90b4:	str	r0, [sp, #4]
    90b8:	ldr	r0, [sp, #4]
    90bc:	ldr	r1, [sp, #8]
    90c0:	bl	4f94 <sf_gen_or>
    90c4:	b	90cc <gen_portrange6+0xf0>
    90c8:	bl	1048 <abort@plt>
    90cc:	ldr	r0, [sp, #12]
    90d0:	ldr	r1, [sp, #8]
    90d4:	bl	4ddc <sf_gen_and>
    90d8:	ldr	r0, [sp, #8]
    90dc:	mov	sp, fp
    90e0:	pop	{fp, pc}

000090e4 <lookup_proto>:
    90e4:	push	{fp, lr}
    90e8:	mov	fp, sp
    90ec:	sub	sp, sp, #16
    90f0:	str	r0, [fp, #-4]
    90f4:	str	r1, [sp, #8]
    90f8:	ldr	r0, [sp, #8]
    90fc:	cmp	r0, #24
    9100:	str	r0, [sp]
    9104:	bhi	9278 <lookup_proto+0x194>
    9108:	add	r0, pc, #8
    910c:	ldr	r1, [sp]
    9110:	ldr	r2, [r0, r1, lsl #2]
    9114:	add	pc, r0, r2
    9118:	.word	0x00000064
    911c:	.word	0x00000090
    9120:	.word	0x00000064
    9124:	.word	0x00000160
    9128:	.word	0x00000160
    912c:	.word	0x00000160
    9130:	.word	0x00000160
    9134:	.word	0x00000160
    9138:	.word	0x00000160
    913c:	.word	0x00000160
    9140:	.word	0x00000160
    9144:	.word	0x00000160
    9148:	.word	0x00000160
    914c:	.word	0x00000160
    9150:	.word	0x00000160
    9154:	.word	0x00000160
    9158:	.word	0x00000160
    915c:	.word	0x00000064
    9160:	.word	0x00000160
    9164:	.word	0x00000160
    9168:	.word	0x00000160
    916c:	.word	0x00000160
    9170:	.word	0x00000160
    9174:	.word	0x00000160
    9178:	.word	0x000000d8
    917c:	ldr	r0, [fp, #-4]
    9180:	bl	10844 <pcap_nametoproto>
    9184:	str	r0, [sp, #4]
    9188:	ldr	r0, [sp, #4]
    918c:	cmn	r0, #1
    9190:	bne	91a4 <lookup_proto+0xc0>
    9194:	ldr	r0, [pc, #248]	; 9294 <lookup_proto+0x1b0>
    9198:	add	r0, pc, r0
    919c:	ldr	r1, [fp, #-4]
    91a0:	bl	2bb8 <sf_bpf_error>
    91a4:	b	9280 <lookup_proto+0x19c>
    91a8:	ldr	r0, [fp, #-4]
    91ac:	bl	10894 <pcap_nametoeproto>
    91b0:	str	r0, [sp, #4]
    91b4:	ldr	r0, [sp, #4]
    91b8:	cmn	r0, #1
    91bc:	bne	91ec <lookup_proto+0x108>
    91c0:	ldr	r0, [fp, #-4]
    91c4:	bl	10914 <pcap_nametollc>
    91c8:	str	r0, [sp, #4]
    91cc:	ldr	r0, [sp, #4]
    91d0:	cmn	r0, #1
    91d4:	bne	91e8 <lookup_proto+0x104>
    91d8:	ldr	r0, [pc, #176]	; 9290 <lookup_proto+0x1ac>
    91dc:	add	r0, pc, r0
    91e0:	ldr	r1, [fp, #-4]
    91e4:	bl	2bb8 <sf_bpf_error>
    91e8:	b	91ec <lookup_proto+0x108>
    91ec:	b	9280 <lookup_proto+0x19c>
    91f0:	ldr	r0, [fp, #-4]
    91f4:	ldr	r1, [pc, #156]	; 9298 <lookup_proto+0x1b4>
    91f8:	add	r1, pc, r1
    91fc:	bl	e68 <strcmp@plt>
    9200:	cmp	r0, #0
    9204:	bne	9214 <lookup_proto+0x130>
    9208:	movw	r0, #130	; 0x82
    920c:	str	r0, [sp, #4]
    9210:	b	9274 <lookup_proto+0x190>
    9214:	ldr	r0, [fp, #-4]
    9218:	ldr	r1, [pc, #124]	; 929c <lookup_proto+0x1b8>
    921c:	add	r1, pc, r1
    9220:	bl	e68 <strcmp@plt>
    9224:	cmp	r0, #0
    9228:	bne	9238 <lookup_proto+0x154>
    922c:	movw	r0, #131	; 0x83
    9230:	str	r0, [sp, #4]
    9234:	b	9270 <lookup_proto+0x18c>
    9238:	ldr	r0, [fp, #-4]
    923c:	ldr	r1, [pc, #92]	; 92a0 <lookup_proto+0x1bc>
    9240:	add	r1, pc, r1
    9244:	bl	e68 <strcmp@plt>
    9248:	cmp	r0, #0
    924c:	bne	925c <lookup_proto+0x178>
    9250:	movw	r0, #129	; 0x81
    9254:	str	r0, [sp, #4]
    9258:	b	926c <lookup_proto+0x188>
    925c:	ldr	r0, [pc, #40]	; 928c <lookup_proto+0x1a8>
    9260:	add	r0, pc, r0
    9264:	ldr	r1, [fp, #-4]
    9268:	bl	2bb8 <sf_bpf_error>
    926c:	b	9270 <lookup_proto+0x18c>
    9270:	b	9274 <lookup_proto+0x190>
    9274:	b	9280 <lookup_proto+0x19c>
    9278:	mvn	r0, #0
    927c:	str	r0, [sp, #4]
    9280:	ldr	r0, [sp, #4]
    9284:	mov	sp, fp
    9288:	pop	{fp, pc}
    928c:	.word	0x000141eb
    9290:	.word	0x00014247
    9294:	.word	0x00014275
    9298:	.word	0x00014244
    929c:	.word	0x00014225
    92a0:	.word	0x00014206

000092a4 <gen_protochain>:
    92a4:	push	{r4, r5, fp, lr}
    92a8:	add	fp, sp, #8
    92ac:	sub	sp, sp, #576	; 0x240
    92b0:	str	r0, [fp, #-16]
    92b4:	str	r1, [fp, #-20]	; 0xffffffec
    92b8:	str	r2, [fp, #-24]	; 0xffffffe8
    92bc:	bl	af18 <alloc_reg>
    92c0:	str	r0, [sp, #112]	; 0x70
    92c4:	add	r0, sp, #152	; 0x98
    92c8:	mov	r1, #0
    92cc:	mov	r2, #400	; 0x190
    92d0:	str	r1, [sp, #92]	; 0x5c
    92d4:	bl	fac <memset@plt>
    92d8:	ldr	r1, [sp, #92]	; 0x5c
    92dc:	str	r1, [sp, #136]	; 0x88
    92e0:	str	r1, [sp, #140]	; 0x8c
    92e4:	str	r1, [sp, #144]	; 0x90
    92e8:	str	r1, [sp, #148]	; 0x94
    92ec:	ldr	r2, [fp, #-20]	; 0xffffffec
    92f0:	cmp	r2, #0
    92f4:	str	r2, [sp, #88]	; 0x58
    92f8:	beq	9324 <gen_protochain+0x80>
    92fc:	b	9300 <gen_protochain+0x5c>
    9300:	ldr	r0, [sp, #88]	; 0x58
    9304:	cmp	r0, #2
    9308:	beq	9320 <gen_protochain+0x7c>
    930c:	b	9310 <gen_protochain+0x6c>
    9310:	ldr	r0, [sp, #88]	; 0x58
    9314:	cmp	r0, #17
    9318:	bne	9364 <gen_protochain+0xc0>
    931c:	b	9320 <gen_protochain+0x7c>
    9320:	b	9370 <gen_protochain+0xcc>
    9324:	ldr	r0, [fp, #-16]
    9328:	ldr	r2, [fp, #-24]	; 0xffffffe8
    932c:	movw	r1, #2
    9330:	bl	92a4 <gen_protochain>
    9334:	str	r0, [fp, #-28]	; 0xffffffe4
    9338:	ldr	r0, [fp, #-16]
    933c:	ldr	r2, [fp, #-24]	; 0xffffffe8
    9340:	movw	r1, #17
    9344:	bl	92a4 <gen_protochain>
    9348:	str	r0, [fp, #-32]	; 0xffffffe0
    934c:	ldr	r0, [fp, #-28]	; 0xffffffe4
    9350:	ldr	r1, [fp, #-32]	; 0xffffffe0
    9354:	bl	4f94 <sf_gen_or>
    9358:	ldr	r0, [fp, #-32]	; 0xffffffe0
    935c:	str	r0, [fp, #-12]
    9360:	b	9ec8 <gen_protochain+0xc24>
    9364:	ldr	r0, [pc, #2928]	; 9edc <gen_protochain+0xc38>
    9368:	add	r0, pc, r0
    936c:	bl	2bb8 <sf_bpf_error>
    9370:	ldr	r0, [pc, #2920]	; 9ee0 <gen_protochain+0xc3c>
    9374:	ldr	r0, [pc, r0]
    9378:	cmp	r0, #105	; 0x69
    937c:	str	r0, [sp, #84]	; 0x54
    9380:	beq	93c8 <gen_protochain+0x124>
    9384:	b	9388 <gen_protochain+0xe4>
    9388:	ldr	r0, [sp, #84]	; 0x54
    938c:	cmp	r0, #119	; 0x77
    9390:	beq	93c8 <gen_protochain+0x124>
    9394:	b	9398 <gen_protochain+0xf4>
    9398:	ldr	r0, [sp, #84]	; 0x54
    939c:	cmp	r0, #127	; 0x7f
    93a0:	beq	93c8 <gen_protochain+0x124>
    93a4:	b	93a8 <gen_protochain+0x104>
    93a8:	ldr	r0, [sp, #84]	; 0x54
    93ac:	cmp	r0, #163	; 0xa3
    93b0:	beq	93c8 <gen_protochain+0x124>
    93b4:	b	93b8 <gen_protochain+0x114>
    93b8:	ldr	r0, [sp, #84]	; 0x54
    93bc:	cmp	r0, #192	; 0xc0
    93c0:	bne	93d4 <gen_protochain+0x130>
    93c4:	b	93c8 <gen_protochain+0x124>
    93c8:	ldr	r0, [pc, #2820]	; 9ed4 <gen_protochain+0xc30>
    93cc:	add	r0, pc, r0
    93d0:	bl	2bb8 <sf_bpf_error>
    93d4:	ldr	r0, [pc, #2824]	; 9ee4 <gen_protochain+0xc40>
    93d8:	add	r0, pc, r0
    93dc:	mov	r1, #1
    93e0:	str	r1, [r0]
    93e4:	mov	r0, #0
    93e8:	str	r0, [sp, #120]	; 0x78
    93ec:	bl	b078 <new_stmt>
    93f0:	ldr	r1, [sp, #120]	; 0x78
    93f4:	add	r2, sp, #152	; 0x98
    93f8:	str	r0, [r2, r1, lsl #2]
    93fc:	ldr	r0, [sp, #120]	; 0x78
    9400:	add	r0, r0, #1
    9404:	str	r0, [sp, #120]	; 0x78
    9408:	ldr	r0, [fp, #-20]	; 0xffffffec
    940c:	cmp	r0, #2
    9410:	str	r0, [sp, #80]	; 0x50
    9414:	beq	942c <gen_protochain+0x188>
    9418:	b	941c <gen_protochain+0x178>
    941c:	ldr	r0, [sp, #80]	; 0x50
    9420:	cmp	r0, #17
    9424:	beq	94c8 <gen_protochain+0x224>
    9428:	b	9554 <gen_protochain+0x2b0>
    942c:	mov	r0, #2048	; 0x800
    9430:	bl	5b70 <gen_linktype>
    9434:	str	r0, [fp, #-28]	; 0xffffffe4
    9438:	mov	r0, #48	; 0x30
    943c:	bl	b078 <new_stmt>
    9440:	ldr	r1, [sp, #120]	; 0x78
    9444:	add	r2, sp, #152	; 0x98
    9448:	str	r0, [r2, r1, lsl #2]
    944c:	ldr	r0, [pc, #2708]	; 9ee8 <gen_protochain+0xc44>
    9450:	ldr	r0, [pc, r0]
    9454:	ldr	r1, [pc, #2704]	; 9eec <gen_protochain+0xc48>
    9458:	ldr	r1, [pc, r1]
    945c:	add	r0, r0, r1
    9460:	add	r0, r0, #9
    9464:	ldr	r1, [sp, #120]	; 0x78
    9468:	ldr	r1, [r2, r1, lsl #2]
    946c:	str	r0, [r1, #12]
    9470:	ldr	r0, [sp, #120]	; 0x78
    9474:	add	r0, r0, #1
    9478:	str	r0, [sp, #120]	; 0x78
    947c:	mov	r0, #177	; 0xb1
    9480:	str	r2, [sp, #76]	; 0x4c
    9484:	bl	b078 <new_stmt>
    9488:	ldr	r1, [sp, #120]	; 0x78
    948c:	ldr	r2, [sp, #76]	; 0x4c
    9490:	str	r0, [r2, r1, lsl #2]
    9494:	ldr	r0, [pc, #2644]	; 9ef0 <gen_protochain+0xc4c>
    9498:	ldr	r0, [pc, r0]
    949c:	ldr	r1, [pc, #2640]	; 9ef4 <gen_protochain+0xc50>
    94a0:	ldr	r1, [pc, r1]
    94a4:	add	r0, r0, r1
    94a8:	ldr	r1, [sp, #120]	; 0x78
    94ac:	add	r1, r2, r1, lsl #2
    94b0:	ldr	r1, [r1]
    94b4:	str	r0, [r1, #12]
    94b8:	ldr	r0, [sp, #120]	; 0x78
    94bc:	add	r0, r0, #1
    94c0:	str	r0, [sp, #120]	; 0x78
    94c4:	b	9560 <gen_protochain+0x2bc>
    94c8:	movw	r0, #34525	; 0x86dd
    94cc:	bl	5b70 <gen_linktype>
    94d0:	str	r0, [fp, #-28]	; 0xffffffe4
    94d4:	mov	r0, #48	; 0x30
    94d8:	bl	b078 <new_stmt>
    94dc:	ldr	r1, [sp, #120]	; 0x78
    94e0:	add	r2, sp, #152	; 0x98
    94e4:	str	r0, [r2, r1, lsl #2]
    94e8:	ldr	r0, [pc, #2568]	; 9ef8 <gen_protochain+0xc54>
    94ec:	ldr	r0, [pc, r0]
    94f0:	ldr	r1, [pc, #2564]	; 9efc <gen_protochain+0xc58>
    94f4:	ldr	r1, [pc, r1]
    94f8:	add	r0, r0, r1
    94fc:	add	r0, r0, #6
    9500:	ldr	r1, [sp, #120]	; 0x78
    9504:	ldr	r1, [r2, r1, lsl #2]
    9508:	str	r0, [r1, #12]
    950c:	ldr	r0, [sp, #120]	; 0x78
    9510:	add	r0, r0, #1
    9514:	str	r0, [sp, #120]	; 0x78
    9518:	mov	r0, #1
    951c:	str	r2, [sp, #72]	; 0x48
    9520:	bl	b078 <new_stmt>
    9524:	ldr	r1, [sp, #120]	; 0x78
    9528:	ldr	r2, [sp, #72]	; 0x48
    952c:	str	r0, [r2, r1, lsl #2]
    9530:	ldr	r0, [sp, #120]	; 0x78
    9534:	add	r0, r2, r0, lsl #2
    9538:	ldr	r0, [r0]
    953c:	movw	r1, #40	; 0x28
    9540:	str	r1, [r0, #12]
    9544:	ldr	r0, [sp, #120]	; 0x78
    9548:	add	r0, r0, #1
    954c:	str	r0, [sp, #120]	; 0x78
    9550:	b	9560 <gen_protochain+0x2bc>
    9554:	ldr	r0, [pc, #2428]	; 9ed8 <gen_protochain+0xc34>
    9558:	add	r0, pc, r0
    955c:	bl	2bb8 <sf_bpf_error>
    9560:	ldr	r0, [sp, #120]	; 0x78
    9564:	str	r0, [sp, #128]	; 0x80
    9568:	mov	r0, #21
    956c:	str	r0, [sp, #68]	; 0x44
    9570:	bl	b078 <new_stmt>
    9574:	ldr	r1, [sp, #120]	; 0x78
    9578:	add	r2, sp, #152	; 0x98
    957c:	str	r0, [r2, r1, lsl #2]
    9580:	ldr	r0, [fp, #-16]
    9584:	ldr	r1, [sp, #120]	; 0x78
    9588:	ldr	r1, [r2, r1, lsl #2]
    958c:	str	r0, [r1, #12]
    9590:	ldr	r0, [sp, #120]	; 0x78
    9594:	ldr	r0, [r2, r0, lsl #2]
    9598:	mov	r1, #0
    959c:	str	r1, [r0, #4]
    95a0:	ldr	r0, [sp, #120]	; 0x78
    95a4:	ldr	r0, [r2, r0, lsl #2]
    95a8:	str	r1, [r0, #8]
    95ac:	ldr	r0, [sp, #120]	; 0x78
    95b0:	str	r0, [sp, #136]	; 0x88
    95b4:	ldr	r0, [sp, #120]	; 0x78
    95b8:	add	r0, r0, #1
    95bc:	str	r0, [sp, #120]	; 0x78
    95c0:	ldr	r0, [sp, #68]	; 0x44
    95c4:	str	r2, [sp, #64]	; 0x40
    95c8:	str	r1, [sp, #60]	; 0x3c
    95cc:	bl	b078 <new_stmt>
    95d0:	ldr	r1, [sp, #120]	; 0x78
    95d4:	ldr	r2, [sp, #64]	; 0x40
    95d8:	str	r0, [r2, r1, lsl #2]
    95dc:	ldr	r0, [sp, #120]	; 0x78
    95e0:	ldr	r0, [r2, r0, lsl #2]
    95e4:	ldr	r1, [sp, #60]	; 0x3c
    95e8:	str	r1, [r0, #4]
    95ec:	ldr	r0, [sp, #120]	; 0x78
    95f0:	ldr	r0, [r2, r0, lsl #2]
    95f4:	str	r1, [r0, #8]
    95f8:	ldr	r0, [sp, #120]	; 0x78
    95fc:	ldr	r0, [r2, r0, lsl #2]
    9600:	mov	r3, #59	; 0x3b
    9604:	str	r3, [r0, #12]
    9608:	ldr	r0, [sp, #120]	; 0x78
    960c:	ldr	r0, [r2, r0, lsl #2]
    9610:	ldr	r3, [sp, #136]	; 0x88
    9614:	add	r3, r2, r3, lsl #2
    9618:	ldr	r3, [r3]
    961c:	str	r0, [r3, #8]
    9620:	ldr	r0, [sp, #120]	; 0x78
    9624:	str	r0, [sp, #148]	; 0x94
    9628:	ldr	r0, [sp, #120]	; 0x78
    962c:	add	r0, r0, #1
    9630:	str	r0, [sp, #120]	; 0x78
    9634:	ldr	r0, [fp, #-20]	; 0xffffffec
    9638:	cmp	r0, #17
    963c:	bne	9a78 <gen_protochain+0x7d4>
    9640:	ldr	r0, [sp, #120]	; 0x78
    9644:	str	r0, [sp, #108]	; 0x6c
    9648:	mov	r0, #21
    964c:	str	r0, [sp, #56]	; 0x38
    9650:	bl	b078 <new_stmt>
    9654:	ldr	r1, [sp, #120]	; 0x78
    9658:	add	r2, sp, #152	; 0x98
    965c:	str	r0, [r2, r1, lsl #2]
    9660:	ldr	r0, [sp, #120]	; 0x78
    9664:	ldr	r0, [r2, r0, lsl #2]
    9668:	mov	r1, #0
    966c:	str	r1, [r0, #4]
    9670:	ldr	r0, [sp, #120]	; 0x78
    9674:	ldr	r0, [r2, r0, lsl #2]
    9678:	str	r1, [r0, #8]
    967c:	ldr	r0, [sp, #120]	; 0x78
    9680:	ldr	r0, [r2, r0, lsl #2]
    9684:	str	r1, [r0, #12]
    9688:	ldr	r0, [sp, #120]	; 0x78
    968c:	ldr	r0, [r2, r0, lsl #2]
    9690:	ldr	r3, [sp, #148]	; 0x94
    9694:	ldr	r3, [r2, r3, lsl #2]
    9698:	str	r0, [r3, #8]
    969c:	ldr	r0, [sp, #120]	; 0x78
    96a0:	add	r0, r0, #1
    96a4:	str	r0, [sp, #120]	; 0x78
    96a8:	ldr	r0, [sp, #56]	; 0x38
    96ac:	str	r2, [sp, #52]	; 0x34
    96b0:	str	r1, [sp, #48]	; 0x30
    96b4:	bl	b078 <new_stmt>
    96b8:	ldr	r1, [sp, #120]	; 0x78
    96bc:	ldr	r2, [sp, #52]	; 0x34
    96c0:	str	r0, [r2, r1, lsl #2]
    96c4:	ldr	r1, [sp, #120]	; 0x78
    96c8:	add	r1, r2, r1, lsl #2
    96cc:	ldr	r1, [r1, #-4]
    96d0:	str	r0, [r1, #8]
    96d4:	ldr	r0, [sp, #120]	; 0x78
    96d8:	ldr	r0, [r2, r0, lsl #2]
    96dc:	ldr	r1, [sp, #48]	; 0x30
    96e0:	str	r1, [r0, #4]
    96e4:	ldr	r0, [sp, #120]	; 0x78
    96e8:	ldr	r0, [r2, r0, lsl #2]
    96ec:	str	r1, [r0, #8]
    96f0:	ldr	r0, [sp, #120]	; 0x78
    96f4:	ldr	r0, [r2, r0, lsl #2]
    96f8:	mov	r3, #60	; 0x3c
    96fc:	str	r3, [r0, #12]
    9700:	ldr	r0, [sp, #120]	; 0x78
    9704:	add	r0, r0, #1
    9708:	str	r0, [sp, #120]	; 0x78
    970c:	ldr	r0, [sp, #56]	; 0x38
    9710:	bl	b078 <new_stmt>
    9714:	ldr	r1, [sp, #120]	; 0x78
    9718:	ldr	r2, [sp, #52]	; 0x34
    971c:	str	r0, [r2, r1, lsl #2]
    9720:	ldr	r1, [sp, #120]	; 0x78
    9724:	add	r1, r2, r1, lsl #2
    9728:	ldr	r1, [r1, #-4]
    972c:	str	r0, [r1, #8]
    9730:	ldr	r0, [sp, #120]	; 0x78
    9734:	ldr	r0, [r2, r0, lsl #2]
    9738:	ldr	r1, [sp, #48]	; 0x30
    973c:	str	r1, [r0, #4]
    9740:	ldr	r0, [sp, #120]	; 0x78
    9744:	ldr	r0, [r2, r0, lsl #2]
    9748:	str	r1, [r0, #8]
    974c:	ldr	r0, [sp, #120]	; 0x78
    9750:	ldr	r0, [r2, r0, lsl #2]
    9754:	mov	r3, #43	; 0x2b
    9758:	str	r3, [r0, #12]
    975c:	ldr	r0, [sp, #120]	; 0x78
    9760:	add	r0, r0, #1
    9764:	str	r0, [sp, #120]	; 0x78
    9768:	ldr	r0, [sp, #56]	; 0x38
    976c:	bl	b078 <new_stmt>
    9770:	ldr	r1, [sp, #120]	; 0x78
    9774:	ldr	r2, [sp, #52]	; 0x34
    9778:	str	r0, [r2, r1, lsl #2]
    977c:	ldr	r1, [sp, #120]	; 0x78
    9780:	add	r1, r2, r1, lsl #2
    9784:	ldr	r1, [r1, #-4]
    9788:	str	r0, [r1, #8]
    978c:	ldr	r0, [sp, #120]	; 0x78
    9790:	ldr	r0, [r2, r0, lsl #2]
    9794:	ldr	r1, [sp, #48]	; 0x30
    9798:	str	r1, [r0, #4]
    979c:	ldr	r0, [sp, #120]	; 0x78
    97a0:	ldr	r0, [r2, r0, lsl #2]
    97a4:	str	r1, [r0, #8]
    97a8:	ldr	r0, [sp, #120]	; 0x78
    97ac:	ldr	r0, [r2, r0, lsl #2]
    97b0:	mov	r3, #44	; 0x2c
    97b4:	str	r3, [r0, #12]
    97b8:	ldr	r0, [sp, #120]	; 0x78
    97bc:	str	r0, [sp, #144]	; 0x90
    97c0:	ldr	r0, [sp, #120]	; 0x78
    97c4:	str	r0, [sp, #104]	; 0x68
    97c8:	ldr	r0, [sp, #120]	; 0x78
    97cc:	add	r0, r0, #1
    97d0:	str	r0, [sp, #120]	; 0x78
    97d4:	ldr	r0, [sp, #120]	; 0x78
    97d8:	str	r0, [sp, #100]	; 0x64
    97dc:	mov	r0, #135	; 0x87
    97e0:	str	r0, [sp, #44]	; 0x2c
    97e4:	bl	b078 <new_stmt>
    97e8:	ldr	r1, [sp, #120]	; 0x78
    97ec:	ldr	r2, [sp, #52]	; 0x34
    97f0:	str	r0, [r2, r1, lsl #2]
    97f4:	ldr	r0, [sp, #120]	; 0x78
    97f8:	add	r0, r0, #1
    97fc:	str	r0, [sp, #120]	; 0x78
    9800:	mov	r0, #80	; 0x50
    9804:	str	r0, [sp, #40]	; 0x28
    9808:	bl	b078 <new_stmt>
    980c:	ldr	r1, [sp, #120]	; 0x78
    9810:	ldr	r2, [sp, #52]	; 0x34
    9814:	str	r0, [r2, r1, lsl #2]
    9818:	ldr	r0, [pc, #1760]	; 9f00 <gen_protochain+0xc5c>
    981c:	ldr	r0, [pc, r0]
    9820:	ldr	r1, [pc, #1756]	; 9f04 <gen_protochain+0xc60>
    9824:	ldr	r1, [pc, r1]
    9828:	add	r0, r0, r1
    982c:	ldr	r1, [sp, #120]	; 0x78
    9830:	ldr	r1, [r2, r1, lsl #2]
    9834:	str	r0, [r1, #12]
    9838:	ldr	r0, [sp, #120]	; 0x78
    983c:	add	r0, r0, #1
    9840:	str	r0, [sp, #120]	; 0x78
    9844:	mov	r0, #2
    9848:	bl	b078 <new_stmt>
    984c:	ldr	r1, [sp, #120]	; 0x78
    9850:	ldr	r2, [sp, #52]	; 0x34
    9854:	str	r0, [r2, r1, lsl #2]
    9858:	ldr	r0, [sp, #112]	; 0x70
    985c:	ldr	r1, [sp, #120]	; 0x78
    9860:	ldr	r1, [r2, r1, lsl #2]
    9864:	str	r0, [r1, #12]
    9868:	ldr	r0, [sp, #120]	; 0x78
    986c:	add	r0, r0, #1
    9870:	str	r0, [sp, #120]	; 0x78
    9874:	ldr	r0, [sp, #44]	; 0x2c
    9878:	bl	b078 <new_stmt>
    987c:	ldr	r1, [sp, #120]	; 0x78
    9880:	ldr	r2, [sp, #52]	; 0x34
    9884:	str	r0, [r2, r1, lsl #2]
    9888:	ldr	r0, [sp, #120]	; 0x78
    988c:	add	r0, r0, #1
    9890:	str	r0, [sp, #120]	; 0x78
    9894:	mov	r0, #4
    9898:	str	r0, [sp, #36]	; 0x24
    989c:	bl	b078 <new_stmt>
    98a0:	ldr	r1, [sp, #120]	; 0x78
    98a4:	ldr	r2, [sp, #52]	; 0x34
    98a8:	str	r0, [r2, r1, lsl #2]
    98ac:	ldr	r0, [sp, #120]	; 0x78
    98b0:	ldr	r0, [r2, r0, lsl #2]
    98b4:	mov	r1, #1
    98b8:	str	r1, [r0, #12]
    98bc:	ldr	r0, [sp, #120]	; 0x78
    98c0:	add	r0, r0, #1
    98c4:	str	r0, [sp, #120]	; 0x78
    98c8:	mov	r0, #7
    98cc:	str	r0, [sp, #32]
    98d0:	str	r1, [sp, #28]
    98d4:	bl	b078 <new_stmt>
    98d8:	ldr	r1, [sp, #120]	; 0x78
    98dc:	ldr	r2, [sp, #52]	; 0x34
    98e0:	str	r0, [r2, r1, lsl #2]
    98e4:	ldr	r0, [sp, #120]	; 0x78
    98e8:	add	r0, r0, #1
    98ec:	str	r0, [sp, #120]	; 0x78
    98f0:	ldr	r0, [sp, #40]	; 0x28
    98f4:	bl	b078 <new_stmt>
    98f8:	ldr	r1, [sp, #120]	; 0x78
    98fc:	ldr	r2, [sp, #52]	; 0x34
    9900:	str	r0, [r2, r1, lsl #2]
    9904:	ldr	r0, [pc, #1532]	; 9f08 <gen_protochain+0xc64>
    9908:	ldr	r0, [pc, r0]
    990c:	ldr	r1, [pc, #1528]	; 9f0c <gen_protochain+0xc68>
    9910:	ldr	r1, [pc, r1]
    9914:	add	r0, r0, r1
    9918:	ldr	r1, [sp, #120]	; 0x78
    991c:	ldr	r1, [r2, r1, lsl #2]
    9920:	str	r0, [r1, #12]
    9924:	ldr	r0, [sp, #120]	; 0x78
    9928:	add	r0, r0, #1
    992c:	str	r0, [sp, #120]	; 0x78
    9930:	ldr	r0, [sp, #36]	; 0x24
    9934:	bl	b078 <new_stmt>
    9938:	ldr	r1, [sp, #120]	; 0x78
    993c:	ldr	r2, [sp, #52]	; 0x34
    9940:	str	r0, [r2, r1, lsl #2]
    9944:	ldr	r0, [sp, #120]	; 0x78
    9948:	ldr	r0, [r2, r0, lsl #2]
    994c:	ldr	r1, [sp, #28]
    9950:	str	r1, [r0, #12]
    9954:	ldr	r0, [sp, #120]	; 0x78
    9958:	add	r0, r0, #1
    995c:	str	r0, [sp, #120]	; 0x78
    9960:	mov	r0, #36	; 0x24
    9964:	bl	b078 <new_stmt>
    9968:	ldr	r1, [sp, #120]	; 0x78
    996c:	ldr	r2, [sp, #52]	; 0x34
    9970:	str	r0, [r2, r1, lsl #2]
    9974:	ldr	r0, [sp, #120]	; 0x78
    9978:	ldr	r0, [r2, r0, lsl #2]
    997c:	mov	r1, #8
    9980:	str	r1, [r0, #12]
    9984:	ldr	r0, [sp, #120]	; 0x78
    9988:	add	r0, r0, #1
    998c:	str	r0, [sp, #120]	; 0x78
    9990:	ldr	r0, [sp, #32]
    9994:	bl	b078 <new_stmt>
    9998:	ldr	r1, [sp, #120]	; 0x78
    999c:	ldr	r2, [sp, #52]	; 0x34
    99a0:	str	r0, [r2, r1, lsl #2]
    99a4:	ldr	r0, [sp, #120]	; 0x78
    99a8:	add	r0, r0, #1
    99ac:	str	r0, [sp, #120]	; 0x78
    99b0:	mov	r0, #96	; 0x60
    99b4:	bl	b078 <new_stmt>
    99b8:	ldr	r1, [sp, #120]	; 0x78
    99bc:	ldr	r2, [sp, #52]	; 0x34
    99c0:	str	r0, [r2, r1, lsl #2]
    99c4:	ldr	r0, [sp, #112]	; 0x70
    99c8:	ldr	r1, [sp, #120]	; 0x78
    99cc:	ldr	r1, [r2, r1, lsl #2]
    99d0:	str	r0, [r1, #12]
    99d4:	ldr	r0, [sp, #120]	; 0x78
    99d8:	add	r0, r0, #1
    99dc:	str	r0, [sp, #120]	; 0x78
    99e0:	mov	r0, #5
    99e4:	bl	b078 <new_stmt>
    99e8:	ldr	r1, [sp, #120]	; 0x78
    99ec:	ldr	r2, [sp, #52]	; 0x34
    99f0:	str	r0, [r2, r1, lsl #2]
    99f4:	ldr	r0, [sp, #128]	; 0x80
    99f8:	ldr	r1, [sp, #120]	; 0x78
    99fc:	mvn	r3, r1
    9a00:	add	r0, r3, r0
    9a04:	ldr	r1, [r2, r1, lsl #2]
    9a08:	str	r0, [r1, #12]
    9a0c:	ldr	r0, [sp, #120]	; 0x78
    9a10:	ldr	r1, [r2, r0, lsl #2]
    9a14:	sub	r0, r0, #1
    9a18:	add	r0, r2, r0, lsl #2
    9a1c:	ldr	r0, [r0]
    9a20:	str	r1, [r0, #8]
    9a24:	ldr	r0, [sp, #120]	; 0x78
    9a28:	add	r0, r0, #1
    9a2c:	str	r0, [sp, #120]	; 0x78
    9a30:	ldr	r0, [sp, #108]	; 0x6c
    9a34:	str	r0, [sp, #96]	; 0x60
    9a38:	ldr	r0, [sp, #96]	; 0x60
    9a3c:	ldr	r1, [sp, #104]	; 0x68
    9a40:	cmp	r0, r1
    9a44:	bgt	9a74 <gen_protochain+0x7d0>
    9a48:	ldr	r0, [sp, #100]	; 0x64
    9a4c:	add	r1, sp, #152	; 0x98
    9a50:	ldr	r0, [r1, r0, lsl #2]
    9a54:	ldr	r2, [sp, #96]	; 0x60
    9a58:	add	r1, r1, r2, lsl #2
    9a5c:	ldr	r1, [r1]
    9a60:	str	r0, [r1, #4]
    9a64:	ldr	r0, [sp, #96]	; 0x60
    9a68:	add	r0, r0, #1
    9a6c:	str	r0, [sp, #96]	; 0x60
    9a70:	b	9a38 <gen_protochain+0x794>
    9a74:	b	9ac0 <gen_protochain+0x81c>
    9a78:	mov	r0, #4
    9a7c:	bl	b078 <new_stmt>
    9a80:	ldr	r1, [sp, #120]	; 0x78
    9a84:	add	r2, sp, #152	; 0x98
    9a88:	str	r0, [r2, r1, lsl #2]
    9a8c:	ldr	r0, [sp, #120]	; 0x78
    9a90:	ldr	r0, [r2, r0, lsl #2]
    9a94:	mov	r1, #0
    9a98:	str	r1, [r0, #12]
    9a9c:	ldr	r0, [sp, #120]	; 0x78
    9aa0:	ldr	r0, [r2, r0, lsl #2]
    9aa4:	ldr	r1, [sp, #148]	; 0x94
    9aa8:	add	r1, r2, r1, lsl #2
    9aac:	ldr	r1, [r1]
    9ab0:	str	r0, [r1, #8]
    9ab4:	ldr	r0, [sp, #120]	; 0x78
    9ab8:	add	r0, r0, #1
    9abc:	str	r0, [sp, #120]	; 0x78
    9ac0:	ldr	r0, [sp, #120]	; 0x78
    9ac4:	str	r0, [sp, #132]	; 0x84
    9ac8:	mov	r0, #21
    9acc:	bl	b078 <new_stmt>
    9ad0:	ldr	r1, [sp, #120]	; 0x78
    9ad4:	add	r2, sp, #152	; 0x98
    9ad8:	str	r0, [r2, r1, lsl #2]
    9adc:	ldr	r0, [sp, #120]	; 0x78
    9ae0:	ldr	r0, [r2, r0, lsl #2]
    9ae4:	mov	r1, #0
    9ae8:	str	r1, [r0, #4]
    9aec:	ldr	r0, [sp, #120]	; 0x78
    9af0:	ldr	r0, [r2, r0, lsl #2]
    9af4:	str	r1, [r0, #8]
    9af8:	ldr	r0, [sp, #120]	; 0x78
    9afc:	add	r0, r2, r0, lsl #2
    9b00:	ldr	r0, [r0]
    9b04:	movw	r1, #51	; 0x33
    9b08:	str	r1, [r0, #12]
    9b0c:	ldr	r0, [sp, #144]	; 0x90
    9b10:	cmp	r0, #0
    9b14:	beq	9b34 <gen_protochain+0x890>
    9b18:	ldr	r0, [sp, #132]	; 0x84
    9b1c:	add	r1, sp, #152	; 0x98
    9b20:	ldr	r0, [r1, r0, lsl #2]
    9b24:	ldr	r2, [sp, #144]	; 0x90
    9b28:	add	r1, r1, r2, lsl #2
    9b2c:	ldr	r1, [r1]
    9b30:	str	r0, [r1, #8]
    9b34:	ldr	r0, [sp, #120]	; 0x78
    9b38:	str	r0, [sp, #140]	; 0x8c
    9b3c:	ldr	r0, [sp, #120]	; 0x78
    9b40:	add	r0, r0, #1
    9b44:	str	r0, [sp, #120]	; 0x78
    9b48:	mov	r0, #135	; 0x87
    9b4c:	str	r0, [sp, #24]
    9b50:	bl	b078 <new_stmt>
    9b54:	ldr	r1, [sp, #120]	; 0x78
    9b58:	add	r2, sp, #152	; 0x98
    9b5c:	str	r0, [r2, r1, lsl #2]
    9b60:	ldr	r1, [sp, #120]	; 0x78
    9b64:	add	r1, r2, r1, lsl #2
    9b68:	ldr	r1, [r1, #-4]
    9b6c:	str	r0, [r1, #4]
    9b70:	ldr	r0, [sp, #120]	; 0x78
    9b74:	add	r0, r0, #1
    9b78:	str	r0, [sp, #120]	; 0x78
    9b7c:	mov	r0, #80	; 0x50
    9b80:	str	r0, [sp, #20]
    9b84:	str	r2, [sp, #16]
    9b88:	bl	b078 <new_stmt>
    9b8c:	ldr	r1, [sp, #120]	; 0x78
    9b90:	ldr	r2, [sp, #16]
    9b94:	str	r0, [r2, r1, lsl #2]
    9b98:	ldr	r0, [pc, #880]	; 9f10 <gen_protochain+0xc6c>
    9b9c:	ldr	r0, [pc, r0]
    9ba0:	ldr	r1, [pc, #876]	; 9f14 <gen_protochain+0xc70>
    9ba4:	ldr	r1, [pc, r1]
    9ba8:	add	r0, r0, r1
    9bac:	ldr	r1, [sp, #120]	; 0x78
    9bb0:	ldr	r1, [r2, r1, lsl #2]
    9bb4:	str	r0, [r1, #12]
    9bb8:	ldr	r0, [sp, #120]	; 0x78
    9bbc:	add	r0, r0, #1
    9bc0:	str	r0, [sp, #120]	; 0x78
    9bc4:	mov	r0, #2
    9bc8:	str	r0, [sp, #12]
    9bcc:	bl	b078 <new_stmt>
    9bd0:	ldr	r1, [sp, #120]	; 0x78
    9bd4:	ldr	r2, [sp, #16]
    9bd8:	str	r0, [r2, r1, lsl #2]
    9bdc:	ldr	r0, [sp, #112]	; 0x70
    9be0:	ldr	r1, [sp, #120]	; 0x78
    9be4:	ldr	r1, [r2, r1, lsl #2]
    9be8:	str	r0, [r1, #12]
    9bec:	ldr	r0, [sp, #120]	; 0x78
    9bf0:	add	r0, r0, #1
    9bf4:	str	r0, [sp, #120]	; 0x78
    9bf8:	ldr	r0, [sp, #24]
    9bfc:	bl	b078 <new_stmt>
    9c00:	ldr	r1, [sp, #120]	; 0x78
    9c04:	ldr	r2, [sp, #16]
    9c08:	str	r0, [r2, r1, lsl #2]
    9c0c:	ldr	r1, [sp, #120]	; 0x78
    9c10:	add	r1, r2, r1, lsl #2
    9c14:	ldr	r1, [r1, #-4]
    9c18:	str	r0, [r1, #4]
    9c1c:	ldr	r0, [sp, #120]	; 0x78
    9c20:	add	r0, r0, #1
    9c24:	str	r0, [sp, #120]	; 0x78
    9c28:	mov	r0, #4
    9c2c:	str	r0, [sp, #8]
    9c30:	bl	b078 <new_stmt>
    9c34:	ldr	r1, [sp, #120]	; 0x78
    9c38:	ldr	r2, [sp, #16]
    9c3c:	str	r0, [r2, r1, lsl #2]
    9c40:	ldr	r0, [sp, #120]	; 0x78
    9c44:	ldr	r0, [r2, r0, lsl #2]
    9c48:	mov	r1, #1
    9c4c:	str	r1, [r0, #12]
    9c50:	ldr	r0, [sp, #120]	; 0x78
    9c54:	add	r0, r0, #1
    9c58:	str	r0, [sp, #120]	; 0x78
    9c5c:	mov	r0, #7
    9c60:	str	r0, [sp, #4]
    9c64:	bl	b078 <new_stmt>
    9c68:	ldr	r1, [sp, #120]	; 0x78
    9c6c:	ldr	r2, [sp, #16]
    9c70:	str	r0, [r2, r1, lsl #2]
    9c74:	ldr	r0, [sp, #120]	; 0x78
    9c78:	add	r0, r0, #1
    9c7c:	str	r0, [sp, #120]	; 0x78
    9c80:	ldr	r0, [sp, #20]
    9c84:	bl	b078 <new_stmt>
    9c88:	ldr	r1, [sp, #120]	; 0x78
    9c8c:	ldr	r2, [sp, #16]
    9c90:	str	r0, [r2, r1, lsl #2]
    9c94:	ldr	r0, [pc, #636]	; 9f18 <gen_protochain+0xc74>
    9c98:	ldr	r0, [pc, r0]
    9c9c:	ldr	r1, [pc, #632]	; 9f1c <gen_protochain+0xc78>
    9ca0:	ldr	r1, [pc, r1]
    9ca4:	add	r0, r0, r1
    9ca8:	ldr	r1, [sp, #120]	; 0x78
    9cac:	ldr	r1, [r2, r1, lsl #2]
    9cb0:	str	r0, [r1, #12]
    9cb4:	ldr	r0, [sp, #120]	; 0x78
    9cb8:	add	r0, r0, #1
    9cbc:	str	r0, [sp, #120]	; 0x78
    9cc0:	ldr	r0, [sp, #8]
    9cc4:	bl	b078 <new_stmt>
    9cc8:	ldr	r1, [sp, #120]	; 0x78
    9ccc:	ldr	r2, [sp, #16]
    9cd0:	str	r0, [r2, r1, lsl #2]
    9cd4:	ldr	r0, [sp, #120]	; 0x78
    9cd8:	ldr	r0, [r2, r0, lsl #2]
    9cdc:	ldr	r1, [sp, #12]
    9ce0:	str	r1, [r0, #12]
    9ce4:	ldr	r0, [sp, #120]	; 0x78
    9ce8:	add	r0, r0, #1
    9cec:	str	r0, [sp, #120]	; 0x78
    9cf0:	mov	r0, #36	; 0x24
    9cf4:	bl	b078 <new_stmt>
    9cf8:	ldr	r1, [sp, #120]	; 0x78
    9cfc:	ldr	r2, [sp, #16]
    9d00:	str	r0, [r2, r1, lsl #2]
    9d04:	ldr	r0, [sp, #120]	; 0x78
    9d08:	ldr	r0, [r2, r0, lsl #2]
    9d0c:	ldr	r1, [sp, #8]
    9d10:	str	r1, [r0, #12]
    9d14:	ldr	r0, [sp, #120]	; 0x78
    9d18:	add	r0, r0, #1
    9d1c:	str	r0, [sp, #120]	; 0x78
    9d20:	ldr	r0, [sp, #4]
    9d24:	bl	b078 <new_stmt>
    9d28:	ldr	r1, [sp, #120]	; 0x78
    9d2c:	ldr	r2, [sp, #16]
    9d30:	str	r0, [r2, r1, lsl #2]
    9d34:	ldr	r0, [sp, #120]	; 0x78
    9d38:	add	r0, r0, #1
    9d3c:	str	r0, [sp, #120]	; 0x78
    9d40:	mov	r0, #96	; 0x60
    9d44:	bl	b078 <new_stmt>
    9d48:	ldr	r1, [sp, #120]	; 0x78
    9d4c:	ldr	r2, [sp, #16]
    9d50:	str	r0, [r2, r1, lsl #2]
    9d54:	ldr	r0, [sp, #112]	; 0x70
    9d58:	ldr	r1, [sp, #120]	; 0x78
    9d5c:	ldr	r1, [r2, r1, lsl #2]
    9d60:	str	r0, [r1, #12]
    9d64:	ldr	r0, [sp, #120]	; 0x78
    9d68:	add	r0, r0, #1
    9d6c:	str	r0, [sp, #120]	; 0x78
    9d70:	mov	r0, #5
    9d74:	bl	b078 <new_stmt>
    9d78:	ldr	r1, [sp, #120]	; 0x78
    9d7c:	ldr	r2, [sp, #16]
    9d80:	str	r0, [r2, r1, lsl #2]
    9d84:	ldr	r0, [sp, #128]	; 0x80
    9d88:	ldr	r1, [sp, #120]	; 0x78
    9d8c:	mvn	r3, r1
    9d90:	add	r0, r3, r0
    9d94:	ldr	r1, [r2, r1, lsl #2]
    9d98:	str	r0, [r1, #12]
    9d9c:	ldr	r0, [sp, #120]	; 0x78
    9da0:	add	r0, r0, #1
    9da4:	str	r0, [sp, #120]	; 0x78
    9da8:	ldr	r0, [sp, #120]	; 0x78
    9dac:	str	r0, [sp, #124]	; 0x7c
    9db0:	ldr	r0, [sp, #8]
    9db4:	bl	b078 <new_stmt>
    9db8:	ldr	r1, [sp, #120]	; 0x78
    9dbc:	ldr	r2, [sp, #16]
    9dc0:	str	r0, [r2, r1, lsl #2]
    9dc4:	ldr	r0, [sp, #120]	; 0x78
    9dc8:	ldr	r0, [r2, r0, lsl #2]
    9dcc:	mov	r1, #0
    9dd0:	str	r1, [r0, #12]
    9dd4:	ldr	r0, [sp, #124]	; 0x7c
    9dd8:	ldr	r0, [r2, r0, lsl #2]
    9ddc:	ldr	r1, [sp, #148]	; 0x94
    9de0:	ldr	r1, [r2, r1, lsl #2]
    9de4:	str	r0, [r1, #4]
    9de8:	ldr	r0, [sp, #124]	; 0x7c
    9dec:	ldr	r0, [r2, r0, lsl #2]
    9df0:	ldr	r1, [sp, #140]	; 0x8c
    9df4:	ldr	r1, [r2, r1, lsl #2]
    9df8:	str	r0, [r1, #8]
    9dfc:	ldr	r0, [sp, #124]	; 0x7c
    9e00:	ldr	r0, [r2, r0, lsl #2]
    9e04:	ldr	r1, [sp, #136]	; 0x88
    9e08:	add	r1, r2, r1, lsl #2
    9e0c:	ldr	r1, [r1]
    9e10:	str	r0, [r1, #4]
    9e14:	ldr	r0, [sp, #120]	; 0x78
    9e18:	add	r0, r0, #1
    9e1c:	str	r0, [sp, #120]	; 0x78
    9e20:	ldr	r0, [sp, #120]	; 0x78
    9e24:	str	r0, [sp, #116]	; 0x74
    9e28:	movw	r0, #0
    9e2c:	str	r0, [sp, #120]	; 0x78
    9e30:	ldr	r0, [sp, #120]	; 0x78
    9e34:	ldr	r1, [sp, #116]	; 0x74
    9e38:	sub	r1, r1, #1
    9e3c:	cmp	r0, r1
    9e40:	bge	9e6c <gen_protochain+0xbc8>
    9e44:	ldr	r0, [sp, #120]	; 0x78
    9e48:	add	r1, sp, #152	; 0x98
    9e4c:	add	r0, r1, r0, lsl #2
    9e50:	ldr	r1, [r0, #4]
    9e54:	ldr	r0, [r0]
    9e58:	str	r1, [r0, #16]
    9e5c:	ldr	r0, [sp, #120]	; 0x78
    9e60:	add	r0, r0, #1
    9e64:	str	r0, [sp, #120]	; 0x78
    9e68:	b	9e30 <gen_protochain+0xb8c>
    9e6c:	ldr	r0, [sp, #116]	; 0x74
    9e70:	sub	r0, r0, #1
    9e74:	add	r1, sp, #152	; 0x98
    9e78:	add	r0, r1, r0, lsl #2
    9e7c:	ldr	r0, [r0]
    9e80:	movw	r1, #0
    9e84:	str	r1, [r0, #16]
    9e88:	movw	r0, #21
    9e8c:	bl	b4bc <new_block>
    9e90:	str	r0, [fp, #-32]	; 0xffffffe0
    9e94:	ldr	r0, [sp, #156]	; 0x9c
    9e98:	ldr	r1, [fp, #-32]	; 0xffffffe0
    9e9c:	str	r0, [r1, #4]
    9ea0:	ldr	r0, [fp, #-16]
    9ea4:	ldr	r1, [fp, #-32]	; 0xffffffe0
    9ea8:	str	r0, [r1, #20]
    9eac:	ldr	r0, [sp, #112]	; 0x70
    9eb0:	bl	b008 <free_reg>
    9eb4:	ldr	r0, [fp, #-28]	; 0xffffffe4
    9eb8:	ldr	r1, [fp, #-32]	; 0xffffffe0
    9ebc:	bl	4ddc <sf_gen_and>
    9ec0:	ldr	r0, [fp, #-32]	; 0xffffffe0
    9ec4:	str	r0, [fp, #-12]
    9ec8:	ldr	r0, [fp, #-12]
    9ecc:	sub	sp, fp, #8
    9ed0:	pop	{r4, r5, fp, pc}
    9ed4:	.word	0x000140bc
    9ed8:	.word	0x00013f57
    9edc:	.word	0x000140fa
    9ee0:	.word	0x0003026c
    9ee4:	.word	0x0003077c
    9ee8:	.word	0x000301a0
    9eec:	.word	0x0003019c
    9ef0:	.word	0x00030158
    9ef4:	.word	0x00030154
    9ef8:	.word	0x00030104
    9efc:	.word	0x00030100
    9f00:	.word	0x0002fdd4
    9f04:	.word	0x0002fdd0
    9f08:	.word	0x0002fce8
    9f0c:	.word	0x0002fce4
    9f10:	.word	0x0002fa54
    9f14:	.word	0x0002fa50
    9f18:	.word	0x0002f958
    9f1c:	.word	0x0002f954

00009f20 <sf_gen_mcode>:
    9f20:	push	{fp, lr}
    9f24:	mov	fp, sp
    9f28:	sub	sp, sp, #40	; 0x28
    9f2c:	str	r3, [fp, #-4]
    9f30:	str	r0, [fp, #-8]
    9f34:	str	r1, [fp, #-12]
    9f38:	str	r2, [fp, #-16]
    9f3c:	ldr	r0, [fp, #-8]
    9f40:	add	r1, sp, #12
    9f44:	bl	10994 <__pcap_atoin>
    9f48:	str	r0, [sp, #20]
    9f4c:	ldr	r0, [sp, #20]
    9f50:	movw	r1, #32
    9f54:	sub	r0, r1, r0
    9f58:	ldr	r1, [sp, #12]
    9f5c:	lsl	r0, r1, r0
    9f60:	str	r0, [sp, #12]
    9f64:	ldr	r0, [fp, #-12]
    9f68:	movw	r1, #0
    9f6c:	cmp	r0, r1
    9f70:	beq	9fd0 <sf_gen_mcode+0xb0>
    9f74:	ldr	r0, [fp, #-12]
    9f78:	add	r1, sp, #8
    9f7c:	bl	10994 <__pcap_atoin>
    9f80:	str	r0, [sp, #16]
    9f84:	ldr	r0, [sp, #16]
    9f88:	movw	r1, #32
    9f8c:	sub	r0, r1, r0
    9f90:	ldr	r1, [sp, #8]
    9f94:	lsl	r0, r1, r0
    9f98:	str	r0, [sp, #8]
    9f9c:	ldr	r0, [sp, #12]
    9fa0:	ldr	r1, [sp, #8]
    9fa4:	mvn	r2, #0
    9fa8:	eor	r1, r1, r2
    9fac:	and	r0, r0, r1
    9fb0:	cmp	r0, #0
    9fb4:	beq	9fcc <sf_gen_mcode+0xac>
    9fb8:	ldr	r0, [pc, #216]	; a098 <sf_gen_mcode+0x178>
    9fbc:	add	r0, pc, r0
    9fc0:	ldr	r1, [fp, #-8]
    9fc4:	ldr	r2, [fp, #-12]
    9fc8:	bl	2bb8 <sf_bpf_error>
    9fcc:	b	a04c <sf_gen_mcode+0x12c>
    9fd0:	ldr	r0, [fp, #-16]
    9fd4:	cmp	r0, #32
    9fd8:	ble	9fe8 <sf_gen_mcode+0xc8>
    9fdc:	ldr	r0, [pc, #172]	; a090 <sf_gen_mcode+0x170>
    9fe0:	add	r0, pc, r0
    9fe4:	bl	2bb8 <sf_bpf_error>
    9fe8:	ldr	r0, [fp, #-16]
    9fec:	cmp	r0, #0
    9ff0:	bne	a000 <sf_gen_mcode+0xe0>
    9ff4:	movw	r0, #0
    9ff8:	str	r0, [sp, #8]
    9ffc:	b	a018 <sf_gen_mcode+0xf8>
    a000:	ldr	r0, [fp, #-16]
    a004:	movw	r1, #32
    a008:	sub	r0, r1, r0
    a00c:	mvn	r1, #0
    a010:	lsl	r0, r1, r0
    a014:	str	r0, [sp, #8]
    a018:	ldr	r0, [sp, #12]
    a01c:	ldr	r1, [sp, #8]
    a020:	mvn	r2, #0
    a024:	eor	r1, r1, r2
    a028:	and	r0, r0, r1
    a02c:	cmp	r0, #0
    a030:	beq	a048 <sf_gen_mcode+0x128>
    a034:	ldr	r0, [pc, #80]	; a08c <sf_gen_mcode+0x16c>
    a038:	add	r0, pc, r0
    a03c:	ldr	r1, [fp, #-8]
    a040:	ldr	r2, [fp, #-16]
    a044:	bl	2bb8 <sf_bpf_error>
    a048:	b	a04c <sf_gen_mcode+0x12c>
    a04c:	ldrb	r0, [fp, #-4]
    a050:	cmp	r0, #2
    a054:	bne	a080 <sf_gen_mcode+0x160>
    a058:	b	a05c <sf_gen_mcode+0x13c>
    a05c:	ldr	r0, [sp, #12]
    a060:	ldr	r1, [sp, #8]
    a064:	ldrb	r2, [fp, #-3]
    a068:	ldrb	r3, [fp, #-2]
    a06c:	ldrb	ip, [fp, #-4]
    a070:	str	ip, [sp]
    a074:	bl	79e4 <gen_host>
    a078:	mov	sp, fp
    a07c:	pop	{fp, pc}
    a080:	ldr	r0, [pc, #12]	; a094 <sf_gen_mcode+0x174>
    a084:	add	r0, pc, r0
    a088:	bl	2bb8 <sf_bpf_error>
    a08c:	.word	0x00012245
    a090:	.word	0x00012283
    a094:	.word	0x00012219
    a098:	.word	0x00012282

0000a09c <sf_gen_ncode>:
    a09c:	push	{fp, lr}
    a0a0:	mov	fp, sp
    a0a4:	sub	sp, sp, #56	; 0x38
    a0a8:	str	r2, [fp, #-8]
    a0ac:	str	r0, [fp, #-12]
    a0b0:	str	r1, [fp, #-16]
    a0b4:	ldrb	r0, [fp, #-7]
    a0b8:	str	r0, [fp, #-24]	; 0xffffffe8
    a0bc:	ldrb	r0, [fp, #-6]
    a0c0:	str	r0, [sp, #28]
    a0c4:	ldr	r0, [fp, #-12]
    a0c8:	movw	r1, #0
    a0cc:	cmp	r0, r1
    a0d0:	bne	a0e0 <sf_gen_ncode+0x44>
    a0d4:	movw	r0, #32
    a0d8:	str	r0, [sp, #24]
    a0dc:	b	a114 <sf_gen_ncode+0x78>
    a0e0:	ldrb	r0, [fp, #-7]
    a0e4:	cmp	r0, #12
    a0e8:	bne	a100 <sf_gen_ncode+0x64>
    a0ec:	ldr	r0, [fp, #-12]
    a0f0:	sub	r1, fp, #16
    a0f4:	bl	10a80 <__pcap_atodn>
    a0f8:	str	r0, [sp, #24]
    a0fc:	b	a110 <sf_gen_ncode+0x74>
    a100:	ldr	r0, [fp, #-12]
    a104:	sub	r1, fp, #16
    a108:	bl	10994 <__pcap_atoin>
    a10c:	str	r0, [sp, #24]
    a110:	b	a114 <sf_gen_ncode+0x78>
    a114:	ldrb	r0, [fp, #-8]
    a118:	mov	r1, r0
    a11c:	cmp	r0, #3
    a120:	str	r1, [sp, #12]
    a124:	bcc	a18c <sf_gen_ncode+0xf0>
    a128:	b	a12c <sf_gen_ncode+0x90>
    a12c:	ldr	r0, [sp, #12]
    a130:	cmp	r0, #3
    a134:	beq	a2b0 <sf_gen_ncode+0x214>
    a138:	b	a13c <sf_gen_ncode+0xa0>
    a13c:	ldr	r0, [sp, #12]
    a140:	cmp	r0, #4
    a144:	beq	a418 <sf_gen_ncode+0x37c>
    a148:	b	a14c <sf_gen_ncode+0xb0>
    a14c:	ldr	r0, [sp, #12]
    a150:	cmp	r0, #5
    a154:	beq	a424 <sf_gen_ncode+0x388>
    a158:	b	a15c <sf_gen_ncode+0xc0>
    a15c:	ldr	r0, [sp, #12]
    a160:	cmp	r0, #6
    a164:	beq	a43c <sf_gen_ncode+0x3a0>
    a168:	b	a16c <sf_gen_ncode+0xd0>
    a16c:	ldr	r0, [sp, #12]
    a170:	cmp	r0, #7
    a174:	beq	a360 <sf_gen_ncode+0x2c4>
    a178:	b	a17c <sf_gen_ncode+0xe0>
    a17c:	ldr	r0, [sp, #12]
    a180:	cmp	r0, #255	; 0xff
    a184:	beq	a454 <sf_gen_ncode+0x3b8>
    a188:	b	a458 <sf_gen_ncode+0x3bc>
    a18c:	ldr	r0, [fp, #-24]	; 0xffffffe8
    a190:	cmp	r0, #12
    a194:	bne	a1c8 <sf_gen_ncode+0x12c>
    a198:	ldr	r0, [fp, #-16]
    a19c:	ldr	r2, [fp, #-24]	; 0xffffffe8
    a1a0:	ldr	r3, [sp, #28]
    a1a4:	ldrb	r1, [fp, #-8]
    a1a8:	movw	ip, #0
    a1ac:	str	r1, [sp, #8]
    a1b0:	mov	r1, ip
    a1b4:	ldr	ip, [sp, #8]
    a1b8:	str	ip, [sp]
    a1bc:	bl	79e4 <gen_host>
    a1c0:	str	r0, [fp, #-4]
    a1c4:	b	a45c <sf_gen_ncode+0x3c0>
    a1c8:	ldr	r0, [fp, #-24]	; 0xffffffe8
    a1cc:	cmp	r0, #1
    a1d0:	bne	a1e0 <sf_gen_ncode+0x144>
    a1d4:	ldr	r0, [pc, #664]	; a474 <sf_gen_ncode+0x3d8>
    a1d8:	add	r0, pc, r0
    a1dc:	bl	2bb8 <sf_bpf_error>
    a1e0:	mvn	r0, #0
    a1e4:	str	r0, [fp, #-20]	; 0xffffffec
    a1e8:	ldr	r0, [fp, #-12]
    a1ec:	movw	r1, #0
    a1f0:	cmp	r0, r1
    a1f4:	bne	a260 <sf_gen_ncode+0x1c4>
    a1f8:	ldrb	r0, [fp, #-8]
    a1fc:	cmp	r0, #2
    a200:	bne	a260 <sf_gen_ncode+0x1c4>
    a204:	b	a208 <sf_gen_ncode+0x16c>
    a208:	ldr	r0, [fp, #-16]
    a20c:	cmp	r0, #0
    a210:	movw	r0, #0
    a214:	str	r0, [sp, #4]
    a218:	beq	a234 <sf_gen_ncode+0x198>
    a21c:	ldr	r0, [fp, #-16]
    a220:	and	r0, r0, #-16777216	; 0xff000000
    a224:	cmp	r0, #0
    a228:	movw	r0, #0
    a22c:	moveq	r0, #1
    a230:	str	r0, [sp, #4]
    a234:	ldr	r0, [sp, #4]
    a238:	tst	r0, #1
    a23c:	beq	a25c <sf_gen_ncode+0x1c0>
    a240:	ldr	r0, [fp, #-16]
    a244:	lsl	r0, r0, #8
    a248:	str	r0, [fp, #-16]
    a24c:	ldr	r0, [fp, #-20]	; 0xffffffec
    a250:	lsl	r0, r0, #8
    a254:	str	r0, [fp, #-20]	; 0xffffffec
    a258:	b	a208 <sf_gen_ncode+0x16c>
    a25c:	b	a28c <sf_gen_ncode+0x1f0>
    a260:	ldr	r0, [sp, #24]
    a264:	movw	r1, #32
    a268:	sub	r0, r1, r0
    a26c:	ldr	r2, [fp, #-16]
    a270:	lsl	r0, r2, r0
    a274:	str	r0, [fp, #-16]
    a278:	ldr	r0, [sp, #24]
    a27c:	sub	r0, r1, r0
    a280:	ldr	r1, [fp, #-20]	; 0xffffffec
    a284:	lsl	r0, r1, r0
    a288:	str	r0, [fp, #-20]	; 0xffffffec
    a28c:	ldr	r0, [fp, #-16]
    a290:	ldr	r1, [fp, #-20]	; 0xffffffec
    a294:	ldr	r2, [fp, #-24]	; 0xffffffe8
    a298:	ldr	r3, [sp, #28]
    a29c:	ldrb	ip, [fp, #-8]
    a2a0:	str	ip, [sp]
    a2a4:	bl	79e4 <gen_host>
    a2a8:	str	r0, [fp, #-4]
    a2ac:	b	a45c <sf_gen_ncode+0x3c0>
    a2b0:	ldr	r0, [fp, #-24]	; 0xffffffe8
    a2b4:	cmp	r0, #7
    a2b8:	bne	a2c8 <sf_gen_ncode+0x22c>
    a2bc:	movw	r0, #17
    a2c0:	str	r0, [fp, #-24]	; 0xffffffe8
    a2c4:	b	a328 <sf_gen_ncode+0x28c>
    a2c8:	ldr	r0, [fp, #-24]	; 0xffffffe8
    a2cc:	cmp	r0, #6
    a2d0:	bne	a2e0 <sf_gen_ncode+0x244>
    a2d4:	movw	r0, #6
    a2d8:	str	r0, [fp, #-24]	; 0xffffffe8
    a2dc:	b	a324 <sf_gen_ncode+0x288>
    a2e0:	ldr	r0, [fp, #-24]	; 0xffffffe8
    a2e4:	cmp	r0, #5
    a2e8:	bne	a2f8 <sf_gen_ncode+0x25c>
    a2ec:	movw	r0, #132	; 0x84
    a2f0:	str	r0, [fp, #-24]	; 0xffffffe8
    a2f4:	b	a320 <sf_gen_ncode+0x284>
    a2f8:	ldr	r0, [fp, #-24]	; 0xffffffe8
    a2fc:	cmp	r0, #0
    a300:	bne	a310 <sf_gen_ncode+0x274>
    a304:	mvn	r0, #0
    a308:	str	r0, [fp, #-24]	; 0xffffffe8
    a30c:	b	a31c <sf_gen_ncode+0x280>
    a310:	ldr	r0, [pc, #344]	; a470 <sf_gen_ncode+0x3d4>
    a314:	add	r0, pc, r0
    a318:	bl	2bb8 <sf_bpf_error>
    a31c:	b	a320 <sf_gen_ncode+0x284>
    a320:	b	a324 <sf_gen_ncode+0x288>
    a324:	b	a328 <sf_gen_ncode+0x28c>
    a328:	ldr	r0, [fp, #-16]
    a32c:	ldr	r1, [fp, #-24]	; 0xffffffe8
    a330:	ldr	r2, [sp, #28]
    a334:	bl	8cec <gen_port>
    a338:	str	r0, [sp, #20]
    a33c:	ldr	r0, [fp, #-16]
    a340:	ldr	r1, [fp, #-24]	; 0xffffffe8
    a344:	ldr	r2, [sp, #28]
    a348:	bl	8de0 <gen_port6>
    a34c:	ldr	r1, [sp, #20]
    a350:	bl	4f94 <sf_gen_or>
    a354:	ldr	r0, [sp, #20]
    a358:	str	r0, [fp, #-4]
    a35c:	b	a45c <sf_gen_ncode+0x3c0>
    a360:	ldr	r0, [fp, #-24]	; 0xffffffe8
    a364:	cmp	r0, #7
    a368:	bne	a378 <sf_gen_ncode+0x2dc>
    a36c:	movw	r0, #17
    a370:	str	r0, [fp, #-24]	; 0xffffffe8
    a374:	b	a3d8 <sf_gen_ncode+0x33c>
    a378:	ldr	r0, [fp, #-24]	; 0xffffffe8
    a37c:	cmp	r0, #6
    a380:	bne	a390 <sf_gen_ncode+0x2f4>
    a384:	movw	r0, #6
    a388:	str	r0, [fp, #-24]	; 0xffffffe8
    a38c:	b	a3d4 <sf_gen_ncode+0x338>
    a390:	ldr	r0, [fp, #-24]	; 0xffffffe8
    a394:	cmp	r0, #5
    a398:	bne	a3a8 <sf_gen_ncode+0x30c>
    a39c:	movw	r0, #132	; 0x84
    a3a0:	str	r0, [fp, #-24]	; 0xffffffe8
    a3a4:	b	a3d0 <sf_gen_ncode+0x334>
    a3a8:	ldr	r0, [fp, #-24]	; 0xffffffe8
    a3ac:	cmp	r0, #0
    a3b0:	bne	a3c0 <sf_gen_ncode+0x324>
    a3b4:	mvn	r0, #0
    a3b8:	str	r0, [fp, #-24]	; 0xffffffe8
    a3bc:	b	a3cc <sf_gen_ncode+0x330>
    a3c0:	ldr	r0, [pc, #164]	; a46c <sf_gen_ncode+0x3d0>
    a3c4:	add	r0, pc, r0
    a3c8:	bl	2bb8 <sf_bpf_error>
    a3cc:	b	a3d0 <sf_gen_ncode+0x334>
    a3d0:	b	a3d4 <sf_gen_ncode+0x338>
    a3d4:	b	a3d8 <sf_gen_ncode+0x33c>
    a3d8:	ldr	r0, [fp, #-16]
    a3dc:	ldr	r1, [fp, #-16]
    a3e0:	ldr	r2, [fp, #-24]	; 0xffffffe8
    a3e4:	ldr	r3, [sp, #28]
    a3e8:	bl	8ed4 <gen_portrange>
    a3ec:	str	r0, [sp, #16]
    a3f0:	ldr	r0, [fp, #-16]
    a3f4:	ldr	r1, [fp, #-16]
    a3f8:	ldr	r2, [fp, #-24]	; 0xffffffe8
    a3fc:	ldr	r3, [sp, #28]
    a400:	bl	8fdc <gen_portrange6>
    a404:	ldr	r1, [sp, #16]
    a408:	bl	4f94 <sf_gen_or>
    a40c:	ldr	r0, [sp, #16]
    a410:	str	r0, [fp, #-4]
    a414:	b	a45c <sf_gen_ncode+0x3c0>
    a418:	ldr	r0, [pc, #72]	; a468 <sf_gen_ncode+0x3cc>
    a41c:	add	r0, pc, r0
    a420:	bl	2bb8 <sf_bpf_error>
    a424:	ldr	r0, [fp, #-16]
    a428:	ldr	r1, [fp, #-24]	; 0xffffffe8
    a42c:	ldr	r2, [sp, #28]
    a430:	bl	5724 <gen_proto>
    a434:	str	r0, [fp, #-4]
    a438:	b	a45c <sf_gen_ncode+0x3c0>
    a43c:	ldr	r0, [fp, #-16]
    a440:	ldr	r1, [fp, #-24]	; 0xffffffe8
    a444:	ldr	r2, [sp, #28]
    a448:	bl	92a4 <gen_protochain>
    a44c:	str	r0, [fp, #-4]
    a450:	b	a45c <sf_gen_ncode+0x3c0>
    a454:	bl	4ab0 <syntax>
    a458:	bl	1048 <abort@plt>
    a45c:	ldr	r0, [fp, #-4]
    a460:	mov	sp, fp
    a464:	pop	{fp, pc}
    a468:	.word	0x00011eba
    a46c:	.word	0x00011dac
    a470:	.word	0x00011dfa
    a474:	.word	0x000120e3

0000a478 <sf_gen_mcode6>:
    a478:	push	{fp, lr}
    a47c:	mov	fp, sp
    a480:	sub	sp, sp, #64	; 0x40
    a484:	str	r3, [fp, #-4]
    a488:	str	r0, [fp, #-8]
    a48c:	str	r1, [fp, #-12]
    a490:	str	r2, [fp, #-16]
    a494:	ldr	r0, [fp, #-12]
    a498:	movw	r1, #0
    a49c:	cmp	r0, r1
    a4a0:	beq	a4b4 <sf_gen_mcode6+0x3c>
    a4a4:	ldr	r0, [pc, #648]	; a734 <sf_gen_mcode6+0x2bc>
    a4a8:	add	r0, pc, r0
    a4ac:	ldr	r1, [fp, #-12]
    a4b0:	bl	2bb8 <sf_bpf_error>
    a4b4:	ldr	r0, [fp, #-8]
    a4b8:	bl	104b4 <pcap_nametoaddrinfo>
    a4bc:	str	r0, [fp, #-20]	; 0xffffffec
    a4c0:	ldr	r0, [fp, #-20]	; 0xffffffec
    a4c4:	movw	r1, #0
    a4c8:	cmp	r0, r1
    a4cc:	bne	a4e0 <sf_gen_mcode6+0x68>
    a4d0:	ldr	r0, [pc, #572]	; a714 <sf_gen_mcode6+0x29c>
    a4d4:	add	r0, pc, r0
    a4d8:	ldr	r1, [fp, #-8]
    a4dc:	bl	2bb8 <sf_bpf_error>
    a4e0:	ldr	r0, [pc, #560]	; a718 <sf_gen_mcode6+0x2a0>
    a4e4:	add	r0, pc, r0
    a4e8:	ldr	r1, [fp, #-20]	; 0xffffffec
    a4ec:	str	r1, [r0]
    a4f0:	ldr	r0, [fp, #-20]	; 0xffffffec
    a4f4:	ldr	r0, [r0, #28]
    a4f8:	movw	r1, #0
    a4fc:	cmp	r0, r1
    a500:	beq	a514 <sf_gen_mcode6+0x9c>
    a504:	ldr	r0, [pc, #548]	; a730 <sf_gen_mcode6+0x2b8>
    a508:	add	r0, pc, r0
    a50c:	ldr	r1, [fp, #-8]
    a510:	bl	2bb8 <sf_bpf_error>
    a514:	ldr	r0, [fp, #-20]	; 0xffffffec
    a518:	ldr	r0, [r0, #20]
    a51c:	add	r0, r0, #8
    a520:	str	r0, [fp, #-24]	; 0xffffffe8
    a524:	ldr	r0, [fp, #-16]
    a528:	movw	r1, #128	; 0x80
    a52c:	cmp	r1, r0
    a530:	bcs	a544 <sf_gen_mcode6+0xcc>
    a534:	ldr	r0, [pc, #496]	; a72c <sf_gen_mcode6+0x2b4>
    a538:	add	r0, pc, r0
    a53c:	movw	r1, #128	; 0x80
    a540:	bl	2bb8 <sf_bpf_error>
    a544:	vmov.i32	q8, #0	; 0x00000000
    a548:	add	r0, sp, #24
    a54c:	vst1.64	{d16-d17}, [r0]
    a550:	ldr	r1, [fp, #-16]
    a554:	asr	r2, r1, #31
    a558:	add	r1, r1, r2, lsr #29
    a55c:	asr	r2, r1, #3
    a560:	mov	r1, #255	; 0xff
    a564:	bl	fac <memset@plt>
    a568:	ldr	r1, [fp, #-16]
    a56c:	asr	r2, r1, #31
    a570:	add	r2, r1, r2, lsr #29
    a574:	bic	r2, r2, #7
    a578:	sub	r1, r1, r2
    a57c:	cmp	r1, #0
    a580:	beq	a5c0 <sf_gen_mcode6+0x148>
    a584:	add	r0, sp, #24
    a588:	ldr	r1, [fp, #-16]
    a58c:	asr	r2, r1, #31
    a590:	add	r2, r1, r2, lsr #29
    a594:	bic	r2, r2, #7
    a598:	sub	r1, r1, r2
    a59c:	movw	r2, #8
    a5a0:	sub	r1, r2, r1
    a5a4:	movw	r3, #255	; 0xff
    a5a8:	lsl	r1, r3, r1
    a5ac:	and	r1, r1, #255	; 0xff
    a5b0:	ldr	r3, [fp, #-16]
    a5b4:	sdiv	r2, r3, r2
    a5b8:	add	r0, r0, r2
    a5bc:	strb	r1, [r0]
    a5c0:	ldr	r0, [fp, #-24]	; 0xffffffe8
    a5c4:	str	r0, [sp, #16]
    a5c8:	add	r0, sp, #24
    a5cc:	str	r0, [sp, #12]
    a5d0:	ldr	r0, [sp, #16]
    a5d4:	ldr	r0, [r0]
    a5d8:	ldr	r1, [sp, #12]
    a5dc:	ldr	r1, [r1]
    a5e0:	mvn	r2, #0
    a5e4:	eor	r1, r1, r2
    a5e8:	and	r0, r0, r1
    a5ec:	cmp	r0, #0
    a5f0:	bne	a660 <sf_gen_mcode6+0x1e8>
    a5f4:	ldr	r0, [sp, #16]
    a5f8:	ldr	r0, [r0, #4]
    a5fc:	ldr	r1, [sp, #12]
    a600:	ldr	r1, [r1, #4]
    a604:	mvn	r2, #0
    a608:	eor	r1, r1, r2
    a60c:	and	r0, r0, r1
    a610:	cmp	r0, #0
    a614:	bne	a660 <sf_gen_mcode6+0x1e8>
    a618:	ldr	r0, [sp, #16]
    a61c:	ldr	r0, [r0, #8]
    a620:	ldr	r1, [sp, #12]
    a624:	ldr	r1, [r1, #8]
    a628:	mvn	r2, #0
    a62c:	eor	r1, r1, r2
    a630:	and	r0, r0, r1
    a634:	cmp	r0, #0
    a638:	bne	a660 <sf_gen_mcode6+0x1e8>
    a63c:	ldr	r0, [sp, #16]
    a640:	ldr	r0, [r0, #12]
    a644:	ldr	r1, [sp, #12]
    a648:	ldr	r1, [r1, #12]
    a64c:	mvn	r2, #0
    a650:	eor	r1, r1, r2
    a654:	and	r0, r0, r1
    a658:	cmp	r0, #0
    a65c:	beq	a674 <sf_gen_mcode6+0x1fc>
    a660:	ldr	r0, [pc, #192]	; a728 <sf_gen_mcode6+0x2b0>
    a664:	add	r0, pc, r0
    a668:	ldr	r1, [fp, #-8]
    a66c:	ldr	r2, [fp, #-16]
    a670:	bl	2bb8 <sf_bpf_error>
    a674:	ldrb	r0, [fp, #-4]
    a678:	mov	r1, r0
    a67c:	cmp	r0, #2
    a680:	str	r1, [sp, #8]
    a684:	bcc	a69c <sf_gen_mcode6+0x224>
    a688:	b	a68c <sf_gen_mcode6+0x214>
    a68c:	ldr	r0, [sp, #8]
    a690:	cmp	r0, #2
    a694:	beq	a6b8 <sf_gen_mcode6+0x240>
    a698:	b	a708 <sf_gen_mcode6+0x290>
    a69c:	ldr	r0, [fp, #-16]
    a6a0:	cmp	r0, #128	; 0x80
    a6a4:	beq	a6b4 <sf_gen_mcode6+0x23c>
    a6a8:	ldr	r0, [pc, #112]	; a720 <sf_gen_mcode6+0x2a8>
    a6ac:	add	r0, pc, r0
    a6b0:	bl	2bb8 <sf_bpf_error>
    a6b4:	b	a6b8 <sf_gen_mcode6+0x240>
    a6b8:	ldr	r0, [fp, #-24]	; 0xffffffe8
    a6bc:	ldrb	r2, [fp, #-3]
    a6c0:	ldrb	r3, [fp, #-2]
    a6c4:	ldrb	r1, [fp, #-4]
    a6c8:	add	ip, sp, #24
    a6cc:	str	r1, [sp, #4]
    a6d0:	mov	r1, ip
    a6d4:	ldr	ip, [sp, #4]
    a6d8:	str	ip, [sp]
    a6dc:	bl	8948 <gen_host6>
    a6e0:	ldr	r1, [pc, #52]	; a71c <sf_gen_mcode6+0x2a4>
    a6e4:	add	r1, pc, r1
    a6e8:	str	r0, [sp, #20]
    a6ec:	movw	r0, #0
    a6f0:	str	r0, [r1]
    a6f4:	ldr	r0, [fp, #-20]	; 0xffffffec
    a6f8:	bl	100c <freeaddrinfo@plt>
    a6fc:	ldr	r0, [sp, #20]
    a700:	mov	sp, fp
    a704:	pop	{fp, pc}
    a708:	ldr	r0, [pc, #20]	; a724 <sf_gen_mcode6+0x2ac>
    a70c:	add	r0, pc, r0
    a710:	bl	2bb8 <sf_bpf_error>
    a714:	.word	0x00011e31
    a718:	.word	0x0002f0f0
    a71c:	.word	0x0002eef0
    a720:	.word	0x00011bf1
    a724:	.word	0x00011c4a
    a728:	.word	0x00011c19
    a72c:	.word	0x00011e04
    a730:	.word	0x00011e14
    a734:	.word	0x00011e48

0000a738 <sf_gen_ecode>:
    a738:	push	{fp, lr}
    a73c:	mov	fp, sp
    a740:	sub	sp, sp, #24
    a744:	str	r1, [fp, #-8]
    a748:	str	r0, [sp, #12]
    a74c:	ldrb	r0, [fp, #-8]
    a750:	cmp	r0, #1
    a754:	beq	a764 <sf_gen_ecode+0x2c>
    a758:	ldrb	r0, [fp, #-8]
    a75c:	cmp	r0, #0
    a760:	bne	a8ec <sf_gen_ecode+0x1b4>
    a764:	ldrb	r0, [fp, #-7]
    a768:	cmp	r0, #1
    a76c:	bne	a8ec <sf_gen_ecode+0x1b4>
    a770:	ldr	r0, [pc, #408]	; a910 <sf_gen_ecode+0x1d8>
    a774:	ldr	r0, [pc, r0]
    a778:	cmp	r0, #1
    a77c:	str	r0, [sp]
    a780:	beq	a818 <sf_gen_ecode+0xe0>
    a784:	b	a788 <sf_gen_ecode+0x50>
    a788:	ldr	r0, [sp]
    a78c:	cmp	r0, #6
    a790:	beq	a840 <sf_gen_ecode+0x108>
    a794:	b	a798 <sf_gen_ecode+0x60>
    a798:	ldr	r0, [sp]
    a79c:	cmp	r0, #10
    a7a0:	beq	a82c <sf_gen_ecode+0xf4>
    a7a4:	b	a7a8 <sf_gen_ecode+0x70>
    a7a8:	ldr	r0, [sp]
    a7ac:	cmp	r0, #105	; 0x69
    a7b0:	beq	a854 <sf_gen_ecode+0x11c>
    a7b4:	b	a7b8 <sf_gen_ecode+0x80>
    a7b8:	ldr	r0, [sp]
    a7bc:	cmp	r0, #119	; 0x77
    a7c0:	beq	a854 <sf_gen_ecode+0x11c>
    a7c4:	b	a7c8 <sf_gen_ecode+0x90>
    a7c8:	ldr	r0, [sp]
    a7cc:	cmp	r0, #122	; 0x7a
    a7d0:	beq	a8c8 <sf_gen_ecode+0x190>
    a7d4:	b	a7d8 <sf_gen_ecode+0xa0>
    a7d8:	ldr	r0, [sp]
    a7dc:	cmp	r0, #123	; 0x7b
    a7e0:	beq	a868 <sf_gen_ecode+0x130>
    a7e4:	b	a7e8 <sf_gen_ecode+0xb0>
    a7e8:	ldr	r0, [sp]
    a7ec:	cmp	r0, #127	; 0x7f
    a7f0:	beq	a854 <sf_gen_ecode+0x11c>
    a7f4:	b	a7f8 <sf_gen_ecode+0xc0>
    a7f8:	ldr	r0, [sp]
    a7fc:	cmp	r0, #163	; 0xa3
    a800:	beq	a854 <sf_gen_ecode+0x11c>
    a804:	b	a808 <sf_gen_ecode+0xd0>
    a808:	ldr	r0, [sp]
    a80c:	cmp	r0, #192	; 0xc0
    a810:	beq	a854 <sf_gen_ecode+0x11c>
    a814:	b	a8dc <sf_gen_ecode+0x1a4>
    a818:	ldr	r0, [sp, #12]
    a81c:	ldrb	r1, [fp, #-6]
    a820:	bl	7e44 <gen_ehostop>
    a824:	str	r0, [fp, #-4]
    a828:	b	a8f8 <sf_gen_ecode+0x1c0>
    a82c:	ldr	r0, [sp, #12]
    a830:	ldrb	r1, [fp, #-6]
    a834:	bl	7f64 <gen_fhostop>
    a838:	str	r0, [fp, #-4]
    a83c:	b	a8f8 <sf_gen_ecode+0x1c0>
    a840:	ldr	r0, [sp, #12]
    a844:	ldrb	r1, [fp, #-6]
    a848:	bl	8068 <gen_thostop>
    a84c:	str	r0, [fp, #-4]
    a850:	b	a8f8 <sf_gen_ecode+0x1c0>
    a854:	ldr	r0, [sp, #12]
    a858:	ldrb	r1, [fp, #-6]
    a85c:	bl	8168 <gen_wlanhostop>
    a860:	str	r0, [fp, #-4]
    a864:	b	a8f8 <sf_gen_ecode+0x1c0>
    a868:	ldr	r0, [pc, #148]	; a904 <sf_gen_ecode+0x1cc>
    a86c:	add	r0, pc, r0
    a870:	ldr	r0, [r0]
    a874:	cmp	r0, #0
    a878:	beq	a8c4 <sf_gen_ecode+0x18c>
    a87c:	movw	r0, #1
    a880:	movw	r1, #4
    a884:	movw	r2, #8
    a888:	movw	r3, #65280	; 0xff00
    a88c:	bl	6940 <gen_cmp>
    a890:	str	r0, [sp, #4]
    a894:	ldr	r0, [sp, #4]
    a898:	bl	502c <sf_gen_not>
    a89c:	ldr	r0, [sp, #12]
    a8a0:	ldrb	r1, [fp, #-6]
    a8a4:	bl	7e44 <gen_ehostop>
    a8a8:	str	r0, [sp, #8]
    a8ac:	ldr	r0, [sp, #4]
    a8b0:	ldr	r1, [sp, #8]
    a8b4:	bl	4ddc <sf_gen_and>
    a8b8:	ldr	r0, [sp, #8]
    a8bc:	str	r0, [fp, #-4]
    a8c0:	b	a8f8 <sf_gen_ecode+0x1c0>
    a8c4:	b	a8e8 <sf_gen_ecode+0x1b0>
    a8c8:	ldr	r0, [sp, #12]
    a8cc:	ldrb	r1, [fp, #-6]
    a8d0:	bl	8848 <gen_ipfchostop>
    a8d4:	str	r0, [fp, #-4]
    a8d8:	b	a8f8 <sf_gen_ecode+0x1c0>
    a8dc:	ldr	r0, [pc, #40]	; a90c <sf_gen_ecode+0x1d4>
    a8e0:	add	r0, pc, r0
    a8e4:	bl	2bb8 <sf_bpf_error>
    a8e8:	b	a8ec <sf_gen_ecode+0x1b4>
    a8ec:	ldr	r0, [pc, #20]	; a908 <sf_gen_ecode+0x1d0>
    a8f0:	add	r0, pc, r0
    a8f4:	bl	2bb8 <sf_bpf_error>
    a8f8:	ldr	r0, [fp, #-4]
    a8fc:	mov	sp, fp
    a900:	pop	{fp, pc}
    a904:	.word	0x0002ed78
    a908:	.word	0x00011ae9
    a90c:	.word	0x00011a9d
    a910:	.word	0x0002ee6c

0000a914 <sf_append>:
    a914:	sub	sp, sp, #8
    a918:	str	r0, [sp, #4]
    a91c:	str	r1, [sp]
    a920:	ldr	r0, [sp, #4]
    a924:	ldr	r0, [r0, #16]
    a928:	movw	r1, #0
    a92c:	cmp	r0, r1
    a930:	beq	a944 <sf_append+0x30>
    a934:	ldr	r0, [sp, #4]
    a938:	ldr	r0, [r0, #16]
    a93c:	str	r0, [sp, #4]
    a940:	b	a920 <sf_append+0xc>
    a944:	ldr	r0, [sp]
    a948:	ldr	r1, [sp, #4]
    a94c:	str	r0, [r1, #16]
    a950:	add	sp, sp, #8
    a954:	bx	lr

0000a958 <sf_gen_load>:
    a958:	push	{fp, lr}
    a95c:	mov	fp, sp
    a960:	sub	sp, sp, #128	; 0x80
    a964:	str	r0, [fp, #-4]
    a968:	str	r1, [fp, #-8]
    a96c:	str	r2, [fp, #-12]
    a970:	bl	af18 <alloc_reg>
    a974:	str	r0, [fp, #-28]	; 0xffffffe4
    a978:	ldr	r0, [fp, #-8]
    a97c:	ldr	r0, [r0, #8]
    a980:	bl	b008 <free_reg>
    a984:	ldr	r0, [fp, #-12]
    a988:	cmp	r0, #1
    a98c:	str	r0, [fp, #-32]	; 0xffffffe0
    a990:	beq	a9c4 <sf_gen_load+0x6c>
    a994:	b	a998 <sf_gen_load+0x40>
    a998:	ldr	r0, [fp, #-32]	; 0xffffffe0
    a99c:	cmp	r0, #2
    a9a0:	beq	a9d0 <sf_gen_load+0x78>
    a9a4:	b	a9a8 <sf_gen_load+0x50>
    a9a8:	ldr	r0, [fp, #-32]	; 0xffffffe0
    a9ac:	cmp	r0, #4
    a9b0:	beq	a9dc <sf_gen_load+0x84>
    a9b4:	b	a9b8 <sf_gen_load+0x60>
    a9b8:	ldr	r0, [pc, #1364]	; af14 <sf_gen_load+0x5bc>
    a9bc:	add	r0, pc, r0
    a9c0:	bl	2bb8 <sf_bpf_error>
    a9c4:	movw	r0, #16
    a9c8:	str	r0, [fp, #-12]
    a9cc:	b	a9e4 <sf_gen_load+0x8c>
    a9d0:	movw	r0, #8
    a9d4:	str	r0, [fp, #-12]
    a9d8:	b	a9e4 <sf_gen_load+0x8c>
    a9dc:	movw	r0, #0
    a9e0:	str	r0, [fp, #-12]
    a9e4:	ldr	r0, [fp, #-4]
    a9e8:	sub	r0, r0, #1
    a9ec:	cmp	r0, #39	; 0x27
    a9f0:	str	r0, [fp, #-36]	; 0xffffffdc
    a9f4:	bhi	aaa8 <sf_gen_load+0x150>
    a9f8:	add	r0, pc, #8
    a9fc:	ldr	r1, [fp, #-36]	; 0xffffffdc
    aa00:	ldr	r2, [r0, r1, lsl #2]
    aa04:	add	pc, r0, r2
    aa08:	.word	0x00000130
    aa0c:	.word	0x00000214
    aa10:	.word	0x00000214
    aa14:	.word	0x00000214
    aa18:	.word	0x00000344
    aa1c:	.word	0x00000344
    aa20:	.word	0x00000344
    aa24:	.word	0x00000344
    aa28:	.word	0x00000344
    aa2c:	.word	0x00000344
    aa30:	.word	0x00000214
    aa34:	.word	0x00000214
    aa38:	.word	0x00000214
    aa3c:	.word	0x00000214
    aa40:	.word	0x00000214
    aa44:	.word	0x00000214
    aa48:	.word	0x00000214
    aa4c:	.word	0x00000494
    aa50:	.word	0x000000a0
    aa54:	.word	0x000000a0
    aa58:	.word	0x00000344
    aa5c:	.word	0x00000344
    aa60:	.word	0x000000a0
    aa64:	.word	0x000000a0
    aa68:	.word	0x000000a0
    aa6c:	.word	0x000000a0
    aa70:	.word	0x000000a0
    aa74:	.word	0x000000a0
    aa78:	.word	0x000000a0
    aa7c:	.word	0x000000a0
    aa80:	.word	0x000000a0
    aa84:	.word	0x000000a0
    aa88:	.word	0x000000a0
    aa8c:	.word	0x000000a0
    aa90:	.word	0x000000a0
    aa94:	.word	0x000000a0
    aa98:	.word	0x000000a0
    aa9c:	.word	0x000000a0
    aaa0:	.word	0x000000a0
    aaa4:	.word	0x000000ac
    aaa8:	ldr	r0, [pc, #1120]	; af10 <sf_gen_load+0x5b8>
    aaac:	add	r0, pc, r0
    aab0:	bl	2bb8 <sf_bpf_error>
    aab4:	ldr	r0, [pc, #1092]	; af00 <sf_gen_load+0x5a8>
    aab8:	add	r0, pc, r0
    aabc:	ldr	r0, [r0]
    aac0:	cmp	r0, #163	; 0xa3
    aac4:	beq	aafc <sf_gen_load+0x1a4>
    aac8:	ldr	r0, [pc, #1076]	; af04 <sf_gen_load+0x5ac>
    aacc:	add	r0, pc, r0
    aad0:	ldr	r0, [r0]
    aad4:	cmp	r0, #127	; 0x7f
    aad8:	beq	aafc <sf_gen_load+0x1a4>
    aadc:	ldr	r0, [pc, #1060]	; af08 <sf_gen_load+0x5b0>
    aae0:	add	r0, pc, r0
    aae4:	ldr	r0, [r0]
    aae8:	cmp	r0, #119	; 0x77
    aaec:	beq	aafc <sf_gen_load+0x1a4>
    aaf0:	ldr	r0, [pc, #1044]	; af0c <sf_gen_load+0x5b4>
    aaf4:	add	r0, pc, r0
    aaf8:	bl	2bb8 <sf_bpf_error>
    aafc:	ldr	r0, [fp, #-8]
    ab00:	bl	b040 <xfer_to_x>
    ab04:	str	r0, [fp, #-16]
    ab08:	ldr	r0, [fp, #-12]
    ab0c:	orr	r0, r0, #64	; 0x40
    ab10:	bl	b078 <new_stmt>
    ab14:	str	r0, [fp, #-20]	; 0xffffffec
    ab18:	ldr	r0, [fp, #-16]
    ab1c:	ldr	r1, [fp, #-20]	; 0xffffffec
    ab20:	bl	a914 <sf_append>
    ab24:	ldr	r0, [fp, #-8]
    ab28:	ldr	r0, [r0, #4]
    ab2c:	ldr	r1, [fp, #-16]
    ab30:	bl	a914 <sf_append>
    ab34:	b	aea8 <sf_gen_load+0x550>
    ab38:	bl	b0ac <gen_llprefixlen>
    ab3c:	str	r0, [fp, #-16]
    ab40:	ldr	r0, [fp, #-16]
    ab44:	movw	r1, #0
    ab48:	cmp	r0, r1
    ab4c:	beq	abcc <sf_gen_load+0x274>
    ab50:	ldr	r0, [fp, #-16]
    ab54:	ldr	r1, [fp, #-8]
    ab58:	str	r0, [fp, #-40]	; 0xffffffd8
    ab5c:	mov	r0, r1
    ab60:	bl	b148 <xfer_to_a>
    ab64:	ldr	r1, [fp, #-40]	; 0xffffffd8
    ab68:	str	r0, [fp, #-44]	; 0xffffffd4
    ab6c:	mov	r0, r1
    ab70:	ldr	r1, [fp, #-44]	; 0xffffffd4
    ab74:	bl	a914 <sf_append>
    ab78:	ldr	r0, [fp, #-16]
    ab7c:	movw	r1, #12
    ab80:	str	r0, [fp, #-48]	; 0xffffffd0
    ab84:	mov	r0, r1
    ab88:	bl	b078 <new_stmt>
    ab8c:	ldr	r1, [fp, #-48]	; 0xffffffd0
    ab90:	str	r0, [fp, #-52]	; 0xffffffcc
    ab94:	mov	r0, r1
    ab98:	ldr	r1, [fp, #-52]	; 0xffffffcc
    ab9c:	bl	a914 <sf_append>
    aba0:	ldr	r0, [fp, #-16]
    aba4:	movw	r1, #7
    aba8:	str	r0, [fp, #-56]	; 0xffffffc8
    abac:	mov	r0, r1
    abb0:	bl	b078 <new_stmt>
    abb4:	ldr	r1, [fp, #-56]	; 0xffffffc8
    abb8:	str	r0, [fp, #-60]	; 0xffffffc4
    abbc:	mov	r0, r1
    abc0:	ldr	r1, [fp, #-60]	; 0xffffffc4
    abc4:	bl	a914 <sf_append>
    abc8:	b	abd8 <sf_gen_load+0x280>
    abcc:	ldr	r0, [fp, #-8]
    abd0:	bl	b040 <xfer_to_x>
    abd4:	str	r0, [fp, #-16]
    abd8:	ldr	r0, [fp, #-12]
    abdc:	orr	r0, r0, #64	; 0x40
    abe0:	bl	b078 <new_stmt>
    abe4:	ldr	r1, [pc, #784]	; aefc <sf_gen_load+0x5a4>
    abe8:	add	r1, pc, r1
    abec:	str	r0, [fp, #-20]	; 0xffffffec
    abf0:	ldr	r0, [r1]
    abf4:	ldr	r1, [fp, #-20]	; 0xffffffec
    abf8:	str	r0, [r1, #12]
    abfc:	ldr	r0, [fp, #-16]
    ac00:	ldr	r1, [fp, #-20]	; 0xffffffec
    ac04:	bl	a914 <sf_append>
    ac08:	ldr	r0, [fp, #-8]
    ac0c:	ldr	r0, [r0, #4]
    ac10:	ldr	r1, [fp, #-16]
    ac14:	bl	a914 <sf_append>
    ac18:	b	aea8 <sf_gen_load+0x550>
    ac1c:	bl	b180 <gen_off_macpl>
    ac20:	str	r0, [fp, #-16]
    ac24:	ldr	r0, [fp, #-16]
    ac28:	movw	r1, #0
    ac2c:	cmp	r0, r1
    ac30:	beq	acb0 <sf_gen_load+0x358>
    ac34:	ldr	r0, [fp, #-16]
    ac38:	ldr	r1, [fp, #-8]
    ac3c:	str	r0, [sp, #64]	; 0x40
    ac40:	mov	r0, r1
    ac44:	bl	b148 <xfer_to_a>
    ac48:	ldr	r1, [sp, #64]	; 0x40
    ac4c:	str	r0, [sp, #60]	; 0x3c
    ac50:	mov	r0, r1
    ac54:	ldr	r1, [sp, #60]	; 0x3c
    ac58:	bl	a914 <sf_append>
    ac5c:	ldr	r0, [fp, #-16]
    ac60:	movw	r1, #12
    ac64:	str	r0, [sp, #56]	; 0x38
    ac68:	mov	r0, r1
    ac6c:	bl	b078 <new_stmt>
    ac70:	ldr	r1, [sp, #56]	; 0x38
    ac74:	str	r0, [sp, #52]	; 0x34
    ac78:	mov	r0, r1
    ac7c:	ldr	r1, [sp, #52]	; 0x34
    ac80:	bl	a914 <sf_append>
    ac84:	ldr	r0, [fp, #-16]
    ac88:	movw	r1, #7
    ac8c:	str	r0, [sp, #48]	; 0x30
    ac90:	mov	r0, r1
    ac94:	bl	b078 <new_stmt>
    ac98:	ldr	r1, [sp, #48]	; 0x30
    ac9c:	str	r0, [sp, #44]	; 0x2c
    aca0:	mov	r0, r1
    aca4:	ldr	r1, [sp, #44]	; 0x2c
    aca8:	bl	a914 <sf_append>
    acac:	b	acbc <sf_gen_load+0x364>
    acb0:	ldr	r0, [fp, #-8]
    acb4:	bl	b040 <xfer_to_x>
    acb8:	str	r0, [fp, #-16]
    acbc:	ldr	r0, [fp, #-12]
    acc0:	orr	r0, r0, #64	; 0x40
    acc4:	bl	b078 <new_stmt>
    acc8:	ldr	r1, [pc, #548]	; aef4 <sf_gen_load+0x59c>
    accc:	add	r1, pc, r1
    acd0:	ldr	r2, [pc, #544]	; aef8 <sf_gen_load+0x5a0>
    acd4:	add	r2, pc, r2
    acd8:	str	r0, [fp, #-20]	; 0xffffffec
    acdc:	ldr	r0, [r2]
    ace0:	ldr	r1, [r1]
    ace4:	add	r0, r0, r1
    ace8:	ldr	r1, [fp, #-20]	; 0xffffffec
    acec:	str	r0, [r1, #12]
    acf0:	ldr	r0, [fp, #-16]
    acf4:	ldr	r1, [fp, #-20]	; 0xffffffec
    acf8:	bl	a914 <sf_append>
    acfc:	ldr	r0, [fp, #-8]
    ad00:	ldr	r0, [r0, #4]
    ad04:	ldr	r1, [fp, #-16]
    ad08:	bl	a914 <sf_append>
    ad0c:	ldr	r0, [fp, #-4]
    ad10:	bl	5064 <sf_gen_proto_abbrev>
    ad14:	str	r0, [fp, #-24]	; 0xffffffe8
    ad18:	ldr	r0, [fp, #-8]
    ad1c:	ldr	r0, [r0]
    ad20:	movw	r1, #0
    ad24:	cmp	r0, r1
    ad28:	beq	ad3c <sf_gen_load+0x3e4>
    ad2c:	ldr	r0, [fp, #-8]
    ad30:	ldr	r0, [r0]
    ad34:	ldr	r1, [fp, #-24]	; 0xffffffe8
    ad38:	bl	4ddc <sf_gen_and>
    ad3c:	ldr	r0, [fp, #-24]	; 0xffffffe8
    ad40:	ldr	r1, [fp, #-8]
    ad44:	str	r0, [r1]
    ad48:	b	aea8 <sf_gen_load+0x550>
    ad4c:	bl	b214 <gen_loadx_iphdrlen>
    ad50:	str	r0, [fp, #-16]
    ad54:	ldr	r0, [fp, #-16]
    ad58:	ldr	r1, [fp, #-8]
    ad5c:	str	r0, [sp, #40]	; 0x28
    ad60:	mov	r0, r1
    ad64:	bl	b148 <xfer_to_a>
    ad68:	ldr	r1, [sp, #40]	; 0x28
    ad6c:	str	r0, [sp, #36]	; 0x24
    ad70:	mov	r0, r1
    ad74:	ldr	r1, [sp, #36]	; 0x24
    ad78:	bl	a914 <sf_append>
    ad7c:	ldr	r0, [fp, #-16]
    ad80:	movw	r1, #12
    ad84:	str	r0, [sp, #32]
    ad88:	mov	r0, r1
    ad8c:	bl	b078 <new_stmt>
    ad90:	ldr	r1, [sp, #32]
    ad94:	str	r0, [sp, #28]
    ad98:	mov	r0, r1
    ad9c:	ldr	r1, [sp, #28]
    ada0:	bl	a914 <sf_append>
    ada4:	ldr	r0, [fp, #-16]
    ada8:	movw	r1, #7
    adac:	str	r0, [sp, #24]
    adb0:	mov	r0, r1
    adb4:	bl	b078 <new_stmt>
    adb8:	ldr	r1, [sp, #24]
    adbc:	str	r0, [sp, #20]
    adc0:	mov	r0, r1
    adc4:	ldr	r1, [sp, #20]
    adc8:	bl	a914 <sf_append>
    adcc:	ldr	r0, [fp, #-16]
    add0:	ldr	r1, [fp, #-12]
    add4:	orr	r1, r1, #64	; 0x40
    add8:	str	r0, [sp, #16]
    addc:	mov	r0, r1
    ade0:	bl	b078 <new_stmt>
    ade4:	str	r0, [fp, #-20]	; 0xffffffec
    ade8:	ldr	r1, [sp, #16]
    adec:	str	r0, [sp, #12]
    adf0:	mov	r0, r1
    adf4:	ldr	r1, [sp, #12]
    adf8:	bl	a914 <sf_append>
    adfc:	ldr	r0, [pc, #232]	; aeec <sf_gen_load+0x594>
    ae00:	add	r0, pc, r0
    ae04:	ldr	r1, [pc, #228]	; aef0 <sf_gen_load+0x598>
    ae08:	add	r1, pc, r1
    ae0c:	ldr	r1, [r1]
    ae10:	ldr	r0, [r0]
    ae14:	add	r0, r1, r0
    ae18:	ldr	r1, [fp, #-20]	; 0xffffffec
    ae1c:	str	r0, [r1, #12]
    ae20:	ldr	r0, [fp, #-8]
    ae24:	ldr	r0, [r0, #4]
    ae28:	ldr	r1, [fp, #-16]
    ae2c:	bl	a914 <sf_append>
    ae30:	ldr	r0, [fp, #-4]
    ae34:	bl	5064 <sf_gen_proto_abbrev>
    ae38:	str	r0, [sp, #8]
    ae3c:	bl	699c <gen_ipfrag>
    ae40:	str	r0, [fp, #-24]	; 0xffffffe8
    ae44:	ldr	r1, [sp, #8]
    ae48:	str	r0, [sp, #4]
    ae4c:	mov	r0, r1
    ae50:	ldr	r1, [sp, #4]
    ae54:	bl	4ddc <sf_gen_and>
    ae58:	ldr	r0, [fp, #-8]
    ae5c:	ldr	r0, [r0]
    ae60:	movw	r1, #0
    ae64:	cmp	r0, r1
    ae68:	beq	ae7c <sf_gen_load+0x524>
    ae6c:	ldr	r0, [fp, #-8]
    ae70:	ldr	r0, [r0]
    ae74:	ldr	r1, [fp, #-24]	; 0xffffffe8
    ae78:	bl	4ddc <sf_gen_and>
    ae7c:	movw	r0, #2
    ae80:	bl	5064 <sf_gen_proto_abbrev>
    ae84:	ldr	r1, [fp, #-24]	; 0xffffffe8
    ae88:	bl	4ddc <sf_gen_and>
    ae8c:	ldr	r0, [fp, #-24]	; 0xffffffe8
    ae90:	ldr	r1, [fp, #-8]
    ae94:	str	r0, [r1]
    ae98:	b	aea8 <sf_gen_load+0x550>
    ae9c:	ldr	r0, [pc, #68]	; aee8 <sf_gen_load+0x590>
    aea0:	add	r0, pc, r0
    aea4:	bl	2bb8 <sf_bpf_error>
    aea8:	ldr	r0, [fp, #-28]	; 0xffffffe4
    aeac:	ldr	r1, [fp, #-8]
    aeb0:	str	r0, [r1, #8]
    aeb4:	movw	r0, #2
    aeb8:	bl	b078 <new_stmt>
    aebc:	str	r0, [fp, #-16]
    aec0:	ldr	r0, [fp, #-28]	; 0xffffffe4
    aec4:	ldr	r1, [fp, #-16]
    aec8:	str	r0, [r1, #12]
    aecc:	ldr	r0, [fp, #-8]
    aed0:	ldr	r0, [r0, #4]
    aed4:	ldr	r1, [fp, #-16]
    aed8:	bl	a914 <sf_append>
    aedc:	ldr	r0, [fp, #-8]
    aee0:	mov	sp, fp
    aee4:	pop	{fp, pc}
    aee8:	.word	0x000115c9
    aeec:	.word	0x0002e7f4
    aef0:	.word	0x0002e7e8
    aef4:	.word	0x0002e928
    aef8:	.word	0x0002e91c
    aefc:	.word	0x0002ea04
    af00:	.word	0x0002eb28
    af04:	.word	0x0002eb14
    af08:	.word	0x0002eb00
    af0c:	.word	0x0001194c
    af10:	.word	0x00011978
    af14:	.word	0x00011a4b

0000af18 <alloc_reg>:
    af18:	push	{fp, lr}
    af1c:	mov	fp, sp
    af20:	sub	sp, sp, #8
    af24:	movw	r0, #16
    af28:	str	r0, [sp, #4]
    af2c:	ldr	r0, [sp, #4]
    af30:	mvn	r1, #0
    af34:	add	r0, r0, r1
    af38:	str	r0, [sp, #4]
    af3c:	cmp	r0, #0
    af40:	blt	afd4 <alloc_reg+0xbc>
    af44:	ldr	r0, [pc, #152]	; afe4 <alloc_reg+0xcc>
    af48:	add	r0, pc, r0
    af4c:	ldr	r1, [pc, #160]	; aff4 <alloc_reg+0xdc>
    af50:	ldr	r1, [pc, r1]
    af54:	ldr	r2, [pc, #156]	; aff8 <alloc_reg+0xe0>
    af58:	add	r2, pc, r2
    af5c:	add	r1, r2, r1, lsl #2
    af60:	ldr	r1, [r1]
    af64:	cmp	r1, #0
    af68:	beq	af98 <alloc_reg+0x80>
    af6c:	ldr	r0, [pc, #124]	; aff0 <alloc_reg+0xd8>
    af70:	add	r0, pc, r0
    af74:	ldr	r1, [pc, #128]	; affc <alloc_reg+0xe4>
    af78:	ldr	r1, [pc, r1]
    af7c:	add	r1, r1, #1
    af80:	asr	r2, r1, #31
    af84:	add	r2, r1, r2, lsr #28
    af88:	bic	r2, r2, #15
    af8c:	sub	r1, r1, r2
    af90:	str	r1, [r0]
    af94:	b	afd0 <alloc_reg+0xb8>
    af98:	ldr	r0, [pc, #72]	; afe8 <alloc_reg+0xd0>
    af9c:	add	r0, pc, r0
    afa0:	ldr	r1, [pc, #68]	; afec <alloc_reg+0xd4>
    afa4:	add	r1, pc, r1
    afa8:	ldr	r2, [pc, #80]	; b000 <alloc_reg+0xe8>
    afac:	ldr	r2, [pc, r2]
    afb0:	ldr	r3, [pc, #76]	; b004 <alloc_reg+0xec>
    afb4:	add	r3, pc, r3
    afb8:	add	r2, r3, r2, lsl #2
    afbc:	movw	r3, #1
    afc0:	str	r3, [r2]
    afc4:	ldr	r0, [r0]
    afc8:	mov	sp, fp
    afcc:	pop	{fp, pc}
    afd0:	b	af2c <alloc_reg+0x14>
    afd4:	ldr	r0, [pc, #4]	; afe0 <alloc_reg+0xc8>
    afd8:	add	r0, pc, r0
    afdc:	bl	2bb8 <sf_bpf_error>
    afe0:	.word	0x000124fb
    afe4:	.word	0x0002e77c
    afe8:	.word	0x0002e724
    afec:	.word	0x0002e720
    aff0:	.word	0x0002e750
    aff4:	.word	0x0002e770
    aff8:	.word	0x0002e76c
    affc:	.word	0x0002e748
    b000:	.word	0x0002e714
    b004:	.word	0x0002e710

0000b008 <free_reg>:
    b008:	sub	sp, sp, #4
    b00c:	ldr	r1, [pc, #36]	; b038 <free_reg+0x30>
    b010:	add	r1, pc, r1
    b014:	str	r0, [sp]
    b018:	ldr	r0, [sp]
    b01c:	ldr	r2, [pc, #24]	; b03c <free_reg+0x34>
    b020:	add	r2, pc, r2
    b024:	add	r0, r2, r0, lsl #2
    b028:	movw	r2, #0
    b02c:	str	r2, [r0]
    b030:	add	sp, sp, #4
    b034:	bx	lr
    b038:	.word	0x0002e6b4
    b03c:	.word	0x0002e6a4

0000b040 <xfer_to_x>:
    b040:	push	{fp, lr}
    b044:	mov	fp, sp
    b048:	sub	sp, sp, #8
    b04c:	str	r0, [sp, #4]
    b050:	movw	r0, #97	; 0x61
    b054:	bl	b078 <new_stmt>
    b058:	str	r0, [sp]
    b05c:	ldr	r0, [sp, #4]
    b060:	ldr	r0, [r0, #8]
    b064:	ldr	r1, [sp]
    b068:	str	r0, [r1, #12]
    b06c:	ldr	r0, [sp]
    b070:	mov	sp, fp
    b074:	pop	{fp, pc}

0000b078 <new_stmt>:
    b078:	push	{fp, lr}
    b07c:	mov	fp, sp
    b080:	sub	sp, sp, #8
    b084:	str	r0, [sp, #4]
    b088:	movw	r0, #20
    b08c:	bl	2ca4 <newchunk>
    b090:	str	r0, [sp]
    b094:	ldr	r0, [sp, #4]
    b098:	ldr	r1, [sp]
    b09c:	str	r0, [r1]
    b0a0:	ldr	r0, [sp]
    b0a4:	mov	sp, fp
    b0a8:	pop	{fp, pc}

0000b0ac <gen_llprefixlen>:
    b0ac:	push	{fp, lr}
    b0b0:	mov	fp, sp
    b0b4:	sub	sp, sp, #8
    b0b8:	ldr	r0, [pc, #132]	; b144 <gen_llprefixlen+0x98>
    b0bc:	ldr	r0, [pc, r0]
    b0c0:	cmp	r0, #119	; 0x77
    b0c4:	str	r0, [sp]
    b0c8:	beq	b100 <gen_llprefixlen+0x54>
    b0cc:	b	b0d0 <gen_llprefixlen+0x24>
    b0d0:	ldr	r0, [sp]
    b0d4:	cmp	r0, #127	; 0x7f
    b0d8:	beq	b118 <gen_llprefixlen+0x6c>
    b0dc:	b	b0e0 <gen_llprefixlen+0x34>
    b0e0:	ldr	r0, [sp]
    b0e4:	cmp	r0, #163	; 0xa3
    b0e8:	beq	b10c <gen_llprefixlen+0x60>
    b0ec:	b	b0f0 <gen_llprefixlen+0x44>
    b0f0:	ldr	r0, [sp]
    b0f4:	cmp	r0, #192	; 0xc0
    b0f8:	beq	b124 <gen_llprefixlen+0x78>
    b0fc:	b	b130 <gen_llprefixlen+0x84>
    b100:	bl	10154 <gen_prism_llprefixlen>
    b104:	str	r0, [sp, #4]
    b108:	b	b138 <gen_llprefixlen+0x8c>
    b10c:	bl	101bc <gen_avs_llprefixlen>
    b110:	str	r0, [sp, #4]
    b114:	b	b138 <gen_llprefixlen+0x8c>
    b118:	bl	10224 <gen_radiotap_llprefixlen>
    b11c:	str	r0, [sp, #4]
    b120:	b	b138 <gen_llprefixlen+0x8c>
    b124:	bl	1028c <gen_ppi_llprefixlen>
    b128:	str	r0, [sp, #4]
    b12c:	b	b138 <gen_llprefixlen+0x8c>
    b130:	movw	r0, #0
    b134:	str	r0, [sp, #4]
    b138:	ldr	r0, [sp, #4]
    b13c:	mov	sp, fp
    b140:	pop	{fp, pc}
    b144:	.word	0x0002e524

0000b148 <xfer_to_a>:
    b148:	push	{fp, lr}
    b14c:	mov	fp, sp
    b150:	sub	sp, sp, #8
    b154:	str	r0, [sp, #4]
    b158:	movw	r0, #96	; 0x60
    b15c:	bl	b078 <new_stmt>
    b160:	str	r0, [sp]
    b164:	ldr	r0, [sp, #4]
    b168:	ldr	r0, [r0, #8]
    b16c:	ldr	r1, [sp]
    b170:	str	r0, [r1, #12]
    b174:	ldr	r0, [sp]
    b178:	mov	sp, fp
    b17c:	pop	{fp, pc}

0000b180 <gen_off_macpl>:
    b180:	push	{fp, lr}
    b184:	mov	fp, sp
    b188:	sub	sp, sp, #8
    b18c:	ldr	r0, [pc, #112]	; b204 <gen_off_macpl+0x84>
    b190:	add	r0, pc, r0
    b194:	ldr	r0, [r0]
    b198:	cmp	r0, #0
    b19c:	beq	b1f0 <gen_off_macpl+0x70>
    b1a0:	ldr	r0, [pc, #96]	; b208 <gen_off_macpl+0x88>
    b1a4:	add	r0, pc, r0
    b1a8:	ldr	r0, [r0]
    b1ac:	cmn	r0, #1
    b1b0:	bne	b1c4 <gen_off_macpl+0x44>
    b1b4:	bl	af18 <alloc_reg>
    b1b8:	ldr	r1, [pc, #76]	; b20c <gen_off_macpl+0x8c>
    b1bc:	add	r1, pc, r1
    b1c0:	str	r0, [r1]
    b1c4:	movw	r0, #97	; 0x61
    b1c8:	bl	b078 <new_stmt>
    b1cc:	ldr	r1, [pc, #60]	; b210 <gen_off_macpl+0x90>
    b1d0:	add	r1, pc, r1
    b1d4:	str	r0, [sp]
    b1d8:	ldr	r0, [r1]
    b1dc:	ldr	r1, [sp]
    b1e0:	str	r0, [r1, #12]
    b1e4:	ldr	r0, [sp]
    b1e8:	str	r0, [sp, #4]
    b1ec:	b	b1f8 <gen_off_macpl+0x78>
    b1f0:	movw	r0, #0
    b1f4:	str	r0, [sp, #4]
    b1f8:	ldr	r0, [sp, #4]
    b1fc:	mov	sp, fp
    b200:	pop	{fp, pc}
    b204:	.word	0x0002e524
    b208:	.word	0x0002e518
    b20c:	.word	0x0002e500
    b210:	.word	0x0002e4ec

0000b214 <gen_loadx_iphdrlen>:
    b214:	push	{fp, lr}
    b218:	mov	fp, sp
    b21c:	sub	sp, sp, #24
    b220:	bl	b180 <gen_off_macpl>
    b224:	str	r0, [fp, #-4]
    b228:	ldr	r0, [fp, #-4]
    b22c:	movw	r1, #0
    b230:	cmp	r0, r1
    b234:	beq	b300 <gen_loadx_iphdrlen+0xec>
    b238:	movw	r0, #80	; 0x50
    b23c:	bl	b078 <new_stmt>
    b240:	ldr	r1, [pc, #252]	; b344 <gen_loadx_iphdrlen+0x130>
    b244:	add	r1, pc, r1
    b248:	str	r0, [fp, #-8]
    b24c:	ldr	r0, [r1]
    b250:	ldr	r1, [fp, #-8]
    b254:	str	r0, [r1, #12]
    b258:	ldr	r0, [fp, #-4]
    b25c:	ldr	r1, [fp, #-8]
    b260:	bl	a914 <sf_append>
    b264:	movw	r0, #84	; 0x54
    b268:	bl	b078 <new_stmt>
    b26c:	str	r0, [fp, #-8]
    b270:	ldr	r0, [fp, #-8]
    b274:	movw	r1, #15
    b278:	str	r1, [r0, #12]
    b27c:	ldr	r0, [fp, #-4]
    b280:	ldr	r1, [fp, #-8]
    b284:	bl	a914 <sf_append>
    b288:	movw	r0, #100	; 0x64
    b28c:	bl	b078 <new_stmt>
    b290:	str	r0, [fp, #-8]
    b294:	ldr	r0, [fp, #-8]
    b298:	movw	r1, #2
    b29c:	str	r1, [r0, #12]
    b2a0:	ldr	r0, [fp, #-4]
    b2a4:	ldr	r1, [fp, #-8]
    b2a8:	bl	a914 <sf_append>
    b2ac:	ldr	r0, [fp, #-4]
    b2b0:	movw	r1, #12
    b2b4:	str	r0, [sp, #12]
    b2b8:	mov	r0, r1
    b2bc:	bl	b078 <new_stmt>
    b2c0:	ldr	r1, [sp, #12]
    b2c4:	str	r0, [sp, #8]
    b2c8:	mov	r0, r1
    b2cc:	ldr	r1, [sp, #8]
    b2d0:	bl	a914 <sf_append>
    b2d4:	ldr	r0, [fp, #-4]
    b2d8:	movw	r1, #7
    b2dc:	str	r0, [sp, #4]
    b2e0:	mov	r0, r1
    b2e4:	bl	b078 <new_stmt>
    b2e8:	ldr	r1, [sp, #4]
    b2ec:	str	r0, [sp]
    b2f0:	mov	r0, r1
    b2f4:	ldr	r1, [sp]
    b2f8:	bl	a914 <sf_append>
    b2fc:	b	b330 <gen_loadx_iphdrlen+0x11c>
    b300:	movw	r0, #177	; 0xb1
    b304:	bl	b078 <new_stmt>
    b308:	ldr	r1, [pc, #44]	; b33c <gen_loadx_iphdrlen+0x128>
    b30c:	add	r1, pc, r1
    b310:	ldr	r2, [pc, #40]	; b340 <gen_loadx_iphdrlen+0x12c>
    b314:	add	r2, pc, r2
    b318:	str	r0, [fp, #-4]
    b31c:	ldr	r0, [r2]
    b320:	ldr	r1, [r1]
    b324:	add	r0, r0, r1
    b328:	ldr	r1, [fp, #-4]
    b32c:	str	r0, [r1, #12]
    b330:	ldr	r0, [fp, #-4]
    b334:	mov	sp, fp
    b338:	pop	{fp, pc}
    b33c:	.word	0x0002e2e8
    b340:	.word	0x0002e2dc
    b344:	.word	0x0002e3b0

0000b348 <sf_gen_relation>:
    b348:	push	{fp, lr}
    b34c:	mov	fp, sp
    b350:	sub	sp, sp, #40	; 0x28
    b354:	str	r0, [fp, #-4]
    b358:	str	r1, [fp, #-8]
    b35c:	str	r2, [fp, #-12]
    b360:	str	r3, [fp, #-16]
    b364:	ldr	r0, [fp, #-12]
    b368:	bl	b040 <xfer_to_x>
    b36c:	str	r0, [sp, #20]
    b370:	ldr	r0, [fp, #-8]
    b374:	bl	b148 <xfer_to_a>
    b378:	str	r0, [sp, #16]
    b37c:	ldr	r0, [fp, #-4]
    b380:	cmp	r0, #16
    b384:	bne	b3b4 <sf_gen_relation+0x6c>
    b388:	movw	r0, #28
    b38c:	bl	b078 <new_stmt>
    b390:	str	r0, [sp, #12]
    b394:	ldr	r0, [fp, #-4]
    b398:	orr	r0, r0, #5
    b39c:	bl	b4bc <new_block>
    b3a0:	str	r0, [sp, #8]
    b3a4:	ldr	r0, [sp, #16]
    b3a8:	ldr	r1, [sp, #12]
    b3ac:	bl	a914 <sf_append>
    b3b0:	b	b3c8 <sf_gen_relation+0x80>
    b3b4:	ldr	r0, [fp, #-4]
    b3b8:	orr	r0, r0, #5
    b3bc:	orr	r0, r0, #8
    b3c0:	bl	b4bc <new_block>
    b3c4:	str	r0, [sp, #8]
    b3c8:	ldr	r0, [fp, #-16]
    b3cc:	cmp	r0, #0
    b3d0:	beq	b3dc <sf_gen_relation+0x94>
    b3d4:	ldr	r0, [sp, #8]
    b3d8:	bl	502c <sf_gen_not>
    b3dc:	ldr	r0, [sp, #20]
    b3e0:	ldr	r1, [sp, #16]
    b3e4:	bl	a914 <sf_append>
    b3e8:	ldr	r0, [fp, #-12]
    b3ec:	ldr	r0, [r0, #4]
    b3f0:	ldr	r1, [sp, #20]
    b3f4:	bl	a914 <sf_append>
    b3f8:	ldr	r0, [fp, #-8]
    b3fc:	ldr	r0, [r0, #4]
    b400:	ldr	r1, [fp, #-12]
    b404:	ldr	r1, [r1, #4]
    b408:	bl	a914 <sf_append>
    b40c:	ldr	r0, [fp, #-8]
    b410:	ldr	r0, [r0, #4]
    b414:	ldr	r1, [sp, #8]
    b418:	str	r0, [r1, #4]
    b41c:	ldr	r0, [fp, #-8]
    b420:	ldr	r0, [r0, #8]
    b424:	bl	b008 <free_reg>
    b428:	ldr	r0, [fp, #-12]
    b42c:	ldr	r0, [r0, #8]
    b430:	bl	b008 <free_reg>
    b434:	ldr	r0, [fp, #-8]
    b438:	ldr	r0, [r0]
    b43c:	movw	r1, #0
    b440:	cmp	r0, r1
    b444:	beq	b488 <sf_gen_relation+0x140>
    b448:	ldr	r0, [fp, #-12]
    b44c:	ldr	r0, [r0]
    b450:	movw	r1, #0
    b454:	cmp	r0, r1
    b458:	beq	b478 <sf_gen_relation+0x130>
    b45c:	ldr	r0, [fp, #-8]
    b460:	ldr	r0, [r0]
    b464:	ldr	r1, [fp, #-12]
    b468:	ldr	r1, [r1]
    b46c:	str	r1, [sp, #4]
    b470:	bl	4ddc <sf_gen_and>
    b474:	b	b484 <sf_gen_relation+0x13c>
    b478:	ldr	r0, [fp, #-8]
    b47c:	ldr	r0, [r0]
    b480:	str	r0, [sp, #4]
    b484:	b	b494 <sf_gen_relation+0x14c>
    b488:	ldr	r0, [fp, #-12]
    b48c:	ldr	r0, [r0]
    b490:	str	r0, [sp, #4]
    b494:	ldr	r0, [sp, #4]
    b498:	movw	r1, #0
    b49c:	cmp	r0, r1
    b4a0:	beq	b4b0 <sf_gen_relation+0x168>
    b4a4:	ldr	r0, [sp, #4]
    b4a8:	ldr	r1, [sp, #8]
    b4ac:	bl	4ddc <sf_gen_and>
    b4b0:	ldr	r0, [sp, #8]
    b4b4:	mov	sp, fp
    b4b8:	pop	{fp, pc}

0000b4bc <new_block>:
    b4bc:	push	{fp, lr}
    b4c0:	mov	fp, sp
    b4c4:	sub	sp, sp, #8
    b4c8:	str	r0, [sp, #4]
    b4cc:	movw	r0, #208	; 0xd0
    b4d0:	bl	2ca4 <newchunk>
    b4d4:	str	r0, [sp]
    b4d8:	ldr	r0, [sp, #4]
    b4dc:	ldr	r1, [sp]
    b4e0:	str	r0, [r1, #8]
    b4e4:	ldr	r0, [sp]
    b4e8:	ldr	r1, [sp]
    b4ec:	str	r0, [r1, #96]	; 0x60
    b4f0:	ldr	r0, [sp]
    b4f4:	mov	sp, fp
    b4f8:	pop	{fp, pc}

0000b4fc <sf_gen_loadlen>:
    b4fc:	push	{fp, lr}
    b500:	mov	fp, sp
    b504:	sub	sp, sp, #16
    b508:	bl	af18 <alloc_reg>
    b50c:	str	r0, [fp, #-4]
    b510:	movw	r0, #12
    b514:	bl	2ca4 <newchunk>
    b518:	str	r0, [sp, #8]
    b51c:	movw	r0, #128	; 0x80
    b520:	bl	b078 <new_stmt>
    b524:	str	r0, [sp, #4]
    b528:	movw	r0, #2
    b52c:	bl	b078 <new_stmt>
    b530:	ldr	r1, [sp, #4]
    b534:	str	r0, [r1, #16]
    b538:	ldr	r0, [fp, #-4]
    b53c:	ldr	r1, [sp, #4]
    b540:	ldr	r1, [r1, #16]
    b544:	str	r0, [r1, #12]
    b548:	ldr	r0, [sp, #4]
    b54c:	ldr	r1, [sp, #8]
    b550:	str	r0, [r1, #4]
    b554:	ldr	r0, [fp, #-4]
    b558:	ldr	r1, [sp, #8]
    b55c:	str	r0, [r1, #8]
    b560:	ldr	r0, [sp, #8]
    b564:	mov	sp, fp
    b568:	pop	{fp, pc}

0000b56c <sf_gen_loadi>:
    b56c:	push	{fp, lr}
    b570:	mov	fp, sp
    b574:	sub	sp, sp, #16
    b578:	str	r0, [fp, #-4]
    b57c:	movw	r0, #12
    b580:	bl	2ca4 <newchunk>
    b584:	str	r0, [sp, #8]
    b588:	bl	af18 <alloc_reg>
    b58c:	str	r0, [sp]
    b590:	movw	r0, #0
    b594:	bl	b078 <new_stmt>
    b598:	str	r0, [sp, #4]
    b59c:	ldr	r0, [fp, #-4]
    b5a0:	ldr	r1, [sp, #4]
    b5a4:	str	r0, [r1, #12]
    b5a8:	movw	r0, #2
    b5ac:	bl	b078 <new_stmt>
    b5b0:	ldr	r1, [sp, #4]
    b5b4:	str	r0, [r1, #16]
    b5b8:	ldr	r0, [sp]
    b5bc:	ldr	r1, [sp, #4]
    b5c0:	ldr	r1, [r1, #16]
    b5c4:	str	r0, [r1, #12]
    b5c8:	ldr	r0, [sp, #4]
    b5cc:	ldr	r1, [sp, #8]
    b5d0:	str	r0, [r1, #4]
    b5d4:	ldr	r0, [sp]
    b5d8:	ldr	r1, [sp, #8]
    b5dc:	str	r0, [r1, #8]
    b5e0:	ldr	r0, [sp, #8]
    b5e4:	mov	sp, fp
    b5e8:	pop	{fp, pc}

0000b5ec <sf_gen_neg>:
    b5ec:	push	{fp, lr}
    b5f0:	mov	fp, sp
    b5f4:	sub	sp, sp, #8
    b5f8:	str	r0, [sp, #4]
    b5fc:	ldr	r0, [sp, #4]
    b600:	bl	b148 <xfer_to_a>
    b604:	str	r0, [sp]
    b608:	ldr	r0, [sp, #4]
    b60c:	ldr	r0, [r0, #4]
    b610:	ldr	r1, [sp]
    b614:	bl	a914 <sf_append>
    b618:	movw	r0, #132	; 0x84
    b61c:	bl	b078 <new_stmt>
    b620:	str	r0, [sp]
    b624:	ldr	r0, [sp]
    b628:	movw	r1, #0
    b62c:	str	r1, [r0, #12]
    b630:	ldr	r0, [sp, #4]
    b634:	ldr	r0, [r0, #4]
    b638:	ldr	r1, [sp]
    b63c:	bl	a914 <sf_append>
    b640:	movw	r0, #2
    b644:	bl	b078 <new_stmt>
    b648:	str	r0, [sp]
    b64c:	ldr	r0, [sp, #4]
    b650:	ldr	r0, [r0, #8]
    b654:	ldr	r1, [sp]
    b658:	str	r0, [r1, #12]
    b65c:	ldr	r0, [sp, #4]
    b660:	ldr	r0, [r0, #4]
    b664:	ldr	r1, [sp]
    b668:	bl	a914 <sf_append>
    b66c:	ldr	r0, [sp, #4]
    b670:	mov	sp, fp
    b674:	pop	{fp, pc}

0000b678 <sf_gen_arth>:
    b678:	push	{fp, lr}
    b67c:	mov	fp, sp
    b680:	sub	sp, sp, #24
    b684:	str	r0, [fp, #-4]
    b688:	str	r1, [fp, #-8]
    b68c:	str	r2, [sp, #12]
    b690:	ldr	r0, [sp, #12]
    b694:	bl	b040 <xfer_to_x>
    b698:	str	r0, [sp, #8]
    b69c:	ldr	r0, [fp, #-8]
    b6a0:	bl	b148 <xfer_to_a>
    b6a4:	str	r0, [sp, #4]
    b6a8:	ldr	r0, [fp, #-4]
    b6ac:	orr	r0, r0, #12
    b6b0:	bl	b078 <new_stmt>
    b6b4:	str	r0, [sp]
    b6b8:	ldr	r0, [sp, #4]
    b6bc:	ldr	r1, [sp]
    b6c0:	bl	a914 <sf_append>
    b6c4:	ldr	r0, [sp, #8]
    b6c8:	ldr	r1, [sp, #4]
    b6cc:	bl	a914 <sf_append>
    b6d0:	ldr	r0, [sp, #12]
    b6d4:	ldr	r0, [r0, #4]
    b6d8:	ldr	r1, [sp, #8]
    b6dc:	bl	a914 <sf_append>
    b6e0:	ldr	r0, [fp, #-8]
    b6e4:	ldr	r0, [r0, #4]
    b6e8:	ldr	r1, [sp, #12]
    b6ec:	ldr	r1, [r1, #4]
    b6f0:	bl	a914 <sf_append>
    b6f4:	ldr	r0, [fp, #-8]
    b6f8:	ldr	r0, [r0, #8]
    b6fc:	bl	b008 <free_reg>
    b700:	ldr	r0, [sp, #12]
    b704:	ldr	r0, [r0, #8]
    b708:	bl	b008 <free_reg>
    b70c:	movw	r0, #2
    b710:	bl	b078 <new_stmt>
    b714:	str	r0, [sp, #8]
    b718:	bl	af18 <alloc_reg>
    b71c:	ldr	r1, [sp, #8]
    b720:	str	r0, [r1, #12]
    b724:	ldr	r1, [fp, #-8]
    b728:	str	r0, [r1, #8]
    b72c:	ldr	r0, [fp, #-8]
    b730:	ldr	r0, [r0, #4]
    b734:	ldr	r1, [sp, #8]
    b738:	bl	a914 <sf_append>
    b73c:	ldr	r0, [fp, #-8]
    b740:	mov	sp, fp
    b744:	pop	{fp, pc}

0000b748 <sf_gen_greater>:
    b748:	push	{fp, lr}
    b74c:	mov	fp, sp
    b750:	sub	sp, sp, #8
    b754:	str	r0, [sp, #4]
    b758:	ldr	r1, [sp, #4]
    b75c:	movw	r0, #48	; 0x30
    b760:	bl	b76c <gen_len>
    b764:	mov	sp, fp
    b768:	pop	{fp, pc}

0000b76c <gen_len>:
    b76c:	push	{fp, lr}
    b770:	mov	fp, sp
    b774:	sub	sp, sp, #16
    b778:	str	r0, [fp, #-4]
    b77c:	str	r1, [sp, #8]
    b780:	movw	r0, #128	; 0x80
    b784:	bl	b078 <new_stmt>
    b788:	str	r0, [sp, #4]
    b78c:	ldr	r0, [fp, #-4]
    b790:	orr	r0, r0, #5
    b794:	bl	b4bc <new_block>
    b798:	str	r0, [sp]
    b79c:	ldr	r0, [sp, #4]
    b7a0:	ldr	r1, [sp]
    b7a4:	str	r0, [r1, #4]
    b7a8:	ldr	r0, [sp, #8]
    b7ac:	ldr	r1, [sp]
    b7b0:	str	r0, [r1, #20]
    b7b4:	ldr	r0, [sp]
    b7b8:	mov	sp, fp
    b7bc:	pop	{fp, pc}

0000b7c0 <sf_gen_less>:
    b7c0:	push	{fp, lr}
    b7c4:	mov	fp, sp
    b7c8:	sub	sp, sp, #8
    b7cc:	str	r0, [sp, #4]
    b7d0:	ldr	r1, [sp, #4]
    b7d4:	movw	r0, #32
    b7d8:	bl	b76c <gen_len>
    b7dc:	str	r0, [sp]
    b7e0:	ldr	r0, [sp]
    b7e4:	bl	502c <sf_gen_not>
    b7e8:	ldr	r0, [sp]
    b7ec:	mov	sp, fp
    b7f0:	pop	{fp, pc}

0000b7f4 <sf_gen_byteop>:
    b7f4:	push	{fp, lr}
    b7f8:	mov	fp, sp
    b7fc:	sub	sp, sp, #32
    b800:	str	r0, [fp, #-8]
    b804:	str	r1, [fp, #-12]
    b808:	str	r2, [sp, #16]
    b80c:	ldr	r0, [fp, #-8]
    b810:	cmp	r0, #38	; 0x26
    b814:	str	r0, [sp, #4]
    b818:	beq	b8d8 <sf_gen_byteop+0xe4>
    b81c:	b	b820 <sf_gen_byteop+0x2c>
    b820:	ldr	r0, [sp, #4]
    b824:	cmp	r0, #60	; 0x3c
    b828:	beq	b880 <sf_gen_byteop+0x8c>
    b82c:	b	b830 <sf_gen_byteop+0x3c>
    b830:	ldr	r0, [sp, #4]
    b834:	cmp	r0, #61	; 0x3d
    b838:	beq	b864 <sf_gen_byteop+0x70>
    b83c:	b	b840 <sf_gen_byteop+0x4c>
    b840:	ldr	r0, [sp, #4]
    b844:	cmp	r0, #62	; 0x3e
    b848:	beq	b8a4 <sf_gen_byteop+0xb0>
    b84c:	b	b850 <sf_gen_byteop+0x5c>
    b850:	ldr	r0, [sp, #4]
    b854:	cmp	r0, #124	; 0x7c
    b858:	beq	b8c8 <sf_gen_byteop+0xd4>
    b85c:	b	b860 <sf_gen_byteop+0x6c>
    b860:	bl	1048 <abort@plt>
    b864:	ldr	r1, [fp, #-12]
    b868:	ldr	r3, [sp, #16]
    b86c:	movw	r0, #1
    b870:	movw	r2, #16
    b874:	bl	6940 <gen_cmp>
    b878:	str	r0, [fp, #-4]
    b87c:	b	b918 <sf_gen_byteop+0x124>
    b880:	ldr	r1, [fp, #-12]
    b884:	ldr	r3, [sp, #16]
    b888:	movw	r0, #1
    b88c:	movw	r2, #16
    b890:	bl	b924 <gen_cmp_lt>
    b894:	str	r0, [sp, #12]
    b898:	ldr	r0, [sp, #12]
    b89c:	str	r0, [fp, #-4]
    b8a0:	b	b918 <sf_gen_byteop+0x124>
    b8a4:	ldr	r1, [fp, #-12]
    b8a8:	ldr	r3, [sp, #16]
    b8ac:	movw	r0, #1
    b8b0:	movw	r2, #16
    b8b4:	bl	b980 <gen_cmp_gt>
    b8b8:	str	r0, [sp, #12]
    b8bc:	ldr	r0, [sp, #12]
    b8c0:	str	r0, [fp, #-4]
    b8c4:	b	b918 <sf_gen_byteop+0x124>
    b8c8:	movw	r0, #68	; 0x44
    b8cc:	bl	b078 <new_stmt>
    b8d0:	str	r0, [sp, #8]
    b8d4:	b	b8e4 <sf_gen_byteop+0xf0>
    b8d8:	movw	r0, #84	; 0x54
    b8dc:	bl	b078 <new_stmt>
    b8e0:	str	r0, [sp, #8]
    b8e4:	ldr	r0, [sp, #16]
    b8e8:	ldr	r1, [sp, #8]
    b8ec:	str	r0, [r1, #12]
    b8f0:	movw	r0, #21
    b8f4:	bl	b4bc <new_block>
    b8f8:	str	r0, [sp, #12]
    b8fc:	ldr	r0, [sp, #8]
    b900:	ldr	r1, [sp, #12]
    b904:	str	r0, [r1, #4]
    b908:	ldr	r0, [sp, #12]
    b90c:	bl	502c <sf_gen_not>
    b910:	ldr	r0, [sp, #12]
    b914:	str	r0, [fp, #-4]
    b918:	ldr	r0, [fp, #-4]
    b91c:	mov	sp, fp
    b920:	pop	{fp, pc}

0000b924 <gen_cmp_lt>:
    b924:	push	{fp, lr}
    b928:	mov	fp, sp
    b92c:	sub	sp, sp, #32
    b930:	str	r0, [fp, #-4]
    b934:	str	r1, [fp, #-8]
    b938:	str	r2, [fp, #-12]
    b93c:	str	r3, [sp, #16]
    b940:	ldr	r0, [fp, #-4]
    b944:	ldr	r1, [fp, #-8]
    b948:	ldr	r2, [fp, #-12]
    b94c:	ldr	r3, [sp, #16]
    b950:	mvn	ip, #0
    b954:	str	r3, [sp, #12]
    b958:	mov	r3, ip
    b95c:	movw	ip, #48	; 0x30
    b960:	str	ip, [sp]
    b964:	movw	ip, #1
    b968:	str	ip, [sp, #4]
    b96c:	ldr	ip, [sp, #12]
    b970:	str	ip, [sp, #8]
    b974:	bl	d3e8 <gen_ncmp>
    b978:	mov	sp, fp
    b97c:	pop	{fp, pc}

0000b980 <gen_cmp_gt>:
    b980:	push	{fp, lr}
    b984:	mov	fp, sp
    b988:	sub	sp, sp, #32
    b98c:	str	r0, [fp, #-4]
    b990:	str	r1, [fp, #-8]
    b994:	str	r2, [fp, #-12]
    b998:	str	r3, [sp, #16]
    b99c:	ldr	r0, [fp, #-4]
    b9a0:	ldr	r1, [fp, #-8]
    b9a4:	ldr	r2, [fp, #-12]
    b9a8:	ldr	r3, [sp, #16]
    b9ac:	mvn	ip, #0
    b9b0:	str	r3, [sp, #12]
    b9b4:	mov	r3, ip
    b9b8:	movw	ip, #32
    b9bc:	str	ip, [sp]
    b9c0:	movw	ip, #0
    b9c4:	str	ip, [sp, #4]
    b9c8:	ldr	ip, [sp, #12]
    b9cc:	str	ip, [sp, #8]
    b9d0:	bl	d3e8 <gen_ncmp>
    b9d4:	mov	sp, fp
    b9d8:	pop	{fp, pc}

0000b9dc <sf_gen_broadcast>:
    b9dc:	push	{fp, lr}
    b9e0:	mov	fp, sp
    b9e4:	sub	sp, sp, #48	; 0x30
    b9e8:	str	r0, [fp, #-8]
    b9ec:	ldr	r0, [fp, #-8]
    b9f0:	cmp	r0, #2
    b9f4:	str	r0, [sp, #20]
    b9f8:	bcc	ba10 <sf_gen_broadcast+0x34>
    b9fc:	b	ba00 <sf_gen_broadcast+0x24>
    ba00:	ldr	r0, [sp, #20]
    ba04:	cmp	r0, #2
    ba08:	beq	bbdc <sf_gen_broadcast+0x200>
    ba0c:	b	bca8 <sf_gen_broadcast+0x2cc>
    ba10:	ldr	r0, [pc, #732]	; bcf4 <sf_gen_broadcast+0x318>
    ba14:	ldr	r0, [pc, r0]
    ba18:	cmp	r0, #1
    ba1c:	str	r0, [sp, #16]
    ba20:	beq	baf0 <sf_gen_broadcast+0x114>
    ba24:	b	ba28 <sf_gen_broadcast+0x4c>
    ba28:	ldr	r0, [sp, #16]
    ba2c:	cmp	r0, #6
    ba30:	beq	bb20 <sf_gen_broadcast+0x144>
    ba34:	b	ba38 <sf_gen_broadcast+0x5c>
    ba38:	ldr	r0, [sp, #16]
    ba3c:	cmp	r0, #7
    ba40:	beq	bad8 <sf_gen_broadcast+0xfc>
    ba44:	b	ba48 <sf_gen_broadcast+0x6c>
    ba48:	ldr	r0, [sp, #16]
    ba4c:	cmp	r0, #10
    ba50:	beq	bb08 <sf_gen_broadcast+0x12c>
    ba54:	b	ba58 <sf_gen_broadcast+0x7c>
    ba58:	ldr	r0, [sp, #16]
    ba5c:	cmp	r0, #105	; 0x69
    ba60:	beq	bb38 <sf_gen_broadcast+0x15c>
    ba64:	b	ba68 <sf_gen_broadcast+0x8c>
    ba68:	ldr	r0, [sp, #16]
    ba6c:	cmp	r0, #119	; 0x77
    ba70:	beq	bb38 <sf_gen_broadcast+0x15c>
    ba74:	b	ba78 <sf_gen_broadcast+0x9c>
    ba78:	ldr	r0, [sp, #16]
    ba7c:	cmp	r0, #122	; 0x7a
    ba80:	beq	bb50 <sf_gen_broadcast+0x174>
    ba84:	b	ba88 <sf_gen_broadcast+0xac>
    ba88:	ldr	r0, [sp, #16]
    ba8c:	cmp	r0, #123	; 0x7b
    ba90:	beq	bb68 <sf_gen_broadcast+0x18c>
    ba94:	b	ba98 <sf_gen_broadcast+0xbc>
    ba98:	ldr	r0, [sp, #16]
    ba9c:	cmp	r0, #127	; 0x7f
    baa0:	beq	bb38 <sf_gen_broadcast+0x15c>
    baa4:	b	baa8 <sf_gen_broadcast+0xcc>
    baa8:	ldr	r0, [sp, #16]
    baac:	cmp	r0, #129	; 0x81
    bab0:	beq	bad8 <sf_gen_broadcast+0xfc>
    bab4:	b	bab8 <sf_gen_broadcast+0xdc>
    bab8:	ldr	r0, [sp, #16]
    babc:	cmp	r0, #163	; 0xa3
    bac0:	beq	bb38 <sf_gen_broadcast+0x15c>
    bac4:	b	bac8 <sf_gen_broadcast+0xec>
    bac8:	ldr	r0, [sp, #16]
    bacc:	cmp	r0, #192	; 0xc0
    bad0:	beq	bb38 <sf_gen_broadcast+0x15c>
    bad4:	b	bbcc <sf_gen_broadcast+0x1f0>
    bad8:	ldr	r0, [pc, #520]	; bce8 <sf_gen_broadcast+0x30c>
    badc:	add	r0, pc, r0
    bae0:	movw	r1, #2
    bae4:	bl	bcf8 <gen_ahostop>
    bae8:	str	r0, [fp, #-4]
    baec:	b	bcb4 <sf_gen_broadcast+0x2d8>
    baf0:	ldr	r0, [pc, #492]	; bce4 <sf_gen_broadcast+0x308>
    baf4:	add	r0, pc, r0
    baf8:	movw	r1, #2
    bafc:	bl	7e44 <gen_ehostop>
    bb00:	str	r0, [fp, #-4]
    bb04:	b	bcb4 <sf_gen_broadcast+0x2d8>
    bb08:	ldr	r0, [pc, #464]	; bce0 <sf_gen_broadcast+0x304>
    bb0c:	add	r0, pc, r0
    bb10:	movw	r1, #2
    bb14:	bl	7f64 <gen_fhostop>
    bb18:	str	r0, [fp, #-4]
    bb1c:	b	bcb4 <sf_gen_broadcast+0x2d8>
    bb20:	ldr	r0, [pc, #436]	; bcdc <sf_gen_broadcast+0x300>
    bb24:	add	r0, pc, r0
    bb28:	movw	r1, #2
    bb2c:	bl	8068 <gen_thostop>
    bb30:	str	r0, [fp, #-4]
    bb34:	b	bcb4 <sf_gen_broadcast+0x2d8>
    bb38:	ldr	r0, [pc, #408]	; bcd8 <sf_gen_broadcast+0x2fc>
    bb3c:	add	r0, pc, r0
    bb40:	movw	r1, #2
    bb44:	bl	8168 <gen_wlanhostop>
    bb48:	str	r0, [fp, #-4]
    bb4c:	b	bcb4 <sf_gen_broadcast+0x2d8>
    bb50:	ldr	r0, [pc, #380]	; bcd4 <sf_gen_broadcast+0x2f8>
    bb54:	add	r0, pc, r0
    bb58:	movw	r1, #2
    bb5c:	bl	8848 <gen_ipfchostop>
    bb60:	str	r0, [fp, #-4]
    bb64:	b	bcb4 <sf_gen_broadcast+0x2d8>
    bb68:	ldr	r0, [pc, #348]	; bccc <sf_gen_broadcast+0x2f0>
    bb6c:	add	r0, pc, r0
    bb70:	ldr	r0, [r0]
    bb74:	cmp	r0, #0
    bb78:	beq	bbc8 <sf_gen_broadcast+0x1ec>
    bb7c:	movw	r0, #1
    bb80:	movw	r1, #4
    bb84:	movw	r2, #8
    bb88:	movw	r3, #65280	; 0xff00
    bb8c:	bl	6940 <gen_cmp>
    bb90:	str	r0, [fp, #-20]	; 0xffffffec
    bb94:	ldr	r0, [fp, #-20]	; 0xffffffec
    bb98:	bl	502c <sf_gen_not>
    bb9c:	ldr	r0, [pc, #300]	; bcd0 <sf_gen_broadcast+0x2f4>
    bba0:	add	r0, pc, r0
    bba4:	movw	r1, #2
    bba8:	bl	7e44 <gen_ehostop>
    bbac:	str	r0, [fp, #-16]
    bbb0:	ldr	r0, [fp, #-20]	; 0xffffffec
    bbb4:	ldr	r1, [fp, #-16]
    bbb8:	bl	4ddc <sf_gen_and>
    bbbc:	ldr	r0, [fp, #-16]
    bbc0:	str	r0, [fp, #-4]
    bbc4:	b	bcb4 <sf_gen_broadcast+0x2d8>
    bbc8:	b	bbd8 <sf_gen_broadcast+0x1fc>
    bbcc:	ldr	r0, [pc, #280]	; bcec <sf_gen_broadcast+0x310>
    bbd0:	add	r0, pc, r0
    bbd4:	bl	2bb8 <sf_bpf_error>
    bbd8:	b	bca8 <sf_gen_broadcast+0x2cc>
    bbdc:	ldr	r0, [pc, #220]	; bcc0 <sf_gen_broadcast+0x2e4>
    bbe0:	add	r0, pc, r0
    bbe4:	ldr	r0, [r0]
    bbe8:	cmn	r0, #1
    bbec:	bne	bbfc <sf_gen_broadcast+0x220>
    bbf0:	ldr	r0, [pc, #208]	; bcc8 <sf_gen_broadcast+0x2ec>
    bbf4:	add	r0, pc, r0
    bbf8:	bl	2bb8 <sf_bpf_error>
    bbfc:	movw	r0, #2048	; 0x800
    bc00:	bl	5b70 <gen_linktype>
    bc04:	ldr	r1, [pc, #184]	; bcc4 <sf_gen_broadcast+0x2e8>
    bc08:	add	r1, pc, r1
    bc0c:	str	r0, [fp, #-16]
    bc10:	ldr	r0, [r1]
    bc14:	mvn	r1, #0
    bc18:	eor	r0, r0, r1
    bc1c:	str	r0, [fp, #-12]
    bc20:	ldr	r0, [fp, #-12]
    bc24:	movw	r1, #3
    bc28:	str	r0, [sp, #12]
    bc2c:	mov	r0, r1
    bc30:	movw	r1, #16
    bc34:	movw	r2, #0
    bc38:	str	r2, [sp, #8]
    bc3c:	ldr	r3, [sp, #8]
    bc40:	ldr	ip, [sp, #12]
    bc44:	str	ip, [sp]
    bc48:	bl	be00 <gen_mcmp>
    bc4c:	str	r0, [fp, #-20]	; 0xffffffec
    bc50:	ldr	r0, [fp, #-12]
    bc54:	mvn	r1, #0
    bc58:	and	r3, r0, r1
    bc5c:	ldr	r0, [fp, #-12]
    bc60:	movw	r1, #3
    bc64:	str	r0, [sp, #4]
    bc68:	mov	r0, r1
    bc6c:	movw	r1, #16
    bc70:	movw	r2, #0
    bc74:	ldr	ip, [sp, #4]
    bc78:	str	ip, [sp]
    bc7c:	bl	be00 <gen_mcmp>
    bc80:	str	r0, [sp, #24]
    bc84:	ldr	r0, [fp, #-20]	; 0xffffffec
    bc88:	ldr	r1, [sp, #24]
    bc8c:	bl	4f94 <sf_gen_or>
    bc90:	ldr	r0, [fp, #-16]
    bc94:	ldr	r1, [sp, #24]
    bc98:	bl	4ddc <sf_gen_and>
    bc9c:	ldr	r0, [sp, #24]
    bca0:	str	r0, [fp, #-4]
    bca4:	b	bcb4 <sf_gen_broadcast+0x2d8>
    bca8:	ldr	r0, [pc, #64]	; bcf0 <sf_gen_broadcast+0x314>
    bcac:	add	r0, pc, r0
    bcb0:	bl	2bb8 <sf_bpf_error>
    bcb4:	ldr	r0, [fp, #-4]
    bcb8:	mov	sp, fp
    bcbc:	pop	{fp, pc}
    bcc0:	.word	0x0002d9f8
    bcc4:	.word	0x0002d9d0
    bcc8:	.word	0x000108c1
    bccc:	.word	0x0002da78
    bcd0:	.word	0x0002d6a8
    bcd4:	.word	0x0002d6f4
    bcd8:	.word	0x0002d70c
    bcdc:	.word	0x0002d724
    bce0:	.word	0x0002d73c
    bce4:	.word	0x0002d754
    bce8:	.word	0x0002db1c
    bcec:	.word	0x000108d0
    bcf0:	.word	0x0001083c
    bcf4:	.word	0x0002dbcc

0000bcf8 <gen_ahostop>:
    bcf8:	push	{fp, lr}
    bcfc:	mov	fp, sp
    bd00:	sub	sp, sp, #32
    bd04:	str	r0, [fp, #-8]
    bd08:	str	r1, [fp, #-12]
    bd0c:	ldr	r0, [fp, #-12]
    bd10:	cmp	r0, #4
    bd14:	str	r0, [sp, #8]
    bd18:	bhi	bdf0 <gen_ahostop+0xf8>
    bd1c:	add	r0, pc, #8
    bd20:	ldr	r1, [sp, #8]
    bd24:	ldr	r2, [r0, r1, lsl #2]
    bd28:	add	pc, r0, r2
    bd2c:	.word	0x0000008c
    bd30:	.word	0x00000014
    bd34:	.word	0x00000034
    bd38:	.word	0x0000008c
    bd3c:	.word	0x00000054
    bd40:	ldr	r3, [fp, #-8]
    bd44:	movw	r0, #1
    bd48:	str	r0, [sp, #4]
    bd4c:	movw	r1, #0
    bd50:	ldr	r2, [sp, #4]
    bd54:	bl	f67c <gen_bcmp>
    bd58:	str	r0, [fp, #-4]
    bd5c:	b	bdf4 <gen_ahostop+0xfc>
    bd60:	ldr	r3, [fp, #-8]
    bd64:	movw	r0, #1
    bd68:	str	r0, [sp]
    bd6c:	ldr	r1, [sp]
    bd70:	ldr	r2, [sp]
    bd74:	bl	f67c <gen_bcmp>
    bd78:	str	r0, [fp, #-4]
    bd7c:	b	bdf4 <gen_ahostop+0xfc>
    bd80:	ldr	r0, [fp, #-8]
    bd84:	movw	r1, #1
    bd88:	bl	bcf8 <gen_ahostop>
    bd8c:	str	r0, [sp, #16]
    bd90:	ldr	r0, [fp, #-8]
    bd94:	movw	r1, #2
    bd98:	bl	bcf8 <gen_ahostop>
    bd9c:	str	r0, [sp, #12]
    bda0:	ldr	r0, [sp, #16]
    bda4:	ldr	r1, [sp, #12]
    bda8:	bl	4ddc <sf_gen_and>
    bdac:	ldr	r0, [sp, #12]
    bdb0:	str	r0, [fp, #-4]
    bdb4:	b	bdf4 <gen_ahostop+0xfc>
    bdb8:	ldr	r0, [fp, #-8]
    bdbc:	movw	r1, #1
    bdc0:	bl	bcf8 <gen_ahostop>
    bdc4:	str	r0, [sp, #16]
    bdc8:	ldr	r0, [fp, #-8]
    bdcc:	movw	r1, #2
    bdd0:	bl	bcf8 <gen_ahostop>
    bdd4:	str	r0, [sp, #12]
    bdd8:	ldr	r0, [sp, #16]
    bddc:	ldr	r1, [sp, #12]
    bde0:	bl	4f94 <sf_gen_or>
    bde4:	ldr	r0, [sp, #12]
    bde8:	str	r0, [fp, #-4]
    bdec:	b	bdf4 <gen_ahostop+0xfc>
    bdf0:	bl	1048 <abort@plt>
    bdf4:	ldr	r0, [fp, #-4]
    bdf8:	mov	sp, fp
    bdfc:	pop	{fp, pc}

0000be00 <gen_mcmp>:
    be00:	push	{r4, sl, fp, lr}
    be04:	add	fp, sp, #8
    be08:	sub	sp, sp, #32
    be0c:	ldr	ip, [fp, #8]
    be10:	str	r0, [fp, #-12]
    be14:	str	r1, [fp, #-16]
    be18:	str	r2, [sp, #20]
    be1c:	str	r3, [sp, #16]
    be20:	ldr	r0, [fp, #-12]
    be24:	ldr	r1, [fp, #-16]
    be28:	ldr	r2, [sp, #20]
    be2c:	ldr	r3, [fp, #8]
    be30:	ldr	lr, [sp, #16]
    be34:	movw	r4, #16
    be38:	str	r4, [sp]
    be3c:	movw	r4, #0
    be40:	str	r4, [sp, #4]
    be44:	str	lr, [sp, #8]
    be48:	str	ip, [sp, #12]
    be4c:	bl	d3e8 <gen_ncmp>
    be50:	sub	sp, fp, #8
    be54:	pop	{r4, sl, fp, pc}

0000be58 <sf_gen_multicast>:
    be58:	push	{fp, lr}
    be5c:	mov	fp, sp
    be60:	sub	sp, sp, #48	; 0x30
    be64:	str	r0, [fp, #-8]
    be68:	ldr	r0, [fp, #-8]
    be6c:	cmp	r0, #2
    be70:	str	r0, [sp, #20]
    be74:	bcc	be9c <sf_gen_multicast+0x44>
    be78:	b	be7c <sf_gen_multicast+0x24>
    be7c:	ldr	r0, [sp, #20]
    be80:	cmp	r0, #2
    be84:	beq	c1ec <sf_gen_multicast+0x394>
    be88:	b	be8c <sf_gen_multicast+0x34>
    be8c:	ldr	r0, [sp, #20]
    be90:	cmp	r0, #17
    be94:	beq	c22c <sf_gen_multicast+0x3d4>
    be98:	b	c268 <sf_gen_multicast+0x410>
    be9c:	ldr	r0, [pc, #1004]	; c290 <sf_gen_multicast+0x438>
    bea0:	ldr	r0, [pc, r0]
    bea4:	cmp	r0, #1
    bea8:	str	r0, [sp, #16]
    beac:	beq	bf7c <sf_gen_multicast+0x124>
    beb0:	b	beb4 <sf_gen_multicast+0x5c>
    beb4:	ldr	r0, [sp, #16]
    beb8:	cmp	r0, #6
    bebc:	beq	bf9c <sf_gen_multicast+0x144>
    bec0:	b	bec4 <sf_gen_multicast+0x6c>
    bec4:	ldr	r0, [sp, #16]
    bec8:	cmp	r0, #7
    becc:	beq	bf64 <sf_gen_multicast+0x10c>
    bed0:	b	bed4 <sf_gen_multicast+0x7c>
    bed4:	ldr	r0, [sp, #16]
    bed8:	cmp	r0, #10
    bedc:	beq	bf8c <sf_gen_multicast+0x134>
    bee0:	b	bee4 <sf_gen_multicast+0x8c>
    bee4:	ldr	r0, [sp, #16]
    bee8:	cmp	r0, #105	; 0x69
    beec:	beq	bfac <sf_gen_multicast+0x154>
    bef0:	b	bef4 <sf_gen_multicast+0x9c>
    bef4:	ldr	r0, [sp, #16]
    bef8:	cmp	r0, #119	; 0x77
    befc:	beq	bfac <sf_gen_multicast+0x154>
    bf00:	b	bf04 <sf_gen_multicast+0xac>
    bf04:	ldr	r0, [sp, #16]
    bf08:	cmp	r0, #122	; 0x7a
    bf0c:	beq	c168 <sf_gen_multicast+0x310>
    bf10:	b	bf14 <sf_gen_multicast+0xbc>
    bf14:	ldr	r0, [sp, #16]
    bf18:	cmp	r0, #123	; 0x7b
    bf1c:	beq	c180 <sf_gen_multicast+0x328>
    bf20:	b	bf24 <sf_gen_multicast+0xcc>
    bf24:	ldr	r0, [sp, #16]
    bf28:	cmp	r0, #127	; 0x7f
    bf2c:	beq	bfac <sf_gen_multicast+0x154>
    bf30:	b	bf34 <sf_gen_multicast+0xdc>
    bf34:	ldr	r0, [sp, #16]
    bf38:	cmp	r0, #129	; 0x81
    bf3c:	beq	bf64 <sf_gen_multicast+0x10c>
    bf40:	b	bf44 <sf_gen_multicast+0xec>
    bf44:	ldr	r0, [sp, #16]
    bf48:	cmp	r0, #163	; 0xa3
    bf4c:	beq	bfac <sf_gen_multicast+0x154>
    bf50:	b	bf54 <sf_gen_multicast+0xfc>
    bf54:	ldr	r0, [sp, #16]
    bf58:	cmp	r0, #192	; 0xc0
    bf5c:	beq	bfac <sf_gen_multicast+0x154>
    bf60:	b	c1e4 <sf_gen_multicast+0x38c>
    bf64:	ldr	r0, [pc, #796]	; c288 <sf_gen_multicast+0x430>
    bf68:	add	r0, pc, r0
    bf6c:	movw	r1, #2
    bf70:	bl	bcf8 <gen_ahostop>
    bf74:	str	r0, [fp, #-4]
    bf78:	b	c274 <sf_gen_multicast+0x41c>
    bf7c:	movw	r0, #0
    bf80:	bl	c294 <gen_mac_multicast>
    bf84:	str	r0, [fp, #-4]
    bf88:	b	c274 <sf_gen_multicast+0x41c>
    bf8c:	movw	r0, #1
    bf90:	bl	c294 <gen_mac_multicast>
    bf94:	str	r0, [fp, #-4]
    bf98:	b	c274 <sf_gen_multicast+0x41c>
    bf9c:	movw	r0, #2
    bfa0:	bl	c294 <gen_mac_multicast>
    bfa4:	str	r0, [fp, #-4]
    bfa8:	b	c274 <sf_gen_multicast+0x41c>
    bfac:	movw	r0, #1
    bfb0:	str	r0, [sp, #12]
    bfb4:	ldr	r1, [sp, #12]
    bfb8:	movw	r2, #16
    bfbc:	bl	c2e8 <gen_load_a>
    bfc0:	str	r0, [sp, #24]
    bfc4:	movw	r0, #69	; 0x45
    bfc8:	bl	b4bc <new_block>
    bfcc:	str	r0, [fp, #-16]
    bfd0:	ldr	r0, [fp, #-16]
    bfd4:	movw	r1, #1
    bfd8:	str	r1, [r0, #20]
    bfdc:	ldr	r0, [sp, #24]
    bfe0:	ldr	r1, [fp, #-16]
    bfe4:	str	r0, [r1, #4]
    bfe8:	movw	r0, #16
    bfec:	bl	c294 <gen_mac_multicast>
    bff0:	str	r0, [fp, #-12]
    bff4:	ldr	r0, [fp, #-16]
    bff8:	ldr	r1, [fp, #-12]
    bffc:	bl	4ddc <sf_gen_and>
    c000:	movw	r0, #1
    c004:	str	r0, [sp, #8]
    c008:	ldr	r1, [sp, #8]
    c00c:	movw	r2, #16
    c010:	bl	c2e8 <gen_load_a>
    c014:	str	r0, [sp, #24]
    c018:	movw	r0, #69	; 0x45
    c01c:	bl	b4bc <new_block>
    c020:	str	r0, [fp, #-20]	; 0xffffffec
    c024:	ldr	r0, [fp, #-20]	; 0xffffffec
    c028:	movw	r1, #1
    c02c:	str	r1, [r0, #20]
    c030:	ldr	r0, [sp, #24]
    c034:	ldr	r1, [fp, #-20]	; 0xffffffec
    c038:	str	r0, [r1, #4]
    c03c:	ldr	r0, [fp, #-20]	; 0xffffffec
    c040:	bl	502c <sf_gen_not>
    c044:	movw	r0, #4
    c048:	bl	c294 <gen_mac_multicast>
    c04c:	str	r0, [fp, #-16]
    c050:	ldr	r0, [fp, #-20]	; 0xffffffec
    c054:	ldr	r1, [fp, #-16]
    c058:	bl	4ddc <sf_gen_and>
    c05c:	ldr	r0, [fp, #-16]
    c060:	ldr	r1, [fp, #-12]
    c064:	bl	4f94 <sf_gen_or>
    c068:	movw	r0, #1
    c06c:	movw	r1, #0
    c070:	movw	r2, #16
    c074:	bl	c2e8 <gen_load_a>
    c078:	str	r0, [sp, #24]
    c07c:	movw	r0, #69	; 0x45
    c080:	bl	b4bc <new_block>
    c084:	str	r0, [fp, #-16]
    c088:	ldr	r0, [fp, #-16]
    c08c:	movw	r1, #8
    c090:	str	r1, [r0, #20]
    c094:	ldr	r0, [sp, #24]
    c098:	ldr	r1, [fp, #-16]
    c09c:	str	r0, [r1, #4]
    c0a0:	ldr	r0, [fp, #-16]
    c0a4:	ldr	r1, [fp, #-12]
    c0a8:	bl	4ddc <sf_gen_and>
    c0ac:	movw	r0, #1
    c0b0:	movw	r1, #0
    c0b4:	movw	r2, #16
    c0b8:	bl	c2e8 <gen_load_a>
    c0bc:	str	r0, [sp, #24]
    c0c0:	movw	r0, #69	; 0x45
    c0c4:	bl	b4bc <new_block>
    c0c8:	str	r0, [fp, #-20]	; 0xffffffec
    c0cc:	ldr	r0, [fp, #-20]	; 0xffffffec
    c0d0:	movw	r1, #8
    c0d4:	str	r1, [r0, #20]
    c0d8:	ldr	r0, [sp, #24]
    c0dc:	ldr	r1, [fp, #-20]	; 0xffffffec
    c0e0:	str	r0, [r1, #4]
    c0e4:	ldr	r0, [fp, #-20]	; 0xffffffec
    c0e8:	bl	502c <sf_gen_not>
    c0ec:	movw	r0, #4
    c0f0:	bl	c294 <gen_mac_multicast>
    c0f4:	str	r0, [fp, #-16]
    c0f8:	ldr	r0, [fp, #-20]	; 0xffffffec
    c0fc:	ldr	r1, [fp, #-16]
    c100:	bl	4ddc <sf_gen_and>
    c104:	ldr	r0, [fp, #-16]
    c108:	ldr	r1, [fp, #-12]
    c10c:	bl	4f94 <sf_gen_or>
    c110:	movw	r0, #1
    c114:	movw	r1, #0
    c118:	movw	r2, #16
    c11c:	bl	c2e8 <gen_load_a>
    c120:	str	r0, [sp, #24]
    c124:	movw	r0, #69	; 0x45
    c128:	bl	b4bc <new_block>
    c12c:	str	r0, [fp, #-16]
    c130:	ldr	r0, [fp, #-16]
    c134:	movw	r1, #4
    c138:	str	r1, [r0, #20]
    c13c:	ldr	r0, [sp, #24]
    c140:	ldr	r1, [fp, #-16]
    c144:	str	r0, [r1, #4]
    c148:	ldr	r0, [fp, #-16]
    c14c:	bl	502c <sf_gen_not>
    c150:	ldr	r0, [fp, #-16]
    c154:	ldr	r1, [fp, #-12]
    c158:	bl	4ddc <sf_gen_and>
    c15c:	ldr	r0, [fp, #-12]
    c160:	str	r0, [fp, #-4]
    c164:	b	c274 <sf_gen_multicast+0x41c>
    c168:	movw	r0, #2
    c16c:	bl	c294 <gen_mac_multicast>
    c170:	str	r0, [fp, #-12]
    c174:	ldr	r0, [fp, #-12]
    c178:	str	r0, [fp, #-4]
    c17c:	b	c274 <sf_gen_multicast+0x41c>
    c180:	ldr	r0, [pc, #248]	; c280 <sf_gen_multicast+0x428>
    c184:	add	r0, pc, r0
    c188:	ldr	r0, [r0]
    c18c:	cmp	r0, #0
    c190:	beq	c1e0 <sf_gen_multicast+0x388>
    c194:	movw	r0, #1
    c198:	movw	r1, #4
    c19c:	movw	r2, #8
    c1a0:	movw	r3, #65280	; 0xff00
    c1a4:	bl	6940 <gen_cmp>
    c1a8:	str	r0, [fp, #-16]
    c1ac:	ldr	r0, [fp, #-16]
    c1b0:	bl	502c <sf_gen_not>
    c1b4:	ldr	r0, [pc, #200]	; c284 <sf_gen_multicast+0x42c>
    c1b8:	add	r0, pc, r0
    c1bc:	ldr	r0, [r0]
    c1c0:	bl	c294 <gen_mac_multicast>
    c1c4:	str	r0, [fp, #-12]
    c1c8:	ldr	r0, [fp, #-16]
    c1cc:	ldr	r1, [fp, #-12]
    c1d0:	bl	4ddc <sf_gen_and>
    c1d4:	ldr	r0, [fp, #-12]
    c1d8:	str	r0, [fp, #-4]
    c1dc:	b	c274 <sf_gen_multicast+0x41c>
    c1e0:	b	c1e8 <sf_gen_multicast+0x390>
    c1e4:	b	c1e8 <sf_gen_multicast+0x390>
    c1e8:	b	c268 <sf_gen_multicast+0x410>
    c1ec:	movw	r0, #2048	; 0x800
    c1f0:	bl	5b70 <gen_linktype>
    c1f4:	str	r0, [fp, #-12]
    c1f8:	movw	r0, #3
    c1fc:	movw	r1, #16
    c200:	str	r1, [sp, #4]
    c204:	ldr	r2, [sp, #4]
    c208:	movw	r3, #224	; 0xe0
    c20c:	bl	c46c <gen_cmp_ge>
    c210:	str	r0, [fp, #-16]
    c214:	ldr	r0, [fp, #-12]
    c218:	ldr	r1, [fp, #-16]
    c21c:	bl	4ddc <sf_gen_and>
    c220:	ldr	r0, [fp, #-16]
    c224:	str	r0, [fp, #-4]
    c228:	b	c274 <sf_gen_multicast+0x41c>
    c22c:	movw	r0, #34525	; 0x86dd
    c230:	bl	5b70 <gen_linktype>
    c234:	str	r0, [fp, #-12]
    c238:	movw	r0, #3
    c23c:	movw	r1, #24
    c240:	movw	r2, #16
    c244:	movw	r3, #255	; 0xff
    c248:	bl	6940 <gen_cmp>
    c24c:	str	r0, [fp, #-16]
    c250:	ldr	r0, [fp, #-12]
    c254:	ldr	r1, [fp, #-16]
    c258:	bl	4ddc <sf_gen_and>
    c25c:	ldr	r0, [fp, #-16]
    c260:	str	r0, [fp, #-4]
    c264:	b	c274 <sf_gen_multicast+0x41c>
    c268:	ldr	r0, [pc, #28]	; c28c <sf_gen_multicast+0x434>
    c26c:	add	r0, pc, r0
    c270:	bl	2bb8 <sf_bpf_error>
    c274:	ldr	r0, [fp, #-4]
    c278:	mov	sp, fp
    c27c:	pop	{fp, pc}
    c280:	.word	0x0002d460
    c284:	.word	0x0002d444
    c288:	.word	0x0002d690
    c28c:	.word	0x000102ab
    c290:	.word	0x0002d740

0000c294 <gen_mac_multicast>:
    c294:	push	{fp, lr}
    c298:	mov	fp, sp
    c29c:	sub	sp, sp, #16
    c2a0:	str	r0, [fp, #-4]
    c2a4:	ldr	r1, [fp, #-4]
    c2a8:	movw	r0, #1
    c2ac:	movw	r2, #16
    c2b0:	bl	c2e8 <gen_load_a>
    c2b4:	str	r0, [sp, #4]
    c2b8:	movw	r0, #69	; 0x45
    c2bc:	bl	b4bc <new_block>
    c2c0:	str	r0, [sp, #8]
    c2c4:	ldr	r0, [sp, #8]
    c2c8:	movw	r1, #1
    c2cc:	str	r1, [r0, #20]
    c2d0:	ldr	r0, [sp, #4]
    c2d4:	ldr	r1, [sp, #8]
    c2d8:	str	r0, [r1, #4]
    c2dc:	ldr	r0, [sp, #8]
    c2e0:	mov	sp, fp
    c2e4:	pop	{fp, pc}

0000c2e8 <gen_load_a>:
    c2e8:	push	{fp, lr}
    c2ec:	mov	fp, sp
    c2f0:	sub	sp, sp, #24
    c2f4:	str	r0, [fp, #-4]
    c2f8:	str	r1, [fp, #-8]
    c2fc:	str	r2, [sp, #12]
    c300:	ldr	r0, [fp, #-4]
    c304:	cmp	r0, #6
    c308:	str	r0, [sp]
    c30c:	bhi	c448 <gen_load_a+0x160>
    c310:	add	r0, pc, #8
    c314:	ldr	r1, [sp]
    c318:	ldr	r2, [r0, r1, lsl #2]
    c31c:	add	pc, r0, r2
    c320:	.word	0x0000001c
    c324:	.word	0x0000003c
    c328:	.word	0x00000050
    c32c:	.word	0x00000064
    c330:	.word	0x00000088
    c334:	.word	0x000000ac
    c338:	.word	0x00000100
    c33c:	ldr	r0, [sp, #12]
    c340:	orr	r0, r0, #32
    c344:	bl	b078 <new_stmt>
    c348:	str	r0, [sp, #8]
    c34c:	ldr	r0, [fp, #-8]
    c350:	ldr	r1, [sp, #8]
    c354:	str	r0, [r1, #12]
    c358:	b	c44c <gen_load_a+0x164>
    c35c:	ldr	r0, [fp, #-8]
    c360:	ldr	r1, [sp, #12]
    c364:	bl	102f4 <gen_load_llrel>
    c368:	str	r0, [sp, #8]
    c36c:	b	c44c <gen_load_a+0x164>
    c370:	ldr	r0, [fp, #-8]
    c374:	ldr	r1, [sp, #12]
    c378:	bl	10388 <gen_load_macplrel>
    c37c:	str	r0, [sp, #8]
    c380:	b	c44c <gen_load_a+0x164>
    c384:	ldr	r0, [pc, #220]	; c468 <gen_load_a+0x180>
    c388:	add	r0, pc, r0
    c38c:	ldr	r0, [r0]
    c390:	ldr	r1, [fp, #-8]
    c394:	add	r0, r0, r1
    c398:	ldr	r1, [sp, #12]
    c39c:	bl	10388 <gen_load_macplrel>
    c3a0:	str	r0, [sp, #8]
    c3a4:	b	c44c <gen_load_a+0x164>
    c3a8:	ldr	r0, [pc, #180]	; c464 <gen_load_a+0x17c>
    c3ac:	add	r0, pc, r0
    c3b0:	ldr	r0, [r0]
    c3b4:	ldr	r1, [fp, #-8]
    c3b8:	add	r0, r0, r1
    c3bc:	ldr	r1, [sp, #12]
    c3c0:	bl	10388 <gen_load_macplrel>
    c3c4:	str	r0, [sp, #8]
    c3c8:	b	c44c <gen_load_a+0x164>
    c3cc:	bl	b214 <gen_loadx_iphdrlen>
    c3d0:	str	r0, [sp, #8]
    c3d4:	ldr	r0, [sp, #12]
    c3d8:	orr	r0, r0, #64	; 0x40
    c3dc:	bl	b078 <new_stmt>
    c3e0:	ldr	r1, [pc, #116]	; c45c <gen_load_a+0x174>
    c3e4:	add	r1, pc, r1
    c3e8:	ldr	r2, [pc, #112]	; c460 <gen_load_a+0x178>
    c3ec:	add	r2, pc, r2
    c3f0:	str	r0, [sp, #4]
    c3f4:	ldr	r0, [r2]
    c3f8:	ldr	r1, [r1]
    c3fc:	add	r0, r0, r1
    c400:	ldr	r1, [fp, #-8]
    c404:	add	r0, r0, r1
    c408:	ldr	r1, [sp, #4]
    c40c:	str	r0, [r1, #12]
    c410:	ldr	r0, [sp, #8]
    c414:	ldr	r1, [sp, #4]
    c418:	bl	a914 <sf_append>
    c41c:	b	c44c <gen_load_a+0x164>
    c420:	ldr	r0, [pc, #48]	; c458 <gen_load_a+0x170>
    c424:	add	r0, pc, r0
    c428:	ldr	r0, [r0]
    c42c:	add	r0, r0, #40	; 0x28
    c430:	ldr	r1, [fp, #-8]
    c434:	add	r0, r0, r1
    c438:	ldr	r1, [sp, #12]
    c43c:	bl	10388 <gen_load_macplrel>
    c440:	str	r0, [sp, #8]
    c444:	b	c44c <gen_load_a+0x164>
    c448:	bl	1048 <abort@plt>
    c44c:	ldr	r0, [sp, #8]
    c450:	mov	sp, fp
    c454:	pop	{fp, pc}
    c458:	.word	0x0002d1d0
    c45c:	.word	0x0002d210
    c460:	.word	0x0002d204
    c464:	.word	0x0002d254
    c468:	.word	0x0002d26c

0000c46c <gen_cmp_ge>:
    c46c:	push	{fp, lr}
    c470:	mov	fp, sp
    c474:	sub	sp, sp, #32
    c478:	str	r0, [fp, #-4]
    c47c:	str	r1, [fp, #-8]
    c480:	str	r2, [fp, #-12]
    c484:	str	r3, [sp, #16]
    c488:	ldr	r0, [fp, #-4]
    c48c:	ldr	r1, [fp, #-8]
    c490:	ldr	r2, [fp, #-12]
    c494:	ldr	r3, [sp, #16]
    c498:	mvn	ip, #0
    c49c:	str	r3, [sp, #12]
    c4a0:	mov	r3, ip
    c4a4:	movw	ip, #48	; 0x30
    c4a8:	str	ip, [sp]
    c4ac:	movw	ip, #0
    c4b0:	str	ip, [sp, #4]
    c4b4:	ldr	ip, [sp, #12]
    c4b8:	str	ip, [sp, #8]
    c4bc:	bl	d3e8 <gen_ncmp>
    c4c0:	mov	sp, fp
    c4c4:	pop	{fp, pc}

0000c4c8 <sf_gen_inbound>:
    c4c8:	push	{fp, lr}
    c4cc:	mov	fp, sp
    c4d0:	sub	sp, sp, #64	; 0x40
    c4d4:	str	r0, [fp, #-4]
    c4d8:	ldr	r0, [pc, #1360]	; ca30 <sf_gen_inbound+0x568>
    c4dc:	ldr	r0, [pc, r0]
    c4e0:	sub	r0, r0, #8
    c4e4:	cmp	r0, #218	; 0xda
    c4e8:	str	r0, [fp, #-12]
    c4ec:	bhi	ca04 <sf_gen_inbound+0x53c>
    c4f0:	add	r0, pc, #8
    c4f4:	ldr	r1, [fp, #-12]
    c4f8:	ldr	r2, [r0, r1, lsl #2]
    c4fc:	add	pc, r0, r2
    c500:	.word	0x0000036c
    c504:	.word	0x00000504
    c508:	.word	0x00000504
    c50c:	.word	0x00000504
    c510:	.word	0x00000504
    c514:	.word	0x00000504
    c518:	.word	0x00000504
    c51c:	.word	0x00000504
    c520:	.word	0x00000504
    c524:	.word	0x00000504
    c528:	.word	0x00000504
    c52c:	.word	0x00000504
    c530:	.word	0x00000504
    c534:	.word	0x00000504
    c538:	.word	0x00000504
    c53c:	.word	0x00000504
    c540:	.word	0x00000504
    c544:	.word	0x00000504
    c548:	.word	0x00000504
    c54c:	.word	0x00000504
    c550:	.word	0x00000504
    c554:	.word	0x00000504
    c558:	.word	0x00000504
    c55c:	.word	0x00000504
    c560:	.word	0x00000504
    c564:	.word	0x00000504
    c568:	.word	0x00000504
    c56c:	.word	0x00000504
    c570:	.word	0x00000504
    c574:	.word	0x00000504
    c578:	.word	0x00000504
    c57c:	.word	0x00000504
    c580:	.word	0x00000504
    c584:	.word	0x00000504
    c588:	.word	0x00000504
    c58c:	.word	0x00000504
    c590:	.word	0x00000504
    c594:	.word	0x00000504
    c598:	.word	0x00000504
    c59c:	.word	0x00000504
    c5a0:	.word	0x00000504
    c5a4:	.word	0x00000504
    c5a8:	.word	0x00000504
    c5ac:	.word	0x00000504
    c5b0:	.word	0x00000504
    c5b4:	.word	0x00000504
    c5b8:	.word	0x00000504
    c5bc:	.word	0x00000504
    c5c0:	.word	0x00000504
    c5c4:	.word	0x00000504
    c5c8:	.word	0x00000504
    c5cc:	.word	0x00000504
    c5d0:	.word	0x00000504
    c5d4:	.word	0x00000504
    c5d8:	.word	0x00000504
    c5dc:	.word	0x00000504
    c5e0:	.word	0x00000504
    c5e4:	.word	0x00000504
    c5e8:	.word	0x00000504
    c5ec:	.word	0x00000504
    c5f0:	.word	0x00000504
    c5f4:	.word	0x00000504
    c5f8:	.word	0x00000504
    c5fc:	.word	0x00000504
    c600:	.word	0x00000504
    c604:	.word	0x00000504
    c608:	.word	0x00000504
    c60c:	.word	0x00000504
    c610:	.word	0x00000504
    c614:	.word	0x00000504
    c618:	.word	0x00000504
    c61c:	.word	0x00000504
    c620:	.word	0x00000504
    c624:	.word	0x00000504
    c628:	.word	0x00000504
    c62c:	.word	0x00000504
    c630:	.word	0x00000504
    c634:	.word	0x00000504
    c638:	.word	0x00000504
    c63c:	.word	0x00000504
    c640:	.word	0x00000504
    c644:	.word	0x00000504
    c648:	.word	0x00000504
    c64c:	.word	0x00000504
    c650:	.word	0x00000504
    c654:	.word	0x00000504
    c658:	.word	0x00000504
    c65c:	.word	0x00000504
    c660:	.word	0x00000504
    c664:	.word	0x00000504
    c668:	.word	0x00000504
    c66c:	.word	0x00000504
    c670:	.word	0x00000504
    c674:	.word	0x00000504
    c678:	.word	0x00000504
    c67c:	.word	0x00000504
    c680:	.word	0x00000504
    c684:	.word	0x00000504
    c688:	.word	0x00000504
    c68c:	.word	0x00000504
    c690:	.word	0x00000504
    c694:	.word	0x00000504
    c698:	.word	0x00000504
    c69c:	.word	0x00000504
    c6a0:	.word	0x00000504
    c6a4:	.word	0x00000414
    c6a8:	.word	0x00000504
    c6ac:	.word	0x00000504
    c6b0:	.word	0x00000504
    c6b4:	.word	0x00000504
    c6b8:	.word	0x00000504
    c6bc:	.word	0x00000504
    c6c0:	.word	0x00000504
    c6c4:	.word	0x00000504
    c6c8:	.word	0x00000504
    c6cc:	.word	0x00000504
    c6d0:	.word	0x00000504
    c6d4:	.word	0x00000504
    c6d8:	.word	0x00000504
    c6dc:	.word	0x00000504
    c6e0:	.word	0x00000504
    c6e4:	.word	0x00000504
    c6e8:	.word	0x000004a8
    c6ec:	.word	0x000004a8
    c6f0:	.word	0x000004a8
    c6f4:	.word	0x000004a8
    c6f8:	.word	0x000004a8
    c6fc:	.word	0x000004a8
    c700:	.word	0x000004a8
    c704:	.word	0x000004a8
    c708:	.word	0x00000504
    c70c:	.word	0x00000504
    c710:	.word	0x00000504
    c714:	.word	0x00000504
    c718:	.word	0x00000504
    c71c:	.word	0x00000504
    c720:	.word	0x00000504
    c724:	.word	0x00000504
    c728:	.word	0x00000504
    c72c:	.word	0x00000504
    c730:	.word	0x00000504
    c734:	.word	0x00000504
    c738:	.word	0x00000504
    c73c:	.word	0x00000504
    c740:	.word	0x00000504
    c744:	.word	0x00000504
    c748:	.word	0x00000504
    c74c:	.word	0x00000504
    c750:	.word	0x00000504
    c754:	.word	0x00000504
    c758:	.word	0x00000504
    c75c:	.word	0x00000504
    c760:	.word	0x00000504
    c764:	.word	0x00000504
    c768:	.word	0x00000504
    c76c:	.word	0x00000504
    c770:	.word	0x000004a8
    c774:	.word	0x00000504
    c778:	.word	0x0000045c
    c77c:	.word	0x000004a8
    c780:	.word	0x000004a8
    c784:	.word	0x00000504
    c788:	.word	0x00000504
    c78c:	.word	0x00000504
    c790:	.word	0x00000504
    c794:	.word	0x00000504
    c798:	.word	0x00000504
    c79c:	.word	0x00000504
    c7a0:	.word	0x00000504
    c7a4:	.word	0x00000504
    c7a8:	.word	0x000004a8
    c7ac:	.word	0x000004a8
    c7b0:	.word	0x000004a8
    c7b4:	.word	0x000004a8
    c7b8:	.word	0x00000504
    c7bc:	.word	0x000004a8
    c7c0:	.word	0x00000504
    c7c4:	.word	0x00000504
    c7c8:	.word	0x00000504
    c7cc:	.word	0x00000504
    c7d0:	.word	0x00000504
    c7d4:	.word	0x00000504
    c7d8:	.word	0x00000504
    c7dc:	.word	0x00000504
    c7e0:	.word	0x00000504
    c7e4:	.word	0x00000504
    c7e8:	.word	0x000004a8
    c7ec:	.word	0x00000504
    c7f0:	.word	0x00000504
    c7f4:	.word	0x00000504
    c7f8:	.word	0x00000504
    c7fc:	.word	0x00000504
    c800:	.word	0x000004a8
    c804:	.word	0x00000504
    c808:	.word	0x00000504
    c80c:	.word	0x00000504
    c810:	.word	0x00000504
    c814:	.word	0x00000504
    c818:	.word	0x00000504
    c81c:	.word	0x00000504
    c820:	.word	0x00000504
    c824:	.word	0x00000504
    c828:	.word	0x00000504
    c82c:	.word	0x00000504
    c830:	.word	0x00000504
    c834:	.word	0x00000504
    c838:	.word	0x00000504
    c83c:	.word	0x00000504
    c840:	.word	0x00000504
    c844:	.word	0x00000504
    c848:	.word	0x00000504
    c84c:	.word	0x00000504
    c850:	.word	0x00000504
    c854:	.word	0x00000504
    c858:	.word	0x00000504
    c85c:	.word	0x00000504
    c860:	.word	0x00000504
    c864:	.word	0x00000504
    c868:	.word	0x000003c8
    c86c:	movw	r0, #0
    c870:	bl	b56c <sf_gen_loadi>
    c874:	movw	r1, #1
    c878:	str	r0, [fp, #-16]
    c87c:	mov	r0, r1
    c880:	ldr	r2, [fp, #-16]
    c884:	str	r1, [fp, #-20]	; 0xffffffec
    c888:	mov	r1, r2
    c88c:	ldr	r2, [fp, #-20]	; 0xffffffec
    c890:	bl	a958 <sf_gen_load>
    c894:	movw	r1, #0
    c898:	str	r0, [fp, #-24]	; 0xffffffe8
    c89c:	mov	r0, r1
    c8a0:	bl	b56c <sf_gen_loadi>
    c8a4:	ldr	r3, [fp, #-4]
    c8a8:	movw	r1, #16
    c8ac:	str	r0, [fp, #-28]	; 0xffffffe4
    c8b0:	mov	r0, r1
    c8b4:	ldr	r1, [fp, #-24]	; 0xffffffe8
    c8b8:	ldr	r2, [fp, #-28]	; 0xffffffe4
    c8bc:	bl	b348 <sf_gen_relation>
    c8c0:	str	r0, [fp, #-8]
    c8c4:	b	ca1c <sf_gen_inbound+0x554>
    c8c8:	ldr	r0, [fp, #-4]
    c8cc:	cmp	r0, #0
    c8d0:	beq	c8f4 <sf_gen_inbound+0x42c>
    c8d4:	movw	r0, #1
    c8d8:	str	r0, [sp, #32]
    c8dc:	movw	r1, #2
    c8e0:	movw	r2, #8
    c8e4:	ldr	r3, [sp, #32]
    c8e8:	bl	6940 <gen_cmp>
    c8ec:	str	r0, [fp, #-8]
    c8f0:	b	c910 <sf_gen_inbound+0x448>
    c8f4:	movw	r0, #1
    c8f8:	movw	r1, #2
    c8fc:	str	r1, [sp, #28]
    c900:	movw	r2, #8
    c904:	ldr	r3, [sp, #28]
    c908:	bl	6940 <gen_cmp>
    c90c:	str	r0, [fp, #-8]
    c910:	b	ca1c <sf_gen_inbound+0x554>
    c914:	ldr	r0, [fp, #-4]
    c918:	cmp	r0, #0
    c91c:	beq	c93c <sf_gen_inbound+0x474>
    c920:	movw	r0, #1
    c924:	movw	r1, #0
    c928:	movw	r2, #8
    c92c:	movw	r3, #4
    c930:	bl	6940 <gen_cmp>
    c934:	str	r0, [fp, #-8]
    c938:	b	c958 <sf_gen_inbound+0x490>
    c93c:	movw	r0, #1
    c940:	movw	r1, #0
    c944:	str	r1, [sp, #24]
    c948:	movw	r2, #8
    c94c:	ldr	r3, [sp, #24]
    c950:	bl	6940 <gen_cmp>
    c954:	str	r0, [fp, #-8]
    c958:	b	ca1c <sf_gen_inbound+0x554>
    c95c:	ldr	r0, [fp, #-4]
    c960:	cmp	r0, #0
    c964:	beq	c988 <sf_gen_inbound+0x4c0>
    c968:	movw	r0, #1
    c96c:	str	r0, [sp, #20]
    c970:	movw	r1, #0
    c974:	movw	r2, #16
    c978:	ldr	r3, [sp, #20]
    c97c:	bl	6940 <gen_cmp>
    c980:	str	r0, [fp, #-8]
    c984:	b	c9a4 <sf_gen_inbound+0x4dc>
    c988:	movw	r0, #1
    c98c:	movw	r1, #0
    c990:	str	r1, [sp, #16]
    c994:	movw	r2, #16
    c998:	ldr	r3, [sp, #16]
    c99c:	bl	6940 <gen_cmp>
    c9a0:	str	r0, [fp, #-8]
    c9a4:	b	ca1c <sf_gen_inbound+0x554>
    c9a8:	ldr	r0, [fp, #-4]
    c9ac:	cmp	r0, #0
    c9b0:	beq	c9dc <sf_gen_inbound+0x514>
    c9b4:	movw	r0, #1
    c9b8:	str	r0, [sp, #12]
    c9bc:	movw	r1, #3
    c9c0:	movw	r2, #16
    c9c4:	movw	r3, #0
    c9c8:	ldr	ip, [sp, #12]
    c9cc:	str	ip, [sp]
    c9d0:	bl	be00 <gen_mcmp>
    c9d4:	str	r0, [fp, #-8]
    c9d8:	b	ca00 <sf_gen_inbound+0x538>
    c9dc:	movw	r0, #1
    c9e0:	str	r0, [sp, #8]
    c9e4:	movw	r1, #3
    c9e8:	movw	r2, #16
    c9ec:	ldr	r3, [sp, #8]
    c9f0:	ldr	ip, [sp, #8]
    c9f4:	str	ip, [sp]
    c9f8:	bl	be00 <gen_mcmp>
    c9fc:	str	r0, [fp, #-8]
    ca00:	b	ca1c <sf_gen_inbound+0x554>
    ca04:	ldr	r0, [pc, #28]	; ca28 <sf_gen_inbound+0x560>
    ca08:	add	r0, pc, r0
    ca0c:	ldr	r1, [pc, #24]	; ca2c <sf_gen_inbound+0x564>
    ca10:	add	r1, pc, r1
    ca14:	ldr	r1, [r1]
    ca18:	bl	2bb8 <sf_bpf_error>
    ca1c:	ldr	r0, [fp, #-8]
    ca20:	mov	sp, fp
    ca24:	pop	{fp, pc}
    ca28:	.word	0x0000fb7c
    ca2c:	.word	0x0002cbd0
    ca30:	.word	0x0002d104

0000ca34 <sf_gen_pf_ifname>:
    ca34:	push	{fp, lr}
    ca38:	mov	fp, sp
    ca3c:	sub	sp, sp, #8
    ca40:	ldr	r1, [pc, #12]	; ca54 <sf_gen_pf_ifname+0x20>
    ca44:	add	r1, pc, r1
    ca48:	str	r0, [sp, #4]
    ca4c:	mov	r0, r1
    ca50:	bl	2bb8 <sf_bpf_error>
    ca54:	.word	0x0000fb6e

0000ca58 <sf_gen_pf_ruleset>:
    ca58:	push	{fp, lr}
    ca5c:	mov	fp, sp
    ca60:	sub	sp, sp, #8
    ca64:	ldr	r1, [pc, #12]	; ca78 <sf_gen_pf_ruleset+0x20>
    ca68:	add	r1, pc, r1
    ca6c:	str	r0, [sp, #4]
    ca70:	mov	r0, r1
    ca74:	bl	2bb8 <sf_bpf_error>
    ca78:	.word	0x0000fb72

0000ca7c <sf_gen_pf_rnr>:
    ca7c:	push	{fp, lr}
    ca80:	mov	fp, sp
    ca84:	sub	sp, sp, #8
    ca88:	ldr	r1, [pc, #12]	; ca9c <sf_gen_pf_rnr+0x20>
    ca8c:	add	r1, pc, r1
    ca90:	str	r0, [sp, #4]
    ca94:	mov	r0, r1
    ca98:	bl	2bb8 <sf_bpf_error>
    ca9c:	.word	0x0000fb4e

0000caa0 <sf_gen_pf_srnr>:
    caa0:	push	{fp, lr}
    caa4:	mov	fp, sp
    caa8:	sub	sp, sp, #8
    caac:	ldr	r1, [pc, #12]	; cac0 <sf_gen_pf_srnr+0x20>
    cab0:	add	r1, pc, r1
    cab4:	str	r0, [sp, #4]
    cab8:	mov	r0, r1
    cabc:	bl	2bb8 <sf_bpf_error>
    cac0:	.word	0x0000fb2a

0000cac4 <sf_gen_pf_reason>:
    cac4:	push	{fp, lr}
    cac8:	mov	fp, sp
    cacc:	sub	sp, sp, #8
    cad0:	ldr	r1, [pc, #12]	; cae4 <sf_gen_pf_reason+0x20>
    cad4:	add	r1, pc, r1
    cad8:	str	r0, [sp, #4]
    cadc:	mov	r0, r1
    cae0:	bl	2bb8 <sf_bpf_error>
    cae4:	.word	0x0000fb06

0000cae8 <sf_gen_pf_action>:
    cae8:	push	{fp, lr}
    caec:	mov	fp, sp
    caf0:	sub	sp, sp, #8
    caf4:	ldr	r1, [pc, #12]	; cb08 <sf_gen_pf_action+0x20>
    caf8:	add	r1, pc, r1
    cafc:	str	r0, [sp, #4]
    cb00:	mov	r0, r1
    cb04:	bl	2bb8 <sf_bpf_error>
    cb08:	.word	0x0000fae2

0000cb0c <sf_gen_p80211_type>:
    cb0c:	push	{fp, lr}
    cb10:	mov	fp, sp
    cb14:	sub	sp, sp, #24
    cb18:	str	r0, [fp, #-4]
    cb1c:	str	r1, [fp, #-8]
    cb20:	ldr	r0, [pc, #140]	; cbb4 <sf_gen_p80211_type+0xa8>
    cb24:	ldr	r0, [pc, r0]
    cb28:	cmp	r0, #105	; 0x69
    cb2c:	str	r0, [sp, #8]
    cb30:	beq	cb68 <sf_gen_p80211_type+0x5c>
    cb34:	b	cb38 <sf_gen_p80211_type+0x2c>
    cb38:	ldr	r0, [sp, #8]
    cb3c:	cmp	r0, #119	; 0x77
    cb40:	beq	cb68 <sf_gen_p80211_type+0x5c>
    cb44:	b	cb48 <sf_gen_p80211_type+0x3c>
    cb48:	ldr	r0, [sp, #8]
    cb4c:	cmp	r0, #127	; 0x7f
    cb50:	beq	cb68 <sf_gen_p80211_type+0x5c>
    cb54:	b	cb58 <sf_gen_p80211_type+0x4c>
    cb58:	ldr	r0, [sp, #8]
    cb5c:	cmp	r0, #163	; 0xa3
    cb60:	bne	cb98 <sf_gen_p80211_type+0x8c>
    cb64:	b	cb68 <sf_gen_p80211_type+0x5c>
    cb68:	ldr	r3, [fp, #-4]
    cb6c:	ldr	r0, [fp, #-8]
    cb70:	movw	r1, #1
    cb74:	str	r0, [sp, #4]
    cb78:	mov	r0, r1
    cb7c:	movw	r1, #0
    cb80:	movw	r2, #16
    cb84:	ldr	ip, [sp, #4]
    cb88:	str	ip, [sp]
    cb8c:	bl	be00 <gen_mcmp>
    cb90:	str	r0, [sp, #12]
    cb94:	b	cba4 <sf_gen_p80211_type+0x98>
    cb98:	ldr	r0, [pc, #16]	; cbb0 <sf_gen_p80211_type+0xa4>
    cb9c:	add	r0, pc, r0
    cba0:	bl	2bb8 <sf_bpf_error>
    cba4:	ldr	r0, [sp, #12]
    cba8:	mov	sp, fp
    cbac:	pop	{fp, pc}
    cbb0:	.word	0x0000fa73
    cbb4:	.word	0x0002cabc

0000cbb8 <sf_gen_p80211_fcdir>:
    cbb8:	push	{fp, lr}
    cbbc:	mov	fp, sp
    cbc0:	sub	sp, sp, #24
    cbc4:	str	r0, [fp, #-4]
    cbc8:	ldr	r0, [pc, #132]	; cc54 <sf_gen_p80211_fcdir+0x9c>
    cbcc:	ldr	r0, [pc, r0]
    cbd0:	cmp	r0, #105	; 0x69
    cbd4:	str	r0, [sp, #12]
    cbd8:	beq	cc10 <sf_gen_p80211_fcdir+0x58>
    cbdc:	b	cbe0 <sf_gen_p80211_fcdir+0x28>
    cbe0:	ldr	r0, [sp, #12]
    cbe4:	cmp	r0, #119	; 0x77
    cbe8:	beq	cc10 <sf_gen_p80211_fcdir+0x58>
    cbec:	b	cbf0 <sf_gen_p80211_fcdir+0x38>
    cbf0:	ldr	r0, [sp, #12]
    cbf4:	cmp	r0, #127	; 0x7f
    cbf8:	beq	cc10 <sf_gen_p80211_fcdir+0x58>
    cbfc:	b	cc00 <sf_gen_p80211_fcdir+0x48>
    cc00:	ldr	r0, [sp, #12]
    cc04:	cmp	r0, #163	; 0xa3
    cc08:	bne	cc14 <sf_gen_p80211_fcdir+0x5c>
    cc0c:	b	cc10 <sf_gen_p80211_fcdir+0x58>
    cc10:	b	cc20 <sf_gen_p80211_fcdir+0x68>
    cc14:	ldr	r0, [pc, #52]	; cc50 <sf_gen_p80211_fcdir+0x98>
    cc18:	add	r0, pc, r0
    cc1c:	bl	2bb8 <sf_bpf_error>
    cc20:	ldr	r3, [fp, #-4]
    cc24:	movw	r0, #1
    cc28:	str	r0, [sp, #8]
    cc2c:	ldr	r1, [sp, #8]
    cc30:	movw	r2, #16
    cc34:	movw	ip, #3
    cc38:	str	ip, [sp]
    cc3c:	bl	be00 <gen_mcmp>
    cc40:	str	r0, [fp, #-8]
    cc44:	ldr	r0, [fp, #-8]
    cc48:	mov	sp, fp
    cc4c:	pop	{fp, pc}
    cc50:	.word	0x0000fa28
    cc54:	.word	0x0002ca14

0000cc58 <sf_gen_acode>:
    cc58:	push	{fp, lr}
    cc5c:	mov	fp, sp
    cc60:	sub	sp, sp, #16
    cc64:	str	r1, [fp, #-4]
    cc68:	str	r0, [sp, #8]
    cc6c:	ldr	r0, [pc, #120]	; ccec <sf_gen_acode+0x94>
    cc70:	ldr	r0, [pc, r0]
    cc74:	cmp	r0, #7
    cc78:	str	r0, [sp, #4]
    cc7c:	beq	cc94 <sf_gen_acode+0x3c>
    cc80:	b	cc84 <sf_gen_acode+0x2c>
    cc84:	ldr	r0, [sp, #4]
    cc88:	cmp	r0, #129	; 0x81
    cc8c:	bne	ccd8 <sf_gen_acode+0x80>
    cc90:	b	cc94 <sf_gen_acode+0x3c>
    cc94:	ldrb	r0, [fp, #-4]
    cc98:	cmp	r0, #1
    cc9c:	beq	ccac <sf_gen_acode+0x54>
    cca0:	ldrb	r0, [fp, #-4]
    cca4:	cmp	r0, #0
    cca8:	bne	cccc <sf_gen_acode+0x74>
    ccac:	ldrb	r0, [fp, #-3]
    ccb0:	cmp	r0, #1
    ccb4:	bne	cccc <sf_gen_acode+0x74>
    ccb8:	ldr	r0, [sp, #8]
    ccbc:	ldrb	r1, [fp, #-2]
    ccc0:	bl	bcf8 <gen_ahostop>
    ccc4:	mov	sp, fp
    ccc8:	pop	{fp, pc}
    cccc:	ldr	r0, [pc, #16]	; cce4 <sf_gen_acode+0x8c>
    ccd0:	add	r0, pc, r0
    ccd4:	bl	2bb8 <sf_bpf_error>
    ccd8:	ldr	r0, [pc, #8]	; cce8 <sf_gen_acode+0x90>
    ccdc:	add	r0, pc, r0
    cce0:	bl	2bb8 <sf_bpf_error>
    cce4:	.word	0x0000f9a3
    cce8:	.word	0x0000f9c1
    ccec:	.word	0x0002c970

0000ccf0 <sf_gen_vlan>:
    ccf0:	push	{fp, lr}
    ccf4:	mov	fp, sp
    ccf8:	sub	sp, sp, #16
    ccfc:	ldr	r1, [pc, #244]	; cdf8 <sf_gen_vlan+0x108>
    cd00:	add	r1, pc, r1
    cd04:	str	r0, [fp, #-4]
    cd08:	ldr	r0, [r1]
    cd0c:	cmp	r0, #0
    cd10:	bls	cd20 <sf_gen_vlan+0x30>
    cd14:	ldr	r0, [pc, #244]	; ce10 <sf_gen_vlan+0x120>
    cd18:	add	r0, pc, r0
    cd1c:	bl	2bb8 <sf_bpf_error>
    cd20:	ldr	r0, [pc, #236]	; ce14 <sf_gen_vlan+0x124>
    cd24:	ldr	r0, [pc, r0]
    cd28:	ldr	r1, [pc, #232]	; ce18 <sf_gen_vlan+0x128>
    cd2c:	add	r1, pc, r1
    cd30:	str	r0, [r1]
    cd34:	ldr	r0, [pc, #224]	; ce1c <sf_gen_vlan+0x12c>
    cd38:	ldr	r0, [pc, r0]
    cd3c:	cmp	r0, #1
    cd40:	bne	cdd4 <sf_gen_vlan+0xe4>
    cd44:	b	cd48 <sf_gen_vlan+0x58>
    cd48:	ldr	r0, [pc, #172]	; cdfc <sf_gen_vlan+0x10c>
    cd4c:	add	r0, pc, r0
    cd50:	ldr	r1, [r0]
    cd54:	movw	r0, #1
    cd58:	movw	r2, #8
    cd5c:	movw	r3, #33024	; 0x8100
    cd60:	bl	6940 <gen_cmp>
    cd64:	str	r0, [sp, #8]
    cd68:	ldr	r0, [fp, #-4]
    cd6c:	cmp	r0, #0
    cd70:	blt	cda8 <sf_gen_vlan+0xb8>
    cd74:	ldr	r3, [fp, #-4]
    cd78:	movw	r0, #2
    cd7c:	movw	r1, #0
    cd80:	movw	r2, #8
    cd84:	movw	ip, #4095	; 0xfff
    cd88:	str	ip, [sp]
    cd8c:	bl	be00 <gen_mcmp>
    cd90:	str	r0, [sp, #4]
    cd94:	ldr	r0, [sp, #8]
    cd98:	ldr	r1, [sp, #4]
    cd9c:	bl	4ddc <sf_gen_and>
    cda0:	ldr	r0, [sp, #4]
    cda4:	str	r0, [sp, #8]
    cda8:	ldr	r0, [pc, #80]	; ce00 <sf_gen_vlan+0x110>
    cdac:	add	r0, pc, r0
    cdb0:	ldr	r1, [pc, #76]	; ce04 <sf_gen_vlan+0x114>
    cdb4:	add	r1, pc, r1
    cdb8:	ldr	r2, [r1]
    cdbc:	add	r2, r2, #4
    cdc0:	str	r2, [r1]
    cdc4:	ldr	r1, [r0]
    cdc8:	add	r1, r1, #4
    cdcc:	str	r1, [r0]
    cdd0:	b	cdec <sf_gen_vlan+0xfc>
    cdd4:	ldr	r0, [pc, #44]	; ce08 <sf_gen_vlan+0x118>
    cdd8:	add	r0, pc, r0
    cddc:	ldr	r1, [pc, #40]	; ce0c <sf_gen_vlan+0x11c>
    cde0:	add	r1, pc, r1
    cde4:	ldr	r1, [r1]
    cde8:	bl	2bb8 <sf_bpf_error>
    cdec:	ldr	r0, [sp, #8]
    cdf0:	mov	sp, fp
    cdf4:	pop	{fp, pc}
    cdf8:	.word	0x0002c550
    cdfc:	.word	0x0002c89c
    ce00:	.word	0x0002c83c
    ce04:	.word	0x0002c83c
    ce08:	.word	0x0000f8fb
    ce0c:	.word	0x0002c800
    ce10:	.word	0x0000f9a2
    ce14:	.word	0x0002c8d0
    ce18:	.word	0x0002c528
    ce1c:	.word	0x0002c8a8

0000ce20 <sf_gen_mpls>:
    ce20:	push	{fp, lr}
    ce24:	mov	fp, sp
    ce28:	sub	sp, sp, #24
    ce2c:	ldr	r1, [pc, #372]	; cfa8 <sf_gen_mpls+0x188>
    ce30:	add	r1, pc, r1
    ce34:	ldr	r2, [pc, #368]	; cfac <sf_gen_mpls+0x18c>
    ce38:	add	r2, pc, r2
    ce3c:	ldr	r3, [pc, #364]	; cfb0 <sf_gen_mpls+0x190>
    ce40:	add	r3, pc, r3
    ce44:	str	r0, [fp, #-4]
    ce48:	ldr	r0, [r3]
    ce4c:	str	r0, [r2]
    ce50:	ldr	r0, [r1]
    ce54:	cmp	r0, #0
    ce58:	bls	ce8c <sf_gen_mpls+0x6c>
    ce5c:	ldr	r0, [pc, #344]	; cfbc <sf_gen_mpls+0x19c>
    ce60:	add	r0, pc, r0
    ce64:	ldr	r0, [r0]
    ce68:	sub	r1, r0, #2
    ce6c:	movw	r0, #2
    ce70:	movw	r2, #16
    ce74:	movw	r3, #0
    ce78:	movw	ip, #1
    ce7c:	str	ip, [sp]
    ce80:	bl	be00 <gen_mcmp>
    ce84:	str	r0, [fp, #-8]
    ce88:	b	cf00 <sf_gen_mpls+0xe0>
    ce8c:	ldr	r0, [pc, #320]	; cfd4 <sf_gen_mpls+0x1b4>
    ce90:	ldr	r0, [pc, r0]
    ce94:	cmp	r0, #1
    ce98:	str	r0, [sp, #8]
    ce9c:	beq	cec4 <sf_gen_mpls+0xa4>
    cea0:	b	cea4 <sf_gen_mpls+0x84>
    cea4:	ldr	r0, [sp, #8]
    cea8:	cmp	r0, #9
    ceac:	beq	ced4 <sf_gen_mpls+0xb4>
    ceb0:	b	ceb4 <sf_gen_mpls+0x94>
    ceb4:	ldr	r0, [sp, #8]
    ceb8:	cmp	r0, #104	; 0x68
    cebc:	bne	cee4 <sf_gen_mpls+0xc4>
    cec0:	b	cec4 <sf_gen_mpls+0xa4>
    cec4:	movw	r0, #34887	; 0x8847
    cec8:	bl	5b70 <gen_linktype>
    cecc:	str	r0, [fp, #-8]
    ced0:	b	cefc <sf_gen_mpls+0xdc>
    ced4:	movw	r0, #641	; 0x281
    ced8:	bl	5b70 <gen_linktype>
    cedc:	str	r0, [fp, #-8]
    cee0:	b	cefc <sf_gen_mpls+0xdc>
    cee4:	ldr	r0, [pc, #200]	; cfb4 <sf_gen_mpls+0x194>
    cee8:	add	r0, pc, r0
    ceec:	ldr	r1, [pc, #196]	; cfb8 <sf_gen_mpls+0x198>
    cef0:	add	r1, pc, r1
    cef4:	ldr	r1, [r1]
    cef8:	bl	2bb8 <sf_bpf_error>
    cefc:	b	cf00 <sf_gen_mpls+0xe0>
    cf00:	ldr	r0, [fp, #-4]
    cf04:	cmp	r0, #0
    cf08:	blt	cf60 <sf_gen_mpls+0x140>
    cf0c:	ldr	r0, [pc, #172]	; cfc0 <sf_gen_mpls+0x1a0>
    cf10:	ldr	r1, [pc, #172]	; cfc4 <sf_gen_mpls+0x1a4>
    cf14:	add	r1, pc, r1
    cf18:	ldr	r2, [fp, #-4]
    cf1c:	lsl	r2, r2, #12
    cf20:	str	r2, [fp, #-4]
    cf24:	ldr	r1, [r1]
    cf28:	ldr	r3, [fp, #-4]
    cf2c:	movw	r2, #2
    cf30:	str	r0, [sp, #4]
    cf34:	mov	r0, r2
    cf38:	movw	r2, #0
    cf3c:	ldr	ip, [sp, #4]
    cf40:	str	ip, [sp]
    cf44:	bl	be00 <gen_mcmp>
    cf48:	str	r0, [sp, #12]
    cf4c:	ldr	r0, [fp, #-8]
    cf50:	ldr	r1, [sp, #12]
    cf54:	bl	4ddc <sf_gen_and>
    cf58:	ldr	r0, [sp, #12]
    cf5c:	str	r0, [fp, #-8]
    cf60:	ldr	r0, [pc, #96]	; cfc8 <sf_gen_mpls+0x1a8>
    cf64:	add	r0, pc, r0
    cf68:	ldr	r1, [pc, #92]	; cfcc <sf_gen_mpls+0x1ac>
    cf6c:	add	r1, pc, r1
    cf70:	ldr	r2, [pc, #88]	; cfd0 <sf_gen_mpls+0x1b0>
    cf74:	add	r2, pc, r2
    cf78:	ldr	r3, [r2]
    cf7c:	add	r3, r3, #4
    cf80:	str	r3, [r2]
    cf84:	ldr	r2, [r1]
    cf88:	add	r2, r2, #4
    cf8c:	str	r2, [r1]
    cf90:	ldr	r1, [r0]
    cf94:	add	r1, r1, #1
    cf98:	str	r1, [r0]
    cf9c:	ldr	r0, [fp, #-8]
    cfa0:	mov	sp, fp
    cfa4:	pop	{fp, pc}
    cfa8:	.word	0x0002c420
    cfac:	.word	0x0002c41c
    cfb0:	.word	0x0002c7b4
    cfb4:	.word	0x0000f811
    cfb8:	.word	0x0002c6f0
    cfbc:	.word	0x0002c3f4
    cfc0:	.word	0xfffff000
    cfc4:	.word	0x0002c340
    cfc8:	.word	0x0002c2ec
    cfcc:	.word	0x0002c688
    cfd0:	.word	0x0002c68c
    cfd4:	.word	0x0002c750

0000cfd8 <sf_gen_pppoed>:
    cfd8:	push	{fp, lr}
    cfdc:	mov	fp, sp
    cfe0:	movw	r0, #34915	; 0x8863
    cfe4:	bl	5b70 <gen_linktype>
    cfe8:	pop	{fp, pc}

0000cfec <sf_gen_pppoes>:
    cfec:	push	{r4, sl, fp, lr}
    cff0:	add	fp, sp, #8
    cff4:	sub	sp, sp, #8
    cff8:	movw	r0, #34916	; 0x8864
    cffc:	bl	5b70 <gen_linktype>
    d000:	ldr	r1, [pc, #104]	; d070 <sf_gen_pppoes+0x84>
    d004:	add	r1, pc, r1
    d008:	ldr	r2, [pc, #100]	; d074 <sf_gen_pppoes+0x88>
    d00c:	add	r2, pc, r2
    d010:	ldr	r3, [pc, #96]	; d078 <sf_gen_pppoes+0x8c>
    d014:	add	r3, pc, r3
    d018:	ldr	ip, [pc, #92]	; d07c <sf_gen_pppoes+0x90>
    d01c:	add	ip, pc, ip
    d020:	ldr	lr, [pc, #88]	; d080 <sf_gen_pppoes+0x94>
    d024:	add	lr, pc, lr
    d028:	ldr	r4, [pc, #84]	; d084 <sf_gen_pppoes+0x98>
    d02c:	add	r4, pc, r4
    d030:	str	r0, [sp, #4]
    d034:	ldr	r0, [r3]
    d038:	str	r0, [r4]
    d03c:	ldr	r0, [r2]
    d040:	str	r0, [lr]
    d044:	movw	r0, #1
    d048:	str	r0, [ip]
    d04c:	ldr	r0, [r2]
    d050:	add	r0, r0, #6
    d054:	str	r0, [r3]
    d058:	movw	r0, #8
    d05c:	str	r0, [r2]
    d060:	str	r0, [r1]
    d064:	ldr	r0, [sp, #4]
    d068:	sub	sp, fp, #8
    d06c:	pop	{r4, sl, fp, pc}
    d070:	.word	0x0002c5fc
    d074:	.word	0x0002c5e8
    d078:	.word	0x0002c5d4
    d07c:	.word	0x0002c5e8
    d080:	.word	0x0002c230
    d084:	.word	0x0002c22c

0000d088 <sf_gen_atmfield_code>:
    d088:	push	{r4, sl, fp, lr}
    d08c:	add	fp, sp, #8
    d090:	sub	sp, sp, #96	; 0x60
    d094:	str	r0, [fp, #-12]
    d098:	str	r1, [fp, #-16]
    d09c:	str	r2, [fp, #-20]	; 0xffffffec
    d0a0:	str	r3, [fp, #-24]	; 0xffffffe8
    d0a4:	ldr	r0, [fp, #-12]
    d0a8:	sub	r0, r0, #51	; 0x33
    d0ac:	cmp	r0, #4
    d0b0:	str	r0, [fp, #-32]	; 0xffffffe0
    d0b4:	bhi	d398 <sf_gen_atmfield_code+0x310>
    d0b8:	add	r0, pc, #8
    d0bc:	ldr	r1, [fp, #-32]	; 0xffffffe0
    d0c0:	ldr	r2, [r0, r1, lsl #2]
    d0c4:	add	pc, r0, r2
    d0c8:	.word	0x00000014
    d0cc:	.word	0x000000ac
    d0d0:	.word	0x00000144
    d0d4:	.word	0x000001bc
    d0d8:	.word	0x00000238
    d0dc:	ldr	r0, [pc, #756]	; d3d8 <sf_gen_atmfield_code+0x350>
    d0e0:	add	r0, pc, r0
    d0e4:	ldr	r0, [r0]
    d0e8:	cmp	r0, #0
    d0ec:	bne	d0fc <sf_gen_atmfield_code+0x74>
    d0f0:	ldr	r0, [pc, #740]	; d3dc <sf_gen_atmfield_code+0x354>
    d0f4:	add	r0, pc, r0
    d0f8:	bl	2bb8 <sf_bpf_error>
    d0fc:	ldr	r0, [pc, #732]	; d3e0 <sf_gen_atmfield_code+0x358>
    d100:	add	r0, pc, r0
    d104:	ldr	r0, [r0]
    d108:	cmn	r0, #1
    d10c:	bne	d114 <sf_gen_atmfield_code+0x8c>
    d110:	bl	1048 <abort@plt>
    d114:	ldr	r0, [pc, #712]	; d3e4 <sf_gen_atmfield_code+0x35c>
    d118:	add	r0, pc, r0
    d11c:	ldr	r1, [r0]
    d120:	ldr	r0, [fp, #-20]	; 0xffffffec
    d124:	ldr	r2, [fp, #-24]	; 0xffffffe8
    d128:	ldr	r3, [fp, #-16]
    d12c:	movw	ip, #1
    d130:	str	r0, [fp, #-36]	; 0xffffffdc
    d134:	mov	r0, ip
    d138:	movw	ip, #16
    d13c:	str	r2, [fp, #-40]	; 0xffffffd8
    d140:	mov	r2, ip
    d144:	mvn	ip, #0
    d148:	str	r3, [fp, #-44]	; 0xffffffd4
    d14c:	mov	r3, ip
    d150:	ldr	ip, [fp, #-36]	; 0xffffffdc
    d154:	str	ip, [sp]
    d158:	ldr	lr, [fp, #-40]	; 0xffffffd8
    d15c:	str	lr, [sp, #4]
    d160:	ldr	r4, [fp, #-44]	; 0xffffffd4
    d164:	str	r4, [sp, #8]
    d168:	bl	d3e8 <gen_ncmp>
    d16c:	str	r0, [fp, #-28]	; 0xffffffe4
    d170:	b	d39c <sf_gen_atmfield_code+0x314>
    d174:	ldr	r0, [pc, #588]	; d3c8 <sf_gen_atmfield_code+0x340>
    d178:	add	r0, pc, r0
    d17c:	ldr	r0, [r0]
    d180:	cmp	r0, #0
    d184:	bne	d194 <sf_gen_atmfield_code+0x10c>
    d188:	ldr	r0, [pc, #572]	; d3cc <sf_gen_atmfield_code+0x344>
    d18c:	add	r0, pc, r0
    d190:	bl	2bb8 <sf_bpf_error>
    d194:	ldr	r0, [pc, #564]	; d3d0 <sf_gen_atmfield_code+0x348>
    d198:	add	r0, pc, r0
    d19c:	ldr	r0, [r0]
    d1a0:	cmn	r0, #1
    d1a4:	bne	d1ac <sf_gen_atmfield_code+0x124>
    d1a8:	bl	1048 <abort@plt>
    d1ac:	ldr	r0, [pc, #544]	; d3d4 <sf_gen_atmfield_code+0x34c>
    d1b0:	add	r0, pc, r0
    d1b4:	ldr	r1, [r0]
    d1b8:	ldr	r0, [fp, #-20]	; 0xffffffec
    d1bc:	ldr	r2, [fp, #-24]	; 0xffffffe8
    d1c0:	ldr	r3, [fp, #-16]
    d1c4:	movw	ip, #1
    d1c8:	str	r0, [fp, #-48]	; 0xffffffd0
    d1cc:	mov	r0, ip
    d1d0:	movw	ip, #8
    d1d4:	str	r2, [sp, #52]	; 0x34
    d1d8:	mov	r2, ip
    d1dc:	mvn	ip, #0
    d1e0:	str	r3, [sp, #48]	; 0x30
    d1e4:	mov	r3, ip
    d1e8:	ldr	ip, [fp, #-48]	; 0xffffffd0
    d1ec:	str	ip, [sp]
    d1f0:	ldr	lr, [sp, #52]	; 0x34
    d1f4:	str	lr, [sp, #4]
    d1f8:	ldr	r4, [sp, #48]	; 0x30
    d1fc:	str	r4, [sp, #8]
    d200:	bl	d3e8 <gen_ncmp>
    d204:	str	r0, [fp, #-28]	; 0xffffffe4
    d208:	b	d39c <sf_gen_atmfield_code+0x314>
    d20c:	ldr	r0, [pc, #428]	; d3c0 <sf_gen_atmfield_code+0x338>
    d210:	add	r0, pc, r0
    d214:	ldr	r0, [r0]
    d218:	cmn	r0, #1
    d21c:	bne	d224 <sf_gen_atmfield_code+0x19c>
    d220:	bl	1048 <abort@plt>
    d224:	ldr	r0, [pc, #408]	; d3c4 <sf_gen_atmfield_code+0x33c>
    d228:	add	r0, pc, r0
    d22c:	ldr	r1, [r0]
    d230:	ldr	r0, [fp, #-20]	; 0xffffffec
    d234:	ldr	r2, [fp, #-24]	; 0xffffffe8
    d238:	ldr	r3, [fp, #-16]
    d23c:	movw	ip, #1
    d240:	str	r0, [sp, #44]	; 0x2c
    d244:	mov	r0, ip
    d248:	movw	ip, #16
    d24c:	str	r2, [sp, #40]	; 0x28
    d250:	mov	r2, ip
    d254:	movw	ip, #15
    d258:	str	r3, [sp, #36]	; 0x24
    d25c:	mov	r3, ip
    d260:	ldr	ip, [sp, #44]	; 0x2c
    d264:	str	ip, [sp]
    d268:	ldr	lr, [sp, #40]	; 0x28
    d26c:	str	lr, [sp, #4]
    d270:	ldr	r4, [sp, #36]	; 0x24
    d274:	str	r4, [sp, #8]
    d278:	bl	d3e8 <gen_ncmp>
    d27c:	str	r0, [fp, #-28]	; 0xffffffe4
    d280:	b	d39c <sf_gen_atmfield_code+0x314>
    d284:	ldr	r0, [pc, #300]	; d3b8 <sf_gen_atmfield_code+0x330>
    d288:	add	r0, pc, r0
    d28c:	ldr	r0, [r0]
    d290:	cmn	r0, #1
    d294:	bne	d29c <sf_gen_atmfield_code+0x214>
    d298:	bl	1048 <abort@plt>
    d29c:	ldr	r0, [pc, #280]	; d3bc <sf_gen_atmfield_code+0x334>
    d2a0:	add	r0, pc, r0
    d2a4:	ldr	r0, [r0]
    d2a8:	add	r1, r0, #5
    d2ac:	ldr	r0, [fp, #-20]	; 0xffffffec
    d2b0:	ldr	r2, [fp, #-24]	; 0xffffffe8
    d2b4:	ldr	r3, [fp, #-16]
    d2b8:	movw	ip, #1
    d2bc:	str	r0, [sp, #32]
    d2c0:	mov	r0, ip
    d2c4:	movw	ip, #16
    d2c8:	str	r2, [sp, #28]
    d2cc:	mov	r2, ip
    d2d0:	mvn	ip, #0
    d2d4:	str	r3, [sp, #24]
    d2d8:	mov	r3, ip
    d2dc:	ldr	ip, [sp, #32]
    d2e0:	str	ip, [sp]
    d2e4:	ldr	lr, [sp, #28]
    d2e8:	str	lr, [sp, #4]
    d2ec:	ldr	r4, [sp, #24]
    d2f0:	str	r4, [sp, #8]
    d2f4:	bl	d3e8 <gen_ncmp>
    d2f8:	str	r0, [fp, #-28]	; 0xffffffe4
    d2fc:	b	d39c <sf_gen_atmfield_code+0x314>
    d300:	ldr	r0, [pc, #160]	; d3a8 <sf_gen_atmfield_code+0x320>
    d304:	add	r0, pc, r0
    d308:	ldr	r0, [r0]
    d30c:	cmp	r0, #0
    d310:	bne	d320 <sf_gen_atmfield_code+0x298>
    d314:	ldr	r0, [pc, #144]	; d3ac <sf_gen_atmfield_code+0x324>
    d318:	add	r0, pc, r0
    d31c:	bl	2bb8 <sf_bpf_error>
    d320:	ldr	r0, [pc, #136]	; d3b0 <sf_gen_atmfield_code+0x328>
    d324:	add	r0, pc, r0
    d328:	ldr	r0, [r0]
    d32c:	cmn	r0, #1
    d330:	bne	d338 <sf_gen_atmfield_code+0x2b0>
    d334:	bl	1048 <abort@plt>
    d338:	ldr	r0, [pc, #116]	; d3b4 <sf_gen_atmfield_code+0x32c>
    d33c:	add	r0, pc, r0
    d340:	ldr	r1, [r0]
    d344:	ldr	r0, [fp, #-20]	; 0xffffffec
    d348:	ldr	r2, [fp, #-24]	; 0xffffffe8
    d34c:	ldr	r3, [fp, #-16]
    d350:	movw	ip, #1
    d354:	str	r0, [sp, #20]
    d358:	mov	r0, ip
    d35c:	movw	ip, #16
    d360:	str	r2, [sp, #16]
    d364:	mov	r2, ip
    d368:	mvn	ip, #0
    d36c:	str	r3, [sp, #12]
    d370:	mov	r3, ip
    d374:	ldr	ip, [sp, #20]
    d378:	str	ip, [sp]
    d37c:	ldr	lr, [sp, #16]
    d380:	str	lr, [sp, #4]
    d384:	ldr	r4, [sp, #12]
    d388:	str	r4, [sp, #8]
    d38c:	bl	d3e8 <gen_ncmp>
    d390:	str	r0, [fp, #-28]	; 0xffffffe4
    d394:	b	d39c <sf_gen_atmfield_code+0x314>
    d398:	bl	1048 <abort@plt>
    d39c:	ldr	r0, [fp, #-28]	; 0xffffffe4
    d3a0:	sub	sp, fp, #8
    d3a4:	pop	{r4, sl, fp, pc}
    d3a8:	.word	0x0002c304
    d3ac:	.word	0x0000f447
    d3b0:	.word	0x0002c2f0
    d3b4:	.word	0x0002c2d8
    d3b8:	.word	0x0002c390
    d3bc:	.word	0x0002c378
    d3c0:	.word	0x0002c404
    d3c4:	.word	0x0002c3ec
    d3c8:	.word	0x0002c490
    d3cc:	.word	0x0000f5b3
    d3d0:	.word	0x0002c478
    d3d4:	.word	0x0002c460
    d3d8:	.word	0x0002c528
    d3dc:	.word	0x0000f62b
    d3e0:	.word	0x0002c50c
    d3e4:	.word	0x0002c4f4

0000d3e8 <gen_ncmp>:
    d3e8:	push	{r4, sl, fp, lr}
    d3ec:	add	fp, sp, #8
    d3f0:	sub	sp, sp, #40	; 0x28
    d3f4:	ldr	ip, [fp, #16]
    d3f8:	ldr	lr, [fp, #12]
    d3fc:	ldr	r4, [fp, #8]
    d400:	str	r0, [fp, #-12]
    d404:	str	r1, [fp, #-16]
    d408:	str	r2, [fp, #-20]	; 0xffffffec
    d40c:	str	r3, [sp, #24]
    d410:	ldr	r0, [fp, #-12]
    d414:	ldr	r1, [fp, #-16]
    d418:	ldr	r2, [fp, #-20]	; 0xffffffec
    d41c:	str	ip, [sp, #8]
    d420:	str	lr, [sp, #4]
    d424:	str	r4, [sp]
    d428:	bl	c2e8 <gen_load_a>
    d42c:	str	r0, [sp, #20]
    d430:	ldr	r0, [sp, #24]
    d434:	cmn	r0, #1
    d438:	beq	d460 <gen_ncmp+0x78>
    d43c:	movw	r0, #84	; 0x54
    d440:	bl	b078 <new_stmt>
    d444:	str	r0, [sp, #16]
    d448:	ldr	r0, [sp, #24]
    d44c:	ldr	r1, [sp, #16]
    d450:	str	r0, [r1, #12]
    d454:	ldr	r0, [sp, #20]
    d458:	ldr	r1, [sp, #16]
    d45c:	bl	a914 <sf_append>
    d460:	ldr	r0, [fp, #8]
    d464:	orr	r0, r0, #5
    d468:	bl	b4bc <new_block>
    d46c:	str	r0, [sp, #12]
    d470:	ldr	r0, [sp, #20]
    d474:	ldr	r1, [sp, #12]
    d478:	str	r0, [r1, #4]
    d47c:	ldr	r0, [fp, #16]
    d480:	ldr	r1, [sp, #12]
    d484:	str	r0, [r1, #20]
    d488:	ldr	r0, [fp, #12]
    d48c:	cmp	r0, #0
    d490:	beq	d4b4 <gen_ncmp+0xcc>
    d494:	ldr	r0, [fp, #8]
    d498:	cmp	r0, #32
    d49c:	beq	d4ac <gen_ncmp+0xc4>
    d4a0:	ldr	r0, [fp, #8]
    d4a4:	cmp	r0, #48	; 0x30
    d4a8:	bne	d4b4 <gen_ncmp+0xcc>
    d4ac:	ldr	r0, [sp, #12]
    d4b0:	bl	502c <sf_gen_not>
    d4b4:	ldr	r0, [sp, #12]
    d4b8:	sub	sp, fp, #8
    d4bc:	pop	{r4, sl, fp, pc}

0000d4c0 <sf_gen_atmtype_abbrev>:
    d4c0:	push	{r4, r5, fp, lr}
    d4c4:	add	fp, sp, #8
    d4c8:	sub	sp, sp, #48	; 0x30
    d4cc:	str	r0, [fp, #-12]
    d4d0:	ldr	r0, [fp, #-12]
    d4d4:	sub	r0, r0, #22
    d4d8:	cmp	r0, #9
    d4dc:	str	r0, [fp, #-24]	; 0xffffffe8
    d4e0:	bhi	d874 <sf_gen_atmtype_abbrev+0x3b4>
    d4e4:	add	r0, pc, #8
    d4e8:	ldr	r1, [fp, #-24]	; 0xffffffe8
    d4ec:	ldr	r2, [r0, r1, lsl #2]
    d4f0:	add	pc, r0, r2
    d4f4:	.word	0x00000028
    d4f8:	.word	0x0000008c
    d4fc:	.word	0x000000f0
    d500:	.word	0x00000154
    d504:	.word	0x000001b8
    d508:	.word	0x0000021c
    d50c:	.word	0x00000380
    d510:	.word	0x00000380
    d514:	.word	0x00000284
    d518:	.word	0x00000334
    d51c:	ldr	r0, [pc, #952]	; d8dc <sf_gen_atmtype_abbrev+0x41c>
    d520:	add	r0, pc, r0
    d524:	ldr	r0, [r0]
    d528:	cmp	r0, #0
    d52c:	bne	d53c <sf_gen_atmtype_abbrev+0x7c>
    d530:	ldr	r0, [pc, #936]	; d8e0 <sf_gen_atmtype_abbrev+0x420>
    d534:	add	r0, pc, r0
    d538:	bl	2bb8 <sf_bpf_error>
    d53c:	movw	r0, #51	; 0x33
    d540:	movw	r1, #0
    d544:	str	r1, [sp, #28]
    d548:	movw	r2, #16
    d54c:	ldr	r3, [sp, #28]
    d550:	bl	d088 <sf_gen_atmfield_code>
    d554:	str	r0, [fp, #-16]
    d558:	movw	r0, #52	; 0x34
    d55c:	movw	r1, #1
    d560:	movw	r2, #16
    d564:	movw	r3, #0
    d568:	bl	d088 <sf_gen_atmfield_code>
    d56c:	str	r0, [fp, #-20]	; 0xffffffec
    d570:	ldr	r0, [fp, #-16]
    d574:	ldr	r1, [fp, #-20]	; 0xffffffec
    d578:	bl	4ddc <sf_gen_and>
    d57c:	b	d878 <sf_gen_atmtype_abbrev+0x3b8>
    d580:	ldr	r0, [pc, #844]	; d8d4 <sf_gen_atmtype_abbrev+0x414>
    d584:	add	r0, pc, r0
    d588:	ldr	r0, [r0]
    d58c:	cmp	r0, #0
    d590:	bne	d5a0 <sf_gen_atmtype_abbrev+0xe0>
    d594:	ldr	r0, [pc, #828]	; d8d8 <sf_gen_atmtype_abbrev+0x418>
    d598:	add	r0, pc, r0
    d59c:	bl	2bb8 <sf_bpf_error>
    d5a0:	movw	r0, #51	; 0x33
    d5a4:	movw	r1, #0
    d5a8:	str	r1, [sp, #24]
    d5ac:	movw	r2, #16
    d5b0:	ldr	r3, [sp, #24]
    d5b4:	bl	d088 <sf_gen_atmfield_code>
    d5b8:	str	r0, [fp, #-16]
    d5bc:	movw	r0, #52	; 0x34
    d5c0:	movw	r1, #2
    d5c4:	movw	r2, #16
    d5c8:	movw	r3, #0
    d5cc:	bl	d088 <sf_gen_atmfield_code>
    d5d0:	str	r0, [fp, #-20]	; 0xffffffec
    d5d4:	ldr	r0, [fp, #-16]
    d5d8:	ldr	r1, [fp, #-20]	; 0xffffffec
    d5dc:	bl	4ddc <sf_gen_and>
    d5e0:	b	d878 <sf_gen_atmtype_abbrev+0x3b8>
    d5e4:	ldr	r0, [pc, #736]	; d8cc <sf_gen_atmtype_abbrev+0x40c>
    d5e8:	add	r0, pc, r0
    d5ec:	ldr	r0, [r0]
    d5f0:	cmp	r0, #0
    d5f4:	bne	d604 <sf_gen_atmtype_abbrev+0x144>
    d5f8:	ldr	r0, [pc, #720]	; d8d0 <sf_gen_atmtype_abbrev+0x410>
    d5fc:	add	r0, pc, r0
    d600:	bl	2bb8 <sf_bpf_error>
    d604:	movw	r0, #51	; 0x33
    d608:	movw	r1, #0
    d60c:	str	r1, [sp, #20]
    d610:	movw	r2, #16
    d614:	ldr	r3, [sp, #20]
    d618:	bl	d088 <sf_gen_atmfield_code>
    d61c:	str	r0, [fp, #-16]
    d620:	movw	r0, #52	; 0x34
    d624:	movw	r1, #3
    d628:	movw	r2, #16
    d62c:	movw	r3, #0
    d630:	bl	d088 <sf_gen_atmfield_code>
    d634:	str	r0, [fp, #-20]	; 0xffffffec
    d638:	ldr	r0, [fp, #-16]
    d63c:	ldr	r1, [fp, #-20]	; 0xffffffec
    d640:	bl	4ddc <sf_gen_and>
    d644:	b	d878 <sf_gen_atmtype_abbrev+0x3b8>
    d648:	ldr	r0, [pc, #628]	; d8c4 <sf_gen_atmtype_abbrev+0x404>
    d64c:	add	r0, pc, r0
    d650:	ldr	r0, [r0]
    d654:	cmp	r0, #0
    d658:	bne	d668 <sf_gen_atmtype_abbrev+0x1a8>
    d65c:	ldr	r0, [pc, #612]	; d8c8 <sf_gen_atmtype_abbrev+0x408>
    d660:	add	r0, pc, r0
    d664:	bl	2bb8 <sf_bpf_error>
    d668:	movw	r0, #51	; 0x33
    d66c:	movw	r1, #0
    d670:	str	r1, [sp, #16]
    d674:	movw	r2, #16
    d678:	ldr	r3, [sp, #16]
    d67c:	bl	d088 <sf_gen_atmfield_code>
    d680:	str	r0, [fp, #-16]
    d684:	movw	r0, #52	; 0x34
    d688:	movw	r1, #4
    d68c:	movw	r2, #16
    d690:	movw	r3, #0
    d694:	bl	d088 <sf_gen_atmfield_code>
    d698:	str	r0, [fp, #-20]	; 0xffffffec
    d69c:	ldr	r0, [fp, #-16]
    d6a0:	ldr	r1, [fp, #-20]	; 0xffffffec
    d6a4:	bl	4ddc <sf_gen_and>
    d6a8:	b	d878 <sf_gen_atmtype_abbrev+0x3b8>
    d6ac:	ldr	r0, [pc, #520]	; d8bc <sf_gen_atmtype_abbrev+0x3fc>
    d6b0:	add	r0, pc, r0
    d6b4:	ldr	r0, [r0]
    d6b8:	cmp	r0, #0
    d6bc:	bne	d6cc <sf_gen_atmtype_abbrev+0x20c>
    d6c0:	ldr	r0, [pc, #504]	; d8c0 <sf_gen_atmtype_abbrev+0x400>
    d6c4:	add	r0, pc, r0
    d6c8:	bl	2bb8 <sf_bpf_error>
    d6cc:	movw	r0, #51	; 0x33
    d6d0:	movw	r1, #0
    d6d4:	str	r1, [sp, #12]
    d6d8:	movw	r2, #16
    d6dc:	ldr	r3, [sp, #12]
    d6e0:	bl	d088 <sf_gen_atmfield_code>
    d6e4:	str	r0, [fp, #-16]
    d6e8:	movw	r0, #52	; 0x34
    d6ec:	movw	r1, #5
    d6f0:	movw	r2, #16
    d6f4:	movw	r3, #0
    d6f8:	bl	d088 <sf_gen_atmfield_code>
    d6fc:	str	r0, [fp, #-20]	; 0xffffffec
    d700:	ldr	r0, [fp, #-16]
    d704:	ldr	r1, [fp, #-20]	; 0xffffffec
    d708:	bl	4ddc <sf_gen_and>
    d70c:	b	d878 <sf_gen_atmtype_abbrev+0x3b8>
    d710:	ldr	r0, [pc, #412]	; d8b4 <sf_gen_atmtype_abbrev+0x3f4>
    d714:	add	r0, pc, r0
    d718:	ldr	r0, [r0]
    d71c:	cmp	r0, #0
    d720:	bne	d730 <sf_gen_atmtype_abbrev+0x270>
    d724:	ldr	r0, [pc, #396]	; d8b8 <sf_gen_atmtype_abbrev+0x3f8>
    d728:	add	r0, pc, r0
    d72c:	bl	2bb8 <sf_bpf_error>
    d730:	movw	r0, #51	; 0x33
    d734:	movw	r1, #0
    d738:	str	r1, [sp, #8]
    d73c:	movw	r2, #16
    d740:	ldr	r3, [sp, #8]
    d744:	bl	d088 <sf_gen_atmfield_code>
    d748:	str	r0, [fp, #-16]
    d74c:	movw	r0, #52	; 0x34
    d750:	movw	r1, #16
    d754:	str	r1, [sp, #4]
    d758:	ldr	r2, [sp, #4]
    d75c:	movw	r3, #0
    d760:	bl	d088 <sf_gen_atmfield_code>
    d764:	str	r0, [fp, #-20]	; 0xffffffec
    d768:	ldr	r0, [fp, #-16]
    d76c:	ldr	r1, [fp, #-20]	; 0xffffffec
    d770:	bl	4ddc <sf_gen_and>
    d774:	b	d878 <sf_gen_atmtype_abbrev+0x3b8>
    d778:	ldr	r0, [pc, #272]	; d890 <sf_gen_atmtype_abbrev+0x3d0>
    d77c:	add	r0, pc, r0
    d780:	ldr	r0, [r0]
    d784:	cmp	r0, #0
    d788:	bne	d798 <sf_gen_atmtype_abbrev+0x2d8>
    d78c:	ldr	r0, [pc, #256]	; d894 <sf_gen_atmtype_abbrev+0x3d4>
    d790:	add	r0, pc, r0
    d794:	bl	2bb8 <sf_bpf_error>
    d798:	movw	r0, #53	; 0x35
    d79c:	movw	r1, #1
    d7a0:	movw	r2, #16
    d7a4:	movw	r3, #0
    d7a8:	bl	d088 <sf_gen_atmfield_code>
    d7ac:	ldr	r1, [pc, #228]	; d898 <sf_gen_atmtype_abbrev+0x3d8>
    d7b0:	add	r1, pc, r1
    d7b4:	ldr	r2, [pc, #224]	; d89c <sf_gen_atmtype_abbrev+0x3dc>
    d7b8:	add	r2, pc, r2
    d7bc:	ldr	r3, [pc, #220]	; d8a0 <sf_gen_atmtype_abbrev+0x3e0>
    d7c0:	add	r3, pc, r3
    d7c4:	ldr	ip, [pc, #216]	; d8a4 <sf_gen_atmtype_abbrev+0x3e4>
    d7c8:	add	ip, pc, ip
    d7cc:	ldr	lr, [pc, #212]	; d8a8 <sf_gen_atmtype_abbrev+0x3e8>
    d7d0:	add	lr, pc, lr
    d7d4:	ldr	r4, [pc, #208]	; d8ac <sf_gen_atmtype_abbrev+0x3ec>
    d7d8:	add	r4, pc, r4
    d7dc:	ldr	r5, [pc, #204]	; d8b0 <sf_gen_atmtype_abbrev+0x3f0>
    d7e0:	add	r5, pc, r5
    d7e4:	str	r0, [fp, #-20]	; 0xffffffec
    d7e8:	movw	r0, #1
    d7ec:	str	r0, [r5]
    d7f0:	ldr	r0, [r4]
    d7f4:	add	r0, r0, #2
    d7f8:	str	r0, [ip]
    d7fc:	ldr	r0, [ip]
    d800:	add	r0, r0, #12
    d804:	str	r0, [lr]
    d808:	ldr	r0, [ip]
    d80c:	add	r0, r0, #14
    d810:	str	r0, [r3]
    d814:	movw	r0, #0
    d818:	str	r0, [r2]
    d81c:	movw	r0, #3
    d820:	str	r0, [r1]
    d824:	b	d878 <sf_gen_atmtype_abbrev+0x3b8>
    d828:	ldr	r0, [pc, #84]	; d884 <sf_gen_atmtype_abbrev+0x3c4>
    d82c:	add	r0, pc, r0
    d830:	ldr	r0, [r0]
    d834:	cmp	r0, #0
    d838:	bne	d848 <sf_gen_atmtype_abbrev+0x388>
    d83c:	ldr	r0, [pc, #68]	; d888 <sf_gen_atmtype_abbrev+0x3c8>
    d840:	add	r0, pc, r0
    d844:	bl	2bb8 <sf_bpf_error>
    d848:	movw	r0, #53	; 0x35
    d84c:	movw	r1, #2
    d850:	movw	r2, #16
    d854:	movw	r3, #0
    d858:	bl	d088 <sf_gen_atmfield_code>
    d85c:	ldr	r1, [pc, #40]	; d88c <sf_gen_atmtype_abbrev+0x3cc>
    d860:	add	r1, pc, r1
    d864:	str	r0, [fp, #-20]	; 0xffffffec
    d868:	movw	r0, #0
    d86c:	str	r0, [r1]
    d870:	b	d878 <sf_gen_atmtype_abbrev+0x3b8>
    d874:	bl	1048 <abort@plt>
    d878:	ldr	r0, [fp, #-20]	; 0xffffffec
    d87c:	sub	sp, fp, #8
    d880:	pop	{r4, r5, fp, pc}
    d884:	.word	0x0002bddc
    d888:	.word	0x0000f02d
    d88c:	.word	0x0002bd84
    d890:	.word	0x0002be8c
    d894:	.word	0x0000f0bc
    d898:	.word	0x0002be50
    d89c:	.word	0x0002be3c
    d8a0:	.word	0x0002be30
    d8a4:	.word	0x0002be34
    d8a8:	.word	0x0002be18
    d8ac:	.word	0x0002be40
    d8b0:	.word	0x0002be04
    d8b4:	.word	0x0002bef4
    d8b8:	.word	0x0000f102
    d8bc:	.word	0x0002bf58
    d8c0:	.word	0x0000f147
    d8c4:	.word	0x0002bfbc
    d8c8:	.word	0x0000f188
    d8cc:	.word	0x0002c020
    d8d0:	.word	0x0000f1c9
    d8d4:	.word	0x0002c084
    d8d8:	.word	0x0000f20d
    d8dc:	.word	0x0002c0e8
    d8e0:	.word	0x0000f24f

0000d8e4 <sf_gen_mtp2type_abbrev>:
    d8e4:	push	{fp, lr}
    d8e8:	mov	fp, sp
    d8ec:	sub	sp, sp, #48	; 0x30
    d8f0:	str	r0, [fp, #-4]
    d8f4:	ldr	r0, [fp, #-4]
    d8f8:	cmp	r0, #22
    d8fc:	str	r0, [fp, #-16]
    d900:	beq	d928 <sf_gen_mtp2type_abbrev+0x44>
    d904:	b	d908 <sf_gen_mtp2type_abbrev+0x24>
    d908:	ldr	r0, [fp, #-16]
    d90c:	cmp	r0, #23
    d910:	beq	d9b0 <sf_gen_mtp2type_abbrev+0xcc>
    d914:	b	d918 <sf_gen_mtp2type_abbrev+0x34>
    d918:	ldr	r0, [fp, #-16]
    d91c:	cmp	r0, #24
    d920:	beq	da78 <sf_gen_mtp2type_abbrev+0x194>
    d924:	b	db00 <sf_gen_mtp2type_abbrev+0x21c>
    d928:	ldr	r0, [pc, #524]	; db3c <sf_gen_mtp2type_abbrev+0x258>
    d92c:	add	r0, pc, r0
    d930:	ldr	r0, [r0]
    d934:	cmp	r0, #140	; 0x8c
    d938:	beq	d970 <sf_gen_mtp2type_abbrev+0x8c>
    d93c:	ldr	r0, [pc, #508]	; db40 <sf_gen_mtp2type_abbrev+0x25c>
    d940:	add	r0, pc, r0
    d944:	ldr	r0, [r0]
    d948:	cmp	r0, #197	; 0xc5
    d94c:	beq	d970 <sf_gen_mtp2type_abbrev+0x8c>
    d950:	ldr	r0, [pc, #492]	; db44 <sf_gen_mtp2type_abbrev+0x260>
    d954:	add	r0, pc, r0
    d958:	ldr	r0, [r0]
    d95c:	cmp	r0, #139	; 0x8b
    d960:	beq	d970 <sf_gen_mtp2type_abbrev+0x8c>
    d964:	ldr	r0, [pc, #480]	; db4c <sf_gen_mtp2type_abbrev+0x268>
    d968:	add	r0, pc, r0
    d96c:	bl	2bb8 <sf_bpf_error>
    d970:	ldr	r0, [pc, #464]	; db48 <sf_gen_mtp2type_abbrev+0x264>
    d974:	add	r0, pc, r0
    d978:	ldr	r1, [r0]
    d97c:	movw	r0, #0
    d980:	str	r0, [fp, #-20]	; 0xffffffec
    d984:	movw	r2, #16
    d988:	str	r2, [sp, #24]
    d98c:	movw	r3, #63	; 0x3f
    d990:	ldr	ip, [sp, #24]
    d994:	str	ip, [sp]
    d998:	ldr	lr, [fp, #-20]	; 0xffffffec
    d99c:	str	lr, [sp, #4]
    d9a0:	str	lr, [sp, #8]
    d9a4:	bl	d3e8 <gen_ncmp>
    d9a8:	str	r0, [fp, #-8]
    d9ac:	b	db04 <sf_gen_mtp2type_abbrev+0x220>
    d9b0:	ldr	r0, [pc, #364]	; db24 <sf_gen_mtp2type_abbrev+0x240>
    d9b4:	add	r0, pc, r0
    d9b8:	ldr	r0, [r0]
    d9bc:	cmp	r0, #140	; 0x8c
    d9c0:	beq	d9f8 <sf_gen_mtp2type_abbrev+0x114>
    d9c4:	ldr	r0, [pc, #348]	; db28 <sf_gen_mtp2type_abbrev+0x244>
    d9c8:	add	r0, pc, r0
    d9cc:	ldr	r0, [r0]
    d9d0:	cmp	r0, #197	; 0xc5
    d9d4:	beq	d9f8 <sf_gen_mtp2type_abbrev+0x114>
    d9d8:	ldr	r0, [pc, #332]	; db2c <sf_gen_mtp2type_abbrev+0x248>
    d9dc:	add	r0, pc, r0
    d9e0:	ldr	r0, [r0]
    d9e4:	cmp	r0, #139	; 0x8b
    d9e8:	beq	d9f8 <sf_gen_mtp2type_abbrev+0x114>
    d9ec:	ldr	r0, [pc, #324]	; db38 <sf_gen_mtp2type_abbrev+0x254>
    d9f0:	add	r0, pc, r0
    d9f4:	bl	2bb8 <sf_bpf_error>
    d9f8:	ldr	r0, [pc, #308]	; db34 <sf_gen_mtp2type_abbrev+0x250>
    d9fc:	add	r0, pc, r0
    da00:	ldr	r1, [r0]
    da04:	movw	r0, #0
    da08:	movw	r2, #16
    da0c:	movw	r3, #63	; 0x3f
    da10:	movw	ip, #32
    da14:	str	ip, [sp]
    da18:	movw	ip, #1
    da1c:	str	ip, [sp, #4]
    da20:	movw	ip, #2
    da24:	str	ip, [sp, #8]
    da28:	bl	d3e8 <gen_ncmp>
    da2c:	ldr	r1, [pc, #252]	; db30 <sf_gen_mtp2type_abbrev+0x24c>
    da30:	add	r1, pc, r1
    da34:	str	r0, [fp, #-8]
    da38:	ldr	r1, [r1]
    da3c:	movw	r0, #0
    da40:	str	r0, [sp, #20]
    da44:	movw	r2, #16
    da48:	movw	r3, #63	; 0x3f
    da4c:	movw	ip, #32
    da50:	str	ip, [sp]
    da54:	ldr	ip, [sp, #20]
    da58:	str	ip, [sp, #4]
    da5c:	str	ip, [sp, #8]
    da60:	bl	d3e8 <gen_ncmp>
    da64:	str	r0, [fp, #-12]
    da68:	ldr	r0, [fp, #-12]
    da6c:	ldr	r1, [fp, #-8]
    da70:	bl	4ddc <sf_gen_and>
    da74:	b	db04 <sf_gen_mtp2type_abbrev+0x220>
    da78:	ldr	r0, [pc, #144]	; db10 <sf_gen_mtp2type_abbrev+0x22c>
    da7c:	add	r0, pc, r0
    da80:	ldr	r0, [r0]
    da84:	cmp	r0, #140	; 0x8c
    da88:	beq	dac0 <sf_gen_mtp2type_abbrev+0x1dc>
    da8c:	ldr	r0, [pc, #128]	; db14 <sf_gen_mtp2type_abbrev+0x230>
    da90:	add	r0, pc, r0
    da94:	ldr	r0, [r0]
    da98:	cmp	r0, #197	; 0xc5
    da9c:	beq	dac0 <sf_gen_mtp2type_abbrev+0x1dc>
    daa0:	ldr	r0, [pc, #112]	; db18 <sf_gen_mtp2type_abbrev+0x234>
    daa4:	add	r0, pc, r0
    daa8:	ldr	r0, [r0]
    daac:	cmp	r0, #139	; 0x8b
    dab0:	beq	dac0 <sf_gen_mtp2type_abbrev+0x1dc>
    dab4:	ldr	r0, [pc, #100]	; db20 <sf_gen_mtp2type_abbrev+0x23c>
    dab8:	add	r0, pc, r0
    dabc:	bl	2bb8 <sf_bpf_error>
    dac0:	ldr	r0, [pc, #84]	; db1c <sf_gen_mtp2type_abbrev+0x238>
    dac4:	add	r0, pc, r0
    dac8:	ldr	r1, [r0]
    dacc:	movw	r0, #0
    dad0:	str	r0, [sp, #16]
    dad4:	movw	r2, #16
    dad8:	movw	r3, #63	; 0x3f
    dadc:	movw	ip, #32
    dae0:	str	ip, [sp]
    dae4:	ldr	ip, [sp, #16]
    dae8:	str	ip, [sp, #4]
    daec:	movw	lr, #2
    daf0:	str	lr, [sp, #8]
    daf4:	bl	d3e8 <gen_ncmp>
    daf8:	str	r0, [fp, #-8]
    dafc:	b	db04 <sf_gen_mtp2type_abbrev+0x220>
    db00:	bl	1048 <abort@plt>
    db04:	ldr	r0, [fp, #-8]
    db08:	mov	sp, fp
    db0c:	pop	{fp, pc}
    db10:	.word	0x0002bb64
    db14:	.word	0x0002bb50
    db18:	.word	0x0002bb3c
    db1c:	.word	0x0002bb58
    db20:	.word	0x0000ee11
    db24:	.word	0x0002bc2c
    db28:	.word	0x0002bc18
    db2c:	.word	0x0002bc04
    db30:	.word	0x0002bbec
    db34:	.word	0x0002bc20
    db38:	.word	0x0000eebb
    db3c:	.word	0x0002bcb4
    db40:	.word	0x0002bca0
    db44:	.word	0x0002bc8c
    db48:	.word	0x0002bca8
    db4c:	.word	0x0000ef25

0000db50 <sf_gen_mtp3field_code>:
    db50:	push	{r4, sl, fp, lr}
    db54:	add	fp, sp, #8
    db58:	sub	sp, sp, #88	; 0x58
    db5c:	str	r0, [fp, #-12]
    db60:	str	r1, [fp, #-16]
    db64:	str	r2, [fp, #-20]	; 0xffffffec
    db68:	str	r3, [fp, #-24]	; 0xffffffe8
    db6c:	ldr	r0, [fp, #-12]
    db70:	sub	r0, r0, #1
    db74:	cmp	r0, #3
    db78:	str	r0, [fp, #-44]	; 0xffffffd4
    db7c:	bhi	dea4 <sf_gen_mtp3field_code+0x354>
    db80:	add	r0, pc, #8
    db84:	ldr	r1, [fp, #-44]	; 0xffffffd4
    db88:	ldr	r2, [r0, r1, lsl #2]
    db8c:	add	pc, r0, r2
    db90:	.word	0x00000010
    db94:	.word	0x000000ac
    db98:	.word	0x0000019c
    db9c:	.word	0x0000026c
    dba0:	ldr	r0, [pc, #836]	; deec <sf_gen_mtp3field_code+0x39c>
    dba4:	add	r0, pc, r0
    dba8:	ldr	r0, [r0]
    dbac:	cmn	r0, #1
    dbb0:	bne	dbc0 <sf_gen_mtp3field_code+0x70>
    dbb4:	ldr	r0, [pc, #828]	; def8 <sf_gen_mtp3field_code+0x3a8>
    dbb8:	add	r0, pc, r0
    dbbc:	bl	2bb8 <sf_bpf_error>
    dbc0:	ldr	r0, [fp, #-16]
    dbc4:	cmp	r0, #255	; 0xff
    dbc8:	bls	dbdc <sf_gen_mtp3field_code+0x8c>
    dbcc:	ldr	r0, [pc, #800]	; def4 <sf_gen_mtp3field_code+0x3a4>
    dbd0:	add	r0, pc, r0
    dbd4:	ldr	r1, [fp, #-16]
    dbd8:	bl	2bb8 <sf_bpf_error>
    dbdc:	ldr	r0, [pc, #780]	; def0 <sf_gen_mtp3field_code+0x3a0>
    dbe0:	add	r0, pc, r0
    dbe4:	ldr	r1, [r0]
    dbe8:	ldr	r0, [fp, #-20]	; 0xffffffec
    dbec:	ldr	r2, [fp, #-24]	; 0xffffffe8
    dbf0:	ldr	r3, [fp, #-16]
    dbf4:	movw	ip, #0
    dbf8:	str	r0, [sp, #48]	; 0x30
    dbfc:	mov	r0, ip
    dc00:	movw	ip, #16
    dc04:	str	r2, [sp, #44]	; 0x2c
    dc08:	mov	r2, ip
    dc0c:	mvn	ip, #0
    dc10:	str	r3, [sp, #40]	; 0x28
    dc14:	mov	r3, ip
    dc18:	ldr	ip, [sp, #48]	; 0x30
    dc1c:	str	ip, [sp]
    dc20:	ldr	lr, [sp, #44]	; 0x2c
    dc24:	str	lr, [sp, #4]
    dc28:	ldr	r4, [sp, #40]	; 0x28
    dc2c:	str	r4, [sp, #8]
    dc30:	bl	d3e8 <gen_ncmp>
    dc34:	str	r0, [fp, #-28]	; 0xffffffe4
    dc38:	b	dea8 <sf_gen_mtp3field_code+0x358>
    dc3c:	ldr	r0, [pc, #660]	; ded8 <sf_gen_mtp3field_code+0x388>
    dc40:	add	r0, pc, r0
    dc44:	ldr	r0, [r0]
    dc48:	cmn	r0, #1
    dc4c:	bne	dc5c <sf_gen_mtp3field_code+0x10c>
    dc50:	ldr	r0, [pc, #656]	; dee8 <sf_gen_mtp3field_code+0x398>
    dc54:	add	r0, pc, r0
    dc58:	bl	2bb8 <sf_bpf_error>
    dc5c:	ldr	r0, [fp, #-16]
    dc60:	movw	r1, #16383	; 0x3fff
    dc64:	cmp	r0, r1
    dc68:	bls	dc7c <sf_gen_mtp3field_code+0x12c>
    dc6c:	ldr	r0, [pc, #624]	; dee4 <sf_gen_mtp3field_code+0x394>
    dc70:	add	r0, pc, r0
    dc74:	ldr	r1, [fp, #-16]
    dc78:	bl	2bb8 <sf_bpf_error>
    dc7c:	ldr	r3, [pc, #600]	; dedc <sf_gen_mtp3field_code+0x38c>
    dc80:	ldr	r0, [pc, #600]	; dee0 <sf_gen_mtp3field_code+0x390>
    dc84:	add	r0, pc, r0
    dc88:	ldr	r1, [fp, #-16]
    dc8c:	and	r1, r1, #15360	; 0x3c00
    dc90:	str	r1, [fp, #-32]	; 0xffffffe0
    dc94:	ldr	r1, [fp, #-32]	; 0xffffffe0
    dc98:	lsr	r1, r1, #10
    dc9c:	str	r1, [fp, #-32]	; 0xffffffe0
    dca0:	ldr	r1, [fp, #-16]
    dca4:	and	r1, r1, #1020	; 0x3fc
    dca8:	str	r1, [fp, #-36]	; 0xffffffdc
    dcac:	ldr	r1, [fp, #-36]	; 0xffffffdc
    dcb0:	lsl	r1, r1, #6
    dcb4:	str	r1, [fp, #-36]	; 0xffffffdc
    dcb8:	ldr	r1, [fp, #-16]
    dcbc:	and	r1, r1, #3
    dcc0:	str	r1, [fp, #-40]	; 0xffffffd8
    dcc4:	ldr	r1, [fp, #-40]	; 0xffffffd8
    dcc8:	lsl	r1, r1, #22
    dccc:	str	r1, [fp, #-40]	; 0xffffffd8
    dcd0:	ldr	r1, [fp, #-32]	; 0xffffffe0
    dcd4:	ldr	r2, [fp, #-36]	; 0xffffffdc
    dcd8:	add	r1, r1, r2
    dcdc:	ldr	r2, [fp, #-40]	; 0xffffffd8
    dce0:	add	r1, r1, r2
    dce4:	str	r1, [fp, #-16]
    dce8:	ldr	r1, [r0]
    dcec:	ldr	r0, [fp, #-20]	; 0xffffffec
    dcf0:	ldr	r2, [fp, #-24]	; 0xffffffe8
    dcf4:	ldr	ip, [fp, #-16]
    dcf8:	movw	lr, #0
    dcfc:	str	r0, [sp, #36]	; 0x24
    dd00:	mov	r0, lr
    dd04:	str	r2, [sp, #32]
    dd08:	mov	r2, lr
    dd0c:	ldr	lr, [sp, #36]	; 0x24
    dd10:	str	lr, [sp]
    dd14:	ldr	r4, [sp, #32]
    dd18:	str	r4, [sp, #4]
    dd1c:	str	ip, [sp, #8]
    dd20:	bl	d3e8 <gen_ncmp>
    dd24:	str	r0, [fp, #-28]	; 0xffffffe4
    dd28:	b	dea8 <sf_gen_mtp3field_code+0x358>
    dd2c:	ldr	r0, [pc, #400]	; dec4 <sf_gen_mtp3field_code+0x374>
    dd30:	add	r0, pc, r0
    dd34:	ldr	r0, [r0]
    dd38:	cmn	r0, #1
    dd3c:	bne	dd4c <sf_gen_mtp3field_code+0x1fc>
    dd40:	ldr	r0, [pc, #396]	; ded4 <sf_gen_mtp3field_code+0x384>
    dd44:	add	r0, pc, r0
    dd48:	bl	2bb8 <sf_bpf_error>
    dd4c:	ldr	r0, [fp, #-16]
    dd50:	movw	r1, #16383	; 0x3fff
    dd54:	cmp	r0, r1
    dd58:	bls	dd6c <sf_gen_mtp3field_code+0x21c>
    dd5c:	ldr	r0, [pc, #364]	; ded0 <sf_gen_mtp3field_code+0x380>
    dd60:	add	r0, pc, r0
    dd64:	ldr	r1, [fp, #-16]
    dd68:	bl	2bb8 <sf_bpf_error>
    dd6c:	ldr	r3, [pc, #340]	; dec8 <sf_gen_mtp3field_code+0x378>
    dd70:	ldr	r0, [pc, #340]	; decc <sf_gen_mtp3field_code+0x37c>
    dd74:	add	r0, pc, r0
    dd78:	ldr	r1, [fp, #-16]
    dd7c:	and	r1, r1, #255	; 0xff
    dd80:	str	r1, [fp, #-32]	; 0xffffffe0
    dd84:	ldr	r1, [fp, #-32]	; 0xffffffe0
    dd88:	lsl	r1, r1, #24
    dd8c:	str	r1, [fp, #-32]	; 0xffffffe0
    dd90:	ldr	r1, [fp, #-16]
    dd94:	and	r1, r1, #16128	; 0x3f00
    dd98:	str	r1, [fp, #-36]	; 0xffffffdc
    dd9c:	ldr	r1, [fp, #-36]	; 0xffffffdc
    dda0:	lsl	r1, r1, #8
    dda4:	str	r1, [fp, #-36]	; 0xffffffdc
    dda8:	ldr	r1, [fp, #-32]	; 0xffffffe0
    ddac:	ldr	r2, [fp, #-36]	; 0xffffffdc
    ddb0:	add	r1, r1, r2
    ddb4:	str	r1, [fp, #-16]
    ddb8:	ldr	r1, [r0]
    ddbc:	ldr	r0, [fp, #-20]	; 0xffffffec
    ddc0:	ldr	r2, [fp, #-24]	; 0xffffffe8
    ddc4:	ldr	ip, [fp, #-16]
    ddc8:	movw	lr, #0
    ddcc:	str	r0, [sp, #28]
    ddd0:	mov	r0, lr
    ddd4:	str	r2, [sp, #24]
    ddd8:	mov	r2, lr
    dddc:	ldr	lr, [sp, #28]
    dde0:	str	lr, [sp]
    dde4:	ldr	r4, [sp, #24]
    dde8:	str	r4, [sp, #4]
    ddec:	str	ip, [sp, #8]
    ddf0:	bl	d3e8 <gen_ncmp>
    ddf4:	str	r0, [fp, #-28]	; 0xffffffe4
    ddf8:	b	dea8 <sf_gen_mtp3field_code+0x358>
    ddfc:	ldr	r0, [pc, #176]	; deb4 <sf_gen_mtp3field_code+0x364>
    de00:	add	r0, pc, r0
    de04:	ldr	r0, [r0]
    de08:	cmn	r0, #1
    de0c:	bne	de1c <sf_gen_mtp3field_code+0x2cc>
    de10:	ldr	r0, [pc, #168]	; dec0 <sf_gen_mtp3field_code+0x370>
    de14:	add	r0, pc, r0
    de18:	bl	2bb8 <sf_bpf_error>
    de1c:	ldr	r0, [fp, #-16]
    de20:	cmp	r0, #15
    de24:	bls	de38 <sf_gen_mtp3field_code+0x2e8>
    de28:	ldr	r0, [pc, #140]	; debc <sf_gen_mtp3field_code+0x36c>
    de2c:	add	r0, pc, r0
    de30:	ldr	r1, [fp, #-16]
    de34:	bl	2bb8 <sf_bpf_error>
    de38:	ldr	r0, [pc, #120]	; deb8 <sf_gen_mtp3field_code+0x368>
    de3c:	add	r0, pc, r0
    de40:	ldr	r1, [fp, #-16]
    de44:	lsl	r1, r1, #4
    de48:	str	r1, [fp, #-16]
    de4c:	ldr	r1, [r0]
    de50:	ldr	r0, [fp, #-20]	; 0xffffffec
    de54:	ldr	r2, [fp, #-24]	; 0xffffffe8
    de58:	ldr	r3, [fp, #-16]
    de5c:	movw	ip, #0
    de60:	str	r0, [sp, #20]
    de64:	mov	r0, ip
    de68:	movw	ip, #16
    de6c:	str	r2, [sp, #16]
    de70:	mov	r2, ip
    de74:	movw	ip, #240	; 0xf0
    de78:	str	r3, [sp, #12]
    de7c:	mov	r3, ip
    de80:	ldr	ip, [sp, #20]
    de84:	str	ip, [sp]
    de88:	ldr	lr, [sp, #16]
    de8c:	str	lr, [sp, #4]
    de90:	ldr	r4, [sp, #12]
    de94:	str	r4, [sp, #8]
    de98:	bl	d3e8 <gen_ncmp>
    de9c:	str	r0, [fp, #-28]	; 0xffffffe4
    dea0:	b	dea8 <sf_gen_mtp3field_code+0x358>
    dea4:	bl	1048 <abort@plt>
    dea8:	ldr	r0, [fp, #-28]	; 0xffffffe4
    deac:	sub	sp, fp, #8
    deb0:	pop	{r4, sl, fp, pc}
    deb4:	.word	0x0002b82c
    deb8:	.word	0x0002b7f0
    debc:	.word	0x0000eba0
    dec0:	.word	0x0000eb9c
    dec4:	.word	0x0002b8f8
    dec8:	.word	0xff3f0000
    decc:	.word	0x0002b8b4
    ded0:	.word	0x0000ec28
    ded4:	.word	0x0000ec28
    ded8:	.word	0x0002b9e4
    dedc:	.word	0x00c0ff0f
    dee0:	.word	0x0002b9a0
    dee4:	.word	0x0000ecd4
    dee8:	.word	0x0000ecd4
    deec:	.word	0x0002ba7c
    def0:	.word	0x0002ba40
    def4:	.word	0x0000ed32
    def8:	.word	0x0000ed2e

0000defc <sf_gen_atmmulti_abbrev>:
    defc:	push	{fp, lr}
    df00:	mov	fp, sp
    df04:	sub	sp, sp, #24
    df08:	str	r0, [fp, #-4]
    df0c:	ldr	r0, [fp, #-4]
    df10:	cmp	r0, #28
    df14:	str	r0, [sp, #8]
    df18:	beq	df50 <sf_gen_atmmulti_abbrev+0x54>
    df1c:	b	df20 <sf_gen_atmmulti_abbrev+0x24>
    df20:	ldr	r0, [sp, #8]
    df24:	cmp	r0, #29
    df28:	beq	df80 <sf_gen_atmmulti_abbrev+0x84>
    df2c:	b	df30 <sf_gen_atmmulti_abbrev+0x34>
    df30:	ldr	r0, [sp, #8]
    df34:	cmp	r0, #70	; 0x46
    df38:	beq	e008 <sf_gen_atmmulti_abbrev+0x10c>
    df3c:	b	df40 <sf_gen_atmmulti_abbrev+0x44>
    df40:	ldr	r0, [sp, #8]
    df44:	cmp	r0, #71	; 0x47
    df48:	beq	e0c8 <sf_gen_atmmulti_abbrev+0x1cc>
    df4c:	b	e170 <sf_gen_atmmulti_abbrev+0x274>
    df50:	ldr	r0, [pc, #576]	; e198 <sf_gen_atmmulti_abbrev+0x29c>
    df54:	add	r0, pc, r0
    df58:	ldr	r0, [r0]
    df5c:	cmp	r0, #0
    df60:	bne	df70 <sf_gen_atmmulti_abbrev+0x74>
    df64:	ldr	r0, [pc, #560]	; e19c <sf_gen_atmmulti_abbrev+0x2a0>
    df68:	add	r0, pc, r0
    df6c:	bl	2bb8 <sf_bpf_error>
    df70:	movw	r0, #29
    df74:	bl	defc <sf_gen_atmmulti_abbrev>
    df78:	str	r0, [sp, #12]
    df7c:	b	e174 <sf_gen_atmmulti_abbrev+0x278>
    df80:	ldr	r0, [pc, #520]	; e190 <sf_gen_atmmulti_abbrev+0x294>
    df84:	add	r0, pc, r0
    df88:	ldr	r0, [r0]
    df8c:	cmp	r0, #0
    df90:	bne	dfa0 <sf_gen_atmmulti_abbrev+0xa4>
    df94:	ldr	r0, [pc, #504]	; e194 <sf_gen_atmmulti_abbrev+0x298>
    df98:	add	r0, pc, r0
    df9c:	bl	2bb8 <sf_bpf_error>
    dfa0:	movw	r0, #52	; 0x34
    dfa4:	movw	r1, #3
    dfa8:	movw	r2, #16
    dfac:	movw	r3, #0
    dfb0:	bl	d088 <sf_gen_atmfield_code>
    dfb4:	str	r0, [fp, #-8]
    dfb8:	movw	r0, #52	; 0x34
    dfbc:	movw	r1, #4
    dfc0:	movw	r2, #16
    dfc4:	movw	r3, #0
    dfc8:	bl	d088 <sf_gen_atmfield_code>
    dfcc:	str	r0, [sp, #12]
    dfd0:	ldr	r0, [fp, #-8]
    dfd4:	ldr	r1, [sp, #12]
    dfd8:	bl	4f94 <sf_gen_or>
    dfdc:	movw	r0, #51	; 0x33
    dfe0:	movw	r1, #0
    dfe4:	str	r1, [sp, #4]
    dfe8:	movw	r2, #16
    dfec:	ldr	r3, [sp, #4]
    dff0:	bl	d088 <sf_gen_atmfield_code>
    dff4:	str	r0, [fp, #-8]
    dff8:	ldr	r0, [fp, #-8]
    dffc:	ldr	r1, [sp, #12]
    e000:	bl	4ddc <sf_gen_and>
    e004:	b	e174 <sf_gen_atmmulti_abbrev+0x278>
    e008:	ldr	r0, [pc, #376]	; e188 <sf_gen_atmmulti_abbrev+0x28c>
    e00c:	add	r0, pc, r0
    e010:	ldr	r0, [r0]
    e014:	cmp	r0, #0
    e018:	bne	e028 <sf_gen_atmmulti_abbrev+0x12c>
    e01c:	ldr	r0, [pc, #360]	; e18c <sf_gen_atmmulti_abbrev+0x290>
    e020:	add	r0, pc, r0
    e024:	bl	2bb8 <sf_bpf_error>
    e028:	movw	r0, #41	; 0x29
    e02c:	bl	e1a0 <gen_msg_abbrev>
    e030:	str	r0, [fp, #-8]
    e034:	movw	r0, #42	; 0x2a
    e038:	bl	e1a0 <gen_msg_abbrev>
    e03c:	str	r0, [sp, #12]
    e040:	ldr	r0, [fp, #-8]
    e044:	ldr	r1, [sp, #12]
    e048:	bl	4f94 <sf_gen_or>
    e04c:	movw	r0, #43	; 0x2b
    e050:	bl	e1a0 <gen_msg_abbrev>
    e054:	str	r0, [fp, #-8]
    e058:	ldr	r0, [fp, #-8]
    e05c:	ldr	r1, [sp, #12]
    e060:	bl	4f94 <sf_gen_or>
    e064:	movw	r0, #44	; 0x2c
    e068:	bl	e1a0 <gen_msg_abbrev>
    e06c:	str	r0, [fp, #-8]
    e070:	ldr	r0, [fp, #-8]
    e074:	ldr	r1, [sp, #12]
    e078:	bl	4f94 <sf_gen_or>
    e07c:	movw	r0, #45	; 0x2d
    e080:	bl	e1a0 <gen_msg_abbrev>
    e084:	str	r0, [fp, #-8]
    e088:	ldr	r0, [fp, #-8]
    e08c:	ldr	r1, [sp, #12]
    e090:	bl	4f94 <sf_gen_or>
    e094:	movw	r0, #46	; 0x2e
    e098:	bl	e1a0 <gen_msg_abbrev>
    e09c:	str	r0, [fp, #-8]
    e0a0:	ldr	r0, [fp, #-8]
    e0a4:	ldr	r1, [sp, #12]
    e0a8:	bl	4f94 <sf_gen_or>
    e0ac:	movw	r0, #26
    e0b0:	bl	d4c0 <sf_gen_atmtype_abbrev>
    e0b4:	str	r0, [fp, #-8]
    e0b8:	ldr	r0, [fp, #-8]
    e0bc:	ldr	r1, [sp, #12]
    e0c0:	bl	4ddc <sf_gen_and>
    e0c4:	b	e174 <sf_gen_atmmulti_abbrev+0x278>
    e0c8:	ldr	r0, [pc, #176]	; e180 <sf_gen_atmmulti_abbrev+0x284>
    e0cc:	add	r0, pc, r0
    e0d0:	ldr	r0, [r0]
    e0d4:	cmp	r0, #0
    e0d8:	bne	e0e8 <sf_gen_atmmulti_abbrev+0x1ec>
    e0dc:	ldr	r0, [pc, #160]	; e184 <sf_gen_atmmulti_abbrev+0x288>
    e0e0:	add	r0, pc, r0
    e0e4:	bl	2bb8 <sf_bpf_error>
    e0e8:	movw	r0, #41	; 0x29
    e0ec:	bl	e1a0 <gen_msg_abbrev>
    e0f0:	str	r0, [fp, #-8]
    e0f4:	movw	r0, #42	; 0x2a
    e0f8:	bl	e1a0 <gen_msg_abbrev>
    e0fc:	str	r0, [sp, #12]
    e100:	ldr	r0, [fp, #-8]
    e104:	ldr	r1, [sp, #12]
    e108:	bl	4f94 <sf_gen_or>
    e10c:	movw	r0, #43	; 0x2b
    e110:	bl	e1a0 <gen_msg_abbrev>
    e114:	str	r0, [fp, #-8]
    e118:	ldr	r0, [fp, #-8]
    e11c:	ldr	r1, [sp, #12]
    e120:	bl	4f94 <sf_gen_or>
    e124:	movw	r0, #45	; 0x2d
    e128:	bl	e1a0 <gen_msg_abbrev>
    e12c:	str	r0, [fp, #-8]
    e130:	ldr	r0, [fp, #-8]
    e134:	ldr	r1, [sp, #12]
    e138:	bl	4f94 <sf_gen_or>
    e13c:	movw	r0, #46	; 0x2e
    e140:	bl	e1a0 <gen_msg_abbrev>
    e144:	str	r0, [fp, #-8]
    e148:	ldr	r0, [fp, #-8]
    e14c:	ldr	r1, [sp, #12]
    e150:	bl	4f94 <sf_gen_or>
    e154:	movw	r0, #22
    e158:	bl	d4c0 <sf_gen_atmtype_abbrev>
    e15c:	str	r0, [fp, #-8]
    e160:	ldr	r0, [fp, #-8]
    e164:	ldr	r1, [sp, #12]
    e168:	bl	4ddc <sf_gen_and>
    e16c:	b	e174 <sf_gen_atmmulti_abbrev+0x278>
    e170:	bl	1048 <abort@plt>
    e174:	ldr	r0, [sp, #12]
    e178:	mov	sp, fp
    e17c:	pop	{fp, pc}
    e180:	.word	0x0002b53c
    e184:	.word	0x0000e97a
    e188:	.word	0x0002b5fc
    e18c:	.word	0x0000ea13
    e190:	.word	0x0002b684
    e194:	.word	0x0000ea79
    e198:	.word	0x0002b6b4
    e19c:	.word	0x0000ea89

0000e1a0 <gen_msg_abbrev>:
    e1a0:	push	{fp, lr}
    e1a4:	mov	fp, sp
    e1a8:	sub	sp, sp, #16
    e1ac:	str	r0, [fp, #-4]
    e1b0:	ldr	r0, [fp, #-4]
    e1b4:	sub	r0, r0, #41	; 0x29
    e1b8:	cmp	r0, #5
    e1bc:	str	r0, [sp, #4]
    e1c0:	bhi	e294 <gen_msg_abbrev+0xf4>
    e1c4:	add	r0, pc, #8
    e1c8:	ldr	r1, [sp, #4]
    e1cc:	ldr	r2, [r0, r1, lsl #2]
    e1d0:	add	pc, r0, r2
    e1d4:	.word	0x00000018
    e1d8:	.word	0x00000034
    e1dc:	.word	0x00000050
    e1e0:	.word	0x0000006c
    e1e4:	.word	0x00000088
    e1e8:	.word	0x000000a4
    e1ec:	movw	r0, #54	; 0x36
    e1f0:	movw	r1, #5
    e1f4:	movw	r2, #16
    e1f8:	movw	r3, #0
    e1fc:	bl	d088 <sf_gen_atmfield_code>
    e200:	str	r0, [sp, #8]
    e204:	b	e298 <gen_msg_abbrev+0xf8>
    e208:	movw	r0, #54	; 0x36
    e20c:	movw	r1, #2
    e210:	movw	r2, #16
    e214:	movw	r3, #0
    e218:	bl	d088 <sf_gen_atmfield_code>
    e21c:	str	r0, [sp, #8]
    e220:	b	e298 <gen_msg_abbrev+0xf8>
    e224:	movw	r0, #54	; 0x36
    e228:	movw	r1, #7
    e22c:	movw	r2, #16
    e230:	movw	r3, #0
    e234:	bl	d088 <sf_gen_atmfield_code>
    e238:	str	r0, [sp, #8]
    e23c:	b	e298 <gen_msg_abbrev+0xf8>
    e240:	movw	r0, #54	; 0x36
    e244:	movw	r1, #15
    e248:	movw	r2, #16
    e24c:	movw	r3, #0
    e250:	bl	d088 <sf_gen_atmfield_code>
    e254:	str	r0, [sp, #8]
    e258:	b	e298 <gen_msg_abbrev+0xf8>
    e25c:	movw	r0, #54	; 0x36
    e260:	movw	r1, #77	; 0x4d
    e264:	movw	r2, #16
    e268:	movw	r3, #0
    e26c:	bl	d088 <sf_gen_atmfield_code>
    e270:	str	r0, [sp, #8]
    e274:	b	e298 <gen_msg_abbrev+0xf8>
    e278:	movw	r0, #54	; 0x36
    e27c:	movw	r1, #90	; 0x5a
    e280:	movw	r2, #16
    e284:	movw	r3, #0
    e288:	bl	d088 <sf_gen_atmfield_code>
    e28c:	str	r0, [sp, #8]
    e290:	b	e298 <gen_msg_abbrev+0xf8>
    e294:	bl	1048 <abort@plt>
    e298:	ldr	r0, [sp, #8]
    e29c:	mov	sp, fp
    e2a0:	pop	{fp, pc}

0000e2a4 <gen_load_prism_llprefixlen>:
    e2a4:	push	{fp, lr}
    e2a8:	mov	fp, sp
    e2ac:	sub	sp, sp, #24
    e2b0:	ldr	r0, [pc, #368]	; e428 <gen_load_prism_llprefixlen+0x184>
    e2b4:	add	r0, pc, r0
    e2b8:	ldr	r1, [pc, #364]	; e42c <gen_load_prism_llprefixlen+0x188>
    e2bc:	add	r1, pc, r1
    e2c0:	movw	r2, #1
    e2c4:	str	r2, [r1]
    e2c8:	ldr	r0, [r0]
    e2cc:	cmn	r0, #1
    e2d0:	beq	e414 <gen_load_prism_llprefixlen+0x170>
    e2d4:	movw	r0, #32
    e2d8:	bl	b078 <new_stmt>
    e2dc:	str	r0, [fp, #-8]
    e2e0:	ldr	r0, [fp, #-8]
    e2e4:	movw	r1, #0
    e2e8:	str	r1, [r0, #12]
    e2ec:	movw	r0, #84	; 0x54
    e2f0:	bl	b078 <new_stmt>
    e2f4:	ldr	r1, [pc, #316]	; e438 <gen_load_prism_llprefixlen+0x194>
    e2f8:	str	r0, [sp, #12]
    e2fc:	ldr	r0, [sp, #12]
    e300:	str	r1, [r0, #12]
    e304:	ldr	r0, [fp, #-8]
    e308:	ldr	r1, [sp, #12]
    e30c:	bl	a914 <sf_append>
    e310:	movw	r0, #21
    e314:	bl	b078 <new_stmt>
    e318:	ldr	r1, [pc, #276]	; e434 <gen_load_prism_llprefixlen+0x190>
    e31c:	str	r0, [sp, #8]
    e320:	ldr	r0, [sp, #8]
    e324:	str	r1, [r0, #12]
    e328:	ldr	r0, [fp, #-8]
    e32c:	ldr	r1, [sp, #8]
    e330:	bl	a914 <sf_append>
    e334:	movw	r0, #32
    e338:	bl	b078 <new_stmt>
    e33c:	str	r0, [sp, #12]
    e340:	ldr	r0, [sp, #12]
    e344:	movw	r1, #4
    e348:	str	r1, [r0, #12]
    e34c:	ldr	r0, [fp, #-8]
    e350:	ldr	r1, [sp, #12]
    e354:	bl	a914 <sf_append>
    e358:	ldr	r0, [sp, #12]
    e35c:	ldr	r1, [sp, #8]
    e360:	str	r0, [r1, #4]
    e364:	movw	r0, #5
    e368:	bl	b078 <new_stmt>
    e36c:	str	r0, [sp, #4]
    e370:	ldr	r0, [sp, #4]
    e374:	movw	r1, #1
    e378:	str	r1, [r0, #12]
    e37c:	ldr	r0, [fp, #-8]
    e380:	ldr	r1, [sp, #4]
    e384:	bl	a914 <sf_append>
    e388:	movw	r0, #0
    e38c:	bl	b078 <new_stmt>
    e390:	str	r0, [sp, #12]
    e394:	ldr	r0, [sp, #12]
    e398:	movw	r1, #144	; 0x90
    e39c:	str	r1, [r0, #12]
    e3a0:	ldr	r0, [fp, #-8]
    e3a4:	ldr	r1, [sp, #12]
    e3a8:	bl	a914 <sf_append>
    e3ac:	ldr	r0, [sp, #12]
    e3b0:	ldr	r1, [sp, #8]
    e3b4:	str	r0, [r1, #8]
    e3b8:	movw	r0, #2
    e3bc:	bl	b078 <new_stmt>
    e3c0:	ldr	r1, [pc, #104]	; e430 <gen_load_prism_llprefixlen+0x18c>
    e3c4:	add	r1, pc, r1
    e3c8:	str	r0, [sp, #12]
    e3cc:	ldr	r0, [r1]
    e3d0:	ldr	r1, [sp, #12]
    e3d4:	str	r0, [r1, #12]
    e3d8:	ldr	r0, [fp, #-8]
    e3dc:	ldr	r1, [sp, #12]
    e3e0:	bl	a914 <sf_append>
    e3e4:	ldr	r0, [sp, #12]
    e3e8:	ldr	r1, [sp, #4]
    e3ec:	str	r0, [r1, #8]
    e3f0:	movw	r0, #7
    e3f4:	bl	b078 <new_stmt>
    e3f8:	str	r0, [sp, #12]
    e3fc:	ldr	r0, [fp, #-8]
    e400:	ldr	r1, [sp, #12]
    e404:	bl	a914 <sf_append>
    e408:	ldr	r0, [fp, #-8]
    e40c:	str	r0, [fp, #-4]
    e410:	b	e41c <gen_load_prism_llprefixlen+0x178>
    e414:	movw	r0, #0
    e418:	str	r0, [fp, #-4]
    e41c:	ldr	r0, [fp, #-4]
    e420:	mov	sp, fp
    e424:	pop	{fp, pc}
    e428:	.word	0x0002b404
    e42c:	.word	0x0002b898
    e430:	.word	0x0002b2f4
    e434:	.word	0x80211000
    e438:	.word	0xfffff000

0000e43c <gen_load_avs_llprefixlen>:
    e43c:	push	{fp, lr}
    e440:	mov	fp, sp
    e444:	sub	sp, sp, #16
    e448:	ldr	r0, [pc, #136]	; e4d8 <gen_load_avs_llprefixlen+0x9c>
    e44c:	add	r0, pc, r0
    e450:	ldr	r0, [r0]
    e454:	cmn	r0, #1
    e458:	beq	e4c4 <gen_load_avs_llprefixlen+0x88>
    e45c:	movw	r0, #32
    e460:	bl	b078 <new_stmt>
    e464:	str	r0, [sp, #8]
    e468:	ldr	r0, [sp, #8]
    e46c:	movw	r1, #4
    e470:	str	r1, [r0, #12]
    e474:	movw	r0, #2
    e478:	bl	b078 <new_stmt>
    e47c:	ldr	r1, [pc, #88]	; e4dc <gen_load_avs_llprefixlen+0xa0>
    e480:	add	r1, pc, r1
    e484:	str	r0, [sp, #4]
    e488:	ldr	r0, [r1]
    e48c:	ldr	r1, [sp, #4]
    e490:	str	r0, [r1, #12]
    e494:	ldr	r0, [sp, #8]
    e498:	ldr	r1, [sp, #4]
    e49c:	bl	a914 <sf_append>
    e4a0:	movw	r0, #7
    e4a4:	bl	b078 <new_stmt>
    e4a8:	str	r0, [sp, #4]
    e4ac:	ldr	r0, [sp, #8]
    e4b0:	ldr	r1, [sp, #4]
    e4b4:	bl	a914 <sf_append>
    e4b8:	ldr	r0, [sp, #8]
    e4bc:	str	r0, [fp, #-4]
    e4c0:	b	e4cc <gen_load_avs_llprefixlen+0x90>
    e4c4:	movw	r0, #0
    e4c8:	str	r0, [fp, #-4]
    e4cc:	ldr	r0, [fp, #-4]
    e4d0:	mov	sp, fp
    e4d4:	pop	{fp, pc}
    e4d8:	.word	0x0002b26c
    e4dc:	.word	0x0002b238

0000e4e0 <gen_load_radiotap_llprefixlen>:
    e4e0:	push	{fp, lr}
    e4e4:	mov	fp, sp
    e4e8:	sub	sp, sp, #16
    e4ec:	ldr	r0, [pc, #256]	; e5f4 <gen_load_radiotap_llprefixlen+0x114>
    e4f0:	add	r0, pc, r0
    e4f4:	ldr	r0, [r0]
    e4f8:	cmn	r0, #1
    e4fc:	beq	e5e0 <gen_load_radiotap_llprefixlen+0x100>
    e500:	movw	r0, #48	; 0x30
    e504:	bl	b078 <new_stmt>
    e508:	str	r0, [sp, #8]
    e50c:	ldr	r0, [sp, #8]
    e510:	movw	r1, #3
    e514:	str	r1, [r0, #12]
    e518:	movw	r0, #100	; 0x64
    e51c:	bl	b078 <new_stmt>
    e520:	str	r0, [sp, #4]
    e524:	ldr	r0, [sp, #8]
    e528:	ldr	r1, [sp, #4]
    e52c:	bl	a914 <sf_append>
    e530:	ldr	r0, [sp, #4]
    e534:	movw	r1, #8
    e538:	str	r1, [r0, #12]
    e53c:	movw	r0, #7
    e540:	bl	b078 <new_stmt>
    e544:	str	r0, [sp, #4]
    e548:	ldr	r0, [sp, #8]
    e54c:	ldr	r1, [sp, #4]
    e550:	bl	a914 <sf_append>
    e554:	movw	r0, #48	; 0x30
    e558:	bl	b078 <new_stmt>
    e55c:	str	r0, [sp, #4]
    e560:	ldr	r0, [sp, #8]
    e564:	ldr	r1, [sp, #4]
    e568:	bl	a914 <sf_append>
    e56c:	ldr	r0, [sp, #4]
    e570:	movw	r1, #2
    e574:	str	r1, [r0, #12]
    e578:	movw	r0, #76	; 0x4c
    e57c:	bl	b078 <new_stmt>
    e580:	str	r0, [sp, #4]
    e584:	ldr	r0, [sp, #8]
    e588:	ldr	r1, [sp, #4]
    e58c:	bl	a914 <sf_append>
    e590:	movw	r0, #2
    e594:	bl	b078 <new_stmt>
    e598:	ldr	r1, [pc, #88]	; e5f8 <gen_load_radiotap_llprefixlen+0x118>
    e59c:	add	r1, pc, r1
    e5a0:	str	r0, [sp, #4]
    e5a4:	ldr	r0, [r1]
    e5a8:	ldr	r1, [sp, #4]
    e5ac:	str	r0, [r1, #12]
    e5b0:	ldr	r0, [sp, #8]
    e5b4:	ldr	r1, [sp, #4]
    e5b8:	bl	a914 <sf_append>
    e5bc:	movw	r0, #7
    e5c0:	bl	b078 <new_stmt>
    e5c4:	str	r0, [sp, #4]
    e5c8:	ldr	r0, [sp, #8]
    e5cc:	ldr	r1, [sp, #4]
    e5d0:	bl	a914 <sf_append>
    e5d4:	ldr	r0, [sp, #8]
    e5d8:	str	r0, [fp, #-4]
    e5dc:	b	e5e8 <gen_load_radiotap_llprefixlen+0x108>
    e5e0:	movw	r0, #0
    e5e4:	str	r0, [fp, #-4]
    e5e8:	ldr	r0, [fp, #-4]
    e5ec:	mov	sp, fp
    e5f0:	pop	{fp, pc}
    e5f4:	.word	0x0002b1c8
    e5f8:	.word	0x0002b11c

0000e5fc <gen_load_ppi_llprefixlen>:
    e5fc:	push	{fp, lr}
    e600:	mov	fp, sp
    e604:	sub	sp, sp, #16
    e608:	ldr	r0, [pc, #256]	; e710 <gen_load_ppi_llprefixlen+0x114>
    e60c:	add	r0, pc, r0
    e610:	ldr	r0, [r0]
    e614:	cmn	r0, #1
    e618:	beq	e6fc <gen_load_ppi_llprefixlen+0x100>
    e61c:	movw	r0, #48	; 0x30
    e620:	bl	b078 <new_stmt>
    e624:	str	r0, [sp, #8]
    e628:	ldr	r0, [sp, #8]
    e62c:	movw	r1, #3
    e630:	str	r1, [r0, #12]
    e634:	movw	r0, #100	; 0x64
    e638:	bl	b078 <new_stmt>
    e63c:	str	r0, [sp, #4]
    e640:	ldr	r0, [sp, #8]
    e644:	ldr	r1, [sp, #4]
    e648:	bl	a914 <sf_append>
    e64c:	ldr	r0, [sp, #4]
    e650:	movw	r1, #8
    e654:	str	r1, [r0, #12]
    e658:	movw	r0, #7
    e65c:	bl	b078 <new_stmt>
    e660:	str	r0, [sp, #4]
    e664:	ldr	r0, [sp, #8]
    e668:	ldr	r1, [sp, #4]
    e66c:	bl	a914 <sf_append>
    e670:	movw	r0, #48	; 0x30
    e674:	bl	b078 <new_stmt>
    e678:	str	r0, [sp, #4]
    e67c:	ldr	r0, [sp, #8]
    e680:	ldr	r1, [sp, #4]
    e684:	bl	a914 <sf_append>
    e688:	ldr	r0, [sp, #4]
    e68c:	movw	r1, #2
    e690:	str	r1, [r0, #12]
    e694:	movw	r0, #76	; 0x4c
    e698:	bl	b078 <new_stmt>
    e69c:	str	r0, [sp, #4]
    e6a0:	ldr	r0, [sp, #8]
    e6a4:	ldr	r1, [sp, #4]
    e6a8:	bl	a914 <sf_append>
    e6ac:	movw	r0, #2
    e6b0:	bl	b078 <new_stmt>
    e6b4:	ldr	r1, [pc, #88]	; e714 <gen_load_ppi_llprefixlen+0x118>
    e6b8:	add	r1, pc, r1
    e6bc:	str	r0, [sp, #4]
    e6c0:	ldr	r0, [r1]
    e6c4:	ldr	r1, [sp, #4]
    e6c8:	str	r0, [r1, #12]
    e6cc:	ldr	r0, [sp, #8]
    e6d0:	ldr	r1, [sp, #4]
    e6d4:	bl	a914 <sf_append>
    e6d8:	movw	r0, #7
    e6dc:	bl	b078 <new_stmt>
    e6e0:	str	r0, [sp, #4]
    e6e4:	ldr	r0, [sp, #8]
    e6e8:	ldr	r1, [sp, #4]
    e6ec:	bl	a914 <sf_append>
    e6f0:	ldr	r0, [sp, #8]
    e6f4:	str	r0, [fp, #-4]
    e6f8:	b	e704 <gen_load_ppi_llprefixlen+0x108>
    e6fc:	movw	r0, #0
    e700:	str	r0, [fp, #-4]
    e704:	ldr	r0, [fp, #-4]
    e708:	mov	sp, fp
    e70c:	pop	{fp, pc}
    e710:	.word	0x0002b0ac
    e714:	.word	0x0002b000

0000e718 <gen_load_802_11_header_len>:
    e718:	push	{fp, lr}
    e71c:	mov	fp, sp
    e720:	sub	sp, sp, #48	; 0x30
    e724:	ldr	r2, [pc, #1076]	; eb60 <gen_load_802_11_header_len+0x448>
    e728:	add	r2, pc, r2
    e72c:	str	r0, [fp, #-8]
    e730:	str	r1, [fp, #-12]
    e734:	ldr	r0, [r2]
    e738:	cmn	r0, #1
    e73c:	bne	e74c <gen_load_802_11_header_len+0x34>
    e740:	ldr	r0, [fp, #-8]
    e744:	str	r0, [fp, #-4]
    e748:	b	eb54 <gen_load_802_11_header_len+0x43c>
    e74c:	ldr	r0, [pc, #1040]	; eb64 <gen_load_802_11_header_len+0x44c>
    e750:	add	r0, pc, r0
    e754:	movw	r1, #1
    e758:	str	r1, [r0]
    e75c:	ldr	r0, [fp, #-8]
    e760:	movw	r1, #0
    e764:	cmp	r0, r1
    e768:	bne	e78c <gen_load_802_11_header_len+0x74>
    e76c:	movw	r0, #1
    e770:	bl	b078 <new_stmt>
    e774:	ldr	r1, [pc, #1004]	; eb68 <gen_load_802_11_header_len+0x450>
    e778:	add	r1, pc, r1
    e77c:	str	r0, [fp, #-8]
    e780:	ldr	r0, [r1]
    e784:	ldr	r1, [fp, #-8]
    e788:	str	r0, [r1, #12]
    e78c:	movw	r0, #135	; 0x87
    e790:	bl	b078 <new_stmt>
    e794:	str	r0, [fp, #-16]
    e798:	ldr	r0, [fp, #-8]
    e79c:	ldr	r1, [fp, #-16]
    e7a0:	bl	a914 <sf_append>
    e7a4:	movw	r0, #4
    e7a8:	bl	b078 <new_stmt>
    e7ac:	str	r0, [fp, #-16]
    e7b0:	ldr	r0, [fp, #-16]
    e7b4:	movw	r1, #24
    e7b8:	str	r1, [r0, #12]
    e7bc:	ldr	r0, [fp, #-8]
    e7c0:	ldr	r1, [fp, #-16]
    e7c4:	bl	a914 <sf_append>
    e7c8:	movw	r0, #2
    e7cc:	bl	b078 <new_stmt>
    e7d0:	ldr	r1, [pc, #928]	; eb78 <gen_load_802_11_header_len+0x460>
    e7d4:	add	r1, pc, r1
    e7d8:	str	r0, [fp, #-16]
    e7dc:	ldr	r0, [r1]
    e7e0:	ldr	r1, [fp, #-16]
    e7e4:	str	r0, [r1, #12]
    e7e8:	ldr	r0, [fp, #-8]
    e7ec:	ldr	r1, [fp, #-16]
    e7f0:	bl	a914 <sf_append>
    e7f4:	movw	r0, #80	; 0x50
    e7f8:	bl	b078 <new_stmt>
    e7fc:	str	r0, [fp, #-16]
    e800:	ldr	r0, [fp, #-16]
    e804:	movw	r1, #0
    e808:	str	r1, [r0, #12]
    e80c:	ldr	r0, [fp, #-8]
    e810:	ldr	r1, [fp, #-16]
    e814:	bl	a914 <sf_append>
    e818:	movw	r0, #69	; 0x45
    e81c:	bl	b078 <new_stmt>
    e820:	str	r0, [fp, #-20]	; 0xffffffec
    e824:	ldr	r0, [fp, #-20]	; 0xffffffec
    e828:	movw	r1, #8
    e82c:	str	r1, [r0, #12]
    e830:	ldr	r0, [fp, #-8]
    e834:	ldr	r1, [fp, #-20]	; 0xffffffec
    e838:	bl	a914 <sf_append>
    e83c:	movw	r0, #69	; 0x45
    e840:	bl	b078 <new_stmt>
    e844:	str	r0, [sp, #24]
    e848:	ldr	r1, [fp, #-20]	; 0xffffffec
    e84c:	str	r0, [r1, #4]
    e850:	ldr	r0, [sp, #24]
    e854:	movw	r1, #4
    e858:	str	r1, [r0, #12]
    e85c:	ldr	r0, [fp, #-8]
    e860:	ldr	r1, [sp, #24]
    e864:	bl	a914 <sf_append>
    e868:	ldr	r0, [fp, #-12]
    e86c:	ldr	r1, [fp, #-20]	; 0xffffffec
    e870:	str	r0, [r1, #8]
    e874:	ldr	r0, [fp, #-12]
    e878:	ldr	r1, [sp, #24]
    e87c:	str	r0, [r1, #4]
    e880:	movw	r0, #69	; 0x45
    e884:	bl	b078 <new_stmt>
    e888:	str	r0, [sp, #20]
    e88c:	ldr	r1, [sp, #24]
    e890:	str	r0, [r1, #8]
    e894:	ldr	r0, [sp, #20]
    e898:	movw	r1, #128	; 0x80
    e89c:	str	r1, [r0, #12]
    e8a0:	ldr	r0, [fp, #-8]
    e8a4:	ldr	r1, [sp, #20]
    e8a8:	bl	a914 <sf_append>
    e8ac:	movw	r0, #96	; 0x60
    e8b0:	bl	b078 <new_stmt>
    e8b4:	ldr	r1, [pc, #696]	; eb74 <gen_load_802_11_header_len+0x45c>
    e8b8:	add	r1, pc, r1
    e8bc:	str	r0, [fp, #-16]
    e8c0:	ldr	r2, [sp, #20]
    e8c4:	str	r0, [r2, #4]
    e8c8:	ldr	r0, [r1]
    e8cc:	ldr	r1, [fp, #-16]
    e8d0:	str	r0, [r1, #12]
    e8d4:	ldr	r0, [fp, #-8]
    e8d8:	ldr	r1, [fp, #-16]
    e8dc:	bl	a914 <sf_append>
    e8e0:	movw	r0, #4
    e8e4:	bl	b078 <new_stmt>
    e8e8:	str	r0, [fp, #-16]
    e8ec:	ldr	r0, [fp, #-16]
    e8f0:	movw	r1, #2
    e8f4:	str	r1, [r0, #12]
    e8f8:	ldr	r0, [fp, #-8]
    e8fc:	ldr	r1, [fp, #-16]
    e900:	bl	a914 <sf_append>
    e904:	movw	r0, #2
    e908:	bl	b078 <new_stmt>
    e90c:	ldr	r1, [pc, #604]	; eb70 <gen_load_802_11_header_len+0x458>
    e910:	add	r1, pc, r1
    e914:	str	r0, [fp, #-16]
    e918:	ldr	r0, [r1]
    e91c:	ldr	r1, [fp, #-16]
    e920:	str	r0, [r1, #12]
    e924:	ldr	r0, [fp, #-8]
    e928:	ldr	r1, [fp, #-16]
    e92c:	bl	a914 <sf_append>
    e930:	ldr	r0, [pc, #564]	; eb6c <gen_load_802_11_header_len+0x454>
    e934:	add	r0, pc, r0
    e938:	ldr	r0, [r0]
    e93c:	cmp	r0, #127	; 0x7f
    e940:	bne	eb40 <gen_load_802_11_header_len+0x428>
    e944:	movw	r0, #32
    e948:	bl	b078 <new_stmt>
    e94c:	str	r0, [fp, #-16]
    e950:	ldr	r1, [sp, #20]
    e954:	str	r0, [r1, #8]
    e958:	ldr	r0, [fp, #-16]
    e95c:	movw	r1, #4
    e960:	str	r1, [r0, #12]
    e964:	ldr	r0, [fp, #-8]
    e968:	ldr	r1, [fp, #-16]
    e96c:	bl	a914 <sf_append>
    e970:	movw	r0, #69	; 0x45
    e974:	bl	b078 <new_stmt>
    e978:	ldr	r1, [pc, #520]	; eb88 <gen_load_802_11_header_len+0x470>
    e97c:	str	r0, [sp, #16]
    e980:	ldr	r0, [sp, #16]
    e984:	str	r1, [r0, #12]
    e988:	ldr	r0, [fp, #-8]
    e98c:	ldr	r1, [sp, #16]
    e990:	bl	a914 <sf_append>
    e994:	ldr	r0, [fp, #-12]
    e998:	ldr	r1, [sp, #16]
    e99c:	str	r0, [r1, #8]
    e9a0:	movw	r0, #69	; 0x45
    e9a4:	bl	b078 <new_stmt>
    e9a8:	ldr	r1, [pc, #468]	; eb84 <gen_load_802_11_header_len+0x46c>
    e9ac:	ldr	r2, [sp, #16]
    e9b0:	str	r0, [r2, #4]
    e9b4:	str	r0, [sp, #12]
    e9b8:	ldr	r0, [sp, #12]
    e9bc:	str	r1, [r0, #12]
    e9c0:	ldr	r0, [fp, #-8]
    e9c4:	ldr	r1, [sp, #12]
    e9c8:	bl	a914 <sf_append>
    e9cc:	movw	r0, #48	; 0x30
    e9d0:	bl	b078 <new_stmt>
    e9d4:	str	r0, [fp, #-16]
    e9d8:	ldr	r1, [sp, #12]
    e9dc:	str	r0, [r1, #4]
    e9e0:	ldr	r0, [fp, #-16]
    e9e4:	movw	r1, #16
    e9e8:	str	r1, [r0, #12]
    e9ec:	ldr	r0, [fp, #-8]
    e9f0:	ldr	r1, [fp, #-16]
    e9f4:	bl	a914 <sf_append>
    e9f8:	movw	r0, #69	; 0x45
    e9fc:	bl	b078 <new_stmt>
    ea00:	str	r0, [sp, #8]
    ea04:	ldr	r0, [sp, #8]
    ea08:	movw	r1, #32
    ea0c:	str	r1, [r0, #12]
    ea10:	ldr	r0, [fp, #-8]
    ea14:	ldr	r1, [sp, #8]
    ea18:	bl	a914 <sf_append>
    ea1c:	movw	r0, #48	; 0x30
    ea20:	bl	b078 <new_stmt>
    ea24:	str	r0, [fp, #-16]
    ea28:	ldr	r1, [sp, #12]
    ea2c:	str	r0, [r1, #8]
    ea30:	ldr	r0, [fp, #-16]
    ea34:	movw	r1, #8
    ea38:	str	r1, [r0, #12]
    ea3c:	ldr	r0, [fp, #-8]
    ea40:	ldr	r1, [fp, #-16]
    ea44:	bl	a914 <sf_append>
    ea48:	movw	r0, #69	; 0x45
    ea4c:	bl	b078 <new_stmt>
    ea50:	str	r0, [sp, #4]
    ea54:	ldr	r0, [sp, #4]
    ea58:	movw	r1, #32
    ea5c:	str	r1, [r0, #12]
    ea60:	ldr	r0, [fp, #-8]
    ea64:	ldr	r1, [sp, #4]
    ea68:	bl	a914 <sf_append>
    ea6c:	movw	r0, #96	; 0x60
    ea70:	bl	b078 <new_stmt>
    ea74:	ldr	r1, [pc, #260]	; eb80 <gen_load_802_11_header_len+0x468>
    ea78:	add	r1, pc, r1
    ea7c:	str	r0, [sp]
    ea80:	ldr	r0, [r1]
    ea84:	ldr	r1, [sp]
    ea88:	str	r0, [r1, #12]
    ea8c:	ldr	r0, [fp, #-8]
    ea90:	ldr	r1, [sp]
    ea94:	bl	a914 <sf_append>
    ea98:	movw	r0, #4
    ea9c:	bl	b078 <new_stmt>
    eaa0:	str	r0, [fp, #-16]
    eaa4:	ldr	r0, [fp, #-16]
    eaa8:	movw	r1, #3
    eaac:	str	r1, [r0, #12]
    eab0:	ldr	r0, [fp, #-8]
    eab4:	ldr	r1, [fp, #-16]
    eab8:	bl	a914 <sf_append>
    eabc:	movw	r0, #84	; 0x54
    eac0:	bl	b078 <new_stmt>
    eac4:	str	r0, [fp, #-16]
    eac8:	ldr	r0, [fp, #-16]
    eacc:	mvn	r1, #3
    ead0:	str	r1, [r0, #12]
    ead4:	ldr	r0, [fp, #-8]
    ead8:	ldr	r1, [fp, #-16]
    eadc:	bl	a914 <sf_append>
    eae0:	movw	r0, #2
    eae4:	bl	b078 <new_stmt>
    eae8:	ldr	r1, [pc, #140]	; eb7c <gen_load_802_11_header_len+0x464>
    eaec:	add	r1, pc, r1
    eaf0:	str	r0, [fp, #-16]
    eaf4:	ldr	r0, [r1]
    eaf8:	ldr	r1, [fp, #-16]
    eafc:	str	r0, [r1, #12]
    eb00:	ldr	r0, [fp, #-8]
    eb04:	ldr	r1, [fp, #-16]
    eb08:	bl	a914 <sf_append>
    eb0c:	ldr	r0, [sp]
    eb10:	ldr	r1, [sp, #8]
    eb14:	str	r0, [r1, #4]
    eb18:	ldr	r0, [fp, #-12]
    eb1c:	ldr	r1, [sp, #8]
    eb20:	str	r0, [r1, #8]
    eb24:	ldr	r0, [sp]
    eb28:	ldr	r1, [sp, #4]
    eb2c:	str	r0, [r1, #4]
    eb30:	ldr	r0, [fp, #-12]
    eb34:	ldr	r1, [sp, #4]
    eb38:	str	r0, [r1, #8]
    eb3c:	b	eb4c <gen_load_802_11_header_len+0x434>
    eb40:	ldr	r0, [fp, #-12]
    eb44:	ldr	r1, [sp, #20]
    eb48:	str	r0, [r1, #8]
    eb4c:	ldr	r0, [fp, #-8]
    eb50:	str	r0, [fp, #-4]
    eb54:	ldr	r0, [fp, #-4]
    eb58:	mov	sp, fp
    eb5c:	pop	{fp, pc}
    eb60:	.word	0x0002af94
    eb64:	.word	0x0002b404
    eb68:	.word	0x0002ae74
    eb6c:	.word	0x0002acac
    eb70:	.word	0x0002adac
    eb74:	.word	0x0002ae04
    eb78:	.word	0x0002aee8
    eb7c:	.word	0x0002abd0
    eb80:	.word	0x0002ac44
    eb84:	.word	0x01000000
    eb88:	.word	0x02000000

0000eb8c <gen_mpls_linktype>:
    eb8c:	push	{fp, lr}
    eb90:	mov	fp, sp
    eb94:	sub	sp, sp, #32
    eb98:	str	r0, [fp, #-8]
    eb9c:	ldr	r0, [fp, #-8]
    eba0:	cmp	r0, #2
    eba4:	str	r0, [sp, #12]
    eba8:	beq	ebc0 <gen_mpls_linktype+0x34>
    ebac:	b	ebb0 <gen_mpls_linktype+0x24>
    ebb0:	ldr	r0, [sp, #12]
    ebb4:	cmp	r0, #17
    ebb8:	beq	ec1c <gen_mpls_linktype+0x90>
    ebbc:	b	ec78 <gen_mpls_linktype+0xec>
    ebc0:	movw	r0, #3
    ebc4:	mvn	r1, #1
    ebc8:	movw	r2, #16
    ebcc:	movw	r3, #1
    ebd0:	str	r3, [sp, #8]
    ebd4:	ldr	ip, [sp, #8]
    ebd8:	str	ip, [sp]
    ebdc:	bl	be00 <gen_mcmp>
    ebe0:	str	r0, [fp, #-12]
    ebe4:	movw	r0, #3
    ebe8:	movw	r1, #0
    ebec:	movw	r2, #16
    ebf0:	movw	r3, #64	; 0x40
    ebf4:	movw	ip, #240	; 0xf0
    ebf8:	str	ip, [sp]
    ebfc:	bl	be00 <gen_mcmp>
    ec00:	str	r0, [sp, #16]
    ec04:	ldr	r0, [fp, #-12]
    ec08:	ldr	r1, [sp, #16]
    ec0c:	bl	4ddc <sf_gen_and>
    ec10:	ldr	r0, [sp, #16]
    ec14:	str	r0, [fp, #-4]
    ec18:	b	ec7c <gen_mpls_linktype+0xf0>
    ec1c:	movw	r0, #3
    ec20:	mvn	r1, #1
    ec24:	movw	r2, #16
    ec28:	movw	r3, #1
    ec2c:	str	r3, [sp, #4]
    ec30:	ldr	ip, [sp, #4]
    ec34:	str	ip, [sp]
    ec38:	bl	be00 <gen_mcmp>
    ec3c:	str	r0, [fp, #-12]
    ec40:	movw	r0, #3
    ec44:	movw	r1, #0
    ec48:	movw	r2, #16
    ec4c:	movw	r3, #96	; 0x60
    ec50:	movw	ip, #240	; 0xf0
    ec54:	str	ip, [sp]
    ec58:	bl	be00 <gen_mcmp>
    ec5c:	str	r0, [sp, #16]
    ec60:	ldr	r0, [fp, #-12]
    ec64:	ldr	r1, [sp, #16]
    ec68:	bl	4ddc <sf_gen_and>
    ec6c:	ldr	r0, [sp, #16]
    ec70:	str	r0, [fp, #-4]
    ec74:	b	ec7c <gen_mpls_linktype+0xf0>
    ec78:	bl	1048 <abort@plt>
    ec7c:	ldr	r0, [fp, #-4]
    ec80:	mov	sp, fp
    ec84:	pop	{fp, pc}

0000ec88 <ethertype_to_ppptype>:
    ec88:	sub	sp, sp, #8
    ec8c:	str	r0, [sp, #4]
    ec90:	ldr	r0, [sp, #4]
    ec94:	cmp	r0, #66	; 0x42
    ec98:	str	r0, [sp]
    ec9c:	beq	ed68 <ethertype_to_ppptype+0xe0>
    eca0:	b	eca4 <ethertype_to_ppptype+0x1c>
    eca4:	ldr	r0, [sp]
    eca8:	cmp	r0, #224	; 0xe0
    ecac:	beq	ed74 <ethertype_to_ppptype+0xec>
    ecb0:	b	ecb4 <ethertype_to_ppptype+0x2c>
    ecb4:	ldr	r0, [sp]
    ecb8:	cmp	r0, #254	; 0xfe
    ecbc:	beq	ed5c <ethertype_to_ppptype+0xd4>
    ecc0:	b	ecc4 <ethertype_to_ppptype+0x3c>
    ecc4:	ldr	r0, [sp]
    ecc8:	cmp	r0, #1536	; 0x600
    eccc:	beq	ed50 <ethertype_to_ppptype+0xc8>
    ecd0:	b	ecd4 <ethertype_to_ppptype+0x4c>
    ecd4:	ldr	r0, [sp]
    ecd8:	cmp	r0, #2048	; 0x800
    ecdc:	beq	ed20 <ethertype_to_ppptype+0x98>
    ece0:	b	ece4 <ethertype_to_ppptype+0x5c>
    ece4:	movw	r0, #24579	; 0x6003
    ece8:	ldr	r1, [sp]
    ecec:	cmp	r1, r0
    ecf0:	beq	ed38 <ethertype_to_ppptype+0xb0>
    ecf4:	b	ecf8 <ethertype_to_ppptype+0x70>
    ecf8:	movw	r0, #32923	; 0x809b
    ecfc:	ldr	r1, [sp]
    ed00:	cmp	r1, r0
    ed04:	beq	ed44 <ethertype_to_ppptype+0xbc>
    ed08:	b	ed0c <ethertype_to_ppptype+0x84>
    ed0c:	movw	r0, #34525	; 0x86dd
    ed10:	ldr	r1, [sp]
    ed14:	cmp	r1, r0
    ed18:	beq	ed2c <ethertype_to_ppptype+0xa4>
    ed1c:	b	ed7c <ethertype_to_ppptype+0xf4>
    ed20:	movw	r0, #33	; 0x21
    ed24:	str	r0, [sp, #4]
    ed28:	b	ed7c <ethertype_to_ppptype+0xf4>
    ed2c:	movw	r0, #87	; 0x57
    ed30:	str	r0, [sp, #4]
    ed34:	b	ed7c <ethertype_to_ppptype+0xf4>
    ed38:	movw	r0, #39	; 0x27
    ed3c:	str	r0, [sp, #4]
    ed40:	b	ed7c <ethertype_to_ppptype+0xf4>
    ed44:	movw	r0, #41	; 0x29
    ed48:	str	r0, [sp, #4]
    ed4c:	b	ed7c <ethertype_to_ppptype+0xf4>
    ed50:	movw	r0, #37	; 0x25
    ed54:	str	r0, [sp, #4]
    ed58:	b	ed7c <ethertype_to_ppptype+0xf4>
    ed5c:	movw	r0, #35	; 0x23
    ed60:	str	r0, [sp, #4]
    ed64:	b	ed7c <ethertype_to_ppptype+0xf4>
    ed68:	movw	r0, #49	; 0x31
    ed6c:	str	r0, [sp, #4]
    ed70:	b	ed7c <ethertype_to_ppptype+0xf4>
    ed74:	movw	r0, #43	; 0x2b
    ed78:	str	r0, [sp, #4]
    ed7c:	ldr	r0, [sp, #4]
    ed80:	add	sp, sp, #8
    ed84:	bx	lr

0000ed88 <gen_ether_linktype>:
    ed88:	push	{fp, lr}
    ed8c:	mov	fp, sp
    ed90:	sub	sp, sp, #24
    ed94:	str	r0, [fp, #-8]
    ed98:	ldr	r0, [fp, #-8]
    ed9c:	cmp	r0, #6
    eda0:	str	r0, [sp, #4]
    eda4:	beq	ee04 <gen_ether_linktype+0x7c>
    eda8:	b	edac <gen_ether_linktype+0x24>
    edac:	ldr	r0, [sp, #4]
    edb0:	cmp	r0, #224	; 0xe0
    edb4:	beq	ee68 <gen_ether_linktype+0xe0>
    edb8:	b	edbc <gen_ether_linktype+0x34>
    edbc:	ldr	r0, [sp, #4]
    edc0:	cmp	r0, #240	; 0xf0
    edc4:	beq	ee04 <gen_ether_linktype+0x7c>
    edc8:	b	edcc <gen_ether_linktype+0x44>
    edcc:	ldr	r0, [sp, #4]
    edd0:	cmp	r0, #254	; 0xfe
    edd4:	beq	ee04 <gen_ether_linktype+0x7c>
    edd8:	b	eddc <gen_ether_linktype+0x54>
    eddc:	movw	r0, #32923	; 0x809b
    ede0:	ldr	r1, [sp, #4]
    ede4:	cmp	r1, r0
    ede8:	beq	ef2c <gen_ether_linktype+0x1a4>
    edec:	b	edf0 <gen_ether_linktype+0x68>
    edf0:	movw	r0, #33011	; 0x80f3
    edf4:	ldr	r1, [sp, #4]
    edf8:	cmp	r1, r0
    edfc:	beq	ef2c <gen_ether_linktype+0x1a4>
    ee00:	b	efcc <gen_ether_linktype+0x244>
    ee04:	ldr	r0, [pc, #628]	; f080 <gen_ether_linktype+0x2f8>
    ee08:	add	r0, pc, r0
    ee0c:	ldr	r1, [r0]
    ee10:	movw	r0, #1
    ee14:	movw	r2, #8
    ee18:	movw	r3, #1500	; 0x5dc
    ee1c:	bl	b980 <gen_cmp_gt>
    ee20:	str	r0, [sp, #12]
    ee24:	ldr	r0, [sp, #12]
    ee28:	bl	502c <sf_gen_not>
    ee2c:	ldr	r0, [fp, #-8]
    ee30:	lsl	r0, r0, #8
    ee34:	ldr	r1, [fp, #-8]
    ee38:	orr	r3, r0, r1
    ee3c:	movw	r0, #2
    ee40:	movw	r1, #0
    ee44:	movw	r2, #8
    ee48:	bl	6940 <gen_cmp>
    ee4c:	str	r0, [sp, #8]
    ee50:	ldr	r0, [sp, #12]
    ee54:	ldr	r1, [sp, #8]
    ee58:	bl	4ddc <sf_gen_and>
    ee5c:	ldr	r0, [sp, #8]
    ee60:	str	r0, [fp, #-4]
    ee64:	b	f060 <gen_ether_linktype+0x2d8>
    ee68:	movw	r0, #2
    ee6c:	movw	r1, #0
    ee70:	movw	r2, #16
    ee74:	movw	r3, #224	; 0xe0
    ee78:	bl	6940 <gen_cmp>
    ee7c:	str	r0, [sp, #12]
    ee80:	movw	r0, #2
    ee84:	movw	r1, #0
    ee88:	movw	r2, #8
    ee8c:	movw	r3, #65535	; 0xffff
    ee90:	bl	6940 <gen_cmp>
    ee94:	str	r0, [sp, #8]
    ee98:	ldr	r0, [sp, #12]
    ee9c:	ldr	r1, [sp, #8]
    eea0:	bl	4f94 <sf_gen_or>
    eea4:	movw	r0, #0
    eea8:	movw	r1, #33079	; 0x8137
    eeac:	bl	f5fc <gen_snap>
    eeb0:	str	r0, [sp, #12]
    eeb4:	ldr	r0, [sp, #12]
    eeb8:	ldr	r1, [sp, #8]
    eebc:	bl	4f94 <sf_gen_or>
    eec0:	ldr	r0, [pc, #436]	; f07c <gen_ether_linktype+0x2f4>
    eec4:	add	r0, pc, r0
    eec8:	ldr	r1, [r0]
    eecc:	movw	r0, #1
    eed0:	movw	r2, #8
    eed4:	movw	r3, #1500	; 0x5dc
    eed8:	bl	b980 <gen_cmp_gt>
    eedc:	str	r0, [sp, #12]
    eee0:	ldr	r0, [sp, #12]
    eee4:	bl	502c <sf_gen_not>
    eee8:	ldr	r0, [sp, #12]
    eeec:	ldr	r1, [sp, #8]
    eef0:	bl	4ddc <sf_gen_and>
    eef4:	ldr	r0, [pc, #380]	; f078 <gen_ether_linktype+0x2f0>
    eef8:	add	r0, pc, r0
    eefc:	ldr	r1, [r0]
    ef00:	movw	r0, #1
    ef04:	movw	r2, #8
    ef08:	movw	r3, #33079	; 0x8137
    ef0c:	bl	6940 <gen_cmp>
    ef10:	str	r0, [sp, #12]
    ef14:	ldr	r0, [sp, #12]
    ef18:	ldr	r1, [sp, #8]
    ef1c:	bl	4f94 <sf_gen_or>
    ef20:	ldr	r0, [sp, #8]
    ef24:	str	r0, [fp, #-4]
    ef28:	b	f060 <gen_ether_linktype+0x2d8>
    ef2c:	ldr	r0, [pc, #312]	; f06c <gen_ether_linktype+0x2e4>
    ef30:	add	r0, pc, r0
    ef34:	ldr	r1, [r0]
    ef38:	movw	r0, #1
    ef3c:	movw	r2, #8
    ef40:	movw	r3, #1500	; 0x5dc
    ef44:	bl	b980 <gen_cmp_gt>
    ef48:	str	r0, [sp, #12]
    ef4c:	ldr	r0, [sp, #12]
    ef50:	bl	502c <sf_gen_not>
    ef54:	ldr	r0, [fp, #-8]
    ef58:	movw	r1, #32923	; 0x809b
    ef5c:	cmp	r0, r1
    ef60:	bne	ef78 <gen_ether_linktype+0x1f0>
    ef64:	ldr	r0, [pc, #260]	; f070 <gen_ether_linktype+0x2e8>
    ef68:	movw	r1, #32923	; 0x809b
    ef6c:	bl	f5fc <gen_snap>
    ef70:	str	r0, [sp, #8]
    ef74:	b	ef88 <gen_ether_linktype+0x200>
    ef78:	movw	r0, #0
    ef7c:	movw	r1, #33011	; 0x80f3
    ef80:	bl	f5fc <gen_snap>
    ef84:	str	r0, [sp, #8]
    ef88:	ldr	r0, [sp, #12]
    ef8c:	ldr	r1, [sp, #8]
    ef90:	bl	4ddc <sf_gen_and>
    ef94:	ldr	r0, [pc, #216]	; f074 <gen_ether_linktype+0x2ec>
    ef98:	add	r0, pc, r0
    ef9c:	ldr	r1, [r0]
    efa0:	ldr	r3, [fp, #-8]
    efa4:	movw	r0, #1
    efa8:	movw	r2, #8
    efac:	bl	6940 <gen_cmp>
    efb0:	str	r0, [sp, #12]
    efb4:	ldr	r0, [sp, #12]
    efb8:	ldr	r1, [sp, #8]
    efbc:	bl	4f94 <sf_gen_or>
    efc0:	ldr	r0, [sp, #8]
    efc4:	str	r0, [fp, #-4]
    efc8:	b	f060 <gen_ether_linktype+0x2d8>
    efcc:	ldr	r0, [fp, #-8]
    efd0:	movw	r1, #1500	; 0x5dc
    efd4:	cmp	r0, r1
    efd8:	bgt	f040 <gen_ether_linktype+0x2b8>
    efdc:	ldr	r0, [pc, #168]	; f08c <gen_ether_linktype+0x304>
    efe0:	add	r0, pc, r0
    efe4:	ldr	r1, [r0]
    efe8:	movw	r0, #1
    efec:	movw	r2, #8
    eff0:	movw	r3, #1500	; 0x5dc
    eff4:	bl	b980 <gen_cmp_gt>
    eff8:	str	r0, [sp, #12]
    effc:	ldr	r0, [sp, #12]
    f000:	bl	502c <sf_gen_not>
    f004:	ldr	r0, [pc, #124]	; f088 <gen_ether_linktype+0x300>
    f008:	add	r0, pc, r0
    f00c:	ldr	r0, [r0]
    f010:	add	r1, r0, #2
    f014:	ldr	r3, [fp, #-8]
    f018:	movw	r0, #1
    f01c:	movw	r2, #16
    f020:	bl	6940 <gen_cmp>
    f024:	str	r0, [sp, #8]
    f028:	ldr	r0, [sp, #12]
    f02c:	ldr	r1, [sp, #8]
    f030:	bl	4ddc <sf_gen_and>
    f034:	ldr	r0, [sp, #8]
    f038:	str	r0, [fp, #-4]
    f03c:	b	f060 <gen_ether_linktype+0x2d8>
    f040:	ldr	r0, [pc, #60]	; f084 <gen_ether_linktype+0x2fc>
    f044:	add	r0, pc, r0
    f048:	ldr	r1, [r0]
    f04c:	ldr	r3, [fp, #-8]
    f050:	movw	r0, #1
    f054:	movw	r2, #8
    f058:	bl	6940 <gen_cmp>
    f05c:	str	r0, [fp, #-4]
    f060:	ldr	r0, [fp, #-4]
    f064:	mov	sp, fp
    f068:	pop	{fp, pc}
    f06c:	.word	0x0002a6b8
    f070:	.word	0x00080007
    f074:	.word	0x0002a650
    f078:	.word	0x0002a6f0
    f07c:	.word	0x0002a724
    f080:	.word	0x0002a7e0
    f084:	.word	0x0002a5a4
    f088:	.word	0x0002a5e0
    f08c:	.word	0x0002a608

0000f090 <gen_check_802_11_data_frame>:
    f090:	push	{fp, lr}
    f094:	mov	fp, sp
    f098:	sub	sp, sp, #16
    f09c:	movw	r0, #1
    f0a0:	movw	r1, #0
    f0a4:	movw	r2, #16
    f0a8:	bl	c2e8 <gen_load_a>
    f0ac:	str	r0, [fp, #-4]
    f0b0:	movw	r0, #69	; 0x45
    f0b4:	bl	b4bc <new_block>
    f0b8:	str	r0, [sp, #8]
    f0bc:	ldr	r0, [sp, #8]
    f0c0:	movw	r1, #8
    f0c4:	str	r1, [r0, #20]
    f0c8:	ldr	r0, [fp, #-4]
    f0cc:	ldr	r1, [sp, #8]
    f0d0:	str	r0, [r1, #4]
    f0d4:	movw	r0, #1
    f0d8:	movw	r1, #0
    f0dc:	movw	r2, #16
    f0e0:	bl	c2e8 <gen_load_a>
    f0e4:	str	r0, [fp, #-4]
    f0e8:	movw	r0, #69	; 0x45
    f0ec:	bl	b4bc <new_block>
    f0f0:	str	r0, [sp, #4]
    f0f4:	ldr	r0, [sp, #4]
    f0f8:	movw	r1, #4
    f0fc:	str	r1, [r0, #20]
    f100:	ldr	r0, [fp, #-4]
    f104:	ldr	r1, [sp, #4]
    f108:	str	r0, [r1, #4]
    f10c:	ldr	r0, [sp, #4]
    f110:	bl	502c <sf_gen_not>
    f114:	ldr	r0, [sp, #4]
    f118:	ldr	r1, [sp, #8]
    f11c:	bl	4ddc <sf_gen_and>
    f120:	ldr	r0, [sp, #8]
    f124:	mov	sp, fp
    f128:	pop	{fp, pc}

0000f12c <gen_llc_linktype>:
    f12c:	push	{fp, lr}
    f130:	mov	fp, sp
    f134:	sub	sp, sp, #16
    f138:	str	r0, [sp, #8]
    f13c:	ldr	r0, [sp, #8]
    f140:	cmp	r0, #6
    f144:	str	r0, [sp, #4]
    f148:	beq	f194 <gen_llc_linktype+0x68>
    f14c:	b	f150 <gen_llc_linktype+0x24>
    f150:	ldr	r0, [sp, #4]
    f154:	cmp	r0, #224	; 0xe0
    f158:	beq	f1bc <gen_llc_linktype+0x90>
    f15c:	b	f160 <gen_llc_linktype+0x34>
    f160:	ldr	r0, [sp, #4]
    f164:	cmp	r0, #240	; 0xf0
    f168:	beq	f194 <gen_llc_linktype+0x68>
    f16c:	b	f170 <gen_llc_linktype+0x44>
    f170:	ldr	r0, [sp, #4]
    f174:	cmp	r0, #254	; 0xfe
    f178:	beq	f194 <gen_llc_linktype+0x68>
    f17c:	b	f180 <gen_llc_linktype+0x54>
    f180:	movw	r0, #32923	; 0x809b
    f184:	ldr	r1, [sp, #4]
    f188:	cmp	r1, r0
    f18c:	beq	f1d8 <gen_llc_linktype+0xac>
    f190:	b	f1ec <gen_llc_linktype+0xc0>
    f194:	ldr	r0, [sp, #8]
    f198:	lsl	r0, r0, #8
    f19c:	ldr	r1, [sp, #8]
    f1a0:	orr	r3, r0, r1
    f1a4:	movw	r0, #2
    f1a8:	movw	r1, #0
    f1ac:	movw	r2, #8
    f1b0:	bl	6940 <gen_cmp>
    f1b4:	str	r0, [fp, #-4]
    f1b8:	b	f230 <gen_llc_linktype+0x104>
    f1bc:	movw	r0, #2
    f1c0:	movw	r1, #0
    f1c4:	movw	r2, #16
    f1c8:	movw	r3, #224	; 0xe0
    f1cc:	bl	6940 <gen_cmp>
    f1d0:	str	r0, [fp, #-4]
    f1d4:	b	f230 <gen_llc_linktype+0x104>
    f1d8:	ldr	r0, [pc, #92]	; f23c <gen_llc_linktype+0x110>
    f1dc:	movw	r1, #32923	; 0x809b
    f1e0:	bl	f5fc <gen_snap>
    f1e4:	str	r0, [fp, #-4]
    f1e8:	b	f230 <gen_llc_linktype+0x104>
    f1ec:	ldr	r0, [sp, #8]
    f1f0:	movw	r1, #1500	; 0x5dc
    f1f4:	cmp	r0, r1
    f1f8:	bgt	f218 <gen_llc_linktype+0xec>
    f1fc:	ldr	r3, [sp, #8]
    f200:	movw	r0, #2
    f204:	movw	r1, #0
    f208:	movw	r2, #16
    f20c:	bl	6940 <gen_cmp>
    f210:	str	r0, [fp, #-4]
    f214:	b	f230 <gen_llc_linktype+0x104>
    f218:	ldr	r3, [sp, #8]
    f21c:	movw	r0, #2
    f220:	movw	r1, #6
    f224:	movw	r2, #8
    f228:	bl	6940 <gen_cmp>
    f22c:	str	r0, [fp, #-4]
    f230:	ldr	r0, [fp, #-4]
    f234:	mov	sp, fp
    f238:	pop	{fp, pc}
    f23c:	.word	0x00080007

0000f240 <gen_linux_sll_linktype>:
    f240:	push	{fp, lr}
    f244:	mov	fp, sp
    f248:	sub	sp, sp, #24
    f24c:	str	r0, [fp, #-8]
    f250:	ldr	r0, [fp, #-8]
    f254:	cmp	r0, #6
    f258:	str	r0, [sp, #4]
    f25c:	beq	f2bc <gen_linux_sll_linktype+0x7c>
    f260:	b	f264 <gen_linux_sll_linktype+0x24>
    f264:	ldr	r0, [sp, #4]
    f268:	cmp	r0, #224	; 0xe0
    f26c:	beq	f318 <gen_linux_sll_linktype+0xd8>
    f270:	b	f274 <gen_linux_sll_linktype+0x34>
    f274:	ldr	r0, [sp, #4]
    f278:	cmp	r0, #240	; 0xf0
    f27c:	beq	f2bc <gen_linux_sll_linktype+0x7c>
    f280:	b	f284 <gen_linux_sll_linktype+0x44>
    f284:	ldr	r0, [sp, #4]
    f288:	cmp	r0, #254	; 0xfe
    f28c:	beq	f2bc <gen_linux_sll_linktype+0x7c>
    f290:	b	f294 <gen_linux_sll_linktype+0x54>
    f294:	movw	r0, #32923	; 0x809b
    f298:	ldr	r1, [sp, #4]
    f29c:	cmp	r1, r0
    f2a0:	beq	f3e0 <gen_linux_sll_linktype+0x1a0>
    f2a4:	b	f2a8 <gen_linux_sll_linktype+0x68>
    f2a8:	movw	r0, #33011	; 0x80f3
    f2ac:	ldr	r1, [sp, #4]
    f2b0:	cmp	r1, r0
    f2b4:	beq	f3e0 <gen_linux_sll_linktype+0x1a0>
    f2b8:	b	f478 <gen_linux_sll_linktype+0x238>
    f2bc:	ldr	r0, [pc, #608]	; f524 <gen_linux_sll_linktype+0x2e4>
    f2c0:	add	r0, pc, r0
    f2c4:	ldr	r1, [r0]
    f2c8:	movw	r0, #1
    f2cc:	movw	r2, #8
    f2d0:	movw	r3, #4
    f2d4:	bl	6940 <gen_cmp>
    f2d8:	str	r0, [sp, #12]
    f2dc:	ldr	r0, [fp, #-8]
    f2e0:	lsl	r0, r0, #8
    f2e4:	ldr	r1, [fp, #-8]
    f2e8:	orr	r3, r0, r1
    f2ec:	movw	r0, #2
    f2f0:	movw	r1, #0
    f2f4:	movw	r2, #8
    f2f8:	bl	6940 <gen_cmp>
    f2fc:	str	r0, [sp, #8]
    f300:	ldr	r0, [sp, #12]
    f304:	ldr	r1, [sp, #8]
    f308:	bl	4ddc <sf_gen_and>
    f30c:	ldr	r0, [sp, #8]
    f310:	str	r0, [fp, #-4]
    f314:	b	f500 <gen_linux_sll_linktype+0x2c0>
    f318:	movw	r0, #2
    f31c:	movw	r1, #0
    f320:	movw	r2, #16
    f324:	movw	r3, #224	; 0xe0
    f328:	bl	6940 <gen_cmp>
    f32c:	str	r0, [sp, #12]
    f330:	movw	r0, #0
    f334:	movw	r1, #33079	; 0x8137
    f338:	bl	f5fc <gen_snap>
    f33c:	str	r0, [sp, #8]
    f340:	ldr	r0, [sp, #12]
    f344:	ldr	r1, [sp, #8]
    f348:	bl	4f94 <sf_gen_or>
    f34c:	ldr	r0, [pc, #460]	; f520 <gen_linux_sll_linktype+0x2e0>
    f350:	add	r0, pc, r0
    f354:	ldr	r1, [r0]
    f358:	movw	r0, #1
    f35c:	movw	r2, #8
    f360:	movw	r3, #4
    f364:	bl	6940 <gen_cmp>
    f368:	str	r0, [sp, #12]
    f36c:	ldr	r0, [sp, #12]
    f370:	ldr	r1, [sp, #8]
    f374:	bl	4ddc <sf_gen_and>
    f378:	ldr	r0, [pc, #412]	; f51c <gen_linux_sll_linktype+0x2dc>
    f37c:	add	r0, pc, r0
    f380:	ldr	r1, [r0]
    f384:	movw	r0, #1
    f388:	str	r0, [sp]
    f38c:	movw	r2, #8
    f390:	ldr	r3, [sp]
    f394:	bl	6940 <gen_cmp>
    f398:	str	r0, [sp, #12]
    f39c:	ldr	r0, [sp, #12]
    f3a0:	ldr	r1, [sp, #8]
    f3a4:	bl	4f94 <sf_gen_or>
    f3a8:	ldr	r0, [pc, #360]	; f518 <gen_linux_sll_linktype+0x2d8>
    f3ac:	add	r0, pc, r0
    f3b0:	ldr	r1, [r0]
    f3b4:	movw	r0, #1
    f3b8:	movw	r2, #8
    f3bc:	movw	r3, #33079	; 0x8137
    f3c0:	bl	6940 <gen_cmp>
    f3c4:	str	r0, [sp, #12]
    f3c8:	ldr	r0, [sp, #12]
    f3cc:	ldr	r1, [sp, #8]
    f3d0:	bl	4f94 <sf_gen_or>
    f3d4:	ldr	r0, [sp, #8]
    f3d8:	str	r0, [fp, #-4]
    f3dc:	b	f500 <gen_linux_sll_linktype+0x2c0>
    f3e0:	ldr	r0, [pc, #292]	; f50c <gen_linux_sll_linktype+0x2cc>
    f3e4:	add	r0, pc, r0
    f3e8:	ldr	r1, [r0]
    f3ec:	movw	r0, #1
    f3f0:	movw	r2, #8
    f3f4:	movw	r3, #4
    f3f8:	bl	6940 <gen_cmp>
    f3fc:	str	r0, [sp, #12]
    f400:	ldr	r0, [fp, #-8]
    f404:	movw	r1, #32923	; 0x809b
    f408:	cmp	r0, r1
    f40c:	bne	f424 <gen_linux_sll_linktype+0x1e4>
    f410:	ldr	r0, [pc, #248]	; f510 <gen_linux_sll_linktype+0x2d0>
    f414:	movw	r1, #32923	; 0x809b
    f418:	bl	f5fc <gen_snap>
    f41c:	str	r0, [sp, #8]
    f420:	b	f434 <gen_linux_sll_linktype+0x1f4>
    f424:	movw	r0, #0
    f428:	movw	r1, #33011	; 0x80f3
    f42c:	bl	f5fc <gen_snap>
    f430:	str	r0, [sp, #8]
    f434:	ldr	r0, [sp, #12]
    f438:	ldr	r1, [sp, #8]
    f43c:	bl	4ddc <sf_gen_and>
    f440:	ldr	r0, [pc, #204]	; f514 <gen_linux_sll_linktype+0x2d4>
    f444:	add	r0, pc, r0
    f448:	ldr	r1, [r0]
    f44c:	ldr	r3, [fp, #-8]
    f450:	movw	r0, #1
    f454:	movw	r2, #8
    f458:	bl	6940 <gen_cmp>
    f45c:	str	r0, [sp, #12]
    f460:	ldr	r0, [sp, #12]
    f464:	ldr	r1, [sp, #8]
    f468:	bl	4f94 <sf_gen_or>
    f46c:	ldr	r0, [sp, #8]
    f470:	str	r0, [fp, #-4]
    f474:	b	f500 <gen_linux_sll_linktype+0x2c0>
    f478:	ldr	r0, [fp, #-8]
    f47c:	movw	r1, #1500	; 0x5dc
    f480:	cmp	r0, r1
    f484:	bgt	f4e0 <gen_linux_sll_linktype+0x2a0>
    f488:	ldr	r0, [pc, #160]	; f530 <gen_linux_sll_linktype+0x2f0>
    f48c:	add	r0, pc, r0
    f490:	ldr	r1, [r0]
    f494:	movw	r0, #1
    f498:	movw	r2, #8
    f49c:	movw	r3, #4
    f4a0:	bl	6940 <gen_cmp>
    f4a4:	ldr	r1, [pc, #128]	; f52c <gen_linux_sll_linktype+0x2ec>
    f4a8:	add	r1, pc, r1
    f4ac:	str	r0, [sp, #12]
    f4b0:	ldr	r1, [r1]
    f4b4:	ldr	r3, [fp, #-8]
    f4b8:	movw	r0, #1
    f4bc:	movw	r2, #16
    f4c0:	bl	6940 <gen_cmp>
    f4c4:	str	r0, [sp, #8]
    f4c8:	ldr	r0, [sp, #12]
    f4cc:	ldr	r1, [sp, #8]
    f4d0:	bl	4ddc <sf_gen_and>
    f4d4:	ldr	r0, [sp, #8]
    f4d8:	str	r0, [fp, #-4]
    f4dc:	b	f500 <gen_linux_sll_linktype+0x2c0>
    f4e0:	ldr	r0, [pc, #64]	; f528 <gen_linux_sll_linktype+0x2e8>
    f4e4:	add	r0, pc, r0
    f4e8:	ldr	r1, [r0]
    f4ec:	ldr	r3, [fp, #-8]
    f4f0:	movw	r0, #1
    f4f4:	movw	r2, #8
    f4f8:	bl	6940 <gen_cmp>
    f4fc:	str	r0, [fp, #-4]
    f500:	ldr	r0, [fp, #-4]
    f504:	mov	sp, fp
    f508:	pop	{fp, pc}
    f50c:	.word	0x0002a204
    f510:	.word	0x00080007
    f514:	.word	0x0002a1a4
    f518:	.word	0x0002a23c
    f51c:	.word	0x0002a26c
    f520:	.word	0x0002a298
    f524:	.word	0x0002a328
    f528:	.word	0x0002a104
    f52c:	.word	0x0002a148
    f530:	.word	0x0002a15c

0000f534 <gen_false>:
    f534:	push	{fp, lr}
    f538:	mov	fp, sp
    f53c:	movw	r0, #0
    f540:	bl	f844 <gen_uncond>
    f544:	pop	{fp, pc}

0000f548 <gen_true>:
    f548:	push	{fp, lr}
    f54c:	mov	fp, sp
    f550:	movw	r0, #1
    f554:	bl	f844 <gen_uncond>
    f558:	pop	{fp, pc}

0000f55c <gen_ipnet_linktype>:
    f55c:	push	{fp, lr}
    f560:	mov	fp, sp
    f564:	sub	sp, sp, #16
    f568:	str	r0, [sp, #8]
    f56c:	ldr	r0, [sp, #8]
    f570:	cmp	r0, #2048	; 0x800
    f574:	str	r0, [sp, #4]
    f578:	beq	f594 <gen_ipnet_linktype+0x38>
    f57c:	b	f580 <gen_ipnet_linktype+0x24>
    f580:	movw	r0, #34525	; 0x86dd
    f584:	ldr	r1, [sp, #4]
    f588:	cmp	r1, r0
    f58c:	beq	f5b8 <gen_ipnet_linktype+0x5c>
    f590:	b	f5dc <gen_ipnet_linktype+0x80>
    f594:	ldr	r0, [pc, #92]	; f5f8 <gen_ipnet_linktype+0x9c>
    f598:	add	r0, pc, r0
    f59c:	ldr	r1, [r0]
    f5a0:	movw	r0, #1
    f5a4:	movw	r2, #16
    f5a8:	movw	r3, #2
    f5ac:	bl	6940 <gen_cmp>
    f5b0:	str	r0, [fp, #-4]
    f5b4:	b	f5e8 <gen_ipnet_linktype+0x8c>
    f5b8:	ldr	r0, [pc, #52]	; f5f4 <gen_ipnet_linktype+0x98>
    f5bc:	add	r0, pc, r0
    f5c0:	ldr	r1, [r0]
    f5c4:	movw	r0, #1
    f5c8:	movw	r2, #16
    f5cc:	movw	r3, #26
    f5d0:	bl	6940 <gen_cmp>
    f5d4:	str	r0, [fp, #-4]
    f5d8:	b	f5e8 <gen_ipnet_linktype+0x8c>
    f5dc:	b	f5e0 <gen_ipnet_linktype+0x84>
    f5e0:	bl	f534 <gen_false>
    f5e4:	str	r0, [fp, #-4]
    f5e8:	ldr	r0, [fp, #-4]
    f5ec:	mov	sp, fp
    f5f0:	pop	{fp, pc}
    f5f4:	.word	0x0002a02c
    f5f8:	.word	0x0002a050

0000f5fc <gen_snap>:
    f5fc:	push	{fp, lr}
    f600:	mov	fp, sp
    f604:	sub	sp, sp, #24
    f608:	add	r3, sp, #8
    f60c:	str	r0, [fp, #-4]
    f610:	str	r1, [fp, #-8]
    f614:	mov	r0, #170	; 0xaa
    f618:	strb	r0, [sp, #8]
    f61c:	strb	r0, [sp, #9]
    f620:	mov	r0, #3
    f624:	strb	r0, [sp, #10]
    f628:	ldrh	r0, [fp, #-2]
    f62c:	strb	r0, [sp, #11]
    f630:	ldr	r0, [fp, #-4]
    f634:	lsr	r0, r0, #8
    f638:	strb	r0, [sp, #12]
    f63c:	ldr	r0, [fp, #-4]
    f640:	strb	r0, [sp, #13]
    f644:	ldr	r0, [fp, #-8]
    f648:	lsr	r0, r0, #8
    f64c:	strb	r0, [sp, #14]
    f650:	ldr	r0, [fp, #-8]
    f654:	mov	r1, r0
    f658:	strb	r0, [sp, #15]
    f65c:	movw	r0, #2
    f660:	movw	r2, #0
    f664:	str	r1, [sp, #4]
    f668:	mov	r1, r2
    f66c:	movw	r2, #8
    f670:	bl	f67c <gen_bcmp>
    f674:	mov	sp, fp
    f678:	pop	{fp, pc}

0000f67c <gen_bcmp>:
    f67c:	push	{fp, lr}
    f680:	mov	fp, sp
    f684:	sub	sp, sp, #40	; 0x28
    f688:	str	r0, [fp, #-4]
    f68c:	str	r1, [fp, #-8]
    f690:	str	r2, [fp, #-12]
    f694:	str	r3, [fp, #-16]
    f698:	movw	r0, #0
    f69c:	str	r0, [sp, #20]
    f6a0:	ldr	r0, [fp, #-12]
    f6a4:	cmp	r0, #4
    f6a8:	bcc	f754 <gen_bcmp+0xd8>
    f6ac:	ldr	r0, [fp, #-16]
    f6b0:	ldr	r1, [fp, #-12]
    f6b4:	sub	r1, r1, #4
    f6b8:	add	r0, r0, r1
    f6bc:	str	r0, [sp, #12]
    f6c0:	ldr	r0, [sp, #12]
    f6c4:	ldrb	r0, [r0]
    f6c8:	lsl	r0, r0, #24
    f6cc:	ldr	r1, [sp, #12]
    f6d0:	ldrb	r1, [r1, #1]
    f6d4:	lsl	r1, r1, #16
    f6d8:	orr	r0, r0, r1
    f6dc:	ldr	r1, [sp, #12]
    f6e0:	ldrb	r1, [r1, #2]
    f6e4:	lsl	r1, r1, #8
    f6e8:	orr	r0, r0, r1
    f6ec:	ldr	r1, [sp, #12]
    f6f0:	ldrb	r1, [r1, #3]
    f6f4:	orr	r0, r0, r1
    f6f8:	str	r0, [sp, #8]
    f6fc:	ldr	r0, [fp, #-4]
    f700:	ldr	r1, [fp, #-8]
    f704:	ldr	r2, [fp, #-12]
    f708:	add	r1, r1, r2
    f70c:	sub	r1, r1, #4
    f710:	ldr	r3, [sp, #8]
    f714:	movw	r2, #0
    f718:	bl	6940 <gen_cmp>
    f71c:	str	r0, [sp, #16]
    f720:	ldr	r0, [sp, #20]
    f724:	movw	r1, #0
    f728:	cmp	r0, r1
    f72c:	beq	f73c <gen_bcmp+0xc0>
    f730:	ldr	r0, [sp, #20]
    f734:	ldr	r1, [sp, #16]
    f738:	bl	4ddc <sf_gen_and>
    f73c:	ldr	r0, [sp, #16]
    f740:	str	r0, [sp, #20]
    f744:	ldr	r0, [fp, #-12]
    f748:	sub	r0, r0, #4
    f74c:	str	r0, [fp, #-12]
    f750:	b	f6a0 <gen_bcmp+0x24>
    f754:	b	f758 <gen_bcmp+0xdc>
    f758:	ldr	r0, [fp, #-12]
    f75c:	cmp	r0, #2
    f760:	bcc	f7ec <gen_bcmp+0x170>
    f764:	ldr	r0, [fp, #-16]
    f768:	ldr	r1, [fp, #-12]
    f76c:	sub	r1, r1, #2
    f770:	add	r0, r0, r1
    f774:	str	r0, [sp, #4]
    f778:	ldr	r0, [sp, #4]
    f77c:	ldrb	r0, [r0]
    f780:	lsl	r0, r0, #8
    f784:	ldr	r1, [sp, #4]
    f788:	ldrb	r1, [r1, #1]
    f78c:	orr	r0, r0, r1
    f790:	str	r0, [sp]
    f794:	ldr	r0, [fp, #-4]
    f798:	ldr	r1, [fp, #-8]
    f79c:	ldr	r2, [fp, #-12]
    f7a0:	add	r1, r1, r2
    f7a4:	sub	r1, r1, #2
    f7a8:	ldr	r3, [sp]
    f7ac:	movw	r2, #8
    f7b0:	bl	6940 <gen_cmp>
    f7b4:	str	r0, [sp, #16]
    f7b8:	ldr	r0, [sp, #20]
    f7bc:	movw	r1, #0
    f7c0:	cmp	r0, r1
    f7c4:	beq	f7d4 <gen_bcmp+0x158>
    f7c8:	ldr	r0, [sp, #20]
    f7cc:	ldr	r1, [sp, #16]
    f7d0:	bl	4ddc <sf_gen_and>
    f7d4:	ldr	r0, [sp, #16]
    f7d8:	str	r0, [sp, #20]
    f7dc:	ldr	r0, [fp, #-12]
    f7e0:	sub	r0, r0, #2
    f7e4:	str	r0, [fp, #-12]
    f7e8:	b	f758 <gen_bcmp+0xdc>
    f7ec:	ldr	r0, [fp, #-12]
    f7f0:	cmp	r0, #0
    f7f4:	bls	f838 <gen_bcmp+0x1bc>
    f7f8:	ldr	r0, [fp, #-4]
    f7fc:	ldr	r1, [fp, #-8]
    f800:	ldr	r2, [fp, #-16]
    f804:	ldrb	r3, [r2]
    f808:	movw	r2, #16
    f80c:	bl	6940 <gen_cmp>
    f810:	str	r0, [sp, #16]
    f814:	ldr	r0, [sp, #20]
    f818:	movw	r1, #0
    f81c:	cmp	r0, r1
    f820:	beq	f830 <gen_bcmp+0x1b4>
    f824:	ldr	r0, [sp, #20]
    f828:	ldr	r1, [sp, #16]
    f82c:	bl	4ddc <sf_gen_and>
    f830:	ldr	r0, [sp, #16]
    f834:	str	r0, [sp, #20]
    f838:	ldr	r0, [sp, #20]
    f83c:	mov	sp, fp
    f840:	pop	{fp, pc}

0000f844 <gen_uncond>:
    f844:	push	{fp, lr}
    f848:	mov	fp, sp
    f84c:	sub	sp, sp, #16
    f850:	str	r0, [fp, #-4]
    f854:	movw	r0, #0
    f858:	bl	b078 <new_stmt>
    f85c:	str	r0, [sp, #4]
    f860:	ldr	r0, [fp, #-4]
    f864:	cmp	r0, #0
    f868:	movw	r0, #0
    f86c:	movne	r0, #1
    f870:	mvn	r1, #0
    f874:	eor	r0, r0, r1
    f878:	and	r0, r0, #1
    f87c:	ldr	r1, [sp, #4]
    f880:	str	r0, [r1, #12]
    f884:	movw	r0, #21
    f888:	bl	b4bc <new_block>
    f88c:	str	r0, [sp, #8]
    f890:	ldr	r0, [sp, #4]
    f894:	ldr	r1, [sp, #8]
    f898:	str	r0, [r1, #4]
    f89c:	ldr	r0, [sp, #8]
    f8a0:	mov	sp, fp
    f8a4:	pop	{fp, pc}

0000f8a8 <gen_cmp_le>:
    f8a8:	push	{fp, lr}
    f8ac:	mov	fp, sp
    f8b0:	sub	sp, sp, #32
    f8b4:	str	r0, [fp, #-4]
    f8b8:	str	r1, [fp, #-8]
    f8bc:	str	r2, [fp, #-12]
    f8c0:	str	r3, [sp, #16]
    f8c4:	ldr	r0, [fp, #-4]
    f8c8:	ldr	r1, [fp, #-8]
    f8cc:	ldr	r2, [fp, #-12]
    f8d0:	ldr	r3, [sp, #16]
    f8d4:	mvn	ip, #0
    f8d8:	str	r3, [sp, #12]
    f8dc:	mov	r3, ip
    f8e0:	movw	ip, #32
    f8e4:	str	ip, [sp]
    f8e8:	movw	ip, #1
    f8ec:	str	ip, [sp, #4]
    f8f0:	ldr	ip, [sp, #12]
    f8f4:	str	ip, [sp, #8]
    f8f8:	bl	d3e8 <gen_ncmp>
    f8fc:	mov	sp, fp
    f900:	pop	{fp, pc}

0000f904 <gen_hostop>:
    f904:	push	{fp, lr}
    f908:	mov	fp, sp
    f90c:	sub	sp, sp, #64	; 0x40
    f910:	ldr	ip, [fp, #12]
    f914:	ldr	lr, [fp, #8]
    f918:	str	r0, [fp, #-8]
    f91c:	str	r1, [fp, #-12]
    f920:	str	r2, [fp, #-16]
    f924:	str	r3, [fp, #-20]	; 0xffffffec
    f928:	ldr	r0, [fp, #-16]
    f92c:	cmp	r0, #4
    f930:	str	r0, [sp, #28]
    f934:	bhi	fa74 <gen_hostop+0x170>
    f938:	add	r0, pc, #8
    f93c:	ldr	r1, [sp, #28]
    f940:	ldr	r2, [r0, r1, lsl #2]
    f944:	add	pc, r0, r2
    f948:	.word	0x000000ac
    f94c:	.word	0x00000014
    f950:	.word	0x00000020
    f954:	.word	0x000000ac
    f958:	.word	0x0000002c
    f95c:	ldr	r0, [fp, #8]
    f960:	str	r0, [sp, #32]
    f964:	b	fa78 <gen_hostop+0x174>
    f968:	ldr	r0, [fp, #12]
    f96c:	str	r0, [sp, #32]
    f970:	b	fa78 <gen_hostop+0x174>
    f974:	ldr	r0, [fp, #-8]
    f978:	ldr	r1, [fp, #-12]
    f97c:	ldr	r3, [fp, #-20]	; 0xffffffec
    f980:	ldr	r2, [fp, #8]
    f984:	ldr	ip, [fp, #12]
    f988:	movw	lr, #1
    f98c:	str	r2, [sp, #24]
    f990:	mov	r2, lr
    f994:	ldr	lr, [sp, #24]
    f998:	str	lr, [sp]
    f99c:	str	ip, [sp, #4]
    f9a0:	bl	f904 <gen_hostop>
    f9a4:	str	r0, [fp, #-24]	; 0xffffffe8
    f9a8:	ldr	r0, [fp, #-8]
    f9ac:	ldr	r1, [fp, #-12]
    f9b0:	ldr	r3, [fp, #-20]	; 0xffffffec
    f9b4:	ldr	r2, [fp, #8]
    f9b8:	ldr	ip, [fp, #12]
    f9bc:	movw	lr, #2
    f9c0:	str	r2, [sp, #20]
    f9c4:	mov	r2, lr
    f9c8:	ldr	lr, [sp, #20]
    f9cc:	str	lr, [sp]
    f9d0:	str	ip, [sp, #4]
    f9d4:	bl	f904 <gen_hostop>
    f9d8:	str	r0, [fp, #-28]	; 0xffffffe4
    f9dc:	ldr	r0, [fp, #-24]	; 0xffffffe8
    f9e0:	ldr	r1, [fp, #-28]	; 0xffffffe4
    f9e4:	bl	4ddc <sf_gen_and>
    f9e8:	ldr	r0, [fp, #-28]	; 0xffffffe4
    f9ec:	str	r0, [fp, #-4]
    f9f0:	b	fac4 <gen_hostop+0x1c0>
    f9f4:	ldr	r0, [fp, #-8]
    f9f8:	ldr	r1, [fp, #-12]
    f9fc:	ldr	r3, [fp, #-20]	; 0xffffffec
    fa00:	ldr	r2, [fp, #8]
    fa04:	ldr	ip, [fp, #12]
    fa08:	movw	lr, #1
    fa0c:	str	r2, [sp, #16]
    fa10:	mov	r2, lr
    fa14:	ldr	lr, [sp, #16]
    fa18:	str	lr, [sp]
    fa1c:	str	ip, [sp, #4]
    fa20:	bl	f904 <gen_hostop>
    fa24:	str	r0, [fp, #-24]	; 0xffffffe8
    fa28:	ldr	r0, [fp, #-8]
    fa2c:	ldr	r1, [fp, #-12]
    fa30:	ldr	r3, [fp, #-20]	; 0xffffffec
    fa34:	ldr	r2, [fp, #8]
    fa38:	ldr	ip, [fp, #12]
    fa3c:	movw	lr, #2
    fa40:	str	r2, [sp, #12]
    fa44:	mov	r2, lr
    fa48:	ldr	lr, [sp, #12]
    fa4c:	str	lr, [sp]
    fa50:	str	ip, [sp, #4]
    fa54:	bl	f904 <gen_hostop>
    fa58:	str	r0, [fp, #-28]	; 0xffffffe4
    fa5c:	ldr	r0, [fp, #-24]	; 0xffffffe8
    fa60:	ldr	r1, [fp, #-28]	; 0xffffffe4
    fa64:	bl	4f94 <sf_gen_or>
    fa68:	ldr	r0, [fp, #-28]	; 0xffffffe4
    fa6c:	str	r0, [fp, #-4]
    fa70:	b	fac4 <gen_hostop+0x1c0>
    fa74:	bl	1048 <abort@plt>
    fa78:	ldr	r0, [fp, #-20]	; 0xffffffec
    fa7c:	bl	5b70 <gen_linktype>
    fa80:	str	r0, [fp, #-24]	; 0xffffffe8
    fa84:	ldr	r1, [sp, #32]
    fa88:	ldr	r3, [fp, #-8]
    fa8c:	ldr	r0, [fp, #-12]
    fa90:	movw	r2, #3
    fa94:	str	r0, [sp, #8]
    fa98:	mov	r0, r2
    fa9c:	movw	r2, #0
    faa0:	ldr	ip, [sp, #8]
    faa4:	str	ip, [sp]
    faa8:	bl	be00 <gen_mcmp>
    faac:	str	r0, [fp, #-28]	; 0xffffffe4
    fab0:	ldr	r0, [fp, #-24]	; 0xffffffe8
    fab4:	ldr	r1, [fp, #-28]	; 0xffffffe4
    fab8:	bl	4ddc <sf_gen_and>
    fabc:	ldr	r0, [fp, #-28]	; 0xffffffe4
    fac0:	str	r0, [fp, #-4]
    fac4:	ldr	r0, [fp, #-4]
    fac8:	mov	sp, fp
    facc:	pop	{fp, pc}

0000fad0 <gen_dnhostop>:
    fad0:	push	{fp, lr}
    fad4:	mov	fp, sp
    fad8:	sub	sp, sp, #80	; 0x50
    fadc:	str	r0, [fp, #-8]
    fae0:	str	r1, [fp, #-12]
    fae4:	ldr	r0, [fp, #-12]
    fae8:	cmp	r0, #24
    faec:	str	r0, [sp, #40]	; 0x28
    faf0:	bhi	fc0c <gen_dnhostop+0x13c>
    faf4:	add	r0, pc, #8
    faf8:	ldr	r1, [sp, #40]	; 0x28
    fafc:	ldr	r2, [r0, r1, lsl #2]
    fb00:	add	pc, r0, r2
    fb04:	.word	0x000000c4
    fb08:	.word	0x00000078
    fb0c:	.word	0x00000064
    fb10:	.word	0x000000c4
    fb14:	.word	0x0000008c
    fb18:	.word	0x00000108
    fb1c:	.word	0x00000108
    fb20:	.word	0x00000108
    fb24:	.word	0x00000108
    fb28:	.word	0x00000108
    fb2c:	.word	0x00000108
    fb30:	.word	0x00000108
    fb34:	.word	0x00000108
    fb38:	.word	0x00000108
    fb3c:	.word	0x00000108
    fb40:	.word	0x00000108
    fb44:	.word	0x00000108
    fb48:	.word	0x00000108
    fb4c:	.word	0x00000108
    fb50:	.word	0x00000108
    fb54:	.word	0x00000108
    fb58:	.word	0x00000108
    fb5c:	.word	0x00000108
    fb60:	.word	0x00000108
    fb64:	.word	0x000000fc
    fb68:	movw	r0, #1
    fb6c:	str	r0, [fp, #-36]	; 0xffffffdc
    fb70:	movw	r0, #7
    fb74:	str	r0, [fp, #-32]	; 0xffffffe0
    fb78:	b	fc10 <gen_dnhostop+0x140>
    fb7c:	movw	r0, #3
    fb80:	str	r0, [fp, #-36]	; 0xffffffdc
    fb84:	movw	r0, #15
    fb88:	str	r0, [fp, #-32]	; 0xffffffe0
    fb8c:	b	fc10 <gen_dnhostop+0x140>
    fb90:	ldr	r0, [fp, #-8]
    fb94:	movw	r1, #1
    fb98:	bl	fad0 <gen_dnhostop>
    fb9c:	str	r0, [fp, #-16]
    fba0:	ldr	r0, [fp, #-8]
    fba4:	movw	r1, #2
    fba8:	bl	fad0 <gen_dnhostop>
    fbac:	str	r0, [fp, #-20]	; 0xffffffec
    fbb0:	ldr	r0, [fp, #-16]
    fbb4:	ldr	r1, [fp, #-20]	; 0xffffffec
    fbb8:	bl	4ddc <sf_gen_and>
    fbbc:	ldr	r0, [fp, #-20]	; 0xffffffec
    fbc0:	str	r0, [fp, #-4]
    fbc4:	b	fe20 <gen_dnhostop+0x350>
    fbc8:	ldr	r0, [fp, #-8]
    fbcc:	movw	r1, #1
    fbd0:	bl	fad0 <gen_dnhostop>
    fbd4:	str	r0, [fp, #-16]
    fbd8:	ldr	r0, [fp, #-8]
    fbdc:	movw	r1, #2
    fbe0:	bl	fad0 <gen_dnhostop>
    fbe4:	str	r0, [fp, #-20]	; 0xffffffec
    fbe8:	ldr	r0, [fp, #-16]
    fbec:	ldr	r1, [fp, #-20]	; 0xffffffec
    fbf0:	bl	4f94 <sf_gen_or>
    fbf4:	ldr	r0, [fp, #-20]	; 0xffffffec
    fbf8:	str	r0, [fp, #-4]
    fbfc:	b	fe20 <gen_dnhostop+0x350>
    fc00:	ldr	r0, [pc, #548]	; fe2c <gen_dnhostop+0x35c>
    fc04:	add	r0, pc, r0
    fc08:	bl	2bb8 <sf_bpf_error>
    fc0c:	bl	1048 <abort@plt>
    fc10:	movw	r0, #24579	; 0x6003
    fc14:	bl	5b70 <gen_linktype>
    fc18:	str	r0, [fp, #-16]
    fc1c:	movw	r0, #1665	; 0x681
    fc20:	uxth	r0, r0
    fc24:	bl	fdc <ntohs@plt>
    fc28:	uxth	r3, r0
    fc2c:	movw	r0, #2047	; 0x7ff
    fc30:	uxth	r0, r0
    fc34:	str	r3, [sp, #36]	; 0x24
    fc38:	bl	fdc <ntohs@plt>
    fc3c:	uxth	r0, r0
    fc40:	movw	r1, #3
    fc44:	str	r0, [sp, #32]
    fc48:	mov	r0, r1
    fc4c:	movw	r1, #2
    fc50:	movw	r2, #8
    fc54:	ldr	r3, [sp, #36]	; 0x24
    fc58:	ldr	ip, [sp, #32]
    fc5c:	str	ip, [sp]
    fc60:	bl	be00 <gen_mcmp>
    fc64:	str	r0, [fp, #-28]	; 0xffffffe4
    fc68:	ldr	r0, [fp, #-32]	; 0xffffffe0
    fc6c:	add	r1, r0, #3
    fc70:	ldr	r0, [fp, #-8]
    fc74:	uxth	r0, r0
    fc78:	str	r1, [sp, #28]
    fc7c:	bl	fdc <ntohs@plt>
    fc80:	uxth	r3, r0
    fc84:	movw	r0, #3
    fc88:	ldr	r1, [sp, #28]
    fc8c:	movw	r2, #8
    fc90:	bl	6940 <gen_cmp>
    fc94:	str	r0, [fp, #-20]	; 0xffffffec
    fc98:	ldr	r0, [fp, #-28]	; 0xffffffe4
    fc9c:	ldr	r1, [fp, #-20]	; 0xffffffec
    fca0:	bl	4ddc <sf_gen_and>
    fca4:	movw	r0, #3
    fca8:	movw	r1, #2
    fcac:	movw	r2, #16
    fcb0:	movw	r3, #6
    fcb4:	movw	ip, #7
    fcb8:	str	ip, [sp]
    fcbc:	bl	be00 <gen_mcmp>
    fcc0:	str	r0, [fp, #-28]	; 0xffffffe4
    fcc4:	ldr	r0, [fp, #-32]	; 0xffffffe0
    fcc8:	add	r1, r0, #2
    fccc:	ldr	r0, [fp, #-8]
    fcd0:	uxth	r0, r0
    fcd4:	str	r1, [sp, #24]
    fcd8:	bl	fdc <ntohs@plt>
    fcdc:	uxth	r3, r0
    fce0:	movw	r0, #3
    fce4:	ldr	r1, [sp, #24]
    fce8:	movw	r2, #8
    fcec:	bl	6940 <gen_cmp>
    fcf0:	str	r0, [fp, #-24]	; 0xffffffe8
    fcf4:	ldr	r0, [fp, #-28]	; 0xffffffe4
    fcf8:	ldr	r1, [fp, #-24]	; 0xffffffe8
    fcfc:	bl	4ddc <sf_gen_and>
    fd00:	ldr	r0, [fp, #-24]	; 0xffffffe8
    fd04:	ldr	r1, [fp, #-20]	; 0xffffffec
    fd08:	bl	4f94 <sf_gen_or>
    fd0c:	movw	r0, #641	; 0x281
    fd10:	uxth	r0, r0
    fd14:	bl	fdc <ntohs@plt>
    fd18:	uxth	r3, r0
    fd1c:	movw	r0, #2047	; 0x7ff
    fd20:	uxth	r0, r0
    fd24:	str	r3, [sp, #20]
    fd28:	bl	fdc <ntohs@plt>
    fd2c:	uxth	r0, r0
    fd30:	movw	r1, #3
    fd34:	str	r0, [sp, #16]
    fd38:	mov	r0, r1
    fd3c:	movw	r1, #2
    fd40:	movw	r2, #8
    fd44:	ldr	r3, [sp, #20]
    fd48:	ldr	ip, [sp, #16]
    fd4c:	str	ip, [sp]
    fd50:	bl	be00 <gen_mcmp>
    fd54:	str	r0, [fp, #-28]	; 0xffffffe4
    fd58:	ldr	r0, [fp, #-36]	; 0xffffffdc
    fd5c:	add	r1, r0, #3
    fd60:	ldr	r0, [fp, #-8]
    fd64:	uxth	r0, r0
    fd68:	str	r1, [sp, #12]
    fd6c:	bl	fdc <ntohs@plt>
    fd70:	uxth	r3, r0
    fd74:	movw	r0, #3
    fd78:	ldr	r1, [sp, #12]
    fd7c:	movw	r2, #8
    fd80:	bl	6940 <gen_cmp>
    fd84:	str	r0, [fp, #-24]	; 0xffffffe8
    fd88:	ldr	r0, [fp, #-28]	; 0xffffffe4
    fd8c:	ldr	r1, [fp, #-24]	; 0xffffffe8
    fd90:	bl	4ddc <sf_gen_and>
    fd94:	ldr	r0, [fp, #-24]	; 0xffffffe8
    fd98:	ldr	r1, [fp, #-20]	; 0xffffffec
    fd9c:	bl	4f94 <sf_gen_or>
    fda0:	movw	r0, #3
    fda4:	movw	r1, #2
    fda8:	str	r1, [sp, #8]
    fdac:	movw	r2, #16
    fdb0:	ldr	r3, [sp, #8]
    fdb4:	movw	ip, #7
    fdb8:	str	ip, [sp]
    fdbc:	bl	be00 <gen_mcmp>
    fdc0:	str	r0, [fp, #-28]	; 0xffffffe4
    fdc4:	ldr	r0, [fp, #-36]	; 0xffffffdc
    fdc8:	add	r1, r0, #2
    fdcc:	ldr	r0, [fp, #-8]
    fdd0:	uxth	r0, r0
    fdd4:	str	r1, [sp, #4]
    fdd8:	bl	fdc <ntohs@plt>
    fddc:	uxth	r3, r0
    fde0:	movw	r0, #3
    fde4:	ldr	r1, [sp, #4]
    fde8:	movw	r2, #8
    fdec:	bl	6940 <gen_cmp>
    fdf0:	str	r0, [fp, #-24]	; 0xffffffe8
    fdf4:	ldr	r0, [fp, #-28]	; 0xffffffe4
    fdf8:	ldr	r1, [fp, #-24]	; 0xffffffe8
    fdfc:	bl	4ddc <sf_gen_and>
    fe00:	ldr	r0, [fp, #-24]	; 0xffffffe8
    fe04:	ldr	r1, [fp, #-20]	; 0xffffffec
    fe08:	bl	4f94 <sf_gen_or>
    fe0c:	ldr	r0, [fp, #-16]
    fe10:	ldr	r1, [fp, #-20]	; 0xffffffec
    fe14:	bl	4ddc <sf_gen_and>
    fe18:	ldr	r0, [fp, #-20]	; 0xffffffec
    fe1c:	str	r0, [fp, #-4]
    fe20:	ldr	r0, [fp, #-4]
    fe24:	mov	sp, fp
    fe28:	pop	{fp, pc}
    fe2c:	.word	0x0000d685

0000fe30 <gen_hostop6>:
    fe30:	push	{fp, lr}
    fe34:	mov	fp, sp
    fe38:	sub	sp, sp, #120	; 0x78
    fe3c:	ldr	ip, [fp, #12]
    fe40:	ldr	lr, [fp, #8]
    fe44:	str	r0, [fp, #-8]
    fe48:	str	r1, [fp, #-12]
    fe4c:	str	r2, [fp, #-16]
    fe50:	str	r3, [fp, #-20]	; 0xffffffec
    fe54:	ldr	r0, [fp, #-16]
    fe58:	cmp	r0, #4
    fe5c:	str	r0, [fp, #-44]	; 0xffffffd4
    fe60:	bhi	ffa0 <gen_hostop6+0x170>
    fe64:	add	r0, pc, #8
    fe68:	ldr	r1, [fp, #-44]	; 0xffffffd4
    fe6c:	ldr	r2, [r0, r1, lsl #2]
    fe70:	add	pc, r0, r2
    fe74:	.word	0x000000ac
    fe78:	.word	0x00000014
    fe7c:	.word	0x00000020
    fe80:	.word	0x000000ac
    fe84:	.word	0x0000002c
    fe88:	ldr	r0, [fp, #8]
    fe8c:	str	r0, [fp, #-32]	; 0xffffffe0
    fe90:	b	ffa4 <gen_hostop6+0x174>
    fe94:	ldr	r0, [fp, #12]
    fe98:	str	r0, [fp, #-32]	; 0xffffffe0
    fe9c:	b	ffa4 <gen_hostop6+0x174>
    fea0:	ldr	r0, [fp, #-8]
    fea4:	ldr	r1, [fp, #-12]
    fea8:	ldr	r3, [fp, #-20]	; 0xffffffec
    feac:	ldr	r2, [fp, #8]
    feb0:	ldr	ip, [fp, #12]
    feb4:	movw	lr, #1
    feb8:	str	r2, [fp, #-48]	; 0xffffffd0
    febc:	mov	r2, lr
    fec0:	ldr	lr, [fp, #-48]	; 0xffffffd0
    fec4:	str	lr, [sp]
    fec8:	str	ip, [sp, #4]
    fecc:	bl	fe30 <gen_hostop6>
    fed0:	str	r0, [fp, #-24]	; 0xffffffe8
    fed4:	ldr	r0, [fp, #-8]
    fed8:	ldr	r1, [fp, #-12]
    fedc:	ldr	r3, [fp, #-20]	; 0xffffffec
    fee0:	ldr	r2, [fp, #8]
    fee4:	ldr	ip, [fp, #12]
    fee8:	movw	lr, #2
    feec:	str	r2, [fp, #-52]	; 0xffffffcc
    fef0:	mov	r2, lr
    fef4:	ldr	lr, [fp, #-52]	; 0xffffffcc
    fef8:	str	lr, [sp]
    fefc:	str	ip, [sp, #4]
    ff00:	bl	fe30 <gen_hostop6>
    ff04:	str	r0, [fp, #-28]	; 0xffffffe4
    ff08:	ldr	r0, [fp, #-24]	; 0xffffffe8
    ff0c:	ldr	r1, [fp, #-28]	; 0xffffffe4
    ff10:	bl	4ddc <sf_gen_and>
    ff14:	ldr	r0, [fp, #-28]	; 0xffffffe4
    ff18:	str	r0, [fp, #-4]
    ff1c:	b	10148 <gen_hostop6+0x318>
    ff20:	ldr	r0, [fp, #-8]
    ff24:	ldr	r1, [fp, #-12]
    ff28:	ldr	r3, [fp, #-20]	; 0xffffffec
    ff2c:	ldr	r2, [fp, #8]
    ff30:	ldr	ip, [fp, #12]
    ff34:	movw	lr, #1
    ff38:	str	r2, [fp, #-56]	; 0xffffffc8
    ff3c:	mov	r2, lr
    ff40:	ldr	lr, [fp, #-56]	; 0xffffffc8
    ff44:	str	lr, [sp]
    ff48:	str	ip, [sp, #4]
    ff4c:	bl	fe30 <gen_hostop6>
    ff50:	str	r0, [fp, #-24]	; 0xffffffe8
    ff54:	ldr	r0, [fp, #-8]
    ff58:	ldr	r1, [fp, #-12]
    ff5c:	ldr	r3, [fp, #-20]	; 0xffffffec
    ff60:	ldr	r2, [fp, #8]
    ff64:	ldr	ip, [fp, #12]
    ff68:	movw	lr, #2
    ff6c:	str	r2, [sp, #60]	; 0x3c
    ff70:	mov	r2, lr
    ff74:	ldr	lr, [sp, #60]	; 0x3c
    ff78:	str	lr, [sp]
    ff7c:	str	ip, [sp, #4]
    ff80:	bl	fe30 <gen_hostop6>
    ff84:	str	r0, [fp, #-28]	; 0xffffffe4
    ff88:	ldr	r0, [fp, #-24]	; 0xffffffe8
    ff8c:	ldr	r1, [fp, #-28]	; 0xffffffe4
    ff90:	bl	4f94 <sf_gen_or>
    ff94:	ldr	r0, [fp, #-28]	; 0xffffffe4
    ff98:	str	r0, [fp, #-4]
    ff9c:	b	10148 <gen_hostop6+0x318>
    ffa0:	bl	1048 <abort@plt>
    ffa4:	ldr	r0, [fp, #-8]
    ffa8:	str	r0, [fp, #-36]	; 0xffffffdc
    ffac:	ldr	r0, [fp, #-12]
    ffb0:	str	r0, [fp, #-40]	; 0xffffffd8
    ffb4:	ldr	r0, [fp, #-32]	; 0xffffffe0
    ffb8:	add	r1, r0, #12
    ffbc:	ldr	r0, [fp, #-36]	; 0xffffffdc
    ffc0:	ldr	r0, [r0, #12]
    ffc4:	str	r1, [sp, #56]	; 0x38
    ffc8:	bl	f40 <ntohl@plt>
    ffcc:	ldr	r1, [fp, #-40]	; 0xffffffd8
    ffd0:	ldr	r1, [r1, #12]
    ffd4:	str	r0, [sp, #52]	; 0x34
    ffd8:	mov	r0, r1
    ffdc:	bl	f40 <ntohl@plt>
    ffe0:	movw	r1, #3
    ffe4:	str	r0, [sp, #48]	; 0x30
    ffe8:	mov	r0, r1
    ffec:	ldr	r1, [sp, #56]	; 0x38
    fff0:	movw	r2, #0
    fff4:	ldr	r3, [sp, #52]	; 0x34
    fff8:	ldr	ip, [sp, #48]	; 0x30
    fffc:	str	ip, [sp]
   10000:	bl	be00 <gen_mcmp>
   10004:	str	r0, [fp, #-28]	; 0xffffffe4
   10008:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1000c:	add	r1, r0, #8
   10010:	ldr	r0, [fp, #-36]	; 0xffffffdc
   10014:	ldr	r0, [r0, #8]
   10018:	str	r1, [sp, #44]	; 0x2c
   1001c:	bl	f40 <ntohl@plt>
   10020:	ldr	r1, [fp, #-40]	; 0xffffffd8
   10024:	ldr	r1, [r1, #8]
   10028:	str	r0, [sp, #40]	; 0x28
   1002c:	mov	r0, r1
   10030:	bl	f40 <ntohl@plt>
   10034:	movw	r1, #3
   10038:	str	r0, [sp, #36]	; 0x24
   1003c:	mov	r0, r1
   10040:	ldr	r1, [sp, #44]	; 0x2c
   10044:	movw	r2, #0
   10048:	ldr	r3, [sp, #40]	; 0x28
   1004c:	ldr	ip, [sp, #36]	; 0x24
   10050:	str	ip, [sp]
   10054:	bl	be00 <gen_mcmp>
   10058:	str	r0, [fp, #-24]	; 0xffffffe8
   1005c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   10060:	ldr	r1, [fp, #-28]	; 0xffffffe4
   10064:	bl	4ddc <sf_gen_and>
   10068:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1006c:	add	r1, r0, #4
   10070:	ldr	r0, [fp, #-36]	; 0xffffffdc
   10074:	ldr	r0, [r0, #4]
   10078:	str	r1, [sp, #32]
   1007c:	bl	f40 <ntohl@plt>
   10080:	ldr	r1, [fp, #-40]	; 0xffffffd8
   10084:	ldr	r1, [r1, #4]
   10088:	str	r0, [sp, #28]
   1008c:	mov	r0, r1
   10090:	bl	f40 <ntohl@plt>
   10094:	movw	r1, #3
   10098:	str	r0, [sp, #24]
   1009c:	mov	r0, r1
   100a0:	ldr	r1, [sp, #32]
   100a4:	movw	r2, #0
   100a8:	ldr	r3, [sp, #28]
   100ac:	ldr	ip, [sp, #24]
   100b0:	str	ip, [sp]
   100b4:	bl	be00 <gen_mcmp>
   100b8:	str	r0, [fp, #-24]	; 0xffffffe8
   100bc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   100c0:	ldr	r1, [fp, #-28]	; 0xffffffe4
   100c4:	bl	4ddc <sf_gen_and>
   100c8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   100cc:	add	r1, r0, #0
   100d0:	ldr	r0, [fp, #-36]	; 0xffffffdc
   100d4:	ldr	r0, [r0]
   100d8:	str	r1, [sp, #20]
   100dc:	bl	f40 <ntohl@plt>
   100e0:	ldr	r1, [fp, #-40]	; 0xffffffd8
   100e4:	ldr	r1, [r1]
   100e8:	str	r0, [sp, #16]
   100ec:	mov	r0, r1
   100f0:	bl	f40 <ntohl@plt>
   100f4:	movw	r1, #3
   100f8:	str	r0, [sp, #12]
   100fc:	mov	r0, r1
   10100:	ldr	r1, [sp, #20]
   10104:	movw	r2, #0
   10108:	ldr	r3, [sp, #16]
   1010c:	ldr	ip, [sp, #12]
   10110:	str	ip, [sp]
   10114:	bl	be00 <gen_mcmp>
   10118:	str	r0, [fp, #-24]	; 0xffffffe8
   1011c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   10120:	ldr	r1, [fp, #-28]	; 0xffffffe4
   10124:	bl	4ddc <sf_gen_and>
   10128:	ldr	r0, [fp, #-20]	; 0xffffffec
   1012c:	bl	5b70 <gen_linktype>
   10130:	str	r0, [fp, #-24]	; 0xffffffe8
   10134:	ldr	r0, [fp, #-24]	; 0xffffffe8
   10138:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1013c:	bl	4ddc <sf_gen_and>
   10140:	ldr	r0, [fp, #-28]	; 0xffffffe4
   10144:	str	r0, [fp, #-4]
   10148:	ldr	r0, [fp, #-4]
   1014c:	mov	sp, fp
   10150:	pop	{fp, pc}

00010154 <gen_prism_llprefixlen>:
   10154:	push	{fp, lr}
   10158:	mov	fp, sp
   1015c:	sub	sp, sp, #8
   10160:	ldr	r0, [pc, #72]	; 101b0 <gen_prism_llprefixlen+0x5c>
   10164:	add	r0, pc, r0
   10168:	ldr	r0, [r0]
   1016c:	cmn	r0, #1
   10170:	bne	10184 <gen_prism_llprefixlen+0x30>
   10174:	bl	af18 <alloc_reg>
   10178:	ldr	r1, [pc, #52]	; 101b4 <gen_prism_llprefixlen+0x60>
   1017c:	add	r1, pc, r1
   10180:	str	r0, [r1]
   10184:	movw	r0, #97	; 0x61
   10188:	bl	b078 <new_stmt>
   1018c:	ldr	r1, [pc, #36]	; 101b8 <gen_prism_llprefixlen+0x64>
   10190:	add	r1, pc, r1
   10194:	str	r0, [sp, #4]
   10198:	ldr	r0, [r1]
   1019c:	ldr	r1, [sp, #4]
   101a0:	str	r0, [r1, #12]
   101a4:	ldr	r0, [sp, #4]
   101a8:	mov	sp, fp
   101ac:	pop	{fp, pc}
   101b0:	.word	0x00029554
   101b4:	.word	0x0002953c
   101b8:	.word	0x00029528

000101bc <gen_avs_llprefixlen>:
   101bc:	push	{fp, lr}
   101c0:	mov	fp, sp
   101c4:	sub	sp, sp, #8
   101c8:	ldr	r0, [pc, #72]	; 10218 <gen_avs_llprefixlen+0x5c>
   101cc:	add	r0, pc, r0
   101d0:	ldr	r0, [r0]
   101d4:	cmn	r0, #1
   101d8:	bne	101ec <gen_avs_llprefixlen+0x30>
   101dc:	bl	af18 <alloc_reg>
   101e0:	ldr	r1, [pc, #52]	; 1021c <gen_avs_llprefixlen+0x60>
   101e4:	add	r1, pc, r1
   101e8:	str	r0, [r1]
   101ec:	movw	r0, #97	; 0x61
   101f0:	bl	b078 <new_stmt>
   101f4:	ldr	r1, [pc, #36]	; 10220 <gen_avs_llprefixlen+0x64>
   101f8:	add	r1, pc, r1
   101fc:	str	r0, [sp, #4]
   10200:	ldr	r0, [r1]
   10204:	ldr	r1, [sp, #4]
   10208:	str	r0, [r1, #12]
   1020c:	ldr	r0, [sp, #4]
   10210:	mov	sp, fp
   10214:	pop	{fp, pc}
   10218:	.word	0x000294ec
   1021c:	.word	0x000294d4
   10220:	.word	0x000294c0

00010224 <gen_radiotap_llprefixlen>:
   10224:	push	{fp, lr}
   10228:	mov	fp, sp
   1022c:	sub	sp, sp, #8
   10230:	ldr	r0, [pc, #72]	; 10280 <gen_radiotap_llprefixlen+0x5c>
   10234:	add	r0, pc, r0
   10238:	ldr	r0, [r0]
   1023c:	cmn	r0, #1
   10240:	bne	10254 <gen_radiotap_llprefixlen+0x30>
   10244:	bl	af18 <alloc_reg>
   10248:	ldr	r1, [pc, #52]	; 10284 <gen_radiotap_llprefixlen+0x60>
   1024c:	add	r1, pc, r1
   10250:	str	r0, [r1]
   10254:	movw	r0, #97	; 0x61
   10258:	bl	b078 <new_stmt>
   1025c:	ldr	r1, [pc, #36]	; 10288 <gen_radiotap_llprefixlen+0x64>
   10260:	add	r1, pc, r1
   10264:	str	r0, [sp, #4]
   10268:	ldr	r0, [r1]
   1026c:	ldr	r1, [sp, #4]
   10270:	str	r0, [r1, #12]
   10274:	ldr	r0, [sp, #4]
   10278:	mov	sp, fp
   1027c:	pop	{fp, pc}
   10280:	.word	0x00029484
   10284:	.word	0x0002946c
   10288:	.word	0x00029458

0001028c <gen_ppi_llprefixlen>:
   1028c:	push	{fp, lr}
   10290:	mov	fp, sp
   10294:	sub	sp, sp, #8
   10298:	ldr	r0, [pc, #72]	; 102e8 <gen_ppi_llprefixlen+0x5c>
   1029c:	add	r0, pc, r0
   102a0:	ldr	r0, [r0]
   102a4:	cmn	r0, #1
   102a8:	bne	102bc <gen_ppi_llprefixlen+0x30>
   102ac:	bl	af18 <alloc_reg>
   102b0:	ldr	r1, [pc, #52]	; 102ec <gen_ppi_llprefixlen+0x60>
   102b4:	add	r1, pc, r1
   102b8:	str	r0, [r1]
   102bc:	movw	r0, #97	; 0x61
   102c0:	bl	b078 <new_stmt>
   102c4:	ldr	r1, [pc, #36]	; 102f0 <gen_ppi_llprefixlen+0x64>
   102c8:	add	r1, pc, r1
   102cc:	str	r0, [sp, #4]
   102d0:	ldr	r0, [r1]
   102d4:	ldr	r1, [sp, #4]
   102d8:	str	r0, [r1, #12]
   102dc:	ldr	r0, [sp, #4]
   102e0:	mov	sp, fp
   102e4:	pop	{fp, pc}
   102e8:	.word	0x0002941c
   102ec:	.word	0x00029404
   102f0:	.word	0x000293f0

000102f4 <gen_load_llrel>:
   102f4:	push	{fp, lr}
   102f8:	mov	fp, sp
   102fc:	sub	sp, sp, #16
   10300:	str	r0, [fp, #-4]
   10304:	str	r1, [sp, #8]
   10308:	bl	b0ac <gen_llprefixlen>
   1030c:	str	r0, [sp, #4]
   10310:	ldr	r0, [sp, #4]
   10314:	movw	r1, #0
   10318:	cmp	r0, r1
   1031c:	beq	1034c <gen_load_llrel+0x58>
   10320:	ldr	r0, [sp, #8]
   10324:	orr	r0, r0, #64	; 0x40
   10328:	bl	b078 <new_stmt>
   1032c:	str	r0, [sp]
   10330:	ldr	r0, [fp, #-4]
   10334:	ldr	r1, [sp]
   10338:	str	r0, [r1, #12]
   1033c:	ldr	r0, [sp, #4]
   10340:	ldr	r1, [sp]
   10344:	bl	a914 <sf_append>
   10348:	b	10378 <gen_load_llrel+0x84>
   1034c:	ldr	r0, [sp, #8]
   10350:	orr	r0, r0, #32
   10354:	bl	b078 <new_stmt>
   10358:	ldr	r1, [pc, #36]	; 10384 <gen_load_llrel+0x90>
   1035c:	add	r1, pc, r1
   10360:	str	r0, [sp, #4]
   10364:	ldr	r0, [fp, #-4]
   10368:	ldr	r1, [r1]
   1036c:	add	r0, r0, r1
   10370:	ldr	r1, [sp, #4]
   10374:	str	r0, [r1, #12]
   10378:	ldr	r0, [sp, #4]
   1037c:	mov	sp, fp
   10380:	pop	{fp, pc}
   10384:	.word	0x00029290

00010388 <gen_load_macplrel>:
   10388:	push	{fp, lr}
   1038c:	mov	fp, sp
   10390:	sub	sp, sp, #16
   10394:	str	r0, [fp, #-4]
   10398:	str	r1, [sp, #8]
   1039c:	bl	b180 <gen_off_macpl>
   103a0:	str	r0, [sp, #4]
   103a4:	ldr	r0, [sp, #4]
   103a8:	movw	r1, #0
   103ac:	cmp	r0, r1
   103b0:	beq	103e0 <gen_load_macplrel+0x58>
   103b4:	ldr	r0, [sp, #8]
   103b8:	orr	r0, r0, #64	; 0x40
   103bc:	bl	b078 <new_stmt>
   103c0:	str	r0, [sp]
   103c4:	ldr	r0, [fp, #-4]
   103c8:	ldr	r1, [sp]
   103cc:	str	r0, [r1, #12]
   103d0:	ldr	r0, [sp, #4]
   103d4:	ldr	r1, [sp]
   103d8:	bl	a914 <sf_append>
   103dc:	b	1040c <gen_load_macplrel+0x84>
   103e0:	ldr	r0, [sp, #8]
   103e4:	orr	r0, r0, #32
   103e8:	bl	b078 <new_stmt>
   103ec:	ldr	r1, [pc, #36]	; 10418 <gen_load_macplrel+0x90>
   103f0:	add	r1, pc, r1
   103f4:	str	r0, [sp, #4]
   103f8:	ldr	r0, [r1]
   103fc:	ldr	r1, [fp, #-4]
   10400:	add	r0, r0, r1
   10404:	ldr	r1, [sp, #4]
   10408:	str	r0, [r1, #12]
   1040c:	ldr	r0, [sp, #4]
   10410:	mov	sp, fp
   10414:	pop	{fp, pc}
   10418:	.word	0x00029200

0001041c <pcap_nametoaddr>:
   1041c:	push	{fp, lr}
   10420:	mov	fp, sp
   10424:	sub	sp, sp, #16
   10428:	str	r0, [sp, #8]
   1042c:	ldr	r0, [sp, #8]
   10430:	bl	1030 <gethostbyname@plt>
   10434:	str	r0, [sp]
   10438:	movw	r1, #0
   1043c:	cmp	r0, r1
   10440:	beq	104a0 <pcap_nametoaddr+0x84>
   10444:	ldr	r0, [sp]
   10448:	ldr	r0, [r0, #16]
   1044c:	str	r0, [sp, #4]
   10450:	ldr	r0, [sp, #4]
   10454:	ldr	r0, [r0]
   10458:	movw	r1, #0
   1045c:	cmp	r0, r1
   10460:	beq	10490 <pcap_nametoaddr+0x74>
   10464:	ldr	r0, [sp, #4]
   10468:	ldr	r0, [r0]
   1046c:	ldr	r0, [r0]
   10470:	bl	f40 <ntohl@plt>
   10474:	ldr	r1, [sp, #4]
   10478:	ldr	r1, [r1]
   1047c:	str	r0, [r1]
   10480:	ldr	r0, [sp, #4]
   10484:	add	r0, r0, #4
   10488:	str	r0, [sp, #4]
   1048c:	b	10450 <pcap_nametoaddr+0x34>
   10490:	ldr	r0, [sp]
   10494:	ldr	r0, [r0, #16]
   10498:	str	r0, [fp, #-4]
   1049c:	b	104a8 <pcap_nametoaddr+0x8c>
   104a0:	movw	r0, #0
   104a4:	str	r0, [fp, #-4]
   104a8:	ldr	r0, [fp, #-4]
   104ac:	mov	sp, fp
   104b0:	pop	{fp, pc}

000104b4 <pcap_nametoaddrinfo>:
   104b4:	push	{fp, lr}
   104b8:	mov	fp, sp
   104bc:	sub	sp, sp, #56	; 0x38
   104c0:	str	r0, [fp, #-8]
   104c4:	add	r0, sp, #16
   104c8:	mov	r1, r0
   104cc:	str	r0, [sp, #4]
   104d0:	mov	r0, r1
   104d4:	movw	r1, #0
   104d8:	and	r1, r1, #255	; 0xff
   104dc:	movw	r2, #32
   104e0:	bl	fac <memset@plt>
   104e4:	movw	r0, #0
   104e8:	str	r0, [sp, #20]
   104ec:	movw	r1, #1
   104f0:	str	r1, [sp, #24]
   104f4:	movw	r1, #6
   104f8:	str	r1, [sp, #28]
   104fc:	ldr	r1, [fp, #-8]
   10500:	str	r0, [sp]
   10504:	mov	r0, r1
   10508:	ldr	r1, [sp]
   1050c:	ldr	r2, [sp, #4]
   10510:	add	r3, sp, #12
   10514:	bl	1018 <getaddrinfo@plt>
   10518:	str	r0, [sp, #8]
   1051c:	ldr	r0, [sp, #8]
   10520:	cmp	r0, #0
   10524:	beq	10534 <pcap_nametoaddrinfo+0x80>
   10528:	movw	r0, #0
   1052c:	str	r0, [fp, #-4]
   10530:	b	1053c <pcap_nametoaddrinfo+0x88>
   10534:	ldr	r0, [sp, #12]
   10538:	str	r0, [fp, #-4]
   1053c:	ldr	r0, [fp, #-4]
   10540:	mov	sp, fp
   10544:	pop	{fp, pc}

00010548 <pcap_nametonetaddr>:
   10548:	push	{fp, lr}
   1054c:	mov	fp, sp
   10550:	sub	sp, sp, #16
   10554:	str	r0, [sp, #8]
   10558:	ldr	r0, [sp, #8]
   1055c:	bl	ec8 <getnetbyname@plt>
   10560:	str	r0, [sp, #4]
   10564:	movw	r1, #0
   10568:	cmp	r0, r1
   1056c:	beq	10580 <pcap_nametonetaddr+0x38>
   10570:	ldr	r0, [sp, #4]
   10574:	ldr	r0, [r0, #12]
   10578:	str	r0, [fp, #-4]
   1057c:	b	10588 <pcap_nametonetaddr+0x40>
   10580:	movw	r0, #0
   10584:	str	r0, [fp, #-4]
   10588:	ldr	r0, [fp, #-4]
   1058c:	mov	sp, fp
   10590:	pop	{fp, pc}

00010594 <pcap_nametoport>:
   10594:	push	{fp, lr}
   10598:	mov	fp, sp
   1059c:	sub	sp, sp, #32
   105a0:	ldr	r3, [pc, #300]	; 106d4 <pcap_nametoport+0x140>
   105a4:	add	r3, pc, r3
   105a8:	str	r0, [fp, #-8]
   105ac:	str	r1, [fp, #-12]
   105b0:	str	r2, [sp, #16]
   105b4:	mvn	r0, #0
   105b8:	str	r0, [sp, #8]
   105bc:	str	r0, [sp, #4]
   105c0:	ldr	r0, [fp, #-8]
   105c4:	mov	r1, r3
   105c8:	bl	f94 <getservbyname@plt>
   105cc:	str	r0, [sp, #12]
   105d0:	ldr	r0, [sp, #12]
   105d4:	movw	r1, #0
   105d8:	cmp	r0, r1
   105dc:	beq	105f8 <pcap_nametoport+0x64>
   105e0:	ldr	r0, [sp, #12]
   105e4:	ldr	r0, [r0, #8]
   105e8:	uxth	r0, r0
   105ec:	bl	fdc <ntohs@plt>
   105f0:	uxth	r0, r0
   105f4:	str	r0, [sp, #8]
   105f8:	ldr	r0, [pc, #216]	; 106d8 <pcap_nametoport+0x144>
   105fc:	add	r1, pc, r0
   10600:	ldr	r0, [fp, #-8]
   10604:	bl	f94 <getservbyname@plt>
   10608:	str	r0, [sp, #12]
   1060c:	ldr	r0, [sp, #12]
   10610:	movw	r1, #0
   10614:	cmp	r0, r1
   10618:	beq	10634 <pcap_nametoport+0xa0>
   1061c:	ldr	r0, [sp, #12]
   10620:	ldr	r0, [r0, #8]
   10624:	uxth	r0, r0
   10628:	bl	fdc <ntohs@plt>
   1062c:	uxth	r0, r0
   10630:	str	r0, [sp, #4]
   10634:	ldr	r0, [sp, #8]
   10638:	cmp	r0, #0
   1063c:	blt	10690 <pcap_nametoport+0xfc>
   10640:	ldr	r0, [sp, #8]
   10644:	ldr	r1, [fp, #-12]
   10648:	str	r0, [r1]
   1064c:	ldr	r0, [sp, #16]
   10650:	movw	r1, #6
   10654:	str	r1, [r0]
   10658:	ldr	r0, [sp, #4]
   1065c:	cmp	r0, #0
   10660:	blt	10684 <pcap_nametoport+0xf0>
   10664:	ldr	r0, [sp, #4]
   10668:	ldr	r1, [sp, #8]
   1066c:	cmp	r0, r1
   10670:	bne	10680 <pcap_nametoport+0xec>
   10674:	ldr	r0, [sp, #16]
   10678:	mvn	r1, #0
   1067c:	str	r1, [r0]
   10680:	b	10684 <pcap_nametoport+0xf0>
   10684:	movw	r0, #1
   10688:	str	r0, [fp, #-4]
   1068c:	b	106c8 <pcap_nametoport+0x134>
   10690:	ldr	r0, [sp, #4]
   10694:	cmp	r0, #0
   10698:	blt	106c0 <pcap_nametoport+0x12c>
   1069c:	ldr	r0, [sp, #4]
   106a0:	ldr	r1, [fp, #-12]
   106a4:	str	r0, [r1]
   106a8:	ldr	r0, [sp, #16]
   106ac:	movw	r1, #17
   106b0:	str	r1, [r0]
   106b4:	movw	r0, #1
   106b8:	str	r0, [fp, #-4]
   106bc:	b	106c8 <pcap_nametoport+0x134>
   106c0:	movw	r0, #0
   106c4:	str	r0, [fp, #-4]
   106c8:	ldr	r0, [fp, #-4]
   106cc:	mov	sp, fp
   106d0:	pop	{fp, pc}
   106d4:	.word	0x0000bc1e
   106d8:	.word	0x0000bbfb

000106dc <pcap_nametoportrange>:
   106dc:	push	{fp, lr}
   106e0:	mov	fp, sp
   106e4:	sub	sp, sp, #40	; 0x28
   106e8:	ldr	ip, [pc, #336]	; 10840 <pcap_nametoportrange+0x164>
   106ec:	add	ip, pc, ip
   106f0:	str	r0, [fp, #-8]
   106f4:	str	r1, [fp, #-12]
   106f8:	str	r2, [fp, #-16]
   106fc:	str	r3, [sp, #20]
   10700:	ldr	r0, [fp, #-8]
   10704:	mov	r1, ip
   10708:	add	r2, sp, #16
   1070c:	add	r3, sp, #12
   10710:	bl	fe8 <sscanf@plt>
   10714:	cmp	r0, #2
   10718:	beq	10808 <pcap_nametoportrange+0x12c>
   1071c:	ldr	r0, [fp, #-8]
   10720:	bl	eec <strdup@plt>
   10724:	str	r0, [sp, #4]
   10728:	movw	r1, #0
   1072c:	cmp	r0, r1
   10730:	bne	10740 <pcap_nametoportrange+0x64>
   10734:	movw	r0, #0
   10738:	str	r0, [fp, #-4]
   1073c:	b	10834 <pcap_nametoportrange+0x158>
   10740:	ldr	r0, [sp, #4]
   10744:	movw	r1, #45	; 0x2d
   10748:	bl	f70 <strchr@plt>
   1074c:	str	r0, [sp, #8]
   10750:	movw	r1, #0
   10754:	cmp	r0, r1
   10758:	bne	10770 <pcap_nametoportrange+0x94>
   1075c:	ldr	r0, [sp, #4]
   10760:	bl	ebc <free@plt>
   10764:	movw	r0, #0
   10768:	str	r0, [fp, #-4]
   1076c:	b	10834 <pcap_nametoportrange+0x158>
   10770:	ldr	r0, [sp, #8]
   10774:	movw	r1, #0
   10778:	strb	r1, [r0]
   1077c:	ldr	r0, [sp, #4]
   10780:	ldr	r1, [fp, #-12]
   10784:	ldr	r2, [sp, #20]
   10788:	bl	10594 <pcap_nametoport>
   1078c:	cmp	r0, #0
   10790:	bne	107a8 <pcap_nametoportrange+0xcc>
   10794:	ldr	r0, [sp, #4]
   10798:	bl	ebc <free@plt>
   1079c:	movw	r0, #0
   107a0:	str	r0, [fp, #-4]
   107a4:	b	10834 <pcap_nametoportrange+0x158>
   107a8:	ldr	r0, [sp, #20]
   107ac:	ldr	r0, [r0]
   107b0:	str	r0, [sp]
   107b4:	ldr	r0, [sp, #8]
   107b8:	add	r0, r0, #1
   107bc:	ldr	r1, [fp, #-16]
   107c0:	ldr	r2, [sp, #20]
   107c4:	bl	10594 <pcap_nametoport>
   107c8:	cmp	r0, #0
   107cc:	bne	107e4 <pcap_nametoportrange+0x108>
   107d0:	ldr	r0, [sp, #4]
   107d4:	bl	ebc <free@plt>
   107d8:	movw	r0, #0
   107dc:	str	r0, [fp, #-4]
   107e0:	b	10834 <pcap_nametoportrange+0x158>
   107e4:	ldr	r0, [sp, #20]
   107e8:	ldr	r0, [r0]
   107ec:	ldr	r1, [sp]
   107f0:	cmp	r0, r1
   107f4:	beq	10804 <pcap_nametoportrange+0x128>
   107f8:	ldr	r0, [sp, #20]
   107fc:	mvn	r1, #0
   10800:	str	r1, [r0]
   10804:	b	1082c <pcap_nametoportrange+0x150>
   10808:	ldr	r0, [sp, #16]
   1080c:	ldr	r1, [fp, #-12]
   10810:	str	r0, [r1]
   10814:	ldr	r0, [sp, #12]
   10818:	ldr	r1, [fp, #-16]
   1081c:	str	r0, [r1]
   10820:	ldr	r0, [sp, #20]
   10824:	mvn	r1, #0
   10828:	str	r1, [r0]
   1082c:	movw	r0, #1
   10830:	str	r0, [fp, #-4]
   10834:	ldr	r0, [fp, #-4]
   10838:	mov	sp, fp
   1083c:	pop	{fp, pc}
   10840:	.word	0x0000ce18

00010844 <pcap_nametoproto>:
   10844:	push	{fp, lr}
   10848:	mov	fp, sp
   1084c:	sub	sp, sp, #16
   10850:	str	r0, [sp, #8]
   10854:	ldr	r0, [sp, #8]
   10858:	bl	e98 <getprotobyname@plt>
   1085c:	str	r0, [sp, #4]
   10860:	ldr	r0, [sp, #4]
   10864:	movw	r1, #0
   10868:	cmp	r0, r1
   1086c:	beq	10880 <pcap_nametoproto+0x3c>
   10870:	ldr	r0, [sp, #4]
   10874:	ldr	r0, [r0, #8]
   10878:	str	r0, [fp, #-4]
   1087c:	b	10888 <pcap_nametoproto+0x44>
   10880:	mvn	r0, #0
   10884:	str	r0, [fp, #-4]
   10888:	ldr	r0, [fp, #-4]
   1088c:	mov	sp, fp
   10890:	pop	{fp, pc}

00010894 <pcap_nametoeproto>:
   10894:	push	{fp, lr}
   10898:	mov	fp, sp
   1089c:	sub	sp, sp, #16
   108a0:	ldr	r1, [pc, #104]	; 10910 <pcap_nametoeproto+0x7c>
   108a4:	add	r1, pc, r1
   108a8:	str	r0, [sp, #8]
   108ac:	str	r1, [sp, #4]
   108b0:	ldr	r0, [sp, #4]
   108b4:	ldr	r0, [r0]
   108b8:	movw	r1, #0
   108bc:	cmp	r0, r1
   108c0:	beq	108fc <pcap_nametoeproto+0x68>
   108c4:	ldr	r0, [sp, #4]
   108c8:	ldr	r0, [r0]
   108cc:	ldr	r1, [sp, #8]
   108d0:	bl	e68 <strcmp@plt>
   108d4:	cmp	r0, #0
   108d8:	bne	108ec <pcap_nametoeproto+0x58>
   108dc:	ldr	r0, [sp, #4]
   108e0:	ldrh	r0, [r0, #4]
   108e4:	str	r0, [fp, #-4]
   108e8:	b	10904 <pcap_nametoeproto+0x70>
   108ec:	ldr	r0, [sp, #4]
   108f0:	add	r0, r0, #8
   108f4:	str	r0, [sp, #4]
   108f8:	b	108b0 <pcap_nametoeproto+0x1c>
   108fc:	mvn	r0, #0
   10900:	str	r0, [fp, #-4]
   10904:	ldr	r0, [fp, #-4]
   10908:	mov	sp, fp
   1090c:	pop	{fp, pc}
   10910:	.word	0x000289b8

00010914 <pcap_nametollc>:
   10914:	push	{fp, lr}
   10918:	mov	fp, sp
   1091c:	sub	sp, sp, #16
   10920:	ldr	r1, [pc, #104]	; 10990 <pcap_nametollc+0x7c>
   10924:	add	r1, pc, r1
   10928:	str	r0, [sp, #8]
   1092c:	str	r1, [sp, #4]
   10930:	ldr	r0, [sp, #4]
   10934:	ldr	r0, [r0]
   10938:	movw	r1, #0
   1093c:	cmp	r0, r1
   10940:	beq	1097c <pcap_nametollc+0x68>
   10944:	ldr	r0, [sp, #4]
   10948:	ldr	r0, [r0]
   1094c:	ldr	r1, [sp, #8]
   10950:	bl	e68 <strcmp@plt>
   10954:	cmp	r0, #0
   10958:	bne	1096c <pcap_nametollc+0x58>
   1095c:	ldr	r0, [sp, #4]
   10960:	ldrh	r0, [r0, #4]
   10964:	str	r0, [fp, #-4]
   10968:	b	10984 <pcap_nametollc+0x70>
   1096c:	ldr	r0, [sp, #4]
   10970:	add	r0, r0, #8
   10974:	str	r0, [sp, #4]
   10978:	b	10930 <pcap_nametollc+0x1c>
   1097c:	mvn	r0, #0
   10980:	str	r0, [fp, #-4]
   10984:	ldr	r0, [fp, #-4]
   10988:	mov	sp, fp
   1098c:	pop	{fp, pc}
   10990:	.word	0x000289e0

00010994 <__pcap_atoin>:
   10994:	sub	sp, sp, #20
   10998:	str	r0, [sp, #16]
   1099c:	str	r1, [sp, #12]
   109a0:	ldr	r0, [sp, #12]
   109a4:	movw	r1, #0
   109a8:	str	r1, [r0]
   109ac:	str	r1, [sp, #4]
   109b0:	movw	r0, #0
   109b4:	str	r0, [sp, #8]
   109b8:	ldr	r0, [sp, #16]
   109bc:	ldrb	r0, [r0]
   109c0:	cmp	r0, #0
   109c4:	movw	r0, #0
   109c8:	str	r0, [sp]
   109cc:	beq	109e8 <__pcap_atoin+0x54>
   109d0:	ldr	r0, [sp, #16]
   109d4:	ldrb	r0, [r0]
   109d8:	cmp	r0, #46	; 0x2e
   109dc:	movw	r0, #0
   109e0:	movne	r0, #1
   109e4:	str	r0, [sp]
   109e8:	ldr	r0, [sp]
   109ec:	tst	r0, #1
   109f0:	beq	10a20 <__pcap_atoin+0x8c>
   109f4:	ldr	r0, [sp, #8]
   109f8:	movw	r1, #10
   109fc:	mul	r0, r0, r1
   10a00:	ldr	r1, [sp, #16]
   10a04:	add	r2, r1, #1
   10a08:	str	r2, [sp, #16]
   10a0c:	ldrb	r1, [r1]
   10a10:	add	r0, r0, r1
   10a14:	sub	r0, r0, #48	; 0x30
   10a18:	str	r0, [sp, #8]
   10a1c:	b	109b8 <__pcap_atoin+0x24>
   10a20:	ldr	r0, [sp, #12]
   10a24:	ldr	r1, [r0]
   10a28:	lsl	r1, r1, #8
   10a2c:	str	r1, [r0]
   10a30:	ldr	r0, [sp, #8]
   10a34:	and	r0, r0, #255	; 0xff
   10a38:	ldr	r1, [sp, #12]
   10a3c:	ldr	r2, [r1]
   10a40:	orr	r0, r2, r0
   10a44:	str	r0, [r1]
   10a48:	ldr	r0, [sp, #4]
   10a4c:	add	r0, r0, #8
   10a50:	str	r0, [sp, #4]
   10a54:	ldr	r0, [sp, #16]
   10a58:	ldrb	r0, [r0]
   10a5c:	cmp	r0, #0
   10a60:	bne	10a70 <__pcap_atoin+0xdc>
   10a64:	ldr	r0, [sp, #4]
   10a68:	add	sp, sp, #20
   10a6c:	bx	lr
   10a70:	ldr	r0, [sp, #16]
   10a74:	add	r0, r0, #1
   10a78:	str	r0, [sp, #16]
   10a7c:	b	109b0 <__pcap_atoin+0x1c>

00010a80 <__pcap_atodn>:
   10a80:	push	{fp, lr}
   10a84:	mov	fp, sp
   10a88:	sub	sp, sp, #16
   10a8c:	ldr	r2, [pc, #112]	; 10b04 <__pcap_atodn+0x84>
   10a90:	add	r2, pc, r2
   10a94:	str	r0, [fp, #-4]
   10a98:	str	r1, [sp, #8]
   10a9c:	ldr	r0, [fp, #-4]
   10aa0:	mov	r1, r2
   10aa4:	mov	r2, sp
   10aa8:	add	r3, sp, #4
   10aac:	bl	fe8 <sscanf@plt>
   10ab0:	cmp	r0, #2
   10ab4:	beq	10ac8 <__pcap_atodn+0x48>
   10ab8:	ldr	r0, [pc, #72]	; 10b08 <__pcap_atodn+0x88>
   10abc:	add	r0, pc, r0
   10ac0:	ldr	r1, [fp, #-4]
   10ac4:	bl	2bb8 <sf_bpf_error>
   10ac8:	ldr	r0, [sp]
   10acc:	lsl	r0, r0, #10
   10ad0:	and	r0, r0, #64512	; 0xfc00
   10ad4:	ldr	r1, [sp, #8]
   10ad8:	str	r0, [r1]
   10adc:	ldr	r0, [sp, #4]
   10ae0:	movw	r1, #1023	; 0x3ff
   10ae4:	and	r0, r0, r1
   10ae8:	ldr	r1, [sp, #8]
   10aec:	ldr	r2, [r1]
   10af0:	orr	r0, r2, r0
   10af4:	str	r0, [r1]
   10af8:	movw	r0, #32
   10afc:	mov	sp, fp
   10b00:	pop	{fp, pc}
   10b04:	.word	0x0000caeb
   10b08:	.word	0x0000cac5

00010b0c <pcap_ether_aton>:
   10b0c:	push	{fp, lr}
   10b10:	mov	fp, sp
   10b14:	sub	sp, sp, #24
   10b18:	str	r0, [fp, #-8]
   10b1c:	movw	r0, #6
   10b20:	bl	f28 <malloc@plt>
   10b24:	str	r0, [sp, #12]
   10b28:	str	r0, [sp, #8]
   10b2c:	ldr	r0, [sp, #8]
   10b30:	movw	r1, #0
   10b34:	cmp	r0, r1
   10b38:	bne	10b48 <pcap_ether_aton+0x3c>
   10b3c:	movw	r0, #0
   10b40:	str	r0, [fp, #-4]
   10b44:	b	10c24 <pcap_ether_aton+0x118>
   10b48:	b	10b4c <pcap_ether_aton+0x40>
   10b4c:	ldr	r0, [fp, #-8]
   10b50:	ldrsb	r0, [r0]
   10b54:	cmp	r0, #0
   10b58:	beq	10c1c <pcap_ether_aton+0x110>
   10b5c:	ldr	r0, [fp, #-8]
   10b60:	ldrb	r0, [r0]
   10b64:	cmp	r0, #58	; 0x3a
   10b68:	beq	10b8c <pcap_ether_aton+0x80>
   10b6c:	ldr	r0, [fp, #-8]
   10b70:	ldrb	r0, [r0]
   10b74:	cmp	r0, #46	; 0x2e
   10b78:	beq	10b8c <pcap_ether_aton+0x80>
   10b7c:	ldr	r0, [fp, #-8]
   10b80:	ldrb	r0, [r0]
   10b84:	cmp	r0, #45	; 0x2d
   10b88:	bne	10b98 <pcap_ether_aton+0x8c>
   10b8c:	ldr	r0, [fp, #-8]
   10b90:	add	r0, r0, #1
   10b94:	str	r0, [fp, #-8]
   10b98:	ldr	r0, [fp, #-8]
   10b9c:	add	r1, r0, #1
   10ba0:	str	r1, [fp, #-8]
   10ba4:	ldrb	r0, [r0]
   10ba8:	bl	10c30 <xdtoi>
   10bac:	str	r0, [sp, #4]
   10bb0:	bl	f4c <__ctype_b_loc@plt>
   10bb4:	ldr	r0, [r0]
   10bb8:	ldr	r1, [fp, #-8]
   10bbc:	ldrb	r1, [r1]
   10bc0:	mov	r2, r1
   10bc4:	add	r0, r0, r1, lsl #1
   10bc8:	ldrh	r0, [r0]
   10bcc:	and	r0, r0, #4096	; 0x1000
   10bd0:	cmp	r0, #0
   10bd4:	beq	10c04 <pcap_ether_aton+0xf8>
   10bd8:	ldr	r0, [sp, #4]
   10bdc:	lsl	r0, r0, #4
   10be0:	str	r0, [sp, #4]
   10be4:	ldr	r0, [fp, #-8]
   10be8:	add	r1, r0, #1
   10bec:	str	r1, [fp, #-8]
   10bf0:	ldrb	r0, [r0]
   10bf4:	bl	10c30 <xdtoi>
   10bf8:	ldr	r1, [sp, #4]
   10bfc:	orr	r0, r1, r0
   10c00:	str	r0, [sp, #4]
   10c04:	ldr	r0, [sp, #4]
   10c08:	ldr	r1, [sp, #12]
   10c0c:	add	r2, r1, #1
   10c10:	str	r2, [sp, #12]
   10c14:	strb	r0, [r1]
   10c18:	b	10b4c <pcap_ether_aton+0x40>
   10c1c:	ldr	r0, [sp, #8]
   10c20:	str	r0, [fp, #-4]
   10c24:	ldr	r0, [fp, #-4]
   10c28:	mov	sp, fp
   10c2c:	pop	{fp, pc}

00010c30 <xdtoi>:
   10c30:	push	{fp, lr}
   10c34:	mov	fp, sp
   10c38:	sub	sp, sp, #8
   10c3c:	str	r0, [sp]
   10c40:	bl	f4c <__ctype_b_loc@plt>
   10c44:	ldr	r0, [r0]
   10c48:	ldr	r1, [sp]
   10c4c:	add	r0, r0, r1, lsl #1
   10c50:	ldrh	r0, [r0]
   10c54:	and	r0, r0, #2048	; 0x800
   10c58:	cmp	r0, #0
   10c5c:	beq	10c70 <xdtoi+0x40>
   10c60:	ldr	r0, [sp]
   10c64:	sub	r0, r0, #48	; 0x30
   10c68:	str	r0, [sp, #4]
   10c6c:	b	10cb4 <xdtoi+0x84>
   10c70:	bl	f4c <__ctype_b_loc@plt>
   10c74:	ldr	r0, [r0]
   10c78:	ldr	r1, [sp]
   10c7c:	add	r0, r0, r1, lsl #1
   10c80:	ldrh	r0, [r0]
   10c84:	and	r0, r0, #512	; 0x200
   10c88:	cmp	r0, #0
   10c8c:	beq	10ca4 <xdtoi+0x74>
   10c90:	ldr	r0, [sp]
   10c94:	sub	r0, r0, #97	; 0x61
   10c98:	add	r0, r0, #10
   10c9c:	str	r0, [sp, #4]
   10ca0:	b	10cb4 <xdtoi+0x84>
   10ca4:	ldr	r0, [sp]
   10ca8:	sub	r0, r0, #65	; 0x41
   10cac:	add	r0, r0, #10
   10cb0:	str	r0, [sp, #4]
   10cb4:	ldr	r0, [sp, #4]
   10cb8:	mov	sp, fp
   10cbc:	pop	{fp, pc}

00010cc0 <pcap_ether_hostton>:
   10cc0:	push	{fp, lr}
   10cc4:	mov	fp, sp
   10cc8:	sub	sp, sp, #16
   10ccc:	ldr	r1, [pc, #340]	; 10e28 <pcap_ether_hostton+0x168>
   10cd0:	add	r1, pc, r1
   10cd4:	str	r0, [sp, #8]
   10cd8:	ldr	r0, [r1]
   10cdc:	cmp	r0, #0
   10ce0:	bne	10d38 <pcap_ether_hostton+0x78>
   10ce4:	ldr	r0, [pc, #328]	; 10e34 <pcap_ether_hostton+0x174>
   10ce8:	add	r0, pc, r0
   10cec:	ldr	r1, [pc, #324]	; 10e38 <pcap_ether_hostton+0x178>
   10cf0:	add	r1, pc, r1
   10cf4:	bl	e8c <fopen@plt>
   10cf8:	ldr	r1, [pc, #300]	; 10e2c <pcap_ether_hostton+0x16c>
   10cfc:	add	r1, pc, r1
   10d00:	ldr	r2, [pc, #296]	; 10e30 <pcap_ether_hostton+0x170>
   10d04:	add	r2, pc, r2
   10d08:	str	r0, [r1]
   10d0c:	ldr	r0, [r2]
   10d10:	add	r0, r0, #1
   10d14:	str	r0, [r2]
   10d18:	ldr	r0, [r1]
   10d1c:	movw	r1, #0
   10d20:	cmp	r0, r1
   10d24:	bne	10d34 <pcap_ether_hostton+0x74>
   10d28:	movw	r0, #0
   10d2c:	str	r0, [fp, #-4]
   10d30:	b	10e1c <pcap_ether_hostton+0x15c>
   10d34:	b	10d70 <pcap_ether_hostton+0xb0>
   10d38:	ldr	r0, [pc, #252]	; 10e3c <pcap_ether_hostton+0x17c>
   10d3c:	add	r0, pc, r0
   10d40:	ldr	r0, [r0]
   10d44:	movw	r1, #0
   10d48:	cmp	r0, r1
   10d4c:	bne	10d5c <pcap_ether_hostton+0x9c>
   10d50:	movw	r0, #0
   10d54:	str	r0, [fp, #-4]
   10d58:	b	10e1c <pcap_ether_hostton+0x15c>
   10d5c:	ldr	r0, [pc, #220]	; 10e40 <pcap_ether_hostton+0x180>
   10d60:	add	r0, pc, r0
   10d64:	ldr	r0, [r0]
   10d68:	bl	ef8 <rewind@plt>
   10d6c:	b	10d70 <pcap_ether_hostton+0xb0>
   10d70:	b	10d74 <pcap_ether_hostton+0xb4>
   10d74:	ldr	r0, [pc, #200]	; 10e44 <pcap_ether_hostton+0x184>
   10d78:	add	r0, pc, r0
   10d7c:	ldr	r0, [r0]
   10d80:	bl	15eac <pcap_next_etherent>
   10d84:	str	r0, [sp, #4]
   10d88:	movw	r1, #0
   10d8c:	cmp	r0, r1
   10d90:	beq	10e14 <pcap_ether_hostton+0x154>
   10d94:	ldr	r0, [sp, #4]
   10d98:	add	r0, r0, #6
   10d9c:	ldr	r1, [sp, #8]
   10da0:	bl	e68 <strcmp@plt>
   10da4:	cmp	r0, #0
   10da8:	bne	10e10 <pcap_ether_hostton+0x150>
   10dac:	movw	r0, #6
   10db0:	bl	f28 <malloc@plt>
   10db4:	str	r0, [sp]
   10db8:	ldr	r0, [sp]
   10dbc:	movw	r1, #0
   10dc0:	cmp	r0, r1
   10dc4:	beq	10e0c <pcap_ether_hostton+0x14c>
   10dc8:	ldr	r0, [sp]
   10dcc:	ldr	r1, [sp, #4]
   10dd0:	ldrb	r2, [r1]
   10dd4:	strb	r2, [r0]
   10dd8:	ldrb	r2, [r1, #1]
   10ddc:	strb	r2, [r0, #1]
   10de0:	ldrb	r2, [r1, #2]
   10de4:	strb	r2, [r0, #2]
   10de8:	ldrb	r2, [r1, #3]
   10dec:	strb	r2, [r0, #3]
   10df0:	ldrb	r2, [r1, #4]
   10df4:	strb	r2, [r0, #4]
   10df8:	ldrb	r1, [r1, #5]
   10dfc:	strb	r1, [r0, #5]
   10e00:	ldr	r0, [sp]
   10e04:	str	r0, [fp, #-4]
   10e08:	b	10e1c <pcap_ether_hostton+0x15c>
   10e0c:	b	10e14 <pcap_ether_hostton+0x154>
   10e10:	b	10d74 <pcap_ether_hostton+0xb4>
   10e14:	movw	r0, #0
   10e18:	str	r0, [fp, #-4]
   10e1c:	ldr	r0, [fp, #-4]
   10e20:	mov	sp, fp
   10e24:	pop	{fp, pc}
   10e28:	.word	0x00028a38
   10e2c:	.word	0x00028a08
   10e30:	.word	0x00028a04
   10e34:	.word	0x0000c8b7
   10e38:	.word	0x0000de2a
   10e3c:	.word	0x000289c8
   10e40:	.word	0x000289a4
   10e44:	.word	0x0002898c

00010e48 <__pcap_nametodnaddr>:
   10e48:	push	{fp, lr}
   10e4c:	mov	fp, sp
   10e50:	sub	sp, sp, #8
   10e54:	ldr	r1, [pc, #24]	; 10e74 <__pcap_nametodnaddr+0x2c>
   10e58:	add	r1, pc, r1
   10e5c:	str	r0, [sp, #4]
   10e60:	ldr	r0, [sp, #4]
   10e64:	str	r0, [sp]
   10e68:	mov	r0, r1
   10e6c:	ldr	r1, [sp]
   10e70:	bl	2bb8 <sf_bpf_error>
   10e74:	.word	0x0000c753

00010e78 <sf_bpf_optimize>:
   10e78:	push	{fp, lr}
   10e7c:	mov	fp, sp
   10e80:	sub	sp, sp, #8
   10e84:	str	r0, [sp, #4]
   10e88:	ldr	r0, [sp, #4]
   10e8c:	ldr	r0, [r0]
   10e90:	str	r0, [sp]
   10e94:	ldr	r0, [sp]
   10e98:	bl	10ed0 <opt_init>
   10e9c:	ldr	r0, [sp]
   10ea0:	movw	r1, #0
   10ea4:	bl	11418 <opt_loop>
   10ea8:	ldr	r0, [sp]
   10eac:	movw	r1, #1
   10eb0:	bl	11418 <opt_loop>
   10eb4:	ldr	r0, [sp]
   10eb8:	bl	114a8 <intern_blocks>
   10ebc:	ldr	r0, [sp, #4]
   10ec0:	bl	117ac <opt_root>
   10ec4:	bl	118b4 <opt_cleanup>
   10ec8:	mov	sp, fp
   10ecc:	pop	{fp, pc}

00010ed0 <opt_init>:
   10ed0:	push	{fp, lr}
   10ed4:	mov	fp, sp
   10ed8:	sub	sp, sp, #32
   10edc:	ldr	r1, [pc, #1152]	; 11364 <opt_init+0x494>
   10ee0:	add	r1, pc, r1
   10ee4:	str	r0, [fp, #-4]
   10ee8:	ldr	r0, [r1]
   10eec:	add	r0, r0, #1
   10ef0:	str	r0, [r1]
   10ef4:	ldr	r0, [fp, #-4]
   10ef8:	bl	15c14 <count_blocks>
   10efc:	str	r0, [sp, #16]
   10f00:	ldr	r0, [sp, #16]
   10f04:	movw	r1, #4
   10f08:	bl	e5c <calloc@plt>
   10f0c:	ldr	r1, [pc, #1100]	; 11360 <opt_init+0x490>
   10f10:	add	r1, pc, r1
   10f14:	str	r0, [r1]
   10f18:	ldr	r0, [r1]
   10f1c:	movw	r1, #0
   10f20:	cmp	r0, r1
   10f24:	bne	10f34 <opt_init+0x64>
   10f28:	ldr	r0, [pc, #1156]	; 113b4 <opt_init+0x4e4>
   10f2c:	add	r0, pc, r0
   10f30:	bl	2bb8 <sf_bpf_error>
   10f34:	ldr	r0, [pc, #1072]	; 1136c <opt_init+0x49c>
   10f38:	add	r0, pc, r0
   10f3c:	ldr	r1, [pc, #1140]	; 113b8 <opt_init+0x4e8>
   10f40:	add	r1, pc, r1
   10f44:	ldr	r2, [pc, #1136]	; 113bc <opt_init+0x4ec>
   10f48:	ldr	r2, [pc, r2]
   10f4c:	add	r2, r2, #1
   10f50:	str	r2, [r1]
   10f54:	ldr	r1, [pc, #1124]	; 113c0 <opt_init+0x4f0>
   10f58:	add	r1, pc, r1
   10f5c:	mov	r2, #0
   10f60:	str	r2, [r1]
   10f64:	ldr	r1, [fp, #-4]
   10f68:	str	r0, [sp, #4]
   10f6c:	mov	r0, r1
   10f70:	bl	15cb4 <number_blks_r>
   10f74:	ldr	r0, [pc, #1096]	; 113c4 <opt_init+0x4f4>
   10f78:	ldr	r0, [pc, r0]
   10f7c:	lsl	r0, r0, #1
   10f80:	ldr	r1, [sp, #4]
   10f84:	str	r0, [r1]
   10f88:	ldr	r0, [r1]
   10f8c:	movw	r1, #4
   10f90:	bl	e5c <calloc@plt>
   10f94:	ldr	r1, [pc, #972]	; 11368 <opt_init+0x498>
   10f98:	add	r1, pc, r1
   10f9c:	str	r0, [r1]
   10fa0:	ldr	r0, [r1]
   10fa4:	movw	r1, #0
   10fa8:	cmp	r0, r1
   10fac:	bne	10fbc <opt_init+0xec>
   10fb0:	ldr	r0, [pc, #1016]	; 113b0 <opt_init+0x4e0>
   10fb4:	add	r0, pc, r0
   10fb8:	bl	2bb8 <sf_bpf_error>
   10fbc:	ldr	r0, [pc, #944]	; 11374 <opt_init+0x4a4>
   10fc0:	add	r0, pc, r0
   10fc4:	ldr	r0, [r0]
   10fc8:	movw	r1, #4
   10fcc:	bl	e5c <calloc@plt>
   10fd0:	ldr	r1, [pc, #920]	; 11370 <opt_init+0x4a0>
   10fd4:	add	r1, pc, r1
   10fd8:	str	r0, [r1]
   10fdc:	ldr	r0, [r1]
   10fe0:	movw	r1, #0
   10fe4:	cmp	r0, r1
   10fe8:	bne	10ff8 <opt_init+0x128>
   10fec:	ldr	r0, [pc, #952]	; 113ac <opt_init+0x4dc>
   10ff0:	add	r0, pc, r0
   10ff4:	bl	2bb8 <sf_bpf_error>
   10ff8:	ldr	r0, [pc, #968]	; 113c8 <opt_init+0x4f8>
   10ffc:	ldr	r0, [pc, r0]
   11000:	mov	r1, #1
   11004:	add	r0, r1, r0, lsr #5
   11008:	ldr	r2, [pc, #956]	; 113cc <opt_init+0x4fc>
   1100c:	add	r2, pc, r2
   11010:	str	r0, [r2]
   11014:	ldr	r0, [pc, #948]	; 113d0 <opt_init+0x500>
   11018:	ldr	r0, [pc, r0]
   1101c:	add	r0, r1, r0, lsr #5
   11020:	ldr	r1, [pc, #940]	; 113d4 <opt_init+0x504>
   11024:	add	r1, pc, r1
   11028:	str	r0, [r1]
   1102c:	ldr	r0, [pc, #932]	; 113d8 <opt_init+0x508>
   11030:	ldr	r0, [pc, r0]
   11034:	ldr	r1, [pc, #928]	; 113dc <opt_init+0x50c>
   11038:	ldr	r1, [pc, r1]
   1103c:	mul	r0, r0, r1
   11040:	lsl	r0, r0, #3
   11044:	ldr	r1, [pc, #916]	; 113e0 <opt_init+0x510>
   11048:	ldr	r1, [pc, r1]
   1104c:	ldr	r2, [pc, #912]	; 113e4 <opt_init+0x514>
   11050:	ldr	r2, [pc, r2]
   11054:	mul	r1, r1, r2
   11058:	mov	r2, r1
   1105c:	lsl	r1, r1, #2
   11060:	add	r0, r0, r1
   11064:	str	r2, [sp]
   11068:	bl	f28 <malloc@plt>
   1106c:	ldr	r1, [pc, #772]	; 11378 <opt_init+0x4a8>
   11070:	add	r1, pc, r1
   11074:	str	r0, [r1]
   11078:	ldr	r0, [r1]
   1107c:	movw	r1, #0
   11080:	cmp	r0, r1
   11084:	bne	11094 <opt_init+0x1c4>
   11088:	ldr	r0, [pc, #792]	; 113a8 <opt_init+0x4d8>
   1108c:	add	r0, pc, r0
   11090:	bl	2bb8 <sf_bpf_error>
   11094:	ldr	r0, [pc, #736]	; 1137c <opt_init+0x4ac>
   11098:	add	r0, pc, r0
   1109c:	ldr	r1, [pc, #732]	; 11380 <opt_init+0x4b0>
   110a0:	add	r1, pc, r1
   110a4:	ldr	r1, [r1]
   110a8:	str	r1, [fp, #-8]
   110ac:	ldr	r1, [fp, #-8]
   110b0:	str	r1, [r0]
   110b4:	movw	r0, #0
   110b8:	str	r0, [fp, #-12]
   110bc:	ldr	r0, [fp, #-12]
   110c0:	ldr	r1, [sp, #16]
   110c4:	cmp	r0, r1
   110c8:	bge	11108 <opt_init+0x238>
   110cc:	ldr	r0, [fp, #-8]
   110d0:	ldr	r1, [pc, #784]	; 113e8 <opt_init+0x518>
   110d4:	ldr	r1, [pc, r1]
   110d8:	ldr	r2, [fp, #-12]
   110dc:	ldr	r1, [r1, r2, lsl #2]
   110e0:	str	r0, [r1, #104]	; 0x68
   110e4:	ldr	r0, [pc, #768]	; 113ec <opt_init+0x51c>
   110e8:	ldr	r0, [pc, r0]
   110ec:	ldr	r1, [fp, #-8]
   110f0:	add	r0, r1, r0, lsl #2
   110f4:	str	r0, [fp, #-8]
   110f8:	ldr	r0, [fp, #-12]
   110fc:	add	r0, r0, #1
   11100:	str	r0, [fp, #-12]
   11104:	b	110bc <opt_init+0x1ec>
   11108:	ldr	r0, [pc, #628]	; 11384 <opt_init+0x4b4>
   1110c:	add	r0, pc, r0
   11110:	ldr	r1, [fp, #-8]
   11114:	str	r1, [r0]
   11118:	movw	r0, #0
   1111c:	str	r0, [fp, #-12]
   11120:	ldr	r0, [fp, #-12]
   11124:	ldr	r1, [sp, #16]
   11128:	cmp	r0, r1
   1112c:	bge	1116c <opt_init+0x29c>
   11130:	ldr	r0, [fp, #-8]
   11134:	ldr	r1, [pc, #692]	; 113f0 <opt_init+0x520>
   11138:	ldr	r1, [pc, r1]
   1113c:	ldr	r2, [fp, #-12]
   11140:	ldr	r1, [r1, r2, lsl #2]
   11144:	str	r0, [r1, #108]	; 0x6c
   11148:	ldr	r0, [pc, #676]	; 113f4 <opt_init+0x524>
   1114c:	ldr	r0, [pc, r0]
   11150:	ldr	r1, [fp, #-8]
   11154:	add	r0, r1, r0, lsl #2
   11158:	str	r0, [fp, #-8]
   1115c:	ldr	r0, [fp, #-12]
   11160:	add	r0, r0, #1
   11164:	str	r0, [fp, #-12]
   11168:	b	11120 <opt_init+0x250>
   1116c:	ldr	r0, [pc, #532]	; 11388 <opt_init+0x4b8>
   11170:	add	r0, pc, r0
   11174:	ldr	r1, [fp, #-8]
   11178:	str	r1, [r0]
   1117c:	movw	r0, #0
   11180:	str	r0, [fp, #-12]
   11184:	ldr	r0, [fp, #-12]
   11188:	ldr	r1, [sp, #16]
   1118c:	cmp	r0, r1
   11190:	bge	11274 <opt_init+0x3a4>
   11194:	ldr	r0, [pc, #604]	; 113f8 <opt_init+0x528>
   11198:	ldr	r0, [pc, r0]
   1119c:	ldr	r1, [fp, #-12]
   111a0:	ldr	r0, [r0, r1, lsl #2]
   111a4:	str	r0, [sp, #8]
   111a8:	ldr	r0, [fp, #-8]
   111ac:	ldr	r1, [sp, #8]
   111b0:	str	r0, [r1, #56]	; 0x38
   111b4:	ldr	r0, [pc, #576]	; 113fc <opt_init+0x52c>
   111b8:	ldr	r0, [pc, r0]
   111bc:	ldr	r1, [fp, #-8]
   111c0:	add	r0, r1, r0, lsl #2
   111c4:	str	r0, [fp, #-8]
   111c8:	ldr	r0, [fp, #-8]
   111cc:	ldr	r1, [sp, #8]
   111d0:	str	r0, [r1, #80]	; 0x50
   111d4:	ldr	r0, [pc, #548]	; 11400 <opt_init+0x530>
   111d8:	ldr	r0, [pc, r0]
   111dc:	ldr	r1, [fp, #-8]
   111e0:	add	r0, r1, r0, lsl #2
   111e4:	str	r0, [fp, #-8]
   111e8:	ldr	r0, [fp, #-12]
   111ec:	ldr	r1, [sp, #8]
   111f0:	str	r0, [r1, #48]	; 0x30
   111f4:	ldr	r0, [sp, #8]
   111f8:	add	r0, r0, #48	; 0x30
   111fc:	ldr	r1, [pc, #512]	; 11404 <opt_init+0x534>
   11200:	ldr	r1, [pc, r1]
   11204:	ldr	r2, [fp, #-12]
   11208:	str	r0, [r1, r2, lsl #2]
   1120c:	ldr	r0, [pc, #500]	; 11408 <opt_init+0x538>
   11210:	ldr	r0, [pc, r0]
   11214:	ldr	r1, [fp, #-12]
   11218:	add	r0, r0, r1
   1121c:	ldr	r1, [sp, #8]
   11220:	str	r0, [r1, #72]	; 0x48
   11224:	ldr	r0, [sp, #8]
   11228:	add	r0, r0, #72	; 0x48
   1122c:	ldr	r1, [pc, #472]	; 1140c <opt_init+0x53c>
   11230:	ldr	r1, [pc, r1]
   11234:	ldr	r2, [pc, #468]	; 11410 <opt_init+0x540>
   11238:	ldr	r2, [pc, r2]
   1123c:	ldr	r3, [fp, #-12]
   11240:	add	r2, r2, r3
   11244:	add	r1, r1, r2, lsl #2
   11248:	str	r0, [r1]
   1124c:	ldr	r0, [sp, #8]
   11250:	ldr	r1, [sp, #8]
   11254:	str	r0, [r1, #64]	; 0x40
   11258:	ldr	r0, [sp, #8]
   1125c:	ldr	r1, [sp, #8]
   11260:	str	r0, [r1, #88]	; 0x58
   11264:	ldr	r0, [fp, #-12]
   11268:	add	r0, r0, #1
   1126c:	str	r0, [fp, #-12]
   11270:	b	11184 <opt_init+0x2b4>
   11274:	movw	r0, #0
   11278:	str	r0, [sp, #12]
   1127c:	str	r0, [fp, #-12]
   11280:	ldr	r0, [fp, #-12]
   11284:	ldr	r1, [sp, #16]
   11288:	cmp	r0, r1
   1128c:	bge	112cc <opt_init+0x3fc>
   11290:	ldr	r0, [pc, #380]	; 11414 <opt_init+0x544>
   11294:	ldr	r0, [pc, r0]
   11298:	ldr	r1, [fp, #-12]
   1129c:	add	r0, r0, r1, lsl #2
   112a0:	ldr	r0, [r0]
   112a4:	ldr	r0, [r0, #4]
   112a8:	bl	15d78 <slength>
   112ac:	add	r0, r0, #1
   112b0:	ldr	r1, [sp, #12]
   112b4:	add	r0, r1, r0
   112b8:	str	r0, [sp, #12]
   112bc:	ldr	r0, [fp, #-12]
   112c0:	add	r0, r0, #1
   112c4:	str	r0, [fp, #-12]
   112c8:	b	11280 <opt_init+0x3b0>
   112cc:	ldr	r0, [pc, #200]	; 1139c <opt_init+0x4cc>
   112d0:	add	r0, pc, r0
   112d4:	ldr	r1, [sp, #12]
   112d8:	movw	r2, #3
   112dc:	mul	r1, r1, r2
   112e0:	str	r1, [r0]
   112e4:	ldr	r0, [r0]
   112e8:	movw	r1, #8
   112ec:	bl	e5c <calloc@plt>
   112f0:	ldr	r1, [pc, #156]	; 11394 <opt_init+0x4c4>
   112f4:	add	r1, pc, r1
   112f8:	ldr	r2, [pc, #152]	; 11398 <opt_init+0x4c8>
   112fc:	add	r2, pc, r2
   11300:	str	r0, [r2]
   11304:	ldr	r0, [r1]
   11308:	movw	r1, #20
   1130c:	bl	e5c <calloc@plt>
   11310:	ldr	r1, [pc, #116]	; 1138c <opt_init+0x4bc>
   11314:	add	r1, pc, r1
   11318:	ldr	r2, [pc, #112]	; 11390 <opt_init+0x4c0>
   1131c:	add	r2, pc, r2
   11320:	str	r0, [r2]
   11324:	ldr	r0, [r1]
   11328:	movw	r1, #0
   1132c:	cmp	r0, r1
   11330:	beq	1134c <opt_init+0x47c>
   11334:	ldr	r0, [pc, #100]	; 113a0 <opt_init+0x4d0>
   11338:	add	r0, pc, r0
   1133c:	ldr	r0, [r0]
   11340:	movw	r1, #0
   11344:	cmp	r0, r1
   11348:	bne	11358 <opt_init+0x488>
   1134c:	ldr	r0, [pc, #80]	; 113a4 <opt_init+0x4d4>
   11350:	add	r0, pc, r0
   11354:	bl	2bb8 <sf_bpf_error>
   11358:	mov	sp, fp
   1135c:	pop	{fp, pc}
   11360:	.word	0x00028c50
   11364:	.word	0x0002882c
   11368:	.word	0x00028bcc
   1136c:	.word	0x000287f8
   11370:	.word	0x00028b88
   11374:	.word	0x0002875c
   11378:	.word	0x00028ae8
   1137c:	.word	0x00028688
   11380:	.word	0x00028ab8
   11384:	.word	0x0002861c
   11388:	.word	0x000285bc
   1138c:	.word	0x0002885c
   11390:	.word	0x00028850
   11394:	.word	0x00028448
   11398:	.word	0x00028874
   1139c:	.word	0x0002846c
   113a0:	.word	0x00028834
   113a4:	.word	0x0000c2ac
   113a8:	.word	0x0000c570
   113ac:	.word	0x0000c60c
   113b0:	.word	0x0000c648
   113b4:	.word	0x0000c6d0
   113b8:	.word	0x000287cc
   113bc:	.word	0x000287c4
   113c0:	.word	0x000287c4
   113c4:	.word	0x000287a4
   113c8:	.word	0x00028734
   113cc:	.word	0x00028728
   113d0:	.word	0x00028704
   113d4:	.word	0x00028700
   113d8:	.word	0x000286ec
   113dc:	.word	0x000286ec
   113e0:	.word	0x000286e8
   113e4:	.word	0x000286e4
   113e8:	.word	0x00028a8c
   113ec:	.word	0x0002863c
   113f0:	.word	0x00028a28
   113f4:	.word	0x000285d8
   113f8:	.word	0x000289c8
   113fc:	.word	0x0002857c
   11400:	.word	0x0002855c
   11404:	.word	0x00028964
   11408:	.word	0x0002850c
   1140c:	.word	0x00028934
   11410:	.word	0x000284e4
   11414:	.word	0x000288cc

00011418 <opt_loop>:
   11418:	push	{fp, lr}
   1141c:	mov	fp, sp
   11420:	sub	sp, sp, #8
   11424:	str	r0, [sp, #4]
   11428:	str	r1, [sp]
   1142c:	ldr	r0, [pc, #108]	; 114a0 <opt_loop+0x88>
   11430:	add	r0, pc, r0
   11434:	movw	r1, #1
   11438:	str	r1, [r0]
   1143c:	ldr	r0, [sp, #4]
   11440:	bl	12120 <find_levels>
   11444:	ldr	r0, [sp, #4]
   11448:	bl	1218c <find_dom>
   1144c:	ldr	r0, [sp, #4]
   11450:	bl	123ec <find_closure>
   11454:	ldr	r0, [sp, #4]
   11458:	bl	125f0 <find_ud>
   1145c:	ldr	r0, [sp, #4]
   11460:	bl	12750 <find_edom>
   11464:	ldr	r0, [sp, #4]
   11468:	ldr	r1, [sp]
   1146c:	bl	128a4 <opt_blks>
   11470:	ldr	r0, [pc, #44]	; 114a4 <opt_loop+0x8c>
   11474:	add	r0, pc, r0
   11478:	ldr	r0, [r0]
   1147c:	cmp	r0, #0
   11480:	movw	r0, #0
   11484:	movne	r0, #1
   11488:	mvn	r1, #0
   1148c:	eor	r0, r0, r1
   11490:	tst	r0, #1
   11494:	bne	1142c <opt_loop+0x14>
   11498:	mov	sp, fp
   1149c:	pop	{fp, pc}
   114a0:	.word	0x000282e8
   114a4:	.word	0x000282a4

000114a8 <intern_blocks>:
   114a8:	push	{fp, lr}
   114ac:	mov	fp, sp
   114b0:	sub	sp, sp, #32
   114b4:	str	r0, [fp, #-4]
   114b8:	movw	r0, #1
   114bc:	str	r0, [sp, #12]
   114c0:	movw	r0, #0
   114c4:	str	r0, [fp, #-12]
   114c8:	ldr	r0, [pc, #672]	; 11770 <intern_blocks+0x2c8>
   114cc:	add	r0, pc, r0
   114d0:	ldr	r1, [fp, #-12]
   114d4:	ldr	r0, [r0]
   114d8:	cmp	r1, r0
   114dc:	bge	1150c <intern_blocks+0x64>
   114e0:	ldr	r0, [pc, #672]	; 11788 <intern_blocks+0x2e0>
   114e4:	ldr	r0, [pc, r0]
   114e8:	ldr	r1, [fp, #-12]
   114ec:	add	r0, r0, r1, lsl #2
   114f0:	ldr	r0, [r0]
   114f4:	movw	r1, #0
   114f8:	str	r1, [r0, #100]	; 0x64
   114fc:	ldr	r0, [fp, #-12]
   11500:	add	r0, r0, #1
   11504:	str	r0, [fp, #-12]
   11508:	b	114c8 <intern_blocks+0x20>
   1150c:	ldr	r0, [fp, #-4]
   11510:	bl	15948 <mark_code>
   11514:	ldr	r0, [pc, #600]	; 11774 <intern_blocks+0x2cc>
   11518:	add	r0, pc, r0
   1151c:	ldr	r0, [r0]
   11520:	sub	r0, r0, #1
   11524:	str	r0, [fp, #-12]
   11528:	ldr	r0, [fp, #-12]
   1152c:	mvn	r1, #0
   11530:	add	r0, r0, r1
   11534:	str	r0, [fp, #-12]
   11538:	cmp	r0, #0
   1153c:	blt	1168c <intern_blocks+0x1e4>
   11540:	ldr	r0, [pc, #564]	; 1177c <intern_blocks+0x2d4>
   11544:	add	r0, pc, r0
   11548:	ldr	r1, [pc, #572]	; 1178c <intern_blocks+0x2e4>
   1154c:	ldr	r1, [pc, r1]
   11550:	ldr	r2, [fp, #-12]
   11554:	add	r1, r1, r2, lsl #2
   11558:	ldr	r1, [r1]
   1155c:	ldr	r1, [r1, #24]
   11560:	ldr	r0, [r0]
   11564:	cmp	r1, r0
   11568:	beq	11570 <intern_blocks+0xc8>
   1156c:	b	11528 <intern_blocks+0x80>
   11570:	ldr	r0, [fp, #-12]
   11574:	add	r0, r0, #1
   11578:	str	r0, [sp, #16]
   1157c:	ldr	r0, [pc, #508]	; 11780 <intern_blocks+0x2d8>
   11580:	add	r0, pc, r0
   11584:	ldr	r1, [sp, #16]
   11588:	ldr	r0, [r0]
   1158c:	cmp	r1, r0
   11590:	bge	11688 <intern_blocks+0x1e0>
   11594:	ldr	r0, [pc, #488]	; 11784 <intern_blocks+0x2dc>
   11598:	add	r0, pc, r0
   1159c:	ldr	r1, [pc, #492]	; 11790 <intern_blocks+0x2e8>
   115a0:	ldr	r1, [pc, r1]
   115a4:	ldr	r2, [sp, #16]
   115a8:	add	r1, r1, r2, lsl #2
   115ac:	ldr	r1, [r1]
   115b0:	ldr	r1, [r1, #24]
   115b4:	ldr	r0, [r0]
   115b8:	cmp	r1, r0
   115bc:	beq	115c4 <intern_blocks+0x11c>
   115c0:	b	11678 <intern_blocks+0x1d0>
   115c4:	ldr	r0, [pc, #456]	; 11794 <intern_blocks+0x2ec>
   115c8:	ldr	r0, [pc, r0]
   115cc:	ldr	r1, [fp, #-12]
   115d0:	ldr	r1, [r0, r1, lsl #2]
   115d4:	ldr	r2, [sp, #16]
   115d8:	add	r0, r0, r2, lsl #2
   115dc:	ldr	r0, [r0]
   115e0:	str	r0, [sp, #8]
   115e4:	mov	r0, r1
   115e8:	ldr	r1, [sp, #8]
   115ec:	bl	15980 <eq_blk>
   115f0:	cmp	r0, #0
   115f4:	beq	11674 <intern_blocks+0x1cc>
   115f8:	ldr	r0, [pc, #408]	; 11798 <intern_blocks+0x2f0>
   115fc:	ldr	r0, [pc, r0]
   11600:	ldr	r1, [sp, #16]
   11604:	add	r0, r0, r1, lsl #2
   11608:	ldr	r0, [r0]
   1160c:	ldr	r0, [r0, #100]	; 0x64
   11610:	movw	r1, #0
   11614:	cmp	r0, r1
   11618:	beq	1163c <intern_blocks+0x194>
   1161c:	ldr	r0, [pc, #376]	; 1179c <intern_blocks+0x2f4>
   11620:	ldr	r0, [pc, r0]
   11624:	ldr	r1, [sp, #16]
   11628:	add	r0, r0, r1, lsl #2
   1162c:	ldr	r0, [r0]
   11630:	ldr	r0, [r0, #100]	; 0x64
   11634:	str	r0, [sp, #4]
   11638:	b	11654 <intern_blocks+0x1ac>
   1163c:	ldr	r0, [pc, #348]	; 117a0 <intern_blocks+0x2f8>
   11640:	ldr	r0, [pc, r0]
   11644:	ldr	r1, [sp, #16]
   11648:	add	r0, r0, r1, lsl #2
   1164c:	ldr	r0, [r0]
   11650:	str	r0, [sp, #4]
   11654:	ldr	r0, [sp, #4]
   11658:	ldr	r1, [pc, #324]	; 117a4 <intern_blocks+0x2fc>
   1165c:	ldr	r1, [pc, r1]
   11660:	ldr	r2, [fp, #-12]
   11664:	add	r1, r1, r2, lsl #2
   11668:	ldr	r1, [r1]
   1166c:	str	r0, [r1, #100]	; 0x64
   11670:	b	11688 <intern_blocks+0x1e0>
   11674:	b	11678 <intern_blocks+0x1d0>
   11678:	ldr	r0, [sp, #16]
   1167c:	add	r0, r0, #1
   11680:	str	r0, [sp, #16]
   11684:	b	1157c <intern_blocks+0xd4>
   11688:	b	11528 <intern_blocks+0x80>
   1168c:	movw	r0, #0
   11690:	str	r0, [fp, #-12]
   11694:	ldr	r0, [pc, #220]	; 11778 <intern_blocks+0x2d0>
   11698:	add	r0, pc, r0
   1169c:	ldr	r1, [fp, #-12]
   116a0:	ldr	r0, [r0]
   116a4:	cmp	r1, r0
   116a8:	bge	11758 <intern_blocks+0x2b0>
   116ac:	ldr	r0, [pc, #244]	; 117a8 <intern_blocks+0x300>
   116b0:	ldr	r0, [pc, r0]
   116b4:	ldr	r1, [fp, #-12]
   116b8:	add	r0, r0, r1, lsl #2
   116bc:	ldr	r0, [r0]
   116c0:	str	r0, [fp, #-8]
   116c4:	ldr	r0, [fp, #-8]
   116c8:	ldr	r0, [r0, #60]	; 0x3c
   116cc:	movw	r1, #0
   116d0:	cmp	r0, r1
   116d4:	bne	116dc <intern_blocks+0x234>
   116d8:	b	11748 <intern_blocks+0x2a0>
   116dc:	ldr	r0, [fp, #-8]
   116e0:	ldr	r0, [r0, #60]	; 0x3c
   116e4:	ldr	r0, [r0, #100]	; 0x64
   116e8:	movw	r1, #0
   116ec:	cmp	r0, r1
   116f0:	beq	11710 <intern_blocks+0x268>
   116f4:	movw	r0, #0
   116f8:	str	r0, [sp, #12]
   116fc:	ldr	r0, [fp, #-8]
   11700:	ldr	r0, [r0, #60]	; 0x3c
   11704:	ldr	r0, [r0, #100]	; 0x64
   11708:	ldr	r1, [fp, #-8]
   1170c:	str	r0, [r1, #60]	; 0x3c
   11710:	ldr	r0, [fp, #-8]
   11714:	ldr	r0, [r0, #84]	; 0x54
   11718:	ldr	r0, [r0, #100]	; 0x64
   1171c:	movw	r1, #0
   11720:	cmp	r0, r1
   11724:	beq	11744 <intern_blocks+0x29c>
   11728:	movw	r0, #0
   1172c:	str	r0, [sp, #12]
   11730:	ldr	r0, [fp, #-8]
   11734:	ldr	r0, [r0, #84]	; 0x54
   11738:	ldr	r0, [r0, #100]	; 0x64
   1173c:	ldr	r1, [fp, #-8]
   11740:	str	r0, [r1, #84]	; 0x54
   11744:	b	11748 <intern_blocks+0x2a0>
   11748:	ldr	r0, [fp, #-12]
   1174c:	add	r0, r0, #1
   11750:	str	r0, [fp, #-12]
   11754:	b	11694 <intern_blocks+0x1ec>
   11758:	ldr	r0, [sp, #12]
   1175c:	cmp	r0, #0
   11760:	bne	11768 <intern_blocks+0x2c0>
   11764:	b	114b8 <intern_blocks+0x10>
   11768:	mov	sp, fp
   1176c:	pop	{fp, pc}
   11770:	.word	0x00028250
   11774:	.word	0x00028204
   11778:	.word	0x00028084
   1177c:	.word	0x000281c8
   11780:	.word	0x0002819c
   11784:	.word	0x00028174
   11788:	.word	0x0002867c
   1178c:	.word	0x00028614
   11790:	.word	0x000285c0
   11794:	.word	0x00028598
   11798:	.word	0x00028564
   1179c:	.word	0x00028540
   117a0:	.word	0x00028520
   117a4:	.word	0x00028504
   117a8:	.word	0x000284b0

000117ac <opt_root>:
   117ac:	push	{fp, lr}
   117b0:	mov	fp, sp
   117b4:	sub	sp, sp, #16
   117b8:	str	r0, [fp, #-4]
   117bc:	ldr	r0, [fp, #-4]
   117c0:	ldr	r0, [r0]
   117c4:	ldr	r0, [r0, #4]
   117c8:	str	r0, [sp, #4]
   117cc:	ldr	r0, [fp, #-4]
   117d0:	ldr	r0, [r0]
   117d4:	movw	r1, #0
   117d8:	str	r1, [r0, #4]
   117dc:	ldr	r0, [fp, #-4]
   117e0:	ldr	r0, [r0]
   117e4:	ldr	r0, [r0, #8]
   117e8:	and	r0, r0, #7
   117ec:	cmp	r0, #5
   117f0:	movw	r0, #0
   117f4:	str	r0, [sp]
   117f8:	bne	11824 <opt_root+0x78>
   117fc:	ldr	r0, [fp, #-4]
   11800:	ldr	r0, [r0]
   11804:	ldr	r0, [r0, #60]	; 0x3c
   11808:	ldr	r1, [fp, #-4]
   1180c:	ldr	r1, [r1]
   11810:	ldr	r1, [r1, #84]	; 0x54
   11814:	cmp	r0, r1
   11818:	movw	r0, #0
   1181c:	moveq	r0, #1
   11820:	str	r0, [sp]
   11824:	ldr	r0, [sp]
   11828:	tst	r0, #1
   1182c:	beq	11848 <opt_root+0x9c>
   11830:	ldr	r0, [fp, #-4]
   11834:	ldr	r0, [r0]
   11838:	ldr	r0, [r0, #60]	; 0x3c
   1183c:	ldr	r1, [fp, #-4]
   11840:	str	r0, [r1]
   11844:	b	117dc <opt_root+0x30>
   11848:	ldr	r0, [fp, #-4]
   1184c:	ldr	r0, [r0]
   11850:	ldr	r0, [r0, #4]
   11854:	str	r0, [sp, #8]
   11858:	ldr	r0, [sp, #8]
   1185c:	movw	r1, #0
   11860:	cmp	r0, r1
   11864:	beq	11874 <opt_root+0xc8>
   11868:	ldr	r0, [sp, #4]
   1186c:	ldr	r1, [sp, #8]
   11870:	bl	a914 <sf_append>
   11874:	ldr	r0, [sp, #4]
   11878:	ldr	r1, [fp, #-4]
   1187c:	ldr	r1, [r1]
   11880:	str	r0, [r1, #4]
   11884:	ldr	r0, [fp, #-4]
   11888:	ldr	r0, [r0]
   1188c:	ldr	r0, [r0, #8]
   11890:	and	r0, r0, #7
   11894:	cmp	r0, #6
   11898:	bne	118ac <opt_root+0x100>
   1189c:	ldr	r0, [fp, #-4]
   118a0:	ldr	r0, [r0]
   118a4:	movw	r1, #0
   118a8:	str	r1, [r0, #4]
   118ac:	mov	sp, fp
   118b0:	pop	{fp, pc}

000118b4 <opt_cleanup>:
   118b4:	push	{fp, lr}
   118b8:	mov	fp, sp
   118bc:	ldr	r0, [pc, #112]	; 11934 <opt_cleanup+0x80>
   118c0:	add	r0, pc, r0
   118c4:	ldr	r0, [r0]
   118c8:	bl	ebc <free@plt>
   118cc:	ldr	r0, [pc, #92]	; 11930 <opt_cleanup+0x7c>
   118d0:	add	r0, pc, r0
   118d4:	ldr	r0, [r0]
   118d8:	bl	ebc <free@plt>
   118dc:	ldr	r0, [pc, #72]	; 1192c <opt_cleanup+0x78>
   118e0:	add	r0, pc, r0
   118e4:	ldr	r0, [r0]
   118e8:	bl	ebc <free@plt>
   118ec:	ldr	r0, [pc, #52]	; 11928 <opt_cleanup+0x74>
   118f0:	add	r0, pc, r0
   118f4:	ldr	r0, [r0]
   118f8:	bl	ebc <free@plt>
   118fc:	ldr	r0, [pc, #32]	; 11924 <opt_cleanup+0x70>
   11900:	add	r0, pc, r0
   11904:	ldr	r0, [r0]
   11908:	bl	ebc <free@plt>
   1190c:	ldr	r0, [pc, #12]	; 11920 <opt_cleanup+0x6c>
   11910:	add	r0, pc, r0
   11914:	ldr	r0, [r0]
   11918:	bl	ebc <free@plt>
   1191c:	pop	{fp, pc}
   11920:	.word	0x00028250
   11924:	.word	0x0002825c
   11928:	.word	0x00028268
   1192c:	.word	0x00028284
   11930:	.word	0x000282a0
   11934:	.word	0x000282ac

00011938 <sf_icode_to_fcode>:
   11938:	push	{fp, lr}
   1193c:	mov	fp, sp
   11940:	sub	sp, sp, #32
   11944:	str	r0, [fp, #-4]
   11948:	str	r1, [fp, #-8]
   1194c:	ldr	r0, [pc, #252]	; 11a50 <sf_icode_to_fcode+0x118>
   11950:	add	r0, pc, r0
   11954:	ldr	r1, [pc, #248]	; 11a54 <sf_icode_to_fcode+0x11c>
   11958:	ldr	r1, [pc, r1]
   1195c:	add	r1, r1, #1
   11960:	str	r1, [r0]
   11964:	ldr	r0, [fp, #-4]
   11968:	bl	11a5c <count_stmts>
   1196c:	ldr	r1, [fp, #-8]
   11970:	str	r0, [r1]
   11974:	str	r0, [fp, #-12]
   11978:	ldr	r0, [fp, #-12]
   1197c:	lsl	r0, r0, #3
   11980:	bl	f28 <malloc@plt>
   11984:	str	r0, [sp, #16]
   11988:	ldr	r0, [sp, #16]
   1198c:	movw	r1, #0
   11990:	cmp	r0, r1
   11994:	bne	119a4 <sf_icode_to_fcode+0x6c>
   11998:	ldr	r0, [pc, #172]	; 11a4c <sf_icode_to_fcode+0x114>
   1199c:	add	r0, pc, r0
   119a0:	bl	2bb8 <sf_bpf_error>
   119a4:	ldr	r0, [pc, #152]	; 11a44 <sf_icode_to_fcode+0x10c>
   119a8:	add	r0, pc, r0
   119ac:	ldr	r1, [pc, #148]	; 11a48 <sf_icode_to_fcode+0x110>
   119b0:	add	r1, pc, r1
   119b4:	ldr	r2, [sp, #16]
   119b8:	ldr	r3, [fp, #-12]
   119bc:	lsl	r3, r3, #3
   119c0:	mov	ip, #0
   119c4:	str	r0, [sp, #12]
   119c8:	mov	r0, r2
   119cc:	str	r1, [sp, #8]
   119d0:	mov	r1, ip
   119d4:	mov	r2, r3
   119d8:	bl	fac <memset@plt>
   119dc:	ldr	r1, [sp, #16]
   119e0:	ldr	r2, [pc, #112]	; 11a58 <sf_icode_to_fcode+0x120>
   119e4:	add	r2, pc, r2
   119e8:	str	r1, [r2]
   119ec:	ldr	r1, [sp, #16]
   119f0:	ldr	r2, [fp, #-12]
   119f4:	add	r1, r1, r2, lsl #3
   119f8:	ldr	r2, [sp, #8]
   119fc:	str	r1, [r2]
   11a00:	ldr	r1, [sp, #12]
   11a04:	ldr	r3, [r1]
   11a08:	add	r3, r3, #1
   11a0c:	str	r3, [r1]
   11a10:	ldr	r3, [fp, #-4]
   11a14:	str	r0, [sp, #4]
   11a18:	mov	r0, r3
   11a1c:	bl	11b2c <convert_code_r>
   11a20:	cmp	r0, #0
   11a24:	beq	11a2c <sf_icode_to_fcode+0xf4>
   11a28:	b	11a38 <sf_icode_to_fcode+0x100>
   11a2c:	ldr	r0, [sp, #16]
   11a30:	bl	ebc <free@plt>
   11a34:	b	1194c <sf_icode_to_fcode+0x14>
   11a38:	ldr	r0, [sp, #16]
   11a3c:	mov	sp, fp
   11a40:	pop	{fp, pc}
   11a44:	.word	0x00027d64
   11a48:	.word	0x00027d64
   11a4c:	.word	0x0000bc60
   11a50:	.word	0x00027dbc
   11a54:	.word	0x00027db4
   11a58:	.word	0x00027d2c

00011a5c <count_stmts>:
   11a5c:	push	{fp, lr}
   11a60:	mov	fp, sp
   11a64:	sub	sp, sp, #16
   11a68:	str	r0, [sp, #8]
   11a6c:	ldr	r0, [sp, #8]
   11a70:	movw	r1, #0
   11a74:	cmp	r0, r1
   11a78:	beq	11a98 <count_stmts+0x3c>
   11a7c:	ldr	r0, [pc, #160]	; 11b24 <count_stmts+0xc8>
   11a80:	add	r0, pc, r0
   11a84:	ldr	r1, [sp, #8]
   11a88:	ldr	r1, [r1, #24]
   11a8c:	ldr	r0, [r0]
   11a90:	cmp	r1, r0
   11a94:	bne	11aa4 <count_stmts+0x48>
   11a98:	movw	r0, #0
   11a9c:	str	r0, [fp, #-4]
   11aa0:	b	11b18 <count_stmts+0xbc>
   11aa4:	ldr	r0, [pc, #124]	; 11b28 <count_stmts+0xcc>
   11aa8:	add	r0, pc, r0
   11aac:	ldr	r0, [r0]
   11ab0:	ldr	r1, [sp, #8]
   11ab4:	str	r0, [r1, #24]
   11ab8:	ldr	r0, [sp, #8]
   11abc:	ldr	r0, [r0, #60]	; 0x3c
   11ac0:	bl	11a5c <count_stmts>
   11ac4:	ldr	r1, [sp, #8]
   11ac8:	ldr	r1, [r1, #84]	; 0x54
   11acc:	str	r0, [sp]
   11ad0:	mov	r0, r1
   11ad4:	bl	11a5c <count_stmts>
   11ad8:	ldr	r1, [sp]
   11adc:	add	r0, r1, r0
   11ae0:	str	r0, [sp, #4]
   11ae4:	ldr	r0, [sp, #8]
   11ae8:	ldr	r0, [r0, #4]
   11aec:	bl	15d78 <slength>
   11af0:	ldr	r1, [sp, #4]
   11af4:	add	r0, r0, r1
   11af8:	add	r0, r0, #1
   11afc:	ldr	r1, [sp, #8]
   11b00:	ldr	r1, [r1, #28]
   11b04:	add	r0, r0, r1
   11b08:	ldr	r1, [sp, #8]
   11b0c:	ldr	r1, [r1, #32]
   11b10:	add	r0, r0, r1
   11b14:	str	r0, [fp, #-4]
   11b18:	ldr	r0, [fp, #-4]
   11b1c:	mov	sp, fp
   11b20:	pop	{fp, pc}
   11b24:	.word	0x00027c8c
   11b28:	.word	0x00027c64

00011b2c <convert_code_r>:
   11b2c:	push	{fp, lr}
   11b30:	mov	fp, sp
   11b34:	sub	sp, sp, #56	; 0x38
   11b38:	str	r0, [fp, #-8]
   11b3c:	movw	r0, #0
   11b40:	str	r0, [sp, #24]
   11b44:	ldr	r1, [fp, #-8]
   11b48:	cmp	r1, r0
   11b4c:	beq	11b6c <convert_code_r+0x40>
   11b50:	ldr	r0, [pc, #1436]	; 120f4 <convert_code_r+0x5c8>
   11b54:	add	r0, pc, r0
   11b58:	ldr	r1, [fp, #-8]
   11b5c:	ldr	r1, [r1, #24]
   11b60:	ldr	r0, [r0]
   11b64:	cmp	r1, r0
   11b68:	bne	11b78 <convert_code_r+0x4c>
   11b6c:	movw	r0, #1
   11b70:	str	r0, [fp, #-4]
   11b74:	b	120e8 <convert_code_r+0x5bc>
   11b78:	ldr	r0, [pc, #1400]	; 120f8 <convert_code_r+0x5cc>
   11b7c:	add	r0, pc, r0
   11b80:	ldr	r0, [r0]
   11b84:	ldr	r1, [fp, #-8]
   11b88:	str	r0, [r1, #24]
   11b8c:	ldr	r0, [fp, #-8]
   11b90:	ldr	r0, [r0, #84]	; 0x54
   11b94:	bl	11b2c <convert_code_r>
   11b98:	cmp	r0, #0
   11b9c:	bne	11bac <convert_code_r+0x80>
   11ba0:	movw	r0, #0
   11ba4:	str	r0, [fp, #-4]
   11ba8:	b	120e8 <convert_code_r+0x5bc>
   11bac:	ldr	r0, [fp, #-8]
   11bb0:	ldr	r0, [r0, #60]	; 0x3c
   11bb4:	bl	11b2c <convert_code_r>
   11bb8:	cmp	r0, #0
   11bbc:	bne	11bcc <convert_code_r+0xa0>
   11bc0:	movw	r0, #0
   11bc4:	str	r0, [fp, #-4]
   11bc8:	b	120e8 <convert_code_r+0x5bc>
   11bcc:	ldr	r0, [fp, #-8]
   11bd0:	ldr	r0, [r0, #4]
   11bd4:	bl	15d78 <slength>
   11bd8:	str	r0, [fp, #-20]	; 0xffffffec
   11bdc:	ldr	r0, [fp, #-20]	; 0xffffffec
   11be0:	ldr	r1, [fp, #-8]
   11be4:	ldr	r2, [r1, #28]
   11be8:	ldr	r1, [r1, #32]
   11bec:	add	r0, r0, r2
   11bf0:	add	r0, r0, r1
   11bf4:	ldr	r1, [pc, #1304]	; 12114 <convert_code_r+0x5e8>
   11bf8:	add	r1, pc, r1
   11bfc:	ldr	r2, [pc, #1300]	; 12118 <convert_code_r+0x5ec>
   11c00:	ldr	r2, [pc, r2]
   11c04:	sub	r0, r2, r0, lsl #3
   11c08:	sub	r0, r0, #8
   11c0c:	str	r0, [r1]
   11c10:	str	r0, [fp, #-12]
   11c14:	ldr	r0, [fp, #-12]
   11c18:	ldr	r1, [pc, #1276]	; 1211c <convert_code_r+0x5f0>
   11c1c:	ldr	r1, [pc, r1]
   11c20:	sub	r0, r0, r1
   11c24:	asr	r0, r0, #3
   11c28:	ldr	r1, [fp, #-8]
   11c2c:	str	r0, [r1, #40]	; 0x28
   11c30:	ldr	r0, [fp, #-20]	; 0xffffffec
   11c34:	cmp	r0, #0
   11c38:	beq	11c6c <convert_code_r+0x140>
   11c3c:	ldr	r0, [fp, #-20]	; 0xffffffec
   11c40:	movw	r1, #4
   11c44:	bl	e5c <calloc@plt>
   11c48:	str	r0, [sp, #24]
   11c4c:	ldr	r0, [sp, #24]
   11c50:	movw	r1, #0
   11c54:	cmp	r0, r1
   11c58:	bne	11c68 <convert_code_r+0x13c>
   11c5c:	ldr	r0, [pc, #1176]	; 120fc <convert_code_r+0x5d0>
   11c60:	add	r0, pc, r0
   11c64:	bl	2bb8 <sf_bpf_error>
   11c68:	b	11c6c <convert_code_r+0x140>
   11c6c:	ldr	r0, [fp, #-8]
   11c70:	ldr	r0, [r0, #4]
   11c74:	str	r0, [fp, #-16]
   11c78:	movw	r0, #0
   11c7c:	str	r0, [fp, #-24]	; 0xffffffe8
   11c80:	ldr	r0, [fp, #-24]	; 0xffffffe8
   11c84:	ldr	r1, [fp, #-20]	; 0xffffffec
   11c88:	cmp	r0, r1
   11c8c:	movw	r0, #0
   11c90:	str	r0, [sp, #4]
   11c94:	bcs	11cb0 <convert_code_r+0x184>
   11c98:	ldr	r0, [fp, #-16]
   11c9c:	movw	r1, #0
   11ca0:	cmp	r0, r1
   11ca4:	movw	r0, #0
   11ca8:	movne	r0, #1
   11cac:	str	r0, [sp, #4]
   11cb0:	ldr	r0, [sp, #4]
   11cb4:	tst	r0, #1
   11cb8:	beq	11cec <convert_code_r+0x1c0>
   11cbc:	ldr	r0, [fp, #-16]
   11cc0:	ldr	r1, [sp, #24]
   11cc4:	ldr	r2, [fp, #-24]	; 0xffffffe8
   11cc8:	add	r1, r1, r2, lsl #2
   11ccc:	str	r0, [r1]
   11cd0:	ldr	r0, [fp, #-16]
   11cd4:	ldr	r0, [r0, #16]
   11cd8:	str	r0, [fp, #-16]
   11cdc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   11ce0:	add	r0, r0, #1
   11ce4:	str	r0, [fp, #-24]	; 0xffffffe8
   11ce8:	b	11c80 <convert_code_r+0x154>
   11cec:	movw	r0, #0
   11cf0:	str	r0, [fp, #-24]	; 0xffffffe8
   11cf4:	ldr	r0, [fp, #-8]
   11cf8:	ldr	r0, [r0, #4]
   11cfc:	str	r0, [fp, #-16]
   11d00:	ldr	r0, [fp, #-16]
   11d04:	movw	r1, #0
   11d08:	cmp	r0, r1
   11d0c:	beq	11f20 <convert_code_r+0x3f4>
   11d10:	ldr	r0, [fp, #-16]
   11d14:	ldr	r0, [r0]
   11d18:	cmn	r0, #1
   11d1c:	bne	11d24 <convert_code_r+0x1f8>
   11d20:	b	11f10 <convert_code_r+0x3e4>
   11d24:	ldr	r0, [fp, #-16]
   11d28:	ldr	r0, [r0]
   11d2c:	ldr	r1, [fp, #-12]
   11d30:	strh	r0, [r1]
   11d34:	ldr	r0, [fp, #-16]
   11d38:	ldr	r0, [r0, #12]
   11d3c:	ldr	r1, [fp, #-12]
   11d40:	str	r0, [r1, #4]
   11d44:	ldr	r0, [fp, #-16]
   11d48:	ldr	r0, [r0]
   11d4c:	and	r0, r0, #7
   11d50:	cmp	r0, #5
   11d54:	bne	11d68 <convert_code_r+0x23c>
   11d58:	ldr	r0, [fp, #-16]
   11d5c:	ldr	r0, [r0]
   11d60:	cmp	r0, #5
   11d64:	bne	11d6c <convert_code_r+0x240>
   11d68:	b	11ef8 <convert_code_r+0x3cc>
   11d6c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   11d70:	ldr	r1, [fp, #-20]	; 0xffffffec
   11d74:	sub	r1, r1, #2
   11d78:	cmp	r0, r1
   11d7c:	bne	11d84 <convert_code_r+0x258>
   11d80:	b	11ef8 <convert_code_r+0x3cc>
   11d84:	ldr	r0, [pc, #884]	; 12100 <convert_code_r+0x5d4>
   11d88:	add	r0, pc, r0
   11d8c:	str	r0, [sp, #8]
   11d90:	ldr	r0, [fp, #-16]
   11d94:	ldr	r0, [r0, #4]
   11d98:	movw	r1, #0
   11d9c:	cmp	r0, r1
   11da0:	beq	11db8 <convert_code_r+0x28c>
   11da4:	ldr	r0, [fp, #-16]
   11da8:	ldr	r0, [r0, #8]
   11dac:	movw	r1, #0
   11db0:	cmp	r0, r1
   11db4:	bne	11dcc <convert_code_r+0x2a0>
   11db8:	ldr	r0, [pc, #836]	; 12104 <convert_code_r+0x5d8>
   11dbc:	add	r1, pc, r0
   11dc0:	ldr	r0, [sp, #8]
   11dc4:	ldr	r2, [fp, #-24]	; 0xffffffe8
   11dc8:	bl	2bb8 <sf_bpf_error>
   11dcc:	movw	r0, #0
   11dd0:	str	r0, [sp, #12]
   11dd4:	str	r0, [sp, #16]
   11dd8:	str	r0, [sp, #20]
   11ddc:	ldr	r0, [sp, #20]
   11de0:	ldr	r1, [fp, #-20]	; 0xffffffec
   11de4:	cmp	r0, r1
   11de8:	bge	11ec8 <convert_code_r+0x39c>
   11dec:	ldr	r0, [sp, #24]
   11df0:	ldr	r1, [sp, #20]
   11df4:	add	r0, r0, r1, lsl #2
   11df8:	ldr	r0, [r0]
   11dfc:	ldr	r1, [fp, #-16]
   11e00:	ldr	r1, [r1, #4]
   11e04:	cmp	r0, r1
   11e08:	bne	11e50 <convert_code_r+0x324>
   11e0c:	ldr	r0, [sp, #16]
   11e10:	cmp	r0, #0
   11e14:	beq	11e2c <convert_code_r+0x300>
   11e18:	ldr	r0, [pc, #752]	; 12110 <convert_code_r+0x5e4>
   11e1c:	add	r1, pc, r0
   11e20:	ldr	r0, [sp, #8]
   11e24:	ldr	r2, [fp, #-24]	; 0xffffffe8
   11e28:	bl	2bb8 <sf_bpf_error>
   11e2c:	ldr	r0, [sp, #20]
   11e30:	ldr	r1, [fp, #-24]	; 0xffffffe8
   11e34:	sub	r0, r0, r1
   11e38:	sub	r0, r0, #1
   11e3c:	ldr	r1, [fp, #-12]
   11e40:	strb	r0, [r1, #2]
   11e44:	ldr	r0, [sp, #16]
   11e48:	add	r0, r0, #1
   11e4c:	str	r0, [sp, #16]
   11e50:	ldr	r0, [sp, #24]
   11e54:	ldr	r1, [sp, #20]
   11e58:	add	r0, r0, r1, lsl #2
   11e5c:	ldr	r0, [r0]
   11e60:	ldr	r1, [fp, #-16]
   11e64:	ldr	r1, [r1, #8]
   11e68:	cmp	r0, r1
   11e6c:	bne	11eb4 <convert_code_r+0x388>
   11e70:	ldr	r0, [sp, #12]
   11e74:	cmp	r0, #0
   11e78:	beq	11e90 <convert_code_r+0x364>
   11e7c:	ldr	r0, [pc, #648]	; 1210c <convert_code_r+0x5e0>
   11e80:	add	r1, pc, r0
   11e84:	ldr	r0, [sp, #8]
   11e88:	ldr	r2, [fp, #-24]	; 0xffffffe8
   11e8c:	bl	2bb8 <sf_bpf_error>
   11e90:	ldr	r0, [sp, #20]
   11e94:	ldr	r1, [fp, #-24]	; 0xffffffe8
   11e98:	sub	r0, r0, r1
   11e9c:	sub	r0, r0, #1
   11ea0:	ldr	r1, [fp, #-12]
   11ea4:	strb	r0, [r1, #3]
   11ea8:	ldr	r0, [sp, #12]
   11eac:	add	r0, r0, #1
   11eb0:	str	r0, [sp, #12]
   11eb4:	b	11eb8 <convert_code_r+0x38c>
   11eb8:	ldr	r0, [sp, #20]
   11ebc:	add	r0, r0, #1
   11ec0:	str	r0, [sp, #20]
   11ec4:	b	11ddc <convert_code_r+0x2b0>
   11ec8:	ldr	r0, [sp, #16]
   11ecc:	cmp	r0, #0
   11ed0:	beq	11ee0 <convert_code_r+0x3b4>
   11ed4:	ldr	r0, [sp, #12]
   11ed8:	cmp	r0, #0
   11edc:	bne	11ef4 <convert_code_r+0x3c8>
   11ee0:	ldr	r0, [pc, #544]	; 12108 <convert_code_r+0x5dc>
   11ee4:	add	r1, pc, r0
   11ee8:	ldr	r0, [sp, #8]
   11eec:	ldr	r2, [fp, #-24]	; 0xffffffe8
   11ef0:	bl	2bb8 <sf_bpf_error>
   11ef4:	b	11ef8 <convert_code_r+0x3cc>
   11ef8:	ldr	r0, [fp, #-12]
   11efc:	add	r0, r0, #8
   11f00:	str	r0, [fp, #-12]
   11f04:	ldr	r0, [fp, #-24]	; 0xffffffe8
   11f08:	add	r0, r0, #1
   11f0c:	str	r0, [fp, #-24]	; 0xffffffe8
   11f10:	ldr	r0, [fp, #-16]
   11f14:	ldr	r0, [r0, #16]
   11f18:	str	r0, [fp, #-16]
   11f1c:	b	11d00 <convert_code_r+0x1d4>
   11f20:	ldr	r0, [sp, #24]
   11f24:	movw	r1, #0
   11f28:	cmp	r0, r1
   11f2c:	beq	11f38 <convert_code_r+0x40c>
   11f30:	ldr	r0, [sp, #24]
   11f34:	bl	ebc <free@plt>
   11f38:	ldr	r0, [fp, #-8]
   11f3c:	ldr	r0, [r0, #8]
   11f40:	ldr	r1, [fp, #-12]
   11f44:	strh	r0, [r1]
   11f48:	ldr	r0, [fp, #-8]
   11f4c:	ldr	r0, [r0, #20]
   11f50:	ldr	r1, [fp, #-12]
   11f54:	str	r0, [r1, #4]
   11f58:	ldr	r0, [fp, #-8]
   11f5c:	ldr	r0, [r0, #60]	; 0x3c
   11f60:	movw	r1, #0
   11f64:	cmp	r0, r1
   11f68:	beq	120e0 <convert_code_r+0x5b4>
   11f6c:	movw	r0, #0
   11f70:	str	r0, [sp, #28]
   11f74:	ldr	r0, [fp, #-8]
   11f78:	ldr	r0, [r0, #60]	; 0x3c
   11f7c:	ldr	r0, [r0, #40]	; 0x28
   11f80:	ldr	r1, [fp, #-8]
   11f84:	ldr	r1, [r1, #40]	; 0x28
   11f88:	ldr	r2, [fp, #-20]	; 0xffffffec
   11f8c:	add	r1, r1, r2
   11f90:	sub	r0, r0, r1
   11f94:	sub	r0, r0, #1
   11f98:	str	r0, [fp, #-24]	; 0xffffffe8
   11f9c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   11fa0:	cmp	r0, #256	; 0x100
   11fa4:	bcc	1201c <convert_code_r+0x4f0>
   11fa8:	ldr	r0, [fp, #-8]
   11fac:	ldr	r0, [r0, #28]
   11fb0:	cmp	r0, #0
   11fb4:	bne	11fd4 <convert_code_r+0x4a8>
   11fb8:	ldr	r0, [fp, #-8]
   11fbc:	ldr	r1, [r0, #28]
   11fc0:	add	r1, r1, #1
   11fc4:	str	r1, [r0, #28]
   11fc8:	movw	r0, #0
   11fcc:	str	r0, [fp, #-4]
   11fd0:	b	120e8 <convert_code_r+0x5bc>
   11fd4:	ldr	r0, [sp, #28]
   11fd8:	ldr	r1, [fp, #-12]
   11fdc:	strb	r0, [r1, #2]
   11fe0:	ldr	r0, [sp, #28]
   11fe4:	add	r0, r0, #1
   11fe8:	str	r0, [sp, #28]
   11fec:	ldr	r0, [fp, #-12]
   11ff0:	ldr	r1, [sp, #28]
   11ff4:	add	r0, r0, r1, lsl #3
   11ff8:	mov	r1, #5
   11ffc:	strh	r1, [r0]
   12000:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12004:	ldr	r1, [sp, #28]
   12008:	sub	r0, r0, r1
   1200c:	ldr	r2, [fp, #-12]
   12010:	add	r1, r2, r1, lsl #3
   12014:	str	r0, [r1, #4]
   12018:	b	12028 <convert_code_r+0x4fc>
   1201c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12020:	ldr	r1, [fp, #-12]
   12024:	strb	r0, [r1, #2]
   12028:	ldr	r0, [fp, #-8]
   1202c:	ldr	r0, [r0, #84]	; 0x54
   12030:	ldr	r0, [r0, #40]	; 0x28
   12034:	ldr	r1, [fp, #-8]
   12038:	ldr	r1, [r1, #40]	; 0x28
   1203c:	ldr	r2, [fp, #-20]	; 0xffffffec
   12040:	add	r1, r1, r2
   12044:	sub	r0, r0, r1
   12048:	sub	r0, r0, #1
   1204c:	str	r0, [fp, #-24]	; 0xffffffe8
   12050:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12054:	cmp	r0, #256	; 0x100
   12058:	bcc	120d0 <convert_code_r+0x5a4>
   1205c:	ldr	r0, [fp, #-8]
   12060:	ldr	r0, [r0, #32]
   12064:	cmp	r0, #0
   12068:	bne	12088 <convert_code_r+0x55c>
   1206c:	ldr	r0, [fp, #-8]
   12070:	ldr	r1, [r0, #32]
   12074:	add	r1, r1, #1
   12078:	str	r1, [r0, #32]
   1207c:	movw	r0, #0
   12080:	str	r0, [fp, #-4]
   12084:	b	120e8 <convert_code_r+0x5bc>
   12088:	ldr	r0, [sp, #28]
   1208c:	ldr	r1, [fp, #-12]
   12090:	strb	r0, [r1, #3]
   12094:	ldr	r0, [sp, #28]
   12098:	add	r0, r0, #1
   1209c:	str	r0, [sp, #28]
   120a0:	ldr	r0, [fp, #-12]
   120a4:	ldr	r1, [sp, #28]
   120a8:	add	r0, r0, r1, lsl #3
   120ac:	mov	r1, #5
   120b0:	strh	r1, [r0]
   120b4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   120b8:	ldr	r1, [sp, #28]
   120bc:	sub	r0, r0, r1
   120c0:	ldr	r2, [fp, #-12]
   120c4:	add	r1, r2, r1, lsl #3
   120c8:	str	r0, [r1, #4]
   120cc:	b	120dc <convert_code_r+0x5b0>
   120d0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   120d4:	ldr	r1, [fp, #-12]
   120d8:	strb	r0, [r1, #3]
   120dc:	b	120e0 <convert_code_r+0x5b4>
   120e0:	movw	r0, #1
   120e4:	str	r0, [fp, #-4]
   120e8:	ldr	r0, [fp, #-4]
   120ec:	mov	sp, fp
   120f0:	pop	{fp, pc}
   120f4:	.word	0x00027bb8
   120f8:	.word	0x00027b90
   120fc:	.word	0x0000b9b4
   12100:	.word	0x0000b89c
   12104:	.word	0x0000b891
   12108:	.word	0x0000b78d
   1210c:	.word	0x0000b7e0
   12110:	.word	0x0000b844
   12114:	.word	0x00027b1c
   12118:	.word	0x00027b14
   1211c:	.word	0x00027af4

00012120 <find_levels>:
   12120:	push	{fp, lr}
   12124:	mov	fp, sp
   12128:	sub	sp, sp, #8
   1212c:	ldr	r1, [pc, #76]	; 12180 <find_levels+0x60>
   12130:	add	r1, pc, r1
   12134:	str	r0, [sp, #4]
   12138:	ldr	r0, [pc, #68]	; 12184 <find_levels+0x64>
   1213c:	ldr	r0, [pc, r0]
   12140:	ldr	r2, [pc, #64]	; 12188 <find_levels+0x68>
   12144:	ldr	r2, [pc, r2]
   12148:	lsl	r2, r2, #2
   1214c:	movw	r3, #0
   12150:	and	r3, r3, #255	; 0xff
   12154:	str	r1, [sp]
   12158:	mov	r1, r3
   1215c:	bl	fac <memset@plt>
   12160:	ldr	r0, [sp]
   12164:	ldr	r1, [r0]
   12168:	add	r1, r1, #1
   1216c:	str	r1, [r0]
   12170:	ldr	r0, [sp, #4]
   12174:	bl	12a5c <find_levels_r>
   12178:	mov	sp, fp
   1217c:	pop	{fp, pc}
   12180:	.word	0x000275dc
   12184:	.word	0x00027a20
   12188:	.word	0x000275d8

0001218c <find_dom>:
   1218c:	sub	sp, sp, #40	; 0x28
   12190:	ldr	r1, [pc, #568]	; 123d0 <find_dom+0x244>
   12194:	add	r1, pc, r1
   12198:	ldr	r2, [pc, #564]	; 123d4 <find_dom+0x248>
   1219c:	add	r2, pc, r2
   121a0:	ldr	r3, [pc, #560]	; 123d8 <find_dom+0x24c>
   121a4:	add	r3, pc, r3
   121a8:	str	r0, [sp, #36]	; 0x24
   121ac:	ldr	r0, [r3]
   121b0:	str	r0, [sp, #24]
   121b4:	ldr	r0, [r2]
   121b8:	ldr	r1, [r1]
   121bc:	mul	r0, r0, r1
   121c0:	str	r0, [sp, #32]
   121c4:	ldr	r0, [sp, #32]
   121c8:	mvn	r1, #0
   121cc:	add	r0, r0, r1
   121d0:	str	r0, [sp, #32]
   121d4:	cmp	r0, #0
   121d8:	blt	121f4 <find_dom+0x68>
   121dc:	ldr	r0, [sp, #24]
   121e0:	add	r1, r0, #4
   121e4:	str	r1, [sp, #24]
   121e8:	mvn	r1, #0
   121ec:	str	r1, [r0]
   121f0:	b	121c4 <find_dom+0x38>
   121f4:	ldr	r0, [pc, #480]	; 123dc <find_dom+0x250>
   121f8:	add	r0, pc, r0
   121fc:	ldr	r0, [r0]
   12200:	str	r0, [sp, #32]
   12204:	ldr	r0, [sp, #32]
   12208:	mvn	r1, #0
   1220c:	add	r0, r0, r1
   12210:	str	r0, [sp, #32]
   12214:	cmp	r0, #0
   12218:	blt	12238 <find_dom+0xac>
   1221c:	ldr	r0, [sp, #36]	; 0x24
   12220:	ldr	r0, [r0, #104]	; 0x68
   12224:	ldr	r1, [sp, #32]
   12228:	add	r0, r0, r1, lsl #2
   1222c:	movw	r1, #0
   12230:	str	r1, [r0]
   12234:	b	12204 <find_dom+0x78>
   12238:	ldr	r0, [sp, #36]	; 0x24
   1223c:	ldr	r0, [r0, #36]	; 0x24
   12240:	str	r0, [sp, #32]
   12244:	ldr	r0, [sp, #32]
   12248:	cmp	r0, #0
   1224c:	blt	123c8 <find_dom+0x23c>
   12250:	ldr	r0, [pc, #400]	; 123e8 <find_dom+0x25c>
   12254:	ldr	r0, [pc, r0]
   12258:	ldr	r1, [sp, #32]
   1225c:	add	r0, r0, r1, lsl #2
   12260:	ldr	r0, [r0]
   12264:	str	r0, [sp, #28]
   12268:	ldr	r0, [sp, #28]
   1226c:	movw	r1, #0
   12270:	cmp	r0, r1
   12274:	beq	123b0 <find_dom+0x224>
   12278:	ldr	r0, [sp, #28]
   1227c:	ldr	r1, [r0]
   12280:	ldr	r0, [r0, #104]	; 0x68
   12284:	lsr	r2, r1, #5
   12288:	sub	r1, r1, r2, lsl #5
   1228c:	mov	r3, #1
   12290:	lsl	r1, r3, r1
   12294:	add	r0, r0, r2, lsl #2
   12298:	ldr	r2, [r0]
   1229c:	orr	r1, r2, r1
   122a0:	str	r1, [r0]
   122a4:	ldr	r0, [sp, #28]
   122a8:	ldr	r0, [r0, #60]	; 0x3c
   122ac:	movw	r1, #0
   122b0:	cmp	r0, r1
   122b4:	bne	122bc <find_dom+0x130>
   122b8:	b	123a0 <find_dom+0x214>
   122bc:	ldr	r0, [pc, #284]	; 123e0 <find_dom+0x254>
   122c0:	add	r0, pc, r0
   122c4:	ldr	r1, [sp, #28]
   122c8:	ldr	r1, [r1, #60]	; 0x3c
   122cc:	ldr	r1, [r1, #104]	; 0x68
   122d0:	str	r1, [sp, #20]
   122d4:	ldr	r1, [sp, #28]
   122d8:	ldr	r1, [r1, #104]	; 0x68
   122dc:	str	r1, [sp, #16]
   122e0:	ldr	r0, [r0]
   122e4:	str	r0, [sp, #12]
   122e8:	ldr	r0, [sp, #12]
   122ec:	mvn	r1, #0
   122f0:	add	r0, r0, r1
   122f4:	str	r0, [sp, #12]
   122f8:	cmp	r0, #0
   122fc:	blt	1232c <find_dom+0x1a0>
   12300:	ldr	r0, [sp, #16]
   12304:	add	r1, r0, #4
   12308:	str	r1, [sp, #16]
   1230c:	ldr	r0, [r0]
   12310:	ldr	r1, [sp, #20]
   12314:	add	r2, r1, #4
   12318:	str	r2, [sp, #20]
   1231c:	ldr	r2, [r1]
   12320:	and	r0, r2, r0
   12324:	str	r0, [r1]
   12328:	b	122e8 <find_dom+0x15c>
   1232c:	ldr	r0, [pc, #176]	; 123e4 <find_dom+0x258>
   12330:	add	r0, pc, r0
   12334:	ldr	r1, [sp, #28]
   12338:	ldr	r1, [r1, #84]	; 0x54
   1233c:	ldr	r1, [r1, #104]	; 0x68
   12340:	str	r1, [sp, #8]
   12344:	ldr	r1, [sp, #28]
   12348:	ldr	r1, [r1, #104]	; 0x68
   1234c:	str	r1, [sp, #4]
   12350:	ldr	r0, [r0]
   12354:	str	r0, [sp]
   12358:	ldr	r0, [sp]
   1235c:	mvn	r1, #0
   12360:	add	r0, r0, r1
   12364:	str	r0, [sp]
   12368:	cmp	r0, #0
   1236c:	blt	1239c <find_dom+0x210>
   12370:	ldr	r0, [sp, #4]
   12374:	add	r1, r0, #4
   12378:	str	r1, [sp, #4]
   1237c:	ldr	r0, [r0]
   12380:	ldr	r1, [sp, #8]
   12384:	add	r2, r1, #4
   12388:	str	r2, [sp, #8]
   1238c:	ldr	r2, [r1]
   12390:	and	r0, r2, r0
   12394:	str	r0, [r1]
   12398:	b	12358 <find_dom+0x1cc>
   1239c:	b	123a0 <find_dom+0x214>
   123a0:	ldr	r0, [sp, #28]
   123a4:	ldr	r0, [r0, #100]	; 0x64
   123a8:	str	r0, [sp, #28]
   123ac:	b	12268 <find_dom+0xdc>
   123b0:	b	123b4 <find_dom+0x228>
   123b4:	ldr	r0, [sp, #32]
   123b8:	mvn	r1, #0
   123bc:	add	r0, r0, r1
   123c0:	str	r0, [sp, #32]
   123c4:	b	12244 <find_dom+0xb8>
   123c8:	add	sp, sp, #40	; 0x28
   123cc:	bx	lr
   123d0:	.word	0x00027590
   123d4:	.word	0x00027580
   123d8:	.word	0x0002757c
   123dc:	.word	0x0002752c
   123e0:	.word	0x00027464
   123e4:	.word	0x000273f4
   123e8:	.word	0x00027908

000123ec <find_closure>:
   123ec:	push	{fp, lr}
   123f0:	mov	fp, sp
   123f4:	sub	sp, sp, #48	; 0x30
   123f8:	str	r0, [fp, #-4]
   123fc:	ldr	r0, [pc, #476]	; 125e0 <find_closure+0x1f4>
   12400:	ldr	r0, [pc, r0]
   12404:	ldr	r1, [pc, #472]	; 125e4 <find_closure+0x1f8>
   12408:	ldr	r1, [pc, r1]
   1240c:	ldr	r2, [pc, #468]	; 125e8 <find_closure+0x1fc>
   12410:	ldr	r2, [pc, r2]
   12414:	mul	r1, r1, r2
   12418:	mov	r2, r1
   1241c:	lsl	r1, r1, #2
   12420:	movw	r3, #0
   12424:	and	r3, r3, #255	; 0xff
   12428:	str	r1, [sp, #8]
   1242c:	mov	r1, r3
   12430:	ldr	r3, [sp, #8]
   12434:	str	r2, [sp, #4]
   12438:	mov	r2, r3
   1243c:	bl	fac <memset@plt>
   12440:	ldr	r0, [fp, #-4]
   12444:	ldr	r0, [r0, #36]	; 0x24
   12448:	str	r0, [fp, #-8]
   1244c:	ldr	r0, [fp, #-8]
   12450:	cmp	r0, #0
   12454:	blt	125d0 <find_closure+0x1e4>
   12458:	ldr	r0, [pc, #396]	; 125ec <find_closure+0x200>
   1245c:	ldr	r0, [pc, r0]
   12460:	ldr	r1, [fp, #-8]
   12464:	add	r0, r0, r1, lsl #2
   12468:	ldr	r0, [r0]
   1246c:	str	r0, [fp, #-12]
   12470:	ldr	r0, [fp, #-12]
   12474:	movw	r1, #0
   12478:	cmp	r0, r1
   1247c:	beq	125b8 <find_closure+0x1cc>
   12480:	ldr	r0, [fp, #-12]
   12484:	ldr	r1, [r0]
   12488:	ldr	r0, [r0, #108]	; 0x6c
   1248c:	lsr	r2, r1, #5
   12490:	sub	r1, r1, r2, lsl #5
   12494:	mov	r3, #1
   12498:	lsl	r1, r3, r1
   1249c:	add	r0, r0, r2, lsl #2
   124a0:	ldr	r2, [r0]
   124a4:	orr	r1, r2, r1
   124a8:	str	r1, [r0]
   124ac:	ldr	r0, [fp, #-12]
   124b0:	ldr	r0, [r0, #60]	; 0x3c
   124b4:	movw	r1, #0
   124b8:	cmp	r0, r1
   124bc:	bne	124c4 <find_closure+0xd8>
   124c0:	b	125a8 <find_closure+0x1bc>
   124c4:	ldr	r0, [pc, #268]	; 125d8 <find_closure+0x1ec>
   124c8:	add	r0, pc, r0
   124cc:	ldr	r1, [fp, #-12]
   124d0:	ldr	r1, [r1, #60]	; 0x3c
   124d4:	ldr	r1, [r1, #108]	; 0x6c
   124d8:	str	r1, [fp, #-16]
   124dc:	ldr	r1, [fp, #-12]
   124e0:	ldr	r1, [r1, #108]	; 0x6c
   124e4:	str	r1, [fp, #-20]	; 0xffffffec
   124e8:	ldr	r0, [r0]
   124ec:	str	r0, [sp, #24]
   124f0:	ldr	r0, [sp, #24]
   124f4:	mvn	r1, #0
   124f8:	add	r0, r0, r1
   124fc:	str	r0, [sp, #24]
   12500:	cmp	r0, #0
   12504:	blt	12534 <find_closure+0x148>
   12508:	ldr	r0, [fp, #-20]	; 0xffffffec
   1250c:	add	r1, r0, #4
   12510:	str	r1, [fp, #-20]	; 0xffffffec
   12514:	ldr	r0, [r0]
   12518:	ldr	r1, [fp, #-16]
   1251c:	add	r2, r1, #4
   12520:	str	r2, [fp, #-16]
   12524:	ldr	r2, [r1]
   12528:	orr	r0, r2, r0
   1252c:	str	r0, [r1]
   12530:	b	124f0 <find_closure+0x104>
   12534:	ldr	r0, [pc, #160]	; 125dc <find_closure+0x1f0>
   12538:	add	r0, pc, r0
   1253c:	ldr	r1, [fp, #-12]
   12540:	ldr	r1, [r1, #84]	; 0x54
   12544:	ldr	r1, [r1, #108]	; 0x6c
   12548:	str	r1, [sp, #20]
   1254c:	ldr	r1, [fp, #-12]
   12550:	ldr	r1, [r1, #108]	; 0x6c
   12554:	str	r1, [sp, #16]
   12558:	ldr	r0, [r0]
   1255c:	str	r0, [sp, #12]
   12560:	ldr	r0, [sp, #12]
   12564:	mvn	r1, #0
   12568:	add	r0, r0, r1
   1256c:	str	r0, [sp, #12]
   12570:	cmp	r0, #0
   12574:	blt	125a4 <find_closure+0x1b8>
   12578:	ldr	r0, [sp, #16]
   1257c:	add	r1, r0, #4
   12580:	str	r1, [sp, #16]
   12584:	ldr	r0, [r0]
   12588:	ldr	r1, [sp, #20]
   1258c:	add	r2, r1, #4
   12590:	str	r2, [sp, #20]
   12594:	ldr	r2, [r1]
   12598:	orr	r0, r2, r0
   1259c:	str	r0, [r1]
   125a0:	b	12560 <find_closure+0x174>
   125a4:	b	125a8 <find_closure+0x1bc>
   125a8:	ldr	r0, [fp, #-12]
   125ac:	ldr	r0, [r0, #100]	; 0x64
   125b0:	str	r0, [fp, #-12]
   125b4:	b	12470 <find_closure+0x84>
   125b8:	b	125bc <find_closure+0x1d0>
   125bc:	ldr	r0, [fp, #-8]
   125c0:	mvn	r1, #0
   125c4:	add	r0, r0, r1
   125c8:	str	r0, [fp, #-8]
   125cc:	b	1244c <find_closure+0x60>
   125d0:	mov	sp, fp
   125d4:	pop	{fp, pc}
   125d8:	.word	0x0002725c
   125dc:	.word	0x000271ec
   125e0:	.word	0x00027328
   125e4:	.word	0x00027314
   125e8:	.word	0x00027314
   125ec:	.word	0x00027700

000125f0 <find_ud>:
   125f0:	push	{fp, lr}
   125f4:	mov	fp, sp
   125f8:	sub	sp, sp, #16
   125fc:	str	r0, [fp, #-4]
   12600:	ldr	r0, [fp, #-4]
   12604:	ldr	r0, [r0, #36]	; 0x24
   12608:	str	r0, [sp, #4]
   1260c:	ldr	r0, [sp, #4]
   12610:	str	r0, [sp, #8]
   12614:	ldr	r0, [sp, #8]
   12618:	cmp	r0, #0
   1261c:	blt	12684 <find_ud+0x94>
   12620:	ldr	r0, [pc, #288]	; 12748 <find_ud+0x158>
   12624:	ldr	r0, [pc, r0]
   12628:	ldr	r1, [sp, #8]
   1262c:	add	r0, r0, r1, lsl #2
   12630:	ldr	r0, [r0]
   12634:	str	r0, [sp]
   12638:	ldr	r0, [sp]
   1263c:	movw	r1, #0
   12640:	cmp	r0, r1
   12644:	beq	1266c <find_ud+0x7c>
   12648:	ldr	r0, [sp]
   1264c:	bl	12b84 <compute_local_ud>
   12650:	ldr	r0, [sp]
   12654:	movw	r1, #0
   12658:	str	r1, [r0, #128]	; 0x80
   1265c:	ldr	r0, [sp]
   12660:	ldr	r0, [r0, #100]	; 0x64
   12664:	str	r0, [sp]
   12668:	b	12638 <find_ud+0x48>
   1266c:	b	12670 <find_ud+0x80>
   12670:	ldr	r0, [sp, #8]
   12674:	mvn	r1, #0
   12678:	add	r0, r0, r1
   1267c:	str	r0, [sp, #8]
   12680:	b	12614 <find_ud+0x24>
   12684:	movw	r0, #1
   12688:	str	r0, [sp, #8]
   1268c:	ldr	r0, [sp, #8]
   12690:	ldr	r1, [sp, #4]
   12694:	cmp	r0, r1
   12698:	bgt	12740 <find_ud+0x150>
   1269c:	ldr	r0, [pc, #168]	; 1274c <find_ud+0x15c>
   126a0:	ldr	r0, [pc, r0]
   126a4:	ldr	r1, [sp, #8]
   126a8:	add	r0, r0, r1, lsl #2
   126ac:	ldr	r0, [r0]
   126b0:	str	r0, [sp]
   126b4:	ldr	r0, [sp]
   126b8:	movw	r1, #0
   126bc:	cmp	r0, r1
   126c0:	beq	1272c <find_ud+0x13c>
   126c4:	ldr	r0, [sp]
   126c8:	ldr	r0, [r0, #60]	; 0x3c
   126cc:	ldr	r0, [r0, #124]	; 0x7c
   126d0:	ldr	r1, [sp]
   126d4:	ldr	r1, [r1, #84]	; 0x54
   126d8:	ldr	r1, [r1, #124]	; 0x7c
   126dc:	orr	r0, r0, r1
   126e0:	ldr	r1, [sp]
   126e4:	ldr	r2, [r1, #128]	; 0x80
   126e8:	orr	r0, r2, r0
   126ec:	str	r0, [r1, #128]	; 0x80
   126f0:	ldr	r0, [sp]
   126f4:	ldr	r0, [r0, #128]	; 0x80
   126f8:	ldr	r1, [sp]
   126fc:	ldr	r1, [r1, #120]	; 0x78
   12700:	mvn	r2, #0
   12704:	eor	r1, r1, r2
   12708:	and	r0, r0, r1
   1270c:	ldr	r1, [sp]
   12710:	ldr	r2, [r1, #124]	; 0x7c
   12714:	orr	r0, r2, r0
   12718:	str	r0, [r1, #124]	; 0x7c
   1271c:	ldr	r0, [sp]
   12720:	ldr	r0, [r0, #100]	; 0x64
   12724:	str	r0, [sp]
   12728:	b	126b4 <find_ud+0xc4>
   1272c:	b	12730 <find_ud+0x140>
   12730:	ldr	r0, [sp, #8]
   12734:	add	r0, r0, #1
   12738:	str	r0, [sp, #8]
   1273c:	b	1268c <find_ud+0x9c>
   12740:	mov	sp, fp
   12744:	pop	{fp, pc}
   12748:	.word	0x00027538
   1274c:	.word	0x000274bc

00012750 <find_edom>:
   12750:	push	{fp, lr}
   12754:	mov	fp, sp
   12758:	sub	sp, sp, #24
   1275c:	ldr	r1, [pc, #296]	; 1288c <find_edom+0x13c>
   12760:	add	r1, pc, r1
   12764:	ldr	r2, [pc, #292]	; 12890 <find_edom+0x140>
   12768:	add	r2, pc, r2
   1276c:	ldr	r3, [pc, #288]	; 12894 <find_edom+0x144>
   12770:	add	r3, pc, r3
   12774:	str	r0, [fp, #-4]
   12778:	ldr	r0, [r3]
   1277c:	str	r0, [sp, #12]
   12780:	ldr	r0, [r2]
   12784:	ldr	r1, [r1]
   12788:	mul	r0, r0, r1
   1278c:	str	r0, [fp, #-8]
   12790:	ldr	r0, [fp, #-8]
   12794:	mvn	r1, #0
   12798:	add	r0, r0, r1
   1279c:	str	r0, [fp, #-8]
   127a0:	cmp	r0, #0
   127a4:	blt	127c0 <find_edom+0x70>
   127a8:	ldr	r0, [sp, #12]
   127ac:	ldr	r1, [fp, #-8]
   127b0:	add	r0, r0, r1, lsl #2
   127b4:	mvn	r1, #0
   127b8:	str	r1, [r0]
   127bc:	b	12790 <find_edom+0x40>
   127c0:	ldr	r0, [fp, #-4]
   127c4:	ldr	r0, [r0, #56]	; 0x38
   127c8:	ldr	r1, [pc, #200]	; 12898 <find_edom+0x148>
   127cc:	ldr	r1, [pc, r1]
   127d0:	lsl	r2, r1, #2
   127d4:	mov	r1, #0
   127d8:	bl	fac <memset@plt>
   127dc:	ldr	r1, [fp, #-4]
   127e0:	ldr	r1, [r1, #80]	; 0x50
   127e4:	ldr	r2, [pc, #176]	; 1289c <find_edom+0x14c>
   127e8:	ldr	r2, [pc, r2]
   127ec:	lsl	r2, r2, #2
   127f0:	str	r0, [sp, #4]
   127f4:	mov	r0, r1
   127f8:	movw	r1, #0
   127fc:	and	r1, r1, #255	; 0xff
   12800:	bl	fac <memset@plt>
   12804:	ldr	r0, [fp, #-4]
   12808:	ldr	r0, [r0, #36]	; 0x24
   1280c:	str	r0, [fp, #-8]
   12810:	ldr	r0, [fp, #-8]
   12814:	cmp	r0, #0
   12818:	blt	12884 <find_edom+0x134>
   1281c:	ldr	r0, [pc, #124]	; 128a0 <find_edom+0x150>
   12820:	ldr	r0, [pc, r0]
   12824:	ldr	r1, [fp, #-8]
   12828:	add	r0, r0, r1, lsl #2
   1282c:	ldr	r0, [r0]
   12830:	str	r0, [sp, #8]
   12834:	ldr	r0, [sp, #8]
   12838:	movw	r1, #0
   1283c:	cmp	r0, r1
   12840:	beq	1286c <find_edom+0x11c>
   12844:	ldr	r0, [sp, #8]
   12848:	add	r0, r0, #48	; 0x30
   1284c:	bl	13060 <propedom>
   12850:	ldr	r0, [sp, #8]
   12854:	add	r0, r0, #72	; 0x48
   12858:	bl	13060 <propedom>
   1285c:	ldr	r0, [sp, #8]
   12860:	ldr	r0, [r0, #100]	; 0x64
   12864:	str	r0, [sp, #8]
   12868:	b	12834 <find_edom+0xe4>
   1286c:	b	12870 <find_edom+0x120>
   12870:	ldr	r0, [fp, #-8]
   12874:	mvn	r1, #0
   12878:	add	r0, r0, r1
   1287c:	str	r0, [fp, #-8]
   12880:	b	12810 <find_edom+0xc0>
   12884:	mov	sp, fp
   12888:	pop	{fp, pc}
   1288c:	.word	0x00026fd4
   12890:	.word	0x00026fc8
   12894:	.word	0x00026fbc
   12898:	.word	0x00026f68
   1289c:	.word	0x00026f4c
   128a0:	.word	0x0002733c

000128a4 <opt_blks>:
   128a4:	push	{fp, lr}
   128a8:	mov	fp, sp
   128ac:	sub	sp, sp, #24
   128b0:	str	r0, [fp, #-4]
   128b4:	str	r1, [fp, #-8]
   128b8:	bl	1319c <init_val>
   128bc:	ldr	r0, [fp, #-4]
   128c0:	ldr	r0, [r0, #36]	; 0x24
   128c4:	str	r0, [sp, #8]
   128c8:	ldr	r0, [fp, #-4]
   128cc:	bl	13238 <find_inedges>
   128d0:	ldr	r0, [sp, #8]
   128d4:	str	r0, [sp, #12]
   128d8:	ldr	r0, [sp, #12]
   128dc:	cmp	r0, #0
   128e0:	blt	12940 <opt_blks+0x9c>
   128e4:	ldr	r0, [pc, #356]	; 12a50 <opt_blks+0x1ac>
   128e8:	ldr	r0, [pc, r0]
   128ec:	ldr	r1, [sp, #12]
   128f0:	add	r0, r0, r1, lsl #2
   128f4:	ldr	r0, [r0]
   128f8:	str	r0, [sp, #4]
   128fc:	ldr	r0, [sp, #4]
   12900:	movw	r1, #0
   12904:	cmp	r0, r1
   12908:	beq	12928 <opt_blks+0x84>
   1290c:	ldr	r0, [sp, #4]
   12910:	ldr	r1, [fp, #-8]
   12914:	bl	13338 <opt_blk>
   12918:	ldr	r0, [sp, #4]
   1291c:	ldr	r0, [r0, #100]	; 0x64
   12920:	str	r0, [sp, #4]
   12924:	b	128fc <opt_blks+0x58>
   12928:	b	1292c <opt_blks+0x88>
   1292c:	ldr	r0, [sp, #12]
   12930:	mvn	r1, #0
   12934:	add	r0, r0, r1
   12938:	str	r0, [sp, #12]
   1293c:	b	128d8 <opt_blks+0x34>
   12940:	ldr	r0, [fp, #-8]
   12944:	cmp	r0, #0
   12948:	beq	12950 <opt_blks+0xac>
   1294c:	b	12a48 <opt_blks+0x1a4>
   12950:	movw	r0, #1
   12954:	str	r0, [sp, #12]
   12958:	ldr	r0, [sp, #12]
   1295c:	ldr	r1, [sp, #8]
   12960:	cmp	r0, r1
   12964:	bgt	129cc <opt_blks+0x128>
   12968:	ldr	r0, [pc, #228]	; 12a54 <opt_blks+0x1b0>
   1296c:	ldr	r0, [pc, r0]
   12970:	ldr	r1, [sp, #12]
   12974:	add	r0, r0, r1, lsl #2
   12978:	ldr	r0, [r0]
   1297c:	str	r0, [sp, #4]
   12980:	ldr	r0, [sp, #4]
   12984:	movw	r1, #0
   12988:	cmp	r0, r1
   1298c:	beq	129b8 <opt_blks+0x114>
   12990:	ldr	r0, [sp, #4]
   12994:	add	r0, r0, #48	; 0x30
   12998:	bl	135b0 <opt_j>
   1299c:	ldr	r0, [sp, #4]
   129a0:	add	r0, r0, #72	; 0x48
   129a4:	bl	135b0 <opt_j>
   129a8:	ldr	r0, [sp, #4]
   129ac:	ldr	r0, [r0, #100]	; 0x64
   129b0:	str	r0, [sp, #4]
   129b4:	b	12980 <opt_blks+0xdc>
   129b8:	b	129bc <opt_blks+0x118>
   129bc:	ldr	r0, [sp, #12]
   129c0:	add	r0, r0, #1
   129c4:	str	r0, [sp, #12]
   129c8:	b	12958 <opt_blks+0xb4>
   129cc:	ldr	r0, [fp, #-4]
   129d0:	bl	13238 <find_inedges>
   129d4:	movw	r0, #1
   129d8:	str	r0, [sp, #12]
   129dc:	ldr	r0, [sp, #12]
   129e0:	ldr	r1, [sp, #8]
   129e4:	cmp	r0, r1
   129e8:	bgt	12a48 <opt_blks+0x1a4>
   129ec:	ldr	r0, [pc, #100]	; 12a58 <opt_blks+0x1b4>
   129f0:	ldr	r0, [pc, r0]
   129f4:	ldr	r1, [sp, #12]
   129f8:	add	r0, r0, r1, lsl #2
   129fc:	ldr	r0, [r0]
   12a00:	str	r0, [sp, #4]
   12a04:	ldr	r0, [sp, #4]
   12a08:	movw	r1, #0
   12a0c:	cmp	r0, r1
   12a10:	beq	12a34 <opt_blks+0x190>
   12a14:	ldr	r0, [sp, #4]
   12a18:	bl	13770 <or_pullup>
   12a1c:	ldr	r0, [sp, #4]
   12a20:	bl	13a98 <and_pullup>
   12a24:	ldr	r0, [sp, #4]
   12a28:	ldr	r0, [r0, #100]	; 0x64
   12a2c:	str	r0, [sp, #4]
   12a30:	b	12a04 <opt_blks+0x160>
   12a34:	b	12a38 <opt_blks+0x194>
   12a38:	ldr	r0, [sp, #12]
   12a3c:	add	r0, r0, #1
   12a40:	str	r0, [sp, #12]
   12a44:	b	129dc <opt_blks+0x138>
   12a48:	mov	sp, fp
   12a4c:	pop	{fp, pc}
   12a50:	.word	0x00027274
   12a54:	.word	0x000271f0
   12a58:	.word	0x0002716c

00012a5c <find_levels_r>:
   12a5c:	push	{fp, lr}
   12a60:	mov	fp, sp
   12a64:	sub	sp, sp, #16
   12a68:	ldr	r1, [pc, #260]	; 12b74 <find_levels_r+0x118>
   12a6c:	add	r1, pc, r1
   12a70:	str	r0, [fp, #-4]
   12a74:	ldr	r0, [fp, #-4]
   12a78:	ldr	r0, [r0, #24]
   12a7c:	ldr	r1, [r1]
   12a80:	cmp	r0, r1
   12a84:	bne	12a8c <find_levels_r+0x30>
   12a88:	b	12b6c <find_levels_r+0x110>
   12a8c:	ldr	r0, [pc, #228]	; 12b78 <find_levels_r+0x11c>
   12a90:	add	r0, pc, r0
   12a94:	ldr	r0, [r0]
   12a98:	ldr	r1, [fp, #-4]
   12a9c:	str	r0, [r1, #24]
   12aa0:	ldr	r0, [fp, #-4]
   12aa4:	movw	r1, #0
   12aa8:	str	r1, [r0, #100]	; 0x64
   12aac:	ldr	r0, [fp, #-4]
   12ab0:	ldr	r0, [r0, #60]	; 0x3c
   12ab4:	cmp	r0, r1
   12ab8:	beq	12b28 <find_levels_r+0xcc>
   12abc:	ldr	r0, [fp, #-4]
   12ac0:	ldr	r0, [r0, #60]	; 0x3c
   12ac4:	bl	12a5c <find_levels_r>
   12ac8:	ldr	r0, [fp, #-4]
   12acc:	ldr	r0, [r0, #84]	; 0x54
   12ad0:	bl	12a5c <find_levels_r>
   12ad4:	ldr	r0, [fp, #-4]
   12ad8:	ldr	r0, [r0, #60]	; 0x3c
   12adc:	ldr	r0, [r0, #36]	; 0x24
   12ae0:	ldr	r1, [fp, #-4]
   12ae4:	ldr	r1, [r1, #84]	; 0x54
   12ae8:	ldr	r1, [r1, #36]	; 0x24
   12aec:	cmp	r0, r1
   12af0:	ble	12b08 <find_levels_r+0xac>
   12af4:	ldr	r0, [fp, #-4]
   12af8:	ldr	r0, [r0, #60]	; 0x3c
   12afc:	ldr	r0, [r0, #36]	; 0x24
   12b00:	str	r0, [sp, #4]
   12b04:	b	12b18 <find_levels_r+0xbc>
   12b08:	ldr	r0, [fp, #-4]
   12b0c:	ldr	r0, [r0, #84]	; 0x54
   12b10:	ldr	r0, [r0, #36]	; 0x24
   12b14:	str	r0, [sp, #4]
   12b18:	ldr	r0, [sp, #4]
   12b1c:	add	r0, r0, #1
   12b20:	str	r0, [sp, #8]
   12b24:	b	12b30 <find_levels_r+0xd4>
   12b28:	movw	r0, #0
   12b2c:	str	r0, [sp, #8]
   12b30:	ldr	r0, [sp, #8]
   12b34:	ldr	r1, [fp, #-4]
   12b38:	str	r0, [r1, #36]	; 0x24
   12b3c:	ldr	r0, [pc, #56]	; 12b7c <find_levels_r+0x120>
   12b40:	ldr	r0, [pc, r0]
   12b44:	ldr	r1, [sp, #8]
   12b48:	ldr	r0, [r0, r1, lsl #2]
   12b4c:	ldr	r1, [fp, #-4]
   12b50:	str	r0, [r1, #100]	; 0x64
   12b54:	ldr	r0, [fp, #-4]
   12b58:	ldr	r1, [pc, #32]	; 12b80 <find_levels_r+0x124>
   12b5c:	ldr	r1, [pc, r1]
   12b60:	ldr	r2, [sp, #8]
   12b64:	add	r1, r1, r2, lsl #2
   12b68:	str	r0, [r1]
   12b6c:	mov	sp, fp
   12b70:	pop	{fp, pc}
   12b74:	.word	0x00026ca0
   12b78:	.word	0x00026c7c
   12b7c:	.word	0x0002701c
   12b80:	.word	0x00027000

00012b84 <compute_local_ud>:
   12b84:	push	{fp, lr}
   12b88:	mov	fp, sp
   12b8c:	sub	sp, sp, #24
   12b90:	str	r0, [fp, #-4]
   12b94:	movw	r0, #0
   12b98:	str	r0, [sp, #12]
   12b9c:	str	r0, [sp, #8]
   12ba0:	str	r0, [sp, #4]
   12ba4:	ldr	r0, [fp, #-4]
   12ba8:	ldr	r0, [r0, #4]
   12bac:	str	r0, [fp, #-8]
   12bb0:	ldr	r0, [fp, #-8]
   12bb4:	movw	r1, #0
   12bb8:	cmp	r0, r1
   12bbc:	beq	12cfc <compute_local_ud+0x178>
   12bc0:	ldr	r0, [fp, #-8]
   12bc4:	ldr	r0, [r0]
   12bc8:	cmn	r0, #1
   12bcc:	bne	12bd4 <compute_local_ud+0x50>
   12bd0:	b	12cec <compute_local_ud+0x168>
   12bd4:	ldr	r0, [fp, #-8]
   12bd8:	bl	12df4 <atomuse>
   12bdc:	str	r0, [sp]
   12be0:	ldr	r0, [sp]
   12be4:	cmp	r0, #0
   12be8:	blt	12c84 <compute_local_ud+0x100>
   12bec:	ldr	r0, [sp]
   12bf0:	cmp	r0, #18
   12bf4:	bne	12c34 <compute_local_ud+0xb0>
   12bf8:	ldr	r0, [sp, #12]
   12bfc:	and	r0, r0, #131072	; 0x20000
   12c00:	cmp	r0, #0
   12c04:	bne	12c14 <compute_local_ud+0x90>
   12c08:	ldr	r0, [sp, #8]
   12c0c:	orr	r0, r0, #131072	; 0x20000
   12c10:	str	r0, [sp, #8]
   12c14:	ldr	r0, [sp, #12]
   12c18:	and	r0, r0, #65536	; 0x10000
   12c1c:	cmp	r0, #0
   12c20:	bne	12c30 <compute_local_ud+0xac>
   12c24:	ldr	r0, [sp, #8]
   12c28:	orr	r0, r0, #65536	; 0x10000
   12c2c:	str	r0, [sp, #8]
   12c30:	b	12c80 <compute_local_ud+0xfc>
   12c34:	ldr	r0, [sp]
   12c38:	cmp	r0, #18
   12c3c:	bge	12c78 <compute_local_ud+0xf4>
   12c40:	ldr	r0, [sp, #12]
   12c44:	ldr	r1, [sp]
   12c48:	movw	r2, #1
   12c4c:	lsl	r1, r2, r1
   12c50:	and	r0, r0, r1
   12c54:	cmp	r0, #0
   12c58:	bne	12c74 <compute_local_ud+0xf0>
   12c5c:	ldr	r0, [sp]
   12c60:	movw	r1, #1
   12c64:	lsl	r0, r1, r0
   12c68:	ldr	r1, [sp, #8]
   12c6c:	orr	r0, r1, r0
   12c70:	str	r0, [sp, #8]
   12c74:	b	12c7c <compute_local_ud+0xf8>
   12c78:	bl	1048 <abort@plt>
   12c7c:	b	12c80 <compute_local_ud+0xfc>
   12c80:	b	12c84 <compute_local_ud+0x100>
   12c84:	ldr	r0, [fp, #-8]
   12c88:	bl	12f8c <atomdef>
   12c8c:	str	r0, [sp]
   12c90:	ldr	r0, [sp]
   12c94:	cmp	r0, #0
   12c98:	blt	12ce8 <compute_local_ud+0x164>
   12c9c:	ldr	r0, [sp, #8]
   12ca0:	ldr	r1, [sp]
   12ca4:	movw	r2, #1
   12ca8:	lsl	r1, r2, r1
   12cac:	and	r0, r0, r1
   12cb0:	cmp	r0, #0
   12cb4:	bne	12cd0 <compute_local_ud+0x14c>
   12cb8:	ldr	r0, [sp]
   12cbc:	movw	r1, #1
   12cc0:	lsl	r0, r1, r0
   12cc4:	ldr	r1, [sp, #4]
   12cc8:	orr	r0, r1, r0
   12ccc:	str	r0, [sp, #4]
   12cd0:	ldr	r0, [sp]
   12cd4:	movw	r1, #1
   12cd8:	lsl	r0, r1, r0
   12cdc:	ldr	r1, [sp, #12]
   12ce0:	orr	r0, r1, r0
   12ce4:	str	r0, [sp, #12]
   12ce8:	b	12cec <compute_local_ud+0x168>
   12cec:	ldr	r0, [fp, #-8]
   12cf0:	ldr	r0, [r0, #16]
   12cf4:	str	r0, [fp, #-8]
   12cf8:	b	12bb0 <compute_local_ud+0x2c>
   12cfc:	ldr	r0, [fp, #-4]
   12d00:	ldr	r0, [r0, #8]
   12d04:	and	r0, r0, #7
   12d08:	cmp	r0, #5
   12d0c:	bne	12dc8 <compute_local_ud+0x244>
   12d10:	ldr	r0, [fp, #-4]
   12d14:	add	r0, r0, #8
   12d18:	bl	12df4 <atomuse>
   12d1c:	str	r0, [sp]
   12d20:	ldr	r0, [sp]
   12d24:	cmp	r0, #0
   12d28:	blt	12dc4 <compute_local_ud+0x240>
   12d2c:	ldr	r0, [sp]
   12d30:	cmp	r0, #18
   12d34:	bne	12d74 <compute_local_ud+0x1f0>
   12d38:	ldr	r0, [sp, #12]
   12d3c:	and	r0, r0, #131072	; 0x20000
   12d40:	cmp	r0, #0
   12d44:	bne	12d54 <compute_local_ud+0x1d0>
   12d48:	ldr	r0, [sp, #8]
   12d4c:	orr	r0, r0, #131072	; 0x20000
   12d50:	str	r0, [sp, #8]
   12d54:	ldr	r0, [sp, #12]
   12d58:	and	r0, r0, #65536	; 0x10000
   12d5c:	cmp	r0, #0
   12d60:	bne	12d70 <compute_local_ud+0x1ec>
   12d64:	ldr	r0, [sp, #8]
   12d68:	orr	r0, r0, #65536	; 0x10000
   12d6c:	str	r0, [sp, #8]
   12d70:	b	12dc0 <compute_local_ud+0x23c>
   12d74:	ldr	r0, [sp]
   12d78:	cmp	r0, #18
   12d7c:	bge	12db8 <compute_local_ud+0x234>
   12d80:	ldr	r0, [sp, #12]
   12d84:	ldr	r1, [sp]
   12d88:	movw	r2, #1
   12d8c:	lsl	r1, r2, r1
   12d90:	and	r0, r0, r1
   12d94:	cmp	r0, #0
   12d98:	bne	12db4 <compute_local_ud+0x230>
   12d9c:	ldr	r0, [sp]
   12da0:	movw	r1, #1
   12da4:	lsl	r0, r1, r0
   12da8:	ldr	r1, [sp, #8]
   12dac:	orr	r0, r1, r0
   12db0:	str	r0, [sp, #8]
   12db4:	b	12dbc <compute_local_ud+0x238>
   12db8:	bl	1048 <abort@plt>
   12dbc:	b	12dc0 <compute_local_ud+0x23c>
   12dc0:	b	12dc4 <compute_local_ud+0x240>
   12dc4:	b	12dc8 <compute_local_ud+0x244>
   12dc8:	ldr	r0, [sp, #12]
   12dcc:	ldr	r1, [fp, #-4]
   12dd0:	str	r0, [r1, #116]	; 0x74
   12dd4:	ldr	r0, [sp, #4]
   12dd8:	ldr	r1, [fp, #-4]
   12ddc:	str	r0, [r1, #120]	; 0x78
   12de0:	ldr	r0, [sp, #8]
   12de4:	ldr	r1, [fp, #-4]
   12de8:	str	r0, [r1, #124]	; 0x7c
   12dec:	mov	sp, fp
   12df0:	pop	{fp, pc}

00012df4 <atomuse>:
   12df4:	push	{fp, lr}
   12df8:	mov	fp, sp
   12dfc:	sub	sp, sp, #32
   12e00:	str	r0, [fp, #-8]
   12e04:	ldr	r0, [fp, #-8]
   12e08:	ldr	r0, [r0]
   12e0c:	str	r0, [fp, #-12]
   12e10:	ldr	r0, [fp, #-12]
   12e14:	cmn	r0, #1
   12e18:	bne	12e28 <atomuse+0x34>
   12e1c:	mvn	r0, #0
   12e20:	str	r0, [fp, #-4]
   12e24:	b	12f80 <atomuse+0x18c>
   12e28:	ldr	r0, [fp, #-12]
   12e2c:	and	r0, r0, #7
   12e30:	cmp	r0, #7
   12e34:	str	r0, [sp, #16]
   12e38:	bhi	12f7c <atomuse+0x188>
   12e3c:	add	r0, pc, #8
   12e40:	ldr	r1, [sp, #16]
   12e44:	ldr	r2, [r0, r1, lsl #2]
   12e48:	add	pc, r0, r2
   12e4c:	.word	0x0000006c
   12e50:	.word	0x0000006c
   12e54:	.word	0x000000c8
   12e58:	.word	0x000000d4
   12e5c:	.word	0x000000e0
   12e60:	.word	0x000000e0
   12e64:	.word	0x00000020
   12e68:	.word	0x00000108
   12e6c:	ldr	r0, [fp, #-12]
   12e70:	and	r0, r0, #24
   12e74:	cmp	r0, #16
   12e78:	bne	12e88 <atomuse+0x94>
   12e7c:	movw	r0, #16
   12e80:	str	r0, [sp, #12]
   12e84:	b	12eac <atomuse+0xb8>
   12e88:	ldr	r0, [fp, #-12]
   12e8c:	and	r0, r0, #24
   12e90:	cmp	r0, #8
   12e94:	movw	r0, #0
   12e98:	moveq	r0, #1
   12e9c:	tst	r0, #1
   12ea0:	movw	r0, #17
   12ea4:	mvneq	r0, #0
   12ea8:	str	r0, [sp, #12]
   12eac:	ldr	r0, [sp, #12]
   12eb0:	str	r0, [fp, #-4]
   12eb4:	b	12f80 <atomuse+0x18c>
   12eb8:	ldr	r0, [fp, #-12]
   12ebc:	and	r0, r0, #224	; 0xe0
   12ec0:	cmp	r0, #64	; 0x40
   12ec4:	bne	12ed4 <atomuse+0xe0>
   12ec8:	movw	r0, #17
   12ecc:	str	r0, [sp, #8]
   12ed0:	b	12f08 <atomuse+0x114>
   12ed4:	ldr	r0, [fp, #-12]
   12ed8:	and	r0, r0, #224	; 0xe0
   12edc:	cmp	r0, #96	; 0x60
   12ee0:	bne	12ef4 <atomuse+0x100>
   12ee4:	ldr	r0, [fp, #-8]
   12ee8:	ldr	r0, [r0, #12]
   12eec:	str	r0, [sp, #4]
   12ef0:	b	12f00 <atomuse+0x10c>
   12ef4:	mvn	r0, #0
   12ef8:	str	r0, [sp, #4]
   12efc:	b	12f00 <atomuse+0x10c>
   12f00:	ldr	r0, [sp, #4]
   12f04:	str	r0, [sp, #8]
   12f08:	ldr	r0, [sp, #8]
   12f0c:	str	r0, [fp, #-4]
   12f10:	b	12f80 <atomuse+0x18c>
   12f14:	movw	r0, #16
   12f18:	str	r0, [fp, #-4]
   12f1c:	b	12f80 <atomuse+0x18c>
   12f20:	movw	r0, #17
   12f24:	str	r0, [fp, #-4]
   12f28:	b	12f80 <atomuse+0x18c>
   12f2c:	ldr	r0, [fp, #-12]
   12f30:	and	r0, r0, #8
   12f34:	cmp	r0, #8
   12f38:	bne	12f48 <atomuse+0x154>
   12f3c:	movw	r0, #18
   12f40:	str	r0, [fp, #-4]
   12f44:	b	12f80 <atomuse+0x18c>
   12f48:	movw	r0, #16
   12f4c:	str	r0, [fp, #-4]
   12f50:	b	12f80 <atomuse+0x18c>
   12f54:	ldr	r0, [fp, #-12]
   12f58:	and	r0, r0, #248	; 0xf8
   12f5c:	cmp	r0, #128	; 0x80
   12f60:	movw	r0, #0
   12f64:	moveq	r0, #1
   12f68:	tst	r0, #1
   12f6c:	movw	r0, #17
   12f70:	moveq	r0, #16
   12f74:	str	r0, [fp, #-4]
   12f78:	b	12f80 <atomuse+0x18c>
   12f7c:	bl	1048 <abort@plt>
   12f80:	ldr	r0, [fp, #-4]
   12f84:	mov	sp, fp
   12f88:	pop	{fp, pc}

00012f8c <atomdef>:
   12f8c:	sub	sp, sp, #12
   12f90:	str	r0, [sp, #4]
   12f94:	ldr	r0, [sp, #4]
   12f98:	ldr	r0, [r0]
   12f9c:	cmn	r0, #1
   12fa0:	bne	12fb0 <atomdef+0x24>
   12fa4:	mvn	r0, #0
   12fa8:	str	r0, [sp, #8]
   12fac:	b	13054 <atomdef+0xc8>
   12fb0:	ldr	r0, [sp, #4]
   12fb4:	ldr	r0, [r0]
   12fb8:	and	r0, r0, #7
   12fbc:	cmp	r0, #7
   12fc0:	str	r0, [sp]
   12fc4:	bhi	1304c <atomdef+0xc0>
   12fc8:	add	r0, pc, #8
   12fcc:	ldr	r1, [sp]
   12fd0:	ldr	r2, [r0, r1, lsl #2]
   12fd4:	add	pc, r0, r2
   12fd8:	.word	0x00000020
   12fdc:	.word	0x0000002c
   12fe0:	.word	0x00000038
   12fe4:	.word	0x00000038
   12fe8:	.word	0x00000020
   12fec:	.word	0x00000074
   12ff0:	.word	0x00000074
   12ff4:	.word	0x00000048
   12ff8:	movw	r0, #16
   12ffc:	str	r0, [sp, #8]
   13000:	b	13054 <atomdef+0xc8>
   13004:	movw	r0, #17
   13008:	str	r0, [sp, #8]
   1300c:	b	13054 <atomdef+0xc8>
   13010:	ldr	r0, [sp, #4]
   13014:	ldr	r0, [r0, #12]
   13018:	str	r0, [sp, #8]
   1301c:	b	13054 <atomdef+0xc8>
   13020:	ldr	r0, [sp, #4]
   13024:	ldr	r0, [r0]
   13028:	and	r0, r0, #248	; 0xf8
   1302c:	cmp	r0, #0
   13030:	movw	r0, #0
   13034:	moveq	r0, #1
   13038:	tst	r0, #1
   1303c:	movw	r0, #17
   13040:	moveq	r0, #16
   13044:	str	r0, [sp, #8]
   13048:	b	13054 <atomdef+0xc8>
   1304c:	mvn	r0, #0
   13050:	str	r0, [sp, #8]
   13054:	ldr	r0, [sp, #8]
   13058:	add	sp, sp, #12
   1305c:	bx	lr

00013060 <propedom>:
   13060:	sub	sp, sp, #28
   13064:	str	r0, [sp, #24]
   13068:	ldr	r0, [sp, #24]
   1306c:	ldr	r1, [r0]
   13070:	ldr	r0, [r0, #8]
   13074:	lsr	r2, r1, #5
   13078:	sub	r1, r1, r2, lsl #5
   1307c:	mov	r3, #1
   13080:	lsl	r1, r3, r1
   13084:	add	r0, r0, r2, lsl #2
   13088:	ldr	r2, [r0]
   1308c:	orr	r1, r2, r1
   13090:	str	r1, [r0]
   13094:	ldr	r0, [sp, #24]
   13098:	ldr	r0, [r0, #12]
   1309c:	movw	r1, #0
   130a0:	cmp	r0, r1
   130a4:	beq	1318c <propedom+0x12c>
   130a8:	ldr	r0, [pc, #228]	; 13194 <propedom+0x134>
   130ac:	add	r0, pc, r0
   130b0:	ldr	r1, [sp, #24]
   130b4:	ldr	r1, [r1, #12]
   130b8:	ldr	r1, [r1, #56]	; 0x38
   130bc:	str	r1, [sp, #20]
   130c0:	ldr	r1, [sp, #24]
   130c4:	ldr	r1, [r1, #8]
   130c8:	str	r1, [sp, #16]
   130cc:	ldr	r0, [r0]
   130d0:	str	r0, [sp, #12]
   130d4:	ldr	r0, [sp, #12]
   130d8:	mvn	r1, #0
   130dc:	add	r0, r0, r1
   130e0:	str	r0, [sp, #12]
   130e4:	cmp	r0, #0
   130e8:	blt	13118 <propedom+0xb8>
   130ec:	ldr	r0, [sp, #16]
   130f0:	add	r1, r0, #4
   130f4:	str	r1, [sp, #16]
   130f8:	ldr	r0, [r0]
   130fc:	ldr	r1, [sp, #20]
   13100:	add	r2, r1, #4
   13104:	str	r2, [sp, #20]
   13108:	ldr	r2, [r1]
   1310c:	and	r0, r2, r0
   13110:	str	r0, [r1]
   13114:	b	130d4 <propedom+0x74>
   13118:	ldr	r0, [pc, #120]	; 13198 <propedom+0x138>
   1311c:	add	r0, pc, r0
   13120:	ldr	r1, [sp, #24]
   13124:	ldr	r1, [r1, #12]
   13128:	ldr	r1, [r1, #80]	; 0x50
   1312c:	str	r1, [sp, #8]
   13130:	ldr	r1, [sp, #24]
   13134:	ldr	r1, [r1, #8]
   13138:	str	r1, [sp, #4]
   1313c:	ldr	r0, [r0]
   13140:	str	r0, [sp]
   13144:	ldr	r0, [sp]
   13148:	mvn	r1, #0
   1314c:	add	r0, r0, r1
   13150:	str	r0, [sp]
   13154:	cmp	r0, #0
   13158:	blt	13188 <propedom+0x128>
   1315c:	ldr	r0, [sp, #4]
   13160:	add	r1, r0, #4
   13164:	str	r1, [sp, #4]
   13168:	ldr	r0, [r0]
   1316c:	ldr	r1, [sp, #8]
   13170:	add	r2, r1, #4
   13174:	str	r2, [sp, #8]
   13178:	ldr	r2, [r1]
   1317c:	and	r0, r2, r0
   13180:	str	r0, [r1]
   13184:	b	13144 <propedom+0xe4>
   13188:	b	1318c <propedom+0x12c>
   1318c:	add	sp, sp, #28
   13190:	bx	lr
   13194:	.word	0x00026688
   13198:	.word	0x00026618

0001319c <init_val>:
   1319c:	push	{fp, lr}
   131a0:	mov	fp, sp
   131a4:	sub	sp, sp, #8
   131a8:	ldr	r0, [pc, #112]	; 13220 <init_val+0x84>
   131ac:	add	r0, pc, r0
   131b0:	ldr	r1, [pc, #108]	; 13224 <init_val+0x88>
   131b4:	add	r1, pc, r1
   131b8:	mov	r2, #0
   131bc:	str	r2, [r1]
   131c0:	ldr	r1, [pc, #96]	; 13228 <init_val+0x8c>
   131c4:	ldr	r1, [pc, r1]
   131c8:	ldr	r2, [pc, #92]	; 1322c <init_val+0x90>
   131cc:	add	r2, pc, r2
   131d0:	str	r1, [r2]
   131d4:	ldr	r1, [pc, #84]	; 13230 <init_val+0x94>
   131d8:	ldr	r1, [pc, r1]
   131dc:	ldr	r2, [pc, #80]	; 13234 <init_val+0x98>
   131e0:	ldr	r2, [pc, r2]
   131e4:	lsl	r2, r2, #3
   131e8:	str	r0, [sp, #4]
   131ec:	mov	r0, r1
   131f0:	movw	r1, #0
   131f4:	and	r3, r1, #255	; 0xff
   131f8:	str	r1, [sp]
   131fc:	mov	r1, r3
   13200:	bl	fac <memset@plt>
   13204:	ldr	r0, [sp, #4]
   13208:	ldr	r1, [sp]
   1320c:	and	r1, r1, #255	; 0xff
   13210:	movw	r2, #852	; 0x354
   13214:	bl	fac <memset@plt>
   13218:	mov	sp, fp
   1321c:	pop	{fp, pc}
   13220:	.word	0x00026594
   13224:	.word	0x00026584
   13228:	.word	0x000269a8
   1322c:	.word	0x0002699c
   13230:	.word	0x00026998
   13234:	.word	0x0002655c

00013238 <find_inedges>:
   13238:	push	{fp, lr}
   1323c:	mov	fp, sp
   13240:	sub	sp, sp, #16
   13244:	str	r0, [fp, #-4]
   13248:	movw	r0, #0
   1324c:	str	r0, [sp, #8]
   13250:	ldr	r0, [pc, #212]	; 1332c <find_inedges+0xf4>
   13254:	add	r0, pc, r0
   13258:	ldr	r1, [sp, #8]
   1325c:	ldr	r0, [r0]
   13260:	cmp	r1, r0
   13264:	bge	13294 <find_inedges+0x5c>
   13268:	ldr	r0, [pc, #192]	; 13330 <find_inedges+0xf8>
   1326c:	ldr	r0, [pc, r0]
   13270:	ldr	r1, [sp, #8]
   13274:	add	r0, r0, r1, lsl #2
   13278:	ldr	r0, [r0]
   1327c:	movw	r1, #0
   13280:	str	r1, [r0, #112]	; 0x70
   13284:	ldr	r0, [sp, #8]
   13288:	add	r0, r0, #1
   1328c:	str	r0, [sp, #8]
   13290:	b	13250 <find_inedges+0x18>
   13294:	ldr	r0, [fp, #-4]
   13298:	ldr	r0, [r0, #36]	; 0x24
   1329c:	str	r0, [sp, #8]
   132a0:	ldr	r0, [sp, #8]
   132a4:	cmp	r0, #0
   132a8:	ble	13324 <find_inedges+0xec>
   132ac:	ldr	r0, [pc, #128]	; 13334 <find_inedges+0xfc>
   132b0:	ldr	r0, [pc, r0]
   132b4:	ldr	r1, [sp, #8]
   132b8:	add	r0, r0, r1, lsl #2
   132bc:	ldr	r0, [r0]
   132c0:	str	r0, [sp, #4]
   132c4:	ldr	r0, [sp, #4]
   132c8:	movw	r1, #0
   132cc:	cmp	r0, r1
   132d0:	beq	1330c <find_inedges+0xd4>
   132d4:	ldr	r0, [sp, #4]
   132d8:	add	r0, r0, #48	; 0x30
   132dc:	ldr	r1, [sp, #4]
   132e0:	ldr	r1, [r1, #60]	; 0x3c
   132e4:	bl	13dc0 <link_inedge>
   132e8:	ldr	r0, [sp, #4]
   132ec:	add	r0, r0, #72	; 0x48
   132f0:	ldr	r1, [sp, #4]
   132f4:	ldr	r1, [r1, #84]	; 0x54
   132f8:	bl	13dc0 <link_inedge>
   132fc:	ldr	r0, [sp, #4]
   13300:	ldr	r0, [r0, #100]	; 0x64
   13304:	str	r0, [sp, #4]
   13308:	b	132c4 <find_inedges+0x8c>
   1330c:	b	13310 <find_inedges+0xd8>
   13310:	ldr	r0, [sp, #8]
   13314:	mvn	r1, #0
   13318:	add	r0, r0, r1
   1331c:	str	r0, [sp, #8]
   13320:	b	132a0 <find_inedges+0x68>
   13324:	mov	sp, fp
   13328:	pop	{fp, pc}
   1332c:	.word	0x000264c8
   13330:	.word	0x000268f4
   13334:	.word	0x000268ac

00013338 <opt_blk>:
   13338:	push	{fp, lr}
   1333c:	mov	fp, sp
   13340:	sub	sp, sp, #32
   13344:	str	r0, [fp, #-4]
   13348:	str	r1, [fp, #-8]
   1334c:	ldr	r0, [fp, #-4]
   13350:	ldr	r0, [r0, #112]	; 0x70
   13354:	str	r0, [sp, #16]
   13358:	ldr	r0, [sp, #16]
   1335c:	movw	r1, #0
   13360:	cmp	r0, r1
   13364:	bne	13384 <opt_blk+0x4c>
   13368:	ldr	r0, [fp, #-4]
   1336c:	add	r0, r0, #136	; 0x88
   13370:	movw	r1, #0
   13374:	and	r1, r1, #255	; 0xff
   13378:	movw	r2, #72	; 0x48
   1337c:	bl	fac <memset@plt>
   13380:	b	1342c <opt_blk+0xf4>
   13384:	ldr	r0, [fp, #-4]
   13388:	add	r0, r0, #136	; 0x88
   1338c:	ldr	r1, [sp, #16]
   13390:	ldr	r1, [r1, #16]
   13394:	add	r1, r1, #136	; 0x88
   13398:	movw	r2, #72	; 0x48
   1339c:	bl	ee0 <memcpy@plt>
   133a0:	ldr	r0, [sp, #16]
   133a4:	ldr	r0, [r0, #20]
   133a8:	str	r0, [sp, #16]
   133ac:	movw	r1, #0
   133b0:	cmp	r0, r1
   133b4:	beq	13428 <opt_blk+0xf0>
   133b8:	movw	r0, #0
   133bc:	str	r0, [sp, #12]
   133c0:	ldr	r0, [sp, #12]
   133c4:	cmp	r0, #18
   133c8:	bge	13424 <opt_blk+0xec>
   133cc:	ldr	r0, [fp, #-4]
   133d0:	ldr	r1, [sp, #12]
   133d4:	add	r0, r0, r1, lsl #2
   133d8:	ldr	r0, [r0, #136]	; 0x88
   133dc:	ldr	r2, [sp, #16]
   133e0:	ldr	r2, [r2, #16]
   133e4:	add	r2, r2, #136	; 0x88
   133e8:	add	r1, r2, r1, lsl #2
   133ec:	ldr	r1, [r1]
   133f0:	cmp	r0, r1
   133f4:	beq	13410 <opt_blk+0xd8>
   133f8:	ldr	r0, [fp, #-4]
   133fc:	add	r0, r0, #136	; 0x88
   13400:	ldr	r1, [sp, #12]
   13404:	add	r0, r0, r1, lsl #2
   13408:	movw	r1, #0
   1340c:	str	r1, [r0]
   13410:	b	13414 <opt_blk+0xdc>
   13414:	ldr	r0, [sp, #12]
   13418:	add	r0, r0, #1
   1341c:	str	r0, [sp, #12]
   13420:	b	133c0 <opt_blk+0x88>
   13424:	b	133a0 <opt_blk+0x68>
   13428:	b	1342c <opt_blk+0xf4>
   1342c:	ldr	r0, [fp, #-4]
   13430:	ldr	r0, [r0, #200]	; 0xc8
   13434:	str	r0, [sp, #8]
   13438:	ldr	r0, [fp, #-4]
   1343c:	ldr	r0, [r0, #204]	; 0xcc
   13440:	str	r0, [sp, #4]
   13444:	ldr	r0, [fp, #-4]
   13448:	ldr	r0, [r0, #4]
   1344c:	str	r0, [fp, #-12]
   13450:	ldr	r0, [fp, #-12]
   13454:	movw	r1, #0
   13458:	cmp	r0, r1
   1345c:	beq	13484 <opt_blk+0x14c>
   13460:	ldr	r0, [fp, #-12]
   13464:	ldr	r1, [fp, #-4]
   13468:	add	r1, r1, #136	; 0x88
   1346c:	ldr	r2, [fp, #-8]
   13470:	bl	13df0 <opt_stmt>
   13474:	ldr	r0, [fp, #-12]
   13478:	ldr	r0, [r0, #16]
   1347c:	str	r0, [fp, #-12]
   13480:	b	13450 <opt_blk+0x118>
   13484:	ldr	r0, [fp, #-8]
   13488:	cmp	r0, #0
   1348c:	beq	13524 <opt_blk+0x1ec>
   13490:	ldr	r0, [fp, #-4]
   13494:	ldr	r0, [r0, #128]	; 0x80
   13498:	cmp	r0, #0
   1349c:	bne	134e0 <opt_blk+0x1a8>
   134a0:	ldr	r0, [sp, #8]
   134a4:	cmp	r0, #0
   134a8:	beq	134e0 <opt_blk+0x1a8>
   134ac:	ldr	r0, [fp, #-4]
   134b0:	ldr	r0, [r0, #200]	; 0xc8
   134b4:	ldr	r1, [sp, #8]
   134b8:	cmp	r0, r1
   134bc:	bne	134e0 <opt_blk+0x1a8>
   134c0:	ldr	r0, [sp, #4]
   134c4:	cmp	r0, #0
   134c8:	beq	134e0 <opt_blk+0x1a8>
   134cc:	ldr	r0, [fp, #-4]
   134d0:	ldr	r0, [r0, #204]	; 0xcc
   134d4:	ldr	r1, [sp, #4]
   134d8:	cmp	r0, r1
   134dc:	beq	134f4 <opt_blk+0x1bc>
   134e0:	ldr	r0, [fp, #-4]
   134e4:	ldr	r0, [r0, #8]
   134e8:	and	r0, r0, #7
   134ec:	cmp	r0, #6
   134f0:	bne	13524 <opt_blk+0x1ec>
   134f4:	ldr	r0, [fp, #-4]
   134f8:	ldr	r0, [r0, #4]
   134fc:	movw	r1, #0
   13500:	cmp	r0, r1
   13504:	beq	13520 <opt_blk+0x1e8>
   13508:	ldr	r0, [pc, #156]	; 135ac <opt_blk+0x274>
   1350c:	add	r0, pc, r0
   13510:	ldr	r1, [fp, #-4]
   13514:	movw	r2, #0
   13518:	str	r2, [r1, #4]
   1351c:	str	r2, [r0]
   13520:	b	13534 <opt_blk+0x1fc>
   13524:	ldr	r0, [fp, #-4]
   13528:	bl	149f4 <opt_peep>
   1352c:	ldr	r0, [fp, #-4]
   13530:	bl	15080 <opt_deadstores>
   13534:	ldr	r0, [fp, #-4]
   13538:	ldr	r0, [r0, #8]
   1353c:	and	r0, r0, #8
   13540:	cmp	r0, #0
   13544:	bne	1356c <opt_blk+0x234>
   13548:	ldr	r0, [fp, #-4]
   1354c:	ldr	r1, [r0, #20]
   13550:	movw	r0, #0
   13554:	str	r0, [sp]
   13558:	ldr	r2, [sp]
   1355c:	bl	15188 <F>
   13560:	ldr	r1, [fp, #-4]
   13564:	str	r0, [r1, #132]	; 0x84
   13568:	b	1357c <opt_blk+0x244>
   1356c:	ldr	r0, [fp, #-4]
   13570:	ldr	r0, [r0, #204]	; 0xcc
   13574:	ldr	r1, [fp, #-4]
   13578:	str	r0, [r1, #132]	; 0x84
   1357c:	ldr	r0, [fp, #-4]
   13580:	ldr	r0, [r0, #8]
   13584:	ldr	r1, [fp, #-4]
   13588:	str	r0, [r1, #52]	; 0x34
   1358c:	ldr	r0, [fp, #-4]
   13590:	ldr	r0, [r0, #8]
   13594:	movw	r1, #0
   13598:	sub	r0, r1, r0
   1359c:	ldr	r1, [fp, #-4]
   135a0:	str	r0, [r1, #76]	; 0x4c
   135a4:	mov	sp, fp
   135a8:	pop	{fp, pc}
   135ac:	.word	0x0002620c

000135b0 <opt_j>:
   135b0:	push	{fp, lr}
   135b4:	mov	fp, sp
   135b8:	sub	sp, sp, #24
   135bc:	str	r0, [fp, #-4]
   135c0:	ldr	r0, [fp, #-4]
   135c4:	ldr	r0, [r0, #12]
   135c8:	ldr	r0, [r0, #60]	; 0x3c
   135cc:	movw	r1, #0
   135d0:	cmp	r0, r1
   135d4:	bne	135dc <opt_j+0x2c>
   135d8:	b	13758 <opt_j+0x1a8>
   135dc:	ldr	r0, [fp, #-4]
   135e0:	ldr	r0, [r0, #12]
   135e4:	ldr	r0, [r0, #60]	; 0x3c
   135e8:	ldr	r1, [fp, #-4]
   135ec:	ldr	r1, [r1, #12]
   135f0:	ldr	r1, [r1, #84]	; 0x54
   135f4:	cmp	r0, r1
   135f8:	bne	13644 <opt_j+0x94>
   135fc:	ldr	r0, [fp, #-4]
   13600:	ldr	r0, [r0, #16]
   13604:	ldr	r1, [fp, #-4]
   13608:	ldr	r1, [r1, #12]
   1360c:	ldr	r1, [r1, #60]	; 0x3c
   13610:	bl	15750 <use_conflict>
   13614:	cmp	r0, #0
   13618:	bne	13640 <opt_j+0x90>
   1361c:	ldr	r0, [pc, #316]	; 13760 <opt_j+0x1b0>
   13620:	add	r0, pc, r0
   13624:	movw	r1, #0
   13628:	str	r1, [r0]
   1362c:	ldr	r0, [fp, #-4]
   13630:	ldr	r0, [r0, #12]
   13634:	ldr	r0, [r0, #60]	; 0x3c
   13638:	ldr	r1, [fp, #-4]
   1363c:	str	r0, [r1, #12]
   13640:	b	13644 <opt_j+0x94>
   13644:	b	13648 <opt_j+0x98>
   13648:	movw	r0, #0
   1364c:	str	r0, [fp, #-8]
   13650:	ldr	r0, [pc, #268]	; 13764 <opt_j+0x1b4>
   13654:	add	r0, pc, r0
   13658:	ldr	r1, [fp, #-8]
   1365c:	ldr	r0, [r0]
   13660:	cmp	r1, r0
   13664:	bge	13758 <opt_j+0x1a8>
   13668:	ldr	r0, [fp, #-4]
   1366c:	ldr	r0, [r0, #8]
   13670:	ldr	r1, [fp, #-8]
   13674:	add	r0, r0, r1, lsl #2
   13678:	ldr	r0, [r0]
   1367c:	str	r0, [sp, #4]
   13680:	ldr	r0, [sp, #4]
   13684:	cmp	r0, #0
   13688:	beq	13744 <opt_j+0x194>
   1368c:	ldr	r0, [sp, #4]
   13690:	bl	1024 <ffs@plt>
   13694:	sub	r0, r0, #1
   13698:	str	r0, [sp, #12]
   1369c:	ldr	r0, [sp, #12]
   136a0:	ldr	r1, [sp, #4]
   136a4:	mov	r2, #1
   136a8:	bic	r0, r1, r2, lsl r0
   136ac:	str	r0, [sp, #4]
   136b0:	ldr	r0, [fp, #-8]
   136b4:	ldr	r1, [sp, #12]
   136b8:	add	r0, r1, r0, lsl #5
   136bc:	str	r0, [sp, #12]
   136c0:	ldr	r0, [fp, #-4]
   136c4:	ldr	r0, [r0, #12]
   136c8:	ldr	r1, [pc, #156]	; 1376c <opt_j+0x1bc>
   136cc:	ldr	r1, [pc, r1]
   136d0:	ldr	r2, [sp, #12]
   136d4:	add	r1, r1, r2, lsl #2
   136d8:	ldr	r1, [r1]
   136dc:	bl	15810 <fold_edge>
   136e0:	str	r0, [sp, #8]
   136e4:	ldr	r0, [sp, #8]
   136e8:	movw	r1, #0
   136ec:	cmp	r0, r1
   136f0:	beq	13740 <opt_j+0x190>
   136f4:	ldr	r0, [fp, #-4]
   136f8:	ldr	r0, [r0, #16]
   136fc:	ldr	r1, [sp, #8]
   13700:	bl	15750 <use_conflict>
   13704:	cmp	r0, #0
   13708:	bne	13740 <opt_j+0x190>
   1370c:	ldr	r0, [pc, #84]	; 13768 <opt_j+0x1b8>
   13710:	add	r0, pc, r0
   13714:	movw	r1, #0
   13718:	str	r1, [r0]
   1371c:	ldr	r0, [sp, #8]
   13720:	ldr	r2, [fp, #-4]
   13724:	str	r0, [r2, #12]
   13728:	ldr	r0, [sp, #8]
   1372c:	ldr	r0, [r0, #60]	; 0x3c
   13730:	cmp	r0, r1
   13734:	beq	1373c <opt_j+0x18c>
   13738:	b	13648 <opt_j+0x98>
   1373c:	b	13758 <opt_j+0x1a8>
   13740:	b	13680 <opt_j+0xd0>
   13744:	b	13748 <opt_j+0x198>
   13748:	ldr	r0, [fp, #-8]
   1374c:	add	r0, r0, #1
   13750:	str	r0, [fp, #-8]
   13754:	b	13650 <opt_j+0xa0>
   13758:	mov	sp, fp
   1375c:	pop	{fp, pc}
   13760:	.word	0x000260f8
   13764:	.word	0x000260e0
   13768:	.word	0x00026008
   1376c:	.word	0x00026498

00013770 <or_pullup>:
   13770:	sub	sp, sp, #28
   13774:	str	r0, [sp, #24]
   13778:	ldr	r0, [sp, #24]
   1377c:	ldr	r0, [r0, #112]	; 0x70
   13780:	str	r0, [sp]
   13784:	ldr	r0, [sp]
   13788:	movw	r1, #0
   1378c:	cmp	r0, r1
   13790:	bne	13798 <or_pullup+0x28>
   13794:	b	13a8c <or_pullup+0x31c>
   13798:	ldr	r0, [sp]
   1379c:	ldr	r0, [r0, #16]
   137a0:	ldr	r0, [r0, #200]	; 0xc8
   137a4:	str	r0, [sp, #20]
   137a8:	ldr	r0, [sp]
   137ac:	ldr	r0, [r0, #20]
   137b0:	str	r0, [sp]
   137b4:	ldr	r0, [sp]
   137b8:	movw	r1, #0
   137bc:	cmp	r0, r1
   137c0:	beq	137f4 <or_pullup+0x84>
   137c4:	ldr	r0, [sp, #20]
   137c8:	ldr	r1, [sp]
   137cc:	ldr	r1, [r1, #16]
   137d0:	ldr	r1, [r1, #200]	; 0xc8
   137d4:	cmp	r0, r1
   137d8:	beq	137e0 <or_pullup+0x70>
   137dc:	b	13a8c <or_pullup+0x31c>
   137e0:	b	137e4 <or_pullup+0x74>
   137e4:	ldr	r0, [sp]
   137e8:	ldr	r0, [r0, #20]
   137ec:	str	r0, [sp]
   137f0:	b	137b4 <or_pullup+0x44>
   137f4:	ldr	r0, [sp, #24]
   137f8:	ldr	r0, [r0, #112]	; 0x70
   137fc:	ldr	r0, [r0, #16]
   13800:	ldr	r0, [r0, #60]	; 0x3c
   13804:	ldr	r1, [sp, #24]
   13808:	cmp	r0, r1
   1380c:	bne	1382c <or_pullup+0xbc>
   13810:	ldr	r0, [sp, #24]
   13814:	ldr	r0, [r0, #112]	; 0x70
   13818:	ldr	r0, [r0, #16]
   1381c:	add	r0, r0, #48	; 0x30
   13820:	add	r0, r0, #12
   13824:	str	r0, [sp, #8]
   13828:	b	13844 <or_pullup+0xd4>
   1382c:	ldr	r0, [sp, #24]
   13830:	ldr	r0, [r0, #112]	; 0x70
   13834:	ldr	r0, [r0, #16]
   13838:	add	r0, r0, #72	; 0x48
   1383c:	add	r0, r0, #12
   13840:	str	r0, [sp, #8]
   13844:	movw	r0, #1
   13848:	str	r0, [sp, #16]
   1384c:	ldr	r0, [sp, #8]
   13850:	ldr	r0, [r0]
   13854:	movw	r1, #0
   13858:	cmp	r0, r1
   1385c:	bne	13864 <or_pullup+0xf4>
   13860:	b	13a8c <or_pullup+0x31c>
   13864:	ldr	r0, [sp, #8]
   13868:	ldr	r0, [r0]
   1386c:	ldr	r0, [r0, #60]	; 0x3c
   13870:	ldr	r1, [sp, #24]
   13874:	ldr	r1, [r1, #60]	; 0x3c
   13878:	cmp	r0, r1
   1387c:	beq	13884 <or_pullup+0x114>
   13880:	b	13a8c <or_pullup+0x31c>
   13884:	ldr	r0, [sp, #8]
   13888:	ldr	r0, [r0]
   1388c:	ldr	r0, [r0, #104]	; 0x68
   13890:	ldr	r1, [sp, #24]
   13894:	ldr	r1, [r1]
   13898:	lsr	r1, r1, #5
   1389c:	add	r0, r0, r1, lsl #2
   138a0:	ldr	r0, [r0]
   138a4:	ldr	r1, [sp, #24]
   138a8:	ldr	r1, [r1]
   138ac:	and	r1, r1, #31
   138b0:	movw	r2, #1
   138b4:	lsl	r1, r2, r1
   138b8:	and	r0, r0, r1
   138bc:	cmp	r0, #0
   138c0:	bne	138c8 <or_pullup+0x158>
   138c4:	b	13a8c <or_pullup+0x31c>
   138c8:	ldr	r0, [sp, #8]
   138cc:	ldr	r0, [r0]
   138d0:	ldr	r0, [r0, #200]	; 0xc8
   138d4:	ldr	r1, [sp, #20]
   138d8:	cmp	r0, r1
   138dc:	beq	138e4 <or_pullup+0x174>
   138e0:	b	13904 <or_pullup+0x194>
   138e4:	ldr	r0, [sp, #8]
   138e8:	ldr	r0, [r0]
   138ec:	add	r0, r0, #72	; 0x48
   138f0:	add	r0, r0, #12
   138f4:	str	r0, [sp, #8]
   138f8:	movw	r0, #0
   138fc:	str	r0, [sp, #16]
   13900:	b	1384c <or_pullup+0xdc>
   13904:	ldr	r0, [sp, #8]
   13908:	ldr	r0, [r0]
   1390c:	add	r0, r0, #72	; 0x48
   13910:	add	r0, r0, #12
   13914:	str	r0, [sp, #4]
   13918:	ldr	r0, [sp, #4]
   1391c:	ldr	r0, [r0]
   13920:	movw	r1, #0
   13924:	cmp	r0, r1
   13928:	bne	13930 <or_pullup+0x1c0>
   1392c:	b	13a8c <or_pullup+0x31c>
   13930:	ldr	r0, [sp, #4]
   13934:	ldr	r0, [r0]
   13938:	ldr	r0, [r0, #60]	; 0x3c
   1393c:	ldr	r1, [sp, #24]
   13940:	ldr	r1, [r1, #60]	; 0x3c
   13944:	cmp	r0, r1
   13948:	beq	13950 <or_pullup+0x1e0>
   1394c:	b	13a8c <or_pullup+0x31c>
   13950:	ldr	r0, [sp, #4]
   13954:	ldr	r0, [r0]
   13958:	ldr	r0, [r0, #104]	; 0x68
   1395c:	ldr	r1, [sp, #24]
   13960:	ldr	r1, [r1]
   13964:	lsr	r1, r1, #5
   13968:	add	r0, r0, r1, lsl #2
   1396c:	ldr	r0, [r0]
   13970:	ldr	r1, [sp, #24]
   13974:	ldr	r1, [r1]
   13978:	and	r1, r1, #31
   1397c:	movw	r2, #1
   13980:	lsl	r1, r2, r1
   13984:	and	r0, r0, r1
   13988:	cmp	r0, #0
   1398c:	bne	13994 <or_pullup+0x224>
   13990:	b	13a8c <or_pullup+0x31c>
   13994:	ldr	r0, [sp, #4]
   13998:	ldr	r0, [r0]
   1399c:	ldr	r0, [r0, #200]	; 0xc8
   139a0:	ldr	r1, [sp, #20]
   139a4:	cmp	r0, r1
   139a8:	bne	139b0 <or_pullup+0x240>
   139ac:	b	139c8 <or_pullup+0x258>
   139b0:	ldr	r0, [sp, #4]
   139b4:	ldr	r0, [r0]
   139b8:	add	r0, r0, #72	; 0x48
   139bc:	add	r0, r0, #12
   139c0:	str	r0, [sp, #4]
   139c4:	b	13918 <or_pullup+0x1a8>
   139c8:	ldr	r0, [sp, #4]
   139cc:	ldr	r0, [r0]
   139d0:	str	r0, [sp, #12]
   139d4:	ldr	r0, [sp, #12]
   139d8:	ldr	r0, [r0, #84]	; 0x54
   139dc:	ldr	r1, [sp, #4]
   139e0:	str	r0, [r1]
   139e4:	ldr	r0, [sp, #8]
   139e8:	ldr	r0, [r0]
   139ec:	ldr	r1, [sp, #12]
   139f0:	str	r0, [r1, #84]	; 0x54
   139f4:	ldr	r0, [sp, #16]
   139f8:	cmp	r0, #0
   139fc:	beq	13a70 <or_pullup+0x300>
   13a00:	ldr	r0, [sp, #24]
   13a04:	ldr	r0, [r0, #112]	; 0x70
   13a08:	str	r0, [sp]
   13a0c:	ldr	r0, [sp]
   13a10:	movw	r1, #0
   13a14:	cmp	r0, r1
   13a18:	beq	13a6c <or_pullup+0x2fc>
   13a1c:	ldr	r0, [sp]
   13a20:	ldr	r0, [r0, #16]
   13a24:	ldr	r0, [r0, #60]	; 0x3c
   13a28:	ldr	r1, [sp, #24]
   13a2c:	cmp	r0, r1
   13a30:	bne	13a48 <or_pullup+0x2d8>
   13a34:	ldr	r0, [sp, #12]
   13a38:	ldr	r1, [sp]
   13a3c:	ldr	r1, [r1, #16]
   13a40:	str	r0, [r1, #60]	; 0x3c
   13a44:	b	13a58 <or_pullup+0x2e8>
   13a48:	ldr	r0, [sp, #12]
   13a4c:	ldr	r1, [sp]
   13a50:	ldr	r1, [r1, #16]
   13a54:	str	r0, [r1, #84]	; 0x54
   13a58:	b	13a5c <or_pullup+0x2ec>
   13a5c:	ldr	r0, [sp]
   13a60:	ldr	r0, [r0, #20]
   13a64:	str	r0, [sp]
   13a68:	b	13a0c <or_pullup+0x29c>
   13a6c:	b	13a7c <or_pullup+0x30c>
   13a70:	ldr	r0, [sp, #12]
   13a74:	ldr	r1, [sp, #8]
   13a78:	str	r0, [r1]
   13a7c:	ldr	r0, [pc, #16]	; 13a94 <or_pullup+0x324>
   13a80:	add	r0, pc, r0
   13a84:	movw	r1, #0
   13a88:	str	r1, [r0]
   13a8c:	add	sp, sp, #28
   13a90:	bx	lr
   13a94:	.word	0x00025c98

00013a98 <and_pullup>:
   13a98:	sub	sp, sp, #28
   13a9c:	str	r0, [sp, #24]
   13aa0:	ldr	r0, [sp, #24]
   13aa4:	ldr	r0, [r0, #112]	; 0x70
   13aa8:	str	r0, [sp]
   13aac:	ldr	r0, [sp]
   13ab0:	movw	r1, #0
   13ab4:	cmp	r0, r1
   13ab8:	bne	13ac0 <and_pullup+0x28>
   13abc:	b	13db4 <and_pullup+0x31c>
   13ac0:	ldr	r0, [sp]
   13ac4:	ldr	r0, [r0, #16]
   13ac8:	ldr	r0, [r0, #200]	; 0xc8
   13acc:	str	r0, [sp, #20]
   13ad0:	ldr	r0, [sp]
   13ad4:	ldr	r0, [r0, #20]
   13ad8:	str	r0, [sp]
   13adc:	ldr	r0, [sp]
   13ae0:	movw	r1, #0
   13ae4:	cmp	r0, r1
   13ae8:	beq	13b1c <and_pullup+0x84>
   13aec:	ldr	r0, [sp, #20]
   13af0:	ldr	r1, [sp]
   13af4:	ldr	r1, [r1, #16]
   13af8:	ldr	r1, [r1, #200]	; 0xc8
   13afc:	cmp	r0, r1
   13b00:	beq	13b08 <and_pullup+0x70>
   13b04:	b	13db4 <and_pullup+0x31c>
   13b08:	b	13b0c <and_pullup+0x74>
   13b0c:	ldr	r0, [sp]
   13b10:	ldr	r0, [r0, #20]
   13b14:	str	r0, [sp]
   13b18:	b	13adc <and_pullup+0x44>
   13b1c:	ldr	r0, [sp, #24]
   13b20:	ldr	r0, [r0, #112]	; 0x70
   13b24:	ldr	r0, [r0, #16]
   13b28:	ldr	r0, [r0, #60]	; 0x3c
   13b2c:	ldr	r1, [sp, #24]
   13b30:	cmp	r0, r1
   13b34:	bne	13b54 <and_pullup+0xbc>
   13b38:	ldr	r0, [sp, #24]
   13b3c:	ldr	r0, [r0, #112]	; 0x70
   13b40:	ldr	r0, [r0, #16]
   13b44:	add	r0, r0, #48	; 0x30
   13b48:	add	r0, r0, #12
   13b4c:	str	r0, [sp, #8]
   13b50:	b	13b6c <and_pullup+0xd4>
   13b54:	ldr	r0, [sp, #24]
   13b58:	ldr	r0, [r0, #112]	; 0x70
   13b5c:	ldr	r0, [r0, #16]
   13b60:	add	r0, r0, #72	; 0x48
   13b64:	add	r0, r0, #12
   13b68:	str	r0, [sp, #8]
   13b6c:	movw	r0, #1
   13b70:	str	r0, [sp, #16]
   13b74:	ldr	r0, [sp, #8]
   13b78:	ldr	r0, [r0]
   13b7c:	movw	r1, #0
   13b80:	cmp	r0, r1
   13b84:	bne	13b8c <and_pullup+0xf4>
   13b88:	b	13db4 <and_pullup+0x31c>
   13b8c:	ldr	r0, [sp, #8]
   13b90:	ldr	r0, [r0]
   13b94:	ldr	r0, [r0, #84]	; 0x54
   13b98:	ldr	r1, [sp, #24]
   13b9c:	ldr	r1, [r1, #84]	; 0x54
   13ba0:	cmp	r0, r1
   13ba4:	beq	13bac <and_pullup+0x114>
   13ba8:	b	13db4 <and_pullup+0x31c>
   13bac:	ldr	r0, [sp, #8]
   13bb0:	ldr	r0, [r0]
   13bb4:	ldr	r0, [r0, #104]	; 0x68
   13bb8:	ldr	r1, [sp, #24]
   13bbc:	ldr	r1, [r1]
   13bc0:	lsr	r1, r1, #5
   13bc4:	add	r0, r0, r1, lsl #2
   13bc8:	ldr	r0, [r0]
   13bcc:	ldr	r1, [sp, #24]
   13bd0:	ldr	r1, [r1]
   13bd4:	and	r1, r1, #31
   13bd8:	movw	r2, #1
   13bdc:	lsl	r1, r2, r1
   13be0:	and	r0, r0, r1
   13be4:	cmp	r0, #0
   13be8:	bne	13bf0 <and_pullup+0x158>
   13bec:	b	13db4 <and_pullup+0x31c>
   13bf0:	ldr	r0, [sp, #8]
   13bf4:	ldr	r0, [r0]
   13bf8:	ldr	r0, [r0, #200]	; 0xc8
   13bfc:	ldr	r1, [sp, #20]
   13c00:	cmp	r0, r1
   13c04:	beq	13c0c <and_pullup+0x174>
   13c08:	b	13c2c <and_pullup+0x194>
   13c0c:	ldr	r0, [sp, #8]
   13c10:	ldr	r0, [r0]
   13c14:	add	r0, r0, #48	; 0x30
   13c18:	add	r0, r0, #12
   13c1c:	str	r0, [sp, #8]
   13c20:	movw	r0, #0
   13c24:	str	r0, [sp, #16]
   13c28:	b	13b74 <and_pullup+0xdc>
   13c2c:	ldr	r0, [sp, #8]
   13c30:	ldr	r0, [r0]
   13c34:	add	r0, r0, #48	; 0x30
   13c38:	add	r0, r0, #12
   13c3c:	str	r0, [sp, #4]
   13c40:	ldr	r0, [sp, #4]
   13c44:	ldr	r0, [r0]
   13c48:	movw	r1, #0
   13c4c:	cmp	r0, r1
   13c50:	bne	13c58 <and_pullup+0x1c0>
   13c54:	b	13db4 <and_pullup+0x31c>
   13c58:	ldr	r0, [sp, #4]
   13c5c:	ldr	r0, [r0]
   13c60:	ldr	r0, [r0, #84]	; 0x54
   13c64:	ldr	r1, [sp, #24]
   13c68:	ldr	r1, [r1, #84]	; 0x54
   13c6c:	cmp	r0, r1
   13c70:	beq	13c78 <and_pullup+0x1e0>
   13c74:	b	13db4 <and_pullup+0x31c>
   13c78:	ldr	r0, [sp, #4]
   13c7c:	ldr	r0, [r0]
   13c80:	ldr	r0, [r0, #104]	; 0x68
   13c84:	ldr	r1, [sp, #24]
   13c88:	ldr	r1, [r1]
   13c8c:	lsr	r1, r1, #5
   13c90:	add	r0, r0, r1, lsl #2
   13c94:	ldr	r0, [r0]
   13c98:	ldr	r1, [sp, #24]
   13c9c:	ldr	r1, [r1]
   13ca0:	and	r1, r1, #31
   13ca4:	movw	r2, #1
   13ca8:	lsl	r1, r2, r1
   13cac:	and	r0, r0, r1
   13cb0:	cmp	r0, #0
   13cb4:	bne	13cbc <and_pullup+0x224>
   13cb8:	b	13db4 <and_pullup+0x31c>
   13cbc:	ldr	r0, [sp, #4]
   13cc0:	ldr	r0, [r0]
   13cc4:	ldr	r0, [r0, #200]	; 0xc8
   13cc8:	ldr	r1, [sp, #20]
   13ccc:	cmp	r0, r1
   13cd0:	bne	13cd8 <and_pullup+0x240>
   13cd4:	b	13cf0 <and_pullup+0x258>
   13cd8:	ldr	r0, [sp, #4]
   13cdc:	ldr	r0, [r0]
   13ce0:	add	r0, r0, #48	; 0x30
   13ce4:	add	r0, r0, #12
   13ce8:	str	r0, [sp, #4]
   13cec:	b	13c40 <and_pullup+0x1a8>
   13cf0:	ldr	r0, [sp, #4]
   13cf4:	ldr	r0, [r0]
   13cf8:	str	r0, [sp, #12]
   13cfc:	ldr	r0, [sp, #12]
   13d00:	ldr	r0, [r0, #60]	; 0x3c
   13d04:	ldr	r1, [sp, #4]
   13d08:	str	r0, [r1]
   13d0c:	ldr	r0, [sp, #8]
   13d10:	ldr	r0, [r0]
   13d14:	ldr	r1, [sp, #12]
   13d18:	str	r0, [r1, #60]	; 0x3c
   13d1c:	ldr	r0, [sp, #16]
   13d20:	cmp	r0, #0
   13d24:	beq	13d98 <and_pullup+0x300>
   13d28:	ldr	r0, [sp, #24]
   13d2c:	ldr	r0, [r0, #112]	; 0x70
   13d30:	str	r0, [sp]
   13d34:	ldr	r0, [sp]
   13d38:	movw	r1, #0
   13d3c:	cmp	r0, r1
   13d40:	beq	13d94 <and_pullup+0x2fc>
   13d44:	ldr	r0, [sp]
   13d48:	ldr	r0, [r0, #16]
   13d4c:	ldr	r0, [r0, #60]	; 0x3c
   13d50:	ldr	r1, [sp, #24]
   13d54:	cmp	r0, r1
   13d58:	bne	13d70 <and_pullup+0x2d8>
   13d5c:	ldr	r0, [sp, #12]
   13d60:	ldr	r1, [sp]
   13d64:	ldr	r1, [r1, #16]
   13d68:	str	r0, [r1, #60]	; 0x3c
   13d6c:	b	13d80 <and_pullup+0x2e8>
   13d70:	ldr	r0, [sp, #12]
   13d74:	ldr	r1, [sp]
   13d78:	ldr	r1, [r1, #16]
   13d7c:	str	r0, [r1, #84]	; 0x54
   13d80:	b	13d84 <and_pullup+0x2ec>
   13d84:	ldr	r0, [sp]
   13d88:	ldr	r0, [r0, #20]
   13d8c:	str	r0, [sp]
   13d90:	b	13d34 <and_pullup+0x29c>
   13d94:	b	13da4 <and_pullup+0x30c>
   13d98:	ldr	r0, [sp, #12]
   13d9c:	ldr	r1, [sp, #8]
   13da0:	str	r0, [r1]
   13da4:	ldr	r0, [pc, #16]	; 13dbc <and_pullup+0x324>
   13da8:	add	r0, pc, r0
   13dac:	movw	r1, #0
   13db0:	str	r1, [r0]
   13db4:	add	sp, sp, #28
   13db8:	bx	lr
   13dbc:	.word	0x00025970

00013dc0 <link_inedge>:
   13dc0:	sub	sp, sp, #8
   13dc4:	str	r0, [sp, #4]
   13dc8:	str	r1, [sp]
   13dcc:	ldr	r0, [sp]
   13dd0:	ldr	r0, [r0, #112]	; 0x70
   13dd4:	ldr	r1, [sp, #4]
   13dd8:	str	r0, [r1, #20]
   13ddc:	ldr	r0, [sp, #4]
   13de0:	ldr	r1, [sp]
   13de4:	str	r0, [r1, #112]	; 0x70
   13de8:	add	sp, sp, #8
   13dec:	bx	lr

00013df0 <opt_stmt>:
   13df0:	push	{fp, lr}
   13df4:	mov	fp, sp
   13df8:	sub	sp, sp, #120	; 0x78
   13dfc:	str	r0, [fp, #-4]
   13e00:	str	r1, [fp, #-8]
   13e04:	str	r2, [fp, #-12]
   13e08:	ldr	r0, [fp, #-4]
   13e0c:	ldr	r0, [r0]
   13e10:	cmp	r0, #177	; 0xb1
   13e14:	str	r0, [fp, #-24]	; 0xffffffe8
   13e18:	bhi	149a4 <opt_stmt+0xbb4>
   13e1c:	add	r0, pc, #8
   13e20:	ldr	r1, [fp, #-24]	; 0xffffffe8
   13e24:	ldr	r2, [r0, r1, lsl #2]
   13e28:	add	pc, r0, r2
   13e2c:	.word	0x0000040c
   13e30:	.word	0x00000444
   13e34:	.word	0x00000b34
   13e38:	.word	0x00000b58
   13e3c:	.word	0x00000568
   13e40:	.word	0x00000b78
   13e44:	.word	0x00000b78
   13e48:	.word	0x00000a80
   13e4c:	.word	0x00000b78
   13e50:	.word	0x00000b78
   13e54:	.word	0x00000b78
   13e58:	.word	0x00000b78
   13e5c:	.word	0x00000714
   13e60:	.word	0x00000b78
   13e64:	.word	0x00000b78
   13e68:	.word	0x00000b78
   13e6c:	.word	0x00000b78
   13e70:	.word	0x00000b78
   13e74:	.word	0x00000b78
   13e78:	.word	0x00000b78
   13e7c:	.word	0x00000568
   13e80:	.word	0x00000b78
   13e84:	.word	0x00000b78
   13e88:	.word	0x00000b78
   13e8c:	.word	0x00000b78
   13e90:	.word	0x00000b78
   13e94:	.word	0x00000b78
   13e98:	.word	0x00000b78
   13e9c:	.word	0x00000714
   13ea0:	.word	0x00000b78
   13ea4:	.word	0x00000b78
   13ea8:	.word	0x00000b78
   13eac:	.word	0x000002c8
   13eb0:	.word	0x00000b78
   13eb4:	.word	0x00000b78
   13eb8:	.word	0x00000b78
   13ebc:	.word	0x00000568
   13ec0:	.word	0x00000b78
   13ec4:	.word	0x00000b78
   13ec8:	.word	0x00000b78
   13ecc:	.word	0x000002c8
   13ed0:	.word	0x00000b78
   13ed4:	.word	0x00000b78
   13ed8:	.word	0x00000b78
   13edc:	.word	0x00000714
   13ee0:	.word	0x00000b78
   13ee4:	.word	0x00000b78
   13ee8:	.word	0x00000b78
   13eec:	.word	0x000002c8
   13ef0:	.word	0x00000b78
   13ef4:	.word	0x00000b78
   13ef8:	.word	0x00000b78
   13efc:	.word	0x00000568
   13f00:	.word	0x00000b78
   13f04:	.word	0x00000b78
   13f08:	.word	0x00000b78
   13f0c:	.word	0x00000b78
   13f10:	.word	0x00000b78
   13f14:	.word	0x00000b78
   13f18:	.word	0x00000b78
   13f1c:	.word	0x00000714
   13f20:	.word	0x00000b78
   13f24:	.word	0x00000b78
   13f28:	.word	0x00000b78
   13f2c:	.word	0x00000300
   13f30:	.word	0x00000b78
   13f34:	.word	0x00000b78
   13f38:	.word	0x00000b78
   13f3c:	.word	0x00000568
   13f40:	.word	0x00000b78
   13f44:	.word	0x00000b78
   13f48:	.word	0x00000b78
   13f4c:	.word	0x00000300
   13f50:	.word	0x00000b78
   13f54:	.word	0x00000b78
   13f58:	.word	0x00000b78
   13f5c:	.word	0x00000714
   13f60:	.word	0x00000b78
   13f64:	.word	0x00000b78
   13f68:	.word	0x00000b78
   13f6c:	.word	0x00000300
   13f70:	.word	0x00000b78
   13f74:	.word	0x00000b78
   13f78:	.word	0x00000b78
   13f7c:	.word	0x00000568
   13f80:	.word	0x00000b78
   13f84:	.word	0x00000b78
   13f88:	.word	0x00000b78
   13f8c:	.word	0x00000b78
   13f90:	.word	0x00000b78
   13f94:	.word	0x00000b78
   13f98:	.word	0x00000b78
   13f9c:	.word	0x00000714
   13fa0:	.word	0x00000b78
   13fa4:	.word	0x00000b78
   13fa8:	.word	0x00000b78
   13fac:	.word	0x000009ec
   13fb0:	.word	0x00000aa0
   13fb4:	.word	0x00000b78
   13fb8:	.word	0x00000b78
   13fbc:	.word	0x00000568
   13fc0:	.word	0x00000b78
   13fc4:	.word	0x00000b78
   13fc8:	.word	0x00000b78
   13fcc:	.word	0x00000b78
   13fd0:	.word	0x00000b78
   13fd4:	.word	0x00000b78
   13fd8:	.word	0x00000b78
   13fdc:	.word	0x00000714
   13fe0:	.word	0x00000b78
   13fe4:	.word	0x00000b78
   13fe8:	.word	0x00000b78
   13fec:	.word	0x00000b78
   13ff0:	.word	0x00000b78
   13ff4:	.word	0x00000b78
   13ff8:	.word	0x00000b78
   13ffc:	.word	0x00000568
   14000:	.word	0x00000b78
   14004:	.word	0x00000b78
   14008:	.word	0x00000b78
   1400c:	.word	0x00000b78
   14010:	.word	0x00000b78
   14014:	.word	0x00000b78
   14018:	.word	0x00000b78
   1401c:	.word	0x00000714
   14020:	.word	0x00000b78
   14024:	.word	0x00000b78
   14028:	.word	0x00000b78
   1402c:	.word	0x000003d4
   14030:	.word	0x00000b78
   14034:	.word	0x00000b78
   14038:	.word	0x00000b78
   1403c:	.word	0x000004b4
   14040:	.word	0x00000b78
   14044:	.word	0x00000b78
   14048:	.word	0x000009cc
   1404c:	.word	0x00000b78
   14050:	.word	0x00000b78
   14054:	.word	0x00000b78
   14058:	.word	0x00000b78
   1405c:	.word	0x00000b78
   14060:	.word	0x00000b78
   14064:	.word	0x00000b78
   14068:	.word	0x00000b78
   1406c:	.word	0x00000b78
   14070:	.word	0x00000b78
   14074:	.word	0x00000b78
   14078:	.word	0x00000b78
   1407c:	.word	0x00000b78
   14080:	.word	0x00000b78
   14084:	.word	0x00000b78
   14088:	.word	0x00000b78
   1408c:	.word	0x00000b78
   14090:	.word	0x00000b78
   14094:	.word	0x00000b78
   14098:	.word	0x00000b78
   1409c:	.word	0x00000b78
   140a0:	.word	0x00000b78
   140a4:	.word	0x00000b78
   140a8:	.word	0x00000b78
   140ac:	.word	0x00000b78
   140b0:	.word	0x00000b78
   140b4:	.word	0x00000b78
   140b8:	.word	0x00000b78
   140bc:	.word	0x00000b78
   140c0:	.word	0x00000b78
   140c4:	.word	0x00000b78
   140c8:	.word	0x00000b78
   140cc:	.word	0x00000b78
   140d0:	.word	0x00000b78
   140d4:	.word	0x00000b78
   140d8:	.word	0x00000b78
   140dc:	.word	0x00000b78
   140e0:	.word	0x00000b78
   140e4:	.word	0x00000b78
   140e8:	.word	0x00000b78
   140ec:	.word	0x00000b78
   140f0:	.word	0x0000047c
   140f4:	ldr	r0, [fp, #-4]
   140f8:	ldr	r0, [r0]
   140fc:	ldr	r1, [fp, #-4]
   14100:	ldr	r1, [r1, #12]
   14104:	movw	r2, #0
   14108:	bl	15188 <F>
   1410c:	str	r0, [fp, #-20]	; 0xffffffec
   14110:	ldr	r0, [fp, #-4]
   14114:	ldr	r1, [fp, #-8]
   14118:	add	r1, r1, #64	; 0x40
   1411c:	ldr	r2, [fp, #-20]	; 0xffffffec
   14120:	ldr	r3, [fp, #-12]
   14124:	bl	1538c <vstore>
   14128:	b	149a4 <opt_stmt+0xbb4>
   1412c:	ldr	r0, [fp, #-8]
   14130:	ldr	r0, [r0, #68]	; 0x44
   14134:	str	r0, [fp, #-20]	; 0xffffffec
   14138:	ldr	r0, [fp, #-12]
   1413c:	cmp	r0, #0
   14140:	beq	141c8 <opt_stmt+0x3d8>
   14144:	ldr	r0, [pc, #2160]	; 149bc <opt_stmt+0xbcc>
   14148:	ldr	r0, [pc, r0]
   1414c:	ldr	r1, [fp, #-20]	; 0xffffffec
   14150:	add	r0, r0, r1, lsl #3
   14154:	ldr	r0, [r0]
   14158:	cmp	r0, #0
   1415c:	beq	141c8 <opt_stmt+0x3d8>
   14160:	ldr	r0, [fp, #-4]
   14164:	ldr	r1, [r0]
   14168:	and	r1, r1, #24
   1416c:	orr	r1, r1, #32
   14170:	str	r1, [r0]
   14174:	ldr	r0, [pc, #2116]	; 149c0 <opt_stmt+0xbd0>
   14178:	ldr	r0, [pc, r0]
   1417c:	ldr	r1, [fp, #-20]	; 0xffffffec
   14180:	add	r0, r0, r1, lsl #3
   14184:	ldr	r0, [r0, #4]
   14188:	ldr	r1, [fp, #-4]
   1418c:	ldr	r2, [r1, #12]
   14190:	add	r0, r2, r0
   14194:	str	r0, [r1, #12]
   14198:	ldr	r0, [fp, #-4]
   1419c:	ldr	r0, [r0]
   141a0:	ldr	r1, [fp, #-4]
   141a4:	ldr	r1, [r1, #12]
   141a8:	movw	r2, #0
   141ac:	bl	15188 <F>
   141b0:	ldr	r1, [pc, #2048]	; 149b8 <opt_stmt+0xbc8>
   141b4:	add	r1, pc, r1
   141b8:	str	r0, [fp, #-20]	; 0xffffffec
   141bc:	movw	r0, #0
   141c0:	str	r0, [r1]
   141c4:	b	141e4 <opt_stmt+0x3f4>
   141c8:	ldr	r0, [fp, #-4]
   141cc:	ldr	r0, [r0]
   141d0:	ldr	r1, [fp, #-4]
   141d4:	ldr	r1, [r1, #12]
   141d8:	ldr	r2, [fp, #-20]	; 0xffffffec
   141dc:	bl	15188 <F>
   141e0:	str	r0, [fp, #-20]	; 0xffffffec
   141e4:	ldr	r0, [fp, #-4]
   141e8:	ldr	r1, [fp, #-8]
   141ec:	add	r1, r1, #64	; 0x40
   141f0:	ldr	r2, [fp, #-20]	; 0xffffffec
   141f4:	ldr	r3, [fp, #-12]
   141f8:	bl	1538c <vstore>
   141fc:	b	149a4 <opt_stmt+0xbb4>
   14200:	ldr	r0, [fp, #-4]
   14204:	ldr	r0, [r0]
   14208:	movw	r1, #0
   1420c:	str	r1, [fp, #-28]	; 0xffffffe4
   14210:	ldr	r2, [fp, #-28]	; 0xffffffe4
   14214:	bl	15188 <F>
   14218:	str	r0, [fp, #-20]	; 0xffffffec
   1421c:	ldr	r0, [fp, #-4]
   14220:	ldr	r1, [fp, #-8]
   14224:	add	r1, r1, #64	; 0x40
   14228:	ldr	r2, [fp, #-20]	; 0xffffffec
   1422c:	ldr	r3, [fp, #-12]
   14230:	bl	1538c <vstore>
   14234:	b	149a4 <opt_stmt+0xbb4>
   14238:	ldr	r0, [fp, #-4]
   1423c:	ldr	r1, [r0, #12]
   14240:	movw	r0, #0
   14244:	str	r0, [fp, #-32]	; 0xffffffe0
   14248:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1424c:	bl	15188 <F>
   14250:	str	r0, [fp, #-20]	; 0xffffffec
   14254:	ldr	r0, [fp, #-4]
   14258:	ldr	r1, [fp, #-8]
   1425c:	add	r1, r1, #64	; 0x40
   14260:	ldr	r2, [fp, #-20]	; 0xffffffec
   14264:	ldr	r3, [fp, #-12]
   14268:	bl	1538c <vstore>
   1426c:	b	149a4 <opt_stmt+0xbb4>
   14270:	ldr	r0, [fp, #-4]
   14274:	ldr	r1, [r0, #12]
   14278:	movw	r0, #0
   1427c:	str	r0, [fp, #-36]	; 0xffffffdc
   14280:	ldr	r2, [fp, #-36]	; 0xffffffdc
   14284:	bl	15188 <F>
   14288:	str	r0, [fp, #-20]	; 0xffffffec
   1428c:	ldr	r0, [fp, #-4]
   14290:	ldr	r1, [fp, #-8]
   14294:	add	r1, r1, #68	; 0x44
   14298:	ldr	r2, [fp, #-20]	; 0xffffffec
   1429c:	ldr	r3, [fp, #-12]
   142a0:	bl	1538c <vstore>
   142a4:	b	149a4 <opt_stmt+0xbb4>
   142a8:	ldr	r0, [fp, #-4]
   142ac:	ldr	r0, [r0]
   142b0:	ldr	r1, [fp, #-4]
   142b4:	ldr	r1, [r1, #12]
   142b8:	movw	r2, #0
   142bc:	bl	15188 <F>
   142c0:	str	r0, [fp, #-20]	; 0xffffffec
   142c4:	ldr	r0, [fp, #-4]
   142c8:	ldr	r1, [fp, #-8]
   142cc:	add	r1, r1, #68	; 0x44
   142d0:	ldr	r2, [fp, #-20]	; 0xffffffec
   142d4:	ldr	r3, [fp, #-12]
   142d8:	bl	1538c <vstore>
   142dc:	b	149a4 <opt_stmt+0xbb4>
   142e0:	ldr	r0, [fp, #-12]
   142e4:	cmp	r0, #0
   142e8:	beq	14370 <opt_stmt+0x580>
   142ec:	ldr	r0, [pc, #1744]	; 149c4 <opt_stmt+0xbd4>
   142f0:	ldr	r0, [pc, r0]
   142f4:	ldr	r1, [fp, #-8]
   142f8:	ldr	r1, [r1, #64]	; 0x40
   142fc:	add	r0, r0, r1, lsl #3
   14300:	ldr	r0, [r0]
   14304:	cmp	r0, #0
   14308:	beq	14370 <opt_stmt+0x580>
   1430c:	ldr	r0, [fp, #-4]
   14310:	mov	r1, #0
   14314:	str	r1, [r0]
   14318:	ldr	r0, [pc, #1704]	; 149c8 <opt_stmt+0xbd8>
   1431c:	ldr	r0, [pc, r0]
   14320:	ldr	r1, [fp, #-8]
   14324:	ldr	r1, [r1, #64]	; 0x40
   14328:	add	r0, r0, r1, lsl #3
   1432c:	ldr	r0, [r0, #4]
   14330:	movw	r1, #0
   14334:	sub	r0, r1, r0
   14338:	ldr	r2, [fp, #-4]
   1433c:	str	r0, [r2, #12]
   14340:	ldr	r0, [fp, #-4]
   14344:	ldr	r0, [r0, #12]
   14348:	str	r0, [fp, #-40]	; 0xffffffd8
   1434c:	mov	r0, r1
   14350:	ldr	r2, [fp, #-40]	; 0xffffffd8
   14354:	str	r1, [fp, #-44]	; 0xffffffd4
   14358:	mov	r1, r2
   1435c:	ldr	r2, [fp, #-44]	; 0xffffffd4
   14360:	bl	15188 <F>
   14364:	ldr	r1, [fp, #-8]
   14368:	str	r0, [r1, #64]	; 0x40
   1436c:	b	14390 <opt_stmt+0x5a0>
   14370:	ldr	r0, [fp, #-4]
   14374:	ldr	r0, [r0]
   14378:	ldr	r1, [fp, #-8]
   1437c:	ldr	r1, [r1, #64]	; 0x40
   14380:	movw	r2, #0
   14384:	bl	15188 <F>
   14388:	ldr	r1, [fp, #-8]
   1438c:	str	r0, [r1, #64]	; 0x40
   14390:	b	149a4 <opt_stmt+0xbb4>
   14394:	ldr	r0, [fp, #-4]
   14398:	ldr	r0, [r0]
   1439c:	and	r0, r0, #240	; 0xf0
   143a0:	str	r0, [fp, #-16]
   143a4:	ldr	r0, [fp, #-12]
   143a8:	cmp	r0, #0
   143ac:	beq	144e8 <opt_stmt+0x6f8>
   143b0:	ldr	r0, [fp, #-4]
   143b4:	ldr	r0, [r0, #12]
   143b8:	cmp	r0, #0
   143bc:	bne	14458 <opt_stmt+0x668>
   143c0:	ldr	r0, [fp, #-16]
   143c4:	cmp	r0, #0
   143c8:	beq	143f0 <opt_stmt+0x600>
   143cc:	ldr	r0, [fp, #-16]
   143d0:	cmp	r0, #96	; 0x60
   143d4:	beq	143f0 <opt_stmt+0x600>
   143d8:	ldr	r0, [fp, #-16]
   143dc:	cmp	r0, #112	; 0x70
   143e0:	beq	143f0 <opt_stmt+0x600>
   143e4:	ldr	r0, [fp, #-16]
   143e8:	cmp	r0, #64	; 0x40
   143ec:	bne	14400 <opt_stmt+0x610>
   143f0:	ldr	r0, [fp, #-4]
   143f4:	mvn	r1, #0
   143f8:	str	r1, [r0]
   143fc:	b	149a4 <opt_stmt+0xbb4>
   14400:	ldr	r0, [fp, #-16]
   14404:	cmp	r0, #32
   14408:	beq	14418 <opt_stmt+0x628>
   1440c:	ldr	r0, [fp, #-16]
   14410:	cmp	r0, #80	; 0x50
   14414:	bne	14454 <opt_stmt+0x664>
   14418:	ldr	r0, [fp, #-4]
   1441c:	movw	r1, #0
   14420:	str	r1, [r0]
   14424:	ldr	r0, [fp, #-4]
   14428:	ldr	r0, [r0, #12]
   1442c:	str	r0, [fp, #-48]	; 0xffffffd0
   14430:	mov	r0, r1
   14434:	ldr	r2, [fp, #-48]	; 0xffffffd0
   14438:	str	r1, [fp, #-52]	; 0xffffffcc
   1443c:	mov	r1, r2
   14440:	ldr	r2, [fp, #-52]	; 0xffffffcc
   14444:	bl	15188 <F>
   14448:	ldr	r1, [fp, #-8]
   1444c:	str	r0, [r1, #64]	; 0x40
   14450:	b	149a4 <opt_stmt+0xbb4>
   14454:	b	14458 <opt_stmt+0x668>
   14458:	ldr	r0, [pc, #1388]	; 149cc <opt_stmt+0xbdc>
   1445c:	ldr	r0, [pc, r0]
   14460:	ldr	r1, [fp, #-8]
   14464:	ldr	r1, [r1, #64]	; 0x40
   14468:	add	r0, r0, r1, lsl #3
   1446c:	ldr	r0, [r0]
   14470:	cmp	r0, #0
   14474:	beq	144e4 <opt_stmt+0x6f4>
   14478:	ldr	r0, [fp, #-4]
   1447c:	ldr	r1, [fp, #-8]
   14480:	ldr	r1, [r1, #64]	; 0x40
   14484:	ldr	r2, [fp, #-4]
   14488:	ldr	r2, [r2, #12]
   1448c:	movw	r3, #0
   14490:	str	r0, [fp, #-56]	; 0xffffffc8
   14494:	mov	r0, r3
   14498:	str	r1, [sp, #60]	; 0x3c
   1449c:	mov	r1, r2
   144a0:	mov	r2, r3
   144a4:	bl	15188 <F>
   144a8:	ldr	r1, [fp, #-56]	; 0xffffffc8
   144ac:	str	r0, [sp, #56]	; 0x38
   144b0:	mov	r0, r1
   144b4:	ldr	r1, [sp, #60]	; 0x3c
   144b8:	ldr	r2, [sp, #56]	; 0x38
   144bc:	bl	153e4 <fold_op>
   144c0:	ldr	r0, [fp, #-4]
   144c4:	ldr	r1, [r0, #12]
   144c8:	movw	r0, #0
   144cc:	str	r0, [sp, #52]	; 0x34
   144d0:	ldr	r2, [sp, #52]	; 0x34
   144d4:	bl	15188 <F>
   144d8:	ldr	r1, [fp, #-8]
   144dc:	str	r0, [r1, #64]	; 0x40
   144e0:	b	149a4 <opt_stmt+0xbb4>
   144e4:	b	144e8 <opt_stmt+0x6f8>
   144e8:	ldr	r0, [fp, #-4]
   144ec:	ldr	r0, [r0]
   144f0:	ldr	r1, [fp, #-8]
   144f4:	ldr	r1, [r1, #64]	; 0x40
   144f8:	ldr	r2, [fp, #-4]
   144fc:	ldr	r2, [r2, #12]
   14500:	movw	r3, #0
   14504:	str	r0, [sp, #48]	; 0x30
   14508:	mov	r0, r3
   1450c:	str	r1, [sp, #44]	; 0x2c
   14510:	mov	r1, r2
   14514:	mov	r2, r3
   14518:	bl	15188 <F>
   1451c:	ldr	r1, [sp, #48]	; 0x30
   14520:	str	r0, [sp, #40]	; 0x28
   14524:	mov	r0, r1
   14528:	ldr	r1, [sp, #44]	; 0x2c
   1452c:	ldr	r2, [sp, #40]	; 0x28
   14530:	bl	15188 <F>
   14534:	ldr	r1, [fp, #-8]
   14538:	str	r0, [r1, #64]	; 0x40
   1453c:	b	149a4 <opt_stmt+0xbb4>
   14540:	ldr	r0, [fp, #-4]
   14544:	ldr	r0, [r0]
   14548:	and	r0, r0, #240	; 0xf0
   1454c:	str	r0, [fp, #-16]
   14550:	ldr	r0, [fp, #-12]
   14554:	cmp	r0, #0
   14558:	beq	14674 <opt_stmt+0x884>
   1455c:	ldr	r0, [pc, #1132]	; 149d0 <opt_stmt+0xbe0>
   14560:	ldr	r0, [pc, r0]
   14564:	ldr	r1, [fp, #-8]
   14568:	ldr	r1, [r1, #68]	; 0x44
   1456c:	add	r0, r0, r1, lsl #3
   14570:	ldr	r0, [r0]
   14574:	cmp	r0, #0
   14578:	beq	14674 <opt_stmt+0x884>
   1457c:	ldr	r0, [pc, #1104]	; 149d4 <opt_stmt+0xbe4>
   14580:	ldr	r0, [pc, r0]
   14584:	ldr	r1, [fp, #-8]
   14588:	ldr	r1, [r1, #64]	; 0x40
   1458c:	add	r0, r0, r1, lsl #3
   14590:	ldr	r0, [r0]
   14594:	cmp	r0, #0
   14598:	beq	145d8 <opt_stmt+0x7e8>
   1459c:	ldr	r0, [fp, #-4]
   145a0:	ldr	r1, [fp, #-8]
   145a4:	ldr	r1, [r1, #64]	; 0x40
   145a8:	ldr	r2, [fp, #-8]
   145ac:	ldr	r2, [r2, #68]	; 0x44
   145b0:	bl	153e4 <fold_op>
   145b4:	ldr	r0, [fp, #-4]
   145b8:	ldr	r1, [r0, #12]
   145bc:	movw	r0, #0
   145c0:	str	r0, [sp, #36]	; 0x24
   145c4:	ldr	r2, [sp, #36]	; 0x24
   145c8:	bl	15188 <F>
   145cc:	ldr	r1, [fp, #-8]
   145d0:	str	r0, [r1, #64]	; 0x40
   145d4:	b	14670 <opt_stmt+0x880>
   145d8:	ldr	r0, [pc, #980]	; 149b4 <opt_stmt+0xbc4>
   145dc:	add	r0, pc, r0
   145e0:	ldr	r1, [fp, #-16]
   145e4:	orr	r1, r1, #4
   145e8:	ldr	r2, [fp, #-4]
   145ec:	str	r1, [r2]
   145f0:	ldr	r1, [pc, #992]	; 149d8 <opt_stmt+0xbe8>
   145f4:	ldr	r1, [pc, r1]
   145f8:	ldr	r2, [fp, #-8]
   145fc:	ldr	r2, [r2, #68]	; 0x44
   14600:	add	r1, r1, r2, lsl #3
   14604:	ldr	r1, [r1, #4]
   14608:	ldr	r2, [fp, #-4]
   1460c:	str	r1, [r2, #12]
   14610:	movw	r1, #0
   14614:	str	r1, [r0]
   14618:	ldr	r0, [fp, #-4]
   1461c:	ldr	r0, [r0]
   14620:	ldr	r2, [fp, #-8]
   14624:	ldr	r2, [r2, #64]	; 0x40
   14628:	ldr	r3, [fp, #-4]
   1462c:	ldr	r3, [r3, #12]
   14630:	str	r0, [sp, #32]
   14634:	mov	r0, r1
   14638:	str	r1, [sp, #28]
   1463c:	mov	r1, r3
   14640:	ldr	r3, [sp, #28]
   14644:	str	r2, [sp, #24]
   14648:	mov	r2, r3
   1464c:	bl	15188 <F>
   14650:	ldr	r1, [sp, #32]
   14654:	str	r0, [sp, #20]
   14658:	mov	r0, r1
   1465c:	ldr	r1, [sp, #24]
   14660:	ldr	r2, [sp, #20]
   14664:	bl	15188 <F>
   14668:	ldr	r1, [fp, #-8]
   1466c:	str	r0, [r1, #64]	; 0x40
   14670:	b	149a4 <opt_stmt+0xbb4>
   14674:	ldr	r0, [fp, #-12]
   14678:	cmp	r0, #0
   1467c:	beq	147d0 <opt_stmt+0x9e0>
   14680:	ldr	r0, [pc, #852]	; 149dc <opt_stmt+0xbec>
   14684:	ldr	r0, [pc, r0]
   14688:	ldr	r1, [fp, #-8]
   1468c:	ldr	r1, [r1, #64]	; 0x40
   14690:	add	r0, r0, r1, lsl #3
   14694:	ldr	r0, [r0]
   14698:	cmp	r0, #0
   1469c:	beq	147d0 <opt_stmt+0x9e0>
   146a0:	ldr	r0, [pc, #824]	; 149e0 <opt_stmt+0xbf0>
   146a4:	ldr	r0, [pc, r0]
   146a8:	ldr	r1, [fp, #-8]
   146ac:	ldr	r1, [r1, #64]	; 0x40
   146b0:	add	r0, r0, r1, lsl #3
   146b4:	ldr	r0, [r0, #4]
   146b8:	cmp	r0, #0
   146bc:	bne	147d0 <opt_stmt+0x9e0>
   146c0:	ldr	r0, [fp, #-16]
   146c4:	cmp	r0, #0
   146c8:	beq	146d8 <opt_stmt+0x8e8>
   146cc:	ldr	r0, [fp, #-16]
   146d0:	cmp	r0, #64	; 0x40
   146d4:	bne	14704 <opt_stmt+0x914>
   146d8:	ldr	r0, [fp, #-4]
   146dc:	movw	r1, #135	; 0x87
   146e0:	str	r1, [r0]
   146e4:	ldr	r0, [fp, #-4]
   146e8:	ldr	r1, [fp, #-8]
   146ec:	add	r1, r1, #64	; 0x40
   146f0:	ldr	r2, [fp, #-8]
   146f4:	ldr	r2, [r2, #68]	; 0x44
   146f8:	ldr	r3, [fp, #-12]
   146fc:	bl	1538c <vstore>
   14700:	b	149a4 <opt_stmt+0xbb4>
   14704:	ldr	r0, [fp, #-16]
   14708:	cmp	r0, #32
   1470c:	beq	14740 <opt_stmt+0x950>
   14710:	ldr	r0, [fp, #-16]
   14714:	cmp	r0, #48	; 0x30
   14718:	beq	14740 <opt_stmt+0x950>
   1471c:	ldr	r0, [fp, #-16]
   14720:	cmp	r0, #80	; 0x50
   14724:	beq	14740 <opt_stmt+0x950>
   14728:	ldr	r0, [fp, #-16]
   1472c:	cmp	r0, #96	; 0x60
   14730:	beq	14740 <opt_stmt+0x950>
   14734:	ldr	r0, [fp, #-16]
   14738:	cmp	r0, #112	; 0x70
   1473c:	bne	147a8 <opt_stmt+0x9b8>
   14740:	ldr	r0, [fp, #-4]
   14744:	movw	r1, #0
   14748:	str	r1, [r0]
   1474c:	ldr	r0, [fp, #-4]
   14750:	str	r1, [r0, #12]
   14754:	ldr	r0, [fp, #-4]
   14758:	ldr	r2, [fp, #-8]
   1475c:	add	r2, r2, #64	; 0x40
   14760:	ldr	r3, [fp, #-4]
   14764:	ldr	r3, [r3, #12]
   14768:	str	r0, [sp, #16]
   1476c:	mov	r0, r1
   14770:	str	r1, [sp, #12]
   14774:	mov	r1, r3
   14778:	ldr	r3, [sp, #12]
   1477c:	str	r2, [sp, #8]
   14780:	mov	r2, r3
   14784:	bl	15188 <F>
   14788:	ldr	r3, [fp, #-12]
   1478c:	ldr	r1, [sp, #16]
   14790:	str	r0, [sp, #4]
   14794:	mov	r0, r1
   14798:	ldr	r1, [sp, #8]
   1479c:	ldr	r2, [sp, #4]
   147a0:	bl	1538c <vstore>
   147a4:	b	149a4 <opt_stmt+0xbb4>
   147a8:	ldr	r0, [fp, #-16]
   147ac:	cmp	r0, #128	; 0x80
   147b0:	bne	147c4 <opt_stmt+0x9d4>
   147b4:	ldr	r0, [fp, #-4]
   147b8:	mvn	r1, #0
   147bc:	str	r1, [r0]
   147c0:	b	149a4 <opt_stmt+0xbb4>
   147c4:	b	147c8 <opt_stmt+0x9d8>
   147c8:	b	147cc <opt_stmt+0x9dc>
   147cc:	b	147d0 <opt_stmt+0x9e0>
   147d0:	ldr	r0, [fp, #-4]
   147d4:	ldr	r0, [r0]
   147d8:	ldr	r1, [fp, #-8]
   147dc:	ldr	r1, [r1, #64]	; 0x40
   147e0:	ldr	r2, [fp, #-8]
   147e4:	ldr	r2, [r2, #68]	; 0x44
   147e8:	bl	15188 <F>
   147ec:	ldr	r1, [fp, #-8]
   147f0:	str	r0, [r1, #64]	; 0x40
   147f4:	b	149a4 <opt_stmt+0xbb4>
   147f8:	ldr	r0, [fp, #-4]
   147fc:	ldr	r1, [fp, #-8]
   14800:	add	r1, r1, #64	; 0x40
   14804:	ldr	r2, [fp, #-8]
   14808:	ldr	r2, [r2, #68]	; 0x44
   1480c:	ldr	r3, [fp, #-12]
   14810:	bl	1538c <vstore>
   14814:	b	149a4 <opt_stmt+0xbb4>
   14818:	ldr	r0, [fp, #-8]
   1481c:	ldr	r1, [fp, #-4]
   14820:	ldr	r1, [r1, #12]
   14824:	add	r0, r0, r1, lsl #2
   14828:	ldr	r0, [r0]
   1482c:	str	r0, [fp, #-20]	; 0xffffffec
   14830:	ldr	r0, [fp, #-12]
   14834:	cmp	r0, #0
   14838:	beq	14890 <opt_stmt+0xaa0>
   1483c:	ldr	r0, [pc, #416]	; 149e4 <opt_stmt+0xbf4>
   14840:	ldr	r0, [pc, r0]
   14844:	ldr	r1, [fp, #-20]	; 0xffffffec
   14848:	add	r0, r0, r1, lsl #3
   1484c:	ldr	r0, [r0]
   14850:	cmp	r0, #0
   14854:	beq	14890 <opt_stmt+0xaa0>
   14858:	ldr	r0, [pc, #336]	; 149b0 <opt_stmt+0xbc0>
   1485c:	add	r0, pc, r0
   14860:	ldr	r1, [fp, #-4]
   14864:	mov	r2, #0
   14868:	str	r2, [r1]
   1486c:	ldr	r1, [pc, #372]	; 149e8 <opt_stmt+0xbf8>
   14870:	ldr	r1, [pc, r1]
   14874:	ldr	r2, [fp, #-20]	; 0xffffffec
   14878:	add	r1, r1, r2, lsl #3
   1487c:	ldr	r1, [r1, #4]
   14880:	ldr	r2, [fp, #-4]
   14884:	str	r1, [r2, #12]
   14888:	movw	r1, #0
   1488c:	str	r1, [r0]
   14890:	ldr	r0, [fp, #-4]
   14894:	ldr	r1, [fp, #-8]
   14898:	add	r1, r1, #64	; 0x40
   1489c:	ldr	r2, [fp, #-20]	; 0xffffffec
   148a0:	ldr	r3, [fp, #-12]
   148a4:	bl	1538c <vstore>
   148a8:	b	149a4 <opt_stmt+0xbb4>
   148ac:	ldr	r0, [fp, #-4]
   148b0:	ldr	r1, [fp, #-8]
   148b4:	add	r1, r1, #68	; 0x44
   148b8:	ldr	r2, [fp, #-8]
   148bc:	ldr	r2, [r2, #64]	; 0x40
   148c0:	ldr	r3, [fp, #-12]
   148c4:	bl	1538c <vstore>
   148c8:	b	149a4 <opt_stmt+0xbb4>
   148cc:	ldr	r0, [fp, #-8]
   148d0:	ldr	r1, [fp, #-4]
   148d4:	ldr	r1, [r1, #12]
   148d8:	add	r0, r0, r1, lsl #2
   148dc:	ldr	r0, [r0]
   148e0:	str	r0, [fp, #-20]	; 0xffffffec
   148e4:	ldr	r0, [fp, #-12]
   148e8:	cmp	r0, #0
   148ec:	beq	14944 <opt_stmt+0xb54>
   148f0:	ldr	r0, [pc, #244]	; 149ec <opt_stmt+0xbfc>
   148f4:	ldr	r0, [pc, r0]
   148f8:	ldr	r1, [fp, #-20]	; 0xffffffec
   148fc:	add	r0, r0, r1, lsl #3
   14900:	ldr	r0, [r0]
   14904:	cmp	r0, #0
   14908:	beq	14944 <opt_stmt+0xb54>
   1490c:	ldr	r0, [pc, #152]	; 149ac <opt_stmt+0xbbc>
   14910:	add	r0, pc, r0
   14914:	ldr	r1, [fp, #-4]
   14918:	mov	r2, #1
   1491c:	str	r2, [r1]
   14920:	ldr	r1, [pc, #200]	; 149f0 <opt_stmt+0xc00>
   14924:	ldr	r1, [pc, r1]
   14928:	ldr	r2, [fp, #-20]	; 0xffffffec
   1492c:	add	r1, r1, r2, lsl #3
   14930:	ldr	r1, [r1, #4]
   14934:	ldr	r2, [fp, #-4]
   14938:	str	r1, [r2, #12]
   1493c:	movw	r1, #0
   14940:	str	r1, [r0]
   14944:	ldr	r0, [fp, #-4]
   14948:	ldr	r1, [fp, #-8]
   1494c:	add	r1, r1, #68	; 0x44
   14950:	ldr	r2, [fp, #-20]	; 0xffffffec
   14954:	ldr	r3, [fp, #-12]
   14958:	bl	1538c <vstore>
   1495c:	b	149a4 <opt_stmt+0xbb4>
   14960:	ldr	r0, [fp, #-4]
   14964:	ldr	r1, [fp, #-8]
   14968:	ldr	r2, [r0, #12]
   1496c:	add	r1, r1, r2, lsl #2
   14970:	ldr	r2, [fp, #-8]
   14974:	ldr	r2, [r2, #64]	; 0x40
   14978:	ldr	r3, [fp, #-12]
   1497c:	bl	1538c <vstore>
   14980:	b	149a4 <opt_stmt+0xbb4>
   14984:	ldr	r0, [fp, #-4]
   14988:	ldr	r1, [fp, #-8]
   1498c:	ldr	r2, [r0, #12]
   14990:	add	r1, r1, r2, lsl #2
   14994:	ldr	r2, [fp, #-8]
   14998:	ldr	r2, [r2, #68]	; 0x44
   1499c:	ldr	r3, [fp, #-12]
   149a0:	bl	1538c <vstore>
   149a4:	mov	sp, fp
   149a8:	pop	{fp, pc}
   149ac:	.word	0x00024e08
   149b0:	.word	0x00024ebc
   149b4:	.word	0x0002513c
   149b8:	.word	0x00025564
   149bc:	.word	0x00025a28
   149c0:	.word	0x000259f8
   149c4:	.word	0x00025880
   149c8:	.word	0x00025854
   149cc:	.word	0x00025714
   149d0:	.word	0x00025610
   149d4:	.word	0x000255f0
   149d8:	.word	0x0002557c
   149dc:	.word	0x000254ec
   149e0:	.word	0x000254cc
   149e4:	.word	0x00025330
   149e8:	.word	0x00025300
   149ec:	.word	0x0002527c
   149f0:	.word	0x0002524c

000149f4 <opt_peep>:
   149f4:	push	{fp, lr}
   149f8:	mov	fp, sp
   149fc:	sub	sp, sp, #48	; 0x30
   14a00:	str	r0, [fp, #-4]
   14a04:	ldr	r0, [fp, #-4]
   14a08:	ldr	r0, [r0, #4]
   14a0c:	str	r0, [fp, #-8]
   14a10:	ldr	r0, [fp, #-8]
   14a14:	movw	r1, #0
   14a18:	cmp	r0, r1
   14a1c:	bne	14a24 <opt_peep+0x30>
   14a20:	b	15040 <opt_peep+0x64c>
   14a24:	ldr	r0, [fp, #-8]
   14a28:	str	r0, [fp, #-16]
   14a2c:	ldr	r0, [fp, #-8]
   14a30:	bl	155d4 <this_op>
   14a34:	str	r0, [fp, #-8]
   14a38:	ldr	r0, [fp, #-8]
   14a3c:	movw	r1, #0
   14a40:	cmp	r0, r1
   14a44:	bne	14a4c <opt_peep+0x58>
   14a48:	b	14c60 <opt_peep+0x26c>
   14a4c:	ldr	r0, [fp, #-8]
   14a50:	ldr	r0, [r0, #16]
   14a54:	bl	155d4 <this_op>
   14a58:	str	r0, [fp, #-12]
   14a5c:	ldr	r0, [fp, #-12]
   14a60:	movw	r1, #0
   14a64:	cmp	r0, r1
   14a68:	bne	14a70 <opt_peep+0x7c>
   14a6c:	b	14c60 <opt_peep+0x26c>
   14a70:	ldr	r0, [fp, #-12]
   14a74:	str	r0, [fp, #-16]
   14a78:	ldr	r0, [fp, #-8]
   14a7c:	ldr	r0, [r0]
   14a80:	cmp	r0, #2
   14a84:	bne	14acc <opt_peep+0xd8>
   14a88:	ldr	r0, [fp, #-12]
   14a8c:	ldr	r0, [r0]
   14a90:	cmp	r0, #97	; 0x61
   14a94:	bne	14acc <opt_peep+0xd8>
   14a98:	ldr	r0, [fp, #-8]
   14a9c:	ldr	r0, [r0, #12]
   14aa0:	ldr	r1, [fp, #-12]
   14aa4:	ldr	r1, [r1, #12]
   14aa8:	cmp	r0, r1
   14aac:	bne	14acc <opt_peep+0xd8>
   14ab0:	ldr	r0, [pc, #1424]	; 15048 <opt_peep+0x654>
   14ab4:	add	r0, pc, r0
   14ab8:	movw	r1, #0
   14abc:	str	r1, [r0]
   14ac0:	ldr	r0, [fp, #-12]
   14ac4:	movw	r1, #7
   14ac8:	str	r1, [r0]
   14acc:	ldr	r0, [fp, #-8]
   14ad0:	ldr	r0, [r0]
   14ad4:	cmp	r0, #0
   14ad8:	bne	14b14 <opt_peep+0x120>
   14adc:	ldr	r0, [fp, #-12]
   14ae0:	ldr	r0, [r0]
   14ae4:	cmp	r0, #7
   14ae8:	bne	14b14 <opt_peep+0x120>
   14aec:	ldr	r0, [pc, #1368]	; 1504c <opt_peep+0x658>
   14af0:	add	r0, pc, r0
   14af4:	ldr	r1, [fp, #-8]
   14af8:	movw	r2, #1
   14afc:	str	r2, [r1]
   14b00:	ldr	r1, [fp, #-12]
   14b04:	movw	r2, #135	; 0x87
   14b08:	str	r2, [r1]
   14b0c:	movw	r1, #0
   14b10:	str	r1, [r0]
   14b14:	ldr	r0, [fp, #-8]
   14b18:	ldr	r0, [r0]
   14b1c:	cmp	r0, #0
   14b20:	bne	14c50 <opt_peep+0x25c>
   14b24:	ldr	r0, [fp, #-4]
   14b28:	ldr	r0, [r0, #128]	; 0x80
   14b2c:	and	r0, r0, #131072	; 0x20000
   14b30:	cmp	r0, #0
   14b34:	beq	14b3c <opt_peep+0x148>
   14b38:	b	14c54 <opt_peep+0x260>
   14b3c:	ldr	r0, [fp, #-12]
   14b40:	ldr	r0, [r0]
   14b44:	cmp	r0, #177	; 0xb1
   14b48:	beq	14b58 <opt_peep+0x164>
   14b4c:	ldr	r0, [fp, #-12]
   14b50:	str	r0, [sp, #24]
   14b54:	b	14b68 <opt_peep+0x174>
   14b58:	ldr	r0, [fp, #-12]
   14b5c:	ldr	r0, [r0, #16]
   14b60:	bl	155d4 <this_op>
   14b64:	str	r0, [sp, #24]
   14b68:	ldr	r0, [sp, #24]
   14b6c:	movw	r1, #0
   14b70:	cmp	r0, r1
   14b74:	beq	14b88 <opt_peep+0x194>
   14b78:	ldr	r0, [sp, #24]
   14b7c:	ldr	r0, [r0]
   14b80:	cmp	r0, #12
   14b84:	beq	14b8c <opt_peep+0x198>
   14b88:	b	14c54 <opt_peep+0x260>
   14b8c:	ldr	r0, [sp, #24]
   14b90:	ldr	r0, [r0, #16]
   14b94:	bl	155d4 <this_op>
   14b98:	str	r0, [sp, #20]
   14b9c:	ldr	r0, [sp, #20]
   14ba0:	movw	r1, #0
   14ba4:	cmp	r0, r1
   14ba8:	beq	14bbc <opt_peep+0x1c8>
   14bac:	ldr	r0, [sp, #20]
   14bb0:	ldr	r0, [r0]
   14bb4:	cmp	r0, #7
   14bb8:	beq	14bc0 <opt_peep+0x1cc>
   14bbc:	b	14c54 <opt_peep+0x260>
   14bc0:	ldr	r0, [sp, #20]
   14bc4:	ldr	r0, [r0, #16]
   14bc8:	bl	155d4 <this_op>
   14bcc:	str	r0, [sp, #16]
   14bd0:	ldr	r0, [sp, #16]
   14bd4:	movw	r1, #0
   14bd8:	cmp	r0, r1
   14bdc:	beq	14c08 <opt_peep+0x214>
   14be0:	ldr	r0, [sp, #16]
   14be4:	ldr	r0, [r0]
   14be8:	and	r0, r0, #7
   14bec:	cmp	r0, #0
   14bf0:	bne	14c08 <opt_peep+0x214>
   14bf4:	ldr	r0, [sp, #16]
   14bf8:	ldr	r0, [r0]
   14bfc:	and	r0, r0, #224	; 0xe0
   14c00:	cmp	r0, #64	; 0x40
   14c04:	beq	14c0c <opt_peep+0x218>
   14c08:	b	14c54 <opt_peep+0x260>
   14c0c:	ldr	r0, [pc, #1084]	; 15050 <opt_peep+0x65c>
   14c10:	add	r0, pc, r0
   14c14:	ldr	r1, [fp, #-8]
   14c18:	ldr	r1, [r1, #12]
   14c1c:	ldr	r2, [sp, #16]
   14c20:	ldr	r3, [r2, #12]
   14c24:	add	r1, r3, r1
   14c28:	str	r1, [r2, #12]
   14c2c:	ldr	r1, [fp, #-8]
   14c30:	mvn	r2, #0
   14c34:	str	r2, [r1]
   14c38:	ldr	r1, [sp, #24]
   14c3c:	str	r2, [r1]
   14c40:	ldr	r1, [sp, #20]
   14c44:	str	r2, [r1]
   14c48:	movw	r1, #0
   14c4c:	str	r1, [r0]
   14c50:	b	14c54 <opt_peep+0x260>
   14c54:	ldr	r0, [fp, #-12]
   14c58:	str	r0, [fp, #-8]
   14c5c:	b	14a2c <opt_peep+0x38>
   14c60:	ldr	r0, [fp, #-4]
   14c64:	ldr	r0, [r0, #8]
   14c68:	cmp	r0, #21
   14c6c:	bne	14df4 <opt_peep+0x400>
   14c70:	ldr	r0, [fp, #-4]
   14c74:	ldr	r0, [r0, #128]	; 0x80
   14c78:	and	r0, r0, #65536	; 0x10000
   14c7c:	cmp	r0, #0
   14c80:	bne	14df4 <opt_peep+0x400>
   14c84:	ldr	r0, [fp, #-16]
   14c88:	ldr	r0, [r0]
   14c8c:	cmp	r0, #28
   14c90:	bne	14d40 <opt_peep+0x34c>
   14c94:	ldr	r0, [fp, #-4]
   14c98:	ldr	r0, [r0, #204]	; 0xcc
   14c9c:	str	r0, [fp, #-20]	; 0xffffffec
   14ca0:	ldr	r0, [pc, #960]	; 15068 <opt_peep+0x674>
   14ca4:	ldr	r0, [pc, r0]
   14ca8:	ldr	r1, [fp, #-20]	; 0xffffffec
   14cac:	add	r0, r0, r1, lsl #3
   14cb0:	ldr	r0, [r0]
   14cb4:	cmp	r0, #0
   14cb8:	beq	14d00 <opt_peep+0x30c>
   14cbc:	ldr	r0, [pc, #924]	; 15060 <opt_peep+0x66c>
   14cc0:	add	r0, pc, r0
   14cc4:	ldr	r1, [pc, #928]	; 1506c <opt_peep+0x678>
   14cc8:	ldr	r1, [pc, r1]
   14ccc:	ldr	r2, [fp, #-20]	; 0xffffffec
   14cd0:	add	r1, r1, r2, lsl #3
   14cd4:	ldr	r1, [r1, #4]
   14cd8:	ldr	r2, [fp, #-4]
   14cdc:	ldr	r3, [r2, #20]
   14ce0:	add	r1, r3, r1
   14ce4:	str	r1, [r2, #20]
   14ce8:	ldr	r1, [fp, #-16]
   14cec:	mvn	r2, #0
   14cf0:	str	r2, [r1]
   14cf4:	movw	r1, #0
   14cf8:	str	r1, [r0]
   14cfc:	b	14d3c <opt_peep+0x348>
   14d00:	ldr	r0, [fp, #-4]
   14d04:	ldr	r0, [r0, #20]
   14d08:	cmp	r0, #0
   14d0c:	bne	14d38 <opt_peep+0x344>
   14d10:	ldr	r0, [pc, #836]	; 1505c <opt_peep+0x668>
   14d14:	add	r0, pc, r0
   14d18:	ldr	r1, [fp, #-16]
   14d1c:	mvn	r2, #0
   14d20:	str	r2, [r1]
   14d24:	ldr	r1, [fp, #-4]
   14d28:	movw	r2, #29
   14d2c:	str	r2, [r1, #8]
   14d30:	movw	r1, #0
   14d34:	str	r1, [r0]
   14d38:	b	14d3c <opt_peep+0x348>
   14d3c:	b	14df0 <opt_peep+0x3fc>
   14d40:	ldr	r0, [fp, #-16]
   14d44:	ldr	r0, [r0]
   14d48:	cmp	r0, #20
   14d4c:	bne	14d88 <opt_peep+0x394>
   14d50:	ldr	r0, [pc, #768]	; 15058 <opt_peep+0x664>
   14d54:	add	r0, pc, r0
   14d58:	ldr	r1, [fp, #-16]
   14d5c:	mvn	r2, #0
   14d60:	str	r2, [r1]
   14d64:	ldr	r1, [fp, #-16]
   14d68:	ldr	r1, [r1, #12]
   14d6c:	ldr	r2, [fp, #-4]
   14d70:	ldr	r3, [r2, #20]
   14d74:	add	r1, r3, r1
   14d78:	str	r1, [r2, #20]
   14d7c:	movw	r1, #0
   14d80:	str	r1, [r0]
   14d84:	b	14dec <opt_peep+0x3f8>
   14d88:	ldr	r0, [fp, #-16]
   14d8c:	ldr	r0, [r0]
   14d90:	cmp	r0, #84	; 0x54
   14d94:	bne	14de8 <opt_peep+0x3f4>
   14d98:	ldr	r0, [fp, #-4]
   14d9c:	ldr	r0, [r0, #20]
   14da0:	cmp	r0, #0
   14da4:	bne	14de8 <opt_peep+0x3f4>
   14da8:	ldr	r0, [pc, #676]	; 15054 <opt_peep+0x660>
   14dac:	add	r0, pc, r0
   14db0:	ldr	r1, [fp, #-16]
   14db4:	ldr	r1, [r1, #12]
   14db8:	ldr	r2, [fp, #-4]
   14dbc:	str	r1, [r2, #20]
   14dc0:	ldr	r1, [fp, #-4]
   14dc4:	movw	r2, #69	; 0x45
   14dc8:	str	r2, [r1, #8]
   14dcc:	ldr	r1, [fp, #-16]
   14dd0:	mvn	r2, #0
   14dd4:	str	r2, [r1]
   14dd8:	movw	r1, #0
   14ddc:	str	r1, [r0]
   14de0:	ldr	r0, [fp, #-4]
   14de4:	bl	15634 <opt_not>
   14de8:	b	14dec <opt_peep+0x3f8>
   14dec:	b	14df0 <opt_peep+0x3fc>
   14df0:	b	14df4 <opt_peep+0x400>
   14df4:	ldr	r0, [fp, #-4]
   14df8:	ldr	r0, [r0, #8]
   14dfc:	cmp	r0, #69	; 0x45
   14e00:	bne	14e48 <opt_peep+0x454>
   14e04:	ldr	r0, [fp, #-4]
   14e08:	ldr	r0, [r0, #20]
   14e0c:	cmp	r0, #0
   14e10:	bne	14e24 <opt_peep+0x430>
   14e14:	ldr	r0, [fp, #-4]
   14e18:	ldr	r0, [r0, #84]	; 0x54
   14e1c:	ldr	r1, [fp, #-4]
   14e20:	str	r0, [r1, #60]	; 0x3c
   14e24:	ldr	r0, [fp, #-4]
   14e28:	ldr	r0, [r0, #20]
   14e2c:	cmn	r0, #1
   14e30:	bne	14e44 <opt_peep+0x450>
   14e34:	ldr	r0, [fp, #-4]
   14e38:	ldr	r0, [r0, #60]	; 0x3c
   14e3c:	ldr	r1, [fp, #-4]
   14e40:	str	r0, [r1, #84]	; 0x54
   14e44:	b	14e48 <opt_peep+0x454>
   14e48:	ldr	r0, [fp, #-4]
   14e4c:	ldr	r0, [r0, #204]	; 0xcc
   14e50:	str	r0, [fp, #-20]	; 0xffffffec
   14e54:	ldr	r0, [pc, #532]	; 15070 <opt_peep+0x67c>
   14e58:	ldr	r0, [pc, r0]
   14e5c:	ldr	r1, [fp, #-20]	; 0xffffffec
   14e60:	add	r0, r0, r1, lsl #3
   14e64:	ldr	r0, [r0]
   14e68:	cmp	r0, #0
   14e6c:	beq	14ebc <opt_peep+0x4c8>
   14e70:	ldr	r0, [fp, #-4]
   14e74:	ldr	r0, [r0, #8]
   14e78:	and	r0, r0, #8
   14e7c:	cmp	r0, #8
   14e80:	bne	14ebc <opt_peep+0x4c8>
   14e84:	ldr	r0, [pc, #488]	; 15074 <opt_peep+0x680>
   14e88:	ldr	r0, [pc, r0]
   14e8c:	ldr	r1, [fp, #-20]	; 0xffffffec
   14e90:	add	r0, r0, r1, lsl #3
   14e94:	ldr	r0, [r0, #4]
   14e98:	str	r0, [sp, #12]
   14e9c:	ldr	r0, [fp, #-4]
   14ea0:	ldr	r1, [r0, #8]
   14ea4:	mvn	r2, #8
   14ea8:	and	r1, r1, r2
   14eac:	str	r1, [r0, #8]
   14eb0:	ldr	r0, [sp, #12]
   14eb4:	ldr	r1, [fp, #-4]
   14eb8:	str	r0, [r1, #20]
   14ebc:	ldr	r0, [fp, #-4]
   14ec0:	ldr	r0, [r0, #200]	; 0xc8
   14ec4:	str	r0, [fp, #-20]	; 0xffffffec
   14ec8:	ldr	r0, [pc, #424]	; 15078 <opt_peep+0x684>
   14ecc:	ldr	r0, [pc, r0]
   14ed0:	ldr	r1, [fp, #-20]	; 0xffffffec
   14ed4:	add	r0, r0, r1, lsl #3
   14ed8:	ldr	r0, [r0]
   14edc:	cmp	r0, #0
   14ee0:	beq	15040 <opt_peep+0x64c>
   14ee4:	ldr	r0, [fp, #-4]
   14ee8:	ldr	r0, [r0, #8]
   14eec:	and	r0, r0, #8
   14ef0:	cmp	r0, #0
   14ef4:	bne	15040 <opt_peep+0x64c>
   14ef8:	ldr	r0, [pc, #380]	; 1507c <opt_peep+0x688>
   14efc:	ldr	r0, [pc, r0]
   14f00:	ldr	r1, [fp, #-20]	; 0xffffffec
   14f04:	add	r0, r0, r1, lsl #3
   14f08:	ldr	r0, [r0, #4]
   14f0c:	str	r0, [sp, #8]
   14f10:	ldr	r0, [fp, #-4]
   14f14:	ldr	r0, [r0, #8]
   14f18:	and	r0, r0, #240	; 0xf0
   14f1c:	cmp	r0, #16
   14f20:	str	r0, [sp, #4]
   14f24:	beq	14f5c <opt_peep+0x568>
   14f28:	b	14f2c <opt_peep+0x538>
   14f2c:	ldr	r0, [sp, #4]
   14f30:	cmp	r0, #32
   14f34:	beq	14f80 <opt_peep+0x58c>
   14f38:	b	14f3c <opt_peep+0x548>
   14f3c:	ldr	r0, [sp, #4]
   14f40:	cmp	r0, #48	; 0x30
   14f44:	beq	14fa4 <opt_peep+0x5b0>
   14f48:	b	14f4c <opt_peep+0x558>
   14f4c:	ldr	r0, [sp, #4]
   14f50:	cmp	r0, #64	; 0x40
   14f54:	beq	14fc8 <opt_peep+0x5d4>
   14f58:	b	14fe0 <opt_peep+0x5ec>
   14f5c:	ldr	r0, [sp, #8]
   14f60:	ldr	r1, [fp, #-4]
   14f64:	ldr	r1, [r1, #20]
   14f68:	cmp	r0, r1
   14f6c:	movw	r0, #0
   14f70:	moveq	r0, #1
   14f74:	and	r0, r0, #1
   14f78:	str	r0, [sp, #8]
   14f7c:	b	14fe4 <opt_peep+0x5f0>
   14f80:	ldr	r0, [sp, #8]
   14f84:	ldr	r1, [fp, #-4]
   14f88:	ldr	r1, [r1, #20]
   14f8c:	cmp	r0, r1
   14f90:	movw	r0, #0
   14f94:	movhi	r0, #1
   14f98:	and	r0, r0, #1
   14f9c:	str	r0, [sp, #8]
   14fa0:	b	14fe4 <opt_peep+0x5f0>
   14fa4:	ldr	r0, [sp, #8]
   14fa8:	ldr	r1, [fp, #-4]
   14fac:	ldr	r1, [r1, #20]
   14fb0:	cmp	r0, r1
   14fb4:	movw	r0, #0
   14fb8:	movcs	r0, #1
   14fbc:	and	r0, r0, #1
   14fc0:	str	r0, [sp, #8]
   14fc4:	b	14fe4 <opt_peep+0x5f0>
   14fc8:	ldr	r0, [fp, #-4]
   14fcc:	ldr	r0, [r0, #20]
   14fd0:	ldr	r1, [sp, #8]
   14fd4:	and	r0, r1, r0
   14fd8:	str	r0, [sp, #8]
   14fdc:	b	14fe4 <opt_peep+0x5f0>
   14fe0:	bl	1048 <abort@plt>
   14fe4:	ldr	r0, [fp, #-4]
   14fe8:	ldr	r0, [r0, #84]	; 0x54
   14fec:	ldr	r1, [fp, #-4]
   14ff0:	ldr	r1, [r1, #60]	; 0x3c
   14ff4:	cmp	r0, r1
   14ff8:	beq	1500c <opt_peep+0x618>
   14ffc:	ldr	r0, [pc, #96]	; 15064 <opt_peep+0x670>
   15000:	add	r0, pc, r0
   15004:	movw	r1, #0
   15008:	str	r1, [r0]
   1500c:	ldr	r0, [sp, #8]
   15010:	cmp	r0, #0
   15014:	beq	1502c <opt_peep+0x638>
   15018:	ldr	r0, [fp, #-4]
   1501c:	ldr	r0, [r0, #60]	; 0x3c
   15020:	ldr	r1, [fp, #-4]
   15024:	str	r0, [r1, #84]	; 0x54
   15028:	b	1503c <opt_peep+0x648>
   1502c:	ldr	r0, [fp, #-4]
   15030:	ldr	r0, [r0, #84]	; 0x54
   15034:	ldr	r1, [fp, #-4]
   15038:	str	r0, [r1, #60]	; 0x3c
   1503c:	b	15040 <opt_peep+0x64c>
   15040:	mov	sp, fp
   15044:	pop	{fp, pc}
   15048:	.word	0x00024c64
   1504c:	.word	0x00024c28
   15050:	.word	0x00024b08
   15054:	.word	0x0002496c
   15058:	.word	0x000249c4
   1505c:	.word	0x00024a04
   15060:	.word	0x00024a58
   15064:	.word	0x00024718
   15068:	.word	0x00024ecc
   1506c:	.word	0x00024ea8
   15070:	.word	0x00024d18
   15074:	.word	0x00024ce8
   15078:	.word	0x00024ca4
   1507c:	.word	0x00024c74

00015080 <opt_deadstores>:
   15080:	push	{fp, lr}
   15084:	mov	fp, sp
   15088:	sub	sp, sp, #88	; 0x58
   1508c:	add	r1, sp, #4
   15090:	str	r0, [fp, #-4]
   15094:	mov	r0, r1
   15098:	movw	r1, #0
   1509c:	and	r1, r1, #255	; 0xff
   150a0:	movw	r2, #72	; 0x48
   150a4:	bl	fac <memset@plt>
   150a8:	ldr	r0, [fp, #-4]
   150ac:	ldr	r0, [r0, #4]
   150b0:	str	r0, [fp, #-8]
   150b4:	ldr	r0, [fp, #-8]
   150b8:	movw	r1, #0
   150bc:	cmp	r0, r1
   150c0:	beq	150e0 <opt_deadstores+0x60>
   150c4:	add	r1, sp, #4
   150c8:	ldr	r0, [fp, #-8]
   150cc:	bl	1566c <deadstmt>
   150d0:	ldr	r0, [fp, #-8]
   150d4:	ldr	r0, [r0, #16]
   150d8:	str	r0, [fp, #-8]
   150dc:	b	150b4 <opt_deadstores+0x34>
   150e0:	add	r1, sp, #4
   150e4:	ldr	r0, [fp, #-4]
   150e8:	add	r0, r0, #8
   150ec:	bl	1566c <deadstmt>
   150f0:	movw	r0, #0
   150f4:	str	r0, [fp, #-12]
   150f8:	ldr	r0, [fp, #-12]
   150fc:	cmp	r0, #18
   15100:	bge	1517c <opt_deadstores+0xfc>
   15104:	ldr	r0, [fp, #-12]
   15108:	add	r1, sp, #4
   1510c:	add	r0, r1, r0, lsl #2
   15110:	ldr	r0, [r0]
   15114:	movw	r1, #0
   15118:	cmp	r0, r1
   1511c:	beq	15168 <opt_deadstores+0xe8>
   15120:	ldr	r0, [fp, #-4]
   15124:	ldr	r0, [r0, #128]	; 0x80
   15128:	ldr	r1, [fp, #-12]
   1512c:	movw	r2, #1
   15130:	lsl	r1, r2, r1
   15134:	and	r0, r0, r1
   15138:	cmp	r0, #0
   1513c:	bne	15168 <opt_deadstores+0xe8>
   15140:	ldr	r0, [pc, #60]	; 15184 <opt_deadstores+0x104>
   15144:	add	r0, pc, r0
   15148:	ldr	r1, [fp, #-12]
   1514c:	add	r2, sp, #4
   15150:	add	r1, r2, r1, lsl #2
   15154:	ldr	r1, [r1]
   15158:	mvn	r2, #0
   1515c:	str	r2, [r1]
   15160:	movw	r1, #0
   15164:	str	r1, [r0]
   15168:	b	1516c <opt_deadstores+0xec>
   1516c:	ldr	r0, [fp, #-12]
   15170:	add	r0, r0, #1
   15174:	str	r0, [fp, #-12]
   15178:	b	150f8 <opt_deadstores+0x78>
   1517c:	mov	sp, fp
   15180:	pop	{fp, pc}
   15184:	.word	0x000245d4

00015188 <F>:
   15188:	sub	sp, sp, #28
   1518c:	ldr	r3, [pc, #468]	; 15368 <F+0x1e0>
   15190:	add	r3, pc, r3
   15194:	str	r0, [sp, #20]
   15198:	str	r1, [sp, #16]
   1519c:	str	r2, [sp, #12]
   151a0:	ldr	r0, [sp, #20]
   151a4:	ldr	r1, [sp, #16]
   151a8:	eor	r0, r0, r1, lsl #4
   151ac:	ldr	r1, [sp, #12]
   151b0:	eor	r0, r0, r1, lsl #8
   151b4:	str	r0, [sp, #8]
   151b8:	ldr	r0, [sp, #8]
   151bc:	movw	r1, #8923	; 0x22db
   151c0:	movt	r1, #39383	; 0x99d7
   151c4:	umull	r1, r2, r0, r1
   151c8:	lsr	r2, r2, #7
   151cc:	mov	ip, #213	; 0xd5
   151d0:	mls	r0, r2, ip, r0
   151d4:	str	r0, [sp, #8]
   151d8:	ldr	r0, [sp, #8]
   151dc:	ldr	r2, [pc, #400]	; 15374 <F+0x1ec>
   151e0:	add	r2, pc, r2
   151e4:	add	r0, r2, r0, lsl #2
   151e8:	ldr	r0, [r0]
   151ec:	str	r0, [sp]
   151f0:	ldr	r0, [sp]
   151f4:	movw	r1, #0
   151f8:	cmp	r0, r1
   151fc:	beq	15260 <F+0xd8>
   15200:	ldr	r0, [sp]
   15204:	ldr	r0, [r0]
   15208:	ldr	r1, [sp, #20]
   1520c:	cmp	r0, r1
   15210:	bne	1524c <F+0xc4>
   15214:	ldr	r0, [sp]
   15218:	ldr	r0, [r0, #4]
   1521c:	ldr	r1, [sp, #16]
   15220:	cmp	r0, r1
   15224:	bne	1524c <F+0xc4>
   15228:	ldr	r0, [sp]
   1522c:	ldr	r0, [r0, #8]
   15230:	ldr	r1, [sp, #12]
   15234:	cmp	r0, r1
   15238:	bne	1524c <F+0xc4>
   1523c:	ldr	r0, [sp]
   15240:	ldr	r0, [r0, #12]
   15244:	str	r0, [sp, #24]
   15248:	b	1535c <F+0x1d4>
   1524c:	b	15250 <F+0xc8>
   15250:	ldr	r0, [sp]
   15254:	ldr	r0, [r0, #16]
   15258:	str	r0, [sp]
   1525c:	b	151f0 <F+0x68>
   15260:	ldr	r0, [pc, #260]	; 1536c <F+0x1e4>
   15264:	add	r0, pc, r0
   15268:	ldr	r1, [r0]
   1526c:	add	r1, r1, #1
   15270:	str	r1, [r0]
   15274:	str	r1, [sp, #4]
   15278:	ldr	r0, [sp, #20]
   1527c:	and	r0, r0, #224	; 0xe0
   15280:	cmp	r0, #0
   15284:	bne	152d8 <F+0x150>
   15288:	ldr	r0, [sp, #20]
   1528c:	and	r0, r0, #7
   15290:	cmp	r0, #0
   15294:	beq	152a8 <F+0x120>
   15298:	ldr	r0, [sp, #20]
   1529c:	and	r0, r0, #7
   152a0:	cmp	r0, #1
   152a4:	bne	152d8 <F+0x150>
   152a8:	ldr	r0, [sp, #16]
   152ac:	ldr	r1, [pc, #196]	; 15378 <F+0x1f0>
   152b0:	ldr	r1, [pc, r1]
   152b4:	ldr	r2, [sp, #4]
   152b8:	add	r1, r1, r2, lsl #3
   152bc:	str	r0, [r1, #4]
   152c0:	ldr	r0, [pc, #180]	; 1537c <F+0x1f4>
   152c4:	ldr	r0, [pc, r0]
   152c8:	ldr	r1, [sp, #4]
   152cc:	add	r0, r0, r1, lsl #3
   152d0:	movw	r1, #1
   152d4:	str	r1, [r0]
   152d8:	ldr	r0, [pc, #144]	; 15370 <F+0x1e8>
   152dc:	add	r0, pc, r0
   152e0:	ldr	r1, [pc, #152]	; 15380 <F+0x1f8>
   152e4:	add	r1, pc, r1
   152e8:	ldr	r2, [pc, #148]	; 15384 <F+0x1fc>
   152ec:	ldr	r2, [pc, r2]
   152f0:	add	r3, r2, #20
   152f4:	str	r3, [r1]
   152f8:	str	r2, [sp]
   152fc:	ldr	r1, [sp, #4]
   15300:	ldr	r2, [sp]
   15304:	str	r1, [r2, #12]
   15308:	ldr	r1, [sp, #20]
   1530c:	ldr	r2, [sp]
   15310:	str	r1, [r2]
   15314:	ldr	r1, [sp, #16]
   15318:	ldr	r2, [sp]
   1531c:	str	r1, [r2, #4]
   15320:	ldr	r1, [sp, #12]
   15324:	ldr	r2, [sp]
   15328:	str	r1, [r2, #8]
   1532c:	ldr	r1, [sp, #8]
   15330:	ldr	r2, [pc, #80]	; 15388 <F+0x200>
   15334:	add	r2, pc, r2
   15338:	ldr	r1, [r2, r1, lsl #2]
   1533c:	ldr	r3, [sp]
   15340:	str	r1, [r3, #16]
   15344:	ldr	r1, [sp]
   15348:	ldr	r3, [sp, #8]
   1534c:	add	r2, r2, r3, lsl #2
   15350:	str	r1, [r2]
   15354:	ldr	r1, [sp, #4]
   15358:	str	r1, [sp, #24]
   1535c:	ldr	r0, [sp, #24]
   15360:	add	sp, sp, #28
   15364:	bx	lr
   15368:	.word	0x000245b0
   1536c:	.word	0x000244d4
   15370:	.word	0x00024464
   15374:	.word	0x00024560
   15378:	.word	0x000248c0
   1537c:	.word	0x000248ac
   15380:	.word	0x00024884
   15384:	.word	0x0002487c
   15388:	.word	0x0002440c

0001538c <vstore>:
   1538c:	sub	sp, sp, #16
   15390:	str	r0, [sp, #12]
   15394:	str	r1, [sp, #8]
   15398:	str	r2, [sp, #4]
   1539c:	str	r3, [sp]
   153a0:	ldr	r0, [sp]
   153a4:	cmp	r0, #0
   153a8:	beq	153d0 <vstore+0x44>
   153ac:	ldr	r0, [sp, #8]
   153b0:	ldr	r0, [r0]
   153b4:	ldr	r1, [sp, #4]
   153b8:	cmp	r0, r1
   153bc:	bne	153d0 <vstore+0x44>
   153c0:	ldr	r0, [sp, #12]
   153c4:	mvn	r1, #0
   153c8:	str	r1, [r0]
   153cc:	b	153dc <vstore+0x50>
   153d0:	ldr	r0, [sp, #4]
   153d4:	ldr	r1, [sp, #8]
   153d8:	str	r0, [r1]
   153dc:	add	sp, sp, #16
   153e0:	bx	lr

000153e4 <fold_op>:
   153e4:	push	{fp, lr}
   153e8:	mov	fp, sp
   153ec:	sub	sp, sp, #24
   153f0:	str	r0, [fp, #-4]
   153f4:	str	r1, [fp, #-8]
   153f8:	str	r2, [sp, #12]
   153fc:	ldr	r0, [pc, #456]	; 155cc <fold_op+0x1e8>
   15400:	ldr	r0, [pc, r0]
   15404:	ldr	r1, [fp, #-8]
   15408:	add	r0, r0, r1, lsl #3
   1540c:	ldr	r0, [r0, #4]
   15410:	str	r0, [sp, #8]
   15414:	ldr	r0, [pc, #436]	; 155d0 <fold_op+0x1ec>
   15418:	ldr	r0, [pc, r0]
   1541c:	ldr	r1, [sp, #12]
   15420:	add	r0, r0, r1, lsl #3
   15424:	ldr	r0, [r0, #4]
   15428:	str	r0, [sp, #4]
   1542c:	ldr	r0, [fp, #-4]
   15430:	ldr	r0, [r0]
   15434:	and	r0, r0, #240	; 0xf0
   15438:	cmp	r0, #0
   1543c:	str	r0, [sp]
   15440:	beq	154c8 <fold_op+0xe4>
   15444:	b	15448 <fold_op+0x64>
   15448:	ldr	r0, [sp]
   1544c:	cmp	r0, #16
   15450:	beq	154dc <fold_op+0xf8>
   15454:	b	15458 <fold_op+0x74>
   15458:	ldr	r0, [sp]
   1545c:	cmp	r0, #32
   15460:	beq	154f0 <fold_op+0x10c>
   15464:	b	15468 <fold_op+0x84>
   15468:	ldr	r0, [sp]
   1546c:	cmp	r0, #48	; 0x30
   15470:	beq	15504 <fold_op+0x120>
   15474:	b	15478 <fold_op+0x94>
   15478:	ldr	r0, [sp]
   1547c:	cmp	r0, #64	; 0x40
   15480:	beq	15544 <fold_op+0x160>
   15484:	b	15488 <fold_op+0xa4>
   15488:	ldr	r0, [sp]
   1548c:	cmp	r0, #80	; 0x50
   15490:	beq	15530 <fold_op+0x14c>
   15494:	b	15498 <fold_op+0xb4>
   15498:	ldr	r0, [sp]
   1549c:	cmp	r0, #96	; 0x60
   154a0:	beq	15558 <fold_op+0x174>
   154a4:	b	154a8 <fold_op+0xc4>
   154a8:	ldr	r0, [sp]
   154ac:	cmp	r0, #112	; 0x70
   154b0:	beq	1556c <fold_op+0x188>
   154b4:	b	154b8 <fold_op+0xd4>
   154b8:	ldr	r0, [sp]
   154bc:	cmp	r0, #128	; 0x80
   154c0:	beq	15580 <fold_op+0x19c>
   154c4:	b	15594 <fold_op+0x1b0>
   154c8:	ldr	r0, [sp, #4]
   154cc:	ldr	r1, [sp, #8]
   154d0:	add	r0, r1, r0
   154d4:	str	r0, [sp, #8]
   154d8:	b	15598 <fold_op+0x1b4>
   154dc:	ldr	r0, [sp, #4]
   154e0:	ldr	r1, [sp, #8]
   154e4:	sub	r0, r1, r0
   154e8:	str	r0, [sp, #8]
   154ec:	b	15598 <fold_op+0x1b4>
   154f0:	ldr	r0, [sp, #4]
   154f4:	ldr	r1, [sp, #8]
   154f8:	mul	r0, r1, r0
   154fc:	str	r0, [sp, #8]
   15500:	b	15598 <fold_op+0x1b4>
   15504:	ldr	r0, [sp, #4]
   15508:	cmp	r0, #0
   1550c:	bne	1551c <fold_op+0x138>
   15510:	ldr	r0, [pc, #172]	; 155c4 <fold_op+0x1e0>
   15514:	add	r0, pc, r0
   15518:	bl	2bb8 <sf_bpf_error>
   1551c:	ldr	r0, [sp, #4]
   15520:	ldr	r1, [sp, #8]
   15524:	udiv	r0, r1, r0
   15528:	str	r0, [sp, #8]
   1552c:	b	15598 <fold_op+0x1b4>
   15530:	ldr	r0, [sp, #4]
   15534:	ldr	r1, [sp, #8]
   15538:	and	r0, r1, r0
   1553c:	str	r0, [sp, #8]
   15540:	b	15598 <fold_op+0x1b4>
   15544:	ldr	r0, [sp, #4]
   15548:	ldr	r1, [sp, #8]
   1554c:	orr	r0, r1, r0
   15550:	str	r0, [sp, #8]
   15554:	b	15598 <fold_op+0x1b4>
   15558:	ldr	r0, [sp, #4]
   1555c:	ldr	r1, [sp, #8]
   15560:	lsl	r0, r1, r0
   15564:	str	r0, [sp, #8]
   15568:	b	15598 <fold_op+0x1b4>
   1556c:	ldr	r0, [sp, #4]
   15570:	ldr	r1, [sp, #8]
   15574:	lsr	r0, r1, r0
   15578:	str	r0, [sp, #8]
   1557c:	b	15598 <fold_op+0x1b4>
   15580:	ldr	r0, [sp, #8]
   15584:	movw	r1, #0
   15588:	sub	r0, r1, r0
   1558c:	str	r0, [sp, #8]
   15590:	b	15598 <fold_op+0x1b4>
   15594:	bl	1048 <abort@plt>
   15598:	ldr	r0, [pc, #40]	; 155c8 <fold_op+0x1e4>
   1559c:	add	r0, pc, r0
   155a0:	ldr	r1, [sp, #8]
   155a4:	ldr	r2, [fp, #-4]
   155a8:	str	r1, [r2, #12]
   155ac:	ldr	r1, [fp, #-4]
   155b0:	movw	r2, #0
   155b4:	str	r2, [r1]
   155b8:	str	r2, [r0]
   155bc:	mov	sp, fp
   155c0:	pop	{fp, pc}
   155c4:	.word	0x000080ef
   155c8:	.word	0x0002417c
   155cc:	.word	0x00024770
   155d0:	.word	0x00024758

000155d4 <this_op>:
   155d4:	sub	sp, sp, #8
   155d8:	str	r0, [sp, #4]
   155dc:	ldr	r0, [sp, #4]
   155e0:	movw	r1, #0
   155e4:	cmp	r0, r1
   155e8:	movw	r0, #0
   155ec:	str	r0, [sp]
   155f0:	beq	1560c <this_op+0x38>
   155f4:	ldr	r0, [sp, #4]
   155f8:	ldr	r0, [r0]
   155fc:	cmn	r0, #1
   15600:	movw	r0, #0
   15604:	moveq	r0, #1
   15608:	str	r0, [sp]
   1560c:	ldr	r0, [sp]
   15610:	tst	r0, #1
   15614:	beq	15628 <this_op+0x54>
   15618:	ldr	r0, [sp, #4]
   1561c:	ldr	r0, [r0, #16]
   15620:	str	r0, [sp, #4]
   15624:	b	155dc <this_op+0x8>
   15628:	ldr	r0, [sp, #4]
   1562c:	add	sp, sp, #8
   15630:	bx	lr

00015634 <opt_not>:
   15634:	sub	sp, sp, #8
   15638:	str	r0, [sp, #4]
   1563c:	ldr	r0, [sp, #4]
   15640:	ldr	r0, [r0, #60]	; 0x3c
   15644:	str	r0, [sp]
   15648:	ldr	r0, [sp, #4]
   1564c:	ldr	r0, [r0, #84]	; 0x54
   15650:	ldr	r1, [sp, #4]
   15654:	str	r0, [r1, #60]	; 0x3c
   15658:	ldr	r0, [sp]
   1565c:	ldr	r1, [sp, #4]
   15660:	str	r0, [r1, #84]	; 0x54
   15664:	add	sp, sp, #8
   15668:	bx	lr

0001566c <deadstmt>:
   1566c:	push	{fp, lr}
   15670:	mov	fp, sp
   15674:	sub	sp, sp, #16
   15678:	str	r0, [fp, #-4]
   1567c:	str	r1, [sp, #8]
   15680:	ldr	r0, [fp, #-4]
   15684:	bl	12df4 <atomuse>
   15688:	str	r0, [sp, #4]
   1568c:	ldr	r0, [sp, #4]
   15690:	cmp	r0, #0
   15694:	blt	156d4 <deadstmt+0x68>
   15698:	ldr	r0, [sp, #4]
   1569c:	cmp	r0, #18
   156a0:	bne	156bc <deadstmt+0x50>
   156a4:	ldr	r0, [sp, #8]
   156a8:	movw	r1, #0
   156ac:	str	r1, [r0, #68]	; 0x44
   156b0:	ldr	r0, [sp, #8]
   156b4:	str	r1, [r0, #64]	; 0x40
   156b8:	b	156d0 <deadstmt+0x64>
   156bc:	ldr	r0, [sp, #8]
   156c0:	ldr	r1, [sp, #4]
   156c4:	add	r0, r0, r1, lsl #2
   156c8:	movw	r1, #0
   156cc:	str	r1, [r0]
   156d0:	b	156d4 <deadstmt+0x68>
   156d4:	ldr	r0, [fp, #-4]
   156d8:	bl	12f8c <atomdef>
   156dc:	str	r0, [sp, #4]
   156e0:	ldr	r0, [sp, #4]
   156e4:	cmp	r0, #0
   156e8:	blt	15744 <deadstmt+0xd8>
   156ec:	ldr	r0, [sp, #8]
   156f0:	ldr	r1, [sp, #4]
   156f4:	add	r0, r0, r1, lsl #2
   156f8:	ldr	r0, [r0]
   156fc:	movw	r1, #0
   15700:	cmp	r0, r1
   15704:	beq	15730 <deadstmt+0xc4>
   15708:	ldr	r0, [pc, #60]	; 1574c <deadstmt+0xe0>
   1570c:	add	r0, pc, r0
   15710:	mov	r1, #0
   15714:	str	r1, [r0]
   15718:	ldr	r0, [sp, #8]
   1571c:	ldr	r1, [sp, #4]
   15720:	add	r0, r0, r1, lsl #2
   15724:	ldr	r0, [r0]
   15728:	mvn	r1, #0
   1572c:	str	r1, [r0]
   15730:	ldr	r0, [fp, #-4]
   15734:	ldr	r1, [sp, #8]
   15738:	ldr	r2, [sp, #4]
   1573c:	add	r1, r1, r2, lsl #2
   15740:	str	r0, [r1]
   15744:	mov	sp, fp
   15748:	pop	{fp, pc}
   1574c:	.word	0x0002400c

00015750 <use_conflict>:
   15750:	sub	sp, sp, #20
   15754:	str	r0, [sp, #12]
   15758:	str	r1, [sp, #8]
   1575c:	ldr	r0, [sp, #8]
   15760:	ldr	r0, [r0, #128]	; 0x80
   15764:	str	r0, [sp]
   15768:	ldr	r0, [sp]
   1576c:	cmp	r0, #0
   15770:	bne	15780 <use_conflict+0x30>
   15774:	movw	r0, #0
   15778:	str	r0, [sp, #16]
   1577c:	b	15804 <use_conflict+0xb4>
   15780:	movw	r0, #0
   15784:	str	r0, [sp, #4]
   15788:	ldr	r0, [sp, #4]
   1578c:	cmp	r0, #18
   15790:	bge	157fc <use_conflict+0xac>
   15794:	ldr	r0, [sp]
   15798:	ldr	r1, [sp, #4]
   1579c:	movw	r2, #1
   157a0:	lsl	r1, r2, r1
   157a4:	and	r0, r0, r1
   157a8:	cmp	r0, #0
   157ac:	beq	157e8 <use_conflict+0x98>
   157b0:	ldr	r0, [sp, #12]
   157b4:	ldr	r1, [sp, #4]
   157b8:	add	r0, r0, r1, lsl #2
   157bc:	ldr	r0, [r0, #136]	; 0x88
   157c0:	ldr	r2, [sp, #8]
   157c4:	add	r2, r2, #136	; 0x88
   157c8:	add	r1, r2, r1, lsl #2
   157cc:	ldr	r1, [r1]
   157d0:	cmp	r0, r1
   157d4:	beq	157e4 <use_conflict+0x94>
   157d8:	movw	r0, #1
   157dc:	str	r0, [sp, #16]
   157e0:	b	15804 <use_conflict+0xb4>
   157e4:	b	157e8 <use_conflict+0x98>
   157e8:	b	157ec <use_conflict+0x9c>
   157ec:	ldr	r0, [sp, #4]
   157f0:	add	r0, r0, #1
   157f4:	str	r0, [sp, #4]
   157f8:	b	15788 <use_conflict+0x38>
   157fc:	movw	r0, #0
   15800:	str	r0, [sp, #16]
   15804:	ldr	r0, [sp, #16]
   15808:	add	sp, sp, #20
   1580c:	bx	lr

00015810 <fold_edge>:
   15810:	sub	sp, sp, #40	; 0x28
   15814:	str	r0, [sp, #32]
   15818:	str	r1, [sp, #28]
   1581c:	ldr	r0, [sp, #28]
   15820:	ldr	r0, [r0, #4]
   15824:	str	r0, [sp, #4]
   15828:	ldr	r0, [sp, #4]
   1582c:	cmp	r0, #0
   15830:	bge	1584c <fold_edge+0x3c>
   15834:	ldr	r0, [sp, #4]
   15838:	movw	r1, #0
   1583c:	sub	r0, r1, r0
   15840:	str	r0, [sp, #4]
   15844:	str	r1, [sp, #24]
   15848:	b	15854 <fold_edge+0x44>
   1584c:	movw	r0, #1
   15850:	str	r0, [sp, #24]
   15854:	ldr	r0, [sp, #32]
   15858:	ldr	r0, [r0, #8]
   1585c:	ldr	r1, [sp, #4]
   15860:	cmp	r0, r1
   15864:	beq	15874 <fold_edge+0x64>
   15868:	movw	r0, #0
   1586c:	str	r0, [sp, #36]	; 0x24
   15870:	b	1593c <fold_edge+0x12c>
   15874:	ldr	r0, [sp, #32]
   15878:	ldr	r0, [r0, #200]	; 0xc8
   1587c:	str	r0, [sp, #20]
   15880:	ldr	r0, [sp, #32]
   15884:	ldr	r0, [r0, #132]	; 0x84
   15888:	str	r0, [sp, #12]
   1588c:	ldr	r0, [sp, #28]
   15890:	ldr	r0, [r0, #16]
   15894:	ldr	r0, [r0, #200]	; 0xc8
   15898:	str	r0, [sp, #16]
   1589c:	ldr	r0, [sp, #28]
   158a0:	ldr	r0, [r0, #16]
   158a4:	ldr	r0, [r0, #132]	; 0x84
   158a8:	str	r0, [sp, #8]
   158ac:	ldr	r0, [sp, #20]
   158b0:	ldr	r1, [sp, #16]
   158b4:	cmp	r0, r1
   158b8:	beq	158c8 <fold_edge+0xb8>
   158bc:	movw	r0, #0
   158c0:	str	r0, [sp, #36]	; 0x24
   158c4:	b	1593c <fold_edge+0x12c>
   158c8:	ldr	r0, [sp, #12]
   158cc:	ldr	r1, [sp, #8]
   158d0:	cmp	r0, r1
   158d4:	bne	1590c <fold_edge+0xfc>
   158d8:	ldr	r0, [sp, #24]
   158dc:	cmp	r0, #0
   158e0:	beq	158f4 <fold_edge+0xe4>
   158e4:	ldr	r0, [sp, #32]
   158e8:	ldr	r0, [r0, #60]	; 0x3c
   158ec:	str	r0, [sp]
   158f0:	b	15900 <fold_edge+0xf0>
   158f4:	ldr	r0, [sp, #32]
   158f8:	ldr	r0, [r0, #84]	; 0x54
   158fc:	str	r0, [sp]
   15900:	ldr	r0, [sp]
   15904:	str	r0, [sp, #36]	; 0x24
   15908:	b	1593c <fold_edge+0x12c>
   1590c:	ldr	r0, [sp, #24]
   15910:	cmp	r0, #0
   15914:	beq	15934 <fold_edge+0x124>
   15918:	ldr	r0, [sp, #4]
   1591c:	cmp	r0, #21
   15920:	bne	15934 <fold_edge+0x124>
   15924:	ldr	r0, [sp, #32]
   15928:	ldr	r0, [r0, #84]	; 0x54
   1592c:	str	r0, [sp, #36]	; 0x24
   15930:	b	1593c <fold_edge+0x12c>
   15934:	movw	r0, #0
   15938:	str	r0, [sp, #36]	; 0x24
   1593c:	ldr	r0, [sp, #36]	; 0x24
   15940:	add	sp, sp, #40	; 0x28
   15944:	bx	lr

00015948 <mark_code>:
   15948:	push	{fp, lr}
   1594c:	mov	fp, sp
   15950:	sub	sp, sp, #8
   15954:	ldr	r1, [pc, #32]	; 1597c <mark_code+0x34>
   15958:	add	r1, pc, r1
   1595c:	str	r0, [sp, #4]
   15960:	ldr	r0, [r1]
   15964:	add	r0, r0, #1
   15968:	str	r0, [r1]
   1596c:	ldr	r0, [sp, #4]
   15970:	bl	15a24 <make_marks>
   15974:	mov	sp, fp
   15978:	pop	{fp, pc}
   1597c:	.word	0x00023db4

00015980 <eq_blk>:
   15980:	push	{fp, lr}
   15984:	mov	fp, sp
   15988:	sub	sp, sp, #16
   1598c:	str	r0, [sp, #8]
   15990:	str	r1, [sp, #4]
   15994:	ldr	r0, [sp, #8]
   15998:	ldr	r0, [r0, #8]
   1599c:	ldr	r1, [sp, #4]
   159a0:	ldr	r1, [r1, #8]
   159a4:	cmp	r0, r1
   159a8:	bne	15a10 <eq_blk+0x90>
   159ac:	ldr	r0, [sp, #8]
   159b0:	ldr	r0, [r0, #20]
   159b4:	ldr	r1, [sp, #4]
   159b8:	ldr	r1, [r1, #20]
   159bc:	cmp	r0, r1
   159c0:	bne	15a10 <eq_blk+0x90>
   159c4:	ldr	r0, [sp, #8]
   159c8:	ldr	r0, [r0, #60]	; 0x3c
   159cc:	ldr	r1, [sp, #4]
   159d0:	ldr	r1, [r1, #60]	; 0x3c
   159d4:	cmp	r0, r1
   159d8:	bne	15a10 <eq_blk+0x90>
   159dc:	ldr	r0, [sp, #8]
   159e0:	ldr	r0, [r0, #84]	; 0x54
   159e4:	ldr	r1, [sp, #4]
   159e8:	ldr	r1, [r1, #84]	; 0x54
   159ec:	cmp	r0, r1
   159f0:	bne	15a10 <eq_blk+0x90>
   159f4:	ldr	r0, [sp, #8]
   159f8:	ldr	r0, [r0, #4]
   159fc:	ldr	r1, [sp, #4]
   15a00:	ldr	r1, [r1, #4]
   15a04:	bl	15aa4 <eq_slist>
   15a08:	str	r0, [fp, #-4]
   15a0c:	b	15a18 <eq_blk+0x98>
   15a10:	movw	r0, #0
   15a14:	str	r0, [fp, #-4]
   15a18:	ldr	r0, [fp, #-4]
   15a1c:	mov	sp, fp
   15a20:	pop	{fp, pc}

00015a24 <make_marks>:
   15a24:	push	{fp, lr}
   15a28:	mov	fp, sp
   15a2c:	sub	sp, sp, #8
   15a30:	ldr	r1, [pc, #100]	; 15a9c <make_marks+0x78>
   15a34:	add	r1, pc, r1
   15a38:	str	r0, [sp, #4]
   15a3c:	ldr	r0, [sp, #4]
   15a40:	ldr	r0, [r0, #24]
   15a44:	ldr	r1, [r1]
   15a48:	cmp	r0, r1
   15a4c:	beq	15a94 <make_marks+0x70>
   15a50:	ldr	r0, [pc, #72]	; 15aa0 <make_marks+0x7c>
   15a54:	add	r0, pc, r0
   15a58:	ldr	r0, [r0]
   15a5c:	ldr	r1, [sp, #4]
   15a60:	str	r0, [r1, #24]
   15a64:	ldr	r0, [sp, #4]
   15a68:	ldr	r0, [r0, #8]
   15a6c:	and	r0, r0, #7
   15a70:	cmp	r0, #6
   15a74:	beq	15a90 <make_marks+0x6c>
   15a78:	ldr	r0, [sp, #4]
   15a7c:	ldr	r0, [r0, #60]	; 0x3c
   15a80:	bl	15a24 <make_marks>
   15a84:	ldr	r0, [sp, #4]
   15a88:	ldr	r0, [r0, #84]	; 0x54
   15a8c:	bl	15a24 <make_marks>
   15a90:	b	15a94 <make_marks+0x70>
   15a94:	mov	sp, fp
   15a98:	pop	{fp, pc}
   15a9c:	.word	0x00023cd8
   15aa0:	.word	0x00023cb8

00015aa4 <eq_slist>:
   15aa4:	sub	sp, sp, #20
   15aa8:	str	r0, [sp, #12]
   15aac:	str	r1, [sp, #8]
   15ab0:	b	15ab4 <eq_slist+0x10>
   15ab4:	ldr	r0, [sp, #12]
   15ab8:	movw	r1, #0
   15abc:	cmp	r0, r1
   15ac0:	movw	r0, #0
   15ac4:	str	r0, [sp, #4]
   15ac8:	beq	15ae4 <eq_slist+0x40>
   15acc:	ldr	r0, [sp, #12]
   15ad0:	ldr	r0, [r0]
   15ad4:	cmn	r0, #1
   15ad8:	movw	r0, #0
   15adc:	moveq	r0, #1
   15ae0:	str	r0, [sp, #4]
   15ae4:	ldr	r0, [sp, #4]
   15ae8:	tst	r0, #1
   15aec:	beq	15b00 <eq_slist+0x5c>
   15af0:	ldr	r0, [sp, #12]
   15af4:	ldr	r0, [r0, #16]
   15af8:	str	r0, [sp, #12]
   15afc:	b	15ab4 <eq_slist+0x10>
   15b00:	b	15b04 <eq_slist+0x60>
   15b04:	ldr	r0, [sp, #8]
   15b08:	movw	r1, #0
   15b0c:	cmp	r0, r1
   15b10:	movw	r0, #0
   15b14:	str	r0, [sp]
   15b18:	beq	15b34 <eq_slist+0x90>
   15b1c:	ldr	r0, [sp, #8]
   15b20:	ldr	r0, [r0]
   15b24:	cmn	r0, #1
   15b28:	movw	r0, #0
   15b2c:	moveq	r0, #1
   15b30:	str	r0, [sp]
   15b34:	ldr	r0, [sp]
   15b38:	tst	r0, #1
   15b3c:	beq	15b50 <eq_slist+0xac>
   15b40:	ldr	r0, [sp, #8]
   15b44:	ldr	r0, [r0, #16]
   15b48:	str	r0, [sp, #8]
   15b4c:	b	15b04 <eq_slist+0x60>
   15b50:	ldr	r0, [sp, #12]
   15b54:	movw	r1, #0
   15b58:	cmp	r0, r1
   15b5c:	bne	15b80 <eq_slist+0xdc>
   15b60:	ldr	r0, [sp, #8]
   15b64:	movw	r1, #0
   15b68:	cmp	r0, r1
   15b6c:	movw	r0, #0
   15b70:	moveq	r0, #1
   15b74:	and	r0, r0, #1
   15b78:	str	r0, [sp, #16]
   15b7c:	b	15c08 <eq_slist+0x164>
   15b80:	ldr	r0, [sp, #8]
   15b84:	movw	r1, #0
   15b88:	cmp	r0, r1
   15b8c:	bne	15bb0 <eq_slist+0x10c>
   15b90:	ldr	r0, [sp, #12]
   15b94:	movw	r1, #0
   15b98:	cmp	r0, r1
   15b9c:	movw	r0, #0
   15ba0:	moveq	r0, #1
   15ba4:	and	r0, r0, #1
   15ba8:	str	r0, [sp, #16]
   15bac:	b	15c08 <eq_slist+0x164>
   15bb0:	ldr	r0, [sp, #12]
   15bb4:	ldr	r0, [r0]
   15bb8:	ldr	r1, [sp, #8]
   15bbc:	ldr	r1, [r1]
   15bc0:	cmp	r0, r1
   15bc4:	bne	15be0 <eq_slist+0x13c>
   15bc8:	ldr	r0, [sp, #12]
   15bcc:	ldr	r0, [r0, #12]
   15bd0:	ldr	r1, [sp, #8]
   15bd4:	ldr	r1, [r1, #12]
   15bd8:	cmp	r0, r1
   15bdc:	beq	15bec <eq_slist+0x148>
   15be0:	movw	r0, #0
   15be4:	str	r0, [sp, #16]
   15be8:	b	15c08 <eq_slist+0x164>
   15bec:	ldr	r0, [sp, #12]
   15bf0:	ldr	r0, [r0, #16]
   15bf4:	str	r0, [sp, #12]
   15bf8:	ldr	r0, [sp, #8]
   15bfc:	ldr	r0, [r0, #16]
   15c00:	str	r0, [sp, #8]
   15c04:	b	15ab0 <eq_slist+0xc>
   15c08:	ldr	r0, [sp, #16]
   15c0c:	add	sp, sp, #20
   15c10:	bx	lr

00015c14 <count_blocks>:
   15c14:	push	{fp, lr}
   15c18:	mov	fp, sp
   15c1c:	sub	sp, sp, #16
   15c20:	str	r0, [sp, #8]
   15c24:	ldr	r0, [sp, #8]
   15c28:	movw	r1, #0
   15c2c:	cmp	r0, r1
   15c30:	beq	15c50 <count_blocks+0x3c>
   15c34:	ldr	r0, [pc, #112]	; 15cac <count_blocks+0x98>
   15c38:	add	r0, pc, r0
   15c3c:	ldr	r1, [sp, #8]
   15c40:	ldr	r1, [r1, #24]
   15c44:	ldr	r0, [r0]
   15c48:	cmp	r1, r0
   15c4c:	bne	15c5c <count_blocks+0x48>
   15c50:	movw	r0, #0
   15c54:	str	r0, [fp, #-4]
   15c58:	b	15ca0 <count_blocks+0x8c>
   15c5c:	ldr	r0, [pc, #76]	; 15cb0 <count_blocks+0x9c>
   15c60:	add	r0, pc, r0
   15c64:	ldr	r0, [r0]
   15c68:	ldr	r1, [sp, #8]
   15c6c:	str	r0, [r1, #24]
   15c70:	ldr	r0, [sp, #8]
   15c74:	ldr	r0, [r0, #60]	; 0x3c
   15c78:	bl	15c14 <count_blocks>
   15c7c:	ldr	r1, [sp, #8]
   15c80:	ldr	r1, [r1, #84]	; 0x54
   15c84:	str	r0, [sp, #4]
   15c88:	mov	r0, r1
   15c8c:	bl	15c14 <count_blocks>
   15c90:	ldr	r1, [sp, #4]
   15c94:	add	r0, r1, r0
   15c98:	add	r0, r0, #1
   15c9c:	str	r0, [fp, #-4]
   15ca0:	ldr	r0, [fp, #-4]
   15ca4:	mov	sp, fp
   15ca8:	pop	{fp, pc}
   15cac:	.word	0x00023ad4
   15cb0:	.word	0x00023aac

00015cb4 <number_blks_r>:
   15cb4:	push	{fp, lr}
   15cb8:	mov	fp, sp
   15cbc:	sub	sp, sp, #8
   15cc0:	str	r0, [sp, #4]
   15cc4:	ldr	r0, [sp, #4]
   15cc8:	movw	r1, #0
   15ccc:	cmp	r0, r1
   15cd0:	beq	15cf0 <number_blks_r+0x3c>
   15cd4:	ldr	r0, [pc, #136]	; 15d64 <number_blks_r+0xb0>
   15cd8:	add	r0, pc, r0
   15cdc:	ldr	r1, [sp, #4]
   15ce0:	ldr	r1, [r1, #24]
   15ce4:	ldr	r0, [r0]
   15ce8:	cmp	r1, r0
   15cec:	bne	15cf4 <number_blks_r+0x40>
   15cf0:	b	15d5c <number_blks_r+0xa8>
   15cf4:	ldr	r0, [pc, #108]	; 15d68 <number_blks_r+0xb4>
   15cf8:	ldr	r0, [pc, r0]
   15cfc:	ldr	r1, [sp, #4]
   15d00:	str	r0, [r1, #24]
   15d04:	ldr	r0, [pc, #96]	; 15d6c <number_blks_r+0xb8>
   15d08:	add	r0, pc, r0
   15d0c:	ldr	r1, [pc, #92]	; 15d70 <number_blks_r+0xbc>
   15d10:	ldr	r1, [pc, r1]
   15d14:	add	r2, r1, #1
   15d18:	str	r2, [r0]
   15d1c:	str	r1, [sp]
   15d20:	ldr	r0, [sp]
   15d24:	ldr	r1, [sp, #4]
   15d28:	str	r0, [r1]
   15d2c:	ldr	r0, [sp, #4]
   15d30:	ldr	r1, [pc, #60]	; 15d74 <number_blks_r+0xc0>
   15d34:	ldr	r1, [pc, r1]
   15d38:	ldr	r2, [sp]
   15d3c:	add	r1, r1, r2, lsl #2
   15d40:	str	r0, [r1]
   15d44:	ldr	r0, [sp, #4]
   15d48:	ldr	r0, [r0, #60]	; 0x3c
   15d4c:	bl	15cb4 <number_blks_r>
   15d50:	ldr	r0, [sp, #4]
   15d54:	ldr	r0, [r0, #84]	; 0x54
   15d58:	bl	15cb4 <number_blks_r>
   15d5c:	mov	sp, fp
   15d60:	pop	{fp, pc}
   15d64:	.word	0x00023a34
   15d68:	.word	0x00023a14
   15d6c:	.word	0x00023a14
   15d70:	.word	0x00023a0c
   15d74:	.word	0x00023e2c

00015d78 <slength>:
   15d78:	sub	sp, sp, #8
   15d7c:	str	r0, [sp, #4]
   15d80:	movw	r0, #0
   15d84:	str	r0, [sp]
   15d88:	ldr	r0, [sp, #4]
   15d8c:	movw	r1, #0
   15d90:	cmp	r0, r1
   15d94:	beq	15dc8 <slength+0x50>
   15d98:	ldr	r0, [sp, #4]
   15d9c:	ldr	r0, [r0]
   15da0:	cmn	r0, #1
   15da4:	beq	15db4 <slength+0x3c>
   15da8:	ldr	r0, [sp]
   15dac:	add	r0, r0, #1
   15db0:	str	r0, [sp]
   15db4:	b	15db8 <slength+0x40>
   15db8:	ldr	r0, [sp, #4]
   15dbc:	ldr	r0, [r0, #16]
   15dc0:	str	r0, [sp, #4]
   15dc4:	b	15d88 <slength+0x10>
   15dc8:	ldr	r0, [sp]
   15dcc:	add	sp, sp, #8
   15dd0:	bx	lr

00015dd4 <sfbpf_strcasecmp>:
   15dd4:	sub	sp, sp, #24
   15dd8:	ldr	r2, [pc, #200]	; 15ea8 <sfbpf_strcasecmp+0xd4>
   15ddc:	add	r2, pc, r2
   15de0:	str	r0, [sp, #16]
   15de4:	str	r1, [sp, #12]
   15de8:	str	r2, [sp, #8]
   15dec:	ldr	r0, [sp, #16]
   15df0:	str	r0, [sp, #4]
   15df4:	ldr	r0, [sp, #12]
   15df8:	str	r0, [sp]
   15dfc:	ldr	r0, [sp, #8]
   15e00:	ldr	r1, [sp, #4]
   15e04:	ldrb	r1, [r1]
   15e08:	add	r0, r0, r1
   15e0c:	ldrb	r0, [r0]
   15e10:	ldr	r1, [sp, #8]
   15e14:	ldr	r2, [sp]
   15e18:	add	r3, r2, #1
   15e1c:	str	r3, [sp]
   15e20:	ldrb	r2, [r2]
   15e24:	add	r1, r1, r2
   15e28:	ldrb	r1, [r1]
   15e2c:	cmp	r0, r1
   15e30:	bne	15e5c <sfbpf_strcasecmp+0x88>
   15e34:	ldr	r0, [sp, #4]
   15e38:	add	r1, r0, #1
   15e3c:	str	r1, [sp, #4]
   15e40:	ldrb	r0, [r0]
   15e44:	cmp	r0, #0
   15e48:	bne	15e58 <sfbpf_strcasecmp+0x84>
   15e4c:	movw	r0, #0
   15e50:	str	r0, [sp, #20]
   15e54:	b	15e9c <sfbpf_strcasecmp+0xc8>
   15e58:	b	15dfc <sfbpf_strcasecmp+0x28>
   15e5c:	ldr	r0, [sp, #8]
   15e60:	ldr	r1, [sp, #4]
   15e64:	ldrb	r1, [r1]
   15e68:	add	r0, r0, r1
   15e6c:	ldrb	r0, [r0]
   15e70:	ldr	r1, [sp, #8]
   15e74:	ldr	r2, [sp]
   15e78:	mvn	r3, #0
   15e7c:	add	ip, r2, r3
   15e80:	str	ip, [sp]
   15e84:	add	r2, r2, r3
   15e88:	ldrb	r2, [r2]
   15e8c:	add	r1, r1, r2
   15e90:	ldrb	r1, [r1]
   15e94:	sub	r0, r0, r1
   15e98:	str	r0, [sp, #20]
   15e9c:	ldr	r0, [sp, #20]
   15ea0:	add	sp, sp, #24
   15ea4:	bx	lr
   15ea8:	.word	0x000078aa

00015eac <pcap_next_etherent>:
   15eac:	push	{fp, lr}
   15eb0:	mov	fp, sp
   15eb4:	sub	sp, sp, #32
   15eb8:	ldr	r1, [pc, #648]	; 16148 <pcap_next_etherent+0x29c>
   15ebc:	add	r1, pc, r1
   15ec0:	str	r0, [fp, #-8]
   15ec4:	mov	r0, r1
   15ec8:	movw	r1, #0
   15ecc:	and	r1, r1, #255	; 0xff
   15ed0:	movw	r2, #128	; 0x80
   15ed4:	bl	fac <memset@plt>
   15ed8:	ldr	r0, [fp, #-8]
   15edc:	bl	16158 <skip_space>
   15ee0:	str	r0, [fp, #-12]
   15ee4:	ldr	r0, [fp, #-12]
   15ee8:	cmp	r0, #10
   15eec:	bne	15ef4 <pcap_next_etherent+0x48>
   15ef0:	b	16128 <pcap_next_etherent+0x27c>
   15ef4:	bl	f4c <__ctype_b_loc@plt>
   15ef8:	ldr	r0, [r0]
   15efc:	ldr	r1, [fp, #-12]
   15f00:	add	r0, r0, r1, lsl #1
   15f04:	ldrh	r0, [r0]
   15f08:	and	r0, r0, #4096	; 0x1000
   15f0c:	cmp	r0, #0
   15f10:	bne	15f24 <pcap_next_etherent+0x78>
   15f14:	ldr	r0, [fp, #-8]
   15f18:	bl	161c8 <skip_line>
   15f1c:	str	r0, [fp, #-12]
   15f20:	b	16128 <pcap_next_etherent+0x27c>
   15f24:	movw	r0, #0
   15f28:	str	r0, [sp, #12]
   15f2c:	ldr	r0, [sp, #12]
   15f30:	cmp	r0, #6
   15f34:	bge	15fe0 <pcap_next_etherent+0x134>
   15f38:	ldr	r0, [fp, #-12]
   15f3c:	bl	16224 <xdtoi>
   15f40:	str	r0, [sp, #16]
   15f44:	ldr	r0, [fp, #-8]
   15f48:	bl	1054 <getc@plt>
   15f4c:	str	r0, [fp, #-12]
   15f50:	bl	f4c <__ctype_b_loc@plt>
   15f54:	ldr	r0, [r0]
   15f58:	ldr	r1, [fp, #-12]
   15f5c:	add	r0, r0, r1, lsl #1
   15f60:	ldrh	r0, [r0]
   15f64:	and	r0, r0, #4096	; 0x1000
   15f68:	cmp	r0, #0
   15f6c:	beq	15f9c <pcap_next_etherent+0xf0>
   15f70:	ldr	r0, [sp, #16]
   15f74:	lsl	r0, r0, #4
   15f78:	str	r0, [sp, #16]
   15f7c:	ldr	r0, [fp, #-12]
   15f80:	bl	16224 <xdtoi>
   15f84:	ldr	r1, [sp, #16]
   15f88:	orr	r0, r1, r0
   15f8c:	str	r0, [sp, #16]
   15f90:	ldr	r0, [fp, #-8]
   15f94:	bl	1054 <getc@plt>
   15f98:	str	r0, [fp, #-12]
   15f9c:	ldr	r0, [pc, #424]	; 1614c <pcap_next_etherent+0x2a0>
   15fa0:	add	r0, pc, r0
   15fa4:	ldr	r1, [sp, #16]
   15fa8:	ldr	r2, [sp, #12]
   15fac:	add	r0, r0, r2
   15fb0:	strb	r1, [r0]
   15fb4:	ldr	r0, [fp, #-12]
   15fb8:	cmp	r0, #58	; 0x3a
   15fbc:	beq	15fc4 <pcap_next_etherent+0x118>
   15fc0:	b	15fe0 <pcap_next_etherent+0x134>
   15fc4:	ldr	r0, [fp, #-8]
   15fc8:	bl	1054 <getc@plt>
   15fcc:	str	r0, [fp, #-12]
   15fd0:	ldr	r0, [sp, #12]
   15fd4:	add	r0, r0, #1
   15fd8:	str	r0, [sp, #12]
   15fdc:	b	15f2c <pcap_next_etherent+0x80>
   15fe0:	ldr	r0, [fp, #-12]
   15fe4:	cmn	r0, #1
   15fe8:	bne	15ff0 <pcap_next_etherent+0x144>
   15fec:	b	16134 <pcap_next_etherent+0x288>
   15ff0:	bl	f4c <__ctype_b_loc@plt>
   15ff4:	ldr	r0, [r0]
   15ff8:	ldr	r1, [fp, #-12]
   15ffc:	add	r0, r0, r1, lsl #1
   16000:	ldrh	r0, [r0]
   16004:	and	r0, r0, #8192	; 0x2000
   16008:	cmp	r0, #0
   1600c:	bne	16020 <pcap_next_etherent+0x174>
   16010:	ldr	r0, [fp, #-8]
   16014:	bl	161c8 <skip_line>
   16018:	str	r0, [fp, #-12]
   1601c:	b	16128 <pcap_next_etherent+0x27c>
   16020:	ldr	r0, [fp, #-8]
   16024:	bl	16158 <skip_space>
   16028:	str	r0, [fp, #-12]
   1602c:	ldr	r0, [fp, #-12]
   16030:	cmp	r0, #10
   16034:	bne	1603c <pcap_next_etherent+0x190>
   16038:	b	16128 <pcap_next_etherent+0x27c>
   1603c:	ldr	r0, [fp, #-12]
   16040:	cmp	r0, #35	; 0x23
   16044:	bne	16058 <pcap_next_etherent+0x1ac>
   16048:	ldr	r0, [fp, #-8]
   1604c:	bl	161c8 <skip_line>
   16050:	str	r0, [fp, #-12]
   16054:	b	16128 <pcap_next_etherent+0x27c>
   16058:	ldr	r0, [pc, #240]	; 16150 <pcap_next_etherent+0x2a4>
   1605c:	add	r0, pc, r0
   16060:	add	r0, r0, #6
   16064:	str	r0, [sp, #8]
   16068:	movw	r0, #121	; 0x79
   1606c:	str	r0, [sp, #16]
   16070:	ldr	r0, [fp, #-12]
   16074:	ldr	r1, [sp, #8]
   16078:	add	r2, r1, #1
   1607c:	str	r2, [sp, #8]
   16080:	strb	r0, [r1]
   16084:	ldr	r0, [fp, #-8]
   16088:	bl	1054 <getc@plt>
   1608c:	str	r0, [fp, #-12]
   16090:	bl	f4c <__ctype_b_loc@plt>
   16094:	ldr	r0, [r0]
   16098:	ldr	r1, [fp, #-12]
   1609c:	add	r0, r0, r1, lsl #1
   160a0:	ldrh	r0, [r0]
   160a4:	and	r0, r0, #8192	; 0x2000
   160a8:	cmp	r0, #0
   160ac:	movw	r0, #0
   160b0:	str	r0, [sp, #4]
   160b4:	bne	160ec <pcap_next_etherent+0x240>
   160b8:	ldr	r0, [fp, #-12]
   160bc:	cmn	r0, #1
   160c0:	movw	r0, #0
   160c4:	str	r0, [sp, #4]
   160c8:	beq	160ec <pcap_next_etherent+0x240>
   160cc:	ldr	r0, [sp, #16]
   160d0:	mvn	r1, #0
   160d4:	add	r0, r0, r1
   160d8:	str	r0, [sp, #16]
   160dc:	cmp	r0, #0
   160e0:	movw	r0, #0
   160e4:	movgt	r0, #1
   160e8:	str	r0, [sp, #4]
   160ec:	ldr	r0, [sp, #4]
   160f0:	tst	r0, #1
   160f4:	bne	16070 <pcap_next_etherent+0x1c4>
   160f8:	ldr	r0, [sp, #8]
   160fc:	movw	r1, #0
   16100:	strb	r1, [r0]
   16104:	ldr	r0, [fp, #-12]
   16108:	cmp	r0, #10
   1610c:	beq	16118 <pcap_next_etherent+0x26c>
   16110:	ldr	r0, [fp, #-8]
   16114:	bl	161c8 <skip_line>
   16118:	ldr	r0, [pc, #52]	; 16154 <pcap_next_etherent+0x2a8>
   1611c:	add	r0, pc, r0
   16120:	str	r0, [fp, #-4]
   16124:	b	1613c <pcap_next_etherent+0x290>
   16128:	ldr	r0, [fp, #-12]
   1612c:	cmn	r0, #1
   16130:	bne	15ed8 <pcap_next_etherent+0x2c>
   16134:	movw	r0, #0
   16138:	str	r0, [fp, #-4]
   1613c:	ldr	r0, [fp, #-4]
   16140:	mov	sp, fp
   16144:	pop	{fp, pc}
   16148:	.word	0x00023bd8
   1614c:	.word	0x00023af4
   16150:	.word	0x00023a38
   16154:	.word	0x00023978

00016158 <skip_space>:
   16158:	push	{fp, lr}
   1615c:	mov	fp, sp
   16160:	sub	sp, sp, #16
   16164:	str	r0, [fp, #-4]
   16168:	ldr	r0, [fp, #-4]
   1616c:	bl	1054 <getc@plt>
   16170:	str	r0, [sp, #8]
   16174:	bl	f4c <__ctype_b_loc@plt>
   16178:	ldr	r0, [r0]
   1617c:	ldr	r1, [sp, #8]
   16180:	add	r0, r0, r1, lsl #1
   16184:	ldrh	r0, [r0]
   16188:	and	r0, r0, #8192	; 0x2000
   1618c:	cmp	r0, #0
   16190:	movw	r0, #0
   16194:	str	r0, [sp, #4]
   16198:	beq	161b0 <skip_space+0x58>
   1619c:	ldr	r0, [sp, #8]
   161a0:	cmp	r0, #10
   161a4:	movw	r0, #0
   161a8:	movne	r0, #1
   161ac:	str	r0, [sp, #4]
   161b0:	ldr	r0, [sp, #4]
   161b4:	tst	r0, #1
   161b8:	bne	16168 <skip_space+0x10>
   161bc:	ldr	r0, [sp, #8]
   161c0:	mov	sp, fp
   161c4:	pop	{fp, pc}

000161c8 <skip_line>:
   161c8:	push	{fp, lr}
   161cc:	mov	fp, sp
   161d0:	sub	sp, sp, #16
   161d4:	str	r0, [fp, #-4]
   161d8:	ldr	r0, [fp, #-4]
   161dc:	bl	1054 <getc@plt>
   161e0:	str	r0, [sp, #8]
   161e4:	ldr	r0, [sp, #8]
   161e8:	cmp	r0, #10
   161ec:	movw	r0, #0
   161f0:	str	r0, [sp, #4]
   161f4:	beq	1620c <skip_line+0x44>
   161f8:	ldr	r0, [sp, #8]
   161fc:	cmn	r0, #1
   16200:	movw	r0, #0
   16204:	movne	r0, #1
   16208:	str	r0, [sp, #4]
   1620c:	ldr	r0, [sp, #4]
   16210:	tst	r0, #1
   16214:	bne	161d8 <skip_line+0x10>
   16218:	ldr	r0, [sp, #8]
   1621c:	mov	sp, fp
   16220:	pop	{fp, pc}

00016224 <xdtoi>:
   16224:	push	{fp, lr}
   16228:	mov	fp, sp
   1622c:	sub	sp, sp, #8
   16230:	str	r0, [sp]
   16234:	bl	f4c <__ctype_b_loc@plt>
   16238:	ldr	r0, [r0]
   1623c:	ldr	r1, [sp]
   16240:	add	r0, r0, r1, lsl #1
   16244:	ldrh	r0, [r0]
   16248:	and	r0, r0, #2048	; 0x800
   1624c:	cmp	r0, #0
   16250:	beq	16264 <xdtoi+0x40>
   16254:	ldr	r0, [sp]
   16258:	sub	r0, r0, #48	; 0x30
   1625c:	str	r0, [sp, #4]
   16260:	b	162a8 <xdtoi+0x84>
   16264:	bl	f4c <__ctype_b_loc@plt>
   16268:	ldr	r0, [r0]
   1626c:	ldr	r1, [sp]
   16270:	add	r0, r0, r1, lsl #1
   16274:	ldrh	r0, [r0]
   16278:	and	r0, r0, #512	; 0x200
   1627c:	cmp	r0, #0
   16280:	beq	16298 <xdtoi+0x74>
   16284:	ldr	r0, [sp]
   16288:	sub	r0, r0, #97	; 0x61
   1628c:	add	r0, r0, #10
   16290:	str	r0, [sp, #4]
   16294:	b	162a8 <xdtoi+0x84>
   16298:	ldr	r0, [sp]
   1629c:	sub	r0, r0, #65	; 0x41
   162a0:	add	r0, r0, #10
   162a4:	str	r0, [sp, #4]
   162a8:	ldr	r0, [sp, #4]
   162ac:	mov	sp, fp
   162b0:	pop	{fp, pc}

000162b4 <sfbpf_parse>:
   162b4:	push	{r4, r5, fp, lr}
   162b8:	add	fp, sp, #8
   162bc:	sub	sp, sp, #728	; 0x2d8
   162c0:	sub	sp, sp, #3072	; 0xc00
   162c4:	ldr	r0, [pc, #4064]	; 172ac <sfbpf_parse+0xff8>
   162c8:	add	r0, pc, r0
   162cc:	ldr	r1, [pc, #4060]	; 172b0 <sfbpf_parse+0xffc>
   162d0:	add	r1, pc, r1
   162d4:	add	r2, sp, #184	; 0xb8
   162d8:	sub	r3, fp, #416	; 0x1a0
   162dc:	movw	ip, #0
   162e0:	str	ip, [sp, #160]	; 0xa0
   162e4:	str	ip, [sp, #140]	; 0x8c
   162e8:	str	r3, [fp, #-420]	; 0xfffffe5c
   162ec:	str	r3, [fp, #-424]	; 0xfffffe58
   162f0:	str	r2, [sp, #180]	; 0xb4
   162f4:	str	r2, [sp, #176]	; 0xb0
   162f8:	movw	r2, #200	; 0xc8
   162fc:	str	r2, [sp, #172]	; 0xac
   16300:	str	ip, [fp, #-12]
   16304:	str	ip, [fp, #-16]
   16308:	str	ip, [r1]
   1630c:	mvn	r1, #1
   16310:	str	r1, [r0]
   16314:	b	16324 <sfbpf_parse+0x70>
   16318:	ldr	r0, [fp, #-424]	; 0xfffffe58
   1631c:	add	r0, r0, #2
   16320:	str	r0, [fp, #-424]	; 0xfffffe58
   16324:	ldr	r0, [fp, #-12]
   16328:	ldr	r1, [fp, #-424]	; 0xfffffe58
   1632c:	strh	r0, [r1]
   16330:	ldr	r0, [fp, #-420]	; 0xfffffe5c
   16334:	ldr	r1, [sp, #172]	; 0xac
   16338:	add	r0, r0, r1, lsl #1
   1633c:	mvn	r1, #1
   16340:	add	r0, r0, r1
   16344:	ldr	r1, [fp, #-424]	; 0xfffffe58
   16348:	cmp	r0, r1
   1634c:	bhi	164c4 <sfbpf_parse+0x210>
   16350:	ldr	r0, [fp, #-424]	; 0xfffffe58
   16354:	ldr	r1, [fp, #-420]	; 0xfffffe5c
   16358:	sub	r0, r0, r1
   1635c:	asr	r0, r0, #1
   16360:	add	r0, r0, #1
   16364:	str	r0, [sp, #136]	; 0x88
   16368:	ldr	r0, [sp, #172]	; 0xac
   1636c:	movw	r1, #10000	; 0x2710
   16370:	cmp	r1, r0
   16374:	bhi	1637c <sfbpf_parse+0xc8>
   16378:	b	18594 <sfbpf_parse+0x22e0>
   1637c:	ldr	r0, [sp, #172]	; 0xac
   16380:	lsl	r0, r0, #1
   16384:	str	r0, [sp, #172]	; 0xac
   16388:	ldr	r0, [sp, #172]	; 0xac
   1638c:	movw	r1, #10000	; 0x2710
   16390:	cmp	r1, r0
   16394:	bcs	163a0 <sfbpf_parse+0xec>
   16398:	movw	r0, #10000	; 0x2710
   1639c:	str	r0, [sp, #172]	; 0xac
   163a0:	ldr	r0, [fp, #-420]	; 0xfffffe5c
   163a4:	str	r0, [sp, #132]	; 0x84
   163a8:	ldr	r0, [sp, #172]	; 0xac
   163ac:	movw	r1, #18
   163b0:	mul	r0, r0, r1
   163b4:	add	r0, r0, #15
   163b8:	bl	f28 <malloc@plt>
   163bc:	str	r0, [sp, #128]	; 0x80
   163c0:	ldr	r0, [sp, #128]	; 0x80
   163c4:	movw	r1, #0
   163c8:	cmp	r0, r1
   163cc:	bne	163d4 <sfbpf_parse+0x120>
   163d0:	b	18594 <sfbpf_parse+0x22e0>
   163d4:	b	163d8 <sfbpf_parse+0x124>
   163d8:	ldr	r0, [sp, #128]	; 0x80
   163dc:	ldr	r1, [fp, #-420]	; 0xfffffe5c
   163e0:	ldr	r2, [sp, #136]	; 0x88
   163e4:	lsl	r2, r2, #1
   163e8:	bl	ee0 <memcpy@plt>
   163ec:	ldr	r1, [sp, #128]	; 0x80
   163f0:	str	r1, [fp, #-420]	; 0xfffffe5c
   163f4:	ldr	r1, [sp, #172]	; 0xac
   163f8:	mov	r2, #15
   163fc:	add	r1, r2, r1, lsl #1
   16400:	str	r1, [sp, #124]	; 0x7c
   16404:	ldr	r1, [sp, #124]	; 0x7c
   16408:	lsr	r1, r1, #4
   1640c:	ldr	r2, [sp, #128]	; 0x80
   16410:	add	r1, r2, r1, lsl #4
   16414:	str	r1, [sp, #128]	; 0x80
   16418:	b	1641c <sfbpf_parse+0x168>
   1641c:	ldr	r0, [sp, #128]	; 0x80
   16420:	ldr	r1, [sp, #180]	; 0xb4
   16424:	ldr	r2, [sp, #136]	; 0x88
   16428:	lsl	r2, r2, #4
   1642c:	bl	ee0 <memcpy@plt>
   16430:	ldr	r1, [sp, #128]	; 0x80
   16434:	str	r1, [sp, #180]	; 0xb4
   16438:	ldr	r1, [sp, #172]	; 0xac
   1643c:	mov	r2, #15
   16440:	orr	r1, r2, r1, lsl #4
   16444:	str	r1, [sp, #120]	; 0x78
   16448:	ldr	r1, [sp, #120]	; 0x78
   1644c:	lsr	r1, r1, #4
   16450:	ldr	r2, [sp, #128]	; 0x80
   16454:	add	r1, r2, r1, lsl #4
   16458:	str	r1, [sp, #128]	; 0x80
   1645c:	sub	r0, fp, #416	; 0x1a0
   16460:	ldr	r1, [sp, #132]	; 0x84
   16464:	cmp	r1, r0
   16468:	beq	16474 <sfbpf_parse+0x1c0>
   1646c:	ldr	r0, [sp, #132]	; 0x84
   16470:	bl	ebc <free@plt>
   16474:	ldr	r0, [fp, #-420]	; 0xfffffe5c
   16478:	ldr	r1, [sp, #136]	; 0x88
   1647c:	add	r0, r0, r1, lsl #1
   16480:	sub	r0, r0, #2
   16484:	str	r0, [fp, #-424]	; 0xfffffe58
   16488:	ldr	r0, [sp, #180]	; 0xb4
   1648c:	ldr	r1, [sp, #136]	; 0x88
   16490:	add	r0, r0, r1, lsl #4
   16494:	sub	r0, r0, #16
   16498:	str	r0, [sp, #176]	; 0xb0
   1649c:	ldr	r0, [fp, #-420]	; 0xfffffe5c
   164a0:	ldr	r1, [sp, #172]	; 0xac
   164a4:	add	r0, r0, r1, lsl #1
   164a8:	mvn	r1, #1
   164ac:	add	r0, r0, r1
   164b0:	ldr	r1, [fp, #-424]	; 0xfffffe58
   164b4:	cmp	r0, r1
   164b8:	bhi	164c0 <sfbpf_parse+0x20c>
   164bc:	b	18588 <sfbpf_parse+0x22d4>
   164c0:	b	164c4 <sfbpf_parse+0x210>
   164c4:	ldr	r0, [fp, #-12]
   164c8:	cmp	r0, #3
   164cc:	bne	164d4 <sfbpf_parse+0x220>
   164d0:	b	1857c <sfbpf_parse+0x22c8>
   164d4:	b	164d8 <sfbpf_parse+0x224>
   164d8:	ldr	r0, [pc, #4084]	; 174d4 <sfbpf_parse+0x1220>
   164dc:	add	r0, pc, r0
   164e0:	ldr	r1, [fp, #-12]
   164e4:	ldr	r2, [pc, #4088]	; 174e4 <sfbpf_parse+0x1230>
   164e8:	add	r2, pc, r2
   164ec:	add	r1, r2, r1, lsl #1
   164f0:	ldrsh	r1, [r1]
   164f4:	str	r1, [sp, #168]	; 0xa8
   164f8:	ldr	r1, [sp, #168]	; 0xa8
   164fc:	cmn	r1, #198	; 0xc6
   16500:	bne	16508 <sfbpf_parse+0x254>
   16504:	b	166ac <sfbpf_parse+0x3f8>
   16508:	ldr	r0, [pc, #4092]	; 1750c <sfbpf_parse+0x1258>
   1650c:	add	r0, pc, r0
   16510:	ldr	r0, [r0]
   16514:	cmn	r0, #2
   16518:	bne	1652c <sfbpf_parse+0x278>
   1651c:	bl	1892c <sfbpf_lex>
   16520:	ldr	r1, [pc, #4084]	; 1751c <sfbpf_parse+0x1268>
   16524:	add	r1, pc, r1
   16528:	str	r0, [r1]
   1652c:	ldr	r0, [pc, #4088]	; 1752c <sfbpf_parse+0x1278>
   16530:	add	r0, pc, r0
   16534:	ldr	r0, [r0]
   16538:	cmp	r0, #0
   1653c:	bgt	16558 <sfbpf_parse+0x2a4>
   16540:	ldr	r0, [pc, #4084]	; 1753c <sfbpf_parse+0x1288>
   16544:	add	r0, pc, r0
   16548:	movw	r1, #0
   1654c:	str	r1, [sp, #160]	; 0xa0
   16550:	str	r1, [r0]
   16554:	b	165a8 <sfbpf_parse+0x2f4>
   16558:	ldr	r0, [pc, #4088]	; 17558 <sfbpf_parse+0x12a4>
   1655c:	add	r0, pc, r0
   16560:	ldr	r0, [r0]
   16564:	movw	r1, #365	; 0x16d
   16568:	cmp	r0, r1
   1656c:	bhi	16594 <sfbpf_parse+0x2e0>
   16570:	ldr	r0, [pc, #4092]	; 17574 <sfbpf_parse+0x12c0>
   16574:	add	r0, pc, r0
   16578:	ldr	r1, [pc, #4088]	; 17578 <sfbpf_parse+0x12c4>
   1657c:	add	r1, pc, r1
   16580:	ldr	r1, [r1]
   16584:	add	r0, r0, r1
   16588:	ldrb	r0, [r0]
   1658c:	str	r0, [sp, #60]	; 0x3c
   16590:	b	165a0 <sfbpf_parse+0x2ec>
   16594:	movw	r0, #2
   16598:	str	r0, [sp, #60]	; 0x3c
   1659c:	b	165a0 <sfbpf_parse+0x2ec>
   165a0:	ldr	r0, [sp, #60]	; 0x3c
   165a4:	str	r0, [sp, #160]	; 0xa0
   165a8:	ldr	r0, [sp, #160]	; 0xa0
   165ac:	ldr	r1, [sp, #168]	; 0xa8
   165b0:	add	r0, r1, r0
   165b4:	str	r0, [sp, #168]	; 0xa8
   165b8:	ldr	r0, [sp, #168]	; 0xa8
   165bc:	cmp	r0, #0
   165c0:	blt	165fc <sfbpf_parse+0x348>
   165c4:	ldr	r0, [sp, #168]	; 0xa8
   165c8:	movw	r1, #669	; 0x29d
   165cc:	cmp	r1, r0
   165d0:	blt	165fc <sfbpf_parse+0x348>
   165d4:	ldr	r0, [pc, #4084]	; 175d0 <sfbpf_parse+0x131c>
   165d8:	add	r0, pc, r0
   165dc:	ldr	r1, [sp, #168]	; 0xa8
   165e0:	ldr	r2, [pc, #4088]	; 175e0 <sfbpf_parse+0x132c>
   165e4:	add	r2, pc, r2
   165e8:	add	r1, r2, r1, lsl #1
   165ec:	ldrsh	r1, [r1]
   165f0:	ldr	r2, [sp, #160]	; 0xa0
   165f4:	cmp	r1, r2
   165f8:	beq	16600 <sfbpf_parse+0x34c>
   165fc:	b	166ac <sfbpf_parse+0x3f8>
   16600:	ldr	r0, [pc, #4084]	; 175fc <sfbpf_parse+0x1348>
   16604:	add	r0, pc, r0
   16608:	ldr	r1, [sp, #168]	; 0xa8
   1660c:	ldr	r2, [pc, #4088]	; 1760c <sfbpf_parse+0x1358>
   16610:	add	r2, pc, r2
   16614:	add	r1, r2, r1, lsl #1
   16618:	ldrsh	r1, [r1]
   1661c:	str	r1, [sp, #168]	; 0xa8
   16620:	ldr	r1, [sp, #168]	; 0xa8
   16624:	cmp	r1, #0
   16628:	bgt	16640 <sfbpf_parse+0x38c>
   1662c:	ldr	r0, [sp, #168]	; 0xa8
   16630:	movw	r1, #0
   16634:	sub	r0, r1, r0
   16638:	str	r0, [sp, #168]	; 0xa8
   1663c:	b	166d8 <sfbpf_parse+0x424>
   16640:	ldr	r0, [fp, #-16]
   16644:	cmp	r0, #0
   16648:	beq	1665c <sfbpf_parse+0x3a8>
   1664c:	ldr	r0, [fp, #-16]
   16650:	mvn	r1, #0
   16654:	add	r0, r0, r1
   16658:	str	r0, [fp, #-16]
   1665c:	ldr	r0, [pc, #4084]	; 17658 <sfbpf_parse+0x13a4>
   16660:	add	r0, pc, r0
   16664:	ldr	r1, [pc, #4092]	; 17668 <sfbpf_parse+0x13b4>
   16668:	add	r1, pc, r1
   1666c:	mvn	r2, #1
   16670:	str	r2, [r1]
   16674:	ldr	r1, [sp, #168]	; 0xa8
   16678:	str	r1, [fp, #-12]
   1667c:	ldr	r1, [sp, #176]	; 0xb0
   16680:	add	r2, r1, #16
   16684:	str	r2, [sp, #176]	; 0xb0
   16688:	ldr	r2, [r0]
   1668c:	str	r2, [r1, #16]
   16690:	ldr	r2, [r0, #4]
   16694:	str	r2, [r1, #20]
   16698:	ldr	r2, [r0, #8]
   1669c:	str	r2, [r1, #24]
   166a0:	ldr	r0, [r0, #12]
   166a4:	str	r0, [r1, #28]
   166a8:	b	16318 <sfbpf_parse+0x64>
   166ac:	ldr	r0, [pc, #4072]	; 1769c <sfbpf_parse+0x13e8>
   166b0:	add	r0, pc, r0
   166b4:	ldr	r1, [fp, #-12]
   166b8:	add	r0, r0, r1
   166bc:	ldrb	r0, [r0]
   166c0:	str	r0, [sp, #168]	; 0xa8
   166c4:	ldr	r0, [sp, #168]	; 0xa8
   166c8:	cmp	r0, #0
   166cc:	bne	166d4 <sfbpf_parse+0x420>
   166d0:	b	182f8 <sfbpf_parse+0x2044>
   166d4:	b	166d8 <sfbpf_parse+0x424>
   166d8:	ldr	r0, [sp, #168]	; 0xa8
   166dc:	ldr	r1, [pc, #4084]	; 176d8 <sfbpf_parse+0x1424>
   166e0:	add	r1, pc, r1
   166e4:	ldrb	r0, [r1, r0]
   166e8:	str	r0, [sp, #140]	; 0x8c
   166ec:	ldr	r0, [sp, #176]	; 0xb0
   166f0:	ldr	r1, [sp, #140]	; 0x8c
   166f4:	rsb	r1, r1, #1
   166f8:	add	r0, r0, r1, lsl #4
   166fc:	vld1.32	{d16-d17}, [r0]
   16700:	add	r0, sp, #144	; 0x90
   16704:	vst1.64	{d16-d17}, [r0]
   16708:	ldr	r0, [sp, #168]	; 0xa8
   1670c:	sub	r0, r0, #2
   16710:	cmp	r0, #200	; 0xc8
   16714:	str	r0, [sp, #56]	; 0x38
   16718:	bhi	181cc <sfbpf_parse+0x1f18>
   1671c:	add	r0, pc, #8
   16720:	ldr	r1, [sp, #56]	; 0x38
   16724:	ldr	r2, [r0, r1, lsl #2]
   16728:	add	pc, r0, r2
   1672c:	.word	0x00000324
   16730:	.word	0x00001aa0
   16734:	.word	0x00000334
   16738:	.word	0x00001aa0
   1673c:	.word	0x00000360
   16740:	.word	0x000003a4
   16744:	.word	0x000003e8
   16748:	.word	0x0000042c
   1674c:	.word	0x00000470
   16750:	.word	0x000004a0
   16754:	.word	0x00001aa0
   16758:	.word	0x000004d0
   1675c:	.word	0x000004fc
   16760:	.word	0x0000052c
   16764:	.word	0x00000560
   16768:	.word	0x0000059c
   1676c:	.word	0x000005dc
   16770:	.word	0x00000678
   16774:	.word	0x000006b4
   16778:	.word	0x000006f0
   1677c:	.word	0x00000730
   16780:	.word	0x00000770
   16784:	.word	0x000007a4
   16788:	.word	0x000007d4
   1678c:	.word	0x00001aa0
   16790:	.word	0x00000804
   16794:	.word	0x00000848
   16798:	.word	0x0000088c
   1679c:	.word	0x00001aa0
   167a0:	.word	0x00001aa0
   167a4:	.word	0x000008b8
   167a8:	.word	0x000008ec
   167ac:	.word	0x00000924
   167b0:	.word	0x00000950
   167b4:	.word	0x0000097c
   167b8:	.word	0x000009a4
   167bc:	.word	0x000009cc
   167c0:	.word	0x000009f8
   167c4:	.word	0x00000a20
   167c8:	.word	0x00000a4c
   167cc:	.word	0x00000a88
   167d0:	.word	0x00000ae8
   167d4:	.word	0x00000b48
   167d8:	.word	0x00000b88
   167dc:	.word	0x00000bc4
   167e0:	.word	0x00000c00
   167e4:	.word	0x00000c38
   167e8:	.word	0x00000c74
   167ec:	.word	0x00001aa0
   167f0:	.word	0x00000cac
   167f4:	.word	0x00000cb8
   167f8:	.word	0x00000cc4
   167fc:	.word	0x00000cd0
   16800:	.word	0x00000cdc
   16804:	.word	0x00000ce8
   16808:	.word	0x00000cf4
   1680c:	.word	0x00000d00
   16810:	.word	0x00000d0c
   16814:	.word	0x00000d18
   16818:	.word	0x00000d24
   1681c:	.word	0x00000d30
   16820:	.word	0x00000d3c
   16824:	.word	0x00000d48
   16828:	.word	0x00000d54
   1682c:	.word	0x00000d60
   16830:	.word	0x00000d6c
   16834:	.word	0x00000d78
   16838:	.word	0x00000d84
   1683c:	.word	0x00000d90
   16840:	.word	0x00000d9c
   16844:	.word	0x00000dac
   16848:	.word	0x00000dbc
   1684c:	.word	0x00000dc8
   16850:	.word	0x00000dd4
   16854:	.word	0x00000de4
   16858:	.word	0x00000df4
   1685c:	.word	0x00000e04
   16860:	.word	0x00000e14
   16864:	.word	0x00000e20
   16868:	.word	0x00000e30
   1686c:	.word	0x00000e3c
   16870:	.word	0x00000e50
   16874:	.word	0x00000e5c
   16878:	.word	0x00000e68
   1687c:	.word	0x00000e74
   16880:	.word	0x00000e80
   16884:	.word	0x00000e8c
   16888:	.word	0x00000e98
   1688c:	.word	0x00000ea8
   16890:	.word	0x00000eb8
   16894:	.word	0x00000ec4
   16898:	.word	0x00000ed4
   1689c:	.word	0x00000ee4
   168a0:	.word	0x00000ef0
   168a4:	.word	0x00000efc
   168a8:	.word	0x00000f08
   168ac:	.word	0x00000f14
   168b0:	.word	0x00000f20
   168b4:	.word	0x00000f30
   168b8:	.word	0x00000f40
   168bc:	.word	0x00000f4c
   168c0:	.word	0x00000f58
   168c4:	.word	0x00000f64
   168c8:	.word	0x00000f74
   168cc:	.word	0x00000f90
   168d0:	.word	0x00000fb0
   168d4:	.word	0x00000fc4
   168d8:	.word	0x00000fd8
   168dc:	.word	0x0000100c
   168e0:	.word	0x0000101c
   168e4:	.word	0x0000102c
   168e8:	.word	0x00001040
   168ec:	.word	0x00001050
   168f0:	.word	0x00001064
   168f4:	.word	0x00001074
   168f8:	.word	0x00001080
   168fc:	.word	0x0000108c
   16900:	.word	0x0000109c
   16904:	.word	0x000010ac
   16908:	.word	0x000010c0
   1690c:	.word	0x000010d4
   16910:	.word	0x000010e8
   16914:	.word	0x000010fc
   16918:	.word	0x00001110
   1691c:	.word	0x00001124
   16920:	.word	0x00001150
   16924:	.word	0x00001168
   16928:	.word	0x00001180
   1692c:	.word	0x00001aa0
   16930:	.word	0x00001194
   16934:	.word	0x00001aa0
   16938:	.word	0x000011c8
   1693c:	.word	0x0000129c
   16940:	.word	0x00001aa0
   16944:	.word	0x00001364
   16948:	.word	0x00001420
   1694c:	.word	0x00001430
   16950:	.word	0x00001444
   16954:	.word	0x00001458
   16958:	.word	0x00001464
   1695c:	.word	0x00001470
   16960:	.word	0x0000147c
   16964:	.word	0x00001488
   16968:	.word	0x00001494
   1696c:	.word	0x000014a0
   16970:	.word	0x00001aa0
   16974:	.word	0x000014b4
   16978:	.word	0x000014e4
   1697c:	.word	0x00001520
   16980:	.word	0x00001548
   16984:	.word	0x00001570
   16988:	.word	0x00001598
   1698c:	.word	0x000015c0
   16990:	.word	0x000015ec
   16994:	.word	0x0000161c
   16998:	.word	0x00001648
   1699c:	.word	0x00001670
   169a0:	.word	0x00001684
   169a4:	.word	0x0000169c
   169a8:	.word	0x000016a8
   169ac:	.word	0x000016b4
   169b0:	.word	0x000016c0
   169b4:	.word	0x000016cc
   169b8:	.word	0x000016d8
   169bc:	.word	0x00001aa0
   169c0:	.word	0x000016e4
   169c4:	.word	0x000016fc
   169c8:	.word	0x00001708
   169cc:	.word	0x00001714
   169d0:	.word	0x00001720
   169d4:	.word	0x0000172c
   169d8:	.word	0x00001738
   169dc:	.word	0x00001744
   169e0:	.word	0x00001750
   169e4:	.word	0x0000175c
   169e8:	.word	0x00001768
   169ec:	.word	0x00001774
   169f0:	.word	0x00001780
   169f4:	.word	0x0000178c
   169f8:	.word	0x00001798
   169fc:	.word	0x00001aa0
   16a00:	.word	0x000017a4
   16a04:	.word	0x000017dc
   16a08:	.word	0x00001814
   16a0c:	.word	0x00001854
   16a10:	.word	0x00001aa0
   16a14:	.word	0x000018a0
   16a18:	.word	0x000018e4
   16a1c:	.word	0x000018f0
   16a20:	.word	0x000018fc
   16a24:	.word	0x00001908
   16a28:	.word	0x00001914
   16a2c:	.word	0x00001920
   16a30:	.word	0x0000192c
   16a34:	.word	0x00001aa0
   16a38:	.word	0x00001938
   16a3c:	.word	0x00001970
   16a40:	.word	0x000019a8
   16a44:	.word	0x000019e8
   16a48:	.word	0x00001aa0
   16a4c:	.word	0x00001a50
   16a50:	ldr	r0, [sp, #176]	; 0xb0
   16a54:	ldr	r0, [r0, #12]
   16a58:	bl	4b48 <sf_finish_parse>
   16a5c:	b	181d0 <sfbpf_parse+0x1f1c>
   16a60:	ldr	r0, [pc, #3996]	; 17a04 <sfbpf_parse+0x1750>
   16a64:	add	r0, pc, r0
   16a68:	ldrb	r1, [r0]
   16a6c:	strb	r1, [sp, #144]	; 0x90
   16a70:	ldrb	r1, [r0, #1]
   16a74:	strb	r1, [sp, #145]	; 0x91
   16a78:	ldrb	r1, [r0, #2]
   16a7c:	strb	r1, [sp, #146]	; 0x92
   16a80:	ldrb	r0, [r0, #3]
   16a84:	strb	r0, [sp, #147]	; 0x93
   16a88:	b	181d0 <sfbpf_parse+0x1f1c>
   16a8c:	ldr	r0, [sp, #176]	; 0xb0
   16a90:	mvn	r1, #19
   16a94:	add	r0, r0, r1
   16a98:	ldr	r0, [r0]
   16a9c:	ldr	r1, [sp, #176]	; 0xb0
   16aa0:	ldr	r1, [r1, #12]
   16aa4:	bl	4ddc <sf_gen_and>
   16aa8:	ldr	r0, [sp, #176]	; 0xb0
   16aac:	ldr	r1, [r0]
   16ab0:	str	r1, [sp, #144]	; 0x90
   16ab4:	ldr	r1, [r0, #4]
   16ab8:	str	r1, [sp, #148]	; 0x94
   16abc:	ldr	r1, [r0, #8]
   16ac0:	str	r1, [sp, #152]	; 0x98
   16ac4:	ldr	r0, [r0, #12]
   16ac8:	str	r0, [sp, #156]	; 0x9c
   16acc:	b	181d0 <sfbpf_parse+0x1f1c>
   16ad0:	ldr	r0, [sp, #176]	; 0xb0
   16ad4:	mvn	r1, #19
   16ad8:	add	r0, r0, r1
   16adc:	ldr	r0, [r0]
   16ae0:	ldr	r1, [sp, #176]	; 0xb0
   16ae4:	ldr	r1, [r1, #12]
   16ae8:	bl	4ddc <sf_gen_and>
   16aec:	ldr	r0, [sp, #176]	; 0xb0
   16af0:	ldr	r1, [r0]
   16af4:	str	r1, [sp, #144]	; 0x90
   16af8:	ldr	r1, [r0, #4]
   16afc:	str	r1, [sp, #148]	; 0x94
   16b00:	ldr	r1, [r0, #8]
   16b04:	str	r1, [sp, #152]	; 0x98
   16b08:	ldr	r0, [r0, #12]
   16b0c:	str	r0, [sp, #156]	; 0x9c
   16b10:	b	181d0 <sfbpf_parse+0x1f1c>
   16b14:	ldr	r0, [sp, #176]	; 0xb0
   16b18:	mvn	r1, #19
   16b1c:	add	r0, r0, r1
   16b20:	ldr	r0, [r0]
   16b24:	ldr	r1, [sp, #176]	; 0xb0
   16b28:	ldr	r1, [r1, #12]
   16b2c:	bl	4f94 <sf_gen_or>
   16b30:	ldr	r0, [sp, #176]	; 0xb0
   16b34:	ldr	r1, [r0]
   16b38:	str	r1, [sp, #144]	; 0x90
   16b3c:	ldr	r1, [r0, #4]
   16b40:	str	r1, [sp, #148]	; 0x94
   16b44:	ldr	r1, [r0, #8]
   16b48:	str	r1, [sp, #152]	; 0x98
   16b4c:	ldr	r0, [r0, #12]
   16b50:	str	r0, [sp, #156]	; 0x9c
   16b54:	b	181d0 <sfbpf_parse+0x1f1c>
   16b58:	ldr	r0, [sp, #176]	; 0xb0
   16b5c:	mvn	r1, #19
   16b60:	add	r0, r0, r1
   16b64:	ldr	r0, [r0]
   16b68:	ldr	r1, [sp, #176]	; 0xb0
   16b6c:	ldr	r1, [r1, #12]
   16b70:	bl	4f94 <sf_gen_or>
   16b74:	ldr	r0, [sp, #176]	; 0xb0
   16b78:	ldr	r1, [r0]
   16b7c:	str	r1, [sp, #144]	; 0x90
   16b80:	ldr	r1, [r0, #4]
   16b84:	str	r1, [sp, #148]	; 0x94
   16b88:	ldr	r1, [r0, #8]
   16b8c:	str	r1, [sp, #152]	; 0x98
   16b90:	ldr	r0, [r0, #12]
   16b94:	str	r0, [sp, #156]	; 0x9c
   16b98:	b	181d0 <sfbpf_parse+0x1f1c>
   16b9c:	ldr	r0, [sp, #176]	; 0xb0
   16ba0:	mvn	r1, #15
   16ba4:	add	r0, r0, r1
   16ba8:	ldr	r1, [r0]
   16bac:	str	r1, [sp, #144]	; 0x90
   16bb0:	ldr	r1, [r0, #4]
   16bb4:	str	r1, [sp, #148]	; 0x94
   16bb8:	ldr	r1, [r0, #8]
   16bbc:	str	r1, [sp, #152]	; 0x98
   16bc0:	ldr	r0, [r0, #12]
   16bc4:	str	r0, [sp, #156]	; 0x9c
   16bc8:	b	181d0 <sfbpf_parse+0x1f1c>
   16bcc:	ldr	r0, [sp, #176]	; 0xb0
   16bd0:	mvn	r1, #15
   16bd4:	add	r0, r0, r1
   16bd8:	ldr	r1, [r0]
   16bdc:	str	r1, [sp, #144]	; 0x90
   16be0:	ldr	r1, [r0, #4]
   16be4:	str	r1, [sp, #148]	; 0x94
   16be8:	ldr	r1, [r0, #8]
   16bec:	str	r1, [sp, #152]	; 0x98
   16bf0:	ldr	r0, [r0, #12]
   16bf4:	str	r0, [sp, #156]	; 0x9c
   16bf8:	b	181d0 <sfbpf_parse+0x1f1c>
   16bfc:	ldr	r0, [sp, #176]	; 0xb0
   16c00:	ldr	r1, [r0]
   16c04:	ldr	r0, [r0, #-16]
   16c08:	str	r0, [sp, #144]	; 0x90
   16c0c:	ldr	r0, [sp, #144]	; 0x90
   16c10:	str	r0, [sp, #116]	; 0x74
   16c14:	ldr	r2, [sp, #116]	; 0x74
   16c18:	mov	r0, #0
   16c1c:	bl	a09c <sf_gen_ncode>
   16c20:	str	r0, [sp, #156]	; 0x9c
   16c24:	b	181d0 <sfbpf_parse+0x1f1c>
   16c28:	ldr	r0, [sp, #176]	; 0xb0
   16c2c:	mvn	r1, #15
   16c30:	add	r0, r0, r1
   16c34:	ldr	r1, [r0]
   16c38:	str	r1, [sp, #144]	; 0x90
   16c3c:	ldr	r1, [r0, #4]
   16c40:	str	r1, [sp, #148]	; 0x94
   16c44:	ldr	r1, [r0, #8]
   16c48:	str	r1, [sp, #152]	; 0x98
   16c4c:	ldr	r0, [r0, #12]
   16c50:	str	r0, [sp, #156]	; 0x9c
   16c54:	b	181d0 <sfbpf_parse+0x1f1c>
   16c58:	ldr	r0, [sp, #176]	; 0xb0
   16c5c:	ldr	r1, [r0]
   16c60:	ldr	r0, [r0, #-16]
   16c64:	str	r0, [sp, #144]	; 0x90
   16c68:	ldr	r0, [sp, #144]	; 0x90
   16c6c:	str	r0, [sp, #112]	; 0x70
   16c70:	ldr	r0, [sp, #112]	; 0x70
   16c74:	str	r0, [sp, #52]	; 0x34
   16c78:	mov	r0, r1
   16c7c:	ldr	r1, [sp, #52]	; 0x34
   16c80:	bl	6ec8 <sf_gen_scode>
   16c84:	str	r0, [sp, #156]	; 0x9c
   16c88:	b	181d0 <sfbpf_parse+0x1f1c>
   16c8c:	ldr	r0, [sp, #176]	; 0xb0
   16c90:	ldr	r1, [r0, #-32]	; 0xffffffe0
   16c94:	ldr	r2, [r0]
   16c98:	ldr	r0, [r0, #-48]	; 0xffffffd0
   16c9c:	str	r0, [sp, #144]	; 0x90
   16ca0:	ldr	r0, [sp, #144]	; 0x90
   16ca4:	str	r0, [sp, #108]	; 0x6c
   16ca8:	ldr	r3, [sp, #108]	; 0x6c
   16cac:	mov	r0, #0
   16cb0:	str	r0, [sp, #48]	; 0x30
   16cb4:	mov	r0, r1
   16cb8:	ldr	r1, [sp, #48]	; 0x30
   16cbc:	bl	9f20 <sf_gen_mcode>
   16cc0:	str	r0, [sp, #156]	; 0x9c
   16cc4:	b	181d0 <sfbpf_parse+0x1f1c>
   16cc8:	ldr	r0, [sp, #176]	; 0xb0
   16ccc:	ldr	r1, [r0, #-32]	; 0xffffffe0
   16cd0:	ldr	r2, [r0]
   16cd4:	ldr	r0, [r0, #-48]	; 0xffffffd0
   16cd8:	str	r0, [sp, #144]	; 0x90
   16cdc:	ldr	r0, [sp, #144]	; 0x90
   16ce0:	str	r0, [sp, #104]	; 0x68
   16ce4:	ldr	r3, [sp, #104]	; 0x68
   16ce8:	mov	r0, #0
   16cec:	str	r0, [sp, #44]	; 0x2c
   16cf0:	mov	r0, r1
   16cf4:	mov	r1, r2
   16cf8:	ldr	r2, [sp, #44]	; 0x2c
   16cfc:	bl	9f20 <sf_gen_mcode>
   16d00:	str	r0, [sp, #156]	; 0x9c
   16d04:	b	181d0 <sfbpf_parse+0x1f1c>
   16d08:	ldr	r0, [sp, #176]	; 0xb0
   16d0c:	mvn	r1, #15
   16d10:	add	r0, r0, r1
   16d14:	ldr	r0, [r0]
   16d18:	str	r0, [sp, #144]	; 0x90
   16d1c:	ldrb	r0, [sp, #144]	; 0x90
   16d20:	cmp	r0, #3
   16d24:	bne	16d34 <sfbpf_parse+0xa80>
   16d28:	ldr	r0, [pc, #4068]	; 17d14 <sfbpf_parse+0x1a60>
   16d2c:	add	r0, pc, r0
   16d30:	bl	2bb8 <sf_bpf_error>
   16d34:	ldrb	r0, [sp, #144]	; 0x90
   16d38:	cmp	r0, #7
   16d3c:	bne	16d4c <sfbpf_parse+0xa98>
   16d40:	ldr	r0, [pc, #4088]	; 17d40 <sfbpf_parse+0x1a8c>
   16d44:	add	r0, pc, r0
   16d48:	bl	2bb8 <sf_bpf_error>
   16d4c:	ldrb	r0, [sp, #144]	; 0x90
   16d50:	cmp	r0, #5
   16d54:	bne	16d64 <sfbpf_parse+0xab0>
   16d58:	ldr	r0, [pc, #4068]	; 17d44 <sfbpf_parse+0x1a90>
   16d5c:	add	r0, pc, r0
   16d60:	bl	2bb8 <sf_bpf_error>
   16d64:	ldrb	r0, [sp, #144]	; 0x90
   16d68:	cmp	r0, #6
   16d6c:	bne	16d7c <sfbpf_parse+0xac8>
   16d70:	ldr	r0, [pc, #4088]	; 17d70 <sfbpf_parse+0x1abc>
   16d74:	add	r0, pc, r0
   16d78:	bl	2bb8 <sf_bpf_error>
   16d7c:	b	16d80 <sfbpf_parse+0xacc>
   16d80:	b	16d84 <sfbpf_parse+0xad0>
   16d84:	b	16d88 <sfbpf_parse+0xad4>
   16d88:	ldr	r0, [sp, #176]	; 0xb0
   16d8c:	ldr	r0, [r0]
   16d90:	ldr	r2, [sp, #144]	; 0x90
   16d94:	mov	r1, #0
   16d98:	bl	a09c <sf_gen_ncode>
   16d9c:	str	r0, [sp, #156]	; 0x9c
   16da0:	b	181d0 <sfbpf_parse+0x1f1c>
   16da4:	ldr	r0, [sp, #176]	; 0xb0
   16da8:	ldr	r1, [r0, #-32]	; 0xffffffe0
   16dac:	ldr	r2, [r0]
   16db0:	ldr	r0, [r0, #-48]	; 0xffffffd0
   16db4:	str	r0, [sp, #144]	; 0x90
   16db8:	ldr	r0, [sp, #144]	; 0x90
   16dbc:	str	r0, [sp, #100]	; 0x64
   16dc0:	ldr	r3, [sp, #100]	; 0x64
   16dc4:	mov	r0, #0
   16dc8:	str	r0, [sp, #40]	; 0x28
   16dcc:	mov	r0, r1
   16dd0:	ldr	r1, [sp, #40]	; 0x28
   16dd4:	bl	a478 <sf_gen_mcode6>
   16dd8:	str	r0, [sp, #156]	; 0x9c
   16ddc:	b	181d0 <sfbpf_parse+0x1f1c>
   16de0:	ldr	r0, [sp, #176]	; 0xb0
   16de4:	ldr	r1, [r0]
   16de8:	ldr	r0, [r0, #-16]
   16dec:	str	r0, [sp, #144]	; 0x90
   16df0:	ldr	r0, [sp, #144]	; 0x90
   16df4:	str	r0, [sp, #96]	; 0x60
   16df8:	ldr	r3, [sp, #96]	; 0x60
   16dfc:	mov	r0, #0
   16e00:	mov	r2, #128	; 0x80
   16e04:	str	r0, [sp, #36]	; 0x24
   16e08:	mov	r0, r1
   16e0c:	ldr	r1, [sp, #36]	; 0x24
   16e10:	bl	a478 <sf_gen_mcode6>
   16e14:	str	r0, [sp, #156]	; 0x9c
   16e18:	b	181d0 <sfbpf_parse+0x1f1c>
   16e1c:	ldr	r0, [sp, #176]	; 0xb0
   16e20:	ldr	r1, [r0]
   16e24:	ldr	r0, [r0, #-16]
   16e28:	str	r0, [sp, #144]	; 0x90
   16e2c:	ldr	r0, [sp, #144]	; 0x90
   16e30:	str	r0, [sp, #92]	; 0x5c
   16e34:	ldr	r0, [sp, #92]	; 0x5c
   16e38:	str	r0, [sp, #32]
   16e3c:	mov	r0, r1
   16e40:	ldr	r1, [sp, #32]
   16e44:	bl	a738 <sf_gen_ecode>
   16e48:	str	r0, [sp, #156]	; 0x9c
   16e4c:	ldr	r0, [sp, #176]	; 0xb0
   16e50:	ldr	r0, [r0]
   16e54:	bl	ebc <free@plt>
   16e58:	b	181d0 <sfbpf_parse+0x1f1c>
   16e5c:	ldr	r0, [sp, #176]	; 0xb0
   16e60:	ldr	r1, [r0]
   16e64:	ldr	r0, [r0, #-16]
   16e68:	str	r0, [sp, #144]	; 0x90
   16e6c:	ldr	r0, [sp, #144]	; 0x90
   16e70:	str	r0, [sp, #88]	; 0x58
   16e74:	ldr	r0, [sp, #88]	; 0x58
   16e78:	str	r0, [sp, #28]
   16e7c:	mov	r0, r1
   16e80:	ldr	r1, [sp, #28]
   16e84:	bl	cc58 <sf_gen_acode>
   16e88:	str	r0, [sp, #156]	; 0x9c
   16e8c:	ldr	r0, [sp, #176]	; 0xb0
   16e90:	ldr	r0, [r0]
   16e94:	bl	ebc <free@plt>
   16e98:	b	181d0 <sfbpf_parse+0x1f1c>
   16e9c:	ldr	r0, [sp, #176]	; 0xb0
   16ea0:	ldr	r0, [r0, #12]
   16ea4:	bl	502c <sf_gen_not>
   16ea8:	ldr	r0, [sp, #176]	; 0xb0
   16eac:	ldr	r1, [r0]
   16eb0:	str	r1, [sp, #144]	; 0x90
   16eb4:	ldr	r1, [r0, #4]
   16eb8:	str	r1, [sp, #148]	; 0x94
   16ebc:	ldr	r1, [r0, #8]
   16ec0:	str	r1, [sp, #152]	; 0x98
   16ec4:	ldr	r0, [r0, #12]
   16ec8:	str	r0, [sp, #156]	; 0x9c
   16ecc:	b	181d0 <sfbpf_parse+0x1f1c>
   16ed0:	ldr	r0, [sp, #176]	; 0xb0
   16ed4:	mvn	r1, #15
   16ed8:	add	r0, r0, r1
   16edc:	ldr	r1, [r0]
   16ee0:	str	r1, [sp, #144]	; 0x90
   16ee4:	ldr	r1, [r0, #4]
   16ee8:	str	r1, [sp, #148]	; 0x94
   16eec:	ldr	r1, [r0, #8]
   16ef0:	str	r1, [sp, #152]	; 0x98
   16ef4:	ldr	r0, [r0, #12]
   16ef8:	str	r0, [sp, #156]	; 0x9c
   16efc:	b	181d0 <sfbpf_parse+0x1f1c>
   16f00:	ldr	r0, [sp, #176]	; 0xb0
   16f04:	mvn	r1, #15
   16f08:	add	r0, r0, r1
   16f0c:	ldr	r1, [r0]
   16f10:	str	r1, [sp, #144]	; 0x90
   16f14:	ldr	r1, [r0, #4]
   16f18:	str	r1, [sp, #148]	; 0x94
   16f1c:	ldr	r1, [r0, #8]
   16f20:	str	r1, [sp, #152]	; 0x98
   16f24:	ldr	r0, [r0, #12]
   16f28:	str	r0, [sp, #156]	; 0x9c
   16f2c:	b	181d0 <sfbpf_parse+0x1f1c>
   16f30:	ldr	r0, [sp, #176]	; 0xb0
   16f34:	mvn	r1, #19
   16f38:	add	r0, r0, r1
   16f3c:	ldr	r0, [r0]
   16f40:	ldr	r1, [sp, #176]	; 0xb0
   16f44:	ldr	r1, [r1, #12]
   16f48:	bl	4ddc <sf_gen_and>
   16f4c:	ldr	r0, [sp, #176]	; 0xb0
   16f50:	ldr	r1, [r0]
   16f54:	str	r1, [sp, #144]	; 0x90
   16f58:	ldr	r1, [r0, #4]
   16f5c:	str	r1, [sp, #148]	; 0x94
   16f60:	ldr	r1, [r0, #8]
   16f64:	str	r1, [sp, #152]	; 0x98
   16f68:	ldr	r0, [r0, #12]
   16f6c:	str	r0, [sp, #156]	; 0x9c
   16f70:	b	181d0 <sfbpf_parse+0x1f1c>
   16f74:	ldr	r0, [sp, #176]	; 0xb0
   16f78:	mvn	r1, #19
   16f7c:	add	r0, r0, r1
   16f80:	ldr	r0, [r0]
   16f84:	ldr	r1, [sp, #176]	; 0xb0
   16f88:	ldr	r1, [r1, #12]
   16f8c:	bl	4f94 <sf_gen_or>
   16f90:	ldr	r0, [sp, #176]	; 0xb0
   16f94:	ldr	r1, [r0]
   16f98:	str	r1, [sp, #144]	; 0x90
   16f9c:	ldr	r1, [r0, #4]
   16fa0:	str	r1, [sp, #148]	; 0x94
   16fa4:	ldr	r1, [r0, #8]
   16fa8:	str	r1, [sp, #152]	; 0x98
   16fac:	ldr	r0, [r0, #12]
   16fb0:	str	r0, [sp, #156]	; 0x9c
   16fb4:	b	181d0 <sfbpf_parse+0x1f1c>
   16fb8:	ldr	r0, [sp, #176]	; 0xb0
   16fbc:	ldr	r1, [r0]
   16fc0:	ldr	r0, [r0, #-16]
   16fc4:	str	r0, [sp, #144]	; 0x90
   16fc8:	ldr	r0, [sp, #144]	; 0x90
   16fcc:	str	r0, [sp, #84]	; 0x54
   16fd0:	ldr	r2, [sp, #84]	; 0x54
   16fd4:	mov	r0, #0
   16fd8:	bl	a09c <sf_gen_ncode>
   16fdc:	str	r0, [sp, #156]	; 0x9c
   16fe0:	b	181d0 <sfbpf_parse+0x1f1c>
   16fe4:	ldr	r0, [sp, #176]	; 0xb0
   16fe8:	ldr	r0, [r0, #12]
   16fec:	bl	502c <sf_gen_not>
   16ff0:	ldr	r0, [sp, #176]	; 0xb0
   16ff4:	ldr	r1, [r0]
   16ff8:	str	r1, [sp, #144]	; 0x90
   16ffc:	ldr	r1, [r0, #4]
   17000:	str	r1, [sp, #148]	; 0x94
   17004:	ldr	r1, [r0, #8]
   17008:	str	r1, [sp, #152]	; 0x98
   1700c:	ldr	r0, [r0, #12]
   17010:	str	r0, [sp, #156]	; 0x9c
   17014:	b	181d0 <sfbpf_parse+0x1f1c>
   17018:	ldr	r0, [sp, #176]	; 0xb0
   1701c:	mvn	r1, #31
   17020:	add	r0, r0, r1
   17024:	ldr	r0, [r0]
   17028:	strb	r0, [sp, #145]	; 0x91
   1702c:	ldr	r0, [sp, #176]	; 0xb0
   17030:	mvn	r1, #15
   17034:	add	r0, r0, r1
   17038:	ldr	r0, [r0]
   1703c:	strb	r0, [sp, #146]	; 0x92
   17040:	ldr	r0, [sp, #176]	; 0xb0
   17044:	ldr	r0, [r0]
   17048:	strb	r0, [sp, #144]	; 0x90
   1704c:	b	181d0 <sfbpf_parse+0x1f1c>
   17050:	ldr	r0, [sp, #176]	; 0xb0
   17054:	mvn	r1, #15
   17058:	add	r0, r0, r1
   1705c:	ldr	r0, [r0]
   17060:	strb	r0, [sp, #145]	; 0x91
   17064:	ldr	r0, [sp, #176]	; 0xb0
   17068:	ldr	r0, [r0]
   1706c:	strb	r0, [sp, #146]	; 0x92
   17070:	movw	r0, #0
   17074:	strb	r0, [sp, #144]	; 0x90
   17078:	b	181d0 <sfbpf_parse+0x1f1c>
   1707c:	ldr	r0, [sp, #176]	; 0xb0
   17080:	mvn	r1, #15
   17084:	add	r0, r0, r1
   17088:	ldr	r0, [r0]
   1708c:	strb	r0, [sp, #145]	; 0x91
   17090:	movw	r0, #0
   17094:	strb	r0, [sp, #146]	; 0x92
   17098:	ldr	r0, [sp, #176]	; 0xb0
   1709c:	ldr	r0, [r0]
   170a0:	strb	r0, [sp, #144]	; 0x90
   170a4:	b	181d0 <sfbpf_parse+0x1f1c>
   170a8:	ldr	r0, [sp, #176]	; 0xb0
   170ac:	mvn	r1, #15
   170b0:	add	r0, r0, r1
   170b4:	ldr	r0, [r0]
   170b8:	strb	r0, [sp, #145]	; 0x91
   170bc:	movw	r0, #0
   170c0:	strb	r0, [sp, #146]	; 0x92
   170c4:	movw	r0, #5
   170c8:	strb	r0, [sp, #144]	; 0x90
   170cc:	b	181d0 <sfbpf_parse+0x1f1c>
   170d0:	ldr	r0, [sp, #176]	; 0xb0
   170d4:	mvn	r1, #15
   170d8:	add	r0, r0, r1
   170dc:	ldr	r0, [r0]
   170e0:	strb	r0, [sp, #145]	; 0x91
   170e4:	movw	r0, #0
   170e8:	strb	r0, [sp, #146]	; 0x92
   170ec:	movw	r0, #6
   170f0:	strb	r0, [sp, #144]	; 0x90
   170f4:	b	181d0 <sfbpf_parse+0x1f1c>
   170f8:	ldr	r0, [sp, #176]	; 0xb0
   170fc:	mvn	r1, #15
   17100:	add	r0, r0, r1
   17104:	ldr	r0, [r0]
   17108:	strb	r0, [sp, #145]	; 0x91
   1710c:	movw	r0, #0
   17110:	strb	r0, [sp, #146]	; 0x92
   17114:	ldr	r0, [sp, #176]	; 0xb0
   17118:	ldr	r0, [r0]
   1711c:	strb	r0, [sp, #144]	; 0x90
   17120:	b	181d0 <sfbpf_parse+0x1f1c>
   17124:	ldr	r0, [sp, #176]	; 0xb0
   17128:	ldr	r1, [r0]
   1712c:	str	r1, [sp, #144]	; 0x90
   17130:	ldr	r1, [r0, #4]
   17134:	str	r1, [sp, #148]	; 0x94
   17138:	ldr	r1, [r0, #8]
   1713c:	str	r1, [sp, #152]	; 0x98
   17140:	ldr	r0, [r0, #12]
   17144:	str	r0, [sp, #156]	; 0x9c
   17148:	b	181d0 <sfbpf_parse+0x1f1c>
   1714c:	ldr	r0, [sp, #176]	; 0xb0
   17150:	mvn	r1, #3
   17154:	add	r0, r0, r1
   17158:	ldr	r0, [r0]
   1715c:	str	r0, [sp, #156]	; 0x9c
   17160:	ldr	r0, [sp, #176]	; 0xb0
   17164:	mvn	r1, #31
   17168:	add	r0, r0, r1
   1716c:	ldr	r0, [r0]
   17170:	str	r0, [sp, #144]	; 0x90
   17174:	b	181d0 <sfbpf_parse+0x1f1c>
   17178:	ldr	r0, [sp, #176]	; 0xb0
   1717c:	ldr	r0, [r0]
   17180:	bl	5064 <sf_gen_proto_abbrev>
   17184:	ldr	r1, [pc, #4076]	; 18178 <sfbpf_parse+0x1ec4>
   17188:	add	r1, pc, r1
   1718c:	str	r0, [sp, #156]	; 0x9c
   17190:	ldrb	r0, [r1]
   17194:	strb	r0, [sp, #144]	; 0x90
   17198:	ldrb	r0, [r1, #1]
   1719c:	strb	r0, [sp, #145]	; 0x91
   171a0:	ldrb	r0, [r1, #2]
   171a4:	strb	r0, [sp, #146]	; 0x92
   171a8:	ldrb	r0, [r1, #3]
   171ac:	strb	r0, [sp, #147]	; 0x93
   171b0:	b	181d0 <sfbpf_parse+0x1f1c>
   171b4:	ldr	r0, [sp, #176]	; 0xb0
   171b8:	mvn	r1, #15
   171bc:	add	r0, r0, r1
   171c0:	ldr	r0, [r0]
   171c4:	ldr	r1, [sp, #176]	; 0xb0
   171c8:	mvn	r2, #31
   171cc:	add	r1, r1, r2
   171d0:	ldr	r1, [r1]
   171d4:	ldr	r2, [sp, #176]	; 0xb0
   171d8:	ldr	r2, [r2]
   171dc:	movw	r3, #0
   171e0:	bl	b348 <sf_gen_relation>
   171e4:	ldr	r1, [pc, #4052]	; 181c0 <sfbpf_parse+0x1f0c>
   171e8:	add	r1, pc, r1
   171ec:	str	r0, [sp, #156]	; 0x9c
   171f0:	ldrb	r0, [r1]
   171f4:	strb	r0, [sp, #144]	; 0x90
   171f8:	ldrb	r0, [r1, #1]
   171fc:	strb	r0, [sp, #145]	; 0x91
   17200:	ldrb	r0, [r1, #2]
   17204:	strb	r0, [sp, #146]	; 0x92
   17208:	ldrb	r0, [r1, #3]
   1720c:	strb	r0, [sp, #147]	; 0x93
   17210:	b	181d0 <sfbpf_parse+0x1f1c>
   17214:	ldr	r0, [sp, #176]	; 0xb0
   17218:	mvn	r1, #15
   1721c:	add	r0, r0, r1
   17220:	ldr	r0, [r0]
   17224:	ldr	r1, [sp, #176]	; 0xb0
   17228:	mvn	r2, #31
   1722c:	add	r1, r1, r2
   17230:	ldr	r1, [r1]
   17234:	ldr	r2, [sp, #176]	; 0xb0
   17238:	ldr	r2, [r2]
   1723c:	movw	r3, #1
   17240:	bl	b348 <sf_gen_relation>
   17244:	ldr	r1, [pc, #3960]	; 181c4 <sfbpf_parse+0x1f10>
   17248:	add	r1, pc, r1
   1724c:	str	r0, [sp, #156]	; 0x9c
   17250:	ldrb	r0, [r1]
   17254:	strb	r0, [sp, #144]	; 0x90
   17258:	ldrb	r0, [r1, #1]
   1725c:	strb	r0, [sp, #145]	; 0x91
   17260:	ldrb	r0, [r1, #2]
   17264:	strb	r0, [sp, #146]	; 0x92
   17268:	ldrb	r0, [r1, #3]
   1726c:	strb	r0, [sp, #147]	; 0x93
   17270:	b	181d0 <sfbpf_parse+0x1f1c>
   17274:	ldr	r0, [pc, #3916]	; 181c8 <sfbpf_parse+0x1f14>
   17278:	add	r0, pc, r0
   1727c:	ldr	r1, [sp, #176]	; 0xb0
   17280:	ldr	r1, [r1]
   17284:	str	r1, [sp, #156]	; 0x9c
   17288:	ldrb	r1, [r0]
   1728c:	strb	r1, [sp, #144]	; 0x90
   17290:	ldrb	r1, [r0, #1]
   17294:	strb	r1, [sp, #145]	; 0x91
   17298:	ldrb	r1, [r0, #2]
   1729c:	strb	r1, [sp, #146]	; 0x92
   172a0:	ldrb	r0, [r0, #3]
   172a4:	strb	r0, [sp, #147]	; 0x93
   172a8:	b	181d0 <sfbpf_parse+0x1f1c>
   172ac:	.word	0x000238ac
   172b0:	.word	0x000238a8
   172b4:	ldr	r0, [sp, #176]	; 0xb0
   172b8:	ldr	r0, [r0]
   172bc:	bl	d4c0 <sf_gen_atmtype_abbrev>
   172c0:	ldr	r1, [pc, #4092]	; 182c4 <sfbpf_parse+0x2010>
   172c4:	add	r1, pc, r1
   172c8:	str	r0, [sp, #156]	; 0x9c
   172cc:	ldrb	r0, [r1]
   172d0:	strb	r0, [sp, #144]	; 0x90
   172d4:	ldrb	r0, [r1, #1]
   172d8:	strb	r0, [sp, #145]	; 0x91
   172dc:	ldrb	r0, [r1, #2]
   172e0:	strb	r0, [sp, #146]	; 0x92
   172e4:	ldrb	r0, [r1, #3]
   172e8:	strb	r0, [sp, #147]	; 0x93
   172ec:	b	181d0 <sfbpf_parse+0x1f1c>
   172f0:	ldr	r0, [sp, #176]	; 0xb0
   172f4:	ldr	r0, [r0]
   172f8:	bl	defc <sf_gen_atmmulti_abbrev>
   172fc:	ldr	r1, [pc, #4080]	; 182f4 <sfbpf_parse+0x2040>
   17300:	add	r1, pc, r1
   17304:	str	r0, [sp, #156]	; 0x9c
   17308:	ldrb	r0, [r1]
   1730c:	strb	r0, [sp, #144]	; 0x90
   17310:	ldrb	r0, [r1, #1]
   17314:	strb	r0, [sp, #145]	; 0x91
   17318:	ldrb	r0, [r1, #2]
   1731c:	strb	r0, [sp, #146]	; 0x92
   17320:	ldrb	r0, [r1, #3]
   17324:	strb	r0, [sp, #147]	; 0x93
   17328:	b	181d0 <sfbpf_parse+0x1f1c>
   1732c:	ldr	r0, [pc, #4068]	; 18318 <sfbpf_parse+0x2064>
   17330:	add	r0, pc, r0
   17334:	ldr	r1, [sp, #176]	; 0xb0
   17338:	ldr	r1, [r1, #12]
   1733c:	str	r1, [sp, #156]	; 0x9c
   17340:	ldrb	r1, [r0]
   17344:	strb	r1, [sp, #144]	; 0x90
   17348:	ldrb	r1, [r0, #1]
   1734c:	strb	r1, [sp, #145]	; 0x91
   17350:	ldrb	r1, [r0, #2]
   17354:	strb	r1, [sp, #146]	; 0x92
   17358:	ldrb	r0, [r0, #3]
   1735c:	strb	r0, [sp, #147]	; 0x93
   17360:	b	181d0 <sfbpf_parse+0x1f1c>
   17364:	ldr	r0, [sp, #176]	; 0xb0
   17368:	ldr	r0, [r0]
   1736c:	bl	d8e4 <sf_gen_mtp2type_abbrev>
   17370:	ldr	r1, [pc, #4064]	; 18358 <sfbpf_parse+0x20a4>
   17374:	add	r1, pc, r1
   17378:	str	r0, [sp, #156]	; 0x9c
   1737c:	ldrb	r0, [r1]
   17380:	strb	r0, [sp, #144]	; 0x90
   17384:	ldrb	r0, [r1, #1]
   17388:	strb	r0, [sp, #145]	; 0x91
   1738c:	ldrb	r0, [r1, #2]
   17390:	strb	r0, [sp, #146]	; 0x92
   17394:	ldrb	r0, [r1, #3]
   17398:	strb	r0, [sp, #147]	; 0x93
   1739c:	b	181d0 <sfbpf_parse+0x1f1c>
   173a0:	ldr	r0, [pc, #4020]	; 1835c <sfbpf_parse+0x20a8>
   173a4:	add	r0, pc, r0
   173a8:	ldr	r1, [sp, #176]	; 0xb0
   173ac:	ldr	r1, [r1, #12]
   173b0:	str	r1, [sp, #156]	; 0x9c
   173b4:	ldrb	r1, [r0]
   173b8:	strb	r1, [sp, #144]	; 0x90
   173bc:	ldrb	r1, [r0, #1]
   173c0:	strb	r1, [sp, #145]	; 0x91
   173c4:	ldrb	r1, [r0, #2]
   173c8:	strb	r1, [sp, #146]	; 0x92
   173cc:	ldrb	r0, [r0, #3]
   173d0:	strb	r0, [sp, #147]	; 0x93
   173d4:	b	181d0 <sfbpf_parse+0x1f1c>
   173d8:	movw	r0, #0
   173dc:	str	r0, [sp, #144]	; 0x90
   173e0:	b	181d0 <sfbpf_parse+0x1f1c>
   173e4:	movw	r0, #1
   173e8:	str	r0, [sp, #144]	; 0x90
   173ec:	b	181d0 <sfbpf_parse+0x1f1c>
   173f0:	movw	r0, #2
   173f4:	str	r0, [sp, #144]	; 0x90
   173f8:	b	181d0 <sfbpf_parse+0x1f1c>
   173fc:	movw	r0, #3
   17400:	str	r0, [sp, #144]	; 0x90
   17404:	b	181d0 <sfbpf_parse+0x1f1c>
   17408:	movw	r0, #3
   1740c:	str	r0, [sp, #144]	; 0x90
   17410:	b	181d0 <sfbpf_parse+0x1f1c>
   17414:	movw	r0, #4
   17418:	str	r0, [sp, #144]	; 0x90
   1741c:	b	181d0 <sfbpf_parse+0x1f1c>
   17420:	movw	r0, #4
   17424:	str	r0, [sp, #144]	; 0x90
   17428:	b	181d0 <sfbpf_parse+0x1f1c>
   1742c:	movw	r0, #5
   17430:	str	r0, [sp, #144]	; 0x90
   17434:	b	181d0 <sfbpf_parse+0x1f1c>
   17438:	movw	r0, #6
   1743c:	str	r0, [sp, #144]	; 0x90
   17440:	b	181d0 <sfbpf_parse+0x1f1c>
   17444:	movw	r0, #7
   17448:	str	r0, [sp, #144]	; 0x90
   1744c:	b	181d0 <sfbpf_parse+0x1f1c>
   17450:	movw	r0, #8
   17454:	str	r0, [sp, #144]	; 0x90
   17458:	b	181d0 <sfbpf_parse+0x1f1c>
   1745c:	movw	r0, #1
   17460:	str	r0, [sp, #144]	; 0x90
   17464:	b	181d0 <sfbpf_parse+0x1f1c>
   17468:	movw	r0, #2
   1746c:	str	r0, [sp, #144]	; 0x90
   17470:	b	181d0 <sfbpf_parse+0x1f1c>
   17474:	movw	r0, #3
   17478:	str	r0, [sp, #144]	; 0x90
   1747c:	b	181d0 <sfbpf_parse+0x1f1c>
   17480:	movw	r0, #7
   17484:	str	r0, [sp, #144]	; 0x90
   17488:	b	181d0 <sfbpf_parse+0x1f1c>
   1748c:	movw	r0, #4
   17490:	str	r0, [sp, #144]	; 0x90
   17494:	b	181d0 <sfbpf_parse+0x1f1c>
   17498:	movw	r0, #1
   1749c:	str	r0, [sp, #144]	; 0x90
   174a0:	b	181d0 <sfbpf_parse+0x1f1c>
   174a4:	movw	r0, #2
   174a8:	str	r0, [sp, #144]	; 0x90
   174ac:	b	181d0 <sfbpf_parse+0x1f1c>
   174b0:	movw	r0, #3
   174b4:	str	r0, [sp, #144]	; 0x90
   174b8:	b	181d0 <sfbpf_parse+0x1f1c>
   174bc:	movw	r0, #4
   174c0:	str	r0, [sp, #144]	; 0x90
   174c4:	b	181d0 <sfbpf_parse+0x1f1c>
   174c8:	movw	r0, #5
   174cc:	str	r0, [sp, #144]	; 0x90
   174d0:	b	181d0 <sfbpf_parse+0x1f1c>
   174d4:	.word	0x000072aa
   174d8:	movw	r0, #6
   174dc:	str	r0, [sp, #144]	; 0x90
   174e0:	b	181d0 <sfbpf_parse+0x1f1c>
   174e4:	.word	0x0000729e
   174e8:	movw	r0, #7
   174ec:	str	r0, [sp, #144]	; 0x90
   174f0:	b	181d0 <sfbpf_parse+0x1f1c>
   174f4:	movw	r0, #8
   174f8:	str	r0, [sp, #144]	; 0x90
   174fc:	b	181d0 <sfbpf_parse+0x1f1c>
   17500:	movw	r0, #9
   17504:	str	r0, [sp, #144]	; 0x90
   17508:	b	181d0 <sfbpf_parse+0x1f1c>
   1750c:	.word	0x00023668
   17510:	movw	r0, #10
   17514:	str	r0, [sp, #144]	; 0x90
   17518:	b	181d0 <sfbpf_parse+0x1f1c>
   1751c:	.word	0x00023650
   17520:	movw	r0, #21
   17524:	str	r0, [sp, #144]	; 0x90
   17528:	b	181d0 <sfbpf_parse+0x1f1c>
   1752c:	.word	0x00023644
   17530:	movw	r0, #22
   17534:	str	r0, [sp, #144]	; 0x90
   17538:	b	181d0 <sfbpf_parse+0x1f1c>
   1753c:	.word	0x00023630
   17540:	movw	r0, #11
   17544:	str	r0, [sp, #144]	; 0x90
   17548:	b	181d0 <sfbpf_parse+0x1f1c>
   1754c:	movw	r0, #23
   17550:	str	r0, [sp, #144]	; 0x90
   17554:	b	181d0 <sfbpf_parse+0x1f1c>
   17558:	.word	0x00023618
   1755c:	movw	r0, #12
   17560:	str	r0, [sp, #144]	; 0x90
   17564:	b	181d0 <sfbpf_parse+0x1f1c>
   17568:	movw	r0, #13
   1756c:	str	r0, [sp, #144]	; 0x90
   17570:	b	181d0 <sfbpf_parse+0x1f1c>
   17574:	.word	0x00007436
   17578:	.word	0x000235f8
   1757c:	movw	r0, #14
   17580:	str	r0, [sp, #144]	; 0x90
   17584:	b	181d0 <sfbpf_parse+0x1f1c>
   17588:	movw	r0, #16
   1758c:	str	r0, [sp, #144]	; 0x90
   17590:	b	181d0 <sfbpf_parse+0x1f1c>
   17594:	movw	r0, #15
   17598:	str	r0, [sp, #144]	; 0x90
   1759c:	b	181d0 <sfbpf_parse+0x1f1c>
   175a0:	movw	r0, #17
   175a4:	str	r0, [sp, #144]	; 0x90
   175a8:	b	181d0 <sfbpf_parse+0x1f1c>
   175ac:	movw	r0, #18
   175b0:	str	r0, [sp, #144]	; 0x90
   175b4:	b	181d0 <sfbpf_parse+0x1f1c>
   175b8:	movw	r0, #19
   175bc:	str	r0, [sp, #144]	; 0x90
   175c0:	b	181d0 <sfbpf_parse+0x1f1c>
   175c4:	movw	r0, #20
   175c8:	str	r0, [sp, #144]	; 0x90
   175cc:	b	181d0 <sfbpf_parse+0x1f1c>
   175d0:	.word	0x00007540
   175d4:	movw	r0, #24
   175d8:	str	r0, [sp, #144]	; 0x90
   175dc:	b	181d0 <sfbpf_parse+0x1f1c>
   175e0:	.word	0x00007534
   175e4:	movw	r0, #25
   175e8:	str	r0, [sp, #144]	; 0x90
   175ec:	b	181d0 <sfbpf_parse+0x1f1c>
   175f0:	movw	r0, #26
   175f4:	str	r0, [sp, #144]	; 0x90
   175f8:	b	181d0 <sfbpf_parse+0x1f1c>
   175fc:	.word	0x00007a50
   17600:	movw	r0, #31
   17604:	str	r0, [sp, #144]	; 0x90
   17608:	b	181d0 <sfbpf_parse+0x1f1c>
   1760c:	.word	0x00007a44
   17610:	movw	r0, #32
   17614:	str	r0, [sp, #144]	; 0x90
   17618:	b	181d0 <sfbpf_parse+0x1f1c>
   1761c:	movw	r0, #33	; 0x21
   17620:	str	r0, [sp, #144]	; 0x90
   17624:	b	181d0 <sfbpf_parse+0x1f1c>
   17628:	movw	r0, #39	; 0x27
   1762c:	str	r0, [sp, #144]	; 0x90
   17630:	b	181d0 <sfbpf_parse+0x1f1c>
   17634:	movw	r0, #36	; 0x24
   17638:	str	r0, [sp, #144]	; 0x90
   1763c:	b	181d0 <sfbpf_parse+0x1f1c>
   17640:	movw	r0, #38	; 0x26
   17644:	str	r0, [sp, #144]	; 0x90
   17648:	b	181d0 <sfbpf_parse+0x1f1c>
   1764c:	movw	r0, #37	; 0x25
   17650:	str	r0, [sp, #144]	; 0x90
   17654:	b	181d0 <sfbpf_parse+0x1f1c>
   17658:	.word	0x0002351c
   1765c:	movw	r0, #27
   17660:	str	r0, [sp, #144]	; 0x90
   17664:	b	181d0 <sfbpf_parse+0x1f1c>
   17668:	.word	0x0002350c
   1766c:	movw	r0, #28
   17670:	str	r0, [sp, #144]	; 0x90
   17674:	b	181d0 <sfbpf_parse+0x1f1c>
   17678:	movw	r0, #29
   1767c:	str	r0, [sp, #144]	; 0x90
   17680:	b	181d0 <sfbpf_parse+0x1f1c>
   17684:	movw	r0, #30
   17688:	str	r0, [sp, #144]	; 0x90
   1768c:	b	181d0 <sfbpf_parse+0x1f1c>
   17690:	movw	r0, #40	; 0x28
   17694:	str	r0, [sp, #144]	; 0x90
   17698:	b	181d0 <sfbpf_parse+0x1f1c>
   1769c:	.word	0x00007ee0
   176a0:	ldr	r0, [sp, #176]	; 0xb0
   176a4:	mvn	r1, #15
   176a8:	add	r0, r0, r1
   176ac:	ldr	r0, [r0]
   176b0:	bl	b9dc <sf_gen_broadcast>
   176b4:	str	r0, [sp, #144]	; 0x90
   176b8:	b	181d0 <sfbpf_parse+0x1f1c>
   176bc:	ldr	r0, [sp, #176]	; 0xb0
   176c0:	mvn	r1, #15
   176c4:	add	r0, r0, r1
   176c8:	ldr	r0, [r0]
   176cc:	bl	be58 <sf_gen_multicast>
   176d0:	str	r0, [sp, #144]	; 0x90
   176d4:	b	181d0 <sfbpf_parse+0x1f1c>
   176d8:	.word	0x00007fc2
   176dc:	ldr	r0, [sp, #176]	; 0xb0
   176e0:	ldr	r0, [r0]
   176e4:	bl	b7c0 <sf_gen_less>
   176e8:	str	r0, [sp, #144]	; 0x90
   176ec:	b	181d0 <sfbpf_parse+0x1f1c>
   176f0:	ldr	r0, [sp, #176]	; 0xb0
   176f4:	ldr	r0, [r0]
   176f8:	bl	b748 <sf_gen_greater>
   176fc:	str	r0, [sp, #144]	; 0x90
   17700:	b	181d0 <sfbpf_parse+0x1f1c>
   17704:	ldr	r0, [sp, #176]	; 0xb0
   17708:	mvn	r1, #15
   1770c:	add	r0, r0, r1
   17710:	ldr	r0, [r0]
   17714:	ldr	r1, [sp, #176]	; 0xb0
   17718:	mvn	r2, #31
   1771c:	add	r1, r1, r2
   17720:	ldr	r1, [r1]
   17724:	ldr	r2, [sp, #176]	; 0xb0
   17728:	ldr	r2, [r2]
   1772c:	bl	b7f4 <sf_gen_byteop>
   17730:	str	r0, [sp, #144]	; 0x90
   17734:	b	181d0 <sfbpf_parse+0x1f1c>
   17738:	movw	r0, #0
   1773c:	bl	c4c8 <sf_gen_inbound>
   17740:	str	r0, [sp, #144]	; 0x90
   17744:	b	181d0 <sfbpf_parse+0x1f1c>
   17748:	movw	r0, #1
   1774c:	bl	c4c8 <sf_gen_inbound>
   17750:	str	r0, [sp, #144]	; 0x90
   17754:	b	181d0 <sfbpf_parse+0x1f1c>
   17758:	ldr	r0, [sp, #176]	; 0xb0
   1775c:	ldr	r0, [r0]
   17760:	bl	ccf0 <sf_gen_vlan>
   17764:	str	r0, [sp, #144]	; 0x90
   17768:	b	181d0 <sfbpf_parse+0x1f1c>
   1776c:	mvn	r0, #0
   17770:	bl	ccf0 <sf_gen_vlan>
   17774:	str	r0, [sp, #144]	; 0x90
   17778:	b	181d0 <sfbpf_parse+0x1f1c>
   1777c:	ldr	r0, [sp, #176]	; 0xb0
   17780:	ldr	r0, [r0]
   17784:	bl	ce20 <sf_gen_mpls>
   17788:	str	r0, [sp, #144]	; 0x90
   1778c:	b	181d0 <sfbpf_parse+0x1f1c>
   17790:	mvn	r0, #0
   17794:	bl	ce20 <sf_gen_mpls>
   17798:	str	r0, [sp, #144]	; 0x90
   1779c:	b	181d0 <sfbpf_parse+0x1f1c>
   177a0:	bl	cfd8 <sf_gen_pppoed>
   177a4:	str	r0, [sp, #144]	; 0x90
   177a8:	b	181d0 <sfbpf_parse+0x1f1c>
   177ac:	bl	cfec <sf_gen_pppoes>
   177b0:	str	r0, [sp, #144]	; 0x90
   177b4:	b	181d0 <sfbpf_parse+0x1f1c>
   177b8:	ldr	r0, [sp, #176]	; 0xb0
   177bc:	ldr	r0, [r0]
   177c0:	str	r0, [sp, #144]	; 0x90
   177c4:	b	181d0 <sfbpf_parse+0x1f1c>
   177c8:	ldr	r0, [sp, #176]	; 0xb0
   177cc:	ldr	r0, [r0]
   177d0:	str	r0, [sp, #144]	; 0x90
   177d4:	b	181d0 <sfbpf_parse+0x1f1c>
   177d8:	ldr	r0, [sp, #176]	; 0xb0
   177dc:	ldr	r0, [r0]
   177e0:	bl	ca34 <sf_gen_pf_ifname>
   177e4:	str	r0, [sp, #144]	; 0x90
   177e8:	b	181d0 <sfbpf_parse+0x1f1c>
   177ec:	ldr	r0, [sp, #176]	; 0xb0
   177f0:	ldr	r0, [r0]
   177f4:	bl	ca58 <sf_gen_pf_ruleset>
   177f8:	str	r0, [sp, #144]	; 0x90
   177fc:	b	181d0 <sfbpf_parse+0x1f1c>
   17800:	ldr	r0, [sp, #176]	; 0xb0
   17804:	ldr	r0, [r0]
   17808:	bl	ca7c <sf_gen_pf_rnr>
   1780c:	str	r0, [sp, #144]	; 0x90
   17810:	b	181d0 <sfbpf_parse+0x1f1c>
   17814:	ldr	r0, [sp, #176]	; 0xb0
   17818:	ldr	r0, [r0]
   1781c:	bl	caa0 <sf_gen_pf_srnr>
   17820:	str	r0, [sp, #144]	; 0x90
   17824:	b	181d0 <sfbpf_parse+0x1f1c>
   17828:	ldr	r0, [sp, #176]	; 0xb0
   1782c:	ldr	r0, [r0]
   17830:	bl	cac4 <sf_gen_pf_reason>
   17834:	str	r0, [sp, #144]	; 0x90
   17838:	b	181d0 <sfbpf_parse+0x1f1c>
   1783c:	ldr	r0, [sp, #176]	; 0xb0
   17840:	ldr	r0, [r0]
   17844:	bl	cae8 <sf_gen_pf_action>
   17848:	str	r0, [sp, #144]	; 0x90
   1784c:	b	181d0 <sfbpf_parse+0x1f1c>
   17850:	ldr	r0, [sp, #176]	; 0xb0
   17854:	mvn	r1, #31
   17858:	add	r0, r0, r1
   1785c:	ldr	r0, [r0]
   17860:	ldr	r1, [sp, #176]	; 0xb0
   17864:	ldr	r1, [r1]
   17868:	orr	r0, r0, r1
   1786c:	movw	r1, #252	; 0xfc
   17870:	bl	cb0c <sf_gen_p80211_type>
   17874:	str	r0, [sp, #144]	; 0x90
   17878:	b	181d0 <sfbpf_parse+0x1f1c>
   1787c:	ldr	r0, [sp, #176]	; 0xb0
   17880:	ldr	r0, [r0]
   17884:	movw	r1, #12
   17888:	bl	cb0c <sf_gen_p80211_type>
   1788c:	str	r0, [sp, #144]	; 0x90
   17890:	b	181d0 <sfbpf_parse+0x1f1c>
   17894:	ldr	r0, [sp, #176]	; 0xb0
   17898:	ldr	r0, [r0]
   1789c:	movw	r1, #252	; 0xfc
   178a0:	bl	cb0c <sf_gen_p80211_type>
   178a4:	str	r0, [sp, #144]	; 0x90
   178a8:	b	181d0 <sfbpf_parse+0x1f1c>
   178ac:	ldr	r0, [sp, #176]	; 0xb0
   178b0:	ldr	r0, [r0]
   178b4:	bl	cbb8 <sf_gen_p80211_fcdir>
   178b8:	str	r0, [sp, #144]	; 0x90
   178bc:	b	181d0 <sfbpf_parse+0x1f1c>
   178c0:	ldr	r0, [pc, #3660]	; 18714 <sfbpf_parse+0x2460>
   178c4:	add	r1, pc, r0
   178c8:	ldr	r0, [sp, #176]	; 0xb0
   178cc:	ldr	r0, [r0]
   178d0:	bl	187cc <str2tok>
   178d4:	str	r0, [sp, #144]	; 0x90
   178d8:	ldr	r0, [sp, #144]	; 0x90
   178dc:	cmn	r0, #1
   178e0:	bne	178f0 <sfbpf_parse+0x163c>
   178e4:	ldr	r0, [pc, #3628]	; 18718 <sfbpf_parse+0x2464>
   178e8:	add	r0, pc, r0
   178ec:	bl	2bb8 <sf_bpf_error>
   178f0:	b	181d0 <sfbpf_parse+0x1f1c>
   178f4:	movw	r0, #0
   178f8:	str	r0, [sp, #80]	; 0x50
   178fc:	str	r0, [sp, #76]	; 0x4c
   17900:	ldr	r0, [pc, #3576]	; 18700 <sfbpf_parse+0x244c>
   17904:	add	r0, pc, r0
   17908:	ldr	r1, [sp, #76]	; 0x4c
   1790c:	ldr	r2, [pc, #3712]	; 18794 <sfbpf_parse+0x24e0>
   17910:	add	r2, pc, r2
   17914:	add	r1, r2, r1, lsl #3
   17918:	ldr	r1, [r1, #4]
   1791c:	movw	r2, #0
   17920:	cmp	r1, r2
   17924:	bne	17934 <sfbpf_parse+0x1680>
   17928:	ldr	r0, [pc, #3552]	; 18710 <sfbpf_parse+0x245c>
   1792c:	add	r0, pc, r0
   17930:	bl	2bb8 <sf_bpf_error>
   17934:	ldr	r0, [pc, #3528]	; 18704 <sfbpf_parse+0x2450>
   17938:	add	r0, pc, r0
   1793c:	ldr	r1, [sp, #176]	; 0xb0
   17940:	ldr	r1, [r1, #-32]	; 0xffffffe0
   17944:	ldr	r2, [sp, #76]	; 0x4c
   17948:	ldr	r3, [pc, #3656]	; 18798 <sfbpf_parse+0x24e4>
   1794c:	add	r3, pc, r3
   17950:	add	r2, r3, r2, lsl #3
   17954:	ldr	r2, [r2]
   17958:	cmp	r1, r2
   1795c:	bne	17984 <sfbpf_parse+0x16d0>
   17960:	ldr	r0, [pc, #3488]	; 18708 <sfbpf_parse+0x2454>
   17964:	add	r0, pc, r0
   17968:	ldr	r1, [sp, #76]	; 0x4c
   1796c:	ldr	r2, [pc, #3624]	; 1879c <sfbpf_parse+0x24e8>
   17970:	add	r2, pc, r2
   17974:	add	r1, r2, r1, lsl #3
   17978:	ldr	r1, [r1, #4]
   1797c:	str	r1, [sp, #80]	; 0x50
   17980:	b	17998 <sfbpf_parse+0x16e4>
   17984:	b	17988 <sfbpf_parse+0x16d4>
   17988:	ldr	r0, [sp, #76]	; 0x4c
   1798c:	add	r0, r0, #1
   17990:	str	r0, [sp, #76]	; 0x4c
   17994:	b	17900 <sfbpf_parse+0x164c>
   17998:	ldr	r0, [sp, #176]	; 0xb0
   1799c:	ldr	r0, [r0]
   179a0:	ldr	r1, [sp, #80]	; 0x50
   179a4:	bl	187cc <str2tok>
   179a8:	str	r0, [sp, #144]	; 0x90
   179ac:	ldr	r0, [sp, #144]	; 0x90
   179b0:	cmn	r0, #1
   179b4:	bne	179c4 <sfbpf_parse+0x1710>
   179b8:	ldr	r0, [pc, #3404]	; 1870c <sfbpf_parse+0x2458>
   179bc:	add	r0, pc, r0
   179c0:	bl	2bb8 <sf_bpf_error>
   179c4:	b	181d0 <sfbpf_parse+0x1f1c>
   179c8:	movw	r0, #0
   179cc:	str	r0, [sp, #72]	; 0x48
   179d0:	ldr	r0, [pc, #3352]	; 186f0 <sfbpf_parse+0x243c>
   179d4:	add	r0, pc, r0
   179d8:	ldr	r1, [sp, #72]	; 0x48
   179dc:	ldr	r2, [pc, #3516]	; 187a0 <sfbpf_parse+0x24ec>
   179e0:	add	r2, pc, r2
   179e4:	add	r1, r2, r1, lsl #3
   179e8:	ldr	r1, [r1, #4]
   179ec:	movw	r2, #0
   179f0:	cmp	r1, r2
   179f4:	bne	17a08 <sfbpf_parse+0x1754>
   179f8:	ldr	r0, [pc, #3324]	; 186fc <sfbpf_parse+0x2448>
   179fc:	add	r0, pc, r0
   17a00:	bl	2bb8 <sf_bpf_error>
   17a04:	.word	0x000228c8
   17a08:	ldr	r0, [pc, #3300]	; 186f4 <sfbpf_parse+0x2440>
   17a0c:	add	r0, pc, r0
   17a10:	ldr	r1, [sp, #176]	; 0xb0
   17a14:	ldr	r1, [r1]
   17a18:	ldr	r2, [sp, #72]	; 0x48
   17a1c:	ldr	r3, [pc, #3456]	; 187a4 <sfbpf_parse+0x24f0>
   17a20:	add	r3, pc, r3
   17a24:	add	r2, r3, r2, lsl #3
   17a28:	ldr	r2, [r2, #4]
   17a2c:	str	r0, [sp, #24]
   17a30:	mov	r0, r1
   17a34:	mov	r1, r2
   17a38:	bl	187cc <str2tok>
   17a3c:	str	r0, [sp, #144]	; 0x90
   17a40:	ldr	r0, [sp, #144]	; 0x90
   17a44:	cmn	r0, #1
   17a48:	beq	17a78 <sfbpf_parse+0x17c4>
   17a4c:	ldr	r0, [pc, #3236]	; 186f8 <sfbpf_parse+0x2444>
   17a50:	add	r0, pc, r0
   17a54:	ldr	r1, [sp, #72]	; 0x48
   17a58:	ldr	r2, [pc, #3400]	; 187a8 <sfbpf_parse+0x24f4>
   17a5c:	add	r2, pc, r2
   17a60:	add	r1, r2, r1, lsl #3
   17a64:	ldr	r1, [r1]
   17a68:	ldr	r2, [sp, #144]	; 0x90
   17a6c:	orr	r1, r2, r1
   17a70:	str	r1, [sp, #144]	; 0x90
   17a74:	b	17a8c <sfbpf_parse+0x17d8>
   17a78:	b	17a7c <sfbpf_parse+0x17c8>
   17a7c:	ldr	r0, [sp, #72]	; 0x48
   17a80:	add	r0, r0, #1
   17a84:	str	r0, [sp, #72]	; 0x48
   17a88:	b	179d0 <sfbpf_parse+0x171c>
   17a8c:	b	181d0 <sfbpf_parse+0x1f1c>
   17a90:	ldr	r0, [pc, #3140]	; 186dc <sfbpf_parse+0x2428>
   17a94:	add	r1, pc, r0
   17a98:	ldr	r0, [sp, #176]	; 0xb0
   17a9c:	ldr	r0, [r0]
   17aa0:	bl	15dd4 <sfbpf_strcasecmp>
   17aa4:	cmp	r0, #0
   17aa8:	bne	17ab8 <sfbpf_parse+0x1804>
   17aac:	movw	r0, #0
   17ab0:	str	r0, [sp, #144]	; 0x90
   17ab4:	b	17b48 <sfbpf_parse+0x1894>
   17ab8:	ldr	r0, [pc, #3104]	; 186e0 <sfbpf_parse+0x242c>
   17abc:	add	r1, pc, r0
   17ac0:	ldr	r0, [sp, #176]	; 0xb0
   17ac4:	ldr	r0, [r0]
   17ac8:	bl	15dd4 <sfbpf_strcasecmp>
   17acc:	cmp	r0, #0
   17ad0:	bne	17ae0 <sfbpf_parse+0x182c>
   17ad4:	movw	r0, #1
   17ad8:	str	r0, [sp, #144]	; 0x90
   17adc:	b	17b44 <sfbpf_parse+0x1890>
   17ae0:	ldr	r0, [pc, #3068]	; 186e4 <sfbpf_parse+0x2430>
   17ae4:	add	r1, pc, r0
   17ae8:	ldr	r0, [sp, #176]	; 0xb0
   17aec:	ldr	r0, [r0]
   17af0:	bl	15dd4 <sfbpf_strcasecmp>
   17af4:	cmp	r0, #0
   17af8:	bne	17b08 <sfbpf_parse+0x1854>
   17afc:	movw	r0, #2
   17b00:	str	r0, [sp, #144]	; 0x90
   17b04:	b	17b40 <sfbpf_parse+0x188c>
   17b08:	ldr	r0, [pc, #3032]	; 186e8 <sfbpf_parse+0x2434>
   17b0c:	add	r1, pc, r0
   17b10:	ldr	r0, [sp, #176]	; 0xb0
   17b14:	ldr	r0, [r0]
   17b18:	bl	15dd4 <sfbpf_strcasecmp>
   17b1c:	cmp	r0, #0
   17b20:	bne	17b30 <sfbpf_parse+0x187c>
   17b24:	movw	r0, #3
   17b28:	str	r0, [sp, #144]	; 0x90
   17b2c:	b	17b3c <sfbpf_parse+0x1888>
   17b30:	ldr	r0, [pc, #2996]	; 186ec <sfbpf_parse+0x2438>
   17b34:	add	r0, pc, r0
   17b38:	bl	2bb8 <sf_bpf_error>
   17b3c:	b	17b40 <sfbpf_parse+0x188c>
   17b40:	b	17b44 <sfbpf_parse+0x1890>
   17b44:	b	17b48 <sfbpf_parse+0x1894>
   17b48:	b	181d0 <sfbpf_parse+0x1f1c>
   17b4c:	ldr	r0, [sp, #176]	; 0xb0
   17b50:	ldr	r0, [r0]
   17b54:	str	r0, [sp, #144]	; 0x90
   17b58:	b	181d0 <sfbpf_parse+0x1f1c>
   17b5c:	ldr	r0, [sp, #176]	; 0xb0
   17b60:	ldr	r0, [r0]
   17b64:	bl	18864 <pfreason_to_num>
   17b68:	str	r0, [sp, #144]	; 0x90
   17b6c:	b	181d0 <sfbpf_parse+0x1f1c>
   17b70:	ldr	r0, [sp, #176]	; 0xb0
   17b74:	ldr	r0, [r0]
   17b78:	bl	18888 <pfaction_to_num>
   17b7c:	str	r0, [sp, #144]	; 0x90
   17b80:	b	181d0 <sfbpf_parse+0x1f1c>
   17b84:	movw	r0, #32
   17b88:	str	r0, [sp, #144]	; 0x90
   17b8c:	b	181d0 <sfbpf_parse+0x1f1c>
   17b90:	movw	r0, #48	; 0x30
   17b94:	str	r0, [sp, #144]	; 0x90
   17b98:	b	181d0 <sfbpf_parse+0x1f1c>
   17b9c:	movw	r0, #16
   17ba0:	str	r0, [sp, #144]	; 0x90
   17ba4:	b	181d0 <sfbpf_parse+0x1f1c>
   17ba8:	movw	r0, #32
   17bac:	str	r0, [sp, #144]	; 0x90
   17bb0:	b	181d0 <sfbpf_parse+0x1f1c>
   17bb4:	movw	r0, #48	; 0x30
   17bb8:	str	r0, [sp, #144]	; 0x90
   17bbc:	b	181d0 <sfbpf_parse+0x1f1c>
   17bc0:	movw	r0, #16
   17bc4:	str	r0, [sp, #144]	; 0x90
   17bc8:	b	181d0 <sfbpf_parse+0x1f1c>
   17bcc:	ldr	r0, [sp, #176]	; 0xb0
   17bd0:	ldr	r0, [r0]
   17bd4:	bl	b56c <sf_gen_loadi>
   17bd8:	str	r0, [sp, #144]	; 0x90
   17bdc:	b	181d0 <sfbpf_parse+0x1f1c>
   17be0:	ldr	r0, [sp, #176]	; 0xb0
   17be4:	mvn	r1, #47	; 0x2f
   17be8:	add	r0, r0, r1
   17bec:	ldr	r0, [r0]
   17bf0:	ldr	r1, [sp, #176]	; 0xb0
   17bf4:	mvn	r2, #15
   17bf8:	add	r1, r1, r2
   17bfc:	ldr	r1, [r1]
   17c00:	movw	r2, #1
   17c04:	bl	a958 <sf_gen_load>
   17c08:	str	r0, [sp, #144]	; 0x90
   17c0c:	b	181d0 <sfbpf_parse+0x1f1c>
   17c10:	ldr	r0, [sp, #176]	; 0xb0
   17c14:	mvn	r1, #79	; 0x4f
   17c18:	add	r0, r0, r1
   17c1c:	ldr	r0, [r0]
   17c20:	ldr	r1, [sp, #176]	; 0xb0
   17c24:	mvn	r2, #47	; 0x2f
   17c28:	add	r1, r1, r2
   17c2c:	ldr	r1, [r1]
   17c30:	ldr	r2, [sp, #176]	; 0xb0
   17c34:	mvn	r3, #15
   17c38:	add	r2, r2, r3
   17c3c:	ldr	r2, [r2]
   17c40:	bl	a958 <sf_gen_load>
   17c44:	str	r0, [sp, #144]	; 0x90
   17c48:	b	181d0 <sfbpf_parse+0x1f1c>
   17c4c:	ldr	r0, [sp, #176]	; 0xb0
   17c50:	mvn	r1, #31
   17c54:	add	r0, r0, r1
   17c58:	ldr	r1, [r0]
   17c5c:	ldr	r0, [sp, #176]	; 0xb0
   17c60:	ldr	r2, [r0]
   17c64:	movw	r0, #0
   17c68:	bl	b678 <sf_gen_arth>
   17c6c:	str	r0, [sp, #144]	; 0x90
   17c70:	b	181d0 <sfbpf_parse+0x1f1c>
   17c74:	ldr	r0, [sp, #176]	; 0xb0
   17c78:	mvn	r1, #31
   17c7c:	add	r0, r0, r1
   17c80:	ldr	r1, [r0]
   17c84:	ldr	r0, [sp, #176]	; 0xb0
   17c88:	ldr	r2, [r0]
   17c8c:	movw	r0, #16
   17c90:	bl	b678 <sf_gen_arth>
   17c94:	str	r0, [sp, #144]	; 0x90
   17c98:	b	181d0 <sfbpf_parse+0x1f1c>
   17c9c:	ldr	r0, [sp, #176]	; 0xb0
   17ca0:	mvn	r1, #31
   17ca4:	add	r0, r0, r1
   17ca8:	ldr	r1, [r0]
   17cac:	ldr	r0, [sp, #176]	; 0xb0
   17cb0:	ldr	r2, [r0]
   17cb4:	movw	r0, #32
   17cb8:	bl	b678 <sf_gen_arth>
   17cbc:	str	r0, [sp, #144]	; 0x90
   17cc0:	b	181d0 <sfbpf_parse+0x1f1c>
   17cc4:	ldr	r0, [sp, #176]	; 0xb0
   17cc8:	mvn	r1, #31
   17ccc:	add	r0, r0, r1
   17cd0:	ldr	r1, [r0]
   17cd4:	ldr	r0, [sp, #176]	; 0xb0
   17cd8:	ldr	r2, [r0]
   17cdc:	movw	r0, #48	; 0x30
   17ce0:	bl	b678 <sf_gen_arth>
   17ce4:	str	r0, [sp, #144]	; 0x90
   17ce8:	b	181d0 <sfbpf_parse+0x1f1c>
   17cec:	ldr	r0, [sp, #176]	; 0xb0
   17cf0:	mvn	r1, #31
   17cf4:	add	r0, r0, r1
   17cf8:	ldr	r1, [r0]
   17cfc:	ldr	r0, [sp, #176]	; 0xb0
   17d00:	ldr	r2, [r0]
   17d04:	movw	r0, #80	; 0x50
   17d08:	bl	b678 <sf_gen_arth>
   17d0c:	str	r0, [sp, #144]	; 0x90
   17d10:	b	181d0 <sfbpf_parse+0x1f1c>
   17d14:	.word	0x00007cd6
   17d18:	ldr	r0, [sp, #176]	; 0xb0
   17d1c:	mvn	r1, #31
   17d20:	add	r0, r0, r1
   17d24:	ldr	r1, [r0]
   17d28:	ldr	r0, [sp, #176]	; 0xb0
   17d2c:	ldr	r2, [r0]
   17d30:	movw	r0, #64	; 0x40
   17d34:	bl	b678 <sf_gen_arth>
   17d38:	str	r0, [sp, #144]	; 0x90
   17d3c:	b	181d0 <sfbpf_parse+0x1f1c>
   17d40:	.word	0x00007ce1
   17d44:	.word	0x00007cf1
   17d48:	ldr	r0, [sp, #176]	; 0xb0
   17d4c:	mvn	r1, #31
   17d50:	add	r0, r0, r1
   17d54:	ldr	r1, [r0]
   17d58:	ldr	r0, [sp, #176]	; 0xb0
   17d5c:	ldr	r2, [r0]
   17d60:	movw	r0, #96	; 0x60
   17d64:	bl	b678 <sf_gen_arth>
   17d68:	str	r0, [sp, #144]	; 0x90
   17d6c:	b	181d0 <sfbpf_parse+0x1f1c>
   17d70:	.word	0x00007cfd
   17d74:	ldr	r0, [sp, #176]	; 0xb0
   17d78:	mvn	r1, #31
   17d7c:	add	r0, r0, r1
   17d80:	ldr	r1, [r0]
   17d84:	ldr	r0, [sp, #176]	; 0xb0
   17d88:	ldr	r2, [r0]
   17d8c:	movw	r0, #112	; 0x70
   17d90:	bl	b678 <sf_gen_arth>
   17d94:	str	r0, [sp, #144]	; 0x90
   17d98:	b	181d0 <sfbpf_parse+0x1f1c>
   17d9c:	ldr	r0, [sp, #176]	; 0xb0
   17da0:	ldr	r0, [r0]
   17da4:	bl	b5ec <sf_gen_neg>
   17da8:	str	r0, [sp, #144]	; 0x90
   17dac:	b	181d0 <sfbpf_parse+0x1f1c>
   17db0:	ldr	r0, [sp, #176]	; 0xb0
   17db4:	mvn	r1, #15
   17db8:	add	r0, r0, r1
   17dbc:	ldr	r0, [r0]
   17dc0:	str	r0, [sp, #144]	; 0x90
   17dc4:	b	181d0 <sfbpf_parse+0x1f1c>
   17dc8:	bl	b4fc <sf_gen_loadlen>
   17dcc:	str	r0, [sp, #144]	; 0x90
   17dd0:	b	181d0 <sfbpf_parse+0x1f1c>
   17dd4:	movw	r0, #38	; 0x26
   17dd8:	str	r0, [sp, #144]	; 0x90
   17ddc:	b	181d0 <sfbpf_parse+0x1f1c>
   17de0:	movw	r0, #124	; 0x7c
   17de4:	str	r0, [sp, #144]	; 0x90
   17de8:	b	181d0 <sfbpf_parse+0x1f1c>
   17dec:	movw	r0, #60	; 0x3c
   17df0:	str	r0, [sp, #144]	; 0x90
   17df4:	b	181d0 <sfbpf_parse+0x1f1c>
   17df8:	movw	r0, #62	; 0x3e
   17dfc:	str	r0, [sp, #144]	; 0x90
   17e00:	b	181d0 <sfbpf_parse+0x1f1c>
   17e04:	movw	r0, #61	; 0x3d
   17e08:	str	r0, [sp, #144]	; 0x90
   17e0c:	b	181d0 <sfbpf_parse+0x1f1c>
   17e10:	ldr	r0, [sp, #176]	; 0xb0
   17e14:	mvn	r1, #15
   17e18:	add	r0, r0, r1
   17e1c:	ldr	r0, [r0]
   17e20:	str	r0, [sp, #144]	; 0x90
   17e24:	b	181d0 <sfbpf_parse+0x1f1c>
   17e28:	movw	r0, #30
   17e2c:	str	r0, [sp, #144]	; 0x90
   17e30:	b	181d0 <sfbpf_parse+0x1f1c>
   17e34:	movw	r0, #31
   17e38:	str	r0, [sp, #144]	; 0x90
   17e3c:	b	181d0 <sfbpf_parse+0x1f1c>
   17e40:	movw	r0, #22
   17e44:	str	r0, [sp, #144]	; 0x90
   17e48:	b	181d0 <sfbpf_parse+0x1f1c>
   17e4c:	movw	r0, #23
   17e50:	str	r0, [sp, #144]	; 0x90
   17e54:	b	181d0 <sfbpf_parse+0x1f1c>
   17e58:	movw	r0, #25
   17e5c:	str	r0, [sp, #144]	; 0x90
   17e60:	b	181d0 <sfbpf_parse+0x1f1c>
   17e64:	movw	r0, #24
   17e68:	str	r0, [sp, #144]	; 0x90
   17e6c:	b	181d0 <sfbpf_parse+0x1f1c>
   17e70:	movw	r0, #26
   17e74:	str	r0, [sp, #144]	; 0x90
   17e78:	b	181d0 <sfbpf_parse+0x1f1c>
   17e7c:	movw	r0, #27
   17e80:	str	r0, [sp, #144]	; 0x90
   17e84:	b	181d0 <sfbpf_parse+0x1f1c>
   17e88:	movw	r0, #28
   17e8c:	str	r0, [sp, #144]	; 0x90
   17e90:	b	181d0 <sfbpf_parse+0x1f1c>
   17e94:	movw	r0, #29
   17e98:	str	r0, [sp, #144]	; 0x90
   17e9c:	b	181d0 <sfbpf_parse+0x1f1c>
   17ea0:	movw	r0, #70	; 0x46
   17ea4:	str	r0, [sp, #144]	; 0x90
   17ea8:	b	181d0 <sfbpf_parse+0x1f1c>
   17eac:	movw	r0, #71	; 0x47
   17eb0:	str	r0, [sp, #144]	; 0x90
   17eb4:	b	181d0 <sfbpf_parse+0x1f1c>
   17eb8:	movw	r0, #51	; 0x33
   17ebc:	str	r0, [sp, #148]	; 0x94
   17ec0:	b	181d0 <sfbpf_parse+0x1f1c>
   17ec4:	movw	r0, #52	; 0x34
   17ec8:	str	r0, [sp, #148]	; 0x94
   17ecc:	b	181d0 <sfbpf_parse+0x1f1c>
   17ed0:	ldr	r0, [sp, #176]	; 0xb0
   17ed4:	mvn	r1, #27
   17ed8:	add	r0, r0, r1
   17edc:	ldr	r0, [r0]
   17ee0:	ldr	r1, [sp, #176]	; 0xb0
   17ee4:	ldr	r1, [r1]
   17ee8:	ldr	r2, [sp, #176]	; 0xb0
   17eec:	mvn	r3, #15
   17ef0:	add	r2, r2, r3
   17ef4:	ldr	r2, [r2]
   17ef8:	movw	r3, #0
   17efc:	bl	d088 <sf_gen_atmfield_code>
   17f00:	str	r0, [sp, #156]	; 0x9c
   17f04:	b	181d0 <sfbpf_parse+0x1f1c>
   17f08:	ldr	r0, [sp, #176]	; 0xb0
   17f0c:	mvn	r1, #27
   17f10:	add	r0, r0, r1
   17f14:	ldr	r0, [r0]
   17f18:	ldr	r1, [sp, #176]	; 0xb0
   17f1c:	ldr	r1, [r1]
   17f20:	ldr	r2, [sp, #176]	; 0xb0
   17f24:	mvn	r3, #15
   17f28:	add	r2, r2, r3
   17f2c:	ldr	r2, [r2]
   17f30:	movw	r3, #1
   17f34:	bl	d088 <sf_gen_atmfield_code>
   17f38:	str	r0, [sp, #156]	; 0x9c
   17f3c:	b	181d0 <sfbpf_parse+0x1f1c>
   17f40:	ldr	r0, [pc, #1936]	; 186d8 <sfbpf_parse+0x2424>
   17f44:	add	r0, pc, r0
   17f48:	ldr	r1, [sp, #176]	; 0xb0
   17f4c:	mvn	r2, #3
   17f50:	add	r1, r1, r2
   17f54:	ldr	r1, [r1]
   17f58:	str	r1, [sp, #156]	; 0x9c
   17f5c:	ldrb	r1, [r0]
   17f60:	strb	r1, [sp, #144]	; 0x90
   17f64:	ldrb	r1, [r0, #1]
   17f68:	strb	r1, [sp, #145]	; 0x91
   17f6c:	ldrb	r1, [r0, #2]
   17f70:	strb	r1, [sp, #146]	; 0x92
   17f74:	ldrb	r0, [r0, #3]
   17f78:	strb	r0, [sp, #147]	; 0x93
   17f7c:	b	181d0 <sfbpf_parse+0x1f1c>
   17f80:	ldr	r0, [sp, #176]	; 0xb0
   17f84:	mvn	r1, #11
   17f88:	add	r0, r0, r1
   17f8c:	ldr	r0, [r0]
   17f90:	str	r0, [sp, #148]	; 0x94
   17f94:	ldr	r0, [sp, #148]	; 0x94
   17f98:	cmp	r0, #51	; 0x33
   17f9c:	beq	17fac <sfbpf_parse+0x1cf8>
   17fa0:	ldr	r0, [sp, #148]	; 0x94
   17fa4:	cmp	r0, #52	; 0x34
   17fa8:	bne	17fc8 <sfbpf_parse+0x1d14>
   17fac:	ldr	r0, [sp, #148]	; 0x94
   17fb0:	ldr	r1, [sp, #176]	; 0xb0
   17fb4:	ldr	r1, [r1]
   17fb8:	movw	r2, #16
   17fbc:	movw	r3, #0
   17fc0:	bl	d088 <sf_gen_atmfield_code>
   17fc4:	str	r0, [sp, #156]	; 0x9c
   17fc8:	b	181d0 <sfbpf_parse+0x1f1c>
   17fcc:	ldr	r0, [sp, #176]	; 0xb0
   17fd0:	mvn	r1, #19
   17fd4:	add	r0, r0, r1
   17fd8:	ldr	r0, [r0]
   17fdc:	ldr	r1, [sp, #176]	; 0xb0
   17fe0:	ldr	r1, [r1, #12]
   17fe4:	bl	4f94 <sf_gen_or>
   17fe8:	ldr	r0, [sp, #176]	; 0xb0
   17fec:	ldr	r1, [r0]
   17ff0:	str	r1, [sp, #144]	; 0x90
   17ff4:	ldr	r1, [r0, #4]
   17ff8:	str	r1, [sp, #148]	; 0x94
   17ffc:	ldr	r1, [r0, #8]
   18000:	str	r1, [sp, #152]	; 0x98
   18004:	ldr	r0, [r0, #12]
   18008:	str	r0, [sp, #156]	; 0x9c
   1800c:	b	181d0 <sfbpf_parse+0x1f1c>
   18010:	movw	r0, #22
   18014:	str	r0, [sp, #144]	; 0x90
   18018:	b	181d0 <sfbpf_parse+0x1f1c>
   1801c:	movw	r0, #23
   18020:	str	r0, [sp, #144]	; 0x90
   18024:	b	181d0 <sfbpf_parse+0x1f1c>
   18028:	movw	r0, #24
   1802c:	str	r0, [sp, #144]	; 0x90
   18030:	b	181d0 <sfbpf_parse+0x1f1c>
   18034:	movw	r0, #1
   18038:	str	r0, [sp, #152]	; 0x98
   1803c:	b	181d0 <sfbpf_parse+0x1f1c>
   18040:	movw	r0, #2
   18044:	str	r0, [sp, #152]	; 0x98
   18048:	b	181d0 <sfbpf_parse+0x1f1c>
   1804c:	movw	r0, #3
   18050:	str	r0, [sp, #152]	; 0x98
   18054:	b	181d0 <sfbpf_parse+0x1f1c>
   18058:	movw	r0, #4
   1805c:	str	r0, [sp, #152]	; 0x98
   18060:	b	181d0 <sfbpf_parse+0x1f1c>
   18064:	ldr	r0, [sp, #176]	; 0xb0
   18068:	mvn	r1, #23
   1806c:	add	r0, r0, r1
   18070:	ldr	r0, [r0]
   18074:	ldr	r1, [sp, #176]	; 0xb0
   18078:	ldr	r1, [r1]
   1807c:	ldr	r2, [sp, #176]	; 0xb0
   18080:	mvn	r3, #15
   18084:	add	r2, r2, r3
   18088:	ldr	r2, [r2]
   1808c:	movw	r3, #0
   18090:	bl	db50 <sf_gen_mtp3field_code>
   18094:	str	r0, [sp, #156]	; 0x9c
   18098:	b	181d0 <sfbpf_parse+0x1f1c>
   1809c:	ldr	r0, [sp, #176]	; 0xb0
   180a0:	mvn	r1, #23
   180a4:	add	r0, r0, r1
   180a8:	ldr	r0, [r0]
   180ac:	ldr	r1, [sp, #176]	; 0xb0
   180b0:	ldr	r1, [r1]
   180b4:	ldr	r2, [sp, #176]	; 0xb0
   180b8:	mvn	r3, #15
   180bc:	add	r2, r2, r3
   180c0:	ldr	r2, [r2]
   180c4:	movw	r3, #1
   180c8:	bl	db50 <sf_gen_mtp3field_code>
   180cc:	str	r0, [sp, #156]	; 0x9c
   180d0:	b	181d0 <sfbpf_parse+0x1f1c>
   180d4:	ldr	r0, [pc, #1528]	; 186d4 <sfbpf_parse+0x2420>
   180d8:	add	r0, pc, r0
   180dc:	ldr	r1, [sp, #176]	; 0xb0
   180e0:	mvn	r2, #3
   180e4:	add	r1, r1, r2
   180e8:	ldr	r1, [r1]
   180ec:	str	r1, [sp, #156]	; 0x9c
   180f0:	ldrb	r1, [r0]
   180f4:	strb	r1, [sp, #144]	; 0x90
   180f8:	ldrb	r1, [r0, #1]
   180fc:	strb	r1, [sp, #145]	; 0x91
   18100:	ldrb	r1, [r0, #2]
   18104:	strb	r1, [sp, #146]	; 0x92
   18108:	ldrb	r0, [r0, #3]
   1810c:	strb	r0, [sp, #147]	; 0x93
   18110:	b	181d0 <sfbpf_parse+0x1f1c>
   18114:	ldr	r0, [sp, #176]	; 0xb0
   18118:	mvn	r1, #7
   1811c:	add	r0, r0, r1
   18120:	ldr	r0, [r0]
   18124:	str	r0, [sp, #152]	; 0x98
   18128:	ldr	r0, [sp, #152]	; 0x98
   1812c:	cmp	r0, #1
   18130:	beq	18158 <sfbpf_parse+0x1ea4>
   18134:	ldr	r0, [sp, #152]	; 0x98
   18138:	cmp	r0, #2
   1813c:	beq	18158 <sfbpf_parse+0x1ea4>
   18140:	ldr	r0, [sp, #152]	; 0x98
   18144:	cmp	r0, #3
   18148:	beq	18158 <sfbpf_parse+0x1ea4>
   1814c:	ldr	r0, [sp, #152]	; 0x98
   18150:	cmp	r0, #4
   18154:	bne	18174 <sfbpf_parse+0x1ec0>
   18158:	ldr	r0, [sp, #152]	; 0x98
   1815c:	ldr	r1, [sp, #176]	; 0xb0
   18160:	ldr	r1, [r1]
   18164:	movw	r2, #16
   18168:	movw	r3, #0
   1816c:	bl	db50 <sf_gen_mtp3field_code>
   18170:	str	r0, [sp, #156]	; 0x9c
   18174:	b	181d0 <sfbpf_parse+0x1f1c>
   18178:	.word	0x000221a4
   1817c:	ldr	r0, [sp, #176]	; 0xb0
   18180:	mvn	r1, #19
   18184:	add	r0, r0, r1
   18188:	ldr	r0, [r0]
   1818c:	ldr	r1, [sp, #176]	; 0xb0
   18190:	ldr	r1, [r1, #12]
   18194:	bl	4f94 <sf_gen_or>
   18198:	ldr	r0, [sp, #176]	; 0xb0
   1819c:	ldr	r1, [r0]
   181a0:	str	r1, [sp, #144]	; 0x90
   181a4:	ldr	r1, [r0, #4]
   181a8:	str	r1, [sp, #148]	; 0x94
   181ac:	ldr	r1, [r0, #8]
   181b0:	str	r1, [sp, #152]	; 0x98
   181b4:	ldr	r0, [r0, #12]
   181b8:	str	r0, [sp, #156]	; 0x9c
   181bc:	b	181d0 <sfbpf_parse+0x1f1c>
   181c0:	.word	0x00022144
   181c4:	.word	0x000220e4
   181c8:	.word	0x000220b4
   181cc:	b	181d0 <sfbpf_parse+0x1f1c>
   181d0:	ldr	r0, [pc, #1348]	; 1871c <sfbpf_parse+0x2468>
   181d4:	add	r0, pc, r0
   181d8:	ldr	r1, [sp, #140]	; 0x8c
   181dc:	ldr	r2, [sp, #176]	; 0xb0
   181e0:	sub	r1, r2, r1, lsl #4
   181e4:	str	r1, [sp, #176]	; 0xb0
   181e8:	ldr	r1, [sp, #140]	; 0x8c
   181ec:	ldr	r2, [fp, #-424]	; 0xfffffe58
   181f0:	sub	r1, r2, r1, lsl #1
   181f4:	str	r1, [fp, #-424]	; 0xfffffe58
   181f8:	mov	r1, #0
   181fc:	str	r1, [sp, #140]	; 0x8c
   18200:	ldr	r1, [sp, #176]	; 0xb0
   18204:	add	r1, r1, #16
   18208:	str	r1, [sp, #176]	; 0xb0
   1820c:	add	r2, sp, #144	; 0x90
   18210:	vld1.64	{d16-d17}, [r2]
   18214:	vst1.32	{d16-d17}, [r1]
   18218:	ldr	r1, [sp, #168]	; 0xa8
   1821c:	ldr	r2, [pc, #1416]	; 187ac <sfbpf_parse+0x24f8>
   18220:	add	r2, pc, r2
   18224:	ldrb	r1, [r2, r1]
   18228:	sub	r1, r1, #126	; 0x7e
   1822c:	str	r1, [sp, #68]	; 0x44
   18230:	ldr	r1, [sp, #68]	; 0x44
   18234:	ldr	r2, [pc, #1396]	; 187b0 <sfbpf_parse+0x24fc>
   18238:	add	r2, pc, r2
   1823c:	add	r1, r2, r1, lsl #1
   18240:	ldrsh	r1, [r1]
   18244:	ldr	r2, [fp, #-424]	; 0xfffffe58
   18248:	ldrsh	r2, [r2]
   1824c:	add	r1, r1, r2
   18250:	str	r1, [sp, #64]	; 0x40
   18254:	ldr	r1, [sp, #64]	; 0x40
   18258:	movw	r2, #0
   1825c:	cmp	r2, r1
   18260:	bgt	182c8 <sfbpf_parse+0x2014>
   18264:	ldr	r0, [sp, #64]	; 0x40
   18268:	movw	r1, #669	; 0x29d
   1826c:	cmp	r0, r1
   18270:	bgt	182c8 <sfbpf_parse+0x2014>
   18274:	ldr	r0, [pc, #1188]	; 18720 <sfbpf_parse+0x246c>
   18278:	add	r0, pc, r0
   1827c:	ldr	r1, [sp, #64]	; 0x40
   18280:	ldr	r2, [pc, #1324]	; 187b4 <sfbpf_parse+0x2500>
   18284:	add	r2, pc, r2
   18288:	add	r1, r2, r1, lsl #1
   1828c:	ldrsh	r1, [r1]
   18290:	ldr	r2, [fp, #-424]	; 0xfffffe58
   18294:	ldrsh	r2, [r2]
   18298:	cmp	r1, r2
   1829c:	bne	182c8 <sfbpf_parse+0x2014>
   182a0:	ldr	r0, [pc, #1152]	; 18728 <sfbpf_parse+0x2474>
   182a4:	add	r0, pc, r0
   182a8:	ldr	r1, [sp, #64]	; 0x40
   182ac:	ldr	r2, [pc, #1284]	; 187b8 <sfbpf_parse+0x2504>
   182b0:	add	r2, pc, r2
   182b4:	add	r1, r2, r1, lsl #1
   182b8:	ldrsh	r1, [r1]
   182bc:	str	r1, [sp, #20]
   182c0:	b	182e8 <sfbpf_parse+0x2034>
   182c4:	.word	0x00022068
   182c8:	ldr	r0, [pc, #1108]	; 18724 <sfbpf_parse+0x2470>
   182cc:	add	r0, pc, r0
   182d0:	ldr	r1, [sp, #68]	; 0x44
   182d4:	ldr	r2, [pc, #1248]	; 187bc <sfbpf_parse+0x2508>
   182d8:	add	r2, pc, r2
   182dc:	add	r1, r2, r1, lsl #1
   182e0:	ldrsh	r1, [r1]
   182e4:	str	r1, [sp, #20]
   182e8:	ldr	r0, [sp, #20]
   182ec:	str	r0, [fp, #-12]
   182f0:	b	16318 <sfbpf_parse+0x64>
   182f4:	.word	0x0002202c
   182f8:	ldr	r0, [pc, #1068]	; 1872c <sfbpf_parse+0x2478>
   182fc:	add	r0, pc, r0
   18300:	ldr	r0, [r0]
   18304:	cmn	r0, #2
   18308:	bne	1831c <sfbpf_parse+0x2068>
   1830c:	mvn	r0, #1
   18310:	str	r0, [sp, #16]
   18314:	b	18374 <sfbpf_parse+0x20c0>
   18318:	.word	0x00021ffc
   1831c:	ldr	r0, [pc, #1036]	; 18730 <sfbpf_parse+0x247c>
   18320:	add	r0, pc, r0
   18324:	ldr	r0, [r0]
   18328:	movw	r1, #365	; 0x16d
   1832c:	cmp	r0, r1
   18330:	bhi	18360 <sfbpf_parse+0x20ac>
   18334:	ldr	r0, [pc, #1016]	; 18734 <sfbpf_parse+0x2480>
   18338:	add	r0, pc, r0
   1833c:	ldr	r1, [pc, #1012]	; 18738 <sfbpf_parse+0x2484>
   18340:	add	r1, pc, r1
   18344:	ldr	r1, [r1]
   18348:	add	r0, r0, r1
   1834c:	ldrb	r0, [r0]
   18350:	str	r0, [sp, #12]
   18354:	b	1836c <sfbpf_parse+0x20b8>
   18358:	.word	0x00021fb8
   1835c:	.word	0x00021f88
   18360:	movw	r0, #2
   18364:	str	r0, [sp, #12]
   18368:	b	1836c <sfbpf_parse+0x20b8>
   1836c:	ldr	r0, [sp, #12]
   18370:	str	r0, [sp, #16]
   18374:	ldr	r0, [sp, #16]
   18378:	str	r0, [sp, #160]	; 0xa0
   1837c:	ldr	r0, [fp, #-16]
   18380:	cmp	r0, #0
   18384:	bne	183a8 <sfbpf_parse+0x20f4>
   18388:	ldr	r0, [pc, #940]	; 1873c <sfbpf_parse+0x2488>
   1838c:	add	r0, pc, r0
   18390:	ldr	r1, [pc, #936]	; 18740 <sfbpf_parse+0x248c>
   18394:	add	r1, pc, r1
   18398:	ldr	r2, [r1]
   1839c:	add	r2, r2, #1
   183a0:	str	r2, [r1]
   183a4:	bl	188ac <sfbpf_error>
   183a8:	ldr	r0, [fp, #-16]
   183ac:	cmp	r0, #3
   183b0:	bne	18410 <sfbpf_parse+0x215c>
   183b4:	ldr	r0, [pc, #904]	; 18744 <sfbpf_parse+0x2490>
   183b8:	add	r0, pc, r0
   183bc:	ldr	r0, [r0]
   183c0:	cmp	r0, #0
   183c4:	bgt	183e4 <sfbpf_parse+0x2130>
   183c8:	ldr	r0, [pc, #900]	; 18754 <sfbpf_parse+0x24a0>
   183cc:	add	r0, pc, r0
   183d0:	ldr	r0, [r0]
   183d4:	cmp	r0, #0
   183d8:	bne	183e0 <sfbpf_parse+0x212c>
   183dc:	b	18588 <sfbpf_parse+0x22d4>
   183e0:	b	1840c <sfbpf_parse+0x2158>
   183e4:	ldr	r0, [pc, #864]	; 1874c <sfbpf_parse+0x2498>
   183e8:	add	r0, pc, r0
   183ec:	ldr	r1, [pc, #860]	; 18750 <sfbpf_parse+0x249c>
   183f0:	add	r2, pc, r1
   183f4:	ldr	r1, [sp, #160]	; 0xa0
   183f8:	bl	188f4 <yydestruct>
   183fc:	ldr	r0, [pc, #836]	; 18748 <sfbpf_parse+0x2494>
   18400:	add	r0, pc, r0
   18404:	mvn	r1, #1
   18408:	str	r1, [r0]
   1840c:	b	18410 <sfbpf_parse+0x215c>
   18410:	b	18414 <sfbpf_parse+0x2160>
   18414:	movw	r0, #3
   18418:	str	r0, [fp, #-16]
   1841c:	ldr	r0, [pc, #820]	; 18758 <sfbpf_parse+0x24a4>
   18420:	add	r0, pc, r0
   18424:	ldr	r1, [fp, #-12]
   18428:	ldr	r2, [pc, #912]	; 187c0 <sfbpf_parse+0x250c>
   1842c:	add	r2, pc, r2
   18430:	add	r1, r2, r1, lsl #1
   18434:	ldrsh	r1, [r1]
   18438:	str	r1, [sp, #168]	; 0xa8
   1843c:	ldr	r1, [sp, #168]	; 0xa8
   18440:	cmn	r1, #198	; 0xc6
   18444:	beq	184d4 <sfbpf_parse+0x2220>
   18448:	ldr	r0, [sp, #168]	; 0xa8
   1844c:	add	r0, r0, #1
   18450:	str	r0, [sp, #168]	; 0xa8
   18454:	ldr	r0, [sp, #168]	; 0xa8
   18458:	movw	r1, #0
   1845c:	cmp	r1, r0
   18460:	bgt	184d0 <sfbpf_parse+0x221c>
   18464:	ldr	r0, [sp, #168]	; 0xa8
   18468:	movw	r1, #669	; 0x29d
   1846c:	cmp	r0, r1
   18470:	bgt	184d0 <sfbpf_parse+0x221c>
   18474:	ldr	r0, [pc, #736]	; 1875c <sfbpf_parse+0x24a8>
   18478:	add	r0, pc, r0
   1847c:	ldr	r1, [sp, #168]	; 0xa8
   18480:	ldr	r2, [pc, #828]	; 187c4 <sfbpf_parse+0x2510>
   18484:	add	r2, pc, r2
   18488:	add	r1, r2, r1, lsl #1
   1848c:	ldrsh	r1, [r1]
   18490:	cmp	r1, #1
   18494:	bne	184d0 <sfbpf_parse+0x221c>
   18498:	ldr	r0, [pc, #704]	; 18760 <sfbpf_parse+0x24ac>
   1849c:	add	r0, pc, r0
   184a0:	ldr	r1, [sp, #168]	; 0xa8
   184a4:	ldr	r2, [pc, #796]	; 187c8 <sfbpf_parse+0x2514>
   184a8:	add	r2, pc, r2
   184ac:	add	r1, r2, r1, lsl #1
   184b0:	ldrsh	r1, [r1]
   184b4:	str	r1, [sp, #168]	; 0xa8
   184b8:	ldr	r1, [sp, #168]	; 0xa8
   184bc:	movw	r2, #0
   184c0:	cmp	r2, r1
   184c4:	bge	184cc <sfbpf_parse+0x2218>
   184c8:	b	1853c <sfbpf_parse+0x2288>
   184cc:	b	184d0 <sfbpf_parse+0x221c>
   184d0:	b	184d4 <sfbpf_parse+0x2220>
   184d4:	ldr	r0, [fp, #-424]	; 0xfffffe58
   184d8:	ldr	r1, [fp, #-420]	; 0xfffffe5c
   184dc:	cmp	r0, r1
   184e0:	bne	184e8 <sfbpf_parse+0x2234>
   184e4:	b	18588 <sfbpf_parse+0x22d4>
   184e8:	ldr	r0, [pc, #632]	; 18768 <sfbpf_parse+0x24b4>
   184ec:	add	r0, pc, r0
   184f0:	ldr	r1, [pc, #628]	; 1876c <sfbpf_parse+0x24b8>
   184f4:	add	r1, pc, r1
   184f8:	ldr	r2, [fp, #-12]
   184fc:	add	r1, r1, r2
   18500:	ldrb	r1, [r1]
   18504:	ldr	r2, [sp, #176]	; 0xb0
   18508:	bl	188f4 <yydestruct>
   1850c:	ldr	r0, [sp, #176]	; 0xb0
   18510:	mvn	r1, #15
   18514:	add	r0, r0, r1
   18518:	str	r0, [sp, #176]	; 0xb0
   1851c:	ldr	r0, [fp, #-424]	; 0xfffffe58
   18520:	mvn	r1, #1
   18524:	add	r0, r0, r1
   18528:	str	r0, [fp, #-424]	; 0xfffffe58
   1852c:	ldr	r0, [fp, #-424]	; 0xfffffe58
   18530:	ldrsh	r0, [r0]
   18534:	str	r0, [fp, #-12]
   18538:	b	1841c <sfbpf_parse+0x2168>
   1853c:	ldr	r0, [pc, #544]	; 18764 <sfbpf_parse+0x24b0>
   18540:	add	r0, pc, r0
   18544:	ldr	r1, [sp, #176]	; 0xb0
   18548:	add	r2, r1, #16
   1854c:	str	r2, [sp, #176]	; 0xb0
   18550:	ldr	r2, [r0]
   18554:	str	r2, [r1, #16]
   18558:	ldr	r2, [r0, #4]
   1855c:	str	r2, [r1, #20]
   18560:	ldr	r2, [r0, #8]
   18564:	str	r2, [r1, #24]
   18568:	ldr	r0, [r0, #12]
   1856c:	str	r0, [r1, #28]
   18570:	ldr	r0, [sp, #168]	; 0xa8
   18574:	str	r0, [fp, #-12]
   18578:	b	16318 <sfbpf_parse+0x64>
   1857c:	movw	r0, #0
   18580:	str	r0, [sp, #164]	; 0xa4
   18584:	b	185a8 <sfbpf_parse+0x22f4>
   18588:	movw	r0, #1
   1858c:	str	r0, [sp, #164]	; 0xa4
   18590:	b	185a8 <sfbpf_parse+0x22f4>
   18594:	ldr	r0, [pc, #468]	; 18770 <sfbpf_parse+0x24bc>
   18598:	add	r0, pc, r0
   1859c:	bl	188ac <sfbpf_error>
   185a0:	movw	r0, #2
   185a4:	str	r0, [sp, #164]	; 0xa4
   185a8:	ldr	r0, [pc, #452]	; 18774 <sfbpf_parse+0x24c0>
   185ac:	add	r0, pc, r0
   185b0:	ldr	r0, [r0]
   185b4:	cmn	r0, #2
   185b8:	beq	18630 <sfbpf_parse+0x237c>
   185bc:	ldr	r0, [pc, #436]	; 18778 <sfbpf_parse+0x24c4>
   185c0:	add	r0, pc, r0
   185c4:	ldr	r0, [r0]
   185c8:	movw	r1, #365	; 0x16d
   185cc:	cmp	r0, r1
   185d0:	bhi	185f8 <sfbpf_parse+0x2344>
   185d4:	ldr	r0, [pc, #416]	; 1877c <sfbpf_parse+0x24c8>
   185d8:	add	r0, pc, r0
   185dc:	ldr	r1, [pc, #412]	; 18780 <sfbpf_parse+0x24cc>
   185e0:	add	r1, pc, r1
   185e4:	ldr	r1, [r1]
   185e8:	add	r0, r0, r1
   185ec:	ldrb	r0, [r0]
   185f0:	str	r0, [sp, #8]
   185f4:	b	18604 <sfbpf_parse+0x2350>
   185f8:	movw	r0, #2
   185fc:	str	r0, [sp, #8]
   18600:	b	18604 <sfbpf_parse+0x2350>
   18604:	ldr	r0, [sp, #8]
   18608:	ldr	r1, [pc, #372]	; 18784 <sfbpf_parse+0x24d0>
   1860c:	add	r1, pc, r1
   18610:	ldr	r2, [pc, #368]	; 18788 <sfbpf_parse+0x24d4>
   18614:	add	r2, pc, r2
   18618:	str	r0, [sp, #160]	; 0xa0
   1861c:	ldr	r0, [sp, #160]	; 0xa0
   18620:	str	r0, [sp, #4]
   18624:	mov	r0, r1
   18628:	ldr	r1, [sp, #4]
   1862c:	bl	188f4 <yydestruct>
   18630:	ldr	r0, [sp, #140]	; 0x8c
   18634:	ldr	r1, [sp, #176]	; 0xb0
   18638:	sub	r0, r1, r0, lsl #4
   1863c:	str	r0, [sp, #176]	; 0xb0
   18640:	ldr	r0, [sp, #140]	; 0x8c
   18644:	ldr	r1, [fp, #-424]	; 0xfffffe58
   18648:	rsb	r2, r0, #0
   1864c:	sub	r0, r1, r0, lsl #1
   18650:	str	r0, [fp, #-424]	; 0xfffffe58
   18654:	ldr	r0, [fp, #-424]	; 0xfffffe58
   18658:	ldr	r1, [fp, #-420]	; 0xfffffe5c
   1865c:	cmp	r0, r1
   18660:	beq	186b0 <sfbpf_parse+0x23fc>
   18664:	ldr	r0, [pc, #288]	; 1878c <sfbpf_parse+0x24d8>
   18668:	add	r0, pc, r0
   1866c:	ldr	r1, [pc, #284]	; 18790 <sfbpf_parse+0x24dc>
   18670:	add	r1, pc, r1
   18674:	ldr	r2, [fp, #-424]	; 0xfffffe58
   18678:	ldrsh	r2, [r2]
   1867c:	add	r1, r1, r2
   18680:	ldrb	r1, [r1]
   18684:	ldr	r2, [sp, #176]	; 0xb0
   18688:	bl	188f4 <yydestruct>
   1868c:	ldr	r0, [sp, #176]	; 0xb0
   18690:	mvn	r1, #15
   18694:	add	r0, r0, r1
   18698:	str	r0, [sp, #176]	; 0xb0
   1869c:	ldr	r0, [fp, #-424]	; 0xfffffe58
   186a0:	mvn	r1, #1
   186a4:	add	r0, r0, r1
   186a8:	str	r0, [fp, #-424]	; 0xfffffe58
   186ac:	b	18654 <sfbpf_parse+0x23a0>
   186b0:	sub	r0, fp, #416	; 0x1a0
   186b4:	ldr	r1, [fp, #-420]	; 0xfffffe5c
   186b8:	cmp	r1, r0
   186bc:	beq	186c8 <sfbpf_parse+0x2414>
   186c0:	ldr	r0, [fp, #-420]	; 0xfffffe5c
   186c4:	bl	ebc <free@plt>
   186c8:	ldr	r0, [sp, #164]	; 0xa4
   186cc:	sub	sp, fp, #8
   186d0:	pop	{r4, r5, fp, pc}
   186d4:	.word	0x00021254
   186d8:	.word	0x000213e8
   186dc:	.word	0x0000704f
   186e0:	.word	0x00007035
   186e4:	.word	0x00007004
   186e8:	.word	0x00006fe3
   186ec:	.word	0x00006fc2
   186f0:	.word	0x000213b4
   186f4:	.word	0x0002137c
   186f8:	.word	0x00021338
   186fc:	.word	0x0000709e
   18700:	.word	0x00021484
   18704:	.word	0x00021450
   18708:	.word	0x00021424
   1870c:	.word	0x0000710b
   18710:	.word	0x00007187
   18714:	.word	0x00021494
   18718:	.word	0x000071b2
   1871c:	.word	0x00006664
   18720:	.word	0x000058a0
   18724:	.word	0x000065c8
   18728:	.word	0x00005db0
   1872c:	.word	0x00021878
   18730:	.word	0x00021854
   18734:	.word	0x00005672
   18738:	.word	0x00021834
   1873c:	.word	0x00006783
   18740:	.word	0x000217e4
   18744:	.word	0x000217bc
   18748:	.word	0x00021774
   1874c:	.word	0x00006734
   18750:	.word	0x0002178c
   18754:	.word	0x000217a8
   18758:	.word	0x00005366
   1875c:	.word	0x000056a0
   18760:	.word	0x00005bb8
   18764:	.word	0x0002163c
   18768:	.word	0x00006642
   1876c:	.word	0x000063fc
   18770:	.word	0x000065a5
   18774:	.word	0x000215c8
   18778:	.word	0x000215b4
   1877c:	.word	0x000053d2
   18780:	.word	0x00021594
   18784:	.word	0x00006542
   18788:	.word	0x00021568
   1878c:	.word	0x00006504
   18790:	.word	0x00006280
   18794:	.word	0x00021478
   18798:	.word	0x0002143c
   1879c:	.word	0x00021418
   187a0:	.word	0x000213a8
   187a4:	.word	0x00021368
   187a8:	.word	0x0002132c
   187ac:	.word	0x0000654d
   187b0:	.word	0x00006600
   187b4:	.word	0x00005894
   187b8:	.word	0x00005da4
   187bc:	.word	0x000065bc
   187c0:	.word	0x0000535a
   187c4:	.word	0x00005694
   187c8:	.word	0x00005bac

000187cc <str2tok>:
   187cc:	push	{fp, lr}
   187d0:	mov	fp, sp
   187d4:	sub	sp, sp, #16
   187d8:	str	r0, [sp, #8]
   187dc:	str	r1, [sp, #4]
   187e0:	movw	r0, #0
   187e4:	str	r0, [sp]
   187e8:	ldr	r0, [sp, #4]
   187ec:	ldr	r1, [sp]
   187f0:	add	r0, r0, r1, lsl #3
   187f4:	ldr	r0, [r0, #4]
   187f8:	movw	r1, #0
   187fc:	cmp	r0, r1
   18800:	beq	18850 <str2tok+0x84>
   18804:	ldr	r0, [sp, #4]
   18808:	ldr	r1, [sp]
   1880c:	add	r0, r0, r1, lsl #3
   18810:	ldr	r0, [r0, #4]
   18814:	ldr	r1, [sp, #8]
   18818:	bl	15dd4 <sfbpf_strcasecmp>
   1881c:	cmp	r0, #0
   18820:	bne	1883c <str2tok+0x70>
   18824:	ldr	r0, [sp, #4]
   18828:	ldr	r1, [sp]
   1882c:	add	r0, r0, r1, lsl #3
   18830:	ldr	r0, [r0]
   18834:	str	r0, [fp, #-4]
   18838:	b	18858 <str2tok+0x8c>
   1883c:	b	18840 <str2tok+0x74>
   18840:	ldr	r0, [sp]
   18844:	add	r0, r0, #1
   18848:	str	r0, [sp]
   1884c:	b	187e8 <str2tok+0x1c>
   18850:	mvn	r0, #0
   18854:	str	r0, [fp, #-4]
   18858:	ldr	r0, [fp, #-4]
   1885c:	mov	sp, fp
   18860:	pop	{fp, pc}

00018864 <pfreason_to_num>:
   18864:	push	{fp, lr}
   18868:	mov	fp, sp
   1886c:	sub	sp, sp, #8
   18870:	ldr	r1, [pc, #12]	; 18884 <pfreason_to_num+0x20>
   18874:	add	r1, pc, r1
   18878:	str	r0, [sp, #4]
   1887c:	mov	r0, r1
   18880:	bl	2bb8 <sf_bpf_error>
   18884:	.word	0x00003d66

00018888 <pfaction_to_num>:
   18888:	push	{fp, lr}
   1888c:	mov	fp, sp
   18890:	sub	sp, sp, #8
   18894:	ldr	r1, [pc, #12]	; 188a8 <pfaction_to_num+0x20>
   18898:	add	r1, pc, r1
   1889c:	str	r0, [sp, #4]
   188a0:	mov	r0, r1
   188a4:	bl	2bb8 <sf_bpf_error>
   188a8:	.word	0x00003d42

000188ac <sfbpf_error>:
   188ac:	push	{fp, lr}
   188b0:	mov	fp, sp
   188b4:	sub	sp, sp, #8
   188b8:	ldr	r1, [pc, #44]	; 188ec <sfbpf_error+0x40>
   188bc:	add	r1, pc, r1
   188c0:	ldr	r2, [pc, #40]	; 188f0 <sfbpf_error+0x44>
   188c4:	add	r2, pc, r2
   188c8:	str	r0, [sp, #4]
   188cc:	ldr	r0, [r2]
   188d0:	add	r0, r0, #1
   188d4:	str	r0, [r2]
   188d8:	ldr	r0, [sp, #4]
   188dc:	str	r0, [sp]
   188e0:	mov	r0, r1
   188e4:	ldr	r1, [sp]
   188e8:	bl	2bb8 <sf_bpf_error>
   188ec:	.word	0x00004ae7
   188f0:	.word	0x00021250

000188f4 <yydestruct>:
   188f4:	sub	sp, sp, #12
   188f8:	str	r0, [sp, #8]
   188fc:	str	r1, [sp, #4]
   18900:	str	r2, [sp]
   18904:	ldr	r0, [sp, #8]
   18908:	movw	r1, #0
   1890c:	cmp	r0, r1
   18910:	bne	18920 <yydestruct+0x2c>
   18914:	ldr	r0, [pc, #12]	; 18928 <yydestruct+0x34>
   18918:	add	r0, pc, r0
   1891c:	str	r0, [sp, #8]
   18920:	add	sp, sp, #12
   18924:	bx	lr
   18928:	.word	0x0000639a

0001892c <sfbpf_lex>:
   1892c:	push	{fp, lr}
   18930:	mov	fp, sp
   18934:	sub	sp, sp, #88	; 0x58
   18938:	ldr	r0, [pc, #4032]	; 19900 <sfbpf_lex+0xfd4>
   1893c:	add	r0, pc, r0
   18940:	ldr	r0, [r0]
   18944:	cmp	r0, #0
   18948:	bne	18a54 <sfbpf_lex+0x128>
   1894c:	ldr	r0, [pc, #4088]	; 1994c <sfbpf_lex+0x1020>
   18950:	add	r0, pc, r0
   18954:	ldr	r1, [pc, #4084]	; 19950 <sfbpf_lex+0x1024>
   18958:	add	r1, pc, r1
   1895c:	movw	r2, #1
   18960:	str	r2, [r1]
   18964:	ldr	r0, [r0]
   18968:	cmp	r0, #0
   1896c:	bne	18980 <sfbpf_lex+0x54>
   18970:	ldr	r0, [pc, #4072]	; 19960 <sfbpf_lex+0x1034>
   18974:	add	r0, pc, r0
   18978:	movw	r1, #1
   1897c:	str	r1, [r0]
   18980:	ldr	r0, [pc, #4060]	; 19964 <sfbpf_lex+0x1038>
   18984:	add	r0, pc, r0
   18988:	ldr	r0, [r0]
   1898c:	movw	r1, #0
   18990:	cmp	r0, r1
   18994:	bne	189b0 <sfbpf_lex+0x84>
   18998:	ldr	r0, [pc, #4040]	; 19968 <sfbpf_lex+0x103c>
   1899c:	add	r0, pc, r0
   189a0:	ldr	r1, [pc, #4036]	; 1996c <sfbpf_lex+0x1040>
   189a4:	ldr	r1, [pc, r1]
   189a8:	ldr	r1, [r1]
   189ac:	str	r1, [r0]
   189b0:	ldr	r0, [pc, #4024]	; 19970 <sfbpf_lex+0x1044>
   189b4:	add	r0, pc, r0
   189b8:	ldr	r0, [r0]
   189bc:	movw	r1, #0
   189c0:	cmp	r0, r1
   189c4:	bne	189e0 <sfbpf_lex+0xb4>
   189c8:	ldr	r0, [pc, #4004]	; 19974 <sfbpf_lex+0x1048>
   189cc:	add	r0, pc, r0
   189d0:	ldr	r1, [pc, #4000]	; 19978 <sfbpf_lex+0x104c>
   189d4:	ldr	r1, [pc, r1]
   189d8:	ldr	r1, [r1]
   189dc:	str	r1, [r0]
   189e0:	ldr	r0, [pc, #3988]	; 1997c <sfbpf_lex+0x1050>
   189e4:	add	r0, pc, r0
   189e8:	ldr	r0, [r0]
   189ec:	movw	r1, #0
   189f0:	cmp	r0, r1
   189f4:	beq	18a20 <sfbpf_lex+0xf4>
   189f8:	ldr	r0, [pc, #3968]	; 19980 <sfbpf_lex+0x1054>
   189fc:	ldr	r0, [pc, r0]
   18a00:	ldr	r1, [pc, #3964]	; 19984 <sfbpf_lex+0x1058>
   18a04:	ldr	r1, [pc, r1]
   18a08:	add	r0, r0, r1, lsl #2
   18a0c:	ldr	r0, [r0]
   18a10:	movw	r1, #0
   18a14:	cmp	r0, r1
   18a18:	bne	18a50 <sfbpf_lex+0x124>
   18a1c:	b	18a24 <sfbpf_lex+0xf8>
   18a20:	b	18a24 <sfbpf_lex+0xf8>
   18a24:	bl	19e84 <sfbpf_ensure_buffer_stack>
   18a28:	ldr	r0, [pc, #3928]	; 19988 <sfbpf_lex+0x105c>
   18a2c:	ldr	r0, [pc, r0]
   18a30:	mov	r1, #16384	; 0x4000
   18a34:	bl	1a044 <sfbpf__create_buffer>
   18a38:	ldr	r1, [pc, #3916]	; 1998c <sfbpf_lex+0x1060>
   18a3c:	ldr	r1, [pc, r1]
   18a40:	ldr	r2, [pc, #3912]	; 19990 <sfbpf_lex+0x1064>
   18a44:	ldr	r2, [pc, r2]
   18a48:	add	r1, r1, r2, lsl #2
   18a4c:	str	r0, [r1]
   18a50:	bl	1a0f0 <sfbpf__load_buffer_state>
   18a54:	b	18a58 <sfbpf_lex+0x12c>
   18a58:	ldr	r0, [pc, #3892]	; 19994 <sfbpf_lex+0x1068>
   18a5c:	add	r0, pc, r0
   18a60:	ldr	r1, [pc, #3888]	; 19998 <sfbpf_lex+0x106c>
   18a64:	add	r1, pc, r1
   18a68:	ldr	r2, [pc, #3884]	; 1999c <sfbpf_lex+0x1070>
   18a6c:	add	r2, pc, r2
   18a70:	ldr	r2, [r2]
   18a74:	str	r2, [fp, #-12]
   18a78:	ldrb	r1, [r1]
   18a7c:	ldr	r2, [fp, #-12]
   18a80:	strb	r1, [r2]
   18a84:	ldr	r1, [fp, #-12]
   18a88:	str	r1, [fp, #-16]
   18a8c:	ldr	r0, [r0]
   18a90:	str	r0, [fp, #-8]
   18a94:	b	18a98 <sfbpf_lex+0x16c>
   18a98:	ldr	r0, [pc, #3840]	; 199a0 <sfbpf_lex+0x1074>
   18a9c:	add	r0, pc, r0
   18aa0:	ldr	r1, [fp, #-12]
   18aa4:	ldrb	r1, [r1]
   18aa8:	ldr	r2, [pc, #3828]	; 199a4 <sfbpf_lex+0x1078>
   18aac:	add	r2, pc, r2
   18ab0:	ldrb	r1, [r2, r1]
   18ab4:	strb	r1, [fp, #-21]	; 0xffffffeb
   18ab8:	ldr	r1, [fp, #-8]
   18abc:	ldr	r2, [pc, #3812]	; 199a8 <sfbpf_lex+0x107c>
   18ac0:	add	r2, pc, r2
   18ac4:	add	r1, r2, r1, lsl #1
   18ac8:	ldrsh	r1, [r1]
   18acc:	cmp	r1, #0
   18ad0:	beq	18af4 <sfbpf_lex+0x1c8>
   18ad4:	ldr	r0, [pc, #3792]	; 199ac <sfbpf_lex+0x1080>
   18ad8:	add	r0, pc, r0
   18adc:	ldr	r1, [pc, #3788]	; 199b0 <sfbpf_lex+0x1084>
   18ae0:	add	r1, pc, r1
   18ae4:	ldr	r2, [fp, #-8]
   18ae8:	str	r2, [r1]
   18aec:	ldr	r1, [fp, #-12]
   18af0:	str	r1, [r0]
   18af4:	b	18af8 <sfbpf_lex+0x1cc>
   18af8:	ldr	r0, [pc, #3764]	; 199b4 <sfbpf_lex+0x1088>
   18afc:	add	r0, pc, r0
   18b00:	ldr	r1, [fp, #-8]
   18b04:	ldr	r2, [pc, #3756]	; 199b8 <sfbpf_lex+0x108c>
   18b08:	add	r2, pc, r2
   18b0c:	add	r1, r2, r1, lsl #1
   18b10:	ldrsh	r1, [r1]
   18b14:	ldrb	r2, [fp, #-21]	; 0xffffffeb
   18b18:	add	r1, r1, r2
   18b1c:	ldr	r2, [pc, #4092]	; 19b20 <sfbpf_lex+0x11f4>
   18b20:	add	r2, pc, r2
   18b24:	add	r1, r2, r1, lsl #1
   18b28:	ldrsh	r1, [r1]
   18b2c:	ldr	r2, [fp, #-8]
   18b30:	cmp	r1, r2
   18b34:	beq	18b84 <sfbpf_lex+0x258>
   18b38:	ldr	r0, [pc, #4088]	; 19b38 <sfbpf_lex+0x120c>
   18b3c:	add	r0, pc, r0
   18b40:	ldr	r1, [fp, #-8]
   18b44:	ldr	r2, [pc, #4080]	; 19b3c <sfbpf_lex+0x1210>
   18b48:	add	r2, pc, r2
   18b4c:	add	r1, r2, r1, lsl #1
   18b50:	ldrsh	r1, [r1]
   18b54:	str	r1, [fp, #-8]
   18b58:	ldr	r1, [fp, #-8]
   18b5c:	movw	r2, #1434	; 0x59a
   18b60:	cmp	r1, r2
   18b64:	blt	18b80 <sfbpf_lex+0x254>
   18b68:	ldr	r0, [pc, #4088]	; 19b68 <sfbpf_lex+0x123c>
   18b6c:	add	r0, pc, r0
   18b70:	ldrb	r1, [fp, #-21]	; 0xffffffeb
   18b74:	add	r0, r0, r1
   18b78:	ldrb	r0, [r0]
   18b7c:	strb	r0, [fp, #-21]	; 0xffffffeb
   18b80:	b	18af8 <sfbpf_lex+0x1cc>
   18b84:	ldr	r0, [pc, #4080]	; 19b7c <sfbpf_lex+0x1250>
   18b88:	add	r0, pc, r0
   18b8c:	ldr	r1, [fp, #-8]
   18b90:	ldr	r2, [pc, #4072]	; 19b80 <sfbpf_lex+0x1254>
   18b94:	add	r2, pc, r2
   18b98:	add	r1, r2, r1, lsl #1
   18b9c:	ldrsh	r1, [r1]
   18ba0:	ldrb	r2, [fp, #-21]	; 0xffffffeb
   18ba4:	add	r1, r1, r2
   18ba8:	ldr	r2, [pc, #4052]	; 19b84 <sfbpf_lex+0x1258>
   18bac:	add	r2, pc, r2
   18bb0:	add	r1, r2, r1, lsl #1
   18bb4:	ldrsh	r1, [r1]
   18bb8:	str	r1, [fp, #-8]
   18bbc:	ldr	r1, [fp, #-12]
   18bc0:	add	r1, r1, #1
   18bc4:	str	r1, [fp, #-12]
   18bc8:	ldr	r0, [pc, #4024]	; 19b88 <sfbpf_lex+0x125c>
   18bcc:	add	r0, pc, r0
   18bd0:	ldr	r1, [fp, #-8]
   18bd4:	ldr	r2, [pc, #4016]	; 19b8c <sfbpf_lex+0x1260>
   18bd8:	add	r2, pc, r2
   18bdc:	add	r1, r2, r1, lsl #1
   18be0:	ldrsh	r1, [r1]
   18be4:	movw	r2, #7401	; 0x1ce9
   18be8:	cmp	r1, r2
   18bec:	bne	18a98 <sfbpf_lex+0x16c>
   18bf0:	b	18bf4 <sfbpf_lex+0x2c8>
   18bf4:	ldr	r0, [pc, #4080]	; 19bec <sfbpf_lex+0x12c0>
   18bf8:	add	r0, pc, r0
   18bfc:	ldr	r1, [fp, #-8]
   18c00:	ldr	r2, [pc, #4072]	; 19bf0 <sfbpf_lex+0x12c4>
   18c04:	add	r2, pc, r2
   18c08:	add	r1, r2, r1, lsl #1
   18c0c:	ldrsh	r1, [r1]
   18c10:	str	r1, [fp, #-20]	; 0xffffffec
   18c14:	ldr	r1, [fp, #-20]	; 0xffffffec
   18c18:	cmp	r1, #0
   18c1c:	bne	18c58 <sfbpf_lex+0x32c>
   18c20:	ldr	r0, [pc, #4088]	; 19c20 <sfbpf_lex+0x12f4>
   18c24:	add	r0, pc, r0
   18c28:	ldr	r1, [pc, #4084]	; 19c24 <sfbpf_lex+0x12f8>
   18c2c:	ldr	r1, [pc, r1]
   18c30:	str	r1, [fp, #-12]
   18c34:	ldr	r1, [pc, #4076]	; 19c28 <sfbpf_lex+0x12fc>
   18c38:	ldr	r1, [pc, r1]
   18c3c:	str	r1, [fp, #-8]
   18c40:	ldr	r1, [fp, #-8]
   18c44:	ldr	r2, [pc, #4064]	; 19c2c <sfbpf_lex+0x1300>
   18c48:	add	r2, pc, r2
   18c4c:	add	r1, r2, r1, lsl #1
   18c50:	ldrsh	r1, [r1]
   18c54:	str	r1, [fp, #-20]	; 0xffffffec
   18c58:	ldr	r0, [pc, #4048]	; 19c30 <sfbpf_lex+0x1304>
   18c5c:	add	r0, pc, r0
   18c60:	ldr	r1, [pc, #4044]	; 19c34 <sfbpf_lex+0x1308>
   18c64:	add	r1, pc, r1
   18c68:	ldr	r2, [pc, #4040]	; 19c38 <sfbpf_lex+0x130c>
   18c6c:	add	r2, pc, r2
   18c70:	ldr	r3, [pc, #4036]	; 19c3c <sfbpf_lex+0x1310>
   18c74:	add	r3, pc, r3
   18c78:	ldr	ip, [fp, #-16]
   18c7c:	str	ip, [r3]
   18c80:	ldr	r3, [fp, #-12]
   18c84:	ldr	ip, [fp, #-16]
   18c88:	sub	r3, r3, ip
   18c8c:	str	r3, [r2]
   18c90:	ldr	r2, [fp, #-12]
   18c94:	ldrb	r2, [r2]
   18c98:	strb	r2, [r1]
   18c9c:	ldr	r1, [fp, #-12]
   18ca0:	movw	r2, #0
   18ca4:	strb	r2, [r1]
   18ca8:	ldr	r1, [fp, #-12]
   18cac:	str	r1, [r0]
   18cb0:	ldr	r0, [fp, #-20]	; 0xffffffec
   18cb4:	cmp	r0, #146	; 0x92
   18cb8:	str	r0, [sp, #16]
   18cbc:	bhi	19cf8 <sfbpf_lex+0x13cc>
   18cc0:	add	r0, pc, #8
   18cc4:	ldr	r1, [sp, #16]
   18cc8:	ldr	r2, [r0, r1, lsl #2]
   18ccc:	add	pc, r0, r2
   18cd0:	.word	0x0000024c
   18cd4:	.word	0x00000284
   18cd8:	.word	0x00000290
   18cdc:	.word	0x0000029c
   18ce0:	.word	0x000002a8
   18ce4:	.word	0x000002b4
   18ce8:	.word	0x000002c0
   18cec:	.word	0x000002cc
   18cf0:	.word	0x000002d8
   18cf4:	.word	0x000002e4
   18cf8:	.word	0x000002f0
   18cfc:	.word	0x000002fc
   18d00:	.word	0x00000308
   18d04:	.word	0x00000314
   18d08:	.word	0x00000320
   18d0c:	.word	0x0000032c
   18d10:	.word	0x00000338
   18d14:	.word	0x00000344
   18d18:	.word	0x00000350
   18d1c:	.word	0x0000035c
   18d20:	.word	0x00000368
   18d24:	.word	0x00000374
   18d28:	.word	0x00000380
   18d2c:	.word	0x0000038c
   18d30:	.word	0x00000398
   18d34:	.word	0x000003a4
   18d38:	.word	0x000003b0
   18d3c:	.word	0x000003bc
   18d40:	.word	0x000003c8
   18d44:	.word	0x000003d4
   18d48:	.word	0x000003e0
   18d4c:	.word	0x000003ec
   18d50:	.word	0x000003f8
   18d54:	.word	0x00000404
   18d58:	.word	0x00000410
   18d5c:	.word	0x0000041c
   18d60:	.word	0x00000428
   18d64:	.word	0x00000434
   18d68:	.word	0x00000440
   18d6c:	.word	0x0000044c
   18d70:	.word	0x00000458
   18d74:	.word	0x00000464
   18d78:	.word	0x00000470
   18d7c:	.word	0x0000047c
   18d80:	.word	0x00000488
   18d84:	.word	0x00000494
   18d88:	.word	0x000004a0
   18d8c:	.word	0x000004ac
   18d90:	.word	0x000004b8
   18d94:	.word	0x000004c4
   18d98:	.word	0x000004d0
   18d9c:	.word	0x000004dc
   18da0:	.word	0x000004e8
   18da4:	.word	0x000004f4
   18da8:	.word	0x00000500
   18dac:	.word	0x0000050c
   18db0:	.word	0x00000518
   18db4:	.word	0x00000524
   18db8:	.word	0x00000530
   18dbc:	.word	0x0000053c
   18dc0:	.word	0x00000548
   18dc4:	.word	0x00000554
   18dc8:	.word	0x00000560
   18dcc:	.word	0x0000056c
   18dd0:	.word	0x00000578
   18dd4:	.word	0x00000584
   18dd8:	.word	0x00000590
   18ddc:	.word	0x0000059c
   18de0:	.word	0x000005a8
   18de4:	.word	0x000005b4
   18de8:	.word	0x000005c0
   18dec:	.word	0x000005cc
   18df0:	.word	0x000005d8
   18df4:	.word	0x000005e4
   18df8:	.word	0x000005f0
   18dfc:	.word	0x000005fc
   18e00:	.word	0x00000608
   18e04:	.word	0x00000614
   18e08:	.word	0x00000620
   18e0c:	.word	0x0000062c
   18e10:	.word	0x00000638
   18e14:	.word	0x00000644
   18e18:	.word	0x00000650
   18e1c:	.word	0x0000065c
   18e20:	.word	0x00000668
   18e24:	.word	0x00000674
   18e28:	.word	0x00000680
   18e2c:	.word	0x0000068c
   18e30:	.word	0x00000698
   18e34:	.word	0x000006a4
   18e38:	.word	0x000006b0
   18e3c:	.word	0x000006bc
   18e40:	.word	0x000006c8
   18e44:	.word	0x000006d4
   18e48:	.word	0x000006e0
   18e4c:	.word	0x000006ec
   18e50:	.word	0x000006f8
   18e54:	.word	0x00000704
   18e58:	.word	0x00000710
   18e5c:	.word	0x0000071c
   18e60:	.word	0x00000728
   18e64:	.word	0x00000734
   18e68:	.word	0x00000740
   18e6c:	.word	0x00000744
   18e70:	.word	0x0000075c
   18e74:	.word	0x00000768
   18e78:	.word	0x00000774
   18e7c:	.word	0x00000780
   18e80:	.word	0x0000078c
   18e84:	.word	0x00000798
   18e88:	.word	0x000007a4
   18e8c:	.word	0x000007d0
   18e90:	.word	0x000007f8
   18e94:	.word	0x00000820
   18e98:	.word	0x00000848
   18e9c:	.word	0x000008f0
   18ea0:	.word	0x00000908
   18ea4:	.word	0x00000924
   18ea8:	.word	0x00000940
   18eac:	.word	0x0000095c
   18eb0:	.word	0x00000978
   18eb4:	.word	0x00000994
   18eb8:	.word	0x000009b0
   18ebc:	.word	0x000009cc
   18ec0:	.word	0x000009e8
   18ec4:	.word	0x00000a04
   18ec8:	.word	0x00000a20
   18ecc:	.word	0x00000a3c
   18ed0:	.word	0x00000a58
   18ed4:	.word	0x00000a74
   18ed8:	.word	0x00000a90
   18edc:	.word	0x00000aac
   18ee0:	.word	0x00000ac8
   18ee4:	.word	0x00000ae4
   18ee8:	.word	0x00000b00
   18eec:	.word	0x00000b1c
   18ef0:	.word	0x00000b38
   18ef4:	.word	0x00000b54
   18ef8:	.word	0x00000b70
   18efc:	.word	0x00000b8c
   18f00:	.word	0x00000ba8
   18f04:	.word	0x00000bd0
   18f08:	.word	0x00000bfc
   18f0c:	.word	0x00000c14
   18f10:	.word	0x00000c34
   18f14:	.word	0x00000cec
   18f18:	.word	0x00000c84
   18f1c:	ldr	r0, [pc, #3852]	; 19e30 <sfbpf_lex+0x1504>
   18f20:	add	r0, pc, r0
   18f24:	ldr	r1, [pc, #3848]	; 19e34 <sfbpf_lex+0x1508>
   18f28:	add	r1, pc, r1
   18f2c:	ldr	r2, [pc, #3844]	; 19e38 <sfbpf_lex+0x150c>
   18f30:	add	r2, pc, r2
   18f34:	ldrb	r2, [r2]
   18f38:	ldr	r3, [fp, #-12]
   18f3c:	strb	r2, [r3]
   18f40:	ldr	r1, [r1]
   18f44:	str	r1, [fp, #-12]
   18f48:	ldr	r0, [r0]
   18f4c:	str	r0, [fp, #-8]
   18f50:	b	18bf4 <sfbpf_lex+0x2c8>
   18f54:	movw	r0, #258	; 0x102
   18f58:	str	r0, [fp, #-4]
   18f5c:	b	19d08 <sfbpf_lex+0x13dc>
   18f60:	movw	r0, #259	; 0x103
   18f64:	str	r0, [fp, #-4]
   18f68:	b	19d08 <sfbpf_lex+0x13dc>
   18f6c:	movw	r0, #307	; 0x133
   18f70:	str	r0, [fp, #-4]
   18f74:	b	19d08 <sfbpf_lex+0x13dc>
   18f78:	movw	r0, #307	; 0x133
   18f7c:	str	r0, [fp, #-4]
   18f80:	b	19d08 <sfbpf_lex+0x13dc>
   18f84:	movw	r0, #271	; 0x10f
   18f88:	str	r0, [fp, #-4]
   18f8c:	b	19d08 <sfbpf_lex+0x13dc>
   18f90:	movw	r0, #272	; 0x110
   18f94:	str	r0, [fp, #-4]
   18f98:	b	19d08 <sfbpf_lex+0x13dc>
   18f9c:	movw	r0, #273	; 0x111
   18fa0:	str	r0, [fp, #-4]
   18fa4:	b	19d08 <sfbpf_lex+0x13dc>
   18fa8:	movw	r0, #274	; 0x112
   18fac:	str	r0, [fp, #-4]
   18fb0:	b	19d08 <sfbpf_lex+0x13dc>
   18fb4:	movw	r0, #275	; 0x113
   18fb8:	str	r0, [fp, #-4]
   18fbc:	b	19d08 <sfbpf_lex+0x13dc>
   18fc0:	movw	r0, #276	; 0x114
   18fc4:	str	r0, [fp, #-4]
   18fc8:	b	19d08 <sfbpf_lex+0x13dc>
   18fcc:	movw	r0, #277	; 0x115
   18fd0:	str	r0, [fp, #-4]
   18fd4:	b	19d08 <sfbpf_lex+0x13dc>
   18fd8:	movw	r0, #278	; 0x116
   18fdc:	str	r0, [fp, #-4]
   18fe0:	b	19d08 <sfbpf_lex+0x13dc>
   18fe4:	movw	r0, #279	; 0x117
   18fe8:	str	r0, [fp, #-4]
   18fec:	b	19d08 <sfbpf_lex+0x13dc>
   18ff0:	movw	r0, #280	; 0x118
   18ff4:	str	r0, [fp, #-4]
   18ff8:	b	19d08 <sfbpf_lex+0x13dc>
   18ffc:	movw	r0, #281	; 0x119
   19000:	str	r0, [fp, #-4]
   19004:	b	19d08 <sfbpf_lex+0x13dc>
   19008:	movw	r0, #355	; 0x163
   1900c:	str	r0, [fp, #-4]
   19010:	b	19d08 <sfbpf_lex+0x13dc>
   19014:	movw	r0, #319	; 0x13f
   19018:	str	r0, [fp, #-4]
   1901c:	b	19d08 <sfbpf_lex+0x13dc>
   19020:	movw	r0, #320	; 0x140
   19024:	str	r0, [fp, #-4]
   19028:	b	19d08 <sfbpf_lex+0x13dc>
   1902c:	movw	r0, #321	; 0x141
   19030:	str	r0, [fp, #-4]
   19034:	b	19d08 <sfbpf_lex+0x13dc>
   19038:	movw	r0, #322	; 0x142
   1903c:	str	r0, [fp, #-4]
   19040:	b	19d08 <sfbpf_lex+0x13dc>
   19044:	movw	r0, #282	; 0x11a
   19048:	str	r0, [fp, #-4]
   1904c:	b	19d08 <sfbpf_lex+0x13dc>
   19050:	movw	r0, #283	; 0x11b
   19054:	str	r0, [fp, #-4]
   19058:	b	19d08 <sfbpf_lex+0x13dc>
   1905c:	movw	r0, #284	; 0x11c
   19060:	str	r0, [fp, #-4]
   19064:	b	19d08 <sfbpf_lex+0x13dc>
   19068:	movw	r0, #285	; 0x11d
   1906c:	str	r0, [fp, #-4]
   19070:	b	19d08 <sfbpf_lex+0x13dc>
   19074:	movw	r0, #286	; 0x11e
   19078:	str	r0, [fp, #-4]
   1907c:	b	19d08 <sfbpf_lex+0x13dc>
   19080:	movw	r0, #287	; 0x11f
   19084:	str	r0, [fp, #-4]
   19088:	b	19d08 <sfbpf_lex+0x13dc>
   1908c:	movw	r0, #288	; 0x120
   19090:	str	r0, [fp, #-4]
   19094:	b	19d08 <sfbpf_lex+0x13dc>
   19098:	movw	r0, #327	; 0x147
   1909c:	str	r0, [fp, #-4]
   190a0:	b	19d08 <sfbpf_lex+0x13dc>
   190a4:	movw	r0, #328	; 0x148
   190a8:	str	r0, [fp, #-4]
   190ac:	b	19d08 <sfbpf_lex+0x13dc>
   190b0:	movw	r0, #328	; 0x148
   190b4:	str	r0, [fp, #-4]
   190b8:	b	19d08 <sfbpf_lex+0x13dc>
   190bc:	movw	r0, #330	; 0x14a
   190c0:	str	r0, [fp, #-4]
   190c4:	b	19d08 <sfbpf_lex+0x13dc>
   190c8:	movw	r0, #330	; 0x14a
   190cc:	str	r0, [fp, #-4]
   190d0:	b	19d08 <sfbpf_lex+0x13dc>
   190d4:	movw	r0, #331	; 0x14b
   190d8:	str	r0, [fp, #-4]
   190dc:	b	19d08 <sfbpf_lex+0x13dc>
   190e0:	movw	r0, #332	; 0x14c
   190e4:	str	r0, [fp, #-4]
   190e8:	b	19d08 <sfbpf_lex+0x13dc>
   190ec:	movw	r0, #333	; 0x14d
   190f0:	str	r0, [fp, #-4]
   190f4:	b	19d08 <sfbpf_lex+0x13dc>
   190f8:	movw	r0, #334	; 0x14e
   190fc:	str	r0, [fp, #-4]
   19100:	b	19d08 <sfbpf_lex+0x13dc>
   19104:	movw	r0, #335	; 0x14f
   19108:	str	r0, [fp, #-4]
   1910c:	b	19d08 <sfbpf_lex+0x13dc>
   19110:	movw	r0, #336	; 0x150
   19114:	str	r0, [fp, #-4]
   19118:	b	19d08 <sfbpf_lex+0x13dc>
   1911c:	movw	r0, #337	; 0x151
   19120:	str	r0, [fp, #-4]
   19124:	b	19d08 <sfbpf_lex+0x13dc>
   19128:	movw	r0, #329	; 0x149
   1912c:	str	r0, [fp, #-4]
   19130:	b	19d08 <sfbpf_lex+0x13dc>
   19134:	movw	r0, #338	; 0x152
   19138:	str	r0, [fp, #-4]
   1913c:	b	19d08 <sfbpf_lex+0x13dc>
   19140:	movw	r0, #339	; 0x153
   19144:	str	r0, [fp, #-4]
   19148:	b	19d08 <sfbpf_lex+0x13dc>
   1914c:	movw	r0, #340	; 0x154
   19150:	str	r0, [fp, #-4]
   19154:	b	19d08 <sfbpf_lex+0x13dc>
   19158:	movw	r0, #260	; 0x104
   1915c:	str	r0, [fp, #-4]
   19160:	b	19d08 <sfbpf_lex+0x13dc>
   19164:	movw	r0, #262	; 0x106
   19168:	str	r0, [fp, #-4]
   1916c:	b	19d08 <sfbpf_lex+0x13dc>
   19170:	movw	r0, #263	; 0x107
   19174:	str	r0, [fp, #-4]
   19178:	b	19d08 <sfbpf_lex+0x13dc>
   1917c:	movw	r0, #264	; 0x108
   19180:	str	r0, [fp, #-4]
   19184:	b	19d08 <sfbpf_lex+0x13dc>
   19188:	movw	r0, #265	; 0x109
   1918c:	str	r0, [fp, #-4]
   19190:	b	19d08 <sfbpf_lex+0x13dc>
   19194:	movw	r0, #268	; 0x10c
   19198:	str	r0, [fp, #-4]
   1919c:	b	19d08 <sfbpf_lex+0x13dc>
   191a0:	movw	r0, #269	; 0x10d
   191a4:	str	r0, [fp, #-4]
   191a8:	b	19d08 <sfbpf_lex+0x13dc>
   191ac:	movw	r0, #261	; 0x105
   191b0:	str	r0, [fp, #-4]
   191b4:	b	19d08 <sfbpf_lex+0x13dc>
   191b8:	movw	r0, #300	; 0x12c
   191bc:	str	r0, [fp, #-4]
   191c0:	b	19d08 <sfbpf_lex+0x13dc>
   191c4:	movw	r0, #301	; 0x12d
   191c8:	str	r0, [fp, #-4]
   191cc:	b	19d08 <sfbpf_lex+0x13dc>
   191d0:	movw	r0, #302	; 0x12e
   191d4:	str	r0, [fp, #-4]
   191d8:	b	19d08 <sfbpf_lex+0x13dc>
   191dc:	movw	r0, #303	; 0x12f
   191e0:	str	r0, [fp, #-4]
   191e4:	b	19d08 <sfbpf_lex+0x13dc>
   191e8:	movw	r0, #304	; 0x130
   191ec:	str	r0, [fp, #-4]
   191f0:	b	19d08 <sfbpf_lex+0x13dc>
   191f4:	movw	r0, #305	; 0x131
   191f8:	str	r0, [fp, #-4]
   191fc:	b	19d08 <sfbpf_lex+0x13dc>
   19200:	movw	r0, #306	; 0x132
   19204:	str	r0, [fp, #-4]
   19208:	b	19d08 <sfbpf_lex+0x13dc>
   1920c:	movw	r0, #266	; 0x10a
   19210:	str	r0, [fp, #-4]
   19214:	b	19d08 <sfbpf_lex+0x13dc>
   19218:	movw	r0, #267	; 0x10b
   1921c:	str	r0, [fp, #-4]
   19220:	b	19d08 <sfbpf_lex+0x13dc>
   19224:	movw	r0, #270	; 0x10e
   19228:	str	r0, [fp, #-4]
   1922c:	b	19d08 <sfbpf_lex+0x13dc>
   19230:	movw	r0, #289	; 0x121
   19234:	str	r0, [fp, #-4]
   19238:	b	19d08 <sfbpf_lex+0x13dc>
   1923c:	movw	r0, #290	; 0x122
   19240:	str	r0, [fp, #-4]
   19244:	b	19d08 <sfbpf_lex+0x13dc>
   19248:	movw	r0, #364	; 0x16c
   1924c:	str	r0, [fp, #-4]
   19250:	b	19d08 <sfbpf_lex+0x13dc>
   19254:	movw	r0, #363	; 0x16b
   19258:	str	r0, [fp, #-4]
   1925c:	b	19d08 <sfbpf_lex+0x13dc>
   19260:	movw	r0, #33	; 0x21
   19264:	str	r0, [fp, #-4]
   19268:	b	19d08 <sfbpf_lex+0x13dc>
   1926c:	movw	r0, #318	; 0x13e
   19270:	str	r0, [fp, #-4]
   19274:	b	19d08 <sfbpf_lex+0x13dc>
   19278:	movw	r0, #292	; 0x124
   1927c:	str	r0, [fp, #-4]
   19280:	b	19d08 <sfbpf_lex+0x13dc>
   19284:	movw	r0, #293	; 0x125
   19288:	str	r0, [fp, #-4]
   1928c:	b	19d08 <sfbpf_lex+0x13dc>
   19290:	movw	r0, #323	; 0x143
   19294:	str	r0, [fp, #-4]
   19298:	b	19d08 <sfbpf_lex+0x13dc>
   1929c:	movw	r0, #324	; 0x144
   192a0:	str	r0, [fp, #-4]
   192a4:	b	19d08 <sfbpf_lex+0x13dc>
   192a8:	movw	r0, #325	; 0x145
   192ac:	str	r0, [fp, #-4]
   192b0:	b	19d08 <sfbpf_lex+0x13dc>
   192b4:	movw	r0, #326	; 0x146
   192b8:	str	r0, [fp, #-4]
   192bc:	b	19d08 <sfbpf_lex+0x13dc>
   192c0:	movw	r0, #341	; 0x155
   192c4:	str	r0, [fp, #-4]
   192c8:	b	19d08 <sfbpf_lex+0x13dc>
   192cc:	movw	r0, #342	; 0x156
   192d0:	str	r0, [fp, #-4]
   192d4:	b	19d08 <sfbpf_lex+0x13dc>
   192d8:	movw	r0, #343	; 0x157
   192dc:	str	r0, [fp, #-4]
   192e0:	b	19d08 <sfbpf_lex+0x13dc>
   192e4:	movw	r0, #344	; 0x158
   192e8:	str	r0, [fp, #-4]
   192ec:	b	19d08 <sfbpf_lex+0x13dc>
   192f0:	movw	r0, #349	; 0x15d
   192f4:	str	r0, [fp, #-4]
   192f8:	b	19d08 <sfbpf_lex+0x13dc>
   192fc:	movw	r0, #350	; 0x15e
   19300:	str	r0, [fp, #-4]
   19304:	b	19d08 <sfbpf_lex+0x13dc>
   19308:	movw	r0, #347	; 0x15b
   1930c:	str	r0, [fp, #-4]
   19310:	b	19d08 <sfbpf_lex+0x13dc>
   19314:	movw	r0, #348	; 0x15c
   19318:	str	r0, [fp, #-4]
   1931c:	b	19d08 <sfbpf_lex+0x13dc>
   19320:	movw	r0, #345	; 0x159
   19324:	str	r0, [fp, #-4]
   19328:	b	19d08 <sfbpf_lex+0x13dc>
   1932c:	movw	r0, #346	; 0x15a
   19330:	str	r0, [fp, #-4]
   19334:	b	19d08 <sfbpf_lex+0x13dc>
   19338:	movw	r0, #353	; 0x161
   1933c:	str	r0, [fp, #-4]
   19340:	b	19d08 <sfbpf_lex+0x13dc>
   19344:	movw	r0, #354	; 0x162
   19348:	str	r0, [fp, #-4]
   1934c:	b	19d08 <sfbpf_lex+0x13dc>
   19350:	movw	r0, #351	; 0x15f
   19354:	str	r0, [fp, #-4]
   19358:	b	19d08 <sfbpf_lex+0x13dc>
   1935c:	movw	r0, #352	; 0x160
   19360:	str	r0, [fp, #-4]
   19364:	b	19d08 <sfbpf_lex+0x13dc>
   19368:	movw	r0, #294	; 0x126
   1936c:	str	r0, [fp, #-4]
   19370:	b	19d08 <sfbpf_lex+0x13dc>
   19374:	movw	r0, #295	; 0x127
   19378:	str	r0, [fp, #-4]
   1937c:	b	19d08 <sfbpf_lex+0x13dc>
   19380:	movw	r0, #296	; 0x128
   19384:	str	r0, [fp, #-4]
   19388:	b	19d08 <sfbpf_lex+0x13dc>
   1938c:	movw	r0, #297	; 0x129
   19390:	str	r0, [fp, #-4]
   19394:	b	19d08 <sfbpf_lex+0x13dc>
   19398:	movw	r0, #298	; 0x12a
   1939c:	str	r0, [fp, #-4]
   193a0:	b	19d08 <sfbpf_lex+0x13dc>
   193a4:	movw	r0, #299	; 0x12b
   193a8:	str	r0, [fp, #-4]
   193ac:	b	19d08 <sfbpf_lex+0x13dc>
   193b0:	movw	r0, #356	; 0x164
   193b4:	str	r0, [fp, #-4]
   193b8:	b	19d08 <sfbpf_lex+0x13dc>
   193bc:	movw	r0, #357	; 0x165
   193c0:	str	r0, [fp, #-4]
   193c4:	b	19d08 <sfbpf_lex+0x13dc>
   193c8:	movw	r0, #357	; 0x165
   193cc:	str	r0, [fp, #-4]
   193d0:	b	19d08 <sfbpf_lex+0x13dc>
   193d4:	movw	r0, #358	; 0x166
   193d8:	str	r0, [fp, #-4]
   193dc:	b	19d08 <sfbpf_lex+0x13dc>
   193e0:	movw	r0, #359	; 0x167
   193e4:	str	r0, [fp, #-4]
   193e8:	b	19d08 <sfbpf_lex+0x13dc>
   193ec:	movw	r0, #360	; 0x168
   193f0:	str	r0, [fp, #-4]
   193f4:	b	19d08 <sfbpf_lex+0x13dc>
   193f8:	movw	r0, #361	; 0x169
   193fc:	str	r0, [fp, #-4]
   19400:	b	19d08 <sfbpf_lex+0x13dc>
   19404:	movw	r0, #362	; 0x16a
   19408:	str	r0, [fp, #-4]
   1940c:	b	19d08 <sfbpf_lex+0x13dc>
   19410:	b	19d04 <sfbpf_lex+0x13d8>
   19414:	ldr	r0, [pc, #2576]	; 19e2c <sfbpf_lex+0x1500>
   19418:	add	r0, pc, r0
   1941c:	ldr	r0, [r0]
   19420:	ldrb	r0, [r0]
   19424:	str	r0, [fp, #-4]
   19428:	b	19d08 <sfbpf_lex+0x13dc>
   1942c:	movw	r0, #308	; 0x134
   19430:	str	r0, [fp, #-4]
   19434:	b	19d08 <sfbpf_lex+0x13dc>
   19438:	movw	r0, #309	; 0x135
   1943c:	str	r0, [fp, #-4]
   19440:	b	19d08 <sfbpf_lex+0x13dc>
   19444:	movw	r0, #310	; 0x136
   19448:	str	r0, [fp, #-4]
   1944c:	b	19d08 <sfbpf_lex+0x13dc>
   19450:	movw	r0, #61	; 0x3d
   19454:	str	r0, [fp, #-4]
   19458:	b	19d08 <sfbpf_lex+0x13dc>
   1945c:	movw	r0, #316	; 0x13c
   19460:	str	r0, [fp, #-4]
   19464:	b	19d08 <sfbpf_lex+0x13dc>
   19468:	movw	r0, #317	; 0x13d
   1946c:	str	r0, [fp, #-4]
   19470:	b	19d08 <sfbpf_lex+0x13dc>
   19474:	ldr	r0, [pc, #2476]	; 19e28 <sfbpf_lex+0x14fc>
   19478:	add	r0, pc, r0
   1947c:	ldr	r0, [r0]
   19480:	add	r0, r0, #1
   19484:	bl	10b0c <pcap_ether_aton>
   19488:	ldr	r1, [pc, #2452]	; 19e24 <sfbpf_lex+0x14f8>
   1948c:	ldr	r1, [pc, r1]
   19490:	str	r0, [r1]
   19494:	movw	r0, #315	; 0x13b
   19498:	str	r0, [fp, #-4]
   1949c:	b	19d08 <sfbpf_lex+0x13dc>
   194a0:	ldr	r0, [pc, #2424]	; 19e20 <sfbpf_lex+0x14f4>
   194a4:	add	r0, pc, r0
   194a8:	ldr	r0, [r0]
   194ac:	bl	10b0c <pcap_ether_aton>
   194b0:	ldr	r1, [pc, #2404]	; 19e1c <sfbpf_lex+0x14f0>
   194b4:	ldr	r1, [pc, r1]
   194b8:	str	r0, [r1]
   194bc:	movw	r0, #312	; 0x138
   194c0:	str	r0, [fp, #-4]
   194c4:	b	19d08 <sfbpf_lex+0x13dc>
   194c8:	ldr	r0, [pc, #2376]	; 19e18 <sfbpf_lex+0x14ec>
   194cc:	add	r0, pc, r0
   194d0:	ldr	r0, [r0]
   194d4:	bl	1a1bc <stoi>
   194d8:	ldr	r1, [pc, #2356]	; 19e14 <sfbpf_lex+0x14e8>
   194dc:	ldr	r1, [pc, r1]
   194e0:	str	r0, [r1]
   194e4:	movw	r0, #291	; 0x123
   194e8:	str	r0, [fp, #-4]
   194ec:	b	19d08 <sfbpf_lex+0x13dc>
   194f0:	ldr	r0, [pc, #2328]	; 19e10 <sfbpf_lex+0x14e4>
   194f4:	add	r0, pc, r0
   194f8:	ldr	r0, [r0]
   194fc:	bl	2c34 <sf_sdup>
   19500:	ldr	r1, [pc, #2308]	; 19e0c <sfbpf_lex+0x14e0>
   19504:	ldr	r1, [pc, r1]
   19508:	str	r0, [r1]
   1950c:	movw	r0, #313	; 0x139
   19510:	str	r0, [fp, #-4]
   19514:	b	19d08 <sfbpf_lex+0x13dc>
   19518:	ldr	r0, [pc, #2264]	; 19df8 <sfbpf_lex+0x14cc>
   1951c:	add	r0, pc, r0
   19520:	add	r1, sp, #32
   19524:	mov	r2, r1
   19528:	str	r0, [sp, #12]
   1952c:	mov	r0, r2
   19530:	movw	r2, #0
   19534:	and	r2, r2, #255	; 0xff
   19538:	str	r1, [sp, #8]
   1953c:	mov	r1, r2
   19540:	movw	r2, #32
   19544:	bl	fac <memset@plt>
   19548:	movw	r0, #10
   1954c:	str	r0, [sp, #36]	; 0x24
   19550:	movw	r0, #4
   19554:	str	r0, [sp, #32]
   19558:	ldr	r0, [sp, #12]
   1955c:	ldr	r0, [r0]
   19560:	movw	r1, #0
   19564:	ldr	r2, [sp, #8]
   19568:	add	r3, sp, #28
   1956c:	bl	1018 <getaddrinfo@plt>
   19570:	cmp	r0, #0
   19574:	beq	19590 <sfbpf_lex+0xc64>
   19578:	ldr	r0, [pc, #2180]	; 19e04 <sfbpf_lex+0x14d8>
   1957c:	add	r0, pc, r0
   19580:	ldr	r1, [pc, #2176]	; 19e08 <sfbpf_lex+0x14dc>
   19584:	add	r1, pc, r1
   19588:	ldr	r1, [r1]
   1958c:	bl	2bb8 <sf_bpf_error>
   19590:	ldr	r0, [sp, #28]
   19594:	bl	100c <freeaddrinfo@plt>
   19598:	ldr	r0, [pc, #2144]	; 19e00 <sfbpf_lex+0x14d4>
   1959c:	add	r0, pc, r0
   195a0:	ldr	r0, [r0]
   195a4:	bl	2c34 <sf_sdup>
   195a8:	ldr	r1, [pc, #2124]	; 19dfc <sfbpf_lex+0x14d0>
   195ac:	ldr	r1, [pc, r1]
   195b0:	str	r0, [r1]
   195b4:	movw	r0, #314	; 0x13a
   195b8:	str	r0, [fp, #-4]
   195bc:	b	19d08 <sfbpf_lex+0x13dc>
   195c0:	ldr	r0, [pc, #2088]	; 19df0 <sfbpf_lex+0x14c4>
   195c4:	add	r0, pc, r0
   195c8:	ldr	r1, [pc, #2084]	; 19df4 <sfbpf_lex+0x14c8>
   195cc:	add	r1, pc, r1
   195d0:	ldr	r1, [r1]
   195d4:	bl	2bb8 <sf_bpf_error>
   195d8:	ldr	r0, [pc, #2060]	; 19dec <sfbpf_lex+0x14c0>
   195dc:	ldr	r0, [pc, r0]
   195e0:	movw	r1, #0
   195e4:	str	r1, [r0]
   195e8:	movw	r0, #291	; 0x123
   195ec:	str	r0, [fp, #-4]
   195f0:	b	19d08 <sfbpf_lex+0x13dc>
   195f4:	ldr	r0, [pc, #2028]	; 19de8 <sfbpf_lex+0x14bc>
   195f8:	ldr	r0, [pc, r0]
   195fc:	movw	r1, #1
   19600:	str	r1, [r0]
   19604:	movw	r0, #291	; 0x123
   19608:	str	r0, [fp, #-4]
   1960c:	b	19d08 <sfbpf_lex+0x13dc>
   19610:	ldr	r0, [pc, #1996]	; 19de4 <sfbpf_lex+0x14b8>
   19614:	ldr	r0, [pc, r0]
   19618:	movw	r1, #0
   1961c:	str	r1, [r0]
   19620:	movw	r0, #291	; 0x123
   19624:	str	r0, [fp, #-4]
   19628:	b	19d08 <sfbpf_lex+0x13dc>
   1962c:	ldr	r0, [pc, #1964]	; 19de0 <sfbpf_lex+0x14b4>
   19630:	ldr	r0, [pc, r0]
   19634:	movw	r1, #3
   19638:	str	r1, [r0]
   1963c:	movw	r0, #291	; 0x123
   19640:	str	r0, [fp, #-4]
   19644:	b	19d08 <sfbpf_lex+0x13dc>
   19648:	ldr	r0, [pc, #1932]	; 19ddc <sfbpf_lex+0x14b0>
   1964c:	ldr	r0, [pc, r0]
   19650:	movw	r1, #4
   19654:	str	r1, [r0]
   19658:	movw	r0, #291	; 0x123
   1965c:	str	r0, [fp, #-4]
   19660:	b	19d08 <sfbpf_lex+0x13dc>
   19664:	ldr	r0, [pc, #1900]	; 19dd8 <sfbpf_lex+0x14ac>
   19668:	ldr	r0, [pc, r0]
   1966c:	movw	r1, #5
   19670:	str	r1, [r0]
   19674:	movw	r0, #291	; 0x123
   19678:	str	r0, [fp, #-4]
   1967c:	b	19d08 <sfbpf_lex+0x13dc>
   19680:	ldr	r0, [pc, #1868]	; 19dd4 <sfbpf_lex+0x14a8>
   19684:	ldr	r0, [pc, r0]
   19688:	movw	r1, #8
   1968c:	str	r1, [r0]
   19690:	movw	r0, #291	; 0x123
   19694:	str	r0, [fp, #-4]
   19698:	b	19d08 <sfbpf_lex+0x13dc>
   1969c:	ldr	r0, [pc, #1836]	; 19dd0 <sfbpf_lex+0x14a4>
   196a0:	ldr	r0, [pc, r0]
   196a4:	movw	r1, #9
   196a8:	str	r1, [r0]
   196ac:	movw	r0, #291	; 0x123
   196b0:	str	r0, [fp, #-4]
   196b4:	b	19d08 <sfbpf_lex+0x13dc>
   196b8:	ldr	r0, [pc, #1804]	; 19dcc <sfbpf_lex+0x14a0>
   196bc:	ldr	r0, [pc, r0]
   196c0:	movw	r1, #10
   196c4:	str	r1, [r0]
   196c8:	movw	r0, #291	; 0x123
   196cc:	str	r0, [fp, #-4]
   196d0:	b	19d08 <sfbpf_lex+0x13dc>
   196d4:	ldr	r0, [pc, #1772]	; 19dc8 <sfbpf_lex+0x149c>
   196d8:	ldr	r0, [pc, r0]
   196dc:	movw	r1, #11
   196e0:	str	r1, [r0]
   196e4:	movw	r0, #291	; 0x123
   196e8:	str	r0, [fp, #-4]
   196ec:	b	19d08 <sfbpf_lex+0x13dc>
   196f0:	ldr	r0, [pc, #1740]	; 19dc4 <sfbpf_lex+0x1498>
   196f4:	ldr	r0, [pc, r0]
   196f8:	movw	r1, #12
   196fc:	str	r1, [r0]
   19700:	movw	r0, #291	; 0x123
   19704:	str	r0, [fp, #-4]
   19708:	b	19d08 <sfbpf_lex+0x13dc>
   1970c:	ldr	r0, [pc, #1708]	; 19dc0 <sfbpf_lex+0x1494>
   19710:	ldr	r0, [pc, r0]
   19714:	movw	r1, #13
   19718:	str	r1, [r0]
   1971c:	movw	r0, #291	; 0x123
   19720:	str	r0, [fp, #-4]
   19724:	b	19d08 <sfbpf_lex+0x13dc>
   19728:	ldr	r0, [pc, #1676]	; 19dbc <sfbpf_lex+0x1490>
   1972c:	ldr	r0, [pc, r0]
   19730:	movw	r1, #14
   19734:	str	r1, [r0]
   19738:	movw	r0, #291	; 0x123
   1973c:	str	r0, [fp, #-4]
   19740:	b	19d08 <sfbpf_lex+0x13dc>
   19744:	ldr	r0, [pc, #1644]	; 19db8 <sfbpf_lex+0x148c>
   19748:	ldr	r0, [pc, r0]
   1974c:	movw	r1, #15
   19750:	str	r1, [r0]
   19754:	movw	r0, #291	; 0x123
   19758:	str	r0, [fp, #-4]
   1975c:	b	19d08 <sfbpf_lex+0x13dc>
   19760:	ldr	r0, [pc, #1612]	; 19db4 <sfbpf_lex+0x1488>
   19764:	ldr	r0, [pc, r0]
   19768:	movw	r1, #16
   1976c:	str	r1, [r0]
   19770:	movw	r0, #291	; 0x123
   19774:	str	r0, [fp, #-4]
   19778:	b	19d08 <sfbpf_lex+0x13dc>
   1977c:	ldr	r0, [pc, #1580]	; 19db0 <sfbpf_lex+0x1484>
   19780:	ldr	r0, [pc, r0]
   19784:	movw	r1, #17
   19788:	str	r1, [r0]
   1978c:	movw	r0, #291	; 0x123
   19790:	str	r0, [fp, #-4]
   19794:	b	19d08 <sfbpf_lex+0x13dc>
   19798:	ldr	r0, [pc, #1548]	; 19dac <sfbpf_lex+0x1480>
   1979c:	ldr	r0, [pc, r0]
   197a0:	movw	r1, #18
   197a4:	str	r1, [r0]
   197a8:	movw	r0, #291	; 0x123
   197ac:	str	r0, [fp, #-4]
   197b0:	b	19d08 <sfbpf_lex+0x13dc>
   197b4:	ldr	r0, [pc, #1516]	; 19da8 <sfbpf_lex+0x147c>
   197b8:	ldr	r0, [pc, r0]
   197bc:	movw	r1, #13
   197c0:	str	r1, [r0]
   197c4:	movw	r0, #291	; 0x123
   197c8:	str	r0, [fp, #-4]
   197cc:	b	19d08 <sfbpf_lex+0x13dc>
   197d0:	ldr	r0, [pc, #1484]	; 19da4 <sfbpf_lex+0x1478>
   197d4:	ldr	r0, [pc, r0]
   197d8:	movw	r1, #1
   197dc:	str	r1, [r0]
   197e0:	movw	r0, #291	; 0x123
   197e4:	str	r0, [fp, #-4]
   197e8:	b	19d08 <sfbpf_lex+0x13dc>
   197ec:	ldr	r0, [pc, #1452]	; 19da0 <sfbpf_lex+0x1474>
   197f0:	ldr	r0, [pc, r0]
   197f4:	movw	r1, #2
   197f8:	str	r1, [r0]
   197fc:	movw	r0, #291	; 0x123
   19800:	str	r0, [fp, #-4]
   19804:	b	19d08 <sfbpf_lex+0x13dc>
   19808:	ldr	r0, [pc, #1420]	; 19d9c <sfbpf_lex+0x1470>
   1980c:	ldr	r0, [pc, r0]
   19810:	movw	r1, #4
   19814:	str	r1, [r0]
   19818:	movw	r0, #291	; 0x123
   1981c:	str	r0, [fp, #-4]
   19820:	b	19d08 <sfbpf_lex+0x13dc>
   19824:	ldr	r0, [pc, #1388]	; 19d98 <sfbpf_lex+0x146c>
   19828:	ldr	r0, [pc, r0]
   1982c:	movw	r1, #8
   19830:	str	r1, [r0]
   19834:	movw	r0, #291	; 0x123
   19838:	str	r0, [fp, #-4]
   1983c:	b	19d08 <sfbpf_lex+0x13dc>
   19840:	ldr	r0, [pc, #1356]	; 19d94 <sfbpf_lex+0x1468>
   19844:	ldr	r0, [pc, r0]
   19848:	movw	r1, #16
   1984c:	str	r1, [r0]
   19850:	movw	r0, #291	; 0x123
   19854:	str	r0, [fp, #-4]
   19858:	b	19d08 <sfbpf_lex+0x13dc>
   1985c:	ldr	r0, [pc, #1324]	; 19d90 <sfbpf_lex+0x1464>
   19860:	ldr	r0, [pc, r0]
   19864:	movw	r1, #32
   19868:	str	r1, [r0]
   1986c:	movw	r0, #291	; 0x123
   19870:	str	r0, [fp, #-4]
   19874:	b	19d08 <sfbpf_lex+0x13dc>
   19878:	ldr	r0, [pc, #1292]	; 19d8c <sfbpf_lex+0x1460>
   1987c:	add	r0, pc, r0
   19880:	ldr	r0, [r0]
   19884:	bl	2c34 <sf_sdup>
   19888:	ldr	r1, [pc, #1272]	; 19d88 <sfbpf_lex+0x145c>
   1988c:	ldr	r1, [pc, r1]
   19890:	str	r0, [r1]
   19894:	movw	r0, #311	; 0x137
   19898:	str	r0, [fp, #-4]
   1989c:	b	19d08 <sfbpf_lex+0x13dc>
   198a0:	ldr	r0, [pc, #1244]	; 19d84 <sfbpf_lex+0x1458>
   198a4:	add	r0, pc, r0
   198a8:	ldr	r0, [r0]
   198ac:	add	r0, r0, #1
   198b0:	bl	2c34 <sf_sdup>
   198b4:	ldr	r1, [pc, #1220]	; 19d80 <sfbpf_lex+0x1454>
   198b8:	ldr	r1, [pc, r1]
   198bc:	str	r0, [r1]
   198c0:	movw	r0, #311	; 0x137
   198c4:	str	r0, [fp, #-4]
   198c8:	b	19d08 <sfbpf_lex+0x13dc>
   198cc:	ldr	r0, [pc, #1188]	; 19d78 <sfbpf_lex+0x144c>
   198d0:	add	r0, pc, r0
   198d4:	ldr	r1, [pc, #1184]	; 19d7c <sfbpf_lex+0x1450>
   198d8:	add	r1, pc, r1
   198dc:	ldr	r1, [r1]
   198e0:	bl	2bb8 <sf_bpf_error>
   198e4:	ldr	r0, [pc, #1156]	; 19d70 <sfbpf_lex+0x1444>
   198e8:	add	r0, pc, r0
   198ec:	ldr	r1, [pc, #1152]	; 19d74 <sfbpf_lex+0x1448>
   198f0:	add	r1, pc, r1
   198f4:	ldr	r1, [r1]
   198f8:	ldrb	r1, [r1]
   198fc:	bl	2bb8 <sf_bpf_error>
   19900:	.word	0x000211e8
   19904:	b	19908 <sfbpf_lex+0xfdc>
   19908:	ldr	r0, [pc, #1108]	; 19d64 <sfbpf_lex+0x1438>
   1990c:	add	r0, pc, r0
   19910:	ldr	r1, [pc, #1104]	; 19d68 <sfbpf_lex+0x143c>
   19914:	add	r1, pc, r1
   19918:	ldr	r2, [pc, #1100]	; 19d6c <sfbpf_lex+0x1440>
   1991c:	add	r2, pc, r2
   19920:	ldr	r2, [r2]
   19924:	ldr	r1, [r1]
   19928:	ldr	r3, [r0]
   1992c:	mov	r0, r2
   19930:	movw	r2, #1
   19934:	bl	f10 <fwrite@plt>
   19938:	cmp	r0, #0
   1993c:	beq	19944 <sfbpf_lex+0x1018>
   19940:	b	19944 <sfbpf_lex+0x1018>
   19944:	b	19948 <sfbpf_lex+0x101c>
   19948:	b	19d04 <sfbpf_lex+0x13d8>
   1994c:	.word	0x000211d8
   19950:	.word	0x000211cc
   19954:	movw	r0, #0
   19958:	str	r0, [fp, #-4]
   1995c:	b	19d08 <sfbpf_lex+0x13dc>
   19960:	.word	0x000211b4
   19964:	.word	0x00021194
   19968:	.word	0x0002117c
   1996c:	.word	0x00020720
   19970:	.word	0x00021168
   19974:	.word	0x00021150
   19978:	.word	0x000206f4
   1997c:	.word	0x00021148
   19980:	.word	0x00021130
   19984:	.word	0x0002112c
   19988:	.word	0x000210ec
   1998c:	.word	0x000210f0
   19990:	.word	0x000210ec
   19994:	.word	0x000210cc
   19998:	.word	0x000210d4
   1999c:	.word	0x000210c8
   199a0:	.word	0x00006320
   199a4:	.word	0x00006210
   199a8:	.word	0x000062fc
   199ac:	.word	0x00021068
   199b0:	.word	0x0002105c
   199b4:	.word	0x00006df4
   199b8:	.word	0x0000a826
   199bc:	ldr	r0, [fp, #-12]
   199c0:	ldr	r1, [pc, #1144]	; 19e40 <sfbpf_lex+0x1514>
   199c4:	ldr	r1, [pc, r1]
   199c8:	mvn	r1, r1
   199cc:	add	r0, r1, r0
   199d0:	str	r0, [sp, #24]
   199d4:	ldr	r0, [pc, #1128]	; 19e44 <sfbpf_lex+0x1518>
   199d8:	add	r0, pc, r0
   199dc:	ldrb	r0, [r0]
   199e0:	ldr	r1, [fp, #-12]
   199e4:	strb	r0, [r1]
   199e8:	ldr	r0, [pc, #1112]	; 19e48 <sfbpf_lex+0x151c>
   199ec:	ldr	r0, [pc, r0]
   199f0:	ldr	r1, [pc, #1108]	; 19e4c <sfbpf_lex+0x1520>
   199f4:	ldr	r1, [pc, r1]
   199f8:	add	r0, r0, r1, lsl #2
   199fc:	ldr	r0, [r0]
   19a00:	ldr	r0, [r0, #44]	; 0x2c
   19a04:	cmp	r0, #0
   19a08:	bne	19a70 <sfbpf_lex+0x1144>
   19a0c:	ldr	r0, [pc, #1084]	; 19e50 <sfbpf_lex+0x1524>
   19a10:	ldr	r0, [pc, r0]
   19a14:	ldr	r1, [pc, #1080]	; 19e54 <sfbpf_lex+0x1528>
   19a18:	ldr	r1, [pc, r1]
   19a1c:	ldr	r0, [r0, r1, lsl #2]
   19a20:	ldr	r0, [r0, #16]
   19a24:	ldr	r1, [pc, #1068]	; 19e58 <sfbpf_lex+0x152c>
   19a28:	add	r1, pc, r1
   19a2c:	str	r0, [r1]
   19a30:	ldr	r0, [pc, #1060]	; 19e5c <sfbpf_lex+0x1530>
   19a34:	ldr	r0, [pc, r0]
   19a38:	ldr	r1, [pc, #1056]	; 19e60 <sfbpf_lex+0x1534>
   19a3c:	ldr	r1, [pc, r1]
   19a40:	ldr	r2, [pc, #1052]	; 19e64 <sfbpf_lex+0x1538>
   19a44:	ldr	r2, [pc, r2]
   19a48:	ldr	r1, [r1, r2, lsl #2]
   19a4c:	str	r0, [r1]
   19a50:	ldr	r0, [pc, #1040]	; 19e68 <sfbpf_lex+0x153c>
   19a54:	ldr	r0, [pc, r0]
   19a58:	ldr	r1, [pc, #1036]	; 19e6c <sfbpf_lex+0x1540>
   19a5c:	ldr	r1, [pc, r1]
   19a60:	add	r0, r0, r1, lsl #2
   19a64:	ldr	r0, [r0]
   19a68:	movw	r1, #1
   19a6c:	str	r1, [r0, #44]	; 0x2c
   19a70:	ldr	r0, [pc, #668]	; 19d14 <sfbpf_lex+0x13e8>
   19a74:	add	r0, pc, r0
   19a78:	ldr	r1, [pc, #1008]	; 19e70 <sfbpf_lex+0x1544>
   19a7c:	ldr	r1, [pc, r1]
   19a80:	ldr	r2, [pc, #1004]	; 19e74 <sfbpf_lex+0x1548>
   19a84:	ldr	r2, [pc, r2]
   19a88:	ldr	r3, [pc, #1000]	; 19e78 <sfbpf_lex+0x154c>
   19a8c:	ldr	r3, [pc, r3]
   19a90:	add	r2, r2, r3, lsl #2
   19a94:	ldr	r2, [r2]
   19a98:	ldr	r2, [r2, #4]
   19a9c:	ldr	r0, [r0]
   19aa0:	add	r0, r2, r0
   19aa4:	cmp	r1, r0
   19aa8:	bhi	19b40 <sfbpf_lex+0x1214>
   19aac:	ldr	r0, [pc, #672]	; 19d54 <sfbpf_lex+0x1428>
   19ab0:	add	r0, pc, r0
   19ab4:	ldr	r1, [pc, #668]	; 19d58 <sfbpf_lex+0x142c>
   19ab8:	add	r1, pc, r1
   19abc:	ldr	r1, [r1]
   19ac0:	ldr	r2, [sp, #24]
   19ac4:	add	r1, r1, r2
   19ac8:	str	r1, [r0]
   19acc:	bl	1a294 <yy_get_previous_state>
   19ad0:	str	r0, [fp, #-8]
   19ad4:	ldr	r0, [fp, #-8]
   19ad8:	bl	1a480 <yy_try_NUL_trans>
   19adc:	ldr	r1, [pc, #620]	; 19d50 <sfbpf_lex+0x1424>
   19ae0:	add	r1, pc, r1
   19ae4:	str	r0, [sp, #20]
   19ae8:	ldr	r0, [r1]
   19aec:	str	r0, [fp, #-16]
   19af0:	ldr	r0, [sp, #20]
   19af4:	cmp	r0, #0
   19af8:	beq	19b24 <sfbpf_lex+0x11f8>
   19afc:	ldr	r0, [pc, #604]	; 19d60 <sfbpf_lex+0x1434>
   19b00:	add	r0, pc, r0
   19b04:	ldr	r1, [r0]
   19b08:	add	r1, r1, #1
   19b0c:	str	r1, [r0]
   19b10:	str	r1, [fp, #-12]
   19b14:	ldr	r0, [sp, #20]
   19b18:	str	r0, [fp, #-8]
   19b1c:	b	18a94 <sfbpf_lex+0x168>
   19b20:	.word	0x00006dd0
   19b24:	ldr	r0, [pc, #560]	; 19d5c <sfbpf_lex+0x1430>
   19b28:	add	r0, pc, r0
   19b2c:	ldr	r0, [r0]
   19b30:	str	r0, [fp, #-12]
   19b34:	b	18bf4 <sfbpf_lex+0x2c8>
   19b38:	.word	0x0000b6be
   19b3c:	.word	0x0000b6b2
   19b40:	bl	1a628 <yy_get_next_buffer>
   19b44:	mov	r1, r0
   19b48:	cmp	r0, #0
   19b4c:	str	r1, [sp, #4]
   19b50:	beq	19c40 <sfbpf_lex+0x1314>
   19b54:	b	19b58 <sfbpf_lex+0x122c>
   19b58:	ldr	r0, [sp, #4]
   19b5c:	cmp	r0, #1
   19b60:	beq	19b90 <sfbpf_lex+0x1264>
   19b64:	b	19b6c <sfbpf_lex+0x1240>
   19b68:	.word	0x0000c55a
   19b6c:	ldr	r0, [sp, #4]
   19b70:	cmp	r0, #2
   19b74:	beq	19c8c <sfbpf_lex+0x1360>
   19b78:	b	19cf0 <sfbpf_lex+0x13c4>
   19b7c:	.word	0x0000c574
   19b80:	.word	0x0000a79a
   19b84:	.word	0x0000c550
   19b88:	.word	0x0000a762
   19b8c:	.word	0x0000a756
   19b90:	ldr	r0, [pc, #416]	; 19d38 <sfbpf_lex+0x140c>
   19b94:	add	r0, pc, r0
   19b98:	movw	r1, #0
   19b9c:	str	r1, [r0]
   19ba0:	bl	1aecc <sfbpf_wrap>
   19ba4:	cmp	r0, #0
   19ba8:	beq	19bf4 <sfbpf_lex+0x12c8>
   19bac:	ldr	r0, [pc, #400]	; 19d44 <sfbpf_lex+0x1418>
   19bb0:	add	r0, pc, r0
   19bb4:	ldr	r1, [pc, #396]	; 19d48 <sfbpf_lex+0x141c>
   19bb8:	add	r1, pc, r1
   19bbc:	ldr	r2, [pc, #392]	; 19d4c <sfbpf_lex+0x1420>
   19bc0:	add	r2, pc, r2
   19bc4:	ldr	r2, [r2]
   19bc8:	str	r2, [r1]
   19bcc:	ldr	r0, [r0]
   19bd0:	sub	r0, r0, #1
   19bd4:	movw	r1, #2
   19bd8:	sdiv	r0, r0, r1
   19bdc:	add	r0, r0, #145	; 0x91
   19be0:	add	r0, r0, #1
   19be4:	str	r0, [fp, #-20]	; 0xffffffec
   19be8:	b	18cb0 <sfbpf_lex+0x384>
   19bec:	.word	0x000061c4
   19bf0:	.word	0x000061b8
   19bf4:	ldr	r0, [pc, #320]	; 19d3c <sfbpf_lex+0x1410>
   19bf8:	add	r0, pc, r0
   19bfc:	ldr	r0, [r0]
   19c00:	cmp	r0, #0
   19c04:	bne	19c18 <sfbpf_lex+0x12ec>
   19c08:	ldr	r0, [pc, #304]	; 19d40 <sfbpf_lex+0x1414>
   19c0c:	add	r0, pc, r0
   19c10:	ldr	r0, [r0]
   19c14:	bl	1aed4 <sfbpf_restart>
   19c18:	b	19c1c <sfbpf_lex+0x12f0>
   19c1c:	b	19cf0 <sfbpf_lex+0x13c4>
   19c20:	.word	0x00006198
   19c24:	.word	0x00020f14
   19c28:	.word	0x00020f04
   19c2c:	.word	0x00006174
   19c30:	.word	0x00020ed8
   19c34:	.word	0x00020ed4
   19c38:	.word	0x00020f20
   19c3c:	.word	0x00020f1c
   19c40:	ldr	r0, [pc, #232]	; 19d30 <sfbpf_lex+0x1404>
   19c44:	add	r0, pc, r0
   19c48:	ldr	r1, [pc, #228]	; 19d34 <sfbpf_lex+0x1408>
   19c4c:	add	r1, pc, r1
   19c50:	ldr	r1, [r1]
   19c54:	ldr	r2, [sp, #24]
   19c58:	add	r1, r1, r2
   19c5c:	str	r1, [r0]
   19c60:	bl	1a294 <yy_get_previous_state>
   19c64:	ldr	r1, [pc, #188]	; 19d28 <sfbpf_lex+0x13fc>
   19c68:	add	r1, pc, r1
   19c6c:	ldr	r2, [pc, #184]	; 19d2c <sfbpf_lex+0x1400>
   19c70:	add	r2, pc, r2
   19c74:	str	r0, [fp, #-8]
   19c78:	ldr	r0, [r2]
   19c7c:	str	r0, [fp, #-12]
   19c80:	ldr	r0, [r1]
   19c84:	str	r0, [fp, #-16]
   19c88:	b	18a94 <sfbpf_lex+0x168>
   19c8c:	ldr	r0, [pc, #140]	; 19d20 <sfbpf_lex+0x13f4>
   19c90:	add	r0, pc, r0
   19c94:	ldr	r1, [pc, #136]	; 19d24 <sfbpf_lex+0x13f8>
   19c98:	add	r1, pc, r1
   19c9c:	ldr	r2, [pc, #472]	; 19e7c <sfbpf_lex+0x1550>
   19ca0:	ldr	r2, [pc, r2]
   19ca4:	ldr	r3, [pc, #468]	; 19e80 <sfbpf_lex+0x1554>
   19ca8:	ldr	r3, [pc, r3]
   19cac:	add	r2, r2, r3, lsl #2
   19cb0:	ldr	r2, [r2]
   19cb4:	ldr	r2, [r2, #4]
   19cb8:	ldr	r1, [r1]
   19cbc:	add	r1, r2, r1
   19cc0:	str	r1, [r0]
   19cc4:	bl	1a294 <yy_get_previous_state>
   19cc8:	ldr	r1, [pc, #72]	; 19d18 <sfbpf_lex+0x13ec>
   19ccc:	add	r1, pc, r1
   19cd0:	ldr	r2, [pc, #68]	; 19d1c <sfbpf_lex+0x13f0>
   19cd4:	add	r2, pc, r2
   19cd8:	str	r0, [fp, #-8]
   19cdc:	ldr	r0, [r2]
   19ce0:	str	r0, [fp, #-12]
   19ce4:	ldr	r0, [r1]
   19ce8:	str	r0, [fp, #-16]
   19cec:	b	18bf4 <sfbpf_lex+0x2c8>
   19cf0:	b	19cf4 <sfbpf_lex+0x13c8>
   19cf4:	b	19d04 <sfbpf_lex+0x13d8>
   19cf8:	ldr	r0, [pc, #316]	; 19e3c <sfbpf_lex+0x1510>
   19cfc:	add	r0, pc, r0
   19d00:	bl	1afd4 <yy_fatal_error>
   19d04:	b	18a58 <sfbpf_lex+0x12c>
   19d08:	ldr	r0, [fp, #-4]
   19d0c:	mov	sp, fp
   19d10:	pop	{fp, pc}
   19d14:	.word	0x000200d0
   19d18:	.word	0x0001fec4
   19d1c:	.word	0x0001fe60
   19d20:	.word	0x0001fea4
   19d24:	.word	0x0001feac
   19d28:	.word	0x0001ff28
   19d2c:	.word	0x0001fec4
   19d30:	.word	0x0001fef0
   19d34:	.word	0x0001ff44
   19d38:	.word	0x0001ffb4
   19d3c:	.word	0x0001ff50
   19d40:	.word	0x0001ff0c
   19d44:	.word	0x0001ff78
   19d48:	.word	0x0001ff7c
   19d4c:	.word	0x0001ffd0
   19d50:	.word	0x000200b0
   19d54:	.word	0x00020084
   19d58:	.word	0x000200d8
   19d5c:	.word	0x0002000c
   19d60:	.word	0x00020034
   19d64:	.word	0x00020210
   19d68:	.word	0x00020278
   19d6c:	.word	0x00020274
   19d70:	.word	0x0000f294
   19d74:	.word	0x000202a0
   19d78:	.word	0x0000f29a
   19d7c:	.word	0x000202b8
   19d80:	.word	0x0001f814
   19d84:	.word	0x000202ec
   19d88:	.word	0x0001f840
   19d8c:	.word	0x00020314
   19d90:	.word	0x0001f86c
   19d94:	.word	0x0001f888
   19d98:	.word	0x0001f8a4
   19d9c:	.word	0x0001f8c0
   19da0:	.word	0x0001f8dc
   19da4:	.word	0x0001f8f8
   19da8:	.word	0x0001f914
   19dac:	.word	0x0001f930
   19db0:	.word	0x0001f94c
   19db4:	.word	0x0001f968
   19db8:	.word	0x0001f984
   19dbc:	.word	0x0001f9a0
   19dc0:	.word	0x0001f9bc
   19dc4:	.word	0x0001f9d8
   19dc8:	.word	0x0001f9f4
   19dcc:	.word	0x0001fa10
   19dd0:	.word	0x0001fa2c
   19dd4:	.word	0x0001fa48
   19dd8:	.word	0x0001fa64
   19ddc:	.word	0x0001fa80
   19de0:	.word	0x0001fa9c
   19de4:	.word	0x0001fab8
   19de8:	.word	0x0001fad4
   19dec:	.word	0x0001faf0
   19df0:	.word	0x0000f58c
   19df4:	.word	0x000205c4
   19df8:	.word	0x00020674
   19dfc:	.word	0x0001fb20
   19e00:	.word	0x000205f4
   19e04:	.word	0x0000f5be
   19e08:	.word	0x0002060c
   19e0c:	.word	0x0001fbc8
   19e10:	.word	0x0002069c
   19e14:	.word	0x0001fbf0
   19e18:	.word	0x000206c4
   19e1c:	.word	0x0001fc18
   19e20:	.word	0x000206ec
   19e24:	.word	0x0001fc40
   19e28:	.word	0x00020718
   19e2c:	.word	0x00020778
   19e30:	.word	0x00020c1c
   19e34:	.word	0x00020c18
   19e38:	.word	0x00020c08
   19e3c:	.word	0x0000ee92
   19e40:	.word	0x000201cc
   19e44:	.word	0x00020160
   19e48:	.word	0x00020140
   19e4c:	.word	0x0002013c
   19e50:	.word	0x0002011c
   19e54:	.word	0x00020118
   19e58:	.word	0x0002011c
   19e5c:	.word	0x000200e4
   19e60:	.word	0x000200f0
   19e64:	.word	0x000200ec
   19e68:	.word	0x000200d8
   19e6c:	.word	0x000200d4
   19e70:	.word	0x000200b8
   19e74:	.word	0x000200a8
   19e78:	.word	0x000200a4
   19e7c:	.word	0x0001fe8c
   19e80:	.word	0x0001fe88

00019e84 <sfbpf_ensure_buffer_stack>:
   19e84:	push	{fp, lr}
   19e88:	mov	fp, sp
   19e8c:	sub	sp, sp, #24
   19e90:	ldr	r0, [pc, #368]	; 1a008 <sfbpf_ensure_buffer_stack+0x184>
   19e94:	add	r0, pc, r0
   19e98:	ldr	r0, [r0]
   19e9c:	movw	r1, #0
   19ea0:	cmp	r0, r1
   19ea4:	bne	19f40 <sfbpf_ensure_buffer_stack+0xbc>
   19ea8:	mov	r0, #1
   19eac:	str	r0, [fp, #-4]
   19eb0:	ldr	r0, [fp, #-4]
   19eb4:	lsl	r0, r0, #2
   19eb8:	bl	1b2c8 <sfbpf_alloc>
   19ebc:	ldr	r1, [pc, #328]	; 1a00c <sfbpf_ensure_buffer_stack+0x188>
   19ec0:	add	r1, pc, r1
   19ec4:	str	r0, [r1]
   19ec8:	ldr	r0, [r1]
   19ecc:	movw	r1, #0
   19ed0:	cmp	r0, r1
   19ed4:	bne	19ee4 <sfbpf_ensure_buffer_stack+0x60>
   19ed8:	ldr	r0, [pc, #304]	; 1a010 <sfbpf_ensure_buffer_stack+0x18c>
   19edc:	add	r0, pc, r0
   19ee0:	bl	1afd4 <yy_fatal_error>
   19ee4:	ldr	r0, [pc, #296]	; 1a014 <sfbpf_ensure_buffer_stack+0x190>
   19ee8:	add	r0, pc, r0
   19eec:	ldr	r1, [pc, #292]	; 1a018 <sfbpf_ensure_buffer_stack+0x194>
   19ef0:	add	r1, pc, r1
   19ef4:	ldr	r2, [pc, #308]	; 1a030 <sfbpf_ensure_buffer_stack+0x1ac>
   19ef8:	ldr	r2, [pc, r2]
   19efc:	ldr	r3, [fp, #-4]
   19f00:	lsl	r3, r3, #2
   19f04:	str	r0, [sp, #12]
   19f08:	mov	r0, r2
   19f0c:	movw	r2, #0
   19f10:	and	r2, r2, #255	; 0xff
   19f14:	str	r1, [sp, #8]
   19f18:	mov	r1, r2
   19f1c:	mov	r2, r3
   19f20:	bl	fac <memset@plt>
   19f24:	ldr	r0, [fp, #-4]
   19f28:	ldr	r1, [sp, #8]
   19f2c:	str	r0, [r1]
   19f30:	movw	r0, #0
   19f34:	ldr	r2, [sp, #12]
   19f38:	str	r0, [r2]
   19f3c:	b	1a000 <sfbpf_ensure_buffer_stack+0x17c>
   19f40:	ldr	r0, [pc, #212]	; 1a01c <sfbpf_ensure_buffer_stack+0x198>
   19f44:	add	r0, pc, r0
   19f48:	ldr	r1, [pc, #208]	; 1a020 <sfbpf_ensure_buffer_stack+0x19c>
   19f4c:	add	r1, pc, r1
   19f50:	ldr	r1, [r1]
   19f54:	ldr	r0, [r0]
   19f58:	sub	r0, r0, #1
   19f5c:	cmp	r1, r0
   19f60:	bcc	1a000 <sfbpf_ensure_buffer_stack+0x17c>
   19f64:	mov	r0, #8
   19f68:	str	r0, [fp, #-8]
   19f6c:	ldr	r0, [pc, #192]	; 1a034 <sfbpf_ensure_buffer_stack+0x1b0>
   19f70:	ldr	r0, [pc, r0]
   19f74:	ldr	r1, [fp, #-8]
   19f78:	add	r0, r0, r1
   19f7c:	str	r0, [fp, #-4]
   19f80:	ldr	r0, [pc, #176]	; 1a038 <sfbpf_ensure_buffer_stack+0x1b4>
   19f84:	ldr	r0, [pc, r0]
   19f88:	ldr	r1, [fp, #-4]
   19f8c:	lsl	r1, r1, #2
   19f90:	bl	1bc48 <sfbpf_realloc>
   19f94:	ldr	r1, [pc, #136]	; 1a024 <sfbpf_ensure_buffer_stack+0x1a0>
   19f98:	add	r1, pc, r1
   19f9c:	str	r0, [r1]
   19fa0:	ldr	r0, [r1]
   19fa4:	movw	r1, #0
   19fa8:	cmp	r0, r1
   19fac:	bne	19fbc <sfbpf_ensure_buffer_stack+0x138>
   19fb0:	ldr	r0, [pc, #112]	; 1a028 <sfbpf_ensure_buffer_stack+0x1a4>
   19fb4:	add	r0, pc, r0
   19fb8:	bl	1afd4 <yy_fatal_error>
   19fbc:	ldr	r0, [pc, #104]	; 1a02c <sfbpf_ensure_buffer_stack+0x1a8>
   19fc0:	add	r0, pc, r0
   19fc4:	ldr	r1, [pc, #112]	; 1a03c <sfbpf_ensure_buffer_stack+0x1b8>
   19fc8:	ldr	r1, [pc, r1]
   19fcc:	ldr	r2, [pc, #108]	; 1a040 <sfbpf_ensure_buffer_stack+0x1bc>
   19fd0:	ldr	r2, [pc, r2]
   19fd4:	add	r1, r1, r2, lsl #2
   19fd8:	ldr	r2, [fp, #-8]
   19fdc:	lsl	r2, r2, #2
   19fe0:	str	r0, [sp, #4]
   19fe4:	mov	r0, r1
   19fe8:	movw	r1, #0
   19fec:	and	r1, r1, #255	; 0xff
   19ff0:	bl	fac <memset@plt>
   19ff4:	ldr	r0, [fp, #-4]
   19ff8:	ldr	r1, [sp, #4]
   19ffc:	str	r0, [r1]
   1a000:	mov	sp, fp
   1a004:	pop	{fp, pc}
   1a008:	.word	0x0001fc98
   1a00c:	.word	0x0001fc6c
   1a010:	.word	0x0000ee31
   1a014:	.word	0x0001fc48
   1a018:	.word	0x0001fc60
   1a01c:	.word	0x0001fc0c
   1a020:	.word	0x0001fbe4
   1a024:	.word	0x0001fb94
   1a028:	.word	0x0000ed59
   1a02c:	.word	0x0001fb90
   1a030:	.word	0x0001fc34
   1a034:	.word	0x0001fbe0
   1a038:	.word	0x0001fba8
   1a03c:	.word	0x0001fb64
   1a040:	.word	0x0001fb80

0001a044 <sfbpf__create_buffer>:
   1a044:	push	{fp, lr}
   1a048:	mov	fp, sp
   1a04c:	sub	sp, sp, #16
   1a050:	str	r0, [fp, #-4]
   1a054:	str	r1, [sp, #8]
   1a058:	movw	r0, #48	; 0x30
   1a05c:	bl	1b2c8 <sfbpf_alloc>
   1a060:	str	r0, [sp, #4]
   1a064:	ldr	r0, [sp, #4]
   1a068:	movw	r1, #0
   1a06c:	cmp	r0, r1
   1a070:	bne	1a080 <sfbpf__create_buffer+0x3c>
   1a074:	ldr	r0, [pc, #108]	; 1a0e8 <sfbpf__create_buffer+0xa4>
   1a078:	add	r0, pc, r0
   1a07c:	bl	1afd4 <yy_fatal_error>
   1a080:	ldr	r0, [sp, #8]
   1a084:	ldr	r1, [sp, #4]
   1a088:	str	r0, [r1, #12]
   1a08c:	ldr	r0, [sp, #4]
   1a090:	ldr	r0, [r0, #12]
   1a094:	add	r0, r0, #2
   1a098:	bl	1b2c8 <sfbpf_alloc>
   1a09c:	ldr	r1, [sp, #4]
   1a0a0:	str	r0, [r1, #4]
   1a0a4:	ldr	r0, [sp, #4]
   1a0a8:	ldr	r0, [r0, #4]
   1a0ac:	movw	r1, #0
   1a0b0:	cmp	r0, r1
   1a0b4:	bne	1a0c4 <sfbpf__create_buffer+0x80>
   1a0b8:	ldr	r0, [pc, #44]	; 1a0ec <sfbpf__create_buffer+0xa8>
   1a0bc:	add	r0, pc, r0
   1a0c0:	bl	1afd4 <yy_fatal_error>
   1a0c4:	ldr	r0, [sp, #4]
   1a0c8:	movw	r1, #1
   1a0cc:	str	r1, [r0, #20]
   1a0d0:	ldr	r0, [sp, #4]
   1a0d4:	ldr	r1, [fp, #-4]
   1a0d8:	bl	1b018 <sfbpf__init_buffer>
   1a0dc:	ldr	r0, [sp, #4]
   1a0e0:	mov	sp, fp
   1a0e4:	pop	{fp, pc}
   1a0e8:	.word	0x0000eb49
   1a0ec:	.word	0x0000eb05

0001a0f0 <sfbpf__load_buffer_state>:
   1a0f0:	ldr	r0, [pc, #148]	; 1a18c <sfbpf__load_buffer_state+0x9c>
   1a0f4:	add	r0, pc, r0
   1a0f8:	ldr	r1, [pc, #144]	; 1a190 <sfbpf__load_buffer_state+0xa0>
   1a0fc:	add	r1, pc, r1
   1a100:	ldr	r2, [pc, #140]	; 1a194 <sfbpf__load_buffer_state+0xa4>
   1a104:	add	r2, pc, r2
   1a108:	ldr	r3, [pc, #136]	; 1a198 <sfbpf__load_buffer_state+0xa8>
   1a10c:	ldr	r3, [pc, r3]
   1a110:	ldr	ip, [pc, #132]	; 1a19c <sfbpf__load_buffer_state+0xac>
   1a114:	ldr	ip, [pc, ip]
   1a118:	ldr	r3, [r3, ip, lsl #2]
   1a11c:	ldr	r3, [r3, #16]
   1a120:	ldr	ip, [pc, #120]	; 1a1a0 <sfbpf__load_buffer_state+0xb0>
   1a124:	add	ip, pc, ip
   1a128:	str	r3, [ip]
   1a12c:	ldr	r3, [pc, #112]	; 1a1a4 <sfbpf__load_buffer_state+0xb4>
   1a130:	ldr	r3, [pc, r3]
   1a134:	ldr	ip, [pc, #108]	; 1a1a8 <sfbpf__load_buffer_state+0xb8>
   1a138:	ldr	ip, [pc, ip]
   1a13c:	ldr	r3, [r3, ip, lsl #2]
   1a140:	ldr	r3, [r3, #8]
   1a144:	ldr	ip, [pc, #96]	; 1a1ac <sfbpf__load_buffer_state+0xbc>
   1a148:	add	ip, pc, ip
   1a14c:	str	r3, [ip]
   1a150:	ldr	ip, [pc, #88]	; 1a1b0 <sfbpf__load_buffer_state+0xc0>
   1a154:	add	ip, pc, ip
   1a158:	str	r3, [ip]
   1a15c:	ldr	r3, [pc, #80]	; 1a1b4 <sfbpf__load_buffer_state+0xc4>
   1a160:	ldr	r3, [pc, r3]
   1a164:	ldr	ip, [pc, #76]	; 1a1b8 <sfbpf__load_buffer_state+0xc8>
   1a168:	ldr	ip, [pc, ip]
   1a16c:	add	r3, r3, ip, lsl #2
   1a170:	ldr	r3, [r3]
   1a174:	ldr	r3, [r3]
   1a178:	str	r3, [r2]
   1a17c:	ldr	r1, [r1]
   1a180:	ldrb	r1, [r1]
   1a184:	strb	r1, [r0]
   1a188:	bx	lr
   1a18c:	.word	0x0001fa44
   1a190:	.word	0x0001fa38
   1a194:	.word	0x0001fa14
   1a198:	.word	0x0001fa20
   1a19c:	.word	0x0001fa1c
   1a1a0:	.word	0x0001fa20
   1a1a4:	.word	0x0001f9fc
   1a1a8:	.word	0x0001f9f8
   1a1ac:	.word	0x0001f9ec
   1a1b0:	.word	0x0001fa3c
   1a1b4:	.word	0x0001f9cc
   1a1b8:	.word	0x0001f9c8

0001a1bc <stoi>:
   1a1bc:	push	{fp, lr}
   1a1c0:	mov	fp, sp
   1a1c4:	sub	sp, sp, #16
   1a1c8:	str	r0, [fp, #-4]
   1a1cc:	movw	r0, #10
   1a1d0:	str	r0, [sp, #8]
   1a1d4:	movw	r0, #0
   1a1d8:	str	r0, [sp, #4]
   1a1dc:	ldr	r0, [fp, #-4]
   1a1e0:	ldrb	r0, [r0]
   1a1e4:	cmp	r0, #48	; 0x30
   1a1e8:	bne	1a23c <stoi+0x80>
   1a1ec:	ldr	r0, [fp, #-4]
   1a1f0:	ldrb	r0, [r0, #1]
   1a1f4:	cmp	r0, #120	; 0x78
   1a1f8:	beq	1a20c <stoi+0x50>
   1a1fc:	ldr	r0, [fp, #-4]
   1a200:	ldrb	r0, [r0, #1]
   1a204:	cmp	r0, #88	; 0x58
   1a208:	bne	1a224 <stoi+0x68>
   1a20c:	ldr	r0, [fp, #-4]
   1a210:	add	r0, r0, #2
   1a214:	str	r0, [fp, #-4]
   1a218:	movw	r0, #16
   1a21c:	str	r0, [sp, #8]
   1a220:	b	1a238 <stoi+0x7c>
   1a224:	movw	r0, #8
   1a228:	str	r0, [sp, #8]
   1a22c:	ldr	r0, [fp, #-4]
   1a230:	add	r0, r0, #1
   1a234:	str	r0, [fp, #-4]
   1a238:	b	1a23c <stoi+0x80>
   1a23c:	b	1a240 <stoi+0x84>
   1a240:	ldr	r0, [fp, #-4]
   1a244:	ldrsb	r0, [r0]
   1a248:	cmp	r0, #0
   1a24c:	beq	1a288 <stoi+0xcc>
   1a250:	ldr	r0, [sp, #4]
   1a254:	ldr	r1, [sp, #8]
   1a258:	mul	r0, r0, r1
   1a25c:	ldr	r1, [fp, #-4]
   1a260:	add	r2, r1, #1
   1a264:	str	r2, [fp, #-4]
   1a268:	ldrb	r1, [r1]
   1a26c:	str	r0, [sp]
   1a270:	mov	r0, r1
   1a274:	bl	1bcf0 <xdtoi>
   1a278:	ldr	r1, [sp]
   1a27c:	add	r0, r1, r0
   1a280:	str	r0, [sp, #4]
   1a284:	b	1a240 <stoi+0x84>
   1a288:	ldr	r0, [sp, #4]
   1a28c:	mov	sp, fp
   1a290:	pop	{fp, pc}

0001a294 <yy_get_previous_state>:
   1a294:	sub	sp, sp, #16
   1a298:	ldr	r0, [pc, #412]	; 1a43c <yy_get_previous_state+0x1a8>
   1a29c:	add	r0, pc, r0
   1a2a0:	ldr	r1, [pc, #408]	; 1a440 <yy_get_previous_state+0x1ac>
   1a2a4:	add	r1, pc, r1
   1a2a8:	ldr	r1, [r1]
   1a2ac:	str	r1, [sp, #12]
   1a2b0:	ldr	r0, [r0]
   1a2b4:	str	r0, [sp, #8]
   1a2b8:	ldr	r0, [pc, #388]	; 1a444 <yy_get_previous_state+0x1b0>
   1a2bc:	add	r0, pc, r0
   1a2c0:	ldr	r1, [sp, #8]
   1a2c4:	ldr	r0, [r0]
   1a2c8:	cmp	r1, r0
   1a2cc:	bcs	1a430 <yy_get_previous_state+0x19c>
   1a2d0:	ldr	r0, [sp, #8]
   1a2d4:	ldrb	r0, [r0]
   1a2d8:	cmp	r0, #0
   1a2dc:	beq	1a300 <yy_get_previous_state+0x6c>
   1a2e0:	ldr	r0, [pc, #352]	; 1a448 <yy_get_previous_state+0x1b4>
   1a2e4:	add	r0, pc, r0
   1a2e8:	ldr	r1, [sp, #8]
   1a2ec:	ldrb	r1, [r1]
   1a2f0:	add	r0, r0, r1
   1a2f4:	ldrb	r0, [r0]
   1a2f8:	str	r0, [sp]
   1a2fc:	b	1a30c <yy_get_previous_state+0x78>
   1a300:	movw	r0, #1
   1a304:	str	r0, [sp]
   1a308:	b	1a30c <yy_get_previous_state+0x78>
   1a30c:	ldr	r0, [sp]
   1a310:	ldr	r1, [pc, #308]	; 1a44c <yy_get_previous_state+0x1b8>
   1a314:	add	r1, pc, r1
   1a318:	strb	r0, [sp, #7]
   1a31c:	ldr	r0, [sp, #12]
   1a320:	ldr	r2, [pc, #320]	; 1a468 <yy_get_previous_state+0x1d4>
   1a324:	add	r2, pc, r2
   1a328:	add	r0, r2, r0, lsl #1
   1a32c:	ldrsh	r0, [r0]
   1a330:	cmp	r0, #0
   1a334:	beq	1a358 <yy_get_previous_state+0xc4>
   1a338:	ldr	r0, [pc, #272]	; 1a450 <yy_get_previous_state+0x1bc>
   1a33c:	add	r0, pc, r0
   1a340:	ldr	r1, [pc, #268]	; 1a454 <yy_get_previous_state+0x1c0>
   1a344:	add	r1, pc, r1
   1a348:	ldr	r2, [sp, #12]
   1a34c:	str	r2, [r1]
   1a350:	ldr	r1, [sp, #8]
   1a354:	str	r1, [r0]
   1a358:	b	1a35c <yy_get_previous_state+0xc8>
   1a35c:	ldr	r0, [pc, #244]	; 1a458 <yy_get_previous_state+0x1c4>
   1a360:	add	r0, pc, r0
   1a364:	ldr	r1, [sp, #12]
   1a368:	ldr	r2, [pc, #252]	; 1a46c <yy_get_previous_state+0x1d8>
   1a36c:	add	r2, pc, r2
   1a370:	add	r1, r2, r1, lsl #1
   1a374:	ldrsh	r1, [r1]
   1a378:	ldrb	r2, [sp, #7]
   1a37c:	add	r1, r1, r2
   1a380:	ldr	r2, [pc, #232]	; 1a470 <yy_get_previous_state+0x1dc>
   1a384:	add	r2, pc, r2
   1a388:	add	r1, r2, r1, lsl #1
   1a38c:	ldrsh	r1, [r1]
   1a390:	ldr	r2, [sp, #12]
   1a394:	cmp	r1, r2
   1a398:	beq	1a3e8 <yy_get_previous_state+0x154>
   1a39c:	ldr	r0, [pc, #188]	; 1a460 <yy_get_previous_state+0x1cc>
   1a3a0:	add	r0, pc, r0
   1a3a4:	ldr	r1, [sp, #12]
   1a3a8:	ldr	r2, [pc, #196]	; 1a474 <yy_get_previous_state+0x1e0>
   1a3ac:	add	r2, pc, r2
   1a3b0:	add	r1, r2, r1, lsl #1
   1a3b4:	ldrsh	r1, [r1]
   1a3b8:	str	r1, [sp, #12]
   1a3bc:	ldr	r1, [sp, #12]
   1a3c0:	movw	r2, #1434	; 0x59a
   1a3c4:	cmp	r1, r2
   1a3c8:	blt	1a3e4 <yy_get_previous_state+0x150>
   1a3cc:	ldr	r0, [pc, #144]	; 1a464 <yy_get_previous_state+0x1d0>
   1a3d0:	add	r0, pc, r0
   1a3d4:	ldrb	r1, [sp, #7]
   1a3d8:	add	r0, r0, r1
   1a3dc:	ldrb	r0, [r0]
   1a3e0:	strb	r0, [sp, #7]
   1a3e4:	b	1a35c <yy_get_previous_state+0xc8>
   1a3e8:	ldr	r0, [pc, #108]	; 1a45c <yy_get_previous_state+0x1c8>
   1a3ec:	add	r0, pc, r0
   1a3f0:	ldr	r1, [sp, #12]
   1a3f4:	ldr	r2, [pc, #124]	; 1a478 <yy_get_previous_state+0x1e4>
   1a3f8:	add	r2, pc, r2
   1a3fc:	add	r1, r2, r1, lsl #1
   1a400:	ldrsh	r1, [r1]
   1a404:	ldrb	r2, [sp, #7]
   1a408:	add	r1, r1, r2
   1a40c:	ldr	r2, [pc, #104]	; 1a47c <yy_get_previous_state+0x1e8>
   1a410:	add	r2, pc, r2
   1a414:	add	r1, r2, r1, lsl #1
   1a418:	ldrsh	r1, [r1]
   1a41c:	str	r1, [sp, #12]
   1a420:	ldr	r0, [sp, #8]
   1a424:	add	r0, r0, #1
   1a428:	str	r0, [sp, #8]
   1a42c:	b	1a2b8 <yy_get_previous_state+0x24>
   1a430:	ldr	r0, [sp, #12]
   1a434:	add	sp, sp, #16
   1a438:	bx	lr
   1a43c:	.word	0x0001f8f4
   1a440:	.word	0x0001f884
   1a444:	.word	0x0001f878
   1a448:	.word	0x000049d8
   1a44c:	.word	0x00004aa8
   1a450:	.word	0x0001f804
   1a454:	.word	0x0001f7f8
   1a458:	.word	0x00005590
   1a45c:	.word	0x0000ad10
   1a460:	.word	0x00009e5a
   1a464:	.word	0x0000acf6
   1a468:	.word	0x00004a98
   1a46c:	.word	0x00008fc2
   1a470:	.word	0x0000556c
   1a474:	.word	0x00009e4e
   1a478:	.word	0x00008f36
   1a47c:	.word	0x0000acec

0001a480 <yy_try_NUL_trans>:
   1a480:	sub	sp, sp, #20
   1a484:	ldr	r1, [pc, #356]	; 1a5f0 <yy_try_NUL_trans+0x170>
   1a488:	add	r1, pc, r1
   1a48c:	str	r0, [sp, #16]
   1a490:	ldr	r0, [pc, #372]	; 1a60c <yy_try_NUL_trans+0x18c>
   1a494:	ldr	r0, [pc, r0]
   1a498:	str	r0, [sp, #8]
   1a49c:	mov	r0, #1
   1a4a0:	strb	r0, [sp, #7]
   1a4a4:	ldr	r0, [sp, #16]
   1a4a8:	ldr	r2, [pc, #352]	; 1a610 <yy_try_NUL_trans+0x190>
   1a4ac:	add	r2, pc, r2
   1a4b0:	add	r0, r2, r0, lsl #1
   1a4b4:	ldrsh	r0, [r0]
   1a4b8:	cmp	r0, #0
   1a4bc:	beq	1a4e0 <yy_try_NUL_trans+0x60>
   1a4c0:	ldr	r0, [pc, #300]	; 1a5f4 <yy_try_NUL_trans+0x174>
   1a4c4:	add	r0, pc, r0
   1a4c8:	ldr	r1, [pc, #296]	; 1a5f8 <yy_try_NUL_trans+0x178>
   1a4cc:	add	r1, pc, r1
   1a4d0:	ldr	r2, [sp, #16]
   1a4d4:	str	r2, [r1]
   1a4d8:	ldr	r1, [sp, #8]
   1a4dc:	str	r1, [r0]
   1a4e0:	b	1a4e4 <yy_try_NUL_trans+0x64>
   1a4e4:	ldr	r0, [pc, #272]	; 1a5fc <yy_try_NUL_trans+0x17c>
   1a4e8:	add	r0, pc, r0
   1a4ec:	ldr	r1, [sp, #16]
   1a4f0:	ldr	r2, [pc, #284]	; 1a614 <yy_try_NUL_trans+0x194>
   1a4f4:	add	r2, pc, r2
   1a4f8:	add	r1, r2, r1, lsl #1
   1a4fc:	ldrsh	r1, [r1]
   1a500:	ldrb	r2, [sp, #7]
   1a504:	add	r1, r1, r2
   1a508:	ldr	r2, [pc, #264]	; 1a618 <yy_try_NUL_trans+0x198>
   1a50c:	add	r2, pc, r2
   1a510:	add	r1, r2, r1, lsl #1
   1a514:	ldrsh	r1, [r1]
   1a518:	ldr	r2, [sp, #16]
   1a51c:	cmp	r1, r2
   1a520:	beq	1a570 <yy_try_NUL_trans+0xf0>
   1a524:	ldr	r0, [pc, #216]	; 1a604 <yy_try_NUL_trans+0x184>
   1a528:	add	r0, pc, r0
   1a52c:	ldr	r1, [sp, #16]
   1a530:	ldr	r2, [pc, #228]	; 1a61c <yy_try_NUL_trans+0x19c>
   1a534:	add	r2, pc, r2
   1a538:	add	r1, r2, r1, lsl #1
   1a53c:	ldrsh	r1, [r1]
   1a540:	str	r1, [sp, #16]
   1a544:	ldr	r1, [sp, #16]
   1a548:	movw	r2, #1434	; 0x59a
   1a54c:	cmp	r1, r2
   1a550:	blt	1a56c <yy_try_NUL_trans+0xec>
   1a554:	ldr	r0, [pc, #172]	; 1a608 <yy_try_NUL_trans+0x188>
   1a558:	add	r0, pc, r0
   1a55c:	ldrb	r1, [sp, #7]
   1a560:	add	r0, r0, r1
   1a564:	ldrb	r0, [r0]
   1a568:	strb	r0, [sp, #7]
   1a56c:	b	1a4e4 <yy_try_NUL_trans+0x64>
   1a570:	ldr	r0, [pc, #136]	; 1a600 <yy_try_NUL_trans+0x180>
   1a574:	add	r0, pc, r0
   1a578:	ldr	r1, [sp, #16]
   1a57c:	ldr	r2, [pc, #156]	; 1a620 <yy_try_NUL_trans+0x1a0>
   1a580:	add	r2, pc, r2
   1a584:	add	r1, r2, r1, lsl #1
   1a588:	ldrsh	r1, [r1]
   1a58c:	ldrb	r2, [sp, #7]
   1a590:	add	r1, r1, r2
   1a594:	ldr	r2, [pc, #136]	; 1a624 <yy_try_NUL_trans+0x1a4>
   1a598:	add	r2, pc, r2
   1a59c:	add	r1, r2, r1, lsl #1
   1a5a0:	ldrsh	r1, [r1]
   1a5a4:	str	r1, [sp, #16]
   1a5a8:	ldr	r1, [sp, #16]
   1a5ac:	movw	r2, #1433	; 0x599
   1a5b0:	cmp	r1, r2
   1a5b4:	movw	r1, #0
   1a5b8:	moveq	r1, #1
   1a5bc:	and	r1, r1, #1
   1a5c0:	str	r1, [sp, #12]
   1a5c4:	ldr	r1, [sp, #12]
   1a5c8:	cmp	r1, #0
   1a5cc:	beq	1a5dc <yy_try_NUL_trans+0x15c>
   1a5d0:	movw	r0, #0
   1a5d4:	str	r0, [sp]
   1a5d8:	b	1a5e4 <yy_try_NUL_trans+0x164>
   1a5dc:	ldr	r0, [sp, #16]
   1a5e0:	str	r0, [sp]
   1a5e4:	ldr	r0, [sp]
   1a5e8:	add	sp, sp, #20
   1a5ec:	bx	lr
   1a5f0:	.word	0x00004934
   1a5f4:	.word	0x0001f67c
   1a5f8:	.word	0x0001f670
   1a5fc:	.word	0x00005408
   1a600:	.word	0x0000ab88
   1a604:	.word	0x00009cd2
   1a608:	.word	0x0000ab6e
   1a60c:	.word	0x0001f6a0
   1a610:	.word	0x00004910
   1a614:	.word	0x00008e3a
   1a618:	.word	0x000053e4
   1a61c:	.word	0x00009cc6
   1a620:	.word	0x00008dae
   1a624:	.word	0x0000ab64

0001a628 <yy_get_next_buffer>:
   1a628:	push	{fp, lr}
   1a62c:	mov	fp, sp
   1a630:	sub	sp, sp, #64	; 0x40
   1a634:	ldr	r0, [pc, #1888]	; 1ad9c <yy_get_next_buffer+0x774>
   1a638:	add	r0, pc, r0
   1a63c:	ldr	r1, [pc, #1964]	; 1adf0 <yy_get_next_buffer+0x7c8>
   1a640:	ldr	r1, [pc, r1]
   1a644:	ldr	r2, [pc, #1960]	; 1adf4 <yy_get_next_buffer+0x7cc>
   1a648:	ldr	r2, [pc, r2]
   1a64c:	ldr	r1, [r1, r2, lsl #2]
   1a650:	ldr	r1, [r1, #4]
   1a654:	str	r1, [fp, #-8]
   1a658:	ldr	r1, [pc, #1944]	; 1adf8 <yy_get_next_buffer+0x7d0>
   1a65c:	ldr	r1, [pc, r1]
   1a660:	str	r1, [fp, #-12]
   1a664:	ldr	r1, [pc, #1936]	; 1adfc <yy_get_next_buffer+0x7d4>
   1a668:	ldr	r1, [pc, r1]
   1a66c:	ldr	r2, [pc, #1932]	; 1ae00 <yy_get_next_buffer+0x7d8>
   1a670:	ldr	r2, [pc, r2]
   1a674:	ldr	r3, [pc, #1928]	; 1ae04 <yy_get_next_buffer+0x7dc>
   1a678:	ldr	r3, [pc, r3]
   1a67c:	add	r2, r2, r3, lsl #2
   1a680:	ldr	r2, [r2]
   1a684:	ldr	r2, [r2, #4]
   1a688:	ldr	r0, [r0]
   1a68c:	add	r0, r0, #1
   1a690:	add	r0, r2, r0
   1a694:	cmp	r1, r0
   1a698:	bls	1a6a8 <yy_get_next_buffer+0x80>
   1a69c:	ldr	r0, [pc, #1864]	; 1adec <yy_get_next_buffer+0x7c4>
   1a6a0:	add	r0, pc, r0
   1a6a4:	bl	1afd4 <yy_fatal_error>
   1a6a8:	ldr	r0, [pc, #1880]	; 1ae08 <yy_get_next_buffer+0x7e0>
   1a6ac:	ldr	r0, [pc, r0]
   1a6b0:	ldr	r1, [pc, #1876]	; 1ae0c <yy_get_next_buffer+0x7e4>
   1a6b4:	ldr	r1, [pc, r1]
   1a6b8:	add	r0, r0, r1, lsl #2
   1a6bc:	ldr	r0, [r0]
   1a6c0:	ldr	r0, [r0, #40]	; 0x28
   1a6c4:	cmp	r0, #0
   1a6c8:	bne	1a70c <yy_get_next_buffer+0xe4>
   1a6cc:	ldr	r0, [pc, #1808]	; 1ade4 <yy_get_next_buffer+0x7bc>
   1a6d0:	add	r0, pc, r0
   1a6d4:	ldr	r1, [pc, #1804]	; 1ade8 <yy_get_next_buffer+0x7c0>
   1a6d8:	add	r1, pc, r1
   1a6dc:	ldr	r1, [r1]
   1a6e0:	ldr	r0, [r0]
   1a6e4:	sub	r0, r1, r0
   1a6e8:	sub	r0, r0, #0
   1a6ec:	cmp	r0, #1
   1a6f0:	bne	1a700 <yy_get_next_buffer+0xd8>
   1a6f4:	movw	r0, #1
   1a6f8:	str	r0, [fp, #-4]
   1a6fc:	b	1ad90 <yy_get_next_buffer+0x768>
   1a700:	movw	r0, #2
   1a704:	str	r0, [fp, #-4]
   1a708:	b	1ad90 <yy_get_next_buffer+0x768>
   1a70c:	ldr	r0, [pc, #1676]	; 1ada0 <yy_get_next_buffer+0x778>
   1a710:	add	r0, pc, r0
   1a714:	ldr	r1, [pc, #1672]	; 1ada4 <yy_get_next_buffer+0x77c>
   1a718:	add	r1, pc, r1
   1a71c:	ldr	r1, [r1]
   1a720:	ldr	r0, [r0]
   1a724:	sub	r0, r1, r0
   1a728:	sub	r0, r0, #1
   1a72c:	str	r0, [fp, #-16]
   1a730:	movw	r0, #0
   1a734:	str	r0, [fp, #-20]	; 0xffffffec
   1a738:	ldr	r0, [fp, #-20]	; 0xffffffec
   1a73c:	ldr	r1, [fp, #-16]
   1a740:	cmp	r0, r1
   1a744:	bge	1a778 <yy_get_next_buffer+0x150>
   1a748:	ldr	r0, [fp, #-12]
   1a74c:	add	r1, r0, #1
   1a750:	str	r1, [fp, #-12]
   1a754:	ldrb	r0, [r0]
   1a758:	ldr	r1, [fp, #-8]
   1a75c:	add	r2, r1, #1
   1a760:	str	r2, [fp, #-8]
   1a764:	strb	r0, [r1]
   1a768:	ldr	r0, [fp, #-20]	; 0xffffffec
   1a76c:	add	r0, r0, #1
   1a770:	str	r0, [fp, #-20]	; 0xffffffec
   1a774:	b	1a738 <yy_get_next_buffer+0x110>
   1a778:	ldr	r0, [pc, #1680]	; 1ae10 <yy_get_next_buffer+0x7e8>
   1a77c:	ldr	r0, [pc, r0]
   1a780:	ldr	r1, [pc, #1676]	; 1ae14 <yy_get_next_buffer+0x7ec>
   1a784:	ldr	r1, [pc, r1]
   1a788:	add	r0, r0, r1, lsl #2
   1a78c:	ldr	r0, [r0]
   1a790:	ldr	r0, [r0, #44]	; 0x2c
   1a794:	cmp	r0, #2
   1a798:	bne	1a7d0 <yy_get_next_buffer+0x1a8>
   1a79c:	ldr	r0, [pc, #1652]	; 1ae18 <yy_get_next_buffer+0x7f0>
   1a7a0:	add	r0, pc, r0
   1a7a4:	mov	r1, #0
   1a7a8:	str	r1, [r0]
   1a7ac:	ldr	r0, [pc, #1640]	; 1ae1c <yy_get_next_buffer+0x7f4>
   1a7b0:	ldr	r0, [pc, r0]
   1a7b4:	ldr	r1, [pc, #1636]	; 1ae20 <yy_get_next_buffer+0x7f8>
   1a7b8:	ldr	r1, [pc, r1]
   1a7bc:	add	r0, r0, r1, lsl #2
   1a7c0:	ldr	r0, [r0]
   1a7c4:	movw	r1, #0
   1a7c8:	str	r1, [r0, #16]
   1a7cc:	b	1aba8 <yy_get_next_buffer+0x580>
   1a7d0:	ldr	r0, [pc, #1612]	; 1ae24 <yy_get_next_buffer+0x7fc>
   1a7d4:	ldr	r0, [pc, r0]
   1a7d8:	ldr	r1, [pc, #1608]	; 1ae28 <yy_get_next_buffer+0x800>
   1a7dc:	ldr	r1, [pc, r1]
   1a7e0:	add	r0, r0, r1, lsl #2
   1a7e4:	ldr	r0, [r0]
   1a7e8:	ldr	r0, [r0, #12]
   1a7ec:	ldr	r1, [fp, #-16]
   1a7f0:	sub	r0, r0, r1
   1a7f4:	sub	r0, r0, #1
   1a7f8:	str	r0, [fp, #-28]	; 0xffffffe4
   1a7fc:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1a800:	cmp	r0, #0
   1a804:	bgt	1a93c <yy_get_next_buffer+0x314>
   1a808:	ldr	r0, [pc, #1468]	; 1adcc <yy_get_next_buffer+0x7a4>
   1a80c:	add	r0, pc, r0
   1a810:	ldr	r1, [pc, #1556]	; 1ae2c <yy_get_next_buffer+0x804>
   1a814:	ldr	r1, [pc, r1]
   1a818:	ldr	r2, [pc, #1552]	; 1ae30 <yy_get_next_buffer+0x808>
   1a81c:	ldr	r2, [pc, r2]
   1a820:	add	r1, r1, r2, lsl #2
   1a824:	ldr	r1, [r1]
   1a828:	str	r1, [sp, #32]
   1a82c:	ldr	r0, [r0]
   1a830:	ldr	r1, [sp, #32]
   1a834:	ldr	r1, [r1, #4]
   1a838:	sub	r0, r0, r1
   1a83c:	str	r0, [sp, #28]
   1a840:	ldr	r0, [sp, #32]
   1a844:	ldr	r0, [r0, #20]
   1a848:	cmp	r0, #0
   1a84c:	beq	1a8c4 <yy_get_next_buffer+0x29c>
   1a850:	ldr	r0, [sp, #32]
   1a854:	ldr	r0, [r0, #12]
   1a858:	lsl	r0, r0, #1
   1a85c:	str	r0, [sp, #24]
   1a860:	ldr	r0, [sp, #24]
   1a864:	cmp	r0, #0
   1a868:	bgt	1a890 <yy_get_next_buffer+0x268>
   1a86c:	ldr	r0, [sp, #32]
   1a870:	ldr	r0, [r0, #12]
   1a874:	movw	r1, #8
   1a878:	sdiv	r0, r0, r1
   1a87c:	ldr	r1, [sp, #32]
   1a880:	ldr	r2, [r1, #12]
   1a884:	add	r0, r2, r0
   1a888:	str	r0, [r1, #12]
   1a88c:	b	1a8a0 <yy_get_next_buffer+0x278>
   1a890:	ldr	r0, [sp, #32]
   1a894:	ldr	r1, [r0, #12]
   1a898:	lsl	r1, r1, #1
   1a89c:	str	r1, [r0, #12]
   1a8a0:	ldr	r0, [sp, #32]
   1a8a4:	ldr	r0, [r0, #4]
   1a8a8:	ldr	r1, [sp, #32]
   1a8ac:	ldr	r1, [r1, #12]
   1a8b0:	add	r1, r1, #2
   1a8b4:	bl	1bc48 <sfbpf_realloc>
   1a8b8:	ldr	r1, [sp, #32]
   1a8bc:	str	r0, [r1, #4]
   1a8c0:	b	1a8d0 <yy_get_next_buffer+0x2a8>
   1a8c4:	ldr	r0, [sp, #32]
   1a8c8:	movw	r1, #0
   1a8cc:	str	r1, [r0, #4]
   1a8d0:	ldr	r0, [sp, #32]
   1a8d4:	ldr	r0, [r0, #4]
   1a8d8:	movw	r1, #0
   1a8dc:	cmp	r0, r1
   1a8e0:	bne	1a8f0 <yy_get_next_buffer+0x2c8>
   1a8e4:	ldr	r0, [pc, #1252]	; 1add0 <yy_get_next_buffer+0x7a8>
   1a8e8:	add	r0, pc, r0
   1a8ec:	bl	1afd4 <yy_fatal_error>
   1a8f0:	ldr	r0, [sp, #32]
   1a8f4:	ldr	r0, [r0, #4]
   1a8f8:	ldr	r1, [sp, #28]
   1a8fc:	add	r0, r0, r1
   1a900:	ldr	r1, [pc, #1324]	; 1ae34 <yy_get_next_buffer+0x80c>
   1a904:	add	r1, pc, r1
   1a908:	str	r0, [r1]
   1a90c:	ldr	r0, [pc, #1316]	; 1ae38 <yy_get_next_buffer+0x810>
   1a910:	ldr	r0, [pc, r0]
   1a914:	ldr	r1, [pc, #1312]	; 1ae3c <yy_get_next_buffer+0x814>
   1a918:	ldr	r1, [pc, r1]
   1a91c:	add	r0, r0, r1, lsl #2
   1a920:	ldr	r0, [r0]
   1a924:	ldr	r0, [r0, #12]
   1a928:	ldr	r1, [fp, #-16]
   1a92c:	sub	r0, r0, r1
   1a930:	sub	r0, r0, #1
   1a934:	str	r0, [fp, #-28]	; 0xffffffe4
   1a938:	b	1a7fc <yy_get_next_buffer+0x1d4>
   1a93c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1a940:	cmp	r0, #8192	; 0x2000
   1a944:	ble	1a950 <yy_get_next_buffer+0x328>
   1a948:	movw	r0, #8192	; 0x2000
   1a94c:	str	r0, [fp, #-28]	; 0xffffffe4
   1a950:	ldr	r0, [pc, #1256]	; 1ae40 <yy_get_next_buffer+0x818>
   1a954:	ldr	r0, [pc, r0]
   1a958:	ldr	r1, [pc, #1252]	; 1ae44 <yy_get_next_buffer+0x81c>
   1a95c:	ldr	r1, [pc, r1]
   1a960:	add	r0, r0, r1, lsl #2
   1a964:	ldr	r0, [r0]
   1a968:	ldr	r0, [r0, #24]
   1a96c:	cmp	r0, #0
   1a970:	beq	1aab0 <yy_get_next_buffer+0x488>
   1a974:	movw	r0, #42	; 0x2a
   1a978:	str	r0, [sp, #20]
   1a97c:	movw	r0, #0
   1a980:	str	r0, [sp, #16]
   1a984:	ldr	r0, [sp, #16]
   1a988:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1a98c:	cmp	r0, r1
   1a990:	movw	r0, #0
   1a994:	str	r0, [sp, #8]
   1a998:	bge	1a9d4 <yy_get_next_buffer+0x3ac>
   1a99c:	ldr	r0, [pc, #1048]	; 1adbc <yy_get_next_buffer+0x794>
   1a9a0:	add	r0, pc, r0
   1a9a4:	ldr	r0, [r0]
   1a9a8:	bl	1054 <getc@plt>
   1a9ac:	str	r0, [sp, #20]
   1a9b0:	cmn	r0, #1
   1a9b4:	movw	r0, #0
   1a9b8:	str	r0, [sp, #8]
   1a9bc:	beq	1a9d4 <yy_get_next_buffer+0x3ac>
   1a9c0:	ldr	r0, [sp, #20]
   1a9c4:	cmp	r0, #10
   1a9c8:	movw	r0, #0
   1a9cc:	movne	r0, #1
   1a9d0:	str	r0, [sp, #8]
   1a9d4:	ldr	r0, [sp, #8]
   1a9d8:	tst	r0, #1
   1a9dc:	beq	1aa24 <yy_get_next_buffer+0x3fc>
   1a9e0:	ldr	r0, [sp, #20]
   1a9e4:	ldr	r1, [pc, #1116]	; 1ae48 <yy_get_next_buffer+0x820>
   1a9e8:	ldr	r1, [pc, r1]
   1a9ec:	ldr	r2, [pc, #1112]	; 1ae4c <yy_get_next_buffer+0x824>
   1a9f0:	ldr	r2, [pc, r2]
   1a9f4:	add	r1, r1, r2, lsl #2
   1a9f8:	ldr	r1, [r1]
   1a9fc:	ldr	r1, [r1, #4]
   1aa00:	ldr	r2, [fp, #-16]
   1aa04:	add	r1, r1, r2
   1aa08:	ldr	r2, [sp, #16]
   1aa0c:	add	r1, r1, r2
   1aa10:	strb	r0, [r1]
   1aa14:	ldr	r0, [sp, #16]
   1aa18:	add	r0, r0, #1
   1aa1c:	str	r0, [sp, #16]
   1aa20:	b	1a984 <yy_get_next_buffer+0x35c>
   1aa24:	ldr	r0, [sp, #20]
   1aa28:	cmp	r0, #10
   1aa2c:	bne	1aa6c <yy_get_next_buffer+0x444>
   1aa30:	ldr	r0, [sp, #20]
   1aa34:	ldr	r1, [pc, #1044]	; 1ae50 <yy_get_next_buffer+0x828>
   1aa38:	ldr	r1, [pc, r1]
   1aa3c:	ldr	r2, [pc, #1040]	; 1ae54 <yy_get_next_buffer+0x82c>
   1aa40:	ldr	r2, [pc, r2]
   1aa44:	add	r1, r1, r2, lsl #2
   1aa48:	ldr	r1, [r1]
   1aa4c:	ldr	r1, [r1, #4]
   1aa50:	ldr	r2, [fp, #-16]
   1aa54:	add	r1, r1, r2
   1aa58:	ldr	r2, [sp, #16]
   1aa5c:	add	r3, r2, #1
   1aa60:	str	r3, [sp, #16]
   1aa64:	add	r1, r1, r2
   1aa68:	strb	r0, [r1]
   1aa6c:	ldr	r0, [sp, #20]
   1aa70:	cmn	r0, #1
   1aa74:	bne	1aa9c <yy_get_next_buffer+0x474>
   1aa78:	ldr	r0, [pc, #832]	; 1adc0 <yy_get_next_buffer+0x798>
   1aa7c:	add	r0, pc, r0
   1aa80:	ldr	r0, [r0]
   1aa84:	bl	ed4 <ferror@plt>
   1aa88:	cmp	r0, #0
   1aa8c:	beq	1aa9c <yy_get_next_buffer+0x474>
   1aa90:	ldr	r0, [pc, #816]	; 1adc8 <yy_get_next_buffer+0x7a0>
   1aa94:	add	r0, pc, r0
   1aa98:	bl	1afd4 <yy_fatal_error>
   1aa9c:	ldr	r0, [pc, #800]	; 1adc4 <yy_get_next_buffer+0x79c>
   1aaa0:	add	r0, pc, r0
   1aaa4:	ldr	r1, [sp, #16]
   1aaa8:	str	r1, [r0]
   1aaac:	b	1ab84 <yy_get_next_buffer+0x55c>
   1aab0:	bl	f88 <__errno_location@plt>
   1aab4:	movw	r1, #0
   1aab8:	str	r1, [r0]
   1aabc:	ldr	r0, [pc, #744]	; 1adac <yy_get_next_buffer+0x784>
   1aac0:	add	r0, pc, r0
   1aac4:	ldr	r1, [pc, #908]	; 1ae58 <yy_get_next_buffer+0x830>
   1aac8:	ldr	r1, [pc, r1]
   1aacc:	ldr	r2, [pc, #904]	; 1ae5c <yy_get_next_buffer+0x834>
   1aad0:	ldr	r2, [pc, r2]
   1aad4:	add	r1, r1, r2, lsl #2
   1aad8:	ldr	r1, [r1]
   1aadc:	ldr	r1, [r1, #4]
   1aae0:	ldr	r2, [fp, #-16]
   1aae4:	add	r1, r1, r2
   1aae8:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1aaec:	ldr	r3, [r0]
   1aaf0:	mov	r0, r1
   1aaf4:	movw	r1, #1
   1aaf8:	bl	f1c <fread@plt>
   1aafc:	ldr	r1, [pc, #676]	; 1ada8 <yy_get_next_buffer+0x780>
   1ab00:	add	r1, pc, r1
   1ab04:	str	r0, [r1]
   1ab08:	cmp	r0, #0
   1ab0c:	movw	r0, #0
   1ab10:	str	r0, [sp, #4]
   1ab14:	bne	1ab38 <yy_get_next_buffer+0x510>
   1ab18:	ldr	r0, [pc, #656]	; 1adb0 <yy_get_next_buffer+0x788>
   1ab1c:	add	r0, pc, r0
   1ab20:	ldr	r0, [r0]
   1ab24:	bl	ed4 <ferror@plt>
   1ab28:	cmp	r0, #0
   1ab2c:	movw	r0, #0
   1ab30:	movne	r0, #1
   1ab34:	str	r0, [sp, #4]
   1ab38:	ldr	r0, [sp, #4]
   1ab3c:	tst	r0, #1
   1ab40:	beq	1ab80 <yy_get_next_buffer+0x558>
   1ab44:	bl	f88 <__errno_location@plt>
   1ab48:	ldr	r0, [r0]
   1ab4c:	cmp	r0, #4
   1ab50:	beq	1ab60 <yy_get_next_buffer+0x538>
   1ab54:	ldr	r0, [pc, #604]	; 1adb8 <yy_get_next_buffer+0x790>
   1ab58:	add	r0, pc, r0
   1ab5c:	bl	1afd4 <yy_fatal_error>
   1ab60:	bl	f88 <__errno_location@plt>
   1ab64:	ldr	r1, [pc, #584]	; 1adb4 <yy_get_next_buffer+0x78c>
   1ab68:	add	r1, pc, r1
   1ab6c:	movw	r2, #0
   1ab70:	str	r2, [r0]
   1ab74:	ldr	r0, [r1]
   1ab78:	bl	ff4 <clearerr@plt>
   1ab7c:	b	1aabc <yy_get_next_buffer+0x494>
   1ab80:	b	1ab84 <yy_get_next_buffer+0x55c>
   1ab84:	ldr	r0, [pc, #724]	; 1ae60 <yy_get_next_buffer+0x838>
   1ab88:	ldr	r0, [pc, r0]
   1ab8c:	ldr	r1, [pc, #720]	; 1ae64 <yy_get_next_buffer+0x83c>
   1ab90:	ldr	r1, [pc, r1]
   1ab94:	ldr	r2, [pc, #716]	; 1ae68 <yy_get_next_buffer+0x840>
   1ab98:	ldr	r2, [pc, r2]
   1ab9c:	add	r1, r1, r2, lsl #2
   1aba0:	ldr	r1, [r1]
   1aba4:	str	r0, [r1, #16]
   1aba8:	ldr	r0, [pc, #548]	; 1add4 <yy_get_next_buffer+0x7ac>
   1abac:	add	r0, pc, r0
   1abb0:	ldr	r0, [r0]
   1abb4:	cmp	r0, #0
   1abb8:	bne	1ac10 <yy_get_next_buffer+0x5e8>
   1abbc:	ldr	r0, [fp, #-16]
   1abc0:	cmp	r0, #0
   1abc4:	bne	1abe4 <yy_get_next_buffer+0x5bc>
   1abc8:	ldr	r0, [pc, #520]	; 1add8 <yy_get_next_buffer+0x7b0>
   1abcc:	add	r0, pc, r0
   1abd0:	movw	r1, #1
   1abd4:	str	r1, [fp, #-24]	; 0xffffffe8
   1abd8:	ldr	r0, [r0]
   1abdc:	bl	1aed4 <sfbpf_restart>
   1abe0:	b	1ac0c <yy_get_next_buffer+0x5e4>
   1abe4:	mov	r0, #2
   1abe8:	str	r0, [fp, #-24]	; 0xffffffe8
   1abec:	ldr	r0, [pc, #632]	; 1ae6c <yy_get_next_buffer+0x844>
   1abf0:	ldr	r0, [pc, r0]
   1abf4:	ldr	r1, [pc, #628]	; 1ae70 <yy_get_next_buffer+0x848>
   1abf8:	ldr	r1, [pc, r1]
   1abfc:	add	r0, r0, r1, lsl #2
   1ac00:	ldr	r0, [r0]
   1ac04:	movw	r1, #2
   1ac08:	str	r1, [r0, #44]	; 0x2c
   1ac0c:	b	1ac18 <yy_get_next_buffer+0x5f0>
   1ac10:	movw	r0, #0
   1ac14:	str	r0, [fp, #-24]	; 0xffffffe8
   1ac18:	ldr	r0, [pc, #596]	; 1ae74 <yy_get_next_buffer+0x84c>
   1ac1c:	ldr	r0, [pc, r0]
   1ac20:	ldr	r1, [fp, #-16]
   1ac24:	add	r0, r0, r1
   1ac28:	ldr	r1, [pc, #584]	; 1ae78 <yy_get_next_buffer+0x850>
   1ac2c:	ldr	r1, [pc, r1]
   1ac30:	ldr	r2, [pc, #580]	; 1ae7c <yy_get_next_buffer+0x854>
   1ac34:	ldr	r2, [pc, r2]
   1ac38:	add	r1, r1, r2, lsl #2
   1ac3c:	ldr	r1, [r1]
   1ac40:	ldr	r1, [r1, #12]
   1ac44:	cmp	r0, r1
   1ac48:	ble	1acf4 <yy_get_next_buffer+0x6cc>
   1ac4c:	ldr	r0, [pc, #556]	; 1ae80 <yy_get_next_buffer+0x858>
   1ac50:	ldr	r0, [pc, r0]
   1ac54:	ldr	r1, [fp, #-16]
   1ac58:	add	r1, r0, r1
   1ac5c:	add	r0, r1, r0, asr #1
   1ac60:	str	r0, [sp, #12]
   1ac64:	ldr	r0, [pc, #536]	; 1ae84 <yy_get_next_buffer+0x85c>
   1ac68:	ldr	r0, [pc, r0]
   1ac6c:	ldr	r1, [pc, #532]	; 1ae88 <yy_get_next_buffer+0x860>
   1ac70:	ldr	r1, [pc, r1]
   1ac74:	ldr	r0, [r0, r1, lsl #2]
   1ac78:	ldr	r0, [r0, #4]
   1ac7c:	ldr	r1, [sp, #12]
   1ac80:	bl	1bc48 <sfbpf_realloc>
   1ac84:	ldr	r1, [pc, #512]	; 1ae8c <yy_get_next_buffer+0x864>
   1ac88:	ldr	r1, [pc, r1]
   1ac8c:	ldr	r2, [pc, #508]	; 1ae90 <yy_get_next_buffer+0x868>
   1ac90:	ldr	r2, [pc, r2]
   1ac94:	ldr	r1, [r1, r2, lsl #2]
   1ac98:	str	r0, [r1, #4]
   1ac9c:	ldr	r0, [pc, #496]	; 1ae94 <yy_get_next_buffer+0x86c>
   1aca0:	ldr	r0, [pc, r0]
   1aca4:	ldr	r1, [pc, #492]	; 1ae98 <yy_get_next_buffer+0x870>
   1aca8:	ldr	r1, [pc, r1]
   1acac:	add	r0, r0, r1, lsl #2
   1acb0:	ldr	r0, [r0]
   1acb4:	ldr	r0, [r0, #4]
   1acb8:	movw	r1, #0
   1acbc:	cmp	r0, r1
   1acc0:	bne	1acd0 <yy_get_next_buffer+0x6a8>
   1acc4:	ldr	r0, [pc, #272]	; 1addc <yy_get_next_buffer+0x7b4>
   1acc8:	add	r0, pc, r0
   1accc:	bl	1afd4 <yy_fatal_error>
   1acd0:	ldr	r0, [sp, #12]
   1acd4:	sub	r0, r0, #2
   1acd8:	ldr	r1, [pc, #444]	; 1ae9c <yy_get_next_buffer+0x874>
   1acdc:	ldr	r1, [pc, r1]
   1ace0:	ldr	r2, [pc, #440]	; 1aea0 <yy_get_next_buffer+0x878>
   1ace4:	ldr	r2, [pc, r2]
   1ace8:	add	r1, r1, r2, lsl #2
   1acec:	ldr	r1, [r1]
   1acf0:	str	r0, [r1, #12]
   1acf4:	ldr	r0, [pc, #228]	; 1ade0 <yy_get_next_buffer+0x7b8>
   1acf8:	add	r0, pc, r0
   1acfc:	ldr	r1, [fp, #-16]
   1ad00:	ldr	r2, [pc, #412]	; 1aea4 <yy_get_next_buffer+0x87c>
   1ad04:	add	r2, pc, r2
   1ad08:	ldr	r3, [pc, #408]	; 1aea8 <yy_get_next_buffer+0x880>
   1ad0c:	ldr	r3, [pc, r3]
   1ad10:	add	r1, r3, r1
   1ad14:	str	r1, [r2]
   1ad18:	ldr	r1, [pc, #396]	; 1aeac <yy_get_next_buffer+0x884>
   1ad1c:	ldr	r1, [pc, r1]
   1ad20:	ldr	r2, [pc, #392]	; 1aeb0 <yy_get_next_buffer+0x888>
   1ad24:	ldr	r2, [pc, r2]
   1ad28:	ldr	r1, [r1, r2, lsl #2]
   1ad2c:	ldr	r1, [r1, #4]
   1ad30:	ldr	r2, [pc, #380]	; 1aeb4 <yy_get_next_buffer+0x88c>
   1ad34:	ldr	r2, [pc, r2]
   1ad38:	mov	r3, #0
   1ad3c:	strb	r3, [r1, r2]
   1ad40:	ldr	r1, [pc, #368]	; 1aeb8 <yy_get_next_buffer+0x890>
   1ad44:	ldr	r1, [pc, r1]
   1ad48:	ldr	r2, [pc, #364]	; 1aebc <yy_get_next_buffer+0x894>
   1ad4c:	ldr	r2, [pc, r2]
   1ad50:	ldr	r1, [r1, r2, lsl #2]
   1ad54:	ldr	r1, [r1, #4]
   1ad58:	ldr	r2, [pc, #352]	; 1aec0 <yy_get_next_buffer+0x898>
   1ad5c:	ldr	r2, [pc, r2]
   1ad60:	add	r1, r2, r1
   1ad64:	strb	r3, [r1, #1]
   1ad68:	ldr	r1, [pc, #340]	; 1aec4 <yy_get_next_buffer+0x89c>
   1ad6c:	ldr	r1, [pc, r1]
   1ad70:	ldr	r2, [pc, #336]	; 1aec8 <yy_get_next_buffer+0x8a0>
   1ad74:	ldr	r2, [pc, r2]
   1ad78:	add	r1, r1, r2, lsl #2
   1ad7c:	ldr	r1, [r1]
   1ad80:	ldr	r1, [r1, #4]
   1ad84:	str	r1, [r0]
   1ad88:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1ad8c:	str	r0, [fp, #-4]
   1ad90:	ldr	r0, [fp, #-4]
   1ad94:	mov	sp, fp
   1ad98:	pop	{fp, pc}
   1ad9c:	.word	0x0001f50c
   1ada0:	.word	0x0001f480
   1ada4:	.word	0x0001f41c
   1ada8:	.word	0x0001f044
   1adac:	.word	0x0001f058
   1adb0:	.word	0x0001effc
   1adb4:	.word	0x0001efb0
   1adb8:	.word	0x0000e16a
   1adbc:	.word	0x0001f178
   1adc0:	.word	0x0001f09c
   1adc4:	.word	0x0001f0a4
   1adc8:	.word	0x0000e22e
   1adcc:	.word	0x0001f328
   1add0:	.word	0x0000e3ae
   1add4:	.word	0x0001ef98
   1add8:	.word	0x0001ef4c
   1addc:	.word	0x0000e017
   1ade0:	.word	0x0001ee98
   1ade4:	.word	0x0001f4c0
   1ade8:	.word	0x0001f45c
   1adec:	.word	0x0000e5be
   1adf0:	.word	0x0001f4ec
   1adf4:	.word	0x0001f4e8
   1adf8:	.word	0x0001f534
   1adfc:	.word	0x0001f4cc
   1ae00:	.word	0x0001f4bc
   1ae04:	.word	0x0001f4b8
   1ae08:	.word	0x0001f480
   1ae0c:	.word	0x0001f47c
   1ae10:	.word	0x0001f3b0
   1ae14:	.word	0x0001f3ac
   1ae18:	.word	0x0001f3a4
   1ae1c:	.word	0x0001f37c
   1ae20:	.word	0x0001f378
   1ae24:	.word	0x0001f358
   1ae28:	.word	0x0001f354
   1ae2c:	.word	0x0001f318
   1ae30:	.word	0x0001f314
   1ae34:	.word	0x0001f230
   1ae38:	.word	0x0001f21c
   1ae3c:	.word	0x0001f218
   1ae40:	.word	0x0001f1d8
   1ae44:	.word	0x0001f1d4
   1ae48:	.word	0x0001f144
   1ae4c:	.word	0x0001f140
   1ae50:	.word	0x0001f0f4
   1ae54:	.word	0x0001f0f0
   1ae58:	.word	0x0001f064
   1ae5c:	.word	0x0001f060
   1ae60:	.word	0x0001efbc
   1ae64:	.word	0x0001ef9c
   1ae68:	.word	0x0001ef98
   1ae6c:	.word	0x0001ef3c
   1ae70:	.word	0x0001ef38
   1ae74:	.word	0x0001ef28
   1ae78:	.word	0x0001ef00
   1ae7c:	.word	0x0001eefc
   1ae80:	.word	0x0001eef4
   1ae84:	.word	0x0001eec4
   1ae88:	.word	0x0001eec0
   1ae8c:	.word	0x0001eea4
   1ae90:	.word	0x0001eea0
   1ae94:	.word	0x0001ee8c
   1ae98:	.word	0x0001ee88
   1ae9c:	.word	0x0001ee50
   1aea0:	.word	0x0001ee4c
   1aea4:	.word	0x0001ee40
   1aea8:	.word	0x0001ee38
   1aeac:	.word	0x0001ee10
   1aeb0:	.word	0x0001ee0c
   1aeb4:	.word	0x0001ee10
   1aeb8:	.word	0x0001ede8
   1aebc:	.word	0x0001ede4
   1aec0:	.word	0x0001ede8
   1aec4:	.word	0x0001edc0
   1aec8:	.word	0x0001edbc

0001aecc <sfbpf_wrap>:
   1aecc:	movw	r0, #1
   1aed0:	bx	lr

0001aed4 <sfbpf_restart>:
   1aed4:	push	{fp, lr}
   1aed8:	mov	fp, sp
   1aedc:	sub	sp, sp, #8
   1aee0:	ldr	r1, [pc, #200]	; 1afb0 <sfbpf_restart+0xdc>
   1aee4:	add	r1, pc, r1
   1aee8:	str	r0, [sp, #4]
   1aeec:	ldr	r0, [r1]
   1aef0:	movw	r1, #0
   1aef4:	cmp	r0, r1
   1aef8:	beq	1af24 <sfbpf_restart+0x50>
   1aefc:	ldr	r0, [pc, #180]	; 1afb8 <sfbpf_restart+0xe4>
   1af00:	ldr	r0, [pc, r0]
   1af04:	ldr	r1, [pc, #176]	; 1afbc <sfbpf_restart+0xe8>
   1af08:	ldr	r1, [pc, r1]
   1af0c:	add	r0, r0, r1, lsl #2
   1af10:	ldr	r0, [r0]
   1af14:	movw	r1, #0
   1af18:	cmp	r0, r1
   1af1c:	bne	1af54 <sfbpf_restart+0x80>
   1af20:	b	1af28 <sfbpf_restart+0x54>
   1af24:	b	1af28 <sfbpf_restart+0x54>
   1af28:	bl	19e84 <sfbpf_ensure_buffer_stack>
   1af2c:	ldr	r0, [pc, #140]	; 1afc0 <sfbpf_restart+0xec>
   1af30:	ldr	r0, [pc, r0]
   1af34:	mov	r1, #16384	; 0x4000
   1af38:	bl	1a044 <sfbpf__create_buffer>
   1af3c:	ldr	r1, [pc, #128]	; 1afc4 <sfbpf_restart+0xf0>
   1af40:	ldr	r1, [pc, r1]
   1af44:	ldr	r2, [pc, #124]	; 1afc8 <sfbpf_restart+0xf4>
   1af48:	ldr	r2, [pc, r2]
   1af4c:	add	r1, r1, r2, lsl #2
   1af50:	str	r0, [r1]
   1af54:	ldr	r0, [pc, #88]	; 1afb4 <sfbpf_restart+0xe0>
   1af58:	add	r0, pc, r0
   1af5c:	ldr	r0, [r0]
   1af60:	movw	r1, #0
   1af64:	cmp	r0, r1
   1af68:	beq	1af8c <sfbpf_restart+0xb8>
   1af6c:	ldr	r0, [pc, #88]	; 1afcc <sfbpf_restart+0xf8>
   1af70:	ldr	r0, [pc, r0]
   1af74:	ldr	r1, [pc, #84]	; 1afd0 <sfbpf_restart+0xfc>
   1af78:	ldr	r1, [pc, r1]
   1af7c:	add	r0, r0, r1, lsl #2
   1af80:	ldr	r0, [r0]
   1af84:	str	r0, [sp]
   1af88:	b	1af98 <sfbpf_restart+0xc4>
   1af8c:	movw	r0, #0
   1af90:	str	r0, [sp]
   1af94:	b	1af98 <sfbpf_restart+0xc4>
   1af98:	ldr	r0, [sp]
   1af9c:	ldr	r1, [sp, #4]
   1afa0:	bl	1b018 <sfbpf__init_buffer>
   1afa4:	bl	1a0f0 <sfbpf__load_buffer_state>
   1afa8:	mov	sp, fp
   1afac:	pop	{fp, pc}
   1afb0:	.word	0x0001ec48
   1afb4:	.word	0x0001ebd4
   1afb8:	.word	0x0001ec2c
   1afbc:	.word	0x0001ec28
   1afc0:	.word	0x0001ebe8
   1afc4:	.word	0x0001ebec
   1afc8:	.word	0x0001ebe8
   1afcc:	.word	0x0001ebbc
   1afd0:	.word	0x0001ebb8

0001afd4 <yy_fatal_error>:
   1afd4:	push	{fp, lr}
   1afd8:	mov	fp, sp
   1afdc:	sub	sp, sp, #8
   1afe0:	ldr	r1, [pc, #40]	; 1b010 <yy_fatal_error+0x3c>
   1afe4:	add	r1, pc, r1
   1afe8:	ldr	r2, [pc, #36]	; 1b014 <yy_fatal_error+0x40>
   1afec:	ldr	r2, [pc, r2]
   1aff0:	str	r0, [sp, #4]
   1aff4:	ldr	r0, [r2]
   1aff8:	ldr	r2, [sp, #4]
   1affc:	bl	f7c <fprintf@plt>
   1b000:	movw	r1, #2
   1b004:	str	r0, [sp]
   1b008:	mov	r0, r1
   1b00c:	bl	f58 <exit@plt>
   1b010:	.word	0x00000dcc
   1b014:	.word	0x0001e0cc

0001b018 <sfbpf__init_buffer>:
   1b018:	push	{fp, lr}
   1b01c:	mov	fp, sp
   1b020:	sub	sp, sp, #32
   1b024:	str	r0, [fp, #-4]
   1b028:	str	r1, [fp, #-8]
   1b02c:	bl	f88 <__errno_location@plt>
   1b030:	ldr	r0, [r0]
   1b034:	str	r0, [fp, #-12]
   1b038:	ldr	r0, [fp, #-4]
   1b03c:	bl	1b3e4 <sfbpf__flush_buffer>
   1b040:	ldr	r0, [pc, #236]	; 1b134 <sfbpf__init_buffer+0x11c>
   1b044:	add	r0, pc, r0
   1b048:	ldr	r1, [fp, #-8]
   1b04c:	ldr	r2, [fp, #-4]
   1b050:	str	r1, [r2]
   1b054:	ldr	r1, [fp, #-4]
   1b058:	movw	r2, #1
   1b05c:	str	r2, [r1, #40]	; 0x28
   1b060:	ldr	r1, [fp, #-4]
   1b064:	ldr	r0, [r0]
   1b068:	movw	r2, #0
   1b06c:	cmp	r0, r2
   1b070:	str	r1, [sp, #16]
   1b074:	beq	1b098 <sfbpf__init_buffer+0x80>
   1b078:	ldr	r0, [pc, #184]	; 1b138 <sfbpf__init_buffer+0x120>
   1b07c:	ldr	r0, [pc, r0]
   1b080:	ldr	r1, [pc, #180]	; 1b13c <sfbpf__init_buffer+0x124>
   1b084:	ldr	r1, [pc, r1]
   1b088:	add	r0, r0, r1, lsl #2
   1b08c:	ldr	r0, [r0]
   1b090:	str	r0, [sp, #12]
   1b094:	b	1b0a4 <sfbpf__init_buffer+0x8c>
   1b098:	movw	r0, #0
   1b09c:	str	r0, [sp, #12]
   1b0a0:	b	1b0a4 <sfbpf__init_buffer+0x8c>
   1b0a4:	ldr	r0, [sp, #12]
   1b0a8:	ldr	r1, [sp, #16]
   1b0ac:	cmp	r1, r0
   1b0b0:	beq	1b0cc <sfbpf__init_buffer+0xb4>
   1b0b4:	ldr	r0, [fp, #-4]
   1b0b8:	movw	r1, #1
   1b0bc:	str	r1, [r0, #32]
   1b0c0:	ldr	r0, [fp, #-4]
   1b0c4:	movw	r1, #0
   1b0c8:	str	r1, [r0, #36]	; 0x24
   1b0cc:	ldr	r0, [fp, #-8]
   1b0d0:	movw	r1, #0
   1b0d4:	cmp	r0, r1
   1b0d8:	beq	1b100 <sfbpf__init_buffer+0xe8>
   1b0dc:	ldr	r0, [fp, #-8]
   1b0e0:	bl	fc4 <fileno@plt>
   1b0e4:	bl	103c <isatty@plt>
   1b0e8:	cmp	r0, #0
   1b0ec:	movw	r0, #0
   1b0f0:	movgt	r0, #1
   1b0f4:	and	r0, r0, #1
   1b0f8:	str	r0, [sp, #8]
   1b0fc:	b	1b10c <sfbpf__init_buffer+0xf4>
   1b100:	movw	r0, #0
   1b104:	str	r0, [sp, #8]
   1b108:	b	1b10c <sfbpf__init_buffer+0xf4>
   1b10c:	ldr	r0, [sp, #8]
   1b110:	ldr	r1, [fp, #-4]
   1b114:	str	r0, [r1, #24]
   1b118:	ldr	r0, [fp, #-12]
   1b11c:	str	r0, [sp, #4]
   1b120:	bl	f88 <__errno_location@plt>
   1b124:	ldr	r1, [sp, #4]
   1b128:	str	r1, [r0]
   1b12c:	mov	sp, fp
   1b130:	pop	{fp, pc}
   1b134:	.word	0x0001eae8
   1b138:	.word	0x0001eab0
   1b13c:	.word	0x0001eaac

0001b140 <sfbpf__switch_to_buffer>:
   1b140:	push	{fp, lr}
   1b144:	mov	fp, sp
   1b148:	sub	sp, sp, #8
   1b14c:	str	r0, [sp, #4]
   1b150:	bl	19e84 <sfbpf_ensure_buffer_stack>
   1b154:	ldr	r0, [pc, #296]	; 1b284 <sfbpf__switch_to_buffer+0x144>
   1b158:	add	r0, pc, r0
   1b15c:	ldr	r0, [r0]
   1b160:	movw	r1, #0
   1b164:	cmp	r0, r1
   1b168:	beq	1b18c <sfbpf__switch_to_buffer+0x4c>
   1b16c:	ldr	r0, [pc, #284]	; 1b290 <sfbpf__switch_to_buffer+0x150>
   1b170:	ldr	r0, [pc, r0]
   1b174:	ldr	r1, [pc, #280]	; 1b294 <sfbpf__switch_to_buffer+0x154>
   1b178:	ldr	r1, [pc, r1]
   1b17c:	add	r0, r0, r1, lsl #2
   1b180:	ldr	r0, [r0]
   1b184:	str	r0, [sp]
   1b188:	b	1b198 <sfbpf__switch_to_buffer+0x58>
   1b18c:	movw	r0, #0
   1b190:	str	r0, [sp]
   1b194:	b	1b198 <sfbpf__switch_to_buffer+0x58>
   1b198:	ldr	r0, [sp]
   1b19c:	ldr	r1, [sp, #4]
   1b1a0:	cmp	r0, r1
   1b1a4:	bne	1b1ac <sfbpf__switch_to_buffer+0x6c>
   1b1a8:	b	1b27c <sfbpf__switch_to_buffer+0x13c>
   1b1ac:	ldr	r0, [pc, #212]	; 1b288 <sfbpf__switch_to_buffer+0x148>
   1b1b0:	add	r0, pc, r0
   1b1b4:	ldr	r0, [r0]
   1b1b8:	movw	r1, #0
   1b1bc:	cmp	r0, r1
   1b1c0:	beq	1b1ec <sfbpf__switch_to_buffer+0xac>
   1b1c4:	ldr	r0, [pc, #204]	; 1b298 <sfbpf__switch_to_buffer+0x158>
   1b1c8:	ldr	r0, [pc, r0]
   1b1cc:	ldr	r1, [pc, #200]	; 1b29c <sfbpf__switch_to_buffer+0x15c>
   1b1d0:	ldr	r1, [pc, r1]
   1b1d4:	add	r0, r0, r1, lsl #2
   1b1d8:	ldr	r0, [r0]
   1b1dc:	movw	r1, #0
   1b1e0:	cmp	r0, r1
   1b1e4:	bne	1b1f0 <sfbpf__switch_to_buffer+0xb0>
   1b1e8:	b	1b24c <sfbpf__switch_to_buffer+0x10c>
   1b1ec:	b	1b24c <sfbpf__switch_to_buffer+0x10c>
   1b1f0:	ldr	r0, [pc, #168]	; 1b2a0 <sfbpf__switch_to_buffer+0x160>
   1b1f4:	add	r0, pc, r0
   1b1f8:	ldrb	r0, [r0]
   1b1fc:	ldr	r1, [pc, #160]	; 1b2a4 <sfbpf__switch_to_buffer+0x164>
   1b200:	ldr	r1, [pc, r1]
   1b204:	strb	r0, [r1]
   1b208:	ldr	r0, [pc, #152]	; 1b2a8 <sfbpf__switch_to_buffer+0x168>
   1b20c:	ldr	r0, [pc, r0]
   1b210:	ldr	r1, [pc, #148]	; 1b2ac <sfbpf__switch_to_buffer+0x16c>
   1b214:	ldr	r1, [pc, r1]
   1b218:	ldr	r2, [pc, #144]	; 1b2b0 <sfbpf__switch_to_buffer+0x170>
   1b21c:	ldr	r2, [pc, r2]
   1b220:	ldr	r1, [r1, r2, lsl #2]
   1b224:	str	r0, [r1, #8]
   1b228:	ldr	r0, [pc, #132]	; 1b2b4 <sfbpf__switch_to_buffer+0x174>
   1b22c:	ldr	r0, [pc, r0]
   1b230:	ldr	r1, [pc, #128]	; 1b2b8 <sfbpf__switch_to_buffer+0x178>
   1b234:	ldr	r1, [pc, r1]
   1b238:	ldr	r2, [pc, #124]	; 1b2bc <sfbpf__switch_to_buffer+0x17c>
   1b23c:	ldr	r2, [pc, r2]
   1b240:	add	r1, r1, r2, lsl #2
   1b244:	ldr	r1, [r1]
   1b248:	str	r0, [r1, #16]
   1b24c:	ldr	r0, [sp, #4]
   1b250:	ldr	r1, [pc, #104]	; 1b2c0 <sfbpf__switch_to_buffer+0x180>
   1b254:	ldr	r1, [pc, r1]
   1b258:	ldr	r2, [pc, #100]	; 1b2c4 <sfbpf__switch_to_buffer+0x184>
   1b25c:	ldr	r2, [pc, r2]
   1b260:	add	r1, r1, r2, lsl #2
   1b264:	str	r0, [r1]
   1b268:	bl	1a0f0 <sfbpf__load_buffer_state>
   1b26c:	ldr	r0, [pc, #24]	; 1b28c <sfbpf__switch_to_buffer+0x14c>
   1b270:	add	r0, pc, r0
   1b274:	movw	r1, #1
   1b278:	str	r1, [r0]
   1b27c:	mov	sp, fp
   1b280:	pop	{fp, pc}
   1b284:	.word	0x0001e9d4
   1b288:	.word	0x0001e97c
   1b28c:	.word	0x0001e8d8
   1b290:	.word	0x0001e9bc
   1b294:	.word	0x0001e9b8
   1b298:	.word	0x0001e964
   1b29c:	.word	0x0001e960
   1b2a0:	.word	0x0001e944
   1b2a4:	.word	0x0001e934
   1b2a8:	.word	0x0001e928
   1b2ac:	.word	0x0001e918
   1b2b0:	.word	0x0001e914
   1b2b4:	.word	0x0001e918
   1b2b8:	.word	0x0001e8f8
   1b2bc:	.word	0x0001e8f4
   1b2c0:	.word	0x0001e8d8
   1b2c4:	.word	0x0001e8d4

0001b2c8 <sfbpf_alloc>:
   1b2c8:	push	{fp, lr}
   1b2cc:	mov	fp, sp
   1b2d0:	sub	sp, sp, #8
   1b2d4:	str	r0, [sp, #4]
   1b2d8:	ldr	r0, [sp, #4]
   1b2dc:	bl	f28 <malloc@plt>
   1b2e0:	mov	sp, fp
   1b2e4:	pop	{fp, pc}

0001b2e8 <sfbpf__delete_buffer>:
   1b2e8:	push	{fp, lr}
   1b2ec:	mov	fp, sp
   1b2f0:	sub	sp, sp, #16
   1b2f4:	str	r0, [fp, #-4]
   1b2f8:	ldr	r0, [fp, #-4]
   1b2fc:	movw	r1, #0
   1b300:	cmp	r0, r1
   1b304:	bne	1b30c <sfbpf__delete_buffer+0x24>
   1b308:	b	1b3a8 <sfbpf__delete_buffer+0xc0>
   1b30c:	ldr	r0, [pc, #156]	; 1b3b0 <sfbpf__delete_buffer+0xc8>
   1b310:	add	r0, pc, r0
   1b314:	ldr	r1, [fp, #-4]
   1b318:	ldr	r0, [r0]
   1b31c:	movw	r2, #0
   1b320:	cmp	r0, r2
   1b324:	str	r1, [sp, #8]
   1b328:	beq	1b34c <sfbpf__delete_buffer+0x64>
   1b32c:	ldr	r0, [pc, #128]	; 1b3b4 <sfbpf__delete_buffer+0xcc>
   1b330:	ldr	r0, [pc, r0]
   1b334:	ldr	r1, [pc, #124]	; 1b3b8 <sfbpf__delete_buffer+0xd0>
   1b338:	ldr	r1, [pc, r1]
   1b33c:	add	r0, r0, r1, lsl #2
   1b340:	ldr	r0, [r0]
   1b344:	str	r0, [sp, #4]
   1b348:	b	1b358 <sfbpf__delete_buffer+0x70>
   1b34c:	movw	r0, #0
   1b350:	str	r0, [sp, #4]
   1b354:	b	1b358 <sfbpf__delete_buffer+0x70>
   1b358:	ldr	r0, [sp, #4]
   1b35c:	ldr	r1, [sp, #8]
   1b360:	cmp	r1, r0
   1b364:	bne	1b384 <sfbpf__delete_buffer+0x9c>
   1b368:	ldr	r0, [pc, #76]	; 1b3bc <sfbpf__delete_buffer+0xd4>
   1b36c:	ldr	r0, [pc, r0]
   1b370:	ldr	r1, [pc, #72]	; 1b3c0 <sfbpf__delete_buffer+0xd8>
   1b374:	ldr	r1, [pc, r1]
   1b378:	add	r0, r0, r1, lsl #2
   1b37c:	movw	r1, #0
   1b380:	str	r1, [r0]
   1b384:	ldr	r0, [fp, #-4]
   1b388:	ldr	r0, [r0, #20]
   1b38c:	cmp	r0, #0
   1b390:	beq	1b3a0 <sfbpf__delete_buffer+0xb8>
   1b394:	ldr	r0, [fp, #-4]
   1b398:	ldr	r0, [r0, #4]
   1b39c:	bl	1b3c4 <sfbpf_free>
   1b3a0:	ldr	r0, [fp, #-4]
   1b3a4:	bl	1b3c4 <sfbpf_free>
   1b3a8:	mov	sp, fp
   1b3ac:	pop	{fp, pc}
   1b3b0:	.word	0x0001e81c
   1b3b4:	.word	0x0001e7fc
   1b3b8:	.word	0x0001e7f8
   1b3bc:	.word	0x0001e7c0
   1b3c0:	.word	0x0001e7bc

0001b3c4 <sfbpf_free>:
   1b3c4:	push	{fp, lr}
   1b3c8:	mov	fp, sp
   1b3cc:	sub	sp, sp, #8
   1b3d0:	str	r0, [sp, #4]
   1b3d4:	ldr	r0, [sp, #4]
   1b3d8:	bl	ebc <free@plt>
   1b3dc:	mov	sp, fp
   1b3e0:	pop	{fp, pc}

0001b3e4 <sfbpf__flush_buffer>:
   1b3e4:	push	{fp, lr}
   1b3e8:	mov	fp, sp
   1b3ec:	sub	sp, sp, #16
   1b3f0:	str	r0, [fp, #-4]
   1b3f4:	ldr	r0, [fp, #-4]
   1b3f8:	movw	r1, #0
   1b3fc:	cmp	r0, r1
   1b400:	bne	1b408 <sfbpf__flush_buffer+0x24>
   1b404:	b	1b4b0 <sfbpf__flush_buffer+0xcc>
   1b408:	ldr	r0, [pc, #168]	; 1b4b8 <sfbpf__flush_buffer+0xd4>
   1b40c:	add	r0, pc, r0
   1b410:	ldr	r1, [fp, #-4]
   1b414:	movw	r2, #0
   1b418:	str	r2, [r1, #16]
   1b41c:	ldr	r1, [fp, #-4]
   1b420:	ldr	r1, [r1, #4]
   1b424:	movw	r3, #0
   1b428:	strb	r3, [r1]
   1b42c:	ldr	r1, [fp, #-4]
   1b430:	ldr	r1, [r1, #4]
   1b434:	strb	r3, [r1, #1]
   1b438:	ldr	r1, [fp, #-4]
   1b43c:	ldr	r1, [r1, #4]
   1b440:	ldr	r3, [fp, #-4]
   1b444:	str	r1, [r3, #8]
   1b448:	ldr	r1, [fp, #-4]
   1b44c:	movw	r3, #1
   1b450:	str	r3, [r1, #28]
   1b454:	ldr	r1, [fp, #-4]
   1b458:	str	r2, [r1, #44]	; 0x2c
   1b45c:	ldr	r1, [fp, #-4]
   1b460:	ldr	r0, [r0]
   1b464:	cmp	r0, r2
   1b468:	str	r1, [sp, #8]
   1b46c:	beq	1b490 <sfbpf__flush_buffer+0xac>
   1b470:	ldr	r0, [pc, #68]	; 1b4bc <sfbpf__flush_buffer+0xd8>
   1b474:	ldr	r0, [pc, r0]
   1b478:	ldr	r1, [pc, #64]	; 1b4c0 <sfbpf__flush_buffer+0xdc>
   1b47c:	ldr	r1, [pc, r1]
   1b480:	add	r0, r0, r1, lsl #2
   1b484:	ldr	r0, [r0]
   1b488:	str	r0, [sp, #4]
   1b48c:	b	1b49c <sfbpf__flush_buffer+0xb8>
   1b490:	movw	r0, #0
   1b494:	str	r0, [sp, #4]
   1b498:	b	1b49c <sfbpf__flush_buffer+0xb8>
   1b49c:	ldr	r0, [sp, #4]
   1b4a0:	ldr	r1, [sp, #8]
   1b4a4:	cmp	r1, r0
   1b4a8:	bne	1b4b0 <sfbpf__flush_buffer+0xcc>
   1b4ac:	bl	1a0f0 <sfbpf__load_buffer_state>
   1b4b0:	mov	sp, fp
   1b4b4:	pop	{fp, pc}
   1b4b8:	.word	0x0001e720
   1b4bc:	.word	0x0001e6b8
   1b4c0:	.word	0x0001e6b4

0001b4c4 <sfbpf_push_buffer_state>:
   1b4c4:	push	{fp, lr}
   1b4c8:	mov	fp, sp
   1b4cc:	sub	sp, sp, #8
   1b4d0:	str	r0, [sp, #4]
   1b4d4:	ldr	r0, [sp, #4]
   1b4d8:	movw	r1, #0
   1b4dc:	cmp	r0, r1
   1b4e0:	bne	1b4e8 <sfbpf_push_buffer_state+0x24>
   1b4e4:	b	1b614 <sfbpf_push_buffer_state+0x150>
   1b4e8:	bl	19e84 <sfbpf_ensure_buffer_stack>
   1b4ec:	ldr	r0, [pc, #296]	; 1b61c <sfbpf_push_buffer_state+0x158>
   1b4f0:	add	r0, pc, r0
   1b4f4:	ldr	r0, [r0]
   1b4f8:	movw	r1, #0
   1b4fc:	cmp	r0, r1
   1b500:	beq	1b52c <sfbpf_push_buffer_state+0x68>
   1b504:	ldr	r0, [pc, #288]	; 1b62c <sfbpf_push_buffer_state+0x168>
   1b508:	ldr	r0, [pc, r0]
   1b50c:	ldr	r1, [pc, #284]	; 1b630 <sfbpf_push_buffer_state+0x16c>
   1b510:	ldr	r1, [pc, r1]
   1b514:	add	r0, r0, r1, lsl #2
   1b518:	ldr	r0, [r0]
   1b51c:	movw	r1, #0
   1b520:	cmp	r0, r1
   1b524:	bne	1b530 <sfbpf_push_buffer_state+0x6c>
   1b528:	b	1b58c <sfbpf_push_buffer_state+0xc8>
   1b52c:	b	1b58c <sfbpf_push_buffer_state+0xc8>
   1b530:	ldr	r0, [pc, #252]	; 1b634 <sfbpf_push_buffer_state+0x170>
   1b534:	add	r0, pc, r0
   1b538:	ldrb	r0, [r0]
   1b53c:	ldr	r1, [pc, #244]	; 1b638 <sfbpf_push_buffer_state+0x174>
   1b540:	ldr	r1, [pc, r1]
   1b544:	strb	r0, [r1]
   1b548:	ldr	r0, [pc, #236]	; 1b63c <sfbpf_push_buffer_state+0x178>
   1b54c:	ldr	r0, [pc, r0]
   1b550:	ldr	r1, [pc, #232]	; 1b640 <sfbpf_push_buffer_state+0x17c>
   1b554:	ldr	r1, [pc, r1]
   1b558:	ldr	r2, [pc, #228]	; 1b644 <sfbpf_push_buffer_state+0x180>
   1b55c:	ldr	r2, [pc, r2]
   1b560:	ldr	r1, [r1, r2, lsl #2]
   1b564:	str	r0, [r1, #8]
   1b568:	ldr	r0, [pc, #216]	; 1b648 <sfbpf_push_buffer_state+0x184>
   1b56c:	ldr	r0, [pc, r0]
   1b570:	ldr	r1, [pc, #212]	; 1b64c <sfbpf_push_buffer_state+0x188>
   1b574:	ldr	r1, [pc, r1]
   1b578:	ldr	r2, [pc, #208]	; 1b650 <sfbpf_push_buffer_state+0x18c>
   1b57c:	ldr	r2, [pc, r2]
   1b580:	add	r1, r1, r2, lsl #2
   1b584:	ldr	r1, [r1]
   1b588:	str	r0, [r1, #16]
   1b58c:	ldr	r0, [pc, #140]	; 1b620 <sfbpf_push_buffer_state+0x15c>
   1b590:	add	r0, pc, r0
   1b594:	ldr	r0, [r0]
   1b598:	movw	r1, #0
   1b59c:	cmp	r0, r1
   1b5a0:	beq	1b5cc <sfbpf_push_buffer_state+0x108>
   1b5a4:	ldr	r0, [pc, #168]	; 1b654 <sfbpf_push_buffer_state+0x190>
   1b5a8:	ldr	r0, [pc, r0]
   1b5ac:	ldr	r1, [pc, #164]	; 1b658 <sfbpf_push_buffer_state+0x194>
   1b5b0:	ldr	r1, [pc, r1]
   1b5b4:	add	r0, r0, r1, lsl #2
   1b5b8:	ldr	r0, [r0]
   1b5bc:	movw	r1, #0
   1b5c0:	cmp	r0, r1
   1b5c4:	bne	1b5d0 <sfbpf_push_buffer_state+0x10c>
   1b5c8:	b	1b5e4 <sfbpf_push_buffer_state+0x120>
   1b5cc:	b	1b5e4 <sfbpf_push_buffer_state+0x120>
   1b5d0:	ldr	r0, [pc, #76]	; 1b624 <sfbpf_push_buffer_state+0x160>
   1b5d4:	add	r0, pc, r0
   1b5d8:	ldr	r1, [r0]
   1b5dc:	add	r1, r1, #1
   1b5e0:	str	r1, [r0]
   1b5e4:	ldr	r0, [sp, #4]
   1b5e8:	ldr	r1, [pc, #108]	; 1b65c <sfbpf_push_buffer_state+0x198>
   1b5ec:	ldr	r1, [pc, r1]
   1b5f0:	ldr	r2, [pc, #104]	; 1b660 <sfbpf_push_buffer_state+0x19c>
   1b5f4:	ldr	r2, [pc, r2]
   1b5f8:	add	r1, r1, r2, lsl #2
   1b5fc:	str	r0, [r1]
   1b600:	bl	1a0f0 <sfbpf__load_buffer_state>
   1b604:	ldr	r0, [pc, #28]	; 1b628 <sfbpf_push_buffer_state+0x164>
   1b608:	add	r0, pc, r0
   1b60c:	movw	r1, #1
   1b610:	str	r1, [r0]
   1b614:	mov	sp, fp
   1b618:	pop	{fp, pc}
   1b61c:	.word	0x0001e63c
   1b620:	.word	0x0001e59c
   1b624:	.word	0x0001e55c
   1b628:	.word	0x0001e540
   1b62c:	.word	0x0001e624
   1b630:	.word	0x0001e620
   1b634:	.word	0x0001e604
   1b638:	.word	0x0001e5f4
   1b63c:	.word	0x0001e5e8
   1b640:	.word	0x0001e5d8
   1b644:	.word	0x0001e5d4
   1b648:	.word	0x0001e5d8
   1b64c:	.word	0x0001e5b8
   1b650:	.word	0x0001e5b4
   1b654:	.word	0x0001e584
   1b658:	.word	0x0001e580
   1b65c:	.word	0x0001e540
   1b660:	.word	0x0001e53c

0001b664 <sfbpf_pop_buffer_state>:
   1b664:	push	{fp, lr}
   1b668:	mov	fp, sp
   1b66c:	sub	sp, sp, #8
   1b670:	ldr	r0, [pc, #316]	; 1b7b4 <sfbpf_pop_buffer_state+0x150>
   1b674:	add	r0, pc, r0
   1b678:	ldr	r0, [r0]
   1b67c:	movw	r1, #0
   1b680:	cmp	r0, r1
   1b684:	beq	1b6b0 <sfbpf_pop_buffer_state+0x4c>
   1b688:	ldr	r0, [pc, #316]	; 1b7cc <sfbpf_pop_buffer_state+0x168>
   1b68c:	ldr	r0, [pc, r0]
   1b690:	ldr	r1, [pc, #312]	; 1b7d0 <sfbpf_pop_buffer_state+0x16c>
   1b694:	ldr	r1, [pc, r1]
   1b698:	add	r0, r0, r1, lsl #2
   1b69c:	ldr	r0, [r0]
   1b6a0:	movw	r1, #0
   1b6a4:	cmp	r0, r1
   1b6a8:	bne	1b6b8 <sfbpf_pop_buffer_state+0x54>
   1b6ac:	b	1b6b4 <sfbpf_pop_buffer_state+0x50>
   1b6b0:	b	1b6b4 <sfbpf_pop_buffer_state+0x50>
   1b6b4:	b	1b7ac <sfbpf_pop_buffer_state+0x148>
   1b6b8:	ldr	r0, [pc, #248]	; 1b7b8 <sfbpf_pop_buffer_state+0x154>
   1b6bc:	add	r0, pc, r0
   1b6c0:	ldr	r0, [r0]
   1b6c4:	movw	r1, #0
   1b6c8:	cmp	r0, r1
   1b6cc:	beq	1b6f0 <sfbpf_pop_buffer_state+0x8c>
   1b6d0:	ldr	r0, [pc, #252]	; 1b7d4 <sfbpf_pop_buffer_state+0x170>
   1b6d4:	ldr	r0, [pc, r0]
   1b6d8:	ldr	r1, [pc, #248]	; 1b7d8 <sfbpf_pop_buffer_state+0x174>
   1b6dc:	ldr	r1, [pc, r1]
   1b6e0:	add	r0, r0, r1, lsl #2
   1b6e4:	ldr	r0, [r0]
   1b6e8:	str	r0, [sp, #4]
   1b6ec:	b	1b6fc <sfbpf_pop_buffer_state+0x98>
   1b6f0:	movw	r0, #0
   1b6f4:	str	r0, [sp, #4]
   1b6f8:	b	1b6fc <sfbpf_pop_buffer_state+0x98>
   1b6fc:	ldr	r0, [sp, #4]
   1b700:	ldr	r1, [pc, #180]	; 1b7bc <sfbpf_pop_buffer_state+0x158>
   1b704:	add	r1, pc, r1
   1b708:	str	r1, [sp]
   1b70c:	bl	1b2e8 <sfbpf__delete_buffer>
   1b710:	ldr	r0, [pc, #196]	; 1b7dc <sfbpf_pop_buffer_state+0x178>
   1b714:	ldr	r0, [pc, r0]
   1b718:	ldr	r1, [pc, #192]	; 1b7e0 <sfbpf_pop_buffer_state+0x17c>
   1b71c:	ldr	r1, [pc, r1]
   1b720:	add	r0, r0, r1, lsl #2
   1b724:	movw	r1, #0
   1b728:	str	r1, [r0]
   1b72c:	ldr	r0, [sp]
   1b730:	ldr	r1, [r0]
   1b734:	cmp	r1, #0
   1b738:	bls	1b754 <sfbpf_pop_buffer_state+0xf0>
   1b73c:	ldr	r0, [pc, #124]	; 1b7c0 <sfbpf_pop_buffer_state+0x15c>
   1b740:	add	r0, pc, r0
   1b744:	ldr	r1, [r0]
   1b748:	mvn	r2, #0
   1b74c:	add	r1, r1, r2
   1b750:	str	r1, [r0]
   1b754:	ldr	r0, [pc, #104]	; 1b7c4 <sfbpf_pop_buffer_state+0x160>
   1b758:	add	r0, pc, r0
   1b75c:	ldr	r0, [r0]
   1b760:	movw	r1, #0
   1b764:	cmp	r0, r1
   1b768:	beq	1b794 <sfbpf_pop_buffer_state+0x130>
   1b76c:	ldr	r0, [pc, #112]	; 1b7e4 <sfbpf_pop_buffer_state+0x180>
   1b770:	ldr	r0, [pc, r0]
   1b774:	ldr	r1, [pc, #108]	; 1b7e8 <sfbpf_pop_buffer_state+0x184>
   1b778:	ldr	r1, [pc, r1]
   1b77c:	add	r0, r0, r1, lsl #2
   1b780:	ldr	r0, [r0]
   1b784:	movw	r1, #0
   1b788:	cmp	r0, r1
   1b78c:	bne	1b798 <sfbpf_pop_buffer_state+0x134>
   1b790:	b	1b7ac <sfbpf_pop_buffer_state+0x148>
   1b794:	b	1b7ac <sfbpf_pop_buffer_state+0x148>
   1b798:	bl	1a0f0 <sfbpf__load_buffer_state>
   1b79c:	ldr	r0, [pc, #36]	; 1b7c8 <sfbpf_pop_buffer_state+0x164>
   1b7a0:	add	r0, pc, r0
   1b7a4:	movw	r1, #1
   1b7a8:	str	r1, [r0]
   1b7ac:	mov	sp, fp
   1b7b0:	pop	{fp, pc}
   1b7b4:	.word	0x0001e4b8
   1b7b8:	.word	0x0001e470
   1b7bc:	.word	0x0001e42c
   1b7c0:	.word	0x0001e3f0
   1b7c4:	.word	0x0001e3d4
   1b7c8:	.word	0x0001e3a8
   1b7cc:	.word	0x0001e4a0
   1b7d0:	.word	0x0001e49c
   1b7d4:	.word	0x0001e458
   1b7d8:	.word	0x0001e454
   1b7dc:	.word	0x0001e418
   1b7e0:	.word	0x0001e414
   1b7e4:	.word	0x0001e3bc
   1b7e8:	.word	0x0001e3b8

0001b7ec <sfbpf__scan_buffer>:
   1b7ec:	push	{fp, lr}
   1b7f0:	mov	fp, sp
   1b7f4:	sub	sp, sp, #16
   1b7f8:	str	r0, [sp, #8]
   1b7fc:	str	r1, [sp, #4]
   1b800:	ldr	r0, [sp, #4]
   1b804:	cmp	r0, #2
   1b808:	bcc	1b844 <sfbpf__scan_buffer+0x58>
   1b80c:	ldr	r0, [sp, #8]
   1b810:	ldr	r1, [sp, #4]
   1b814:	sub	r1, r1, #2
   1b818:	add	r0, r0, r1
   1b81c:	ldrb	r0, [r0]
   1b820:	cmp	r0, #0
   1b824:	bne	1b844 <sfbpf__scan_buffer+0x58>
   1b828:	ldr	r0, [sp, #8]
   1b82c:	ldr	r1, [sp, #4]
   1b830:	sub	r1, r1, #1
   1b834:	add	r0, r0, r1
   1b838:	ldrb	r0, [r0]
   1b83c:	cmp	r0, #0
   1b840:	beq	1b850 <sfbpf__scan_buffer+0x64>
   1b844:	movw	r0, #0
   1b848:	str	r0, [fp, #-4]
   1b84c:	b	1b8f4 <sfbpf__scan_buffer+0x108>
   1b850:	movw	r0, #48	; 0x30
   1b854:	bl	1b2c8 <sfbpf_alloc>
   1b858:	str	r0, [sp]
   1b85c:	ldr	r0, [sp]
   1b860:	movw	r1, #0
   1b864:	cmp	r0, r1
   1b868:	bne	1b878 <sfbpf__scan_buffer+0x8c>
   1b86c:	ldr	r0, [pc, #140]	; 1b900 <sfbpf__scan_buffer+0x114>
   1b870:	add	r0, pc, r0
   1b874:	bl	1afd4 <yy_fatal_error>
   1b878:	ldr	r0, [sp, #4]
   1b87c:	sub	r0, r0, #2
   1b880:	ldr	r1, [sp]
   1b884:	str	r0, [r1, #12]
   1b888:	ldr	r0, [sp, #8]
   1b88c:	ldr	r1, [sp]
   1b890:	str	r0, [r1, #4]
   1b894:	ldr	r1, [sp]
   1b898:	str	r0, [r1, #8]
   1b89c:	ldr	r0, [sp]
   1b8a0:	movw	r1, #0
   1b8a4:	str	r1, [r0, #20]
   1b8a8:	ldr	r0, [sp]
   1b8ac:	str	r1, [r0]
   1b8b0:	ldr	r0, [sp]
   1b8b4:	ldr	r0, [r0, #12]
   1b8b8:	ldr	r2, [sp]
   1b8bc:	str	r0, [r2, #16]
   1b8c0:	ldr	r0, [sp]
   1b8c4:	str	r1, [r0, #24]
   1b8c8:	ldr	r0, [sp]
   1b8cc:	movw	r2, #1
   1b8d0:	str	r2, [r0, #28]
   1b8d4:	ldr	r0, [sp]
   1b8d8:	str	r1, [r0, #40]	; 0x28
   1b8dc:	ldr	r0, [sp]
   1b8e0:	str	r1, [r0, #44]	; 0x2c
   1b8e4:	ldr	r0, [sp]
   1b8e8:	bl	1b140 <sfbpf__switch_to_buffer>
   1b8ec:	ldr	r0, [sp]
   1b8f0:	str	r0, [fp, #-4]
   1b8f4:	ldr	r0, [fp, #-4]
   1b8f8:	mov	sp, fp
   1b8fc:	pop	{fp, pc}
   1b900:	.word	0x0000d37d

0001b904 <sfbpf__scan_string>:
   1b904:	push	{fp, lr}
   1b908:	mov	fp, sp
   1b90c:	sub	sp, sp, #16
   1b910:	str	r0, [fp, #-4]
   1b914:	ldr	r0, [fp, #-4]
   1b918:	ldr	r1, [fp, #-4]
   1b91c:	str	r0, [sp, #8]
   1b920:	mov	r0, r1
   1b924:	bl	f64 <strlen@plt>
   1b928:	ldr	r1, [sp, #8]
   1b92c:	str	r0, [sp, #4]
   1b930:	mov	r0, r1
   1b934:	ldr	r1, [sp, #4]
   1b938:	bl	1b944 <sfbpf__scan_bytes>
   1b93c:	mov	sp, fp
   1b940:	pop	{fp, pc}

0001b944 <sfbpf__scan_bytes>:
   1b944:	push	{fp, lr}
   1b948:	mov	fp, sp
   1b94c:	sub	sp, sp, #24
   1b950:	str	r0, [fp, #-4]
   1b954:	str	r1, [fp, #-8]
   1b958:	ldr	r0, [fp, #-8]
   1b95c:	add	r0, r0, #2
   1b960:	str	r0, [sp, #4]
   1b964:	ldr	r0, [sp, #4]
   1b968:	bl	1b2c8 <sfbpf_alloc>
   1b96c:	str	r0, [sp, #8]
   1b970:	ldr	r0, [sp, #8]
   1b974:	movw	r1, #0
   1b978:	cmp	r0, r1
   1b97c:	bne	1b98c <sfbpf__scan_bytes+0x48>
   1b980:	ldr	r0, [pc, #184]	; 1ba40 <sfbpf__scan_bytes+0xfc>
   1b984:	add	r0, pc, r0
   1b988:	bl	1afd4 <yy_fatal_error>
   1b98c:	movw	r0, #0
   1b990:	str	r0, [sp]
   1b994:	ldr	r0, [sp]
   1b998:	ldr	r1, [fp, #-8]
   1b99c:	cmp	r0, r1
   1b9a0:	bge	1b9d4 <sfbpf__scan_bytes+0x90>
   1b9a4:	ldr	r0, [fp, #-4]
   1b9a8:	ldr	r1, [sp]
   1b9ac:	add	r0, r0, r1
   1b9b0:	ldrb	r0, [r0]
   1b9b4:	ldr	r1, [sp, #8]
   1b9b8:	ldr	r2, [sp]
   1b9bc:	add	r1, r1, r2
   1b9c0:	strb	r0, [r1]
   1b9c4:	ldr	r0, [sp]
   1b9c8:	add	r0, r0, #1
   1b9cc:	str	r0, [sp]
   1b9d0:	b	1b994 <sfbpf__scan_bytes+0x50>
   1b9d4:	ldr	r0, [sp, #8]
   1b9d8:	ldr	r1, [fp, #-8]
   1b9dc:	add	r1, r1, #1
   1b9e0:	add	r0, r0, r1
   1b9e4:	movw	r1, #0
   1b9e8:	strb	r1, [r0]
   1b9ec:	ldr	r0, [sp, #8]
   1b9f0:	ldr	r2, [fp, #-8]
   1b9f4:	add	r0, r0, r2
   1b9f8:	strb	r1, [r0]
   1b9fc:	ldr	r0, [sp, #8]
   1ba00:	ldr	r1, [sp, #4]
   1ba04:	bl	1b7ec <sfbpf__scan_buffer>
   1ba08:	str	r0, [sp, #12]
   1ba0c:	ldr	r0, [sp, #12]
   1ba10:	movw	r1, #0
   1ba14:	cmp	r0, r1
   1ba18:	bne	1ba28 <sfbpf__scan_bytes+0xe4>
   1ba1c:	ldr	r0, [pc, #32]	; 1ba44 <sfbpf__scan_bytes+0x100>
   1ba20:	add	r0, pc, r0
   1ba24:	bl	1afd4 <yy_fatal_error>
   1ba28:	ldr	r0, [sp, #12]
   1ba2c:	movw	r1, #1
   1ba30:	str	r1, [r0, #20]
   1ba34:	ldr	r0, [sp, #12]
   1ba38:	mov	sp, fp
   1ba3c:	pop	{fp, pc}
   1ba40:	.word	0x0000d293
   1ba44:	.word	0x0000d220

0001ba48 <sfbpf_get_debug>:
   1ba48:	ldr	r0, [pc, #8]	; 1ba58 <sfbpf_get_debug+0x10>
   1ba4c:	add	r0, pc, r0
   1ba50:	ldr	r0, [r0]
   1ba54:	bx	lr
   1ba58:	.word	0x0001e0d4

0001ba5c <sfbpf_set_debug>:
   1ba5c:	sub	sp, sp, #4
   1ba60:	ldr	r1, [pc, #20]	; 1ba7c <sfbpf_set_debug+0x20>
   1ba64:	add	r1, pc, r1
   1ba68:	str	r0, [sp]
   1ba6c:	ldr	r0, [sp]
   1ba70:	str	r0, [r1]
   1ba74:	add	sp, sp, #4
   1ba78:	bx	lr
   1ba7c:	.word	0x0001e0bc

0001ba80 <sfbpf_lex_destroy>:
   1ba80:	push	{fp, lr}
   1ba84:	mov	fp, sp
   1ba88:	sub	sp, sp, #16
   1ba8c:	b	1ba90 <sfbpf_lex_destroy+0x10>
   1ba90:	ldr	r0, [pc, #244]	; 1bb8c <sfbpf_lex_destroy+0x10c>
   1ba94:	add	r0, pc, r0
   1ba98:	ldr	r0, [r0]
   1ba9c:	movw	r1, #0
   1baa0:	cmp	r0, r1
   1baa4:	beq	1bac8 <sfbpf_lex_destroy+0x48>
   1baa8:	ldr	r0, [pc, #236]	; 1bb9c <sfbpf_lex_destroy+0x11c>
   1baac:	ldr	r0, [pc, r0]
   1bab0:	ldr	r1, [pc, #232]	; 1bba0 <sfbpf_lex_destroy+0x120>
   1bab4:	ldr	r1, [pc, r1]
   1bab8:	add	r0, r0, r1, lsl #2
   1babc:	ldr	r0, [r0]
   1bac0:	str	r0, [fp, #-4]
   1bac4:	b	1bad4 <sfbpf_lex_destroy+0x54>
   1bac8:	movw	r0, #0
   1bacc:	str	r0, [fp, #-4]
   1bad0:	b	1bad4 <sfbpf_lex_destroy+0x54>
   1bad4:	ldr	r0, [fp, #-4]
   1bad8:	movw	r1, #0
   1badc:	cmp	r0, r1
   1bae0:	beq	1bb54 <sfbpf_lex_destroy+0xd4>
   1bae4:	ldr	r0, [pc, #172]	; 1bb98 <sfbpf_lex_destroy+0x118>
   1bae8:	add	r0, pc, r0
   1baec:	ldr	r0, [r0]
   1baf0:	movw	r1, #0
   1baf4:	cmp	r0, r1
   1baf8:	beq	1bb1c <sfbpf_lex_destroy+0x9c>
   1bafc:	ldr	r0, [pc, #160]	; 1bba4 <sfbpf_lex_destroy+0x124>
   1bb00:	ldr	r0, [pc, r0]
   1bb04:	ldr	r1, [pc, #156]	; 1bba8 <sfbpf_lex_destroy+0x128>
   1bb08:	ldr	r1, [pc, r1]
   1bb0c:	add	r0, r0, r1, lsl #2
   1bb10:	ldr	r0, [r0]
   1bb14:	str	r0, [sp, #8]
   1bb18:	b	1bb28 <sfbpf_lex_destroy+0xa8>
   1bb1c:	movw	r0, #0
   1bb20:	str	r0, [sp, #8]
   1bb24:	b	1bb28 <sfbpf_lex_destroy+0xa8>
   1bb28:	ldr	r0, [sp, #8]
   1bb2c:	bl	1b2e8 <sfbpf__delete_buffer>
   1bb30:	ldr	r0, [pc, #116]	; 1bbac <sfbpf_lex_destroy+0x12c>
   1bb34:	ldr	r0, [pc, r0]
   1bb38:	ldr	r1, [pc, #112]	; 1bbb0 <sfbpf_lex_destroy+0x130>
   1bb3c:	ldr	r1, [pc, r1]
   1bb40:	add	r0, r0, r1, lsl #2
   1bb44:	movw	r1, #0
   1bb48:	str	r1, [r0]
   1bb4c:	bl	1b664 <sfbpf_pop_buffer_state>
   1bb50:	b	1ba90 <sfbpf_lex_destroy+0x10>
   1bb54:	ldr	r0, [pc, #56]	; 1bb94 <sfbpf_lex_destroy+0x114>
   1bb58:	add	r0, pc, r0
   1bb5c:	ldr	r0, [r0]
   1bb60:	bl	1b3c4 <sfbpf_free>
   1bb64:	ldr	r0, [pc, #36]	; 1bb90 <sfbpf_lex_destroy+0x110>
   1bb68:	add	r0, pc, r0
   1bb6c:	movw	r1, #0
   1bb70:	str	r1, [r0]
   1bb74:	bl	1bbb4 <yy_init_globals>
   1bb78:	movw	r1, #0
   1bb7c:	str	r0, [sp, #4]
   1bb80:	mov	r0, r1
   1bb84:	mov	sp, fp
   1bb88:	pop	{fp, pc}
   1bb8c:	.word	0x0001e098
   1bb90:	.word	0x0001dfc4
   1bb94:	.word	0x0001dfd4
   1bb98:	.word	0x0001e044
   1bb9c:	.word	0x0001e080
   1bba0:	.word	0x0001e07c
   1bba4:	.word	0x0001e02c
   1bba8:	.word	0x0001e028
   1bbac:	.word	0x0001dff8
   1bbb0:	.word	0x0001dff4

0001bbb4 <yy_init_globals>:
   1bbb4:	push	{r4, r5, r6, sl, fp, lr}
   1bbb8:	add	fp, sp, #16
   1bbbc:	ldr	r0, [pc, #100]	; 1bc28 <yy_init_globals+0x74>
   1bbc0:	add	r0, pc, r0
   1bbc4:	ldr	r1, [pc, #96]	; 1bc2c <yy_init_globals+0x78>
   1bbc8:	add	r1, pc, r1
   1bbcc:	ldr	r2, [pc, #92]	; 1bc30 <yy_init_globals+0x7c>
   1bbd0:	add	r2, pc, r2
   1bbd4:	ldr	r3, [pc, #88]	; 1bc34 <yy_init_globals+0x80>
   1bbd8:	add	r3, pc, r3
   1bbdc:	ldr	ip, [pc, #84]	; 1bc38 <yy_init_globals+0x84>
   1bbe0:	add	ip, pc, ip
   1bbe4:	ldr	lr, [pc, #80]	; 1bc3c <yy_init_globals+0x88>
   1bbe8:	add	lr, pc, lr
   1bbec:	ldr	r4, [pc, #76]	; 1bc40 <yy_init_globals+0x8c>
   1bbf0:	add	r4, pc, r4
   1bbf4:	ldr	r5, [pc, #72]	; 1bc44 <yy_init_globals+0x90>
   1bbf8:	add	r5, pc, r5
   1bbfc:	movw	r6, #0
   1bc00:	str	r6, [r5]
   1bc04:	str	r6, [r4]
   1bc08:	str	r6, [lr]
   1bc0c:	str	r6, [ip]
   1bc10:	str	r6, [r3]
   1bc14:	str	r6, [r2]
   1bc18:	str	r6, [r1]
   1bc1c:	str	r6, [r0]
   1bc20:	mov	r0, r6
   1bc24:	pop	{r4, r5, r6, sl, fp, pc}
   1bc28:	.word	0x0001df5c
   1bc2c:	.word	0x0001df50
   1bc30:	.word	0x0001df58
   1bc34:	.word	0x0001df4c
   1bc38:	.word	0x0001df54
   1bc3c:	.word	0x0001df68
   1bc40:	.word	0x0001df40
   1bc44:	.word	0x0001df34

0001bc48 <sfbpf_realloc>:
   1bc48:	push	{fp, lr}
   1bc4c:	mov	fp, sp
   1bc50:	sub	sp, sp, #8
   1bc54:	str	r0, [sp, #4]
   1bc58:	str	r1, [sp]
   1bc5c:	ldr	r0, [sp, #4]
   1bc60:	ldr	r1, [sp]
   1bc64:	bl	f04 <realloc@plt>
   1bc68:	mov	sp, fp
   1bc6c:	pop	{fp, pc}

0001bc70 <sf_lex_init>:
   1bc70:	push	{fp, lr}
   1bc74:	mov	fp, sp
   1bc78:	sub	sp, sp, #8
   1bc7c:	str	r0, [sp, #4]
   1bc80:	ldr	r0, [sp, #4]
   1bc84:	bl	1b904 <sfbpf__scan_string>
   1bc88:	ldr	r1, [pc, #12]	; 1bc9c <sf_lex_init+0x2c>
   1bc8c:	add	r1, pc, r1
   1bc90:	str	r0, [r1]
   1bc94:	mov	sp, fp
   1bc98:	pop	{fp, pc}
   1bc9c:	.word	0x0001dec0

0001bca0 <sf_lex_cleanup>:
   1bca0:	push	{fp, lr}
   1bca4:	mov	fp, sp
   1bca8:	ldr	r0, [pc, #52]	; 1bce4 <sf_lex_cleanup+0x44>
   1bcac:	add	r0, pc, r0
   1bcb0:	ldr	r0, [r0]
   1bcb4:	movw	r1, #0
   1bcb8:	cmp	r0, r1
   1bcbc:	beq	1bcd0 <sf_lex_cleanup+0x30>
   1bcc0:	ldr	r0, [pc, #32]	; 1bce8 <sf_lex_cleanup+0x48>
   1bcc4:	add	r0, pc, r0
   1bcc8:	ldr	r0, [r0]
   1bccc:	bl	1b2e8 <sfbpf__delete_buffer>
   1bcd0:	ldr	r0, [pc, #20]	; 1bcec <sf_lex_cleanup+0x4c>
   1bcd4:	add	r0, pc, r0
   1bcd8:	movw	r1, #0
   1bcdc:	str	r1, [r0]
   1bce0:	pop	{fp, pc}
   1bce4:	.word	0x0001dea0
   1bce8:	.word	0x0001de88
   1bcec:	.word	0x0001de78

0001bcf0 <xdtoi>:
   1bcf0:	push	{fp, lr}
   1bcf4:	mov	fp, sp
   1bcf8:	sub	sp, sp, #8
   1bcfc:	str	r0, [sp]
   1bd00:	bl	f4c <__ctype_b_loc@plt>
   1bd04:	ldr	r0, [r0]
   1bd08:	ldr	r1, [sp]
   1bd0c:	add	r0, r0, r1, lsl #1
   1bd10:	ldrh	r0, [r0]
   1bd14:	and	r0, r0, #2048	; 0x800
   1bd18:	cmp	r0, #0
   1bd1c:	beq	1bd30 <xdtoi+0x40>
   1bd20:	ldr	r0, [sp]
   1bd24:	sub	r0, r0, #48	; 0x30
   1bd28:	str	r0, [sp, #4]
   1bd2c:	b	1bd74 <xdtoi+0x84>
   1bd30:	bl	f4c <__ctype_b_loc@plt>
   1bd34:	ldr	r0, [r0]
   1bd38:	ldr	r1, [sp]
   1bd3c:	add	r0, r0, r1, lsl #1
   1bd40:	ldrh	r0, [r0]
   1bd44:	and	r0, r0, #512	; 0x200
   1bd48:	cmp	r0, #0
   1bd4c:	beq	1bd64 <xdtoi+0x74>
   1bd50:	ldr	r0, [sp]
   1bd54:	sub	r0, r0, #97	; 0x61
   1bd58:	add	r0, r0, #10
   1bd5c:	str	r0, [sp, #4]
   1bd60:	b	1bd74 <xdtoi+0x84>
   1bd64:	ldr	r0, [sp]
   1bd68:	sub	r0, r0, #65	; 0x41
   1bd6c:	add	r0, r0, #10
   1bd70:	str	r0, [sp, #4]
   1bd74:	ldr	r0, [sp, #4]
   1bd78:	mov	sp, fp
   1bd7c:	pop	{fp, pc}

Disassembly of section .fini:

0001bd80 <_fini>:
   1bd80:	push	{r3, lr}
   1bd84:	pop	{r3, pc}
