/*
 * stm32f446xx.h
 *
 *  Created on: Nov 20, 2025
 *      Author: felix
 */

#ifndef STM32F446XX_H_
#define STM32F446XX_H_

// GPIO base addresses AHB1 Bus

#define GPIOA_BASEADDR		0x40020000
#define GPIOB_BASEADDR		0x40020400
#define GPIOC_BASEADDR		0x40020800
#define GPIOD_BASEADDR		0x40020C00
#define GPIOE_BASEADDR		0x40021000
#define GPIOF_BASEADDR		0x40021400
#define GPIOG_BASEADDR		0x40021800
#define GPIOH_BASEADDR		0x40021C00

// GPIO REGISTER STRUCTURE

typedef struct {
	volatile uint32_t MODER;
	volatile uint32_t OTYPER;
	volatile uint32_t OSPEEDER;
	volatile uint32_t PUPDR;
	volatile uint32_t IDR;
	volatile uint32_t ODR;
	volatile uint32_t BSRR;
	volatile uint32_t LCKR;
	volatile uint32_t AFRL;
	volatile uint32_t AFRH;
};


#endif /* STM32F446XX_H_ */
