
printf-test.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003e0c  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000208  08003fbc  08003fbc  00013fbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080041c4  080041c4  000201dc  2**0
                  CONTENTS
  4 .ARM          00000008  080041c4  080041c4  000141c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080041cc  080041cc  000201dc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080041cc  080041cc  000141cc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080041d0  080041d0  000141d0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001dc  20000000  080041d4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000074  200001dc  080043b0  000201dc  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000250  080043b0  00020250  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201dc  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007981  00000000  00000000  0002020c  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000014ac  00000000  00000000  00027b8d  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000658  00000000  00000000  00029040  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 000005a0  00000000  00000000  00029698  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00023daa  00000000  00000000  00029c38  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000061a8  00000000  00000000  0004d9e2  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000d3e93  00000000  00000000  00053b8a  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00127a1d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002464  00000000  00000000  00127a98  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	200001dc 	.word	0x200001dc
 80001cc:	00000000 	.word	0x00000000
 80001d0:	08003fa4 	.word	0x08003fa4

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	200001e0 	.word	0x200001e0
 80001ec:	08003fa4 	.word	0x08003fa4

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b972 	b.w	800058c <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9e08      	ldr	r6, [sp, #32]
 80002c6:	4604      	mov	r4, r0
 80002c8:	4688      	mov	r8, r1
 80002ca:	2b00      	cmp	r3, #0
 80002cc:	d14b      	bne.n	8000366 <__udivmoddi4+0xa6>
 80002ce:	428a      	cmp	r2, r1
 80002d0:	4615      	mov	r5, r2
 80002d2:	d967      	bls.n	80003a4 <__udivmoddi4+0xe4>
 80002d4:	fab2 f282 	clz	r2, r2
 80002d8:	b14a      	cbz	r2, 80002ee <__udivmoddi4+0x2e>
 80002da:	f1c2 0720 	rsb	r7, r2, #32
 80002de:	fa01 f302 	lsl.w	r3, r1, r2
 80002e2:	fa20 f707 	lsr.w	r7, r0, r7
 80002e6:	4095      	lsls	r5, r2
 80002e8:	ea47 0803 	orr.w	r8, r7, r3
 80002ec:	4094      	lsls	r4, r2
 80002ee:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80002f2:	0c23      	lsrs	r3, r4, #16
 80002f4:	fbb8 f7fe 	udiv	r7, r8, lr
 80002f8:	fa1f fc85 	uxth.w	ip, r5
 80002fc:	fb0e 8817 	mls	r8, lr, r7, r8
 8000300:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000304:	fb07 f10c 	mul.w	r1, r7, ip
 8000308:	4299      	cmp	r1, r3
 800030a:	d909      	bls.n	8000320 <__udivmoddi4+0x60>
 800030c:	18eb      	adds	r3, r5, r3
 800030e:	f107 30ff 	add.w	r0, r7, #4294967295
 8000312:	f080 811b 	bcs.w	800054c <__udivmoddi4+0x28c>
 8000316:	4299      	cmp	r1, r3
 8000318:	f240 8118 	bls.w	800054c <__udivmoddi4+0x28c>
 800031c:	3f02      	subs	r7, #2
 800031e:	442b      	add	r3, r5
 8000320:	1a5b      	subs	r3, r3, r1
 8000322:	b2a4      	uxth	r4, r4
 8000324:	fbb3 f0fe 	udiv	r0, r3, lr
 8000328:	fb0e 3310 	mls	r3, lr, r0, r3
 800032c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000330:	fb00 fc0c 	mul.w	ip, r0, ip
 8000334:	45a4      	cmp	ip, r4
 8000336:	d909      	bls.n	800034c <__udivmoddi4+0x8c>
 8000338:	192c      	adds	r4, r5, r4
 800033a:	f100 33ff 	add.w	r3, r0, #4294967295
 800033e:	f080 8107 	bcs.w	8000550 <__udivmoddi4+0x290>
 8000342:	45a4      	cmp	ip, r4
 8000344:	f240 8104 	bls.w	8000550 <__udivmoddi4+0x290>
 8000348:	3802      	subs	r0, #2
 800034a:	442c      	add	r4, r5
 800034c:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000350:	eba4 040c 	sub.w	r4, r4, ip
 8000354:	2700      	movs	r7, #0
 8000356:	b11e      	cbz	r6, 8000360 <__udivmoddi4+0xa0>
 8000358:	40d4      	lsrs	r4, r2
 800035a:	2300      	movs	r3, #0
 800035c:	e9c6 4300 	strd	r4, r3, [r6]
 8000360:	4639      	mov	r1, r7
 8000362:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000366:	428b      	cmp	r3, r1
 8000368:	d909      	bls.n	800037e <__udivmoddi4+0xbe>
 800036a:	2e00      	cmp	r6, #0
 800036c:	f000 80eb 	beq.w	8000546 <__udivmoddi4+0x286>
 8000370:	2700      	movs	r7, #0
 8000372:	e9c6 0100 	strd	r0, r1, [r6]
 8000376:	4638      	mov	r0, r7
 8000378:	4639      	mov	r1, r7
 800037a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800037e:	fab3 f783 	clz	r7, r3
 8000382:	2f00      	cmp	r7, #0
 8000384:	d147      	bne.n	8000416 <__udivmoddi4+0x156>
 8000386:	428b      	cmp	r3, r1
 8000388:	d302      	bcc.n	8000390 <__udivmoddi4+0xd0>
 800038a:	4282      	cmp	r2, r0
 800038c:	f200 80fa 	bhi.w	8000584 <__udivmoddi4+0x2c4>
 8000390:	1a84      	subs	r4, r0, r2
 8000392:	eb61 0303 	sbc.w	r3, r1, r3
 8000396:	2001      	movs	r0, #1
 8000398:	4698      	mov	r8, r3
 800039a:	2e00      	cmp	r6, #0
 800039c:	d0e0      	beq.n	8000360 <__udivmoddi4+0xa0>
 800039e:	e9c6 4800 	strd	r4, r8, [r6]
 80003a2:	e7dd      	b.n	8000360 <__udivmoddi4+0xa0>
 80003a4:	b902      	cbnz	r2, 80003a8 <__udivmoddi4+0xe8>
 80003a6:	deff      	udf	#255	; 0xff
 80003a8:	fab2 f282 	clz	r2, r2
 80003ac:	2a00      	cmp	r2, #0
 80003ae:	f040 808f 	bne.w	80004d0 <__udivmoddi4+0x210>
 80003b2:	1b49      	subs	r1, r1, r5
 80003b4:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80003b8:	fa1f f885 	uxth.w	r8, r5
 80003bc:	2701      	movs	r7, #1
 80003be:	fbb1 fcfe 	udiv	ip, r1, lr
 80003c2:	0c23      	lsrs	r3, r4, #16
 80003c4:	fb0e 111c 	mls	r1, lr, ip, r1
 80003c8:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80003cc:	fb08 f10c 	mul.w	r1, r8, ip
 80003d0:	4299      	cmp	r1, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x124>
 80003d4:	18eb      	adds	r3, r5, r3
 80003d6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x122>
 80003dc:	4299      	cmp	r1, r3
 80003de:	f200 80cd 	bhi.w	800057c <__udivmoddi4+0x2bc>
 80003e2:	4684      	mov	ip, r0
 80003e4:	1a59      	subs	r1, r3, r1
 80003e6:	b2a3      	uxth	r3, r4
 80003e8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003ec:	fb0e 1410 	mls	r4, lr, r0, r1
 80003f0:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 80003f4:	fb08 f800 	mul.w	r8, r8, r0
 80003f8:	45a0      	cmp	r8, r4
 80003fa:	d907      	bls.n	800040c <__udivmoddi4+0x14c>
 80003fc:	192c      	adds	r4, r5, r4
 80003fe:	f100 33ff 	add.w	r3, r0, #4294967295
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x14a>
 8000404:	45a0      	cmp	r8, r4
 8000406:	f200 80b6 	bhi.w	8000576 <__udivmoddi4+0x2b6>
 800040a:	4618      	mov	r0, r3
 800040c:	eba4 0408 	sub.w	r4, r4, r8
 8000410:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000414:	e79f      	b.n	8000356 <__udivmoddi4+0x96>
 8000416:	f1c7 0c20 	rsb	ip, r7, #32
 800041a:	40bb      	lsls	r3, r7
 800041c:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000420:	ea4e 0e03 	orr.w	lr, lr, r3
 8000424:	fa01 f407 	lsl.w	r4, r1, r7
 8000428:	fa20 f50c 	lsr.w	r5, r0, ip
 800042c:	fa21 f30c 	lsr.w	r3, r1, ip
 8000430:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000434:	4325      	orrs	r5, r4
 8000436:	fbb3 f9f8 	udiv	r9, r3, r8
 800043a:	0c2c      	lsrs	r4, r5, #16
 800043c:	fb08 3319 	mls	r3, r8, r9, r3
 8000440:	fa1f fa8e 	uxth.w	sl, lr
 8000444:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000448:	fb09 f40a 	mul.w	r4, r9, sl
 800044c:	429c      	cmp	r4, r3
 800044e:	fa02 f207 	lsl.w	r2, r2, r7
 8000452:	fa00 f107 	lsl.w	r1, r0, r7
 8000456:	d90b      	bls.n	8000470 <__udivmoddi4+0x1b0>
 8000458:	eb1e 0303 	adds.w	r3, lr, r3
 800045c:	f109 30ff 	add.w	r0, r9, #4294967295
 8000460:	f080 8087 	bcs.w	8000572 <__udivmoddi4+0x2b2>
 8000464:	429c      	cmp	r4, r3
 8000466:	f240 8084 	bls.w	8000572 <__udivmoddi4+0x2b2>
 800046a:	f1a9 0902 	sub.w	r9, r9, #2
 800046e:	4473      	add	r3, lr
 8000470:	1b1b      	subs	r3, r3, r4
 8000472:	b2ad      	uxth	r5, r5
 8000474:	fbb3 f0f8 	udiv	r0, r3, r8
 8000478:	fb08 3310 	mls	r3, r8, r0, r3
 800047c:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000480:	fb00 fa0a 	mul.w	sl, r0, sl
 8000484:	45a2      	cmp	sl, r4
 8000486:	d908      	bls.n	800049a <__udivmoddi4+0x1da>
 8000488:	eb1e 0404 	adds.w	r4, lr, r4
 800048c:	f100 33ff 	add.w	r3, r0, #4294967295
 8000490:	d26b      	bcs.n	800056a <__udivmoddi4+0x2aa>
 8000492:	45a2      	cmp	sl, r4
 8000494:	d969      	bls.n	800056a <__udivmoddi4+0x2aa>
 8000496:	3802      	subs	r0, #2
 8000498:	4474      	add	r4, lr
 800049a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800049e:	fba0 8902 	umull	r8, r9, r0, r2
 80004a2:	eba4 040a 	sub.w	r4, r4, sl
 80004a6:	454c      	cmp	r4, r9
 80004a8:	46c2      	mov	sl, r8
 80004aa:	464b      	mov	r3, r9
 80004ac:	d354      	bcc.n	8000558 <__udivmoddi4+0x298>
 80004ae:	d051      	beq.n	8000554 <__udivmoddi4+0x294>
 80004b0:	2e00      	cmp	r6, #0
 80004b2:	d069      	beq.n	8000588 <__udivmoddi4+0x2c8>
 80004b4:	ebb1 050a 	subs.w	r5, r1, sl
 80004b8:	eb64 0403 	sbc.w	r4, r4, r3
 80004bc:	fa04 fc0c 	lsl.w	ip, r4, ip
 80004c0:	40fd      	lsrs	r5, r7
 80004c2:	40fc      	lsrs	r4, r7
 80004c4:	ea4c 0505 	orr.w	r5, ip, r5
 80004c8:	e9c6 5400 	strd	r5, r4, [r6]
 80004cc:	2700      	movs	r7, #0
 80004ce:	e747      	b.n	8000360 <__udivmoddi4+0xa0>
 80004d0:	f1c2 0320 	rsb	r3, r2, #32
 80004d4:	fa20 f703 	lsr.w	r7, r0, r3
 80004d8:	4095      	lsls	r5, r2
 80004da:	fa01 f002 	lsl.w	r0, r1, r2
 80004de:	fa21 f303 	lsr.w	r3, r1, r3
 80004e2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 80004e6:	4338      	orrs	r0, r7
 80004e8:	0c01      	lsrs	r1, r0, #16
 80004ea:	fbb3 f7fe 	udiv	r7, r3, lr
 80004ee:	fa1f f885 	uxth.w	r8, r5
 80004f2:	fb0e 3317 	mls	r3, lr, r7, r3
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb07 f308 	mul.w	r3, r7, r8
 80004fe:	428b      	cmp	r3, r1
 8000500:	fa04 f402 	lsl.w	r4, r4, r2
 8000504:	d907      	bls.n	8000516 <__udivmoddi4+0x256>
 8000506:	1869      	adds	r1, r5, r1
 8000508:	f107 3cff 	add.w	ip, r7, #4294967295
 800050c:	d22f      	bcs.n	800056e <__udivmoddi4+0x2ae>
 800050e:	428b      	cmp	r3, r1
 8000510:	d92d      	bls.n	800056e <__udivmoddi4+0x2ae>
 8000512:	3f02      	subs	r7, #2
 8000514:	4429      	add	r1, r5
 8000516:	1acb      	subs	r3, r1, r3
 8000518:	b281      	uxth	r1, r0
 800051a:	fbb3 f0fe 	udiv	r0, r3, lr
 800051e:	fb0e 3310 	mls	r3, lr, r0, r3
 8000522:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000526:	fb00 f308 	mul.w	r3, r0, r8
 800052a:	428b      	cmp	r3, r1
 800052c:	d907      	bls.n	800053e <__udivmoddi4+0x27e>
 800052e:	1869      	adds	r1, r5, r1
 8000530:	f100 3cff 	add.w	ip, r0, #4294967295
 8000534:	d217      	bcs.n	8000566 <__udivmoddi4+0x2a6>
 8000536:	428b      	cmp	r3, r1
 8000538:	d915      	bls.n	8000566 <__udivmoddi4+0x2a6>
 800053a:	3802      	subs	r0, #2
 800053c:	4429      	add	r1, r5
 800053e:	1ac9      	subs	r1, r1, r3
 8000540:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000544:	e73b      	b.n	80003be <__udivmoddi4+0xfe>
 8000546:	4637      	mov	r7, r6
 8000548:	4630      	mov	r0, r6
 800054a:	e709      	b.n	8000360 <__udivmoddi4+0xa0>
 800054c:	4607      	mov	r7, r0
 800054e:	e6e7      	b.n	8000320 <__udivmoddi4+0x60>
 8000550:	4618      	mov	r0, r3
 8000552:	e6fb      	b.n	800034c <__udivmoddi4+0x8c>
 8000554:	4541      	cmp	r1, r8
 8000556:	d2ab      	bcs.n	80004b0 <__udivmoddi4+0x1f0>
 8000558:	ebb8 0a02 	subs.w	sl, r8, r2
 800055c:	eb69 020e 	sbc.w	r2, r9, lr
 8000560:	3801      	subs	r0, #1
 8000562:	4613      	mov	r3, r2
 8000564:	e7a4      	b.n	80004b0 <__udivmoddi4+0x1f0>
 8000566:	4660      	mov	r0, ip
 8000568:	e7e9      	b.n	800053e <__udivmoddi4+0x27e>
 800056a:	4618      	mov	r0, r3
 800056c:	e795      	b.n	800049a <__udivmoddi4+0x1da>
 800056e:	4667      	mov	r7, ip
 8000570:	e7d1      	b.n	8000516 <__udivmoddi4+0x256>
 8000572:	4681      	mov	r9, r0
 8000574:	e77c      	b.n	8000470 <__udivmoddi4+0x1b0>
 8000576:	3802      	subs	r0, #2
 8000578:	442c      	add	r4, r5
 800057a:	e747      	b.n	800040c <__udivmoddi4+0x14c>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	442b      	add	r3, r5
 8000582:	e72f      	b.n	80003e4 <__udivmoddi4+0x124>
 8000584:	4638      	mov	r0, r7
 8000586:	e708      	b.n	800039a <__udivmoddi4+0xda>
 8000588:	4637      	mov	r7, r6
 800058a:	e6e9      	b.n	8000360 <__udivmoddi4+0xa0>

0800058c <__aeabi_idiv0>:
 800058c:	4770      	bx	lr
 800058e:	bf00      	nop

08000590 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000590:	b580      	push	{r7, lr}
 8000592:	b09a      	sub	sp, #104	; 0x68
 8000594:	af00      	add	r7, sp, #0


  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000596:	f000 fa9b 	bl	8000ad0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800059a:	f000 f81d 	bl	80005d8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800059e:	f000 f8a5 	bl	80006ec <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80005a2:	f000 f879 	bl	8000698 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  RetargetInit(&huart2);
 80005a6:	4808      	ldr	r0, [pc, #32]	; (80005c8 <main+0x38>)
 80005a8:	f000 f8c2 	bl	8000730 <RetargetInit>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    printf("\r\nYour name: ");
 80005ac:	4807      	ldr	r0, [pc, #28]	; (80005cc <main+0x3c>)
 80005ae:	f001 ff51 	bl	8002454 <iprintf>
    scanf("%s", buf);
 80005b2:	1d3b      	adds	r3, r7, #4
 80005b4:	4619      	mov	r1, r3
 80005b6:	4806      	ldr	r0, [pc, #24]	; (80005d0 <main+0x40>)
 80005b8:	f001 ff64 	bl	8002484 <iscanf>
    printf("\r\nHello, %s!\r\n", buf);
 80005bc:	1d3b      	adds	r3, r7, #4
 80005be:	4619      	mov	r1, r3
 80005c0:	4804      	ldr	r0, [pc, #16]	; (80005d4 <main+0x44>)
 80005c2:	f001 ff47 	bl	8002454 <iprintf>
    printf("\r\nYour name: ");
 80005c6:	e7f1      	b.n	80005ac <main+0x1c>
 80005c8:	20000204 	.word	0x20000204
 80005cc:	08003fbc 	.word	0x08003fbc
 80005d0:	08003fcc 	.word	0x08003fcc
 80005d4:	08003fd0 	.word	0x08003fd0

080005d8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	b094      	sub	sp, #80	; 0x50
 80005dc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80005de:	f107 0320 	add.w	r3, r7, #32
 80005e2:	2230      	movs	r2, #48	; 0x30
 80005e4:	2100      	movs	r1, #0
 80005e6:	4618      	mov	r0, r3
 80005e8:	f001 ff2c 	bl	8002444 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80005ec:	f107 030c 	add.w	r3, r7, #12
 80005f0:	2200      	movs	r2, #0
 80005f2:	601a      	str	r2, [r3, #0]
 80005f4:	605a      	str	r2, [r3, #4]
 80005f6:	609a      	str	r2, [r3, #8]
 80005f8:	60da      	str	r2, [r3, #12]
 80005fa:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80005fc:	2300      	movs	r3, #0
 80005fe:	60bb      	str	r3, [r7, #8]
 8000600:	4b23      	ldr	r3, [pc, #140]	; (8000690 <SystemClock_Config+0xb8>)
 8000602:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000604:	4a22      	ldr	r2, [pc, #136]	; (8000690 <SystemClock_Config+0xb8>)
 8000606:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800060a:	6413      	str	r3, [r2, #64]	; 0x40
 800060c:	4b20      	ldr	r3, [pc, #128]	; (8000690 <SystemClock_Config+0xb8>)
 800060e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000610:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000614:	60bb      	str	r3, [r7, #8]
 8000616:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8000618:	2300      	movs	r3, #0
 800061a:	607b      	str	r3, [r7, #4]
 800061c:	4b1d      	ldr	r3, [pc, #116]	; (8000694 <SystemClock_Config+0xbc>)
 800061e:	681b      	ldr	r3, [r3, #0]
 8000620:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8000624:	4a1b      	ldr	r2, [pc, #108]	; (8000694 <SystemClock_Config+0xbc>)
 8000626:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800062a:	6013      	str	r3, [r2, #0]
 800062c:	4b19      	ldr	r3, [pc, #100]	; (8000694 <SystemClock_Config+0xbc>)
 800062e:	681b      	ldr	r3, [r3, #0]
 8000630:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000634:	607b      	str	r3, [r7, #4]
 8000636:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000638:	2302      	movs	r3, #2
 800063a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800063c:	2301      	movs	r3, #1
 800063e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000640:	2310      	movs	r3, #16
 8000642:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000644:	2300      	movs	r3, #0
 8000646:	63bb      	str	r3, [r7, #56]	; 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000648:	f107 0320 	add.w	r3, r7, #32
 800064c:	4618      	mov	r0, r3
 800064e:	f000 fd41 	bl	80010d4 <HAL_RCC_OscConfig>
 8000652:	4603      	mov	r3, r0
 8000654:	2b00      	cmp	r3, #0
 8000656:	d001      	beq.n	800065c <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000658:	f000 f862 	bl	8000720 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800065c:	230f      	movs	r3, #15
 800065e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000660:	2300      	movs	r3, #0
 8000662:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000664:	2300      	movs	r3, #0
 8000666:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000668:	2300      	movs	r3, #0
 800066a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800066c:	2300      	movs	r3, #0
 800066e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000670:	f107 030c 	add.w	r3, r7, #12
 8000674:	2100      	movs	r1, #0
 8000676:	4618      	mov	r0, r3
 8000678:	f000 ff9c 	bl	80015b4 <HAL_RCC_ClockConfig>
 800067c:	4603      	mov	r3, r0
 800067e:	2b00      	cmp	r3, #0
 8000680:	d001      	beq.n	8000686 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8000682:	f000 f84d 	bl	8000720 <Error_Handler>
  }
}
 8000686:	bf00      	nop
 8000688:	3750      	adds	r7, #80	; 0x50
 800068a:	46bd      	mov	sp, r7
 800068c:	bd80      	pop	{r7, pc}
 800068e:	bf00      	nop
 8000690:	40023800 	.word	0x40023800
 8000694:	40007000 	.word	0x40007000

08000698 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8000698:	b580      	push	{r7, lr}
 800069a:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 800069c:	4b11      	ldr	r3, [pc, #68]	; (80006e4 <MX_USART2_UART_Init+0x4c>)
 800069e:	4a12      	ldr	r2, [pc, #72]	; (80006e8 <MX_USART2_UART_Init+0x50>)
 80006a0:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80006a2:	4b10      	ldr	r3, [pc, #64]	; (80006e4 <MX_USART2_UART_Init+0x4c>)
 80006a4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80006a8:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80006aa:	4b0e      	ldr	r3, [pc, #56]	; (80006e4 <MX_USART2_UART_Init+0x4c>)
 80006ac:	2200      	movs	r2, #0
 80006ae:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80006b0:	4b0c      	ldr	r3, [pc, #48]	; (80006e4 <MX_USART2_UART_Init+0x4c>)
 80006b2:	2200      	movs	r2, #0
 80006b4:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80006b6:	4b0b      	ldr	r3, [pc, #44]	; (80006e4 <MX_USART2_UART_Init+0x4c>)
 80006b8:	2200      	movs	r2, #0
 80006ba:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80006bc:	4b09      	ldr	r3, [pc, #36]	; (80006e4 <MX_USART2_UART_Init+0x4c>)
 80006be:	220c      	movs	r2, #12
 80006c0:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80006c2:	4b08      	ldr	r3, [pc, #32]	; (80006e4 <MX_USART2_UART_Init+0x4c>)
 80006c4:	2200      	movs	r2, #0
 80006c6:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80006c8:	4b06      	ldr	r3, [pc, #24]	; (80006e4 <MX_USART2_UART_Init+0x4c>)
 80006ca:	2200      	movs	r2, #0
 80006cc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80006ce:	4805      	ldr	r0, [pc, #20]	; (80006e4 <MX_USART2_UART_Init+0x4c>)
 80006d0:	f001 f93c 	bl	800194c <HAL_UART_Init>
 80006d4:	4603      	mov	r3, r0
 80006d6:	2b00      	cmp	r3, #0
 80006d8:	d001      	beq.n	80006de <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80006da:	f000 f821 	bl	8000720 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80006de:	bf00      	nop
 80006e0:	bd80      	pop	{r7, pc}
 80006e2:	bf00      	nop
 80006e4:	20000204 	.word	0x20000204
 80006e8:	40004400 	.word	0x40004400

080006ec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80006ec:	b480      	push	{r7}
 80006ee:	b083      	sub	sp, #12
 80006f0:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80006f2:	2300      	movs	r3, #0
 80006f4:	607b      	str	r3, [r7, #4]
 80006f6:	4b09      	ldr	r3, [pc, #36]	; (800071c <MX_GPIO_Init+0x30>)
 80006f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80006fa:	4a08      	ldr	r2, [pc, #32]	; (800071c <MX_GPIO_Init+0x30>)
 80006fc:	f043 0301 	orr.w	r3, r3, #1
 8000700:	6313      	str	r3, [r2, #48]	; 0x30
 8000702:	4b06      	ldr	r3, [pc, #24]	; (800071c <MX_GPIO_Init+0x30>)
 8000704:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000706:	f003 0301 	and.w	r3, r3, #1
 800070a:	607b      	str	r3, [r7, #4]
 800070c:	687b      	ldr	r3, [r7, #4]

}
 800070e:	bf00      	nop
 8000710:	370c      	adds	r7, #12
 8000712:	46bd      	mov	sp, r7
 8000714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000718:	4770      	bx	lr
 800071a:	bf00      	nop
 800071c:	40023800 	.word	0x40023800

08000720 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000720:	b480      	push	{r7}
 8000722:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000724:	bf00      	nop
 8000726:	46bd      	mov	sp, r7
 8000728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800072c:	4770      	bx	lr
	...

08000730 <RetargetInit>:
#define STDOUT_FILENO 1
#define STDERR_FILENO 2

UART_HandleTypeDef *gHuart;

void RetargetInit(UART_HandleTypeDef *huart) {
 8000730:	b580      	push	{r7, lr}
 8000732:	b082      	sub	sp, #8
 8000734:	af00      	add	r7, sp, #0
 8000736:	6078      	str	r0, [r7, #4]
  gHuart = huart;
 8000738:	4a07      	ldr	r2, [pc, #28]	; (8000758 <RetargetInit+0x28>)
 800073a:	687b      	ldr	r3, [r7, #4]
 800073c:	6013      	str	r3, [r2, #0]

  /* Disable I/O buffering for STDOUT stream, so that
   * chars are sent out as soon as they are printed. */
  setvbuf(stdout, NULL, _IONBF, 0);
 800073e:	4b07      	ldr	r3, [pc, #28]	; (800075c <RetargetInit+0x2c>)
 8000740:	681b      	ldr	r3, [r3, #0]
 8000742:	6898      	ldr	r0, [r3, #8]
 8000744:	2300      	movs	r3, #0
 8000746:	2202      	movs	r2, #2
 8000748:	2100      	movs	r1, #0
 800074a:	f001 feb3 	bl	80024b4 <setvbuf>
}
 800074e:	bf00      	nop
 8000750:	3708      	adds	r7, #8
 8000752:	46bd      	mov	sp, r7
 8000754:	bd80      	pop	{r7, pc}
 8000756:	bf00      	nop
 8000758:	20000244 	.word	0x20000244
 800075c:	2000000c 	.word	0x2000000c

08000760 <_isatty>:

int _isatty(int fd) {
 8000760:	b580      	push	{r7, lr}
 8000762:	b082      	sub	sp, #8
 8000764:	af00      	add	r7, sp, #0
 8000766:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 8000768:	687b      	ldr	r3, [r7, #4]
 800076a:	2b00      	cmp	r3, #0
 800076c:	db04      	blt.n	8000778 <_isatty+0x18>
 800076e:	687b      	ldr	r3, [r7, #4]
 8000770:	2b02      	cmp	r3, #2
 8000772:	dc01      	bgt.n	8000778 <_isatty+0x18>
    return 1;
 8000774:	2301      	movs	r3, #1
 8000776:	e005      	b.n	8000784 <_isatty+0x24>

  errno = EBADF;
 8000778:	f001 fe3a 	bl	80023f0 <__errno>
 800077c:	4602      	mov	r2, r0
 800077e:	2309      	movs	r3, #9
 8000780:	6013      	str	r3, [r2, #0]
  return 0;
 8000782:	2300      	movs	r3, #0
}
 8000784:	4618      	mov	r0, r3
 8000786:	3708      	adds	r7, #8
 8000788:	46bd      	mov	sp, r7
 800078a:	bd80      	pop	{r7, pc}

0800078c <_write>:

int _write(int fd, char* ptr, int len) {
 800078c:	b580      	push	{r7, lr}
 800078e:	b086      	sub	sp, #24
 8000790:	af00      	add	r7, sp, #0
 8000792:	60f8      	str	r0, [r7, #12]
 8000794:	60b9      	str	r1, [r7, #8]
 8000796:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDOUT_FILENO || fd == STDERR_FILENO) {
 8000798:	68fb      	ldr	r3, [r7, #12]
 800079a:	2b01      	cmp	r3, #1
 800079c:	d002      	beq.n	80007a4 <_write+0x18>
 800079e:	68fb      	ldr	r3, [r7, #12]
 80007a0:	2b02      	cmp	r3, #2
 80007a2:	d111      	bne.n	80007c8 <_write+0x3c>
    hstatus = HAL_UART_Transmit(gHuart, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 80007a4:	4b0e      	ldr	r3, [pc, #56]	; (80007e0 <_write+0x54>)
 80007a6:	6818      	ldr	r0, [r3, #0]
 80007a8:	687b      	ldr	r3, [r7, #4]
 80007aa:	b29a      	uxth	r2, r3
 80007ac:	f04f 33ff 	mov.w	r3, #4294967295
 80007b0:	68b9      	ldr	r1, [r7, #8]
 80007b2:	f001 f918 	bl	80019e6 <HAL_UART_Transmit>
 80007b6:	4603      	mov	r3, r0
 80007b8:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 80007ba:	7dfb      	ldrb	r3, [r7, #23]
 80007bc:	2b00      	cmp	r3, #0
 80007be:	d101      	bne.n	80007c4 <_write+0x38>
      return len;
 80007c0:	687b      	ldr	r3, [r7, #4]
 80007c2:	e008      	b.n	80007d6 <_write+0x4a>
    else
      return EIO;
 80007c4:	2305      	movs	r3, #5
 80007c6:	e006      	b.n	80007d6 <_write+0x4a>
  }
  errno = EBADF;
 80007c8:	f001 fe12 	bl	80023f0 <__errno>
 80007cc:	4602      	mov	r2, r0
 80007ce:	2309      	movs	r3, #9
 80007d0:	6013      	str	r3, [r2, #0]
  return -1;
 80007d2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80007d6:	4618      	mov	r0, r3
 80007d8:	3718      	adds	r7, #24
 80007da:	46bd      	mov	sp, r7
 80007dc:	bd80      	pop	{r7, pc}
 80007de:	bf00      	nop
 80007e0:	20000244 	.word	0x20000244

080007e4 <_close>:

int _close(int fd) {
 80007e4:	b580      	push	{r7, lr}
 80007e6:	b082      	sub	sp, #8
 80007e8:	af00      	add	r7, sp, #0
 80007ea:	6078      	str	r0, [r7, #4]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO)
 80007ec:	687b      	ldr	r3, [r7, #4]
 80007ee:	2b00      	cmp	r3, #0
 80007f0:	db04      	blt.n	80007fc <_close+0x18>
 80007f2:	687b      	ldr	r3, [r7, #4]
 80007f4:	2b02      	cmp	r3, #2
 80007f6:	dc01      	bgt.n	80007fc <_close+0x18>
    return 0;
 80007f8:	2300      	movs	r3, #0
 80007fa:	e006      	b.n	800080a <_close+0x26>

  errno = EBADF;
 80007fc:	f001 fdf8 	bl	80023f0 <__errno>
 8000800:	4602      	mov	r2, r0
 8000802:	2309      	movs	r3, #9
 8000804:	6013      	str	r3, [r2, #0]
  return -1;
 8000806:	f04f 33ff 	mov.w	r3, #4294967295
}
 800080a:	4618      	mov	r0, r3
 800080c:	3708      	adds	r7, #8
 800080e:	46bd      	mov	sp, r7
 8000810:	bd80      	pop	{r7, pc}

08000812 <_lseek>:

int _lseek(int fd, int ptr, int dir) {
 8000812:	b580      	push	{r7, lr}
 8000814:	b084      	sub	sp, #16
 8000816:	af00      	add	r7, sp, #0
 8000818:	60f8      	str	r0, [r7, #12]
 800081a:	60b9      	str	r1, [r7, #8]
 800081c:	607a      	str	r2, [r7, #4]
  (void) fd;
  (void) ptr;
  (void) dir;

  errno = EBADF;
 800081e:	f001 fde7 	bl	80023f0 <__errno>
 8000822:	4602      	mov	r2, r0
 8000824:	2309      	movs	r3, #9
 8000826:	6013      	str	r3, [r2, #0]
  return -1;
 8000828:	f04f 33ff 	mov.w	r3, #4294967295
}
 800082c:	4618      	mov	r0, r3
 800082e:	3710      	adds	r7, #16
 8000830:	46bd      	mov	sp, r7
 8000832:	bd80      	pop	{r7, pc}

08000834 <_read>:

int _read(int fd, char* ptr, int len) {
 8000834:	b580      	push	{r7, lr}
 8000836:	b086      	sub	sp, #24
 8000838:	af00      	add	r7, sp, #0
 800083a:	60f8      	str	r0, [r7, #12]
 800083c:	60b9      	str	r1, [r7, #8]
 800083e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef hstatus;

  if (fd == STDIN_FILENO) {
 8000840:	68fb      	ldr	r3, [r7, #12]
 8000842:	2b00      	cmp	r3, #0
 8000844:	d110      	bne.n	8000868 <_read+0x34>
    hstatus = HAL_UART_Receive(gHuart, (uint8_t *) ptr, 1, HAL_MAX_DELAY);
 8000846:	4b0e      	ldr	r3, [pc, #56]	; (8000880 <_read+0x4c>)
 8000848:	6818      	ldr	r0, [r3, #0]
 800084a:	f04f 33ff 	mov.w	r3, #4294967295
 800084e:	2201      	movs	r2, #1
 8000850:	68b9      	ldr	r1, [r7, #8]
 8000852:	f001 f961 	bl	8001b18 <HAL_UART_Receive>
 8000856:	4603      	mov	r3, r0
 8000858:	75fb      	strb	r3, [r7, #23]
    if (hstatus == HAL_OK)
 800085a:	7dfb      	ldrb	r3, [r7, #23]
 800085c:	2b00      	cmp	r3, #0
 800085e:	d101      	bne.n	8000864 <_read+0x30>
      return 1;
 8000860:	2301      	movs	r3, #1
 8000862:	e008      	b.n	8000876 <_read+0x42>
    else
      return EIO;
 8000864:	2305      	movs	r3, #5
 8000866:	e006      	b.n	8000876 <_read+0x42>
  }
  errno = EBADF;
 8000868:	f001 fdc2 	bl	80023f0 <__errno>
 800086c:	4602      	mov	r2, r0
 800086e:	2309      	movs	r3, #9
 8000870:	6013      	str	r3, [r2, #0]
  return -1;
 8000872:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000876:	4618      	mov	r0, r3
 8000878:	3718      	adds	r7, #24
 800087a:	46bd      	mov	sp, r7
 800087c:	bd80      	pop	{r7, pc}
 800087e:	bf00      	nop
 8000880:	20000244 	.word	0x20000244

08000884 <_fstat>:

int _fstat(int fd, struct stat* st) {
 8000884:	b580      	push	{r7, lr}
 8000886:	b082      	sub	sp, #8
 8000888:	af00      	add	r7, sp, #0
 800088a:	6078      	str	r0, [r7, #4]
 800088c:	6039      	str	r1, [r7, #0]
  if (fd >= STDIN_FILENO && fd <= STDERR_FILENO) {
 800088e:	687b      	ldr	r3, [r7, #4]
 8000890:	2b00      	cmp	r3, #0
 8000892:	db08      	blt.n	80008a6 <_fstat+0x22>
 8000894:	687b      	ldr	r3, [r7, #4]
 8000896:	2b02      	cmp	r3, #2
 8000898:	dc05      	bgt.n	80008a6 <_fstat+0x22>
    st->st_mode = S_IFCHR;
 800089a:	683b      	ldr	r3, [r7, #0]
 800089c:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80008a0:	605a      	str	r2, [r3, #4]
    return 0;
 80008a2:	2300      	movs	r3, #0
 80008a4:	e005      	b.n	80008b2 <_fstat+0x2e>
  }

  errno = EBADF;
 80008a6:	f001 fda3 	bl	80023f0 <__errno>
 80008aa:	4602      	mov	r2, r0
 80008ac:	2309      	movs	r3, #9
 80008ae:	6013      	str	r3, [r2, #0]
  return 0;
 80008b0:	2300      	movs	r3, #0
}
 80008b2:	4618      	mov	r0, r3
 80008b4:	3708      	adds	r7, #8
 80008b6:	46bd      	mov	sp, r7
 80008b8:	bd80      	pop	{r7, pc}
	...

080008bc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80008bc:	b480      	push	{r7}
 80008be:	b083      	sub	sp, #12
 80008c0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80008c2:	2300      	movs	r3, #0
 80008c4:	607b      	str	r3, [r7, #4]
 80008c6:	4b10      	ldr	r3, [pc, #64]	; (8000908 <HAL_MspInit+0x4c>)
 80008c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008ca:	4a0f      	ldr	r2, [pc, #60]	; (8000908 <HAL_MspInit+0x4c>)
 80008cc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80008d0:	6453      	str	r3, [r2, #68]	; 0x44
 80008d2:	4b0d      	ldr	r3, [pc, #52]	; (8000908 <HAL_MspInit+0x4c>)
 80008d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80008d6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80008da:	607b      	str	r3, [r7, #4]
 80008dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008de:	2300      	movs	r3, #0
 80008e0:	603b      	str	r3, [r7, #0]
 80008e2:	4b09      	ldr	r3, [pc, #36]	; (8000908 <HAL_MspInit+0x4c>)
 80008e4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008e6:	4a08      	ldr	r2, [pc, #32]	; (8000908 <HAL_MspInit+0x4c>)
 80008e8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80008ec:	6413      	str	r3, [r2, #64]	; 0x40
 80008ee:	4b06      	ldr	r3, [pc, #24]	; (8000908 <HAL_MspInit+0x4c>)
 80008f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80008f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80008f6:	603b      	str	r3, [r7, #0]
 80008f8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008fa:	bf00      	nop
 80008fc:	370c      	adds	r7, #12
 80008fe:	46bd      	mov	sp, r7
 8000900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000904:	4770      	bx	lr
 8000906:	bf00      	nop
 8000908:	40023800 	.word	0x40023800

0800090c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	b08a      	sub	sp, #40	; 0x28
 8000910:	af00      	add	r7, sp, #0
 8000912:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000914:	f107 0314 	add.w	r3, r7, #20
 8000918:	2200      	movs	r2, #0
 800091a:	601a      	str	r2, [r3, #0]
 800091c:	605a      	str	r2, [r3, #4]
 800091e:	609a      	str	r2, [r3, #8]
 8000920:	60da      	str	r2, [r3, #12]
 8000922:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	4a19      	ldr	r2, [pc, #100]	; (8000990 <HAL_UART_MspInit+0x84>)
 800092a:	4293      	cmp	r3, r2
 800092c:	d12b      	bne.n	8000986 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800092e:	2300      	movs	r3, #0
 8000930:	613b      	str	r3, [r7, #16]
 8000932:	4b18      	ldr	r3, [pc, #96]	; (8000994 <HAL_UART_MspInit+0x88>)
 8000934:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000936:	4a17      	ldr	r2, [pc, #92]	; (8000994 <HAL_UART_MspInit+0x88>)
 8000938:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800093c:	6413      	str	r3, [r2, #64]	; 0x40
 800093e:	4b15      	ldr	r3, [pc, #84]	; (8000994 <HAL_UART_MspInit+0x88>)
 8000940:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000942:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000946:	613b      	str	r3, [r7, #16]
 8000948:	693b      	ldr	r3, [r7, #16]
  
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800094a:	2300      	movs	r3, #0
 800094c:	60fb      	str	r3, [r7, #12]
 800094e:	4b11      	ldr	r3, [pc, #68]	; (8000994 <HAL_UART_MspInit+0x88>)
 8000950:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000952:	4a10      	ldr	r2, [pc, #64]	; (8000994 <HAL_UART_MspInit+0x88>)
 8000954:	f043 0301 	orr.w	r3, r3, #1
 8000958:	6313      	str	r3, [r2, #48]	; 0x30
 800095a:	4b0e      	ldr	r3, [pc, #56]	; (8000994 <HAL_UART_MspInit+0x88>)
 800095c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800095e:	f003 0301 	and.w	r3, r3, #1
 8000962:	60fb      	str	r3, [r7, #12]
 8000964:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration    
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX 
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000966:	230c      	movs	r3, #12
 8000968:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800096a:	2302      	movs	r3, #2
 800096c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800096e:	2300      	movs	r3, #0
 8000970:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000972:	2303      	movs	r3, #3
 8000974:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000976:	2307      	movs	r3, #7
 8000978:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800097a:	f107 0314 	add.w	r3, r7, #20
 800097e:	4619      	mov	r1, r3
 8000980:	4805      	ldr	r0, [pc, #20]	; (8000998 <HAL_UART_MspInit+0x8c>)
 8000982:	f000 f9fd 	bl	8000d80 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000986:	bf00      	nop
 8000988:	3728      	adds	r7, #40	; 0x28
 800098a:	46bd      	mov	sp, r7
 800098c:	bd80      	pop	{r7, pc}
 800098e:	bf00      	nop
 8000990:	40004400 	.word	0x40004400
 8000994:	40023800 	.word	0x40023800
 8000998:	40020000 	.word	0x40020000

0800099c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800099c:	b480      	push	{r7}
 800099e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80009a0:	bf00      	nop
 80009a2:	46bd      	mov	sp, r7
 80009a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a8:	4770      	bx	lr

080009aa <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80009aa:	b480      	push	{r7}
 80009ac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80009ae:	e7fe      	b.n	80009ae <HardFault_Handler+0x4>

080009b0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80009b0:	b480      	push	{r7}
 80009b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80009b4:	e7fe      	b.n	80009b4 <MemManage_Handler+0x4>

080009b6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80009b6:	b480      	push	{r7}
 80009b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80009ba:	e7fe      	b.n	80009ba <BusFault_Handler+0x4>

080009bc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80009bc:	b480      	push	{r7}
 80009be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80009c0:	e7fe      	b.n	80009c0 <UsageFault_Handler+0x4>

080009c2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80009c2:	b480      	push	{r7}
 80009c4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80009c6:	bf00      	nop
 80009c8:	46bd      	mov	sp, r7
 80009ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ce:	4770      	bx	lr

080009d0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80009d0:	b480      	push	{r7}
 80009d2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80009d4:	bf00      	nop
 80009d6:	46bd      	mov	sp, r7
 80009d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009dc:	4770      	bx	lr

080009de <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80009de:	b480      	push	{r7}
 80009e0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80009e2:	bf00      	nop
 80009e4:	46bd      	mov	sp, r7
 80009e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009ea:	4770      	bx	lr

080009ec <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80009f0:	f000 f8c0 	bl	8000b74 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80009f4:	bf00      	nop
 80009f6:	bd80      	pop	{r7, pc}

080009f8 <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80009f8:	b580      	push	{r7, lr}
 80009fa:	b084      	sub	sp, #16
 80009fc:	af00      	add	r7, sp, #0
 80009fe:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8000a00:	4b11      	ldr	r3, [pc, #68]	; (8000a48 <_sbrk+0x50>)
 8000a02:	681b      	ldr	r3, [r3, #0]
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	d102      	bne.n	8000a0e <_sbrk+0x16>
		heap_end = &end;
 8000a08:	4b0f      	ldr	r3, [pc, #60]	; (8000a48 <_sbrk+0x50>)
 8000a0a:	4a10      	ldr	r2, [pc, #64]	; (8000a4c <_sbrk+0x54>)
 8000a0c:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8000a0e:	4b0e      	ldr	r3, [pc, #56]	; (8000a48 <_sbrk+0x50>)
 8000a10:	681b      	ldr	r3, [r3, #0]
 8000a12:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8000a14:	4b0c      	ldr	r3, [pc, #48]	; (8000a48 <_sbrk+0x50>)
 8000a16:	681a      	ldr	r2, [r3, #0]
 8000a18:	687b      	ldr	r3, [r7, #4]
 8000a1a:	4413      	add	r3, r2
 8000a1c:	466a      	mov	r2, sp
 8000a1e:	4293      	cmp	r3, r2
 8000a20:	d907      	bls.n	8000a32 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8000a22:	f001 fce5 	bl	80023f0 <__errno>
 8000a26:	4602      	mov	r2, r0
 8000a28:	230c      	movs	r3, #12
 8000a2a:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8000a2c:	f04f 33ff 	mov.w	r3, #4294967295
 8000a30:	e006      	b.n	8000a40 <_sbrk+0x48>
	}

	heap_end += incr;
 8000a32:	4b05      	ldr	r3, [pc, #20]	; (8000a48 <_sbrk+0x50>)
 8000a34:	681a      	ldr	r2, [r3, #0]
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	4413      	add	r3, r2
 8000a3a:	4a03      	ldr	r2, [pc, #12]	; (8000a48 <_sbrk+0x50>)
 8000a3c:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8000a3e:	68fb      	ldr	r3, [r7, #12]
}
 8000a40:	4618      	mov	r0, r3
 8000a42:	3710      	adds	r7, #16
 8000a44:	46bd      	mov	sp, r7
 8000a46:	bd80      	pop	{r7, pc}
 8000a48:	200001f8 	.word	0x200001f8
 8000a4c:	20000250 	.word	0x20000250

08000a50 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000a50:	b480      	push	{r7}
 8000a52:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000a54:	4b08      	ldr	r3, [pc, #32]	; (8000a78 <SystemInit+0x28>)
 8000a56:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000a5a:	4a07      	ldr	r2, [pc, #28]	; (8000a78 <SystemInit+0x28>)
 8000a5c:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000a60:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000a64:	4b04      	ldr	r3, [pc, #16]	; (8000a78 <SystemInit+0x28>)
 8000a66:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000a6a:	609a      	str	r2, [r3, #8]
#endif
}
 8000a6c:	bf00      	nop
 8000a6e:	46bd      	mov	sp, r7
 8000a70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a74:	4770      	bx	lr
 8000a76:	bf00      	nop
 8000a78:	e000ed00 	.word	0xe000ed00

08000a7c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000a7c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000ab4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000a80:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000a82:	e003      	b.n	8000a8c <LoopCopyDataInit>

08000a84 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000a84:	4b0c      	ldr	r3, [pc, #48]	; (8000ab8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000a86:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000a88:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000a8a:	3104      	adds	r1, #4

08000a8c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000a8c:	480b      	ldr	r0, [pc, #44]	; (8000abc <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000a8e:	4b0c      	ldr	r3, [pc, #48]	; (8000ac0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000a90:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000a92:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000a94:	d3f6      	bcc.n	8000a84 <CopyDataInit>
  ldr  r2, =_sbss
 8000a96:	4a0b      	ldr	r2, [pc, #44]	; (8000ac4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000a98:	e002      	b.n	8000aa0 <LoopFillZerobss>

08000a9a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000a9a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000a9c:	f842 3b04 	str.w	r3, [r2], #4

08000aa0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000aa0:	4b09      	ldr	r3, [pc, #36]	; (8000ac8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000aa2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000aa4:	d3f9      	bcc.n	8000a9a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000aa6:	f7ff ffd3 	bl	8000a50 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000aaa:	f001 fca7 	bl	80023fc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000aae:	f7ff fd6f 	bl	8000590 <main>
  bx  lr    
 8000ab2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000ab4:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8000ab8:	080041d4 	.word	0x080041d4
  ldr  r0, =_sdata
 8000abc:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000ac0:	200001dc 	.word	0x200001dc
  ldr  r2, =_sbss
 8000ac4:	200001dc 	.word	0x200001dc
  ldr  r3, = _ebss
 8000ac8:	20000250 	.word	0x20000250

08000acc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000acc:	e7fe      	b.n	8000acc <ADC_IRQHandler>
	...

08000ad0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ad0:	b580      	push	{r7, lr}
 8000ad2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000ad4:	4b0e      	ldr	r3, [pc, #56]	; (8000b10 <HAL_Init+0x40>)
 8000ad6:	681b      	ldr	r3, [r3, #0]
 8000ad8:	4a0d      	ldr	r2, [pc, #52]	; (8000b10 <HAL_Init+0x40>)
 8000ada:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000ade:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000ae0:	4b0b      	ldr	r3, [pc, #44]	; (8000b10 <HAL_Init+0x40>)
 8000ae2:	681b      	ldr	r3, [r3, #0]
 8000ae4:	4a0a      	ldr	r2, [pc, #40]	; (8000b10 <HAL_Init+0x40>)
 8000ae6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000aea:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000aec:	4b08      	ldr	r3, [pc, #32]	; (8000b10 <HAL_Init+0x40>)
 8000aee:	681b      	ldr	r3, [r3, #0]
 8000af0:	4a07      	ldr	r2, [pc, #28]	; (8000b10 <HAL_Init+0x40>)
 8000af2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000af6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000af8:	2003      	movs	r0, #3
 8000afa:	f000 f90d 	bl	8000d18 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000afe:	2000      	movs	r0, #0
 8000b00:	f000 f808 	bl	8000b14 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000b04:	f7ff feda 	bl	80008bc <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000b08:	2300      	movs	r3, #0
}
 8000b0a:	4618      	mov	r0, r3
 8000b0c:	bd80      	pop	{r7, pc}
 8000b0e:	bf00      	nop
 8000b10:	40023c00 	.word	0x40023c00

08000b14 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b082      	sub	sp, #8
 8000b18:	af00      	add	r7, sp, #0
 8000b1a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000b1c:	4b12      	ldr	r3, [pc, #72]	; (8000b68 <HAL_InitTick+0x54>)
 8000b1e:	681a      	ldr	r2, [r3, #0]
 8000b20:	4b12      	ldr	r3, [pc, #72]	; (8000b6c <HAL_InitTick+0x58>)
 8000b22:	781b      	ldrb	r3, [r3, #0]
 8000b24:	4619      	mov	r1, r3
 8000b26:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000b2a:	fbb3 f3f1 	udiv	r3, r3, r1
 8000b2e:	fbb2 f3f3 	udiv	r3, r2, r3
 8000b32:	4618      	mov	r0, r3
 8000b34:	f000 f917 	bl	8000d66 <HAL_SYSTICK_Config>
 8000b38:	4603      	mov	r3, r0
 8000b3a:	2b00      	cmp	r3, #0
 8000b3c:	d001      	beq.n	8000b42 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000b3e:	2301      	movs	r3, #1
 8000b40:	e00e      	b.n	8000b60 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b42:	687b      	ldr	r3, [r7, #4]
 8000b44:	2b0f      	cmp	r3, #15
 8000b46:	d80a      	bhi.n	8000b5e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000b48:	2200      	movs	r2, #0
 8000b4a:	6879      	ldr	r1, [r7, #4]
 8000b4c:	f04f 30ff 	mov.w	r0, #4294967295
 8000b50:	f000 f8ed 	bl	8000d2e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000b54:	4a06      	ldr	r2, [pc, #24]	; (8000b70 <HAL_InitTick+0x5c>)
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	e000      	b.n	8000b60 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000b5e:	2301      	movs	r3, #1
}
 8000b60:	4618      	mov	r0, r3
 8000b62:	3708      	adds	r7, #8
 8000b64:	46bd      	mov	sp, r7
 8000b66:	bd80      	pop	{r7, pc}
 8000b68:	20000000 	.word	0x20000000
 8000b6c:	20000008 	.word	0x20000008
 8000b70:	20000004 	.word	0x20000004

08000b74 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b74:	b480      	push	{r7}
 8000b76:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b78:	4b06      	ldr	r3, [pc, #24]	; (8000b94 <HAL_IncTick+0x20>)
 8000b7a:	781b      	ldrb	r3, [r3, #0]
 8000b7c:	461a      	mov	r2, r3
 8000b7e:	4b06      	ldr	r3, [pc, #24]	; (8000b98 <HAL_IncTick+0x24>)
 8000b80:	681b      	ldr	r3, [r3, #0]
 8000b82:	4413      	add	r3, r2
 8000b84:	4a04      	ldr	r2, [pc, #16]	; (8000b98 <HAL_IncTick+0x24>)
 8000b86:	6013      	str	r3, [r2, #0]
}
 8000b88:	bf00      	nop
 8000b8a:	46bd      	mov	sp, r7
 8000b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b90:	4770      	bx	lr
 8000b92:	bf00      	nop
 8000b94:	20000008 	.word	0x20000008
 8000b98:	20000248 	.word	0x20000248

08000b9c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b9c:	b480      	push	{r7}
 8000b9e:	af00      	add	r7, sp, #0
  return uwTick;
 8000ba0:	4b03      	ldr	r3, [pc, #12]	; (8000bb0 <HAL_GetTick+0x14>)
 8000ba2:	681b      	ldr	r3, [r3, #0]
}
 8000ba4:	4618      	mov	r0, r3
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bac:	4770      	bx	lr
 8000bae:	bf00      	nop
 8000bb0:	20000248 	.word	0x20000248

08000bb4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000bb4:	b480      	push	{r7}
 8000bb6:	b085      	sub	sp, #20
 8000bb8:	af00      	add	r7, sp, #0
 8000bba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000bbc:	687b      	ldr	r3, [r7, #4]
 8000bbe:	f003 0307 	and.w	r3, r3, #7
 8000bc2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000bc4:	4b0c      	ldr	r3, [pc, #48]	; (8000bf8 <__NVIC_SetPriorityGrouping+0x44>)
 8000bc6:	68db      	ldr	r3, [r3, #12]
 8000bc8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000bca:	68ba      	ldr	r2, [r7, #8]
 8000bcc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000bd0:	4013      	ands	r3, r2
 8000bd2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000bd4:	68fb      	ldr	r3, [r7, #12]
 8000bd6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000bd8:	68bb      	ldr	r3, [r7, #8]
 8000bda:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000bdc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000be0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000be4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000be6:	4a04      	ldr	r2, [pc, #16]	; (8000bf8 <__NVIC_SetPriorityGrouping+0x44>)
 8000be8:	68bb      	ldr	r3, [r7, #8]
 8000bea:	60d3      	str	r3, [r2, #12]
}
 8000bec:	bf00      	nop
 8000bee:	3714      	adds	r7, #20
 8000bf0:	46bd      	mov	sp, r7
 8000bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bf6:	4770      	bx	lr
 8000bf8:	e000ed00 	.word	0xe000ed00

08000bfc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000bfc:	b480      	push	{r7}
 8000bfe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000c00:	4b04      	ldr	r3, [pc, #16]	; (8000c14 <__NVIC_GetPriorityGrouping+0x18>)
 8000c02:	68db      	ldr	r3, [r3, #12]
 8000c04:	0a1b      	lsrs	r3, r3, #8
 8000c06:	f003 0307 	and.w	r3, r3, #7
}
 8000c0a:	4618      	mov	r0, r3
 8000c0c:	46bd      	mov	sp, r7
 8000c0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c12:	4770      	bx	lr
 8000c14:	e000ed00 	.word	0xe000ed00

08000c18 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000c18:	b480      	push	{r7}
 8000c1a:	b083      	sub	sp, #12
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	4603      	mov	r3, r0
 8000c20:	6039      	str	r1, [r7, #0]
 8000c22:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000c24:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c28:	2b00      	cmp	r3, #0
 8000c2a:	db0a      	blt.n	8000c42 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c2c:	683b      	ldr	r3, [r7, #0]
 8000c2e:	b2da      	uxtb	r2, r3
 8000c30:	490c      	ldr	r1, [pc, #48]	; (8000c64 <__NVIC_SetPriority+0x4c>)
 8000c32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c36:	0112      	lsls	r2, r2, #4
 8000c38:	b2d2      	uxtb	r2, r2
 8000c3a:	440b      	add	r3, r1
 8000c3c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000c40:	e00a      	b.n	8000c58 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000c42:	683b      	ldr	r3, [r7, #0]
 8000c44:	b2da      	uxtb	r2, r3
 8000c46:	4908      	ldr	r1, [pc, #32]	; (8000c68 <__NVIC_SetPriority+0x50>)
 8000c48:	79fb      	ldrb	r3, [r7, #7]
 8000c4a:	f003 030f 	and.w	r3, r3, #15
 8000c4e:	3b04      	subs	r3, #4
 8000c50:	0112      	lsls	r2, r2, #4
 8000c52:	b2d2      	uxtb	r2, r2
 8000c54:	440b      	add	r3, r1
 8000c56:	761a      	strb	r2, [r3, #24]
}
 8000c58:	bf00      	nop
 8000c5a:	370c      	adds	r7, #12
 8000c5c:	46bd      	mov	sp, r7
 8000c5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c62:	4770      	bx	lr
 8000c64:	e000e100 	.word	0xe000e100
 8000c68:	e000ed00 	.word	0xe000ed00

08000c6c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000c6c:	b480      	push	{r7}
 8000c6e:	b089      	sub	sp, #36	; 0x24
 8000c70:	af00      	add	r7, sp, #0
 8000c72:	60f8      	str	r0, [r7, #12]
 8000c74:	60b9      	str	r1, [r7, #8]
 8000c76:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000c78:	68fb      	ldr	r3, [r7, #12]
 8000c7a:	f003 0307 	and.w	r3, r3, #7
 8000c7e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000c80:	69fb      	ldr	r3, [r7, #28]
 8000c82:	f1c3 0307 	rsb	r3, r3, #7
 8000c86:	2b04      	cmp	r3, #4
 8000c88:	bf28      	it	cs
 8000c8a:	2304      	movcs	r3, #4
 8000c8c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000c8e:	69fb      	ldr	r3, [r7, #28]
 8000c90:	3304      	adds	r3, #4
 8000c92:	2b06      	cmp	r3, #6
 8000c94:	d902      	bls.n	8000c9c <NVIC_EncodePriority+0x30>
 8000c96:	69fb      	ldr	r3, [r7, #28]
 8000c98:	3b03      	subs	r3, #3
 8000c9a:	e000      	b.n	8000c9e <NVIC_EncodePriority+0x32>
 8000c9c:	2300      	movs	r3, #0
 8000c9e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ca0:	f04f 32ff 	mov.w	r2, #4294967295
 8000ca4:	69bb      	ldr	r3, [r7, #24]
 8000ca6:	fa02 f303 	lsl.w	r3, r2, r3
 8000caa:	43da      	mvns	r2, r3
 8000cac:	68bb      	ldr	r3, [r7, #8]
 8000cae:	401a      	ands	r2, r3
 8000cb0:	697b      	ldr	r3, [r7, #20]
 8000cb2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000cb4:	f04f 31ff 	mov.w	r1, #4294967295
 8000cb8:	697b      	ldr	r3, [r7, #20]
 8000cba:	fa01 f303 	lsl.w	r3, r1, r3
 8000cbe:	43d9      	mvns	r1, r3
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000cc4:	4313      	orrs	r3, r2
         );
}
 8000cc6:	4618      	mov	r0, r3
 8000cc8:	3724      	adds	r7, #36	; 0x24
 8000cca:	46bd      	mov	sp, r7
 8000ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cd0:	4770      	bx	lr
	...

08000cd4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	b082      	sub	sp, #8
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	3b01      	subs	r3, #1
 8000ce0:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000ce4:	d301      	bcc.n	8000cea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000ce6:	2301      	movs	r3, #1
 8000ce8:	e00f      	b.n	8000d0a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000cea:	4a0a      	ldr	r2, [pc, #40]	; (8000d14 <SysTick_Config+0x40>)
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	3b01      	subs	r3, #1
 8000cf0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000cf2:	210f      	movs	r1, #15
 8000cf4:	f04f 30ff 	mov.w	r0, #4294967295
 8000cf8:	f7ff ff8e 	bl	8000c18 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000cfc:	4b05      	ldr	r3, [pc, #20]	; (8000d14 <SysTick_Config+0x40>)
 8000cfe:	2200      	movs	r2, #0
 8000d00:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000d02:	4b04      	ldr	r3, [pc, #16]	; (8000d14 <SysTick_Config+0x40>)
 8000d04:	2207      	movs	r2, #7
 8000d06:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000d08:	2300      	movs	r3, #0
}
 8000d0a:	4618      	mov	r0, r3
 8000d0c:	3708      	adds	r7, #8
 8000d0e:	46bd      	mov	sp, r7
 8000d10:	bd80      	pop	{r7, pc}
 8000d12:	bf00      	nop
 8000d14:	e000e010 	.word	0xe000e010

08000d18 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d18:	b580      	push	{r7, lr}
 8000d1a:	b082      	sub	sp, #8
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000d20:	6878      	ldr	r0, [r7, #4]
 8000d22:	f7ff ff47 	bl	8000bb4 <__NVIC_SetPriorityGrouping>
}
 8000d26:	bf00      	nop
 8000d28:	3708      	adds	r7, #8
 8000d2a:	46bd      	mov	sp, r7
 8000d2c:	bd80      	pop	{r7, pc}

08000d2e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000d2e:	b580      	push	{r7, lr}
 8000d30:	b086      	sub	sp, #24
 8000d32:	af00      	add	r7, sp, #0
 8000d34:	4603      	mov	r3, r0
 8000d36:	60b9      	str	r1, [r7, #8]
 8000d38:	607a      	str	r2, [r7, #4]
 8000d3a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000d3c:	2300      	movs	r3, #0
 8000d3e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000d40:	f7ff ff5c 	bl	8000bfc <__NVIC_GetPriorityGrouping>
 8000d44:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000d46:	687a      	ldr	r2, [r7, #4]
 8000d48:	68b9      	ldr	r1, [r7, #8]
 8000d4a:	6978      	ldr	r0, [r7, #20]
 8000d4c:	f7ff ff8e 	bl	8000c6c <NVIC_EncodePriority>
 8000d50:	4602      	mov	r2, r0
 8000d52:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000d56:	4611      	mov	r1, r2
 8000d58:	4618      	mov	r0, r3
 8000d5a:	f7ff ff5d 	bl	8000c18 <__NVIC_SetPriority>
}
 8000d5e:	bf00      	nop
 8000d60:	3718      	adds	r7, #24
 8000d62:	46bd      	mov	sp, r7
 8000d64:	bd80      	pop	{r7, pc}

08000d66 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000d66:	b580      	push	{r7, lr}
 8000d68:	b082      	sub	sp, #8
 8000d6a:	af00      	add	r7, sp, #0
 8000d6c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000d6e:	6878      	ldr	r0, [r7, #4]
 8000d70:	f7ff ffb0 	bl	8000cd4 <SysTick_Config>
 8000d74:	4603      	mov	r3, r0
}
 8000d76:	4618      	mov	r0, r3
 8000d78:	3708      	adds	r7, #8
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	bd80      	pop	{r7, pc}
	...

08000d80 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000d80:	b480      	push	{r7}
 8000d82:	b089      	sub	sp, #36	; 0x24
 8000d84:	af00      	add	r7, sp, #0
 8000d86:	6078      	str	r0, [r7, #4]
 8000d88:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000d8a:	2300      	movs	r3, #0
 8000d8c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000d8e:	2300      	movs	r3, #0
 8000d90:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000d92:	2300      	movs	r3, #0
 8000d94:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000d96:	2300      	movs	r3, #0
 8000d98:	61fb      	str	r3, [r7, #28]
 8000d9a:	e177      	b.n	800108c <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000d9c:	2201      	movs	r2, #1
 8000d9e:	69fb      	ldr	r3, [r7, #28]
 8000da0:	fa02 f303 	lsl.w	r3, r2, r3
 8000da4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000da6:	683b      	ldr	r3, [r7, #0]
 8000da8:	681b      	ldr	r3, [r3, #0]
 8000daa:	697a      	ldr	r2, [r7, #20]
 8000dac:	4013      	ands	r3, r2
 8000dae:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000db0:	693a      	ldr	r2, [r7, #16]
 8000db2:	697b      	ldr	r3, [r7, #20]
 8000db4:	429a      	cmp	r2, r3
 8000db6:	f040 8166 	bne.w	8001086 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000dba:	683b      	ldr	r3, [r7, #0]
 8000dbc:	685b      	ldr	r3, [r3, #4]
 8000dbe:	2b01      	cmp	r3, #1
 8000dc0:	d00b      	beq.n	8000dda <HAL_GPIO_Init+0x5a>
 8000dc2:	683b      	ldr	r3, [r7, #0]
 8000dc4:	685b      	ldr	r3, [r3, #4]
 8000dc6:	2b02      	cmp	r3, #2
 8000dc8:	d007      	beq.n	8000dda <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000dca:	683b      	ldr	r3, [r7, #0]
 8000dcc:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000dce:	2b11      	cmp	r3, #17
 8000dd0:	d003      	beq.n	8000dda <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000dd2:	683b      	ldr	r3, [r7, #0]
 8000dd4:	685b      	ldr	r3, [r3, #4]
 8000dd6:	2b12      	cmp	r3, #18
 8000dd8:	d130      	bne.n	8000e3c <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	689b      	ldr	r3, [r3, #8]
 8000dde:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000de0:	69fb      	ldr	r3, [r7, #28]
 8000de2:	005b      	lsls	r3, r3, #1
 8000de4:	2203      	movs	r2, #3
 8000de6:	fa02 f303 	lsl.w	r3, r2, r3
 8000dea:	43db      	mvns	r3, r3
 8000dec:	69ba      	ldr	r2, [r7, #24]
 8000dee:	4013      	ands	r3, r2
 8000df0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000df2:	683b      	ldr	r3, [r7, #0]
 8000df4:	68da      	ldr	r2, [r3, #12]
 8000df6:	69fb      	ldr	r3, [r7, #28]
 8000df8:	005b      	lsls	r3, r3, #1
 8000dfa:	fa02 f303 	lsl.w	r3, r2, r3
 8000dfe:	69ba      	ldr	r2, [r7, #24]
 8000e00:	4313      	orrs	r3, r2
 8000e02:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000e04:	687b      	ldr	r3, [r7, #4]
 8000e06:	69ba      	ldr	r2, [r7, #24]
 8000e08:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000e0a:	687b      	ldr	r3, [r7, #4]
 8000e0c:	685b      	ldr	r3, [r3, #4]
 8000e0e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000e10:	2201      	movs	r2, #1
 8000e12:	69fb      	ldr	r3, [r7, #28]
 8000e14:	fa02 f303 	lsl.w	r3, r2, r3
 8000e18:	43db      	mvns	r3, r3
 8000e1a:	69ba      	ldr	r2, [r7, #24]
 8000e1c:	4013      	ands	r3, r2
 8000e1e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000e20:	683b      	ldr	r3, [r7, #0]
 8000e22:	685b      	ldr	r3, [r3, #4]
 8000e24:	091b      	lsrs	r3, r3, #4
 8000e26:	f003 0201 	and.w	r2, r3, #1
 8000e2a:	69fb      	ldr	r3, [r7, #28]
 8000e2c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e30:	69ba      	ldr	r2, [r7, #24]
 8000e32:	4313      	orrs	r3, r2
 8000e34:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	69ba      	ldr	r2, [r7, #24]
 8000e3a:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	68db      	ldr	r3, [r3, #12]
 8000e40:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000e42:	69fb      	ldr	r3, [r7, #28]
 8000e44:	005b      	lsls	r3, r3, #1
 8000e46:	2203      	movs	r2, #3
 8000e48:	fa02 f303 	lsl.w	r3, r2, r3
 8000e4c:	43db      	mvns	r3, r3
 8000e4e:	69ba      	ldr	r2, [r7, #24]
 8000e50:	4013      	ands	r3, r2
 8000e52:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000e54:	683b      	ldr	r3, [r7, #0]
 8000e56:	689a      	ldr	r2, [r3, #8]
 8000e58:	69fb      	ldr	r3, [r7, #28]
 8000e5a:	005b      	lsls	r3, r3, #1
 8000e5c:	fa02 f303 	lsl.w	r3, r2, r3
 8000e60:	69ba      	ldr	r2, [r7, #24]
 8000e62:	4313      	orrs	r3, r2
 8000e64:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8000e66:	687b      	ldr	r3, [r7, #4]
 8000e68:	69ba      	ldr	r2, [r7, #24]
 8000e6a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000e6c:	683b      	ldr	r3, [r7, #0]
 8000e6e:	685b      	ldr	r3, [r3, #4]
 8000e70:	2b02      	cmp	r3, #2
 8000e72:	d003      	beq.n	8000e7c <HAL_GPIO_Init+0xfc>
 8000e74:	683b      	ldr	r3, [r7, #0]
 8000e76:	685b      	ldr	r3, [r3, #4]
 8000e78:	2b12      	cmp	r3, #18
 8000e7a:	d123      	bne.n	8000ec4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000e7c:	69fb      	ldr	r3, [r7, #28]
 8000e7e:	08da      	lsrs	r2, r3, #3
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	3208      	adds	r2, #8
 8000e84:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000e88:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000e8a:	69fb      	ldr	r3, [r7, #28]
 8000e8c:	f003 0307 	and.w	r3, r3, #7
 8000e90:	009b      	lsls	r3, r3, #2
 8000e92:	220f      	movs	r2, #15
 8000e94:	fa02 f303 	lsl.w	r3, r2, r3
 8000e98:	43db      	mvns	r3, r3
 8000e9a:	69ba      	ldr	r2, [r7, #24]
 8000e9c:	4013      	ands	r3, r2
 8000e9e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000ea0:	683b      	ldr	r3, [r7, #0]
 8000ea2:	691a      	ldr	r2, [r3, #16]
 8000ea4:	69fb      	ldr	r3, [r7, #28]
 8000ea6:	f003 0307 	and.w	r3, r3, #7
 8000eaa:	009b      	lsls	r3, r3, #2
 8000eac:	fa02 f303 	lsl.w	r3, r2, r3
 8000eb0:	69ba      	ldr	r2, [r7, #24]
 8000eb2:	4313      	orrs	r3, r2
 8000eb4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000eb6:	69fb      	ldr	r3, [r7, #28]
 8000eb8:	08da      	lsrs	r2, r3, #3
 8000eba:	687b      	ldr	r3, [r7, #4]
 8000ebc:	3208      	adds	r2, #8
 8000ebe:	69b9      	ldr	r1, [r7, #24]
 8000ec0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	681b      	ldr	r3, [r3, #0]
 8000ec8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000eca:	69fb      	ldr	r3, [r7, #28]
 8000ecc:	005b      	lsls	r3, r3, #1
 8000ece:	2203      	movs	r2, #3
 8000ed0:	fa02 f303 	lsl.w	r3, r2, r3
 8000ed4:	43db      	mvns	r3, r3
 8000ed6:	69ba      	ldr	r2, [r7, #24]
 8000ed8:	4013      	ands	r3, r2
 8000eda:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000edc:	683b      	ldr	r3, [r7, #0]
 8000ede:	685b      	ldr	r3, [r3, #4]
 8000ee0:	f003 0203 	and.w	r2, r3, #3
 8000ee4:	69fb      	ldr	r3, [r7, #28]
 8000ee6:	005b      	lsls	r3, r3, #1
 8000ee8:	fa02 f303 	lsl.w	r3, r2, r3
 8000eec:	69ba      	ldr	r2, [r7, #24]
 8000eee:	4313      	orrs	r3, r2
 8000ef0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8000ef2:	687b      	ldr	r3, [r7, #4]
 8000ef4:	69ba      	ldr	r2, [r7, #24]
 8000ef6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8000ef8:	683b      	ldr	r3, [r7, #0]
 8000efa:	685b      	ldr	r3, [r3, #4]
 8000efc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f00:	2b00      	cmp	r3, #0
 8000f02:	f000 80c0 	beq.w	8001086 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f06:	2300      	movs	r3, #0
 8000f08:	60fb      	str	r3, [r7, #12]
 8000f0a:	4b65      	ldr	r3, [pc, #404]	; (80010a0 <HAL_GPIO_Init+0x320>)
 8000f0c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f0e:	4a64      	ldr	r2, [pc, #400]	; (80010a0 <HAL_GPIO_Init+0x320>)
 8000f10:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000f14:	6453      	str	r3, [r2, #68]	; 0x44
 8000f16:	4b62      	ldr	r3, [pc, #392]	; (80010a0 <HAL_GPIO_Init+0x320>)
 8000f18:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000f1a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000f1e:	60fb      	str	r3, [r7, #12]
 8000f20:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8000f22:	4a60      	ldr	r2, [pc, #384]	; (80010a4 <HAL_GPIO_Init+0x324>)
 8000f24:	69fb      	ldr	r3, [r7, #28]
 8000f26:	089b      	lsrs	r3, r3, #2
 8000f28:	3302      	adds	r3, #2
 8000f2a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000f2e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8000f30:	69fb      	ldr	r3, [r7, #28]
 8000f32:	f003 0303 	and.w	r3, r3, #3
 8000f36:	009b      	lsls	r3, r3, #2
 8000f38:	220f      	movs	r2, #15
 8000f3a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f3e:	43db      	mvns	r3, r3
 8000f40:	69ba      	ldr	r2, [r7, #24]
 8000f42:	4013      	ands	r3, r2
 8000f44:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	4a57      	ldr	r2, [pc, #348]	; (80010a8 <HAL_GPIO_Init+0x328>)
 8000f4a:	4293      	cmp	r3, r2
 8000f4c:	d037      	beq.n	8000fbe <HAL_GPIO_Init+0x23e>
 8000f4e:	687b      	ldr	r3, [r7, #4]
 8000f50:	4a56      	ldr	r2, [pc, #344]	; (80010ac <HAL_GPIO_Init+0x32c>)
 8000f52:	4293      	cmp	r3, r2
 8000f54:	d031      	beq.n	8000fba <HAL_GPIO_Init+0x23a>
 8000f56:	687b      	ldr	r3, [r7, #4]
 8000f58:	4a55      	ldr	r2, [pc, #340]	; (80010b0 <HAL_GPIO_Init+0x330>)
 8000f5a:	4293      	cmp	r3, r2
 8000f5c:	d02b      	beq.n	8000fb6 <HAL_GPIO_Init+0x236>
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	4a54      	ldr	r2, [pc, #336]	; (80010b4 <HAL_GPIO_Init+0x334>)
 8000f62:	4293      	cmp	r3, r2
 8000f64:	d025      	beq.n	8000fb2 <HAL_GPIO_Init+0x232>
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	4a53      	ldr	r2, [pc, #332]	; (80010b8 <HAL_GPIO_Init+0x338>)
 8000f6a:	4293      	cmp	r3, r2
 8000f6c:	d01f      	beq.n	8000fae <HAL_GPIO_Init+0x22e>
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	4a52      	ldr	r2, [pc, #328]	; (80010bc <HAL_GPIO_Init+0x33c>)
 8000f72:	4293      	cmp	r3, r2
 8000f74:	d019      	beq.n	8000faa <HAL_GPIO_Init+0x22a>
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	4a51      	ldr	r2, [pc, #324]	; (80010c0 <HAL_GPIO_Init+0x340>)
 8000f7a:	4293      	cmp	r3, r2
 8000f7c:	d013      	beq.n	8000fa6 <HAL_GPIO_Init+0x226>
 8000f7e:	687b      	ldr	r3, [r7, #4]
 8000f80:	4a50      	ldr	r2, [pc, #320]	; (80010c4 <HAL_GPIO_Init+0x344>)
 8000f82:	4293      	cmp	r3, r2
 8000f84:	d00d      	beq.n	8000fa2 <HAL_GPIO_Init+0x222>
 8000f86:	687b      	ldr	r3, [r7, #4]
 8000f88:	4a4f      	ldr	r2, [pc, #316]	; (80010c8 <HAL_GPIO_Init+0x348>)
 8000f8a:	4293      	cmp	r3, r2
 8000f8c:	d007      	beq.n	8000f9e <HAL_GPIO_Init+0x21e>
 8000f8e:	687b      	ldr	r3, [r7, #4]
 8000f90:	4a4e      	ldr	r2, [pc, #312]	; (80010cc <HAL_GPIO_Init+0x34c>)
 8000f92:	4293      	cmp	r3, r2
 8000f94:	d101      	bne.n	8000f9a <HAL_GPIO_Init+0x21a>
 8000f96:	2309      	movs	r3, #9
 8000f98:	e012      	b.n	8000fc0 <HAL_GPIO_Init+0x240>
 8000f9a:	230a      	movs	r3, #10
 8000f9c:	e010      	b.n	8000fc0 <HAL_GPIO_Init+0x240>
 8000f9e:	2308      	movs	r3, #8
 8000fa0:	e00e      	b.n	8000fc0 <HAL_GPIO_Init+0x240>
 8000fa2:	2307      	movs	r3, #7
 8000fa4:	e00c      	b.n	8000fc0 <HAL_GPIO_Init+0x240>
 8000fa6:	2306      	movs	r3, #6
 8000fa8:	e00a      	b.n	8000fc0 <HAL_GPIO_Init+0x240>
 8000faa:	2305      	movs	r3, #5
 8000fac:	e008      	b.n	8000fc0 <HAL_GPIO_Init+0x240>
 8000fae:	2304      	movs	r3, #4
 8000fb0:	e006      	b.n	8000fc0 <HAL_GPIO_Init+0x240>
 8000fb2:	2303      	movs	r3, #3
 8000fb4:	e004      	b.n	8000fc0 <HAL_GPIO_Init+0x240>
 8000fb6:	2302      	movs	r3, #2
 8000fb8:	e002      	b.n	8000fc0 <HAL_GPIO_Init+0x240>
 8000fba:	2301      	movs	r3, #1
 8000fbc:	e000      	b.n	8000fc0 <HAL_GPIO_Init+0x240>
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	69fa      	ldr	r2, [r7, #28]
 8000fc2:	f002 0203 	and.w	r2, r2, #3
 8000fc6:	0092      	lsls	r2, r2, #2
 8000fc8:	4093      	lsls	r3, r2
 8000fca:	69ba      	ldr	r2, [r7, #24]
 8000fcc:	4313      	orrs	r3, r2
 8000fce:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8000fd0:	4934      	ldr	r1, [pc, #208]	; (80010a4 <HAL_GPIO_Init+0x324>)
 8000fd2:	69fb      	ldr	r3, [r7, #28]
 8000fd4:	089b      	lsrs	r3, r3, #2
 8000fd6:	3302      	adds	r3, #2
 8000fd8:	69ba      	ldr	r2, [r7, #24]
 8000fda:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8000fde:	4b3c      	ldr	r3, [pc, #240]	; (80010d0 <HAL_GPIO_Init+0x350>)
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8000fe4:	693b      	ldr	r3, [r7, #16]
 8000fe6:	43db      	mvns	r3, r3
 8000fe8:	69ba      	ldr	r2, [r7, #24]
 8000fea:	4013      	ands	r3, r2
 8000fec:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000fee:	683b      	ldr	r3, [r7, #0]
 8000ff0:	685b      	ldr	r3, [r3, #4]
 8000ff2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000ff6:	2b00      	cmp	r3, #0
 8000ff8:	d003      	beq.n	8001002 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8000ffa:	69ba      	ldr	r2, [r7, #24]
 8000ffc:	693b      	ldr	r3, [r7, #16]
 8000ffe:	4313      	orrs	r3, r2
 8001000:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001002:	4a33      	ldr	r2, [pc, #204]	; (80010d0 <HAL_GPIO_Init+0x350>)
 8001004:	69bb      	ldr	r3, [r7, #24]
 8001006:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001008:	4b31      	ldr	r3, [pc, #196]	; (80010d0 <HAL_GPIO_Init+0x350>)
 800100a:	685b      	ldr	r3, [r3, #4]
 800100c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800100e:	693b      	ldr	r3, [r7, #16]
 8001010:	43db      	mvns	r3, r3
 8001012:	69ba      	ldr	r2, [r7, #24]
 8001014:	4013      	ands	r3, r2
 8001016:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001018:	683b      	ldr	r3, [r7, #0]
 800101a:	685b      	ldr	r3, [r3, #4]
 800101c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001020:	2b00      	cmp	r3, #0
 8001022:	d003      	beq.n	800102c <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001024:	69ba      	ldr	r2, [r7, #24]
 8001026:	693b      	ldr	r3, [r7, #16]
 8001028:	4313      	orrs	r3, r2
 800102a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800102c:	4a28      	ldr	r2, [pc, #160]	; (80010d0 <HAL_GPIO_Init+0x350>)
 800102e:	69bb      	ldr	r3, [r7, #24]
 8001030:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001032:	4b27      	ldr	r3, [pc, #156]	; (80010d0 <HAL_GPIO_Init+0x350>)
 8001034:	689b      	ldr	r3, [r3, #8]
 8001036:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001038:	693b      	ldr	r3, [r7, #16]
 800103a:	43db      	mvns	r3, r3
 800103c:	69ba      	ldr	r2, [r7, #24]
 800103e:	4013      	ands	r3, r2
 8001040:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001042:	683b      	ldr	r3, [r7, #0]
 8001044:	685b      	ldr	r3, [r3, #4]
 8001046:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800104a:	2b00      	cmp	r3, #0
 800104c:	d003      	beq.n	8001056 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 800104e:	69ba      	ldr	r2, [r7, #24]
 8001050:	693b      	ldr	r3, [r7, #16]
 8001052:	4313      	orrs	r3, r2
 8001054:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001056:	4a1e      	ldr	r2, [pc, #120]	; (80010d0 <HAL_GPIO_Init+0x350>)
 8001058:	69bb      	ldr	r3, [r7, #24]
 800105a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800105c:	4b1c      	ldr	r3, [pc, #112]	; (80010d0 <HAL_GPIO_Init+0x350>)
 800105e:	68db      	ldr	r3, [r3, #12]
 8001060:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001062:	693b      	ldr	r3, [r7, #16]
 8001064:	43db      	mvns	r3, r3
 8001066:	69ba      	ldr	r2, [r7, #24]
 8001068:	4013      	ands	r3, r2
 800106a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 800106c:	683b      	ldr	r3, [r7, #0]
 800106e:	685b      	ldr	r3, [r3, #4]
 8001070:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001074:	2b00      	cmp	r3, #0
 8001076:	d003      	beq.n	8001080 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001078:	69ba      	ldr	r2, [r7, #24]
 800107a:	693b      	ldr	r3, [r7, #16]
 800107c:	4313      	orrs	r3, r2
 800107e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001080:	4a13      	ldr	r2, [pc, #76]	; (80010d0 <HAL_GPIO_Init+0x350>)
 8001082:	69bb      	ldr	r3, [r7, #24]
 8001084:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001086:	69fb      	ldr	r3, [r7, #28]
 8001088:	3301      	adds	r3, #1
 800108a:	61fb      	str	r3, [r7, #28]
 800108c:	69fb      	ldr	r3, [r7, #28]
 800108e:	2b0f      	cmp	r3, #15
 8001090:	f67f ae84 	bls.w	8000d9c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001094:	bf00      	nop
 8001096:	3724      	adds	r7, #36	; 0x24
 8001098:	46bd      	mov	sp, r7
 800109a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109e:	4770      	bx	lr
 80010a0:	40023800 	.word	0x40023800
 80010a4:	40013800 	.word	0x40013800
 80010a8:	40020000 	.word	0x40020000
 80010ac:	40020400 	.word	0x40020400
 80010b0:	40020800 	.word	0x40020800
 80010b4:	40020c00 	.word	0x40020c00
 80010b8:	40021000 	.word	0x40021000
 80010bc:	40021400 	.word	0x40021400
 80010c0:	40021800 	.word	0x40021800
 80010c4:	40021c00 	.word	0x40021c00
 80010c8:	40022000 	.word	0x40022000
 80010cc:	40022400 	.word	0x40022400
 80010d0:	40013c00 	.word	0x40013c00

080010d4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80010d4:	b580      	push	{r7, lr}
 80010d6:	b086      	sub	sp, #24
 80010d8:	af00      	add	r7, sp, #0
 80010da:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d101      	bne.n	80010e6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80010e2:	2301      	movs	r3, #1
 80010e4:	e25b      	b.n	800159e <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80010e6:	687b      	ldr	r3, [r7, #4]
 80010e8:	681b      	ldr	r3, [r3, #0]
 80010ea:	f003 0301 	and.w	r3, r3, #1
 80010ee:	2b00      	cmp	r3, #0
 80010f0:	d075      	beq.n	80011de <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80010f2:	4ba3      	ldr	r3, [pc, #652]	; (8001380 <HAL_RCC_OscConfig+0x2ac>)
 80010f4:	689b      	ldr	r3, [r3, #8]
 80010f6:	f003 030c 	and.w	r3, r3, #12
 80010fa:	2b04      	cmp	r3, #4
 80010fc:	d00c      	beq.n	8001118 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80010fe:	4ba0      	ldr	r3, [pc, #640]	; (8001380 <HAL_RCC_OscConfig+0x2ac>)
 8001100:	689b      	ldr	r3, [r3, #8]
 8001102:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001106:	2b08      	cmp	r3, #8
 8001108:	d112      	bne.n	8001130 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800110a:	4b9d      	ldr	r3, [pc, #628]	; (8001380 <HAL_RCC_OscConfig+0x2ac>)
 800110c:	685b      	ldr	r3, [r3, #4]
 800110e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001112:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001116:	d10b      	bne.n	8001130 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001118:	4b99      	ldr	r3, [pc, #612]	; (8001380 <HAL_RCC_OscConfig+0x2ac>)
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001120:	2b00      	cmp	r3, #0
 8001122:	d05b      	beq.n	80011dc <HAL_RCC_OscConfig+0x108>
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	685b      	ldr	r3, [r3, #4]
 8001128:	2b00      	cmp	r3, #0
 800112a:	d157      	bne.n	80011dc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800112c:	2301      	movs	r3, #1
 800112e:	e236      	b.n	800159e <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	685b      	ldr	r3, [r3, #4]
 8001134:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001138:	d106      	bne.n	8001148 <HAL_RCC_OscConfig+0x74>
 800113a:	4b91      	ldr	r3, [pc, #580]	; (8001380 <HAL_RCC_OscConfig+0x2ac>)
 800113c:	681b      	ldr	r3, [r3, #0]
 800113e:	4a90      	ldr	r2, [pc, #576]	; (8001380 <HAL_RCC_OscConfig+0x2ac>)
 8001140:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001144:	6013      	str	r3, [r2, #0]
 8001146:	e01d      	b.n	8001184 <HAL_RCC_OscConfig+0xb0>
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	685b      	ldr	r3, [r3, #4]
 800114c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001150:	d10c      	bne.n	800116c <HAL_RCC_OscConfig+0x98>
 8001152:	4b8b      	ldr	r3, [pc, #556]	; (8001380 <HAL_RCC_OscConfig+0x2ac>)
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	4a8a      	ldr	r2, [pc, #552]	; (8001380 <HAL_RCC_OscConfig+0x2ac>)
 8001158:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800115c:	6013      	str	r3, [r2, #0]
 800115e:	4b88      	ldr	r3, [pc, #544]	; (8001380 <HAL_RCC_OscConfig+0x2ac>)
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	4a87      	ldr	r2, [pc, #540]	; (8001380 <HAL_RCC_OscConfig+0x2ac>)
 8001164:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001168:	6013      	str	r3, [r2, #0]
 800116a:	e00b      	b.n	8001184 <HAL_RCC_OscConfig+0xb0>
 800116c:	4b84      	ldr	r3, [pc, #528]	; (8001380 <HAL_RCC_OscConfig+0x2ac>)
 800116e:	681b      	ldr	r3, [r3, #0]
 8001170:	4a83      	ldr	r2, [pc, #524]	; (8001380 <HAL_RCC_OscConfig+0x2ac>)
 8001172:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001176:	6013      	str	r3, [r2, #0]
 8001178:	4b81      	ldr	r3, [pc, #516]	; (8001380 <HAL_RCC_OscConfig+0x2ac>)
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	4a80      	ldr	r2, [pc, #512]	; (8001380 <HAL_RCC_OscConfig+0x2ac>)
 800117e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001182:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	685b      	ldr	r3, [r3, #4]
 8001188:	2b00      	cmp	r3, #0
 800118a:	d013      	beq.n	80011b4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800118c:	f7ff fd06 	bl	8000b9c <HAL_GetTick>
 8001190:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001192:	e008      	b.n	80011a6 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001194:	f7ff fd02 	bl	8000b9c <HAL_GetTick>
 8001198:	4602      	mov	r2, r0
 800119a:	693b      	ldr	r3, [r7, #16]
 800119c:	1ad3      	subs	r3, r2, r3
 800119e:	2b64      	cmp	r3, #100	; 0x64
 80011a0:	d901      	bls.n	80011a6 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80011a2:	2303      	movs	r3, #3
 80011a4:	e1fb      	b.n	800159e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80011a6:	4b76      	ldr	r3, [pc, #472]	; (8001380 <HAL_RCC_OscConfig+0x2ac>)
 80011a8:	681b      	ldr	r3, [r3, #0]
 80011aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	d0f0      	beq.n	8001194 <HAL_RCC_OscConfig+0xc0>
 80011b2:	e014      	b.n	80011de <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80011b4:	f7ff fcf2 	bl	8000b9c <HAL_GetTick>
 80011b8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80011ba:	e008      	b.n	80011ce <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80011bc:	f7ff fcee 	bl	8000b9c <HAL_GetTick>
 80011c0:	4602      	mov	r2, r0
 80011c2:	693b      	ldr	r3, [r7, #16]
 80011c4:	1ad3      	subs	r3, r2, r3
 80011c6:	2b64      	cmp	r3, #100	; 0x64
 80011c8:	d901      	bls.n	80011ce <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80011ca:	2303      	movs	r3, #3
 80011cc:	e1e7      	b.n	800159e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80011ce:	4b6c      	ldr	r3, [pc, #432]	; (8001380 <HAL_RCC_OscConfig+0x2ac>)
 80011d0:	681b      	ldr	r3, [r3, #0]
 80011d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011d6:	2b00      	cmp	r3, #0
 80011d8:	d1f0      	bne.n	80011bc <HAL_RCC_OscConfig+0xe8>
 80011da:	e000      	b.n	80011de <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011dc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80011de:	687b      	ldr	r3, [r7, #4]
 80011e0:	681b      	ldr	r3, [r3, #0]
 80011e2:	f003 0302 	and.w	r3, r3, #2
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d063      	beq.n	80012b2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80011ea:	4b65      	ldr	r3, [pc, #404]	; (8001380 <HAL_RCC_OscConfig+0x2ac>)
 80011ec:	689b      	ldr	r3, [r3, #8]
 80011ee:	f003 030c 	and.w	r3, r3, #12
 80011f2:	2b00      	cmp	r3, #0
 80011f4:	d00b      	beq.n	800120e <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80011f6:	4b62      	ldr	r3, [pc, #392]	; (8001380 <HAL_RCC_OscConfig+0x2ac>)
 80011f8:	689b      	ldr	r3, [r3, #8]
 80011fa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80011fe:	2b08      	cmp	r3, #8
 8001200:	d11c      	bne.n	800123c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001202:	4b5f      	ldr	r3, [pc, #380]	; (8001380 <HAL_RCC_OscConfig+0x2ac>)
 8001204:	685b      	ldr	r3, [r3, #4]
 8001206:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800120a:	2b00      	cmp	r3, #0
 800120c:	d116      	bne.n	800123c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800120e:	4b5c      	ldr	r3, [pc, #368]	; (8001380 <HAL_RCC_OscConfig+0x2ac>)
 8001210:	681b      	ldr	r3, [r3, #0]
 8001212:	f003 0302 	and.w	r3, r3, #2
 8001216:	2b00      	cmp	r3, #0
 8001218:	d005      	beq.n	8001226 <HAL_RCC_OscConfig+0x152>
 800121a:	687b      	ldr	r3, [r7, #4]
 800121c:	68db      	ldr	r3, [r3, #12]
 800121e:	2b01      	cmp	r3, #1
 8001220:	d001      	beq.n	8001226 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001222:	2301      	movs	r3, #1
 8001224:	e1bb      	b.n	800159e <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001226:	4b56      	ldr	r3, [pc, #344]	; (8001380 <HAL_RCC_OscConfig+0x2ac>)
 8001228:	681b      	ldr	r3, [r3, #0]
 800122a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	691b      	ldr	r3, [r3, #16]
 8001232:	00db      	lsls	r3, r3, #3
 8001234:	4952      	ldr	r1, [pc, #328]	; (8001380 <HAL_RCC_OscConfig+0x2ac>)
 8001236:	4313      	orrs	r3, r2
 8001238:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800123a:	e03a      	b.n	80012b2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	68db      	ldr	r3, [r3, #12]
 8001240:	2b00      	cmp	r3, #0
 8001242:	d020      	beq.n	8001286 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001244:	4b4f      	ldr	r3, [pc, #316]	; (8001384 <HAL_RCC_OscConfig+0x2b0>)
 8001246:	2201      	movs	r2, #1
 8001248:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800124a:	f7ff fca7 	bl	8000b9c <HAL_GetTick>
 800124e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001250:	e008      	b.n	8001264 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001252:	f7ff fca3 	bl	8000b9c <HAL_GetTick>
 8001256:	4602      	mov	r2, r0
 8001258:	693b      	ldr	r3, [r7, #16]
 800125a:	1ad3      	subs	r3, r2, r3
 800125c:	2b02      	cmp	r3, #2
 800125e:	d901      	bls.n	8001264 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001260:	2303      	movs	r3, #3
 8001262:	e19c      	b.n	800159e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001264:	4b46      	ldr	r3, [pc, #280]	; (8001380 <HAL_RCC_OscConfig+0x2ac>)
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	f003 0302 	and.w	r3, r3, #2
 800126c:	2b00      	cmp	r3, #0
 800126e:	d0f0      	beq.n	8001252 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001270:	4b43      	ldr	r3, [pc, #268]	; (8001380 <HAL_RCC_OscConfig+0x2ac>)
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001278:	687b      	ldr	r3, [r7, #4]
 800127a:	691b      	ldr	r3, [r3, #16]
 800127c:	00db      	lsls	r3, r3, #3
 800127e:	4940      	ldr	r1, [pc, #256]	; (8001380 <HAL_RCC_OscConfig+0x2ac>)
 8001280:	4313      	orrs	r3, r2
 8001282:	600b      	str	r3, [r1, #0]
 8001284:	e015      	b.n	80012b2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001286:	4b3f      	ldr	r3, [pc, #252]	; (8001384 <HAL_RCC_OscConfig+0x2b0>)
 8001288:	2200      	movs	r2, #0
 800128a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800128c:	f7ff fc86 	bl	8000b9c <HAL_GetTick>
 8001290:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001292:	e008      	b.n	80012a6 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001294:	f7ff fc82 	bl	8000b9c <HAL_GetTick>
 8001298:	4602      	mov	r2, r0
 800129a:	693b      	ldr	r3, [r7, #16]
 800129c:	1ad3      	subs	r3, r2, r3
 800129e:	2b02      	cmp	r3, #2
 80012a0:	d901      	bls.n	80012a6 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80012a2:	2303      	movs	r3, #3
 80012a4:	e17b      	b.n	800159e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80012a6:	4b36      	ldr	r3, [pc, #216]	; (8001380 <HAL_RCC_OscConfig+0x2ac>)
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	f003 0302 	and.w	r3, r3, #2
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d1f0      	bne.n	8001294 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	f003 0308 	and.w	r3, r3, #8
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d030      	beq.n	8001320 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	695b      	ldr	r3, [r3, #20]
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d016      	beq.n	80012f4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80012c6:	4b30      	ldr	r3, [pc, #192]	; (8001388 <HAL_RCC_OscConfig+0x2b4>)
 80012c8:	2201      	movs	r2, #1
 80012ca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80012cc:	f7ff fc66 	bl	8000b9c <HAL_GetTick>
 80012d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80012d2:	e008      	b.n	80012e6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80012d4:	f7ff fc62 	bl	8000b9c <HAL_GetTick>
 80012d8:	4602      	mov	r2, r0
 80012da:	693b      	ldr	r3, [r7, #16]
 80012dc:	1ad3      	subs	r3, r2, r3
 80012de:	2b02      	cmp	r3, #2
 80012e0:	d901      	bls.n	80012e6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80012e2:	2303      	movs	r3, #3
 80012e4:	e15b      	b.n	800159e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80012e6:	4b26      	ldr	r3, [pc, #152]	; (8001380 <HAL_RCC_OscConfig+0x2ac>)
 80012e8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80012ea:	f003 0302 	and.w	r3, r3, #2
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d0f0      	beq.n	80012d4 <HAL_RCC_OscConfig+0x200>
 80012f2:	e015      	b.n	8001320 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80012f4:	4b24      	ldr	r3, [pc, #144]	; (8001388 <HAL_RCC_OscConfig+0x2b4>)
 80012f6:	2200      	movs	r2, #0
 80012f8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80012fa:	f7ff fc4f 	bl	8000b9c <HAL_GetTick>
 80012fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001300:	e008      	b.n	8001314 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001302:	f7ff fc4b 	bl	8000b9c <HAL_GetTick>
 8001306:	4602      	mov	r2, r0
 8001308:	693b      	ldr	r3, [r7, #16]
 800130a:	1ad3      	subs	r3, r2, r3
 800130c:	2b02      	cmp	r3, #2
 800130e:	d901      	bls.n	8001314 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001310:	2303      	movs	r3, #3
 8001312:	e144      	b.n	800159e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001314:	4b1a      	ldr	r3, [pc, #104]	; (8001380 <HAL_RCC_OscConfig+0x2ac>)
 8001316:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001318:	f003 0302 	and.w	r3, r3, #2
 800131c:	2b00      	cmp	r3, #0
 800131e:	d1f0      	bne.n	8001302 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001320:	687b      	ldr	r3, [r7, #4]
 8001322:	681b      	ldr	r3, [r3, #0]
 8001324:	f003 0304 	and.w	r3, r3, #4
 8001328:	2b00      	cmp	r3, #0
 800132a:	f000 80a0 	beq.w	800146e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 800132e:	2300      	movs	r3, #0
 8001330:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001332:	4b13      	ldr	r3, [pc, #76]	; (8001380 <HAL_RCC_OscConfig+0x2ac>)
 8001334:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001336:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800133a:	2b00      	cmp	r3, #0
 800133c:	d10f      	bne.n	800135e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800133e:	2300      	movs	r3, #0
 8001340:	60bb      	str	r3, [r7, #8]
 8001342:	4b0f      	ldr	r3, [pc, #60]	; (8001380 <HAL_RCC_OscConfig+0x2ac>)
 8001344:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001346:	4a0e      	ldr	r2, [pc, #56]	; (8001380 <HAL_RCC_OscConfig+0x2ac>)
 8001348:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800134c:	6413      	str	r3, [r2, #64]	; 0x40
 800134e:	4b0c      	ldr	r3, [pc, #48]	; (8001380 <HAL_RCC_OscConfig+0x2ac>)
 8001350:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001352:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001356:	60bb      	str	r3, [r7, #8]
 8001358:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800135a:	2301      	movs	r3, #1
 800135c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800135e:	4b0b      	ldr	r3, [pc, #44]	; (800138c <HAL_RCC_OscConfig+0x2b8>)
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001366:	2b00      	cmp	r3, #0
 8001368:	d121      	bne.n	80013ae <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800136a:	4b08      	ldr	r3, [pc, #32]	; (800138c <HAL_RCC_OscConfig+0x2b8>)
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	4a07      	ldr	r2, [pc, #28]	; (800138c <HAL_RCC_OscConfig+0x2b8>)
 8001370:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001374:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001376:	f7ff fc11 	bl	8000b9c <HAL_GetTick>
 800137a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800137c:	e011      	b.n	80013a2 <HAL_RCC_OscConfig+0x2ce>
 800137e:	bf00      	nop
 8001380:	40023800 	.word	0x40023800
 8001384:	42470000 	.word	0x42470000
 8001388:	42470e80 	.word	0x42470e80
 800138c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001390:	f7ff fc04 	bl	8000b9c <HAL_GetTick>
 8001394:	4602      	mov	r2, r0
 8001396:	693b      	ldr	r3, [r7, #16]
 8001398:	1ad3      	subs	r3, r2, r3
 800139a:	2b02      	cmp	r3, #2
 800139c:	d901      	bls.n	80013a2 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 800139e:	2303      	movs	r3, #3
 80013a0:	e0fd      	b.n	800159e <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80013a2:	4b81      	ldr	r3, [pc, #516]	; (80015a8 <HAL_RCC_OscConfig+0x4d4>)
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d0f0      	beq.n	8001390 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	689b      	ldr	r3, [r3, #8]
 80013b2:	2b01      	cmp	r3, #1
 80013b4:	d106      	bne.n	80013c4 <HAL_RCC_OscConfig+0x2f0>
 80013b6:	4b7d      	ldr	r3, [pc, #500]	; (80015ac <HAL_RCC_OscConfig+0x4d8>)
 80013b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80013ba:	4a7c      	ldr	r2, [pc, #496]	; (80015ac <HAL_RCC_OscConfig+0x4d8>)
 80013bc:	f043 0301 	orr.w	r3, r3, #1
 80013c0:	6713      	str	r3, [r2, #112]	; 0x70
 80013c2:	e01c      	b.n	80013fe <HAL_RCC_OscConfig+0x32a>
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	689b      	ldr	r3, [r3, #8]
 80013c8:	2b05      	cmp	r3, #5
 80013ca:	d10c      	bne.n	80013e6 <HAL_RCC_OscConfig+0x312>
 80013cc:	4b77      	ldr	r3, [pc, #476]	; (80015ac <HAL_RCC_OscConfig+0x4d8>)
 80013ce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80013d0:	4a76      	ldr	r2, [pc, #472]	; (80015ac <HAL_RCC_OscConfig+0x4d8>)
 80013d2:	f043 0304 	orr.w	r3, r3, #4
 80013d6:	6713      	str	r3, [r2, #112]	; 0x70
 80013d8:	4b74      	ldr	r3, [pc, #464]	; (80015ac <HAL_RCC_OscConfig+0x4d8>)
 80013da:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80013dc:	4a73      	ldr	r2, [pc, #460]	; (80015ac <HAL_RCC_OscConfig+0x4d8>)
 80013de:	f043 0301 	orr.w	r3, r3, #1
 80013e2:	6713      	str	r3, [r2, #112]	; 0x70
 80013e4:	e00b      	b.n	80013fe <HAL_RCC_OscConfig+0x32a>
 80013e6:	4b71      	ldr	r3, [pc, #452]	; (80015ac <HAL_RCC_OscConfig+0x4d8>)
 80013e8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80013ea:	4a70      	ldr	r2, [pc, #448]	; (80015ac <HAL_RCC_OscConfig+0x4d8>)
 80013ec:	f023 0301 	bic.w	r3, r3, #1
 80013f0:	6713      	str	r3, [r2, #112]	; 0x70
 80013f2:	4b6e      	ldr	r3, [pc, #440]	; (80015ac <HAL_RCC_OscConfig+0x4d8>)
 80013f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80013f6:	4a6d      	ldr	r2, [pc, #436]	; (80015ac <HAL_RCC_OscConfig+0x4d8>)
 80013f8:	f023 0304 	bic.w	r3, r3, #4
 80013fc:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80013fe:	687b      	ldr	r3, [r7, #4]
 8001400:	689b      	ldr	r3, [r3, #8]
 8001402:	2b00      	cmp	r3, #0
 8001404:	d015      	beq.n	8001432 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001406:	f7ff fbc9 	bl	8000b9c <HAL_GetTick>
 800140a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800140c:	e00a      	b.n	8001424 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800140e:	f7ff fbc5 	bl	8000b9c <HAL_GetTick>
 8001412:	4602      	mov	r2, r0
 8001414:	693b      	ldr	r3, [r7, #16]
 8001416:	1ad3      	subs	r3, r2, r3
 8001418:	f241 3288 	movw	r2, #5000	; 0x1388
 800141c:	4293      	cmp	r3, r2
 800141e:	d901      	bls.n	8001424 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8001420:	2303      	movs	r3, #3
 8001422:	e0bc      	b.n	800159e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001424:	4b61      	ldr	r3, [pc, #388]	; (80015ac <HAL_RCC_OscConfig+0x4d8>)
 8001426:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001428:	f003 0302 	and.w	r3, r3, #2
 800142c:	2b00      	cmp	r3, #0
 800142e:	d0ee      	beq.n	800140e <HAL_RCC_OscConfig+0x33a>
 8001430:	e014      	b.n	800145c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001432:	f7ff fbb3 	bl	8000b9c <HAL_GetTick>
 8001436:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001438:	e00a      	b.n	8001450 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800143a:	f7ff fbaf 	bl	8000b9c <HAL_GetTick>
 800143e:	4602      	mov	r2, r0
 8001440:	693b      	ldr	r3, [r7, #16]
 8001442:	1ad3      	subs	r3, r2, r3
 8001444:	f241 3288 	movw	r2, #5000	; 0x1388
 8001448:	4293      	cmp	r3, r2
 800144a:	d901      	bls.n	8001450 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 800144c:	2303      	movs	r3, #3
 800144e:	e0a6      	b.n	800159e <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001450:	4b56      	ldr	r3, [pc, #344]	; (80015ac <HAL_RCC_OscConfig+0x4d8>)
 8001452:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001454:	f003 0302 	and.w	r3, r3, #2
 8001458:	2b00      	cmp	r3, #0
 800145a:	d1ee      	bne.n	800143a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800145c:	7dfb      	ldrb	r3, [r7, #23]
 800145e:	2b01      	cmp	r3, #1
 8001460:	d105      	bne.n	800146e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001462:	4b52      	ldr	r3, [pc, #328]	; (80015ac <HAL_RCC_OscConfig+0x4d8>)
 8001464:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001466:	4a51      	ldr	r2, [pc, #324]	; (80015ac <HAL_RCC_OscConfig+0x4d8>)
 8001468:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800146c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	699b      	ldr	r3, [r3, #24]
 8001472:	2b00      	cmp	r3, #0
 8001474:	f000 8092 	beq.w	800159c <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001478:	4b4c      	ldr	r3, [pc, #304]	; (80015ac <HAL_RCC_OscConfig+0x4d8>)
 800147a:	689b      	ldr	r3, [r3, #8]
 800147c:	f003 030c 	and.w	r3, r3, #12
 8001480:	2b08      	cmp	r3, #8
 8001482:	d05c      	beq.n	800153e <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	699b      	ldr	r3, [r3, #24]
 8001488:	2b02      	cmp	r3, #2
 800148a:	d141      	bne.n	8001510 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800148c:	4b48      	ldr	r3, [pc, #288]	; (80015b0 <HAL_RCC_OscConfig+0x4dc>)
 800148e:	2200      	movs	r2, #0
 8001490:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001492:	f7ff fb83 	bl	8000b9c <HAL_GetTick>
 8001496:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001498:	e008      	b.n	80014ac <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800149a:	f7ff fb7f 	bl	8000b9c <HAL_GetTick>
 800149e:	4602      	mov	r2, r0
 80014a0:	693b      	ldr	r3, [r7, #16]
 80014a2:	1ad3      	subs	r3, r2, r3
 80014a4:	2b02      	cmp	r3, #2
 80014a6:	d901      	bls.n	80014ac <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80014a8:	2303      	movs	r3, #3
 80014aa:	e078      	b.n	800159e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80014ac:	4b3f      	ldr	r3, [pc, #252]	; (80015ac <HAL_RCC_OscConfig+0x4d8>)
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80014b4:	2b00      	cmp	r3, #0
 80014b6:	d1f0      	bne.n	800149a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80014b8:	687b      	ldr	r3, [r7, #4]
 80014ba:	69da      	ldr	r2, [r3, #28]
 80014bc:	687b      	ldr	r3, [r7, #4]
 80014be:	6a1b      	ldr	r3, [r3, #32]
 80014c0:	431a      	orrs	r2, r3
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014c6:	019b      	lsls	r3, r3, #6
 80014c8:	431a      	orrs	r2, r3
 80014ca:	687b      	ldr	r3, [r7, #4]
 80014cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80014ce:	085b      	lsrs	r3, r3, #1
 80014d0:	3b01      	subs	r3, #1
 80014d2:	041b      	lsls	r3, r3, #16
 80014d4:	431a      	orrs	r2, r3
 80014d6:	687b      	ldr	r3, [r7, #4]
 80014d8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80014da:	061b      	lsls	r3, r3, #24
 80014dc:	4933      	ldr	r1, [pc, #204]	; (80015ac <HAL_RCC_OscConfig+0x4d8>)
 80014de:	4313      	orrs	r3, r2
 80014e0:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80014e2:	4b33      	ldr	r3, [pc, #204]	; (80015b0 <HAL_RCC_OscConfig+0x4dc>)
 80014e4:	2201      	movs	r2, #1
 80014e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014e8:	f7ff fb58 	bl	8000b9c <HAL_GetTick>
 80014ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80014ee:	e008      	b.n	8001502 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80014f0:	f7ff fb54 	bl	8000b9c <HAL_GetTick>
 80014f4:	4602      	mov	r2, r0
 80014f6:	693b      	ldr	r3, [r7, #16]
 80014f8:	1ad3      	subs	r3, r2, r3
 80014fa:	2b02      	cmp	r3, #2
 80014fc:	d901      	bls.n	8001502 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80014fe:	2303      	movs	r3, #3
 8001500:	e04d      	b.n	800159e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001502:	4b2a      	ldr	r3, [pc, #168]	; (80015ac <HAL_RCC_OscConfig+0x4d8>)
 8001504:	681b      	ldr	r3, [r3, #0]
 8001506:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800150a:	2b00      	cmp	r3, #0
 800150c:	d0f0      	beq.n	80014f0 <HAL_RCC_OscConfig+0x41c>
 800150e:	e045      	b.n	800159c <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001510:	4b27      	ldr	r3, [pc, #156]	; (80015b0 <HAL_RCC_OscConfig+0x4dc>)
 8001512:	2200      	movs	r2, #0
 8001514:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001516:	f7ff fb41 	bl	8000b9c <HAL_GetTick>
 800151a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800151c:	e008      	b.n	8001530 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800151e:	f7ff fb3d 	bl	8000b9c <HAL_GetTick>
 8001522:	4602      	mov	r2, r0
 8001524:	693b      	ldr	r3, [r7, #16]
 8001526:	1ad3      	subs	r3, r2, r3
 8001528:	2b02      	cmp	r3, #2
 800152a:	d901      	bls.n	8001530 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 800152c:	2303      	movs	r3, #3
 800152e:	e036      	b.n	800159e <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001530:	4b1e      	ldr	r3, [pc, #120]	; (80015ac <HAL_RCC_OscConfig+0x4d8>)
 8001532:	681b      	ldr	r3, [r3, #0]
 8001534:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001538:	2b00      	cmp	r3, #0
 800153a:	d1f0      	bne.n	800151e <HAL_RCC_OscConfig+0x44a>
 800153c:	e02e      	b.n	800159c <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	699b      	ldr	r3, [r3, #24]
 8001542:	2b01      	cmp	r3, #1
 8001544:	d101      	bne.n	800154a <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8001546:	2301      	movs	r3, #1
 8001548:	e029      	b.n	800159e <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800154a:	4b18      	ldr	r3, [pc, #96]	; (80015ac <HAL_RCC_OscConfig+0x4d8>)
 800154c:	685b      	ldr	r3, [r3, #4]
 800154e:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	69db      	ldr	r3, [r3, #28]
 800155a:	429a      	cmp	r2, r3
 800155c:	d11c      	bne.n	8001598 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800155e:	68fb      	ldr	r3, [r7, #12]
 8001560:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001568:	429a      	cmp	r2, r3
 800156a:	d115      	bne.n	8001598 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800156c:	68fa      	ldr	r2, [r7, #12]
 800156e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001572:	4013      	ands	r3, r2
 8001574:	687a      	ldr	r2, [r7, #4]
 8001576:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001578:	4293      	cmp	r3, r2
 800157a:	d10d      	bne.n	8001598 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8001586:	429a      	cmp	r2, r3
 8001588:	d106      	bne.n	8001598 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 800158a:	68fb      	ldr	r3, [r7, #12]
 800158c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001594:	429a      	cmp	r2, r3
 8001596:	d001      	beq.n	800159c <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8001598:	2301      	movs	r3, #1
 800159a:	e000      	b.n	800159e <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 800159c:	2300      	movs	r3, #0
}
 800159e:	4618      	mov	r0, r3
 80015a0:	3718      	adds	r7, #24
 80015a2:	46bd      	mov	sp, r7
 80015a4:	bd80      	pop	{r7, pc}
 80015a6:	bf00      	nop
 80015a8:	40007000 	.word	0x40007000
 80015ac:	40023800 	.word	0x40023800
 80015b0:	42470060 	.word	0x42470060

080015b4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b084      	sub	sp, #16
 80015b8:	af00      	add	r7, sp, #0
 80015ba:	6078      	str	r0, [r7, #4]
 80015bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	2b00      	cmp	r3, #0
 80015c2:	d101      	bne.n	80015c8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80015c4:	2301      	movs	r3, #1
 80015c6:	e0cc      	b.n	8001762 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80015c8:	4b68      	ldr	r3, [pc, #416]	; (800176c <HAL_RCC_ClockConfig+0x1b8>)
 80015ca:	681b      	ldr	r3, [r3, #0]
 80015cc:	f003 030f 	and.w	r3, r3, #15
 80015d0:	683a      	ldr	r2, [r7, #0]
 80015d2:	429a      	cmp	r2, r3
 80015d4:	d90c      	bls.n	80015f0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80015d6:	4b65      	ldr	r3, [pc, #404]	; (800176c <HAL_RCC_ClockConfig+0x1b8>)
 80015d8:	683a      	ldr	r2, [r7, #0]
 80015da:	b2d2      	uxtb	r2, r2
 80015dc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80015de:	4b63      	ldr	r3, [pc, #396]	; (800176c <HAL_RCC_ClockConfig+0x1b8>)
 80015e0:	681b      	ldr	r3, [r3, #0]
 80015e2:	f003 030f 	and.w	r3, r3, #15
 80015e6:	683a      	ldr	r2, [r7, #0]
 80015e8:	429a      	cmp	r2, r3
 80015ea:	d001      	beq.n	80015f0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80015ec:	2301      	movs	r3, #1
 80015ee:	e0b8      	b.n	8001762 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	f003 0302 	and.w	r3, r3, #2
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d020      	beq.n	800163e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80015fc:	687b      	ldr	r3, [r7, #4]
 80015fe:	681b      	ldr	r3, [r3, #0]
 8001600:	f003 0304 	and.w	r3, r3, #4
 8001604:	2b00      	cmp	r3, #0
 8001606:	d005      	beq.n	8001614 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001608:	4b59      	ldr	r3, [pc, #356]	; (8001770 <HAL_RCC_ClockConfig+0x1bc>)
 800160a:	689b      	ldr	r3, [r3, #8]
 800160c:	4a58      	ldr	r2, [pc, #352]	; (8001770 <HAL_RCC_ClockConfig+0x1bc>)
 800160e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001612:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	f003 0308 	and.w	r3, r3, #8
 800161c:	2b00      	cmp	r3, #0
 800161e:	d005      	beq.n	800162c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001620:	4b53      	ldr	r3, [pc, #332]	; (8001770 <HAL_RCC_ClockConfig+0x1bc>)
 8001622:	689b      	ldr	r3, [r3, #8]
 8001624:	4a52      	ldr	r2, [pc, #328]	; (8001770 <HAL_RCC_ClockConfig+0x1bc>)
 8001626:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800162a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800162c:	4b50      	ldr	r3, [pc, #320]	; (8001770 <HAL_RCC_ClockConfig+0x1bc>)
 800162e:	689b      	ldr	r3, [r3, #8]
 8001630:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	689b      	ldr	r3, [r3, #8]
 8001638:	494d      	ldr	r1, [pc, #308]	; (8001770 <HAL_RCC_ClockConfig+0x1bc>)
 800163a:	4313      	orrs	r3, r2
 800163c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	f003 0301 	and.w	r3, r3, #1
 8001646:	2b00      	cmp	r3, #0
 8001648:	d044      	beq.n	80016d4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800164a:	687b      	ldr	r3, [r7, #4]
 800164c:	685b      	ldr	r3, [r3, #4]
 800164e:	2b01      	cmp	r3, #1
 8001650:	d107      	bne.n	8001662 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001652:	4b47      	ldr	r3, [pc, #284]	; (8001770 <HAL_RCC_ClockConfig+0x1bc>)
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800165a:	2b00      	cmp	r3, #0
 800165c:	d119      	bne.n	8001692 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800165e:	2301      	movs	r3, #1
 8001660:	e07f      	b.n	8001762 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001662:	687b      	ldr	r3, [r7, #4]
 8001664:	685b      	ldr	r3, [r3, #4]
 8001666:	2b02      	cmp	r3, #2
 8001668:	d003      	beq.n	8001672 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800166e:	2b03      	cmp	r3, #3
 8001670:	d107      	bne.n	8001682 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001672:	4b3f      	ldr	r3, [pc, #252]	; (8001770 <HAL_RCC_ClockConfig+0x1bc>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800167a:	2b00      	cmp	r3, #0
 800167c:	d109      	bne.n	8001692 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800167e:	2301      	movs	r3, #1
 8001680:	e06f      	b.n	8001762 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001682:	4b3b      	ldr	r3, [pc, #236]	; (8001770 <HAL_RCC_ClockConfig+0x1bc>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	f003 0302 	and.w	r3, r3, #2
 800168a:	2b00      	cmp	r3, #0
 800168c:	d101      	bne.n	8001692 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800168e:	2301      	movs	r3, #1
 8001690:	e067      	b.n	8001762 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001692:	4b37      	ldr	r3, [pc, #220]	; (8001770 <HAL_RCC_ClockConfig+0x1bc>)
 8001694:	689b      	ldr	r3, [r3, #8]
 8001696:	f023 0203 	bic.w	r2, r3, #3
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	685b      	ldr	r3, [r3, #4]
 800169e:	4934      	ldr	r1, [pc, #208]	; (8001770 <HAL_RCC_ClockConfig+0x1bc>)
 80016a0:	4313      	orrs	r3, r2
 80016a2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80016a4:	f7ff fa7a 	bl	8000b9c <HAL_GetTick>
 80016a8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80016aa:	e00a      	b.n	80016c2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80016ac:	f7ff fa76 	bl	8000b9c <HAL_GetTick>
 80016b0:	4602      	mov	r2, r0
 80016b2:	68fb      	ldr	r3, [r7, #12]
 80016b4:	1ad3      	subs	r3, r2, r3
 80016b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80016ba:	4293      	cmp	r3, r2
 80016bc:	d901      	bls.n	80016c2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80016be:	2303      	movs	r3, #3
 80016c0:	e04f      	b.n	8001762 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80016c2:	4b2b      	ldr	r3, [pc, #172]	; (8001770 <HAL_RCC_ClockConfig+0x1bc>)
 80016c4:	689b      	ldr	r3, [r3, #8]
 80016c6:	f003 020c 	and.w	r2, r3, #12
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	685b      	ldr	r3, [r3, #4]
 80016ce:	009b      	lsls	r3, r3, #2
 80016d0:	429a      	cmp	r2, r3
 80016d2:	d1eb      	bne.n	80016ac <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80016d4:	4b25      	ldr	r3, [pc, #148]	; (800176c <HAL_RCC_ClockConfig+0x1b8>)
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	f003 030f 	and.w	r3, r3, #15
 80016dc:	683a      	ldr	r2, [r7, #0]
 80016de:	429a      	cmp	r2, r3
 80016e0:	d20c      	bcs.n	80016fc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80016e2:	4b22      	ldr	r3, [pc, #136]	; (800176c <HAL_RCC_ClockConfig+0x1b8>)
 80016e4:	683a      	ldr	r2, [r7, #0]
 80016e6:	b2d2      	uxtb	r2, r2
 80016e8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80016ea:	4b20      	ldr	r3, [pc, #128]	; (800176c <HAL_RCC_ClockConfig+0x1b8>)
 80016ec:	681b      	ldr	r3, [r3, #0]
 80016ee:	f003 030f 	and.w	r3, r3, #15
 80016f2:	683a      	ldr	r2, [r7, #0]
 80016f4:	429a      	cmp	r2, r3
 80016f6:	d001      	beq.n	80016fc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80016f8:	2301      	movs	r3, #1
 80016fa:	e032      	b.n	8001762 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	f003 0304 	and.w	r3, r3, #4
 8001704:	2b00      	cmp	r3, #0
 8001706:	d008      	beq.n	800171a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001708:	4b19      	ldr	r3, [pc, #100]	; (8001770 <HAL_RCC_ClockConfig+0x1bc>)
 800170a:	689b      	ldr	r3, [r3, #8]
 800170c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	68db      	ldr	r3, [r3, #12]
 8001714:	4916      	ldr	r1, [pc, #88]	; (8001770 <HAL_RCC_ClockConfig+0x1bc>)
 8001716:	4313      	orrs	r3, r2
 8001718:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	f003 0308 	and.w	r3, r3, #8
 8001722:	2b00      	cmp	r3, #0
 8001724:	d009      	beq.n	800173a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001726:	4b12      	ldr	r3, [pc, #72]	; (8001770 <HAL_RCC_ClockConfig+0x1bc>)
 8001728:	689b      	ldr	r3, [r3, #8]
 800172a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	691b      	ldr	r3, [r3, #16]
 8001732:	00db      	lsls	r3, r3, #3
 8001734:	490e      	ldr	r1, [pc, #56]	; (8001770 <HAL_RCC_ClockConfig+0x1bc>)
 8001736:	4313      	orrs	r3, r2
 8001738:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800173a:	f000 f821 	bl	8001780 <HAL_RCC_GetSysClockFreq>
 800173e:	4601      	mov	r1, r0
 8001740:	4b0b      	ldr	r3, [pc, #44]	; (8001770 <HAL_RCC_ClockConfig+0x1bc>)
 8001742:	689b      	ldr	r3, [r3, #8]
 8001744:	091b      	lsrs	r3, r3, #4
 8001746:	f003 030f 	and.w	r3, r3, #15
 800174a:	4a0a      	ldr	r2, [pc, #40]	; (8001774 <HAL_RCC_ClockConfig+0x1c0>)
 800174c:	5cd3      	ldrb	r3, [r2, r3]
 800174e:	fa21 f303 	lsr.w	r3, r1, r3
 8001752:	4a09      	ldr	r2, [pc, #36]	; (8001778 <HAL_RCC_ClockConfig+0x1c4>)
 8001754:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001756:	4b09      	ldr	r3, [pc, #36]	; (800177c <HAL_RCC_ClockConfig+0x1c8>)
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	4618      	mov	r0, r3
 800175c:	f7ff f9da 	bl	8000b14 <HAL_InitTick>

  return HAL_OK;
 8001760:	2300      	movs	r3, #0
}
 8001762:	4618      	mov	r0, r3
 8001764:	3710      	adds	r7, #16
 8001766:	46bd      	mov	sp, r7
 8001768:	bd80      	pop	{r7, pc}
 800176a:	bf00      	nop
 800176c:	40023c00 	.word	0x40023c00
 8001770:	40023800 	.word	0x40023800
 8001774:	08003fec 	.word	0x08003fec
 8001778:	20000000 	.word	0x20000000
 800177c:	20000004 	.word	0x20000004

08001780 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001780:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001782:	b085      	sub	sp, #20
 8001784:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001786:	2300      	movs	r3, #0
 8001788:	607b      	str	r3, [r7, #4]
 800178a:	2300      	movs	r3, #0
 800178c:	60fb      	str	r3, [r7, #12]
 800178e:	2300      	movs	r3, #0
 8001790:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8001792:	2300      	movs	r3, #0
 8001794:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001796:	4b50      	ldr	r3, [pc, #320]	; (80018d8 <HAL_RCC_GetSysClockFreq+0x158>)
 8001798:	689b      	ldr	r3, [r3, #8]
 800179a:	f003 030c 	and.w	r3, r3, #12
 800179e:	2b04      	cmp	r3, #4
 80017a0:	d007      	beq.n	80017b2 <HAL_RCC_GetSysClockFreq+0x32>
 80017a2:	2b08      	cmp	r3, #8
 80017a4:	d008      	beq.n	80017b8 <HAL_RCC_GetSysClockFreq+0x38>
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	f040 808d 	bne.w	80018c6 <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80017ac:	4b4b      	ldr	r3, [pc, #300]	; (80018dc <HAL_RCC_GetSysClockFreq+0x15c>)
 80017ae:	60bb      	str	r3, [r7, #8]
       break;
 80017b0:	e08c      	b.n	80018cc <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80017b2:	4b4b      	ldr	r3, [pc, #300]	; (80018e0 <HAL_RCC_GetSysClockFreq+0x160>)
 80017b4:	60bb      	str	r3, [r7, #8]
      break;
 80017b6:	e089      	b.n	80018cc <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80017b8:	4b47      	ldr	r3, [pc, #284]	; (80018d8 <HAL_RCC_GetSysClockFreq+0x158>)
 80017ba:	685b      	ldr	r3, [r3, #4]
 80017bc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80017c0:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80017c2:	4b45      	ldr	r3, [pc, #276]	; (80018d8 <HAL_RCC_GetSysClockFreq+0x158>)
 80017c4:	685b      	ldr	r3, [r3, #4]
 80017c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d023      	beq.n	8001816 <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80017ce:	4b42      	ldr	r3, [pc, #264]	; (80018d8 <HAL_RCC_GetSysClockFreq+0x158>)
 80017d0:	685b      	ldr	r3, [r3, #4]
 80017d2:	099b      	lsrs	r3, r3, #6
 80017d4:	f04f 0400 	mov.w	r4, #0
 80017d8:	f240 11ff 	movw	r1, #511	; 0x1ff
 80017dc:	f04f 0200 	mov.w	r2, #0
 80017e0:	ea03 0501 	and.w	r5, r3, r1
 80017e4:	ea04 0602 	and.w	r6, r4, r2
 80017e8:	4a3d      	ldr	r2, [pc, #244]	; (80018e0 <HAL_RCC_GetSysClockFreq+0x160>)
 80017ea:	fb02 f106 	mul.w	r1, r2, r6
 80017ee:	2200      	movs	r2, #0
 80017f0:	fb02 f205 	mul.w	r2, r2, r5
 80017f4:	440a      	add	r2, r1
 80017f6:	493a      	ldr	r1, [pc, #232]	; (80018e0 <HAL_RCC_GetSysClockFreq+0x160>)
 80017f8:	fba5 0101 	umull	r0, r1, r5, r1
 80017fc:	1853      	adds	r3, r2, r1
 80017fe:	4619      	mov	r1, r3
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	f04f 0400 	mov.w	r4, #0
 8001806:	461a      	mov	r2, r3
 8001808:	4623      	mov	r3, r4
 800180a:	f7fe fd41 	bl	8000290 <__aeabi_uldivmod>
 800180e:	4603      	mov	r3, r0
 8001810:	460c      	mov	r4, r1
 8001812:	60fb      	str	r3, [r7, #12]
 8001814:	e049      	b.n	80018aa <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001816:	4b30      	ldr	r3, [pc, #192]	; (80018d8 <HAL_RCC_GetSysClockFreq+0x158>)
 8001818:	685b      	ldr	r3, [r3, #4]
 800181a:	099b      	lsrs	r3, r3, #6
 800181c:	f04f 0400 	mov.w	r4, #0
 8001820:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001824:	f04f 0200 	mov.w	r2, #0
 8001828:	ea03 0501 	and.w	r5, r3, r1
 800182c:	ea04 0602 	and.w	r6, r4, r2
 8001830:	4629      	mov	r1, r5
 8001832:	4632      	mov	r2, r6
 8001834:	f04f 0300 	mov.w	r3, #0
 8001838:	f04f 0400 	mov.w	r4, #0
 800183c:	0154      	lsls	r4, r2, #5
 800183e:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001842:	014b      	lsls	r3, r1, #5
 8001844:	4619      	mov	r1, r3
 8001846:	4622      	mov	r2, r4
 8001848:	1b49      	subs	r1, r1, r5
 800184a:	eb62 0206 	sbc.w	r2, r2, r6
 800184e:	f04f 0300 	mov.w	r3, #0
 8001852:	f04f 0400 	mov.w	r4, #0
 8001856:	0194      	lsls	r4, r2, #6
 8001858:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800185c:	018b      	lsls	r3, r1, #6
 800185e:	1a5b      	subs	r3, r3, r1
 8001860:	eb64 0402 	sbc.w	r4, r4, r2
 8001864:	f04f 0100 	mov.w	r1, #0
 8001868:	f04f 0200 	mov.w	r2, #0
 800186c:	00e2      	lsls	r2, r4, #3
 800186e:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8001872:	00d9      	lsls	r1, r3, #3
 8001874:	460b      	mov	r3, r1
 8001876:	4614      	mov	r4, r2
 8001878:	195b      	adds	r3, r3, r5
 800187a:	eb44 0406 	adc.w	r4, r4, r6
 800187e:	f04f 0100 	mov.w	r1, #0
 8001882:	f04f 0200 	mov.w	r2, #0
 8001886:	02a2      	lsls	r2, r4, #10
 8001888:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800188c:	0299      	lsls	r1, r3, #10
 800188e:	460b      	mov	r3, r1
 8001890:	4614      	mov	r4, r2
 8001892:	4618      	mov	r0, r3
 8001894:	4621      	mov	r1, r4
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	f04f 0400 	mov.w	r4, #0
 800189c:	461a      	mov	r2, r3
 800189e:	4623      	mov	r3, r4
 80018a0:	f7fe fcf6 	bl	8000290 <__aeabi_uldivmod>
 80018a4:	4603      	mov	r3, r0
 80018a6:	460c      	mov	r4, r1
 80018a8:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80018aa:	4b0b      	ldr	r3, [pc, #44]	; (80018d8 <HAL_RCC_GetSysClockFreq+0x158>)
 80018ac:	685b      	ldr	r3, [r3, #4]
 80018ae:	0c1b      	lsrs	r3, r3, #16
 80018b0:	f003 0303 	and.w	r3, r3, #3
 80018b4:	3301      	adds	r3, #1
 80018b6:	005b      	lsls	r3, r3, #1
 80018b8:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 80018ba:	68fa      	ldr	r2, [r7, #12]
 80018bc:	683b      	ldr	r3, [r7, #0]
 80018be:	fbb2 f3f3 	udiv	r3, r2, r3
 80018c2:	60bb      	str	r3, [r7, #8]
      break;
 80018c4:	e002      	b.n	80018cc <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80018c6:	4b05      	ldr	r3, [pc, #20]	; (80018dc <HAL_RCC_GetSysClockFreq+0x15c>)
 80018c8:	60bb      	str	r3, [r7, #8]
      break;
 80018ca:	bf00      	nop
    }
  }
  return sysclockfreq;
 80018cc:	68bb      	ldr	r3, [r7, #8]
}
 80018ce:	4618      	mov	r0, r3
 80018d0:	3714      	adds	r7, #20
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80018d6:	bf00      	nop
 80018d8:	40023800 	.word	0x40023800
 80018dc:	00f42400 	.word	0x00f42400
 80018e0:	017d7840 	.word	0x017d7840

080018e4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80018e4:	b480      	push	{r7}
 80018e6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80018e8:	4b03      	ldr	r3, [pc, #12]	; (80018f8 <HAL_RCC_GetHCLKFreq+0x14>)
 80018ea:	681b      	ldr	r3, [r3, #0]
}
 80018ec:	4618      	mov	r0, r3
 80018ee:	46bd      	mov	sp, r7
 80018f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f4:	4770      	bx	lr
 80018f6:	bf00      	nop
 80018f8:	20000000 	.word	0x20000000

080018fc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80018fc:	b580      	push	{r7, lr}
 80018fe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001900:	f7ff fff0 	bl	80018e4 <HAL_RCC_GetHCLKFreq>
 8001904:	4601      	mov	r1, r0
 8001906:	4b05      	ldr	r3, [pc, #20]	; (800191c <HAL_RCC_GetPCLK1Freq+0x20>)
 8001908:	689b      	ldr	r3, [r3, #8]
 800190a:	0a9b      	lsrs	r3, r3, #10
 800190c:	f003 0307 	and.w	r3, r3, #7
 8001910:	4a03      	ldr	r2, [pc, #12]	; (8001920 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001912:	5cd3      	ldrb	r3, [r2, r3]
 8001914:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001918:	4618      	mov	r0, r3
 800191a:	bd80      	pop	{r7, pc}
 800191c:	40023800 	.word	0x40023800
 8001920:	08003ffc 	.word	0x08003ffc

08001924 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8001928:	f7ff ffdc 	bl	80018e4 <HAL_RCC_GetHCLKFreq>
 800192c:	4601      	mov	r1, r0
 800192e:	4b05      	ldr	r3, [pc, #20]	; (8001944 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001930:	689b      	ldr	r3, [r3, #8]
 8001932:	0b5b      	lsrs	r3, r3, #13
 8001934:	f003 0307 	and.w	r3, r3, #7
 8001938:	4a03      	ldr	r2, [pc, #12]	; (8001948 <HAL_RCC_GetPCLK2Freq+0x24>)
 800193a:	5cd3      	ldrb	r3, [r2, r3]
 800193c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8001940:	4618      	mov	r0, r3
 8001942:	bd80      	pop	{r7, pc}
 8001944:	40023800 	.word	0x40023800
 8001948:	08003ffc 	.word	0x08003ffc

0800194c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b082      	sub	sp, #8
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001954:	687b      	ldr	r3, [r7, #4]
 8001956:	2b00      	cmp	r3, #0
 8001958:	d101      	bne.n	800195e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800195a:	2301      	movs	r3, #1
 800195c:	e03f      	b.n	80019de <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001964:	b2db      	uxtb	r3, r3
 8001966:	2b00      	cmp	r3, #0
 8001968:	d106      	bne.n	8001978 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	2200      	movs	r2, #0
 800196e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001972:	6878      	ldr	r0, [r7, #4]
 8001974:	f7fe ffca 	bl	800090c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	2224      	movs	r2, #36	; 0x24
 800197c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	68da      	ldr	r2, [r3, #12]
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800198e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001990:	6878      	ldr	r0, [r7, #4]
 8001992:	f000 f9b1 	bl	8001cf8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	691a      	ldr	r2, [r3, #16]
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80019a4:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	681b      	ldr	r3, [r3, #0]
 80019aa:	695a      	ldr	r2, [r3, #20]
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80019b4:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	68da      	ldr	r2, [r3, #12]
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80019c4:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	2200      	movs	r2, #0
 80019ca:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 80019cc:	687b      	ldr	r3, [r7, #4]
 80019ce:	2220      	movs	r2, #32
 80019d0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	2220      	movs	r2, #32
 80019d8:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 80019dc:	2300      	movs	r3, #0
}
 80019de:	4618      	mov	r0, r3
 80019e0:	3708      	adds	r7, #8
 80019e2:	46bd      	mov	sp, r7
 80019e4:	bd80      	pop	{r7, pc}

080019e6 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80019e6:	b580      	push	{r7, lr}
 80019e8:	b088      	sub	sp, #32
 80019ea:	af02      	add	r7, sp, #8
 80019ec:	60f8      	str	r0, [r7, #12]
 80019ee:	60b9      	str	r1, [r7, #8]
 80019f0:	603b      	str	r3, [r7, #0]
 80019f2:	4613      	mov	r3, r2
 80019f4:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 80019f6:	2300      	movs	r3, #0
 80019f8:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001a00:	b2db      	uxtb	r3, r3
 8001a02:	2b20      	cmp	r3, #32
 8001a04:	f040 8083 	bne.w	8001b0e <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 8001a08:	68bb      	ldr	r3, [r7, #8]
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d002      	beq.n	8001a14 <HAL_UART_Transmit+0x2e>
 8001a0e:	88fb      	ldrh	r3, [r7, #6]
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	d101      	bne.n	8001a18 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 8001a14:	2301      	movs	r3, #1
 8001a16:	e07b      	b.n	8001b10 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001a18:	68fb      	ldr	r3, [r7, #12]
 8001a1a:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001a1e:	2b01      	cmp	r3, #1
 8001a20:	d101      	bne.n	8001a26 <HAL_UART_Transmit+0x40>
 8001a22:	2302      	movs	r3, #2
 8001a24:	e074      	b.n	8001b10 <HAL_UART_Transmit+0x12a>
 8001a26:	68fb      	ldr	r3, [r7, #12]
 8001a28:	2201      	movs	r2, #1
 8001a2a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001a2e:	68fb      	ldr	r3, [r7, #12]
 8001a30:	2200      	movs	r2, #0
 8001a32:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001a34:	68fb      	ldr	r3, [r7, #12]
 8001a36:	2221      	movs	r2, #33	; 0x21
 8001a38:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8001a3c:	f7ff f8ae 	bl	8000b9c <HAL_GetTick>
 8001a40:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001a42:	68fb      	ldr	r3, [r7, #12]
 8001a44:	88fa      	ldrh	r2, [r7, #6]
 8001a46:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8001a48:	68fb      	ldr	r3, [r7, #12]
 8001a4a:	88fa      	ldrh	r2, [r7, #6]
 8001a4c:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001a4e:	68fb      	ldr	r3, [r7, #12]
 8001a50:	2200      	movs	r2, #0
 8001a52:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8001a56:	e042      	b.n	8001ade <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001a5c:	b29b      	uxth	r3, r3
 8001a5e:	3b01      	subs	r3, #1
 8001a60:	b29a      	uxth	r2, r3
 8001a62:	68fb      	ldr	r3, [r7, #12]
 8001a64:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	689b      	ldr	r3, [r3, #8]
 8001a6a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001a6e:	d122      	bne.n	8001ab6 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001a70:	683b      	ldr	r3, [r7, #0]
 8001a72:	9300      	str	r3, [sp, #0]
 8001a74:	697b      	ldr	r3, [r7, #20]
 8001a76:	2200      	movs	r2, #0
 8001a78:	2180      	movs	r1, #128	; 0x80
 8001a7a:	68f8      	ldr	r0, [r7, #12]
 8001a7c:	f000 f8f2 	bl	8001c64 <UART_WaitOnFlagUntilTimeout>
 8001a80:	4603      	mov	r3, r0
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d001      	beq.n	8001a8a <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8001a86:	2303      	movs	r3, #3
 8001a88:	e042      	b.n	8001b10 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8001a8a:	68bb      	ldr	r3, [r7, #8]
 8001a8c:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8001a8e:	693b      	ldr	r3, [r7, #16]
 8001a90:	881b      	ldrh	r3, [r3, #0]
 8001a92:	461a      	mov	r2, r3
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	681b      	ldr	r3, [r3, #0]
 8001a98:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001a9c:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8001a9e:	68fb      	ldr	r3, [r7, #12]
 8001aa0:	691b      	ldr	r3, [r3, #16]
 8001aa2:	2b00      	cmp	r3, #0
 8001aa4:	d103      	bne.n	8001aae <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8001aa6:	68bb      	ldr	r3, [r7, #8]
 8001aa8:	3302      	adds	r3, #2
 8001aaa:	60bb      	str	r3, [r7, #8]
 8001aac:	e017      	b.n	8001ade <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8001aae:	68bb      	ldr	r3, [r7, #8]
 8001ab0:	3301      	adds	r3, #1
 8001ab2:	60bb      	str	r3, [r7, #8]
 8001ab4:	e013      	b.n	8001ade <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001ab6:	683b      	ldr	r3, [r7, #0]
 8001ab8:	9300      	str	r3, [sp, #0]
 8001aba:	697b      	ldr	r3, [r7, #20]
 8001abc:	2200      	movs	r2, #0
 8001abe:	2180      	movs	r1, #128	; 0x80
 8001ac0:	68f8      	ldr	r0, [r7, #12]
 8001ac2:	f000 f8cf 	bl	8001c64 <UART_WaitOnFlagUntilTimeout>
 8001ac6:	4603      	mov	r3, r0
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d001      	beq.n	8001ad0 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 8001acc:	2303      	movs	r3, #3
 8001ace:	e01f      	b.n	8001b10 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 8001ad0:	68bb      	ldr	r3, [r7, #8]
 8001ad2:	1c5a      	adds	r2, r3, #1
 8001ad4:	60ba      	str	r2, [r7, #8]
 8001ad6:	781a      	ldrb	r2, [r3, #0]
 8001ad8:	68fb      	ldr	r3, [r7, #12]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 8001ade:	68fb      	ldr	r3, [r7, #12]
 8001ae0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8001ae2:	b29b      	uxth	r3, r3
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d1b7      	bne.n	8001a58 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001ae8:	683b      	ldr	r3, [r7, #0]
 8001aea:	9300      	str	r3, [sp, #0]
 8001aec:	697b      	ldr	r3, [r7, #20]
 8001aee:	2200      	movs	r2, #0
 8001af0:	2140      	movs	r1, #64	; 0x40
 8001af2:	68f8      	ldr	r0, [r7, #12]
 8001af4:	f000 f8b6 	bl	8001c64 <UART_WaitOnFlagUntilTimeout>
 8001af8:	4603      	mov	r3, r0
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d001      	beq.n	8001b02 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 8001afe:	2303      	movs	r3, #3
 8001b00:	e006      	b.n	8001b10 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001b02:	68fb      	ldr	r3, [r7, #12]
 8001b04:	2220      	movs	r2, #32
 8001b06:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	e000      	b.n	8001b10 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 8001b0e:	2302      	movs	r3, #2
  }
}
 8001b10:	4618      	mov	r0, r3
 8001b12:	3718      	adds	r7, #24
 8001b14:	46bd      	mov	sp, r7
 8001b16:	bd80      	pop	{r7, pc}

08001b18 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b088      	sub	sp, #32
 8001b1c:	af02      	add	r7, sp, #8
 8001b1e:	60f8      	str	r0, [r7, #12]
 8001b20:	60b9      	str	r1, [r7, #8]
 8001b22:	603b      	str	r3, [r7, #0]
 8001b24:	4613      	mov	r3, r2
 8001b26:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 8001b28:	2300      	movs	r3, #0
 8001b2a:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8001b32:	b2db      	uxtb	r3, r3
 8001b34:	2b20      	cmp	r3, #32
 8001b36:	f040 8090 	bne.w	8001c5a <HAL_UART_Receive+0x142>
  {
    if ((pData == NULL) || (Size == 0U))
 8001b3a:	68bb      	ldr	r3, [r7, #8]
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d002      	beq.n	8001b46 <HAL_UART_Receive+0x2e>
 8001b40:	88fb      	ldrh	r3, [r7, #6]
 8001b42:	2b00      	cmp	r3, #0
 8001b44:	d101      	bne.n	8001b4a <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 8001b46:	2301      	movs	r3, #1
 8001b48:	e088      	b.n	8001c5c <HAL_UART_Receive+0x144>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8001b50:	2b01      	cmp	r3, #1
 8001b52:	d101      	bne.n	8001b58 <HAL_UART_Receive+0x40>
 8001b54:	2302      	movs	r3, #2
 8001b56:	e081      	b.n	8001c5c <HAL_UART_Receive+0x144>
 8001b58:	68fb      	ldr	r3, [r7, #12]
 8001b5a:	2201      	movs	r2, #1
 8001b5c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001b60:	68fb      	ldr	r3, [r7, #12]
 8001b62:	2200      	movs	r2, #0
 8001b64:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8001b66:	68fb      	ldr	r3, [r7, #12]
 8001b68:	2222      	movs	r2, #34	; 0x22
 8001b6a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8001b6e:	f7ff f815 	bl	8000b9c <HAL_GetTick>
 8001b72:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 8001b74:	68fb      	ldr	r3, [r7, #12]
 8001b76:	88fa      	ldrh	r2, [r7, #6]
 8001b78:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 8001b7a:	68fb      	ldr	r3, [r7, #12]
 8001b7c:	88fa      	ldrh	r2, [r7, #6]
 8001b7e:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8001b80:	68fb      	ldr	r3, [r7, #12]
 8001b82:	2200      	movs	r2, #0
 8001b84:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 8001b88:	e05c      	b.n	8001c44 <HAL_UART_Receive+0x12c>
    {
      huart->RxXferCount--;
 8001b8a:	68fb      	ldr	r3, [r7, #12]
 8001b8c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8001b8e:	b29b      	uxth	r3, r3
 8001b90:	3b01      	subs	r3, #1
 8001b92:	b29a      	uxth	r2, r3
 8001b94:	68fb      	ldr	r3, [r7, #12]
 8001b96:	85da      	strh	r2, [r3, #46]	; 0x2e
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8001b98:	68fb      	ldr	r3, [r7, #12]
 8001b9a:	689b      	ldr	r3, [r3, #8]
 8001b9c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8001ba0:	d12b      	bne.n	8001bfa <HAL_UART_Receive+0xe2>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8001ba2:	683b      	ldr	r3, [r7, #0]
 8001ba4:	9300      	str	r3, [sp, #0]
 8001ba6:	697b      	ldr	r3, [r7, #20]
 8001ba8:	2200      	movs	r2, #0
 8001baa:	2120      	movs	r1, #32
 8001bac:	68f8      	ldr	r0, [r7, #12]
 8001bae:	f000 f859 	bl	8001c64 <UART_WaitOnFlagUntilTimeout>
 8001bb2:	4603      	mov	r3, r0
 8001bb4:	2b00      	cmp	r3, #0
 8001bb6:	d001      	beq.n	8001bbc <HAL_UART_Receive+0xa4>
        {
          return HAL_TIMEOUT;
 8001bb8:	2303      	movs	r3, #3
 8001bba:	e04f      	b.n	8001c5c <HAL_UART_Receive+0x144>
        }
        tmp = (uint16_t *) pData;
 8001bbc:	68bb      	ldr	r3, [r7, #8]
 8001bbe:	613b      	str	r3, [r7, #16]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8001bc0:	68fb      	ldr	r3, [r7, #12]
 8001bc2:	691b      	ldr	r3, [r3, #16]
 8001bc4:	2b00      	cmp	r3, #0
 8001bc6:	d10c      	bne.n	8001be2 <HAL_UART_Receive+0xca>
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	685b      	ldr	r3, [r3, #4]
 8001bce:	b29b      	uxth	r3, r3
 8001bd0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8001bd4:	b29a      	uxth	r2, r3
 8001bd6:	693b      	ldr	r3, [r7, #16]
 8001bd8:	801a      	strh	r2, [r3, #0]
          pData += 2U;
 8001bda:	68bb      	ldr	r3, [r7, #8]
 8001bdc:	3302      	adds	r3, #2
 8001bde:	60bb      	str	r3, [r7, #8]
 8001be0:	e030      	b.n	8001c44 <HAL_UART_Receive+0x12c>
        }
        else
        {
          *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8001be2:	68fb      	ldr	r3, [r7, #12]
 8001be4:	681b      	ldr	r3, [r3, #0]
 8001be6:	685b      	ldr	r3, [r3, #4]
 8001be8:	b29b      	uxth	r3, r3
 8001bea:	b2db      	uxtb	r3, r3
 8001bec:	b29a      	uxth	r2, r3
 8001bee:	693b      	ldr	r3, [r7, #16]
 8001bf0:	801a      	strh	r2, [r3, #0]
          pData += 1U;
 8001bf2:	68bb      	ldr	r3, [r7, #8]
 8001bf4:	3301      	adds	r3, #1
 8001bf6:	60bb      	str	r3, [r7, #8]
 8001bf8:	e024      	b.n	8001c44 <HAL_UART_Receive+0x12c>
        }

      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8001bfa:	683b      	ldr	r3, [r7, #0]
 8001bfc:	9300      	str	r3, [sp, #0]
 8001bfe:	697b      	ldr	r3, [r7, #20]
 8001c00:	2200      	movs	r2, #0
 8001c02:	2120      	movs	r1, #32
 8001c04:	68f8      	ldr	r0, [r7, #12]
 8001c06:	f000 f82d 	bl	8001c64 <UART_WaitOnFlagUntilTimeout>
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d001      	beq.n	8001c14 <HAL_UART_Receive+0xfc>
        {
          return HAL_TIMEOUT;
 8001c10:	2303      	movs	r3, #3
 8001c12:	e023      	b.n	8001c5c <HAL_UART_Receive+0x144>
        }
        if (huart->Init.Parity == UART_PARITY_NONE)
 8001c14:	68fb      	ldr	r3, [r7, #12]
 8001c16:	691b      	ldr	r3, [r3, #16]
 8001c18:	2b00      	cmp	r3, #0
 8001c1a:	d108      	bne.n	8001c2e <HAL_UART_Receive+0x116>
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8001c1c:	68fb      	ldr	r3, [r7, #12]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	6859      	ldr	r1, [r3, #4]
 8001c22:	68bb      	ldr	r3, [r7, #8]
 8001c24:	1c5a      	adds	r2, r3, #1
 8001c26:	60ba      	str	r2, [r7, #8]
 8001c28:	b2ca      	uxtb	r2, r1
 8001c2a:	701a      	strb	r2, [r3, #0]
 8001c2c:	e00a      	b.n	8001c44 <HAL_UART_Receive+0x12c>
        }
        else
        {
          *pData++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	681b      	ldr	r3, [r3, #0]
 8001c32:	685b      	ldr	r3, [r3, #4]
 8001c34:	b2da      	uxtb	r2, r3
 8001c36:	68bb      	ldr	r3, [r7, #8]
 8001c38:	1c59      	adds	r1, r3, #1
 8001c3a:	60b9      	str	r1, [r7, #8]
 8001c3c:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001c40:	b2d2      	uxtb	r2, r2
 8001c42:	701a      	strb	r2, [r3, #0]
    while (huart->RxXferCount > 0U)
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8001c48:	b29b      	uxth	r3, r3
 8001c4a:	2b00      	cmp	r3, #0
 8001c4c:	d19d      	bne.n	8001b8a <HAL_UART_Receive+0x72>

      }
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8001c4e:	68fb      	ldr	r3, [r7, #12]
 8001c50:	2220      	movs	r2, #32
 8001c52:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    return HAL_OK;
 8001c56:	2300      	movs	r3, #0
 8001c58:	e000      	b.n	8001c5c <HAL_UART_Receive+0x144>
  }
  else
  {
    return HAL_BUSY;
 8001c5a:	2302      	movs	r3, #2
  }
}
 8001c5c:	4618      	mov	r0, r3
 8001c5e:	3718      	adds	r7, #24
 8001c60:	46bd      	mov	sp, r7
 8001c62:	bd80      	pop	{r7, pc}

08001c64 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8001c64:	b580      	push	{r7, lr}
 8001c66:	b084      	sub	sp, #16
 8001c68:	af00      	add	r7, sp, #0
 8001c6a:	60f8      	str	r0, [r7, #12]
 8001c6c:	60b9      	str	r1, [r7, #8]
 8001c6e:	603b      	str	r3, [r7, #0]
 8001c70:	4613      	mov	r3, r2
 8001c72:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001c74:	e02c      	b.n	8001cd0 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8001c76:	69bb      	ldr	r3, [r7, #24]
 8001c78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001c7c:	d028      	beq.n	8001cd0 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8001c7e:	69bb      	ldr	r3, [r7, #24]
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d007      	beq.n	8001c94 <UART_WaitOnFlagUntilTimeout+0x30>
 8001c84:	f7fe ff8a 	bl	8000b9c <HAL_GetTick>
 8001c88:	4602      	mov	r2, r0
 8001c8a:	683b      	ldr	r3, [r7, #0]
 8001c8c:	1ad3      	subs	r3, r2, r3
 8001c8e:	69ba      	ldr	r2, [r7, #24]
 8001c90:	429a      	cmp	r2, r3
 8001c92:	d21d      	bcs.n	8001cd0 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8001c94:	68fb      	ldr	r3, [r7, #12]
 8001c96:	681b      	ldr	r3, [r3, #0]
 8001c98:	68da      	ldr	r2, [r3, #12]
 8001c9a:	68fb      	ldr	r3, [r7, #12]
 8001c9c:	681b      	ldr	r3, [r3, #0]
 8001c9e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8001ca2:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8001ca4:	68fb      	ldr	r3, [r7, #12]
 8001ca6:	681b      	ldr	r3, [r3, #0]
 8001ca8:	695a      	ldr	r2, [r3, #20]
 8001caa:	68fb      	ldr	r3, [r7, #12]
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	f022 0201 	bic.w	r2, r2, #1
 8001cb2:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8001cb4:	68fb      	ldr	r3, [r7, #12]
 8001cb6:	2220      	movs	r2, #32
 8001cb8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	2220      	movs	r2, #32
 8001cc0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8001cc4:	68fb      	ldr	r3, [r7, #12]
 8001cc6:	2200      	movs	r2, #0
 8001cc8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8001ccc:	2303      	movs	r3, #3
 8001cce:	e00f      	b.n	8001cf0 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	681b      	ldr	r3, [r3, #0]
 8001cd4:	681a      	ldr	r2, [r3, #0]
 8001cd6:	68bb      	ldr	r3, [r7, #8]
 8001cd8:	4013      	ands	r3, r2
 8001cda:	68ba      	ldr	r2, [r7, #8]
 8001cdc:	429a      	cmp	r2, r3
 8001cde:	bf0c      	ite	eq
 8001ce0:	2301      	moveq	r3, #1
 8001ce2:	2300      	movne	r3, #0
 8001ce4:	b2db      	uxtb	r3, r3
 8001ce6:	461a      	mov	r2, r3
 8001ce8:	79fb      	ldrb	r3, [r7, #7]
 8001cea:	429a      	cmp	r2, r3
 8001cec:	d0c3      	beq.n	8001c76 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8001cee:	2300      	movs	r3, #0
}
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	3710      	adds	r7, #16
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	bd80      	pop	{r7, pc}

08001cf8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8001cf8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001cfc:	b085      	sub	sp, #20
 8001cfe:	af00      	add	r7, sp, #0
 8001d00:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	691b      	ldr	r3, [r3, #16]
 8001d08:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8001d0c:	687b      	ldr	r3, [r7, #4]
 8001d0e:	68da      	ldr	r2, [r3, #12]
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	430a      	orrs	r2, r1
 8001d16:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	689a      	ldr	r2, [r3, #8]
 8001d1c:	687b      	ldr	r3, [r7, #4]
 8001d1e:	691b      	ldr	r3, [r3, #16]
 8001d20:	431a      	orrs	r2, r3
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	695b      	ldr	r3, [r3, #20]
 8001d26:	431a      	orrs	r2, r3
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	69db      	ldr	r3, [r3, #28]
 8001d2c:	4313      	orrs	r3, r2
 8001d2e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	68db      	ldr	r3, [r3, #12]
 8001d36:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8001d3a:	f023 030c 	bic.w	r3, r3, #12
 8001d3e:	687a      	ldr	r2, [r7, #4]
 8001d40:	6812      	ldr	r2, [r2, #0]
 8001d42:	68f9      	ldr	r1, [r7, #12]
 8001d44:	430b      	orrs	r3, r1
 8001d46:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	695b      	ldr	r3, [r3, #20]
 8001d4e:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8001d52:	687b      	ldr	r3, [r7, #4]
 8001d54:	699a      	ldr	r2, [r3, #24]
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	430a      	orrs	r2, r1
 8001d5c:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	69db      	ldr	r3, [r3, #28]
 8001d62:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001d66:	f040 818b 	bne.w	8002080 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8001d6a:	687b      	ldr	r3, [r7, #4]
 8001d6c:	681b      	ldr	r3, [r3, #0]
 8001d6e:	4ac1      	ldr	r2, [pc, #772]	; (8002074 <UART_SetConfig+0x37c>)
 8001d70:	4293      	cmp	r3, r2
 8001d72:	d005      	beq.n	8001d80 <UART_SetConfig+0x88>
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	681b      	ldr	r3, [r3, #0]
 8001d78:	4abf      	ldr	r2, [pc, #764]	; (8002078 <UART_SetConfig+0x380>)
 8001d7a:	4293      	cmp	r3, r2
 8001d7c:	f040 80bd 	bne.w	8001efa <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8001d80:	f7ff fdd0 	bl	8001924 <HAL_RCC_GetPCLK2Freq>
 8001d84:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8001d86:	68bb      	ldr	r3, [r7, #8]
 8001d88:	461d      	mov	r5, r3
 8001d8a:	f04f 0600 	mov.w	r6, #0
 8001d8e:	46a8      	mov	r8, r5
 8001d90:	46b1      	mov	r9, r6
 8001d92:	eb18 0308 	adds.w	r3, r8, r8
 8001d96:	eb49 0409 	adc.w	r4, r9, r9
 8001d9a:	4698      	mov	r8, r3
 8001d9c:	46a1      	mov	r9, r4
 8001d9e:	eb18 0805 	adds.w	r8, r8, r5
 8001da2:	eb49 0906 	adc.w	r9, r9, r6
 8001da6:	f04f 0100 	mov.w	r1, #0
 8001daa:	f04f 0200 	mov.w	r2, #0
 8001dae:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8001db2:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8001db6:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8001dba:	4688      	mov	r8, r1
 8001dbc:	4691      	mov	r9, r2
 8001dbe:	eb18 0005 	adds.w	r0, r8, r5
 8001dc2:	eb49 0106 	adc.w	r1, r9, r6
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	685b      	ldr	r3, [r3, #4]
 8001dca:	461d      	mov	r5, r3
 8001dcc:	f04f 0600 	mov.w	r6, #0
 8001dd0:	196b      	adds	r3, r5, r5
 8001dd2:	eb46 0406 	adc.w	r4, r6, r6
 8001dd6:	461a      	mov	r2, r3
 8001dd8:	4623      	mov	r3, r4
 8001dda:	f7fe fa59 	bl	8000290 <__aeabi_uldivmod>
 8001dde:	4603      	mov	r3, r0
 8001de0:	460c      	mov	r4, r1
 8001de2:	461a      	mov	r2, r3
 8001de4:	4ba5      	ldr	r3, [pc, #660]	; (800207c <UART_SetConfig+0x384>)
 8001de6:	fba3 2302 	umull	r2, r3, r3, r2
 8001dea:	095b      	lsrs	r3, r3, #5
 8001dec:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8001df0:	68bb      	ldr	r3, [r7, #8]
 8001df2:	461d      	mov	r5, r3
 8001df4:	f04f 0600 	mov.w	r6, #0
 8001df8:	46a9      	mov	r9, r5
 8001dfa:	46b2      	mov	sl, r6
 8001dfc:	eb19 0309 	adds.w	r3, r9, r9
 8001e00:	eb4a 040a 	adc.w	r4, sl, sl
 8001e04:	4699      	mov	r9, r3
 8001e06:	46a2      	mov	sl, r4
 8001e08:	eb19 0905 	adds.w	r9, r9, r5
 8001e0c:	eb4a 0a06 	adc.w	sl, sl, r6
 8001e10:	f04f 0100 	mov.w	r1, #0
 8001e14:	f04f 0200 	mov.w	r2, #0
 8001e18:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001e1c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8001e20:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8001e24:	4689      	mov	r9, r1
 8001e26:	4692      	mov	sl, r2
 8001e28:	eb19 0005 	adds.w	r0, r9, r5
 8001e2c:	eb4a 0106 	adc.w	r1, sl, r6
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	685b      	ldr	r3, [r3, #4]
 8001e34:	461d      	mov	r5, r3
 8001e36:	f04f 0600 	mov.w	r6, #0
 8001e3a:	196b      	adds	r3, r5, r5
 8001e3c:	eb46 0406 	adc.w	r4, r6, r6
 8001e40:	461a      	mov	r2, r3
 8001e42:	4623      	mov	r3, r4
 8001e44:	f7fe fa24 	bl	8000290 <__aeabi_uldivmod>
 8001e48:	4603      	mov	r3, r0
 8001e4a:	460c      	mov	r4, r1
 8001e4c:	461a      	mov	r2, r3
 8001e4e:	4b8b      	ldr	r3, [pc, #556]	; (800207c <UART_SetConfig+0x384>)
 8001e50:	fba3 1302 	umull	r1, r3, r3, r2
 8001e54:	095b      	lsrs	r3, r3, #5
 8001e56:	2164      	movs	r1, #100	; 0x64
 8001e58:	fb01 f303 	mul.w	r3, r1, r3
 8001e5c:	1ad3      	subs	r3, r2, r3
 8001e5e:	00db      	lsls	r3, r3, #3
 8001e60:	3332      	adds	r3, #50	; 0x32
 8001e62:	4a86      	ldr	r2, [pc, #536]	; (800207c <UART_SetConfig+0x384>)
 8001e64:	fba2 2303 	umull	r2, r3, r2, r3
 8001e68:	095b      	lsrs	r3, r3, #5
 8001e6a:	005b      	lsls	r3, r3, #1
 8001e6c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8001e70:	4498      	add	r8, r3
 8001e72:	68bb      	ldr	r3, [r7, #8]
 8001e74:	461d      	mov	r5, r3
 8001e76:	f04f 0600 	mov.w	r6, #0
 8001e7a:	46a9      	mov	r9, r5
 8001e7c:	46b2      	mov	sl, r6
 8001e7e:	eb19 0309 	adds.w	r3, r9, r9
 8001e82:	eb4a 040a 	adc.w	r4, sl, sl
 8001e86:	4699      	mov	r9, r3
 8001e88:	46a2      	mov	sl, r4
 8001e8a:	eb19 0905 	adds.w	r9, r9, r5
 8001e8e:	eb4a 0a06 	adc.w	sl, sl, r6
 8001e92:	f04f 0100 	mov.w	r1, #0
 8001e96:	f04f 0200 	mov.w	r2, #0
 8001e9a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001e9e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8001ea2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8001ea6:	4689      	mov	r9, r1
 8001ea8:	4692      	mov	sl, r2
 8001eaa:	eb19 0005 	adds.w	r0, r9, r5
 8001eae:	eb4a 0106 	adc.w	r1, sl, r6
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	685b      	ldr	r3, [r3, #4]
 8001eb6:	461d      	mov	r5, r3
 8001eb8:	f04f 0600 	mov.w	r6, #0
 8001ebc:	196b      	adds	r3, r5, r5
 8001ebe:	eb46 0406 	adc.w	r4, r6, r6
 8001ec2:	461a      	mov	r2, r3
 8001ec4:	4623      	mov	r3, r4
 8001ec6:	f7fe f9e3 	bl	8000290 <__aeabi_uldivmod>
 8001eca:	4603      	mov	r3, r0
 8001ecc:	460c      	mov	r4, r1
 8001ece:	461a      	mov	r2, r3
 8001ed0:	4b6a      	ldr	r3, [pc, #424]	; (800207c <UART_SetConfig+0x384>)
 8001ed2:	fba3 1302 	umull	r1, r3, r3, r2
 8001ed6:	095b      	lsrs	r3, r3, #5
 8001ed8:	2164      	movs	r1, #100	; 0x64
 8001eda:	fb01 f303 	mul.w	r3, r1, r3
 8001ede:	1ad3      	subs	r3, r2, r3
 8001ee0:	00db      	lsls	r3, r3, #3
 8001ee2:	3332      	adds	r3, #50	; 0x32
 8001ee4:	4a65      	ldr	r2, [pc, #404]	; (800207c <UART_SetConfig+0x384>)
 8001ee6:	fba2 2303 	umull	r2, r3, r2, r3
 8001eea:	095b      	lsrs	r3, r3, #5
 8001eec:	f003 0207 	and.w	r2, r3, #7
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	681b      	ldr	r3, [r3, #0]
 8001ef4:	4442      	add	r2, r8
 8001ef6:	609a      	str	r2, [r3, #8]
 8001ef8:	e26f      	b.n	80023da <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8001efa:	f7ff fcff 	bl	80018fc <HAL_RCC_GetPCLK1Freq>
 8001efe:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8001f00:	68bb      	ldr	r3, [r7, #8]
 8001f02:	461d      	mov	r5, r3
 8001f04:	f04f 0600 	mov.w	r6, #0
 8001f08:	46a8      	mov	r8, r5
 8001f0a:	46b1      	mov	r9, r6
 8001f0c:	eb18 0308 	adds.w	r3, r8, r8
 8001f10:	eb49 0409 	adc.w	r4, r9, r9
 8001f14:	4698      	mov	r8, r3
 8001f16:	46a1      	mov	r9, r4
 8001f18:	eb18 0805 	adds.w	r8, r8, r5
 8001f1c:	eb49 0906 	adc.w	r9, r9, r6
 8001f20:	f04f 0100 	mov.w	r1, #0
 8001f24:	f04f 0200 	mov.w	r2, #0
 8001f28:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8001f2c:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8001f30:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8001f34:	4688      	mov	r8, r1
 8001f36:	4691      	mov	r9, r2
 8001f38:	eb18 0005 	adds.w	r0, r8, r5
 8001f3c:	eb49 0106 	adc.w	r1, r9, r6
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	685b      	ldr	r3, [r3, #4]
 8001f44:	461d      	mov	r5, r3
 8001f46:	f04f 0600 	mov.w	r6, #0
 8001f4a:	196b      	adds	r3, r5, r5
 8001f4c:	eb46 0406 	adc.w	r4, r6, r6
 8001f50:	461a      	mov	r2, r3
 8001f52:	4623      	mov	r3, r4
 8001f54:	f7fe f99c 	bl	8000290 <__aeabi_uldivmod>
 8001f58:	4603      	mov	r3, r0
 8001f5a:	460c      	mov	r4, r1
 8001f5c:	461a      	mov	r2, r3
 8001f5e:	4b47      	ldr	r3, [pc, #284]	; (800207c <UART_SetConfig+0x384>)
 8001f60:	fba3 2302 	umull	r2, r3, r3, r2
 8001f64:	095b      	lsrs	r3, r3, #5
 8001f66:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8001f6a:	68bb      	ldr	r3, [r7, #8]
 8001f6c:	461d      	mov	r5, r3
 8001f6e:	f04f 0600 	mov.w	r6, #0
 8001f72:	46a9      	mov	r9, r5
 8001f74:	46b2      	mov	sl, r6
 8001f76:	eb19 0309 	adds.w	r3, r9, r9
 8001f7a:	eb4a 040a 	adc.w	r4, sl, sl
 8001f7e:	4699      	mov	r9, r3
 8001f80:	46a2      	mov	sl, r4
 8001f82:	eb19 0905 	adds.w	r9, r9, r5
 8001f86:	eb4a 0a06 	adc.w	sl, sl, r6
 8001f8a:	f04f 0100 	mov.w	r1, #0
 8001f8e:	f04f 0200 	mov.w	r2, #0
 8001f92:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8001f96:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8001f9a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8001f9e:	4689      	mov	r9, r1
 8001fa0:	4692      	mov	sl, r2
 8001fa2:	eb19 0005 	adds.w	r0, r9, r5
 8001fa6:	eb4a 0106 	adc.w	r1, sl, r6
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	685b      	ldr	r3, [r3, #4]
 8001fae:	461d      	mov	r5, r3
 8001fb0:	f04f 0600 	mov.w	r6, #0
 8001fb4:	196b      	adds	r3, r5, r5
 8001fb6:	eb46 0406 	adc.w	r4, r6, r6
 8001fba:	461a      	mov	r2, r3
 8001fbc:	4623      	mov	r3, r4
 8001fbe:	f7fe f967 	bl	8000290 <__aeabi_uldivmod>
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	460c      	mov	r4, r1
 8001fc6:	461a      	mov	r2, r3
 8001fc8:	4b2c      	ldr	r3, [pc, #176]	; (800207c <UART_SetConfig+0x384>)
 8001fca:	fba3 1302 	umull	r1, r3, r3, r2
 8001fce:	095b      	lsrs	r3, r3, #5
 8001fd0:	2164      	movs	r1, #100	; 0x64
 8001fd2:	fb01 f303 	mul.w	r3, r1, r3
 8001fd6:	1ad3      	subs	r3, r2, r3
 8001fd8:	00db      	lsls	r3, r3, #3
 8001fda:	3332      	adds	r3, #50	; 0x32
 8001fdc:	4a27      	ldr	r2, [pc, #156]	; (800207c <UART_SetConfig+0x384>)
 8001fde:	fba2 2303 	umull	r2, r3, r2, r3
 8001fe2:	095b      	lsrs	r3, r3, #5
 8001fe4:	005b      	lsls	r3, r3, #1
 8001fe6:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8001fea:	4498      	add	r8, r3
 8001fec:	68bb      	ldr	r3, [r7, #8]
 8001fee:	461d      	mov	r5, r3
 8001ff0:	f04f 0600 	mov.w	r6, #0
 8001ff4:	46a9      	mov	r9, r5
 8001ff6:	46b2      	mov	sl, r6
 8001ff8:	eb19 0309 	adds.w	r3, r9, r9
 8001ffc:	eb4a 040a 	adc.w	r4, sl, sl
 8002000:	4699      	mov	r9, r3
 8002002:	46a2      	mov	sl, r4
 8002004:	eb19 0905 	adds.w	r9, r9, r5
 8002008:	eb4a 0a06 	adc.w	sl, sl, r6
 800200c:	f04f 0100 	mov.w	r1, #0
 8002010:	f04f 0200 	mov.w	r2, #0
 8002014:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002018:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800201c:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002020:	4689      	mov	r9, r1
 8002022:	4692      	mov	sl, r2
 8002024:	eb19 0005 	adds.w	r0, r9, r5
 8002028:	eb4a 0106 	adc.w	r1, sl, r6
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	685b      	ldr	r3, [r3, #4]
 8002030:	461d      	mov	r5, r3
 8002032:	f04f 0600 	mov.w	r6, #0
 8002036:	196b      	adds	r3, r5, r5
 8002038:	eb46 0406 	adc.w	r4, r6, r6
 800203c:	461a      	mov	r2, r3
 800203e:	4623      	mov	r3, r4
 8002040:	f7fe f926 	bl	8000290 <__aeabi_uldivmod>
 8002044:	4603      	mov	r3, r0
 8002046:	460c      	mov	r4, r1
 8002048:	461a      	mov	r2, r3
 800204a:	4b0c      	ldr	r3, [pc, #48]	; (800207c <UART_SetConfig+0x384>)
 800204c:	fba3 1302 	umull	r1, r3, r3, r2
 8002050:	095b      	lsrs	r3, r3, #5
 8002052:	2164      	movs	r1, #100	; 0x64
 8002054:	fb01 f303 	mul.w	r3, r1, r3
 8002058:	1ad3      	subs	r3, r2, r3
 800205a:	00db      	lsls	r3, r3, #3
 800205c:	3332      	adds	r3, #50	; 0x32
 800205e:	4a07      	ldr	r2, [pc, #28]	; (800207c <UART_SetConfig+0x384>)
 8002060:	fba2 2303 	umull	r2, r3, r2, r3
 8002064:	095b      	lsrs	r3, r3, #5
 8002066:	f003 0207 	and.w	r2, r3, #7
 800206a:	687b      	ldr	r3, [r7, #4]
 800206c:	681b      	ldr	r3, [r3, #0]
 800206e:	4442      	add	r2, r8
 8002070:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8002072:	e1b2      	b.n	80023da <UART_SetConfig+0x6e2>
 8002074:	40011000 	.word	0x40011000
 8002078:	40011400 	.word	0x40011400
 800207c:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	4ad7      	ldr	r2, [pc, #860]	; (80023e4 <UART_SetConfig+0x6ec>)
 8002086:	4293      	cmp	r3, r2
 8002088:	d005      	beq.n	8002096 <UART_SetConfig+0x39e>
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	4ad6      	ldr	r2, [pc, #856]	; (80023e8 <UART_SetConfig+0x6f0>)
 8002090:	4293      	cmp	r3, r2
 8002092:	f040 80d1 	bne.w	8002238 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8002096:	f7ff fc45 	bl	8001924 <HAL_RCC_GetPCLK2Freq>
 800209a:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800209c:	68bb      	ldr	r3, [r7, #8]
 800209e:	469a      	mov	sl, r3
 80020a0:	f04f 0b00 	mov.w	fp, #0
 80020a4:	46d0      	mov	r8, sl
 80020a6:	46d9      	mov	r9, fp
 80020a8:	eb18 0308 	adds.w	r3, r8, r8
 80020ac:	eb49 0409 	adc.w	r4, r9, r9
 80020b0:	4698      	mov	r8, r3
 80020b2:	46a1      	mov	r9, r4
 80020b4:	eb18 080a 	adds.w	r8, r8, sl
 80020b8:	eb49 090b 	adc.w	r9, r9, fp
 80020bc:	f04f 0100 	mov.w	r1, #0
 80020c0:	f04f 0200 	mov.w	r2, #0
 80020c4:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80020c8:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80020cc:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80020d0:	4688      	mov	r8, r1
 80020d2:	4691      	mov	r9, r2
 80020d4:	eb1a 0508 	adds.w	r5, sl, r8
 80020d8:	eb4b 0609 	adc.w	r6, fp, r9
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	685b      	ldr	r3, [r3, #4]
 80020e0:	4619      	mov	r1, r3
 80020e2:	f04f 0200 	mov.w	r2, #0
 80020e6:	f04f 0300 	mov.w	r3, #0
 80020ea:	f04f 0400 	mov.w	r4, #0
 80020ee:	0094      	lsls	r4, r2, #2
 80020f0:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80020f4:	008b      	lsls	r3, r1, #2
 80020f6:	461a      	mov	r2, r3
 80020f8:	4623      	mov	r3, r4
 80020fa:	4628      	mov	r0, r5
 80020fc:	4631      	mov	r1, r6
 80020fe:	f7fe f8c7 	bl	8000290 <__aeabi_uldivmod>
 8002102:	4603      	mov	r3, r0
 8002104:	460c      	mov	r4, r1
 8002106:	461a      	mov	r2, r3
 8002108:	4bb8      	ldr	r3, [pc, #736]	; (80023ec <UART_SetConfig+0x6f4>)
 800210a:	fba3 2302 	umull	r2, r3, r3, r2
 800210e:	095b      	lsrs	r3, r3, #5
 8002110:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002114:	68bb      	ldr	r3, [r7, #8]
 8002116:	469b      	mov	fp, r3
 8002118:	f04f 0c00 	mov.w	ip, #0
 800211c:	46d9      	mov	r9, fp
 800211e:	46e2      	mov	sl, ip
 8002120:	eb19 0309 	adds.w	r3, r9, r9
 8002124:	eb4a 040a 	adc.w	r4, sl, sl
 8002128:	4699      	mov	r9, r3
 800212a:	46a2      	mov	sl, r4
 800212c:	eb19 090b 	adds.w	r9, r9, fp
 8002130:	eb4a 0a0c 	adc.w	sl, sl, ip
 8002134:	f04f 0100 	mov.w	r1, #0
 8002138:	f04f 0200 	mov.w	r2, #0
 800213c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002140:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002144:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002148:	4689      	mov	r9, r1
 800214a:	4692      	mov	sl, r2
 800214c:	eb1b 0509 	adds.w	r5, fp, r9
 8002150:	eb4c 060a 	adc.w	r6, ip, sl
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	685b      	ldr	r3, [r3, #4]
 8002158:	4619      	mov	r1, r3
 800215a:	f04f 0200 	mov.w	r2, #0
 800215e:	f04f 0300 	mov.w	r3, #0
 8002162:	f04f 0400 	mov.w	r4, #0
 8002166:	0094      	lsls	r4, r2, #2
 8002168:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800216c:	008b      	lsls	r3, r1, #2
 800216e:	461a      	mov	r2, r3
 8002170:	4623      	mov	r3, r4
 8002172:	4628      	mov	r0, r5
 8002174:	4631      	mov	r1, r6
 8002176:	f7fe f88b 	bl	8000290 <__aeabi_uldivmod>
 800217a:	4603      	mov	r3, r0
 800217c:	460c      	mov	r4, r1
 800217e:	461a      	mov	r2, r3
 8002180:	4b9a      	ldr	r3, [pc, #616]	; (80023ec <UART_SetConfig+0x6f4>)
 8002182:	fba3 1302 	umull	r1, r3, r3, r2
 8002186:	095b      	lsrs	r3, r3, #5
 8002188:	2164      	movs	r1, #100	; 0x64
 800218a:	fb01 f303 	mul.w	r3, r1, r3
 800218e:	1ad3      	subs	r3, r2, r3
 8002190:	011b      	lsls	r3, r3, #4
 8002192:	3332      	adds	r3, #50	; 0x32
 8002194:	4a95      	ldr	r2, [pc, #596]	; (80023ec <UART_SetConfig+0x6f4>)
 8002196:	fba2 2303 	umull	r2, r3, r2, r3
 800219a:	095b      	lsrs	r3, r3, #5
 800219c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80021a0:	4498      	add	r8, r3
 80021a2:	68bb      	ldr	r3, [r7, #8]
 80021a4:	469b      	mov	fp, r3
 80021a6:	f04f 0c00 	mov.w	ip, #0
 80021aa:	46d9      	mov	r9, fp
 80021ac:	46e2      	mov	sl, ip
 80021ae:	eb19 0309 	adds.w	r3, r9, r9
 80021b2:	eb4a 040a 	adc.w	r4, sl, sl
 80021b6:	4699      	mov	r9, r3
 80021b8:	46a2      	mov	sl, r4
 80021ba:	eb19 090b 	adds.w	r9, r9, fp
 80021be:	eb4a 0a0c 	adc.w	sl, sl, ip
 80021c2:	f04f 0100 	mov.w	r1, #0
 80021c6:	f04f 0200 	mov.w	r2, #0
 80021ca:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80021ce:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80021d2:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80021d6:	4689      	mov	r9, r1
 80021d8:	4692      	mov	sl, r2
 80021da:	eb1b 0509 	adds.w	r5, fp, r9
 80021de:	eb4c 060a 	adc.w	r6, ip, sl
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	685b      	ldr	r3, [r3, #4]
 80021e6:	4619      	mov	r1, r3
 80021e8:	f04f 0200 	mov.w	r2, #0
 80021ec:	f04f 0300 	mov.w	r3, #0
 80021f0:	f04f 0400 	mov.w	r4, #0
 80021f4:	0094      	lsls	r4, r2, #2
 80021f6:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80021fa:	008b      	lsls	r3, r1, #2
 80021fc:	461a      	mov	r2, r3
 80021fe:	4623      	mov	r3, r4
 8002200:	4628      	mov	r0, r5
 8002202:	4631      	mov	r1, r6
 8002204:	f7fe f844 	bl	8000290 <__aeabi_uldivmod>
 8002208:	4603      	mov	r3, r0
 800220a:	460c      	mov	r4, r1
 800220c:	461a      	mov	r2, r3
 800220e:	4b77      	ldr	r3, [pc, #476]	; (80023ec <UART_SetConfig+0x6f4>)
 8002210:	fba3 1302 	umull	r1, r3, r3, r2
 8002214:	095b      	lsrs	r3, r3, #5
 8002216:	2164      	movs	r1, #100	; 0x64
 8002218:	fb01 f303 	mul.w	r3, r1, r3
 800221c:	1ad3      	subs	r3, r2, r3
 800221e:	011b      	lsls	r3, r3, #4
 8002220:	3332      	adds	r3, #50	; 0x32
 8002222:	4a72      	ldr	r2, [pc, #456]	; (80023ec <UART_SetConfig+0x6f4>)
 8002224:	fba2 2303 	umull	r2, r3, r2, r3
 8002228:	095b      	lsrs	r3, r3, #5
 800222a:	f003 020f 	and.w	r2, r3, #15
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	681b      	ldr	r3, [r3, #0]
 8002232:	4442      	add	r2, r8
 8002234:	609a      	str	r2, [r3, #8]
 8002236:	e0d0      	b.n	80023da <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 8002238:	f7ff fb60 	bl	80018fc <HAL_RCC_GetPCLK1Freq>
 800223c:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800223e:	68bb      	ldr	r3, [r7, #8]
 8002240:	469a      	mov	sl, r3
 8002242:	f04f 0b00 	mov.w	fp, #0
 8002246:	46d0      	mov	r8, sl
 8002248:	46d9      	mov	r9, fp
 800224a:	eb18 0308 	adds.w	r3, r8, r8
 800224e:	eb49 0409 	adc.w	r4, r9, r9
 8002252:	4698      	mov	r8, r3
 8002254:	46a1      	mov	r9, r4
 8002256:	eb18 080a 	adds.w	r8, r8, sl
 800225a:	eb49 090b 	adc.w	r9, r9, fp
 800225e:	f04f 0100 	mov.w	r1, #0
 8002262:	f04f 0200 	mov.w	r2, #0
 8002266:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800226a:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800226e:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8002272:	4688      	mov	r8, r1
 8002274:	4691      	mov	r9, r2
 8002276:	eb1a 0508 	adds.w	r5, sl, r8
 800227a:	eb4b 0609 	adc.w	r6, fp, r9
 800227e:	687b      	ldr	r3, [r7, #4]
 8002280:	685b      	ldr	r3, [r3, #4]
 8002282:	4619      	mov	r1, r3
 8002284:	f04f 0200 	mov.w	r2, #0
 8002288:	f04f 0300 	mov.w	r3, #0
 800228c:	f04f 0400 	mov.w	r4, #0
 8002290:	0094      	lsls	r4, r2, #2
 8002292:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002296:	008b      	lsls	r3, r1, #2
 8002298:	461a      	mov	r2, r3
 800229a:	4623      	mov	r3, r4
 800229c:	4628      	mov	r0, r5
 800229e:	4631      	mov	r1, r6
 80022a0:	f7fd fff6 	bl	8000290 <__aeabi_uldivmod>
 80022a4:	4603      	mov	r3, r0
 80022a6:	460c      	mov	r4, r1
 80022a8:	461a      	mov	r2, r3
 80022aa:	4b50      	ldr	r3, [pc, #320]	; (80023ec <UART_SetConfig+0x6f4>)
 80022ac:	fba3 2302 	umull	r2, r3, r3, r2
 80022b0:	095b      	lsrs	r3, r3, #5
 80022b2:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80022b6:	68bb      	ldr	r3, [r7, #8]
 80022b8:	469b      	mov	fp, r3
 80022ba:	f04f 0c00 	mov.w	ip, #0
 80022be:	46d9      	mov	r9, fp
 80022c0:	46e2      	mov	sl, ip
 80022c2:	eb19 0309 	adds.w	r3, r9, r9
 80022c6:	eb4a 040a 	adc.w	r4, sl, sl
 80022ca:	4699      	mov	r9, r3
 80022cc:	46a2      	mov	sl, r4
 80022ce:	eb19 090b 	adds.w	r9, r9, fp
 80022d2:	eb4a 0a0c 	adc.w	sl, sl, ip
 80022d6:	f04f 0100 	mov.w	r1, #0
 80022da:	f04f 0200 	mov.w	r2, #0
 80022de:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80022e2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80022e6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80022ea:	4689      	mov	r9, r1
 80022ec:	4692      	mov	sl, r2
 80022ee:	eb1b 0509 	adds.w	r5, fp, r9
 80022f2:	eb4c 060a 	adc.w	r6, ip, sl
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	685b      	ldr	r3, [r3, #4]
 80022fa:	4619      	mov	r1, r3
 80022fc:	f04f 0200 	mov.w	r2, #0
 8002300:	f04f 0300 	mov.w	r3, #0
 8002304:	f04f 0400 	mov.w	r4, #0
 8002308:	0094      	lsls	r4, r2, #2
 800230a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800230e:	008b      	lsls	r3, r1, #2
 8002310:	461a      	mov	r2, r3
 8002312:	4623      	mov	r3, r4
 8002314:	4628      	mov	r0, r5
 8002316:	4631      	mov	r1, r6
 8002318:	f7fd ffba 	bl	8000290 <__aeabi_uldivmod>
 800231c:	4603      	mov	r3, r0
 800231e:	460c      	mov	r4, r1
 8002320:	461a      	mov	r2, r3
 8002322:	4b32      	ldr	r3, [pc, #200]	; (80023ec <UART_SetConfig+0x6f4>)
 8002324:	fba3 1302 	umull	r1, r3, r3, r2
 8002328:	095b      	lsrs	r3, r3, #5
 800232a:	2164      	movs	r1, #100	; 0x64
 800232c:	fb01 f303 	mul.w	r3, r1, r3
 8002330:	1ad3      	subs	r3, r2, r3
 8002332:	011b      	lsls	r3, r3, #4
 8002334:	3332      	adds	r3, #50	; 0x32
 8002336:	4a2d      	ldr	r2, [pc, #180]	; (80023ec <UART_SetConfig+0x6f4>)
 8002338:	fba2 2303 	umull	r2, r3, r2, r3
 800233c:	095b      	lsrs	r3, r3, #5
 800233e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002342:	4498      	add	r8, r3
 8002344:	68bb      	ldr	r3, [r7, #8]
 8002346:	469b      	mov	fp, r3
 8002348:	f04f 0c00 	mov.w	ip, #0
 800234c:	46d9      	mov	r9, fp
 800234e:	46e2      	mov	sl, ip
 8002350:	eb19 0309 	adds.w	r3, r9, r9
 8002354:	eb4a 040a 	adc.w	r4, sl, sl
 8002358:	4699      	mov	r9, r3
 800235a:	46a2      	mov	sl, r4
 800235c:	eb19 090b 	adds.w	r9, r9, fp
 8002360:	eb4a 0a0c 	adc.w	sl, sl, ip
 8002364:	f04f 0100 	mov.w	r1, #0
 8002368:	f04f 0200 	mov.w	r2, #0
 800236c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002370:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002374:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002378:	4689      	mov	r9, r1
 800237a:	4692      	mov	sl, r2
 800237c:	eb1b 0509 	adds.w	r5, fp, r9
 8002380:	eb4c 060a 	adc.w	r6, ip, sl
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	685b      	ldr	r3, [r3, #4]
 8002388:	4619      	mov	r1, r3
 800238a:	f04f 0200 	mov.w	r2, #0
 800238e:	f04f 0300 	mov.w	r3, #0
 8002392:	f04f 0400 	mov.w	r4, #0
 8002396:	0094      	lsls	r4, r2, #2
 8002398:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800239c:	008b      	lsls	r3, r1, #2
 800239e:	461a      	mov	r2, r3
 80023a0:	4623      	mov	r3, r4
 80023a2:	4628      	mov	r0, r5
 80023a4:	4631      	mov	r1, r6
 80023a6:	f7fd ff73 	bl	8000290 <__aeabi_uldivmod>
 80023aa:	4603      	mov	r3, r0
 80023ac:	460c      	mov	r4, r1
 80023ae:	461a      	mov	r2, r3
 80023b0:	4b0e      	ldr	r3, [pc, #56]	; (80023ec <UART_SetConfig+0x6f4>)
 80023b2:	fba3 1302 	umull	r1, r3, r3, r2
 80023b6:	095b      	lsrs	r3, r3, #5
 80023b8:	2164      	movs	r1, #100	; 0x64
 80023ba:	fb01 f303 	mul.w	r3, r1, r3
 80023be:	1ad3      	subs	r3, r2, r3
 80023c0:	011b      	lsls	r3, r3, #4
 80023c2:	3332      	adds	r3, #50	; 0x32
 80023c4:	4a09      	ldr	r2, [pc, #36]	; (80023ec <UART_SetConfig+0x6f4>)
 80023c6:	fba2 2303 	umull	r2, r3, r2, r3
 80023ca:	095b      	lsrs	r3, r3, #5
 80023cc:	f003 020f 	and.w	r2, r3, #15
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	681b      	ldr	r3, [r3, #0]
 80023d4:	4442      	add	r2, r8
 80023d6:	609a      	str	r2, [r3, #8]
}
 80023d8:	e7ff      	b.n	80023da <UART_SetConfig+0x6e2>
 80023da:	bf00      	nop
 80023dc:	3714      	adds	r7, #20
 80023de:	46bd      	mov	sp, r7
 80023e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80023e4:	40011000 	.word	0x40011000
 80023e8:	40011400 	.word	0x40011400
 80023ec:	51eb851f 	.word	0x51eb851f

080023f0 <__errno>:
 80023f0:	4b01      	ldr	r3, [pc, #4]	; (80023f8 <__errno+0x8>)
 80023f2:	6818      	ldr	r0, [r3, #0]
 80023f4:	4770      	bx	lr
 80023f6:	bf00      	nop
 80023f8:	2000000c 	.word	0x2000000c

080023fc <__libc_init_array>:
 80023fc:	b570      	push	{r4, r5, r6, lr}
 80023fe:	4e0d      	ldr	r6, [pc, #52]	; (8002434 <__libc_init_array+0x38>)
 8002400:	4c0d      	ldr	r4, [pc, #52]	; (8002438 <__libc_init_array+0x3c>)
 8002402:	1ba4      	subs	r4, r4, r6
 8002404:	10a4      	asrs	r4, r4, #2
 8002406:	2500      	movs	r5, #0
 8002408:	42a5      	cmp	r5, r4
 800240a:	d109      	bne.n	8002420 <__libc_init_array+0x24>
 800240c:	4e0b      	ldr	r6, [pc, #44]	; (800243c <__libc_init_array+0x40>)
 800240e:	4c0c      	ldr	r4, [pc, #48]	; (8002440 <__libc_init_array+0x44>)
 8002410:	f001 fdc8 	bl	8003fa4 <_init>
 8002414:	1ba4      	subs	r4, r4, r6
 8002416:	10a4      	asrs	r4, r4, #2
 8002418:	2500      	movs	r5, #0
 800241a:	42a5      	cmp	r5, r4
 800241c:	d105      	bne.n	800242a <__libc_init_array+0x2e>
 800241e:	bd70      	pop	{r4, r5, r6, pc}
 8002420:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002424:	4798      	blx	r3
 8002426:	3501      	adds	r5, #1
 8002428:	e7ee      	b.n	8002408 <__libc_init_array+0xc>
 800242a:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800242e:	4798      	blx	r3
 8002430:	3501      	adds	r5, #1
 8002432:	e7f2      	b.n	800241a <__libc_init_array+0x1e>
 8002434:	080041cc 	.word	0x080041cc
 8002438:	080041cc 	.word	0x080041cc
 800243c:	080041cc 	.word	0x080041cc
 8002440:	080041d0 	.word	0x080041d0

08002444 <memset>:
 8002444:	4402      	add	r2, r0
 8002446:	4603      	mov	r3, r0
 8002448:	4293      	cmp	r3, r2
 800244a:	d100      	bne.n	800244e <memset+0xa>
 800244c:	4770      	bx	lr
 800244e:	f803 1b01 	strb.w	r1, [r3], #1
 8002452:	e7f9      	b.n	8002448 <memset+0x4>

08002454 <iprintf>:
 8002454:	b40f      	push	{r0, r1, r2, r3}
 8002456:	4b0a      	ldr	r3, [pc, #40]	; (8002480 <iprintf+0x2c>)
 8002458:	b513      	push	{r0, r1, r4, lr}
 800245a:	681c      	ldr	r4, [r3, #0]
 800245c:	b124      	cbz	r4, 8002468 <iprintf+0x14>
 800245e:	69a3      	ldr	r3, [r4, #24]
 8002460:	b913      	cbnz	r3, 8002468 <iprintf+0x14>
 8002462:	4620      	mov	r0, r4
 8002464:	f000 f9d6 	bl	8002814 <__sinit>
 8002468:	ab05      	add	r3, sp, #20
 800246a:	9a04      	ldr	r2, [sp, #16]
 800246c:	68a1      	ldr	r1, [r4, #8]
 800246e:	9301      	str	r3, [sp, #4]
 8002470:	4620      	mov	r0, r4
 8002472:	f000 fbb3 	bl	8002bdc <_vfiprintf_r>
 8002476:	b002      	add	sp, #8
 8002478:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800247c:	b004      	add	sp, #16
 800247e:	4770      	bx	lr
 8002480:	2000000c 	.word	0x2000000c

08002484 <iscanf>:
 8002484:	b40f      	push	{r0, r1, r2, r3}
 8002486:	4b0a      	ldr	r3, [pc, #40]	; (80024b0 <iscanf+0x2c>)
 8002488:	b513      	push	{r0, r1, r4, lr}
 800248a:	681c      	ldr	r4, [r3, #0]
 800248c:	b124      	cbz	r4, 8002498 <iscanf+0x14>
 800248e:	69a3      	ldr	r3, [r4, #24]
 8002490:	b913      	cbnz	r3, 8002498 <iscanf+0x14>
 8002492:	4620      	mov	r0, r4
 8002494:	f000 f9be 	bl	8002814 <__sinit>
 8002498:	ab05      	add	r3, sp, #20
 800249a:	9a04      	ldr	r2, [sp, #16]
 800249c:	6861      	ldr	r1, [r4, #4]
 800249e:	9301      	str	r3, [sp, #4]
 80024a0:	4620      	mov	r0, r4
 80024a2:	f000 ff89 	bl	80033b8 <_vfiscanf_r>
 80024a6:	b002      	add	sp, #8
 80024a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80024ac:	b004      	add	sp, #16
 80024ae:	4770      	bx	lr
 80024b0:	2000000c 	.word	0x2000000c

080024b4 <setvbuf>:
 80024b4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80024b8:	461d      	mov	r5, r3
 80024ba:	4b51      	ldr	r3, [pc, #324]	; (8002600 <setvbuf+0x14c>)
 80024bc:	681e      	ldr	r6, [r3, #0]
 80024be:	4604      	mov	r4, r0
 80024c0:	460f      	mov	r7, r1
 80024c2:	4690      	mov	r8, r2
 80024c4:	b126      	cbz	r6, 80024d0 <setvbuf+0x1c>
 80024c6:	69b3      	ldr	r3, [r6, #24]
 80024c8:	b913      	cbnz	r3, 80024d0 <setvbuf+0x1c>
 80024ca:	4630      	mov	r0, r6
 80024cc:	f000 f9a2 	bl	8002814 <__sinit>
 80024d0:	4b4c      	ldr	r3, [pc, #304]	; (8002604 <setvbuf+0x150>)
 80024d2:	429c      	cmp	r4, r3
 80024d4:	d152      	bne.n	800257c <setvbuf+0xc8>
 80024d6:	6874      	ldr	r4, [r6, #4]
 80024d8:	f1b8 0f02 	cmp.w	r8, #2
 80024dc:	d006      	beq.n	80024ec <setvbuf+0x38>
 80024de:	f1b8 0f01 	cmp.w	r8, #1
 80024e2:	f200 8089 	bhi.w	80025f8 <setvbuf+0x144>
 80024e6:	2d00      	cmp	r5, #0
 80024e8:	f2c0 8086 	blt.w	80025f8 <setvbuf+0x144>
 80024ec:	4621      	mov	r1, r4
 80024ee:	4630      	mov	r0, r6
 80024f0:	f000 f914 	bl	800271c <_fflush_r>
 80024f4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80024f6:	b141      	cbz	r1, 800250a <setvbuf+0x56>
 80024f8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80024fc:	4299      	cmp	r1, r3
 80024fe:	d002      	beq.n	8002506 <setvbuf+0x52>
 8002500:	4630      	mov	r0, r6
 8002502:	f000 fa99 	bl	8002a38 <_free_r>
 8002506:	2300      	movs	r3, #0
 8002508:	6363      	str	r3, [r4, #52]	; 0x34
 800250a:	2300      	movs	r3, #0
 800250c:	61a3      	str	r3, [r4, #24]
 800250e:	6063      	str	r3, [r4, #4]
 8002510:	89a3      	ldrh	r3, [r4, #12]
 8002512:	061b      	lsls	r3, r3, #24
 8002514:	d503      	bpl.n	800251e <setvbuf+0x6a>
 8002516:	6921      	ldr	r1, [r4, #16]
 8002518:	4630      	mov	r0, r6
 800251a:	f000 fa8d 	bl	8002a38 <_free_r>
 800251e:	89a3      	ldrh	r3, [r4, #12]
 8002520:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8002524:	f023 0303 	bic.w	r3, r3, #3
 8002528:	f1b8 0f02 	cmp.w	r8, #2
 800252c:	81a3      	strh	r3, [r4, #12]
 800252e:	d05d      	beq.n	80025ec <setvbuf+0x138>
 8002530:	ab01      	add	r3, sp, #4
 8002532:	466a      	mov	r2, sp
 8002534:	4621      	mov	r1, r4
 8002536:	4630      	mov	r0, r6
 8002538:	f000 fa12 	bl	8002960 <__swhatbuf_r>
 800253c:	89a3      	ldrh	r3, [r4, #12]
 800253e:	4318      	orrs	r0, r3
 8002540:	81a0      	strh	r0, [r4, #12]
 8002542:	bb2d      	cbnz	r5, 8002590 <setvbuf+0xdc>
 8002544:	9d00      	ldr	r5, [sp, #0]
 8002546:	4628      	mov	r0, r5
 8002548:	f000 fa6e 	bl	8002a28 <malloc>
 800254c:	4607      	mov	r7, r0
 800254e:	2800      	cmp	r0, #0
 8002550:	d14e      	bne.n	80025f0 <setvbuf+0x13c>
 8002552:	f8dd 9000 	ldr.w	r9, [sp]
 8002556:	45a9      	cmp	r9, r5
 8002558:	d13c      	bne.n	80025d4 <setvbuf+0x120>
 800255a:	f04f 30ff 	mov.w	r0, #4294967295
 800255e:	89a3      	ldrh	r3, [r4, #12]
 8002560:	f043 0302 	orr.w	r3, r3, #2
 8002564:	81a3      	strh	r3, [r4, #12]
 8002566:	2300      	movs	r3, #0
 8002568:	60a3      	str	r3, [r4, #8]
 800256a:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800256e:	6023      	str	r3, [r4, #0]
 8002570:	6123      	str	r3, [r4, #16]
 8002572:	2301      	movs	r3, #1
 8002574:	6163      	str	r3, [r4, #20]
 8002576:	b003      	add	sp, #12
 8002578:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800257c:	4b22      	ldr	r3, [pc, #136]	; (8002608 <setvbuf+0x154>)
 800257e:	429c      	cmp	r4, r3
 8002580:	d101      	bne.n	8002586 <setvbuf+0xd2>
 8002582:	68b4      	ldr	r4, [r6, #8]
 8002584:	e7a8      	b.n	80024d8 <setvbuf+0x24>
 8002586:	4b21      	ldr	r3, [pc, #132]	; (800260c <setvbuf+0x158>)
 8002588:	429c      	cmp	r4, r3
 800258a:	bf08      	it	eq
 800258c:	68f4      	ldreq	r4, [r6, #12]
 800258e:	e7a3      	b.n	80024d8 <setvbuf+0x24>
 8002590:	2f00      	cmp	r7, #0
 8002592:	d0d8      	beq.n	8002546 <setvbuf+0x92>
 8002594:	69b3      	ldr	r3, [r6, #24]
 8002596:	b913      	cbnz	r3, 800259e <setvbuf+0xea>
 8002598:	4630      	mov	r0, r6
 800259a:	f000 f93b 	bl	8002814 <__sinit>
 800259e:	f1b8 0f01 	cmp.w	r8, #1
 80025a2:	bf08      	it	eq
 80025a4:	89a3      	ldrheq	r3, [r4, #12]
 80025a6:	6027      	str	r7, [r4, #0]
 80025a8:	bf04      	itt	eq
 80025aa:	f043 0301 	orreq.w	r3, r3, #1
 80025ae:	81a3      	strheq	r3, [r4, #12]
 80025b0:	89a3      	ldrh	r3, [r4, #12]
 80025b2:	f013 0008 	ands.w	r0, r3, #8
 80025b6:	e9c4 7504 	strd	r7, r5, [r4, #16]
 80025ba:	d01b      	beq.n	80025f4 <setvbuf+0x140>
 80025bc:	f013 0001 	ands.w	r0, r3, #1
 80025c0:	bf18      	it	ne
 80025c2:	426d      	negne	r5, r5
 80025c4:	f04f 0300 	mov.w	r3, #0
 80025c8:	bf1d      	ittte	ne
 80025ca:	60a3      	strne	r3, [r4, #8]
 80025cc:	61a5      	strne	r5, [r4, #24]
 80025ce:	4618      	movne	r0, r3
 80025d0:	60a5      	streq	r5, [r4, #8]
 80025d2:	e7d0      	b.n	8002576 <setvbuf+0xc2>
 80025d4:	4648      	mov	r0, r9
 80025d6:	f000 fa27 	bl	8002a28 <malloc>
 80025da:	4607      	mov	r7, r0
 80025dc:	2800      	cmp	r0, #0
 80025de:	d0bc      	beq.n	800255a <setvbuf+0xa6>
 80025e0:	89a3      	ldrh	r3, [r4, #12]
 80025e2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80025e6:	81a3      	strh	r3, [r4, #12]
 80025e8:	464d      	mov	r5, r9
 80025ea:	e7d3      	b.n	8002594 <setvbuf+0xe0>
 80025ec:	2000      	movs	r0, #0
 80025ee:	e7b6      	b.n	800255e <setvbuf+0xaa>
 80025f0:	46a9      	mov	r9, r5
 80025f2:	e7f5      	b.n	80025e0 <setvbuf+0x12c>
 80025f4:	60a0      	str	r0, [r4, #8]
 80025f6:	e7be      	b.n	8002576 <setvbuf+0xc2>
 80025f8:	f04f 30ff 	mov.w	r0, #4294967295
 80025fc:	e7bb      	b.n	8002576 <setvbuf+0xc2>
 80025fe:	bf00      	nop
 8002600:	2000000c 	.word	0x2000000c
 8002604:	08004028 	.word	0x08004028
 8002608:	08004048 	.word	0x08004048
 800260c:	08004008 	.word	0x08004008

08002610 <__sflush_r>:
 8002610:	898a      	ldrh	r2, [r1, #12]
 8002612:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002616:	4605      	mov	r5, r0
 8002618:	0710      	lsls	r0, r2, #28
 800261a:	460c      	mov	r4, r1
 800261c:	d458      	bmi.n	80026d0 <__sflush_r+0xc0>
 800261e:	684b      	ldr	r3, [r1, #4]
 8002620:	2b00      	cmp	r3, #0
 8002622:	dc05      	bgt.n	8002630 <__sflush_r+0x20>
 8002624:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8002626:	2b00      	cmp	r3, #0
 8002628:	dc02      	bgt.n	8002630 <__sflush_r+0x20>
 800262a:	2000      	movs	r0, #0
 800262c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002630:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002632:	2e00      	cmp	r6, #0
 8002634:	d0f9      	beq.n	800262a <__sflush_r+0x1a>
 8002636:	2300      	movs	r3, #0
 8002638:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800263c:	682f      	ldr	r7, [r5, #0]
 800263e:	6a21      	ldr	r1, [r4, #32]
 8002640:	602b      	str	r3, [r5, #0]
 8002642:	d032      	beq.n	80026aa <__sflush_r+0x9a>
 8002644:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002646:	89a3      	ldrh	r3, [r4, #12]
 8002648:	075a      	lsls	r2, r3, #29
 800264a:	d505      	bpl.n	8002658 <__sflush_r+0x48>
 800264c:	6863      	ldr	r3, [r4, #4]
 800264e:	1ac0      	subs	r0, r0, r3
 8002650:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002652:	b10b      	cbz	r3, 8002658 <__sflush_r+0x48>
 8002654:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002656:	1ac0      	subs	r0, r0, r3
 8002658:	2300      	movs	r3, #0
 800265a:	4602      	mov	r2, r0
 800265c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800265e:	6a21      	ldr	r1, [r4, #32]
 8002660:	4628      	mov	r0, r5
 8002662:	47b0      	blx	r6
 8002664:	1c43      	adds	r3, r0, #1
 8002666:	89a3      	ldrh	r3, [r4, #12]
 8002668:	d106      	bne.n	8002678 <__sflush_r+0x68>
 800266a:	6829      	ldr	r1, [r5, #0]
 800266c:	291d      	cmp	r1, #29
 800266e:	d848      	bhi.n	8002702 <__sflush_r+0xf2>
 8002670:	4a29      	ldr	r2, [pc, #164]	; (8002718 <__sflush_r+0x108>)
 8002672:	40ca      	lsrs	r2, r1
 8002674:	07d6      	lsls	r6, r2, #31
 8002676:	d544      	bpl.n	8002702 <__sflush_r+0xf2>
 8002678:	2200      	movs	r2, #0
 800267a:	6062      	str	r2, [r4, #4]
 800267c:	04d9      	lsls	r1, r3, #19
 800267e:	6922      	ldr	r2, [r4, #16]
 8002680:	6022      	str	r2, [r4, #0]
 8002682:	d504      	bpl.n	800268e <__sflush_r+0x7e>
 8002684:	1c42      	adds	r2, r0, #1
 8002686:	d101      	bne.n	800268c <__sflush_r+0x7c>
 8002688:	682b      	ldr	r3, [r5, #0]
 800268a:	b903      	cbnz	r3, 800268e <__sflush_r+0x7e>
 800268c:	6560      	str	r0, [r4, #84]	; 0x54
 800268e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002690:	602f      	str	r7, [r5, #0]
 8002692:	2900      	cmp	r1, #0
 8002694:	d0c9      	beq.n	800262a <__sflush_r+0x1a>
 8002696:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800269a:	4299      	cmp	r1, r3
 800269c:	d002      	beq.n	80026a4 <__sflush_r+0x94>
 800269e:	4628      	mov	r0, r5
 80026a0:	f000 f9ca 	bl	8002a38 <_free_r>
 80026a4:	2000      	movs	r0, #0
 80026a6:	6360      	str	r0, [r4, #52]	; 0x34
 80026a8:	e7c0      	b.n	800262c <__sflush_r+0x1c>
 80026aa:	2301      	movs	r3, #1
 80026ac:	4628      	mov	r0, r5
 80026ae:	47b0      	blx	r6
 80026b0:	1c41      	adds	r1, r0, #1
 80026b2:	d1c8      	bne.n	8002646 <__sflush_r+0x36>
 80026b4:	682b      	ldr	r3, [r5, #0]
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	d0c5      	beq.n	8002646 <__sflush_r+0x36>
 80026ba:	2b1d      	cmp	r3, #29
 80026bc:	d001      	beq.n	80026c2 <__sflush_r+0xb2>
 80026be:	2b16      	cmp	r3, #22
 80026c0:	d101      	bne.n	80026c6 <__sflush_r+0xb6>
 80026c2:	602f      	str	r7, [r5, #0]
 80026c4:	e7b1      	b.n	800262a <__sflush_r+0x1a>
 80026c6:	89a3      	ldrh	r3, [r4, #12]
 80026c8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80026cc:	81a3      	strh	r3, [r4, #12]
 80026ce:	e7ad      	b.n	800262c <__sflush_r+0x1c>
 80026d0:	690f      	ldr	r7, [r1, #16]
 80026d2:	2f00      	cmp	r7, #0
 80026d4:	d0a9      	beq.n	800262a <__sflush_r+0x1a>
 80026d6:	0793      	lsls	r3, r2, #30
 80026d8:	680e      	ldr	r6, [r1, #0]
 80026da:	bf08      	it	eq
 80026dc:	694b      	ldreq	r3, [r1, #20]
 80026de:	600f      	str	r7, [r1, #0]
 80026e0:	bf18      	it	ne
 80026e2:	2300      	movne	r3, #0
 80026e4:	eba6 0807 	sub.w	r8, r6, r7
 80026e8:	608b      	str	r3, [r1, #8]
 80026ea:	f1b8 0f00 	cmp.w	r8, #0
 80026ee:	dd9c      	ble.n	800262a <__sflush_r+0x1a>
 80026f0:	4643      	mov	r3, r8
 80026f2:	463a      	mov	r2, r7
 80026f4:	6a21      	ldr	r1, [r4, #32]
 80026f6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80026f8:	4628      	mov	r0, r5
 80026fa:	47b0      	blx	r6
 80026fc:	2800      	cmp	r0, #0
 80026fe:	dc06      	bgt.n	800270e <__sflush_r+0xfe>
 8002700:	89a3      	ldrh	r3, [r4, #12]
 8002702:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002706:	81a3      	strh	r3, [r4, #12]
 8002708:	f04f 30ff 	mov.w	r0, #4294967295
 800270c:	e78e      	b.n	800262c <__sflush_r+0x1c>
 800270e:	4407      	add	r7, r0
 8002710:	eba8 0800 	sub.w	r8, r8, r0
 8002714:	e7e9      	b.n	80026ea <__sflush_r+0xda>
 8002716:	bf00      	nop
 8002718:	20400001 	.word	0x20400001

0800271c <_fflush_r>:
 800271c:	b538      	push	{r3, r4, r5, lr}
 800271e:	690b      	ldr	r3, [r1, #16]
 8002720:	4605      	mov	r5, r0
 8002722:	460c      	mov	r4, r1
 8002724:	b1db      	cbz	r3, 800275e <_fflush_r+0x42>
 8002726:	b118      	cbz	r0, 8002730 <_fflush_r+0x14>
 8002728:	6983      	ldr	r3, [r0, #24]
 800272a:	b90b      	cbnz	r3, 8002730 <_fflush_r+0x14>
 800272c:	f000 f872 	bl	8002814 <__sinit>
 8002730:	4b0c      	ldr	r3, [pc, #48]	; (8002764 <_fflush_r+0x48>)
 8002732:	429c      	cmp	r4, r3
 8002734:	d109      	bne.n	800274a <_fflush_r+0x2e>
 8002736:	686c      	ldr	r4, [r5, #4]
 8002738:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800273c:	b17b      	cbz	r3, 800275e <_fflush_r+0x42>
 800273e:	4621      	mov	r1, r4
 8002740:	4628      	mov	r0, r5
 8002742:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002746:	f7ff bf63 	b.w	8002610 <__sflush_r>
 800274a:	4b07      	ldr	r3, [pc, #28]	; (8002768 <_fflush_r+0x4c>)
 800274c:	429c      	cmp	r4, r3
 800274e:	d101      	bne.n	8002754 <_fflush_r+0x38>
 8002750:	68ac      	ldr	r4, [r5, #8]
 8002752:	e7f1      	b.n	8002738 <_fflush_r+0x1c>
 8002754:	4b05      	ldr	r3, [pc, #20]	; (800276c <_fflush_r+0x50>)
 8002756:	429c      	cmp	r4, r3
 8002758:	bf08      	it	eq
 800275a:	68ec      	ldreq	r4, [r5, #12]
 800275c:	e7ec      	b.n	8002738 <_fflush_r+0x1c>
 800275e:	2000      	movs	r0, #0
 8002760:	bd38      	pop	{r3, r4, r5, pc}
 8002762:	bf00      	nop
 8002764:	08004028 	.word	0x08004028
 8002768:	08004048 	.word	0x08004048
 800276c:	08004008 	.word	0x08004008

08002770 <fflush>:
 8002770:	4601      	mov	r1, r0
 8002772:	b920      	cbnz	r0, 800277e <fflush+0xe>
 8002774:	4b04      	ldr	r3, [pc, #16]	; (8002788 <fflush+0x18>)
 8002776:	4905      	ldr	r1, [pc, #20]	; (800278c <fflush+0x1c>)
 8002778:	6818      	ldr	r0, [r3, #0]
 800277a:	f000 b8d3 	b.w	8002924 <_fwalk_reent>
 800277e:	4b04      	ldr	r3, [pc, #16]	; (8002790 <fflush+0x20>)
 8002780:	6818      	ldr	r0, [r3, #0]
 8002782:	f7ff bfcb 	b.w	800271c <_fflush_r>
 8002786:	bf00      	nop
 8002788:	08004004 	.word	0x08004004
 800278c:	0800271d 	.word	0x0800271d
 8002790:	2000000c 	.word	0x2000000c

08002794 <std>:
 8002794:	2300      	movs	r3, #0
 8002796:	b510      	push	{r4, lr}
 8002798:	4604      	mov	r4, r0
 800279a:	e9c0 3300 	strd	r3, r3, [r0]
 800279e:	6083      	str	r3, [r0, #8]
 80027a0:	8181      	strh	r1, [r0, #12]
 80027a2:	6643      	str	r3, [r0, #100]	; 0x64
 80027a4:	81c2      	strh	r2, [r0, #14]
 80027a6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80027aa:	6183      	str	r3, [r0, #24]
 80027ac:	4619      	mov	r1, r3
 80027ae:	2208      	movs	r2, #8
 80027b0:	305c      	adds	r0, #92	; 0x5c
 80027b2:	f7ff fe47 	bl	8002444 <memset>
 80027b6:	4b05      	ldr	r3, [pc, #20]	; (80027cc <std+0x38>)
 80027b8:	6263      	str	r3, [r4, #36]	; 0x24
 80027ba:	4b05      	ldr	r3, [pc, #20]	; (80027d0 <std+0x3c>)
 80027bc:	62a3      	str	r3, [r4, #40]	; 0x28
 80027be:	4b05      	ldr	r3, [pc, #20]	; (80027d4 <std+0x40>)
 80027c0:	62e3      	str	r3, [r4, #44]	; 0x2c
 80027c2:	4b05      	ldr	r3, [pc, #20]	; (80027d8 <std+0x44>)
 80027c4:	6224      	str	r4, [r4, #32]
 80027c6:	6323      	str	r3, [r4, #48]	; 0x30
 80027c8:	bd10      	pop	{r4, pc}
 80027ca:	bf00      	nop
 80027cc:	08003869 	.word	0x08003869
 80027d0:	0800388b 	.word	0x0800388b
 80027d4:	080038c3 	.word	0x080038c3
 80027d8:	080038e7 	.word	0x080038e7

080027dc <_cleanup_r>:
 80027dc:	4901      	ldr	r1, [pc, #4]	; (80027e4 <_cleanup_r+0x8>)
 80027de:	f000 b8a1 	b.w	8002924 <_fwalk_reent>
 80027e2:	bf00      	nop
 80027e4:	0800271d 	.word	0x0800271d

080027e8 <__sfmoreglue>:
 80027e8:	b570      	push	{r4, r5, r6, lr}
 80027ea:	1e4a      	subs	r2, r1, #1
 80027ec:	2568      	movs	r5, #104	; 0x68
 80027ee:	4355      	muls	r5, r2
 80027f0:	460e      	mov	r6, r1
 80027f2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80027f6:	f000 f96d 	bl	8002ad4 <_malloc_r>
 80027fa:	4604      	mov	r4, r0
 80027fc:	b140      	cbz	r0, 8002810 <__sfmoreglue+0x28>
 80027fe:	2100      	movs	r1, #0
 8002800:	e9c0 1600 	strd	r1, r6, [r0]
 8002804:	300c      	adds	r0, #12
 8002806:	60a0      	str	r0, [r4, #8]
 8002808:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800280c:	f7ff fe1a 	bl	8002444 <memset>
 8002810:	4620      	mov	r0, r4
 8002812:	bd70      	pop	{r4, r5, r6, pc}

08002814 <__sinit>:
 8002814:	6983      	ldr	r3, [r0, #24]
 8002816:	b510      	push	{r4, lr}
 8002818:	4604      	mov	r4, r0
 800281a:	bb33      	cbnz	r3, 800286a <__sinit+0x56>
 800281c:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 8002820:	6503      	str	r3, [r0, #80]	; 0x50
 8002822:	4b12      	ldr	r3, [pc, #72]	; (800286c <__sinit+0x58>)
 8002824:	4a12      	ldr	r2, [pc, #72]	; (8002870 <__sinit+0x5c>)
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	6282      	str	r2, [r0, #40]	; 0x28
 800282a:	4298      	cmp	r0, r3
 800282c:	bf04      	itt	eq
 800282e:	2301      	moveq	r3, #1
 8002830:	6183      	streq	r3, [r0, #24]
 8002832:	f000 f81f 	bl	8002874 <__sfp>
 8002836:	6060      	str	r0, [r4, #4]
 8002838:	4620      	mov	r0, r4
 800283a:	f000 f81b 	bl	8002874 <__sfp>
 800283e:	60a0      	str	r0, [r4, #8]
 8002840:	4620      	mov	r0, r4
 8002842:	f000 f817 	bl	8002874 <__sfp>
 8002846:	2200      	movs	r2, #0
 8002848:	60e0      	str	r0, [r4, #12]
 800284a:	2104      	movs	r1, #4
 800284c:	6860      	ldr	r0, [r4, #4]
 800284e:	f7ff ffa1 	bl	8002794 <std>
 8002852:	2201      	movs	r2, #1
 8002854:	2109      	movs	r1, #9
 8002856:	68a0      	ldr	r0, [r4, #8]
 8002858:	f7ff ff9c 	bl	8002794 <std>
 800285c:	2202      	movs	r2, #2
 800285e:	2112      	movs	r1, #18
 8002860:	68e0      	ldr	r0, [r4, #12]
 8002862:	f7ff ff97 	bl	8002794 <std>
 8002866:	2301      	movs	r3, #1
 8002868:	61a3      	str	r3, [r4, #24]
 800286a:	bd10      	pop	{r4, pc}
 800286c:	08004004 	.word	0x08004004
 8002870:	080027dd 	.word	0x080027dd

08002874 <__sfp>:
 8002874:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002876:	4b1b      	ldr	r3, [pc, #108]	; (80028e4 <__sfp+0x70>)
 8002878:	681e      	ldr	r6, [r3, #0]
 800287a:	69b3      	ldr	r3, [r6, #24]
 800287c:	4607      	mov	r7, r0
 800287e:	b913      	cbnz	r3, 8002886 <__sfp+0x12>
 8002880:	4630      	mov	r0, r6
 8002882:	f7ff ffc7 	bl	8002814 <__sinit>
 8002886:	3648      	adds	r6, #72	; 0x48
 8002888:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800288c:	3b01      	subs	r3, #1
 800288e:	d503      	bpl.n	8002898 <__sfp+0x24>
 8002890:	6833      	ldr	r3, [r6, #0]
 8002892:	b133      	cbz	r3, 80028a2 <__sfp+0x2e>
 8002894:	6836      	ldr	r6, [r6, #0]
 8002896:	e7f7      	b.n	8002888 <__sfp+0x14>
 8002898:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800289c:	b16d      	cbz	r5, 80028ba <__sfp+0x46>
 800289e:	3468      	adds	r4, #104	; 0x68
 80028a0:	e7f4      	b.n	800288c <__sfp+0x18>
 80028a2:	2104      	movs	r1, #4
 80028a4:	4638      	mov	r0, r7
 80028a6:	f7ff ff9f 	bl	80027e8 <__sfmoreglue>
 80028aa:	6030      	str	r0, [r6, #0]
 80028ac:	2800      	cmp	r0, #0
 80028ae:	d1f1      	bne.n	8002894 <__sfp+0x20>
 80028b0:	230c      	movs	r3, #12
 80028b2:	603b      	str	r3, [r7, #0]
 80028b4:	4604      	mov	r4, r0
 80028b6:	4620      	mov	r0, r4
 80028b8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80028ba:	4b0b      	ldr	r3, [pc, #44]	; (80028e8 <__sfp+0x74>)
 80028bc:	6665      	str	r5, [r4, #100]	; 0x64
 80028be:	e9c4 5500 	strd	r5, r5, [r4]
 80028c2:	60a5      	str	r5, [r4, #8]
 80028c4:	e9c4 3503 	strd	r3, r5, [r4, #12]
 80028c8:	e9c4 5505 	strd	r5, r5, [r4, #20]
 80028cc:	2208      	movs	r2, #8
 80028ce:	4629      	mov	r1, r5
 80028d0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80028d4:	f7ff fdb6 	bl	8002444 <memset>
 80028d8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80028dc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80028e0:	e7e9      	b.n	80028b6 <__sfp+0x42>
 80028e2:	bf00      	nop
 80028e4:	08004004 	.word	0x08004004
 80028e8:	ffff0001 	.word	0xffff0001

080028ec <_fwalk>:
 80028ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80028f0:	4688      	mov	r8, r1
 80028f2:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80028f6:	2600      	movs	r6, #0
 80028f8:	b914      	cbnz	r4, 8002900 <_fwalk+0x14>
 80028fa:	4630      	mov	r0, r6
 80028fc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002900:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 8002904:	3f01      	subs	r7, #1
 8002906:	d501      	bpl.n	800290c <_fwalk+0x20>
 8002908:	6824      	ldr	r4, [r4, #0]
 800290a:	e7f5      	b.n	80028f8 <_fwalk+0xc>
 800290c:	89ab      	ldrh	r3, [r5, #12]
 800290e:	2b01      	cmp	r3, #1
 8002910:	d906      	bls.n	8002920 <_fwalk+0x34>
 8002912:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002916:	3301      	adds	r3, #1
 8002918:	d002      	beq.n	8002920 <_fwalk+0x34>
 800291a:	4628      	mov	r0, r5
 800291c:	47c0      	blx	r8
 800291e:	4306      	orrs	r6, r0
 8002920:	3568      	adds	r5, #104	; 0x68
 8002922:	e7ef      	b.n	8002904 <_fwalk+0x18>

08002924 <_fwalk_reent>:
 8002924:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8002928:	4680      	mov	r8, r0
 800292a:	4689      	mov	r9, r1
 800292c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8002930:	2600      	movs	r6, #0
 8002932:	b914      	cbnz	r4, 800293a <_fwalk_reent+0x16>
 8002934:	4630      	mov	r0, r6
 8002936:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800293a:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800293e:	3f01      	subs	r7, #1
 8002940:	d501      	bpl.n	8002946 <_fwalk_reent+0x22>
 8002942:	6824      	ldr	r4, [r4, #0]
 8002944:	e7f5      	b.n	8002932 <_fwalk_reent+0xe>
 8002946:	89ab      	ldrh	r3, [r5, #12]
 8002948:	2b01      	cmp	r3, #1
 800294a:	d907      	bls.n	800295c <_fwalk_reent+0x38>
 800294c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8002950:	3301      	adds	r3, #1
 8002952:	d003      	beq.n	800295c <_fwalk_reent+0x38>
 8002954:	4629      	mov	r1, r5
 8002956:	4640      	mov	r0, r8
 8002958:	47c8      	blx	r9
 800295a:	4306      	orrs	r6, r0
 800295c:	3568      	adds	r5, #104	; 0x68
 800295e:	e7ee      	b.n	800293e <_fwalk_reent+0x1a>

08002960 <__swhatbuf_r>:
 8002960:	b570      	push	{r4, r5, r6, lr}
 8002962:	460e      	mov	r6, r1
 8002964:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002968:	2900      	cmp	r1, #0
 800296a:	b096      	sub	sp, #88	; 0x58
 800296c:	4614      	mov	r4, r2
 800296e:	461d      	mov	r5, r3
 8002970:	da07      	bge.n	8002982 <__swhatbuf_r+0x22>
 8002972:	2300      	movs	r3, #0
 8002974:	602b      	str	r3, [r5, #0]
 8002976:	89b3      	ldrh	r3, [r6, #12]
 8002978:	061a      	lsls	r2, r3, #24
 800297a:	d410      	bmi.n	800299e <__swhatbuf_r+0x3e>
 800297c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002980:	e00e      	b.n	80029a0 <__swhatbuf_r+0x40>
 8002982:	466a      	mov	r2, sp
 8002984:	f001 fa5a 	bl	8003e3c <_fstat_r>
 8002988:	2800      	cmp	r0, #0
 800298a:	dbf2      	blt.n	8002972 <__swhatbuf_r+0x12>
 800298c:	9a01      	ldr	r2, [sp, #4]
 800298e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8002992:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8002996:	425a      	negs	r2, r3
 8002998:	415a      	adcs	r2, r3
 800299a:	602a      	str	r2, [r5, #0]
 800299c:	e7ee      	b.n	800297c <__swhatbuf_r+0x1c>
 800299e:	2340      	movs	r3, #64	; 0x40
 80029a0:	2000      	movs	r0, #0
 80029a2:	6023      	str	r3, [r4, #0]
 80029a4:	b016      	add	sp, #88	; 0x58
 80029a6:	bd70      	pop	{r4, r5, r6, pc}

080029a8 <__smakebuf_r>:
 80029a8:	898b      	ldrh	r3, [r1, #12]
 80029aa:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80029ac:	079d      	lsls	r5, r3, #30
 80029ae:	4606      	mov	r6, r0
 80029b0:	460c      	mov	r4, r1
 80029b2:	d507      	bpl.n	80029c4 <__smakebuf_r+0x1c>
 80029b4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80029b8:	6023      	str	r3, [r4, #0]
 80029ba:	6123      	str	r3, [r4, #16]
 80029bc:	2301      	movs	r3, #1
 80029be:	6163      	str	r3, [r4, #20]
 80029c0:	b002      	add	sp, #8
 80029c2:	bd70      	pop	{r4, r5, r6, pc}
 80029c4:	ab01      	add	r3, sp, #4
 80029c6:	466a      	mov	r2, sp
 80029c8:	f7ff ffca 	bl	8002960 <__swhatbuf_r>
 80029cc:	9900      	ldr	r1, [sp, #0]
 80029ce:	4605      	mov	r5, r0
 80029d0:	4630      	mov	r0, r6
 80029d2:	f000 f87f 	bl	8002ad4 <_malloc_r>
 80029d6:	b948      	cbnz	r0, 80029ec <__smakebuf_r+0x44>
 80029d8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80029dc:	059a      	lsls	r2, r3, #22
 80029de:	d4ef      	bmi.n	80029c0 <__smakebuf_r+0x18>
 80029e0:	f023 0303 	bic.w	r3, r3, #3
 80029e4:	f043 0302 	orr.w	r3, r3, #2
 80029e8:	81a3      	strh	r3, [r4, #12]
 80029ea:	e7e3      	b.n	80029b4 <__smakebuf_r+0xc>
 80029ec:	4b0d      	ldr	r3, [pc, #52]	; (8002a24 <__smakebuf_r+0x7c>)
 80029ee:	62b3      	str	r3, [r6, #40]	; 0x28
 80029f0:	89a3      	ldrh	r3, [r4, #12]
 80029f2:	6020      	str	r0, [r4, #0]
 80029f4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80029f8:	81a3      	strh	r3, [r4, #12]
 80029fa:	9b00      	ldr	r3, [sp, #0]
 80029fc:	6163      	str	r3, [r4, #20]
 80029fe:	9b01      	ldr	r3, [sp, #4]
 8002a00:	6120      	str	r0, [r4, #16]
 8002a02:	b15b      	cbz	r3, 8002a1c <__smakebuf_r+0x74>
 8002a04:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002a08:	4630      	mov	r0, r6
 8002a0a:	f001 fa29 	bl	8003e60 <_isatty_r>
 8002a0e:	b128      	cbz	r0, 8002a1c <__smakebuf_r+0x74>
 8002a10:	89a3      	ldrh	r3, [r4, #12]
 8002a12:	f023 0303 	bic.w	r3, r3, #3
 8002a16:	f043 0301 	orr.w	r3, r3, #1
 8002a1a:	81a3      	strh	r3, [r4, #12]
 8002a1c:	89a3      	ldrh	r3, [r4, #12]
 8002a1e:	431d      	orrs	r5, r3
 8002a20:	81a5      	strh	r5, [r4, #12]
 8002a22:	e7cd      	b.n	80029c0 <__smakebuf_r+0x18>
 8002a24:	080027dd 	.word	0x080027dd

08002a28 <malloc>:
 8002a28:	4b02      	ldr	r3, [pc, #8]	; (8002a34 <malloc+0xc>)
 8002a2a:	4601      	mov	r1, r0
 8002a2c:	6818      	ldr	r0, [r3, #0]
 8002a2e:	f000 b851 	b.w	8002ad4 <_malloc_r>
 8002a32:	bf00      	nop
 8002a34:	2000000c 	.word	0x2000000c

08002a38 <_free_r>:
 8002a38:	b538      	push	{r3, r4, r5, lr}
 8002a3a:	4605      	mov	r5, r0
 8002a3c:	2900      	cmp	r1, #0
 8002a3e:	d045      	beq.n	8002acc <_free_r+0x94>
 8002a40:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002a44:	1f0c      	subs	r4, r1, #4
 8002a46:	2b00      	cmp	r3, #0
 8002a48:	bfb8      	it	lt
 8002a4a:	18e4      	addlt	r4, r4, r3
 8002a4c:	f001 fa59 	bl	8003f02 <__malloc_lock>
 8002a50:	4a1f      	ldr	r2, [pc, #124]	; (8002ad0 <_free_r+0x98>)
 8002a52:	6813      	ldr	r3, [r2, #0]
 8002a54:	4610      	mov	r0, r2
 8002a56:	b933      	cbnz	r3, 8002a66 <_free_r+0x2e>
 8002a58:	6063      	str	r3, [r4, #4]
 8002a5a:	6014      	str	r4, [r2, #0]
 8002a5c:	4628      	mov	r0, r5
 8002a5e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002a62:	f001 ba4f 	b.w	8003f04 <__malloc_unlock>
 8002a66:	42a3      	cmp	r3, r4
 8002a68:	d90c      	bls.n	8002a84 <_free_r+0x4c>
 8002a6a:	6821      	ldr	r1, [r4, #0]
 8002a6c:	1862      	adds	r2, r4, r1
 8002a6e:	4293      	cmp	r3, r2
 8002a70:	bf04      	itt	eq
 8002a72:	681a      	ldreq	r2, [r3, #0]
 8002a74:	685b      	ldreq	r3, [r3, #4]
 8002a76:	6063      	str	r3, [r4, #4]
 8002a78:	bf04      	itt	eq
 8002a7a:	1852      	addeq	r2, r2, r1
 8002a7c:	6022      	streq	r2, [r4, #0]
 8002a7e:	6004      	str	r4, [r0, #0]
 8002a80:	e7ec      	b.n	8002a5c <_free_r+0x24>
 8002a82:	4613      	mov	r3, r2
 8002a84:	685a      	ldr	r2, [r3, #4]
 8002a86:	b10a      	cbz	r2, 8002a8c <_free_r+0x54>
 8002a88:	42a2      	cmp	r2, r4
 8002a8a:	d9fa      	bls.n	8002a82 <_free_r+0x4a>
 8002a8c:	6819      	ldr	r1, [r3, #0]
 8002a8e:	1858      	adds	r0, r3, r1
 8002a90:	42a0      	cmp	r0, r4
 8002a92:	d10b      	bne.n	8002aac <_free_r+0x74>
 8002a94:	6820      	ldr	r0, [r4, #0]
 8002a96:	4401      	add	r1, r0
 8002a98:	1858      	adds	r0, r3, r1
 8002a9a:	4282      	cmp	r2, r0
 8002a9c:	6019      	str	r1, [r3, #0]
 8002a9e:	d1dd      	bne.n	8002a5c <_free_r+0x24>
 8002aa0:	6810      	ldr	r0, [r2, #0]
 8002aa2:	6852      	ldr	r2, [r2, #4]
 8002aa4:	605a      	str	r2, [r3, #4]
 8002aa6:	4401      	add	r1, r0
 8002aa8:	6019      	str	r1, [r3, #0]
 8002aaa:	e7d7      	b.n	8002a5c <_free_r+0x24>
 8002aac:	d902      	bls.n	8002ab4 <_free_r+0x7c>
 8002aae:	230c      	movs	r3, #12
 8002ab0:	602b      	str	r3, [r5, #0]
 8002ab2:	e7d3      	b.n	8002a5c <_free_r+0x24>
 8002ab4:	6820      	ldr	r0, [r4, #0]
 8002ab6:	1821      	adds	r1, r4, r0
 8002ab8:	428a      	cmp	r2, r1
 8002aba:	bf04      	itt	eq
 8002abc:	6811      	ldreq	r1, [r2, #0]
 8002abe:	6852      	ldreq	r2, [r2, #4]
 8002ac0:	6062      	str	r2, [r4, #4]
 8002ac2:	bf04      	itt	eq
 8002ac4:	1809      	addeq	r1, r1, r0
 8002ac6:	6021      	streq	r1, [r4, #0]
 8002ac8:	605c      	str	r4, [r3, #4]
 8002aca:	e7c7      	b.n	8002a5c <_free_r+0x24>
 8002acc:	bd38      	pop	{r3, r4, r5, pc}
 8002ace:	bf00      	nop
 8002ad0:	200001fc 	.word	0x200001fc

08002ad4 <_malloc_r>:
 8002ad4:	b570      	push	{r4, r5, r6, lr}
 8002ad6:	1ccd      	adds	r5, r1, #3
 8002ad8:	f025 0503 	bic.w	r5, r5, #3
 8002adc:	3508      	adds	r5, #8
 8002ade:	2d0c      	cmp	r5, #12
 8002ae0:	bf38      	it	cc
 8002ae2:	250c      	movcc	r5, #12
 8002ae4:	2d00      	cmp	r5, #0
 8002ae6:	4606      	mov	r6, r0
 8002ae8:	db01      	blt.n	8002aee <_malloc_r+0x1a>
 8002aea:	42a9      	cmp	r1, r5
 8002aec:	d903      	bls.n	8002af6 <_malloc_r+0x22>
 8002aee:	230c      	movs	r3, #12
 8002af0:	6033      	str	r3, [r6, #0]
 8002af2:	2000      	movs	r0, #0
 8002af4:	bd70      	pop	{r4, r5, r6, pc}
 8002af6:	f001 fa04 	bl	8003f02 <__malloc_lock>
 8002afa:	4a21      	ldr	r2, [pc, #132]	; (8002b80 <_malloc_r+0xac>)
 8002afc:	6814      	ldr	r4, [r2, #0]
 8002afe:	4621      	mov	r1, r4
 8002b00:	b991      	cbnz	r1, 8002b28 <_malloc_r+0x54>
 8002b02:	4c20      	ldr	r4, [pc, #128]	; (8002b84 <_malloc_r+0xb0>)
 8002b04:	6823      	ldr	r3, [r4, #0]
 8002b06:	b91b      	cbnz	r3, 8002b10 <_malloc_r+0x3c>
 8002b08:	4630      	mov	r0, r6
 8002b0a:	f000 fe6b 	bl	80037e4 <_sbrk_r>
 8002b0e:	6020      	str	r0, [r4, #0]
 8002b10:	4629      	mov	r1, r5
 8002b12:	4630      	mov	r0, r6
 8002b14:	f000 fe66 	bl	80037e4 <_sbrk_r>
 8002b18:	1c43      	adds	r3, r0, #1
 8002b1a:	d124      	bne.n	8002b66 <_malloc_r+0x92>
 8002b1c:	230c      	movs	r3, #12
 8002b1e:	6033      	str	r3, [r6, #0]
 8002b20:	4630      	mov	r0, r6
 8002b22:	f001 f9ef 	bl	8003f04 <__malloc_unlock>
 8002b26:	e7e4      	b.n	8002af2 <_malloc_r+0x1e>
 8002b28:	680b      	ldr	r3, [r1, #0]
 8002b2a:	1b5b      	subs	r3, r3, r5
 8002b2c:	d418      	bmi.n	8002b60 <_malloc_r+0x8c>
 8002b2e:	2b0b      	cmp	r3, #11
 8002b30:	d90f      	bls.n	8002b52 <_malloc_r+0x7e>
 8002b32:	600b      	str	r3, [r1, #0]
 8002b34:	50cd      	str	r5, [r1, r3]
 8002b36:	18cc      	adds	r4, r1, r3
 8002b38:	4630      	mov	r0, r6
 8002b3a:	f001 f9e3 	bl	8003f04 <__malloc_unlock>
 8002b3e:	f104 000b 	add.w	r0, r4, #11
 8002b42:	1d23      	adds	r3, r4, #4
 8002b44:	f020 0007 	bic.w	r0, r0, #7
 8002b48:	1ac3      	subs	r3, r0, r3
 8002b4a:	d0d3      	beq.n	8002af4 <_malloc_r+0x20>
 8002b4c:	425a      	negs	r2, r3
 8002b4e:	50e2      	str	r2, [r4, r3]
 8002b50:	e7d0      	b.n	8002af4 <_malloc_r+0x20>
 8002b52:	428c      	cmp	r4, r1
 8002b54:	684b      	ldr	r3, [r1, #4]
 8002b56:	bf16      	itet	ne
 8002b58:	6063      	strne	r3, [r4, #4]
 8002b5a:	6013      	streq	r3, [r2, #0]
 8002b5c:	460c      	movne	r4, r1
 8002b5e:	e7eb      	b.n	8002b38 <_malloc_r+0x64>
 8002b60:	460c      	mov	r4, r1
 8002b62:	6849      	ldr	r1, [r1, #4]
 8002b64:	e7cc      	b.n	8002b00 <_malloc_r+0x2c>
 8002b66:	1cc4      	adds	r4, r0, #3
 8002b68:	f024 0403 	bic.w	r4, r4, #3
 8002b6c:	42a0      	cmp	r0, r4
 8002b6e:	d005      	beq.n	8002b7c <_malloc_r+0xa8>
 8002b70:	1a21      	subs	r1, r4, r0
 8002b72:	4630      	mov	r0, r6
 8002b74:	f000 fe36 	bl	80037e4 <_sbrk_r>
 8002b78:	3001      	adds	r0, #1
 8002b7a:	d0cf      	beq.n	8002b1c <_malloc_r+0x48>
 8002b7c:	6025      	str	r5, [r4, #0]
 8002b7e:	e7db      	b.n	8002b38 <_malloc_r+0x64>
 8002b80:	200001fc 	.word	0x200001fc
 8002b84:	20000200 	.word	0x20000200

08002b88 <__sfputc_r>:
 8002b88:	6893      	ldr	r3, [r2, #8]
 8002b8a:	3b01      	subs	r3, #1
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	b410      	push	{r4}
 8002b90:	6093      	str	r3, [r2, #8]
 8002b92:	da08      	bge.n	8002ba6 <__sfputc_r+0x1e>
 8002b94:	6994      	ldr	r4, [r2, #24]
 8002b96:	42a3      	cmp	r3, r4
 8002b98:	db01      	blt.n	8002b9e <__sfputc_r+0x16>
 8002b9a:	290a      	cmp	r1, #10
 8002b9c:	d103      	bne.n	8002ba6 <__sfputc_r+0x1e>
 8002b9e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002ba2:	f001 b869 	b.w	8003c78 <__swbuf_r>
 8002ba6:	6813      	ldr	r3, [r2, #0]
 8002ba8:	1c58      	adds	r0, r3, #1
 8002baa:	6010      	str	r0, [r2, #0]
 8002bac:	7019      	strb	r1, [r3, #0]
 8002bae:	4608      	mov	r0, r1
 8002bb0:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002bb4:	4770      	bx	lr

08002bb6 <__sfputs_r>:
 8002bb6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002bb8:	4606      	mov	r6, r0
 8002bba:	460f      	mov	r7, r1
 8002bbc:	4614      	mov	r4, r2
 8002bbe:	18d5      	adds	r5, r2, r3
 8002bc0:	42ac      	cmp	r4, r5
 8002bc2:	d101      	bne.n	8002bc8 <__sfputs_r+0x12>
 8002bc4:	2000      	movs	r0, #0
 8002bc6:	e007      	b.n	8002bd8 <__sfputs_r+0x22>
 8002bc8:	463a      	mov	r2, r7
 8002bca:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002bce:	4630      	mov	r0, r6
 8002bd0:	f7ff ffda 	bl	8002b88 <__sfputc_r>
 8002bd4:	1c43      	adds	r3, r0, #1
 8002bd6:	d1f3      	bne.n	8002bc0 <__sfputs_r+0xa>
 8002bd8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002bdc <_vfiprintf_r>:
 8002bdc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002be0:	460c      	mov	r4, r1
 8002be2:	b09d      	sub	sp, #116	; 0x74
 8002be4:	4617      	mov	r7, r2
 8002be6:	461d      	mov	r5, r3
 8002be8:	4606      	mov	r6, r0
 8002bea:	b118      	cbz	r0, 8002bf4 <_vfiprintf_r+0x18>
 8002bec:	6983      	ldr	r3, [r0, #24]
 8002bee:	b90b      	cbnz	r3, 8002bf4 <_vfiprintf_r+0x18>
 8002bf0:	f7ff fe10 	bl	8002814 <__sinit>
 8002bf4:	4b7c      	ldr	r3, [pc, #496]	; (8002de8 <_vfiprintf_r+0x20c>)
 8002bf6:	429c      	cmp	r4, r3
 8002bf8:	d158      	bne.n	8002cac <_vfiprintf_r+0xd0>
 8002bfa:	6874      	ldr	r4, [r6, #4]
 8002bfc:	89a3      	ldrh	r3, [r4, #12]
 8002bfe:	0718      	lsls	r0, r3, #28
 8002c00:	d55e      	bpl.n	8002cc0 <_vfiprintf_r+0xe4>
 8002c02:	6923      	ldr	r3, [r4, #16]
 8002c04:	2b00      	cmp	r3, #0
 8002c06:	d05b      	beq.n	8002cc0 <_vfiprintf_r+0xe4>
 8002c08:	2300      	movs	r3, #0
 8002c0a:	9309      	str	r3, [sp, #36]	; 0x24
 8002c0c:	2320      	movs	r3, #32
 8002c0e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002c12:	2330      	movs	r3, #48	; 0x30
 8002c14:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002c18:	9503      	str	r5, [sp, #12]
 8002c1a:	f04f 0b01 	mov.w	fp, #1
 8002c1e:	46b8      	mov	r8, r7
 8002c20:	4645      	mov	r5, r8
 8002c22:	f815 3b01 	ldrb.w	r3, [r5], #1
 8002c26:	b10b      	cbz	r3, 8002c2c <_vfiprintf_r+0x50>
 8002c28:	2b25      	cmp	r3, #37	; 0x25
 8002c2a:	d154      	bne.n	8002cd6 <_vfiprintf_r+0xfa>
 8002c2c:	ebb8 0a07 	subs.w	sl, r8, r7
 8002c30:	d00b      	beq.n	8002c4a <_vfiprintf_r+0x6e>
 8002c32:	4653      	mov	r3, sl
 8002c34:	463a      	mov	r2, r7
 8002c36:	4621      	mov	r1, r4
 8002c38:	4630      	mov	r0, r6
 8002c3a:	f7ff ffbc 	bl	8002bb6 <__sfputs_r>
 8002c3e:	3001      	adds	r0, #1
 8002c40:	f000 80c2 	beq.w	8002dc8 <_vfiprintf_r+0x1ec>
 8002c44:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002c46:	4453      	add	r3, sl
 8002c48:	9309      	str	r3, [sp, #36]	; 0x24
 8002c4a:	f898 3000 	ldrb.w	r3, [r8]
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	f000 80ba 	beq.w	8002dc8 <_vfiprintf_r+0x1ec>
 8002c54:	2300      	movs	r3, #0
 8002c56:	f04f 32ff 	mov.w	r2, #4294967295
 8002c5a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002c5e:	9304      	str	r3, [sp, #16]
 8002c60:	9307      	str	r3, [sp, #28]
 8002c62:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002c66:	931a      	str	r3, [sp, #104]	; 0x68
 8002c68:	46a8      	mov	r8, r5
 8002c6a:	2205      	movs	r2, #5
 8002c6c:	f818 1b01 	ldrb.w	r1, [r8], #1
 8002c70:	485e      	ldr	r0, [pc, #376]	; (8002dec <_vfiprintf_r+0x210>)
 8002c72:	f7fd fabd 	bl	80001f0 <memchr>
 8002c76:	9b04      	ldr	r3, [sp, #16]
 8002c78:	bb78      	cbnz	r0, 8002cda <_vfiprintf_r+0xfe>
 8002c7a:	06d9      	lsls	r1, r3, #27
 8002c7c:	bf44      	itt	mi
 8002c7e:	2220      	movmi	r2, #32
 8002c80:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002c84:	071a      	lsls	r2, r3, #28
 8002c86:	bf44      	itt	mi
 8002c88:	222b      	movmi	r2, #43	; 0x2b
 8002c8a:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002c8e:	782a      	ldrb	r2, [r5, #0]
 8002c90:	2a2a      	cmp	r2, #42	; 0x2a
 8002c92:	d02a      	beq.n	8002cea <_vfiprintf_r+0x10e>
 8002c94:	9a07      	ldr	r2, [sp, #28]
 8002c96:	46a8      	mov	r8, r5
 8002c98:	2000      	movs	r0, #0
 8002c9a:	250a      	movs	r5, #10
 8002c9c:	4641      	mov	r1, r8
 8002c9e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002ca2:	3b30      	subs	r3, #48	; 0x30
 8002ca4:	2b09      	cmp	r3, #9
 8002ca6:	d969      	bls.n	8002d7c <_vfiprintf_r+0x1a0>
 8002ca8:	b360      	cbz	r0, 8002d04 <_vfiprintf_r+0x128>
 8002caa:	e024      	b.n	8002cf6 <_vfiprintf_r+0x11a>
 8002cac:	4b50      	ldr	r3, [pc, #320]	; (8002df0 <_vfiprintf_r+0x214>)
 8002cae:	429c      	cmp	r4, r3
 8002cb0:	d101      	bne.n	8002cb6 <_vfiprintf_r+0xda>
 8002cb2:	68b4      	ldr	r4, [r6, #8]
 8002cb4:	e7a2      	b.n	8002bfc <_vfiprintf_r+0x20>
 8002cb6:	4b4f      	ldr	r3, [pc, #316]	; (8002df4 <_vfiprintf_r+0x218>)
 8002cb8:	429c      	cmp	r4, r3
 8002cba:	bf08      	it	eq
 8002cbc:	68f4      	ldreq	r4, [r6, #12]
 8002cbe:	e79d      	b.n	8002bfc <_vfiprintf_r+0x20>
 8002cc0:	4621      	mov	r1, r4
 8002cc2:	4630      	mov	r0, r6
 8002cc4:	f001 f83c 	bl	8003d40 <__swsetup_r>
 8002cc8:	2800      	cmp	r0, #0
 8002cca:	d09d      	beq.n	8002c08 <_vfiprintf_r+0x2c>
 8002ccc:	f04f 30ff 	mov.w	r0, #4294967295
 8002cd0:	b01d      	add	sp, #116	; 0x74
 8002cd2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002cd6:	46a8      	mov	r8, r5
 8002cd8:	e7a2      	b.n	8002c20 <_vfiprintf_r+0x44>
 8002cda:	4a44      	ldr	r2, [pc, #272]	; (8002dec <_vfiprintf_r+0x210>)
 8002cdc:	1a80      	subs	r0, r0, r2
 8002cde:	fa0b f000 	lsl.w	r0, fp, r0
 8002ce2:	4318      	orrs	r0, r3
 8002ce4:	9004      	str	r0, [sp, #16]
 8002ce6:	4645      	mov	r5, r8
 8002ce8:	e7be      	b.n	8002c68 <_vfiprintf_r+0x8c>
 8002cea:	9a03      	ldr	r2, [sp, #12]
 8002cec:	1d11      	adds	r1, r2, #4
 8002cee:	6812      	ldr	r2, [r2, #0]
 8002cf0:	9103      	str	r1, [sp, #12]
 8002cf2:	2a00      	cmp	r2, #0
 8002cf4:	db01      	blt.n	8002cfa <_vfiprintf_r+0x11e>
 8002cf6:	9207      	str	r2, [sp, #28]
 8002cf8:	e004      	b.n	8002d04 <_vfiprintf_r+0x128>
 8002cfa:	4252      	negs	r2, r2
 8002cfc:	f043 0302 	orr.w	r3, r3, #2
 8002d00:	9207      	str	r2, [sp, #28]
 8002d02:	9304      	str	r3, [sp, #16]
 8002d04:	f898 3000 	ldrb.w	r3, [r8]
 8002d08:	2b2e      	cmp	r3, #46	; 0x2e
 8002d0a:	d10e      	bne.n	8002d2a <_vfiprintf_r+0x14e>
 8002d0c:	f898 3001 	ldrb.w	r3, [r8, #1]
 8002d10:	2b2a      	cmp	r3, #42	; 0x2a
 8002d12:	d138      	bne.n	8002d86 <_vfiprintf_r+0x1aa>
 8002d14:	9b03      	ldr	r3, [sp, #12]
 8002d16:	1d1a      	adds	r2, r3, #4
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	9203      	str	r2, [sp, #12]
 8002d1c:	2b00      	cmp	r3, #0
 8002d1e:	bfb8      	it	lt
 8002d20:	f04f 33ff 	movlt.w	r3, #4294967295
 8002d24:	f108 0802 	add.w	r8, r8, #2
 8002d28:	9305      	str	r3, [sp, #20]
 8002d2a:	4d33      	ldr	r5, [pc, #204]	; (8002df8 <_vfiprintf_r+0x21c>)
 8002d2c:	f898 1000 	ldrb.w	r1, [r8]
 8002d30:	2203      	movs	r2, #3
 8002d32:	4628      	mov	r0, r5
 8002d34:	f7fd fa5c 	bl	80001f0 <memchr>
 8002d38:	b140      	cbz	r0, 8002d4c <_vfiprintf_r+0x170>
 8002d3a:	2340      	movs	r3, #64	; 0x40
 8002d3c:	1b40      	subs	r0, r0, r5
 8002d3e:	fa03 f000 	lsl.w	r0, r3, r0
 8002d42:	9b04      	ldr	r3, [sp, #16]
 8002d44:	4303      	orrs	r3, r0
 8002d46:	f108 0801 	add.w	r8, r8, #1
 8002d4a:	9304      	str	r3, [sp, #16]
 8002d4c:	f898 1000 	ldrb.w	r1, [r8]
 8002d50:	482a      	ldr	r0, [pc, #168]	; (8002dfc <_vfiprintf_r+0x220>)
 8002d52:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002d56:	2206      	movs	r2, #6
 8002d58:	f108 0701 	add.w	r7, r8, #1
 8002d5c:	f7fd fa48 	bl	80001f0 <memchr>
 8002d60:	2800      	cmp	r0, #0
 8002d62:	d037      	beq.n	8002dd4 <_vfiprintf_r+0x1f8>
 8002d64:	4b26      	ldr	r3, [pc, #152]	; (8002e00 <_vfiprintf_r+0x224>)
 8002d66:	bb1b      	cbnz	r3, 8002db0 <_vfiprintf_r+0x1d4>
 8002d68:	9b03      	ldr	r3, [sp, #12]
 8002d6a:	3307      	adds	r3, #7
 8002d6c:	f023 0307 	bic.w	r3, r3, #7
 8002d70:	3308      	adds	r3, #8
 8002d72:	9303      	str	r3, [sp, #12]
 8002d74:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002d76:	444b      	add	r3, r9
 8002d78:	9309      	str	r3, [sp, #36]	; 0x24
 8002d7a:	e750      	b.n	8002c1e <_vfiprintf_r+0x42>
 8002d7c:	fb05 3202 	mla	r2, r5, r2, r3
 8002d80:	2001      	movs	r0, #1
 8002d82:	4688      	mov	r8, r1
 8002d84:	e78a      	b.n	8002c9c <_vfiprintf_r+0xc0>
 8002d86:	2300      	movs	r3, #0
 8002d88:	f108 0801 	add.w	r8, r8, #1
 8002d8c:	9305      	str	r3, [sp, #20]
 8002d8e:	4619      	mov	r1, r3
 8002d90:	250a      	movs	r5, #10
 8002d92:	4640      	mov	r0, r8
 8002d94:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002d98:	3a30      	subs	r2, #48	; 0x30
 8002d9a:	2a09      	cmp	r2, #9
 8002d9c:	d903      	bls.n	8002da6 <_vfiprintf_r+0x1ca>
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d0c3      	beq.n	8002d2a <_vfiprintf_r+0x14e>
 8002da2:	9105      	str	r1, [sp, #20]
 8002da4:	e7c1      	b.n	8002d2a <_vfiprintf_r+0x14e>
 8002da6:	fb05 2101 	mla	r1, r5, r1, r2
 8002daa:	2301      	movs	r3, #1
 8002dac:	4680      	mov	r8, r0
 8002dae:	e7f0      	b.n	8002d92 <_vfiprintf_r+0x1b6>
 8002db0:	ab03      	add	r3, sp, #12
 8002db2:	9300      	str	r3, [sp, #0]
 8002db4:	4622      	mov	r2, r4
 8002db6:	4b13      	ldr	r3, [pc, #76]	; (8002e04 <_vfiprintf_r+0x228>)
 8002db8:	a904      	add	r1, sp, #16
 8002dba:	4630      	mov	r0, r6
 8002dbc:	f3af 8000 	nop.w
 8002dc0:	f1b0 3fff 	cmp.w	r0, #4294967295
 8002dc4:	4681      	mov	r9, r0
 8002dc6:	d1d5      	bne.n	8002d74 <_vfiprintf_r+0x198>
 8002dc8:	89a3      	ldrh	r3, [r4, #12]
 8002dca:	065b      	lsls	r3, r3, #25
 8002dcc:	f53f af7e 	bmi.w	8002ccc <_vfiprintf_r+0xf0>
 8002dd0:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002dd2:	e77d      	b.n	8002cd0 <_vfiprintf_r+0xf4>
 8002dd4:	ab03      	add	r3, sp, #12
 8002dd6:	9300      	str	r3, [sp, #0]
 8002dd8:	4622      	mov	r2, r4
 8002dda:	4b0a      	ldr	r3, [pc, #40]	; (8002e04 <_vfiprintf_r+0x228>)
 8002ddc:	a904      	add	r1, sp, #16
 8002dde:	4630      	mov	r0, r6
 8002de0:	f000 f888 	bl	8002ef4 <_printf_i>
 8002de4:	e7ec      	b.n	8002dc0 <_vfiprintf_r+0x1e4>
 8002de6:	bf00      	nop
 8002de8:	08004028 	.word	0x08004028
 8002dec:	08004068 	.word	0x08004068
 8002df0:	08004048 	.word	0x08004048
 8002df4:	08004008 	.word	0x08004008
 8002df8:	0800406e 	.word	0x0800406e
 8002dfc:	08004072 	.word	0x08004072
 8002e00:	00000000 	.word	0x00000000
 8002e04:	08002bb7 	.word	0x08002bb7

08002e08 <_printf_common>:
 8002e08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002e0c:	4691      	mov	r9, r2
 8002e0e:	461f      	mov	r7, r3
 8002e10:	688a      	ldr	r2, [r1, #8]
 8002e12:	690b      	ldr	r3, [r1, #16]
 8002e14:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002e18:	4293      	cmp	r3, r2
 8002e1a:	bfb8      	it	lt
 8002e1c:	4613      	movlt	r3, r2
 8002e1e:	f8c9 3000 	str.w	r3, [r9]
 8002e22:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002e26:	4606      	mov	r6, r0
 8002e28:	460c      	mov	r4, r1
 8002e2a:	b112      	cbz	r2, 8002e32 <_printf_common+0x2a>
 8002e2c:	3301      	adds	r3, #1
 8002e2e:	f8c9 3000 	str.w	r3, [r9]
 8002e32:	6823      	ldr	r3, [r4, #0]
 8002e34:	0699      	lsls	r1, r3, #26
 8002e36:	bf42      	ittt	mi
 8002e38:	f8d9 3000 	ldrmi.w	r3, [r9]
 8002e3c:	3302      	addmi	r3, #2
 8002e3e:	f8c9 3000 	strmi.w	r3, [r9]
 8002e42:	6825      	ldr	r5, [r4, #0]
 8002e44:	f015 0506 	ands.w	r5, r5, #6
 8002e48:	d107      	bne.n	8002e5a <_printf_common+0x52>
 8002e4a:	f104 0a19 	add.w	sl, r4, #25
 8002e4e:	68e3      	ldr	r3, [r4, #12]
 8002e50:	f8d9 2000 	ldr.w	r2, [r9]
 8002e54:	1a9b      	subs	r3, r3, r2
 8002e56:	42ab      	cmp	r3, r5
 8002e58:	dc28      	bgt.n	8002eac <_printf_common+0xa4>
 8002e5a:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8002e5e:	6822      	ldr	r2, [r4, #0]
 8002e60:	3300      	adds	r3, #0
 8002e62:	bf18      	it	ne
 8002e64:	2301      	movne	r3, #1
 8002e66:	0692      	lsls	r2, r2, #26
 8002e68:	d42d      	bmi.n	8002ec6 <_printf_common+0xbe>
 8002e6a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002e6e:	4639      	mov	r1, r7
 8002e70:	4630      	mov	r0, r6
 8002e72:	47c0      	blx	r8
 8002e74:	3001      	adds	r0, #1
 8002e76:	d020      	beq.n	8002eba <_printf_common+0xb2>
 8002e78:	6823      	ldr	r3, [r4, #0]
 8002e7a:	68e5      	ldr	r5, [r4, #12]
 8002e7c:	f8d9 2000 	ldr.w	r2, [r9]
 8002e80:	f003 0306 	and.w	r3, r3, #6
 8002e84:	2b04      	cmp	r3, #4
 8002e86:	bf08      	it	eq
 8002e88:	1aad      	subeq	r5, r5, r2
 8002e8a:	68a3      	ldr	r3, [r4, #8]
 8002e8c:	6922      	ldr	r2, [r4, #16]
 8002e8e:	bf0c      	ite	eq
 8002e90:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002e94:	2500      	movne	r5, #0
 8002e96:	4293      	cmp	r3, r2
 8002e98:	bfc4      	itt	gt
 8002e9a:	1a9b      	subgt	r3, r3, r2
 8002e9c:	18ed      	addgt	r5, r5, r3
 8002e9e:	f04f 0900 	mov.w	r9, #0
 8002ea2:	341a      	adds	r4, #26
 8002ea4:	454d      	cmp	r5, r9
 8002ea6:	d11a      	bne.n	8002ede <_printf_common+0xd6>
 8002ea8:	2000      	movs	r0, #0
 8002eaa:	e008      	b.n	8002ebe <_printf_common+0xb6>
 8002eac:	2301      	movs	r3, #1
 8002eae:	4652      	mov	r2, sl
 8002eb0:	4639      	mov	r1, r7
 8002eb2:	4630      	mov	r0, r6
 8002eb4:	47c0      	blx	r8
 8002eb6:	3001      	adds	r0, #1
 8002eb8:	d103      	bne.n	8002ec2 <_printf_common+0xba>
 8002eba:	f04f 30ff 	mov.w	r0, #4294967295
 8002ebe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002ec2:	3501      	adds	r5, #1
 8002ec4:	e7c3      	b.n	8002e4e <_printf_common+0x46>
 8002ec6:	18e1      	adds	r1, r4, r3
 8002ec8:	1c5a      	adds	r2, r3, #1
 8002eca:	2030      	movs	r0, #48	; 0x30
 8002ecc:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002ed0:	4422      	add	r2, r4
 8002ed2:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002ed6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002eda:	3302      	adds	r3, #2
 8002edc:	e7c5      	b.n	8002e6a <_printf_common+0x62>
 8002ede:	2301      	movs	r3, #1
 8002ee0:	4622      	mov	r2, r4
 8002ee2:	4639      	mov	r1, r7
 8002ee4:	4630      	mov	r0, r6
 8002ee6:	47c0      	blx	r8
 8002ee8:	3001      	adds	r0, #1
 8002eea:	d0e6      	beq.n	8002eba <_printf_common+0xb2>
 8002eec:	f109 0901 	add.w	r9, r9, #1
 8002ef0:	e7d8      	b.n	8002ea4 <_printf_common+0x9c>
	...

08002ef4 <_printf_i>:
 8002ef4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002ef8:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8002efc:	460c      	mov	r4, r1
 8002efe:	7e09      	ldrb	r1, [r1, #24]
 8002f00:	b085      	sub	sp, #20
 8002f02:	296e      	cmp	r1, #110	; 0x6e
 8002f04:	4617      	mov	r7, r2
 8002f06:	4606      	mov	r6, r0
 8002f08:	4698      	mov	r8, r3
 8002f0a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8002f0c:	f000 80b3 	beq.w	8003076 <_printf_i+0x182>
 8002f10:	d822      	bhi.n	8002f58 <_printf_i+0x64>
 8002f12:	2963      	cmp	r1, #99	; 0x63
 8002f14:	d036      	beq.n	8002f84 <_printf_i+0x90>
 8002f16:	d80a      	bhi.n	8002f2e <_printf_i+0x3a>
 8002f18:	2900      	cmp	r1, #0
 8002f1a:	f000 80b9 	beq.w	8003090 <_printf_i+0x19c>
 8002f1e:	2958      	cmp	r1, #88	; 0x58
 8002f20:	f000 8083 	beq.w	800302a <_printf_i+0x136>
 8002f24:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002f28:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8002f2c:	e032      	b.n	8002f94 <_printf_i+0xa0>
 8002f2e:	2964      	cmp	r1, #100	; 0x64
 8002f30:	d001      	beq.n	8002f36 <_printf_i+0x42>
 8002f32:	2969      	cmp	r1, #105	; 0x69
 8002f34:	d1f6      	bne.n	8002f24 <_printf_i+0x30>
 8002f36:	6820      	ldr	r0, [r4, #0]
 8002f38:	6813      	ldr	r3, [r2, #0]
 8002f3a:	0605      	lsls	r5, r0, #24
 8002f3c:	f103 0104 	add.w	r1, r3, #4
 8002f40:	d52a      	bpl.n	8002f98 <_printf_i+0xa4>
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	6011      	str	r1, [r2, #0]
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	da03      	bge.n	8002f52 <_printf_i+0x5e>
 8002f4a:	222d      	movs	r2, #45	; 0x2d
 8002f4c:	425b      	negs	r3, r3
 8002f4e:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8002f52:	486f      	ldr	r0, [pc, #444]	; (8003110 <_printf_i+0x21c>)
 8002f54:	220a      	movs	r2, #10
 8002f56:	e039      	b.n	8002fcc <_printf_i+0xd8>
 8002f58:	2973      	cmp	r1, #115	; 0x73
 8002f5a:	f000 809d 	beq.w	8003098 <_printf_i+0x1a4>
 8002f5e:	d808      	bhi.n	8002f72 <_printf_i+0x7e>
 8002f60:	296f      	cmp	r1, #111	; 0x6f
 8002f62:	d020      	beq.n	8002fa6 <_printf_i+0xb2>
 8002f64:	2970      	cmp	r1, #112	; 0x70
 8002f66:	d1dd      	bne.n	8002f24 <_printf_i+0x30>
 8002f68:	6823      	ldr	r3, [r4, #0]
 8002f6a:	f043 0320 	orr.w	r3, r3, #32
 8002f6e:	6023      	str	r3, [r4, #0]
 8002f70:	e003      	b.n	8002f7a <_printf_i+0x86>
 8002f72:	2975      	cmp	r1, #117	; 0x75
 8002f74:	d017      	beq.n	8002fa6 <_printf_i+0xb2>
 8002f76:	2978      	cmp	r1, #120	; 0x78
 8002f78:	d1d4      	bne.n	8002f24 <_printf_i+0x30>
 8002f7a:	2378      	movs	r3, #120	; 0x78
 8002f7c:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002f80:	4864      	ldr	r0, [pc, #400]	; (8003114 <_printf_i+0x220>)
 8002f82:	e055      	b.n	8003030 <_printf_i+0x13c>
 8002f84:	6813      	ldr	r3, [r2, #0]
 8002f86:	1d19      	adds	r1, r3, #4
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	6011      	str	r1, [r2, #0]
 8002f8c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002f90:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002f94:	2301      	movs	r3, #1
 8002f96:	e08c      	b.n	80030b2 <_printf_i+0x1be>
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	6011      	str	r1, [r2, #0]
 8002f9c:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002fa0:	bf18      	it	ne
 8002fa2:	b21b      	sxthne	r3, r3
 8002fa4:	e7cf      	b.n	8002f46 <_printf_i+0x52>
 8002fa6:	6813      	ldr	r3, [r2, #0]
 8002fa8:	6825      	ldr	r5, [r4, #0]
 8002faa:	1d18      	adds	r0, r3, #4
 8002fac:	6010      	str	r0, [r2, #0]
 8002fae:	0628      	lsls	r0, r5, #24
 8002fb0:	d501      	bpl.n	8002fb6 <_printf_i+0xc2>
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	e002      	b.n	8002fbc <_printf_i+0xc8>
 8002fb6:	0668      	lsls	r0, r5, #25
 8002fb8:	d5fb      	bpl.n	8002fb2 <_printf_i+0xbe>
 8002fba:	881b      	ldrh	r3, [r3, #0]
 8002fbc:	4854      	ldr	r0, [pc, #336]	; (8003110 <_printf_i+0x21c>)
 8002fbe:	296f      	cmp	r1, #111	; 0x6f
 8002fc0:	bf14      	ite	ne
 8002fc2:	220a      	movne	r2, #10
 8002fc4:	2208      	moveq	r2, #8
 8002fc6:	2100      	movs	r1, #0
 8002fc8:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002fcc:	6865      	ldr	r5, [r4, #4]
 8002fce:	60a5      	str	r5, [r4, #8]
 8002fd0:	2d00      	cmp	r5, #0
 8002fd2:	f2c0 8095 	blt.w	8003100 <_printf_i+0x20c>
 8002fd6:	6821      	ldr	r1, [r4, #0]
 8002fd8:	f021 0104 	bic.w	r1, r1, #4
 8002fdc:	6021      	str	r1, [r4, #0]
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d13d      	bne.n	800305e <_printf_i+0x16a>
 8002fe2:	2d00      	cmp	r5, #0
 8002fe4:	f040 808e 	bne.w	8003104 <_printf_i+0x210>
 8002fe8:	4665      	mov	r5, ip
 8002fea:	2a08      	cmp	r2, #8
 8002fec:	d10b      	bne.n	8003006 <_printf_i+0x112>
 8002fee:	6823      	ldr	r3, [r4, #0]
 8002ff0:	07db      	lsls	r3, r3, #31
 8002ff2:	d508      	bpl.n	8003006 <_printf_i+0x112>
 8002ff4:	6923      	ldr	r3, [r4, #16]
 8002ff6:	6862      	ldr	r2, [r4, #4]
 8002ff8:	429a      	cmp	r2, r3
 8002ffa:	bfde      	ittt	le
 8002ffc:	2330      	movle	r3, #48	; 0x30
 8002ffe:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003002:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003006:	ebac 0305 	sub.w	r3, ip, r5
 800300a:	6123      	str	r3, [r4, #16]
 800300c:	f8cd 8000 	str.w	r8, [sp]
 8003010:	463b      	mov	r3, r7
 8003012:	aa03      	add	r2, sp, #12
 8003014:	4621      	mov	r1, r4
 8003016:	4630      	mov	r0, r6
 8003018:	f7ff fef6 	bl	8002e08 <_printf_common>
 800301c:	3001      	adds	r0, #1
 800301e:	d14d      	bne.n	80030bc <_printf_i+0x1c8>
 8003020:	f04f 30ff 	mov.w	r0, #4294967295
 8003024:	b005      	add	sp, #20
 8003026:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800302a:	4839      	ldr	r0, [pc, #228]	; (8003110 <_printf_i+0x21c>)
 800302c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8003030:	6813      	ldr	r3, [r2, #0]
 8003032:	6821      	ldr	r1, [r4, #0]
 8003034:	1d1d      	adds	r5, r3, #4
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	6015      	str	r5, [r2, #0]
 800303a:	060a      	lsls	r2, r1, #24
 800303c:	d50b      	bpl.n	8003056 <_printf_i+0x162>
 800303e:	07ca      	lsls	r2, r1, #31
 8003040:	bf44      	itt	mi
 8003042:	f041 0120 	orrmi.w	r1, r1, #32
 8003046:	6021      	strmi	r1, [r4, #0]
 8003048:	b91b      	cbnz	r3, 8003052 <_printf_i+0x15e>
 800304a:	6822      	ldr	r2, [r4, #0]
 800304c:	f022 0220 	bic.w	r2, r2, #32
 8003050:	6022      	str	r2, [r4, #0]
 8003052:	2210      	movs	r2, #16
 8003054:	e7b7      	b.n	8002fc6 <_printf_i+0xd2>
 8003056:	064d      	lsls	r5, r1, #25
 8003058:	bf48      	it	mi
 800305a:	b29b      	uxthmi	r3, r3
 800305c:	e7ef      	b.n	800303e <_printf_i+0x14a>
 800305e:	4665      	mov	r5, ip
 8003060:	fbb3 f1f2 	udiv	r1, r3, r2
 8003064:	fb02 3311 	mls	r3, r2, r1, r3
 8003068:	5cc3      	ldrb	r3, [r0, r3]
 800306a:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800306e:	460b      	mov	r3, r1
 8003070:	2900      	cmp	r1, #0
 8003072:	d1f5      	bne.n	8003060 <_printf_i+0x16c>
 8003074:	e7b9      	b.n	8002fea <_printf_i+0xf6>
 8003076:	6813      	ldr	r3, [r2, #0]
 8003078:	6825      	ldr	r5, [r4, #0]
 800307a:	6961      	ldr	r1, [r4, #20]
 800307c:	1d18      	adds	r0, r3, #4
 800307e:	6010      	str	r0, [r2, #0]
 8003080:	0628      	lsls	r0, r5, #24
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	d501      	bpl.n	800308a <_printf_i+0x196>
 8003086:	6019      	str	r1, [r3, #0]
 8003088:	e002      	b.n	8003090 <_printf_i+0x19c>
 800308a:	066a      	lsls	r2, r5, #25
 800308c:	d5fb      	bpl.n	8003086 <_printf_i+0x192>
 800308e:	8019      	strh	r1, [r3, #0]
 8003090:	2300      	movs	r3, #0
 8003092:	6123      	str	r3, [r4, #16]
 8003094:	4665      	mov	r5, ip
 8003096:	e7b9      	b.n	800300c <_printf_i+0x118>
 8003098:	6813      	ldr	r3, [r2, #0]
 800309a:	1d19      	adds	r1, r3, #4
 800309c:	6011      	str	r1, [r2, #0]
 800309e:	681d      	ldr	r5, [r3, #0]
 80030a0:	6862      	ldr	r2, [r4, #4]
 80030a2:	2100      	movs	r1, #0
 80030a4:	4628      	mov	r0, r5
 80030a6:	f7fd f8a3 	bl	80001f0 <memchr>
 80030aa:	b108      	cbz	r0, 80030b0 <_printf_i+0x1bc>
 80030ac:	1b40      	subs	r0, r0, r5
 80030ae:	6060      	str	r0, [r4, #4]
 80030b0:	6863      	ldr	r3, [r4, #4]
 80030b2:	6123      	str	r3, [r4, #16]
 80030b4:	2300      	movs	r3, #0
 80030b6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80030ba:	e7a7      	b.n	800300c <_printf_i+0x118>
 80030bc:	6923      	ldr	r3, [r4, #16]
 80030be:	462a      	mov	r2, r5
 80030c0:	4639      	mov	r1, r7
 80030c2:	4630      	mov	r0, r6
 80030c4:	47c0      	blx	r8
 80030c6:	3001      	adds	r0, #1
 80030c8:	d0aa      	beq.n	8003020 <_printf_i+0x12c>
 80030ca:	6823      	ldr	r3, [r4, #0]
 80030cc:	079b      	lsls	r3, r3, #30
 80030ce:	d413      	bmi.n	80030f8 <_printf_i+0x204>
 80030d0:	68e0      	ldr	r0, [r4, #12]
 80030d2:	9b03      	ldr	r3, [sp, #12]
 80030d4:	4298      	cmp	r0, r3
 80030d6:	bfb8      	it	lt
 80030d8:	4618      	movlt	r0, r3
 80030da:	e7a3      	b.n	8003024 <_printf_i+0x130>
 80030dc:	2301      	movs	r3, #1
 80030de:	464a      	mov	r2, r9
 80030e0:	4639      	mov	r1, r7
 80030e2:	4630      	mov	r0, r6
 80030e4:	47c0      	blx	r8
 80030e6:	3001      	adds	r0, #1
 80030e8:	d09a      	beq.n	8003020 <_printf_i+0x12c>
 80030ea:	3501      	adds	r5, #1
 80030ec:	68e3      	ldr	r3, [r4, #12]
 80030ee:	9a03      	ldr	r2, [sp, #12]
 80030f0:	1a9b      	subs	r3, r3, r2
 80030f2:	42ab      	cmp	r3, r5
 80030f4:	dcf2      	bgt.n	80030dc <_printf_i+0x1e8>
 80030f6:	e7eb      	b.n	80030d0 <_printf_i+0x1dc>
 80030f8:	2500      	movs	r5, #0
 80030fa:	f104 0919 	add.w	r9, r4, #25
 80030fe:	e7f5      	b.n	80030ec <_printf_i+0x1f8>
 8003100:	2b00      	cmp	r3, #0
 8003102:	d1ac      	bne.n	800305e <_printf_i+0x16a>
 8003104:	7803      	ldrb	r3, [r0, #0]
 8003106:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800310a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800310e:	e76c      	b.n	8002fea <_printf_i+0xf6>
 8003110:	08004079 	.word	0x08004079
 8003114:	0800408a 	.word	0x0800408a

08003118 <__svfiscanf_r>:
 8003118:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800311c:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 8003120:	460c      	mov	r4, r1
 8003122:	2100      	movs	r1, #0
 8003124:	9144      	str	r1, [sp, #272]	; 0x110
 8003126:	9145      	str	r1, [sp, #276]	; 0x114
 8003128:	499f      	ldr	r1, [pc, #636]	; (80033a8 <__svfiscanf_r+0x290>)
 800312a:	91a0      	str	r1, [sp, #640]	; 0x280
 800312c:	f10d 0804 	add.w	r8, sp, #4
 8003130:	499e      	ldr	r1, [pc, #632]	; (80033ac <__svfiscanf_r+0x294>)
 8003132:	f8df 927c 	ldr.w	r9, [pc, #636]	; 80033b0 <__svfiscanf_r+0x298>
 8003136:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 800313a:	4606      	mov	r6, r0
 800313c:	4692      	mov	sl, r2
 800313e:	91a1      	str	r1, [sp, #644]	; 0x284
 8003140:	9300      	str	r3, [sp, #0]
 8003142:	270a      	movs	r7, #10
 8003144:	f89a 3000 	ldrb.w	r3, [sl]
 8003148:	2b00      	cmp	r3, #0
 800314a:	f000 812a 	beq.w	80033a2 <__svfiscanf_r+0x28a>
 800314e:	4655      	mov	r5, sl
 8003150:	f000 fe9a 	bl	8003e88 <__locale_ctype_ptr>
 8003154:	f815 bb01 	ldrb.w	fp, [r5], #1
 8003158:	4458      	add	r0, fp
 800315a:	7843      	ldrb	r3, [r0, #1]
 800315c:	f013 0308 	ands.w	r3, r3, #8
 8003160:	d01c      	beq.n	800319c <__svfiscanf_r+0x84>
 8003162:	6863      	ldr	r3, [r4, #4]
 8003164:	2b00      	cmp	r3, #0
 8003166:	dd12      	ble.n	800318e <__svfiscanf_r+0x76>
 8003168:	f000 fe8e 	bl	8003e88 <__locale_ctype_ptr>
 800316c:	6823      	ldr	r3, [r4, #0]
 800316e:	781a      	ldrb	r2, [r3, #0]
 8003170:	4410      	add	r0, r2
 8003172:	7842      	ldrb	r2, [r0, #1]
 8003174:	0712      	lsls	r2, r2, #28
 8003176:	d401      	bmi.n	800317c <__svfiscanf_r+0x64>
 8003178:	46aa      	mov	sl, r5
 800317a:	e7e3      	b.n	8003144 <__svfiscanf_r+0x2c>
 800317c:	9a45      	ldr	r2, [sp, #276]	; 0x114
 800317e:	3201      	adds	r2, #1
 8003180:	9245      	str	r2, [sp, #276]	; 0x114
 8003182:	6862      	ldr	r2, [r4, #4]
 8003184:	3301      	adds	r3, #1
 8003186:	3a01      	subs	r2, #1
 8003188:	6062      	str	r2, [r4, #4]
 800318a:	6023      	str	r3, [r4, #0]
 800318c:	e7e9      	b.n	8003162 <__svfiscanf_r+0x4a>
 800318e:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8003190:	4621      	mov	r1, r4
 8003192:	4630      	mov	r0, r6
 8003194:	4798      	blx	r3
 8003196:	2800      	cmp	r0, #0
 8003198:	d0e6      	beq.n	8003168 <__svfiscanf_r+0x50>
 800319a:	e7ed      	b.n	8003178 <__svfiscanf_r+0x60>
 800319c:	f1bb 0f25 	cmp.w	fp, #37	; 0x25
 80031a0:	f040 8082 	bne.w	80032a8 <__svfiscanf_r+0x190>
 80031a4:	9343      	str	r3, [sp, #268]	; 0x10c
 80031a6:	9341      	str	r3, [sp, #260]	; 0x104
 80031a8:	f89a 3001 	ldrb.w	r3, [sl, #1]
 80031ac:	2b2a      	cmp	r3, #42	; 0x2a
 80031ae:	d103      	bne.n	80031b8 <__svfiscanf_r+0xa0>
 80031b0:	2310      	movs	r3, #16
 80031b2:	9341      	str	r3, [sp, #260]	; 0x104
 80031b4:	f10a 0502 	add.w	r5, sl, #2
 80031b8:	46aa      	mov	sl, r5
 80031ba:	f815 1b01 	ldrb.w	r1, [r5], #1
 80031be:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
 80031c2:	2a09      	cmp	r2, #9
 80031c4:	d922      	bls.n	800320c <__svfiscanf_r+0xf4>
 80031c6:	2203      	movs	r2, #3
 80031c8:	4879      	ldr	r0, [pc, #484]	; (80033b0 <__svfiscanf_r+0x298>)
 80031ca:	f7fd f811 	bl	80001f0 <memchr>
 80031ce:	b138      	cbz	r0, 80031e0 <__svfiscanf_r+0xc8>
 80031d0:	eba0 0309 	sub.w	r3, r0, r9
 80031d4:	2001      	movs	r0, #1
 80031d6:	4098      	lsls	r0, r3
 80031d8:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80031da:	4318      	orrs	r0, r3
 80031dc:	9041      	str	r0, [sp, #260]	; 0x104
 80031de:	46aa      	mov	sl, r5
 80031e0:	f89a 3000 	ldrb.w	r3, [sl]
 80031e4:	2b67      	cmp	r3, #103	; 0x67
 80031e6:	f10a 0501 	add.w	r5, sl, #1
 80031ea:	d82b      	bhi.n	8003244 <__svfiscanf_r+0x12c>
 80031ec:	2b65      	cmp	r3, #101	; 0x65
 80031ee:	f080 809f 	bcs.w	8003330 <__svfiscanf_r+0x218>
 80031f2:	2b47      	cmp	r3, #71	; 0x47
 80031f4:	d810      	bhi.n	8003218 <__svfiscanf_r+0x100>
 80031f6:	2b45      	cmp	r3, #69	; 0x45
 80031f8:	f080 809a 	bcs.w	8003330 <__svfiscanf_r+0x218>
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d06c      	beq.n	80032da <__svfiscanf_r+0x1c2>
 8003200:	2b25      	cmp	r3, #37	; 0x25
 8003202:	d051      	beq.n	80032a8 <__svfiscanf_r+0x190>
 8003204:	2303      	movs	r3, #3
 8003206:	9347      	str	r3, [sp, #284]	; 0x11c
 8003208:	9742      	str	r7, [sp, #264]	; 0x108
 800320a:	e027      	b.n	800325c <__svfiscanf_r+0x144>
 800320c:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 800320e:	fb07 1303 	mla	r3, r7, r3, r1
 8003212:	3b30      	subs	r3, #48	; 0x30
 8003214:	9343      	str	r3, [sp, #268]	; 0x10c
 8003216:	e7cf      	b.n	80031b8 <__svfiscanf_r+0xa0>
 8003218:	2b5b      	cmp	r3, #91	; 0x5b
 800321a:	d06a      	beq.n	80032f2 <__svfiscanf_r+0x1da>
 800321c:	d80c      	bhi.n	8003238 <__svfiscanf_r+0x120>
 800321e:	2b58      	cmp	r3, #88	; 0x58
 8003220:	d1f0      	bne.n	8003204 <__svfiscanf_r+0xec>
 8003222:	9a41      	ldr	r2, [sp, #260]	; 0x104
 8003224:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003228:	9241      	str	r2, [sp, #260]	; 0x104
 800322a:	2210      	movs	r2, #16
 800322c:	9242      	str	r2, [sp, #264]	; 0x108
 800322e:	2b6e      	cmp	r3, #110	; 0x6e
 8003230:	bf8c      	ite	hi
 8003232:	2304      	movhi	r3, #4
 8003234:	2303      	movls	r3, #3
 8003236:	e010      	b.n	800325a <__svfiscanf_r+0x142>
 8003238:	2b63      	cmp	r3, #99	; 0x63
 800323a:	d065      	beq.n	8003308 <__svfiscanf_r+0x1f0>
 800323c:	2b64      	cmp	r3, #100	; 0x64
 800323e:	d1e1      	bne.n	8003204 <__svfiscanf_r+0xec>
 8003240:	9742      	str	r7, [sp, #264]	; 0x108
 8003242:	e7f4      	b.n	800322e <__svfiscanf_r+0x116>
 8003244:	2b70      	cmp	r3, #112	; 0x70
 8003246:	d04b      	beq.n	80032e0 <__svfiscanf_r+0x1c8>
 8003248:	d826      	bhi.n	8003298 <__svfiscanf_r+0x180>
 800324a:	2b6e      	cmp	r3, #110	; 0x6e
 800324c:	d062      	beq.n	8003314 <__svfiscanf_r+0x1fc>
 800324e:	d84c      	bhi.n	80032ea <__svfiscanf_r+0x1d2>
 8003250:	2b69      	cmp	r3, #105	; 0x69
 8003252:	d1d7      	bne.n	8003204 <__svfiscanf_r+0xec>
 8003254:	2300      	movs	r3, #0
 8003256:	9342      	str	r3, [sp, #264]	; 0x108
 8003258:	2303      	movs	r3, #3
 800325a:	9347      	str	r3, [sp, #284]	; 0x11c
 800325c:	6863      	ldr	r3, [r4, #4]
 800325e:	2b00      	cmp	r3, #0
 8003260:	dd68      	ble.n	8003334 <__svfiscanf_r+0x21c>
 8003262:	9b41      	ldr	r3, [sp, #260]	; 0x104
 8003264:	0659      	lsls	r1, r3, #25
 8003266:	d407      	bmi.n	8003278 <__svfiscanf_r+0x160>
 8003268:	f000 fe0e 	bl	8003e88 <__locale_ctype_ptr>
 800326c:	6823      	ldr	r3, [r4, #0]
 800326e:	781a      	ldrb	r2, [r3, #0]
 8003270:	4410      	add	r0, r2
 8003272:	7842      	ldrb	r2, [r0, #1]
 8003274:	0712      	lsls	r2, r2, #28
 8003276:	d464      	bmi.n	8003342 <__svfiscanf_r+0x22a>
 8003278:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 800327a:	2b02      	cmp	r3, #2
 800327c:	dc73      	bgt.n	8003366 <__svfiscanf_r+0x24e>
 800327e:	466b      	mov	r3, sp
 8003280:	4622      	mov	r2, r4
 8003282:	a941      	add	r1, sp, #260	; 0x104
 8003284:	4630      	mov	r0, r6
 8003286:	f000 f8bf 	bl	8003408 <_scanf_chars>
 800328a:	2801      	cmp	r0, #1
 800328c:	f000 8089 	beq.w	80033a2 <__svfiscanf_r+0x28a>
 8003290:	2802      	cmp	r0, #2
 8003292:	f47f af71 	bne.w	8003178 <__svfiscanf_r+0x60>
 8003296:	e01d      	b.n	80032d4 <__svfiscanf_r+0x1bc>
 8003298:	2b75      	cmp	r3, #117	; 0x75
 800329a:	d0d1      	beq.n	8003240 <__svfiscanf_r+0x128>
 800329c:	2b78      	cmp	r3, #120	; 0x78
 800329e:	d0c0      	beq.n	8003222 <__svfiscanf_r+0x10a>
 80032a0:	2b73      	cmp	r3, #115	; 0x73
 80032a2:	d1af      	bne.n	8003204 <__svfiscanf_r+0xec>
 80032a4:	2302      	movs	r3, #2
 80032a6:	e7d8      	b.n	800325a <__svfiscanf_r+0x142>
 80032a8:	6863      	ldr	r3, [r4, #4]
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	dd0c      	ble.n	80032c8 <__svfiscanf_r+0x1b0>
 80032ae:	6823      	ldr	r3, [r4, #0]
 80032b0:	781a      	ldrb	r2, [r3, #0]
 80032b2:	455a      	cmp	r2, fp
 80032b4:	d175      	bne.n	80033a2 <__svfiscanf_r+0x28a>
 80032b6:	3301      	adds	r3, #1
 80032b8:	6862      	ldr	r2, [r4, #4]
 80032ba:	6023      	str	r3, [r4, #0]
 80032bc:	9b45      	ldr	r3, [sp, #276]	; 0x114
 80032be:	3a01      	subs	r2, #1
 80032c0:	3301      	adds	r3, #1
 80032c2:	6062      	str	r2, [r4, #4]
 80032c4:	9345      	str	r3, [sp, #276]	; 0x114
 80032c6:	e757      	b.n	8003178 <__svfiscanf_r+0x60>
 80032c8:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 80032ca:	4621      	mov	r1, r4
 80032cc:	4630      	mov	r0, r6
 80032ce:	4798      	blx	r3
 80032d0:	2800      	cmp	r0, #0
 80032d2:	d0ec      	beq.n	80032ae <__svfiscanf_r+0x196>
 80032d4:	9844      	ldr	r0, [sp, #272]	; 0x110
 80032d6:	2800      	cmp	r0, #0
 80032d8:	d159      	bne.n	800338e <__svfiscanf_r+0x276>
 80032da:	f04f 30ff 	mov.w	r0, #4294967295
 80032de:	e05c      	b.n	800339a <__svfiscanf_r+0x282>
 80032e0:	9a41      	ldr	r2, [sp, #260]	; 0x104
 80032e2:	f042 0220 	orr.w	r2, r2, #32
 80032e6:	9241      	str	r2, [sp, #260]	; 0x104
 80032e8:	e79b      	b.n	8003222 <__svfiscanf_r+0x10a>
 80032ea:	2308      	movs	r3, #8
 80032ec:	9342      	str	r3, [sp, #264]	; 0x108
 80032ee:	2304      	movs	r3, #4
 80032f0:	e7b3      	b.n	800325a <__svfiscanf_r+0x142>
 80032f2:	4629      	mov	r1, r5
 80032f4:	4640      	mov	r0, r8
 80032f6:	f000 fa85 	bl	8003804 <__sccl>
 80032fa:	9b41      	ldr	r3, [sp, #260]	; 0x104
 80032fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003300:	9341      	str	r3, [sp, #260]	; 0x104
 8003302:	4605      	mov	r5, r0
 8003304:	2301      	movs	r3, #1
 8003306:	e7a8      	b.n	800325a <__svfiscanf_r+0x142>
 8003308:	9b41      	ldr	r3, [sp, #260]	; 0x104
 800330a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800330e:	9341      	str	r3, [sp, #260]	; 0x104
 8003310:	2300      	movs	r3, #0
 8003312:	e7a2      	b.n	800325a <__svfiscanf_r+0x142>
 8003314:	9841      	ldr	r0, [sp, #260]	; 0x104
 8003316:	06c3      	lsls	r3, r0, #27
 8003318:	f53f af2e 	bmi.w	8003178 <__svfiscanf_r+0x60>
 800331c:	9b00      	ldr	r3, [sp, #0]
 800331e:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8003320:	1d19      	adds	r1, r3, #4
 8003322:	9100      	str	r1, [sp, #0]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	07c0      	lsls	r0, r0, #31
 8003328:	bf4c      	ite	mi
 800332a:	801a      	strhmi	r2, [r3, #0]
 800332c:	601a      	strpl	r2, [r3, #0]
 800332e:	e723      	b.n	8003178 <__svfiscanf_r+0x60>
 8003330:	2305      	movs	r3, #5
 8003332:	e792      	b.n	800325a <__svfiscanf_r+0x142>
 8003334:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 8003336:	4621      	mov	r1, r4
 8003338:	4630      	mov	r0, r6
 800333a:	4798      	blx	r3
 800333c:	2800      	cmp	r0, #0
 800333e:	d090      	beq.n	8003262 <__svfiscanf_r+0x14a>
 8003340:	e7c8      	b.n	80032d4 <__svfiscanf_r+0x1bc>
 8003342:	9a45      	ldr	r2, [sp, #276]	; 0x114
 8003344:	3201      	adds	r2, #1
 8003346:	9245      	str	r2, [sp, #276]	; 0x114
 8003348:	6862      	ldr	r2, [r4, #4]
 800334a:	3a01      	subs	r2, #1
 800334c:	2a00      	cmp	r2, #0
 800334e:	6062      	str	r2, [r4, #4]
 8003350:	dd02      	ble.n	8003358 <__svfiscanf_r+0x240>
 8003352:	3301      	adds	r3, #1
 8003354:	6023      	str	r3, [r4, #0]
 8003356:	e787      	b.n	8003268 <__svfiscanf_r+0x150>
 8003358:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 800335a:	4621      	mov	r1, r4
 800335c:	4630      	mov	r0, r6
 800335e:	4798      	blx	r3
 8003360:	2800      	cmp	r0, #0
 8003362:	d081      	beq.n	8003268 <__svfiscanf_r+0x150>
 8003364:	e7b6      	b.n	80032d4 <__svfiscanf_r+0x1bc>
 8003366:	2b04      	cmp	r3, #4
 8003368:	dc06      	bgt.n	8003378 <__svfiscanf_r+0x260>
 800336a:	466b      	mov	r3, sp
 800336c:	4622      	mov	r2, r4
 800336e:	a941      	add	r1, sp, #260	; 0x104
 8003370:	4630      	mov	r0, r6
 8003372:	f000 f8ad 	bl	80034d0 <_scanf_i>
 8003376:	e788      	b.n	800328a <__svfiscanf_r+0x172>
 8003378:	4b0e      	ldr	r3, [pc, #56]	; (80033b4 <__svfiscanf_r+0x29c>)
 800337a:	2b00      	cmp	r3, #0
 800337c:	f43f aefc 	beq.w	8003178 <__svfiscanf_r+0x60>
 8003380:	466b      	mov	r3, sp
 8003382:	4622      	mov	r2, r4
 8003384:	a941      	add	r1, sp, #260	; 0x104
 8003386:	4630      	mov	r0, r6
 8003388:	f3af 8000 	nop.w
 800338c:	e77d      	b.n	800328a <__svfiscanf_r+0x172>
 800338e:	89a3      	ldrh	r3, [r4, #12]
 8003390:	f013 0f40 	tst.w	r3, #64	; 0x40
 8003394:	bf18      	it	ne
 8003396:	f04f 30ff 	movne.w	r0, #4294967295
 800339a:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 800339e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80033a2:	9844      	ldr	r0, [sp, #272]	; 0x110
 80033a4:	e7f9      	b.n	800339a <__svfiscanf_r+0x282>
 80033a6:	bf00      	nop
 80033a8:	08003b95 	.word	0x08003b95
 80033ac:	080036cd 	.word	0x080036cd
 80033b0:	0800406e 	.word	0x0800406e
 80033b4:	00000000 	.word	0x00000000

080033b8 <_vfiscanf_r>:
 80033b8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80033bc:	460c      	mov	r4, r1
 80033be:	4616      	mov	r6, r2
 80033c0:	461f      	mov	r7, r3
 80033c2:	4605      	mov	r5, r0
 80033c4:	b118      	cbz	r0, 80033ce <_vfiscanf_r+0x16>
 80033c6:	6983      	ldr	r3, [r0, #24]
 80033c8:	b90b      	cbnz	r3, 80033ce <_vfiscanf_r+0x16>
 80033ca:	f7ff fa23 	bl	8002814 <__sinit>
 80033ce:	4b0b      	ldr	r3, [pc, #44]	; (80033fc <_vfiscanf_r+0x44>)
 80033d0:	429c      	cmp	r4, r3
 80033d2:	d108      	bne.n	80033e6 <_vfiscanf_r+0x2e>
 80033d4:	686c      	ldr	r4, [r5, #4]
 80033d6:	463b      	mov	r3, r7
 80033d8:	4632      	mov	r2, r6
 80033da:	4621      	mov	r1, r4
 80033dc:	4628      	mov	r0, r5
 80033de:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80033e2:	f7ff be99 	b.w	8003118 <__svfiscanf_r>
 80033e6:	4b06      	ldr	r3, [pc, #24]	; (8003400 <_vfiscanf_r+0x48>)
 80033e8:	429c      	cmp	r4, r3
 80033ea:	d101      	bne.n	80033f0 <_vfiscanf_r+0x38>
 80033ec:	68ac      	ldr	r4, [r5, #8]
 80033ee:	e7f2      	b.n	80033d6 <_vfiscanf_r+0x1e>
 80033f0:	4b04      	ldr	r3, [pc, #16]	; (8003404 <_vfiscanf_r+0x4c>)
 80033f2:	429c      	cmp	r4, r3
 80033f4:	bf08      	it	eq
 80033f6:	68ec      	ldreq	r4, [r5, #12]
 80033f8:	e7ed      	b.n	80033d6 <_vfiscanf_r+0x1e>
 80033fa:	bf00      	nop
 80033fc:	08004028 	.word	0x08004028
 8003400:	08004048 	.word	0x08004048
 8003404:	08004008 	.word	0x08004008

08003408 <_scanf_chars>:
 8003408:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800340c:	4615      	mov	r5, r2
 800340e:	688a      	ldr	r2, [r1, #8]
 8003410:	4680      	mov	r8, r0
 8003412:	460c      	mov	r4, r1
 8003414:	b932      	cbnz	r2, 8003424 <_scanf_chars+0x1c>
 8003416:	698a      	ldr	r2, [r1, #24]
 8003418:	2a00      	cmp	r2, #0
 800341a:	bf14      	ite	ne
 800341c:	f04f 32ff 	movne.w	r2, #4294967295
 8003420:	2201      	moveq	r2, #1
 8003422:	608a      	str	r2, [r1, #8]
 8003424:	6822      	ldr	r2, [r4, #0]
 8003426:	06d1      	lsls	r1, r2, #27
 8003428:	bf5f      	itttt	pl
 800342a:	681a      	ldrpl	r2, [r3, #0]
 800342c:	1d11      	addpl	r1, r2, #4
 800342e:	6019      	strpl	r1, [r3, #0]
 8003430:	6817      	ldrpl	r7, [r2, #0]
 8003432:	2600      	movs	r6, #0
 8003434:	69a3      	ldr	r3, [r4, #24]
 8003436:	b1db      	cbz	r3, 8003470 <_scanf_chars+0x68>
 8003438:	2b01      	cmp	r3, #1
 800343a:	d107      	bne.n	800344c <_scanf_chars+0x44>
 800343c:	682b      	ldr	r3, [r5, #0]
 800343e:	6962      	ldr	r2, [r4, #20]
 8003440:	781b      	ldrb	r3, [r3, #0]
 8003442:	5cd3      	ldrb	r3, [r2, r3]
 8003444:	b9a3      	cbnz	r3, 8003470 <_scanf_chars+0x68>
 8003446:	2e00      	cmp	r6, #0
 8003448:	d132      	bne.n	80034b0 <_scanf_chars+0xa8>
 800344a:	e006      	b.n	800345a <_scanf_chars+0x52>
 800344c:	2b02      	cmp	r3, #2
 800344e:	d007      	beq.n	8003460 <_scanf_chars+0x58>
 8003450:	2e00      	cmp	r6, #0
 8003452:	d12d      	bne.n	80034b0 <_scanf_chars+0xa8>
 8003454:	69a3      	ldr	r3, [r4, #24]
 8003456:	2b01      	cmp	r3, #1
 8003458:	d12a      	bne.n	80034b0 <_scanf_chars+0xa8>
 800345a:	2001      	movs	r0, #1
 800345c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003460:	f000 fd12 	bl	8003e88 <__locale_ctype_ptr>
 8003464:	682b      	ldr	r3, [r5, #0]
 8003466:	781b      	ldrb	r3, [r3, #0]
 8003468:	4418      	add	r0, r3
 800346a:	7843      	ldrb	r3, [r0, #1]
 800346c:	071b      	lsls	r3, r3, #28
 800346e:	d4ef      	bmi.n	8003450 <_scanf_chars+0x48>
 8003470:	6823      	ldr	r3, [r4, #0]
 8003472:	06da      	lsls	r2, r3, #27
 8003474:	bf5e      	ittt	pl
 8003476:	682b      	ldrpl	r3, [r5, #0]
 8003478:	781b      	ldrbpl	r3, [r3, #0]
 800347a:	703b      	strbpl	r3, [r7, #0]
 800347c:	682a      	ldr	r2, [r5, #0]
 800347e:	686b      	ldr	r3, [r5, #4]
 8003480:	f102 0201 	add.w	r2, r2, #1
 8003484:	602a      	str	r2, [r5, #0]
 8003486:	68a2      	ldr	r2, [r4, #8]
 8003488:	f103 33ff 	add.w	r3, r3, #4294967295
 800348c:	f102 32ff 	add.w	r2, r2, #4294967295
 8003490:	606b      	str	r3, [r5, #4]
 8003492:	f106 0601 	add.w	r6, r6, #1
 8003496:	bf58      	it	pl
 8003498:	3701      	addpl	r7, #1
 800349a:	60a2      	str	r2, [r4, #8]
 800349c:	b142      	cbz	r2, 80034b0 <_scanf_chars+0xa8>
 800349e:	2b00      	cmp	r3, #0
 80034a0:	dcc8      	bgt.n	8003434 <_scanf_chars+0x2c>
 80034a2:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80034a6:	4629      	mov	r1, r5
 80034a8:	4640      	mov	r0, r8
 80034aa:	4798      	blx	r3
 80034ac:	2800      	cmp	r0, #0
 80034ae:	d0c1      	beq.n	8003434 <_scanf_chars+0x2c>
 80034b0:	6823      	ldr	r3, [r4, #0]
 80034b2:	f013 0310 	ands.w	r3, r3, #16
 80034b6:	d105      	bne.n	80034c4 <_scanf_chars+0xbc>
 80034b8:	68e2      	ldr	r2, [r4, #12]
 80034ba:	3201      	adds	r2, #1
 80034bc:	60e2      	str	r2, [r4, #12]
 80034be:	69a2      	ldr	r2, [r4, #24]
 80034c0:	b102      	cbz	r2, 80034c4 <_scanf_chars+0xbc>
 80034c2:	703b      	strb	r3, [r7, #0]
 80034c4:	6923      	ldr	r3, [r4, #16]
 80034c6:	441e      	add	r6, r3
 80034c8:	6126      	str	r6, [r4, #16]
 80034ca:	2000      	movs	r0, #0
 80034cc:	e7c6      	b.n	800345c <_scanf_chars+0x54>
	...

080034d0 <_scanf_i>:
 80034d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80034d4:	469a      	mov	sl, r3
 80034d6:	4b74      	ldr	r3, [pc, #464]	; (80036a8 <_scanf_i+0x1d8>)
 80034d8:	460c      	mov	r4, r1
 80034da:	4683      	mov	fp, r0
 80034dc:	4616      	mov	r6, r2
 80034de:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80034e2:	b087      	sub	sp, #28
 80034e4:	ab03      	add	r3, sp, #12
 80034e6:	68a7      	ldr	r7, [r4, #8]
 80034e8:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 80034ec:	4b6f      	ldr	r3, [pc, #444]	; (80036ac <_scanf_i+0x1dc>)
 80034ee:	69a1      	ldr	r1, [r4, #24]
 80034f0:	4a6f      	ldr	r2, [pc, #444]	; (80036b0 <_scanf_i+0x1e0>)
 80034f2:	2903      	cmp	r1, #3
 80034f4:	bf08      	it	eq
 80034f6:	461a      	moveq	r2, r3
 80034f8:	1e7b      	subs	r3, r7, #1
 80034fa:	f5b3 7fae 	cmp.w	r3, #348	; 0x15c
 80034fe:	bf84      	itt	hi
 8003500:	f240 135d 	movwhi	r3, #349	; 0x15d
 8003504:	60a3      	strhi	r3, [r4, #8]
 8003506:	6823      	ldr	r3, [r4, #0]
 8003508:	9200      	str	r2, [sp, #0]
 800350a:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 800350e:	bf88      	it	hi
 8003510:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8003514:	f104 091c 	add.w	r9, r4, #28
 8003518:	6023      	str	r3, [r4, #0]
 800351a:	bf8c      	ite	hi
 800351c:	197f      	addhi	r7, r7, r5
 800351e:	2700      	movls	r7, #0
 8003520:	464b      	mov	r3, r9
 8003522:	f04f 0800 	mov.w	r8, #0
 8003526:	9301      	str	r3, [sp, #4]
 8003528:	6831      	ldr	r1, [r6, #0]
 800352a:	ab03      	add	r3, sp, #12
 800352c:	2202      	movs	r2, #2
 800352e:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8003532:	7809      	ldrb	r1, [r1, #0]
 8003534:	f7fc fe5c 	bl	80001f0 <memchr>
 8003538:	9b01      	ldr	r3, [sp, #4]
 800353a:	b330      	cbz	r0, 800358a <_scanf_i+0xba>
 800353c:	f1b8 0f01 	cmp.w	r8, #1
 8003540:	d15a      	bne.n	80035f8 <_scanf_i+0x128>
 8003542:	6862      	ldr	r2, [r4, #4]
 8003544:	b92a      	cbnz	r2, 8003552 <_scanf_i+0x82>
 8003546:	6822      	ldr	r2, [r4, #0]
 8003548:	2108      	movs	r1, #8
 800354a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800354e:	6061      	str	r1, [r4, #4]
 8003550:	6022      	str	r2, [r4, #0]
 8003552:	6822      	ldr	r2, [r4, #0]
 8003554:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 8003558:	6022      	str	r2, [r4, #0]
 800355a:	68a2      	ldr	r2, [r4, #8]
 800355c:	1e51      	subs	r1, r2, #1
 800355e:	60a1      	str	r1, [r4, #8]
 8003560:	b19a      	cbz	r2, 800358a <_scanf_i+0xba>
 8003562:	6832      	ldr	r2, [r6, #0]
 8003564:	1c51      	adds	r1, r2, #1
 8003566:	6031      	str	r1, [r6, #0]
 8003568:	7812      	ldrb	r2, [r2, #0]
 800356a:	701a      	strb	r2, [r3, #0]
 800356c:	1c5d      	adds	r5, r3, #1
 800356e:	6873      	ldr	r3, [r6, #4]
 8003570:	3b01      	subs	r3, #1
 8003572:	2b00      	cmp	r3, #0
 8003574:	6073      	str	r3, [r6, #4]
 8003576:	dc07      	bgt.n	8003588 <_scanf_i+0xb8>
 8003578:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800357c:	4631      	mov	r1, r6
 800357e:	4658      	mov	r0, fp
 8003580:	4798      	blx	r3
 8003582:	2800      	cmp	r0, #0
 8003584:	f040 8086 	bne.w	8003694 <_scanf_i+0x1c4>
 8003588:	462b      	mov	r3, r5
 800358a:	f108 0801 	add.w	r8, r8, #1
 800358e:	f1b8 0f03 	cmp.w	r8, #3
 8003592:	d1c8      	bne.n	8003526 <_scanf_i+0x56>
 8003594:	6862      	ldr	r2, [r4, #4]
 8003596:	b90a      	cbnz	r2, 800359c <_scanf_i+0xcc>
 8003598:	220a      	movs	r2, #10
 800359a:	6062      	str	r2, [r4, #4]
 800359c:	6862      	ldr	r2, [r4, #4]
 800359e:	4945      	ldr	r1, [pc, #276]	; (80036b4 <_scanf_i+0x1e4>)
 80035a0:	6960      	ldr	r0, [r4, #20]
 80035a2:	9301      	str	r3, [sp, #4]
 80035a4:	1a89      	subs	r1, r1, r2
 80035a6:	f000 f92d 	bl	8003804 <__sccl>
 80035aa:	9b01      	ldr	r3, [sp, #4]
 80035ac:	f04f 0800 	mov.w	r8, #0
 80035b0:	461d      	mov	r5, r3
 80035b2:	68a3      	ldr	r3, [r4, #8]
 80035b4:	6822      	ldr	r2, [r4, #0]
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d03a      	beq.n	8003630 <_scanf_i+0x160>
 80035ba:	6831      	ldr	r1, [r6, #0]
 80035bc:	6960      	ldr	r0, [r4, #20]
 80035be:	f891 c000 	ldrb.w	ip, [r1]
 80035c2:	f810 000c 	ldrb.w	r0, [r0, ip]
 80035c6:	2800      	cmp	r0, #0
 80035c8:	d032      	beq.n	8003630 <_scanf_i+0x160>
 80035ca:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 80035ce:	d121      	bne.n	8003614 <_scanf_i+0x144>
 80035d0:	0510      	lsls	r0, r2, #20
 80035d2:	d51f      	bpl.n	8003614 <_scanf_i+0x144>
 80035d4:	f108 0801 	add.w	r8, r8, #1
 80035d8:	b117      	cbz	r7, 80035e0 <_scanf_i+0x110>
 80035da:	3301      	adds	r3, #1
 80035dc:	3f01      	subs	r7, #1
 80035de:	60a3      	str	r3, [r4, #8]
 80035e0:	6873      	ldr	r3, [r6, #4]
 80035e2:	3b01      	subs	r3, #1
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	6073      	str	r3, [r6, #4]
 80035e8:	dd1b      	ble.n	8003622 <_scanf_i+0x152>
 80035ea:	6833      	ldr	r3, [r6, #0]
 80035ec:	3301      	adds	r3, #1
 80035ee:	6033      	str	r3, [r6, #0]
 80035f0:	68a3      	ldr	r3, [r4, #8]
 80035f2:	3b01      	subs	r3, #1
 80035f4:	60a3      	str	r3, [r4, #8]
 80035f6:	e7dc      	b.n	80035b2 <_scanf_i+0xe2>
 80035f8:	f1b8 0f02 	cmp.w	r8, #2
 80035fc:	d1ad      	bne.n	800355a <_scanf_i+0x8a>
 80035fe:	6822      	ldr	r2, [r4, #0]
 8003600:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 8003604:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 8003608:	d1bf      	bne.n	800358a <_scanf_i+0xba>
 800360a:	2110      	movs	r1, #16
 800360c:	6061      	str	r1, [r4, #4]
 800360e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003612:	e7a1      	b.n	8003558 <_scanf_i+0x88>
 8003614:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 8003618:	6022      	str	r2, [r4, #0]
 800361a:	780b      	ldrb	r3, [r1, #0]
 800361c:	702b      	strb	r3, [r5, #0]
 800361e:	3501      	adds	r5, #1
 8003620:	e7de      	b.n	80035e0 <_scanf_i+0x110>
 8003622:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8003626:	4631      	mov	r1, r6
 8003628:	4658      	mov	r0, fp
 800362a:	4798      	blx	r3
 800362c:	2800      	cmp	r0, #0
 800362e:	d0df      	beq.n	80035f0 <_scanf_i+0x120>
 8003630:	6823      	ldr	r3, [r4, #0]
 8003632:	05d9      	lsls	r1, r3, #23
 8003634:	d50c      	bpl.n	8003650 <_scanf_i+0x180>
 8003636:	454d      	cmp	r5, r9
 8003638:	d908      	bls.n	800364c <_scanf_i+0x17c>
 800363a:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800363e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8003642:	4632      	mov	r2, r6
 8003644:	4658      	mov	r0, fp
 8003646:	4798      	blx	r3
 8003648:	1e6f      	subs	r7, r5, #1
 800364a:	463d      	mov	r5, r7
 800364c:	454d      	cmp	r5, r9
 800364e:	d029      	beq.n	80036a4 <_scanf_i+0x1d4>
 8003650:	6822      	ldr	r2, [r4, #0]
 8003652:	f012 0210 	ands.w	r2, r2, #16
 8003656:	d113      	bne.n	8003680 <_scanf_i+0x1b0>
 8003658:	702a      	strb	r2, [r5, #0]
 800365a:	6863      	ldr	r3, [r4, #4]
 800365c:	9e00      	ldr	r6, [sp, #0]
 800365e:	4649      	mov	r1, r9
 8003660:	4658      	mov	r0, fp
 8003662:	47b0      	blx	r6
 8003664:	f8da 3000 	ldr.w	r3, [sl]
 8003668:	6821      	ldr	r1, [r4, #0]
 800366a:	1d1a      	adds	r2, r3, #4
 800366c:	f8ca 2000 	str.w	r2, [sl]
 8003670:	f011 0f20 	tst.w	r1, #32
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	d010      	beq.n	800369a <_scanf_i+0x1ca>
 8003678:	6018      	str	r0, [r3, #0]
 800367a:	68e3      	ldr	r3, [r4, #12]
 800367c:	3301      	adds	r3, #1
 800367e:	60e3      	str	r3, [r4, #12]
 8003680:	eba5 0509 	sub.w	r5, r5, r9
 8003684:	44a8      	add	r8, r5
 8003686:	6925      	ldr	r5, [r4, #16]
 8003688:	4445      	add	r5, r8
 800368a:	6125      	str	r5, [r4, #16]
 800368c:	2000      	movs	r0, #0
 800368e:	b007      	add	sp, #28
 8003690:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003694:	f04f 0800 	mov.w	r8, #0
 8003698:	e7ca      	b.n	8003630 <_scanf_i+0x160>
 800369a:	07ca      	lsls	r2, r1, #31
 800369c:	bf4c      	ite	mi
 800369e:	8018      	strhmi	r0, [r3, #0]
 80036a0:	6018      	strpl	r0, [r3, #0]
 80036a2:	e7ea      	b.n	800367a <_scanf_i+0x1aa>
 80036a4:	2001      	movs	r0, #1
 80036a6:	e7f2      	b.n	800368e <_scanf_i+0x1be>
 80036a8:	08003fe0 	.word	0x08003fe0
 80036ac:	080039e5 	.word	0x080039e5
 80036b0:	08003afd 	.word	0x08003afd
 80036b4:	080040ab 	.word	0x080040ab

080036b8 <lflush>:
 80036b8:	8983      	ldrh	r3, [r0, #12]
 80036ba:	f003 0309 	and.w	r3, r3, #9
 80036be:	2b09      	cmp	r3, #9
 80036c0:	d101      	bne.n	80036c6 <lflush+0xe>
 80036c2:	f7ff b855 	b.w	8002770 <fflush>
 80036c6:	2000      	movs	r0, #0
 80036c8:	4770      	bx	lr
	...

080036cc <__srefill_r>:
 80036cc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80036ce:	460c      	mov	r4, r1
 80036d0:	4605      	mov	r5, r0
 80036d2:	b118      	cbz	r0, 80036dc <__srefill_r+0x10>
 80036d4:	6983      	ldr	r3, [r0, #24]
 80036d6:	b90b      	cbnz	r3, 80036dc <__srefill_r+0x10>
 80036d8:	f7ff f89c 	bl	8002814 <__sinit>
 80036dc:	4b3c      	ldr	r3, [pc, #240]	; (80037d0 <__srefill_r+0x104>)
 80036de:	429c      	cmp	r4, r3
 80036e0:	d10a      	bne.n	80036f8 <__srefill_r+0x2c>
 80036e2:	686c      	ldr	r4, [r5, #4]
 80036e4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80036e8:	2300      	movs	r3, #0
 80036ea:	6063      	str	r3, [r4, #4]
 80036ec:	b293      	uxth	r3, r2
 80036ee:	069e      	lsls	r6, r3, #26
 80036f0:	d50c      	bpl.n	800370c <__srefill_r+0x40>
 80036f2:	f04f 30ff 	mov.w	r0, #4294967295
 80036f6:	e067      	b.n	80037c8 <__srefill_r+0xfc>
 80036f8:	4b36      	ldr	r3, [pc, #216]	; (80037d4 <__srefill_r+0x108>)
 80036fa:	429c      	cmp	r4, r3
 80036fc:	d101      	bne.n	8003702 <__srefill_r+0x36>
 80036fe:	68ac      	ldr	r4, [r5, #8]
 8003700:	e7f0      	b.n	80036e4 <__srefill_r+0x18>
 8003702:	4b35      	ldr	r3, [pc, #212]	; (80037d8 <__srefill_r+0x10c>)
 8003704:	429c      	cmp	r4, r3
 8003706:	bf08      	it	eq
 8003708:	68ec      	ldreq	r4, [r5, #12]
 800370a:	e7eb      	b.n	80036e4 <__srefill_r+0x18>
 800370c:	0758      	lsls	r0, r3, #29
 800370e:	d449      	bmi.n	80037a4 <__srefill_r+0xd8>
 8003710:	06d9      	lsls	r1, r3, #27
 8003712:	d405      	bmi.n	8003720 <__srefill_r+0x54>
 8003714:	2309      	movs	r3, #9
 8003716:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800371a:	602b      	str	r3, [r5, #0]
 800371c:	81a2      	strh	r2, [r4, #12]
 800371e:	e7e8      	b.n	80036f2 <__srefill_r+0x26>
 8003720:	071a      	lsls	r2, r3, #28
 8003722:	d50b      	bpl.n	800373c <__srefill_r+0x70>
 8003724:	4621      	mov	r1, r4
 8003726:	4628      	mov	r0, r5
 8003728:	f7fe fff8 	bl	800271c <_fflush_r>
 800372c:	2800      	cmp	r0, #0
 800372e:	d1e0      	bne.n	80036f2 <__srefill_r+0x26>
 8003730:	89a3      	ldrh	r3, [r4, #12]
 8003732:	60a0      	str	r0, [r4, #8]
 8003734:	f023 0308 	bic.w	r3, r3, #8
 8003738:	81a3      	strh	r3, [r4, #12]
 800373a:	61a0      	str	r0, [r4, #24]
 800373c:	89a3      	ldrh	r3, [r4, #12]
 800373e:	f043 0304 	orr.w	r3, r3, #4
 8003742:	81a3      	strh	r3, [r4, #12]
 8003744:	6923      	ldr	r3, [r4, #16]
 8003746:	b91b      	cbnz	r3, 8003750 <__srefill_r+0x84>
 8003748:	4621      	mov	r1, r4
 800374a:	4628      	mov	r0, r5
 800374c:	f7ff f92c 	bl	80029a8 <__smakebuf_r>
 8003750:	f9b4 700c 	ldrsh.w	r7, [r4, #12]
 8003754:	b2be      	uxth	r6, r7
 8003756:	07b3      	lsls	r3, r6, #30
 8003758:	d00f      	beq.n	800377a <__srefill_r+0xae>
 800375a:	2301      	movs	r3, #1
 800375c:	81a3      	strh	r3, [r4, #12]
 800375e:	4b1f      	ldr	r3, [pc, #124]	; (80037dc <__srefill_r+0x110>)
 8003760:	491f      	ldr	r1, [pc, #124]	; (80037e0 <__srefill_r+0x114>)
 8003762:	6818      	ldr	r0, [r3, #0]
 8003764:	f006 0609 	and.w	r6, r6, #9
 8003768:	f7ff f8c0 	bl	80028ec <_fwalk>
 800376c:	2e09      	cmp	r6, #9
 800376e:	81a7      	strh	r7, [r4, #12]
 8003770:	d103      	bne.n	800377a <__srefill_r+0xae>
 8003772:	4621      	mov	r1, r4
 8003774:	4628      	mov	r0, r5
 8003776:	f7fe ff4b 	bl	8002610 <__sflush_r>
 800377a:	6922      	ldr	r2, [r4, #16]
 800377c:	6022      	str	r2, [r4, #0]
 800377e:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8003780:	6963      	ldr	r3, [r4, #20]
 8003782:	6a21      	ldr	r1, [r4, #32]
 8003784:	4628      	mov	r0, r5
 8003786:	47b0      	blx	r6
 8003788:	2800      	cmp	r0, #0
 800378a:	6060      	str	r0, [r4, #4]
 800378c:	dc1d      	bgt.n	80037ca <__srefill_r+0xfe>
 800378e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003792:	bf17      	itett	ne
 8003794:	2200      	movne	r2, #0
 8003796:	f043 0320 	orreq.w	r3, r3, #32
 800379a:	f043 0340 	orrne.w	r3, r3, #64	; 0x40
 800379e:	6062      	strne	r2, [r4, #4]
 80037a0:	81a3      	strh	r3, [r4, #12]
 80037a2:	e7a6      	b.n	80036f2 <__srefill_r+0x26>
 80037a4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80037a6:	2900      	cmp	r1, #0
 80037a8:	d0cc      	beq.n	8003744 <__srefill_r+0x78>
 80037aa:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80037ae:	4299      	cmp	r1, r3
 80037b0:	d002      	beq.n	80037b8 <__srefill_r+0xec>
 80037b2:	4628      	mov	r0, r5
 80037b4:	f7ff f940 	bl	8002a38 <_free_r>
 80037b8:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80037ba:	6063      	str	r3, [r4, #4]
 80037bc:	2000      	movs	r0, #0
 80037be:	6360      	str	r0, [r4, #52]	; 0x34
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d0bf      	beq.n	8003744 <__srefill_r+0x78>
 80037c4:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 80037c6:	6023      	str	r3, [r4, #0]
 80037c8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80037ca:	2000      	movs	r0, #0
 80037cc:	e7fc      	b.n	80037c8 <__srefill_r+0xfc>
 80037ce:	bf00      	nop
 80037d0:	08004028 	.word	0x08004028
 80037d4:	08004048 	.word	0x08004048
 80037d8:	08004008 	.word	0x08004008
 80037dc:	08004004 	.word	0x08004004
 80037e0:	080036b9 	.word	0x080036b9

080037e4 <_sbrk_r>:
 80037e4:	b538      	push	{r3, r4, r5, lr}
 80037e6:	4c06      	ldr	r4, [pc, #24]	; (8003800 <_sbrk_r+0x1c>)
 80037e8:	2300      	movs	r3, #0
 80037ea:	4605      	mov	r5, r0
 80037ec:	4608      	mov	r0, r1
 80037ee:	6023      	str	r3, [r4, #0]
 80037f0:	f7fd f902 	bl	80009f8 <_sbrk>
 80037f4:	1c43      	adds	r3, r0, #1
 80037f6:	d102      	bne.n	80037fe <_sbrk_r+0x1a>
 80037f8:	6823      	ldr	r3, [r4, #0]
 80037fa:	b103      	cbz	r3, 80037fe <_sbrk_r+0x1a>
 80037fc:	602b      	str	r3, [r5, #0]
 80037fe:	bd38      	pop	{r3, r4, r5, pc}
 8003800:	2000024c 	.word	0x2000024c

08003804 <__sccl>:
 8003804:	b570      	push	{r4, r5, r6, lr}
 8003806:	780b      	ldrb	r3, [r1, #0]
 8003808:	2b5e      	cmp	r3, #94	; 0x5e
 800380a:	bf13      	iteet	ne
 800380c:	1c4a      	addne	r2, r1, #1
 800380e:	1c8a      	addeq	r2, r1, #2
 8003810:	784b      	ldrbeq	r3, [r1, #1]
 8003812:	2100      	movne	r1, #0
 8003814:	bf08      	it	eq
 8003816:	2101      	moveq	r1, #1
 8003818:	1e44      	subs	r4, r0, #1
 800381a:	f100 05ff 	add.w	r5, r0, #255	; 0xff
 800381e:	f804 1f01 	strb.w	r1, [r4, #1]!
 8003822:	42ac      	cmp	r4, r5
 8003824:	d1fb      	bne.n	800381e <__sccl+0x1a>
 8003826:	b913      	cbnz	r3, 800382e <__sccl+0x2a>
 8003828:	3a01      	subs	r2, #1
 800382a:	4610      	mov	r0, r2
 800382c:	bd70      	pop	{r4, r5, r6, pc}
 800382e:	f081 0401 	eor.w	r4, r1, #1
 8003832:	54c4      	strb	r4, [r0, r3]
 8003834:	1c51      	adds	r1, r2, #1
 8003836:	f811 5c01 	ldrb.w	r5, [r1, #-1]
 800383a:	2d2d      	cmp	r5, #45	; 0x2d
 800383c:	f101 36ff 	add.w	r6, r1, #4294967295
 8003840:	460a      	mov	r2, r1
 8003842:	d006      	beq.n	8003852 <__sccl+0x4e>
 8003844:	2d5d      	cmp	r5, #93	; 0x5d
 8003846:	d0f0      	beq.n	800382a <__sccl+0x26>
 8003848:	b90d      	cbnz	r5, 800384e <__sccl+0x4a>
 800384a:	4632      	mov	r2, r6
 800384c:	e7ed      	b.n	800382a <__sccl+0x26>
 800384e:	462b      	mov	r3, r5
 8003850:	e7ef      	b.n	8003832 <__sccl+0x2e>
 8003852:	780e      	ldrb	r6, [r1, #0]
 8003854:	2e5d      	cmp	r6, #93	; 0x5d
 8003856:	d0fa      	beq.n	800384e <__sccl+0x4a>
 8003858:	42b3      	cmp	r3, r6
 800385a:	dcf8      	bgt.n	800384e <__sccl+0x4a>
 800385c:	3301      	adds	r3, #1
 800385e:	429e      	cmp	r6, r3
 8003860:	54c4      	strb	r4, [r0, r3]
 8003862:	dcfb      	bgt.n	800385c <__sccl+0x58>
 8003864:	3102      	adds	r1, #2
 8003866:	e7e6      	b.n	8003836 <__sccl+0x32>

08003868 <__sread>:
 8003868:	b510      	push	{r4, lr}
 800386a:	460c      	mov	r4, r1
 800386c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003870:	f000 fb70 	bl	8003f54 <_read_r>
 8003874:	2800      	cmp	r0, #0
 8003876:	bfab      	itete	ge
 8003878:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800387a:	89a3      	ldrhlt	r3, [r4, #12]
 800387c:	181b      	addge	r3, r3, r0
 800387e:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8003882:	bfac      	ite	ge
 8003884:	6563      	strge	r3, [r4, #84]	; 0x54
 8003886:	81a3      	strhlt	r3, [r4, #12]
 8003888:	bd10      	pop	{r4, pc}

0800388a <__swrite>:
 800388a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800388e:	461f      	mov	r7, r3
 8003890:	898b      	ldrh	r3, [r1, #12]
 8003892:	05db      	lsls	r3, r3, #23
 8003894:	4605      	mov	r5, r0
 8003896:	460c      	mov	r4, r1
 8003898:	4616      	mov	r6, r2
 800389a:	d505      	bpl.n	80038a8 <__swrite+0x1e>
 800389c:	2302      	movs	r3, #2
 800389e:	2200      	movs	r2, #0
 80038a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80038a4:	f000 fafe 	bl	8003ea4 <_lseek_r>
 80038a8:	89a3      	ldrh	r3, [r4, #12]
 80038aa:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80038ae:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80038b2:	81a3      	strh	r3, [r4, #12]
 80038b4:	4632      	mov	r2, r6
 80038b6:	463b      	mov	r3, r7
 80038b8:	4628      	mov	r0, r5
 80038ba:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80038be:	f000 ba2d 	b.w	8003d1c <_write_r>

080038c2 <__sseek>:
 80038c2:	b510      	push	{r4, lr}
 80038c4:	460c      	mov	r4, r1
 80038c6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80038ca:	f000 faeb 	bl	8003ea4 <_lseek_r>
 80038ce:	1c43      	adds	r3, r0, #1
 80038d0:	89a3      	ldrh	r3, [r4, #12]
 80038d2:	bf15      	itete	ne
 80038d4:	6560      	strne	r0, [r4, #84]	; 0x54
 80038d6:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 80038da:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 80038de:	81a3      	strheq	r3, [r4, #12]
 80038e0:	bf18      	it	ne
 80038e2:	81a3      	strhne	r3, [r4, #12]
 80038e4:	bd10      	pop	{r4, pc}

080038e6 <__sclose>:
 80038e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80038ea:	f000 ba97 	b.w	8003e1c <_close_r>

080038ee <_strtol_l.isra.0>:
 80038ee:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80038f2:	4680      	mov	r8, r0
 80038f4:	4689      	mov	r9, r1
 80038f6:	4692      	mov	sl, r2
 80038f8:	461e      	mov	r6, r3
 80038fa:	460f      	mov	r7, r1
 80038fc:	463d      	mov	r5, r7
 80038fe:	9808      	ldr	r0, [sp, #32]
 8003900:	f815 4b01 	ldrb.w	r4, [r5], #1
 8003904:	f000 fabc 	bl	8003e80 <__locale_ctype_ptr_l>
 8003908:	4420      	add	r0, r4
 800390a:	7843      	ldrb	r3, [r0, #1]
 800390c:	f013 0308 	ands.w	r3, r3, #8
 8003910:	d132      	bne.n	8003978 <_strtol_l.isra.0+0x8a>
 8003912:	2c2d      	cmp	r4, #45	; 0x2d
 8003914:	d132      	bne.n	800397c <_strtol_l.isra.0+0x8e>
 8003916:	787c      	ldrb	r4, [r7, #1]
 8003918:	1cbd      	adds	r5, r7, #2
 800391a:	2201      	movs	r2, #1
 800391c:	2e00      	cmp	r6, #0
 800391e:	d05d      	beq.n	80039dc <_strtol_l.isra.0+0xee>
 8003920:	2e10      	cmp	r6, #16
 8003922:	d109      	bne.n	8003938 <_strtol_l.isra.0+0x4a>
 8003924:	2c30      	cmp	r4, #48	; 0x30
 8003926:	d107      	bne.n	8003938 <_strtol_l.isra.0+0x4a>
 8003928:	782b      	ldrb	r3, [r5, #0]
 800392a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800392e:	2b58      	cmp	r3, #88	; 0x58
 8003930:	d14f      	bne.n	80039d2 <_strtol_l.isra.0+0xe4>
 8003932:	786c      	ldrb	r4, [r5, #1]
 8003934:	2610      	movs	r6, #16
 8003936:	3502      	adds	r5, #2
 8003938:	2a00      	cmp	r2, #0
 800393a:	bf14      	ite	ne
 800393c:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 8003940:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 8003944:	2700      	movs	r7, #0
 8003946:	fbb1 fcf6 	udiv	ip, r1, r6
 800394a:	4638      	mov	r0, r7
 800394c:	fb06 1e1c 	mls	lr, r6, ip, r1
 8003950:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 8003954:	2b09      	cmp	r3, #9
 8003956:	d817      	bhi.n	8003988 <_strtol_l.isra.0+0x9a>
 8003958:	461c      	mov	r4, r3
 800395a:	42a6      	cmp	r6, r4
 800395c:	dd23      	ble.n	80039a6 <_strtol_l.isra.0+0xb8>
 800395e:	1c7b      	adds	r3, r7, #1
 8003960:	d007      	beq.n	8003972 <_strtol_l.isra.0+0x84>
 8003962:	4584      	cmp	ip, r0
 8003964:	d31c      	bcc.n	80039a0 <_strtol_l.isra.0+0xb2>
 8003966:	d101      	bne.n	800396c <_strtol_l.isra.0+0x7e>
 8003968:	45a6      	cmp	lr, r4
 800396a:	db19      	blt.n	80039a0 <_strtol_l.isra.0+0xb2>
 800396c:	fb00 4006 	mla	r0, r0, r6, r4
 8003970:	2701      	movs	r7, #1
 8003972:	f815 4b01 	ldrb.w	r4, [r5], #1
 8003976:	e7eb      	b.n	8003950 <_strtol_l.isra.0+0x62>
 8003978:	462f      	mov	r7, r5
 800397a:	e7bf      	b.n	80038fc <_strtol_l.isra.0+0xe>
 800397c:	2c2b      	cmp	r4, #43	; 0x2b
 800397e:	bf04      	itt	eq
 8003980:	1cbd      	addeq	r5, r7, #2
 8003982:	787c      	ldrbeq	r4, [r7, #1]
 8003984:	461a      	mov	r2, r3
 8003986:	e7c9      	b.n	800391c <_strtol_l.isra.0+0x2e>
 8003988:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 800398c:	2b19      	cmp	r3, #25
 800398e:	d801      	bhi.n	8003994 <_strtol_l.isra.0+0xa6>
 8003990:	3c37      	subs	r4, #55	; 0x37
 8003992:	e7e2      	b.n	800395a <_strtol_l.isra.0+0x6c>
 8003994:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 8003998:	2b19      	cmp	r3, #25
 800399a:	d804      	bhi.n	80039a6 <_strtol_l.isra.0+0xb8>
 800399c:	3c57      	subs	r4, #87	; 0x57
 800399e:	e7dc      	b.n	800395a <_strtol_l.isra.0+0x6c>
 80039a0:	f04f 37ff 	mov.w	r7, #4294967295
 80039a4:	e7e5      	b.n	8003972 <_strtol_l.isra.0+0x84>
 80039a6:	1c7b      	adds	r3, r7, #1
 80039a8:	d108      	bne.n	80039bc <_strtol_l.isra.0+0xce>
 80039aa:	2322      	movs	r3, #34	; 0x22
 80039ac:	f8c8 3000 	str.w	r3, [r8]
 80039b0:	4608      	mov	r0, r1
 80039b2:	f1ba 0f00 	cmp.w	sl, #0
 80039b6:	d107      	bne.n	80039c8 <_strtol_l.isra.0+0xda>
 80039b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80039bc:	b102      	cbz	r2, 80039c0 <_strtol_l.isra.0+0xd2>
 80039be:	4240      	negs	r0, r0
 80039c0:	f1ba 0f00 	cmp.w	sl, #0
 80039c4:	d0f8      	beq.n	80039b8 <_strtol_l.isra.0+0xca>
 80039c6:	b10f      	cbz	r7, 80039cc <_strtol_l.isra.0+0xde>
 80039c8:	f105 39ff 	add.w	r9, r5, #4294967295
 80039cc:	f8ca 9000 	str.w	r9, [sl]
 80039d0:	e7f2      	b.n	80039b8 <_strtol_l.isra.0+0xca>
 80039d2:	2430      	movs	r4, #48	; 0x30
 80039d4:	2e00      	cmp	r6, #0
 80039d6:	d1af      	bne.n	8003938 <_strtol_l.isra.0+0x4a>
 80039d8:	2608      	movs	r6, #8
 80039da:	e7ad      	b.n	8003938 <_strtol_l.isra.0+0x4a>
 80039dc:	2c30      	cmp	r4, #48	; 0x30
 80039de:	d0a3      	beq.n	8003928 <_strtol_l.isra.0+0x3a>
 80039e0:	260a      	movs	r6, #10
 80039e2:	e7a9      	b.n	8003938 <_strtol_l.isra.0+0x4a>

080039e4 <_strtol_r>:
 80039e4:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80039e6:	4c06      	ldr	r4, [pc, #24]	; (8003a00 <_strtol_r+0x1c>)
 80039e8:	4d06      	ldr	r5, [pc, #24]	; (8003a04 <_strtol_r+0x20>)
 80039ea:	6824      	ldr	r4, [r4, #0]
 80039ec:	6a24      	ldr	r4, [r4, #32]
 80039ee:	2c00      	cmp	r4, #0
 80039f0:	bf08      	it	eq
 80039f2:	462c      	moveq	r4, r5
 80039f4:	9400      	str	r4, [sp, #0]
 80039f6:	f7ff ff7a 	bl	80038ee <_strtol_l.isra.0>
 80039fa:	b003      	add	sp, #12
 80039fc:	bd30      	pop	{r4, r5, pc}
 80039fe:	bf00      	nop
 8003a00:	2000000c 	.word	0x2000000c
 8003a04:	20000070 	.word	0x20000070

08003a08 <_strtoul_l.isra.0>:
 8003a08:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003a0c:	4680      	mov	r8, r0
 8003a0e:	4689      	mov	r9, r1
 8003a10:	4692      	mov	sl, r2
 8003a12:	461e      	mov	r6, r3
 8003a14:	460f      	mov	r7, r1
 8003a16:	463d      	mov	r5, r7
 8003a18:	9808      	ldr	r0, [sp, #32]
 8003a1a:	f815 4b01 	ldrb.w	r4, [r5], #1
 8003a1e:	f000 fa2f 	bl	8003e80 <__locale_ctype_ptr_l>
 8003a22:	4420      	add	r0, r4
 8003a24:	7843      	ldrb	r3, [r0, #1]
 8003a26:	f013 0308 	ands.w	r3, r3, #8
 8003a2a:	d130      	bne.n	8003a8e <_strtoul_l.isra.0+0x86>
 8003a2c:	2c2d      	cmp	r4, #45	; 0x2d
 8003a2e:	d130      	bne.n	8003a92 <_strtoul_l.isra.0+0x8a>
 8003a30:	787c      	ldrb	r4, [r7, #1]
 8003a32:	1cbd      	adds	r5, r7, #2
 8003a34:	2101      	movs	r1, #1
 8003a36:	2e00      	cmp	r6, #0
 8003a38:	d05c      	beq.n	8003af4 <_strtoul_l.isra.0+0xec>
 8003a3a:	2e10      	cmp	r6, #16
 8003a3c:	d109      	bne.n	8003a52 <_strtoul_l.isra.0+0x4a>
 8003a3e:	2c30      	cmp	r4, #48	; 0x30
 8003a40:	d107      	bne.n	8003a52 <_strtoul_l.isra.0+0x4a>
 8003a42:	782b      	ldrb	r3, [r5, #0]
 8003a44:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8003a48:	2b58      	cmp	r3, #88	; 0x58
 8003a4a:	d14e      	bne.n	8003aea <_strtoul_l.isra.0+0xe2>
 8003a4c:	786c      	ldrb	r4, [r5, #1]
 8003a4e:	2610      	movs	r6, #16
 8003a50:	3502      	adds	r5, #2
 8003a52:	f04f 32ff 	mov.w	r2, #4294967295
 8003a56:	2300      	movs	r3, #0
 8003a58:	fbb2 f2f6 	udiv	r2, r2, r6
 8003a5c:	fb06 fc02 	mul.w	ip, r6, r2
 8003a60:	ea6f 0c0c 	mvn.w	ip, ip
 8003a64:	4618      	mov	r0, r3
 8003a66:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8003a6a:	2f09      	cmp	r7, #9
 8003a6c:	d817      	bhi.n	8003a9e <_strtoul_l.isra.0+0x96>
 8003a6e:	463c      	mov	r4, r7
 8003a70:	42a6      	cmp	r6, r4
 8003a72:	dd23      	ble.n	8003abc <_strtoul_l.isra.0+0xb4>
 8003a74:	2b00      	cmp	r3, #0
 8003a76:	db1e      	blt.n	8003ab6 <_strtoul_l.isra.0+0xae>
 8003a78:	4282      	cmp	r2, r0
 8003a7a:	d31c      	bcc.n	8003ab6 <_strtoul_l.isra.0+0xae>
 8003a7c:	d101      	bne.n	8003a82 <_strtoul_l.isra.0+0x7a>
 8003a7e:	45a4      	cmp	ip, r4
 8003a80:	db19      	blt.n	8003ab6 <_strtoul_l.isra.0+0xae>
 8003a82:	fb00 4006 	mla	r0, r0, r6, r4
 8003a86:	2301      	movs	r3, #1
 8003a88:	f815 4b01 	ldrb.w	r4, [r5], #1
 8003a8c:	e7eb      	b.n	8003a66 <_strtoul_l.isra.0+0x5e>
 8003a8e:	462f      	mov	r7, r5
 8003a90:	e7c1      	b.n	8003a16 <_strtoul_l.isra.0+0xe>
 8003a92:	2c2b      	cmp	r4, #43	; 0x2b
 8003a94:	bf04      	itt	eq
 8003a96:	1cbd      	addeq	r5, r7, #2
 8003a98:	787c      	ldrbeq	r4, [r7, #1]
 8003a9a:	4619      	mov	r1, r3
 8003a9c:	e7cb      	b.n	8003a36 <_strtoul_l.isra.0+0x2e>
 8003a9e:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8003aa2:	2f19      	cmp	r7, #25
 8003aa4:	d801      	bhi.n	8003aaa <_strtoul_l.isra.0+0xa2>
 8003aa6:	3c37      	subs	r4, #55	; 0x37
 8003aa8:	e7e2      	b.n	8003a70 <_strtoul_l.isra.0+0x68>
 8003aaa:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 8003aae:	2f19      	cmp	r7, #25
 8003ab0:	d804      	bhi.n	8003abc <_strtoul_l.isra.0+0xb4>
 8003ab2:	3c57      	subs	r4, #87	; 0x57
 8003ab4:	e7dc      	b.n	8003a70 <_strtoul_l.isra.0+0x68>
 8003ab6:	f04f 33ff 	mov.w	r3, #4294967295
 8003aba:	e7e5      	b.n	8003a88 <_strtoul_l.isra.0+0x80>
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	da09      	bge.n	8003ad4 <_strtoul_l.isra.0+0xcc>
 8003ac0:	2322      	movs	r3, #34	; 0x22
 8003ac2:	f8c8 3000 	str.w	r3, [r8]
 8003ac6:	f04f 30ff 	mov.w	r0, #4294967295
 8003aca:	f1ba 0f00 	cmp.w	sl, #0
 8003ace:	d107      	bne.n	8003ae0 <_strtoul_l.isra.0+0xd8>
 8003ad0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003ad4:	b101      	cbz	r1, 8003ad8 <_strtoul_l.isra.0+0xd0>
 8003ad6:	4240      	negs	r0, r0
 8003ad8:	f1ba 0f00 	cmp.w	sl, #0
 8003adc:	d0f8      	beq.n	8003ad0 <_strtoul_l.isra.0+0xc8>
 8003ade:	b10b      	cbz	r3, 8003ae4 <_strtoul_l.isra.0+0xdc>
 8003ae0:	f105 39ff 	add.w	r9, r5, #4294967295
 8003ae4:	f8ca 9000 	str.w	r9, [sl]
 8003ae8:	e7f2      	b.n	8003ad0 <_strtoul_l.isra.0+0xc8>
 8003aea:	2430      	movs	r4, #48	; 0x30
 8003aec:	2e00      	cmp	r6, #0
 8003aee:	d1b0      	bne.n	8003a52 <_strtoul_l.isra.0+0x4a>
 8003af0:	2608      	movs	r6, #8
 8003af2:	e7ae      	b.n	8003a52 <_strtoul_l.isra.0+0x4a>
 8003af4:	2c30      	cmp	r4, #48	; 0x30
 8003af6:	d0a4      	beq.n	8003a42 <_strtoul_l.isra.0+0x3a>
 8003af8:	260a      	movs	r6, #10
 8003afa:	e7aa      	b.n	8003a52 <_strtoul_l.isra.0+0x4a>

08003afc <_strtoul_r>:
 8003afc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8003afe:	4c06      	ldr	r4, [pc, #24]	; (8003b18 <_strtoul_r+0x1c>)
 8003b00:	4d06      	ldr	r5, [pc, #24]	; (8003b1c <_strtoul_r+0x20>)
 8003b02:	6824      	ldr	r4, [r4, #0]
 8003b04:	6a24      	ldr	r4, [r4, #32]
 8003b06:	2c00      	cmp	r4, #0
 8003b08:	bf08      	it	eq
 8003b0a:	462c      	moveq	r4, r5
 8003b0c:	9400      	str	r4, [sp, #0]
 8003b0e:	f7ff ff7b 	bl	8003a08 <_strtoul_l.isra.0>
 8003b12:	b003      	add	sp, #12
 8003b14:	bd30      	pop	{r4, r5, pc}
 8003b16:	bf00      	nop
 8003b18:	2000000c 	.word	0x2000000c
 8003b1c:	20000070 	.word	0x20000070

08003b20 <__submore>:
 8003b20:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003b24:	460c      	mov	r4, r1
 8003b26:	6b49      	ldr	r1, [r1, #52]	; 0x34
 8003b28:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003b2c:	4299      	cmp	r1, r3
 8003b2e:	d11d      	bne.n	8003b6c <__submore+0x4c>
 8003b30:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003b34:	f7fe ffce 	bl	8002ad4 <_malloc_r>
 8003b38:	b918      	cbnz	r0, 8003b42 <__submore+0x22>
 8003b3a:	f04f 30ff 	mov.w	r0, #4294967295
 8003b3e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003b42:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003b46:	63a3      	str	r3, [r4, #56]	; 0x38
 8003b48:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 8003b4c:	6360      	str	r0, [r4, #52]	; 0x34
 8003b4e:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 8003b52:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 8003b56:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 8003b5a:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 8003b5e:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 8003b62:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 8003b66:	6020      	str	r0, [r4, #0]
 8003b68:	2000      	movs	r0, #0
 8003b6a:	e7e8      	b.n	8003b3e <__submore+0x1e>
 8003b6c:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 8003b6e:	0077      	lsls	r7, r6, #1
 8003b70:	463a      	mov	r2, r7
 8003b72:	f000 f9c8 	bl	8003f06 <_realloc_r>
 8003b76:	4605      	mov	r5, r0
 8003b78:	2800      	cmp	r0, #0
 8003b7a:	d0de      	beq.n	8003b3a <__submore+0x1a>
 8003b7c:	eb00 0806 	add.w	r8, r0, r6
 8003b80:	4601      	mov	r1, r0
 8003b82:	4632      	mov	r2, r6
 8003b84:	4640      	mov	r0, r8
 8003b86:	f000 f9b1 	bl	8003eec <memcpy>
 8003b8a:	f8c4 8000 	str.w	r8, [r4]
 8003b8e:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 8003b92:	e7e9      	b.n	8003b68 <__submore+0x48>

08003b94 <_ungetc_r>:
 8003b94:	1c4b      	adds	r3, r1, #1
 8003b96:	b570      	push	{r4, r5, r6, lr}
 8003b98:	4606      	mov	r6, r0
 8003b9a:	460d      	mov	r5, r1
 8003b9c:	4614      	mov	r4, r2
 8003b9e:	d103      	bne.n	8003ba8 <_ungetc_r+0x14>
 8003ba0:	f04f 35ff 	mov.w	r5, #4294967295
 8003ba4:	4628      	mov	r0, r5
 8003ba6:	bd70      	pop	{r4, r5, r6, pc}
 8003ba8:	b118      	cbz	r0, 8003bb2 <_ungetc_r+0x1e>
 8003baa:	6983      	ldr	r3, [r0, #24]
 8003bac:	b90b      	cbnz	r3, 8003bb2 <_ungetc_r+0x1e>
 8003bae:	f7fe fe31 	bl	8002814 <__sinit>
 8003bb2:	4b2e      	ldr	r3, [pc, #184]	; (8003c6c <_ungetc_r+0xd8>)
 8003bb4:	429c      	cmp	r4, r3
 8003bb6:	d12c      	bne.n	8003c12 <_ungetc_r+0x7e>
 8003bb8:	6874      	ldr	r4, [r6, #4]
 8003bba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003bbe:	f023 0320 	bic.w	r3, r3, #32
 8003bc2:	81a3      	strh	r3, [r4, #12]
 8003bc4:	b29b      	uxth	r3, r3
 8003bc6:	0759      	lsls	r1, r3, #29
 8003bc8:	d413      	bmi.n	8003bf2 <_ungetc_r+0x5e>
 8003bca:	06da      	lsls	r2, r3, #27
 8003bcc:	d5e8      	bpl.n	8003ba0 <_ungetc_r+0xc>
 8003bce:	071b      	lsls	r3, r3, #28
 8003bd0:	d50b      	bpl.n	8003bea <_ungetc_r+0x56>
 8003bd2:	4621      	mov	r1, r4
 8003bd4:	4630      	mov	r0, r6
 8003bd6:	f7fe fda1 	bl	800271c <_fflush_r>
 8003bda:	2800      	cmp	r0, #0
 8003bdc:	d1e0      	bne.n	8003ba0 <_ungetc_r+0xc>
 8003bde:	89a3      	ldrh	r3, [r4, #12]
 8003be0:	60a0      	str	r0, [r4, #8]
 8003be2:	f023 0308 	bic.w	r3, r3, #8
 8003be6:	81a3      	strh	r3, [r4, #12]
 8003be8:	61a0      	str	r0, [r4, #24]
 8003bea:	89a3      	ldrh	r3, [r4, #12]
 8003bec:	f043 0304 	orr.w	r3, r3, #4
 8003bf0:	81a3      	strh	r3, [r4, #12]
 8003bf2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8003bf4:	6862      	ldr	r2, [r4, #4]
 8003bf6:	b2ed      	uxtb	r5, r5
 8003bf8:	b1e3      	cbz	r3, 8003c34 <_ungetc_r+0xa0>
 8003bfa:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 8003bfc:	4293      	cmp	r3, r2
 8003bfe:	dd12      	ble.n	8003c26 <_ungetc_r+0x92>
 8003c00:	6823      	ldr	r3, [r4, #0]
 8003c02:	1e5a      	subs	r2, r3, #1
 8003c04:	6022      	str	r2, [r4, #0]
 8003c06:	f803 5c01 	strb.w	r5, [r3, #-1]
 8003c0a:	6863      	ldr	r3, [r4, #4]
 8003c0c:	3301      	adds	r3, #1
 8003c0e:	6063      	str	r3, [r4, #4]
 8003c10:	e7c8      	b.n	8003ba4 <_ungetc_r+0x10>
 8003c12:	4b17      	ldr	r3, [pc, #92]	; (8003c70 <_ungetc_r+0xdc>)
 8003c14:	429c      	cmp	r4, r3
 8003c16:	d101      	bne.n	8003c1c <_ungetc_r+0x88>
 8003c18:	68b4      	ldr	r4, [r6, #8]
 8003c1a:	e7ce      	b.n	8003bba <_ungetc_r+0x26>
 8003c1c:	4b15      	ldr	r3, [pc, #84]	; (8003c74 <_ungetc_r+0xe0>)
 8003c1e:	429c      	cmp	r4, r3
 8003c20:	bf08      	it	eq
 8003c22:	68f4      	ldreq	r4, [r6, #12]
 8003c24:	e7c9      	b.n	8003bba <_ungetc_r+0x26>
 8003c26:	4621      	mov	r1, r4
 8003c28:	4630      	mov	r0, r6
 8003c2a:	f7ff ff79 	bl	8003b20 <__submore>
 8003c2e:	2800      	cmp	r0, #0
 8003c30:	d0e6      	beq.n	8003c00 <_ungetc_r+0x6c>
 8003c32:	e7b5      	b.n	8003ba0 <_ungetc_r+0xc>
 8003c34:	6921      	ldr	r1, [r4, #16]
 8003c36:	6823      	ldr	r3, [r4, #0]
 8003c38:	b151      	cbz	r1, 8003c50 <_ungetc_r+0xbc>
 8003c3a:	4299      	cmp	r1, r3
 8003c3c:	d208      	bcs.n	8003c50 <_ungetc_r+0xbc>
 8003c3e:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8003c42:	42a9      	cmp	r1, r5
 8003c44:	d104      	bne.n	8003c50 <_ungetc_r+0xbc>
 8003c46:	3b01      	subs	r3, #1
 8003c48:	3201      	adds	r2, #1
 8003c4a:	6023      	str	r3, [r4, #0]
 8003c4c:	6062      	str	r2, [r4, #4]
 8003c4e:	e7a9      	b.n	8003ba4 <_ungetc_r+0x10>
 8003c50:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 8003c54:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003c58:	6363      	str	r3, [r4, #52]	; 0x34
 8003c5a:	2303      	movs	r3, #3
 8003c5c:	63a3      	str	r3, [r4, #56]	; 0x38
 8003c5e:	4623      	mov	r3, r4
 8003c60:	f803 5f46 	strb.w	r5, [r3, #70]!
 8003c64:	6023      	str	r3, [r4, #0]
 8003c66:	2301      	movs	r3, #1
 8003c68:	e7d1      	b.n	8003c0e <_ungetc_r+0x7a>
 8003c6a:	bf00      	nop
 8003c6c:	08004028 	.word	0x08004028
 8003c70:	08004048 	.word	0x08004048
 8003c74:	08004008 	.word	0x08004008

08003c78 <__swbuf_r>:
 8003c78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003c7a:	460e      	mov	r6, r1
 8003c7c:	4614      	mov	r4, r2
 8003c7e:	4605      	mov	r5, r0
 8003c80:	b118      	cbz	r0, 8003c8a <__swbuf_r+0x12>
 8003c82:	6983      	ldr	r3, [r0, #24]
 8003c84:	b90b      	cbnz	r3, 8003c8a <__swbuf_r+0x12>
 8003c86:	f7fe fdc5 	bl	8002814 <__sinit>
 8003c8a:	4b21      	ldr	r3, [pc, #132]	; (8003d10 <__swbuf_r+0x98>)
 8003c8c:	429c      	cmp	r4, r3
 8003c8e:	d12a      	bne.n	8003ce6 <__swbuf_r+0x6e>
 8003c90:	686c      	ldr	r4, [r5, #4]
 8003c92:	69a3      	ldr	r3, [r4, #24]
 8003c94:	60a3      	str	r3, [r4, #8]
 8003c96:	89a3      	ldrh	r3, [r4, #12]
 8003c98:	071a      	lsls	r2, r3, #28
 8003c9a:	d52e      	bpl.n	8003cfa <__swbuf_r+0x82>
 8003c9c:	6923      	ldr	r3, [r4, #16]
 8003c9e:	b363      	cbz	r3, 8003cfa <__swbuf_r+0x82>
 8003ca0:	6923      	ldr	r3, [r4, #16]
 8003ca2:	6820      	ldr	r0, [r4, #0]
 8003ca4:	1ac0      	subs	r0, r0, r3
 8003ca6:	6963      	ldr	r3, [r4, #20]
 8003ca8:	b2f6      	uxtb	r6, r6
 8003caa:	4283      	cmp	r3, r0
 8003cac:	4637      	mov	r7, r6
 8003cae:	dc04      	bgt.n	8003cba <__swbuf_r+0x42>
 8003cb0:	4621      	mov	r1, r4
 8003cb2:	4628      	mov	r0, r5
 8003cb4:	f7fe fd32 	bl	800271c <_fflush_r>
 8003cb8:	bb28      	cbnz	r0, 8003d06 <__swbuf_r+0x8e>
 8003cba:	68a3      	ldr	r3, [r4, #8]
 8003cbc:	3b01      	subs	r3, #1
 8003cbe:	60a3      	str	r3, [r4, #8]
 8003cc0:	6823      	ldr	r3, [r4, #0]
 8003cc2:	1c5a      	adds	r2, r3, #1
 8003cc4:	6022      	str	r2, [r4, #0]
 8003cc6:	701e      	strb	r6, [r3, #0]
 8003cc8:	6963      	ldr	r3, [r4, #20]
 8003cca:	3001      	adds	r0, #1
 8003ccc:	4283      	cmp	r3, r0
 8003cce:	d004      	beq.n	8003cda <__swbuf_r+0x62>
 8003cd0:	89a3      	ldrh	r3, [r4, #12]
 8003cd2:	07db      	lsls	r3, r3, #31
 8003cd4:	d519      	bpl.n	8003d0a <__swbuf_r+0x92>
 8003cd6:	2e0a      	cmp	r6, #10
 8003cd8:	d117      	bne.n	8003d0a <__swbuf_r+0x92>
 8003cda:	4621      	mov	r1, r4
 8003cdc:	4628      	mov	r0, r5
 8003cde:	f7fe fd1d 	bl	800271c <_fflush_r>
 8003ce2:	b190      	cbz	r0, 8003d0a <__swbuf_r+0x92>
 8003ce4:	e00f      	b.n	8003d06 <__swbuf_r+0x8e>
 8003ce6:	4b0b      	ldr	r3, [pc, #44]	; (8003d14 <__swbuf_r+0x9c>)
 8003ce8:	429c      	cmp	r4, r3
 8003cea:	d101      	bne.n	8003cf0 <__swbuf_r+0x78>
 8003cec:	68ac      	ldr	r4, [r5, #8]
 8003cee:	e7d0      	b.n	8003c92 <__swbuf_r+0x1a>
 8003cf0:	4b09      	ldr	r3, [pc, #36]	; (8003d18 <__swbuf_r+0xa0>)
 8003cf2:	429c      	cmp	r4, r3
 8003cf4:	bf08      	it	eq
 8003cf6:	68ec      	ldreq	r4, [r5, #12]
 8003cf8:	e7cb      	b.n	8003c92 <__swbuf_r+0x1a>
 8003cfa:	4621      	mov	r1, r4
 8003cfc:	4628      	mov	r0, r5
 8003cfe:	f000 f81f 	bl	8003d40 <__swsetup_r>
 8003d02:	2800      	cmp	r0, #0
 8003d04:	d0cc      	beq.n	8003ca0 <__swbuf_r+0x28>
 8003d06:	f04f 37ff 	mov.w	r7, #4294967295
 8003d0a:	4638      	mov	r0, r7
 8003d0c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003d0e:	bf00      	nop
 8003d10:	08004028 	.word	0x08004028
 8003d14:	08004048 	.word	0x08004048
 8003d18:	08004008 	.word	0x08004008

08003d1c <_write_r>:
 8003d1c:	b538      	push	{r3, r4, r5, lr}
 8003d1e:	4c07      	ldr	r4, [pc, #28]	; (8003d3c <_write_r+0x20>)
 8003d20:	4605      	mov	r5, r0
 8003d22:	4608      	mov	r0, r1
 8003d24:	4611      	mov	r1, r2
 8003d26:	2200      	movs	r2, #0
 8003d28:	6022      	str	r2, [r4, #0]
 8003d2a:	461a      	mov	r2, r3
 8003d2c:	f7fc fd2e 	bl	800078c <_write>
 8003d30:	1c43      	adds	r3, r0, #1
 8003d32:	d102      	bne.n	8003d3a <_write_r+0x1e>
 8003d34:	6823      	ldr	r3, [r4, #0]
 8003d36:	b103      	cbz	r3, 8003d3a <_write_r+0x1e>
 8003d38:	602b      	str	r3, [r5, #0]
 8003d3a:	bd38      	pop	{r3, r4, r5, pc}
 8003d3c:	2000024c 	.word	0x2000024c

08003d40 <__swsetup_r>:
 8003d40:	4b32      	ldr	r3, [pc, #200]	; (8003e0c <__swsetup_r+0xcc>)
 8003d42:	b570      	push	{r4, r5, r6, lr}
 8003d44:	681d      	ldr	r5, [r3, #0]
 8003d46:	4606      	mov	r6, r0
 8003d48:	460c      	mov	r4, r1
 8003d4a:	b125      	cbz	r5, 8003d56 <__swsetup_r+0x16>
 8003d4c:	69ab      	ldr	r3, [r5, #24]
 8003d4e:	b913      	cbnz	r3, 8003d56 <__swsetup_r+0x16>
 8003d50:	4628      	mov	r0, r5
 8003d52:	f7fe fd5f 	bl	8002814 <__sinit>
 8003d56:	4b2e      	ldr	r3, [pc, #184]	; (8003e10 <__swsetup_r+0xd0>)
 8003d58:	429c      	cmp	r4, r3
 8003d5a:	d10f      	bne.n	8003d7c <__swsetup_r+0x3c>
 8003d5c:	686c      	ldr	r4, [r5, #4]
 8003d5e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003d62:	b29a      	uxth	r2, r3
 8003d64:	0715      	lsls	r5, r2, #28
 8003d66:	d42c      	bmi.n	8003dc2 <__swsetup_r+0x82>
 8003d68:	06d0      	lsls	r0, r2, #27
 8003d6a:	d411      	bmi.n	8003d90 <__swsetup_r+0x50>
 8003d6c:	2209      	movs	r2, #9
 8003d6e:	6032      	str	r2, [r6, #0]
 8003d70:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003d74:	81a3      	strh	r3, [r4, #12]
 8003d76:	f04f 30ff 	mov.w	r0, #4294967295
 8003d7a:	e03e      	b.n	8003dfa <__swsetup_r+0xba>
 8003d7c:	4b25      	ldr	r3, [pc, #148]	; (8003e14 <__swsetup_r+0xd4>)
 8003d7e:	429c      	cmp	r4, r3
 8003d80:	d101      	bne.n	8003d86 <__swsetup_r+0x46>
 8003d82:	68ac      	ldr	r4, [r5, #8]
 8003d84:	e7eb      	b.n	8003d5e <__swsetup_r+0x1e>
 8003d86:	4b24      	ldr	r3, [pc, #144]	; (8003e18 <__swsetup_r+0xd8>)
 8003d88:	429c      	cmp	r4, r3
 8003d8a:	bf08      	it	eq
 8003d8c:	68ec      	ldreq	r4, [r5, #12]
 8003d8e:	e7e6      	b.n	8003d5e <__swsetup_r+0x1e>
 8003d90:	0751      	lsls	r1, r2, #29
 8003d92:	d512      	bpl.n	8003dba <__swsetup_r+0x7a>
 8003d94:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8003d96:	b141      	cbz	r1, 8003daa <__swsetup_r+0x6a>
 8003d98:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003d9c:	4299      	cmp	r1, r3
 8003d9e:	d002      	beq.n	8003da6 <__swsetup_r+0x66>
 8003da0:	4630      	mov	r0, r6
 8003da2:	f7fe fe49 	bl	8002a38 <_free_r>
 8003da6:	2300      	movs	r3, #0
 8003da8:	6363      	str	r3, [r4, #52]	; 0x34
 8003daa:	89a3      	ldrh	r3, [r4, #12]
 8003dac:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003db0:	81a3      	strh	r3, [r4, #12]
 8003db2:	2300      	movs	r3, #0
 8003db4:	6063      	str	r3, [r4, #4]
 8003db6:	6923      	ldr	r3, [r4, #16]
 8003db8:	6023      	str	r3, [r4, #0]
 8003dba:	89a3      	ldrh	r3, [r4, #12]
 8003dbc:	f043 0308 	orr.w	r3, r3, #8
 8003dc0:	81a3      	strh	r3, [r4, #12]
 8003dc2:	6923      	ldr	r3, [r4, #16]
 8003dc4:	b94b      	cbnz	r3, 8003dda <__swsetup_r+0x9a>
 8003dc6:	89a3      	ldrh	r3, [r4, #12]
 8003dc8:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003dcc:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003dd0:	d003      	beq.n	8003dda <__swsetup_r+0x9a>
 8003dd2:	4621      	mov	r1, r4
 8003dd4:	4630      	mov	r0, r6
 8003dd6:	f7fe fde7 	bl	80029a8 <__smakebuf_r>
 8003dda:	89a2      	ldrh	r2, [r4, #12]
 8003ddc:	f012 0301 	ands.w	r3, r2, #1
 8003de0:	d00c      	beq.n	8003dfc <__swsetup_r+0xbc>
 8003de2:	2300      	movs	r3, #0
 8003de4:	60a3      	str	r3, [r4, #8]
 8003de6:	6963      	ldr	r3, [r4, #20]
 8003de8:	425b      	negs	r3, r3
 8003dea:	61a3      	str	r3, [r4, #24]
 8003dec:	6923      	ldr	r3, [r4, #16]
 8003dee:	b953      	cbnz	r3, 8003e06 <__swsetup_r+0xc6>
 8003df0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8003df4:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 8003df8:	d1ba      	bne.n	8003d70 <__swsetup_r+0x30>
 8003dfa:	bd70      	pop	{r4, r5, r6, pc}
 8003dfc:	0792      	lsls	r2, r2, #30
 8003dfe:	bf58      	it	pl
 8003e00:	6963      	ldrpl	r3, [r4, #20]
 8003e02:	60a3      	str	r3, [r4, #8]
 8003e04:	e7f2      	b.n	8003dec <__swsetup_r+0xac>
 8003e06:	2000      	movs	r0, #0
 8003e08:	e7f7      	b.n	8003dfa <__swsetup_r+0xba>
 8003e0a:	bf00      	nop
 8003e0c:	2000000c 	.word	0x2000000c
 8003e10:	08004028 	.word	0x08004028
 8003e14:	08004048 	.word	0x08004048
 8003e18:	08004008 	.word	0x08004008

08003e1c <_close_r>:
 8003e1c:	b538      	push	{r3, r4, r5, lr}
 8003e1e:	4c06      	ldr	r4, [pc, #24]	; (8003e38 <_close_r+0x1c>)
 8003e20:	2300      	movs	r3, #0
 8003e22:	4605      	mov	r5, r0
 8003e24:	4608      	mov	r0, r1
 8003e26:	6023      	str	r3, [r4, #0]
 8003e28:	f7fc fcdc 	bl	80007e4 <_close>
 8003e2c:	1c43      	adds	r3, r0, #1
 8003e2e:	d102      	bne.n	8003e36 <_close_r+0x1a>
 8003e30:	6823      	ldr	r3, [r4, #0]
 8003e32:	b103      	cbz	r3, 8003e36 <_close_r+0x1a>
 8003e34:	602b      	str	r3, [r5, #0]
 8003e36:	bd38      	pop	{r3, r4, r5, pc}
 8003e38:	2000024c 	.word	0x2000024c

08003e3c <_fstat_r>:
 8003e3c:	b538      	push	{r3, r4, r5, lr}
 8003e3e:	4c07      	ldr	r4, [pc, #28]	; (8003e5c <_fstat_r+0x20>)
 8003e40:	2300      	movs	r3, #0
 8003e42:	4605      	mov	r5, r0
 8003e44:	4608      	mov	r0, r1
 8003e46:	4611      	mov	r1, r2
 8003e48:	6023      	str	r3, [r4, #0]
 8003e4a:	f7fc fd1b 	bl	8000884 <_fstat>
 8003e4e:	1c43      	adds	r3, r0, #1
 8003e50:	d102      	bne.n	8003e58 <_fstat_r+0x1c>
 8003e52:	6823      	ldr	r3, [r4, #0]
 8003e54:	b103      	cbz	r3, 8003e58 <_fstat_r+0x1c>
 8003e56:	602b      	str	r3, [r5, #0]
 8003e58:	bd38      	pop	{r3, r4, r5, pc}
 8003e5a:	bf00      	nop
 8003e5c:	2000024c 	.word	0x2000024c

08003e60 <_isatty_r>:
 8003e60:	b538      	push	{r3, r4, r5, lr}
 8003e62:	4c06      	ldr	r4, [pc, #24]	; (8003e7c <_isatty_r+0x1c>)
 8003e64:	2300      	movs	r3, #0
 8003e66:	4605      	mov	r5, r0
 8003e68:	4608      	mov	r0, r1
 8003e6a:	6023      	str	r3, [r4, #0]
 8003e6c:	f7fc fc78 	bl	8000760 <_isatty>
 8003e70:	1c43      	adds	r3, r0, #1
 8003e72:	d102      	bne.n	8003e7a <_isatty_r+0x1a>
 8003e74:	6823      	ldr	r3, [r4, #0]
 8003e76:	b103      	cbz	r3, 8003e7a <_isatty_r+0x1a>
 8003e78:	602b      	str	r3, [r5, #0]
 8003e7a:	bd38      	pop	{r3, r4, r5, pc}
 8003e7c:	2000024c 	.word	0x2000024c

08003e80 <__locale_ctype_ptr_l>:
 8003e80:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 8003e84:	4770      	bx	lr
	...

08003e88 <__locale_ctype_ptr>:
 8003e88:	4b04      	ldr	r3, [pc, #16]	; (8003e9c <__locale_ctype_ptr+0x14>)
 8003e8a:	4a05      	ldr	r2, [pc, #20]	; (8003ea0 <__locale_ctype_ptr+0x18>)
 8003e8c:	681b      	ldr	r3, [r3, #0]
 8003e8e:	6a1b      	ldr	r3, [r3, #32]
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	bf08      	it	eq
 8003e94:	4613      	moveq	r3, r2
 8003e96:	f8d3 00ec 	ldr.w	r0, [r3, #236]	; 0xec
 8003e9a:	4770      	bx	lr
 8003e9c:	2000000c 	.word	0x2000000c
 8003ea0:	20000070 	.word	0x20000070

08003ea4 <_lseek_r>:
 8003ea4:	b538      	push	{r3, r4, r5, lr}
 8003ea6:	4c07      	ldr	r4, [pc, #28]	; (8003ec4 <_lseek_r+0x20>)
 8003ea8:	4605      	mov	r5, r0
 8003eaa:	4608      	mov	r0, r1
 8003eac:	4611      	mov	r1, r2
 8003eae:	2200      	movs	r2, #0
 8003eb0:	6022      	str	r2, [r4, #0]
 8003eb2:	461a      	mov	r2, r3
 8003eb4:	f7fc fcad 	bl	8000812 <_lseek>
 8003eb8:	1c43      	adds	r3, r0, #1
 8003eba:	d102      	bne.n	8003ec2 <_lseek_r+0x1e>
 8003ebc:	6823      	ldr	r3, [r4, #0]
 8003ebe:	b103      	cbz	r3, 8003ec2 <_lseek_r+0x1e>
 8003ec0:	602b      	str	r3, [r5, #0]
 8003ec2:	bd38      	pop	{r3, r4, r5, pc}
 8003ec4:	2000024c 	.word	0x2000024c

08003ec8 <__ascii_mbtowc>:
 8003ec8:	b082      	sub	sp, #8
 8003eca:	b901      	cbnz	r1, 8003ece <__ascii_mbtowc+0x6>
 8003ecc:	a901      	add	r1, sp, #4
 8003ece:	b142      	cbz	r2, 8003ee2 <__ascii_mbtowc+0x1a>
 8003ed0:	b14b      	cbz	r3, 8003ee6 <__ascii_mbtowc+0x1e>
 8003ed2:	7813      	ldrb	r3, [r2, #0]
 8003ed4:	600b      	str	r3, [r1, #0]
 8003ed6:	7812      	ldrb	r2, [r2, #0]
 8003ed8:	1c10      	adds	r0, r2, #0
 8003eda:	bf18      	it	ne
 8003edc:	2001      	movne	r0, #1
 8003ede:	b002      	add	sp, #8
 8003ee0:	4770      	bx	lr
 8003ee2:	4610      	mov	r0, r2
 8003ee4:	e7fb      	b.n	8003ede <__ascii_mbtowc+0x16>
 8003ee6:	f06f 0001 	mvn.w	r0, #1
 8003eea:	e7f8      	b.n	8003ede <__ascii_mbtowc+0x16>

08003eec <memcpy>:
 8003eec:	b510      	push	{r4, lr}
 8003eee:	1e43      	subs	r3, r0, #1
 8003ef0:	440a      	add	r2, r1
 8003ef2:	4291      	cmp	r1, r2
 8003ef4:	d100      	bne.n	8003ef8 <memcpy+0xc>
 8003ef6:	bd10      	pop	{r4, pc}
 8003ef8:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003efc:	f803 4f01 	strb.w	r4, [r3, #1]!
 8003f00:	e7f7      	b.n	8003ef2 <memcpy+0x6>

08003f02 <__malloc_lock>:
 8003f02:	4770      	bx	lr

08003f04 <__malloc_unlock>:
 8003f04:	4770      	bx	lr

08003f06 <_realloc_r>:
 8003f06:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f08:	4607      	mov	r7, r0
 8003f0a:	4614      	mov	r4, r2
 8003f0c:	460e      	mov	r6, r1
 8003f0e:	b921      	cbnz	r1, 8003f1a <_realloc_r+0x14>
 8003f10:	4611      	mov	r1, r2
 8003f12:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8003f16:	f7fe bddd 	b.w	8002ad4 <_malloc_r>
 8003f1a:	b922      	cbnz	r2, 8003f26 <_realloc_r+0x20>
 8003f1c:	f7fe fd8c 	bl	8002a38 <_free_r>
 8003f20:	4625      	mov	r5, r4
 8003f22:	4628      	mov	r0, r5
 8003f24:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003f26:	f000 f834 	bl	8003f92 <_malloc_usable_size_r>
 8003f2a:	42a0      	cmp	r0, r4
 8003f2c:	d20f      	bcs.n	8003f4e <_realloc_r+0x48>
 8003f2e:	4621      	mov	r1, r4
 8003f30:	4638      	mov	r0, r7
 8003f32:	f7fe fdcf 	bl	8002ad4 <_malloc_r>
 8003f36:	4605      	mov	r5, r0
 8003f38:	2800      	cmp	r0, #0
 8003f3a:	d0f2      	beq.n	8003f22 <_realloc_r+0x1c>
 8003f3c:	4631      	mov	r1, r6
 8003f3e:	4622      	mov	r2, r4
 8003f40:	f7ff ffd4 	bl	8003eec <memcpy>
 8003f44:	4631      	mov	r1, r6
 8003f46:	4638      	mov	r0, r7
 8003f48:	f7fe fd76 	bl	8002a38 <_free_r>
 8003f4c:	e7e9      	b.n	8003f22 <_realloc_r+0x1c>
 8003f4e:	4635      	mov	r5, r6
 8003f50:	e7e7      	b.n	8003f22 <_realloc_r+0x1c>
	...

08003f54 <_read_r>:
 8003f54:	b538      	push	{r3, r4, r5, lr}
 8003f56:	4c07      	ldr	r4, [pc, #28]	; (8003f74 <_read_r+0x20>)
 8003f58:	4605      	mov	r5, r0
 8003f5a:	4608      	mov	r0, r1
 8003f5c:	4611      	mov	r1, r2
 8003f5e:	2200      	movs	r2, #0
 8003f60:	6022      	str	r2, [r4, #0]
 8003f62:	461a      	mov	r2, r3
 8003f64:	f7fc fc66 	bl	8000834 <_read>
 8003f68:	1c43      	adds	r3, r0, #1
 8003f6a:	d102      	bne.n	8003f72 <_read_r+0x1e>
 8003f6c:	6823      	ldr	r3, [r4, #0]
 8003f6e:	b103      	cbz	r3, 8003f72 <_read_r+0x1e>
 8003f70:	602b      	str	r3, [r5, #0]
 8003f72:	bd38      	pop	{r3, r4, r5, pc}
 8003f74:	2000024c 	.word	0x2000024c

08003f78 <__ascii_wctomb>:
 8003f78:	b149      	cbz	r1, 8003f8e <__ascii_wctomb+0x16>
 8003f7a:	2aff      	cmp	r2, #255	; 0xff
 8003f7c:	bf85      	ittet	hi
 8003f7e:	238a      	movhi	r3, #138	; 0x8a
 8003f80:	6003      	strhi	r3, [r0, #0]
 8003f82:	700a      	strbls	r2, [r1, #0]
 8003f84:	f04f 30ff 	movhi.w	r0, #4294967295
 8003f88:	bf98      	it	ls
 8003f8a:	2001      	movls	r0, #1
 8003f8c:	4770      	bx	lr
 8003f8e:	4608      	mov	r0, r1
 8003f90:	4770      	bx	lr

08003f92 <_malloc_usable_size_r>:
 8003f92:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8003f96:	1f18      	subs	r0, r3, #4
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	bfbc      	itt	lt
 8003f9c:	580b      	ldrlt	r3, [r1, r0]
 8003f9e:	18c0      	addlt	r0, r0, r3
 8003fa0:	4770      	bx	lr
	...

08003fa4 <_init>:
 8003fa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003fa6:	bf00      	nop
 8003fa8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003faa:	bc08      	pop	{r3}
 8003fac:	469e      	mov	lr, r3
 8003fae:	4770      	bx	lr

08003fb0 <_fini>:
 8003fb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003fb2:	bf00      	nop
 8003fb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003fb6:	bc08      	pop	{r3}
 8003fb8:	469e      	mov	lr, r3
 8003fba:	4770      	bx	lr
