Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date             : Tue Apr 23 20:27:43 2019
| Host             : ThinkPadT470p running 64-bit major release  (build 9200)
| Command          : report_power -file VGA_RAM_power_routed.rpt -pb VGA_RAM_power_summary_routed.pb -rpx VGA_RAM_power_routed.rpx
| Design           : VGA_RAM
| Device           : xc7a100tcsg324-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
-------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 1.710        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 1.607        |
| Device Static (W)        | 0.103        |
| Effective TJA (C/W)      | 4.6          |
| Max Ambient (C)          | 77.2         |
| Junction Temperature (C) | 32.8         |
| Confidence Level         | Low          |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Clocks                  |     0.076 |        3 |       --- |             --- |
| Slice Logic             |     0.663 |    92380 |       --- |             --- |
|   LUT as Logic          |     0.600 |    52646 |     63400 |           83.04 |
|   CARRY4                |     0.047 |     9765 |     15850 |           61.61 |
|   Register              |     0.015 |    16918 |    126800 |           13.34 |
|   LUT as Shift Register |     0.002 |      343 |     19000 |            1.81 |
|   F7/F8 Muxes           |    <0.001 |       51 |     63400 |            0.08 |
|   Others                |     0.000 |     5888 |       --- |             --- |
| Signals                 |     0.863 |    70100 |       --- |             --- |
| Block RAM               |     0.001 |      1.5 |       135 |            1.11 |
| I/O                     |     0.003 |       20 |       210 |            9.52 |
| Static Power            |     0.103 |          |           |                 |
| Total                   |     1.710 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     1.624 |       1.604 |      0.020 |
| Vccaux    |       1.800 |     0.019 |       0.000 |      0.019 |
| Vcco33    |       3.300 |     0.005 |       0.001 |      0.004 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                     |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                 |                                                                                                            |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                           |                                                                                                            |
|                             |            |                                                        |                                                                                                            |
| Overall confidence level    | Low        |                                                        |                                                                                                            |
+-----------------------------+------------+--------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 4.6                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------+--------+-----------------+
| Clock       | Domain | Constraint (ns) |
+-------------+--------+-----------------+
| sys_clk_pin | CLK    |            10.0 |
+-------------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------+-----------+
| Name                   | Power (W) |
+------------------------+-----------+
| VGA_RAM                |     1.607 |
|   Math_3D              |     1.591 |
|     applyer1           |     0.067 |
|       muler_v1         |     0.044 |
|       muler_v2         |     0.003 |
|       muler_v4         |     0.016 |
|     applyer2           |     0.042 |
|       muler_v1         |     0.031 |
|       muler_v2         |     0.002 |
|       muler_v4         |     0.005 |
|     applyer3           |     0.055 |
|       muler_v1         |     0.039 |
|       muler_v2         |     0.001 |
|       muler_v4         |     0.011 |
|     applyer4           |     0.018 |
|       muler_v1         |     0.008 |
|       muler_v4         |     0.006 |
|     applyer5           |     0.029 |
|       muler_v1         |     0.013 |
|       muler_v4         |     0.011 |
|     applyer6           |     0.016 |
|       muler_v1         |     0.007 |
|       muler_v4         |     0.006 |
|     applyer7           |     0.016 |
|       muler_v1         |     0.007 |
|       muler_v4         |     0.006 |
|     applyer8           |     0.016 |
|       muler_v1         |     0.007 |
|       muler_v4         |     0.005 |
|     cos                |     0.029 |
|       cctoocer         |     0.011 |
|       siner            |     0.018 |
|     div1               |     0.040 |
|       diver            |     0.030 |
|       ff3              |     0.005 |
|       ffer2            |     0.005 |
|     div2               |     0.038 |
|       diver            |     0.029 |
|       ff3              |     0.004 |
|       ffer2            |     0.004 |
|     div3               |     0.038 |
|       diver            |     0.028 |
|       ff3              |     0.005 |
|       ffer2            |     0.004 |
|     div4               |     0.039 |
|       diver            |     0.029 |
|       ff3              |     0.005 |
|       ffer2            |     0.005 |
|     div5               |     0.038 |
|       diver            |     0.028 |
|       ff3              |     0.005 |
|       ffer2            |     0.004 |
|     div6               |     0.040 |
|       diver            |     0.030 |
|       ff3              |     0.005 |
|       ffer2            |     0.005 |
|     div7               |     0.038 |
|       diver            |     0.028 |
|       ff3              |     0.005 |
|       ffer2            |     0.004 |
|     div8               |     0.038 |
|       diver            |     0.028 |
|       ff3              |     0.004 |
|       ffer2            |     0.004 |
|     muler1             |     0.006 |
|     muler1_m           |     0.197 |
|       dmuler_v1        |     0.005 |
|       dmuler_v11       |     0.019 |
|       dmuler_v15       |     0.009 |
|       dmuler_v2        |     0.004 |
|       dmuler_v3        |     0.049 |
|       dmuler_v5        |     0.006 |
|       dmuler_v6        |     0.007 |
|       dmuler_v7        |     0.092 |
|       dmuler_v9        |     0.005 |
|     muler2             |     0.006 |
|     muler2_m           |     0.210 |
|       dmuler_v1        |     0.061 |
|       dmuler_v12       |     0.028 |
|       dmuler_v13       |     0.004 |
|       dmuler_v16       |     0.005 |
|       dmuler_v4        |     0.033 |
|       dmuler_v5        |     0.025 |
|       dmuler_v8        |     0.012 |
|       dmuler_v9        |     0.042 |
|     muler_t1           |     0.043 |
|     muler_t2           |     0.042 |
|     muler_t3           |     0.041 |
|     muler_t4           |     0.040 |
|     muler_t5           |     0.045 |
|     muler_t6           |     0.043 |
|     muler_t7           |     0.042 |
|     muler_t8           |     0.042 |
|     muler_ty1          |     0.025 |
|     muler_ty2          |     0.025 |
|     muler_ty3          |     0.006 |
|     muler_ty4          |     0.006 |
|     muler_ty5          |     0.006 |
|     muler_ty6          |     0.006 |
|     muler_ty7          |     0.024 |
|     muler_ty8          |     0.025 |
|     sin                |     0.030 |
|       cctoocer         |     0.011 |
|       siner            |     0.019 |
|   RAM                  |     0.001 |
|     U0                 |     0.001 |
|       inst_blk_mem_gen |     0.001 |
+------------------------+-----------+


