TOOL:	xmverilog	21.03-s007: Started on Dec 15, 2022 at 12:17:35 CST
xmverilog: 21.03-s007: (c) Copyright 1995-2021 Cadence Design Systems, Inc.
file: /ece498hk/libs/T65GP_RFMIM_2fF_1P0V_2P5V_1p9m_6X1Z1U_ALRDL_OA61_PDK/stdcell_dig/fb_tsmc065gp_rvt_lvt/aci/sc-ad10/verilog/tsmc65_rvt_sc_adv10.v
xmvlog: *W,SPDUSD: Include directory /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/vendor/lowrisc_ip/ip/prim/rtl given but not used.
xmvlog: *W,SPDUSD: Include directory /home/hfaroo9/498-pnr/ece498hk-RISCV-V-Extension/SynPnR/../src/vicuna/ibex/vendor/lowrisc_ip/dv/sv/dv_utils given but not used.
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 2
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Building instance specific data structures.
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                  Instances  Unique
		Modules:                867     867
		UDPs:                   394      11
		Primitives:            2392      10
		Registers:              254     260
		Scalar wires:           257       -
		Timing checks:         3040       -
		Simulation timescale:   1ps
	Writing initial simulation snapshot: worklib.XOR3X4MA10TR:v
TOOL:	xmverilog	21.03-s007: Exiting on Dec 15, 2022 at 12:17:39 CST  (total: 00:00:04)
