
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001276                       # Number of seconds simulated
sim_ticks                                  1275997573                       # Number of ticks simulated
final_tick                                 1275997573                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 224869                       # Simulator instruction rate (inst/s)
host_op_rate                                   224869                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              130994705                       # Simulator tick rate (ticks/s)
host_mem_usage                                 694788                       # Number of bytes of host memory used
host_seconds                                     9.74                       # Real time elapsed on the host
sim_insts                                     2190404                       # Number of instructions simulated
sim_ops                                       2190404                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu00.inst        122368                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu00.data        378240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.inst         11456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu01.data          6144                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.inst          3328                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu02.data          7104                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.inst          1088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu03.data          6464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.inst          1856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu04.data          6720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.inst          2432                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu05.data          5824                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.inst           512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu06.data          6784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.inst           128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu07.data          4928                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.inst          1600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu08.data          5440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.inst           640                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu09.data          4608                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.inst          3648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu10.data          5504                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.inst          1536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu11.data          5952                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.inst          1152                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu12.data          6336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.inst           384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu13.data          5312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.inst           384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu14.data          6464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.inst           448                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu15.data          4416                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             619200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu00.inst       122368                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu01.inst        11456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu02.inst         3328                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu03.inst         1088                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu04.inst         1856                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu05.inst         2432                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu06.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu07.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu08.inst         1600                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu09.inst          640                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu10.inst         3648                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu11.inst         1536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu12.inst         1152                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu13.inst          384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu14.inst          384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu15.inst          448                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        152960                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        74240                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           74240                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu00.inst           1912                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu00.data           5910                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.inst            179                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu01.data             96                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.inst             52                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu02.data            111                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.inst             17                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu03.data            101                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.inst             29                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu04.data            105                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.inst             38                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu05.data             91                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.inst              8                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu06.data            106                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.inst              2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu07.data             77                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.inst             25                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu08.data             85                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.inst             10                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu09.data             72                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.inst             57                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu10.data             86                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.inst             24                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu11.data             93                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.inst             18                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu12.data             99                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.inst              6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu13.data             83                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.inst              6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu14.data            101                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.inst              7                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu15.data             69                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                9675                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          1160                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1160                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu00.inst         95899869                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu00.data        296426896                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.inst          8978074                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu01.data          4815056                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.inst          2608155                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu02.data          5567409                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.inst           852666                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu03.data          5065840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.inst          1454548                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu04.data          5266468                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.inst          1905960                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu05.data          4564272                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.inst           401255                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu06.data          5316625                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.inst           100314                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu07.data          3862076                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.inst          1253921                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu08.data          4263331                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.inst           501568                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu09.data          3611292                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.inst          2858940                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu10.data          4313488                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.inst          1203764                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu11.data          4664586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.inst           902823                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu12.data          4965527                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.inst           300941                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu13.data          4163017                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.inst           300941                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu14.data          5065840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.inst           351098                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu15.data          3460822                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             485267381                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu00.inst     95899869                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu01.inst      8978074                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu02.inst      2608155                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu03.inst       852666                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu04.inst      1454548                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu05.inst      1905960                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu06.inst       401255                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu07.inst       100314                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu08.inst      1253921                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu09.inst       501568                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu10.inst      2858940                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu11.inst      1203764                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu12.inst       902823                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu13.inst       300941                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu14.inst       300941                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu15.inst       351098                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        119874836                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        58181929                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             58181929                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        58181929                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.inst        95899869                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu00.data       296426896                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.inst         8978074                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu01.data         4815056                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.inst         2608155                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu02.data         5567409                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.inst          852666                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu03.data         5065840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.inst         1454548                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu04.data         5266468                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.inst         1905960                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu05.data         4564272                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.inst          401255                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu06.data         5316625                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.inst          100314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu07.data         3862076                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.inst         1253921                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu08.data         4263331                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.inst          501568                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu09.data         3611292                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.inst         2858940                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu10.data         4313488                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.inst         1203764                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu11.data         4664586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.inst          902823                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu12.data         4965527                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.inst          300941                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu13.data         4163017                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.inst          300941                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu14.data         5065840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.inst          351098                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu15.data         3460822                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            543449310                       # Total bandwidth to/from this memory (bytes/s)
system.cpu00.branchPred.lookups                132281                       # Number of BP lookups
system.cpu00.branchPred.condPredicted           73658                       # Number of conditional branches predicted
system.cpu00.branchPred.condIncorrect            5695                       # Number of conditional branches incorrect
system.cpu00.branchPred.BTBLookups              87994                       # Number of BTB lookups
system.cpu00.branchPred.BTBHits                 66332                       # Number of BTB hits
system.cpu00.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu00.branchPred.BTBHitPct           75.382412                       # BTB Hit Percentage
system.cpu00.branchPred.usedRAS                 26423                       # Number of times the RAS was used to get a target.
system.cpu00.branchPred.RASInCorrect               89                       # Number of incorrect RAS predictions.
system.cpu00.branchPred.indirectLookups          3665                       # Number of indirect predictor lookups.
system.cpu00.branchPred.indirectHits             2899                       # Number of indirect target hits.
system.cpu00.branchPred.indirectMisses            766                       # Number of indirect misses.
system.cpu00.branchPredindirectMispredicted          256                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                      1159                       # Clock period in ticks
system.cpu00.dtb.fetch_hits                         0                       # ITB hits
system.cpu00.dtb.fetch_misses                       0                       # ITB misses
system.cpu00.dtb.fetch_acv                          0                       # ITB acv
system.cpu00.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu00.dtb.read_hits                     182069                       # DTB read hits
system.cpu00.dtb.read_misses                      618                       # DTB read misses
system.cpu00.dtb.read_acv                           0                       # DTB read access violations
system.cpu00.dtb.read_accesses                 182687                       # DTB read accesses
system.cpu00.dtb.write_hits                    127763                       # DTB write hits
system.cpu00.dtb.write_misses                    1101                       # DTB write misses
system.cpu00.dtb.write_acv                          0                       # DTB write access violations
system.cpu00.dtb.write_accesses                128864                       # DTB write accesses
system.cpu00.dtb.data_hits                     309832                       # DTB hits
system.cpu00.dtb.data_misses                     1719                       # DTB misses
system.cpu00.dtb.data_acv                           0                       # DTB access violations
system.cpu00.dtb.data_accesses                 311551                       # DTB accesses
system.cpu00.itb.fetch_hits                    149033                       # ITB hits
system.cpu00.itb.fetch_misses                     156                       # ITB misses
system.cpu00.itb.fetch_acv                          0                       # ITB acv
system.cpu00.itb.fetch_accesses                149189                       # ITB accesses
system.cpu00.itb.read_hits                          0                       # DTB read hits
system.cpu00.itb.read_misses                        0                       # DTB read misses
system.cpu00.itb.read_acv                           0                       # DTB read access violations
system.cpu00.itb.read_accesses                      0                       # DTB read accesses
system.cpu00.itb.write_hits                         0                       # DTB write hits
system.cpu00.itb.write_misses                       0                       # DTB write misses
system.cpu00.itb.write_acv                          0                       # DTB write access violations
system.cpu00.itb.write_accesses                     0                       # DTB write accesses
system.cpu00.itb.data_hits                          0                       # DTB hits
system.cpu00.itb.data_misses                        0                       # DTB misses
system.cpu00.itb.data_acv                           0                       # DTB access violations
system.cpu00.itb.data_accesses                      0                       # DTB accesses
system.cpu00.workload.num_syscalls               2095                       # Number of system calls
system.cpu00.numCycles                        1029909                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.fetch.icacheStallCycles            82953                       # Number of cycles fetch is stalled on an Icache miss
system.cpu00.fetch.Insts                      1188421                       # Number of instructions fetch has processed
system.cpu00.fetch.Branches                    132281                       # Number of branches that fetch encountered
system.cpu00.fetch.predictedBranches            95654                       # Number of branches that fetch has predicted taken
system.cpu00.fetch.Cycles                      726879                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu00.fetch.SquashCycles                 12764                       # Number of cycles fetch has spent squashing
system.cpu00.fetch.MiscStallCycles                749                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu00.fetch.PendingTrapStallCycles         6228                       # Number of stall cycles due to pending traps
system.cpu00.fetch.IcacheWaitRetryStallCycles          649                       # Number of stall cycles due to full MSHR
system.cpu00.fetch.CacheLines                  149033                       # Number of cache lines fetched
system.cpu00.fetch.IcacheSquashes                2600                       # Number of outstanding Icache misses that were squashed
system.cpu00.fetch.rateDist::samples           823840                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::mean            1.442539                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::stdev           2.712910                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::0                 606163     73.58%     73.58% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::1                  16361      1.99%     75.56% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::2                  17501      2.12%     77.69% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::3                  17022      2.07%     79.75% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::4                  38059      4.62%     84.37% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::5                  15710      1.91%     86.28% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::6                  18849      2.29%     88.57% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::7                  11288      1.37%     89.94% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::8                  82887     10.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.rateDist::total             823840                       # Number of instructions fetched each cycle (Total)
system.cpu00.fetch.branchRate                0.128440                       # Number of branch fetches per cycle
system.cpu00.fetch.rate                      1.153909                       # Number of inst fetches per cycle
system.cpu00.decode.IdleCycles                  90445                       # Number of cycles decode is idle
system.cpu00.decode.BlockedCycles              566404                       # Number of cycles decode is blocked
system.cpu00.decode.RunCycles                  128892                       # Number of cycles decode is running
system.cpu00.decode.UnblockCycles               33449                       # Number of cycles decode is unblocking
system.cpu00.decode.SquashCycles                 4650                       # Number of cycles decode is squashing
system.cpu00.decode.BranchResolved              26392                       # Number of times decode resolved a branch
system.cpu00.decode.BranchMispred                1762                       # Number of times decode detected a branch misprediction
system.cpu00.decode.DecodedInsts              1123604                       # Number of instructions handled by decode
system.cpu00.decode.SquashedInsts                7215                       # Number of squashed instructions handled by decode
system.cpu00.rename.SquashCycles                 4650                       # Number of cycles rename is squashing
system.cpu00.rename.IdleCycles                 106293                       # Number of cycles rename is idle
system.cpu00.rename.BlockCycles                 91377                       # Number of cycles rename is blocking
system.cpu00.rename.serializeStallCycles       220269                       # count of cycles rename stalled for serializing inst
system.cpu00.rename.RunCycles                  146593                       # Number of cycles rename is running
system.cpu00.rename.UnblockCycles              254658                       # Number of cycles rename is unblocking
system.cpu00.rename.RenamedInsts              1104601                       # Number of instructions processed by rename
system.cpu00.rename.ROBFullEvents                2827                       # Number of times rename has blocked due to ROB full
system.cpu00.rename.IQFullEvents                22656                       # Number of times rename has blocked due to IQ full
system.cpu00.rename.LQFullEvents                 2283                       # Number of times rename has blocked due to LQ full
system.cpu00.rename.SQFullEvents               219152                       # Number of times rename has blocked due to SQ full
system.cpu00.rename.RenamedOperands            757279                       # Number of destination operands rename has renamed
system.cpu00.rename.RenameLookups             1368183                       # Number of register rename lookups that rename has made
system.cpu00.rename.int_rename_lookups        1210032                       # Number of integer rename lookups
system.cpu00.rename.fp_rename_lookups          155864                       # Number of floating rename lookups
system.cpu00.rename.CommittedMaps              668717                       # Number of HB maps that are committed
system.cpu00.rename.UndoneMaps                  88562                       # Number of HB maps that are undone due to squashing
system.cpu00.rename.serializingInsts             4042                       # count of serializing insts renamed
system.cpu00.rename.tempSerializingInsts         1664                       # count of temporary serializing insts renamed
system.cpu00.rename.skidInsts                  149477                       # count of insts added to the skid buffer
system.cpu00.memDep0.insertedLoads             179505                       # Number of loads inserted to the mem dependence unit.
system.cpu00.memDep0.insertedStores            135247                       # Number of stores inserted to the mem dependence unit.
system.cpu00.memDep0.conflictingLoads           32029                       # Number of conflicting loads.
system.cpu00.memDep0.conflictingStores          12295                       # Number of conflicting stores.
system.cpu00.iq.iqInstsAdded                   967897                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu00.iq.iqNonSpecInstsAdded              2728                       # Number of non-speculative instructions added to the IQ
system.cpu00.iq.iqInstsIssued                  952498                       # Number of instructions issued
system.cpu00.iq.iqSquashedInstsIssued            1712                       # Number of squashed instructions issued
system.cpu00.iq.iqSquashedInstsExamined        100902                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu00.iq.iqSquashedOperandsExamined        51303                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu00.iq.iqSquashedNonSpecRemoved          363                       # Number of squashed non-spec instructions that were removed
system.cpu00.iq.issued_per_cycle::samples       823840                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::mean       1.156169                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::stdev      1.925317                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::0            524722     63.69%     63.69% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::1             74466      9.04%     72.73% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::2             61029      7.41%     80.14% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::3             45512      5.52%     85.66% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::4             43730      5.31%     90.97% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::5             28577      3.47%     94.44% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::6             26663      3.24%     97.68% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::7             11473      1.39%     99.07% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::8              7668      0.93%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu00.iq.issued_per_cycle::total        823840                       # Number of insts issued each cycle
system.cpu00.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntAlu                  4966     16.00%     16.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntMult                 4097     13.20%     29.21% # attempts to use FU when none available
system.cpu00.iq.fu_full::IntDiv                     0      0.00%     29.21% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatAdd                  67      0.22%     29.42% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCmp                   0      0.00%     29.42% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatCvt                   0      0.00%     29.42% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatMult               5869     18.91%     48.34% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatDiv                   0      0.00%     48.34% # attempts to use FU when none available
system.cpu00.iq.fu_full::FloatSqrt                  0      0.00%     48.34% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAdd                    0      0.00%     48.34% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAddAcc                 0      0.00%     48.34% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdAlu                    0      0.00%     48.34% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCmp                    0      0.00%     48.34% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdCvt                    0      0.00%     48.34% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMisc                   0      0.00%     48.34% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMult                   0      0.00%     48.34% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdMultAcc                0      0.00%     48.34% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShift                  0      0.00%     48.34% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdShiftAcc               0      0.00%     48.34% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdSqrt                   0      0.00%     48.34% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAdd               0      0.00%     48.34% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatAlu               0      0.00%     48.34% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCmp               0      0.00%     48.34% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatCvt               0      0.00%     48.34% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatDiv               0      0.00%     48.34% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMisc              0      0.00%     48.34% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMult              0      0.00%     48.34% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatMultAcc            0      0.00%     48.34% # attempts to use FU when none available
system.cpu00.iq.fu_full::SimdFloatSqrt              0      0.00%     48.34% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemRead                 9793     31.56%     79.90% # attempts to use FU when none available
system.cpu00.iq.fu_full::MemWrite                6237     20.10%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu00.iq.FU_type_0::No_OpClass               0      0.00%      0.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IntAlu              550548     57.80%     57.80% # Type of FU issued
system.cpu00.iq.FU_type_0::IntMult              12790      1.34%     59.14% # Type of FU issued
system.cpu00.iq.FU_type_0::IntDiv                   0      0.00%     59.14% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatAdd             35718      3.75%     62.89% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCmp                 8      0.00%     62.89% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatCvt                 0      0.00%     62.89% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatMult            37109      3.90%     66.79% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatDiv                16      0.00%     66.79% # Type of FU issued
system.cpu00.iq.FU_type_0::FloatSqrt                0      0.00%     66.79% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAdd                  0      0.00%     66.79% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAddAcc               0      0.00%     66.79% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdAlu                  0      0.00%     66.79% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCmp                  0      0.00%     66.79% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdCvt                  0      0.00%     66.79% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMisc                 0      0.00%     66.79% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMult                 0      0.00%     66.79% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdMultAcc              0      0.00%     66.79% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShift                0      0.00%     66.79% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdShiftAcc             0      0.00%     66.79% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdSqrt                 0      0.00%     66.79% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAdd             0      0.00%     66.79% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatAlu             0      0.00%     66.79% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCmp             0      0.00%     66.79% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatCvt             0      0.00%     66.79% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatDiv             0      0.00%     66.79% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMisc            0      0.00%     66.79% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMult            0      0.00%     66.79% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.79% # Type of FU issued
system.cpu00.iq.FU_type_0::SimdFloatSqrt            0      0.00%     66.79% # Type of FU issued
system.cpu00.iq.FU_type_0::MemRead             185932     19.52%     86.31% # Type of FU issued
system.cpu00.iq.FU_type_0::MemWrite            130377     13.69%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu00.iq.FU_type_0::total               952498                       # Type of FU issued
system.cpu00.iq.rate                         0.924837                       # Inst issue rate
system.cpu00.iq.fu_busy_cnt                     31029                       # FU busy when requested
system.cpu00.iq.fu_busy_rate                 0.032576                       # FU busy rate (busy events/executed inst)
system.cpu00.iq.int_inst_queue_reads          2517914                       # Number of integer instruction queue reads
system.cpu00.iq.int_inst_queue_writes          948570                       # Number of integer instruction queue writes
system.cpu00.iq.int_inst_queue_wakeup_accesses       813016                       # Number of integer instruction queue wakeup accesses
system.cpu00.iq.fp_inst_queue_reads            243663                       # Number of floating instruction queue reads
system.cpu00.iq.fp_inst_queue_writes           123380                       # Number of floating instruction queue writes
system.cpu00.iq.fp_inst_queue_wakeup_accesses       116990                       # Number of floating instruction queue wakeup accesses
system.cpu00.iq.int_alu_accesses               858368                       # Number of integer alu accesses
system.cpu00.iq.fp_alu_accesses                125159                       # Number of floating point alu accesses
system.cpu00.iew.lsq.thread0.forwLoads          21344                       # Number of loads that had data forwarded from stores
system.cpu00.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu00.iew.lsq.thread0.squashedLoads        18566                       # Number of loads squashed
system.cpu00.iew.lsq.thread0.ignoredResponses          103                       # Number of memory responses ignored because the instruction is squashed
system.cpu00.iew.lsq.thread0.memOrderViolation          433                       # Number of memory ordering violations
system.cpu00.iew.lsq.thread0.squashedStores        15735                       # Number of stores squashed
system.cpu00.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu00.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu00.iew.lsq.thread0.rescheduledLoads          217                       # Number of loads that were rescheduled
system.cpu00.iew.lsq.thread0.cacheBlocked        11344                       # Number of times an access to memory failed due to the cache being blocked
system.cpu00.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu00.iew.iewSquashCycles                 4650                       # Number of cycles IEW is squashing
system.cpu00.iew.iewBlockCycles                 22799                       # Number of cycles IEW is blocking
system.cpu00.iew.iewUnblockCycles               59213                       # Number of cycles IEW is unblocking
system.cpu00.iew.iewDispatchedInsts           1078158                       # Number of instructions dispatched to IQ
system.cpu00.iew.iewDispSquashedInsts            1453                       # Number of squashed instructions skipped by dispatch
system.cpu00.iew.iewDispLoadInsts              179505                       # Number of dispatched load instructions
system.cpu00.iew.iewDispStoreInsts             135247                       # Number of dispatched store instructions
system.cpu00.iew.iewDispNonSpecInsts             1567                       # Number of dispatched non-speculative instructions
system.cpu00.iew.iewIQFullEvents                  135                       # Number of times the IQ has become full, causing a stall
system.cpu00.iew.iewLSQFullEvents               58970                       # Number of times the LSQ has become full, causing a stall
system.cpu00.iew.memOrderViolationEvents          433                       # Number of memory order violations
system.cpu00.iew.predictedTakenIncorrect         1599                       # Number of branches that were predicted taken incorrectly
system.cpu00.iew.predictedNotTakenIncorrect         3105                       # Number of branches that were predicted not taken incorrectly
system.cpu00.iew.branchMispredicts               4704                       # Number of branch mispredicts detected at execute
system.cpu00.iew.iewExecutedInsts              945040                       # Number of executed instructions
system.cpu00.iew.iewExecLoadInsts              182707                       # Number of load instructions executed
system.cpu00.iew.iewExecSquashedInsts            7458                       # Number of squashed instructions skipped in execute
system.cpu00.iew.exec_swp                           0                       # number of swp insts executed
system.cpu00.iew.exec_nop                      107533                       # number of nop insts executed
system.cpu00.iew.exec_refs                     311579                       # number of memory reference insts executed
system.cpu00.iew.exec_branches                 110264                       # Number of branches executed
system.cpu00.iew.exec_stores                   128872                       # Number of stores executed
system.cpu00.iew.exec_rate                   0.917596                       # Inst execution rate
system.cpu00.iew.wb_sent                       933555                       # cumulative count of insts sent to commit
system.cpu00.iew.wb_count                      930006                       # cumulative count of insts written-back
system.cpu00.iew.wb_producers                  545145                       # num instructions producing a value
system.cpu00.iew.wb_consumers                  776735                       # num instructions consuming a value
system.cpu00.iew.wb_rate                     0.902998                       # insts written-back per cycle
system.cpu00.iew.wb_fanout                   0.701842                       # average fanout of values written-back
system.cpu00.commit.commitSquashedInsts        105341                       # The number of squashed insts skipped by commit
system.cpu00.commit.commitNonSpecStalls          2365                       # The number of times commit has been forced to stall to communicate backwards
system.cpu00.commit.branchMispredicts            3963                       # The number of times a branch was mispredicted
system.cpu00.commit.committed_per_cycle::samples       807218                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::mean     1.199576                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::stdev     2.301088                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::0       559269     69.28%     69.28% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::1        51514      6.38%     75.67% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::2        50991      6.32%     81.98% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::3        29957      3.71%     85.69% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::4        35371      4.38%     90.08% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::5         8923      1.11%     91.18% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::6        12850      1.59%     92.77% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::7         4991      0.62%     93.39% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::8        53352      6.61%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu00.commit.committed_per_cycle::total       807218                       # Number of insts commited each cycle
system.cpu00.commit.committedInsts             968319                       # Number of instructions committed
system.cpu00.commit.committedOps               968319                       # Number of ops (including micro ops) committed
system.cpu00.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu00.commit.refs                       280451                       # Number of memory references committed
system.cpu00.commit.loads                      160939                       # Number of loads committed
system.cpu00.commit.membars                      1032                       # Number of memory barriers committed
system.cpu00.commit.branches                   100069                       # Number of branches committed
system.cpu00.commit.fp_insts                   116058                       # Number of committed floating point instructions.
system.cpu00.commit.int_insts                  791858                       # Number of committed integer instructions.
system.cpu00.commit.function_calls              22210                       # Number of function calls committed.
system.cpu00.commit.op_class_0::No_OpClass        98597     10.18%     10.18% # Class of committed instruction
system.cpu00.commit.op_class_0::IntAlu         503112     51.96%     62.14% # Class of committed instruction
system.cpu00.commit.op_class_0::IntMult         12689      1.31%     63.45% # Class of committed instruction
system.cpu00.commit.op_class_0::IntDiv              0      0.00%     63.45% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatAdd        35480      3.66%     67.11% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCmp            8      0.00%     67.11% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatCvt            0      0.00%     67.11% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatMult        36935      3.81%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatDiv           14      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::FloatSqrt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAdd             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAddAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdAlu             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCmp             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdCvt             0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMisc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMult            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdMultAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShift            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdShiftAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdSqrt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAdd            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatAlu            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCmp            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatCvt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatDiv            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMisc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMult            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.93% # Class of committed instruction
system.cpu00.commit.op_class_0::MemRead        161971     16.73%     87.66% # Class of committed instruction
system.cpu00.commit.op_class_0::MemWrite       119513     12.34%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu00.commit.op_class_0::total          968319                       # Class of committed instruction
system.cpu00.commit.bw_lim_events               53352                       # number cycles where commit BW limit reached
system.cpu00.rob.rob_reads                    1823535                       # The number of ROB reads
system.cpu00.rob.rob_writes                   2164088                       # The number of ROB writes
system.cpu00.timesIdled                          1439                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu00.idleCycles                        206069                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu00.quiesceCycles                      71040                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu00.committedInsts                    869722                       # Number of Instructions Simulated
system.cpu00.committedOps                      869722                       # Number of Ops (including micro ops) Simulated
system.cpu00.cpi                             1.184182                       # CPI: Cycles Per Instruction
system.cpu00.cpi_total                       1.184182                       # CPI: Total CPI of All Threads
system.cpu00.ipc                             0.844465                       # IPC: Instructions Per Cycle
system.cpu00.ipc_total                       0.844465                       # IPC: Total IPC of All Threads
system.cpu00.int_regfile_reads                1141303                       # number of integer regfile reads
system.cpu00.int_regfile_writes                612147                       # number of integer regfile writes
system.cpu00.fp_regfile_reads                  151824                       # number of floating regfile reads
system.cpu00.fp_regfile_writes                 102914                       # number of floating regfile writes
system.cpu00.misc_regfile_reads                  4723                       # number of misc regfile reads
system.cpu00.misc_regfile_writes                 2248                       # number of misc regfile writes
system.cpu00.dcache.tags.replacements           14920                       # number of replacements
system.cpu00.dcache.tags.tagsinuse          63.084019                       # Cycle average of tags in use
system.cpu00.dcache.tags.total_refs            223964                       # Total number of references to valid blocks.
system.cpu00.dcache.tags.sampled_refs           14984                       # Sample count of references to valid blocks.
system.cpu00.dcache.tags.avg_refs           14.946877                       # Average number of references to valid blocks.
system.cpu00.dcache.tags.warmup_cycle        26575870                       # Cycle when the warmup percentage was hit.
system.cpu00.dcache.tags.occ_blocks::cpu00.data    63.084019                       # Average occupied blocks per requestor
system.cpu00.dcache.tags.occ_percent::cpu00.data     0.985688                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_percent::total     0.985688                       # Average percentage of cache occupancy
system.cpu00.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::0           58                       # Occupied blocks per task id
system.cpu00.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu00.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.dcache.tags.tag_accesses         1098865                       # Number of tag accesses
system.cpu00.dcache.tags.data_accesses        1098865                       # Number of data accesses
system.cpu00.dcache.ReadReq_hits::cpu00.data       138775                       # number of ReadReq hits
system.cpu00.dcache.ReadReq_hits::total        138775                       # number of ReadReq hits
system.cpu00.dcache.WriteReq_hits::cpu00.data        83095                       # number of WriteReq hits
system.cpu00.dcache.WriteReq_hits::total        83095                       # number of WriteReq hits
system.cpu00.dcache.LoadLockedReq_hits::cpu00.data          880                       # number of LoadLockedReq hits
system.cpu00.dcache.LoadLockedReq_hits::total          880                       # number of LoadLockedReq hits
system.cpu00.dcache.StoreCondReq_hits::cpu00.data         1102                       # number of StoreCondReq hits
system.cpu00.dcache.StoreCondReq_hits::total         1102                       # number of StoreCondReq hits
system.cpu00.dcache.demand_hits::cpu00.data       221870                       # number of demand (read+write) hits
system.cpu00.dcache.demand_hits::total         221870                       # number of demand (read+write) hits
system.cpu00.dcache.overall_hits::cpu00.data       221870                       # number of overall hits
system.cpu00.dcache.overall_hits::total        221870                       # number of overall hits
system.cpu00.dcache.ReadReq_misses::cpu00.data        11472                       # number of ReadReq misses
system.cpu00.dcache.ReadReq_misses::total        11472                       # number of ReadReq misses
system.cpu00.dcache.WriteReq_misses::cpu00.data        35296                       # number of WriteReq misses
system.cpu00.dcache.WriteReq_misses::total        35296                       # number of WriteReq misses
system.cpu00.dcache.LoadLockedReq_misses::cpu00.data          304                       # number of LoadLockedReq misses
system.cpu00.dcache.LoadLockedReq_misses::total          304                       # number of LoadLockedReq misses
system.cpu00.dcache.StoreCondReq_misses::cpu00.data           19                       # number of StoreCondReq misses
system.cpu00.dcache.StoreCondReq_misses::total           19                       # number of StoreCondReq misses
system.cpu00.dcache.demand_misses::cpu00.data        46768                       # number of demand (read+write) misses
system.cpu00.dcache.demand_misses::total        46768                       # number of demand (read+write) misses
system.cpu00.dcache.overall_misses::cpu00.data        46768                       # number of overall misses
system.cpu00.dcache.overall_misses::total        46768                       # number of overall misses
system.cpu00.dcache.ReadReq_miss_latency::cpu00.data    470564431                       # number of ReadReq miss cycles
system.cpu00.dcache.ReadReq_miss_latency::total    470564431                       # number of ReadReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::cpu00.data   5445476167                       # number of WriteReq miss cycles
system.cpu00.dcache.WriteReq_miss_latency::total   5445476167                       # number of WriteReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::cpu00.data      3063237                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.LoadLockedReq_miss_latency::total      3063237                       # number of LoadLockedReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::cpu00.data       368562                       # number of StoreCondReq miss cycles
system.cpu00.dcache.StoreCondReq_miss_latency::total       368562                       # number of StoreCondReq miss cycles
system.cpu00.dcache.demand_miss_latency::cpu00.data   5916040598                       # number of demand (read+write) miss cycles
system.cpu00.dcache.demand_miss_latency::total   5916040598                       # number of demand (read+write) miss cycles
system.cpu00.dcache.overall_miss_latency::cpu00.data   5916040598                       # number of overall miss cycles
system.cpu00.dcache.overall_miss_latency::total   5916040598                       # number of overall miss cycles
system.cpu00.dcache.ReadReq_accesses::cpu00.data       150247                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.ReadReq_accesses::total       150247                       # number of ReadReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::cpu00.data       118391                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.WriteReq_accesses::total       118391                       # number of WriteReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::cpu00.data         1184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.LoadLockedReq_accesses::total         1184                       # number of LoadLockedReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::cpu00.data         1121                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.StoreCondReq_accesses::total         1121                       # number of StoreCondReq accesses(hits+misses)
system.cpu00.dcache.demand_accesses::cpu00.data       268638                       # number of demand (read+write) accesses
system.cpu00.dcache.demand_accesses::total       268638                       # number of demand (read+write) accesses
system.cpu00.dcache.overall_accesses::cpu00.data       268638                       # number of overall (read+write) accesses
system.cpu00.dcache.overall_accesses::total       268638                       # number of overall (read+write) accesses
system.cpu00.dcache.ReadReq_miss_rate::cpu00.data     0.076354                       # miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_miss_rate::total     0.076354                       # miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_miss_rate::cpu00.data     0.298131                       # miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_miss_rate::total     0.298131                       # miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::cpu00.data     0.256757                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_miss_rate::total     0.256757                       # miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::cpu00.data     0.016949                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_miss_rate::total     0.016949                       # miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_miss_rate::cpu00.data     0.174093                       # miss rate for demand accesses
system.cpu00.dcache.demand_miss_rate::total     0.174093                       # miss rate for demand accesses
system.cpu00.dcache.overall_miss_rate::cpu00.data     0.174093                       # miss rate for overall accesses
system.cpu00.dcache.overall_miss_rate::total     0.174093                       # miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_miss_latency::cpu00.data 41018.517347                       # average ReadReq miss latency
system.cpu00.dcache.ReadReq_avg_miss_latency::total 41018.517347                       # average ReadReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::cpu00.data 154280.263118                       # average WriteReq miss latency
system.cpu00.dcache.WriteReq_avg_miss_latency::total 154280.263118                       # average WriteReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::cpu00.data 10076.437500                       # average LoadLockedReq miss latency
system.cpu00.dcache.LoadLockedReq_avg_miss_latency::total 10076.437500                       # average LoadLockedReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::cpu00.data        19398                       # average StoreCondReq miss latency
system.cpu00.dcache.StoreCondReq_avg_miss_latency::total        19398                       # average StoreCondReq miss latency
system.cpu00.dcache.demand_avg_miss_latency::cpu00.data 126497.617987                       # average overall miss latency
system.cpu00.dcache.demand_avg_miss_latency::total 126497.617987                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::cpu00.data 126497.617987                       # average overall miss latency
system.cpu00.dcache.overall_avg_miss_latency::total 126497.617987                       # average overall miss latency
system.cpu00.dcache.blocked_cycles::no_mshrs       162426                       # number of cycles access was blocked
system.cpu00.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_mshrs            3405                       # number of cycles access was blocked
system.cpu00.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_mshrs    47.702203                       # average number of cycles each access was blocked
system.cpu00.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu00.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu00.dcache.writebacks::writebacks        10759                       # number of writebacks
system.cpu00.dcache.writebacks::total           10759                       # number of writebacks
system.cpu00.dcache.ReadReq_mshr_hits::cpu00.data         3609                       # number of ReadReq MSHR hits
system.cpu00.dcache.ReadReq_mshr_hits::total         3609                       # number of ReadReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::cpu00.data        28166                       # number of WriteReq MSHR hits
system.cpu00.dcache.WriteReq_mshr_hits::total        28166                       # number of WriteReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::cpu00.data          135                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.LoadLockedReq_mshr_hits::total          135                       # number of LoadLockedReq MSHR hits
system.cpu00.dcache.demand_mshr_hits::cpu00.data        31775                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.demand_mshr_hits::total        31775                       # number of demand (read+write) MSHR hits
system.cpu00.dcache.overall_mshr_hits::cpu00.data        31775                       # number of overall MSHR hits
system.cpu00.dcache.overall_mshr_hits::total        31775                       # number of overall MSHR hits
system.cpu00.dcache.ReadReq_mshr_misses::cpu00.data         7863                       # number of ReadReq MSHR misses
system.cpu00.dcache.ReadReq_mshr_misses::total         7863                       # number of ReadReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::cpu00.data         7130                       # number of WriteReq MSHR misses
system.cpu00.dcache.WriteReq_mshr_misses::total         7130                       # number of WriteReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::cpu00.data          169                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.LoadLockedReq_mshr_misses::total          169                       # number of LoadLockedReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::cpu00.data           19                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.StoreCondReq_mshr_misses::total           19                       # number of StoreCondReq MSHR misses
system.cpu00.dcache.demand_mshr_misses::cpu00.data        14993                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.demand_mshr_misses::total        14993                       # number of demand (read+write) MSHR misses
system.cpu00.dcache.overall_mshr_misses::cpu00.data        14993                       # number of overall MSHR misses
system.cpu00.dcache.overall_mshr_misses::total        14993                       # number of overall MSHR misses
system.cpu00.dcache.ReadReq_mshr_miss_latency::cpu00.data    264255477                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_latency::total    264255477                       # number of ReadReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::cpu00.data   1155005945                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.WriteReq_mshr_miss_latency::total   1155005945                       # number of WriteReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::cpu00.data      1482361                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.LoadLockedReq_mshr_miss_latency::total      1482361                       # number of LoadLockedReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::cpu00.data       346541                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.StoreCondReq_mshr_miss_latency::total       346541                       # number of StoreCondReq MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::cpu00.data   1419261422                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.demand_mshr_miss_latency::total   1419261422                       # number of demand (read+write) MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::cpu00.data   1419261422                       # number of overall MSHR miss cycles
system.cpu00.dcache.overall_mshr_miss_latency::total   1419261422                       # number of overall MSHR miss cycles
system.cpu00.dcache.ReadReq_mshr_miss_rate::cpu00.data     0.052334                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.ReadReq_mshr_miss_rate::total     0.052334                       # mshr miss rate for ReadReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::cpu00.data     0.060224                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.WriteReq_mshr_miss_rate::total     0.060224                       # mshr miss rate for WriteReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::cpu00.data     0.142736                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.LoadLockedReq_mshr_miss_rate::total     0.142736                       # mshr miss rate for LoadLockedReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::cpu00.data     0.016949                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.StoreCondReq_mshr_miss_rate::total     0.016949                       # mshr miss rate for StoreCondReq accesses
system.cpu00.dcache.demand_mshr_miss_rate::cpu00.data     0.055811                       # mshr miss rate for demand accesses
system.cpu00.dcache.demand_mshr_miss_rate::total     0.055811                       # mshr miss rate for demand accesses
system.cpu00.dcache.overall_mshr_miss_rate::cpu00.data     0.055811                       # mshr miss rate for overall accesses
system.cpu00.dcache.overall_mshr_miss_rate::total     0.055811                       # mshr miss rate for overall accesses
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::cpu00.data 33607.462419                       # average ReadReq mshr miss latency
system.cpu00.dcache.ReadReq_avg_mshr_miss_latency::total 33607.462419                       # average ReadReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::cpu00.data 161992.418654                       # average WriteReq mshr miss latency
system.cpu00.dcache.WriteReq_avg_mshr_miss_latency::total 161992.418654                       # average WriteReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu00.data  8771.366864                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8771.366864                       # average LoadLockedReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::cpu00.data        18239                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.StoreCondReq_avg_mshr_miss_latency::total        18239                       # average StoreCondReq mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::cpu00.data 94661.603548                       # average overall mshr miss latency
system.cpu00.dcache.demand_avg_mshr_miss_latency::total 94661.603548                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::cpu00.data 94661.603548                       # average overall mshr miss latency
system.cpu00.dcache.overall_avg_mshr_miss_latency::total 94661.603548                       # average overall mshr miss latency
system.cpu00.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu00.icache.tags.replacements            7391                       # number of replacements
system.cpu00.icache.tags.tagsinuse         471.586511                       # Cycle average of tags in use
system.cpu00.icache.tags.total_refs            140086                       # Total number of references to valid blocks.
system.cpu00.icache.tags.sampled_refs            7903                       # Sample count of references to valid blocks.
system.cpu00.icache.tags.avg_refs           17.725674                       # Average number of references to valid blocks.
system.cpu00.icache.tags.warmup_cycle       784248940                       # Cycle when the warmup percentage was hit.
system.cpu00.icache.tags.occ_blocks::cpu00.inst   471.586511                       # Average occupied blocks per requestor
system.cpu00.icache.tags.occ_percent::cpu00.inst     0.921067                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_percent::total     0.921067                       # Average percentage of cache occupancy
system.cpu00.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::0           94                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::1          276                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::2          137                       # Occupied blocks per task id
system.cpu00.icache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu00.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu00.icache.tags.tag_accesses          305953                       # Number of tag accesses
system.cpu00.icache.tags.data_accesses         305953                       # Number of data accesses
system.cpu00.icache.ReadReq_hits::cpu00.inst       140086                       # number of ReadReq hits
system.cpu00.icache.ReadReq_hits::total        140086                       # number of ReadReq hits
system.cpu00.icache.demand_hits::cpu00.inst       140086                       # number of demand (read+write) hits
system.cpu00.icache.demand_hits::total         140086                       # number of demand (read+write) hits
system.cpu00.icache.overall_hits::cpu00.inst       140086                       # number of overall hits
system.cpu00.icache.overall_hits::total        140086                       # number of overall hits
system.cpu00.icache.ReadReq_misses::cpu00.inst         8939                       # number of ReadReq misses
system.cpu00.icache.ReadReq_misses::total         8939                       # number of ReadReq misses
system.cpu00.icache.demand_misses::cpu00.inst         8939                       # number of demand (read+write) misses
system.cpu00.icache.demand_misses::total         8939                       # number of demand (read+write) misses
system.cpu00.icache.overall_misses::cpu00.inst         8939                       # number of overall misses
system.cpu00.icache.overall_misses::total         8939                       # number of overall misses
system.cpu00.icache.ReadReq_miss_latency::cpu00.inst    668149578                       # number of ReadReq miss cycles
system.cpu00.icache.ReadReq_miss_latency::total    668149578                       # number of ReadReq miss cycles
system.cpu00.icache.demand_miss_latency::cpu00.inst    668149578                       # number of demand (read+write) miss cycles
system.cpu00.icache.demand_miss_latency::total    668149578                       # number of demand (read+write) miss cycles
system.cpu00.icache.overall_miss_latency::cpu00.inst    668149578                       # number of overall miss cycles
system.cpu00.icache.overall_miss_latency::total    668149578                       # number of overall miss cycles
system.cpu00.icache.ReadReq_accesses::cpu00.inst       149025                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.ReadReq_accesses::total       149025                       # number of ReadReq accesses(hits+misses)
system.cpu00.icache.demand_accesses::cpu00.inst       149025                       # number of demand (read+write) accesses
system.cpu00.icache.demand_accesses::total       149025                       # number of demand (read+write) accesses
system.cpu00.icache.overall_accesses::cpu00.inst       149025                       # number of overall (read+write) accesses
system.cpu00.icache.overall_accesses::total       149025                       # number of overall (read+write) accesses
system.cpu00.icache.ReadReq_miss_rate::cpu00.inst     0.059983                       # miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_miss_rate::total     0.059983                       # miss rate for ReadReq accesses
system.cpu00.icache.demand_miss_rate::cpu00.inst     0.059983                       # miss rate for demand accesses
system.cpu00.icache.demand_miss_rate::total     0.059983                       # miss rate for demand accesses
system.cpu00.icache.overall_miss_rate::cpu00.inst     0.059983                       # miss rate for overall accesses
system.cpu00.icache.overall_miss_rate::total     0.059983                       # miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_miss_latency::cpu00.inst 74745.450050                       # average ReadReq miss latency
system.cpu00.icache.ReadReq_avg_miss_latency::total 74745.450050                       # average ReadReq miss latency
system.cpu00.icache.demand_avg_miss_latency::cpu00.inst 74745.450050                       # average overall miss latency
system.cpu00.icache.demand_avg_miss_latency::total 74745.450050                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::cpu00.inst 74745.450050                       # average overall miss latency
system.cpu00.icache.overall_avg_miss_latency::total 74745.450050                       # average overall miss latency
system.cpu00.icache.blocked_cycles::no_mshrs         1124                       # number of cycles access was blocked
system.cpu00.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_mshrs              28                       # number of cycles access was blocked
system.cpu00.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu00.icache.avg_blocked_cycles::no_mshrs    40.142857                       # average number of cycles each access was blocked
system.cpu00.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu00.icache.fast_writes                     0                       # number of fast writes performed
system.cpu00.icache.cache_copies                    0                       # number of cache copies performed
system.cpu00.icache.writebacks::writebacks         7391                       # number of writebacks
system.cpu00.icache.writebacks::total            7391                       # number of writebacks
system.cpu00.icache.ReadReq_mshr_hits::cpu00.inst         1036                       # number of ReadReq MSHR hits
system.cpu00.icache.ReadReq_mshr_hits::total         1036                       # number of ReadReq MSHR hits
system.cpu00.icache.demand_mshr_hits::cpu00.inst         1036                       # number of demand (read+write) MSHR hits
system.cpu00.icache.demand_mshr_hits::total         1036                       # number of demand (read+write) MSHR hits
system.cpu00.icache.overall_mshr_hits::cpu00.inst         1036                       # number of overall MSHR hits
system.cpu00.icache.overall_mshr_hits::total         1036                       # number of overall MSHR hits
system.cpu00.icache.ReadReq_mshr_misses::cpu00.inst         7903                       # number of ReadReq MSHR misses
system.cpu00.icache.ReadReq_mshr_misses::total         7903                       # number of ReadReq MSHR misses
system.cpu00.icache.demand_mshr_misses::cpu00.inst         7903                       # number of demand (read+write) MSHR misses
system.cpu00.icache.demand_mshr_misses::total         7903                       # number of demand (read+write) MSHR misses
system.cpu00.icache.overall_mshr_misses::cpu00.inst         7903                       # number of overall MSHR misses
system.cpu00.icache.overall_mshr_misses::total         7903                       # number of overall MSHR misses
system.cpu00.icache.ReadReq_mshr_miss_latency::cpu00.inst    484707694                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_latency::total    484707694                       # number of ReadReq MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::cpu00.inst    484707694                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.demand_mshr_miss_latency::total    484707694                       # number of demand (read+write) MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::cpu00.inst    484707694                       # number of overall MSHR miss cycles
system.cpu00.icache.overall_mshr_miss_latency::total    484707694                       # number of overall MSHR miss cycles
system.cpu00.icache.ReadReq_mshr_miss_rate::cpu00.inst     0.053031                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.ReadReq_mshr_miss_rate::total     0.053031                       # mshr miss rate for ReadReq accesses
system.cpu00.icache.demand_mshr_miss_rate::cpu00.inst     0.053031                       # mshr miss rate for demand accesses
system.cpu00.icache.demand_mshr_miss_rate::total     0.053031                       # mshr miss rate for demand accesses
system.cpu00.icache.overall_mshr_miss_rate::cpu00.inst     0.053031                       # mshr miss rate for overall accesses
system.cpu00.icache.overall_mshr_miss_rate::total     0.053031                       # mshr miss rate for overall accesses
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::cpu00.inst 61332.113628                       # average ReadReq mshr miss latency
system.cpu00.icache.ReadReq_avg_mshr_miss_latency::total 61332.113628                       # average ReadReq mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::cpu00.inst 61332.113628                       # average overall mshr miss latency
system.cpu00.icache.demand_avg_mshr_miss_latency::total 61332.113628                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::cpu00.inst 61332.113628                       # average overall mshr miss latency
system.cpu00.icache.overall_avg_mshr_miss_latency::total 61332.113628                       # average overall mshr miss latency
system.cpu00.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.branchPred.lookups                 30247                       # Number of BP lookups
system.cpu01.branchPred.condPredicted           24466                       # Number of conditional branches predicted
system.cpu01.branchPred.condIncorrect            1243                       # Number of conditional branches incorrect
system.cpu01.branchPred.BTBLookups              24114                       # Number of BTB lookups
system.cpu01.branchPred.BTBHits                 15429                       # Number of BTB hits
system.cpu01.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu01.branchPred.BTBHitPct           63.983578                       # BTB Hit Percentage
system.cpu01.branchPred.usedRAS                  2526                       # Number of times the RAS was used to get a target.
system.cpu01.branchPred.RASInCorrect               16                       # Number of incorrect RAS predictions.
system.cpu01.branchPred.indirectLookups           113                       # Number of indirect predictor lookups.
system.cpu01.branchPred.indirectHits                2                       # Number of indirect target hits.
system.cpu01.branchPred.indirectMisses            111                       # Number of indirect misses.
system.cpu01.branchPredindirectMispredicted           32                       # Number of mispredicted indirect branches.
system.cpu01.dtb.fetch_hits                         0                       # ITB hits
system.cpu01.dtb.fetch_misses                       0                       # ITB misses
system.cpu01.dtb.fetch_acv                          0                       # ITB acv
system.cpu01.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu01.dtb.read_hits                      22530                       # DTB read hits
system.cpu01.dtb.read_misses                      392                       # DTB read misses
system.cpu01.dtb.read_acv                           0                       # DTB read access violations
system.cpu01.dtb.read_accesses                  22922                       # DTB read accesses
system.cpu01.dtb.write_hits                      6421                       # DTB write hits
system.cpu01.dtb.write_misses                      29                       # DTB write misses
system.cpu01.dtb.write_acv                          0                       # DTB write access violations
system.cpu01.dtb.write_accesses                  6450                       # DTB write accesses
system.cpu01.dtb.data_hits                      28951                       # DTB hits
system.cpu01.dtb.data_misses                      421                       # DTB misses
system.cpu01.dtb.data_acv                           0                       # DTB access violations
system.cpu01.dtb.data_accesses                  29372                       # DTB accesses
system.cpu01.itb.fetch_hits                     27260                       # ITB hits
system.cpu01.itb.fetch_misses                      66                       # ITB misses
system.cpu01.itb.fetch_acv                          0                       # ITB acv
system.cpu01.itb.fetch_accesses                 27326                       # ITB accesses
system.cpu01.itb.read_hits                          0                       # DTB read hits
system.cpu01.itb.read_misses                        0                       # DTB read misses
system.cpu01.itb.read_acv                           0                       # DTB read access violations
system.cpu01.itb.read_accesses                      0                       # DTB read accesses
system.cpu01.itb.write_hits                         0                       # DTB write hits
system.cpu01.itb.write_misses                       0                       # DTB write misses
system.cpu01.itb.write_acv                          0                       # DTB write access violations
system.cpu01.itb.write_accesses                     0                       # DTB write accesses
system.cpu01.itb.data_hits                          0                       # DTB hits
system.cpu01.itb.data_misses                        0                       # DTB misses
system.cpu01.itb.data_acv                           0                       # DTB access violations
system.cpu01.itb.data_accesses                      0                       # DTB accesses
system.cpu01.numCycles                         141380                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.fetch.icacheStallCycles            12241                       # Number of cycles fetch is stalled on an Icache miss
system.cpu01.fetch.Insts                       168986                       # Number of instructions fetch has processed
system.cpu01.fetch.Branches                     30247                       # Number of branches that fetch encountered
system.cpu01.fetch.predictedBranches            17957                       # Number of branches that fetch has predicted taken
system.cpu01.fetch.Cycles                       50588                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu01.fetch.SquashCycles                  2757                       # Number of cycles fetch has spent squashing
system.cpu01.fetch.MiscStallCycles                 62                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu01.fetch.NoActiveThreadStallCycles        48633                       # Number of stall cycles due to no active thread to fetch from
system.cpu01.fetch.PendingTrapStallCycles         1985                       # Number of stall cycles due to pending traps
system.cpu01.fetch.IcacheWaitRetryStallCycles           43                       # Number of stall cycles due to full MSHR
system.cpu01.fetch.CacheLines                   27260                       # Number of cache lines fetched
system.cpu01.fetch.IcacheSquashes                 550                       # Number of outstanding Icache misses that were squashed
system.cpu01.fetch.rateDist::samples           114930                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::mean            1.470338                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::stdev           2.567302                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::0                  81001     70.48%     70.48% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::1                   1605      1.40%     71.88% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::2                   2480      2.16%     74.03% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::3                   5780      5.03%     79.06% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::4                   8159      7.10%     86.16% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::5                    866      0.75%     86.91% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::6                   5344      4.65%     91.56% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::7                   1509      1.31%     92.88% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::8                   8186      7.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.rateDist::total             114930                       # Number of instructions fetched each cycle (Total)
system.cpu01.fetch.branchRate                0.213941                       # Number of branch fetches per cycle
system.cpu01.fetch.rate                      1.195261                       # Number of inst fetches per cycle
system.cpu01.decode.IdleCycles                  13335                       # Number of cycles decode is idle
system.cpu01.decode.BlockedCycles               22636                       # Number of cycles decode is blocked
system.cpu01.decode.RunCycles                   27424                       # Number of cycles decode is running
system.cpu01.decode.UnblockCycles                1966                       # Number of cycles decode is unblocking
system.cpu01.decode.SquashCycles                  936                       # Number of cycles decode is squashing
system.cpu01.decode.BranchResolved               2646                       # Number of times decode resolved a branch
system.cpu01.decode.BranchMispred                 453                       # Number of times decode detected a branch misprediction
system.cpu01.decode.DecodedInsts               154767                       # Number of instructions handled by decode
system.cpu01.decode.SquashedInsts                1813                       # Number of squashed instructions handled by decode
system.cpu01.rename.SquashCycles                  936                       # Number of cycles rename is squashing
system.cpu01.rename.IdleCycles                  14604                       # Number of cycles rename is idle
system.cpu01.rename.BlockCycles                  8725                       # Number of cycles rename is blocking
system.cpu01.rename.serializeStallCycles        11313                       # count of cycles rename stalled for serializing inst
system.cpu01.rename.RunCycles                   28020                       # Number of cycles rename is running
system.cpu01.rename.UnblockCycles                2699                       # Number of cycles rename is unblocking
system.cpu01.rename.RenamedInsts               150780                       # Number of instructions processed by rename
system.cpu01.rename.ROBFullEvents                 383                       # Number of times rename has blocked due to ROB full
system.cpu01.rename.IQFullEvents                  425                       # Number of times rename has blocked due to IQ full
system.cpu01.rename.LQFullEvents                 1074                       # Number of times rename has blocked due to LQ full
system.cpu01.rename.SQFullEvents                  336                       # Number of times rename has blocked due to SQ full
system.cpu01.rename.RenamedOperands            100150                       # Number of destination operands rename has renamed
system.cpu01.rename.RenameLookups              182966                       # Number of register rename lookups that rename has made
system.cpu01.rename.int_rename_lookups         170177                       # Number of integer rename lookups
system.cpu01.rename.fp_rename_lookups           12782                       # Number of floating rename lookups
system.cpu01.rename.CommittedMaps               79791                       # Number of HB maps that are committed
system.cpu01.rename.UndoneMaps                  20359                       # Number of HB maps that are undone due to squashing
system.cpu01.rename.serializingInsts              327                       # count of serializing insts renamed
system.cpu01.rename.tempSerializingInsts          304                       # count of temporary serializing insts renamed
system.cpu01.rename.skidInsts                    6869                       # count of insts added to the skid buffer
system.cpu01.memDep0.insertedLoads              23318                       # Number of loads inserted to the mem dependence unit.
system.cpu01.memDep0.insertedStores              8075                       # Number of stores inserted to the mem dependence unit.
system.cpu01.memDep0.conflictingLoads            1506                       # Number of conflicting loads.
system.cpu01.memDep0.conflictingStores           1035                       # Number of conflicting stores.
system.cpu01.iq.iqInstsAdded                   129592                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu01.iq.iqNonSpecInstsAdded               518                       # Number of non-speculative instructions added to the IQ
system.cpu01.iq.iqInstsIssued                  124734                       # Number of instructions issued
system.cpu01.iq.iqSquashedInstsIssued             429                       # Number of squashed instructions issued
system.cpu01.iq.iqSquashedInstsExamined         23025                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu01.iq.iqSquashedOperandsExamined        11548                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu01.iq.iqSquashedNonSpecRemoved          152                       # Number of squashed non-spec instructions that were removed
system.cpu01.iq.issued_per_cycle::samples       114930                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::mean       1.085304                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::stdev      1.978008                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::0             81039     70.51%     70.51% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::1              4199      3.65%     74.17% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::2              7792      6.78%     80.94% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::3              6388      5.56%     86.50% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::4              3340      2.91%     89.41% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::5              3365      2.93%     92.34% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::6              6887      5.99%     98.33% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::7              1080      0.94%     99.27% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::8               840      0.73%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu01.iq.issued_per_cycle::total        114930                       # Number of insts issued each cycle
system.cpu01.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntAlu                  1077     36.77%     36.77% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntMult                    0      0.00%     36.77% # attempts to use FU when none available
system.cpu01.iq.fu_full::IntDiv                     0      0.00%     36.77% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatAdd                  79      2.70%     39.47% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCmp                   0      0.00%     39.47% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatCvt                   0      0.00%     39.47% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatMult                318     10.86%     50.32% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatDiv                   0      0.00%     50.32% # attempts to use FU when none available
system.cpu01.iq.fu_full::FloatSqrt                  0      0.00%     50.32% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAdd                    0      0.00%     50.32% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAddAcc                 0      0.00%     50.32% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdAlu                    0      0.00%     50.32% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCmp                    0      0.00%     50.32% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdCvt                    0      0.00%     50.32% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMisc                   0      0.00%     50.32% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMult                   0      0.00%     50.32% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdMultAcc                0      0.00%     50.32% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShift                  0      0.00%     50.32% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdShiftAcc               0      0.00%     50.32% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdSqrt                   0      0.00%     50.32% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAdd               0      0.00%     50.32% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatAlu               0      0.00%     50.32% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCmp               0      0.00%     50.32% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatCvt               0      0.00%     50.32% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatDiv               0      0.00%     50.32% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMisc              0      0.00%     50.32% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMult              0      0.00%     50.32% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatMultAcc            0      0.00%     50.32% # attempts to use FU when none available
system.cpu01.iq.fu_full::SimdFloatSqrt              0      0.00%     50.32% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemRead                  950     32.43%     82.76% # attempts to use FU when none available
system.cpu01.iq.fu_full::MemWrite                 505     17.24%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu01.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IntAlu               89449     71.71%     71.72% # Type of FU issued
system.cpu01.iq.FU_type_0::IntMult                181      0.15%     71.86% # Type of FU issued
system.cpu01.iq.FU_type_0::IntDiv                   0      0.00%     71.86% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatAdd              2927      2.35%     74.21% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCmp                 0      0.00%     74.21% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatCvt                 0      0.00%     74.21% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatMult             1935      1.55%     75.76% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatDiv                 0      0.00%     75.76% # Type of FU issued
system.cpu01.iq.FU_type_0::FloatSqrt                0      0.00%     75.76% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAdd                  0      0.00%     75.76% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAddAcc               0      0.00%     75.76% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdAlu                  0      0.00%     75.76% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCmp                  0      0.00%     75.76% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdCvt                  0      0.00%     75.76% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMisc                 0      0.00%     75.76% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMult                 0      0.00%     75.76% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdMultAcc              0      0.00%     75.76% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShift                0      0.00%     75.76% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.76% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdSqrt                 0      0.00%     75.76% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.76% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.76% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.76% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.76% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.76% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.76% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMult            0      0.00%     75.76% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.76% # Type of FU issued
system.cpu01.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.76% # Type of FU issued
system.cpu01.iq.FU_type_0::MemRead              23459     18.81%     94.57% # Type of FU issued
system.cpu01.iq.FU_type_0::MemWrite              6779      5.43%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu01.iq.FU_type_0::total               124734                       # Type of FU issued
system.cpu01.iq.rate                         0.882261                       # Inst issue rate
system.cpu01.iq.fu_busy_cnt                      2929                       # FU busy when requested
system.cpu01.iq.fu_busy_rate                 0.023482                       # FU busy rate (busy events/executed inst)
system.cpu01.iq.int_inst_queue_reads           343804                       # Number of integer instruction queue reads
system.cpu01.iq.int_inst_queue_writes          139616                       # Number of integer instruction queue writes
system.cpu01.iq.int_inst_queue_wakeup_accesses       110748                       # Number of integer instruction queue wakeup accesses
system.cpu01.iq.fp_inst_queue_reads             23952                       # Number of floating instruction queue reads
system.cpu01.iq.fp_inst_queue_writes            13554                       # Number of floating instruction queue writes
system.cpu01.iq.fp_inst_queue_wakeup_accesses        10398                       # Number of floating instruction queue wakeup accesses
system.cpu01.iq.int_alu_accesses               115344                       # Number of integer alu accesses
system.cpu01.iq.fp_alu_accesses                 12315                       # Number of floating point alu accesses
system.cpu01.iew.lsq.thread0.forwLoads            678                       # Number of loads that had data forwarded from stores
system.cpu01.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu01.iew.lsq.thread0.squashedLoads         4081                       # Number of loads squashed
system.cpu01.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu01.iew.lsq.thread0.memOrderViolation           38                       # Number of memory ordering violations
system.cpu01.iew.lsq.thread0.squashedStores         2685                       # Number of stores squashed
system.cpu01.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu01.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu01.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu01.iew.lsq.thread0.cacheBlocked          933                       # Number of times an access to memory failed due to the cache being blocked
system.cpu01.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu01.iew.iewSquashCycles                  936                       # Number of cycles IEW is squashing
system.cpu01.iew.iewBlockCycles                  3352                       # Number of cycles IEW is blocking
system.cpu01.iew.iewUnblockCycles                1741                       # Number of cycles IEW is unblocking
system.cpu01.iew.iewDispatchedInsts            145726                       # Number of instructions dispatched to IQ
system.cpu01.iew.iewDispSquashedInsts             216                       # Number of squashed instructions skipped by dispatch
system.cpu01.iew.iewDispLoadInsts               23318                       # Number of dispatched load instructions
system.cpu01.iew.iewDispStoreInsts               8075                       # Number of dispatched store instructions
system.cpu01.iew.iewDispNonSpecInsts              283                       # Number of dispatched non-speculative instructions
system.cpu01.iew.iewIQFullEvents                   23                       # Number of times the IQ has become full, causing a stall
system.cpu01.iew.iewLSQFullEvents                1708                       # Number of times the LSQ has become full, causing a stall
system.cpu01.iew.memOrderViolationEvents           38                       # Number of memory order violations
system.cpu01.iew.predictedTakenIncorrect          272                       # Number of branches that were predicted taken incorrectly
system.cpu01.iew.predictedNotTakenIncorrect          684                       # Number of branches that were predicted not taken incorrectly
system.cpu01.iew.branchMispredicts                956                       # Number of branch mispredicts detected at execute
system.cpu01.iew.iewExecutedInsts              123135                       # Number of executed instructions
system.cpu01.iew.iewExecLoadInsts               22923                       # Number of load instructions executed
system.cpu01.iew.iewExecSquashedInsts            1599                       # Number of squashed instructions skipped in execute
system.cpu01.iew.exec_swp                           0                       # number of swp insts executed
system.cpu01.iew.exec_nop                       15616                       # number of nop insts executed
system.cpu01.iew.exec_refs                      29373                       # number of memory reference insts executed
system.cpu01.iew.exec_branches                  25520                       # Number of branches executed
system.cpu01.iew.exec_stores                     6450                       # Number of stores executed
system.cpu01.iew.exec_rate                   0.870951                       # Inst execution rate
system.cpu01.iew.wb_sent                       121894                       # cumulative count of insts sent to commit
system.cpu01.iew.wb_count                      121146                       # cumulative count of insts written-back
system.cpu01.iew.wb_producers                   70744                       # num instructions producing a value
system.cpu01.iew.wb_consumers                   85946                       # num instructions consuming a value
system.cpu01.iew.wb_rate                     0.856882                       # insts written-back per cycle
system.cpu01.iew.wb_fanout                   0.823121                       # average fanout of values written-back
system.cpu01.commit.commitSquashedInsts         23679                       # The number of squashed insts skipped by commit
system.cpu01.commit.commitNonSpecStalls           366                       # The number of times commit has been forced to stall to communicate backwards
system.cpu01.commit.branchMispredicts             801                       # The number of times a branch was mispredicted
system.cpu01.commit.committed_per_cycle::samples        62749                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::mean     1.921242                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::stdev     2.804971                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::0        35313     56.28%     56.28% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::1         6770     10.79%     67.07% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::2         3087      4.92%     71.99% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::3         1318      2.10%     74.09% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::4         1851      2.95%     77.04% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::5         4420      7.04%     84.08% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::6          672      1.07%     85.15% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::7         4422      7.05%     92.20% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::8         4896      7.80%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu01.commit.committed_per_cycle::total        62749                       # Number of insts commited each cycle
system.cpu01.commit.committedInsts             120556                       # Number of instructions committed
system.cpu01.commit.committedOps               120556                       # Number of ops (including micro ops) committed
system.cpu01.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu01.commit.refs                        24627                       # Number of memory references committed
system.cpu01.commit.loads                       19237                       # Number of loads committed
system.cpu01.commit.membars                       162                       # Number of memory barriers committed
system.cpu01.commit.branches                    22835                       # Number of branches committed
system.cpu01.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu01.commit.int_insts                  102178                       # Number of committed integer instructions.
system.cpu01.commit.function_calls               1593                       # Number of function calls committed.
system.cpu01.commit.op_class_0::No_OpClass        13475     11.18%     11.18% # Class of committed instruction
system.cpu01.commit.op_class_0::IntAlu          77369     64.18%     75.35% # Class of committed instruction
system.cpu01.commit.op_class_0::IntMult           115      0.10%     75.45% # Class of committed instruction
system.cpu01.commit.op_class_0::IntDiv              0      0.00%     75.45% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatAdd         2878      2.39%     77.84% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCmp            0      0.00%     77.84% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatCvt            0      0.00%     77.84% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatMult         1920      1.59%     79.43% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatDiv            0      0.00%     79.43% # Class of committed instruction
system.cpu01.commit.op_class_0::FloatSqrt            0      0.00%     79.43% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAdd             0      0.00%     79.43% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAddAcc            0      0.00%     79.43% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdAlu             0      0.00%     79.43% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCmp             0      0.00%     79.43% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdCvt             0      0.00%     79.43% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMisc            0      0.00%     79.43% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMult            0      0.00%     79.43% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdMultAcc            0      0.00%     79.43% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShift            0      0.00%     79.43% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdShiftAcc            0      0.00%     79.43% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdSqrt            0      0.00%     79.43% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAdd            0      0.00%     79.43% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatAlu            0      0.00%     79.43% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCmp            0      0.00%     79.43% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatCvt            0      0.00%     79.43% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatDiv            0      0.00%     79.43% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMisc            0      0.00%     79.43% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMult            0      0.00%     79.43% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.43% # Class of committed instruction
system.cpu01.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.43% # Class of committed instruction
system.cpu01.commit.op_class_0::MemRead         19399     16.09%     95.52% # Class of committed instruction
system.cpu01.commit.op_class_0::MemWrite         5400      4.48%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu01.commit.op_class_0::total          120556                       # Class of committed instruction
system.cpu01.commit.bw_lim_events                4896                       # number cycles where commit BW limit reached
system.cpu01.rob.rob_reads                     200736                       # The number of ROB reads
system.cpu01.rob.rob_writes                    292009                       # The number of ROB writes
system.cpu01.timesIdled                           251                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu01.idleCycles                         26450                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu01.quiesceCycles                     959567                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu01.committedInsts                    107085                       # Number of Instructions Simulated
system.cpu01.committedOps                      107085                       # Number of Ops (including micro ops) Simulated
system.cpu01.cpi                             1.320260                       # CPI: Cycles Per Instruction
system.cpu01.cpi_total                       1.320260                       # CPI: Total CPI of All Threads
system.cpu01.ipc                             0.757427                       # IPC: Instructions Per Cycle
system.cpu01.ipc_total                       0.757427                       # IPC: Total IPC of All Threads
system.cpu01.int_regfile_reads                 154615                       # number of integer regfile reads
system.cpu01.int_regfile_writes                 83096                       # number of integer regfile writes
system.cpu01.fp_regfile_reads                   11128                       # number of floating regfile reads
system.cpu01.fp_regfile_writes                   8171                       # number of floating regfile writes
system.cpu01.misc_regfile_reads                   546                       # number of misc regfile reads
system.cpu01.misc_regfile_writes                  226                       # number of misc regfile writes
system.cpu01.dcache.tags.replacements             768                       # number of replacements
system.cpu01.dcache.tags.tagsinuse          21.040431                       # Cycle average of tags in use
system.cpu01.dcache.tags.total_refs             23766                       # Total number of references to valid blocks.
system.cpu01.dcache.tags.sampled_refs             827                       # Sample count of references to valid blocks.
system.cpu01.dcache.tags.avg_refs           28.737606                       # Average number of references to valid blocks.
system.cpu01.dcache.tags.warmup_cycle      1129693526                       # Cycle when the warmup percentage was hit.
system.cpu01.dcache.tags.occ_blocks::cpu01.data    21.040431                       # Average occupied blocks per requestor
system.cpu01.dcache.tags.occ_percent::cpu01.data     0.328757                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_percent::total     0.328757                       # Average percentage of cache occupancy
system.cpu01.dcache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu01.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu01.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu01.dcache.tags.tag_accesses          106671                       # Number of tag accesses
system.cpu01.dcache.tags.data_accesses         106671                       # Number of data accesses
system.cpu01.dcache.ReadReq_hits::cpu01.data        18916                       # number of ReadReq hits
system.cpu01.dcache.ReadReq_hits::total         18916                       # number of ReadReq hits
system.cpu01.dcache.WriteReq_hits::cpu01.data         4464                       # number of WriteReq hits
system.cpu01.dcache.WriteReq_hits::total         4464                       # number of WriteReq hits
system.cpu01.dcache.LoadLockedReq_hits::cpu01.data           73                       # number of LoadLockedReq hits
system.cpu01.dcache.LoadLockedReq_hits::total           73                       # number of LoadLockedReq hits
system.cpu01.dcache.StoreCondReq_hits::cpu01.data           65                       # number of StoreCondReq hits
system.cpu01.dcache.StoreCondReq_hits::total           65                       # number of StoreCondReq hits
system.cpu01.dcache.demand_hits::cpu01.data        23380                       # number of demand (read+write) hits
system.cpu01.dcache.demand_hits::total          23380                       # number of demand (read+write) hits
system.cpu01.dcache.overall_hits::cpu01.data        23380                       # number of overall hits
system.cpu01.dcache.overall_hits::total         23380                       # number of overall hits
system.cpu01.dcache.ReadReq_misses::cpu01.data         1971                       # number of ReadReq misses
system.cpu01.dcache.ReadReq_misses::total         1971                       # number of ReadReq misses
system.cpu01.dcache.WriteReq_misses::cpu01.data          826                       # number of WriteReq misses
system.cpu01.dcache.WriteReq_misses::total          826                       # number of WriteReq misses
system.cpu01.dcache.LoadLockedReq_misses::cpu01.data           55                       # number of LoadLockedReq misses
system.cpu01.dcache.LoadLockedReq_misses::total           55                       # number of LoadLockedReq misses
system.cpu01.dcache.StoreCondReq_misses::cpu01.data           33                       # number of StoreCondReq misses
system.cpu01.dcache.StoreCondReq_misses::total           33                       # number of StoreCondReq misses
system.cpu01.dcache.demand_misses::cpu01.data         2797                       # number of demand (read+write) misses
system.cpu01.dcache.demand_misses::total         2797                       # number of demand (read+write) misses
system.cpu01.dcache.overall_misses::cpu01.data         2797                       # number of overall misses
system.cpu01.dcache.overall_misses::total         2797                       # number of overall misses
system.cpu01.dcache.ReadReq_miss_latency::cpu01.data    112184246                       # number of ReadReq miss cycles
system.cpu01.dcache.ReadReq_miss_latency::total    112184246                       # number of ReadReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::cpu01.data     77432720                       # number of WriteReq miss cycles
system.cpu01.dcache.WriteReq_miss_latency::total     77432720                       # number of WriteReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::cpu01.data      1272582                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.LoadLockedReq_miss_latency::total      1272582                       # number of LoadLockedReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::cpu01.data       308294                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondReq_miss_latency::total       308294                       # number of StoreCondReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::cpu01.data        13908                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.StoreCondFailReq_miss_latency::total        13908                       # number of StoreCondFailReq miss cycles
system.cpu01.dcache.demand_miss_latency::cpu01.data    189616966                       # number of demand (read+write) miss cycles
system.cpu01.dcache.demand_miss_latency::total    189616966                       # number of demand (read+write) miss cycles
system.cpu01.dcache.overall_miss_latency::cpu01.data    189616966                       # number of overall miss cycles
system.cpu01.dcache.overall_miss_latency::total    189616966                       # number of overall miss cycles
system.cpu01.dcache.ReadReq_accesses::cpu01.data        20887                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.ReadReq_accesses::total        20887                       # number of ReadReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::cpu01.data         5290                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.WriteReq_accesses::total         5290                       # number of WriteReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::cpu01.data          128                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.LoadLockedReq_accesses::total          128                       # number of LoadLockedReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::cpu01.data           98                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.StoreCondReq_accesses::total           98                       # number of StoreCondReq accesses(hits+misses)
system.cpu01.dcache.demand_accesses::cpu01.data        26177                       # number of demand (read+write) accesses
system.cpu01.dcache.demand_accesses::total        26177                       # number of demand (read+write) accesses
system.cpu01.dcache.overall_accesses::cpu01.data        26177                       # number of overall (read+write) accesses
system.cpu01.dcache.overall_accesses::total        26177                       # number of overall (read+write) accesses
system.cpu01.dcache.ReadReq_miss_rate::cpu01.data     0.094365                       # miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_miss_rate::total     0.094365                       # miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_miss_rate::cpu01.data     0.156144                       # miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_miss_rate::total     0.156144                       # miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::cpu01.data     0.429688                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_miss_rate::total     0.429688                       # miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::cpu01.data     0.336735                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_miss_rate::total     0.336735                       # miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_miss_rate::cpu01.data     0.106850                       # miss rate for demand accesses
system.cpu01.dcache.demand_miss_rate::total     0.106850                       # miss rate for demand accesses
system.cpu01.dcache.overall_miss_rate::cpu01.data     0.106850                       # miss rate for overall accesses
system.cpu01.dcache.overall_miss_rate::total     0.106850                       # miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_miss_latency::cpu01.data 56917.425672                       # average ReadReq miss latency
system.cpu01.dcache.ReadReq_avg_miss_latency::total 56917.425672                       # average ReadReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::cpu01.data 93744.213075                       # average WriteReq miss latency
system.cpu01.dcache.WriteReq_avg_miss_latency::total 93744.213075                       # average WriteReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::cpu01.data 23137.854545                       # average LoadLockedReq miss latency
system.cpu01.dcache.LoadLockedReq_avg_miss_latency::total 23137.854545                       # average LoadLockedReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::cpu01.data  9342.242424                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondReq_avg_miss_latency::total  9342.242424                       # average StoreCondReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::cpu01.data          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu01.dcache.demand_avg_miss_latency::cpu01.data 67792.980336                       # average overall miss latency
system.cpu01.dcache.demand_avg_miss_latency::total 67792.980336                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::cpu01.data 67792.980336                       # average overall miss latency
system.cpu01.dcache.overall_avg_miss_latency::total 67792.980336                       # average overall miss latency
system.cpu01.dcache.blocked_cycles::no_mshrs         2505                       # number of cycles access was blocked
system.cpu01.dcache.blocked_cycles::no_targets          177                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_mshrs             122                       # number of cycles access was blocked
system.cpu01.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_mshrs    20.532787                       # average number of cycles each access was blocked
system.cpu01.dcache.avg_blocked_cycles::no_targets          177                       # average number of cycles each access was blocked
system.cpu01.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu01.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu01.dcache.writebacks::writebacks          400                       # number of writebacks
system.cpu01.dcache.writebacks::total             400                       # number of writebacks
system.cpu01.dcache.ReadReq_mshr_hits::cpu01.data         1111                       # number of ReadReq MSHR hits
system.cpu01.dcache.ReadReq_mshr_hits::total         1111                       # number of ReadReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::cpu01.data          551                       # number of WriteReq MSHR hits
system.cpu01.dcache.WriteReq_mshr_hits::total          551                       # number of WriteReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::cpu01.data           17                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.LoadLockedReq_mshr_hits::total           17                       # number of LoadLockedReq MSHR hits
system.cpu01.dcache.demand_mshr_hits::cpu01.data         1662                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.demand_mshr_hits::total         1662                       # number of demand (read+write) MSHR hits
system.cpu01.dcache.overall_mshr_hits::cpu01.data         1662                       # number of overall MSHR hits
system.cpu01.dcache.overall_mshr_hits::total         1662                       # number of overall MSHR hits
system.cpu01.dcache.ReadReq_mshr_misses::cpu01.data          860                       # number of ReadReq MSHR misses
system.cpu01.dcache.ReadReq_mshr_misses::total          860                       # number of ReadReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::cpu01.data          275                       # number of WriteReq MSHR misses
system.cpu01.dcache.WriteReq_mshr_misses::total          275                       # number of WriteReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::cpu01.data           38                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.LoadLockedReq_mshr_misses::total           38                       # number of LoadLockedReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::cpu01.data           33                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.StoreCondReq_mshr_misses::total           33                       # number of StoreCondReq MSHR misses
system.cpu01.dcache.demand_mshr_misses::cpu01.data         1135                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.demand_mshr_misses::total         1135                       # number of demand (read+write) MSHR misses
system.cpu01.dcache.overall_mshr_misses::cpu01.data         1135                       # number of overall MSHR misses
system.cpu01.dcache.overall_mshr_misses::total         1135                       # number of overall MSHR misses
system.cpu01.dcache.ReadReq_mshr_miss_latency::cpu01.data     37804262                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_latency::total     37804262                       # number of ReadReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::cpu01.data     20710157                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.WriteReq_mshr_miss_latency::total     20710157                       # number of WriteReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::cpu01.data       394060                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.LoadLockedReq_mshr_miss_latency::total       394060                       # number of LoadLockedReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::cpu01.data       271206                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondReq_mshr_miss_latency::total       271206                       # number of StoreCondReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::cpu01.data        12749                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.StoreCondFailReq_mshr_miss_latency::total        12749                       # number of StoreCondFailReq MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::cpu01.data     58514419                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.demand_mshr_miss_latency::total     58514419                       # number of demand (read+write) MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::cpu01.data     58514419                       # number of overall MSHR miss cycles
system.cpu01.dcache.overall_mshr_miss_latency::total     58514419                       # number of overall MSHR miss cycles
system.cpu01.dcache.ReadReq_mshr_miss_rate::cpu01.data     0.041174                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.ReadReq_mshr_miss_rate::total     0.041174                       # mshr miss rate for ReadReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::cpu01.data     0.051985                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.WriteReq_mshr_miss_rate::total     0.051985                       # mshr miss rate for WriteReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::cpu01.data     0.296875                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.LoadLockedReq_mshr_miss_rate::total     0.296875                       # mshr miss rate for LoadLockedReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::cpu01.data     0.336735                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.StoreCondReq_mshr_miss_rate::total     0.336735                       # mshr miss rate for StoreCondReq accesses
system.cpu01.dcache.demand_mshr_miss_rate::cpu01.data     0.043359                       # mshr miss rate for demand accesses
system.cpu01.dcache.demand_mshr_miss_rate::total     0.043359                       # mshr miss rate for demand accesses
system.cpu01.dcache.overall_mshr_miss_rate::cpu01.data     0.043359                       # mshr miss rate for overall accesses
system.cpu01.dcache.overall_mshr_miss_rate::total     0.043359                       # mshr miss rate for overall accesses
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::cpu01.data 43958.444186                       # average ReadReq mshr miss latency
system.cpu01.dcache.ReadReq_avg_mshr_miss_latency::total 43958.444186                       # average ReadReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::cpu01.data 75309.661818                       # average WriteReq mshr miss latency
system.cpu01.dcache.WriteReq_avg_mshr_miss_latency::total 75309.661818                       # average WriteReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu01.data        10370                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.LoadLockedReq_avg_mshr_miss_latency::total        10370                       # average LoadLockedReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::cpu01.data  8218.363636                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondReq_avg_mshr_miss_latency::total  8218.363636                       # average StoreCondReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu01.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::cpu01.data 51554.554185                       # average overall mshr miss latency
system.cpu01.dcache.demand_avg_mshr_miss_latency::total 51554.554185                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::cpu01.data 51554.554185                       # average overall mshr miss latency
system.cpu01.dcache.overall_avg_mshr_miss_latency::total 51554.554185                       # average overall mshr miss latency
system.cpu01.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu01.icache.tags.replacements             459                       # number of replacements
system.cpu01.icache.tags.tagsinuse         120.920738                       # Cycle average of tags in use
system.cpu01.icache.tags.total_refs             26114                       # Total number of references to valid blocks.
system.cpu01.icache.tags.sampled_refs             935                       # Sample count of references to valid blocks.
system.cpu01.icache.tags.avg_refs           27.929412                       # Average number of references to valid blocks.
system.cpu01.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu01.icache.tags.occ_blocks::cpu01.inst   120.920738                       # Average occupied blocks per requestor
system.cpu01.icache.tags.occ_percent::cpu01.inst     0.236173                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_percent::total     0.236173                       # Average percentage of cache occupancy
system.cpu01.icache.tags.occ_task_id_blocks::1024          476                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.cpu01.icache.tags.age_task_id_blocks_1024::2          395                       # Occupied blocks per task id
system.cpu01.icache.tags.occ_task_id_percent::1024     0.929688                       # Percentage of cache occupancy per task id
system.cpu01.icache.tags.tag_accesses           55447                       # Number of tag accesses
system.cpu01.icache.tags.data_accesses          55447                       # Number of data accesses
system.cpu01.icache.ReadReq_hits::cpu01.inst        26114                       # number of ReadReq hits
system.cpu01.icache.ReadReq_hits::total         26114                       # number of ReadReq hits
system.cpu01.icache.demand_hits::cpu01.inst        26114                       # number of demand (read+write) hits
system.cpu01.icache.demand_hits::total          26114                       # number of demand (read+write) hits
system.cpu01.icache.overall_hits::cpu01.inst        26114                       # number of overall hits
system.cpu01.icache.overall_hits::total         26114                       # number of overall hits
system.cpu01.icache.ReadReq_misses::cpu01.inst         1142                       # number of ReadReq misses
system.cpu01.icache.ReadReq_misses::total         1142                       # number of ReadReq misses
system.cpu01.icache.demand_misses::cpu01.inst         1142                       # number of demand (read+write) misses
system.cpu01.icache.demand_misses::total         1142                       # number of demand (read+write) misses
system.cpu01.icache.overall_misses::cpu01.inst         1142                       # number of overall misses
system.cpu01.icache.overall_misses::total         1142                       # number of overall misses
system.cpu01.icache.ReadReq_miss_latency::cpu01.inst     89693848                       # number of ReadReq miss cycles
system.cpu01.icache.ReadReq_miss_latency::total     89693848                       # number of ReadReq miss cycles
system.cpu01.icache.demand_miss_latency::cpu01.inst     89693848                       # number of demand (read+write) miss cycles
system.cpu01.icache.demand_miss_latency::total     89693848                       # number of demand (read+write) miss cycles
system.cpu01.icache.overall_miss_latency::cpu01.inst     89693848                       # number of overall miss cycles
system.cpu01.icache.overall_miss_latency::total     89693848                       # number of overall miss cycles
system.cpu01.icache.ReadReq_accesses::cpu01.inst        27256                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.ReadReq_accesses::total        27256                       # number of ReadReq accesses(hits+misses)
system.cpu01.icache.demand_accesses::cpu01.inst        27256                       # number of demand (read+write) accesses
system.cpu01.icache.demand_accesses::total        27256                       # number of demand (read+write) accesses
system.cpu01.icache.overall_accesses::cpu01.inst        27256                       # number of overall (read+write) accesses
system.cpu01.icache.overall_accesses::total        27256                       # number of overall (read+write) accesses
system.cpu01.icache.ReadReq_miss_rate::cpu01.inst     0.041899                       # miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_miss_rate::total     0.041899                       # miss rate for ReadReq accesses
system.cpu01.icache.demand_miss_rate::cpu01.inst     0.041899                       # miss rate for demand accesses
system.cpu01.icache.demand_miss_rate::total     0.041899                       # miss rate for demand accesses
system.cpu01.icache.overall_miss_rate::cpu01.inst     0.041899                       # miss rate for overall accesses
system.cpu01.icache.overall_miss_rate::total     0.041899                       # miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_miss_latency::cpu01.inst 78541.022767                       # average ReadReq miss latency
system.cpu01.icache.ReadReq_avg_miss_latency::total 78541.022767                       # average ReadReq miss latency
system.cpu01.icache.demand_avg_miss_latency::cpu01.inst 78541.022767                       # average overall miss latency
system.cpu01.icache.demand_avg_miss_latency::total 78541.022767                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::cpu01.inst 78541.022767                       # average overall miss latency
system.cpu01.icache.overall_avg_miss_latency::total 78541.022767                       # average overall miss latency
system.cpu01.icache.blocked_cycles::no_mshrs           35                       # number of cycles access was blocked
system.cpu01.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_mshrs               3                       # number of cycles access was blocked
system.cpu01.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu01.icache.avg_blocked_cycles::no_mshrs    11.666667                       # average number of cycles each access was blocked
system.cpu01.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu01.icache.fast_writes                     0                       # number of fast writes performed
system.cpu01.icache.cache_copies                    0                       # number of cache copies performed
system.cpu01.icache.writebacks::writebacks          459                       # number of writebacks
system.cpu01.icache.writebacks::total             459                       # number of writebacks
system.cpu01.icache.ReadReq_mshr_hits::cpu01.inst          207                       # number of ReadReq MSHR hits
system.cpu01.icache.ReadReq_mshr_hits::total          207                       # number of ReadReq MSHR hits
system.cpu01.icache.demand_mshr_hits::cpu01.inst          207                       # number of demand (read+write) MSHR hits
system.cpu01.icache.demand_mshr_hits::total          207                       # number of demand (read+write) MSHR hits
system.cpu01.icache.overall_mshr_hits::cpu01.inst          207                       # number of overall MSHR hits
system.cpu01.icache.overall_mshr_hits::total          207                       # number of overall MSHR hits
system.cpu01.icache.ReadReq_mshr_misses::cpu01.inst          935                       # number of ReadReq MSHR misses
system.cpu01.icache.ReadReq_mshr_misses::total          935                       # number of ReadReq MSHR misses
system.cpu01.icache.demand_mshr_misses::cpu01.inst          935                       # number of demand (read+write) MSHR misses
system.cpu01.icache.demand_mshr_misses::total          935                       # number of demand (read+write) MSHR misses
system.cpu01.icache.overall_mshr_misses::cpu01.inst          935                       # number of overall MSHR misses
system.cpu01.icache.overall_mshr_misses::total          935                       # number of overall MSHR misses
system.cpu01.icache.ReadReq_mshr_miss_latency::cpu01.inst     65598238                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_latency::total     65598238                       # number of ReadReq MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::cpu01.inst     65598238                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.demand_mshr_miss_latency::total     65598238                       # number of demand (read+write) MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::cpu01.inst     65598238                       # number of overall MSHR miss cycles
system.cpu01.icache.overall_mshr_miss_latency::total     65598238                       # number of overall MSHR miss cycles
system.cpu01.icache.ReadReq_mshr_miss_rate::cpu01.inst     0.034304                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.ReadReq_mshr_miss_rate::total     0.034304                       # mshr miss rate for ReadReq accesses
system.cpu01.icache.demand_mshr_miss_rate::cpu01.inst     0.034304                       # mshr miss rate for demand accesses
system.cpu01.icache.demand_mshr_miss_rate::total     0.034304                       # mshr miss rate for demand accesses
system.cpu01.icache.overall_mshr_miss_rate::cpu01.inst     0.034304                       # mshr miss rate for overall accesses
system.cpu01.icache.overall_mshr_miss_rate::total     0.034304                       # mshr miss rate for overall accesses
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::cpu01.inst 70158.543316                       # average ReadReq mshr miss latency
system.cpu01.icache.ReadReq_avg_mshr_miss_latency::total 70158.543316                       # average ReadReq mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::cpu01.inst 70158.543316                       # average overall mshr miss latency
system.cpu01.icache.demand_avg_mshr_miss_latency::total 70158.543316                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::cpu01.inst 70158.543316                       # average overall mshr miss latency
system.cpu01.icache.overall_avg_mshr_miss_latency::total 70158.543316                       # average overall mshr miss latency
system.cpu01.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.branchPred.lookups                 21283                       # Number of BP lookups
system.cpu02.branchPred.condPredicted           16370                       # Number of conditional branches predicted
system.cpu02.branchPred.condIncorrect            1174                       # Number of conditional branches incorrect
system.cpu02.branchPred.BTBLookups              16851                       # Number of BTB lookups
system.cpu02.branchPred.BTBHits                  9659                       # Number of BTB hits
system.cpu02.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu02.branchPred.BTBHitPct           57.320040                       # BTB Hit Percentage
system.cpu02.branchPred.usedRAS                  2117                       # Number of times the RAS was used to get a target.
system.cpu02.branchPred.RASInCorrect               13                       # Number of incorrect RAS predictions.
system.cpu02.branchPred.indirectLookups           118                       # Number of indirect predictor lookups.
system.cpu02.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu02.branchPred.indirectMisses            118                       # Number of indirect misses.
system.cpu02.branchPredindirectMispredicted           24                       # Number of mispredicted indirect branches.
system.cpu02.dtb.fetch_hits                         0                       # ITB hits
system.cpu02.dtb.fetch_misses                       0                       # ITB misses
system.cpu02.dtb.fetch_acv                          0                       # ITB acv
system.cpu02.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu02.dtb.read_hits                      15940                       # DTB read hits
system.cpu02.dtb.read_misses                      409                       # DTB read misses
system.cpu02.dtb.read_acv                           0                       # DTB read access violations
system.cpu02.dtb.read_accesses                  16349                       # DTB read accesses
system.cpu02.dtb.write_hits                      5521                       # DTB write hits
system.cpu02.dtb.write_misses                      31                       # DTB write misses
system.cpu02.dtb.write_acv                          0                       # DTB write access violations
system.cpu02.dtb.write_accesses                  5552                       # DTB write accesses
system.cpu02.dtb.data_hits                      21461                       # DTB hits
system.cpu02.dtb.data_misses                      440                       # DTB misses
system.cpu02.dtb.data_acv                           0                       # DTB access violations
system.cpu02.dtb.data_accesses                  21901                       # DTB accesses
system.cpu02.itb.fetch_hits                     18330                       # ITB hits
system.cpu02.itb.fetch_misses                      72                       # ITB misses
system.cpu02.itb.fetch_acv                          0                       # ITB acv
system.cpu02.itb.fetch_accesses                 18402                       # ITB accesses
system.cpu02.itb.read_hits                          0                       # DTB read hits
system.cpu02.itb.read_misses                        0                       # DTB read misses
system.cpu02.itb.read_acv                           0                       # DTB read access violations
system.cpu02.itb.read_accesses                      0                       # DTB read accesses
system.cpu02.itb.write_hits                         0                       # DTB write hits
system.cpu02.itb.write_misses                       0                       # DTB write misses
system.cpu02.itb.write_acv                          0                       # DTB write access violations
system.cpu02.itb.write_accesses                     0                       # DTB write accesses
system.cpu02.itb.data_hits                          0                       # DTB hits
system.cpu02.itb.data_misses                        0                       # DTB misses
system.cpu02.itb.data_acv                           0                       # DTB access violations
system.cpu02.itb.data_accesses                      0                       # DTB accesses
system.cpu02.numCycles                         115905                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.fetch.icacheStallCycles            10064                       # Number of cycles fetch is stalled on an Icache miss
system.cpu02.fetch.Insts                       126198                       # Number of instructions fetch has processed
system.cpu02.fetch.Branches                     21283                       # Number of branches that fetch encountered
system.cpu02.fetch.predictedBranches            11776                       # Number of branches that fetch has predicted taken
system.cpu02.fetch.Cycles                       39231                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu02.fetch.SquashCycles                  2613                       # Number of cycles fetch has spent squashing
system.cpu02.fetch.MiscStallCycles                123                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu02.fetch.NoActiveThreadStallCycles        49250                       # Number of stall cycles due to no active thread to fetch from
system.cpu02.fetch.PendingTrapStallCycles         1895                       # Number of stall cycles due to pending traps
system.cpu02.fetch.IcacheWaitRetryStallCycles          134                       # Number of stall cycles due to full MSHR
system.cpu02.fetch.CacheLines                   18330                       # Number of cache lines fetched
system.cpu02.fetch.IcacheSquashes                 502                       # Number of outstanding Icache misses that were squashed
system.cpu02.fetch.rateDist::samples           102003                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::mean            1.237199                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::stdev           2.496907                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::0                  77768     76.24%     76.24% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::1                   1424      1.40%     77.64% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::2                   2043      2.00%     79.64% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::3                   3216      3.15%     82.79% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::4                   5039      4.94%     87.73% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::5                    760      0.75%     88.48% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::6                   2906      2.85%     91.33% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::7                   1128      1.11%     92.43% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::8                   7719      7.57%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.rateDist::total             102003                       # Number of instructions fetched each cycle (Total)
system.cpu02.fetch.branchRate                0.183625                       # Number of branch fetches per cycle
system.cpu02.fetch.rate                      1.088805                       # Number of inst fetches per cycle
system.cpu02.decode.IdleCycles                  11505                       # Number of cycles decode is idle
system.cpu02.decode.BlockedCycles               20165                       # Number of cycles decode is blocked
system.cpu02.decode.RunCycles                   18398                       # Number of cycles decode is running
system.cpu02.decode.UnblockCycles                1801                       # Number of cycles decode is unblocking
system.cpu02.decode.SquashCycles                  884                       # Number of cycles decode is squashing
system.cpu02.decode.BranchResolved               2172                       # Number of times decode resolved a branch
system.cpu02.decode.BranchMispred                 447                       # Number of times decode detected a branch misprediction
system.cpu02.decode.DecodedInsts               112271                       # Number of instructions handled by decode
system.cpu02.decode.SquashedInsts                1770                       # Number of squashed instructions handled by decode
system.cpu02.rename.SquashCycles                  884                       # Number of cycles rename is squashing
system.cpu02.rename.IdleCycles                  12682                       # Number of cycles rename is idle
system.cpu02.rename.BlockCycles                  8354                       # Number of cycles rename is blocking
system.cpu02.rename.serializeStallCycles         8631                       # count of cycles rename stalled for serializing inst
system.cpu02.rename.RunCycles                   18919                       # Number of cycles rename is running
system.cpu02.rename.UnblockCycles                3283                       # Number of cycles rename is unblocking
system.cpu02.rename.RenamedInsts               108635                       # Number of instructions processed by rename
system.cpu02.rename.ROBFullEvents                 447                       # Number of times rename has blocked due to ROB full
system.cpu02.rename.IQFullEvents                  849                       # Number of times rename has blocked due to IQ full
system.cpu02.rename.LQFullEvents                 1684                       # Number of times rename has blocked due to LQ full
system.cpu02.rename.SQFullEvents                  349                       # Number of times rename has blocked due to SQ full
system.cpu02.rename.RenamedOperands             74082                       # Number of destination operands rename has renamed
system.cpu02.rename.RenameLookups              135432                       # Number of register rename lookups that rename has made
system.cpu02.rename.int_rename_lookups         122620                       # Number of integer rename lookups
system.cpu02.rename.fp_rename_lookups           12806                       # Number of floating rename lookups
system.cpu02.rename.CommittedMaps               54928                       # Number of HB maps that are committed
system.cpu02.rename.UndoneMaps                  19154                       # Number of HB maps that are undone due to squashing
system.cpu02.rename.serializingInsts              267                       # count of serializing insts renamed
system.cpu02.rename.tempSerializingInsts          243                       # count of temporary serializing insts renamed
system.cpu02.rename.skidInsts                    6405                       # count of insts added to the skid buffer
system.cpu02.memDep0.insertedLoads              16640                       # Number of loads inserted to the mem dependence unit.
system.cpu02.memDep0.insertedStores              6734                       # Number of stores inserted to the mem dependence unit.
system.cpu02.memDep0.conflictingLoads            1094                       # Number of conflicting loads.
system.cpu02.memDep0.conflictingStores            650                       # Number of conflicting stores.
system.cpu02.iq.iqInstsAdded                    93832                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu02.iq.iqNonSpecInstsAdded               374                       # Number of non-speculative instructions added to the IQ
system.cpu02.iq.iqInstsIssued                   89660                       # Number of instructions issued
system.cpu02.iq.iqSquashedInstsIssued             303                       # Number of squashed instructions issued
system.cpu02.iq.iqSquashedInstsExamined         21001                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu02.iq.iqSquashedOperandsExamined         9964                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu02.iq.iqSquashedNonSpecRemoved          123                       # Number of squashed non-spec instructions that were removed
system.cpu02.iq.issued_per_cycle::samples       102003                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::mean       0.878994                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::stdev      1.865503                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::0             78094     76.56%     76.56% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::1              3499      3.43%     79.99% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::2              4981      4.88%     84.87% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::3              3688      3.62%     88.49% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::4              2745      2.69%     91.18% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::5              2718      2.66%     93.85% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::6              4198      4.12%     97.96% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::7              1263      1.24%     99.20% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::8               817      0.80%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu02.iq.issued_per_cycle::total        102003                       # Number of insts issued each cycle
system.cpu02.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntAlu                  1073     41.27%     41.27% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntMult                    0      0.00%     41.27% # attempts to use FU when none available
system.cpu02.iq.fu_full::IntDiv                     0      0.00%     41.27% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatAdd                  89      3.42%     44.69% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCmp                   0      0.00%     44.69% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatCvt                   0      0.00%     44.69% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatMult                348     13.38%     58.08% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatDiv                   0      0.00%     58.08% # attempts to use FU when none available
system.cpu02.iq.fu_full::FloatSqrt                  0      0.00%     58.08% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAdd                    0      0.00%     58.08% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAddAcc                 0      0.00%     58.08% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdAlu                    0      0.00%     58.08% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCmp                    0      0.00%     58.08% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdCvt                    0      0.00%     58.08% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMisc                   0      0.00%     58.08% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMult                   0      0.00%     58.08% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdMultAcc                0      0.00%     58.08% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShift                  0      0.00%     58.08% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdShiftAcc               0      0.00%     58.08% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdSqrt                   0      0.00%     58.08% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAdd               0      0.00%     58.08% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatAlu               0      0.00%     58.08% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCmp               0      0.00%     58.08% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatCvt               0      0.00%     58.08% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatDiv               0      0.00%     58.08% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMisc              0      0.00%     58.08% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMult              0      0.00%     58.08% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatMultAcc            0      0.00%     58.08% # attempts to use FU when none available
system.cpu02.iq.fu_full::SimdFloatSqrt              0      0.00%     58.08% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemRead                  735     28.27%     86.35% # attempts to use FU when none available
system.cpu02.iq.fu_full::MemWrite                 355     13.65%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu02.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IntAlu               61985     69.13%     69.14% # Type of FU issued
system.cpu02.iq.FU_type_0::IntMult                189      0.21%     69.35% # Type of FU issued
system.cpu02.iq.FU_type_0::IntDiv                   0      0.00%     69.35% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatAdd              2930      3.27%     72.62% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCmp                 0      0.00%     72.62% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatCvt                 0      0.00%     72.62% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatMult             1928      2.15%     74.77% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatDiv                 0      0.00%     74.77% # Type of FU issued
system.cpu02.iq.FU_type_0::FloatSqrt                0      0.00%     74.77% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAdd                  0      0.00%     74.77% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAddAcc               0      0.00%     74.77% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdAlu                  0      0.00%     74.77% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCmp                  0      0.00%     74.77% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdCvt                  0      0.00%     74.77% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMisc                 0      0.00%     74.77% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMult                 0      0.00%     74.77% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdMultAcc              0      0.00%     74.77% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShift                0      0.00%     74.77% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.77% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdSqrt                 0      0.00%     74.77% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.77% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.77% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.77% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.77% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.77% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.77% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMult            0      0.00%     74.77% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.77% # Type of FU issued
system.cpu02.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.77% # Type of FU issued
system.cpu02.iq.FU_type_0::MemRead              16843     18.79%     93.55% # Type of FU issued
system.cpu02.iq.FU_type_0::MemWrite              5781      6.45%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu02.iq.FU_type_0::total                89660                       # Type of FU issued
system.cpu02.iq.rate                         0.773565                       # Inst issue rate
system.cpu02.iq.fu_busy_cnt                      2600                       # FU busy when requested
system.cpu02.iq.fu_busy_rate                 0.028998                       # FU busy rate (busy events/executed inst)
system.cpu02.iq.int_inst_queue_reads           260118                       # Number of integer instruction queue reads
system.cpu02.iq.int_inst_queue_writes          101729                       # Number of integer instruction queue writes
system.cpu02.iq.int_inst_queue_wakeup_accesses        75837                       # Number of integer instruction queue wakeup accesses
system.cpu02.iq.fp_inst_queue_reads             24108                       # Number of floating instruction queue reads
system.cpu02.iq.fp_inst_queue_writes            13514                       # Number of floating instruction queue writes
system.cpu02.iq.fp_inst_queue_wakeup_accesses        10417                       # Number of floating instruction queue wakeup accesses
system.cpu02.iq.int_alu_accesses                79829                       # Number of integer alu accesses
system.cpu02.iq.fp_alu_accesses                 12427                       # Number of floating point alu accesses
system.cpu02.iew.lsq.thread0.forwLoads            567                       # Number of loads that had data forwarded from stores
system.cpu02.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu02.iew.lsq.thread0.squashedLoads         3759                       # Number of loads squashed
system.cpu02.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu02.iew.lsq.thread0.memOrderViolation           41                       # Number of memory ordering violations
system.cpu02.iew.lsq.thread0.squashedStores         2139                       # Number of stores squashed
system.cpu02.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu02.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu02.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu02.iew.lsq.thread0.cacheBlocked          964                       # Number of times an access to memory failed due to the cache being blocked
system.cpu02.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu02.iew.iewSquashCycles                  884                       # Number of cycles IEW is squashing
system.cpu02.iew.iewBlockCycles                  3229                       # Number of cycles IEW is blocking
system.cpu02.iew.iewUnblockCycles                1116                       # Number of cycles IEW is unblocking
system.cpu02.iew.iewDispatchedInsts            103776                       # Number of instructions dispatched to IQ
system.cpu02.iew.iewDispSquashedInsts             337                       # Number of squashed instructions skipped by dispatch
system.cpu02.iew.iewDispLoadInsts               16640                       # Number of dispatched load instructions
system.cpu02.iew.iewDispStoreInsts               6734                       # Number of dispatched store instructions
system.cpu02.iew.iewDispNonSpecInsts              215                       # Number of dispatched non-speculative instructions
system.cpu02.iew.iewIQFullEvents                   12                       # Number of times the IQ has become full, causing a stall
system.cpu02.iew.iewLSQFullEvents                1096                       # Number of times the LSQ has become full, causing a stall
system.cpu02.iew.memOrderViolationEvents           41                       # Number of memory order violations
system.cpu02.iew.predictedTakenIncorrect          244                       # Number of branches that were predicted taken incorrectly
system.cpu02.iew.predictedNotTakenIncorrect          644                       # Number of branches that were predicted not taken incorrectly
system.cpu02.iew.branchMispredicts                888                       # Number of branch mispredicts detected at execute
system.cpu02.iew.iewExecutedInsts               88193                       # Number of executed instructions
system.cpu02.iew.iewExecLoadInsts               16349                       # Number of load instructions executed
system.cpu02.iew.iewExecSquashedInsts            1467                       # Number of squashed instructions skipped in execute
system.cpu02.iew.exec_swp                           0                       # number of swp insts executed
system.cpu02.iew.exec_nop                        9570                       # number of nop insts executed
system.cpu02.iew.exec_refs                      21901                       # number of memory reference insts executed
system.cpu02.iew.exec_branches                  16773                       # Number of branches executed
system.cpu02.iew.exec_stores                     5552                       # Number of stores executed
system.cpu02.iew.exec_rate                   0.760908                       # Inst execution rate
system.cpu02.iew.wb_sent                        87012                       # cumulative count of insts sent to commit
system.cpu02.iew.wb_count                       86254                       # cumulative count of insts written-back
system.cpu02.iew.wb_producers                   50105                       # num instructions producing a value
system.cpu02.iew.wb_consumers                   63717                       # num instructions consuming a value
system.cpu02.iew.wb_rate                     0.744178                       # insts written-back per cycle
system.cpu02.iew.wb_fanout                   0.786368                       # average fanout of values written-back
system.cpu02.commit.commitSquashedInsts         21468                       # The number of squashed insts skipped by commit
system.cpu02.commit.commitNonSpecStalls           251                       # The number of times commit has been forced to stall to communicate backwards
system.cpu02.commit.branchMispredicts             752                       # The number of times a branch was mispredicted
system.cpu02.commit.committed_per_cycle::samples        49498                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::mean     1.634733                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::stdev     2.711338                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::0        31330     63.30%     63.30% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::1         3996      8.07%     71.37% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::2         2613      5.28%     76.65% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::3         1140      2.30%     78.95% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::4         1417      2.86%     81.81% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::5         2128      4.30%     86.11% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::6          510      1.03%     87.14% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::7         2006      4.05%     91.20% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::8         4358      8.80%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu02.commit.committed_per_cycle::total        49498                       # Number of insts commited each cycle
system.cpu02.commit.committedInsts              80916                       # Number of instructions committed
system.cpu02.commit.committedOps                80916                       # Number of ops (including micro ops) committed
system.cpu02.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu02.commit.refs                        17476                       # Number of memory references committed
system.cpu02.commit.loads                       12881                       # Number of loads committed
system.cpu02.commit.membars                       104                       # Number of memory barriers committed
system.cpu02.commit.branches                    14282                       # Number of branches committed
system.cpu02.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu02.commit.int_insts                   68397                       # Number of committed integer instructions.
system.cpu02.commit.function_calls               1197                       # Number of function calls committed.
system.cpu02.commit.op_class_0::No_OpClass         7715      9.53%      9.53% # Class of committed instruction
system.cpu02.commit.op_class_0::IntAlu          50702     62.66%     72.19% # Class of committed instruction
system.cpu02.commit.op_class_0::IntMult           115      0.14%     72.34% # Class of committed instruction
system.cpu02.commit.op_class_0::IntDiv              0      0.00%     72.34% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatAdd         2878      3.56%     75.89% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCmp            0      0.00%     75.89% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatCvt            0      0.00%     75.89% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatMult         1920      2.37%     78.27% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatDiv            0      0.00%     78.27% # Class of committed instruction
system.cpu02.commit.op_class_0::FloatSqrt            0      0.00%     78.27% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAdd             0      0.00%     78.27% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAddAcc            0      0.00%     78.27% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdAlu             0      0.00%     78.27% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCmp             0      0.00%     78.27% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdCvt             0      0.00%     78.27% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMisc            0      0.00%     78.27% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMult            0      0.00%     78.27% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdMultAcc            0      0.00%     78.27% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShift            0      0.00%     78.27% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdShiftAcc            0      0.00%     78.27% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdSqrt            0      0.00%     78.27% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAdd            0      0.00%     78.27% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatAlu            0      0.00%     78.27% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCmp            0      0.00%     78.27% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatCvt            0      0.00%     78.27% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatDiv            0      0.00%     78.27% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMisc            0      0.00%     78.27% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMult            0      0.00%     78.27% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.27% # Class of committed instruction
system.cpu02.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.27% # Class of committed instruction
system.cpu02.commit.op_class_0::MemRead         12985     16.05%     94.31% # Class of committed instruction
system.cpu02.commit.op_class_0::MemWrite         4601      5.69%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu02.commit.op_class_0::total           80916                       # Class of committed instruction
system.cpu02.commit.bw_lim_events                4358                       # number cycles where commit BW limit reached
system.cpu02.rob.rob_reads                     146198                       # The number of ROB reads
system.cpu02.rob.rob_writes                    208022                       # The number of ROB writes
system.cpu02.timesIdled                           189                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu02.idleCycles                         13902                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu02.quiesceCycles                     985042                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu02.committedInsts                     73205                       # Number of Instructions Simulated
system.cpu02.committedOps                       73205                       # Number of Ops (including micro ops) Simulated
system.cpu02.cpi                             1.583293                       # CPI: Cycles Per Instruction
system.cpu02.cpi_total                       1.583293                       # CPI: Total CPI of All Threads
system.cpu02.ipc                             0.631595                       # IPC: Instructions Per Cycle
system.cpu02.ipc_total                       0.631595                       # IPC: Total IPC of All Threads
system.cpu02.int_regfile_reads                 109024                       # number of integer regfile reads
system.cpu02.int_regfile_writes                 57373                       # number of integer regfile writes
system.cpu02.fp_regfile_reads                   11144                       # number of floating regfile reads
system.cpu02.fp_regfile_writes                   8173                       # number of floating regfile writes
system.cpu02.misc_regfile_reads                   375                       # number of misc regfile reads
system.cpu02.misc_regfile_writes                  169                       # number of misc regfile writes
system.cpu02.dcache.tags.replacements             732                       # number of replacements
system.cpu02.dcache.tags.tagsinuse          19.956151                       # Cycle average of tags in use
system.cpu02.dcache.tags.total_refs             16546                       # Total number of references to valid blocks.
system.cpu02.dcache.tags.sampled_refs             792                       # Sample count of references to valid blocks.
system.cpu02.dcache.tags.avg_refs           20.891414                       # Average number of references to valid blocks.
system.cpu02.dcache.tags.warmup_cycle       855322297                       # Cycle when the warmup percentage was hit.
system.cpu02.dcache.tags.occ_blocks::cpu02.data    19.956151                       # Average occupied blocks per requestor
system.cpu02.dcache.tags.occ_percent::cpu02.data     0.311815                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_percent::total     0.311815                       # Average percentage of cache occupancy
system.cpu02.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu02.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu02.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu02.dcache.tags.tag_accesses           77400                       # Number of tag accesses
system.cpu02.dcache.tags.data_accesses          77400                       # Number of data accesses
system.cpu02.dcache.ReadReq_hits::cpu02.data        12538                       # number of ReadReq hits
system.cpu02.dcache.ReadReq_hits::total         12538                       # number of ReadReq hits
system.cpu02.dcache.WriteReq_hits::cpu02.data         3754                       # number of WriteReq hits
system.cpu02.dcache.WriteReq_hits::total         3754                       # number of WriteReq hits
system.cpu02.dcache.LoadLockedReq_hits::cpu02.data           63                       # number of LoadLockedReq hits
system.cpu02.dcache.LoadLockedReq_hits::total           63                       # number of LoadLockedReq hits
system.cpu02.dcache.StoreCondReq_hits::cpu02.data           48                       # number of StoreCondReq hits
system.cpu02.dcache.StoreCondReq_hits::total           48                       # number of StoreCondReq hits
system.cpu02.dcache.demand_hits::cpu02.data        16292                       # number of demand (read+write) hits
system.cpu02.dcache.demand_hits::total          16292                       # number of demand (read+write) hits
system.cpu02.dcache.overall_hits::cpu02.data        16292                       # number of overall hits
system.cpu02.dcache.overall_hits::total         16292                       # number of overall hits
system.cpu02.dcache.ReadReq_misses::cpu02.data         1885                       # number of ReadReq misses
system.cpu02.dcache.ReadReq_misses::total         1885                       # number of ReadReq misses
system.cpu02.dcache.WriteReq_misses::cpu02.data          766                       # number of WriteReq misses
system.cpu02.dcache.WriteReq_misses::total          766                       # number of WriteReq misses
system.cpu02.dcache.LoadLockedReq_misses::cpu02.data           34                       # number of LoadLockedReq misses
system.cpu02.dcache.LoadLockedReq_misses::total           34                       # number of LoadLockedReq misses
system.cpu02.dcache.StoreCondReq_misses::cpu02.data           25                       # number of StoreCondReq misses
system.cpu02.dcache.StoreCondReq_misses::total           25                       # number of StoreCondReq misses
system.cpu02.dcache.demand_misses::cpu02.data         2651                       # number of demand (read+write) misses
system.cpu02.dcache.demand_misses::total         2651                       # number of demand (read+write) misses
system.cpu02.dcache.overall_misses::cpu02.data         2651                       # number of overall misses
system.cpu02.dcache.overall_misses::total         2651                       # number of overall misses
system.cpu02.dcache.ReadReq_miss_latency::cpu02.data    126945270                       # number of ReadReq miss cycles
system.cpu02.dcache.ReadReq_miss_latency::total    126945270                       # number of ReadReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::cpu02.data     87251756                       # number of WriteReq miss cycles
system.cpu02.dcache.WriteReq_miss_latency::total     87251756                       # number of WriteReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::cpu02.data      1004853                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.LoadLockedReq_miss_latency::total      1004853                       # number of LoadLockedReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::cpu02.data       185440                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondReq_miss_latency::total       185440                       # number of StoreCondReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::cpu02.data        30134                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.StoreCondFailReq_miss_latency::total        30134                       # number of StoreCondFailReq miss cycles
system.cpu02.dcache.demand_miss_latency::cpu02.data    214197026                       # number of demand (read+write) miss cycles
system.cpu02.dcache.demand_miss_latency::total    214197026                       # number of demand (read+write) miss cycles
system.cpu02.dcache.overall_miss_latency::cpu02.data    214197026                       # number of overall miss cycles
system.cpu02.dcache.overall_miss_latency::total    214197026                       # number of overall miss cycles
system.cpu02.dcache.ReadReq_accesses::cpu02.data        14423                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.ReadReq_accesses::total        14423                       # number of ReadReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::cpu02.data         4520                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.WriteReq_accesses::total         4520                       # number of WriteReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::cpu02.data           97                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.LoadLockedReq_accesses::total           97                       # number of LoadLockedReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::cpu02.data           73                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.StoreCondReq_accesses::total           73                       # number of StoreCondReq accesses(hits+misses)
system.cpu02.dcache.demand_accesses::cpu02.data        18943                       # number of demand (read+write) accesses
system.cpu02.dcache.demand_accesses::total        18943                       # number of demand (read+write) accesses
system.cpu02.dcache.overall_accesses::cpu02.data        18943                       # number of overall (read+write) accesses
system.cpu02.dcache.overall_accesses::total        18943                       # number of overall (read+write) accesses
system.cpu02.dcache.ReadReq_miss_rate::cpu02.data     0.130694                       # miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_miss_rate::total     0.130694                       # miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_miss_rate::cpu02.data     0.169469                       # miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_miss_rate::total     0.169469                       # miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::cpu02.data     0.350515                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_miss_rate::total     0.350515                       # miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::cpu02.data     0.342466                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_miss_rate::total     0.342466                       # miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_miss_rate::cpu02.data     0.139946                       # miss rate for demand accesses
system.cpu02.dcache.demand_miss_rate::total     0.139946                       # miss rate for demand accesses
system.cpu02.dcache.overall_miss_rate::cpu02.data     0.139946                       # miss rate for overall accesses
system.cpu02.dcache.overall_miss_rate::total     0.139946                       # miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_miss_latency::cpu02.data 67344.970822                       # average ReadReq miss latency
system.cpu02.dcache.ReadReq_avg_miss_latency::total 67344.970822                       # average ReadReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::cpu02.data 113905.686684                       # average WriteReq miss latency
system.cpu02.dcache.WriteReq_avg_miss_latency::total 113905.686684                       # average WriteReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::cpu02.data 29554.500000                       # average LoadLockedReq miss latency
system.cpu02.dcache.LoadLockedReq_avg_miss_latency::total 29554.500000                       # average LoadLockedReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::cpu02.data  7417.600000                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondReq_avg_miss_latency::total  7417.600000                       # average StoreCondReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::cpu02.data          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu02.dcache.demand_avg_miss_latency::cpu02.data 80798.576386                       # average overall miss latency
system.cpu02.dcache.demand_avg_miss_latency::total 80798.576386                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::cpu02.data 80798.576386                       # average overall miss latency
system.cpu02.dcache.overall_avg_miss_latency::total 80798.576386                       # average overall miss latency
system.cpu02.dcache.blocked_cycles::no_mshrs         3416                       # number of cycles access was blocked
system.cpu02.dcache.blocked_cycles::no_targets          114                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_mshrs             131                       # number of cycles access was blocked
system.cpu02.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_mshrs    26.076336                       # average number of cycles each access was blocked
system.cpu02.dcache.avg_blocked_cycles::no_targets          114                       # average number of cycles each access was blocked
system.cpu02.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu02.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu02.dcache.writebacks::writebacks          343                       # number of writebacks
system.cpu02.dcache.writebacks::total             343                       # number of writebacks
system.cpu02.dcache.ReadReq_mshr_hits::cpu02.data         1128                       # number of ReadReq MSHR hits
system.cpu02.dcache.ReadReq_mshr_hits::total         1128                       # number of ReadReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::cpu02.data          521                       # number of WriteReq MSHR hits
system.cpu02.dcache.WriteReq_mshr_hits::total          521                       # number of WriteReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::cpu02.data           10                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.LoadLockedReq_mshr_hits::total           10                       # number of LoadLockedReq MSHR hits
system.cpu02.dcache.demand_mshr_hits::cpu02.data         1649                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.demand_mshr_hits::total         1649                       # number of demand (read+write) MSHR hits
system.cpu02.dcache.overall_mshr_hits::cpu02.data         1649                       # number of overall MSHR hits
system.cpu02.dcache.overall_mshr_hits::total         1649                       # number of overall MSHR hits
system.cpu02.dcache.ReadReq_mshr_misses::cpu02.data          757                       # number of ReadReq MSHR misses
system.cpu02.dcache.ReadReq_mshr_misses::total          757                       # number of ReadReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::cpu02.data          245                       # number of WriteReq MSHR misses
system.cpu02.dcache.WriteReq_mshr_misses::total          245                       # number of WriteReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::cpu02.data           24                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.LoadLockedReq_mshr_misses::total           24                       # number of LoadLockedReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::cpu02.data           23                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.StoreCondReq_mshr_misses::total           23                       # number of StoreCondReq MSHR misses
system.cpu02.dcache.demand_mshr_misses::cpu02.data         1002                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.demand_mshr_misses::total         1002                       # number of demand (read+write) MSHR misses
system.cpu02.dcache.overall_mshr_misses::cpu02.data         1002                       # number of overall MSHR misses
system.cpu02.dcache.overall_mshr_misses::total         1002                       # number of overall MSHR misses
system.cpu02.dcache.ReadReq_mshr_miss_latency::cpu02.data     37587529                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_latency::total     37587529                       # number of ReadReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::cpu02.data     22386066                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.WriteReq_mshr_miss_latency::total     22386066                       # number of WriteReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::cpu02.data       234118                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.LoadLockedReq_mshr_miss_latency::total       234118                       # number of LoadLockedReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::cpu02.data       159942                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondReq_mshr_miss_latency::total       159942                       # number of StoreCondReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::cpu02.data        28975                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.StoreCondFailReq_mshr_miss_latency::total        28975                       # number of StoreCondFailReq MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::cpu02.data     59973595                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.demand_mshr_miss_latency::total     59973595                       # number of demand (read+write) MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::cpu02.data     59973595                       # number of overall MSHR miss cycles
system.cpu02.dcache.overall_mshr_miss_latency::total     59973595                       # number of overall MSHR miss cycles
system.cpu02.dcache.ReadReq_mshr_miss_rate::cpu02.data     0.052486                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.ReadReq_mshr_miss_rate::total     0.052486                       # mshr miss rate for ReadReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::cpu02.data     0.054204                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.WriteReq_mshr_miss_rate::total     0.054204                       # mshr miss rate for WriteReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::cpu02.data     0.247423                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.LoadLockedReq_mshr_miss_rate::total     0.247423                       # mshr miss rate for LoadLockedReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::cpu02.data     0.315068                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.StoreCondReq_mshr_miss_rate::total     0.315068                       # mshr miss rate for StoreCondReq accesses
system.cpu02.dcache.demand_mshr_miss_rate::cpu02.data     0.052896                       # mshr miss rate for demand accesses
system.cpu02.dcache.demand_mshr_miss_rate::total     0.052896                       # mshr miss rate for demand accesses
system.cpu02.dcache.overall_mshr_miss_rate::cpu02.data     0.052896                       # mshr miss rate for overall accesses
system.cpu02.dcache.overall_mshr_miss_rate::total     0.052896                       # mshr miss rate for overall accesses
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::cpu02.data 49653.274769                       # average ReadReq mshr miss latency
system.cpu02.dcache.ReadReq_avg_mshr_miss_latency::total 49653.274769                       # average ReadReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::cpu02.data 91371.697959                       # average WriteReq mshr miss latency
system.cpu02.dcache.WriteReq_avg_mshr_miss_latency::total 91371.697959                       # average WriteReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu02.data  9754.916667                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.LoadLockedReq_avg_mshr_miss_latency::total  9754.916667                       # average LoadLockedReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::cpu02.data         6954                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondReq_avg_mshr_miss_latency::total         6954                       # average StoreCondReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu02.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::cpu02.data 59853.887226                       # average overall mshr miss latency
system.cpu02.dcache.demand_avg_mshr_miss_latency::total 59853.887226                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::cpu02.data 59853.887226                       # average overall mshr miss latency
system.cpu02.dcache.overall_avg_mshr_miss_latency::total 59853.887226                       # average overall mshr miss latency
system.cpu02.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu02.icache.tags.replacements             391                       # number of replacements
system.cpu02.icache.tags.tagsinuse         115.971637                       # Cycle average of tags in use
system.cpu02.icache.tags.total_refs             17316                       # Total number of references to valid blocks.
system.cpu02.icache.tags.sampled_refs             866                       # Sample count of references to valid blocks.
system.cpu02.icache.tags.avg_refs           19.995381                       # Average number of references to valid blocks.
system.cpu02.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu02.icache.tags.occ_blocks::cpu02.inst   115.971637                       # Average occupied blocks per requestor
system.cpu02.icache.tags.occ_percent::cpu02.inst     0.226507                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_percent::total     0.226507                       # Average percentage of cache occupancy
system.cpu02.icache.tags.occ_task_id_blocks::1024          475                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.cpu02.icache.tags.age_task_id_blocks_1024::2          396                       # Occupied blocks per task id
system.cpu02.icache.tags.occ_task_id_percent::1024     0.927734                       # Percentage of cache occupancy per task id
system.cpu02.icache.tags.tag_accesses           37514                       # Number of tag accesses
system.cpu02.icache.tags.data_accesses          37514                       # Number of data accesses
system.cpu02.icache.ReadReq_hits::cpu02.inst        17316                       # number of ReadReq hits
system.cpu02.icache.ReadReq_hits::total         17316                       # number of ReadReq hits
system.cpu02.icache.demand_hits::cpu02.inst        17316                       # number of demand (read+write) hits
system.cpu02.icache.demand_hits::total          17316                       # number of demand (read+write) hits
system.cpu02.icache.overall_hits::cpu02.inst        17316                       # number of overall hits
system.cpu02.icache.overall_hits::total         17316                       # number of overall hits
system.cpu02.icache.ReadReq_misses::cpu02.inst         1008                       # number of ReadReq misses
system.cpu02.icache.ReadReq_misses::total         1008                       # number of ReadReq misses
system.cpu02.icache.demand_misses::cpu02.inst         1008                       # number of demand (read+write) misses
system.cpu02.icache.demand_misses::total         1008                       # number of demand (read+write) misses
system.cpu02.icache.overall_misses::cpu02.inst         1008                       # number of overall misses
system.cpu02.icache.overall_misses::total         1008                       # number of overall misses
system.cpu02.icache.ReadReq_miss_latency::cpu02.inst     58950209                       # number of ReadReq miss cycles
system.cpu02.icache.ReadReq_miss_latency::total     58950209                       # number of ReadReq miss cycles
system.cpu02.icache.demand_miss_latency::cpu02.inst     58950209                       # number of demand (read+write) miss cycles
system.cpu02.icache.demand_miss_latency::total     58950209                       # number of demand (read+write) miss cycles
system.cpu02.icache.overall_miss_latency::cpu02.inst     58950209                       # number of overall miss cycles
system.cpu02.icache.overall_miss_latency::total     58950209                       # number of overall miss cycles
system.cpu02.icache.ReadReq_accesses::cpu02.inst        18324                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.ReadReq_accesses::total        18324                       # number of ReadReq accesses(hits+misses)
system.cpu02.icache.demand_accesses::cpu02.inst        18324                       # number of demand (read+write) accesses
system.cpu02.icache.demand_accesses::total        18324                       # number of demand (read+write) accesses
system.cpu02.icache.overall_accesses::cpu02.inst        18324                       # number of overall (read+write) accesses
system.cpu02.icache.overall_accesses::total        18324                       # number of overall (read+write) accesses
system.cpu02.icache.ReadReq_miss_rate::cpu02.inst     0.055010                       # miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_miss_rate::total     0.055010                       # miss rate for ReadReq accesses
system.cpu02.icache.demand_miss_rate::cpu02.inst     0.055010                       # miss rate for demand accesses
system.cpu02.icache.demand_miss_rate::total     0.055010                       # miss rate for demand accesses
system.cpu02.icache.overall_miss_rate::cpu02.inst     0.055010                       # miss rate for overall accesses
system.cpu02.icache.overall_miss_rate::total     0.055010                       # miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_miss_latency::cpu02.inst 58482.350198                       # average ReadReq miss latency
system.cpu02.icache.ReadReq_avg_miss_latency::total 58482.350198                       # average ReadReq miss latency
system.cpu02.icache.demand_avg_miss_latency::cpu02.inst 58482.350198                       # average overall miss latency
system.cpu02.icache.demand_avg_miss_latency::total 58482.350198                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::cpu02.inst 58482.350198                       # average overall miss latency
system.cpu02.icache.overall_avg_miss_latency::total 58482.350198                       # average overall miss latency
system.cpu02.icache.blocked_cycles::no_mshrs          182                       # number of cycles access was blocked
system.cpu02.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_mshrs               4                       # number of cycles access was blocked
system.cpu02.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu02.icache.avg_blocked_cycles::no_mshrs    45.500000                       # average number of cycles each access was blocked
system.cpu02.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu02.icache.fast_writes                     0                       # number of fast writes performed
system.cpu02.icache.cache_copies                    0                       # number of cache copies performed
system.cpu02.icache.writebacks::writebacks          391                       # number of writebacks
system.cpu02.icache.writebacks::total             391                       # number of writebacks
system.cpu02.icache.ReadReq_mshr_hits::cpu02.inst          142                       # number of ReadReq MSHR hits
system.cpu02.icache.ReadReq_mshr_hits::total          142                       # number of ReadReq MSHR hits
system.cpu02.icache.demand_mshr_hits::cpu02.inst          142                       # number of demand (read+write) MSHR hits
system.cpu02.icache.demand_mshr_hits::total          142                       # number of demand (read+write) MSHR hits
system.cpu02.icache.overall_mshr_hits::cpu02.inst          142                       # number of overall MSHR hits
system.cpu02.icache.overall_mshr_hits::total          142                       # number of overall MSHR hits
system.cpu02.icache.ReadReq_mshr_misses::cpu02.inst          866                       # number of ReadReq MSHR misses
system.cpu02.icache.ReadReq_mshr_misses::total          866                       # number of ReadReq MSHR misses
system.cpu02.icache.demand_mshr_misses::cpu02.inst          866                       # number of demand (read+write) MSHR misses
system.cpu02.icache.demand_mshr_misses::total          866                       # number of demand (read+write) MSHR misses
system.cpu02.icache.overall_mshr_misses::cpu02.inst          866                       # number of overall MSHR misses
system.cpu02.icache.overall_mshr_misses::total          866                       # number of overall MSHR misses
system.cpu02.icache.ReadReq_mshr_miss_latency::cpu02.inst     42067056                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_latency::total     42067056                       # number of ReadReq MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::cpu02.inst     42067056                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.demand_mshr_miss_latency::total     42067056                       # number of demand (read+write) MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::cpu02.inst     42067056                       # number of overall MSHR miss cycles
system.cpu02.icache.overall_mshr_miss_latency::total     42067056                       # number of overall MSHR miss cycles
system.cpu02.icache.ReadReq_mshr_miss_rate::cpu02.inst     0.047260                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.ReadReq_mshr_miss_rate::total     0.047260                       # mshr miss rate for ReadReq accesses
system.cpu02.icache.demand_mshr_miss_rate::cpu02.inst     0.047260                       # mshr miss rate for demand accesses
system.cpu02.icache.demand_mshr_miss_rate::total     0.047260                       # mshr miss rate for demand accesses
system.cpu02.icache.overall_mshr_miss_rate::cpu02.inst     0.047260                       # mshr miss rate for overall accesses
system.cpu02.icache.overall_mshr_miss_rate::total     0.047260                       # mshr miss rate for overall accesses
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::cpu02.inst 48576.277136                       # average ReadReq mshr miss latency
system.cpu02.icache.ReadReq_avg_mshr_miss_latency::total 48576.277136                       # average ReadReq mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::cpu02.inst 48576.277136                       # average overall mshr miss latency
system.cpu02.icache.demand_avg_mshr_miss_latency::total 48576.277136                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::cpu02.inst 48576.277136                       # average overall mshr miss latency
system.cpu02.icache.overall_avg_mshr_miss_latency::total 48576.277136                       # average overall mshr miss latency
system.cpu02.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.branchPred.lookups                 27230                       # Number of BP lookups
system.cpu03.branchPred.condPredicted           21489                       # Number of conditional branches predicted
system.cpu03.branchPred.condIncorrect            1228                       # Number of conditional branches incorrect
system.cpu03.branchPred.BTBLookups              19012                       # Number of BTB lookups
system.cpu03.branchPred.BTBHits                 13331                       # Number of BTB hits
system.cpu03.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu03.branchPred.BTBHitPct           70.118872                       # BTB Hit Percentage
system.cpu03.branchPred.usedRAS                  2494                       # Number of times the RAS was used to get a target.
system.cpu03.branchPred.RASInCorrect               14                       # Number of incorrect RAS predictions.
system.cpu03.branchPred.indirectLookups           120                       # Number of indirect predictor lookups.
system.cpu03.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu03.branchPred.indirectMisses            120                       # Number of indirect misses.
system.cpu03.branchPredindirectMispredicted           27                       # Number of mispredicted indirect branches.
system.cpu03.dtb.fetch_hits                         0                       # ITB hits
system.cpu03.dtb.fetch_misses                       0                       # ITB misses
system.cpu03.dtb.fetch_acv                          0                       # ITB acv
system.cpu03.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu03.dtb.read_hits                      20907                       # DTB read hits
system.cpu03.dtb.read_misses                      411                       # DTB read misses
system.cpu03.dtb.read_acv                           0                       # DTB read access violations
system.cpu03.dtb.read_accesses                  21318                       # DTB read accesses
system.cpu03.dtb.write_hits                      7028                       # DTB write hits
system.cpu03.dtb.write_misses                      36                       # DTB write misses
system.cpu03.dtb.write_acv                          0                       # DTB write access violations
system.cpu03.dtb.write_accesses                  7064                       # DTB write accesses
system.cpu03.dtb.data_hits                      27935                       # DTB hits
system.cpu03.dtb.data_misses                      447                       # DTB misses
system.cpu03.dtb.data_acv                           0                       # DTB access violations
system.cpu03.dtb.data_accesses                  28382                       # DTB accesses
system.cpu03.itb.fetch_hits                     23509                       # ITB hits
system.cpu03.itb.fetch_misses                      70                       # ITB misses
system.cpu03.itb.fetch_acv                          0                       # ITB acv
system.cpu03.itb.fetch_accesses                 23579                       # ITB accesses
system.cpu03.itb.read_hits                          0                       # DTB read hits
system.cpu03.itb.read_misses                        0                       # DTB read misses
system.cpu03.itb.read_acv                           0                       # DTB read access violations
system.cpu03.itb.read_accesses                      0                       # DTB read accesses
system.cpu03.itb.write_hits                         0                       # DTB write hits
system.cpu03.itb.write_misses                       0                       # DTB write misses
system.cpu03.itb.write_acv                          0                       # DTB write access violations
system.cpu03.itb.write_accesses                     0                       # DTB write accesses
system.cpu03.itb.data_hits                          0                       # DTB hits
system.cpu03.itb.data_misses                        0                       # DTB misses
system.cpu03.itb.data_acv                           0                       # DTB access violations
system.cpu03.itb.data_accesses                      0                       # DTB accesses
system.cpu03.numCycles                         122159                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.fetch.icacheStallCycles             8769                       # Number of cycles fetch is stalled on an Icache miss
system.cpu03.fetch.Insts                       159813                       # Number of instructions fetch has processed
system.cpu03.fetch.Branches                     27230                       # Number of branches that fetch encountered
system.cpu03.fetch.predictedBranches            15825                       # Number of branches that fetch has predicted taken
system.cpu03.fetch.Cycles                       53752                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu03.fetch.SquashCycles                  2741                       # Number of cycles fetch has spent squashing
system.cpu03.fetch.MiscStallCycles                127                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu03.fetch.NoActiveThreadStallCycles        48306                       # Number of stall cycles due to no active thread to fetch from
system.cpu03.fetch.PendingTrapStallCycles         2194                       # Number of stall cycles due to pending traps
system.cpu03.fetch.IcacheWaitRetryStallCycles           63                       # Number of stall cycles due to full MSHR
system.cpu03.fetch.CacheLines                   23509                       # Number of cache lines fetched
system.cpu03.fetch.IcacheSquashes                 482                       # Number of outstanding Icache misses that were squashed
system.cpu03.fetch.rateDist::samples           114581                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::mean            1.394760                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::stdev           2.578541                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::0                  83602     72.96%     72.96% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::1                   1392      1.21%     74.18% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::2                   2564      2.24%     76.42% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::3                   4515      3.94%     80.36% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::4                   6992      6.10%     86.46% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::5                    783      0.68%     87.14% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::6                   4036      3.52%     90.66% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::7                   1927      1.68%     92.35% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::8                   8770      7.65%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.rateDist::total             114581                       # Number of instructions fetched each cycle (Total)
system.cpu03.fetch.branchRate                0.222906                       # Number of branch fetches per cycle
system.cpu03.fetch.rate                      1.308238                       # Number of inst fetches per cycle
system.cpu03.decode.IdleCycles                  11347                       # Number of cycles decode is idle
system.cpu03.decode.BlockedCycles               28537                       # Number of cycles decode is blocked
system.cpu03.decode.RunCycles                   23203                       # Number of cycles decode is running
system.cpu03.decode.UnblockCycles                2241                       # Number of cycles decode is unblocking
system.cpu03.decode.SquashCycles                  947                       # Number of cycles decode is squashing
system.cpu03.decode.BranchResolved               2554                       # Number of times decode resolved a branch
system.cpu03.decode.BranchMispred                 441                       # Number of times decode detected a branch misprediction
system.cpu03.decode.DecodedInsts               143791                       # Number of instructions handled by decode
system.cpu03.decode.SquashedInsts                1840                       # Number of squashed instructions handled by decode
system.cpu03.rename.SquashCycles                  947                       # Number of cycles rename is squashing
system.cpu03.rename.IdleCycles                  12760                       # Number of cycles rename is idle
system.cpu03.rename.BlockCycles                  9607                       # Number of cycles rename is blocking
system.cpu03.rename.serializeStallCycles        16479                       # count of cycles rename stalled for serializing inst
system.cpu03.rename.RunCycles                   23919                       # Number of cycles rename is running
system.cpu03.rename.UnblockCycles                2563                       # Number of cycles rename is unblocking
system.cpu03.rename.RenamedInsts               139489                       # Number of instructions processed by rename
system.cpu03.rename.ROBFullEvents                 302                       # Number of times rename has blocked due to ROB full
system.cpu03.rename.IQFullEvents                  494                       # Number of times rename has blocked due to IQ full
system.cpu03.rename.LQFullEvents                  684                       # Number of times rename has blocked due to LQ full
system.cpu03.rename.SQFullEvents                  302                       # Number of times rename has blocked due to SQ full
system.cpu03.rename.RenamedOperands             93803                       # Number of destination operands rename has renamed
system.cpu03.rename.RenameLookups              172714                       # Number of register rename lookups that rename has made
system.cpu03.rename.int_rename_lookups         159827                       # Number of integer rename lookups
system.cpu03.rename.fp_rename_lookups           12881                       # Number of floating rename lookups
system.cpu03.rename.CommittedMaps               72194                       # Number of HB maps that are committed
system.cpu03.rename.UndoneMaps                  21609                       # Number of HB maps that are undone due to squashing
system.cpu03.rename.serializingInsts              505                       # count of serializing insts renamed
system.cpu03.rename.tempSerializingInsts          478                       # count of temporary serializing insts renamed
system.cpu03.rename.skidInsts                    8388                       # count of insts added to the skid buffer
system.cpu03.memDep0.insertedLoads              21880                       # Number of loads inserted to the mem dependence unit.
system.cpu03.memDep0.insertedStores              8602                       # Number of stores inserted to the mem dependence unit.
system.cpu03.memDep0.conflictingLoads            2122                       # Number of conflicting loads.
system.cpu03.memDep0.conflictingStores           1928                       # Number of conflicting stores.
system.cpu03.iq.iqInstsAdded                   120390                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu03.iq.iqNonSpecInstsAdded               787                       # Number of non-speculative instructions added to the IQ
system.cpu03.iq.iqInstsIssued                  115195                       # Number of instructions issued
system.cpu03.iq.iqSquashedInstsIssued             380                       # Number of squashed instructions issued
system.cpu03.iq.iqSquashedInstsExamined         24448                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu03.iq.iqSquashedOperandsExamined        11960                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu03.iq.iqSquashedNonSpecRemoved          208                       # Number of squashed non-spec instructions that were removed
system.cpu03.iq.issued_per_cycle::samples       114581                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::mean       1.005359                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::stdev      1.939688                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::0             83467     72.85%     72.85% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::1              4719      4.12%     76.96% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::2              6052      5.28%     82.25% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::3              5170      4.51%     86.76% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::4              3888      3.39%     90.15% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::5              3282      2.86%     93.02% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::6              5930      5.18%     98.19% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::7              1264      1.10%     99.29% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::8               809      0.71%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu03.iq.issued_per_cycle::total        114581                       # Number of insts issued each cycle
system.cpu03.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntAlu                  1115     30.65%     30.65% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntMult                    0      0.00%     30.65% # attempts to use FU when none available
system.cpu03.iq.fu_full::IntDiv                     0      0.00%     30.65% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatAdd                  77      2.12%     32.77% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCmp                   0      0.00%     32.77% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatCvt                   0      0.00%     32.77% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatMult                380     10.45%     43.21% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatDiv                   0      0.00%     43.21% # attempts to use FU when none available
system.cpu03.iq.fu_full::FloatSqrt                  0      0.00%     43.21% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAdd                    0      0.00%     43.21% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAddAcc                 0      0.00%     43.21% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdAlu                    0      0.00%     43.21% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCmp                    0      0.00%     43.21% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdCvt                    0      0.00%     43.21% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMisc                   0      0.00%     43.21% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMult                   0      0.00%     43.21% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdMultAcc                0      0.00%     43.21% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShift                  0      0.00%     43.21% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdShiftAcc               0      0.00%     43.21% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdSqrt                   0      0.00%     43.21% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAdd               0      0.00%     43.21% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatAlu               0      0.00%     43.21% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCmp               0      0.00%     43.21% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatCvt               0      0.00%     43.21% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatDiv               0      0.00%     43.21% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMisc              0      0.00%     43.21% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMult              0      0.00%     43.21% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatMultAcc            0      0.00%     43.21% # attempts to use FU when none available
system.cpu03.iq.fu_full::SimdFloatSqrt              0      0.00%     43.21% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemRead                 1387     38.13%     81.34% # attempts to use FU when none available
system.cpu03.iq.fu_full::MemWrite                 679     18.66%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu03.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IntAlu               80875     70.21%     70.21% # Type of FU issued
system.cpu03.iq.FU_type_0::IntMult                219      0.19%     70.40% # Type of FU issued
system.cpu03.iq.FU_type_0::IntDiv                   0      0.00%     70.40% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatAdd              2931      2.54%     72.95% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCmp                 0      0.00%     72.95% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatCvt                 0      0.00%     72.95% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatMult             1928      1.67%     74.62% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatDiv                 0      0.00%     74.62% # Type of FU issued
system.cpu03.iq.FU_type_0::FloatSqrt                0      0.00%     74.62% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAdd                  0      0.00%     74.62% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAddAcc               0      0.00%     74.62% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdAlu                  0      0.00%     74.62% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCmp                  0      0.00%     74.62% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdCvt                  0      0.00%     74.62% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMisc                 0      0.00%     74.62% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMult                 0      0.00%     74.62% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdMultAcc              0      0.00%     74.62% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShift                0      0.00%     74.62% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.62% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdSqrt                 0      0.00%     74.62% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.62% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.62% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.62% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.62% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.62% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.62% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMult            0      0.00%     74.62% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.62% # Type of FU issued
system.cpu03.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.62% # Type of FU issued
system.cpu03.iq.FU_type_0::MemRead              21932     19.04%     93.66% # Type of FU issued
system.cpu03.iq.FU_type_0::MemWrite              7306      6.34%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu03.iq.FU_type_0::total               115195                       # Type of FU issued
system.cpu03.iq.rate                         0.942992                       # Inst issue rate
system.cpu03.iq.fu_busy_cnt                      3638                       # FU busy when requested
system.cpu03.iq.fu_busy_rate                 0.031581                       # FU busy rate (busy events/executed inst)
system.cpu03.iq.int_inst_queue_reads           325036                       # Number of integer instruction queue reads
system.cpu03.iq.int_inst_queue_writes          132127                       # Number of integer instruction queue writes
system.cpu03.iq.int_inst_queue_wakeup_accesses       101423                       # Number of integer instruction queue wakeup accesses
system.cpu03.iq.fp_inst_queue_reads             23953                       # Number of floating instruction queue reads
system.cpu03.iq.fp_inst_queue_writes            13538                       # Number of floating instruction queue writes
system.cpu03.iq.fp_inst_queue_wakeup_accesses        10405                       # Number of floating instruction queue wakeup accesses
system.cpu03.iq.int_alu_accesses               106476                       # Number of integer alu accesses
system.cpu03.iq.fp_alu_accesses                 12353                       # Number of floating point alu accesses
system.cpu03.iew.lsq.thread0.forwLoads            469                       # Number of loads that had data forwarded from stores
system.cpu03.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu03.iew.lsq.thread0.squashedLoads         4254                       # Number of loads squashed
system.cpu03.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu03.iew.lsq.thread0.memOrderViolation           41                       # Number of memory ordering violations
system.cpu03.iew.lsq.thread0.squashedStores         2760                       # Number of stores squashed
system.cpu03.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu03.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu03.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu03.iew.lsq.thread0.cacheBlocked          926                       # Number of times an access to memory failed due to the cache being blocked
system.cpu03.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu03.iew.iewSquashCycles                  947                       # Number of cycles IEW is squashing
system.cpu03.iew.iewBlockCycles                  3488                       # Number of cycles IEW is blocking
system.cpu03.iew.iewUnblockCycles                2036                       # Number of cycles IEW is unblocking
system.cpu03.iew.iewDispatchedInsts            134468                       # Number of instructions dispatched to IQ
system.cpu03.iew.iewDispSquashedInsts             260                       # Number of squashed instructions skipped by dispatch
system.cpu03.iew.iewDispLoadInsts               21880                       # Number of dispatched load instructions
system.cpu03.iew.iewDispStoreInsts               8602                       # Number of dispatched store instructions
system.cpu03.iew.iewDispNonSpecInsts              446                       # Number of dispatched non-speculative instructions
system.cpu03.iew.iewIQFullEvents                   18                       # Number of times the IQ has become full, causing a stall
system.cpu03.iew.iewLSQFullEvents                2005                       # Number of times the LSQ has become full, causing a stall
system.cpu03.iew.memOrderViolationEvents           41                       # Number of memory order violations
system.cpu03.iew.predictedTakenIncorrect          276                       # Number of branches that were predicted taken incorrectly
system.cpu03.iew.predictedNotTakenIncorrect          683                       # Number of branches that were predicted not taken incorrectly
system.cpu03.iew.branchMispredicts                959                       # Number of branch mispredicts detected at execute
system.cpu03.iew.iewExecutedInsts              113730                       # Number of executed instructions
system.cpu03.iew.iewExecLoadInsts               21319                       # Number of load instructions executed
system.cpu03.iew.iewExecSquashedInsts            1465                       # Number of squashed instructions skipped in execute
system.cpu03.iew.exec_swp                           0                       # number of swp insts executed
system.cpu03.iew.exec_nop                       13291                       # number of nop insts executed
system.cpu03.iew.exec_refs                      28383                       # number of memory reference insts executed
system.cpu03.iew.exec_branches                  21995                       # Number of branches executed
system.cpu03.iew.exec_stores                     7064                       # Number of stores executed
system.cpu03.iew.exec_rate                   0.931000                       # Inst execution rate
system.cpu03.iew.wb_sent                       112571                       # cumulative count of insts sent to commit
system.cpu03.iew.wb_count                      111828                       # cumulative count of insts written-back
system.cpu03.iew.wb_producers                   63838                       # num instructions producing a value
system.cpu03.iew.wb_consumers                   79963                       # num instructions consuming a value
system.cpu03.iew.wb_rate                     0.915430                       # insts written-back per cycle
system.cpu03.iew.wb_fanout                   0.798344                       # average fanout of values written-back
system.cpu03.commit.commitSquashedInsts         25465                       # The number of squashed insts skipped by commit
system.cpu03.commit.commitNonSpecStalls           579                       # The number of times commit has been forced to stall to communicate backwards
system.cpu03.commit.branchMispredicts             805                       # The number of times a branch was mispredicted
system.cpu03.commit.committed_per_cycle::samples        62441                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::mean     1.726350                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::stdev     2.704296                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::0        37237     59.64%     59.64% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::1         6397     10.24%     69.88% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::2         3006      4.81%     74.69% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::3         1572      2.52%     77.21% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::4         2169      3.47%     80.69% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::5         3287      5.26%     85.95% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::6          592      0.95%     86.90% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::7         3441      5.51%     92.41% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::8         4740      7.59%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu03.commit.committed_per_cycle::total        62441                       # Number of insts commited each cycle
system.cpu03.commit.committedInsts             107795                       # Number of instructions committed
system.cpu03.commit.committedOps               107795                       # Number of ops (including micro ops) committed
system.cpu03.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu03.commit.refs                        23468                       # Number of memory references committed
system.cpu03.commit.loads                       17626                       # Number of loads committed
system.cpu03.commit.membars                       252                       # Number of memory barriers committed
system.cpu03.commit.branches                    19172                       # Number of branches committed
system.cpu03.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu03.commit.int_insts                   91594                       # Number of committed integer instructions.
system.cpu03.commit.function_calls               1400                       # Number of function calls committed.
system.cpu03.commit.op_class_0::No_OpClass        11070     10.27%     10.27% # Class of committed instruction
system.cpu03.commit.op_class_0::IntAlu          68046     63.13%     73.39% # Class of committed instruction
system.cpu03.commit.op_class_0::IntMult           155      0.14%     73.54% # Class of committed instruction
system.cpu03.commit.op_class_0::IntDiv              0      0.00%     73.54% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatAdd         2878      2.67%     76.21% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCmp            0      0.00%     76.21% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatCvt            0      0.00%     76.21% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatMult         1920      1.78%     77.99% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatDiv            0      0.00%     77.99% # Class of committed instruction
system.cpu03.commit.op_class_0::FloatSqrt            0      0.00%     77.99% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAdd             0      0.00%     77.99% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAddAcc            0      0.00%     77.99% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdAlu             0      0.00%     77.99% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCmp             0      0.00%     77.99% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdCvt             0      0.00%     77.99% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMisc            0      0.00%     77.99% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMult            0      0.00%     77.99% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdMultAcc            0      0.00%     77.99% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShift            0      0.00%     77.99% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdShiftAcc            0      0.00%     77.99% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdSqrt            0      0.00%     77.99% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAdd            0      0.00%     77.99% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatAlu            0      0.00%     77.99% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCmp            0      0.00%     77.99% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatCvt            0      0.00%     77.99% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatDiv            0      0.00%     77.99% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMisc            0      0.00%     77.99% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMult            0      0.00%     77.99% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.99% # Class of committed instruction
system.cpu03.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.99% # Class of committed instruction
system.cpu03.commit.op_class_0::MemRead         17878     16.59%     94.57% # Class of committed instruction
system.cpu03.commit.op_class_0::MemWrite         5848      5.43%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu03.commit.op_class_0::total          107795                       # Class of committed instruction
system.cpu03.commit.bw_lim_events                4740                       # number cycles where commit BW limit reached
system.cpu03.rob.rob_reads                     189531                       # The number of ROB reads
system.cpu03.rob.rob_writes                    270359                       # The number of ROB writes
system.cpu03.timesIdled                           141                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu03.idleCycles                          7578                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu03.quiesceCycles                     978788                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu03.committedInsts                     96729                       # Number of Instructions Simulated
system.cpu03.committedOps                       96729                       # Number of Ops (including micro ops) Simulated
system.cpu03.cpi                             1.262899                       # CPI: Cycles Per Instruction
system.cpu03.cpi_total                       1.262899                       # CPI: Total CPI of All Threads
system.cpu03.ipc                             0.791829                       # IPC: Instructions Per Cycle
system.cpu03.ipc_total                       0.791829                       # IPC: Total IPC of All Threads
system.cpu03.int_regfile_reads                 144721                       # number of integer regfile reads
system.cpu03.int_regfile_writes                 76642                       # number of integer regfile writes
system.cpu03.fp_regfile_reads                   11147                       # number of floating regfile reads
system.cpu03.fp_regfile_writes                   8165                       # number of floating regfile writes
system.cpu03.misc_regfile_reads                   579                       # number of misc regfile reads
system.cpu03.misc_regfile_writes                  174                       # number of misc regfile writes
system.cpu03.dcache.tags.replacements             719                       # number of replacements
system.cpu03.dcache.tags.tagsinuse          18.583325                       # Cycle average of tags in use
system.cpu03.dcache.tags.total_refs             22589                       # Total number of references to valid blocks.
system.cpu03.dcache.tags.sampled_refs             778                       # Sample count of references to valid blocks.
system.cpu03.dcache.tags.avg_refs           29.034704                       # Average number of references to valid blocks.
system.cpu03.dcache.tags.warmup_cycle      1138033690                       # Cycle when the warmup percentage was hit.
system.cpu03.dcache.tags.occ_blocks::cpu03.data    18.583325                       # Average occupied blocks per requestor
system.cpu03.dcache.tags.occ_percent::cpu03.data     0.290364                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_percent::total     0.290364                       # Average percentage of cache occupancy
system.cpu03.dcache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu03.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu03.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu03.dcache.tags.tag_accesses          102943                       # Number of tag accesses
system.cpu03.dcache.tags.data_accesses         102943                       # Number of data accesses
system.cpu03.dcache.ReadReq_hits::cpu03.data        17343                       # number of ReadReq hits
system.cpu03.dcache.ReadReq_hits::total         17343                       # number of ReadReq hits
system.cpu03.dcache.WriteReq_hits::cpu03.data         4827                       # number of WriteReq hits
system.cpu03.dcache.WriteReq_hits::total         4827                       # number of WriteReq hits
system.cpu03.dcache.LoadLockedReq_hits::cpu03.data           71                       # number of LoadLockedReq hits
system.cpu03.dcache.LoadLockedReq_hits::total           71                       # number of LoadLockedReq hits
system.cpu03.dcache.StoreCondReq_hits::cpu03.data           49                       # number of StoreCondReq hits
system.cpu03.dcache.StoreCondReq_hits::total           49                       # number of StoreCondReq hits
system.cpu03.dcache.demand_hits::cpu03.data        22170                       # number of demand (read+write) hits
system.cpu03.dcache.demand_hits::total          22170                       # number of demand (read+write) hits
system.cpu03.dcache.overall_hits::cpu03.data        22170                       # number of overall hits
system.cpu03.dcache.overall_hits::total         22170                       # number of overall hits
system.cpu03.dcache.ReadReq_misses::cpu03.data         2174                       # number of ReadReq misses
system.cpu03.dcache.ReadReq_misses::total         2174                       # number of ReadReq misses
system.cpu03.dcache.WriteReq_misses::cpu03.data          938                       # number of WriteReq misses
system.cpu03.dcache.WriteReq_misses::total          938                       # number of WriteReq misses
system.cpu03.dcache.LoadLockedReq_misses::cpu03.data           34                       # number of LoadLockedReq misses
system.cpu03.dcache.LoadLockedReq_misses::total           34                       # number of LoadLockedReq misses
system.cpu03.dcache.StoreCondReq_misses::cpu03.data           25                       # number of StoreCondReq misses
system.cpu03.dcache.StoreCondReq_misses::total           25                       # number of StoreCondReq misses
system.cpu03.dcache.demand_misses::cpu03.data         3112                       # number of demand (read+write) misses
system.cpu03.dcache.demand_misses::total         3112                       # number of demand (read+write) misses
system.cpu03.dcache.overall_misses::cpu03.data         3112                       # number of overall misses
system.cpu03.dcache.overall_misses::total         3112                       # number of overall misses
system.cpu03.dcache.ReadReq_miss_latency::cpu03.data    113959834                       # number of ReadReq miss cycles
system.cpu03.dcache.ReadReq_miss_latency::total    113959834                       # number of ReadReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::cpu03.data     88328469                       # number of WriteReq miss cycles
system.cpu03.dcache.WriteReq_miss_latency::total     88328469                       # number of WriteReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::cpu03.data      1110322                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.LoadLockedReq_miss_latency::total      1110322                       # number of LoadLockedReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::cpu03.data       300181                       # number of StoreCondReq miss cycles
system.cpu03.dcache.StoreCondReq_miss_latency::total       300181                       # number of StoreCondReq miss cycles
system.cpu03.dcache.demand_miss_latency::cpu03.data    202288303                       # number of demand (read+write) miss cycles
system.cpu03.dcache.demand_miss_latency::total    202288303                       # number of demand (read+write) miss cycles
system.cpu03.dcache.overall_miss_latency::cpu03.data    202288303                       # number of overall miss cycles
system.cpu03.dcache.overall_miss_latency::total    202288303                       # number of overall miss cycles
system.cpu03.dcache.ReadReq_accesses::cpu03.data        19517                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.ReadReq_accesses::total        19517                       # number of ReadReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::cpu03.data         5765                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.WriteReq_accesses::total         5765                       # number of WriteReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::cpu03.data          105                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.LoadLockedReq_accesses::total          105                       # number of LoadLockedReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::cpu03.data           74                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.StoreCondReq_accesses::total           74                       # number of StoreCondReq accesses(hits+misses)
system.cpu03.dcache.demand_accesses::cpu03.data        25282                       # number of demand (read+write) accesses
system.cpu03.dcache.demand_accesses::total        25282                       # number of demand (read+write) accesses
system.cpu03.dcache.overall_accesses::cpu03.data        25282                       # number of overall (read+write) accesses
system.cpu03.dcache.overall_accesses::total        25282                       # number of overall (read+write) accesses
system.cpu03.dcache.ReadReq_miss_rate::cpu03.data     0.111390                       # miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_miss_rate::total     0.111390                       # miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_miss_rate::cpu03.data     0.162706                       # miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_miss_rate::total     0.162706                       # miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::cpu03.data     0.323810                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_miss_rate::total     0.323810                       # miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::cpu03.data     0.337838                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_miss_rate::total     0.337838                       # miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_miss_rate::cpu03.data     0.123092                       # miss rate for demand accesses
system.cpu03.dcache.demand_miss_rate::total     0.123092                       # miss rate for demand accesses
system.cpu03.dcache.overall_miss_rate::cpu03.data     0.123092                       # miss rate for overall accesses
system.cpu03.dcache.overall_miss_rate::total     0.123092                       # miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_miss_latency::cpu03.data 52419.426863                       # average ReadReq miss latency
system.cpu03.dcache.ReadReq_avg_miss_latency::total 52419.426863                       # average ReadReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::cpu03.data 94166.811301                       # average WriteReq miss latency
system.cpu03.dcache.WriteReq_avg_miss_latency::total 94166.811301                       # average WriteReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::cpu03.data 32656.529412                       # average LoadLockedReq miss latency
system.cpu03.dcache.LoadLockedReq_avg_miss_latency::total 32656.529412                       # average LoadLockedReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::cpu03.data 12007.240000                       # average StoreCondReq miss latency
system.cpu03.dcache.StoreCondReq_avg_miss_latency::total 12007.240000                       # average StoreCondReq miss latency
system.cpu03.dcache.demand_avg_miss_latency::cpu03.data 65002.668059                       # average overall miss latency
system.cpu03.dcache.demand_avg_miss_latency::total 65002.668059                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::cpu03.data 65002.668059                       # average overall miss latency
system.cpu03.dcache.overall_avg_miss_latency::total 65002.668059                       # average overall miss latency
system.cpu03.dcache.blocked_cycles::no_mshrs         2291                       # number of cycles access was blocked
system.cpu03.dcache.blocked_cycles::no_targets          112                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_mshrs             129                       # number of cycles access was blocked
system.cpu03.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_mshrs    17.759690                       # average number of cycles each access was blocked
system.cpu03.dcache.avg_blocked_cycles::no_targets          112                       # average number of cycles each access was blocked
system.cpu03.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu03.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu03.dcache.writebacks::writebacks          387                       # number of writebacks
system.cpu03.dcache.writebacks::total             387                       # number of writebacks
system.cpu03.dcache.ReadReq_mshr_hits::cpu03.data         1273                       # number of ReadReq MSHR hits
system.cpu03.dcache.ReadReq_mshr_hits::total         1273                       # number of ReadReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::cpu03.data          579                       # number of WriteReq MSHR hits
system.cpu03.dcache.WriteReq_mshr_hits::total          579                       # number of WriteReq MSHR hits
system.cpu03.dcache.LoadLockedReq_mshr_hits::cpu03.data           10                       # number of LoadLockedReq MSHR hits
system.cpu03.dcache.LoadLockedReq_mshr_hits::total           10                       # number of LoadLockedReq MSHR hits
system.cpu03.dcache.demand_mshr_hits::cpu03.data         1852                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.demand_mshr_hits::total         1852                       # number of demand (read+write) MSHR hits
system.cpu03.dcache.overall_mshr_hits::cpu03.data         1852                       # number of overall MSHR hits
system.cpu03.dcache.overall_mshr_hits::total         1852                       # number of overall MSHR hits
system.cpu03.dcache.ReadReq_mshr_misses::cpu03.data          901                       # number of ReadReq MSHR misses
system.cpu03.dcache.ReadReq_mshr_misses::total          901                       # number of ReadReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::cpu03.data          359                       # number of WriteReq MSHR misses
system.cpu03.dcache.WriteReq_mshr_misses::total          359                       # number of WriteReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::cpu03.data           24                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.LoadLockedReq_mshr_misses::total           24                       # number of LoadLockedReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::cpu03.data           25                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.StoreCondReq_mshr_misses::total           25                       # number of StoreCondReq MSHR misses
system.cpu03.dcache.demand_mshr_misses::cpu03.data         1260                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.demand_mshr_misses::total         1260                       # number of demand (read+write) MSHR misses
system.cpu03.dcache.overall_mshr_misses::cpu03.data         1260                       # number of overall MSHR misses
system.cpu03.dcache.overall_mshr_misses::total         1260                       # number of overall MSHR misses
system.cpu03.dcache.ReadReq_mshr_miss_latency::cpu03.data     36290608                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_latency::total     36290608                       # number of ReadReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::cpu03.data     25051767                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.WriteReq_mshr_miss_latency::total     25051767                       # number of WriteReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::cpu03.data       370880                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.LoadLockedReq_mshr_miss_latency::total       370880                       # number of LoadLockedReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::cpu03.data       271206                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.StoreCondReq_mshr_miss_latency::total       271206                       # number of StoreCondReq MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::cpu03.data     61342375                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.demand_mshr_miss_latency::total     61342375                       # number of demand (read+write) MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::cpu03.data     61342375                       # number of overall MSHR miss cycles
system.cpu03.dcache.overall_mshr_miss_latency::total     61342375                       # number of overall MSHR miss cycles
system.cpu03.dcache.ReadReq_mshr_miss_rate::cpu03.data     0.046165                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.ReadReq_mshr_miss_rate::total     0.046165                       # mshr miss rate for ReadReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::cpu03.data     0.062272                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.WriteReq_mshr_miss_rate::total     0.062272                       # mshr miss rate for WriteReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::cpu03.data     0.228571                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.LoadLockedReq_mshr_miss_rate::total     0.228571                       # mshr miss rate for LoadLockedReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::cpu03.data     0.337838                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.StoreCondReq_mshr_miss_rate::total     0.337838                       # mshr miss rate for StoreCondReq accesses
system.cpu03.dcache.demand_mshr_miss_rate::cpu03.data     0.049838                       # mshr miss rate for demand accesses
system.cpu03.dcache.demand_mshr_miss_rate::total     0.049838                       # mshr miss rate for demand accesses
system.cpu03.dcache.overall_mshr_miss_rate::cpu03.data     0.049838                       # mshr miss rate for overall accesses
system.cpu03.dcache.overall_mshr_miss_rate::total     0.049838                       # mshr miss rate for overall accesses
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::cpu03.data 40278.144284                       # average ReadReq mshr miss latency
system.cpu03.dcache.ReadReq_avg_mshr_miss_latency::total 40278.144284                       # average ReadReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::cpu03.data 69782.080780                       # average WriteReq mshr miss latency
system.cpu03.dcache.WriteReq_avg_mshr_miss_latency::total 69782.080780                       # average WriteReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu03.data 15453.333333                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15453.333333                       # average LoadLockedReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::cpu03.data 10848.240000                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.StoreCondReq_avg_mshr_miss_latency::total 10848.240000                       # average StoreCondReq mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::cpu03.data 48684.424603                       # average overall mshr miss latency
system.cpu03.dcache.demand_avg_mshr_miss_latency::total 48684.424603                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::cpu03.data 48684.424603                       # average overall mshr miss latency
system.cpu03.dcache.overall_avg_mshr_miss_latency::total 48684.424603                       # average overall mshr miss latency
system.cpu03.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu03.icache.tags.replacements             388                       # number of replacements
system.cpu03.icache.tags.tagsinuse         110.312121                       # Cycle average of tags in use
system.cpu03.icache.tags.total_refs             22516                       # Total number of references to valid blocks.
system.cpu03.icache.tags.sampled_refs             859                       # Sample count of references to valid blocks.
system.cpu03.icache.tags.avg_refs           26.211874                       # Average number of references to valid blocks.
system.cpu03.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu03.icache.tags.occ_blocks::cpu03.inst   110.312121                       # Average occupied blocks per requestor
system.cpu03.icache.tags.occ_percent::cpu03.inst     0.215453                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_percent::total     0.215453                       # Average percentage of cache occupancy
system.cpu03.icache.tags.occ_task_id_blocks::1024          471                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::1           86                       # Occupied blocks per task id
system.cpu03.icache.tags.age_task_id_blocks_1024::2          385                       # Occupied blocks per task id
system.cpu03.icache.tags.occ_task_id_percent::1024     0.919922                       # Percentage of cache occupancy per task id
system.cpu03.icache.tags.tag_accesses           47865                       # Number of tag accesses
system.cpu03.icache.tags.data_accesses          47865                       # Number of data accesses
system.cpu03.icache.ReadReq_hits::cpu03.inst        22516                       # number of ReadReq hits
system.cpu03.icache.ReadReq_hits::total         22516                       # number of ReadReq hits
system.cpu03.icache.demand_hits::cpu03.inst        22516                       # number of demand (read+write) hits
system.cpu03.icache.demand_hits::total          22516                       # number of demand (read+write) hits
system.cpu03.icache.overall_hits::cpu03.inst        22516                       # number of overall hits
system.cpu03.icache.overall_hits::total         22516                       # number of overall hits
system.cpu03.icache.ReadReq_misses::cpu03.inst          987                       # number of ReadReq misses
system.cpu03.icache.ReadReq_misses::total          987                       # number of ReadReq misses
system.cpu03.icache.demand_misses::cpu03.inst          987                       # number of demand (read+write) misses
system.cpu03.icache.demand_misses::total          987                       # number of demand (read+write) misses
system.cpu03.icache.overall_misses::cpu03.inst          987                       # number of overall misses
system.cpu03.icache.overall_misses::total          987                       # number of overall misses
system.cpu03.icache.ReadReq_miss_latency::cpu03.inst     35715740                       # number of ReadReq miss cycles
system.cpu03.icache.ReadReq_miss_latency::total     35715740                       # number of ReadReq miss cycles
system.cpu03.icache.demand_miss_latency::cpu03.inst     35715740                       # number of demand (read+write) miss cycles
system.cpu03.icache.demand_miss_latency::total     35715740                       # number of demand (read+write) miss cycles
system.cpu03.icache.overall_miss_latency::cpu03.inst     35715740                       # number of overall miss cycles
system.cpu03.icache.overall_miss_latency::total     35715740                       # number of overall miss cycles
system.cpu03.icache.ReadReq_accesses::cpu03.inst        23503                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.ReadReq_accesses::total        23503                       # number of ReadReq accesses(hits+misses)
system.cpu03.icache.demand_accesses::cpu03.inst        23503                       # number of demand (read+write) accesses
system.cpu03.icache.demand_accesses::total        23503                       # number of demand (read+write) accesses
system.cpu03.icache.overall_accesses::cpu03.inst        23503                       # number of overall (read+write) accesses
system.cpu03.icache.overall_accesses::total        23503                       # number of overall (read+write) accesses
system.cpu03.icache.ReadReq_miss_rate::cpu03.inst     0.041995                       # miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_miss_rate::total     0.041995                       # miss rate for ReadReq accesses
system.cpu03.icache.demand_miss_rate::cpu03.inst     0.041995                       # miss rate for demand accesses
system.cpu03.icache.demand_miss_rate::total     0.041995                       # miss rate for demand accesses
system.cpu03.icache.overall_miss_rate::cpu03.inst     0.041995                       # miss rate for overall accesses
system.cpu03.icache.overall_miss_rate::total     0.041995                       # miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_miss_latency::cpu03.inst 36186.160081                       # average ReadReq miss latency
system.cpu03.icache.ReadReq_avg_miss_latency::total 36186.160081                       # average ReadReq miss latency
system.cpu03.icache.demand_avg_miss_latency::cpu03.inst 36186.160081                       # average overall miss latency
system.cpu03.icache.demand_avg_miss_latency::total 36186.160081                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::cpu03.inst 36186.160081                       # average overall miss latency
system.cpu03.icache.overall_avg_miss_latency::total 36186.160081                       # average overall miss latency
system.cpu03.icache.blocked_cycles::no_mshrs           58                       # number of cycles access was blocked
system.cpu03.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu03.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu03.icache.avg_blocked_cycles::no_mshrs           29                       # average number of cycles each access was blocked
system.cpu03.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu03.icache.fast_writes                     0                       # number of fast writes performed
system.cpu03.icache.cache_copies                    0                       # number of cache copies performed
system.cpu03.icache.writebacks::writebacks          388                       # number of writebacks
system.cpu03.icache.writebacks::total             388                       # number of writebacks
system.cpu03.icache.ReadReq_mshr_hits::cpu03.inst          128                       # number of ReadReq MSHR hits
system.cpu03.icache.ReadReq_mshr_hits::total          128                       # number of ReadReq MSHR hits
system.cpu03.icache.demand_mshr_hits::cpu03.inst          128                       # number of demand (read+write) MSHR hits
system.cpu03.icache.demand_mshr_hits::total          128                       # number of demand (read+write) MSHR hits
system.cpu03.icache.overall_mshr_hits::cpu03.inst          128                       # number of overall MSHR hits
system.cpu03.icache.overall_mshr_hits::total          128                       # number of overall MSHR hits
system.cpu03.icache.ReadReq_mshr_misses::cpu03.inst          859                       # number of ReadReq MSHR misses
system.cpu03.icache.ReadReq_mshr_misses::total          859                       # number of ReadReq MSHR misses
system.cpu03.icache.demand_mshr_misses::cpu03.inst          859                       # number of demand (read+write) MSHR misses
system.cpu03.icache.demand_mshr_misses::total          859                       # number of demand (read+write) MSHR misses
system.cpu03.icache.overall_mshr_misses::cpu03.inst          859                       # number of overall MSHR misses
system.cpu03.icache.overall_mshr_misses::total          859                       # number of overall MSHR misses
system.cpu03.icache.ReadReq_mshr_miss_latency::cpu03.inst     28009549                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_latency::total     28009549                       # number of ReadReq MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::cpu03.inst     28009549                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.demand_mshr_miss_latency::total     28009549                       # number of demand (read+write) MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::cpu03.inst     28009549                       # number of overall MSHR miss cycles
system.cpu03.icache.overall_mshr_miss_latency::total     28009549                       # number of overall MSHR miss cycles
system.cpu03.icache.ReadReq_mshr_miss_rate::cpu03.inst     0.036549                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.ReadReq_mshr_miss_rate::total     0.036549                       # mshr miss rate for ReadReq accesses
system.cpu03.icache.demand_mshr_miss_rate::cpu03.inst     0.036549                       # mshr miss rate for demand accesses
system.cpu03.icache.demand_mshr_miss_rate::total     0.036549                       # mshr miss rate for demand accesses
system.cpu03.icache.overall_mshr_miss_rate::cpu03.inst     0.036549                       # mshr miss rate for overall accesses
system.cpu03.icache.overall_mshr_miss_rate::total     0.036549                       # mshr miss rate for overall accesses
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::cpu03.inst 32607.158324                       # average ReadReq mshr miss latency
system.cpu03.icache.ReadReq_avg_mshr_miss_latency::total 32607.158324                       # average ReadReq mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::cpu03.inst 32607.158324                       # average overall mshr miss latency
system.cpu03.icache.demand_avg_mshr_miss_latency::total 32607.158324                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::cpu03.inst 32607.158324                       # average overall mshr miss latency
system.cpu03.icache.overall_avg_mshr_miss_latency::total 32607.158324                       # average overall mshr miss latency
system.cpu03.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.branchPred.lookups                 43697                       # Number of BP lookups
system.cpu04.branchPred.condPredicted           32938                       # Number of conditional branches predicted
system.cpu04.branchPred.condIncorrect            1465                       # Number of conditional branches incorrect
system.cpu04.branchPred.BTBLookups              29428                       # Number of BTB lookups
system.cpu04.branchPred.BTBHits                 22908                       # Number of BTB hits
system.cpu04.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu04.branchPred.BTBHitPct           77.844230                       # BTB Hit Percentage
system.cpu04.branchPred.usedRAS                  4806                       # Number of times the RAS was used to get a target.
system.cpu04.branchPred.RASInCorrect               18                       # Number of incorrect RAS predictions.
system.cpu04.branchPred.indirectLookups           136                       # Number of indirect predictor lookups.
system.cpu04.branchPred.indirectHits               21                       # Number of indirect target hits.
system.cpu04.branchPred.indirectMisses            115                       # Number of indirect misses.
system.cpu04.branchPredindirectMispredicted           28                       # Number of mispredicted indirect branches.
system.cpu04.dtb.fetch_hits                         0                       # ITB hits
system.cpu04.dtb.fetch_misses                       0                       # ITB misses
system.cpu04.dtb.fetch_acv                          0                       # ITB acv
system.cpu04.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu04.dtb.read_hits                      34926                       # DTB read hits
system.cpu04.dtb.read_misses                      431                       # DTB read misses
system.cpu04.dtb.read_acv                           0                       # DTB read access violations
system.cpu04.dtb.read_accesses                  35357                       # DTB read accesses
system.cpu04.dtb.write_hits                     11244                       # DTB write hits
system.cpu04.dtb.write_misses                      37                       # DTB write misses
system.cpu04.dtb.write_acv                          0                       # DTB write access violations
system.cpu04.dtb.write_accesses                 11281                       # DTB write accesses
system.cpu04.dtb.data_hits                      46170                       # DTB hits
system.cpu04.dtb.data_misses                      468                       # DTB misses
system.cpu04.dtb.data_acv                           0                       # DTB access violations
system.cpu04.dtb.data_accesses                  46638                       # DTB accesses
system.cpu04.itb.fetch_hits                     40245                       # ITB hits
system.cpu04.itb.fetch_misses                      70                       # ITB misses
system.cpu04.itb.fetch_acv                          0                       # ITB acv
system.cpu04.itb.fetch_accesses                 40315                       # ITB accesses
system.cpu04.itb.read_hits                          0                       # DTB read hits
system.cpu04.itb.read_misses                        0                       # DTB read misses
system.cpu04.itb.read_acv                           0                       # DTB read access violations
system.cpu04.itb.read_accesses                      0                       # DTB read accesses
system.cpu04.itb.write_hits                         0                       # DTB write hits
system.cpu04.itb.write_misses                       0                       # DTB write misses
system.cpu04.itb.write_acv                          0                       # DTB write access violations
system.cpu04.itb.write_accesses                     0                       # DTB write accesses
system.cpu04.itb.data_hits                          0                       # DTB hits
system.cpu04.itb.data_misses                        0                       # DTB misses
system.cpu04.itb.data_acv                           0                       # DTB access violations
system.cpu04.itb.data_accesses                      0                       # DTB accesses
system.cpu04.numCycles                         144555                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.fetch.icacheStallCycles            10881                       # Number of cycles fetch is stalled on an Icache miss
system.cpu04.fetch.Insts                       242844                       # Number of instructions fetch has processed
system.cpu04.fetch.Branches                     43697                       # Number of branches that fetch encountered
system.cpu04.fetch.predictedBranches            27735                       # Number of branches that fetch has predicted taken
system.cpu04.fetch.Cycles                       70948                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu04.fetch.SquashCycles                  3241                       # Number of cycles fetch has spent squashing
system.cpu04.fetch.MiscStallCycles                 91                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu04.fetch.NoActiveThreadStallCycles        48945                       # Number of stall cycles due to no active thread to fetch from
system.cpu04.fetch.PendingTrapStallCycles         2122                       # Number of stall cycles due to pending traps
system.cpu04.fetch.IcacheWaitRetryStallCycles           54                       # Number of stall cycles due to full MSHR
system.cpu04.fetch.CacheLines                   40245                       # Number of cache lines fetched
system.cpu04.fetch.IcacheSquashes                 524                       # Number of outstanding Icache misses that were squashed
system.cpu04.fetch.rateDist::samples           134661                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::mean            1.803373                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::stdev           2.704219                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::0                  85006     63.13%     63.13% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::1                   2569      1.91%     65.03% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::2                   3731      2.77%     67.80% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::3                   8127      6.04%     73.84% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::4                  12680      9.42%     83.26% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::5                   1823      1.35%     84.61% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::6                   7617      5.66%     90.27% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::7                   1969      1.46%     91.73% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::8                  11139      8.27%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.rateDist::total             134661                       # Number of instructions fetched each cycle (Total)
system.cpu04.fetch.branchRate                0.302286                       # Number of branch fetches per cycle
system.cpu04.fetch.rate                      1.679942                       # Number of inst fetches per cycle
system.cpu04.decode.IdleCycles                  13194                       # Number of cycles decode is idle
system.cpu04.decode.BlockedCycles               28744                       # Number of cycles decode is blocked
system.cpu04.decode.RunCycles                   40006                       # Number of cycles decode is running
system.cpu04.decode.UnblockCycles                2663                       # Number of cycles decode is unblocking
system.cpu04.decode.SquashCycles                 1109                       # Number of cycles decode is squashing
system.cpu04.decode.BranchResolved               5155                       # Number of times decode resolved a branch
system.cpu04.decode.BranchMispred                 532                       # Number of times decode detected a branch misprediction
system.cpu04.decode.DecodedInsts               225011                       # Number of instructions handled by decode
system.cpu04.decode.SquashedInsts                2293                       # Number of squashed instructions handled by decode
system.cpu04.rename.SquashCycles                 1109                       # Number of cycles rename is squashing
system.cpu04.rename.IdleCycles                  14970                       # Number of cycles rename is idle
system.cpu04.rename.BlockCycles                  8644                       # Number of cycles rename is blocking
system.cpu04.rename.serializeStallCycles        15828                       # count of cycles rename stalled for serializing inst
system.cpu04.rename.RunCycles                   40800                       # Number of cycles rename is running
system.cpu04.rename.UnblockCycles                4365                       # Number of cycles rename is unblocking
system.cpu04.rename.RenamedInsts               219711                       # Number of instructions processed by rename
system.cpu04.rename.ROBFullEvents                 309                       # Number of times rename has blocked due to ROB full
system.cpu04.rename.IQFullEvents                  485                       # Number of times rename has blocked due to IQ full
system.cpu04.rename.LQFullEvents                 2319                       # Number of times rename has blocked due to LQ full
system.cpu04.rename.SQFullEvents                  383                       # Number of times rename has blocked due to SQ full
system.cpu04.rename.RenamedOperands            144489                       # Number of destination operands rename has renamed
system.cpu04.rename.RenameLookups              259866                       # Number of register rename lookups that rename has made
system.cpu04.rename.int_rename_lookups         247053                       # Number of integer rename lookups
system.cpu04.rename.fp_rename_lookups           12807                       # Number of floating rename lookups
system.cpu04.rename.CommittedMaps              118279                       # Number of HB maps that are committed
system.cpu04.rename.UndoneMaps                  26210                       # Number of HB maps that are undone due to squashing
system.cpu04.rename.serializingInsts              553                       # count of serializing insts renamed
system.cpu04.rename.tempSerializingInsts          532                       # count of temporary serializing insts renamed
system.cpu04.rename.skidInsts                    8992                       # count of insts added to the skid buffer
system.cpu04.memDep0.insertedLoads              36135                       # Number of loads inserted to the mem dependence unit.
system.cpu04.memDep0.insertedStores             13097                       # Number of stores inserted to the mem dependence unit.
system.cpu04.memDep0.conflictingLoads            3398                       # Number of conflicting loads.
system.cpu04.memDep0.conflictingStores           2209                       # Number of conflicting stores.
system.cpu04.iq.iqInstsAdded                   187480                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu04.iq.iqNonSpecInstsAdded               994                       # Number of non-speculative instructions added to the IQ
system.cpu04.iq.iqInstsIssued                  181414                       # Number of instructions issued
system.cpu04.iq.iqSquashedInstsIssued             443                       # Number of squashed instructions issued
system.cpu04.iq.iqSquashedInstsExamined         29503                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu04.iq.iqSquashedOperandsExamined        14202                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu04.iq.iqSquashedNonSpecRemoved          207                       # Number of squashed non-spec instructions that were removed
system.cpu04.iq.issued_per_cycle::samples       134661                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::mean       1.347190                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::stdev      2.125092                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::0             85498     63.49%     63.49% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::1              6249      4.64%     68.13% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::2             10551      7.84%     75.97% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::3              9590      7.12%     83.09% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::4              5352      3.97%     87.06% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::5              5216      3.87%     90.94% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::6              9068      6.73%     97.67% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::7              1699      1.26%     98.93% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::8              1438      1.07%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu04.iq.issued_per_cycle::total        134661                       # Number of insts issued each cycle
system.cpu04.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntAlu                  1284     28.93%     28.93% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntMult                    0      0.00%     28.93% # attempts to use FU when none available
system.cpu04.iq.fu_full::IntDiv                     0      0.00%     28.93% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatAdd                  79      1.78%     30.71% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCmp                   0      0.00%     30.71% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatCvt                   0      0.00%     30.71% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatMult                322      7.26%     37.97% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatDiv                   0      0.00%     37.97% # attempts to use FU when none available
system.cpu04.iq.fu_full::FloatSqrt                  0      0.00%     37.97% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAdd                    0      0.00%     37.97% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAddAcc                 0      0.00%     37.97% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdAlu                    0      0.00%     37.97% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCmp                    0      0.00%     37.97% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdCvt                    0      0.00%     37.97% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMisc                   0      0.00%     37.97% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMult                   0      0.00%     37.97% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdMultAcc                0      0.00%     37.97% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShift                  0      0.00%     37.97% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdShiftAcc               0      0.00%     37.97% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdSqrt                   0      0.00%     37.97% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAdd               0      0.00%     37.97% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatAlu               0      0.00%     37.97% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCmp               0      0.00%     37.97% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatCvt               0      0.00%     37.97% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatDiv               0      0.00%     37.97% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMisc              0      0.00%     37.97% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMult              0      0.00%     37.97% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatMultAcc            0      0.00%     37.97% # attempts to use FU when none available
system.cpu04.iq.fu_full::SimdFloatSqrt              0      0.00%     37.97% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemRead                 1634     36.82%     74.79% # attempts to use FU when none available
system.cpu04.iq.fu_full::MemWrite                1119     25.21%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu04.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IntAlu              128453     70.81%     70.81% # Type of FU issued
system.cpu04.iq.FU_type_0::IntMult                178      0.10%     70.91% # Type of FU issued
system.cpu04.iq.FU_type_0::IntDiv                   0      0.00%     70.91% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatAdd              2933      1.62%     72.52% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCmp                 0      0.00%     72.52% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatCvt                 0      0.00%     72.52% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatMult             1935      1.07%     73.59% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatDiv                 0      0.00%     73.59% # Type of FU issued
system.cpu04.iq.FU_type_0::FloatSqrt                0      0.00%     73.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAdd                  0      0.00%     73.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAddAcc               0      0.00%     73.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdAlu                  0      0.00%     73.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCmp                  0      0.00%     73.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdCvt                  0      0.00%     73.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMisc                 0      0.00%     73.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMult                 0      0.00%     73.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdMultAcc              0      0.00%     73.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShift                0      0.00%     73.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdSqrt                 0      0.00%     73.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMult            0      0.00%     73.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.59% # Type of FU issued
system.cpu04.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.59% # Type of FU issued
system.cpu04.iq.FU_type_0::MemRead              36200     19.95%     93.54% # Type of FU issued
system.cpu04.iq.FU_type_0::MemWrite             11711      6.46%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu04.iq.FU_type_0::total               181414                       # Type of FU issued
system.cpu04.iq.rate                         1.254983                       # Inst issue rate
system.cpu04.iq.fu_busy_cnt                      4438                       # FU busy when requested
system.cpu04.iq.fu_busy_rate                 0.024463                       # FU busy rate (busy events/executed inst)
system.cpu04.iq.int_inst_queue_reads           478566                       # Number of integer instruction queue reads
system.cpu04.iq.int_inst_queue_writes          204585                       # Number of integer instruction queue writes
system.cpu04.iq.int_inst_queue_wakeup_accesses       166796                       # Number of integer instruction queue wakeup accesses
system.cpu04.iq.fp_inst_queue_reads             23804                       # Number of floating instruction queue reads
system.cpu04.iq.fp_inst_queue_writes            13450                       # Number of floating instruction queue writes
system.cpu04.iq.fp_inst_queue_wakeup_accesses        10419                       # Number of floating instruction queue wakeup accesses
system.cpu04.iq.int_alu_accesses               173597                       # Number of integer alu accesses
system.cpu04.iq.fp_alu_accesses                 12251                       # Number of floating point alu accesses
system.cpu04.iew.lsq.thread0.forwLoads           1716                       # Number of loads that had data forwarded from stores
system.cpu04.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu04.iew.lsq.thread0.squashedLoads         5114                       # Number of loads squashed
system.cpu04.iew.lsq.thread0.ignoredResponses           12                       # Number of memory responses ignored because the instruction is squashed
system.cpu04.iew.lsq.thread0.memOrderViolation           61                       # Number of memory ordering violations
system.cpu04.iew.lsq.thread0.squashedStores         3659                       # Number of stores squashed
system.cpu04.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu04.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu04.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu04.iew.lsq.thread0.cacheBlocked          929                       # Number of times an access to memory failed due to the cache being blocked
system.cpu04.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu04.iew.iewSquashCycles                 1109                       # Number of cycles IEW is squashing
system.cpu04.iew.iewBlockCycles                  4063                       # Number of cycles IEW is blocking
system.cpu04.iew.iewUnblockCycles                1325                       # Number of cycles IEW is unblocking
system.cpu04.iew.iewDispatchedInsts            212862                       # Number of instructions dispatched to IQ
system.cpu04.iew.iewDispSquashedInsts             287                       # Number of squashed instructions skipped by dispatch
system.cpu04.iew.iewDispLoadInsts               36135                       # Number of dispatched load instructions
system.cpu04.iew.iewDispStoreInsts              13097                       # Number of dispatched store instructions
system.cpu04.iew.iewDispNonSpecInsts              502                       # Number of dispatched non-speculative instructions
system.cpu04.iew.iewIQFullEvents                   46                       # Number of times the IQ has become full, causing a stall
system.cpu04.iew.iewLSQFullEvents                1270                       # Number of times the LSQ has become full, causing a stall
system.cpu04.iew.memOrderViolationEvents           61                       # Number of memory order violations
system.cpu04.iew.predictedTakenIncorrect          350                       # Number of branches that were predicted taken incorrectly
system.cpu04.iew.predictedNotTakenIncorrect          775                       # Number of branches that were predicted not taken incorrectly
system.cpu04.iew.branchMispredicts               1125                       # Number of branch mispredicts detected at execute
system.cpu04.iew.iewExecutedInsts              179420                       # Number of executed instructions
system.cpu04.iew.iewExecLoadInsts               35361                       # Number of load instructions executed
system.cpu04.iew.iewExecSquashedInsts            1994                       # Number of squashed instructions skipped in execute
system.cpu04.iew.exec_swp                           0                       # number of swp insts executed
system.cpu04.iew.exec_nop                       24388                       # number of nop insts executed
system.cpu04.iew.exec_refs                      46642                       # number of memory reference insts executed
system.cpu04.iew.exec_branches                  37384                       # Number of branches executed
system.cpu04.iew.exec_stores                    11281                       # Number of stores executed
system.cpu04.iew.exec_rate                   1.241188                       # Inst execution rate
system.cpu04.iew.wb_sent                       178176                       # cumulative count of insts sent to commit
system.cpu04.iew.wb_count                      177215                       # cumulative count of insts written-back
system.cpu04.iew.wb_producers                  101427                       # num instructions producing a value
system.cpu04.iew.wb_consumers                  123704                       # num instructions consuming a value
system.cpu04.iew.wb_rate                     1.225935                       # insts written-back per cycle
system.cpu04.iew.wb_fanout                   0.819917                       # average fanout of values written-back
system.cpu04.commit.commitSquashedInsts         31081                       # The number of squashed insts skipped by commit
system.cpu04.commit.commitNonSpecStalls           787                       # The number of times commit has been forced to stall to communicate backwards
system.cpu04.commit.branchMispredicts             954                       # The number of times a branch was mispredicted
system.cpu04.commit.committed_per_cycle::samples        81183                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::mean     2.221598                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::stdev     2.939226                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::0        40728     50.17%     50.17% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::1         9800     12.07%     62.24% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::2         4508      5.55%     67.79% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::3         2192      2.70%     70.49% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::4         2858      3.52%     74.01% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::5         5872      7.23%     81.25% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::6          973      1.20%     82.44% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::7         5682      7.00%     89.44% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::8         8570     10.56%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu04.commit.committed_per_cycle::total        81183                       # Number of insts commited each cycle
system.cpu04.commit.committedInsts             180356                       # Number of instructions committed
system.cpu04.commit.committedOps               180356                       # Number of ops (including micro ops) committed
system.cpu04.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu04.commit.refs                        40459                       # Number of memory references committed
system.cpu04.commit.loads                       31021                       # Number of loads committed
system.cpu04.commit.membars                       380                       # Number of memory barriers committed
system.cpu04.commit.branches                    33891                       # Number of branches committed
system.cpu04.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu04.commit.int_insts                  153749                       # Number of committed integer instructions.
system.cpu04.commit.function_calls               3440                       # Number of function calls committed.
system.cpu04.commit.op_class_0::No_OpClass        21389     11.86%     11.86% # Class of committed instruction
system.cpu04.commit.op_class_0::IntAlu         113200     62.76%     74.62% # Class of committed instruction
system.cpu04.commit.op_class_0::IntMult           113      0.06%     74.69% # Class of committed instruction
system.cpu04.commit.op_class_0::IntDiv              0      0.00%     74.69% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatAdd         2878      1.60%     76.28% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCmp            0      0.00%     76.28% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatCvt            0      0.00%     76.28% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatMult         1920      1.06%     77.35% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatDiv            0      0.00%     77.35% # Class of committed instruction
system.cpu04.commit.op_class_0::FloatSqrt            0      0.00%     77.35% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAdd             0      0.00%     77.35% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAddAcc            0      0.00%     77.35% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdAlu             0      0.00%     77.35% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCmp             0      0.00%     77.35% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdCvt             0      0.00%     77.35% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMisc            0      0.00%     77.35% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMult            0      0.00%     77.35% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdMultAcc            0      0.00%     77.35% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShift            0      0.00%     77.35% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdShiftAcc            0      0.00%     77.35% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdSqrt            0      0.00%     77.35% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAdd            0      0.00%     77.35% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatAlu            0      0.00%     77.35% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCmp            0      0.00%     77.35% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatCvt            0      0.00%     77.35% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatDiv            0      0.00%     77.35% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMisc            0      0.00%     77.35% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMult            0      0.00%     77.35% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.35% # Class of committed instruction
system.cpu04.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.35% # Class of committed instruction
system.cpu04.commit.op_class_0::MemRead         31401     17.41%     94.76% # Class of committed instruction
system.cpu04.commit.op_class_0::MemWrite         9455      5.24%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu04.commit.op_class_0::total          180356                       # Class of committed instruction
system.cpu04.commit.bw_lim_events                8570                       # number cycles where commit BW limit reached
system.cpu04.rob.rob_reads                     282711                       # The number of ROB reads
system.cpu04.rob.rob_writes                    427403                       # The number of ROB writes
system.cpu04.timesIdled                           143                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu04.idleCycles                          9894                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu04.quiesceCycles                     956392                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu04.committedInsts                    158971                       # Number of Instructions Simulated
system.cpu04.committedOps                      158971                       # Number of Ops (including micro ops) Simulated
system.cpu04.cpi                             0.909317                       # CPI: Cycles Per Instruction
system.cpu04.cpi_total                       0.909317                       # CPI: Total CPI of All Threads
system.cpu04.ipc                             1.099727                       # IPC: Instructions Per Cycle
system.cpu04.ipc_total                       1.099727                       # IPC: Total IPC of All Threads
system.cpu04.int_regfile_reads                 226984                       # number of integer regfile reads
system.cpu04.int_regfile_writes                124867                       # number of integer regfile writes
system.cpu04.fp_regfile_reads                   11154                       # number of floating regfile reads
system.cpu04.fp_regfile_writes                   8168                       # number of floating regfile writes
system.cpu04.misc_regfile_reads                   981                       # number of misc regfile reads
system.cpu04.misc_regfile_writes                  508                       # number of misc regfile writes
system.cpu04.dcache.tags.replacements            1147                       # number of replacements
system.cpu04.dcache.tags.tagsinuse          17.897607                       # Cycle average of tags in use
system.cpu04.dcache.tags.total_refs             38346                       # Total number of references to valid blocks.
system.cpu04.dcache.tags.sampled_refs            1207                       # Sample count of references to valid blocks.
system.cpu04.dcache.tags.avg_refs           31.769677                       # Average number of references to valid blocks.
system.cpu04.dcache.tags.warmup_cycle      1133308447                       # Cycle when the warmup percentage was hit.
system.cpu04.dcache.tags.occ_blocks::cpu04.data    17.897607                       # Average occupied blocks per requestor
system.cpu04.dcache.tags.occ_percent::cpu04.data     0.279650                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_percent::total     0.279650                       # Average percentage of cache occupancy
system.cpu04.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu04.dcache.tags.age_task_id_blocks_1024::1           60                       # Occupied blocks per task id
system.cpu04.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu04.dcache.tags.tag_accesses          168788                       # Number of tag accesses
system.cpu04.dcache.tags.data_accesses         168788                       # Number of data accesses
system.cpu04.dcache.ReadReq_hits::cpu04.data        29479                       # number of ReadReq hits
system.cpu04.dcache.ReadReq_hits::total         29479                       # number of ReadReq hits
system.cpu04.dcache.WriteReq_hits::cpu04.data         8153                       # number of WriteReq hits
system.cpu04.dcache.WriteReq_hits::total         8153                       # number of WriteReq hits
system.cpu04.dcache.LoadLockedReq_hits::cpu04.data          203                       # number of LoadLockedReq hits
system.cpu04.dcache.LoadLockedReq_hits::total          203                       # number of LoadLockedReq hits
system.cpu04.dcache.StoreCondReq_hits::cpu04.data          175                       # number of StoreCondReq hits
system.cpu04.dcache.StoreCondReq_hits::total          175                       # number of StoreCondReq hits
system.cpu04.dcache.demand_hits::cpu04.data        37632                       # number of demand (read+write) hits
system.cpu04.dcache.demand_hits::total          37632                       # number of demand (read+write) hits
system.cpu04.dcache.overall_hits::cpu04.data        37632                       # number of overall hits
system.cpu04.dcache.overall_hits::total         37632                       # number of overall hits
system.cpu04.dcache.ReadReq_misses::cpu04.data         2633                       # number of ReadReq misses
system.cpu04.dcache.ReadReq_misses::total         2633                       # number of ReadReq misses
system.cpu04.dcache.WriteReq_misses::cpu04.data         1045                       # number of WriteReq misses
system.cpu04.dcache.WriteReq_misses::total         1045                       # number of WriteReq misses
system.cpu04.dcache.LoadLockedReq_misses::cpu04.data           64                       # number of LoadLockedReq misses
system.cpu04.dcache.LoadLockedReq_misses::total           64                       # number of LoadLockedReq misses
system.cpu04.dcache.StoreCondReq_misses::cpu04.data           63                       # number of StoreCondReq misses
system.cpu04.dcache.StoreCondReq_misses::total           63                       # number of StoreCondReq misses
system.cpu04.dcache.demand_misses::cpu04.data         3678                       # number of demand (read+write) misses
system.cpu04.dcache.demand_misses::total         3678                       # number of demand (read+write) misses
system.cpu04.dcache.overall_misses::cpu04.data         3678                       # number of overall misses
system.cpu04.dcache.overall_misses::total         3678                       # number of overall misses
system.cpu04.dcache.ReadReq_miss_latency::cpu04.data    119001484                       # number of ReadReq miss cycles
system.cpu04.dcache.ReadReq_miss_latency::total    119001484                       # number of ReadReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::cpu04.data     85949054                       # number of WriteReq miss cycles
system.cpu04.dcache.WriteReq_miss_latency::total     85949054                       # number of WriteReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::cpu04.data      1295762                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.LoadLockedReq_miss_latency::total      1295762                       # number of LoadLockedReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::cpu04.data       705831                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondReq_miss_latency::total       705831                       # number of StoreCondReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::cpu04.data        66063                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.StoreCondFailReq_miss_latency::total        66063                       # number of StoreCondFailReq miss cycles
system.cpu04.dcache.demand_miss_latency::cpu04.data    204950538                       # number of demand (read+write) miss cycles
system.cpu04.dcache.demand_miss_latency::total    204950538                       # number of demand (read+write) miss cycles
system.cpu04.dcache.overall_miss_latency::cpu04.data    204950538                       # number of overall miss cycles
system.cpu04.dcache.overall_miss_latency::total    204950538                       # number of overall miss cycles
system.cpu04.dcache.ReadReq_accesses::cpu04.data        32112                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.ReadReq_accesses::total        32112                       # number of ReadReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::cpu04.data         9198                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.WriteReq_accesses::total         9198                       # number of WriteReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::cpu04.data          267                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.LoadLockedReq_accesses::total          267                       # number of LoadLockedReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::cpu04.data          238                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.StoreCondReq_accesses::total          238                       # number of StoreCondReq accesses(hits+misses)
system.cpu04.dcache.demand_accesses::cpu04.data        41310                       # number of demand (read+write) accesses
system.cpu04.dcache.demand_accesses::total        41310                       # number of demand (read+write) accesses
system.cpu04.dcache.overall_accesses::cpu04.data        41310                       # number of overall (read+write) accesses
system.cpu04.dcache.overall_accesses::total        41310                       # number of overall (read+write) accesses
system.cpu04.dcache.ReadReq_miss_rate::cpu04.data     0.081994                       # miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_miss_rate::total     0.081994                       # miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_miss_rate::cpu04.data     0.113612                       # miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_miss_rate::total     0.113612                       # miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::cpu04.data     0.239700                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_miss_rate::total     0.239700                       # miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::cpu04.data     0.264706                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_miss_rate::total     0.264706                       # miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_miss_rate::cpu04.data     0.089034                       # miss rate for demand accesses
system.cpu04.dcache.demand_miss_rate::total     0.089034                       # miss rate for demand accesses
system.cpu04.dcache.overall_miss_rate::cpu04.data     0.089034                       # miss rate for overall accesses
system.cpu04.dcache.overall_miss_rate::total     0.089034                       # miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_miss_latency::cpu04.data 45196.157995                       # average ReadReq miss latency
system.cpu04.dcache.ReadReq_avg_miss_latency::total 45196.157995                       # average ReadReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::cpu04.data 82247.898565                       # average WriteReq miss latency
system.cpu04.dcache.WriteReq_avg_miss_latency::total 82247.898565                       # average WriteReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::cpu04.data 20246.281250                       # average LoadLockedReq miss latency
system.cpu04.dcache.LoadLockedReq_avg_miss_latency::total 20246.281250                       # average LoadLockedReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::cpu04.data 11203.666667                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondReq_avg_miss_latency::total 11203.666667                       # average StoreCondReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::cpu04.data          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu04.dcache.demand_avg_miss_latency::cpu04.data 55723.365416                       # average overall miss latency
system.cpu04.dcache.demand_avg_miss_latency::total 55723.365416                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::cpu04.data 55723.365416                       # average overall miss latency
system.cpu04.dcache.overall_avg_miss_latency::total 55723.365416                       # average overall miss latency
system.cpu04.dcache.blocked_cycles::no_mshrs         3361                       # number of cycles access was blocked
system.cpu04.dcache.blocked_cycles::no_targets          112                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_mshrs             122                       # number of cycles access was blocked
system.cpu04.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_mshrs    27.549180                       # average number of cycles each access was blocked
system.cpu04.dcache.avg_blocked_cycles::no_targets          112                       # average number of cycles each access was blocked
system.cpu04.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu04.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu04.dcache.writebacks::writebacks          699                       # number of writebacks
system.cpu04.dcache.writebacks::total             699                       # number of writebacks
system.cpu04.dcache.ReadReq_mshr_hits::cpu04.data         1354                       # number of ReadReq MSHR hits
system.cpu04.dcache.ReadReq_mshr_hits::total         1354                       # number of ReadReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::cpu04.data          713                       # number of WriteReq MSHR hits
system.cpu04.dcache.WriteReq_mshr_hits::total          713                       # number of WriteReq MSHR hits
system.cpu04.dcache.LoadLockedReq_mshr_hits::cpu04.data           15                       # number of LoadLockedReq MSHR hits
system.cpu04.dcache.LoadLockedReq_mshr_hits::total           15                       # number of LoadLockedReq MSHR hits
system.cpu04.dcache.demand_mshr_hits::cpu04.data         2067                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.demand_mshr_hits::total         2067                       # number of demand (read+write) MSHR hits
system.cpu04.dcache.overall_mshr_hits::cpu04.data         2067                       # number of overall MSHR hits
system.cpu04.dcache.overall_mshr_hits::total         2067                       # number of overall MSHR hits
system.cpu04.dcache.ReadReq_mshr_misses::cpu04.data         1279                       # number of ReadReq MSHR misses
system.cpu04.dcache.ReadReq_mshr_misses::total         1279                       # number of ReadReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::cpu04.data          332                       # number of WriteReq MSHR misses
system.cpu04.dcache.WriteReq_mshr_misses::total          332                       # number of WriteReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::cpu04.data           49                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.LoadLockedReq_mshr_misses::total           49                       # number of LoadLockedReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::cpu04.data           62                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.StoreCondReq_mshr_misses::total           62                       # number of StoreCondReq MSHR misses
system.cpu04.dcache.demand_mshr_misses::cpu04.data         1611                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.demand_mshr_misses::total         1611                       # number of demand (read+write) MSHR misses
system.cpu04.dcache.overall_mshr_misses::cpu04.data         1611                       # number of overall MSHR misses
system.cpu04.dcache.overall_mshr_misses::total         1611                       # number of overall MSHR misses
system.cpu04.dcache.ReadReq_mshr_miss_latency::cpu04.data     41324145                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_latency::total     41324145                       # number of ReadReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::cpu04.data     21667493                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.WriteReq_mshr_miss_latency::total     21667493                       # number of WriteReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::cpu04.data       541253                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.LoadLockedReq_mshr_miss_latency::total       541253                       # number of LoadLockedReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::cpu04.data       637450                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondReq_mshr_miss_latency::total       637450                       # number of StoreCondReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::cpu04.data        62586                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.StoreCondFailReq_mshr_miss_latency::total        62586                       # number of StoreCondFailReq MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::cpu04.data     62991638                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.demand_mshr_miss_latency::total     62991638                       # number of demand (read+write) MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::cpu04.data     62991638                       # number of overall MSHR miss cycles
system.cpu04.dcache.overall_mshr_miss_latency::total     62991638                       # number of overall MSHR miss cycles
system.cpu04.dcache.ReadReq_mshr_miss_rate::cpu04.data     0.039829                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.ReadReq_mshr_miss_rate::total     0.039829                       # mshr miss rate for ReadReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::cpu04.data     0.036095                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.WriteReq_mshr_miss_rate::total     0.036095                       # mshr miss rate for WriteReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::cpu04.data     0.183521                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.LoadLockedReq_mshr_miss_rate::total     0.183521                       # mshr miss rate for LoadLockedReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::cpu04.data     0.260504                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.StoreCondReq_mshr_miss_rate::total     0.260504                       # mshr miss rate for StoreCondReq accesses
system.cpu04.dcache.demand_mshr_miss_rate::cpu04.data     0.038998                       # mshr miss rate for demand accesses
system.cpu04.dcache.demand_mshr_miss_rate::total     0.038998                       # mshr miss rate for demand accesses
system.cpu04.dcache.overall_mshr_miss_rate::cpu04.data     0.038998                       # mshr miss rate for overall accesses
system.cpu04.dcache.overall_mshr_miss_rate::total     0.038998                       # mshr miss rate for overall accesses
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::cpu04.data 32309.730258                       # average ReadReq mshr miss latency
system.cpu04.dcache.ReadReq_avg_mshr_miss_latency::total 32309.730258                       # average ReadReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::cpu04.data 65263.533133                       # average WriteReq mshr miss latency
system.cpu04.dcache.WriteReq_avg_mshr_miss_latency::total 65263.533133                       # average WriteReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu04.data 11045.979592                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11045.979592                       # average LoadLockedReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::cpu04.data 10281.451613                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondReq_avg_mshr_miss_latency::total 10281.451613                       # average StoreCondReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu04.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::cpu04.data 39100.954687                       # average overall mshr miss latency
system.cpu04.dcache.demand_avg_mshr_miss_latency::total 39100.954687                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::cpu04.data 39100.954687                       # average overall mshr miss latency
system.cpu04.dcache.overall_avg_mshr_miss_latency::total 39100.954687                       # average overall mshr miss latency
system.cpu04.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu04.icache.tags.replacements             577                       # number of replacements
system.cpu04.icache.tags.tagsinuse         105.719862                       # Cycle average of tags in use
system.cpu04.icache.tags.total_refs             39025                       # Total number of references to valid blocks.
system.cpu04.icache.tags.sampled_refs            1043                       # Sample count of references to valid blocks.
system.cpu04.icache.tags.avg_refs           37.416107                       # Average number of references to valid blocks.
system.cpu04.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu04.icache.tags.occ_blocks::cpu04.inst   105.719862                       # Average occupied blocks per requestor
system.cpu04.icache.tags.occ_percent::cpu04.inst     0.206484                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_percent::total     0.206484                       # Average percentage of cache occupancy
system.cpu04.icache.tags.occ_task_id_blocks::1024          466                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::1          216                       # Occupied blocks per task id
system.cpu04.icache.tags.age_task_id_blocks_1024::2          250                       # Occupied blocks per task id
system.cpu04.icache.tags.occ_task_id_percent::1024     0.910156                       # Percentage of cache occupancy per task id
system.cpu04.icache.tags.tag_accesses           81527                       # Number of tag accesses
system.cpu04.icache.tags.data_accesses          81527                       # Number of data accesses
system.cpu04.icache.ReadReq_hits::cpu04.inst        39025                       # number of ReadReq hits
system.cpu04.icache.ReadReq_hits::total         39025                       # number of ReadReq hits
system.cpu04.icache.demand_hits::cpu04.inst        39025                       # number of demand (read+write) hits
system.cpu04.icache.demand_hits::total          39025                       # number of demand (read+write) hits
system.cpu04.icache.overall_hits::cpu04.inst        39025                       # number of overall hits
system.cpu04.icache.overall_hits::total         39025                       # number of overall hits
system.cpu04.icache.ReadReq_misses::cpu04.inst         1217                       # number of ReadReq misses
system.cpu04.icache.ReadReq_misses::total         1217                       # number of ReadReq misses
system.cpu04.icache.demand_misses::cpu04.inst         1217                       # number of demand (read+write) misses
system.cpu04.icache.demand_misses::total         1217                       # number of demand (read+write) misses
system.cpu04.icache.overall_misses::cpu04.inst         1217                       # number of overall misses
system.cpu04.icache.overall_misses::total         1217                       # number of overall misses
system.cpu04.icache.ReadReq_miss_latency::cpu04.inst     48195854                       # number of ReadReq miss cycles
system.cpu04.icache.ReadReq_miss_latency::total     48195854                       # number of ReadReq miss cycles
system.cpu04.icache.demand_miss_latency::cpu04.inst     48195854                       # number of demand (read+write) miss cycles
system.cpu04.icache.demand_miss_latency::total     48195854                       # number of demand (read+write) miss cycles
system.cpu04.icache.overall_miss_latency::cpu04.inst     48195854                       # number of overall miss cycles
system.cpu04.icache.overall_miss_latency::total     48195854                       # number of overall miss cycles
system.cpu04.icache.ReadReq_accesses::cpu04.inst        40242                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.ReadReq_accesses::total        40242                       # number of ReadReq accesses(hits+misses)
system.cpu04.icache.demand_accesses::cpu04.inst        40242                       # number of demand (read+write) accesses
system.cpu04.icache.demand_accesses::total        40242                       # number of demand (read+write) accesses
system.cpu04.icache.overall_accesses::cpu04.inst        40242                       # number of overall (read+write) accesses
system.cpu04.icache.overall_accesses::total        40242                       # number of overall (read+write) accesses
system.cpu04.icache.ReadReq_miss_rate::cpu04.inst     0.030242                       # miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_miss_rate::total     0.030242                       # miss rate for ReadReq accesses
system.cpu04.icache.demand_miss_rate::cpu04.inst     0.030242                       # miss rate for demand accesses
system.cpu04.icache.demand_miss_rate::total     0.030242                       # miss rate for demand accesses
system.cpu04.icache.overall_miss_rate::cpu04.inst     0.030242                       # miss rate for overall accesses
system.cpu04.icache.overall_miss_rate::total     0.030242                       # miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_miss_latency::cpu04.inst 39602.180772                       # average ReadReq miss latency
system.cpu04.icache.ReadReq_avg_miss_latency::total 39602.180772                       # average ReadReq miss latency
system.cpu04.icache.demand_avg_miss_latency::cpu04.inst 39602.180772                       # average overall miss latency
system.cpu04.icache.demand_avg_miss_latency::total 39602.180772                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::cpu04.inst 39602.180772                       # average overall miss latency
system.cpu04.icache.overall_avg_miss_latency::total 39602.180772                       # average overall miss latency
system.cpu04.icache.blocked_cycles::no_mshrs           43                       # number of cycles access was blocked
system.cpu04.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_mshrs               5                       # number of cycles access was blocked
system.cpu04.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu04.icache.avg_blocked_cycles::no_mshrs     8.600000                       # average number of cycles each access was blocked
system.cpu04.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu04.icache.fast_writes                     0                       # number of fast writes performed
system.cpu04.icache.cache_copies                    0                       # number of cache copies performed
system.cpu04.icache.writebacks::writebacks          577                       # number of writebacks
system.cpu04.icache.writebacks::total             577                       # number of writebacks
system.cpu04.icache.ReadReq_mshr_hits::cpu04.inst          174                       # number of ReadReq MSHR hits
system.cpu04.icache.ReadReq_mshr_hits::total          174                       # number of ReadReq MSHR hits
system.cpu04.icache.demand_mshr_hits::cpu04.inst          174                       # number of demand (read+write) MSHR hits
system.cpu04.icache.demand_mshr_hits::total          174                       # number of demand (read+write) MSHR hits
system.cpu04.icache.overall_mshr_hits::cpu04.inst          174                       # number of overall MSHR hits
system.cpu04.icache.overall_mshr_hits::total          174                       # number of overall MSHR hits
system.cpu04.icache.ReadReq_mshr_misses::cpu04.inst         1043                       # number of ReadReq MSHR misses
system.cpu04.icache.ReadReq_mshr_misses::total         1043                       # number of ReadReq MSHR misses
system.cpu04.icache.demand_mshr_misses::cpu04.inst         1043                       # number of demand (read+write) MSHR misses
system.cpu04.icache.demand_mshr_misses::total         1043                       # number of demand (read+write) MSHR misses
system.cpu04.icache.overall_mshr_misses::cpu04.inst         1043                       # number of overall MSHR misses
system.cpu04.icache.overall_mshr_misses::total         1043                       # number of overall MSHR misses
system.cpu04.icache.ReadReq_mshr_miss_latency::cpu04.inst     34788543                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_latency::total     34788543                       # number of ReadReq MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::cpu04.inst     34788543                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.demand_mshr_miss_latency::total     34788543                       # number of demand (read+write) MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::cpu04.inst     34788543                       # number of overall MSHR miss cycles
system.cpu04.icache.overall_mshr_miss_latency::total     34788543                       # number of overall MSHR miss cycles
system.cpu04.icache.ReadReq_mshr_miss_rate::cpu04.inst     0.025918                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.ReadReq_mshr_miss_rate::total     0.025918                       # mshr miss rate for ReadReq accesses
system.cpu04.icache.demand_mshr_miss_rate::cpu04.inst     0.025918                       # mshr miss rate for demand accesses
system.cpu04.icache.demand_mshr_miss_rate::total     0.025918                       # mshr miss rate for demand accesses
system.cpu04.icache.overall_mshr_miss_rate::cpu04.inst     0.025918                       # mshr miss rate for overall accesses
system.cpu04.icache.overall_mshr_miss_rate::total     0.025918                       # mshr miss rate for overall accesses
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::cpu04.inst 33354.307766                       # average ReadReq mshr miss latency
system.cpu04.icache.ReadReq_avg_mshr_miss_latency::total 33354.307766                       # average ReadReq mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::cpu04.inst 33354.307766                       # average overall mshr miss latency
system.cpu04.icache.demand_avg_mshr_miss_latency::total 33354.307766                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::cpu04.inst 33354.307766                       # average overall mshr miss latency
system.cpu04.icache.overall_avg_mshr_miss_latency::total 33354.307766                       # average overall mshr miss latency
system.cpu04.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.branchPred.lookups                 31243                       # Number of BP lookups
system.cpu05.branchPred.condPredicted           23872                       # Number of conditional branches predicted
system.cpu05.branchPred.condIncorrect            1335                       # Number of conditional branches incorrect
system.cpu05.branchPred.BTBLookups              23658                       # Number of BTB lookups
system.cpu05.branchPred.BTBHits                 15546                       # Number of BTB hits
system.cpu05.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu05.branchPred.BTBHitPct           65.711387                       # BTB Hit Percentage
system.cpu05.branchPred.usedRAS                  3244                       # Number of times the RAS was used to get a target.
system.cpu05.branchPred.RASInCorrect               17                       # Number of incorrect RAS predictions.
system.cpu05.branchPred.indirectLookups           118                       # Number of indirect predictor lookups.
system.cpu05.branchPred.indirectHits                8                       # Number of indirect target hits.
system.cpu05.branchPred.indirectMisses            110                       # Number of indirect misses.
system.cpu05.branchPredindirectMispredicted           30                       # Number of mispredicted indirect branches.
system.cpu05.dtb.fetch_hits                         0                       # ITB hits
system.cpu05.dtb.fetch_misses                       0                       # ITB misses
system.cpu05.dtb.fetch_acv                          0                       # ITB acv
system.cpu05.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu05.dtb.read_hits                      23556                       # DTB read hits
system.cpu05.dtb.read_misses                      448                       # DTB read misses
system.cpu05.dtb.read_acv                           0                       # DTB read access violations
system.cpu05.dtb.read_accesses                  24004                       # DTB read accesses
system.cpu05.dtb.write_hits                      7818                       # DTB write hits
system.cpu05.dtb.write_misses                      35                       # DTB write misses
system.cpu05.dtb.write_acv                          0                       # DTB write access violations
system.cpu05.dtb.write_accesses                  7853                       # DTB write accesses
system.cpu05.dtb.data_hits                      31374                       # DTB hits
system.cpu05.dtb.data_misses                      483                       # DTB misses
system.cpu05.dtb.data_acv                           0                       # DTB access violations
system.cpu05.dtb.data_accesses                  31857                       # DTB accesses
system.cpu05.itb.fetch_hits                     28243                       # ITB hits
system.cpu05.itb.fetch_misses                      74                       # ITB misses
system.cpu05.itb.fetch_acv                          0                       # ITB acv
system.cpu05.itb.fetch_accesses                 28317                       # ITB accesses
system.cpu05.itb.read_hits                          0                       # DTB read hits
system.cpu05.itb.read_misses                        0                       # DTB read misses
system.cpu05.itb.read_acv                           0                       # DTB read access violations
system.cpu05.itb.read_accesses                      0                       # DTB read accesses
system.cpu05.itb.write_hits                         0                       # DTB write hits
system.cpu05.itb.write_misses                       0                       # DTB write misses
system.cpu05.itb.write_acv                          0                       # DTB write access violations
system.cpu05.itb.write_accesses                     0                       # DTB write accesses
system.cpu05.itb.data_hits                          0                       # DTB hits
system.cpu05.itb.data_misses                        0                       # DTB misses
system.cpu05.itb.data_acv                           0                       # DTB access violations
system.cpu05.itb.data_accesses                      0                       # DTB accesses
system.cpu05.numCycles                         129521                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.fetch.icacheStallCycles            11208                       # Number of cycles fetch is stalled on an Icache miss
system.cpu05.fetch.Insts                       176873                       # Number of instructions fetch has processed
system.cpu05.fetch.Branches                     31243                       # Number of branches that fetch encountered
system.cpu05.fetch.predictedBranches            18798                       # Number of branches that fetch has predicted taken
system.cpu05.fetch.Cycles                       53206                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu05.fetch.SquashCycles                  2957                       # Number of cycles fetch has spent squashing
system.cpu05.fetch.MiscStallCycles                121                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu05.fetch.NoActiveThreadStallCycles        47819                       # Number of stall cycles due to no active thread to fetch from
system.cpu05.fetch.PendingTrapStallCycles         1934                       # Number of stall cycles due to pending traps
system.cpu05.fetch.IcacheWaitRetryStallCycles           66                       # Number of stall cycles due to full MSHR
system.cpu05.fetch.CacheLines                   28243                       # Number of cache lines fetched
system.cpu05.fetch.IcacheSquashes                 529                       # Number of outstanding Icache misses that were squashed
system.cpu05.fetch.rateDist::samples           115832                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::mean            1.526979                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::stdev           2.615883                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::0                  80418     69.43%     69.43% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::1                   1989      1.72%     71.14% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::2                   2769      2.39%     73.53% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::3                   5459      4.71%     78.25% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::4                   8312      7.18%     85.42% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::5                   1171      1.01%     86.43% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::6                   5113      4.41%     90.85% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::7                   1620      1.40%     92.25% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::8                   8981      7.75%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.rateDist::total             115832                       # Number of instructions fetched each cycle (Total)
system.cpu05.fetch.branchRate                0.241220                       # Number of branch fetches per cycle
system.cpu05.fetch.rate                      1.365593                       # Number of inst fetches per cycle
system.cpu05.decode.IdleCycles                  12928                       # Number of cycles decode is idle
system.cpu05.decode.BlockedCycles               24036                       # Number of cycles decode is blocked
system.cpu05.decode.RunCycles                   27859                       # Number of cycles decode is running
system.cpu05.decode.UnblockCycles                2177                       # Number of cycles decode is unblocking
system.cpu05.decode.SquashCycles                 1013                       # Number of cycles decode is squashing
system.cpu05.decode.BranchResolved               3403                       # Number of times decode resolved a branch
system.cpu05.decode.BranchMispred                 481                       # Number of times decode detected a branch misprediction
system.cpu05.decode.DecodedInsts               160731                       # Number of instructions handled by decode
system.cpu05.decode.SquashedInsts                2045                       # Number of squashed instructions handled by decode
system.cpu05.rename.SquashCycles                 1013                       # Number of cycles rename is squashing
system.cpu05.rename.IdleCycles                  14369                       # Number of cycles rename is idle
system.cpu05.rename.BlockCycles                  7922                       # Number of cycles rename is blocking
system.cpu05.rename.serializeStallCycles        11993                       # count of cycles rename stalled for serializing inst
system.cpu05.rename.RunCycles                   28496                       # Number of cycles rename is running
system.cpu05.rename.UnblockCycles                4220                       # Number of cycles rename is unblocking
system.cpu05.rename.RenamedInsts               156392                       # Number of instructions processed by rename
system.cpu05.rename.ROBFullEvents                 297                       # Number of times rename has blocked due to ROB full
system.cpu05.rename.IQFullEvents                  922                       # Number of times rename has blocked due to IQ full
system.cpu05.rename.LQFullEvents                 2402                       # Number of times rename has blocked due to LQ full
system.cpu05.rename.SQFullEvents                  429                       # Number of times rename has blocked due to SQ full
system.cpu05.rename.RenamedOperands            104346                       # Number of destination operands rename has renamed
system.cpu05.rename.RenameLookups              189198                       # Number of register rename lookups that rename has made
system.cpu05.rename.int_rename_lookups         176392                       # Number of integer rename lookups
system.cpu05.rename.fp_rename_lookups           12799                       # Number of floating rename lookups
system.cpu05.rename.CommittedMaps               82042                       # Number of HB maps that are committed
system.cpu05.rename.UndoneMaps                  22304                       # Number of HB maps that are undone due to squashing
system.cpu05.rename.serializingInsts              396                       # count of serializing insts renamed
system.cpu05.rename.tempSerializingInsts          372                       # count of temporary serializing insts renamed
system.cpu05.rename.skidInsts                    7794                       # count of insts added to the skid buffer
system.cpu05.memDep0.insertedLoads              24641                       # Number of loads inserted to the mem dependence unit.
system.cpu05.memDep0.insertedStores              9341                       # Number of stores inserted to the mem dependence unit.
system.cpu05.memDep0.conflictingLoads            1937                       # Number of conflicting loads.
system.cpu05.memDep0.conflictingStores           1320                       # Number of conflicting stores.
system.cpu05.iq.iqInstsAdded                   134265                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu05.iq.iqNonSpecInstsAdded               633                       # Number of non-speculative instructions added to the IQ
system.cpu05.iq.iqInstsIssued                  129037                       # Number of instructions issued
system.cpu05.iq.iqSquashedInstsIssued             361                       # Number of squashed instructions issued
system.cpu05.iq.iqSquashedInstsExamined         24942                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu05.iq.iqSquashedOperandsExamined        11903                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu05.iq.iqSquashedNonSpecRemoved          160                       # Number of squashed non-spec instructions that were removed
system.cpu05.iq.issued_per_cycle::samples       115832                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::mean       1.114001                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::stdev      2.006653                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::0             80917     69.86%     69.86% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::1              4639      4.00%     73.86% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::2              7657      6.61%     80.47% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::3              6140      5.30%     85.77% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::4              3875      3.35%     89.12% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::5              3863      3.34%     92.45% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::6              6409      5.53%     97.99% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::7              1261      1.09%     99.08% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::8              1071      0.92%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu05.iq.issued_per_cycle::total        115832                       # Number of insts issued each cycle
system.cpu05.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntAlu                  1210     36.96%     36.96% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntMult                    0      0.00%     36.96% # attempts to use FU when none available
system.cpu05.iq.fu_full::IntDiv                     0      0.00%     36.96% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatAdd                  73      2.23%     39.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCmp                   0      0.00%     39.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatCvt                   0      0.00%     39.19% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatMult                327      9.99%     49.18% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatDiv                   0      0.00%     49.18% # attempts to use FU when none available
system.cpu05.iq.fu_full::FloatSqrt                  0      0.00%     49.18% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAdd                    0      0.00%     49.18% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAddAcc                 0      0.00%     49.18% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdAlu                    0      0.00%     49.18% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCmp                    0      0.00%     49.18% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdCvt                    0      0.00%     49.18% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMisc                   0      0.00%     49.18% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMult                   0      0.00%     49.18% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdMultAcc                0      0.00%     49.18% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShift                  0      0.00%     49.18% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdShiftAcc               0      0.00%     49.18% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdSqrt                   0      0.00%     49.18% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAdd               0      0.00%     49.18% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatAlu               0      0.00%     49.18% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCmp               0      0.00%     49.18% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatCvt               0      0.00%     49.18% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatDiv               0      0.00%     49.18% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMisc              0      0.00%     49.18% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMult              0      0.00%     49.18% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatMultAcc            0      0.00%     49.18% # attempts to use FU when none available
system.cpu05.iq.fu_full::SimdFloatSqrt              0      0.00%     49.18% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemRead                 1018     31.09%     80.27% # attempts to use FU when none available
system.cpu05.iq.fu_full::MemWrite                 646     19.73%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu05.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IntAlu               91190     70.67%     70.67% # Type of FU issued
system.cpu05.iq.FU_type_0::IntMult                190      0.15%     70.82% # Type of FU issued
system.cpu05.iq.FU_type_0::IntDiv                   0      0.00%     70.82% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatAdd              2931      2.27%     73.09% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCmp                 0      0.00%     73.09% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatCvt                 0      0.00%     73.09% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatMult             1935      1.50%     74.59% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatDiv                 0      0.00%     74.59% # Type of FU issued
system.cpu05.iq.FU_type_0::FloatSqrt                0      0.00%     74.59% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAdd                  0      0.00%     74.59% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAddAcc               0      0.00%     74.59% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdAlu                  0      0.00%     74.59% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCmp                  0      0.00%     74.59% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdCvt                  0      0.00%     74.59% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMisc                 0      0.00%     74.59% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMult                 0      0.00%     74.59% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdMultAcc              0      0.00%     74.59% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShift                0      0.00%     74.59% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.59% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdSqrt                 0      0.00%     74.59% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.59% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.59% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.59% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.59% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.59% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.59% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMult            0      0.00%     74.59% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.59% # Type of FU issued
system.cpu05.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.59% # Type of FU issued
system.cpu05.iq.FU_type_0::MemRead              24632     19.09%     93.68% # Type of FU issued
system.cpu05.iq.FU_type_0::MemWrite              8155      6.32%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu05.iq.FU_type_0::total               129037                       # Type of FU issued
system.cpu05.iq.rate                         0.996263                       # Inst issue rate
system.cpu05.iq.fu_busy_cnt                      3274                       # FU busy when requested
system.cpu05.iq.fu_busy_rate                 0.025373                       # FU busy rate (busy events/executed inst)
system.cpu05.iq.int_inst_queue_reads           353931                       # Number of integer instruction queue reads
system.cpu05.iq.int_inst_queue_writes          146315                       # Number of integer instruction queue writes
system.cpu05.iq.int_inst_queue_wakeup_accesses       115022                       # Number of integer instruction queue wakeup accesses
system.cpu05.iq.fp_inst_queue_reads             23610                       # Number of floating instruction queue reads
system.cpu05.iq.fp_inst_queue_writes            13570                       # Number of floating instruction queue writes
system.cpu05.iq.fp_inst_queue_wakeup_accesses        10416                       # Number of floating instruction queue wakeup accesses
system.cpu05.iq.int_alu_accesses               120174                       # Number of integer alu accesses
system.cpu05.iq.fp_alu_accesses                 12133                       # Number of floating point alu accesses
system.cpu05.iew.lsq.thread0.forwLoads            961                       # Number of loads that had data forwarded from stores
system.cpu05.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu05.iew.lsq.thread0.squashedLoads         4354                       # Number of loads squashed
system.cpu05.iew.lsq.thread0.ignoredResponses            3                       # Number of memory responses ignored because the instruction is squashed
system.cpu05.iew.lsq.thread0.memOrderViolation           49                       # Number of memory ordering violations
system.cpu05.iew.lsq.thread0.squashedStores         2787                       # Number of stores squashed
system.cpu05.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu05.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu05.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu05.iew.lsq.thread0.cacheBlocked          755                       # Number of times an access to memory failed due to the cache being blocked
system.cpu05.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu05.iew.iewSquashCycles                 1013                       # Number of cycles IEW is squashing
system.cpu05.iew.iewBlockCycles                  3806                       # Number of cycles IEW is blocking
system.cpu05.iew.iewUnblockCycles                 919                       # Number of cycles IEW is unblocking
system.cpu05.iew.iewDispatchedInsts            150815                       # Number of instructions dispatched to IQ
system.cpu05.iew.iewDispSquashedInsts             290                       # Number of squashed instructions skipped by dispatch
system.cpu05.iew.iewDispLoadInsts               24641                       # Number of dispatched load instructions
system.cpu05.iew.iewDispStoreInsts               9341                       # Number of dispatched store instructions
system.cpu05.iew.iewDispNonSpecInsts              338                       # Number of dispatched non-speculative instructions
system.cpu05.iew.iewIQFullEvents                   28                       # Number of times the IQ has become full, causing a stall
system.cpu05.iew.iewLSQFullEvents                 876                       # Number of times the LSQ has become full, causing a stall
system.cpu05.iew.memOrderViolationEvents           49                       # Number of memory order violations
system.cpu05.iew.predictedTakenIncorrect          315                       # Number of branches that were predicted taken incorrectly
system.cpu05.iew.predictedNotTakenIncorrect          735                       # Number of branches that were predicted not taken incorrectly
system.cpu05.iew.branchMispredicts               1050                       # Number of branch mispredicts detected at execute
system.cpu05.iew.iewExecutedInsts              127376                       # Number of executed instructions
system.cpu05.iew.iewExecLoadInsts               24008                       # Number of load instructions executed
system.cpu05.iew.iewExecSquashedInsts            1661                       # Number of squashed instructions skipped in execute
system.cpu05.iew.exec_swp                           0                       # number of swp insts executed
system.cpu05.iew.exec_nop                       15917                       # number of nop insts executed
system.cpu05.iew.exec_refs                      31861                       # number of memory reference insts executed
system.cpu05.iew.exec_branches                  25831                       # Number of branches executed
system.cpu05.iew.exec_stores                     7853                       # Number of stores executed
system.cpu05.iew.exec_rate                   0.983439                       # Inst execution rate
system.cpu05.iew.wb_sent                       126329                       # cumulative count of insts sent to commit
system.cpu05.iew.wb_count                      125438                       # cumulative count of insts written-back
system.cpu05.iew.wb_producers                   72243                       # num instructions producing a value
system.cpu05.iew.wb_consumers                   89408                       # num instructions consuming a value
system.cpu05.iew.wb_rate                     0.968476                       # insts written-back per cycle
system.cpu05.iew.wb_fanout                   0.808015                       # average fanout of values written-back
system.cpu05.commit.commitSquashedInsts         25846                       # The number of squashed insts skipped by commit
system.cpu05.commit.commitNonSpecStalls           473                       # The number of times commit has been forced to stall to communicate backwards
system.cpu05.commit.branchMispredicts             870                       # The number of times a branch was mispredicted
system.cpu05.commit.committed_per_cycle::samples        64156                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::mean     1.924621                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::stdev     2.820937                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::0        36192     56.41%     56.41% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::1         6510     10.15%     66.56% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::2         3561      5.55%     72.11% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::3         1569      2.45%     74.56% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::4         2129      3.32%     77.87% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::5         3880      6.05%     83.92% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::6          778      1.21%     85.13% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::7         3743      5.83%     90.97% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::8         5794      9.03%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu05.commit.committed_per_cycle::total        64156                       # Number of insts commited each cycle
system.cpu05.commit.committedInsts             123476                       # Number of instructions committed
system.cpu05.commit.committedOps               123476                       # Number of ops (including micro ops) committed
system.cpu05.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu05.commit.refs                        26841                       # Number of memory references committed
system.cpu05.commit.loads                       20287                       # Number of loads committed
system.cpu05.commit.membars                       218                       # Number of memory barriers committed
system.cpu05.commit.branches                    22832                       # Number of branches committed
system.cpu05.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu05.commit.int_insts                  104984                       # Number of committed integer instructions.
system.cpu05.commit.function_calls               2133                       # Number of function calls committed.
system.cpu05.commit.op_class_0::No_OpClass        13524     10.95%     10.95% # Class of committed instruction
system.cpu05.commit.op_class_0::IntAlu          77966     63.14%     74.10% # Class of committed instruction
system.cpu05.commit.op_class_0::IntMult           115      0.09%     74.19% # Class of committed instruction
system.cpu05.commit.op_class_0::IntDiv              0      0.00%     74.19% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatAdd         2878      2.33%     76.52% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCmp            0      0.00%     76.52% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatCvt            0      0.00%     76.52% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatMult         1920      1.55%     78.07% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatDiv            0      0.00%     78.07% # Class of committed instruction
system.cpu05.commit.op_class_0::FloatSqrt            0      0.00%     78.07% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAdd             0      0.00%     78.07% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAddAcc            0      0.00%     78.07% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdAlu             0      0.00%     78.07% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCmp             0      0.00%     78.07% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdCvt             0      0.00%     78.07% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMisc            0      0.00%     78.07% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMult            0      0.00%     78.07% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdMultAcc            0      0.00%     78.07% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShift            0      0.00%     78.07% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdShiftAcc            0      0.00%     78.07% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdSqrt            0      0.00%     78.07% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAdd            0      0.00%     78.07% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatAlu            0      0.00%     78.07% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCmp            0      0.00%     78.07% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatCvt            0      0.00%     78.07% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatDiv            0      0.00%     78.07% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMisc            0      0.00%     78.07% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMult            0      0.00%     78.07% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.07% # Class of committed instruction
system.cpu05.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.07% # Class of committed instruction
system.cpu05.commit.op_class_0::MemRead         20505     16.61%     94.68% # Class of committed instruction
system.cpu05.commit.op_class_0::MemWrite         6568      5.32%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu05.commit.op_class_0::total          123476                       # Class of committed instruction
system.cpu05.commit.bw_lim_events                5794                       # number cycles where commit BW limit reached
system.cpu05.rob.rob_reads                     206332                       # The number of ROB reads
system.cpu05.rob.rob_writes                    302494                       # The number of ROB writes
system.cpu05.timesIdled                           190                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu05.idleCycles                         13689                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu05.quiesceCycles                     971426                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu05.committedInsts                    109956                       # Number of Instructions Simulated
system.cpu05.committedOps                      109956                       # Number of Ops (including micro ops) Simulated
system.cpu05.cpi                             1.177935                       # CPI: Cycles Per Instruction
system.cpu05.cpi_total                       1.177935                       # CPI: Total CPI of All Threads
system.cpu05.ipc                             0.848943                       # IPC: Instructions Per Cycle
system.cpu05.ipc_total                       0.848943                       # IPC: Total IPC of All Threads
system.cpu05.int_regfile_reads                 159853                       # number of integer regfile reads
system.cpu05.int_regfile_writes                 86405                       # number of integer regfile writes
system.cpu05.fp_regfile_reads                   11147                       # number of floating regfile reads
system.cpu05.fp_regfile_writes                   8170                       # number of floating regfile writes
system.cpu05.misc_regfile_reads                   742                       # number of misc regfile reads
system.cpu05.misc_regfile_writes                  340                       # number of misc regfile writes
system.cpu05.dcache.tags.replacements             809                       # number of replacements
system.cpu05.dcache.tags.tagsinuse          16.971338                       # Cycle average of tags in use
system.cpu05.dcache.tags.total_refs             25798                       # Total number of references to valid blocks.
system.cpu05.dcache.tags.sampled_refs             869                       # Sample count of references to valid blocks.
system.cpu05.dcache.tags.avg_refs           29.686997                       # Average number of references to valid blocks.
system.cpu05.dcache.tags.warmup_cycle       916023763                       # Cycle when the warmup percentage was hit.
system.cpu05.dcache.tags.occ_blocks::cpu05.data    16.971338                       # Average occupied blocks per requestor
system.cpu05.dcache.tags.occ_percent::cpu05.data     0.265177                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_percent::total     0.265177                       # Average percentage of cache occupancy
system.cpu05.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu05.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu05.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu05.dcache.tags.tag_accesses          115114                       # Number of tag accesses
system.cpu05.dcache.tags.data_accesses         115114                       # Number of data accesses
system.cpu05.dcache.ReadReq_hits::cpu05.data        19774                       # number of ReadReq hits
system.cpu05.dcache.ReadReq_hits::total         19774                       # number of ReadReq hits
system.cpu05.dcache.WriteReq_hits::cpu05.data         5514                       # number of WriteReq hits
system.cpu05.dcache.WriteReq_hits::total         5514                       # number of WriteReq hits
system.cpu05.dcache.LoadLockedReq_hits::cpu05.data          130                       # number of LoadLockedReq hits
system.cpu05.dcache.LoadLockedReq_hits::total          130                       # number of LoadLockedReq hits
system.cpu05.dcache.StoreCondReq_hits::cpu05.data          103                       # number of StoreCondReq hits
system.cpu05.dcache.StoreCondReq_hits::total          103                       # number of StoreCondReq hits
system.cpu05.dcache.demand_hits::cpu05.data        25288                       # number of demand (read+write) hits
system.cpu05.dcache.demand_hits::total          25288                       # number of demand (read+write) hits
system.cpu05.dcache.overall_hits::cpu05.data        25288                       # number of overall hits
system.cpu05.dcache.overall_hits::total         25288                       # number of overall hits
system.cpu05.dcache.ReadReq_misses::cpu05.data         1981                       # number of ReadReq misses
system.cpu05.dcache.ReadReq_misses::total         1981                       # number of ReadReq misses
system.cpu05.dcache.WriteReq_misses::cpu05.data          886                       # number of WriteReq misses
system.cpu05.dcache.WriteReq_misses::total          886                       # number of WriteReq misses
system.cpu05.dcache.LoadLockedReq_misses::cpu05.data           56                       # number of LoadLockedReq misses
system.cpu05.dcache.LoadLockedReq_misses::total           56                       # number of LoadLockedReq misses
system.cpu05.dcache.StoreCondReq_misses::cpu05.data           50                       # number of StoreCondReq misses
system.cpu05.dcache.StoreCondReq_misses::total           50                       # number of StoreCondReq misses
system.cpu05.dcache.demand_misses::cpu05.data         2867                       # number of demand (read+write) misses
system.cpu05.dcache.demand_misses::total         2867                       # number of demand (read+write) misses
system.cpu05.dcache.overall_misses::cpu05.data         2867                       # number of overall misses
system.cpu05.dcache.overall_misses::total         2867                       # number of overall misses
system.cpu05.dcache.ReadReq_miss_latency::cpu05.data    113626042                       # number of ReadReq miss cycles
system.cpu05.dcache.ReadReq_miss_latency::total    113626042                       # number of ReadReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::cpu05.data     80111175                       # number of WriteReq miss cycles
system.cpu05.dcache.WriteReq_miss_latency::total     80111175                       # number of WriteReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::cpu05.data      1213473                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.LoadLockedReq_miss_latency::total      1213473                       # number of LoadLockedReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::cpu05.data       544730                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondReq_miss_latency::total       544730                       # number of StoreCondReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::cpu05.data        46360                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.StoreCondFailReq_miss_latency::total        46360                       # number of StoreCondFailReq miss cycles
system.cpu05.dcache.demand_miss_latency::cpu05.data    193737217                       # number of demand (read+write) miss cycles
system.cpu05.dcache.demand_miss_latency::total    193737217                       # number of demand (read+write) miss cycles
system.cpu05.dcache.overall_miss_latency::cpu05.data    193737217                       # number of overall miss cycles
system.cpu05.dcache.overall_miss_latency::total    193737217                       # number of overall miss cycles
system.cpu05.dcache.ReadReq_accesses::cpu05.data        21755                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.ReadReq_accesses::total        21755                       # number of ReadReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::cpu05.data         6400                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.WriteReq_accesses::total         6400                       # number of WriteReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::cpu05.data          186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.LoadLockedReq_accesses::total          186                       # number of LoadLockedReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::cpu05.data          153                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.StoreCondReq_accesses::total          153                       # number of StoreCondReq accesses(hits+misses)
system.cpu05.dcache.demand_accesses::cpu05.data        28155                       # number of demand (read+write) accesses
system.cpu05.dcache.demand_accesses::total        28155                       # number of demand (read+write) accesses
system.cpu05.dcache.overall_accesses::cpu05.data        28155                       # number of overall (read+write) accesses
system.cpu05.dcache.overall_accesses::total        28155                       # number of overall (read+write) accesses
system.cpu05.dcache.ReadReq_miss_rate::cpu05.data     0.091060                       # miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_miss_rate::total     0.091060                       # miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_miss_rate::cpu05.data     0.138437                       # miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_miss_rate::total     0.138437                       # miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::cpu05.data     0.301075                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_miss_rate::total     0.301075                       # miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::cpu05.data     0.326797                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_miss_rate::total     0.326797                       # miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_miss_rate::cpu05.data     0.101829                       # miss rate for demand accesses
system.cpu05.dcache.demand_miss_rate::total     0.101829                       # miss rate for demand accesses
system.cpu05.dcache.overall_miss_rate::cpu05.data     0.101829                       # miss rate for overall accesses
system.cpu05.dcache.overall_miss_rate::total     0.101829                       # miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_miss_latency::cpu05.data 57357.921252                       # average ReadReq miss latency
system.cpu05.dcache.ReadReq_avg_miss_latency::total 57357.921252                       # average ReadReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::cpu05.data 90418.933409                       # average WriteReq miss latency
system.cpu05.dcache.WriteReq_avg_miss_latency::total 90418.933409                       # average WriteReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::cpu05.data 21669.160714                       # average LoadLockedReq miss latency
system.cpu05.dcache.LoadLockedReq_avg_miss_latency::total 21669.160714                       # average LoadLockedReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::cpu05.data 10894.600000                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondReq_avg_miss_latency::total 10894.600000                       # average StoreCondReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::cpu05.data          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu05.dcache.demand_avg_miss_latency::cpu05.data 67574.892571                       # average overall miss latency
system.cpu05.dcache.demand_avg_miss_latency::total 67574.892571                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::cpu05.data 67574.892571                       # average overall miss latency
system.cpu05.dcache.overall_avg_miss_latency::total 67574.892571                       # average overall miss latency
system.cpu05.dcache.blocked_cycles::no_mshrs         2194                       # number of cycles access was blocked
system.cpu05.dcache.blocked_cycles::no_targets          113                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_mshrs             104                       # number of cycles access was blocked
system.cpu05.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_mshrs    21.096154                       # average number of cycles each access was blocked
system.cpu05.dcache.avg_blocked_cycles::no_targets          113                       # average number of cycles each access was blocked
system.cpu05.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu05.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu05.dcache.writebacks::writebacks          383                       # number of writebacks
system.cpu05.dcache.writebacks::total             383                       # number of writebacks
system.cpu05.dcache.ReadReq_mshr_hits::cpu05.data         1066                       # number of ReadReq MSHR hits
system.cpu05.dcache.ReadReq_mshr_hits::total         1066                       # number of ReadReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::cpu05.data          586                       # number of WriteReq MSHR hits
system.cpu05.dcache.WriteReq_mshr_hits::total          586                       # number of WriteReq MSHR hits
system.cpu05.dcache.LoadLockedReq_mshr_hits::cpu05.data           15                       # number of LoadLockedReq MSHR hits
system.cpu05.dcache.LoadLockedReq_mshr_hits::total           15                       # number of LoadLockedReq MSHR hits
system.cpu05.dcache.demand_mshr_hits::cpu05.data         1652                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.demand_mshr_hits::total         1652                       # number of demand (read+write) MSHR hits
system.cpu05.dcache.overall_mshr_hits::cpu05.data         1652                       # number of overall MSHR hits
system.cpu05.dcache.overall_mshr_hits::total         1652                       # number of overall MSHR hits
system.cpu05.dcache.ReadReq_mshr_misses::cpu05.data          915                       # number of ReadReq MSHR misses
system.cpu05.dcache.ReadReq_mshr_misses::total          915                       # number of ReadReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::cpu05.data          300                       # number of WriteReq MSHR misses
system.cpu05.dcache.WriteReq_mshr_misses::total          300                       # number of WriteReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::cpu05.data           41                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.LoadLockedReq_mshr_misses::total           41                       # number of LoadLockedReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::cpu05.data           50                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.StoreCondReq_mshr_misses::total           50                       # number of StoreCondReq MSHR misses
system.cpu05.dcache.demand_mshr_misses::cpu05.data         1215                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.demand_mshr_misses::total         1215                       # number of demand (read+write) MSHR misses
system.cpu05.dcache.overall_mshr_misses::cpu05.data         1215                       # number of overall MSHR misses
system.cpu05.dcache.overall_mshr_misses::total         1215                       # number of overall MSHR misses
system.cpu05.dcache.ReadReq_mshr_miss_latency::cpu05.data     36449391                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_latency::total     36449391                       # number of ReadReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::cpu05.data     21161005                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.WriteReq_mshr_miss_latency::total     21161005                       # number of WriteReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::cpu05.data       453169                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.LoadLockedReq_mshr_miss_latency::total       453169                       # number of LoadLockedReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::cpu05.data       489098                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondReq_mshr_miss_latency::total       489098                       # number of StoreCondReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::cpu05.data        44042                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.StoreCondFailReq_mshr_miss_latency::total        44042                       # number of StoreCondFailReq MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::cpu05.data     57610396                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.demand_mshr_miss_latency::total     57610396                       # number of demand (read+write) MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::cpu05.data     57610396                       # number of overall MSHR miss cycles
system.cpu05.dcache.overall_mshr_miss_latency::total     57610396                       # number of overall MSHR miss cycles
system.cpu05.dcache.ReadReq_mshr_miss_rate::cpu05.data     0.042059                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.ReadReq_mshr_miss_rate::total     0.042059                       # mshr miss rate for ReadReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::cpu05.data     0.046875                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.WriteReq_mshr_miss_rate::total     0.046875                       # mshr miss rate for WriteReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::cpu05.data     0.220430                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.LoadLockedReq_mshr_miss_rate::total     0.220430                       # mshr miss rate for LoadLockedReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::cpu05.data     0.326797                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.StoreCondReq_mshr_miss_rate::total     0.326797                       # mshr miss rate for StoreCondReq accesses
system.cpu05.dcache.demand_mshr_miss_rate::cpu05.data     0.043154                       # mshr miss rate for demand accesses
system.cpu05.dcache.demand_mshr_miss_rate::total     0.043154                       # mshr miss rate for demand accesses
system.cpu05.dcache.overall_mshr_miss_rate::cpu05.data     0.043154                       # mshr miss rate for overall accesses
system.cpu05.dcache.overall_mshr_miss_rate::total     0.043154                       # mshr miss rate for overall accesses
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::cpu05.data 39835.400000                       # average ReadReq mshr miss latency
system.cpu05.dcache.ReadReq_avg_mshr_miss_latency::total 39835.400000                       # average ReadReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::cpu05.data 70536.683333                       # average WriteReq mshr miss latency
system.cpu05.dcache.WriteReq_avg_mshr_miss_latency::total 70536.683333                       # average WriteReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu05.data 11052.902439                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11052.902439                       # average LoadLockedReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::cpu05.data  9781.960000                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondReq_avg_mshr_miss_latency::total  9781.960000                       # average StoreCondReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu05.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::cpu05.data 47415.963786                       # average overall mshr miss latency
system.cpu05.dcache.demand_avg_mshr_miss_latency::total 47415.963786                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::cpu05.data 47415.963786                       # average overall mshr miss latency
system.cpu05.dcache.overall_avg_mshr_miss_latency::total 47415.963786                       # average overall mshr miss latency
system.cpu05.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu05.icache.tags.replacements             501                       # number of replacements
system.cpu05.icache.tags.tagsinuse         102.499836                       # Cycle average of tags in use
system.cpu05.icache.tags.total_refs             27104                       # Total number of references to valid blocks.
system.cpu05.icache.tags.sampled_refs             979                       # Sample count of references to valid blocks.
system.cpu05.icache.tags.avg_refs           27.685393                       # Average number of references to valid blocks.
system.cpu05.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu05.icache.tags.occ_blocks::cpu05.inst   102.499836                       # Average occupied blocks per requestor
system.cpu05.icache.tags.occ_percent::cpu05.inst     0.200195                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_percent::total     0.200195                       # Average percentage of cache occupancy
system.cpu05.icache.tags.occ_task_id_blocks::1024          478                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::1           80                       # Occupied blocks per task id
system.cpu05.icache.tags.age_task_id_blocks_1024::2          398                       # Occupied blocks per task id
system.cpu05.icache.tags.occ_task_id_percent::1024     0.933594                       # Percentage of cache occupancy per task id
system.cpu05.icache.tags.tag_accesses           57457                       # Number of tag accesses
system.cpu05.icache.tags.data_accesses          57457                       # Number of data accesses
system.cpu05.icache.ReadReq_hits::cpu05.inst        27104                       # number of ReadReq hits
system.cpu05.icache.ReadReq_hits::total         27104                       # number of ReadReq hits
system.cpu05.icache.demand_hits::cpu05.inst        27104                       # number of demand (read+write) hits
system.cpu05.icache.demand_hits::total          27104                       # number of demand (read+write) hits
system.cpu05.icache.overall_hits::cpu05.inst        27104                       # number of overall hits
system.cpu05.icache.overall_hits::total         27104                       # number of overall hits
system.cpu05.icache.ReadReq_misses::cpu05.inst         1135                       # number of ReadReq misses
system.cpu05.icache.ReadReq_misses::total         1135                       # number of ReadReq misses
system.cpu05.icache.demand_misses::cpu05.inst         1135                       # number of demand (read+write) misses
system.cpu05.icache.demand_misses::total         1135                       # number of demand (read+write) misses
system.cpu05.icache.overall_misses::cpu05.inst         1135                       # number of overall misses
system.cpu05.icache.overall_misses::total         1135                       # number of overall misses
system.cpu05.icache.ReadReq_miss_latency::cpu05.inst     54958620                       # number of ReadReq miss cycles
system.cpu05.icache.ReadReq_miss_latency::total     54958620                       # number of ReadReq miss cycles
system.cpu05.icache.demand_miss_latency::cpu05.inst     54958620                       # number of demand (read+write) miss cycles
system.cpu05.icache.demand_miss_latency::total     54958620                       # number of demand (read+write) miss cycles
system.cpu05.icache.overall_miss_latency::cpu05.inst     54958620                       # number of overall miss cycles
system.cpu05.icache.overall_miss_latency::total     54958620                       # number of overall miss cycles
system.cpu05.icache.ReadReq_accesses::cpu05.inst        28239                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.ReadReq_accesses::total        28239                       # number of ReadReq accesses(hits+misses)
system.cpu05.icache.demand_accesses::cpu05.inst        28239                       # number of demand (read+write) accesses
system.cpu05.icache.demand_accesses::total        28239                       # number of demand (read+write) accesses
system.cpu05.icache.overall_accesses::cpu05.inst        28239                       # number of overall (read+write) accesses
system.cpu05.icache.overall_accesses::total        28239                       # number of overall (read+write) accesses
system.cpu05.icache.ReadReq_miss_rate::cpu05.inst     0.040193                       # miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_miss_rate::total     0.040193                       # miss rate for ReadReq accesses
system.cpu05.icache.demand_miss_rate::cpu05.inst     0.040193                       # miss rate for demand accesses
system.cpu05.icache.demand_miss_rate::total     0.040193                       # miss rate for demand accesses
system.cpu05.icache.overall_miss_rate::cpu05.inst     0.040193                       # miss rate for overall accesses
system.cpu05.icache.overall_miss_rate::total     0.040193                       # miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_miss_latency::cpu05.inst 48421.691630                       # average ReadReq miss latency
system.cpu05.icache.ReadReq_avg_miss_latency::total 48421.691630                       # average ReadReq miss latency
system.cpu05.icache.demand_avg_miss_latency::cpu05.inst 48421.691630                       # average overall miss latency
system.cpu05.icache.demand_avg_miss_latency::total 48421.691630                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::cpu05.inst 48421.691630                       # average overall miss latency
system.cpu05.icache.overall_avg_miss_latency::total 48421.691630                       # average overall miss latency
system.cpu05.icache.blocked_cycles::no_mshrs           17                       # number of cycles access was blocked
system.cpu05.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu05.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu05.icache.avg_blocked_cycles::no_mshrs     8.500000                       # average number of cycles each access was blocked
system.cpu05.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu05.icache.fast_writes                     0                       # number of fast writes performed
system.cpu05.icache.cache_copies                    0                       # number of cache copies performed
system.cpu05.icache.writebacks::writebacks          501                       # number of writebacks
system.cpu05.icache.writebacks::total             501                       # number of writebacks
system.cpu05.icache.ReadReq_mshr_hits::cpu05.inst          156                       # number of ReadReq MSHR hits
system.cpu05.icache.ReadReq_mshr_hits::total          156                       # number of ReadReq MSHR hits
system.cpu05.icache.demand_mshr_hits::cpu05.inst          156                       # number of demand (read+write) MSHR hits
system.cpu05.icache.demand_mshr_hits::total          156                       # number of demand (read+write) MSHR hits
system.cpu05.icache.overall_mshr_hits::cpu05.inst          156                       # number of overall MSHR hits
system.cpu05.icache.overall_mshr_hits::total          156                       # number of overall MSHR hits
system.cpu05.icache.ReadReq_mshr_misses::cpu05.inst          979                       # number of ReadReq MSHR misses
system.cpu05.icache.ReadReq_mshr_misses::total          979                       # number of ReadReq MSHR misses
system.cpu05.icache.demand_mshr_misses::cpu05.inst          979                       # number of demand (read+write) MSHR misses
system.cpu05.icache.demand_mshr_misses::total          979                       # number of demand (read+write) MSHR misses
system.cpu05.icache.overall_mshr_misses::cpu05.inst          979                       # number of overall MSHR misses
system.cpu05.icache.overall_mshr_misses::total          979                       # number of overall MSHR misses
system.cpu05.icache.ReadReq_mshr_miss_latency::cpu05.inst     39492924                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_latency::total     39492924                       # number of ReadReq MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::cpu05.inst     39492924                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.demand_mshr_miss_latency::total     39492924                       # number of demand (read+write) MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::cpu05.inst     39492924                       # number of overall MSHR miss cycles
system.cpu05.icache.overall_mshr_miss_latency::total     39492924                       # number of overall MSHR miss cycles
system.cpu05.icache.ReadReq_mshr_miss_rate::cpu05.inst     0.034668                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.ReadReq_mshr_miss_rate::total     0.034668                       # mshr miss rate for ReadReq accesses
system.cpu05.icache.demand_mshr_miss_rate::cpu05.inst     0.034668                       # mshr miss rate for demand accesses
system.cpu05.icache.demand_mshr_miss_rate::total     0.034668                       # mshr miss rate for demand accesses
system.cpu05.icache.overall_mshr_miss_rate::cpu05.inst     0.034668                       # mshr miss rate for overall accesses
system.cpu05.icache.overall_mshr_miss_rate::total     0.034668                       # mshr miss rate for overall accesses
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::cpu05.inst 40340.065373                       # average ReadReq mshr miss latency
system.cpu05.icache.ReadReq_avg_mshr_miss_latency::total 40340.065373                       # average ReadReq mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::cpu05.inst 40340.065373                       # average overall mshr miss latency
system.cpu05.icache.demand_avg_mshr_miss_latency::total 40340.065373                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::cpu05.inst 40340.065373                       # average overall mshr miss latency
system.cpu05.icache.overall_avg_mshr_miss_latency::total 40340.065373                       # average overall mshr miss latency
system.cpu05.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.branchPred.lookups                 29892                       # Number of BP lookups
system.cpu06.branchPred.condPredicted           23350                       # Number of conditional branches predicted
system.cpu06.branchPred.condIncorrect            1201                       # Number of conditional branches incorrect
system.cpu06.branchPred.BTBLookups              21648                       # Number of BTB lookups
system.cpu06.branchPred.BTBHits                 15012                       # Number of BTB hits
system.cpu06.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu06.branchPred.BTBHitPct           69.345898                       # BTB Hit Percentage
system.cpu06.branchPred.usedRAS                  2844                       # Number of times the RAS was used to get a target.
system.cpu06.branchPred.RASInCorrect               16                       # Number of incorrect RAS predictions.
system.cpu06.branchPred.indirectLookups           112                       # Number of indirect predictor lookups.
system.cpu06.branchPred.indirectHits                3                       # Number of indirect target hits.
system.cpu06.branchPred.indirectMisses            109                       # Number of indirect misses.
system.cpu06.branchPredindirectMispredicted           24                       # Number of mispredicted indirect branches.
system.cpu06.dtb.fetch_hits                         0                       # ITB hits
system.cpu06.dtb.fetch_misses                       0                       # ITB misses
system.cpu06.dtb.fetch_acv                          0                       # ITB acv
system.cpu06.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu06.dtb.read_hits                      23316                       # DTB read hits
system.cpu06.dtb.read_misses                      427                       # DTB read misses
system.cpu06.dtb.read_acv                           0                       # DTB read access violations
system.cpu06.dtb.read_accesses                  23743                       # DTB read accesses
system.cpu06.dtb.write_hits                      7421                       # DTB write hits
system.cpu06.dtb.write_misses                      33                       # DTB write misses
system.cpu06.dtb.write_acv                          0                       # DTB write access violations
system.cpu06.dtb.write_accesses                  7454                       # DTB write accesses
system.cpu06.dtb.data_hits                      30737                       # DTB hits
system.cpu06.dtb.data_misses                      460                       # DTB misses
system.cpu06.dtb.data_acv                           0                       # DTB access violations
system.cpu06.dtb.data_accesses                  31197                       # DTB accesses
system.cpu06.itb.fetch_hits                     26039                       # ITB hits
system.cpu06.itb.fetch_misses                      70                       # ITB misses
system.cpu06.itb.fetch_acv                          0                       # ITB acv
system.cpu06.itb.fetch_accesses                 26109                       # ITB accesses
system.cpu06.itb.read_hits                          0                       # DTB read hits
system.cpu06.itb.read_misses                        0                       # DTB read misses
system.cpu06.itb.read_acv                           0                       # DTB read access violations
system.cpu06.itb.read_accesses                      0                       # DTB read accesses
system.cpu06.itb.write_hits                         0                       # DTB write hits
system.cpu06.itb.write_misses                       0                       # DTB write misses
system.cpu06.itb.write_acv                          0                       # DTB write access violations
system.cpu06.itb.write_accesses                     0                       # DTB write accesses
system.cpu06.itb.data_hits                          0                       # DTB hits
system.cpu06.itb.data_misses                        0                       # DTB misses
system.cpu06.itb.data_acv                           0                       # DTB access violations
system.cpu06.itb.data_accesses                      0                       # DTB accesses
system.cpu06.numCycles                         122215                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.fetch.icacheStallCycles             8263                       # Number of cycles fetch is stalled on an Icache miss
system.cpu06.fetch.Insts                       172718                       # Number of instructions fetch has processed
system.cpu06.fetch.Branches                     29892                       # Number of branches that fetch encountered
system.cpu06.fetch.predictedBranches            17859                       # Number of branches that fetch has predicted taken
system.cpu06.fetch.Cycles                       55393                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu06.fetch.SquashCycles                  2671                       # Number of cycles fetch has spent squashing
system.cpu06.fetch.MiscStallCycles                 93                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu06.fetch.NoActiveThreadStallCycles        47663                       # Number of stall cycles due to no active thread to fetch from
system.cpu06.fetch.PendingTrapStallCycles         1995                       # Number of stall cycles due to pending traps
system.cpu06.fetch.IcacheWaitRetryStallCycles           40                       # Number of stall cycles due to full MSHR
system.cpu06.fetch.CacheLines                   26039                       # Number of cache lines fetched
system.cpu06.fetch.IcacheSquashes                 436                       # Number of outstanding Icache misses that were squashed
system.cpu06.fetch.rateDist::samples           114782                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::mean            1.504748                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::stdev           2.628227                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::0                  80759     70.36%     70.36% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::1                   1666      1.45%     71.81% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::2                   2957      2.58%     74.39% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::3                   4900      4.27%     78.66% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::4                   8027      6.99%     85.65% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::5                    897      0.78%     86.43% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::6                   4443      3.87%     90.30% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::7                   1877      1.64%     91.94% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::8                   9256      8.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.rateDist::total             114782                       # Number of instructions fetched each cycle (Total)
system.cpu06.fetch.branchRate                0.244585                       # Number of branch fetches per cycle
system.cpu06.fetch.rate                      1.413231                       # Number of inst fetches per cycle
system.cpu06.decode.IdleCycles                  10660                       # Number of cycles decode is idle
system.cpu06.decode.BlockedCycles               27274                       # Number of cycles decode is blocked
system.cpu06.decode.RunCycles                   25953                       # Number of cycles decode is running
system.cpu06.decode.UnblockCycles                2290                       # Number of cycles decode is unblocking
system.cpu06.decode.SquashCycles                  942                       # Number of cycles decode is squashing
system.cpu06.decode.BranchResolved               3043                       # Number of times decode resolved a branch
system.cpu06.decode.BranchMispred                 415                       # Number of times decode detected a branch misprediction
system.cpu06.decode.DecodedInsts               156964                       # Number of instructions handled by decode
system.cpu06.decode.SquashedInsts                1760                       # Number of squashed instructions handled by decode
system.cpu06.rename.SquashCycles                  942                       # Number of cycles rename is squashing
system.cpu06.rename.IdleCycles                  12089                       # Number of cycles rename is idle
system.cpu06.rename.BlockCycles                  9592                       # Number of cycles rename is blocking
system.cpu06.rename.serializeStallCycles        13844                       # count of cycles rename stalled for serializing inst
system.cpu06.rename.RunCycles                   26692                       # Number of cycles rename is running
system.cpu06.rename.UnblockCycles                3960                       # Number of cycles rename is unblocking
system.cpu06.rename.RenamedInsts               152465                       # Number of instructions processed by rename
system.cpu06.rename.ROBFullEvents                 287                       # Number of times rename has blocked due to ROB full
system.cpu06.rename.IQFullEvents                  846                       # Number of times rename has blocked due to IQ full
system.cpu06.rename.LQFullEvents                 1928                       # Number of times rename has blocked due to LQ full
system.cpu06.rename.SQFullEvents                  443                       # Number of times rename has blocked due to SQ full
system.cpu06.rename.RenamedOperands            101916                       # Number of destination operands rename has renamed
system.cpu06.rename.RenameLookups              186049                       # Number of register rename lookups that rename has made
system.cpu06.rename.int_rename_lookups         173242                       # Number of integer rename lookups
system.cpu06.rename.fp_rename_lookups           12802                       # Number of floating rename lookups
system.cpu06.rename.CommittedMaps               78695                       # Number of HB maps that are committed
system.cpu06.rename.UndoneMaps                  23221                       # Number of HB maps that are undone due to squashing
system.cpu06.rename.serializingInsts              468                       # count of serializing insts renamed
system.cpu06.rename.tempSerializingInsts          448                       # count of temporary serializing insts renamed
system.cpu06.rename.skidInsts                    8649                       # count of insts added to the skid buffer
system.cpu06.memDep0.insertedLoads              24427                       # Number of loads inserted to the mem dependence unit.
system.cpu06.memDep0.insertedStores              9199                       # Number of stores inserted to the mem dependence unit.
system.cpu06.memDep0.conflictingLoads            2423                       # Number of conflicting loads.
system.cpu06.memDep0.conflictingStores           2105                       # Number of conflicting stores.
system.cpu06.iq.iqInstsAdded                   131030                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu06.iq.iqNonSpecInstsAdded               793                       # Number of non-speculative instructions added to the IQ
system.cpu06.iq.iqInstsIssued                  125108                       # Number of instructions issued
system.cpu06.iq.iqSquashedInstsIssued             378                       # Number of squashed instructions issued
system.cpu06.iq.iqSquashedInstsExamined         26411                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu06.iq.iqSquashedOperandsExamined        13218                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu06.iq.iqSquashedNonSpecRemoved          234                       # Number of squashed non-spec instructions that were removed
system.cpu06.iq.issued_per_cycle::samples       114782                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::mean       1.089962                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::stdev      1.991337                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::0             81065     70.63%     70.63% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::1              4674      4.07%     74.70% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::2              6874      5.99%     80.69% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::3              5747      5.01%     85.69% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::4              4207      3.67%     89.36% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::5              3773      3.29%     92.65% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::6              6230      5.43%     98.07% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::7              1324      1.15%     99.23% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::8               888      0.77%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu06.iq.issued_per_cycle::total        114782                       # Number of insts issued each cycle
system.cpu06.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntAlu                  1109     30.28%     30.28% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntMult                    0      0.00%     30.28% # attempts to use FU when none available
system.cpu06.iq.fu_full::IntDiv                     0      0.00%     30.28% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatAdd                  91      2.48%     32.77% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCmp                   0      0.00%     32.77% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatCvt                   0      0.00%     32.77% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatMult                353      9.64%     42.41% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatDiv                   0      0.00%     42.41% # attempts to use FU when none available
system.cpu06.iq.fu_full::FloatSqrt                  0      0.00%     42.41% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAdd                    0      0.00%     42.41% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAddAcc                 0      0.00%     42.41% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdAlu                    0      0.00%     42.41% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCmp                    0      0.00%     42.41% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdCvt                    0      0.00%     42.41% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMisc                   0      0.00%     42.41% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMult                   0      0.00%     42.41% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdMultAcc                0      0.00%     42.41% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShift                  0      0.00%     42.41% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdShiftAcc               0      0.00%     42.41% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdSqrt                   0      0.00%     42.41% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAdd               0      0.00%     42.41% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatAlu               0      0.00%     42.41% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCmp               0      0.00%     42.41% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatCvt               0      0.00%     42.41% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatDiv               0      0.00%     42.41% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMisc              0      0.00%     42.41% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMult              0      0.00%     42.41% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatMultAcc            0      0.00%     42.41% # attempts to use FU when none available
system.cpu06.iq.fu_full::SimdFloatSqrt              0      0.00%     42.41% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemRead                 1395     38.09%     80.50% # attempts to use FU when none available
system.cpu06.iq.fu_full::MemWrite                 714     19.50%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu06.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IntAlu               88007     70.34%     70.35% # Type of FU issued
system.cpu06.iq.FU_type_0::IntMult                180      0.14%     70.49% # Type of FU issued
system.cpu06.iq.FU_type_0::IntDiv                   0      0.00%     70.49% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatAdd              2920      2.33%     72.83% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCmp                 0      0.00%     72.83% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatCvt                 0      0.00%     72.83% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatMult             1928      1.54%     74.37% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatDiv                 0      0.00%     74.37% # Type of FU issued
system.cpu06.iq.FU_type_0::FloatSqrt                0      0.00%     74.37% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAdd                  0      0.00%     74.37% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAddAcc               0      0.00%     74.37% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdAlu                  0      0.00%     74.37% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCmp                  0      0.00%     74.37% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdCvt                  0      0.00%     74.37% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMisc                 0      0.00%     74.37% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMult                 0      0.00%     74.37% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdMultAcc              0      0.00%     74.37% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShift                0      0.00%     74.37% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.37% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdSqrt                 0      0.00%     74.37% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.37% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.37% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.37% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.37% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.37% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.37% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMult            0      0.00%     74.37% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.37% # Type of FU issued
system.cpu06.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.37% # Type of FU issued
system.cpu06.iq.FU_type_0::MemRead              24362     19.47%     93.84% # Type of FU issued
system.cpu06.iq.FU_type_0::MemWrite              7707      6.16%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu06.iq.FU_type_0::total               125108                       # Type of FU issued
system.cpu06.iq.rate                         1.023671                       # Inst issue rate
system.cpu06.iq.fu_busy_cnt                      3662                       # FU busy when requested
system.cpu06.iq.fu_busy_rate                 0.029271                       # FU busy rate (busy events/executed inst)
system.cpu06.iq.int_inst_queue_reads           345091                       # Number of integer instruction queue reads
system.cpu06.iq.int_inst_queue_writes          144687                       # Number of integer instruction queue writes
system.cpu06.iq.int_inst_queue_wakeup_accesses       111154                       # Number of integer instruction queue wakeup accesses
system.cpu06.iq.fp_inst_queue_reads             23947                       # Number of floating instruction queue reads
system.cpu06.iq.fp_inst_queue_writes            13586                       # Number of floating instruction queue writes
system.cpu06.iq.fp_inst_queue_wakeup_accesses        10410                       # Number of floating instruction queue wakeup accesses
system.cpu06.iq.int_alu_accesses               116425                       # Number of integer alu accesses
system.cpu06.iq.fp_alu_accesses                 12341                       # Number of floating point alu accesses
system.cpu06.iew.lsq.thread0.forwLoads            700                       # Number of loads that had data forwarded from stores
system.cpu06.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu06.iew.lsq.thread0.squashedLoads         4708                       # Number of loads squashed
system.cpu06.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu06.iew.lsq.thread0.memOrderViolation           41                       # Number of memory ordering violations
system.cpu06.iew.lsq.thread0.squashedStores         2981                       # Number of stores squashed
system.cpu06.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu06.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu06.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu06.iew.lsq.thread0.cacheBlocked          939                       # Number of times an access to memory failed due to the cache being blocked
system.cpu06.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu06.iew.iewSquashCycles                  942                       # Number of cycles IEW is squashing
system.cpu06.iew.iewBlockCycles                  3858                       # Number of cycles IEW is blocking
system.cpu06.iew.iewUnblockCycles                1636                       # Number of cycles IEW is unblocking
system.cpu06.iew.iewDispatchedInsts            147129                       # Number of instructions dispatched to IQ
system.cpu06.iew.iewDispSquashedInsts             281                       # Number of squashed instructions skipped by dispatch
system.cpu06.iew.iewDispLoadInsts               24427                       # Number of dispatched load instructions
system.cpu06.iew.iewDispStoreInsts               9199                       # Number of dispatched store instructions
system.cpu06.iew.iewDispNonSpecInsts              418                       # Number of dispatched non-speculative instructions
system.cpu06.iew.iewIQFullEvents                   17                       # Number of times the IQ has become full, causing a stall
system.cpu06.iew.iewLSQFullEvents                1611                       # Number of times the LSQ has become full, causing a stall
system.cpu06.iew.memOrderViolationEvents           41                       # Number of memory order violations
system.cpu06.iew.predictedTakenIncorrect          297                       # Number of branches that were predicted taken incorrectly
system.cpu06.iew.predictedNotTakenIncorrect          660                       # Number of branches that were predicted not taken incorrectly
system.cpu06.iew.branchMispredicts                957                       # Number of branch mispredicts detected at execute
system.cpu06.iew.iewExecutedInsts              123584                       # Number of executed instructions
system.cpu06.iew.iewExecLoadInsts               23743                       # Number of load instructions executed
system.cpu06.iew.iewExecSquashedInsts            1524                       # Number of squashed instructions skipped in execute
system.cpu06.iew.exec_swp                           0                       # number of swp insts executed
system.cpu06.iew.exec_nop                       15306                       # number of nop insts executed
system.cpu06.iew.exec_refs                      31197                       # number of memory reference insts executed
system.cpu06.iew.exec_branches                  24437                       # Number of branches executed
system.cpu06.iew.exec_stores                     7454                       # Number of stores executed
system.cpu06.iew.exec_rate                   1.011202                       # Inst execution rate
system.cpu06.iew.wb_sent                       122356                       # cumulative count of insts sent to commit
system.cpu06.iew.wb_count                      121564                       # cumulative count of insts written-back
system.cpu06.iew.wb_producers                   69797                       # num instructions producing a value
system.cpu06.iew.wb_consumers                   86773                       # num instructions consuming a value
system.cpu06.iew.wb_rate                     0.994673                       # insts written-back per cycle
system.cpu06.iew.wb_fanout                   0.804363                       # average fanout of values written-back
system.cpu06.commit.commitSquashedInsts         27705                       # The number of squashed insts skipped by commit
system.cpu06.commit.commitNonSpecStalls           559                       # The number of times commit has been forced to stall to communicate backwards
system.cpu06.commit.branchMispredicts             808                       # The number of times a branch was mispredicted
system.cpu06.commit.committed_per_cycle::samples        63043                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::mean     1.873674                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::stdev     2.797763                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::0        36026     57.15%     57.15% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::1         6597     10.46%     67.61% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::2         3229      5.12%     72.73% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::3         1665      2.64%     75.37% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::4         2186      3.47%     78.84% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::5         3507      5.56%     84.40% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::6          693      1.10%     85.50% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::7         3485      5.53%     91.03% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::8         5655      8.97%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu06.commit.committed_per_cycle::total        63043                       # Number of insts commited each cycle
system.cpu06.commit.committedInsts             118122                       # Number of instructions committed
system.cpu06.commit.committedOps               118122                       # Number of ops (including micro ops) committed
system.cpu06.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu06.commit.refs                        25937                       # Number of memory references committed
system.cpu06.commit.loads                       19719                       # Number of loads committed
system.cpu06.commit.membars                       259                       # Number of memory barriers committed
system.cpu06.commit.branches                    21416                       # Number of branches committed
system.cpu06.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu06.commit.int_insts                  100313                       # Number of committed integer instructions.
system.cpu06.commit.function_calls               1786                       # Number of function calls committed.
system.cpu06.commit.op_class_0::No_OpClass        12714     10.76%     10.76% # Class of committed instruction
system.cpu06.commit.op_class_0::IntAlu          74293     62.90%     73.66% # Class of committed instruction
system.cpu06.commit.op_class_0::IntMult           113      0.10%     73.75% # Class of committed instruction
system.cpu06.commit.op_class_0::IntDiv              0      0.00%     73.75% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatAdd         2878      2.44%     76.19% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCmp            0      0.00%     76.19% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatCvt            0      0.00%     76.19% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatMult         1920      1.63%     77.82% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatDiv            0      0.00%     77.82% # Class of committed instruction
system.cpu06.commit.op_class_0::FloatSqrt            0      0.00%     77.82% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAdd             0      0.00%     77.82% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAddAcc            0      0.00%     77.82% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdAlu             0      0.00%     77.82% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCmp             0      0.00%     77.82% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdCvt             0      0.00%     77.82% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMisc            0      0.00%     77.82% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMult            0      0.00%     77.82% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdMultAcc            0      0.00%     77.82% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShift            0      0.00%     77.82% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdShiftAcc            0      0.00%     77.82% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdSqrt            0      0.00%     77.82% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAdd            0      0.00%     77.82% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatAlu            0      0.00%     77.82% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCmp            0      0.00%     77.82% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatCvt            0      0.00%     77.82% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatDiv            0      0.00%     77.82% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMisc            0      0.00%     77.82% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMult            0      0.00%     77.82% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.82% # Class of committed instruction
system.cpu06.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.82% # Class of committed instruction
system.cpu06.commit.op_class_0::MemRead         19978     16.91%     94.73% # Class of committed instruction
system.cpu06.commit.op_class_0::MemWrite         6226      5.27%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu06.commit.op_class_0::total          118122                       # Class of committed instruction
system.cpu06.commit.bw_lim_events                5655                       # number cycles where commit BW limit reached
system.cpu06.rob.rob_reads                     201902                       # The number of ROB reads
system.cpu06.rob.rob_writes                    295722                       # The number of ROB writes
system.cpu06.timesIdled                           138                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu06.idleCycles                          7433                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu06.quiesceCycles                     978732                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu06.committedInsts                    105412                       # Number of Instructions Simulated
system.cpu06.committedOps                      105412                       # Number of Ops (including micro ops) Simulated
system.cpu06.cpi                             1.159403                       # CPI: Cycles Per Instruction
system.cpu06.cpi_total                       1.159403                       # CPI: Total CPI of All Threads
system.cpu06.ipc                             0.862513                       # IPC: Instructions Per Cycle
system.cpu06.ipc_total                       0.862513                       # IPC: Total IPC of All Threads
system.cpu06.int_regfile_reads                 156388                       # number of integer regfile reads
system.cpu06.int_regfile_writes                 83943                       # number of integer regfile writes
system.cpu06.fp_regfile_reads                   11141                       # number of floating regfile reads
system.cpu06.fp_regfile_writes                   8157                       # number of floating regfile writes
system.cpu06.misc_regfile_reads                   639                       # number of misc regfile reads
system.cpu06.misc_regfile_writes                  207                       # number of misc regfile writes
system.cpu06.dcache.tags.replacements             745                       # number of replacements
system.cpu06.dcache.tags.tagsinuse          16.204319                       # Cycle average of tags in use
system.cpu06.dcache.tags.total_refs             25106                       # Total number of references to valid blocks.
system.cpu06.dcache.tags.sampled_refs             805                       # Sample count of references to valid blocks.
system.cpu06.dcache.tags.avg_refs           31.187578                       # Average number of references to valid blocks.
system.cpu06.dcache.tags.warmup_cycle       935127560                       # Cycle when the warmup percentage was hit.
system.cpu06.dcache.tags.occ_blocks::cpu06.data    16.204319                       # Average occupied blocks per requestor
system.cpu06.dcache.tags.occ_percent::cpu06.data     0.253192                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_percent::total     0.253192                       # Average percentage of cache occupancy
system.cpu06.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.cpu06.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu06.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu06.dcache.tags.tag_accesses          113126                       # Number of tag accesses
system.cpu06.dcache.tags.data_accesses         113126                       # Number of data accesses
system.cpu06.dcache.ReadReq_hits::cpu06.data        19457                       # number of ReadReq hits
system.cpu06.dcache.ReadReq_hits::total         19457                       # number of ReadReq hits
system.cpu06.dcache.WriteReq_hits::cpu06.data         5265                       # number of WriteReq hits
system.cpu06.dcache.WriteReq_hits::total         5265                       # number of WriteReq hits
system.cpu06.dcache.LoadLockedReq_hits::cpu06.data           89                       # number of LoadLockedReq hits
system.cpu06.dcache.LoadLockedReq_hits::total           89                       # number of LoadLockedReq hits
system.cpu06.dcache.StoreCondReq_hits::cpu06.data           59                       # number of StoreCondReq hits
system.cpu06.dcache.StoreCondReq_hits::total           59                       # number of StoreCondReq hits
system.cpu06.dcache.demand_hits::cpu06.data        24722                       # number of demand (read+write) hits
system.cpu06.dcache.demand_hits::total          24722                       # number of demand (read+write) hits
system.cpu06.dcache.overall_hits::cpu06.data        24722                       # number of overall hits
system.cpu06.dcache.overall_hits::total         24722                       # number of overall hits
system.cpu06.dcache.ReadReq_misses::cpu06.data         2201                       # number of ReadReq misses
system.cpu06.dcache.ReadReq_misses::total         2201                       # number of ReadReq misses
system.cpu06.dcache.WriteReq_misses::cpu06.data          860                       # number of WriteReq misses
system.cpu06.dcache.WriteReq_misses::total          860                       # number of WriteReq misses
system.cpu06.dcache.LoadLockedReq_misses::cpu06.data           33                       # number of LoadLockedReq misses
system.cpu06.dcache.LoadLockedReq_misses::total           33                       # number of LoadLockedReq misses
system.cpu06.dcache.StoreCondReq_misses::cpu06.data           33                       # number of StoreCondReq misses
system.cpu06.dcache.StoreCondReq_misses::total           33                       # number of StoreCondReq misses
system.cpu06.dcache.demand_misses::cpu06.data         3061                       # number of demand (read+write) misses
system.cpu06.dcache.demand_misses::total         3061                       # number of demand (read+write) misses
system.cpu06.dcache.overall_misses::cpu06.data         3061                       # number of overall misses
system.cpu06.dcache.overall_misses::total         3061                       # number of overall misses
system.cpu06.dcache.ReadReq_miss_latency::cpu06.data    142643925                       # number of ReadReq miss cycles
system.cpu06.dcache.ReadReq_miss_latency::total    142643925                       # number of ReadReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::cpu06.data     88574182                       # number of WriteReq miss cycles
system.cpu06.dcache.WriteReq_miss_latency::total     88574182                       # number of WriteReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::cpu06.data      1004853                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.LoadLockedReq_miss_latency::total      1004853                       # number of LoadLockedReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::cpu06.data       412604                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondReq_miss_latency::total       412604                       # number of StoreCondReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::cpu06.data        23180                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.StoreCondFailReq_miss_latency::total        23180                       # number of StoreCondFailReq miss cycles
system.cpu06.dcache.demand_miss_latency::cpu06.data    231218107                       # number of demand (read+write) miss cycles
system.cpu06.dcache.demand_miss_latency::total    231218107                       # number of demand (read+write) miss cycles
system.cpu06.dcache.overall_miss_latency::cpu06.data    231218107                       # number of overall miss cycles
system.cpu06.dcache.overall_miss_latency::total    231218107                       # number of overall miss cycles
system.cpu06.dcache.ReadReq_accesses::cpu06.data        21658                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.ReadReq_accesses::total        21658                       # number of ReadReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::cpu06.data         6125                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.WriteReq_accesses::total         6125                       # number of WriteReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::cpu06.data          122                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.LoadLockedReq_accesses::total          122                       # number of LoadLockedReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::cpu06.data           92                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.StoreCondReq_accesses::total           92                       # number of StoreCondReq accesses(hits+misses)
system.cpu06.dcache.demand_accesses::cpu06.data        27783                       # number of demand (read+write) accesses
system.cpu06.dcache.demand_accesses::total        27783                       # number of demand (read+write) accesses
system.cpu06.dcache.overall_accesses::cpu06.data        27783                       # number of overall (read+write) accesses
system.cpu06.dcache.overall_accesses::total        27783                       # number of overall (read+write) accesses
system.cpu06.dcache.ReadReq_miss_rate::cpu06.data     0.101625                       # miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_miss_rate::total     0.101625                       # miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_miss_rate::cpu06.data     0.140408                       # miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_miss_rate::total     0.140408                       # miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::cpu06.data     0.270492                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_miss_rate::total     0.270492                       # miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::cpu06.data     0.358696                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_miss_rate::total     0.358696                       # miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_miss_rate::cpu06.data     0.110175                       # miss rate for demand accesses
system.cpu06.dcache.demand_miss_rate::total     0.110175                       # miss rate for demand accesses
system.cpu06.dcache.overall_miss_rate::cpu06.data     0.110175                       # miss rate for overall accesses
system.cpu06.dcache.overall_miss_rate::total     0.110175                       # miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_miss_latency::cpu06.data 64808.689232                       # average ReadReq miss latency
system.cpu06.dcache.ReadReq_avg_miss_latency::total 64808.689232                       # average ReadReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::cpu06.data 102993.234884                       # average WriteReq miss latency
system.cpu06.dcache.WriteReq_avg_miss_latency::total 102993.234884                       # average WriteReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::cpu06.data 30450.090909                       # average LoadLockedReq miss latency
system.cpu06.dcache.LoadLockedReq_avg_miss_latency::total 30450.090909                       # average LoadLockedReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::cpu06.data 12503.151515                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondReq_avg_miss_latency::total 12503.151515                       # average StoreCondReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::cpu06.data          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu06.dcache.demand_avg_miss_latency::cpu06.data 75536.787651                       # average overall miss latency
system.cpu06.dcache.demand_avg_miss_latency::total 75536.787651                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::cpu06.data 75536.787651                       # average overall miss latency
system.cpu06.dcache.overall_avg_miss_latency::total 75536.787651                       # average overall miss latency
system.cpu06.dcache.blocked_cycles::no_mshrs         2508                       # number of cycles access was blocked
system.cpu06.dcache.blocked_cycles::no_targets          115                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_mshrs             130                       # number of cycles access was blocked
system.cpu06.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_mshrs    19.292308                       # average number of cycles each access was blocked
system.cpu06.dcache.avg_blocked_cycles::no_targets          115                       # average number of cycles each access was blocked
system.cpu06.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu06.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu06.dcache.writebacks::writebacks          362                       # number of writebacks
system.cpu06.dcache.writebacks::total             362                       # number of writebacks
system.cpu06.dcache.ReadReq_mshr_hits::cpu06.data         1253                       # number of ReadReq MSHR hits
system.cpu06.dcache.ReadReq_mshr_hits::total         1253                       # number of ReadReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::cpu06.data          578                       # number of WriteReq MSHR hits
system.cpu06.dcache.WriteReq_mshr_hits::total          578                       # number of WriteReq MSHR hits
system.cpu06.dcache.LoadLockedReq_mshr_hits::cpu06.data           10                       # number of LoadLockedReq MSHR hits
system.cpu06.dcache.LoadLockedReq_mshr_hits::total           10                       # number of LoadLockedReq MSHR hits
system.cpu06.dcache.demand_mshr_hits::cpu06.data         1831                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.demand_mshr_hits::total         1831                       # number of demand (read+write) MSHR hits
system.cpu06.dcache.overall_mshr_hits::cpu06.data         1831                       # number of overall MSHR hits
system.cpu06.dcache.overall_mshr_hits::total         1831                       # number of overall MSHR hits
system.cpu06.dcache.ReadReq_mshr_misses::cpu06.data          948                       # number of ReadReq MSHR misses
system.cpu06.dcache.ReadReq_mshr_misses::total          948                       # number of ReadReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::cpu06.data          282                       # number of WriteReq MSHR misses
system.cpu06.dcache.WriteReq_mshr_misses::total          282                       # number of WriteReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::cpu06.data           23                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.LoadLockedReq_mshr_misses::total           23                       # number of LoadLockedReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::cpu06.data           33                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.StoreCondReq_mshr_misses::total           33                       # number of StoreCondReq MSHR misses
system.cpu06.dcache.demand_mshr_misses::cpu06.data         1230                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.demand_mshr_misses::total         1230                       # number of demand (read+write) MSHR misses
system.cpu06.dcache.overall_mshr_misses::cpu06.data         1230                       # number of overall MSHR misses
system.cpu06.dcache.overall_mshr_misses::total         1230                       # number of overall MSHR misses
system.cpu06.dcache.ReadReq_mshr_miss_latency::cpu06.data     39962320                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_latency::total     39962320                       # number of ReadReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::cpu06.data     23277338                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.WriteReq_mshr_miss_latency::total     23277338                       # number of WriteReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::cpu06.data       246867                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.LoadLockedReq_mshr_miss_latency::total       246867                       # number of LoadLockedReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::cpu06.data       375516                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondReq_mshr_miss_latency::total       375516                       # number of StoreCondReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::cpu06.data        22021                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.StoreCondFailReq_mshr_miss_latency::total        22021                       # number of StoreCondFailReq MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::cpu06.data     63239658                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.demand_mshr_miss_latency::total     63239658                       # number of demand (read+write) MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::cpu06.data     63239658                       # number of overall MSHR miss cycles
system.cpu06.dcache.overall_mshr_miss_latency::total     63239658                       # number of overall MSHR miss cycles
system.cpu06.dcache.ReadReq_mshr_miss_rate::cpu06.data     0.043771                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.ReadReq_mshr_miss_rate::total     0.043771                       # mshr miss rate for ReadReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::cpu06.data     0.046041                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.WriteReq_mshr_miss_rate::total     0.046041                       # mshr miss rate for WriteReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::cpu06.data     0.188525                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.LoadLockedReq_mshr_miss_rate::total     0.188525                       # mshr miss rate for LoadLockedReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::cpu06.data     0.358696                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.StoreCondReq_mshr_miss_rate::total     0.358696                       # mshr miss rate for StoreCondReq accesses
system.cpu06.dcache.demand_mshr_miss_rate::cpu06.data     0.044272                       # mshr miss rate for demand accesses
system.cpu06.dcache.demand_mshr_miss_rate::total     0.044272                       # mshr miss rate for demand accesses
system.cpu06.dcache.overall_mshr_miss_rate::cpu06.data     0.044272                       # mshr miss rate for overall accesses
system.cpu06.dcache.overall_mshr_miss_rate::total     0.044272                       # mshr miss rate for overall accesses
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::cpu06.data 42154.345992                       # average ReadReq mshr miss latency
system.cpu06.dcache.ReadReq_avg_mshr_miss_latency::total 42154.345992                       # average ReadReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::cpu06.data 82543.751773                       # average WriteReq mshr miss latency
system.cpu06.dcache.WriteReq_avg_mshr_miss_latency::total 82543.751773                       # average WriteReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu06.data 10733.347826                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10733.347826                       # average LoadLockedReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::cpu06.data 11379.272727                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondReq_avg_mshr_miss_latency::total 11379.272727                       # average StoreCondReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu06.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::cpu06.data 51414.356098                       # average overall mshr miss latency
system.cpu06.dcache.demand_avg_mshr_miss_latency::total 51414.356098                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::cpu06.data 51414.356098                       # average overall mshr miss latency
system.cpu06.dcache.overall_avg_mshr_miss_latency::total 51414.356098                       # average overall mshr miss latency
system.cpu06.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu06.icache.tags.replacements             342                       # number of replacements
system.cpu06.icache.tags.tagsinuse          96.366898                       # Cycle average of tags in use
system.cpu06.icache.tags.total_refs             25124                       # Total number of references to valid blocks.
system.cpu06.icache.tags.sampled_refs             799                       # Sample count of references to valid blocks.
system.cpu06.icache.tags.avg_refs           31.444305                       # Average number of references to valid blocks.
system.cpu06.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu06.icache.tags.occ_blocks::cpu06.inst    96.366898                       # Average occupied blocks per requestor
system.cpu06.icache.tags.occ_percent::cpu06.inst     0.188217                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_percent::total     0.188217                       # Average percentage of cache occupancy
system.cpu06.icache.tags.occ_task_id_blocks::1024          457                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::1           78                       # Occupied blocks per task id
system.cpu06.icache.tags.age_task_id_blocks_1024::2          379                       # Occupied blocks per task id
system.cpu06.icache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
system.cpu06.icache.tags.tag_accesses           52871                       # Number of tag accesses
system.cpu06.icache.tags.data_accesses          52871                       # Number of data accesses
system.cpu06.icache.ReadReq_hits::cpu06.inst        25124                       # number of ReadReq hits
system.cpu06.icache.ReadReq_hits::total         25124                       # number of ReadReq hits
system.cpu06.icache.demand_hits::cpu06.inst        25124                       # number of demand (read+write) hits
system.cpu06.icache.demand_hits::total          25124                       # number of demand (read+write) hits
system.cpu06.icache.overall_hits::cpu06.inst        25124                       # number of overall hits
system.cpu06.icache.overall_hits::total         25124                       # number of overall hits
system.cpu06.icache.ReadReq_misses::cpu06.inst          912                       # number of ReadReq misses
system.cpu06.icache.ReadReq_misses::total          912                       # number of ReadReq misses
system.cpu06.icache.demand_misses::cpu06.inst          912                       # number of demand (read+write) misses
system.cpu06.icache.demand_misses::total          912                       # number of demand (read+write) misses
system.cpu06.icache.overall_misses::cpu06.inst          912                       # number of overall misses
system.cpu06.icache.overall_misses::total          912                       # number of overall misses
system.cpu06.icache.ReadReq_miss_latency::cpu06.inst     35009913                       # number of ReadReq miss cycles
system.cpu06.icache.ReadReq_miss_latency::total     35009913                       # number of ReadReq miss cycles
system.cpu06.icache.demand_miss_latency::cpu06.inst     35009913                       # number of demand (read+write) miss cycles
system.cpu06.icache.demand_miss_latency::total     35009913                       # number of demand (read+write) miss cycles
system.cpu06.icache.overall_miss_latency::cpu06.inst     35009913                       # number of overall miss cycles
system.cpu06.icache.overall_miss_latency::total     35009913                       # number of overall miss cycles
system.cpu06.icache.ReadReq_accesses::cpu06.inst        26036                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.ReadReq_accesses::total        26036                       # number of ReadReq accesses(hits+misses)
system.cpu06.icache.demand_accesses::cpu06.inst        26036                       # number of demand (read+write) accesses
system.cpu06.icache.demand_accesses::total        26036                       # number of demand (read+write) accesses
system.cpu06.icache.overall_accesses::cpu06.inst        26036                       # number of overall (read+write) accesses
system.cpu06.icache.overall_accesses::total        26036                       # number of overall (read+write) accesses
system.cpu06.icache.ReadReq_miss_rate::cpu06.inst     0.035028                       # miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_miss_rate::total     0.035028                       # miss rate for ReadReq accesses
system.cpu06.icache.demand_miss_rate::cpu06.inst     0.035028                       # miss rate for demand accesses
system.cpu06.icache.demand_miss_rate::total     0.035028                       # miss rate for demand accesses
system.cpu06.icache.overall_miss_rate::cpu06.inst     0.035028                       # miss rate for overall accesses
system.cpu06.icache.overall_miss_rate::total     0.035028                       # miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_miss_latency::cpu06.inst 38388.062500                       # average ReadReq miss latency
system.cpu06.icache.ReadReq_avg_miss_latency::total 38388.062500                       # average ReadReq miss latency
system.cpu06.icache.demand_avg_miss_latency::cpu06.inst 38388.062500                       # average overall miss latency
system.cpu06.icache.demand_avg_miss_latency::total 38388.062500                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::cpu06.inst 38388.062500                       # average overall miss latency
system.cpu06.icache.overall_avg_miss_latency::total 38388.062500                       # average overall miss latency
system.cpu06.icache.blocked_cycles::no_mshrs           27                       # number of cycles access was blocked
system.cpu06.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_mshrs               2                       # number of cycles access was blocked
system.cpu06.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu06.icache.avg_blocked_cycles::no_mshrs    13.500000                       # average number of cycles each access was blocked
system.cpu06.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu06.icache.fast_writes                     0                       # number of fast writes performed
system.cpu06.icache.cache_copies                    0                       # number of cache copies performed
system.cpu06.icache.writebacks::writebacks          342                       # number of writebacks
system.cpu06.icache.writebacks::total             342                       # number of writebacks
system.cpu06.icache.ReadReq_mshr_hits::cpu06.inst          113                       # number of ReadReq MSHR hits
system.cpu06.icache.ReadReq_mshr_hits::total          113                       # number of ReadReq MSHR hits
system.cpu06.icache.demand_mshr_hits::cpu06.inst          113                       # number of demand (read+write) MSHR hits
system.cpu06.icache.demand_mshr_hits::total          113                       # number of demand (read+write) MSHR hits
system.cpu06.icache.overall_mshr_hits::cpu06.inst          113                       # number of overall MSHR hits
system.cpu06.icache.overall_mshr_hits::total          113                       # number of overall MSHR hits
system.cpu06.icache.ReadReq_mshr_misses::cpu06.inst          799                       # number of ReadReq MSHR misses
system.cpu06.icache.ReadReq_mshr_misses::total          799                       # number of ReadReq MSHR misses
system.cpu06.icache.demand_mshr_misses::cpu06.inst          799                       # number of demand (read+write) MSHR misses
system.cpu06.icache.demand_mshr_misses::total          799                       # number of demand (read+write) MSHR misses
system.cpu06.icache.overall_mshr_misses::cpu06.inst          799                       # number of overall MSHR misses
system.cpu06.icache.overall_mshr_misses::total          799                       # number of overall MSHR misses
system.cpu06.icache.ReadReq_mshr_miss_latency::cpu06.inst     26516761                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_latency::total     26516761                       # number of ReadReq MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::cpu06.inst     26516761                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.demand_mshr_miss_latency::total     26516761                       # number of demand (read+write) MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::cpu06.inst     26516761                       # number of overall MSHR miss cycles
system.cpu06.icache.overall_mshr_miss_latency::total     26516761                       # number of overall MSHR miss cycles
system.cpu06.icache.ReadReq_mshr_miss_rate::cpu06.inst     0.030688                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.ReadReq_mshr_miss_rate::total     0.030688                       # mshr miss rate for ReadReq accesses
system.cpu06.icache.demand_mshr_miss_rate::cpu06.inst     0.030688                       # mshr miss rate for demand accesses
system.cpu06.icache.demand_mshr_miss_rate::total     0.030688                       # mshr miss rate for demand accesses
system.cpu06.icache.overall_mshr_miss_rate::cpu06.inst     0.030688                       # mshr miss rate for overall accesses
system.cpu06.icache.overall_mshr_miss_rate::total     0.030688                       # mshr miss rate for overall accesses
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::cpu06.inst 33187.435544                       # average ReadReq mshr miss latency
system.cpu06.icache.ReadReq_avg_mshr_miss_latency::total 33187.435544                       # average ReadReq mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::cpu06.inst 33187.435544                       # average overall mshr miss latency
system.cpu06.icache.demand_avg_mshr_miss_latency::total 33187.435544                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::cpu06.inst 33187.435544                       # average overall mshr miss latency
system.cpu06.icache.overall_avg_mshr_miss_latency::total 33187.435544                       # average overall mshr miss latency
system.cpu06.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.branchPred.lookups                  7077                       # Number of BP lookups
system.cpu07.branchPred.condPredicted            5619                       # Number of conditional branches predicted
system.cpu07.branchPred.condIncorrect             625                       # Number of conditional branches incorrect
system.cpu07.branchPred.BTBLookups               5740                       # Number of BTB lookups
system.cpu07.branchPred.BTBHits                  1928                       # Number of BTB hits
system.cpu07.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu07.branchPred.BTBHitPct           33.588850                       # BTB Hit Percentage
system.cpu07.branchPred.usedRAS                   552                       # Number of times the RAS was used to get a target.
system.cpu07.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu07.branchPred.indirectLookups            66                       # Number of indirect predictor lookups.
system.cpu07.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu07.branchPred.indirectMisses             66                       # Number of indirect misses.
system.cpu07.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu07.dtb.fetch_hits                         0                       # ITB hits
system.cpu07.dtb.fetch_misses                       0                       # ITB misses
system.cpu07.dtb.fetch_acv                          0                       # ITB acv
system.cpu07.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu07.dtb.read_hits                       5976                       # DTB read hits
system.cpu07.dtb.read_misses                      303                       # DTB read misses
system.cpu07.dtb.read_acv                           0                       # DTB read access violations
system.cpu07.dtb.read_accesses                   6279                       # DTB read accesses
system.cpu07.dtb.write_hits                      3190                       # DTB write hits
system.cpu07.dtb.write_misses                      25                       # DTB write misses
system.cpu07.dtb.write_acv                          0                       # DTB write access violations
system.cpu07.dtb.write_accesses                  3215                       # DTB write accesses
system.cpu07.dtb.data_hits                       9166                       # DTB hits
system.cpu07.dtb.data_misses                      328                       # DTB misses
system.cpu07.dtb.data_acv                           0                       # DTB access violations
system.cpu07.dtb.data_accesses                   9494                       # DTB accesses
system.cpu07.itb.fetch_hits                      5949                       # ITB hits
system.cpu07.itb.fetch_misses                      71                       # ITB misses
system.cpu07.itb.fetch_acv                          0                       # ITB acv
system.cpu07.itb.fetch_accesses                  6020                       # ITB accesses
system.cpu07.itb.read_hits                          0                       # DTB read hits
system.cpu07.itb.read_misses                        0                       # DTB read misses
system.cpu07.itb.read_acv                           0                       # DTB read access violations
system.cpu07.itb.read_accesses                      0                       # DTB read accesses
system.cpu07.itb.write_hits                         0                       # DTB write hits
system.cpu07.itb.write_misses                       0                       # DTB write misses
system.cpu07.itb.write_acv                          0                       # DTB write access violations
system.cpu07.itb.write_accesses                     0                       # DTB write accesses
system.cpu07.itb.data_hits                          0                       # DTB hits
system.cpu07.itb.data_misses                        0                       # DTB misses
system.cpu07.itb.data_acv                           0                       # DTB access violations
system.cpu07.itb.data_accesses                      0                       # DTB accesses
system.cpu07.numCycles                          83683                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.fetch.icacheStallCycles             4595                       # Number of cycles fetch is stalled on an Icache miss
system.cpu07.fetch.Insts                        54703                       # Number of instructions fetch has processed
system.cpu07.fetch.Branches                      7077                       # Number of branches that fetch encountered
system.cpu07.fetch.predictedBranches             2480                       # Number of branches that fetch has predicted taken
system.cpu07.fetch.Cycles                       21085                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu07.fetch.SquashCycles                  1407                       # Number of cycles fetch has spent squashing
system.cpu07.fetch.MiscStallCycles                 33                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu07.fetch.NoActiveThreadStallCycles        48482                       # Number of stall cycles due to no active thread to fetch from
system.cpu07.fetch.PendingTrapStallCycles         1796                       # Number of stall cycles due to pending traps
system.cpu07.fetch.CacheLines                    5949                       # Number of cache lines fetched
system.cpu07.fetch.IcacheSquashes                 248                       # Number of outstanding Icache misses that were squashed
system.cpu07.fetch.rateDist::samples            76694                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::mean            0.713263                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::stdev           2.120487                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::0                  67566     88.10%     88.10% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::1                    571      0.74%     88.84% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::2                    632      0.82%     89.67% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::3                    755      0.98%     90.65% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::4                   1132      1.48%     92.13% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::5                    327      0.43%     92.55% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::6                    450      0.59%     93.14% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::7                    348      0.45%     93.59% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::8                   4913      6.41%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.rateDist::total              76694                       # Number of instructions fetched each cycle (Total)
system.cpu07.fetch.branchRate                0.084569                       # Number of branch fetches per cycle
system.cpu07.fetch.rate                      0.653693                       # Number of inst fetches per cycle
system.cpu07.decode.IdleCycles                   6573                       # Number of cycles decode is idle
system.cpu07.decode.BlockedCycles               14161                       # Number of cycles decode is blocked
system.cpu07.decode.RunCycles                    5835                       # Number of cycles decode is running
system.cpu07.decode.UnblockCycles                1157                       # Number of cycles decode is unblocking
system.cpu07.decode.SquashCycles                  486                       # Number of cycles decode is squashing
system.cpu07.decode.BranchResolved                587                       # Number of times decode resolved a branch
system.cpu07.decode.BranchMispred                 223                       # Number of times decode detected a branch misprediction
system.cpu07.decode.DecodedInsts                46538                       # Number of instructions handled by decode
system.cpu07.decode.SquashedInsts                 902                       # Number of squashed instructions handled by decode
system.cpu07.rename.SquashCycles                  486                       # Number of cycles rename is squashing
system.cpu07.rename.IdleCycles                   7232                       # Number of cycles rename is idle
system.cpu07.rename.BlockCycles                  6752                       # Number of cycles rename is blocking
system.cpu07.rename.serializeStallCycles         5585                       # count of cycles rename stalled for serializing inst
system.cpu07.rename.RunCycles                    6266                       # Number of cycles rename is running
system.cpu07.rename.UnblockCycles                1891                       # Number of cycles rename is unblocking
system.cpu07.rename.RenamedInsts                44646                       # Number of instructions processed by rename
system.cpu07.rename.ROBFullEvents                 315                       # Number of times rename has blocked due to ROB full
system.cpu07.rename.IQFullEvents                  487                       # Number of times rename has blocked due to IQ full
system.cpu07.rename.LQFullEvents                  809                       # Number of times rename has blocked due to LQ full
system.cpu07.rename.SQFullEvents                   67                       # Number of times rename has blocked due to SQ full
system.cpu07.rename.RenamedOperands             33035                       # Number of destination operands rename has renamed
system.cpu07.rename.RenameLookups               63897                       # Number of register rename lookups that rename has made
system.cpu07.rename.int_rename_lookups          51275                       # Number of integer rename lookups
system.cpu07.rename.fp_rename_lookups           12618                       # Number of floating rename lookups
system.cpu07.rename.CommittedMaps               22086                       # Number of HB maps that are committed
system.cpu07.rename.UndoneMaps                  10949                       # Number of HB maps that are undone due to squashing
system.cpu07.rename.serializingInsts               97                       # count of serializing insts renamed
system.cpu07.rename.tempSerializingInsts           83                       # count of temporary serializing insts renamed
system.cpu07.rename.skidInsts                    4290                       # count of insts added to the skid buffer
system.cpu07.memDep0.insertedLoads               6042                       # Number of loads inserted to the mem dependence unit.
system.cpu07.memDep0.insertedStores              3911                       # Number of stores inserted to the mem dependence unit.
system.cpu07.memDep0.conflictingLoads             264                       # Number of conflicting loads.
system.cpu07.memDep0.conflictingStores            188                       # Number of conflicting stores.
system.cpu07.iq.iqInstsAdded                    40324                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu07.iq.iqNonSpecInstsAdded                98                       # Number of non-speculative instructions added to the IQ
system.cpu07.iq.iqInstsIssued                   38160                       # Number of instructions issued
system.cpu07.iq.iqSquashedInstsIssued             251                       # Number of squashed instructions issued
system.cpu07.iq.iqSquashedInstsExamined         11735                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu07.iq.iqSquashedOperandsExamined         5850                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu07.iq.iqSquashedNonSpecRemoved           21                       # Number of squashed non-spec instructions that were removed
system.cpu07.iq.issued_per_cycle::samples        76694                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::mean       0.497562                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::stdev      1.532701                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::0             67127     87.53%     87.53% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::1              1805      2.35%     89.88% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::2              1335      1.74%     91.62% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::3              1092      1.42%     93.04% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::4              1315      1.71%     94.76% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::5               902      1.18%     95.93% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::6              1806      2.35%     98.29% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::7               693      0.90%     99.19% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::8               619      0.81%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu07.iq.issued_per_cycle::total         76694                       # Number of insts issued each cycle
system.cpu07.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntAlu                   941     49.37%     49.37% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntMult                    0      0.00%     49.37% # attempts to use FU when none available
system.cpu07.iq.fu_full::IntDiv                     0      0.00%     49.37% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatAdd                  82      4.30%     53.67% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCmp                   0      0.00%     53.67% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatCvt                   0      0.00%     53.67% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatMult                369     19.36%     73.03% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatDiv                   0      0.00%     73.03% # attempts to use FU when none available
system.cpu07.iq.fu_full::FloatSqrt                  0      0.00%     73.03% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAdd                    0      0.00%     73.03% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAddAcc                 0      0.00%     73.03% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdAlu                    0      0.00%     73.03% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCmp                    0      0.00%     73.03% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdCvt                    0      0.00%     73.03% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMisc                   0      0.00%     73.03% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMult                   0      0.00%     73.03% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdMultAcc                0      0.00%     73.03% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShift                  0      0.00%     73.03% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdShiftAcc               0      0.00%     73.03% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdSqrt                   0      0.00%     73.03% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAdd               0      0.00%     73.03% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatAlu               0      0.00%     73.03% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCmp               0      0.00%     73.03% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatCvt               0      0.00%     73.03% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatDiv               0      0.00%     73.03% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMisc              0      0.00%     73.03% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMult              0      0.00%     73.03% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.03% # attempts to use FU when none available
system.cpu07.iq.fu_full::SimdFloatSqrt              0      0.00%     73.03% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemRead                  404     21.20%     94.23% # attempts to use FU when none available
system.cpu07.iq.fu_full::MemWrite                 110      5.77%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu07.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu07.iq.FU_type_0::IntAlu               23303     61.07%     61.08% # Type of FU issued
system.cpu07.iq.FU_type_0::IntMult                189      0.50%     61.57% # Type of FU issued
system.cpu07.iq.FU_type_0::IntDiv                   0      0.00%     61.57% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatAdd              2919      7.65%     69.22% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCmp                 0      0.00%     69.22% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatCvt                 0      0.00%     69.22% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatMult             1928      5.05%     74.27% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatDiv                 0      0.00%     74.27% # Type of FU issued
system.cpu07.iq.FU_type_0::FloatSqrt                0      0.00%     74.27% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAdd                  0      0.00%     74.27% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAddAcc               0      0.00%     74.27% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdAlu                  0      0.00%     74.27% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCmp                  0      0.00%     74.27% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdCvt                  0      0.00%     74.27% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMisc                 0      0.00%     74.27% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMult                 0      0.00%     74.27% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdMultAcc              0      0.00%     74.27% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShift                0      0.00%     74.27% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.27% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdSqrt                 0      0.00%     74.27% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.27% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.27% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.27% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.27% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.27% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.27% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMult            0      0.00%     74.27% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.27% # Type of FU issued
system.cpu07.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.27% # Type of FU issued
system.cpu07.iq.FU_type_0::MemRead               6500     17.03%     91.31% # Type of FU issued
system.cpu07.iq.FU_type_0::MemWrite              3317      8.69%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu07.iq.FU_type_0::total                38160                       # Type of FU issued
system.cpu07.iq.rate                         0.456007                       # Inst issue rate
system.cpu07.iq.fu_busy_cnt                      1906                       # FU busy when requested
system.cpu07.iq.fu_busy_rate                 0.049948                       # FU busy rate (busy events/executed inst)
system.cpu07.iq.int_inst_queue_reads           131287                       # Number of integer instruction queue reads
system.cpu07.iq.int_inst_queue_writes           38915                       # Number of integer instruction queue writes
system.cpu07.iq.int_inst_queue_wakeup_accesses        25544                       # Number of integer instruction queue wakeup accesses
system.cpu07.iq.fp_inst_queue_reads             23884                       # Number of floating instruction queue reads
system.cpu07.iq.fp_inst_queue_writes            13262                       # Number of floating instruction queue writes
system.cpu07.iq.fp_inst_queue_wakeup_accesses        10363                       # Number of floating instruction queue wakeup accesses
system.cpu07.iq.int_alu_accesses                27760                       # Number of integer alu accesses
system.cpu07.iq.fp_alu_accesses                 12302                       # Number of floating point alu accesses
system.cpu07.iew.lsq.thread0.forwLoads            210                       # Number of loads that had data forwarded from stores
system.cpu07.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu07.iew.lsq.thread0.squashedLoads         1629                       # Number of loads squashed
system.cpu07.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu07.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.cpu07.iew.lsq.thread0.squashedStores         1121                       # Number of stores squashed
system.cpu07.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu07.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu07.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu07.iew.lsq.thread0.cacheBlocked          846                       # Number of times an access to memory failed due to the cache being blocked
system.cpu07.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu07.iew.iewSquashCycles                  486                       # Number of cycles IEW is squashing
system.cpu07.iew.iewBlockCycles                  1751                       # Number of cycles IEW is blocking
system.cpu07.iew.iewUnblockCycles                1481                       # Number of cycles IEW is unblocking
system.cpu07.iew.iewDispatchedInsts             41849                       # Number of instructions dispatched to IQ
system.cpu07.iew.iewDispSquashedInsts             137                       # Number of squashed instructions skipped by dispatch
system.cpu07.iew.iewDispLoadInsts                6042                       # Number of dispatched load instructions
system.cpu07.iew.iewDispStoreInsts               3911                       # Number of dispatched store instructions
system.cpu07.iew.iewDispNonSpecInsts               78                       # Number of dispatched non-speculative instructions
system.cpu07.iew.iewIQFullEvents                   20                       # Number of times the IQ has become full, causing a stall
system.cpu07.iew.iewLSQFullEvents                1450                       # Number of times the LSQ has become full, causing a stall
system.cpu07.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.cpu07.iew.predictedTakenIncorrect          117                       # Number of branches that were predicted taken incorrectly
system.cpu07.iew.predictedNotTakenIncorrect          367                       # Number of branches that were predicted not taken incorrectly
system.cpu07.iew.branchMispredicts                484                       # Number of branch mispredicts detected at execute
system.cpu07.iew.iewExecutedInsts               37325                       # Number of executed instructions
system.cpu07.iew.iewExecLoadInsts                6279                       # Number of load instructions executed
system.cpu07.iew.iewExecSquashedInsts             835                       # Number of squashed instructions skipped in execute
system.cpu07.iew.exec_swp                           0                       # number of swp insts executed
system.cpu07.iew.exec_nop                        1427                       # number of nop insts executed
system.cpu07.iew.exec_refs                       9494                       # number of memory reference insts executed
system.cpu07.iew.exec_branches                   4834                       # Number of branches executed
system.cpu07.iew.exec_stores                     3215                       # Number of stores executed
system.cpu07.iew.exec_rate                   0.446028                       # Inst execution rate
system.cpu07.iew.wb_sent                        36415                       # cumulative count of insts sent to commit
system.cpu07.iew.wb_count                       35907                       # cumulative count of insts written-back
system.cpu07.iew.wb_producers                   21278                       # num instructions producing a value
system.cpu07.iew.wb_consumers                   30186                       # num instructions consuming a value
system.cpu07.iew.wb_rate                     0.429084                       # insts written-back per cycle
system.cpu07.iew.wb_fanout                   0.704896                       # average fanout of values written-back
system.cpu07.commit.commitSquashedInsts         12052                       # The number of squashed insts skipped by commit
system.cpu07.commit.commitNonSpecStalls            77                       # The number of times commit has been forced to stall to communicate backwards
system.cpu07.commit.branchMispredicts             408                       # The number of times a branch was mispredicted
system.cpu07.commit.committed_per_cycle::samples        26367                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::mean     1.120567                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::stdev     2.443767                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::0        20225     76.71%     76.71% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::1          895      3.39%     80.10% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::2         1081      4.10%     84.20% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::3          610      2.31%     86.51% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::4          601      2.28%     88.79% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::5          250      0.95%     89.74% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::6          198      0.75%     90.49% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::7          239      0.91%     91.40% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::8         2268      8.60%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu07.commit.committed_per_cycle::total        26367                       # Number of insts commited each cycle
system.cpu07.commit.committedInsts              29546                       # Number of instructions committed
system.cpu07.commit.committedOps                29546                       # Number of ops (including micro ops) committed
system.cpu07.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu07.commit.refs                         7203                       # Number of memory references committed
system.cpu07.commit.loads                        4413                       # Number of loads committed
system.cpu07.commit.membars                        17                       # Number of memory barriers committed
system.cpu07.commit.branches                     3498                       # Number of branches committed
system.cpu07.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu07.commit.int_insts                   24041                       # Number of committed integer instructions.
system.cpu07.commit.function_calls                216                       # Number of function calls committed.
system.cpu07.commit.op_class_0::No_OpClass          863      2.92%      2.92% # Class of committed instruction
system.cpu07.commit.op_class_0::IntAlu          16552     56.02%     58.94% # Class of committed instruction
system.cpu07.commit.op_class_0::IntMult           113      0.38%     59.32% # Class of committed instruction
system.cpu07.commit.op_class_0::IntDiv              0      0.00%     59.32% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatAdd         2878      9.74%     69.07% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCmp            0      0.00%     69.07% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatCvt            0      0.00%     69.07% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatMult         1920      6.50%     75.56% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatDiv            0      0.00%     75.56% # Class of committed instruction
system.cpu07.commit.op_class_0::FloatSqrt            0      0.00%     75.56% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAdd             0      0.00%     75.56% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAddAcc            0      0.00%     75.56% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdAlu             0      0.00%     75.56% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCmp             0      0.00%     75.56% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdCvt             0      0.00%     75.56% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMisc            0      0.00%     75.56% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMult            0      0.00%     75.56% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdMultAcc            0      0.00%     75.56% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShift            0      0.00%     75.56% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdShiftAcc            0      0.00%     75.56% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdSqrt            0      0.00%     75.56% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAdd            0      0.00%     75.56% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatAlu            0      0.00%     75.56% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCmp            0      0.00%     75.56% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatCvt            0      0.00%     75.56% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatDiv            0      0.00%     75.56% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMisc            0      0.00%     75.56% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMult            0      0.00%     75.56% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.56% # Class of committed instruction
system.cpu07.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.56% # Class of committed instruction
system.cpu07.commit.op_class_0::MemRead          4430     14.99%     90.56% # Class of committed instruction
system.cpu07.commit.op_class_0::MemWrite         2790      9.44%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu07.commit.op_class_0::total           29546                       # Class of committed instruction
system.cpu07.commit.bw_lim_events                2268                       # number cycles where commit BW limit reached
system.cpu07.rob.rob_reads                      64891                       # The number of ROB reads
system.cpu07.rob.rob_writes                     85027                       # The number of ROB writes
system.cpu07.timesIdled                           113                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu07.idleCycles                          6989                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu07.quiesceCycles                    1017264                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu07.committedInsts                     28687                       # Number of Instructions Simulated
system.cpu07.committedOps                       28687                       # Number of Ops (including micro ops) Simulated
system.cpu07.cpi                             2.917105                       # CPI: Cycles Per Instruction
system.cpu07.cpi_total                       2.917105                       # CPI: Total CPI of All Threads
system.cpu07.ipc                             0.342806                       # IPC: Instructions Per Cycle
system.cpu07.ipc_total                       0.342806                       # IPC: Total IPC of All Threads
system.cpu07.int_regfile_reads                  43793                       # number of integer regfile reads
system.cpu07.int_regfile_writes                 19894                       # number of integer regfile writes
system.cpu07.fp_regfile_reads                   11108                       # number of floating regfile reads
system.cpu07.fp_regfile_writes                   8119                       # number of floating regfile writes
system.cpu07.misc_regfile_reads                    98                       # number of misc regfile reads
system.cpu07.misc_regfile_writes                   48                       # number of misc regfile writes
system.cpu07.dcache.tags.replacements             388                       # number of replacements
system.cpu07.dcache.tags.tagsinuse          14.928275                       # Cycle average of tags in use
system.cpu07.dcache.tags.total_refs              6068                       # Total number of references to valid blocks.
system.cpu07.dcache.tags.sampled_refs             447                       # Sample count of references to valid blocks.
system.cpu07.dcache.tags.avg_refs           13.574944                       # Average number of references to valid blocks.
system.cpu07.dcache.tags.warmup_cycle      1113455936                       # Cycle when the warmup percentage was hit.
system.cpu07.dcache.tags.occ_blocks::cpu07.data    14.928275                       # Average occupied blocks per requestor
system.cpu07.dcache.tags.occ_percent::cpu07.data     0.233254                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_percent::total     0.233254                       # Average percentage of cache occupancy
system.cpu07.dcache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu07.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu07.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu07.dcache.tags.tag_accesses           31682                       # Number of tag accesses
system.cpu07.dcache.tags.data_accesses          31682                       # Number of data accesses
system.cpu07.dcache.ReadReq_hits::cpu07.data         3737                       # number of ReadReq hits
system.cpu07.dcache.ReadReq_hits::total          3737                       # number of ReadReq hits
system.cpu07.dcache.WriteReq_hits::cpu07.data         2287                       # number of WriteReq hits
system.cpu07.dcache.WriteReq_hits::total         2287                       # number of WriteReq hits
system.cpu07.dcache.LoadLockedReq_hits::cpu07.data           22                       # number of LoadLockedReq hits
system.cpu07.dcache.LoadLockedReq_hits::total           22                       # number of LoadLockedReq hits
system.cpu07.dcache.StoreCondReq_hits::cpu07.data           12                       # number of StoreCondReq hits
system.cpu07.dcache.StoreCondReq_hits::total           12                       # number of StoreCondReq hits
system.cpu07.dcache.demand_hits::cpu07.data         6024                       # number of demand (read+write) hits
system.cpu07.dcache.demand_hits::total           6024                       # number of demand (read+write) hits
system.cpu07.dcache.overall_hits::cpu07.data         6024                       # number of overall hits
system.cpu07.dcache.overall_hits::total          6024                       # number of overall hits
system.cpu07.dcache.ReadReq_misses::cpu07.data         1247                       # number of ReadReq misses
system.cpu07.dcache.ReadReq_misses::total         1247                       # number of ReadReq misses
system.cpu07.dcache.WriteReq_misses::cpu07.data          481                       # number of WriteReq misses
system.cpu07.dcache.WriteReq_misses::total          481                       # number of WriteReq misses
system.cpu07.dcache.LoadLockedReq_misses::cpu07.data            5                       # number of LoadLockedReq misses
system.cpu07.dcache.LoadLockedReq_misses::total            5                       # number of LoadLockedReq misses
system.cpu07.dcache.StoreCondReq_misses::cpu07.data           10                       # number of StoreCondReq misses
system.cpu07.dcache.StoreCondReq_misses::total           10                       # number of StoreCondReq misses
system.cpu07.dcache.demand_misses::cpu07.data         1728                       # number of demand (read+write) misses
system.cpu07.dcache.demand_misses::total         1728                       # number of demand (read+write) misses
system.cpu07.dcache.overall_misses::cpu07.data         1728                       # number of overall misses
system.cpu07.dcache.overall_misses::total         1728                       # number of overall misses
system.cpu07.dcache.ReadReq_miss_latency::cpu07.data    103428001                       # number of ReadReq miss cycles
system.cpu07.dcache.ReadReq_miss_latency::total    103428001                       # number of ReadReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::cpu07.data     67077056                       # number of WriteReq miss cycles
system.cpu07.dcache.WriteReq_miss_latency::total     67077056                       # number of WriteReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::cpu07.data       341905                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.LoadLockedReq_miss_latency::total       341905                       # number of LoadLockedReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::cpu07.data       249185                       # number of StoreCondReq miss cycles
system.cpu07.dcache.StoreCondReq_miss_latency::total       249185                       # number of StoreCondReq miss cycles
system.cpu07.dcache.demand_miss_latency::cpu07.data    170505057                       # number of demand (read+write) miss cycles
system.cpu07.dcache.demand_miss_latency::total    170505057                       # number of demand (read+write) miss cycles
system.cpu07.dcache.overall_miss_latency::cpu07.data    170505057                       # number of overall miss cycles
system.cpu07.dcache.overall_miss_latency::total    170505057                       # number of overall miss cycles
system.cpu07.dcache.ReadReq_accesses::cpu07.data         4984                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.ReadReq_accesses::total         4984                       # number of ReadReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::cpu07.data         2768                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.WriteReq_accesses::total         2768                       # number of WriteReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::cpu07.data           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.LoadLockedReq_accesses::total           27                       # number of LoadLockedReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::cpu07.data           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.StoreCondReq_accesses::total           22                       # number of StoreCondReq accesses(hits+misses)
system.cpu07.dcache.demand_accesses::cpu07.data         7752                       # number of demand (read+write) accesses
system.cpu07.dcache.demand_accesses::total         7752                       # number of demand (read+write) accesses
system.cpu07.dcache.overall_accesses::cpu07.data         7752                       # number of overall (read+write) accesses
system.cpu07.dcache.overall_accesses::total         7752                       # number of overall (read+write) accesses
system.cpu07.dcache.ReadReq_miss_rate::cpu07.data     0.250201                       # miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_miss_rate::total     0.250201                       # miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_miss_rate::cpu07.data     0.173772                       # miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_miss_rate::total     0.173772                       # miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::cpu07.data     0.185185                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_miss_rate::total     0.185185                       # miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::cpu07.data     0.454545                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_miss_rate::total     0.454545                       # miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_miss_rate::cpu07.data     0.222910                       # miss rate for demand accesses
system.cpu07.dcache.demand_miss_rate::total     0.222910                       # miss rate for demand accesses
system.cpu07.dcache.overall_miss_rate::cpu07.data     0.222910                       # miss rate for overall accesses
system.cpu07.dcache.overall_miss_rate::total     0.222910                       # miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_miss_latency::cpu07.data 82941.460305                       # average ReadReq miss latency
system.cpu07.dcache.ReadReq_avg_miss_latency::total 82941.460305                       # average ReadReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::cpu07.data 139453.338877                       # average WriteReq miss latency
system.cpu07.dcache.WriteReq_avg_miss_latency::total 139453.338877                       # average WriteReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::cpu07.data        68381                       # average LoadLockedReq miss latency
system.cpu07.dcache.LoadLockedReq_avg_miss_latency::total        68381                       # average LoadLockedReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::cpu07.data 24918.500000                       # average StoreCondReq miss latency
system.cpu07.dcache.StoreCondReq_avg_miss_latency::total 24918.500000                       # average StoreCondReq miss latency
system.cpu07.dcache.demand_avg_miss_latency::cpu07.data 98671.907986                       # average overall miss latency
system.cpu07.dcache.demand_avg_miss_latency::total 98671.907986                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::cpu07.data 98671.907986                       # average overall miss latency
system.cpu07.dcache.overall_avg_miss_latency::total 98671.907986                       # average overall miss latency
system.cpu07.dcache.blocked_cycles::no_mshrs         2892                       # number of cycles access was blocked
system.cpu07.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_mshrs             116                       # number of cycles access was blocked
system.cpu07.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_mshrs    24.931034                       # average number of cycles each access was blocked
system.cpu07.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu07.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu07.dcache.writebacks::writebacks          199                       # number of writebacks
system.cpu07.dcache.writebacks::total             199                       # number of writebacks
system.cpu07.dcache.ReadReq_mshr_hits::cpu07.data          874                       # number of ReadReq MSHR hits
system.cpu07.dcache.ReadReq_mshr_hits::total          874                       # number of ReadReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::cpu07.data          366                       # number of WriteReq MSHR hits
system.cpu07.dcache.WriteReq_mshr_hits::total          366                       # number of WriteReq MSHR hits
system.cpu07.dcache.LoadLockedReq_mshr_hits::cpu07.data            3                       # number of LoadLockedReq MSHR hits
system.cpu07.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu07.dcache.demand_mshr_hits::cpu07.data         1240                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.demand_mshr_hits::total         1240                       # number of demand (read+write) MSHR hits
system.cpu07.dcache.overall_mshr_hits::cpu07.data         1240                       # number of overall MSHR hits
system.cpu07.dcache.overall_mshr_hits::total         1240                       # number of overall MSHR hits
system.cpu07.dcache.ReadReq_mshr_misses::cpu07.data          373                       # number of ReadReq MSHR misses
system.cpu07.dcache.ReadReq_mshr_misses::total          373                       # number of ReadReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::cpu07.data          115                       # number of WriteReq MSHR misses
system.cpu07.dcache.WriteReq_mshr_misses::total          115                       # number of WriteReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::cpu07.data            2                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::cpu07.data           10                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.StoreCondReq_mshr_misses::total           10                       # number of StoreCondReq MSHR misses
system.cpu07.dcache.demand_mshr_misses::cpu07.data          488                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.demand_mshr_misses::total          488                       # number of demand (read+write) MSHR misses
system.cpu07.dcache.overall_mshr_misses::cpu07.data          488                       # number of overall MSHR misses
system.cpu07.dcache.overall_mshr_misses::total          488                       # number of overall MSHR misses
system.cpu07.dcache.ReadReq_mshr_miss_latency::cpu07.data     29848886                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_latency::total     29848886                       # number of ReadReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::cpu07.data     17802223                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.WriteReq_mshr_miss_latency::total     17802223                       # number of WriteReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::cpu07.data        10431                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.LoadLockedReq_mshr_miss_latency::total        10431                       # number of LoadLockedReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::cpu07.data       237595                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.StoreCondReq_mshr_miss_latency::total       237595                       # number of StoreCondReq MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::cpu07.data     47651109                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.demand_mshr_miss_latency::total     47651109                       # number of demand (read+write) MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::cpu07.data     47651109                       # number of overall MSHR miss cycles
system.cpu07.dcache.overall_mshr_miss_latency::total     47651109                       # number of overall MSHR miss cycles
system.cpu07.dcache.ReadReq_mshr_miss_rate::cpu07.data     0.074839                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.ReadReq_mshr_miss_rate::total     0.074839                       # mshr miss rate for ReadReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::cpu07.data     0.041546                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.WriteReq_mshr_miss_rate::total     0.041546                       # mshr miss rate for WriteReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::cpu07.data     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.LoadLockedReq_mshr_miss_rate::total     0.074074                       # mshr miss rate for LoadLockedReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::cpu07.data     0.454545                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.StoreCondReq_mshr_miss_rate::total     0.454545                       # mshr miss rate for StoreCondReq accesses
system.cpu07.dcache.demand_mshr_miss_rate::cpu07.data     0.062951                       # mshr miss rate for demand accesses
system.cpu07.dcache.demand_mshr_miss_rate::total     0.062951                       # mshr miss rate for demand accesses
system.cpu07.dcache.overall_mshr_miss_rate::cpu07.data     0.062951                       # mshr miss rate for overall accesses
system.cpu07.dcache.overall_mshr_miss_rate::total     0.062951                       # mshr miss rate for overall accesses
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::cpu07.data 80023.823056                       # average ReadReq mshr miss latency
system.cpu07.dcache.ReadReq_avg_mshr_miss_latency::total 80023.823056                       # average ReadReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::cpu07.data 154801.939130                       # average WriteReq mshr miss latency
system.cpu07.dcache.WriteReq_avg_mshr_miss_latency::total 154801.939130                       # average WriteReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu07.data  5215.500000                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.LoadLockedReq_avg_mshr_miss_latency::total  5215.500000                       # average LoadLockedReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::cpu07.data 23759.500000                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.StoreCondReq_avg_mshr_miss_latency::total 23759.500000                       # average StoreCondReq mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::cpu07.data 97645.715164                       # average overall mshr miss latency
system.cpu07.dcache.demand_avg_mshr_miss_latency::total 97645.715164                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::cpu07.data 97645.715164                       # average overall mshr miss latency
system.cpu07.dcache.overall_avg_mshr_miss_latency::total 97645.715164                       # average overall mshr miss latency
system.cpu07.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu07.icache.tags.replacements              55                       # number of replacements
system.cpu07.icache.tags.tagsinuse          81.807383                       # Cycle average of tags in use
system.cpu07.icache.tags.total_refs              5452                       # Total number of references to valid blocks.
system.cpu07.icache.tags.sampled_refs             435                       # Sample count of references to valid blocks.
system.cpu07.icache.tags.avg_refs           12.533333                       # Average number of references to valid blocks.
system.cpu07.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu07.icache.tags.occ_blocks::cpu07.inst    81.807383                       # Average occupied blocks per requestor
system.cpu07.icache.tags.occ_percent::cpu07.inst     0.159780                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_percent::total     0.159780                       # Average percentage of cache occupancy
system.cpu07.icache.tags.occ_task_id_blocks::1024          380                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::1           77                       # Occupied blocks per task id
system.cpu07.icache.tags.age_task_id_blocks_1024::2          303                       # Occupied blocks per task id
system.cpu07.icache.tags.occ_task_id_percent::1024     0.742188                       # Percentage of cache occupancy per task id
system.cpu07.icache.tags.tag_accesses           12333                       # Number of tag accesses
system.cpu07.icache.tags.data_accesses          12333                       # Number of data accesses
system.cpu07.icache.ReadReq_hits::cpu07.inst         5452                       # number of ReadReq hits
system.cpu07.icache.ReadReq_hits::total          5452                       # number of ReadReq hits
system.cpu07.icache.demand_hits::cpu07.inst         5452                       # number of demand (read+write) hits
system.cpu07.icache.demand_hits::total           5452                       # number of demand (read+write) hits
system.cpu07.icache.overall_hits::cpu07.inst         5452                       # number of overall hits
system.cpu07.icache.overall_hits::total          5452                       # number of overall hits
system.cpu07.icache.ReadReq_misses::cpu07.inst          497                       # number of ReadReq misses
system.cpu07.icache.ReadReq_misses::total          497                       # number of ReadReq misses
system.cpu07.icache.demand_misses::cpu07.inst          497                       # number of demand (read+write) misses
system.cpu07.icache.demand_misses::total          497                       # number of demand (read+write) misses
system.cpu07.icache.overall_misses::cpu07.inst          497                       # number of overall misses
system.cpu07.icache.overall_misses::total          497                       # number of overall misses
system.cpu07.icache.ReadReq_miss_latency::cpu07.inst     22535596                       # number of ReadReq miss cycles
system.cpu07.icache.ReadReq_miss_latency::total     22535596                       # number of ReadReq miss cycles
system.cpu07.icache.demand_miss_latency::cpu07.inst     22535596                       # number of demand (read+write) miss cycles
system.cpu07.icache.demand_miss_latency::total     22535596                       # number of demand (read+write) miss cycles
system.cpu07.icache.overall_miss_latency::cpu07.inst     22535596                       # number of overall miss cycles
system.cpu07.icache.overall_miss_latency::total     22535596                       # number of overall miss cycles
system.cpu07.icache.ReadReq_accesses::cpu07.inst         5949                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.ReadReq_accesses::total         5949                       # number of ReadReq accesses(hits+misses)
system.cpu07.icache.demand_accesses::cpu07.inst         5949                       # number of demand (read+write) accesses
system.cpu07.icache.demand_accesses::total         5949                       # number of demand (read+write) accesses
system.cpu07.icache.overall_accesses::cpu07.inst         5949                       # number of overall (read+write) accesses
system.cpu07.icache.overall_accesses::total         5949                       # number of overall (read+write) accesses
system.cpu07.icache.ReadReq_miss_rate::cpu07.inst     0.083543                       # miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_miss_rate::total     0.083543                       # miss rate for ReadReq accesses
system.cpu07.icache.demand_miss_rate::cpu07.inst     0.083543                       # miss rate for demand accesses
system.cpu07.icache.demand_miss_rate::total     0.083543                       # miss rate for demand accesses
system.cpu07.icache.overall_miss_rate::cpu07.inst     0.083543                       # miss rate for overall accesses
system.cpu07.icache.overall_miss_rate::total     0.083543                       # miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_miss_latency::cpu07.inst 45343.251509                       # average ReadReq miss latency
system.cpu07.icache.ReadReq_avg_miss_latency::total 45343.251509                       # average ReadReq miss latency
system.cpu07.icache.demand_avg_miss_latency::cpu07.inst 45343.251509                       # average overall miss latency
system.cpu07.icache.demand_avg_miss_latency::total 45343.251509                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::cpu07.inst 45343.251509                       # average overall miss latency
system.cpu07.icache.overall_avg_miss_latency::total 45343.251509                       # average overall miss latency
system.cpu07.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu07.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu07.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu07.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu07.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu07.icache.fast_writes                     0                       # number of fast writes performed
system.cpu07.icache.cache_copies                    0                       # number of cache copies performed
system.cpu07.icache.writebacks::writebacks           55                       # number of writebacks
system.cpu07.icache.writebacks::total              55                       # number of writebacks
system.cpu07.icache.ReadReq_mshr_hits::cpu07.inst           62                       # number of ReadReq MSHR hits
system.cpu07.icache.ReadReq_mshr_hits::total           62                       # number of ReadReq MSHR hits
system.cpu07.icache.demand_mshr_hits::cpu07.inst           62                       # number of demand (read+write) MSHR hits
system.cpu07.icache.demand_mshr_hits::total           62                       # number of demand (read+write) MSHR hits
system.cpu07.icache.overall_mshr_hits::cpu07.inst           62                       # number of overall MSHR hits
system.cpu07.icache.overall_mshr_hits::total           62                       # number of overall MSHR hits
system.cpu07.icache.ReadReq_mshr_misses::cpu07.inst          435                       # number of ReadReq MSHR misses
system.cpu07.icache.ReadReq_mshr_misses::total          435                       # number of ReadReq MSHR misses
system.cpu07.icache.demand_mshr_misses::cpu07.inst          435                       # number of demand (read+write) MSHR misses
system.cpu07.icache.demand_mshr_misses::total          435                       # number of demand (read+write) MSHR misses
system.cpu07.icache.overall_mshr_misses::cpu07.inst          435                       # number of overall MSHR misses
system.cpu07.icache.overall_mshr_misses::total          435                       # number of overall MSHR misses
system.cpu07.icache.ReadReq_mshr_miss_latency::cpu07.inst     17910027                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_latency::total     17910027                       # number of ReadReq MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::cpu07.inst     17910027                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.demand_mshr_miss_latency::total     17910027                       # number of demand (read+write) MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::cpu07.inst     17910027                       # number of overall MSHR miss cycles
system.cpu07.icache.overall_mshr_miss_latency::total     17910027                       # number of overall MSHR miss cycles
system.cpu07.icache.ReadReq_mshr_miss_rate::cpu07.inst     0.073122                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.ReadReq_mshr_miss_rate::total     0.073122                       # mshr miss rate for ReadReq accesses
system.cpu07.icache.demand_mshr_miss_rate::cpu07.inst     0.073122                       # mshr miss rate for demand accesses
system.cpu07.icache.demand_mshr_miss_rate::total     0.073122                       # mshr miss rate for demand accesses
system.cpu07.icache.overall_mshr_miss_rate::cpu07.inst     0.073122                       # mshr miss rate for overall accesses
system.cpu07.icache.overall_mshr_miss_rate::total     0.073122                       # mshr miss rate for overall accesses
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::cpu07.inst 41172.475862                       # average ReadReq mshr miss latency
system.cpu07.icache.ReadReq_avg_mshr_miss_latency::total 41172.475862                       # average ReadReq mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::cpu07.inst 41172.475862                       # average overall mshr miss latency
system.cpu07.icache.demand_avg_mshr_miss_latency::total 41172.475862                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::cpu07.inst 41172.475862                       # average overall mshr miss latency
system.cpu07.icache.overall_avg_mshr_miss_latency::total 41172.475862                       # average overall mshr miss latency
system.cpu07.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.branchPred.lookups                 23403                       # Number of BP lookups
system.cpu08.branchPred.condPredicted           19926                       # Number of conditional branches predicted
system.cpu08.branchPred.condIncorrect             934                       # Number of conditional branches incorrect
system.cpu08.branchPred.BTBLookups              17605                       # Number of BTB lookups
system.cpu08.branchPred.BTBHits                 11618                       # Number of BTB hits
system.cpu08.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu08.branchPred.BTBHitPct           65.992616                       # BTB Hit Percentage
system.cpu08.branchPred.usedRAS                  1474                       # Number of times the RAS was used to get a target.
system.cpu08.branchPred.RASInCorrect                5                       # Number of incorrect RAS predictions.
system.cpu08.branchPred.indirectLookups            98                       # Number of indirect predictor lookups.
system.cpu08.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu08.branchPred.indirectMisses             98                       # Number of indirect misses.
system.cpu08.branchPredindirectMispredicted           26                       # Number of mispredicted indirect branches.
system.cpu08.dtb.fetch_hits                         0                       # ITB hits
system.cpu08.dtb.fetch_misses                       0                       # ITB misses
system.cpu08.dtb.fetch_acv                          0                       # ITB acv
system.cpu08.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu08.dtb.read_hits                      18831                       # DTB read hits
system.cpu08.dtb.read_misses                      329                       # DTB read misses
system.cpu08.dtb.read_acv                           0                       # DTB read access violations
system.cpu08.dtb.read_accesses                  19160                       # DTB read accesses
system.cpu08.dtb.write_hits                      5859                       # DTB write hits
system.cpu08.dtb.write_misses                      39                       # DTB write misses
system.cpu08.dtb.write_acv                          0                       # DTB write access violations
system.cpu08.dtb.write_accesses                  5898                       # DTB write accesses
system.cpu08.dtb.data_hits                      24690                       # DTB hits
system.cpu08.dtb.data_misses                      368                       # DTB misses
system.cpu08.dtb.data_acv                           0                       # DTB access violations
system.cpu08.dtb.data_accesses                  25058                       # DTB accesses
system.cpu08.itb.fetch_hits                     20233                       # ITB hits
system.cpu08.itb.fetch_misses                      79                       # ITB misses
system.cpu08.itb.fetch_acv                          0                       # ITB acv
system.cpu08.itb.fetch_accesses                 20312                       # ITB accesses
system.cpu08.itb.read_hits                          0                       # DTB read hits
system.cpu08.itb.read_misses                        0                       # DTB read misses
system.cpu08.itb.read_acv                           0                       # DTB read access violations
system.cpu08.itb.read_accesses                      0                       # DTB read accesses
system.cpu08.itb.write_hits                         0                       # DTB write hits
system.cpu08.itb.write_misses                       0                       # DTB write misses
system.cpu08.itb.write_acv                          0                       # DTB write access violations
system.cpu08.itb.write_accesses                     0                       # DTB write accesses
system.cpu08.itb.data_hits                          0                       # DTB hits
system.cpu08.itb.data_misses                        0                       # DTB misses
system.cpu08.itb.data_acv                           0                       # DTB access violations
system.cpu08.itb.data_accesses                      0                       # DTB accesses
system.cpu08.numCycles                          66136                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.fetch.icacheStallCycles             7759                       # Number of cycles fetch is stalled on an Icache miss
system.cpu08.fetch.Insts                       136739                       # Number of instructions fetch has processed
system.cpu08.fetch.Branches                     23403                       # Number of branches that fetch encountered
system.cpu08.fetch.predictedBranches            13092                       # Number of branches that fetch has predicted taken
system.cpu08.fetch.Cycles                       45127                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu08.fetch.SquashCycles                  2065                       # Number of cycles fetch has spent squashing
system.cpu08.fetch.MiscStallCycles                108                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu08.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu08.fetch.PendingTrapStallCycles         2381                       # Number of stall cycles due to pending traps
system.cpu08.fetch.IcacheWaitRetryStallCycles           46                       # Number of stall cycles due to full MSHR
system.cpu08.fetch.CacheLines                   20233                       # Number of cache lines fetched
system.cpu08.fetch.IcacheSquashes                 424                       # Number of outstanding Icache misses that were squashed
system.cpu08.fetch.rateDist::samples            56463                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::mean            2.421745                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::stdev           2.995173                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::0                  30006     53.14%     53.14% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::1                   1007      1.78%     54.93% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::2                   1663      2.95%     57.87% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::3                   4675      8.28%     66.15% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::4                   5998     10.62%     76.77% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::5                    508      0.90%     77.67% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::6                   3735      6.61%     84.29% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::7                   1529      2.71%     87.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::8                   7342     13.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.rateDist::total              56463                       # Number of instructions fetched each cycle (Total)
system.cpu08.fetch.branchRate                0.353862                       # Number of branch fetches per cycle
system.cpu08.fetch.rate                      2.067543                       # Number of inst fetches per cycle
system.cpu08.decode.IdleCycles                  10075                       # Number of cycles decode is idle
system.cpu08.decode.BlockedCycles               23295                       # Number of cycles decode is blocked
system.cpu08.decode.RunCycles                   20641                       # Number of cycles decode is running
system.cpu08.decode.UnblockCycles                1752                       # Number of cycles decode is unblocking
system.cpu08.decode.SquashCycles                  690                       # Number of cycles decode is squashing
system.cpu08.decode.BranchResolved               1521                       # Number of times decode resolved a branch
system.cpu08.decode.BranchMispred                 354                       # Number of times decode detected a branch misprediction
system.cpu08.decode.DecodedInsts               125713                       # Number of instructions handled by decode
system.cpu08.decode.SquashedInsts                1441                       # Number of squashed instructions handled by decode
system.cpu08.rename.SquashCycles                  690                       # Number of cycles rename is squashing
system.cpu08.rename.IdleCycles                  11143                       # Number of cycles rename is idle
system.cpu08.rename.BlockCycles                  6927                       # Number of cycles rename is blocking
system.cpu08.rename.serializeStallCycles        13613                       # count of cycles rename stalled for serializing inst
system.cpu08.rename.RunCycles                   21254                       # Number of cycles rename is running
system.cpu08.rename.UnblockCycles                2826                       # Number of cycles rename is unblocking
system.cpu08.rename.RenamedInsts               123012                       # Number of instructions processed by rename
system.cpu08.rename.ROBFullEvents                 308                       # Number of times rename has blocked due to ROB full
system.cpu08.rename.IQFullEvents                  455                       # Number of times rename has blocked due to IQ full
system.cpu08.rename.LQFullEvents                 1043                       # Number of times rename has blocked due to LQ full
system.cpu08.rename.SQFullEvents                  397                       # Number of times rename has blocked due to SQ full
system.cpu08.rename.RenamedOperands             82932                       # Number of destination operands rename has renamed
system.cpu08.rename.RenameLookups              153722                       # Number of register rename lookups that rename has made
system.cpu08.rename.int_rename_lookups         140921                       # Number of integer rename lookups
system.cpu08.rename.fp_rename_lookups           12794                       # Number of floating rename lookups
system.cpu08.rename.CommittedMaps               68806                       # Number of HB maps that are committed
system.cpu08.rename.UndoneMaps                  14126                       # Number of HB maps that are undone due to squashing
system.cpu08.rename.serializingInsts              379                       # count of serializing insts renamed
system.cpu08.rename.tempSerializingInsts          355                       # count of temporary serializing insts renamed
system.cpu08.rename.skidInsts                    6614                       # count of insts added to the skid buffer
system.cpu08.memDep0.insertedLoads              18997                       # Number of loads inserted to the mem dependence unit.
system.cpu08.memDep0.insertedStores              6807                       # Number of stores inserted to the mem dependence unit.
system.cpu08.memDep0.conflictingLoads            1767                       # Number of conflicting loads.
system.cpu08.memDep0.conflictingStores           1807                       # Number of conflicting stores.
system.cpu08.iq.iqInstsAdded                   107261                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu08.iq.iqNonSpecInstsAdded               638                       # Number of non-speculative instructions added to the IQ
system.cpu08.iq.iqInstsIssued                  104774                       # Number of instructions issued
system.cpu08.iq.iqSquashedInstsIssued             322                       # Number of squashed instructions issued
system.cpu08.iq.iqSquashedInstsExamined         15397                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu08.iq.iqSquashedOperandsExamined         7573                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu08.iq.iqSquashedNonSpecRemoved           84                       # Number of squashed non-spec instructions that were removed
system.cpu08.iq.issued_per_cycle::samples        56463                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::mean       1.855622                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::stdev      2.344082                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::0             29159     51.64%     51.64% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::1              3246      5.75%     57.39% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::2              5136      9.10%     66.49% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::3              5380      9.53%     76.02% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::4              3016      5.34%     81.36% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::5              2591      4.59%     85.95% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::6              6164     10.92%     96.86% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::7              1055      1.87%     98.73% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::8               716      1.27%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu08.iq.issued_per_cycle::total         56463                       # Number of insts issued each cycle
system.cpu08.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntAlu                  1045     30.18%     30.18% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntMult                    0      0.00%     30.18% # attempts to use FU when none available
system.cpu08.iq.fu_full::IntDiv                     0      0.00%     30.18% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatAdd                  73      2.11%     32.28% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCmp                   0      0.00%     32.28% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatCvt                   0      0.00%     32.28% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatMult                336      9.70%     41.99% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatDiv                   0      0.00%     41.99% # attempts to use FU when none available
system.cpu08.iq.fu_full::FloatSqrt                  0      0.00%     41.99% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAdd                    0      0.00%     41.99% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAddAcc                 0      0.00%     41.99% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdAlu                    0      0.00%     41.99% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCmp                    0      0.00%     41.99% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdCvt                    0      0.00%     41.99% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMisc                   0      0.00%     41.99% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMult                   0      0.00%     41.99% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdMultAcc                0      0.00%     41.99% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShift                  0      0.00%     41.99% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdShiftAcc               0      0.00%     41.99% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdSqrt                   0      0.00%     41.99% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAdd               0      0.00%     41.99% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatAlu               0      0.00%     41.99% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCmp               0      0.00%     41.99% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatCvt               0      0.00%     41.99% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatDiv               0      0.00%     41.99% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMisc              0      0.00%     41.99% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMult              0      0.00%     41.99% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.99% # attempts to use FU when none available
system.cpu08.iq.fu_full::SimdFloatSqrt              0      0.00%     41.99% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemRead                 1388     40.08%     82.07% # attempts to use FU when none available
system.cpu08.iq.fu_full::MemWrite                 621     17.93%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu08.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IntAlu               73996     70.62%     70.63% # Type of FU issued
system.cpu08.iq.FU_type_0::IntMult                192      0.18%     70.81% # Type of FU issued
system.cpu08.iq.FU_type_0::IntDiv                   0      0.00%     70.81% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatAdd              2930      2.80%     73.61% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCmp                 0      0.00%     73.61% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatCvt                 0      0.00%     73.61% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatMult             1928      1.84%     75.45% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatDiv                 0      0.00%     75.45% # Type of FU issued
system.cpu08.iq.FU_type_0::FloatSqrt                0      0.00%     75.45% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAdd                  0      0.00%     75.45% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAddAcc               0      0.00%     75.45% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdAlu                  0      0.00%     75.45% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCmp                  0      0.00%     75.45% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdCvt                  0      0.00%     75.45% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMisc                 0      0.00%     75.45% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMult                 0      0.00%     75.45% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdMultAcc              0      0.00%     75.45% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShift                0      0.00%     75.45% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdShiftAcc             0      0.00%     75.45% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdSqrt                 0      0.00%     75.45% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAdd             0      0.00%     75.45% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatAlu             0      0.00%     75.45% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCmp             0      0.00%     75.45% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatCvt             0      0.00%     75.45% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatDiv             0      0.00%     75.45% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMisc            0      0.00%     75.45% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMult            0      0.00%     75.45% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     75.45% # Type of FU issued
system.cpu08.iq.FU_type_0::SimdFloatSqrt            0      0.00%     75.45% # Type of FU issued
system.cpu08.iq.FU_type_0::MemRead              19676     18.78%     94.23% # Type of FU issued
system.cpu08.iq.FU_type_0::MemWrite              6048      5.77%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu08.iq.FU_type_0::total               104774                       # Type of FU issued
system.cpu08.iq.rate                         1.584220                       # Inst issue rate
system.cpu08.iq.fu_busy_cnt                      3463                       # FU busy when requested
system.cpu08.iq.fu_busy_rate                 0.033052                       # FU busy rate (busy events/executed inst)
system.cpu08.iq.int_inst_queue_reads           245756                       # Number of integer instruction queue reads
system.cpu08.iq.int_inst_queue_writes          109724                       # Number of integer instruction queue writes
system.cpu08.iq.int_inst_queue_wakeup_accesses        91496                       # Number of integer instruction queue wakeup accesses
system.cpu08.iq.fp_inst_queue_reads             24040                       # Number of floating instruction queue reads
system.cpu08.iq.fp_inst_queue_writes            13596                       # Number of floating instruction queue writes
system.cpu08.iq.fp_inst_queue_wakeup_accesses        10410                       # Number of floating instruction queue wakeup accesses
system.cpu08.iq.int_alu_accesses                95865                       # Number of integer alu accesses
system.cpu08.iq.fp_alu_accesses                 12368                       # Number of floating point alu accesses
system.cpu08.iew.lsq.thread0.forwLoads            286                       # Number of loads that had data forwarded from stores
system.cpu08.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu08.iew.lsq.thread0.squashedLoads         2463                       # Number of loads squashed
system.cpu08.iew.lsq.thread0.ignoredResponses            2                       # Number of memory responses ignored because the instruction is squashed
system.cpu08.iew.lsq.thread0.memOrderViolation           27                       # Number of memory ordering violations
system.cpu08.iew.lsq.thread0.squashedStores         1529                       # Number of stores squashed
system.cpu08.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu08.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu08.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu08.iew.lsq.thread0.cacheBlocked          999                       # Number of times an access to memory failed due to the cache being blocked
system.cpu08.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu08.iew.iewSquashCycles                  690                       # Number of cycles IEW is squashing
system.cpu08.iew.iewBlockCycles                  2142                       # Number of cycles IEW is blocking
system.cpu08.iew.iewUnblockCycles                1288                       # Number of cycles IEW is unblocking
system.cpu08.iew.iewDispatchedInsts            119494                       # Number of instructions dispatched to IQ
system.cpu08.iew.iewDispSquashedInsts             199                       # Number of squashed instructions skipped by dispatch
system.cpu08.iew.iewDispLoadInsts               18997                       # Number of dispatched load instructions
system.cpu08.iew.iewDispStoreInsts               6807                       # Number of dispatched store instructions
system.cpu08.iew.iewDispNonSpecInsts              347                       # Number of dispatched non-speculative instructions
system.cpu08.iew.iewIQFullEvents                   12                       # Number of times the IQ has become full, causing a stall
system.cpu08.iew.iewLSQFullEvents                1265                       # Number of times the LSQ has become full, causing a stall
system.cpu08.iew.memOrderViolationEvents           27                       # Number of memory order violations
system.cpu08.iew.predictedTakenIncorrect          153                       # Number of branches that were predicted taken incorrectly
system.cpu08.iew.predictedNotTakenIncorrect          555                       # Number of branches that were predicted not taken incorrectly
system.cpu08.iew.branchMispredicts                708                       # Number of branch mispredicts detected at execute
system.cpu08.iew.iewExecutedInsts              103709                       # Number of executed instructions
system.cpu08.iew.iewExecLoadInsts               19161                       # Number of load instructions executed
system.cpu08.iew.iewExecSquashedInsts            1065                       # Number of squashed instructions skipped in execute
system.cpu08.iew.exec_swp                           0                       # number of swp insts executed
system.cpu08.iew.exec_nop                       11595                       # number of nop insts executed
system.cpu08.iew.exec_refs                      25059                       # number of memory reference insts executed
system.cpu08.iew.exec_branches                  20150                       # Number of branches executed
system.cpu08.iew.exec_stores                     5898                       # Number of stores executed
system.cpu08.iew.exec_rate                   1.568117                       # Inst execution rate
system.cpu08.iew.wb_sent                       102507                       # cumulative count of insts sent to commit
system.cpu08.iew.wb_count                      101906                       # cumulative count of insts written-back
system.cpu08.iew.wb_producers                   58698                       # num instructions producing a value
system.cpu08.iew.wb_consumers                   71928                       # num instructions consuming a value
system.cpu08.iew.wb_rate                     1.540855                       # insts written-back per cycle
system.cpu08.iew.wb_fanout                   0.816066                       # average fanout of values written-back
system.cpu08.commit.commitSquashedInsts         15828                       # The number of squashed insts skipped by commit
system.cpu08.commit.commitNonSpecStalls           554                       # The number of times commit has been forced to stall to communicate backwards
system.cpu08.commit.branchMispredicts             592                       # The number of times a branch was mispredicted
system.cpu08.commit.committed_per_cycle::samples        54006                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::mean     1.911380                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::stdev     2.764858                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::0        30129     55.79%     55.79% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::1         5976     11.07%     66.85% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::2         2400      4.44%     71.30% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::3         1250      2.31%     73.61% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::4         2310      4.28%     77.89% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::5         3673      6.80%     84.69% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::6          557      1.03%     85.72% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::7         3935      7.29%     93.01% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::8         3776      6.99%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu08.commit.committed_per_cycle::total        54006                       # Number of insts commited each cycle
system.cpu08.commit.committedInsts             103226                       # Number of instructions committed
system.cpu08.commit.committedOps               103226                       # Number of ops (including micro ops) committed
system.cpu08.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu08.commit.refs                        21812                       # Number of memory references committed
system.cpu08.commit.loads                       16534                       # Number of loads committed
system.cpu08.commit.membars                       256                       # Number of memory barriers committed
system.cpu08.commit.branches                    18425                       # Number of branches committed
system.cpu08.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu08.commit.int_insts                   87369                       # Number of committed integer instructions.
system.cpu08.commit.function_calls                969                       # Number of function calls committed.
system.cpu08.commit.op_class_0::No_OpClass        10728     10.39%     10.39% # Class of committed instruction
system.cpu08.commit.op_class_0::IntAlu          65515     63.47%     73.86% # Class of committed instruction
system.cpu08.commit.op_class_0::IntMult           115      0.11%     73.97% # Class of committed instruction
system.cpu08.commit.op_class_0::IntDiv              0      0.00%     73.97% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatAdd         2878      2.79%     76.76% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCmp            0      0.00%     76.76% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatCvt            0      0.00%     76.76% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatMult         1920      1.86%     78.62% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatDiv            0      0.00%     78.62% # Class of committed instruction
system.cpu08.commit.op_class_0::FloatSqrt            0      0.00%     78.62% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAdd             0      0.00%     78.62% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAddAcc            0      0.00%     78.62% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdAlu             0      0.00%     78.62% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCmp             0      0.00%     78.62% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdCvt             0      0.00%     78.62% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMisc            0      0.00%     78.62% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMult            0      0.00%     78.62% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdMultAcc            0      0.00%     78.62% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShift            0      0.00%     78.62% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdShiftAcc            0      0.00%     78.62% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdSqrt            0      0.00%     78.62% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAdd            0      0.00%     78.62% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatAlu            0      0.00%     78.62% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCmp            0      0.00%     78.62% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatCvt            0      0.00%     78.62% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatDiv            0      0.00%     78.62% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMisc            0      0.00%     78.62% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMult            0      0.00%     78.62% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.62% # Class of committed instruction
system.cpu08.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.62% # Class of committed instruction
system.cpu08.commit.op_class_0::MemRead         16790     16.27%     94.89% # Class of committed instruction
system.cpu08.commit.op_class_0::MemWrite         5280      5.11%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu08.commit.op_class_0::total          103226                       # Class of committed instruction
system.cpu08.commit.bw_lim_events                3776                       # number cycles where commit BW limit reached
system.cpu08.rob.rob_reads                     168257                       # The number of ROB reads
system.cpu08.rob.rob_writes                    240545                       # The number of ROB writes
system.cpu08.timesIdled                           167                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu08.idleCycles                          9673                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu08.quiesceCycles                     985720                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu08.committedInsts                     92502                       # Number of Instructions Simulated
system.cpu08.committedOps                       92502                       # Number of Ops (including micro ops) Simulated
system.cpu08.cpi                             0.714968                       # CPI: Cycles Per Instruction
system.cpu08.cpi_total                       0.714968                       # CPI: Total CPI of All Threads
system.cpu08.ipc                             1.398663                       # IPC: Instructions Per Cycle
system.cpu08.ipc_total                       1.398663                       # IPC: Total IPC of All Threads
system.cpu08.int_regfile_reads                 132258                       # number of integer regfile reads
system.cpu08.int_regfile_writes                 68740                       # number of integer regfile writes
system.cpu08.fp_regfile_reads                   11142                       # number of floating regfile reads
system.cpu08.fp_regfile_writes                   8166                       # number of floating regfile writes
system.cpu08.misc_regfile_reads                   247                       # number of misc regfile reads
system.cpu08.misc_regfile_writes                  101                       # number of misc regfile writes
system.cpu08.dcache.tags.replacements             499                       # number of replacements
system.cpu08.dcache.tags.tagsinuse          14.254150                       # Cycle average of tags in use
system.cpu08.dcache.tags.total_refs             20927                       # Total number of references to valid blocks.
system.cpu08.dcache.tags.sampled_refs             558                       # Sample count of references to valid blocks.
system.cpu08.dcache.tags.avg_refs           37.503584                       # Average number of references to valid blocks.
system.cpu08.dcache.tags.warmup_cycle      1113459413                       # Cycle when the warmup percentage was hit.
system.cpu08.dcache.tags.occ_blocks::cpu08.data    14.254150                       # Average occupied blocks per requestor
system.cpu08.dcache.tags.occ_percent::cpu08.data     0.222721                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_percent::total     0.222721                       # Average percentage of cache occupancy
system.cpu08.dcache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.cpu08.dcache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu08.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu08.dcache.tags.tag_accesses           92324                       # Number of tag accesses
system.cpu08.dcache.tags.data_accesses          92324                       # Number of data accesses
system.cpu08.dcache.ReadReq_hits::cpu08.data        16148                       # number of ReadReq hits
system.cpu08.dcache.ReadReq_hits::total         16148                       # number of ReadReq hits
system.cpu08.dcache.WriteReq_hits::cpu08.data         4341                       # number of WriteReq hits
system.cpu08.dcache.WriteReq_hits::total         4341                       # number of WriteReq hits
system.cpu08.dcache.LoadLockedReq_hits::cpu08.data           48                       # number of LoadLockedReq hits
system.cpu08.dcache.LoadLockedReq_hits::total           48                       # number of LoadLockedReq hits
system.cpu08.dcache.StoreCondReq_hits::cpu08.data           25                       # number of StoreCondReq hits
system.cpu08.dcache.StoreCondReq_hits::total           25                       # number of StoreCondReq hits
system.cpu08.dcache.demand_hits::cpu08.data        20489                       # number of demand (read+write) hits
system.cpu08.dcache.demand_hits::total          20489                       # number of demand (read+write) hits
system.cpu08.dcache.overall_hits::cpu08.data        20489                       # number of overall hits
system.cpu08.dcache.overall_hits::total         20489                       # number of overall hits
system.cpu08.dcache.ReadReq_misses::cpu08.data         1427                       # number of ReadReq misses
system.cpu08.dcache.ReadReq_misses::total         1427                       # number of ReadReq misses
system.cpu08.dcache.WriteReq_misses::cpu08.data          893                       # number of WriteReq misses
system.cpu08.dcache.WriteReq_misses::total          893                       # number of WriteReq misses
system.cpu08.dcache.LoadLockedReq_misses::cpu08.data           18                       # number of LoadLockedReq misses
system.cpu08.dcache.LoadLockedReq_misses::total           18                       # number of LoadLockedReq misses
system.cpu08.dcache.StoreCondReq_misses::cpu08.data           18                       # number of StoreCondReq misses
system.cpu08.dcache.StoreCondReq_misses::total           18                       # number of StoreCondReq misses
system.cpu08.dcache.demand_misses::cpu08.data         2320                       # number of demand (read+write) misses
system.cpu08.dcache.demand_misses::total         2320                       # number of demand (read+write) misses
system.cpu08.dcache.overall_misses::cpu08.data         2320                       # number of overall misses
system.cpu08.dcache.overall_misses::total         2320                       # number of overall misses
system.cpu08.dcache.ReadReq_miss_latency::cpu08.data     98598448                       # number of ReadReq miss cycles
system.cpu08.dcache.ReadReq_miss_latency::total     98598448                       # number of ReadReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::cpu08.data     86608518                       # number of WriteReq miss cycles
system.cpu08.dcache.WriteReq_miss_latency::total     86608518                       # number of WriteReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::cpu08.data       382470                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.LoadLockedReq_miss_latency::total       382470                       # number of LoadLockedReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::cpu08.data       146034                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondReq_miss_latency::total       146034                       # number of StoreCondReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::cpu08.data       253821                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.StoreCondFailReq_miss_latency::total       253821                       # number of StoreCondFailReq miss cycles
system.cpu08.dcache.demand_miss_latency::cpu08.data    185206966                       # number of demand (read+write) miss cycles
system.cpu08.dcache.demand_miss_latency::total    185206966                       # number of demand (read+write) miss cycles
system.cpu08.dcache.overall_miss_latency::cpu08.data    185206966                       # number of overall miss cycles
system.cpu08.dcache.overall_miss_latency::total    185206966                       # number of overall miss cycles
system.cpu08.dcache.ReadReq_accesses::cpu08.data        17575                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.ReadReq_accesses::total        17575                       # number of ReadReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::cpu08.data         5234                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.WriteReq_accesses::total         5234                       # number of WriteReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::cpu08.data           66                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.LoadLockedReq_accesses::total           66                       # number of LoadLockedReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::cpu08.data           43                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.StoreCondReq_accesses::total           43                       # number of StoreCondReq accesses(hits+misses)
system.cpu08.dcache.demand_accesses::cpu08.data        22809                       # number of demand (read+write) accesses
system.cpu08.dcache.demand_accesses::total        22809                       # number of demand (read+write) accesses
system.cpu08.dcache.overall_accesses::cpu08.data        22809                       # number of overall (read+write) accesses
system.cpu08.dcache.overall_accesses::total        22809                       # number of overall (read+write) accesses
system.cpu08.dcache.ReadReq_miss_rate::cpu08.data     0.081195                       # miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_miss_rate::total     0.081195                       # miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_miss_rate::cpu08.data     0.170615                       # miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_miss_rate::total     0.170615                       # miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::cpu08.data     0.272727                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_miss_rate::total     0.272727                       # miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::cpu08.data     0.418605                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_miss_rate::total     0.418605                       # miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_miss_rate::cpu08.data     0.101714                       # miss rate for demand accesses
system.cpu08.dcache.demand_miss_rate::total     0.101714                       # miss rate for demand accesses
system.cpu08.dcache.overall_miss_rate::cpu08.data     0.101714                       # miss rate for overall accesses
system.cpu08.dcache.overall_miss_rate::total     0.101714                       # miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_miss_latency::cpu08.data 69094.918010                       # average ReadReq miss latency
system.cpu08.dcache.ReadReq_avg_miss_latency::total 69094.918010                       # average ReadReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::cpu08.data 96986.022396                       # average WriteReq miss latency
system.cpu08.dcache.WriteReq_avg_miss_latency::total 96986.022396                       # average WriteReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::cpu08.data 21248.333333                       # average LoadLockedReq miss latency
system.cpu08.dcache.LoadLockedReq_avg_miss_latency::total 21248.333333                       # average LoadLockedReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::cpu08.data         8113                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondReq_avg_miss_latency::total         8113                       # average StoreCondReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::cpu08.data          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu08.dcache.demand_avg_miss_latency::cpu08.data 79830.588793                       # average overall miss latency
system.cpu08.dcache.demand_avg_miss_latency::total 79830.588793                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::cpu08.data 79830.588793                       # average overall miss latency
system.cpu08.dcache.overall_avg_miss_latency::total 79830.588793                       # average overall miss latency
system.cpu08.dcache.blocked_cycles::no_mshrs         2555                       # number of cycles access was blocked
system.cpu08.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_mshrs             116                       # number of cycles access was blocked
system.cpu08.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_mshrs    22.025862                       # average number of cycles each access was blocked
system.cpu08.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu08.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu08.dcache.writebacks::writebacks          270                       # number of writebacks
system.cpu08.dcache.writebacks::total             270                       # number of writebacks
system.cpu08.dcache.ReadReq_mshr_hits::cpu08.data          908                       # number of ReadReq MSHR hits
system.cpu08.dcache.ReadReq_mshr_hits::total          908                       # number of ReadReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::cpu08.data          589                       # number of WriteReq MSHR hits
system.cpu08.dcache.WriteReq_mshr_hits::total          589                       # number of WriteReq MSHR hits
system.cpu08.dcache.LoadLockedReq_mshr_hits::cpu08.data            9                       # number of LoadLockedReq MSHR hits
system.cpu08.dcache.LoadLockedReq_mshr_hits::total            9                       # number of LoadLockedReq MSHR hits
system.cpu08.dcache.demand_mshr_hits::cpu08.data         1497                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.demand_mshr_hits::total         1497                       # number of demand (read+write) MSHR hits
system.cpu08.dcache.overall_mshr_hits::cpu08.data         1497                       # number of overall MSHR hits
system.cpu08.dcache.overall_mshr_hits::total         1497                       # number of overall MSHR hits
system.cpu08.dcache.ReadReq_mshr_misses::cpu08.data          519                       # number of ReadReq MSHR misses
system.cpu08.dcache.ReadReq_mshr_misses::total          519                       # number of ReadReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::cpu08.data          304                       # number of WriteReq MSHR misses
system.cpu08.dcache.WriteReq_mshr_misses::total          304                       # number of WriteReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::cpu08.data            9                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.LoadLockedReq_mshr_misses::total            9                       # number of LoadLockedReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::cpu08.data           18                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.StoreCondReq_mshr_misses::total           18                       # number of StoreCondReq MSHR misses
system.cpu08.dcache.demand_mshr_misses::cpu08.data          823                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.demand_mshr_misses::total          823                       # number of demand (read+write) MSHR misses
system.cpu08.dcache.overall_mshr_misses::cpu08.data          823                       # number of overall MSHR misses
system.cpu08.dcache.overall_mshr_misses::total          823                       # number of overall MSHR misses
system.cpu08.dcache.ReadReq_mshr_miss_latency::cpu08.data     30089958                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_latency::total     30089958                       # number of ReadReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::cpu08.data     22947025                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.WriteReq_mshr_miss_latency::total     22947025                       # number of WriteReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::cpu08.data        77653                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.LoadLockedReq_mshr_miss_latency::total        77653                       # number of LoadLockedReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::cpu08.data       127490                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondReq_mshr_miss_latency::total       127490                       # number of StoreCondReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::cpu08.data       251503                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.StoreCondFailReq_mshr_miss_latency::total       251503                       # number of StoreCondFailReq MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::cpu08.data     53036983                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.demand_mshr_miss_latency::total     53036983                       # number of demand (read+write) MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::cpu08.data     53036983                       # number of overall MSHR miss cycles
system.cpu08.dcache.overall_mshr_miss_latency::total     53036983                       # number of overall MSHR miss cycles
system.cpu08.dcache.ReadReq_mshr_miss_rate::cpu08.data     0.029531                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.ReadReq_mshr_miss_rate::total     0.029531                       # mshr miss rate for ReadReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::cpu08.data     0.058082                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.WriteReq_mshr_miss_rate::total     0.058082                       # mshr miss rate for WriteReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::cpu08.data     0.136364                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.LoadLockedReq_mshr_miss_rate::total     0.136364                       # mshr miss rate for LoadLockedReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::cpu08.data     0.418605                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.StoreCondReq_mshr_miss_rate::total     0.418605                       # mshr miss rate for StoreCondReq accesses
system.cpu08.dcache.demand_mshr_miss_rate::cpu08.data     0.036082                       # mshr miss rate for demand accesses
system.cpu08.dcache.demand_mshr_miss_rate::total     0.036082                       # mshr miss rate for demand accesses
system.cpu08.dcache.overall_mshr_miss_rate::cpu08.data     0.036082                       # mshr miss rate for overall accesses
system.cpu08.dcache.overall_mshr_miss_rate::total     0.036082                       # mshr miss rate for overall accesses
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::cpu08.data 57976.797688                       # average ReadReq mshr miss latency
system.cpu08.dcache.ReadReq_avg_mshr_miss_latency::total 57976.797688                       # average ReadReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::cpu08.data 75483.634868                       # average WriteReq mshr miss latency
system.cpu08.dcache.WriteReq_avg_mshr_miss_latency::total 75483.634868                       # average WriteReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu08.data  8628.111111                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8628.111111                       # average LoadLockedReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::cpu08.data  7082.777778                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondReq_avg_mshr_miss_latency::total  7082.777778                       # average StoreCondReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu08.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::cpu08.data 64443.478736                       # average overall mshr miss latency
system.cpu08.dcache.demand_avg_mshr_miss_latency::total 64443.478736                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::cpu08.data 64443.478736                       # average overall mshr miss latency
system.cpu08.dcache.overall_avg_mshr_miss_latency::total 64443.478736                       # average overall mshr miss latency
system.cpu08.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu08.icache.tags.replacements             277                       # number of replacements
system.cpu08.icache.tags.tagsinuse          88.552174                       # Cycle average of tags in use
system.cpu08.icache.tags.total_refs             19375                       # Total number of references to valid blocks.
system.cpu08.icache.tags.sampled_refs             740                       # Sample count of references to valid blocks.
system.cpu08.icache.tags.avg_refs           26.182432                       # Average number of references to valid blocks.
system.cpu08.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu08.icache.tags.occ_blocks::cpu08.inst    88.552174                       # Average occupied blocks per requestor
system.cpu08.icache.tags.occ_percent::cpu08.inst     0.172953                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_percent::total     0.172953                       # Average percentage of cache occupancy
system.cpu08.icache.tags.occ_task_id_blocks::1024          463                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.cpu08.icache.tags.age_task_id_blocks_1024::2          384                       # Occupied blocks per task id
system.cpu08.icache.tags.occ_task_id_percent::1024     0.904297                       # Percentage of cache occupancy per task id
system.cpu08.icache.tags.tag_accesses           41196                       # Number of tag accesses
system.cpu08.icache.tags.data_accesses          41196                       # Number of data accesses
system.cpu08.icache.ReadReq_hits::cpu08.inst        19375                       # number of ReadReq hits
system.cpu08.icache.ReadReq_hits::total         19375                       # number of ReadReq hits
system.cpu08.icache.demand_hits::cpu08.inst        19375                       # number of demand (read+write) hits
system.cpu08.icache.demand_hits::total          19375                       # number of demand (read+write) hits
system.cpu08.icache.overall_hits::cpu08.inst        19375                       # number of overall hits
system.cpu08.icache.overall_hits::total         19375                       # number of overall hits
system.cpu08.icache.ReadReq_misses::cpu08.inst          853                       # number of ReadReq misses
system.cpu08.icache.ReadReq_misses::total          853                       # number of ReadReq misses
system.cpu08.icache.demand_misses::cpu08.inst          853                       # number of demand (read+write) misses
system.cpu08.icache.demand_misses::total          853                       # number of demand (read+write) misses
system.cpu08.icache.overall_misses::cpu08.inst          853                       # number of overall misses
system.cpu08.icache.overall_misses::total          853                       # number of overall misses
system.cpu08.icache.ReadReq_miss_latency::cpu08.inst     37254895                       # number of ReadReq miss cycles
system.cpu08.icache.ReadReq_miss_latency::total     37254895                       # number of ReadReq miss cycles
system.cpu08.icache.demand_miss_latency::cpu08.inst     37254895                       # number of demand (read+write) miss cycles
system.cpu08.icache.demand_miss_latency::total     37254895                       # number of demand (read+write) miss cycles
system.cpu08.icache.overall_miss_latency::cpu08.inst     37254895                       # number of overall miss cycles
system.cpu08.icache.overall_miss_latency::total     37254895                       # number of overall miss cycles
system.cpu08.icache.ReadReq_accesses::cpu08.inst        20228                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.ReadReq_accesses::total        20228                       # number of ReadReq accesses(hits+misses)
system.cpu08.icache.demand_accesses::cpu08.inst        20228                       # number of demand (read+write) accesses
system.cpu08.icache.demand_accesses::total        20228                       # number of demand (read+write) accesses
system.cpu08.icache.overall_accesses::cpu08.inst        20228                       # number of overall (read+write) accesses
system.cpu08.icache.overall_accesses::total        20228                       # number of overall (read+write) accesses
system.cpu08.icache.ReadReq_miss_rate::cpu08.inst     0.042169                       # miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_miss_rate::total     0.042169                       # miss rate for ReadReq accesses
system.cpu08.icache.demand_miss_rate::cpu08.inst     0.042169                       # miss rate for demand accesses
system.cpu08.icache.demand_miss_rate::total     0.042169                       # miss rate for demand accesses
system.cpu08.icache.overall_miss_rate::cpu08.inst     0.042169                       # miss rate for overall accesses
system.cpu08.icache.overall_miss_rate::total     0.042169                       # miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_miss_latency::cpu08.inst 43675.140680                       # average ReadReq miss latency
system.cpu08.icache.ReadReq_avg_miss_latency::total 43675.140680                       # average ReadReq miss latency
system.cpu08.icache.demand_avg_miss_latency::cpu08.inst 43675.140680                       # average overall miss latency
system.cpu08.icache.demand_avg_miss_latency::total 43675.140680                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::cpu08.inst 43675.140680                       # average overall miss latency
system.cpu08.icache.overall_avg_miss_latency::total 43675.140680                       # average overall miss latency
system.cpu08.icache.blocked_cycles::no_mshrs           18                       # number of cycles access was blocked
system.cpu08.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu08.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu08.icache.avg_blocked_cycles::no_mshrs           18                       # average number of cycles each access was blocked
system.cpu08.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu08.icache.fast_writes                     0                       # number of fast writes performed
system.cpu08.icache.cache_copies                    0                       # number of cache copies performed
system.cpu08.icache.writebacks::writebacks          277                       # number of writebacks
system.cpu08.icache.writebacks::total             277                       # number of writebacks
system.cpu08.icache.ReadReq_mshr_hits::cpu08.inst          113                       # number of ReadReq MSHR hits
system.cpu08.icache.ReadReq_mshr_hits::total          113                       # number of ReadReq MSHR hits
system.cpu08.icache.demand_mshr_hits::cpu08.inst          113                       # number of demand (read+write) MSHR hits
system.cpu08.icache.demand_mshr_hits::total          113                       # number of demand (read+write) MSHR hits
system.cpu08.icache.overall_mshr_hits::cpu08.inst          113                       # number of overall MSHR hits
system.cpu08.icache.overall_mshr_hits::total          113                       # number of overall MSHR hits
system.cpu08.icache.ReadReq_mshr_misses::cpu08.inst          740                       # number of ReadReq MSHR misses
system.cpu08.icache.ReadReq_mshr_misses::total          740                       # number of ReadReq MSHR misses
system.cpu08.icache.demand_mshr_misses::cpu08.inst          740                       # number of demand (read+write) MSHR misses
system.cpu08.icache.demand_mshr_misses::total          740                       # number of demand (read+write) MSHR misses
system.cpu08.icache.overall_mshr_misses::cpu08.inst          740                       # number of overall MSHR misses
system.cpu08.icache.overall_mshr_misses::total          740                       # number of overall MSHR misses
system.cpu08.icache.ReadReq_mshr_miss_latency::cpu08.inst     28548487                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_latency::total     28548487                       # number of ReadReq MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::cpu08.inst     28548487                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.demand_mshr_miss_latency::total     28548487                       # number of demand (read+write) MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::cpu08.inst     28548487                       # number of overall MSHR miss cycles
system.cpu08.icache.overall_mshr_miss_latency::total     28548487                       # number of overall MSHR miss cycles
system.cpu08.icache.ReadReq_mshr_miss_rate::cpu08.inst     0.036583                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.ReadReq_mshr_miss_rate::total     0.036583                       # mshr miss rate for ReadReq accesses
system.cpu08.icache.demand_mshr_miss_rate::cpu08.inst     0.036583                       # mshr miss rate for demand accesses
system.cpu08.icache.demand_mshr_miss_rate::total     0.036583                       # mshr miss rate for demand accesses
system.cpu08.icache.overall_mshr_miss_rate::cpu08.inst     0.036583                       # mshr miss rate for overall accesses
system.cpu08.icache.overall_mshr_miss_rate::total     0.036583                       # mshr miss rate for overall accesses
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::cpu08.inst 38579.036486                       # average ReadReq mshr miss latency
system.cpu08.icache.ReadReq_avg_mshr_miss_latency::total 38579.036486                       # average ReadReq mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::cpu08.inst 38579.036486                       # average overall mshr miss latency
system.cpu08.icache.demand_avg_mshr_miss_latency::total 38579.036486                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::cpu08.inst 38579.036486                       # average overall mshr miss latency
system.cpu08.icache.overall_avg_mshr_miss_latency::total 38579.036486                       # average overall mshr miss latency
system.cpu08.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.branchPred.lookups                  7941                       # Number of BP lookups
system.cpu09.branchPred.condPredicted            6146                       # Number of conditional branches predicted
system.cpu09.branchPred.condIncorrect             760                       # Number of conditional branches incorrect
system.cpu09.branchPred.BTBLookups               6471                       # Number of BTB lookups
system.cpu09.branchPred.BTBHits                  2078                       # Number of BTB hits
system.cpu09.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu09.branchPred.BTBHitPct           32.112502                       # BTB Hit Percentage
system.cpu09.branchPred.usedRAS                   644                       # Number of times the RAS was used to get a target.
system.cpu09.branchPred.RASInCorrect                8                       # Number of incorrect RAS predictions.
system.cpu09.branchPred.indirectLookups           134                       # Number of indirect predictor lookups.
system.cpu09.branchPred.indirectHits                4                       # Number of indirect target hits.
system.cpu09.branchPred.indirectMisses            130                       # Number of indirect misses.
system.cpu09.branchPredindirectMispredicted           30                       # Number of mispredicted indirect branches.
system.cpu09.dtb.fetch_hits                         0                       # ITB hits
system.cpu09.dtb.fetch_misses                       0                       # ITB misses
system.cpu09.dtb.fetch_acv                          0                       # ITB acv
system.cpu09.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu09.dtb.read_hits                       6526                       # DTB read hits
system.cpu09.dtb.read_misses                      351                       # DTB read misses
system.cpu09.dtb.read_acv                           0                       # DTB read access violations
system.cpu09.dtb.read_accesses                   6877                       # DTB read accesses
system.cpu09.dtb.write_hits                      3419                       # DTB write hits
system.cpu09.dtb.write_misses                      35                       # DTB write misses
system.cpu09.dtb.write_acv                          0                       # DTB write access violations
system.cpu09.dtb.write_accesses                  3454                       # DTB write accesses
system.cpu09.dtb.data_hits                       9945                       # DTB hits
system.cpu09.dtb.data_misses                      386                       # DTB misses
system.cpu09.dtb.data_acv                           0                       # DTB access violations
system.cpu09.dtb.data_accesses                  10331                       # DTB accesses
system.cpu09.itb.fetch_hits                      6598                       # ITB hits
system.cpu09.itb.fetch_misses                      88                       # ITB misses
system.cpu09.itb.fetch_acv                          0                       # ITB acv
system.cpu09.itb.fetch_accesses                  6686                       # ITB accesses
system.cpu09.itb.read_hits                          0                       # DTB read hits
system.cpu09.itb.read_misses                        0                       # DTB read misses
system.cpu09.itb.read_acv                           0                       # DTB read access violations
system.cpu09.itb.read_accesses                      0                       # DTB read accesses
system.cpu09.itb.write_hits                         0                       # DTB write hits
system.cpu09.itb.write_misses                       0                       # DTB write misses
system.cpu09.itb.write_acv                          0                       # DTB write access violations
system.cpu09.itb.write_accesses                     0                       # DTB write accesses
system.cpu09.itb.data_hits                          0                       # DTB hits
system.cpu09.itb.data_misses                        0                       # DTB misses
system.cpu09.itb.data_acv                           0                       # DTB access violations
system.cpu09.itb.data_accesses                      0                       # DTB accesses
system.cpu09.numCycles                          86893                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.fetch.icacheStallCycles             5922                       # Number of cycles fetch is stalled on an Icache miss
system.cpu09.fetch.Insts                        59621                       # Number of instructions fetch has processed
system.cpu09.fetch.Branches                      7941                       # Number of branches that fetch encountered
system.cpu09.fetch.predictedBranches             2726                       # Number of branches that fetch has predicted taken
system.cpu09.fetch.Cycles                       20121                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu09.fetch.SquashCycles                  1711                       # Number of cycles fetch has spent squashing
system.cpu09.fetch.MiscStallCycles                 77                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu09.fetch.NoActiveThreadStallCycles        49399                       # Number of stall cycles due to no active thread to fetch from
system.cpu09.fetch.PendingTrapStallCycles         2419                       # Number of stall cycles due to pending traps
system.cpu09.fetch.IcacheWaitRetryStallCycles           69                       # Number of stall cycles due to full MSHR
system.cpu09.fetch.CacheLines                    6598                       # Number of cache lines fetched
system.cpu09.fetch.IcacheSquashes                 317                       # Number of outstanding Icache misses that were squashed
system.cpu09.fetch.rateDist::samples            78862                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::mean            0.756017                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::stdev           2.178002                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::0                  68950     87.43%     87.43% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::1                    624      0.79%     88.22% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::2                    667      0.85%     89.07% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::3                    797      1.01%     90.08% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::4                   1217      1.54%     91.62% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::5                    361      0.46%     92.08% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::6                    498      0.63%     92.71% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::7                    373      0.47%     93.18% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::8                   5375      6.82%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.rateDist::total              78862                       # Number of instructions fetched each cycle (Total)
system.cpu09.fetch.branchRate                0.091388                       # Number of branch fetches per cycle
system.cpu09.fetch.rate                      0.686143                       # Number of inst fetches per cycle
system.cpu09.decode.IdleCycles                   8130                       # Number of cycles decode is idle
system.cpu09.decode.BlockedCycles               13049                       # Number of cycles decode is blocked
system.cpu09.decode.RunCycles                    6518                       # Number of cycles decode is running
system.cpu09.decode.UnblockCycles                1177                       # Number of cycles decode is unblocking
system.cpu09.decode.SquashCycles                  589                       # Number of cycles decode is squashing
system.cpu09.decode.BranchResolved                712                       # Number of times decode resolved a branch
system.cpu09.decode.BranchMispred                 277                       # Number of times decode detected a branch misprediction
system.cpu09.decode.DecodedInsts                50761                       # Number of instructions handled by decode
system.cpu09.decode.SquashedInsts                1075                       # Number of squashed instructions handled by decode
system.cpu09.rename.SquashCycles                  589                       # Number of cycles rename is squashing
system.cpu09.rename.IdleCycles                   8820                       # Number of cycles rename is idle
system.cpu09.rename.BlockCycles                  6249                       # Number of cycles rename is blocking
system.cpu09.rename.serializeStallCycles         4995                       # count of cycles rename stalled for serializing inst
system.cpu09.rename.RunCycles                    6935                       # Number of cycles rename is running
system.cpu09.rename.UnblockCycles                1875                       # Number of cycles rename is unblocking
system.cpu09.rename.RenamedInsts                48515                       # Number of instructions processed by rename
system.cpu09.rename.ROBFullEvents                 274                       # Number of times rename has blocked due to ROB full
system.cpu09.rename.IQFullEvents                  348                       # Number of times rename has blocked due to IQ full
system.cpu09.rename.LQFullEvents                  955                       # Number of times rename has blocked due to LQ full
system.cpu09.rename.SQFullEvents                  103                       # Number of times rename has blocked due to SQ full
system.cpu09.rename.RenamedOperands             35889                       # Number of destination operands rename has renamed
system.cpu09.rename.RenameLookups               68757                       # Number of register rename lookups that rename has made
system.cpu09.rename.int_rename_lookups          55723                       # Number of integer rename lookups
system.cpu09.rename.fp_rename_lookups           13025                       # Number of floating rename lookups
system.cpu09.rename.CommittedMaps               23149                       # Number of HB maps that are committed
system.cpu09.rename.UndoneMaps                  12740                       # Number of HB maps that are undone due to squashing
system.cpu09.rename.serializingInsts              117                       # count of serializing insts renamed
system.cpu09.rename.tempSerializingInsts           97                       # count of temporary serializing insts renamed
system.cpu09.rename.skidInsts                    3824                       # count of insts added to the skid buffer
system.cpu09.memDep0.insertedLoads               6831                       # Number of loads inserted to the mem dependence unit.
system.cpu09.memDep0.insertedStores              4186                       # Number of stores inserted to the mem dependence unit.
system.cpu09.memDep0.conflictingLoads             314                       # Number of conflicting loads.
system.cpu09.memDep0.conflictingStores            233                       # Number of conflicting stores.
system.cpu09.iq.iqInstsAdded                    43556                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu09.iq.iqNonSpecInstsAdded               125                       # Number of non-speculative instructions added to the IQ
system.cpu09.iq.iqInstsIssued                   40798                       # Number of instructions issued
system.cpu09.iq.iqSquashedInstsIssued             247                       # Number of squashed instructions issued
system.cpu09.iq.iqSquashedInstsExamined         13529                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu09.iq.iqSquashedOperandsExamined         6781                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu09.iq.iqSquashedNonSpecRemoved           36                       # Number of squashed non-spec instructions that were removed
system.cpu09.iq.issued_per_cycle::samples        78862                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::mean       0.517334                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::stdev      1.566197                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::0             68748     87.18%     87.18% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::1              1838      2.33%     89.51% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::2              1430      1.81%     91.32% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::3              1115      1.41%     92.73% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::4              1401      1.78%     94.51% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::5              1013      1.28%     95.79% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::6              1839      2.33%     98.13% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::7               772      0.98%     99.10% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::8               706      0.90%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu09.iq.issued_per_cycle::total         78862                       # Number of insts issued each cycle
system.cpu09.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntAlu                   964     49.59%     49.59% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntMult                    0      0.00%     49.59% # attempts to use FU when none available
system.cpu09.iq.fu_full::IntDiv                     0      0.00%     49.59% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatAdd                  70      3.60%     53.19% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCmp                   0      0.00%     53.19% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatCvt                   0      0.00%     53.19% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatMult                343     17.64%     70.83% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatDiv                   0      0.00%     70.83% # attempts to use FU when none available
system.cpu09.iq.fu_full::FloatSqrt                  0      0.00%     70.83% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAdd                    0      0.00%     70.83% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAddAcc                 0      0.00%     70.83% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdAlu                    0      0.00%     70.83% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCmp                    0      0.00%     70.83% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdCvt                    0      0.00%     70.83% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMisc                   0      0.00%     70.83% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMult                   0      0.00%     70.83% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdMultAcc                0      0.00%     70.83% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShift                  0      0.00%     70.83% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdShiftAcc               0      0.00%     70.83% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdSqrt                   0      0.00%     70.83% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAdd               0      0.00%     70.83% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatAlu               0      0.00%     70.83% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCmp               0      0.00%     70.83% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatCvt               0      0.00%     70.83% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatDiv               0      0.00%     70.83% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMisc              0      0.00%     70.83% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMult              0      0.00%     70.83% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.83% # attempts to use FU when none available
system.cpu09.iq.fu_full::SimdFloatSqrt              0      0.00%     70.83% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemRead                  432     22.22%     93.06% # attempts to use FU when none available
system.cpu09.iq.fu_full::MemWrite                 135      6.94%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu09.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu09.iq.FU_type_0::IntAlu               24987     61.25%     61.26% # Type of FU issued
system.cpu09.iq.FU_type_0::IntMult                190      0.47%     61.72% # Type of FU issued
system.cpu09.iq.FU_type_0::IntDiv                   0      0.00%     61.72% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatAdd              2973      7.29%     69.01% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCmp                 2      0.00%     69.01% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatCvt                 0      0.00%     69.01% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatMult             1936      4.75%     73.76% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatDiv                 0      0.00%     73.76% # Type of FU issued
system.cpu09.iq.FU_type_0::FloatSqrt                0      0.00%     73.76% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAdd                  0      0.00%     73.76% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAddAcc               0      0.00%     73.76% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdAlu                  0      0.00%     73.76% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCmp                  0      0.00%     73.76% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdCvt                  0      0.00%     73.76% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMisc                 0      0.00%     73.76% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMult                 0      0.00%     73.76% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdMultAcc              0      0.00%     73.76% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShift                0      0.00%     73.76% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.76% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdSqrt                 0      0.00%     73.76% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.76% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.76% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.76% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.76% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.76% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.76% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMult            0      0.00%     73.76% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.76% # Type of FU issued
system.cpu09.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.76% # Type of FU issued
system.cpu09.iq.FU_type_0::MemRead               7140     17.50%     91.26% # Type of FU issued
system.cpu09.iq.FU_type_0::MemWrite              3566      8.74%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu09.iq.FU_type_0::total                40798                       # Type of FU issued
system.cpu09.iq.rate                         0.469520                       # Inst issue rate
system.cpu09.iq.fu_busy_cnt                      1944                       # FU busy when requested
system.cpu09.iq.fu_busy_rate                 0.047649                       # FU busy rate (busy events/executed inst)
system.cpu09.iq.int_inst_queue_reads           138746                       # Number of integer instruction queue reads
system.cpu09.iq.int_inst_queue_writes           43448                       # Number of integer instruction queue writes
system.cpu09.iq.int_inst_queue_wakeup_accesses        27887                       # Number of integer instruction queue wakeup accesses
system.cpu09.iq.fp_inst_queue_reads             23903                       # Number of floating instruction queue reads
system.cpu09.iq.fp_inst_queue_writes            13787                       # Number of floating instruction queue writes
system.cpu09.iq.fp_inst_queue_wakeup_accesses        10466                       # Number of floating instruction queue wakeup accesses
system.cpu09.iq.int_alu_accesses                30443                       # Number of integer alu accesses
system.cpu09.iq.fp_alu_accesses                 12295                       # Number of floating point alu accesses
system.cpu09.iew.lsq.thread0.forwLoads            230                       # Number of loads that had data forwarded from stores
system.cpu09.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu09.iew.lsq.thread0.squashedLoads         2069                       # Number of loads squashed
system.cpu09.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu09.iew.lsq.thread0.memOrderViolation           26                       # Number of memory ordering violations
system.cpu09.iew.lsq.thread0.squashedStores         1219                       # Number of stores squashed
system.cpu09.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu09.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu09.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu09.iew.lsq.thread0.cacheBlocked          749                       # Number of times an access to memory failed due to the cache being blocked
system.cpu09.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu09.iew.iewSquashCycles                  589                       # Number of cycles IEW is squashing
system.cpu09.iew.iewBlockCycles                  1835                       # Number of cycles IEW is blocking
system.cpu09.iew.iewUnblockCycles                1223                       # Number of cycles IEW is unblocking
system.cpu09.iew.iewDispatchedInsts             45229                       # Number of instructions dispatched to IQ
system.cpu09.iew.iewDispSquashedInsts             150                       # Number of squashed instructions skipped by dispatch
system.cpu09.iew.iewDispLoadInsts                6831                       # Number of dispatched load instructions
system.cpu09.iew.iewDispStoreInsts               4186                       # Number of dispatched store instructions
system.cpu09.iew.iewDispNonSpecInsts               93                       # Number of dispatched non-speculative instructions
system.cpu09.iew.iewIQFullEvents                   11                       # Number of times the IQ has become full, causing a stall
system.cpu09.iew.iewLSQFullEvents                1207                       # Number of times the LSQ has become full, causing a stall
system.cpu09.iew.memOrderViolationEvents           26                       # Number of memory order violations
system.cpu09.iew.predictedTakenIncorrect          135                       # Number of branches that were predicted taken incorrectly
system.cpu09.iew.predictedNotTakenIncorrect          452                       # Number of branches that were predicted not taken incorrectly
system.cpu09.iew.branchMispredicts                587                       # Number of branch mispredicts detected at execute
system.cpu09.iew.iewExecutedInsts               39833                       # Number of executed instructions
system.cpu09.iew.iewExecLoadInsts                6877                       # Number of load instructions executed
system.cpu09.iew.iewExecSquashedInsts             965                       # Number of squashed instructions skipped in execute
system.cpu09.iew.exec_swp                           0                       # number of swp insts executed
system.cpu09.iew.exec_nop                        1548                       # number of nop insts executed
system.cpu09.iew.exec_refs                      10331                       # number of memory reference insts executed
system.cpu09.iew.exec_branches                   5267                       # Number of branches executed
system.cpu09.iew.exec_stores                     3454                       # Number of stores executed
system.cpu09.iew.exec_rate                   0.458414                       # Inst execution rate
system.cpu09.iew.wb_sent                        38952                       # cumulative count of insts sent to commit
system.cpu09.iew.wb_count                       38353                       # cumulative count of insts written-back
system.cpu09.iew.wb_producers                   22553                       # num instructions producing a value
system.cpu09.iew.wb_consumers                   31928                       # num instructions consuming a value
system.cpu09.iew.wb_rate                     0.441382                       # insts written-back per cycle
system.cpu09.iew.wb_fanout                   0.706371                       # average fanout of values written-back
system.cpu09.commit.commitSquashedInsts         13688                       # The number of squashed insts skipped by commit
system.cpu09.commit.commitNonSpecStalls            89                       # The number of times commit has been forced to stall to communicate backwards
system.cpu09.commit.branchMispredicts             494                       # The number of times a branch was mispredicted
system.cpu09.commit.committed_per_cycle::samples        27315                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::mean     1.137946                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::stdev     2.447637                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::0        20746     75.95%     75.95% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::1          998      3.65%     79.60% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::2         1196      4.38%     83.98% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::3          651      2.38%     86.37% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::4          661      2.42%     88.79% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::5          241      0.88%     89.67% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::6          216      0.79%     90.46% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::7          253      0.93%     91.39% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::8         2353      8.61%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu09.commit.committed_per_cycle::total        27315                       # Number of insts commited each cycle
system.cpu09.commit.committedInsts              31083                       # Number of instructions committed
system.cpu09.commit.committedOps                31083                       # Number of ops (including micro ops) committed
system.cpu09.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu09.commit.refs                         7729                       # Number of memory references committed
system.cpu09.commit.loads                        4762                       # Number of loads committed
system.cpu09.commit.membars                        23                       # Number of memory barriers committed
system.cpu09.commit.branches                     3759                       # Number of branches committed
system.cpu09.commit.fp_insts                    10247                       # Number of committed floating point instructions.
system.cpu09.commit.int_insts                   25467                       # Number of committed integer instructions.
system.cpu09.commit.function_calls                254                       # Number of function calls committed.
system.cpu09.commit.op_class_0::No_OpClass          935      3.01%      3.01% # Class of committed instruction
system.cpu09.commit.op_class_0::IntAlu          17472     56.21%     59.22% # Class of committed instruction
system.cpu09.commit.op_class_0::IntMult           114      0.37%     59.59% # Class of committed instruction
system.cpu09.commit.op_class_0::IntDiv              0      0.00%     59.59% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatAdd         2887      9.29%     68.87% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCmp            2      0.01%     68.88% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatCvt            0      0.00%     68.88% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatMult         1921      6.18%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatDiv            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::FloatSqrt            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAdd             0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAddAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdAlu             0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCmp             0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdCvt             0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMisc            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMult            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdMultAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShift            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdShiftAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdSqrt            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAdd            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatAlu            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCmp            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatCvt            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatDiv            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMisc            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMult            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.06% # Class of committed instruction
system.cpu09.commit.op_class_0::MemRead          4785     15.39%     90.45% # Class of committed instruction
system.cpu09.commit.op_class_0::MemWrite         2967      9.55%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu09.commit.op_class_0::total           31083                       # Class of committed instruction
system.cpu09.commit.bw_lim_events                2353                       # number cycles where commit BW limit reached
system.cpu09.rob.rob_reads                      68771                       # The number of ROB reads
system.cpu09.rob.rob_writes                     91685                       # The number of ROB writes
system.cpu09.timesIdled                           152                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu09.idleCycles                          8031                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu09.quiesceCycles                    1014054                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu09.committedInsts                     30152                       # Number of Instructions Simulated
system.cpu09.committedOps                       30152                       # Number of Ops (including micro ops) Simulated
system.cpu09.cpi                             2.881832                       # CPI: Cycles Per Instruction
system.cpu09.cpi_total                       2.881832                       # CPI: Total CPI of All Threads
system.cpu09.ipc                             0.347001                       # IPC: Instructions Per Cycle
system.cpu09.ipc_total                       0.347001                       # IPC: Total IPC of All Threads
system.cpu09.int_regfile_reads                  46952                       # number of integer regfile reads
system.cpu09.int_regfile_writes                 21652                       # number of integer regfile writes
system.cpu09.fp_regfile_reads                   11201                       # number of floating regfile reads
system.cpu09.fp_regfile_writes                   8233                       # number of floating regfile writes
system.cpu09.misc_regfile_reads                   127                       # number of misc regfile reads
system.cpu09.misc_regfile_writes                   57                       # number of misc regfile writes
system.cpu09.dcache.tags.replacements             401                       # number of replacements
system.cpu09.dcache.tags.tagsinuse          13.521332                       # Cycle average of tags in use
system.cpu09.dcache.tags.total_refs              6896                       # Total number of references to valid blocks.
system.cpu09.dcache.tags.sampled_refs             459                       # Sample count of references to valid blocks.
system.cpu09.dcache.tags.avg_refs           15.023965                       # Average number of references to valid blocks.
system.cpu09.dcache.tags.warmup_cycle      1113870858                       # Cycle when the warmup percentage was hit.
system.cpu09.dcache.tags.occ_blocks::cpu09.data    13.521332                       # Average occupied blocks per requestor
system.cpu09.dcache.tags.occ_percent::cpu09.data     0.211271                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_percent::total     0.211271                       # Average percentage of cache occupancy
system.cpu09.dcache.tags.occ_task_id_blocks::1024           58                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::1           33                       # Occupied blocks per task id
system.cpu09.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu09.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu09.dcache.tags.tag_accesses           34900                       # Number of tag accesses
system.cpu09.dcache.tags.data_accesses          34900                       # Number of data accesses
system.cpu09.dcache.ReadReq_hits::cpu09.data         4396                       # number of ReadReq hits
system.cpu09.dcache.ReadReq_hits::total          4396                       # number of ReadReq hits
system.cpu09.dcache.WriteReq_hits::cpu09.data         2410                       # number of WriteReq hits
system.cpu09.dcache.WriteReq_hits::total         2410                       # number of WriteReq hits
system.cpu09.dcache.LoadLockedReq_hits::cpu09.data           26                       # number of LoadLockedReq hits
system.cpu09.dcache.LoadLockedReq_hits::total           26                       # number of LoadLockedReq hits
system.cpu09.dcache.StoreCondReq_hits::cpu09.data           18                       # number of StoreCondReq hits
system.cpu09.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu09.dcache.demand_hits::cpu09.data         6806                       # number of demand (read+write) hits
system.cpu09.dcache.demand_hits::total           6806                       # number of demand (read+write) hits
system.cpu09.dcache.overall_hits::cpu09.data         6806                       # number of overall hits
system.cpu09.dcache.overall_hits::total          6806                       # number of overall hits
system.cpu09.dcache.ReadReq_misses::cpu09.data         1202                       # number of ReadReq misses
system.cpu09.dcache.ReadReq_misses::total         1202                       # number of ReadReq misses
system.cpu09.dcache.WriteReq_misses::cpu09.data          530                       # number of WriteReq misses
system.cpu09.dcache.WriteReq_misses::total          530                       # number of WriteReq misses
system.cpu09.dcache.LoadLockedReq_misses::cpu09.data            9                       # number of LoadLockedReq misses
system.cpu09.dcache.LoadLockedReq_misses::total            9                       # number of LoadLockedReq misses
system.cpu09.dcache.StoreCondReq_misses::cpu09.data            9                       # number of StoreCondReq misses
system.cpu09.dcache.StoreCondReq_misses::total            9                       # number of StoreCondReq misses
system.cpu09.dcache.demand_misses::cpu09.data         1732                       # number of demand (read+write) misses
system.cpu09.dcache.demand_misses::total         1732                       # number of demand (read+write) misses
system.cpu09.dcache.overall_misses::cpu09.data         1732                       # number of overall misses
system.cpu09.dcache.overall_misses::total         1732                       # number of overall misses
system.cpu09.dcache.ReadReq_miss_latency::cpu09.data     88963681                       # number of ReadReq miss cycles
system.cpu09.dcache.ReadReq_miss_latency::total     88963681                       # number of ReadReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::cpu09.data     70707048                       # number of WriteReq miss cycles
system.cpu09.dcache.WriteReq_miss_latency::total     70707048                       # number of WriteReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::cpu09.data       579500                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.LoadLockedReq_miss_latency::total       579500                       # number of LoadLockedReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::cpu09.data       148352                       # number of StoreCondReq miss cycles
system.cpu09.dcache.StoreCondReq_miss_latency::total       148352                       # number of StoreCondReq miss cycles
system.cpu09.dcache.demand_miss_latency::cpu09.data    159670729                       # number of demand (read+write) miss cycles
system.cpu09.dcache.demand_miss_latency::total    159670729                       # number of demand (read+write) miss cycles
system.cpu09.dcache.overall_miss_latency::cpu09.data    159670729                       # number of overall miss cycles
system.cpu09.dcache.overall_miss_latency::total    159670729                       # number of overall miss cycles
system.cpu09.dcache.ReadReq_accesses::cpu09.data         5598                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.ReadReq_accesses::total         5598                       # number of ReadReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::cpu09.data         2940                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.WriteReq_accesses::total         2940                       # number of WriteReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::cpu09.data           35                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.LoadLockedReq_accesses::total           35                       # number of LoadLockedReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::cpu09.data           27                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.StoreCondReq_accesses::total           27                       # number of StoreCondReq accesses(hits+misses)
system.cpu09.dcache.demand_accesses::cpu09.data         8538                       # number of demand (read+write) accesses
system.cpu09.dcache.demand_accesses::total         8538                       # number of demand (read+write) accesses
system.cpu09.dcache.overall_accesses::cpu09.data         8538                       # number of overall (read+write) accesses
system.cpu09.dcache.overall_accesses::total         8538                       # number of overall (read+write) accesses
system.cpu09.dcache.ReadReq_miss_rate::cpu09.data     0.214720                       # miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_miss_rate::total     0.214720                       # miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_miss_rate::cpu09.data     0.180272                       # miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_miss_rate::total     0.180272                       # miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::cpu09.data     0.257143                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_miss_rate::total     0.257143                       # miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::cpu09.data     0.333333                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_miss_rate::total     0.333333                       # miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_miss_rate::cpu09.data     0.202858                       # miss rate for demand accesses
system.cpu09.dcache.demand_miss_rate::total     0.202858                       # miss rate for demand accesses
system.cpu09.dcache.overall_miss_rate::cpu09.data     0.202858                       # miss rate for overall accesses
system.cpu09.dcache.overall_miss_rate::total     0.202858                       # miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_miss_latency::cpu09.data 74013.045757                       # average ReadReq miss latency
system.cpu09.dcache.ReadReq_avg_miss_latency::total 74013.045757                       # average ReadReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::cpu09.data 133409.524528                       # average WriteReq miss latency
system.cpu09.dcache.WriteReq_avg_miss_latency::total 133409.524528                       # average WriteReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::cpu09.data 64388.888889                       # average LoadLockedReq miss latency
system.cpu09.dcache.LoadLockedReq_avg_miss_latency::total 64388.888889                       # average LoadLockedReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::cpu09.data 16483.555556                       # average StoreCondReq miss latency
system.cpu09.dcache.StoreCondReq_avg_miss_latency::total 16483.555556                       # average StoreCondReq miss latency
system.cpu09.dcache.demand_avg_miss_latency::cpu09.data 92188.642610                       # average overall miss latency
system.cpu09.dcache.demand_avg_miss_latency::total 92188.642610                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::cpu09.data 92188.642610                       # average overall miss latency
system.cpu09.dcache.overall_avg_miss_latency::total 92188.642610                       # average overall miss latency
system.cpu09.dcache.blocked_cycles::no_mshrs         2139                       # number of cycles access was blocked
system.cpu09.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_mshrs              92                       # number of cycles access was blocked
system.cpu09.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_mshrs    23.250000                       # average number of cycles each access was blocked
system.cpu09.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu09.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu09.dcache.writebacks::writebacks          214                       # number of writebacks
system.cpu09.dcache.writebacks::total             214                       # number of writebacks
system.cpu09.dcache.ReadReq_mshr_hits::cpu09.data          812                       # number of ReadReq MSHR hits
system.cpu09.dcache.ReadReq_mshr_hits::total          812                       # number of ReadReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::cpu09.data          399                       # number of WriteReq MSHR hits
system.cpu09.dcache.WriteReq_mshr_hits::total          399                       # number of WriteReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::cpu09.data            7                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.LoadLockedReq_mshr_hits::total            7                       # number of LoadLockedReq MSHR hits
system.cpu09.dcache.demand_mshr_hits::cpu09.data         1211                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.demand_mshr_hits::total         1211                       # number of demand (read+write) MSHR hits
system.cpu09.dcache.overall_mshr_hits::cpu09.data         1211                       # number of overall MSHR hits
system.cpu09.dcache.overall_mshr_hits::total         1211                       # number of overall MSHR hits
system.cpu09.dcache.ReadReq_mshr_misses::cpu09.data          390                       # number of ReadReq MSHR misses
system.cpu09.dcache.ReadReq_mshr_misses::total          390                       # number of ReadReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::cpu09.data          131                       # number of WriteReq MSHR misses
system.cpu09.dcache.WriteReq_mshr_misses::total          131                       # number of WriteReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::cpu09.data            2                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::cpu09.data            9                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.StoreCondReq_mshr_misses::total            9                       # number of StoreCondReq MSHR misses
system.cpu09.dcache.demand_mshr_misses::cpu09.data          521                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.demand_mshr_misses::total          521                       # number of demand (read+write) MSHR misses
system.cpu09.dcache.overall_mshr_misses::cpu09.data          521                       # number of overall MSHR misses
system.cpu09.dcache.overall_mshr_misses::total          521                       # number of overall MSHR misses
system.cpu09.dcache.ReadReq_mshr_miss_latency::cpu09.data     27304881                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_latency::total     27304881                       # number of ReadReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::cpu09.data     16585273                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.WriteReq_mshr_miss_latency::total     16585273                       # number of WriteReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::cpu09.data         9272                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.LoadLockedReq_mshr_miss_latency::total         9272                       # number of LoadLockedReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::cpu09.data       137921                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.StoreCondReq_mshr_miss_latency::total       137921                       # number of StoreCondReq MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::cpu09.data     43890154                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.demand_mshr_miss_latency::total     43890154                       # number of demand (read+write) MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::cpu09.data     43890154                       # number of overall MSHR miss cycles
system.cpu09.dcache.overall_mshr_miss_latency::total     43890154                       # number of overall MSHR miss cycles
system.cpu09.dcache.ReadReq_mshr_miss_rate::cpu09.data     0.069668                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.ReadReq_mshr_miss_rate::total     0.069668                       # mshr miss rate for ReadReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::cpu09.data     0.044558                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.WriteReq_mshr_miss_rate::total     0.044558                       # mshr miss rate for WriteReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::cpu09.data     0.057143                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.LoadLockedReq_mshr_miss_rate::total     0.057143                       # mshr miss rate for LoadLockedReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::cpu09.data     0.333333                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.StoreCondReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for StoreCondReq accesses
system.cpu09.dcache.demand_mshr_miss_rate::cpu09.data     0.061021                       # mshr miss rate for demand accesses
system.cpu09.dcache.demand_mshr_miss_rate::total     0.061021                       # mshr miss rate for demand accesses
system.cpu09.dcache.overall_mshr_miss_rate::cpu09.data     0.061021                       # mshr miss rate for overall accesses
system.cpu09.dcache.overall_mshr_miss_rate::total     0.061021                       # mshr miss rate for overall accesses
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::cpu09.data 70012.515385                       # average ReadReq mshr miss latency
system.cpu09.dcache.ReadReq_avg_mshr_miss_latency::total 70012.515385                       # average ReadReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::cpu09.data 126605.137405                       # average WriteReq mshr miss latency
system.cpu09.dcache.WriteReq_avg_mshr_miss_latency::total 126605.137405                       # average WriteReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu09.data         4636                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4636                       # average LoadLockedReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::cpu09.data 15324.555556                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.StoreCondReq_avg_mshr_miss_latency::total 15324.555556                       # average StoreCondReq mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::cpu09.data 84242.138196                       # average overall mshr miss latency
system.cpu09.dcache.demand_avg_mshr_miss_latency::total 84242.138196                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::cpu09.data 84242.138196                       # average overall mshr miss latency
system.cpu09.dcache.overall_avg_mshr_miss_latency::total 84242.138196                       # average overall mshr miss latency
system.cpu09.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu09.icache.tags.replacements             121                       # number of replacements
system.cpu09.icache.tags.tagsinuse          80.083249                       # Cycle average of tags in use
system.cpu09.icache.tags.total_refs              5950                       # Total number of references to valid blocks.
system.cpu09.icache.tags.sampled_refs             552                       # Sample count of references to valid blocks.
system.cpu09.icache.tags.avg_refs           10.778986                       # Average number of references to valid blocks.
system.cpu09.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu09.icache.tags.occ_blocks::cpu09.inst    80.083249                       # Average occupied blocks per requestor
system.cpu09.icache.tags.occ_percent::cpu09.inst     0.156413                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_percent::total     0.156413                       # Average percentage of cache occupancy
system.cpu09.icache.tags.occ_task_id_blocks::1024          431                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::1           75                       # Occupied blocks per task id
system.cpu09.icache.tags.age_task_id_blocks_1024::2          356                       # Occupied blocks per task id
system.cpu09.icache.tags.occ_task_id_percent::1024     0.841797                       # Percentage of cache occupancy per task id
system.cpu09.icache.tags.tag_accesses           13738                       # Number of tag accesses
system.cpu09.icache.tags.data_accesses          13738                       # Number of data accesses
system.cpu09.icache.ReadReq_hits::cpu09.inst         5950                       # number of ReadReq hits
system.cpu09.icache.ReadReq_hits::total          5950                       # number of ReadReq hits
system.cpu09.icache.demand_hits::cpu09.inst         5950                       # number of demand (read+write) hits
system.cpu09.icache.demand_hits::total           5950                       # number of demand (read+write) hits
system.cpu09.icache.overall_hits::cpu09.inst         5950                       # number of overall hits
system.cpu09.icache.overall_hits::total          5950                       # number of overall hits
system.cpu09.icache.ReadReq_misses::cpu09.inst          643                       # number of ReadReq misses
system.cpu09.icache.ReadReq_misses::total          643                       # number of ReadReq misses
system.cpu09.icache.demand_misses::cpu09.inst          643                       # number of demand (read+write) misses
system.cpu09.icache.demand_misses::total          643                       # number of demand (read+write) misses
system.cpu09.icache.overall_misses::cpu09.inst          643                       # number of overall misses
system.cpu09.icache.overall_misses::total          643                       # number of overall misses
system.cpu09.icache.ReadReq_miss_latency::cpu09.inst     28924001                       # number of ReadReq miss cycles
system.cpu09.icache.ReadReq_miss_latency::total     28924001                       # number of ReadReq miss cycles
system.cpu09.icache.demand_miss_latency::cpu09.inst     28924001                       # number of demand (read+write) miss cycles
system.cpu09.icache.demand_miss_latency::total     28924001                       # number of demand (read+write) miss cycles
system.cpu09.icache.overall_miss_latency::cpu09.inst     28924001                       # number of overall miss cycles
system.cpu09.icache.overall_miss_latency::total     28924001                       # number of overall miss cycles
system.cpu09.icache.ReadReq_accesses::cpu09.inst         6593                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.ReadReq_accesses::total         6593                       # number of ReadReq accesses(hits+misses)
system.cpu09.icache.demand_accesses::cpu09.inst         6593                       # number of demand (read+write) accesses
system.cpu09.icache.demand_accesses::total         6593                       # number of demand (read+write) accesses
system.cpu09.icache.overall_accesses::cpu09.inst         6593                       # number of overall (read+write) accesses
system.cpu09.icache.overall_accesses::total         6593                       # number of overall (read+write) accesses
system.cpu09.icache.ReadReq_miss_rate::cpu09.inst     0.097528                       # miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_miss_rate::total     0.097528                       # miss rate for ReadReq accesses
system.cpu09.icache.demand_miss_rate::cpu09.inst     0.097528                       # miss rate for demand accesses
system.cpu09.icache.demand_miss_rate::total     0.097528                       # miss rate for demand accesses
system.cpu09.icache.overall_miss_rate::cpu09.inst     0.097528                       # miss rate for overall accesses
system.cpu09.icache.overall_miss_rate::total     0.097528                       # miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_miss_latency::cpu09.inst 44982.894246                       # average ReadReq miss latency
system.cpu09.icache.ReadReq_avg_miss_latency::total 44982.894246                       # average ReadReq miss latency
system.cpu09.icache.demand_avg_miss_latency::cpu09.inst 44982.894246                       # average overall miss latency
system.cpu09.icache.demand_avg_miss_latency::total 44982.894246                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::cpu09.inst 44982.894246                       # average overall miss latency
system.cpu09.icache.overall_avg_miss_latency::total 44982.894246                       # average overall miss latency
system.cpu09.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu09.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu09.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu09.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu09.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu09.icache.fast_writes                     0                       # number of fast writes performed
system.cpu09.icache.cache_copies                    0                       # number of cache copies performed
system.cpu09.icache.writebacks::writebacks          121                       # number of writebacks
system.cpu09.icache.writebacks::total             121                       # number of writebacks
system.cpu09.icache.ReadReq_mshr_hits::cpu09.inst           91                       # number of ReadReq MSHR hits
system.cpu09.icache.ReadReq_mshr_hits::total           91                       # number of ReadReq MSHR hits
system.cpu09.icache.demand_mshr_hits::cpu09.inst           91                       # number of demand (read+write) MSHR hits
system.cpu09.icache.demand_mshr_hits::total           91                       # number of demand (read+write) MSHR hits
system.cpu09.icache.overall_mshr_hits::cpu09.inst           91                       # number of overall MSHR hits
system.cpu09.icache.overall_mshr_hits::total           91                       # number of overall MSHR hits
system.cpu09.icache.ReadReq_mshr_misses::cpu09.inst          552                       # number of ReadReq MSHR misses
system.cpu09.icache.ReadReq_mshr_misses::total          552                       # number of ReadReq MSHR misses
system.cpu09.icache.demand_mshr_misses::cpu09.inst          552                       # number of demand (read+write) MSHR misses
system.cpu09.icache.demand_mshr_misses::total          552                       # number of demand (read+write) MSHR misses
system.cpu09.icache.overall_mshr_misses::cpu09.inst          552                       # number of overall MSHR misses
system.cpu09.icache.overall_mshr_misses::total          552                       # number of overall MSHR misses
system.cpu09.icache.ReadReq_mshr_miss_latency::cpu09.inst     22824184                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_latency::total     22824184                       # number of ReadReq MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::cpu09.inst     22824184                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.demand_mshr_miss_latency::total     22824184                       # number of demand (read+write) MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::cpu09.inst     22824184                       # number of overall MSHR miss cycles
system.cpu09.icache.overall_mshr_miss_latency::total     22824184                       # number of overall MSHR miss cycles
system.cpu09.icache.ReadReq_mshr_miss_rate::cpu09.inst     0.083725                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.ReadReq_mshr_miss_rate::total     0.083725                       # mshr miss rate for ReadReq accesses
system.cpu09.icache.demand_mshr_miss_rate::cpu09.inst     0.083725                       # mshr miss rate for demand accesses
system.cpu09.icache.demand_mshr_miss_rate::total     0.083725                       # mshr miss rate for demand accesses
system.cpu09.icache.overall_mshr_miss_rate::cpu09.inst     0.083725                       # mshr miss rate for overall accesses
system.cpu09.icache.overall_mshr_miss_rate::total     0.083725                       # mshr miss rate for overall accesses
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::cpu09.inst 41348.159420                       # average ReadReq mshr miss latency
system.cpu09.icache.ReadReq_avg_mshr_miss_latency::total 41348.159420                       # average ReadReq mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::cpu09.inst 41348.159420                       # average overall mshr miss latency
system.cpu09.icache.demand_avg_mshr_miss_latency::total 41348.159420                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::cpu09.inst 41348.159420                       # average overall mshr miss latency
system.cpu09.icache.overall_avg_mshr_miss_latency::total 41348.159420                       # average overall mshr miss latency
system.cpu09.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.branchPred.lookups                 17886                       # Number of BP lookups
system.cpu10.branchPred.condPredicted           14988                       # Number of conditional branches predicted
system.cpu10.branchPred.condIncorrect             847                       # Number of conditional branches incorrect
system.cpu10.branchPred.BTBLookups              13780                       # Number of BTB lookups
system.cpu10.branchPred.BTBHits                  8247                       # Number of BTB hits
system.cpu10.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu10.branchPred.BTBHitPct           59.847605                       # BTB Hit Percentage
system.cpu10.branchPred.usedRAS                  1222                       # Number of times the RAS was used to get a target.
system.cpu10.branchPred.RASInCorrect                5                       # Number of incorrect RAS predictions.
system.cpu10.branchPred.indirectLookups            87                       # Number of indirect predictor lookups.
system.cpu10.branchPred.indirectHits                2                       # Number of indirect target hits.
system.cpu10.branchPred.indirectMisses             85                       # Number of indirect misses.
system.cpu10.branchPredindirectMispredicted           16                       # Number of mispredicted indirect branches.
system.cpu10.dtb.fetch_hits                         0                       # ITB hits
system.cpu10.dtb.fetch_misses                       0                       # ITB misses
system.cpu10.dtb.fetch_acv                          0                       # ITB acv
system.cpu10.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu10.dtb.read_hits                      13329                       # DTB read hits
system.cpu10.dtb.read_misses                      343                       # DTB read misses
system.cpu10.dtb.read_acv                           0                       # DTB read access violations
system.cpu10.dtb.read_accesses                  13672                       # DTB read accesses
system.cpu10.dtb.write_hits                      4578                       # DTB write hits
system.cpu10.dtb.write_misses                      31                       # DTB write misses
system.cpu10.dtb.write_acv                          0                       # DTB write access violations
system.cpu10.dtb.write_accesses                  4609                       # DTB write accesses
system.cpu10.dtb.data_hits                      17907                       # DTB hits
system.cpu10.dtb.data_misses                      374                       # DTB misses
system.cpu10.dtb.data_acv                           0                       # DTB access violations
system.cpu10.dtb.data_accesses                  18281                       # DTB accesses
system.cpu10.itb.fetch_hits                     15385                       # ITB hits
system.cpu10.itb.fetch_misses                      65                       # ITB misses
system.cpu10.itb.fetch_acv                          0                       # ITB acv
system.cpu10.itb.fetch_accesses                 15450                       # ITB accesses
system.cpu10.itb.read_hits                          0                       # DTB read hits
system.cpu10.itb.read_misses                        0                       # DTB read misses
system.cpu10.itb.read_acv                           0                       # DTB read access violations
system.cpu10.itb.read_accesses                      0                       # DTB read accesses
system.cpu10.itb.write_hits                         0                       # DTB write hits
system.cpu10.itb.write_misses                       0                       # DTB write misses
system.cpu10.itb.write_acv                          0                       # DTB write access violations
system.cpu10.itb.write_accesses                     0                       # DTB write accesses
system.cpu10.itb.data_hits                          0                       # DTB hits
system.cpu10.itb.data_misses                        0                       # DTB misses
system.cpu10.itb.data_acv                           0                       # DTB access violations
system.cpu10.itb.data_accesses                      0                       # DTB accesses
system.cpu10.numCycles                          60233                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.fetch.icacheStallCycles             7885                       # Number of cycles fetch is stalled on an Icache miss
system.cpu10.fetch.Insts                       107308                       # Number of instructions fetch has processed
system.cpu10.fetch.Branches                     17886                       # Number of branches that fetch encountered
system.cpu10.fetch.predictedBranches             9471                       # Number of branches that fetch has predicted taken
system.cpu10.fetch.Cycles                       34603                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu10.fetch.SquashCycles                  1885                       # Number of cycles fetch has spent squashing
system.cpu10.fetch.MiscStallCycles                136                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu10.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu10.fetch.PendingTrapStallCycles         2247                       # Number of stall cycles due to pending traps
system.cpu10.fetch.IcacheWaitRetryStallCycles           24                       # Number of stall cycles due to full MSHR
system.cpu10.fetch.CacheLines                   15385                       # Number of cache lines fetched
system.cpu10.fetch.IcacheSquashes                 398                       # Number of outstanding Icache misses that were squashed
system.cpu10.fetch.rateDist::samples            45847                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::mean            2.340568                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::stdev           3.032183                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::0                  25489     55.60%     55.60% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::1                    989      2.16%     57.75% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::2                   1289      2.81%     60.56% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::3                   3138      6.84%     67.41% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::4                   4365      9.52%     76.93% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::5                    422      0.92%     77.85% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::6                   2612      5.70%     83.55% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::7                   1259      2.75%     86.29% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::8                   6284     13.71%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.rateDist::total              45847                       # Number of instructions fetched each cycle (Total)
system.cpu10.fetch.branchRate                0.296947                       # Number of branch fetches per cycle
system.cpu10.fetch.rate                      1.781548                       # Number of inst fetches per cycle
system.cpu10.decode.IdleCycles                   9710                       # Number of cycles decode is idle
system.cpu10.decode.BlockedCycles               18232                       # Number of cycles decode is blocked
system.cpu10.decode.RunCycles                   15798                       # Number of cycles decode is running
system.cpu10.decode.UnblockCycles                1474                       # Number of cycles decode is unblocking
system.cpu10.decode.SquashCycles                  623                       # Number of cycles decode is squashing
system.cpu10.decode.BranchResolved               1248                       # Number of times decode resolved a branch
system.cpu10.decode.BranchMispred                 330                       # Number of times decode detected a branch misprediction
system.cpu10.decode.DecodedInsts                97093                       # Number of instructions handled by decode
system.cpu10.decode.SquashedInsts                1300                       # Number of squashed instructions handled by decode
system.cpu10.rename.SquashCycles                  623                       # Number of cycles rename is squashing
system.cpu10.rename.IdleCycles                  10631                       # Number of cycles rename is idle
system.cpu10.rename.BlockCycles                  7408                       # Number of cycles rename is blocking
system.cpu10.rename.serializeStallCycles         8839                       # count of cycles rename stalled for serializing inst
system.cpu10.rename.RunCycles                   16281                       # Number of cycles rename is running
system.cpu10.rename.UnblockCycles                2055                       # Number of cycles rename is unblocking
system.cpu10.rename.RenamedInsts                94616                       # Number of instructions processed by rename
system.cpu10.rename.ROBFullEvents                 332                       # Number of times rename has blocked due to ROB full
system.cpu10.rename.IQFullEvents                  594                       # Number of times rename has blocked due to IQ full
system.cpu10.rename.LQFullEvents                  489                       # Number of times rename has blocked due to LQ full
system.cpu10.rename.SQFullEvents                  322                       # Number of times rename has blocked due to SQ full
system.cpu10.rename.RenamedOperands             64857                       # Number of destination operands rename has renamed
system.cpu10.rename.RenameLookups              121697                       # Number of register rename lookups that rename has made
system.cpu10.rename.int_rename_lookups         108897                       # Number of integer rename lookups
system.cpu10.rename.fp_rename_lookups           12794                       # Number of floating rename lookups
system.cpu10.rename.CommittedMaps               51657                       # Number of HB maps that are committed
system.cpu10.rename.UndoneMaps                  13200                       # Number of HB maps that are undone due to squashing
system.cpu10.rename.serializingInsts              250                       # count of serializing insts renamed
system.cpu10.rename.tempSerializingInsts          228                       # count of temporary serializing insts renamed
system.cpu10.rename.skidInsts                    5662                       # count of insts added to the skid buffer
system.cpu10.memDep0.insertedLoads              13459                       # Number of loads inserted to the mem dependence unit.
system.cpu10.memDep0.insertedStores              5449                       # Number of stores inserted to the mem dependence unit.
system.cpu10.memDep0.conflictingLoads            1002                       # Number of conflicting loads.
system.cpu10.memDep0.conflictingStores            974                       # Number of conflicting stores.
system.cpu10.iq.iqInstsAdded                    82885                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu10.iq.iqNonSpecInstsAdded               382                       # Number of non-speculative instructions added to the IQ
system.cpu10.iq.iqInstsIssued                   80436                       # Number of instructions issued
system.cpu10.iq.iqSquashedInstsIssued             310                       # Number of squashed instructions issued
system.cpu10.iq.iqSquashedInstsExamined         14303                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu10.iq.iqSquashedOperandsExamined         6968                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu10.iq.iqSquashedNonSpecRemoved           69                       # Number of squashed non-spec instructions that were removed
system.cpu10.iq.issued_per_cycle::samples        45847                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::mean       1.754444                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::stdev      2.329205                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::0             24874     54.25%     54.25% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::1              2614      5.70%     59.96% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::2              4148      9.05%     69.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::3              3666      8.00%     77.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::4              2345      5.11%     82.11% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::5              2143      4.67%     86.79% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::6              4623     10.08%     96.87% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::7               777      1.69%     98.57% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::8               657      1.43%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu10.iq.issued_per_cycle::total         45847                       # Number of insts issued each cycle
system.cpu10.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntAlu                  1015     37.82%     37.82% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntMult                    0      0.00%     37.82% # attempts to use FU when none available
system.cpu10.iq.fu_full::IntDiv                     0      0.00%     37.82% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatAdd                  91      3.39%     41.21% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCmp                   0      0.00%     41.21% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatCvt                   0      0.00%     41.21% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatMult                361     13.45%     54.66% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatDiv                   0      0.00%     54.66% # attempts to use FU when none available
system.cpu10.iq.fu_full::FloatSqrt                  0      0.00%     54.66% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAdd                    0      0.00%     54.66% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAddAcc                 0      0.00%     54.66% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdAlu                    0      0.00%     54.66% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCmp                    0      0.00%     54.66% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdCvt                    0      0.00%     54.66% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMisc                   0      0.00%     54.66% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMult                   0      0.00%     54.66% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdMultAcc                0      0.00%     54.66% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShift                  0      0.00%     54.66% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdShiftAcc               0      0.00%     54.66% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdSqrt                   0      0.00%     54.66% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAdd               0      0.00%     54.66% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatAlu               0      0.00%     54.66% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCmp               0      0.00%     54.66% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatCvt               0      0.00%     54.66% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatDiv               0      0.00%     54.66% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMisc              0      0.00%     54.66% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMult              0      0.00%     54.66% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatMultAcc            0      0.00%     54.66% # attempts to use FU when none available
system.cpu10.iq.fu_full::SimdFloatSqrt              0      0.00%     54.66% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemRead                  863     32.15%     86.81% # attempts to use FU when none available
system.cpu10.iq.fu_full::MemWrite                 354     13.19%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu10.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IntAlu               56616     70.39%     70.39% # Type of FU issued
system.cpu10.iq.FU_type_0::IntMult                187      0.23%     70.62% # Type of FU issued
system.cpu10.iq.FU_type_0::IntDiv                   0      0.00%     70.62% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatAdd              2922      3.63%     74.26% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCmp                 0      0.00%     74.26% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatCvt                 0      0.00%     74.26% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatMult             1929      2.40%     76.65% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatDiv                 0      0.00%     76.65% # Type of FU issued
system.cpu10.iq.FU_type_0::FloatSqrt                0      0.00%     76.65% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAdd                  0      0.00%     76.65% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAddAcc               0      0.00%     76.65% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdAlu                  0      0.00%     76.65% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCmp                  0      0.00%     76.65% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdCvt                  0      0.00%     76.65% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMisc                 0      0.00%     76.65% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMult                 0      0.00%     76.65% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdMultAcc              0      0.00%     76.65% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShift                0      0.00%     76.65% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdShiftAcc             0      0.00%     76.65% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdSqrt                 0      0.00%     76.65% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAdd             0      0.00%     76.65% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatAlu             0      0.00%     76.65% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCmp             0      0.00%     76.65% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatCvt             0      0.00%     76.65% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatDiv             0      0.00%     76.65% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMisc            0      0.00%     76.65% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMult            0      0.00%     76.65% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.65% # Type of FU issued
system.cpu10.iq.FU_type_0::SimdFloatSqrt            0      0.00%     76.65% # Type of FU issued
system.cpu10.iq.FU_type_0::MemRead              14044     17.46%     94.11% # Type of FU issued
system.cpu10.iq.FU_type_0::MemWrite              4734      5.89%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu10.iq.FU_type_0::total                80436                       # Type of FU issued
system.cpu10.iq.rate                         1.335414                       # Inst issue rate
system.cpu10.iq.fu_busy_cnt                      2684                       # FU busy when requested
system.cpu10.iq.fu_busy_rate                 0.033368                       # FU busy rate (busy events/executed inst)
system.cpu10.iq.int_inst_queue_reads           185666                       # Number of integer instruction queue reads
system.cpu10.iq.int_inst_queue_writes           84041                       # Number of integer instruction queue writes
system.cpu10.iq.int_inst_queue_wakeup_accesses        67451                       # Number of integer instruction queue wakeup accesses
system.cpu10.iq.fp_inst_queue_reads             24047                       # Number of floating instruction queue reads
system.cpu10.iq.fp_inst_queue_writes            13552                       # Number of floating instruction queue writes
system.cpu10.iq.fp_inst_queue_wakeup_accesses        10372                       # Number of floating instruction queue wakeup accesses
system.cpu10.iq.int_alu_accesses                70716                       # Number of integer alu accesses
system.cpu10.iq.fp_alu_accesses                 12400                       # Number of floating point alu accesses
system.cpu10.iew.lsq.thread0.forwLoads            261                       # Number of loads that had data forwarded from stores
system.cpu10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu10.iew.lsq.thread0.squashedLoads         2157                       # Number of loads squashed
system.cpu10.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu10.iew.lsq.thread0.memOrderViolation           24                       # Number of memory ordering violations
system.cpu10.iew.lsq.thread0.squashedStores         1377                       # Number of stores squashed
system.cpu10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu10.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu10.iew.lsq.thread0.cacheBlocked          956                       # Number of times an access to memory failed due to the cache being blocked
system.cpu10.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu10.iew.iewSquashCycles                  623                       # Number of cycles IEW is squashing
system.cpu10.iew.iewBlockCycles                  2190                       # Number of cycles IEW is blocking
system.cpu10.iew.iewUnblockCycles                1590                       # Number of cycles IEW is unblocking
system.cpu10.iew.iewDispatchedInsts             91232                       # Number of instructions dispatched to IQ
system.cpu10.iew.iewDispSquashedInsts             178                       # Number of squashed instructions skipped by dispatch
system.cpu10.iew.iewDispLoadInsts               13459                       # Number of dispatched load instructions
system.cpu10.iew.iewDispStoreInsts               5449                       # Number of dispatched store instructions
system.cpu10.iew.iewDispNonSpecInsts              219                       # Number of dispatched non-speculative instructions
system.cpu10.iew.iewIQFullEvents                   10                       # Number of times the IQ has become full, causing a stall
system.cpu10.iew.iewLSQFullEvents                1568                       # Number of times the LSQ has become full, causing a stall
system.cpu10.iew.memOrderViolationEvents           24                       # Number of memory order violations
system.cpu10.iew.predictedTakenIncorrect          147                       # Number of branches that were predicted taken incorrectly
system.cpu10.iew.predictedNotTakenIncorrect          482                       # Number of branches that were predicted not taken incorrectly
system.cpu10.iew.branchMispredicts                629                       # Number of branch mispredicts detected at execute
system.cpu10.iew.iewExecutedInsts               79499                       # Number of executed instructions
system.cpu10.iew.iewExecLoadInsts               13672                       # Number of load instructions executed
system.cpu10.iew.iewExecSquashedInsts             937                       # Number of squashed instructions skipped in execute
system.cpu10.iew.exec_swp                           0                       # number of swp insts executed
system.cpu10.iew.exec_nop                        7965                       # number of nop insts executed
system.cpu10.iew.exec_refs                      18281                       # number of memory reference insts executed
system.cpu10.iew.exec_branches                  14934                       # Number of branches executed
system.cpu10.iew.exec_stores                     4609                       # Number of stores executed
system.cpu10.iew.exec_rate                   1.319858                       # Inst execution rate
system.cpu10.iew.wb_sent                        78395                       # cumulative count of insts sent to commit
system.cpu10.iew.wb_count                       77823                       # cumulative count of insts written-back
system.cpu10.iew.wb_producers                   45530                       # num instructions producing a value
system.cpu10.iew.wb_consumers                   57405                       # num instructions consuming a value
system.cpu10.iew.wb_rate                     1.292033                       # insts written-back per cycle
system.cpu10.iew.wb_fanout                   0.793136                       # average fanout of values written-back
system.cpu10.commit.commitSquashedInsts         14668                       # The number of squashed insts skipped by commit
system.cpu10.commit.commitNonSpecStalls           313                       # The number of times commit has been forced to stall to communicate backwards
system.cpu10.commit.branchMispredicts             528                       # The number of times a branch was mispredicted
system.cpu10.commit.committed_per_cycle::samples        43595                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::mean     1.745751                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::stdev     2.709438                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::0        26252     60.22%     60.22% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::1         3899      8.94%     69.16% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::2         2111      4.84%     74.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::3          961      2.20%     76.21% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::4         1710      3.92%     80.13% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::5         2434      5.58%     85.71% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::6          537      1.23%     86.95% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::7         2658      6.10%     93.04% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::8         3033      6.96%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu10.commit.committed_per_cycle::total        43595                       # Number of insts commited each cycle
system.cpu10.commit.committedInsts              76106                       # Number of instructions committed
system.cpu10.commit.committedOps                76106                       # Number of ops (including micro ops) committed
system.cpu10.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu10.commit.refs                        15374                       # Number of memory references committed
system.cpu10.commit.loads                       11302                       # Number of loads committed
system.cpu10.commit.membars                       134                       # Number of memory barriers committed
system.cpu10.commit.branches                    13279                       # Number of branches committed
system.cpu10.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu10.commit.int_insts                   64088                       # Number of committed integer instructions.
system.cpu10.commit.function_calls                761                       # Number of function calls committed.
system.cpu10.commit.op_class_0::No_OpClass         7146      9.39%      9.39% # Class of committed instruction
system.cpu10.commit.op_class_0::IntAlu          48537     63.78%     73.17% # Class of committed instruction
system.cpu10.commit.op_class_0::IntMult           115      0.15%     73.32% # Class of committed instruction
system.cpu10.commit.op_class_0::IntDiv              0      0.00%     73.32% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatAdd         2878      3.78%     77.10% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCmp            0      0.00%     77.10% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatCvt            0      0.00%     77.10% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatMult         1920      2.52%     79.62% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatDiv            0      0.00%     79.62% # Class of committed instruction
system.cpu10.commit.op_class_0::FloatSqrt            0      0.00%     79.62% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAdd             0      0.00%     79.62% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAddAcc            0      0.00%     79.62% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdAlu             0      0.00%     79.62% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCmp             0      0.00%     79.62% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdCvt             0      0.00%     79.62% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMisc            0      0.00%     79.62% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMult            0      0.00%     79.62% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdMultAcc            0      0.00%     79.62% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShift            0      0.00%     79.62% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdShiftAcc            0      0.00%     79.62% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdSqrt            0      0.00%     79.62% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAdd            0      0.00%     79.62% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatAlu            0      0.00%     79.62% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCmp            0      0.00%     79.62% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatCvt            0      0.00%     79.62% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatDiv            0      0.00%     79.62% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMisc            0      0.00%     79.62% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMult            0      0.00%     79.62% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.62% # Class of committed instruction
system.cpu10.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.62% # Class of committed instruction
system.cpu10.commit.op_class_0::MemRead         11436     15.03%     94.65% # Class of committed instruction
system.cpu10.commit.op_class_0::MemWrite         4074      5.35%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu10.commit.op_class_0::total           76106                       # Class of committed instruction
system.cpu10.commit.bw_lim_events                3033                       # number cycles where commit BW limit reached
system.cpu10.rob.rob_reads                     130348                       # The number of ROB reads
system.cpu10.rob.rob_writes                    183778                       # The number of ROB writes
system.cpu10.timesIdled                           197                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu10.idleCycles                         14386                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu10.quiesceCycles                     992748                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu10.committedInsts                     68964                       # Number of Instructions Simulated
system.cpu10.committedOps                       68964                       # Number of Ops (including micro ops) Simulated
system.cpu10.cpi                             0.873398                       # CPI: Cycles Per Instruction
system.cpu10.cpi_total                       0.873398                       # CPI: Total CPI of All Threads
system.cpu10.ipc                             1.144954                       # IPC: Instructions Per Cycle
system.cpu10.ipc_total                       1.144954                       # IPC: Total IPC of All Threads
system.cpu10.int_regfile_reads                 100341                       # number of integer regfile reads
system.cpu10.int_regfile_writes                 50919                       # number of integer regfile writes
system.cpu10.fp_regfile_reads                   11117                       # number of floating regfile reads
system.cpu10.fp_regfile_writes                   8136                       # number of floating regfile writes
system.cpu10.misc_regfile_reads                   202                       # number of misc regfile reads
system.cpu10.misc_regfile_writes                  103                       # number of misc regfile writes
system.cpu10.dcache.tags.replacements             497                       # number of replacements
system.cpu10.dcache.tags.tagsinuse          12.696785                       # Cycle average of tags in use
system.cpu10.dcache.tags.total_refs             14210                       # Total number of references to valid blocks.
system.cpu10.dcache.tags.sampled_refs             556                       # Sample count of references to valid blocks.
system.cpu10.dcache.tags.avg_refs           25.557554                       # Average number of references to valid blocks.
system.cpu10.dcache.tags.warmup_cycle      1010080090                       # Cycle when the warmup percentage was hit.
system.cpu10.dcache.tags.occ_blocks::cpu10.data    12.696785                       # Average occupied blocks per requestor
system.cpu10.dcache.tags.occ_percent::cpu10.data     0.198387                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_percent::total     0.198387                       # Average percentage of cache occupancy
system.cpu10.dcache.tags.occ_task_id_blocks::1024           59                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::1           37                       # Occupied blocks per task id
system.cpu10.dcache.tags.age_task_id_blocks_1024::2           22                       # Occupied blocks per task id
system.cpu10.dcache.tags.occ_task_id_percent::1024     0.921875                       # Percentage of cache occupancy per task id
system.cpu10.dcache.tags.tag_accesses           65757                       # Number of tag accesses
system.cpu10.dcache.tags.data_accesses          65757                       # Number of data accesses
system.cpu10.dcache.ReadReq_hits::cpu10.data        10656                       # number of ReadReq hits
system.cpu10.dcache.ReadReq_hits::total         10656                       # number of ReadReq hits
system.cpu10.dcache.WriteReq_hits::cpu10.data         3435                       # number of WriteReq hits
system.cpu10.dcache.WriteReq_hits::total         3435                       # number of WriteReq hits
system.cpu10.dcache.LoadLockedReq_hits::cpu10.data           44                       # number of LoadLockedReq hits
system.cpu10.dcache.LoadLockedReq_hits::total           44                       # number of LoadLockedReq hits
system.cpu10.dcache.StoreCondReq_hits::cpu10.data           28                       # number of StoreCondReq hits
system.cpu10.dcache.StoreCondReq_hits::total           28                       # number of StoreCondReq hits
system.cpu10.dcache.demand_hits::cpu10.data        14091                       # number of demand (read+write) hits
system.cpu10.dcache.demand_hits::total          14091                       # number of demand (read+write) hits
system.cpu10.dcache.overall_hits::cpu10.data        14091                       # number of overall hits
system.cpu10.dcache.overall_hits::total         14091                       # number of overall hits
system.cpu10.dcache.ReadReq_misses::cpu10.data         1496                       # number of ReadReq misses
system.cpu10.dcache.ReadReq_misses::total         1496                       # number of ReadReq misses
system.cpu10.dcache.WriteReq_misses::cpu10.data          591                       # number of WriteReq misses
system.cpu10.dcache.WriteReq_misses::total          591                       # number of WriteReq misses
system.cpu10.dcache.LoadLockedReq_misses::cpu10.data           17                       # number of LoadLockedReq misses
system.cpu10.dcache.LoadLockedReq_misses::total           17                       # number of LoadLockedReq misses
system.cpu10.dcache.StoreCondReq_misses::cpu10.data           16                       # number of StoreCondReq misses
system.cpu10.dcache.StoreCondReq_misses::total           16                       # number of StoreCondReq misses
system.cpu10.dcache.demand_misses::cpu10.data         2087                       # number of demand (read+write) misses
system.cpu10.dcache.demand_misses::total         2087                       # number of demand (read+write) misses
system.cpu10.dcache.overall_misses::cpu10.data         2087                       # number of overall misses
system.cpu10.dcache.overall_misses::total         2087                       # number of overall misses
system.cpu10.dcache.ReadReq_miss_latency::cpu10.data    105273129                       # number of ReadReq miss cycles
system.cpu10.dcache.ReadReq_miss_latency::total    105273129                       # number of ReadReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::cpu10.data     82892762                       # number of WriteReq miss cycles
system.cpu10.dcache.WriteReq_miss_latency::total     82892762                       # number of WriteReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::cpu10.data       844911                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.LoadLockedReq_miss_latency::total       844911                       # number of LoadLockedReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::cpu10.data       154147                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondReq_miss_latency::total       154147                       # number of StoreCondReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::cpu10.data        10431                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.StoreCondFailReq_miss_latency::total        10431                       # number of StoreCondFailReq miss cycles
system.cpu10.dcache.demand_miss_latency::cpu10.data    188165891                       # number of demand (read+write) miss cycles
system.cpu10.dcache.demand_miss_latency::total    188165891                       # number of demand (read+write) miss cycles
system.cpu10.dcache.overall_miss_latency::cpu10.data    188165891                       # number of overall miss cycles
system.cpu10.dcache.overall_miss_latency::total    188165891                       # number of overall miss cycles
system.cpu10.dcache.ReadReq_accesses::cpu10.data        12152                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.ReadReq_accesses::total        12152                       # number of ReadReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::cpu10.data         4026                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.WriteReq_accesses::total         4026                       # number of WriteReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::cpu10.data           61                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.LoadLockedReq_accesses::total           61                       # number of LoadLockedReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::cpu10.data           44                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.StoreCondReq_accesses::total           44                       # number of StoreCondReq accesses(hits+misses)
system.cpu10.dcache.demand_accesses::cpu10.data        16178                       # number of demand (read+write) accesses
system.cpu10.dcache.demand_accesses::total        16178                       # number of demand (read+write) accesses
system.cpu10.dcache.overall_accesses::cpu10.data        16178                       # number of overall (read+write) accesses
system.cpu10.dcache.overall_accesses::total        16178                       # number of overall (read+write) accesses
system.cpu10.dcache.ReadReq_miss_rate::cpu10.data     0.123107                       # miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_miss_rate::total     0.123107                       # miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_miss_rate::cpu10.data     0.146796                       # miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_miss_rate::total     0.146796                       # miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::cpu10.data     0.278689                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_miss_rate::total     0.278689                       # miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::cpu10.data     0.363636                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_miss_rate::total     0.363636                       # miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_miss_rate::cpu10.data     0.129002                       # miss rate for demand accesses
system.cpu10.dcache.demand_miss_rate::total     0.129002                       # miss rate for demand accesses
system.cpu10.dcache.overall_miss_rate::cpu10.data     0.129002                       # miss rate for overall accesses
system.cpu10.dcache.overall_miss_rate::total     0.129002                       # miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_miss_latency::cpu10.data 70369.738636                       # average ReadReq miss latency
system.cpu10.dcache.ReadReq_avg_miss_latency::total 70369.738636                       # average ReadReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::cpu10.data 140258.480541                       # average WriteReq miss latency
system.cpu10.dcache.WriteReq_avg_miss_latency::total 140258.480541                       # average WriteReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::cpu10.data 49700.647059                       # average LoadLockedReq miss latency
system.cpu10.dcache.LoadLockedReq_avg_miss_latency::total 49700.647059                       # average LoadLockedReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::cpu10.data  9634.187500                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondReq_avg_miss_latency::total  9634.187500                       # average StoreCondReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::cpu10.data          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu10.dcache.demand_avg_miss_latency::cpu10.data 90160.944418                       # average overall miss latency
system.cpu10.dcache.demand_avg_miss_latency::total 90160.944418                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::cpu10.data 90160.944418                       # average overall miss latency
system.cpu10.dcache.overall_avg_miss_latency::total 90160.944418                       # average overall miss latency
system.cpu10.dcache.blocked_cycles::no_mshrs         2411                       # number of cycles access was blocked
system.cpu10.dcache.blocked_cycles::no_targets          234                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_mshrs             116                       # number of cycles access was blocked
system.cpu10.dcache.blocked::no_targets             2                       # number of cycles access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_mshrs    20.784483                       # average number of cycles each access was blocked
system.cpu10.dcache.avg_blocked_cycles::no_targets          117                       # average number of cycles each access was blocked
system.cpu10.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu10.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu10.dcache.writebacks::writebacks          288                       # number of writebacks
system.cpu10.dcache.writebacks::total             288                       # number of writebacks
system.cpu10.dcache.ReadReq_mshr_hits::cpu10.data         1009                       # number of ReadReq MSHR hits
system.cpu10.dcache.ReadReq_mshr_hits::total         1009                       # number of ReadReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::cpu10.data          432                       # number of WriteReq MSHR hits
system.cpu10.dcache.WriteReq_mshr_hits::total          432                       # number of WriteReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::cpu10.data            8                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.LoadLockedReq_mshr_hits::total            8                       # number of LoadLockedReq MSHR hits
system.cpu10.dcache.demand_mshr_hits::cpu10.data         1441                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.demand_mshr_hits::total         1441                       # number of demand (read+write) MSHR hits
system.cpu10.dcache.overall_mshr_hits::cpu10.data         1441                       # number of overall MSHR hits
system.cpu10.dcache.overall_mshr_hits::total         1441                       # number of overall MSHR hits
system.cpu10.dcache.ReadReq_mshr_misses::cpu10.data          487                       # number of ReadReq MSHR misses
system.cpu10.dcache.ReadReq_mshr_misses::total          487                       # number of ReadReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::cpu10.data          159                       # number of WriteReq MSHR misses
system.cpu10.dcache.WriteReq_mshr_misses::total          159                       # number of WriteReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::cpu10.data            9                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.LoadLockedReq_mshr_misses::total            9                       # number of LoadLockedReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::cpu10.data           16                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.StoreCondReq_mshr_misses::total           16                       # number of StoreCondReq MSHR misses
system.cpu10.dcache.demand_mshr_misses::cpu10.data          646                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.demand_mshr_misses::total          646                       # number of demand (read+write) MSHR misses
system.cpu10.dcache.overall_mshr_misses::cpu10.data          646                       # number of overall MSHR misses
system.cpu10.dcache.overall_mshr_misses::total          646                       # number of overall MSHR misses
system.cpu10.dcache.ReadReq_mshr_miss_latency::cpu10.data     30408683                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_latency::total     30408683                       # number of ReadReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::cpu10.data     20801715                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.WriteReq_mshr_miss_latency::total     20801715                       # number of WriteReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::cpu10.data        78812                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.LoadLockedReq_mshr_miss_latency::total        78812                       # number of LoadLockedReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::cpu10.data       136762                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondReq_mshr_miss_latency::total       136762                       # number of StoreCondReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::cpu10.data         9272                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.StoreCondFailReq_mshr_miss_latency::total         9272                       # number of StoreCondFailReq MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::cpu10.data     51210398                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.demand_mshr_miss_latency::total     51210398                       # number of demand (read+write) MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::cpu10.data     51210398                       # number of overall MSHR miss cycles
system.cpu10.dcache.overall_mshr_miss_latency::total     51210398                       # number of overall MSHR miss cycles
system.cpu10.dcache.ReadReq_mshr_miss_rate::cpu10.data     0.040076                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.ReadReq_mshr_miss_rate::total     0.040076                       # mshr miss rate for ReadReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::cpu10.data     0.039493                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.WriteReq_mshr_miss_rate::total     0.039493                       # mshr miss rate for WriteReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::cpu10.data     0.147541                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.LoadLockedReq_mshr_miss_rate::total     0.147541                       # mshr miss rate for LoadLockedReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::cpu10.data     0.363636                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.StoreCondReq_mshr_miss_rate::total     0.363636                       # mshr miss rate for StoreCondReq accesses
system.cpu10.dcache.demand_mshr_miss_rate::cpu10.data     0.039931                       # mshr miss rate for demand accesses
system.cpu10.dcache.demand_mshr_miss_rate::total     0.039931                       # mshr miss rate for demand accesses
system.cpu10.dcache.overall_mshr_miss_rate::cpu10.data     0.039931                       # mshr miss rate for overall accesses
system.cpu10.dcache.overall_mshr_miss_rate::total     0.039931                       # mshr miss rate for overall accesses
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::cpu10.data 62440.827515                       # average ReadReq mshr miss latency
system.cpu10.dcache.ReadReq_avg_mshr_miss_latency::total 62440.827515                       # average ReadReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::cpu10.data 130828.396226                       # average WriteReq mshr miss latency
system.cpu10.dcache.WriteReq_avg_mshr_miss_latency::total 130828.396226                       # average WriteReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu10.data  8756.888889                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8756.888889                       # average LoadLockedReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::cpu10.data  8547.625000                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondReq_avg_mshr_miss_latency::total  8547.625000                       # average StoreCondReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu10.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::cpu10.data 79273.061920                       # average overall mshr miss latency
system.cpu10.dcache.demand_avg_mshr_miss_latency::total 79273.061920                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::cpu10.data 79273.061920                       # average overall mshr miss latency
system.cpu10.dcache.overall_avg_mshr_miss_latency::total 79273.061920                       # average overall mshr miss latency
system.cpu10.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu10.icache.tags.replacements             205                       # number of replacements
system.cpu10.icache.tags.tagsinuse          78.020052                       # Cycle average of tags in use
system.cpu10.icache.tags.total_refs             14584                       # Total number of references to valid blocks.
system.cpu10.icache.tags.sampled_refs             656                       # Sample count of references to valid blocks.
system.cpu10.icache.tags.avg_refs           22.231707                       # Average number of references to valid blocks.
system.cpu10.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu10.icache.tags.occ_blocks::cpu10.inst    78.020052                       # Average occupied blocks per requestor
system.cpu10.icache.tags.occ_percent::cpu10.inst     0.152383                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_percent::total     0.152383                       # Average percentage of cache occupancy
system.cpu10.icache.tags.occ_task_id_blocks::1024          451                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::1           79                       # Occupied blocks per task id
system.cpu10.icache.tags.age_task_id_blocks_1024::2          372                       # Occupied blocks per task id
system.cpu10.icache.tags.occ_task_id_percent::1024     0.880859                       # Percentage of cache occupancy per task id
system.cpu10.icache.tags.tag_accesses           31422                       # Number of tag accesses
system.cpu10.icache.tags.data_accesses          31422                       # Number of data accesses
system.cpu10.icache.ReadReq_hits::cpu10.inst        14584                       # number of ReadReq hits
system.cpu10.icache.ReadReq_hits::total         14584                       # number of ReadReq hits
system.cpu10.icache.demand_hits::cpu10.inst        14584                       # number of demand (read+write) hits
system.cpu10.icache.demand_hits::total          14584                       # number of demand (read+write) hits
system.cpu10.icache.overall_hits::cpu10.inst        14584                       # number of overall hits
system.cpu10.icache.overall_hits::total         14584                       # number of overall hits
system.cpu10.icache.ReadReq_misses::cpu10.inst          799                       # number of ReadReq misses
system.cpu10.icache.ReadReq_misses::total          799                       # number of ReadReq misses
system.cpu10.icache.demand_misses::cpu10.inst          799                       # number of demand (read+write) misses
system.cpu10.icache.demand_misses::total          799                       # number of demand (read+write) misses
system.cpu10.icache.overall_misses::cpu10.inst          799                       # number of overall misses
system.cpu10.icache.overall_misses::total          799                       # number of overall misses
system.cpu10.icache.ReadReq_miss_latency::cpu10.inst     55926385                       # number of ReadReq miss cycles
system.cpu10.icache.ReadReq_miss_latency::total     55926385                       # number of ReadReq miss cycles
system.cpu10.icache.demand_miss_latency::cpu10.inst     55926385                       # number of demand (read+write) miss cycles
system.cpu10.icache.demand_miss_latency::total     55926385                       # number of demand (read+write) miss cycles
system.cpu10.icache.overall_miss_latency::cpu10.inst     55926385                       # number of overall miss cycles
system.cpu10.icache.overall_miss_latency::total     55926385                       # number of overall miss cycles
system.cpu10.icache.ReadReq_accesses::cpu10.inst        15383                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.ReadReq_accesses::total        15383                       # number of ReadReq accesses(hits+misses)
system.cpu10.icache.demand_accesses::cpu10.inst        15383                       # number of demand (read+write) accesses
system.cpu10.icache.demand_accesses::total        15383                       # number of demand (read+write) accesses
system.cpu10.icache.overall_accesses::cpu10.inst        15383                       # number of overall (read+write) accesses
system.cpu10.icache.overall_accesses::total        15383                       # number of overall (read+write) accesses
system.cpu10.icache.ReadReq_miss_rate::cpu10.inst     0.051940                       # miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_miss_rate::total     0.051940                       # miss rate for ReadReq accesses
system.cpu10.icache.demand_miss_rate::cpu10.inst     0.051940                       # miss rate for demand accesses
system.cpu10.icache.demand_miss_rate::total     0.051940                       # miss rate for demand accesses
system.cpu10.icache.overall_miss_rate::cpu10.inst     0.051940                       # miss rate for overall accesses
system.cpu10.icache.overall_miss_rate::total     0.051940                       # miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_miss_latency::cpu10.inst 69995.475594                       # average ReadReq miss latency
system.cpu10.icache.ReadReq_avg_miss_latency::total 69995.475594                       # average ReadReq miss latency
system.cpu10.icache.demand_avg_miss_latency::cpu10.inst 69995.475594                       # average overall miss latency
system.cpu10.icache.demand_avg_miss_latency::total 69995.475594                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::cpu10.inst 69995.475594                       # average overall miss latency
system.cpu10.icache.overall_avg_miss_latency::total 69995.475594                       # average overall miss latency
system.cpu10.icache.blocked_cycles::no_mshrs           23                       # number of cycles access was blocked
system.cpu10.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu10.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu10.icache.avg_blocked_cycles::no_mshrs           23                       # average number of cycles each access was blocked
system.cpu10.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu10.icache.fast_writes                     0                       # number of fast writes performed
system.cpu10.icache.cache_copies                    0                       # number of cache copies performed
system.cpu10.icache.writebacks::writebacks          205                       # number of writebacks
system.cpu10.icache.writebacks::total             205                       # number of writebacks
system.cpu10.icache.ReadReq_mshr_hits::cpu10.inst          143                       # number of ReadReq MSHR hits
system.cpu10.icache.ReadReq_mshr_hits::total          143                       # number of ReadReq MSHR hits
system.cpu10.icache.demand_mshr_hits::cpu10.inst          143                       # number of demand (read+write) MSHR hits
system.cpu10.icache.demand_mshr_hits::total          143                       # number of demand (read+write) MSHR hits
system.cpu10.icache.overall_mshr_hits::cpu10.inst          143                       # number of overall MSHR hits
system.cpu10.icache.overall_mshr_hits::total          143                       # number of overall MSHR hits
system.cpu10.icache.ReadReq_mshr_misses::cpu10.inst          656                       # number of ReadReq MSHR misses
system.cpu10.icache.ReadReq_mshr_misses::total          656                       # number of ReadReq MSHR misses
system.cpu10.icache.demand_mshr_misses::cpu10.inst          656                       # number of demand (read+write) MSHR misses
system.cpu10.icache.demand_mshr_misses::total          656                       # number of demand (read+write) MSHR misses
system.cpu10.icache.overall_mshr_misses::cpu10.inst          656                       # number of overall MSHR misses
system.cpu10.icache.overall_mshr_misses::total          656                       # number of overall MSHR misses
system.cpu10.icache.ReadReq_mshr_miss_latency::cpu10.inst     37546963                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_latency::total     37546963                       # number of ReadReq MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::cpu10.inst     37546963                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.demand_mshr_miss_latency::total     37546963                       # number of demand (read+write) MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::cpu10.inst     37546963                       # number of overall MSHR miss cycles
system.cpu10.icache.overall_mshr_miss_latency::total     37546963                       # number of overall MSHR miss cycles
system.cpu10.icache.ReadReq_mshr_miss_rate::cpu10.inst     0.042644                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.ReadReq_mshr_miss_rate::total     0.042644                       # mshr miss rate for ReadReq accesses
system.cpu10.icache.demand_mshr_miss_rate::cpu10.inst     0.042644                       # mshr miss rate for demand accesses
system.cpu10.icache.demand_mshr_miss_rate::total     0.042644                       # mshr miss rate for demand accesses
system.cpu10.icache.overall_mshr_miss_rate::cpu10.inst     0.042644                       # mshr miss rate for overall accesses
system.cpu10.icache.overall_mshr_miss_rate::total     0.042644                       # mshr miss rate for overall accesses
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::cpu10.inst 57236.224085                       # average ReadReq mshr miss latency
system.cpu10.icache.ReadReq_avg_mshr_miss_latency::total 57236.224085                       # average ReadReq mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::cpu10.inst 57236.224085                       # average overall mshr miss latency
system.cpu10.icache.demand_avg_mshr_miss_latency::total 57236.224085                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::cpu10.inst 57236.224085                       # average overall mshr miss latency
system.cpu10.icache.overall_avg_mshr_miss_latency::total 57236.224085                       # average overall mshr miss latency
system.cpu10.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.branchPred.lookups                 40695                       # Number of BP lookups
system.cpu11.branchPred.condPredicted           31556                       # Number of conditional branches predicted
system.cpu11.branchPred.condIncorrect            1549                       # Number of conditional branches incorrect
system.cpu11.branchPred.BTBLookups              27274                       # Number of BTB lookups
system.cpu11.branchPred.BTBHits                 21258                       # Number of BTB hits
system.cpu11.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu11.branchPred.BTBHitPct           77.942363                       # BTB Hit Percentage
system.cpu11.branchPred.usedRAS                  3972                       # Number of times the RAS was used to get a target.
system.cpu11.branchPred.RASInCorrect               14                       # Number of incorrect RAS predictions.
system.cpu11.branchPred.indirectLookups           159                       # Number of indirect predictor lookups.
system.cpu11.branchPred.indirectHits               16                       # Number of indirect target hits.
system.cpu11.branchPred.indirectMisses            143                       # Number of indirect misses.
system.cpu11.branchPredindirectMispredicted           37                       # Number of mispredicted indirect branches.
system.cpu11.dtb.fetch_hits                         0                       # ITB hits
system.cpu11.dtb.fetch_misses                       0                       # ITB misses
system.cpu11.dtb.fetch_acv                          0                       # ITB acv
system.cpu11.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu11.dtb.read_hits                      32504                       # DTB read hits
system.cpu11.dtb.read_misses                      432                       # DTB read misses
system.cpu11.dtb.read_acv                           0                       # DTB read access violations
system.cpu11.dtb.read_accesses                  32936                       # DTB read accesses
system.cpu11.dtb.write_hits                     10068                       # DTB write hits
system.cpu11.dtb.write_misses                      42                       # DTB write misses
system.cpu11.dtb.write_acv                          0                       # DTB write access violations
system.cpu11.dtb.write_accesses                 10110                       # DTB write accesses
system.cpu11.dtb.data_hits                      42572                       # DTB hits
system.cpu11.dtb.data_misses                      474                       # DTB misses
system.cpu11.dtb.data_acv                           0                       # DTB access violations
system.cpu11.dtb.data_accesses                  43046                       # DTB accesses
system.cpu11.itb.fetch_hits                     37502                       # ITB hits
system.cpu11.itb.fetch_misses                      87                       # ITB misses
system.cpu11.itb.fetch_acv                          0                       # ITB acv
system.cpu11.itb.fetch_accesses                 37589                       # ITB accesses
system.cpu11.itb.read_hits                          0                       # DTB read hits
system.cpu11.itb.read_misses                        0                       # DTB read misses
system.cpu11.itb.read_acv                           0                       # DTB read access violations
system.cpu11.itb.read_accesses                      0                       # DTB read accesses
system.cpu11.itb.write_hits                         0                       # DTB write hits
system.cpu11.itb.write_misses                       0                       # DTB write misses
system.cpu11.itb.write_acv                          0                       # DTB write access violations
system.cpu11.itb.write_accesses                     0                       # DTB write accesses
system.cpu11.itb.data_hits                          0                       # DTB hits
system.cpu11.itb.data_misses                        0                       # DTB misses
system.cpu11.itb.data_acv                           0                       # DTB access violations
system.cpu11.itb.data_accesses                      0                       # DTB accesses
system.cpu11.numCycles                          91713                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.fetch.icacheStallCycles            10790                       # Number of cycles fetch is stalled on an Icache miss
system.cpu11.fetch.Insts                       226724                       # Number of instructions fetch has processed
system.cpu11.fetch.Branches                     40695                       # Number of branches that fetch encountered
system.cpu11.fetch.predictedBranches            25246                       # Number of branches that fetch has predicted taken
system.cpu11.fetch.Cycles                       66270                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu11.fetch.SquashCycles                  3443                       # Number of cycles fetch has spent squashing
system.cpu11.fetch.MiscStallCycles                496                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu11.fetch.NoActiveThreadStallCycles           10                       # Number of stall cycles due to no active thread to fetch from
system.cpu11.fetch.PendingTrapStallCycles         2223                       # Number of stall cycles due to pending traps
system.cpu11.fetch.IcacheWaitRetryStallCycles          111                       # Number of stall cycles due to full MSHR
system.cpu11.fetch.CacheLines                   37502                       # Number of cache lines fetched
system.cpu11.fetch.IcacheSquashes                 565                       # Number of outstanding Icache misses that were squashed
system.cpu11.fetch.rateDist::samples            81621                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::mean            2.777766                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::stdev           2.932730                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::0                  35600     43.62%     43.62% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::1                   2086      2.56%     46.17% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::2                   3295      4.04%     50.21% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::3                   7979      9.78%     59.98% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::4                  11421     13.99%     73.98% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::5                   1637      2.01%     75.98% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::6                   7596      9.31%     85.29% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::7                   1390      1.70%     86.99% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::8                  10617     13.01%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.rateDist::total              81621                       # Number of instructions fetched each cycle (Total)
system.cpu11.fetch.branchRate                0.443721                       # Number of branch fetches per cycle
system.cpu11.fetch.rate                      2.472103                       # Number of inst fetches per cycle
system.cpu11.decode.IdleCycles                  13785                       # Number of cycles decode is idle
system.cpu11.decode.BlockedCycles               27249                       # Number of cycles decode is blocked
system.cpu11.decode.RunCycles                   36770                       # Number of cycles decode is running
system.cpu11.decode.UnblockCycles                2628                       # Number of cycles decode is unblocking
system.cpu11.decode.SquashCycles                 1179                       # Number of cycles decode is squashing
system.cpu11.decode.BranchResolved               4301                       # Number of times decode resolved a branch
system.cpu11.decode.BranchMispred                 563                       # Number of times decode detected a branch misprediction
system.cpu11.decode.DecodedInsts               207628                       # Number of instructions handled by decode
system.cpu11.decode.SquashedInsts                2371                       # Number of squashed instructions handled by decode
system.cpu11.rename.SquashCycles                 1179                       # Number of cycles rename is squashing
system.cpu11.rename.IdleCycles                  15526                       # Number of cycles rename is idle
system.cpu11.rename.BlockCycles                  9101                       # Number of cycles rename is blocking
system.cpu11.rename.serializeStallCycles        14319                       # count of cycles rename stalled for serializing inst
system.cpu11.rename.RunCycles                   37567                       # Number of cycles rename is running
system.cpu11.rename.UnblockCycles                3919                       # Number of cycles rename is unblocking
system.cpu11.rename.RenamedInsts               202408                       # Number of instructions processed by rename
system.cpu11.rename.ROBFullEvents                 322                       # Number of times rename has blocked due to ROB full
system.cpu11.rename.IQFullEvents                  704                       # Number of times rename has blocked due to IQ full
system.cpu11.rename.LQFullEvents                 1903                       # Number of times rename has blocked due to LQ full
system.cpu11.rename.SQFullEvents                  398                       # Number of times rename has blocked due to SQ full
system.cpu11.rename.RenamedOperands            133023                       # Number of destination operands rename has renamed
system.cpu11.rename.RenameLookups              238260                       # Number of register rename lookups that rename has made
system.cpu11.rename.int_rename_lookups         225463                       # Number of integer rename lookups
system.cpu11.rename.fp_rename_lookups           12788                       # Number of floating rename lookups
system.cpu11.rename.CommittedMaps              106487                       # Number of HB maps that are committed
system.cpu11.rename.UndoneMaps                  26536                       # Number of HB maps that are undone due to squashing
system.cpu11.rename.serializingInsts              515                       # count of serializing insts renamed
system.cpu11.rename.tempSerializingInsts          489                       # count of temporary serializing insts renamed
system.cpu11.rename.skidInsts                    8977                       # count of insts added to the skid buffer
system.cpu11.memDep0.insertedLoads              33828                       # Number of loads inserted to the mem dependence unit.
system.cpu11.memDep0.insertedStores             11933                       # Number of stores inserted to the mem dependence unit.
system.cpu11.memDep0.conflictingLoads            2914                       # Number of conflicting loads.
system.cpu11.memDep0.conflictingStores           1755                       # Number of conflicting stores.
system.cpu11.iq.iqInstsAdded                   172672                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu11.iq.iqNonSpecInstsAdded               891                       # Number of non-speculative instructions added to the IQ
system.cpu11.iq.iqInstsIssued                  166300                       # Number of instructions issued
system.cpu11.iq.iqSquashedInstsIssued             422                       # Number of squashed instructions issued
system.cpu11.iq.iqSquashedInstsExamined         30051                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu11.iq.iqSquashedOperandsExamined        14376                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu11.iq.iqSquashedNonSpecRemoved          230                       # Number of squashed non-spec instructions that were removed
system.cpu11.iq.issued_per_cycle::samples        81621                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::mean       2.037466                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::stdev      2.332608                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::0             36346     44.53%     44.53% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::1              5845      7.16%     51.69% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::2              9938     12.18%     63.87% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::3              9233     11.31%     75.18% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::4              4551      5.58%     80.75% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::5              3907      4.79%     85.54% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::6              8743     10.71%     96.25% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::7              1781      2.18%     98.44% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::8              1277      1.56%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu11.iq.issued_per_cycle::total         81621                       # Number of insts issued each cycle
system.cpu11.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntAlu                  1264     31.23%     31.23% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntMult                    0      0.00%     31.23% # attempts to use FU when none available
system.cpu11.iq.fu_full::IntDiv                     0      0.00%     31.23% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatAdd                  91      2.25%     33.47% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCmp                   0      0.00%     33.47% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatCvt                   0      0.00%     33.47% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatMult                329      8.13%     41.60% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatDiv                   0      0.00%     41.60% # attempts to use FU when none available
system.cpu11.iq.fu_full::FloatSqrt                  0      0.00%     41.60% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAdd                    0      0.00%     41.60% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAddAcc                 0      0.00%     41.60% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdAlu                    0      0.00%     41.60% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCmp                    0      0.00%     41.60% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdCvt                    0      0.00%     41.60% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMisc                   0      0.00%     41.60% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMult                   0      0.00%     41.60% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdMultAcc                0      0.00%     41.60% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShift                  0      0.00%     41.60% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdShiftAcc               0      0.00%     41.60% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdSqrt                   0      0.00%     41.60% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAdd               0      0.00%     41.60% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatAlu               0      0.00%     41.60% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCmp               0      0.00%     41.60% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatCvt               0      0.00%     41.60% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatDiv               0      0.00%     41.60% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMisc              0      0.00%     41.60% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMult              0      0.00%     41.60% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatMultAcc            0      0.00%     41.60% # attempts to use FU when none available
system.cpu11.iq.fu_full::SimdFloatSqrt              0      0.00%     41.60% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemRead                 1404     34.68%     76.28% # attempts to use FU when none available
system.cpu11.iq.fu_full::MemWrite                 960     23.72%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu11.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IntAlu              116992     70.35%     70.35% # Type of FU issued
system.cpu11.iq.FU_type_0::IntMult                180      0.11%     70.46% # Type of FU issued
system.cpu11.iq.FU_type_0::IntDiv                   0      0.00%     70.46% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatAdd              2943      1.77%     72.23% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCmp                 2      0.00%     72.23% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatCvt                 0      0.00%     72.23% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatMult             1928      1.16%     73.39% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatDiv                 0      0.00%     73.39% # Type of FU issued
system.cpu11.iq.FU_type_0::FloatSqrt                0      0.00%     73.39% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAdd                  0      0.00%     73.39% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAddAcc               0      0.00%     73.39% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdAlu                  0      0.00%     73.39% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCmp                  0      0.00%     73.39% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdCvt                  0      0.00%     73.39% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMisc                 0      0.00%     73.39% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMult                 0      0.00%     73.39% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdMultAcc              0      0.00%     73.39% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShift                0      0.00%     73.39% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.39% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdSqrt                 0      0.00%     73.39% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.39% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.39% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.39% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.39% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.39% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.39% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMult            0      0.00%     73.39% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.39% # Type of FU issued
system.cpu11.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.39% # Type of FU issued
system.cpu11.iq.FU_type_0::MemRead              33738     20.29%     93.68% # Type of FU issued
system.cpu11.iq.FU_type_0::MemWrite             10513      6.32%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu11.iq.FU_type_0::total               166300                       # Type of FU issued
system.cpu11.iq.rate                         1.813265                       # Inst issue rate
system.cpu11.iq.fu_busy_cnt                      4048                       # FU busy when requested
system.cpu11.iq.fu_busy_rate                 0.024342                       # FU busy rate (busy events/executed inst)
system.cpu11.iq.int_inst_queue_reads           394878                       # Number of integer instruction queue reads
system.cpu11.iq.int_inst_queue_writes          190258                       # Number of integer instruction queue writes
system.cpu11.iq.int_inst_queue_wakeup_accesses       151668                       # Number of integer instruction queue wakeup accesses
system.cpu11.iq.fp_inst_queue_reads             23813                       # Number of floating instruction queue reads
system.cpu11.iq.fp_inst_queue_writes            13417                       # Number of floating instruction queue writes
system.cpu11.iq.fp_inst_queue_wakeup_accesses        10414                       # Number of floating instruction queue wakeup accesses
system.cpu11.iq.int_alu_accesses               158085                       # Number of integer alu accesses
system.cpu11.iq.fp_alu_accesses                 12259                       # Number of floating point alu accesses
system.cpu11.iew.lsq.thread0.forwLoads           1414                       # Number of loads that had data forwarded from stores
system.cpu11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu11.iew.lsq.thread0.squashedLoads         5405                       # Number of loads squashed
system.cpu11.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu11.iew.lsq.thread0.memOrderViolation           63                       # Number of memory ordering violations
system.cpu11.iew.lsq.thread0.squashedStores         3615                       # Number of stores squashed
system.cpu11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu11.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu11.iew.lsq.thread0.cacheBlocked          879                       # Number of times an access to memory failed due to the cache being blocked
system.cpu11.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu11.iew.iewSquashCycles                 1179                       # Number of cycles IEW is squashing
system.cpu11.iew.iewBlockCycles                  4050                       # Number of cycles IEW is blocking
system.cpu11.iew.iewUnblockCycles                1039                       # Number of cycles IEW is unblocking
system.cpu11.iew.iewDispatchedInsts            195828                       # Number of instructions dispatched to IQ
system.cpu11.iew.iewDispSquashedInsts             290                       # Number of squashed instructions skipped by dispatch
system.cpu11.iew.iewDispLoadInsts               33828                       # Number of dispatched load instructions
system.cpu11.iew.iewDispStoreInsts              11933                       # Number of dispatched store instructions
system.cpu11.iew.iewDispNonSpecInsts              460                       # Number of dispatched non-speculative instructions
system.cpu11.iew.iewIQFullEvents                   28                       # Number of times the IQ has become full, causing a stall
system.cpu11.iew.iewLSQFullEvents                1000                       # Number of times the LSQ has become full, causing a stall
system.cpu11.iew.memOrderViolationEvents           63                       # Number of memory order violations
system.cpu11.iew.predictedTakenIncorrect          334                       # Number of branches that were predicted taken incorrectly
system.cpu11.iew.predictedNotTakenIncorrect          853                       # Number of branches that were predicted not taken incorrectly
system.cpu11.iew.branchMispredicts               1187                       # Number of branch mispredicts detected at execute
system.cpu11.iew.iewExecutedInsts              164280                       # Number of executed instructions
system.cpu11.iew.iewExecLoadInsts               32936                       # Number of load instructions executed
system.cpu11.iew.iewExecSquashedInsts            2020                       # Number of squashed instructions skipped in execute
system.cpu11.iew.exec_swp                           0                       # number of swp insts executed
system.cpu11.iew.exec_nop                       22265                       # number of nop insts executed
system.cpu11.iew.exec_refs                      43046                       # number of memory reference insts executed
system.cpu11.iew.exec_branches                  34138                       # Number of branches executed
system.cpu11.iew.exec_stores                    10110                       # Number of stores executed
system.cpu11.iew.exec_rate                   1.791240                       # Inst execution rate
system.cpu11.iew.wb_sent                       163029                       # cumulative count of insts sent to commit
system.cpu11.iew.wb_count                      162082                       # cumulative count of insts written-back
system.cpu11.iew.wb_producers                   93284                       # num instructions producing a value
system.cpu11.iew.wb_consumers                  112630                       # num instructions consuming a value
system.cpu11.iew.wb_rate                     1.767274                       # insts written-back per cycle
system.cpu11.iew.wb_fanout                   0.828234                       # average fanout of values written-back
system.cpu11.commit.commitSquashedInsts         31659                       # The number of squashed insts skipped by commit
system.cpu11.commit.commitNonSpecStalls           661                       # The number of times commit has been forced to stall to communicate backwards
system.cpu11.commit.branchMispredicts            1007                       # The number of times a branch was mispredicted
system.cpu11.commit.committed_per_cycle::samples        76931                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::mean     2.114830                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::stdev     2.903226                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::0        40207     52.26%     52.26% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::1         9490     12.34%     64.60% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::2         3643      4.74%     69.33% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::3         1905      2.48%     71.81% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::4         2107      2.74%     74.55% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::5         5997      7.80%     82.35% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::6          682      0.89%     83.23% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::7         5500      7.15%     90.38% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::8         7400      9.62%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu11.commit.committed_per_cycle::total        76931                       # Number of insts commited each cycle
system.cpu11.commit.committedInsts             162696                       # Number of instructions committed
system.cpu11.commit.committedOps               162696                       # Number of ops (including micro ops) committed
system.cpu11.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu11.commit.refs                        36741                       # Number of memory references committed
system.cpu11.commit.loads                       28423                       # Number of loads committed
system.cpu11.commit.membars                       318                       # Number of memory barriers committed
system.cpu11.commit.branches                    30603                       # Number of branches committed
system.cpu11.commit.fp_insts                    10247                       # Number of committed floating point instructions.
system.cpu11.commit.int_insts                  138367                       # Number of committed integer instructions.
system.cpu11.commit.function_calls               2633                       # Number of function calls committed.
system.cpu11.commit.op_class_0::No_OpClass        19188     11.79%     11.79% # Class of committed instruction
system.cpu11.commit.op_class_0::IntAlu         101509     62.39%     74.19% # Class of committed instruction
system.cpu11.commit.op_class_0::IntMult           116      0.07%     74.26% # Class of committed instruction
system.cpu11.commit.op_class_0::IntDiv              0      0.00%     74.26% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatAdd         2887      1.77%     76.03% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCmp            2      0.00%     76.03% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatCvt            0      0.00%     76.03% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatMult         1921      1.18%     77.21% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatDiv            0      0.00%     77.21% # Class of committed instruction
system.cpu11.commit.op_class_0::FloatSqrt            0      0.00%     77.21% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAdd             0      0.00%     77.21% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAddAcc            0      0.00%     77.21% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdAlu             0      0.00%     77.21% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCmp             0      0.00%     77.21% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdCvt             0      0.00%     77.21% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMisc            0      0.00%     77.21% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMult            0      0.00%     77.21% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdMultAcc            0      0.00%     77.21% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShift            0      0.00%     77.21% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdShiftAcc            0      0.00%     77.21% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdSqrt            0      0.00%     77.21% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAdd            0      0.00%     77.21% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatAlu            0      0.00%     77.21% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCmp            0      0.00%     77.21% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatCvt            0      0.00%     77.21% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatDiv            0      0.00%     77.21% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMisc            0      0.00%     77.21% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMult            0      0.00%     77.21% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.21% # Class of committed instruction
system.cpu11.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.21% # Class of committed instruction
system.cpu11.commit.op_class_0::MemRead         28741     17.67%     94.88% # Class of committed instruction
system.cpu11.commit.op_class_0::MemWrite         8332      5.12%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu11.commit.op_class_0::total          162696                       # Class of committed instruction
system.cpu11.commit.bw_lim_events                7400                       # number cycles where commit BW limit reached
system.cpu11.rob.rob_reads                     262378                       # The number of ROB reads
system.cpu11.rob.rob_writes                    393385                       # The number of ROB writes
system.cpu11.timesIdled                           150                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu11.idleCycles                         10092                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu11.quiesceCycles                     961117                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu11.committedInsts                    143512                       # Number of Instructions Simulated
system.cpu11.committedOps                      143512                       # Number of Ops (including micro ops) Simulated
system.cpu11.cpi                             0.639062                       # CPI: Cycles Per Instruction
system.cpu11.cpi_total                       0.639062                       # CPI: Total CPI of All Threads
system.cpu11.ipc                             1.564795                       # IPC: Instructions Per Cycle
system.cpu11.ipc_total                       1.564795                       # IPC: Total IPC of All Threads
system.cpu11.int_regfile_reads                 205397                       # number of integer regfile reads
system.cpu11.int_regfile_writes                113308                       # number of integer regfile writes
system.cpu11.fp_regfile_reads                   11155                       # number of floating regfile reads
system.cpu11.fp_regfile_writes                   8165                       # number of floating regfile writes
system.cpu11.misc_regfile_reads                   893                       # number of misc regfile reads
system.cpu11.misc_regfile_writes                  451                       # number of misc regfile writes
system.cpu11.dcache.tags.replacements            1067                       # number of replacements
system.cpu11.dcache.tags.tagsinuse          11.750510                       # Cycle average of tags in use
system.cpu11.dcache.tags.total_refs             35416                       # Total number of references to valid blocks.
system.cpu11.dcache.tags.sampled_refs            1127                       # Sample count of references to valid blocks.
system.cpu11.dcache.tags.avg_refs           31.425022                       # Average number of references to valid blocks.
system.cpu11.dcache.tags.warmup_cycle      1113505773                       # Cycle when the warmup percentage was hit.
system.cpu11.dcache.tags.occ_blocks::cpu11.data    11.750510                       # Average occupied blocks per requestor
system.cpu11.dcache.tags.occ_percent::cpu11.data     0.183602                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_percent::total     0.183602                       # Average percentage of cache occupancy
system.cpu11.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu11.dcache.tags.age_task_id_blocks_1024::1           60                       # Occupied blocks per task id
system.cpu11.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu11.dcache.tags.tag_accesses          155961                       # Number of tag accesses
system.cpu11.dcache.tags.data_accesses         155961                       # Number of data accesses
system.cpu11.dcache.ReadReq_hits::cpu11.data        27726                       # number of ReadReq hits
system.cpu11.dcache.ReadReq_hits::total         27726                       # number of ReadReq hits
system.cpu11.dcache.WriteReq_hits::cpu11.data         7108                       # number of WriteReq hits
system.cpu11.dcache.WriteReq_hits::total         7108                       # number of WriteReq hits
system.cpu11.dcache.LoadLockedReq_hits::cpu11.data          160                       # number of LoadLockedReq hits
system.cpu11.dcache.LoadLockedReq_hits::total          160                       # number of LoadLockedReq hits
system.cpu11.dcache.StoreCondReq_hits::cpu11.data          142                       # number of StoreCondReq hits
system.cpu11.dcache.StoreCondReq_hits::total          142                       # number of StoreCondReq hits
system.cpu11.dcache.demand_hits::cpu11.data        34834                       # number of demand (read+write) hits
system.cpu11.dcache.demand_hits::total          34834                       # number of demand (read+write) hits
system.cpu11.dcache.overall_hits::cpu11.data        34834                       # number of overall hits
system.cpu11.dcache.overall_hits::total         34834                       # number of overall hits
system.cpu11.dcache.ReadReq_misses::cpu11.data         2352                       # number of ReadReq misses
system.cpu11.dcache.ReadReq_misses::total         2352                       # number of ReadReq misses
system.cpu11.dcache.WriteReq_misses::cpu11.data         1000                       # number of WriteReq misses
system.cpu11.dcache.WriteReq_misses::total         1000                       # number of WriteReq misses
system.cpu11.dcache.LoadLockedReq_misses::cpu11.data           78                       # number of LoadLockedReq misses
system.cpu11.dcache.LoadLockedReq_misses::total           78                       # number of LoadLockedReq misses
system.cpu11.dcache.StoreCondReq_misses::cpu11.data           66                       # number of StoreCondReq misses
system.cpu11.dcache.StoreCondReq_misses::total           66                       # number of StoreCondReq misses
system.cpu11.dcache.demand_misses::cpu11.data         3352                       # number of demand (read+write) misses
system.cpu11.dcache.demand_misses::total         3352                       # number of demand (read+write) misses
system.cpu11.dcache.overall_misses::cpu11.data         3352                       # number of overall misses
system.cpu11.dcache.overall_misses::total         3352                       # number of overall misses
system.cpu11.dcache.ReadReq_miss_latency::cpu11.data    119328322                       # number of ReadReq miss cycles
system.cpu11.dcache.ReadReq_miss_latency::total    119328322                       # number of ReadReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::cpu11.data     90768168                       # number of WriteReq miss cycles
system.cpu11.dcache.WriteReq_miss_latency::total     90768168                       # number of WriteReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::cpu11.data      1123071                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.LoadLockedReq_miss_latency::total      1123071                       # number of LoadLockedReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::cpu11.data       808982                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondReq_miss_latency::total       808982                       # number of StoreCondReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::cpu11.data        66063                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.StoreCondFailReq_miss_latency::total        66063                       # number of StoreCondFailReq miss cycles
system.cpu11.dcache.demand_miss_latency::cpu11.data    210096490                       # number of demand (read+write) miss cycles
system.cpu11.dcache.demand_miss_latency::total    210096490                       # number of demand (read+write) miss cycles
system.cpu11.dcache.overall_miss_latency::cpu11.data    210096490                       # number of overall miss cycles
system.cpu11.dcache.overall_miss_latency::total    210096490                       # number of overall miss cycles
system.cpu11.dcache.ReadReq_accesses::cpu11.data        30078                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.ReadReq_accesses::total        30078                       # number of ReadReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::cpu11.data         8108                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.WriteReq_accesses::total         8108                       # number of WriteReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::cpu11.data          238                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.LoadLockedReq_accesses::total          238                       # number of LoadLockedReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::cpu11.data          208                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.StoreCondReq_accesses::total          208                       # number of StoreCondReq accesses(hits+misses)
system.cpu11.dcache.demand_accesses::cpu11.data        38186                       # number of demand (read+write) accesses
system.cpu11.dcache.demand_accesses::total        38186                       # number of demand (read+write) accesses
system.cpu11.dcache.overall_accesses::cpu11.data        38186                       # number of overall (read+write) accesses
system.cpu11.dcache.overall_accesses::total        38186                       # number of overall (read+write) accesses
system.cpu11.dcache.ReadReq_miss_rate::cpu11.data     0.078197                       # miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_miss_rate::total     0.078197                       # miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_miss_rate::cpu11.data     0.123335                       # miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_miss_rate::total     0.123335                       # miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::cpu11.data     0.327731                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_miss_rate::total     0.327731                       # miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::cpu11.data     0.317308                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_miss_rate::total     0.317308                       # miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_miss_rate::cpu11.data     0.087781                       # miss rate for demand accesses
system.cpu11.dcache.demand_miss_rate::total     0.087781                       # miss rate for demand accesses
system.cpu11.dcache.overall_miss_rate::cpu11.data     0.087781                       # miss rate for overall accesses
system.cpu11.dcache.overall_miss_rate::total     0.087781                       # miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_miss_latency::cpu11.data 50734.830782                       # average ReadReq miss latency
system.cpu11.dcache.ReadReq_avg_miss_latency::total 50734.830782                       # average ReadReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::cpu11.data 90768.168000                       # average WriteReq miss latency
system.cpu11.dcache.WriteReq_avg_miss_latency::total 90768.168000                       # average WriteReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::cpu11.data 14398.346154                       # average LoadLockedReq miss latency
system.cpu11.dcache.LoadLockedReq_avg_miss_latency::total 14398.346154                       # average LoadLockedReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::cpu11.data 12257.303030                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondReq_avg_miss_latency::total 12257.303030                       # average StoreCondReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::cpu11.data          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu11.dcache.demand_avg_miss_latency::cpu11.data 62677.950477                       # average overall miss latency
system.cpu11.dcache.demand_avg_miss_latency::total 62677.950477                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::cpu11.data 62677.950477                       # average overall miss latency
system.cpu11.dcache.overall_avg_miss_latency::total 62677.950477                       # average overall miss latency
system.cpu11.dcache.blocked_cycles::no_mshrs         2380                       # number of cycles access was blocked
system.cpu11.dcache.blocked_cycles::no_targets          119                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_mshrs             118                       # number of cycles access was blocked
system.cpu11.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_mshrs    20.169492                       # average number of cycles each access was blocked
system.cpu11.dcache.avg_blocked_cycles::no_targets          119                       # average number of cycles each access was blocked
system.cpu11.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu11.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu11.dcache.writebacks::writebacks          558                       # number of writebacks
system.cpu11.dcache.writebacks::total             558                       # number of writebacks
system.cpu11.dcache.ReadReq_mshr_hits::cpu11.data         1187                       # number of ReadReq MSHR hits
system.cpu11.dcache.ReadReq_mshr_hits::total         1187                       # number of ReadReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::cpu11.data          665                       # number of WriteReq MSHR hits
system.cpu11.dcache.WriteReq_mshr_hits::total          665                       # number of WriteReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::cpu11.data           21                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.LoadLockedReq_mshr_hits::total           21                       # number of LoadLockedReq MSHR hits
system.cpu11.dcache.demand_mshr_hits::cpu11.data         1852                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.demand_mshr_hits::total         1852                       # number of demand (read+write) MSHR hits
system.cpu11.dcache.overall_mshr_hits::cpu11.data         1852                       # number of overall MSHR hits
system.cpu11.dcache.overall_mshr_hits::total         1852                       # number of overall MSHR hits
system.cpu11.dcache.ReadReq_mshr_misses::cpu11.data         1165                       # number of ReadReq MSHR misses
system.cpu11.dcache.ReadReq_mshr_misses::total         1165                       # number of ReadReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::cpu11.data          335                       # number of WriteReq MSHR misses
system.cpu11.dcache.WriteReq_mshr_misses::total          335                       # number of WriteReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::cpu11.data           57                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.LoadLockedReq_mshr_misses::total           57                       # number of LoadLockedReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::cpu11.data           65                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.StoreCondReq_mshr_misses::total           65                       # number of StoreCondReq MSHR misses
system.cpu11.dcache.demand_mshr_misses::cpu11.data         1500                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.demand_mshr_misses::total         1500                       # number of demand (read+write) MSHR misses
system.cpu11.dcache.overall_mshr_misses::cpu11.data         1500                       # number of overall MSHR misses
system.cpu11.dcache.overall_mshr_misses::total         1500                       # number of overall MSHR misses
system.cpu11.dcache.ReadReq_mshr_miss_latency::cpu11.data     38309586                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_latency::total     38309586                       # number of ReadReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::cpu11.data     23412942                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.WriteReq_mshr_miss_latency::total     23412942                       # number of WriteReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::cpu11.data       631655                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.LoadLockedReq_mshr_miss_latency::total       631655                       # number of LoadLockedReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::cpu11.data       737124                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondReq_mshr_miss_latency::total       737124                       # number of StoreCondReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::cpu11.data        62586                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.StoreCondFailReq_mshr_miss_latency::total        62586                       # number of StoreCondFailReq MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::cpu11.data     61722528                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.demand_mshr_miss_latency::total     61722528                       # number of demand (read+write) MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::cpu11.data     61722528                       # number of overall MSHR miss cycles
system.cpu11.dcache.overall_mshr_miss_latency::total     61722528                       # number of overall MSHR miss cycles
system.cpu11.dcache.ReadReq_mshr_miss_rate::cpu11.data     0.038733                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.ReadReq_mshr_miss_rate::total     0.038733                       # mshr miss rate for ReadReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::cpu11.data     0.041317                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.WriteReq_mshr_miss_rate::total     0.041317                       # mshr miss rate for WriteReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::cpu11.data     0.239496                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.LoadLockedReq_mshr_miss_rate::total     0.239496                       # mshr miss rate for LoadLockedReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::cpu11.data     0.312500                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.StoreCondReq_mshr_miss_rate::total     0.312500                       # mshr miss rate for StoreCondReq accesses
system.cpu11.dcache.demand_mshr_miss_rate::cpu11.data     0.039281                       # mshr miss rate for demand accesses
system.cpu11.dcache.demand_mshr_miss_rate::total     0.039281                       # mshr miss rate for demand accesses
system.cpu11.dcache.overall_mshr_miss_rate::cpu11.data     0.039281                       # mshr miss rate for overall accesses
system.cpu11.dcache.overall_mshr_miss_rate::total     0.039281                       # mshr miss rate for overall accesses
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::cpu11.data 32883.764807                       # average ReadReq mshr miss latency
system.cpu11.dcache.ReadReq_avg_mshr_miss_latency::total 32883.764807                       # average ReadReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::cpu11.data 69889.379104                       # average WriteReq mshr miss latency
system.cpu11.dcache.WriteReq_avg_mshr_miss_latency::total 69889.379104                       # average WriteReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu11.data 11081.666667                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.LoadLockedReq_avg_mshr_miss_latency::total 11081.666667                       # average LoadLockedReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::cpu11.data 11340.369231                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondReq_avg_mshr_miss_latency::total 11340.369231                       # average StoreCondReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu11.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::cpu11.data 41148.352000                       # average overall mshr miss latency
system.cpu11.dcache.demand_avg_mshr_miss_latency::total 41148.352000                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::cpu11.data 41148.352000                       # average overall mshr miss latency
system.cpu11.dcache.overall_avg_mshr_miss_latency::total 41148.352000                       # average overall mshr miss latency
system.cpu11.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu11.icache.tags.replacements             633                       # number of replacements
system.cpu11.icache.tags.tagsinuse          77.131100                       # Cycle average of tags in use
system.cpu11.icache.tags.total_refs             36214                       # Total number of references to valid blocks.
system.cpu11.icache.tags.sampled_refs            1129                       # Sample count of references to valid blocks.
system.cpu11.icache.tags.avg_refs           32.076174                       # Average number of references to valid blocks.
system.cpu11.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu11.icache.tags.occ_blocks::cpu11.inst    77.131100                       # Average occupied blocks per requestor
system.cpu11.icache.tags.occ_percent::cpu11.inst     0.150647                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_percent::total     0.150647                       # Average percentage of cache occupancy
system.cpu11.icache.tags.occ_task_id_blocks::1024          496                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::1          322                       # Occupied blocks per task id
system.cpu11.icache.tags.age_task_id_blocks_1024::2          174                       # Occupied blocks per task id
system.cpu11.icache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu11.icache.tags.tag_accesses           76125                       # Number of tag accesses
system.cpu11.icache.tags.data_accesses          76125                       # Number of data accesses
system.cpu11.icache.ReadReq_hits::cpu11.inst        36214                       # number of ReadReq hits
system.cpu11.icache.ReadReq_hits::total         36214                       # number of ReadReq hits
system.cpu11.icache.demand_hits::cpu11.inst        36214                       # number of demand (read+write) hits
system.cpu11.icache.demand_hits::total          36214                       # number of demand (read+write) hits
system.cpu11.icache.overall_hits::cpu11.inst        36214                       # number of overall hits
system.cpu11.icache.overall_hits::total         36214                       # number of overall hits
system.cpu11.icache.ReadReq_misses::cpu11.inst         1284                       # number of ReadReq misses
system.cpu11.icache.ReadReq_misses::total         1284                       # number of ReadReq misses
system.cpu11.icache.demand_misses::cpu11.inst         1284                       # number of demand (read+write) misses
system.cpu11.icache.demand_misses::total         1284                       # number of demand (read+write) misses
system.cpu11.icache.overall_misses::cpu11.inst         1284                       # number of overall misses
system.cpu11.icache.overall_misses::total         1284                       # number of overall misses
system.cpu11.icache.ReadReq_miss_latency::cpu11.inst     44576298                       # number of ReadReq miss cycles
system.cpu11.icache.ReadReq_miss_latency::total     44576298                       # number of ReadReq miss cycles
system.cpu11.icache.demand_miss_latency::cpu11.inst     44576298                       # number of demand (read+write) miss cycles
system.cpu11.icache.demand_miss_latency::total     44576298                       # number of demand (read+write) miss cycles
system.cpu11.icache.overall_miss_latency::cpu11.inst     44576298                       # number of overall miss cycles
system.cpu11.icache.overall_miss_latency::total     44576298                       # number of overall miss cycles
system.cpu11.icache.ReadReq_accesses::cpu11.inst        37498                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.ReadReq_accesses::total        37498                       # number of ReadReq accesses(hits+misses)
system.cpu11.icache.demand_accesses::cpu11.inst        37498                       # number of demand (read+write) accesses
system.cpu11.icache.demand_accesses::total        37498                       # number of demand (read+write) accesses
system.cpu11.icache.overall_accesses::cpu11.inst        37498                       # number of overall (read+write) accesses
system.cpu11.icache.overall_accesses::total        37498                       # number of overall (read+write) accesses
system.cpu11.icache.ReadReq_miss_rate::cpu11.inst     0.034242                       # miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_miss_rate::total     0.034242                       # miss rate for ReadReq accesses
system.cpu11.icache.demand_miss_rate::cpu11.inst     0.034242                       # miss rate for demand accesses
system.cpu11.icache.demand_miss_rate::total     0.034242                       # miss rate for demand accesses
system.cpu11.icache.overall_miss_rate::cpu11.inst     0.034242                       # miss rate for overall accesses
system.cpu11.icache.overall_miss_rate::total     0.034242                       # miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_miss_latency::cpu11.inst 34716.742991                       # average ReadReq miss latency
system.cpu11.icache.ReadReq_avg_miss_latency::total 34716.742991                       # average ReadReq miss latency
system.cpu11.icache.demand_avg_miss_latency::cpu11.inst 34716.742991                       # average overall miss latency
system.cpu11.icache.demand_avg_miss_latency::total 34716.742991                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::cpu11.inst 34716.742991                       # average overall miss latency
system.cpu11.icache.overall_avg_miss_latency::total 34716.742991                       # average overall miss latency
system.cpu11.icache.blocked_cycles::no_mshrs           16                       # number of cycles access was blocked
system.cpu11.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu11.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu11.icache.avg_blocked_cycles::no_mshrs           16                       # average number of cycles each access was blocked
system.cpu11.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu11.icache.fast_writes                     0                       # number of fast writes performed
system.cpu11.icache.cache_copies                    0                       # number of cache copies performed
system.cpu11.icache.writebacks::writebacks          633                       # number of writebacks
system.cpu11.icache.writebacks::total             633                       # number of writebacks
system.cpu11.icache.ReadReq_mshr_hits::cpu11.inst          155                       # number of ReadReq MSHR hits
system.cpu11.icache.ReadReq_mshr_hits::total          155                       # number of ReadReq MSHR hits
system.cpu11.icache.demand_mshr_hits::cpu11.inst          155                       # number of demand (read+write) MSHR hits
system.cpu11.icache.demand_mshr_hits::total          155                       # number of demand (read+write) MSHR hits
system.cpu11.icache.overall_mshr_hits::cpu11.inst          155                       # number of overall MSHR hits
system.cpu11.icache.overall_mshr_hits::total          155                       # number of overall MSHR hits
system.cpu11.icache.ReadReq_mshr_misses::cpu11.inst         1129                       # number of ReadReq MSHR misses
system.cpu11.icache.ReadReq_mshr_misses::total         1129                       # number of ReadReq MSHR misses
system.cpu11.icache.demand_mshr_misses::cpu11.inst         1129                       # number of demand (read+write) MSHR misses
system.cpu11.icache.demand_mshr_misses::total         1129                       # number of demand (read+write) MSHR misses
system.cpu11.icache.overall_mshr_misses::cpu11.inst         1129                       # number of overall MSHR misses
system.cpu11.icache.overall_mshr_misses::total         1129                       # number of overall MSHR misses
system.cpu11.icache.ReadReq_mshr_miss_latency::cpu11.inst     33612158                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_latency::total     33612158                       # number of ReadReq MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::cpu11.inst     33612158                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.demand_mshr_miss_latency::total     33612158                       # number of demand (read+write) MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::cpu11.inst     33612158                       # number of overall MSHR miss cycles
system.cpu11.icache.overall_mshr_miss_latency::total     33612158                       # number of overall MSHR miss cycles
system.cpu11.icache.ReadReq_mshr_miss_rate::cpu11.inst     0.030108                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.ReadReq_mshr_miss_rate::total     0.030108                       # mshr miss rate for ReadReq accesses
system.cpu11.icache.demand_mshr_miss_rate::cpu11.inst     0.030108                       # mshr miss rate for demand accesses
system.cpu11.icache.demand_mshr_miss_rate::total     0.030108                       # mshr miss rate for demand accesses
system.cpu11.icache.overall_mshr_miss_rate::cpu11.inst     0.030108                       # mshr miss rate for overall accesses
system.cpu11.icache.overall_mshr_miss_rate::total     0.030108                       # mshr miss rate for overall accesses
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::cpu11.inst 29771.619132                       # average ReadReq mshr miss latency
system.cpu11.icache.ReadReq_avg_mshr_miss_latency::total 29771.619132                       # average ReadReq mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::cpu11.inst 29771.619132                       # average overall mshr miss latency
system.cpu11.icache.demand_avg_mshr_miss_latency::total 29771.619132                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::cpu11.inst 29771.619132                       # average overall mshr miss latency
system.cpu11.icache.overall_avg_mshr_miss_latency::total 29771.619132                       # average overall mshr miss latency
system.cpu11.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.branchPred.lookups                 31976                       # Number of BP lookups
system.cpu12.branchPred.condPredicted           25496                       # Number of conditional branches predicted
system.cpu12.branchPred.condIncorrect            1343                       # Number of conditional branches incorrect
system.cpu12.branchPred.BTBLookups              24633                       # Number of BTB lookups
system.cpu12.branchPred.BTBHits                 16334                       # Number of BTB hits
system.cpu12.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu12.branchPred.BTBHitPct           66.309422                       # BTB Hit Percentage
system.cpu12.branchPred.usedRAS                  2803                       # Number of times the RAS was used to get a target.
system.cpu12.branchPred.RASInCorrect               11                       # Number of incorrect RAS predictions.
system.cpu12.branchPred.indirectLookups           122                       # Number of indirect predictor lookups.
system.cpu12.branchPred.indirectHits                5                       # Number of indirect target hits.
system.cpu12.branchPred.indirectMisses            117                       # Number of indirect misses.
system.cpu12.branchPredindirectMispredicted           31                       # Number of mispredicted indirect branches.
system.cpu12.dtb.fetch_hits                         0                       # ITB hits
system.cpu12.dtb.fetch_misses                       0                       # ITB misses
system.cpu12.dtb.fetch_acv                          0                       # ITB acv
system.cpu12.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu12.dtb.read_hits                      24265                       # DTB read hits
system.cpu12.dtb.read_misses                      389                       # DTB read misses
system.cpu12.dtb.read_acv                           0                       # DTB read access violations
system.cpu12.dtb.read_accesses                  24654                       # DTB read accesses
system.cpu12.dtb.write_hits                      7254                       # DTB write hits
system.cpu12.dtb.write_misses                      47                       # DTB write misses
system.cpu12.dtb.write_acv                          0                       # DTB write access violations
system.cpu12.dtb.write_accesses                  7301                       # DTB write accesses
system.cpu12.dtb.data_hits                      31519                       # DTB hits
system.cpu12.dtb.data_misses                      436                       # DTB misses
system.cpu12.dtb.data_acv                           0                       # DTB access violations
system.cpu12.dtb.data_accesses                  31955                       # DTB accesses
system.cpu12.itb.fetch_hits                     28889                       # ITB hits
system.cpu12.itb.fetch_misses                      75                       # ITB misses
system.cpu12.itb.fetch_acv                          0                       # ITB acv
system.cpu12.itb.fetch_accesses                 28964                       # ITB accesses
system.cpu12.itb.read_hits                          0                       # DTB read hits
system.cpu12.itb.read_misses                        0                       # DTB read misses
system.cpu12.itb.read_acv                           0                       # DTB read access violations
system.cpu12.itb.read_accesses                      0                       # DTB read accesses
system.cpu12.itb.write_hits                         0                       # DTB write hits
system.cpu12.itb.write_misses                       0                       # DTB write misses
system.cpu12.itb.write_acv                          0                       # DTB write access violations
system.cpu12.itb.write_accesses                     0                       # DTB write accesses
system.cpu12.itb.data_hits                          0                       # DTB hits
system.cpu12.itb.data_misses                        0                       # DTB misses
system.cpu12.itb.data_acv                           0                       # DTB access violations
system.cpu12.itb.data_accesses                      0                       # DTB accesses
system.cpu12.numCycles                         125372                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.fetch.icacheStallCycles            10642                       # Number of cycles fetch is stalled on an Icache miss
system.cpu12.fetch.Insts                       178643                       # Number of instructions fetch has processed
system.cpu12.fetch.Branches                     31976                       # Number of branches that fetch encountered
system.cpu12.fetch.predictedBranches            19142                       # Number of branches that fetch has predicted taken
system.cpu12.fetch.Cycles                       53455                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu12.fetch.SquashCycles                  2965                       # Number of cycles fetch has spent squashing
system.cpu12.fetch.MiscStallCycles                100                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu12.fetch.NoActiveThreadStallCycles        48789                       # Number of stall cycles due to no active thread to fetch from
system.cpu12.fetch.PendingTrapStallCycles         2308                       # Number of stall cycles due to pending traps
system.cpu12.fetch.IcacheWaitRetryStallCycles           98                       # Number of stall cycles due to full MSHR
system.cpu12.fetch.CacheLines                   28889                       # Number of cache lines fetched
system.cpu12.fetch.IcacheSquashes                 527                       # Number of outstanding Icache misses that were squashed
system.cpu12.fetch.rateDist::samples           116874                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::mean            1.528509                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::stdev           2.605986                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::0                  81082     69.38%     69.38% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::1                   1765      1.51%     70.89% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::2                   2570      2.20%     73.08% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::3                   6055      5.18%     78.27% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::4                   8474      7.25%     85.52% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::5                   1031      0.88%     86.40% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::6                   5632      4.82%     91.22% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::7                   1390      1.19%     92.41% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::8                   8875      7.59%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.rateDist::total             116874                       # Number of instructions fetched each cycle (Total)
system.cpu12.fetch.branchRate                0.255049                       # Number of branch fetches per cycle
system.cpu12.fetch.rate                      1.424903                       # Number of inst fetches per cycle
system.cpu12.decode.IdleCycles                  13037                       # Number of cycles decode is idle
system.cpu12.decode.BlockedCycles               23313                       # Number of cycles decode is blocked
system.cpu12.decode.RunCycles                   28654                       # Number of cycles decode is running
system.cpu12.decode.UnblockCycles                2066                       # Number of cycles decode is unblocking
system.cpu12.decode.SquashCycles                 1015                       # Number of cycles decode is squashing
system.cpu12.decode.BranchResolved               2973                       # Number of times decode resolved a branch
system.cpu12.decode.BranchMispred                 481                       # Number of times decode detected a branch misprediction
system.cpu12.decode.DecodedInsts               163148                       # Number of instructions handled by decode
system.cpu12.decode.SquashedInsts                2000                       # Number of squashed instructions handled by decode
system.cpu12.rename.SquashCycles                 1015                       # Number of cycles rename is squashing
system.cpu12.rename.IdleCycles                  14397                       # Number of cycles rename is idle
system.cpu12.rename.BlockCycles                  8068                       # Number of cycles rename is blocking
system.cpu12.rename.serializeStallCycles        11841                       # count of cycles rename stalled for serializing inst
system.cpu12.rename.RunCycles                   29261                       # Number of cycles rename is running
system.cpu12.rename.UnblockCycles                3503                       # Number of cycles rename is unblocking
system.cpu12.rename.RenamedInsts               158768                       # Number of instructions processed by rename
system.cpu12.rename.ROBFullEvents                 292                       # Number of times rename has blocked due to ROB full
system.cpu12.rename.IQFullEvents                  720                       # Number of times rename has blocked due to IQ full
system.cpu12.rename.LQFullEvents                 1827                       # Number of times rename has blocked due to LQ full
system.cpu12.rename.SQFullEvents                  403                       # Number of times rename has blocked due to SQ full
system.cpu12.rename.RenamedOperands            105580                       # Number of destination operands rename has renamed
system.cpu12.rename.RenameLookups              190986                       # Number of register rename lookups that rename has made
system.cpu12.rename.int_rename_lookups         178253                       # Number of integer rename lookups
system.cpu12.rename.fp_rename_lookups           12726                       # Number of floating rename lookups
system.cpu12.rename.CommittedMaps               83831                       # Number of HB maps that are committed
system.cpu12.rename.UndoneMaps                  21749                       # Number of HB maps that are undone due to squashing
system.cpu12.rename.serializingInsts              391                       # count of serializing insts renamed
system.cpu12.rename.tempSerializingInsts          367                       # count of temporary serializing insts renamed
system.cpu12.rename.skidInsts                    7176                       # count of insts added to the skid buffer
system.cpu12.memDep0.insertedLoads              25311                       # Number of loads inserted to the mem dependence unit.
system.cpu12.memDep0.insertedStores              8748                       # Number of stores inserted to the mem dependence unit.
system.cpu12.memDep0.conflictingLoads            1878                       # Number of conflicting loads.
system.cpu12.memDep0.conflictingStores           1394                       # Number of conflicting stores.
system.cpu12.iq.iqInstsAdded                   136200                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu12.iq.iqNonSpecInstsAdded               627                       # Number of non-speculative instructions added to the IQ
system.cpu12.iq.iqInstsIssued                  131099                       # Number of instructions issued
system.cpu12.iq.iqSquashedInstsIssued             307                       # Number of squashed instructions issued
system.cpu12.iq.iqSquashedInstsExamined         24143                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu12.iq.iqSquashedOperandsExamined        11594                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu12.iq.iqSquashedNonSpecRemoved          182                       # Number of squashed non-spec instructions that were removed
system.cpu12.iq.issued_per_cycle::samples       116874                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::mean       1.121712                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::stdev      2.014870                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::0             81532     69.76%     69.76% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::1              4466      3.82%     73.58% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::2              7835      6.70%     80.29% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::3              6752      5.78%     86.06% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::4              3549      3.04%     89.10% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::5              3346      2.86%     91.96% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::6              6933      5.93%     97.89% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::7              1505      1.29%     99.18% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::8               956      0.82%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu12.iq.issued_per_cycle::total        116874                       # Number of insts issued each cycle
system.cpu12.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntAlu                  1178     36.63%     36.63% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntMult                    0      0.00%     36.63% # attempts to use FU when none available
system.cpu12.iq.fu_full::IntDiv                     0      0.00%     36.63% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatAdd                  82      2.55%     39.18% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCmp                   0      0.00%     39.18% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatCvt                   0      0.00%     39.18% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatMult                315      9.79%     48.97% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatDiv                   0      0.00%     48.97% # attempts to use FU when none available
system.cpu12.iq.fu_full::FloatSqrt                  0      0.00%     48.97% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAdd                    0      0.00%     48.97% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAddAcc                 0      0.00%     48.97% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdAlu                    0      0.00%     48.97% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCmp                    0      0.00%     48.97% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdCvt                    0      0.00%     48.97% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMisc                   0      0.00%     48.97% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMult                   0      0.00%     48.97% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdMultAcc                0      0.00%     48.97% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShift                  0      0.00%     48.97% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdShiftAcc               0      0.00%     48.97% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdSqrt                   0      0.00%     48.97% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAdd               0      0.00%     48.97% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatAlu               0      0.00%     48.97% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCmp               0      0.00%     48.97% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatCvt               0      0.00%     48.97% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatDiv               0      0.00%     48.97% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMisc              0      0.00%     48.97% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMult              0      0.00%     48.97% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatMultAcc            0      0.00%     48.97% # attempts to use FU when none available
system.cpu12.iq.fu_full::SimdFloatSqrt              0      0.00%     48.97% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemRead                 1037     32.25%     81.22% # attempts to use FU when none available
system.cpu12.iq.fu_full::MemWrite                 604     18.78%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu12.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IntAlu               93221     71.11%     71.11% # Type of FU issued
system.cpu12.iq.FU_type_0::IntMult                186      0.14%     71.25% # Type of FU issued
system.cpu12.iq.FU_type_0::IntDiv                   0      0.00%     71.25% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatAdd              2926      2.23%     73.48% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCmp                 0      0.00%     73.48% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatCvt                 0      0.00%     73.48% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatMult             1936      1.48%     74.96% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatDiv                 0      0.00%     74.96% # Type of FU issued
system.cpu12.iq.FU_type_0::FloatSqrt                0      0.00%     74.96% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAdd                  0      0.00%     74.96% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAddAcc               0      0.00%     74.96% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdAlu                  0      0.00%     74.96% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCmp                  0      0.00%     74.96% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdCvt                  0      0.00%     74.96% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMisc                 0      0.00%     74.96% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMult                 0      0.00%     74.96% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdMultAcc              0      0.00%     74.96% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShift                0      0.00%     74.96% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.96% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdSqrt                 0      0.00%     74.96% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.96% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.96% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.96% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.96% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.96% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.96% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMult            0      0.00%     74.96% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.96% # Type of FU issued
system.cpu12.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.96% # Type of FU issued
system.cpu12.iq.FU_type_0::MemRead              25236     19.25%     94.21% # Type of FU issued
system.cpu12.iq.FU_type_0::MemWrite              7590      5.79%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu12.iq.FU_type_0::total               131099                       # Type of FU issued
system.cpu12.iq.rate                         1.045680                       # Inst issue rate
system.cpu12.iq.fu_busy_cnt                      3216                       # FU busy when requested
system.cpu12.iq.fu_busy_rate                 0.024531                       # FU busy rate (busy events/executed inst)
system.cpu12.iq.int_inst_queue_reads           359169                       # Number of integer instruction queue reads
system.cpu12.iq.int_inst_queue_writes          147603                       # Number of integer instruction queue writes
system.cpu12.iq.int_inst_queue_wakeup_accesses       117195                       # Number of integer instruction queue wakeup accesses
system.cpu12.iq.fp_inst_queue_reads             23426                       # Number of floating instruction queue reads
system.cpu12.iq.fp_inst_queue_writes            13408                       # Number of floating instruction queue writes
system.cpu12.iq.fp_inst_queue_wakeup_accesses        10406                       # Number of floating instruction queue wakeup accesses
system.cpu12.iq.int_alu_accesses               122275                       # Number of integer alu accesses
system.cpu12.iq.fp_alu_accesses                 12036                       # Number of floating point alu accesses
system.cpu12.iew.lsq.thread0.forwLoads            830                       # Number of loads that had data forwarded from stores
system.cpu12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu12.iew.lsq.thread0.squashedLoads         4302                       # Number of loads squashed
system.cpu12.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu12.iew.lsq.thread0.memOrderViolation           43                       # Number of memory ordering violations
system.cpu12.iew.lsq.thread0.squashedStores         2664                       # Number of stores squashed
system.cpu12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu12.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu12.iew.lsq.thread0.cacheBlocked          779                       # Number of times an access to memory failed due to the cache being blocked
system.cpu12.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu12.iew.iewSquashCycles                 1015                       # Number of cycles IEW is squashing
system.cpu12.iew.iewBlockCycles                  3614                       # Number of cycles IEW is blocking
system.cpu12.iew.iewUnblockCycles                1370                       # Number of cycles IEW is unblocking
system.cpu12.iew.iewDispatchedInsts            153254                       # Number of instructions dispatched to IQ
system.cpu12.iew.iewDispSquashedInsts             277                       # Number of squashed instructions skipped by dispatch
system.cpu12.iew.iewDispLoadInsts               25311                       # Number of dispatched load instructions
system.cpu12.iew.iewDispStoreInsts               8748                       # Number of dispatched store instructions
system.cpu12.iew.iewDispNonSpecInsts              334                       # Number of dispatched non-speculative instructions
system.cpu12.iew.iewIQFullEvents                   26                       # Number of times the IQ has become full, causing a stall
system.cpu12.iew.iewLSQFullEvents                1333                       # Number of times the LSQ has become full, causing a stall
system.cpu12.iew.memOrderViolationEvents           43                       # Number of memory order violations
system.cpu12.iew.predictedTakenIncorrect          300                       # Number of branches that were predicted taken incorrectly
system.cpu12.iew.predictedNotTakenIncorrect          730                       # Number of branches that were predicted not taken incorrectly
system.cpu12.iew.branchMispredicts               1030                       # Number of branch mispredicts detected at execute
system.cpu12.iew.iewExecutedInsts              129473                       # Number of executed instructions
system.cpu12.iew.iewExecLoadInsts               24654                       # Number of load instructions executed
system.cpu12.iew.iewExecSquashedInsts            1626                       # Number of squashed instructions skipped in execute
system.cpu12.iew.exec_swp                           0                       # number of swp insts executed
system.cpu12.iew.exec_nop                       16427                       # number of nop insts executed
system.cpu12.iew.exec_refs                      31955                       # number of memory reference insts executed
system.cpu12.iew.exec_branches                  26699                       # Number of branches executed
system.cpu12.iew.exec_stores                     7301                       # Number of stores executed
system.cpu12.iew.exec_rate                   1.032711                       # Inst execution rate
system.cpu12.iew.wb_sent                       128404                       # cumulative count of insts sent to commit
system.cpu12.iew.wb_count                      127601                       # cumulative count of insts written-back
system.cpu12.iew.wb_producers                   74139                       # num instructions producing a value
system.cpu12.iew.wb_consumers                   90045                       # num instructions consuming a value
system.cpu12.iew.wb_rate                     1.017779                       # insts written-back per cycle
system.cpu12.iew.wb_fanout                   0.823355                       # average fanout of values written-back
system.cpu12.commit.commitSquashedInsts         24987                       # The number of squashed insts skipped by commit
system.cpu12.commit.commitNonSpecStalls           445                       # The number of times commit has been forced to stall to communicate backwards
system.cpu12.commit.branchMispredicts             876                       # The number of times a branch was mispredicted
system.cpu12.commit.committed_per_cycle::samples        64338                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::mean     1.972007                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::stdev     2.840832                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::0        35636     55.39%     55.39% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::1         7100     11.04%     66.42% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::2         3163      4.92%     71.34% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::3         1518      2.36%     73.70% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::4         1817      2.82%     76.52% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::5         4513      7.01%     83.54% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::6          637      0.99%     84.53% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::7         4392      6.83%     91.36% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::8         5562      8.64%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu12.commit.committed_per_cycle::total        64338                       # Number of insts commited each cycle
system.cpu12.commit.committedInsts             126875                       # Number of instructions committed
system.cpu12.commit.committedOps               126875                       # Number of ops (including micro ops) committed
system.cpu12.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu12.commit.refs                        27093                       # Number of memory references committed
system.cpu12.commit.loads                       21009                       # Number of loads committed
system.cpu12.commit.membars                       205                       # Number of memory barriers committed
system.cpu12.commit.branches                    23830                       # Number of branches committed
system.cpu12.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu12.commit.int_insts                  107709                       # Number of committed integer instructions.
system.cpu12.commit.function_calls               1758                       # Number of function calls committed.
system.cpu12.commit.op_class_0::No_OpClass        14195     11.19%     11.19% # Class of committed instruction
system.cpu12.commit.op_class_0::IntAlu          80458     63.42%     74.60% # Class of committed instruction
system.cpu12.commit.op_class_0::IntMult           115      0.09%     74.69% # Class of committed instruction
system.cpu12.commit.op_class_0::IntDiv              0      0.00%     74.69% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatAdd         2878      2.27%     76.96% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCmp            0      0.00%     76.96% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatCvt            0      0.00%     76.96% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatMult         1920      1.51%     78.48% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatDiv            0      0.00%     78.48% # Class of committed instruction
system.cpu12.commit.op_class_0::FloatSqrt            0      0.00%     78.48% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAdd             0      0.00%     78.48% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAddAcc            0      0.00%     78.48% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdAlu             0      0.00%     78.48% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCmp             0      0.00%     78.48% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdCvt             0      0.00%     78.48% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMisc            0      0.00%     78.48% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMult            0      0.00%     78.48% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdMultAcc            0      0.00%     78.48% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShift            0      0.00%     78.48% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdShiftAcc            0      0.00%     78.48% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdSqrt            0      0.00%     78.48% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAdd            0      0.00%     78.48% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatAlu            0      0.00%     78.48% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCmp            0      0.00%     78.48% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatCvt            0      0.00%     78.48% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatDiv            0      0.00%     78.48% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMisc            0      0.00%     78.48% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMult            0      0.00%     78.48% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     78.48% # Class of committed instruction
system.cpu12.commit.op_class_0::SimdFloatSqrt            0      0.00%     78.48% # Class of committed instruction
system.cpu12.commit.op_class_0::MemRead         21214     16.72%     95.20% # Class of committed instruction
system.cpu12.commit.op_class_0::MemWrite         6095      4.80%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu12.commit.op_class_0::total          126875                       # Class of committed instruction
system.cpu12.commit.bw_lim_events                5562                       # number cycles where commit BW limit reached
system.cpu12.rob.rob_reads                     209286                       # The number of ROB reads
system.cpu12.rob.rob_writes                    307464                       # The number of ROB writes
system.cpu12.timesIdled                           181                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu12.idleCycles                          8498                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu12.quiesceCycles                     975575                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu12.committedInsts                    112684                       # Number of Instructions Simulated
system.cpu12.committedOps                      112684                       # Number of Ops (including micro ops) Simulated
system.cpu12.cpi                             1.112598                       # CPI: Cycles Per Instruction
system.cpu12.cpi_total                       1.112598                       # CPI: Total CPI of All Threads
system.cpu12.ipc                             0.898797                       # IPC: Instructions Per Cycle
system.cpu12.ipc_total                       0.898797                       # IPC: Total IPC of All Threads
system.cpu12.int_regfile_reads                 162053                       # number of integer regfile reads
system.cpu12.int_regfile_writes                 87825                       # number of integer regfile writes
system.cpu12.fp_regfile_reads                   11138                       # number of floating regfile reads
system.cpu12.fp_regfile_writes                   8168                       # number of floating regfile writes
system.cpu12.misc_regfile_reads                   632                       # number of misc regfile reads
system.cpu12.misc_regfile_writes                  269                       # number of misc regfile writes
system.cpu12.dcache.tags.replacements             834                       # number of replacements
system.cpu12.dcache.tags.tagsinuse          10.895588                       # Cycle average of tags in use
system.cpu12.dcache.tags.total_refs             26051                       # Total number of references to valid blocks.
system.cpu12.dcache.tags.sampled_refs             894                       # Sample count of references to valid blocks.
system.cpu12.dcache.tags.avg_refs           29.139821                       # Average number of references to valid blocks.
system.cpu12.dcache.tags.warmup_cycle      1113516204                       # Cycle when the warmup percentage was hit.
system.cpu12.dcache.tags.occ_blocks::cpu12.data    10.895588                       # Average occupied blocks per requestor
system.cpu12.dcache.tags.occ_percent::cpu12.data     0.170244                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_percent::total     0.170244                       # Average percentage of cache occupancy
system.cpu12.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::1           36                       # Occupied blocks per task id
system.cpu12.dcache.tags.age_task_id_blocks_1024::2           24                       # Occupied blocks per task id
system.cpu12.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu12.dcache.tags.tag_accesses          116543                       # Number of tag accesses
system.cpu12.dcache.tags.data_accesses         116543                       # Number of data accesses
system.cpu12.dcache.ReadReq_hits::cpu12.data        20536                       # number of ReadReq hits
system.cpu12.dcache.ReadReq_hits::total         20536                       # number of ReadReq hits
system.cpu12.dcache.WriteReq_hits::cpu12.data         5093                       # number of WriteReq hits
system.cpu12.dcache.WriteReq_hits::total         5093                       # number of WriteReq hits
system.cpu12.dcache.LoadLockedReq_hits::cpu12.data          103                       # number of LoadLockedReq hits
system.cpu12.dcache.LoadLockedReq_hits::total          103                       # number of LoadLockedReq hits
system.cpu12.dcache.StoreCondReq_hits::cpu12.data           77                       # number of StoreCondReq hits
system.cpu12.dcache.StoreCondReq_hits::total           77                       # number of StoreCondReq hits
system.cpu12.dcache.demand_hits::cpu12.data        25629                       # number of demand (read+write) hits
system.cpu12.dcache.demand_hits::total          25629                       # number of demand (read+write) hits
system.cpu12.dcache.overall_hits::cpu12.data        25629                       # number of overall hits
system.cpu12.dcache.overall_hits::total         25629                       # number of overall hits
system.cpu12.dcache.ReadReq_misses::cpu12.data         2073                       # number of ReadReq misses
system.cpu12.dcache.ReadReq_misses::total         2073                       # number of ReadReq misses
system.cpu12.dcache.WriteReq_misses::cpu12.data          869                       # number of WriteReq misses
system.cpu12.dcache.WriteReq_misses::total          869                       # number of WriteReq misses
system.cpu12.dcache.LoadLockedReq_misses::cpu12.data           52                       # number of LoadLockedReq misses
system.cpu12.dcache.LoadLockedReq_misses::total           52                       # number of LoadLockedReq misses
system.cpu12.dcache.StoreCondReq_misses::cpu12.data           45                       # number of StoreCondReq misses
system.cpu12.dcache.StoreCondReq_misses::total           45                       # number of StoreCondReq misses
system.cpu12.dcache.demand_misses::cpu12.data         2942                       # number of demand (read+write) misses
system.cpu12.dcache.demand_misses::total         2942                       # number of demand (read+write) misses
system.cpu12.dcache.overall_misses::cpu12.data         2942                       # number of overall misses
system.cpu12.dcache.overall_misses::total         2942                       # number of overall misses
system.cpu12.dcache.ReadReq_miss_latency::cpu12.data    130455881                       # number of ReadReq miss cycles
system.cpu12.dcache.ReadReq_miss_latency::total    130455881                       # number of ReadReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::cpu12.data     89493270                       # number of WriteReq miss cycles
system.cpu12.dcache.WriteReq_miss_latency::total     89493270                       # number of WriteReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::cpu12.data      1128866                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.LoadLockedReq_miss_latency::total      1128866                       # number of LoadLockedReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::cpu12.data       543571                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondReq_miss_latency::total       543571                       # number of StoreCondReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::cpu12.data       166896                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.StoreCondFailReq_miss_latency::total       166896                       # number of StoreCondFailReq miss cycles
system.cpu12.dcache.demand_miss_latency::cpu12.data    219949151                       # number of demand (read+write) miss cycles
system.cpu12.dcache.demand_miss_latency::total    219949151                       # number of demand (read+write) miss cycles
system.cpu12.dcache.overall_miss_latency::cpu12.data    219949151                       # number of overall miss cycles
system.cpu12.dcache.overall_miss_latency::total    219949151                       # number of overall miss cycles
system.cpu12.dcache.ReadReq_accesses::cpu12.data        22609                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.ReadReq_accesses::total        22609                       # number of ReadReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::cpu12.data         5962                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.WriteReq_accesses::total         5962                       # number of WriteReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::cpu12.data          155                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.LoadLockedReq_accesses::total          155                       # number of LoadLockedReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::cpu12.data          122                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.StoreCondReq_accesses::total          122                       # number of StoreCondReq accesses(hits+misses)
system.cpu12.dcache.demand_accesses::cpu12.data        28571                       # number of demand (read+write) accesses
system.cpu12.dcache.demand_accesses::total        28571                       # number of demand (read+write) accesses
system.cpu12.dcache.overall_accesses::cpu12.data        28571                       # number of overall (read+write) accesses
system.cpu12.dcache.overall_accesses::total        28571                       # number of overall (read+write) accesses
system.cpu12.dcache.ReadReq_miss_rate::cpu12.data     0.091689                       # miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_miss_rate::total     0.091689                       # miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_miss_rate::cpu12.data     0.145756                       # miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_miss_rate::total     0.145756                       # miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::cpu12.data     0.335484                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_miss_rate::total     0.335484                       # miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::cpu12.data     0.368852                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_miss_rate::total     0.368852                       # miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_miss_rate::cpu12.data     0.102972                       # miss rate for demand accesses
system.cpu12.dcache.demand_miss_rate::total     0.102972                       # miss rate for demand accesses
system.cpu12.dcache.overall_miss_rate::cpu12.data     0.102972                       # miss rate for overall accesses
system.cpu12.dcache.overall_miss_rate::total     0.102972                       # miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_miss_latency::cpu12.data 62930.960444                       # average ReadReq miss latency
system.cpu12.dcache.ReadReq_avg_miss_latency::total 62930.960444                       # average ReadReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::cpu12.data 102984.200230                       # average WriteReq miss latency
system.cpu12.dcache.WriteReq_avg_miss_latency::total 102984.200230                       # average WriteReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::cpu12.data 21708.961538                       # average LoadLockedReq miss latency
system.cpu12.dcache.LoadLockedReq_avg_miss_latency::total 21708.961538                       # average LoadLockedReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::cpu12.data 12079.355556                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondReq_avg_miss_latency::total 12079.355556                       # average StoreCondReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::cpu12.data          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu12.dcache.demand_avg_miss_latency::cpu12.data 74761.778042                       # average overall miss latency
system.cpu12.dcache.demand_avg_miss_latency::total 74761.778042                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::cpu12.data 74761.778042                       # average overall miss latency
system.cpu12.dcache.overall_avg_miss_latency::total 74761.778042                       # average overall miss latency
system.cpu12.dcache.blocked_cycles::no_mshrs         2126                       # number of cycles access was blocked
system.cpu12.dcache.blocked_cycles::no_targets          126                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_mshrs             116                       # number of cycles access was blocked
system.cpu12.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_mshrs    18.327586                       # average number of cycles each access was blocked
system.cpu12.dcache.avg_blocked_cycles::no_targets          126                       # average number of cycles each access was blocked
system.cpu12.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu12.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu12.dcache.writebacks::writebacks          446                       # number of writebacks
system.cpu12.dcache.writebacks::total             446                       # number of writebacks
system.cpu12.dcache.ReadReq_mshr_hits::cpu12.data         1132                       # number of ReadReq MSHR hits
system.cpu12.dcache.ReadReq_mshr_hits::total         1132                       # number of ReadReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::cpu12.data          586                       # number of WriteReq MSHR hits
system.cpu12.dcache.WriteReq_mshr_hits::total          586                       # number of WriteReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::cpu12.data           17                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.LoadLockedReq_mshr_hits::total           17                       # number of LoadLockedReq MSHR hits
system.cpu12.dcache.demand_mshr_hits::cpu12.data         1718                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.demand_mshr_hits::total         1718                       # number of demand (read+write) MSHR hits
system.cpu12.dcache.overall_mshr_hits::cpu12.data         1718                       # number of overall MSHR hits
system.cpu12.dcache.overall_mshr_hits::total         1718                       # number of overall MSHR hits
system.cpu12.dcache.ReadReq_mshr_misses::cpu12.data          941                       # number of ReadReq MSHR misses
system.cpu12.dcache.ReadReq_mshr_misses::total          941                       # number of ReadReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::cpu12.data          283                       # number of WriteReq MSHR misses
system.cpu12.dcache.WriteReq_mshr_misses::total          283                       # number of WriteReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::cpu12.data           35                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.LoadLockedReq_mshr_misses::total           35                       # number of LoadLockedReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::cpu12.data           44                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.StoreCondReq_mshr_misses::total           44                       # number of StoreCondReq MSHR misses
system.cpu12.dcache.demand_mshr_misses::cpu12.data         1224                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.demand_mshr_misses::total         1224                       # number of demand (read+write) MSHR misses
system.cpu12.dcache.overall_mshr_misses::cpu12.data         1224                       # number of overall MSHR misses
system.cpu12.dcache.overall_mshr_misses::total         1224                       # number of overall MSHR misses
system.cpu12.dcache.ReadReq_mshr_miss_latency::cpu12.data     38168188                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_latency::total     38168188                       # number of ReadReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::cpu12.data     22459088                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.WriteReq_mshr_miss_latency::total     22459088                       # number of WriteReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::cpu12.data       435784                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.LoadLockedReq_mshr_miss_latency::total       435784                       # number of LoadLockedReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::cpu12.data       494893                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondReq_mshr_miss_latency::total       494893                       # number of StoreCondReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::cpu12.data       164578                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.StoreCondFailReq_mshr_miss_latency::total       164578                       # number of StoreCondFailReq MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::cpu12.data     60627276                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.demand_mshr_miss_latency::total     60627276                       # number of demand (read+write) MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::cpu12.data     60627276                       # number of overall MSHR miss cycles
system.cpu12.dcache.overall_mshr_miss_latency::total     60627276                       # number of overall MSHR miss cycles
system.cpu12.dcache.ReadReq_mshr_miss_rate::cpu12.data     0.041621                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.ReadReq_mshr_miss_rate::total     0.041621                       # mshr miss rate for ReadReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::cpu12.data     0.047467                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.WriteReq_mshr_miss_rate::total     0.047467                       # mshr miss rate for WriteReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::cpu12.data     0.225806                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.LoadLockedReq_mshr_miss_rate::total     0.225806                       # mshr miss rate for LoadLockedReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::cpu12.data     0.360656                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.StoreCondReq_mshr_miss_rate::total     0.360656                       # mshr miss rate for StoreCondReq accesses
system.cpu12.dcache.demand_mshr_miss_rate::cpu12.data     0.042841                       # mshr miss rate for demand accesses
system.cpu12.dcache.demand_mshr_miss_rate::total     0.042841                       # mshr miss rate for demand accesses
system.cpu12.dcache.overall_mshr_miss_rate::cpu12.data     0.042841                       # mshr miss rate for overall accesses
system.cpu12.dcache.overall_mshr_miss_rate::total     0.042841                       # mshr miss rate for overall accesses
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::cpu12.data 40561.304995                       # average ReadReq mshr miss latency
system.cpu12.dcache.ReadReq_avg_mshr_miss_latency::total 40561.304995                       # average ReadReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::cpu12.data 79360.734982                       # average WriteReq mshr miss latency
system.cpu12.dcache.WriteReq_avg_mshr_miss_latency::total 79360.734982                       # average WriteReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu12.data 12450.971429                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.LoadLockedReq_avg_mshr_miss_latency::total 12450.971429                       # average LoadLockedReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::cpu12.data 11247.568182                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondReq_avg_mshr_miss_latency::total 11247.568182                       # average StoreCondReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu12.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::cpu12.data 49532.088235                       # average overall mshr miss latency
system.cpu12.dcache.demand_avg_mshr_miss_latency::total 49532.088235                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::cpu12.data 49532.088235                       # average overall mshr miss latency
system.cpu12.dcache.overall_avg_mshr_miss_latency::total 49532.088235                       # average overall mshr miss latency
system.cpu12.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu12.icache.tags.replacements             500                       # number of replacements
system.cpu12.icache.tags.tagsinuse          72.397049                       # Cycle average of tags in use
system.cpu12.icache.tags.total_refs             27758                       # Total number of references to valid blocks.
system.cpu12.icache.tags.sampled_refs             978                       # Sample count of references to valid blocks.
system.cpu12.icache.tags.avg_refs           28.382413                       # Average number of references to valid blocks.
system.cpu12.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu12.icache.tags.occ_blocks::cpu12.inst    72.397049                       # Average occupied blocks per requestor
system.cpu12.icache.tags.occ_percent::cpu12.inst     0.141400                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_percent::total     0.141400                       # Average percentage of cache occupancy
system.cpu12.icache.tags.occ_task_id_blocks::1024          478                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::1           81                       # Occupied blocks per task id
system.cpu12.icache.tags.age_task_id_blocks_1024::2          397                       # Occupied blocks per task id
system.cpu12.icache.tags.occ_task_id_percent::1024     0.933594                       # Percentage of cache occupancy per task id
system.cpu12.icache.tags.tag_accesses           58744                       # Number of tag accesses
system.cpu12.icache.tags.data_accesses          58744                       # Number of data accesses
system.cpu12.icache.ReadReq_hits::cpu12.inst        27758                       # number of ReadReq hits
system.cpu12.icache.ReadReq_hits::total         27758                       # number of ReadReq hits
system.cpu12.icache.demand_hits::cpu12.inst        27758                       # number of demand (read+write) hits
system.cpu12.icache.demand_hits::total          27758                       # number of demand (read+write) hits
system.cpu12.icache.overall_hits::cpu12.inst        27758                       # number of overall hits
system.cpu12.icache.overall_hits::total         27758                       # number of overall hits
system.cpu12.icache.ReadReq_misses::cpu12.inst         1125                       # number of ReadReq misses
system.cpu12.icache.ReadReq_misses::total         1125                       # number of ReadReq misses
system.cpu12.icache.demand_misses::cpu12.inst         1125                       # number of demand (read+write) misses
system.cpu12.icache.demand_misses::total         1125                       # number of demand (read+write) misses
system.cpu12.icache.overall_misses::cpu12.inst         1125                       # number of overall misses
system.cpu12.icache.overall_misses::total         1125                       # number of overall misses
system.cpu12.icache.ReadReq_miss_latency::cpu12.inst     41737900                       # number of ReadReq miss cycles
system.cpu12.icache.ReadReq_miss_latency::total     41737900                       # number of ReadReq miss cycles
system.cpu12.icache.demand_miss_latency::cpu12.inst     41737900                       # number of demand (read+write) miss cycles
system.cpu12.icache.demand_miss_latency::total     41737900                       # number of demand (read+write) miss cycles
system.cpu12.icache.overall_miss_latency::cpu12.inst     41737900                       # number of overall miss cycles
system.cpu12.icache.overall_miss_latency::total     41737900                       # number of overall miss cycles
system.cpu12.icache.ReadReq_accesses::cpu12.inst        28883                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.ReadReq_accesses::total        28883                       # number of ReadReq accesses(hits+misses)
system.cpu12.icache.demand_accesses::cpu12.inst        28883                       # number of demand (read+write) accesses
system.cpu12.icache.demand_accesses::total        28883                       # number of demand (read+write) accesses
system.cpu12.icache.overall_accesses::cpu12.inst        28883                       # number of overall (read+write) accesses
system.cpu12.icache.overall_accesses::total        28883                       # number of overall (read+write) accesses
system.cpu12.icache.ReadReq_miss_rate::cpu12.inst     0.038950                       # miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_miss_rate::total     0.038950                       # miss rate for ReadReq accesses
system.cpu12.icache.demand_miss_rate::cpu12.inst     0.038950                       # miss rate for demand accesses
system.cpu12.icache.demand_miss_rate::total     0.038950                       # miss rate for demand accesses
system.cpu12.icache.overall_miss_rate::cpu12.inst     0.038950                       # miss rate for overall accesses
system.cpu12.icache.overall_miss_rate::total     0.038950                       # miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_miss_latency::cpu12.inst 37100.355556                       # average ReadReq miss latency
system.cpu12.icache.ReadReq_avg_miss_latency::total 37100.355556                       # average ReadReq miss latency
system.cpu12.icache.demand_avg_miss_latency::cpu12.inst 37100.355556                       # average overall miss latency
system.cpu12.icache.demand_avg_miss_latency::total 37100.355556                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::cpu12.inst 37100.355556                       # average overall miss latency
system.cpu12.icache.overall_avg_miss_latency::total 37100.355556                       # average overall miss latency
system.cpu12.icache.blocked_cycles::no_mshrs           15                       # number of cycles access was blocked
system.cpu12.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu12.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu12.icache.avg_blocked_cycles::no_mshrs           15                       # average number of cycles each access was blocked
system.cpu12.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu12.icache.fast_writes                     0                       # number of fast writes performed
system.cpu12.icache.cache_copies                    0                       # number of cache copies performed
system.cpu12.icache.writebacks::writebacks          500                       # number of writebacks
system.cpu12.icache.writebacks::total             500                       # number of writebacks
system.cpu12.icache.ReadReq_mshr_hits::cpu12.inst          147                       # number of ReadReq MSHR hits
system.cpu12.icache.ReadReq_mshr_hits::total          147                       # number of ReadReq MSHR hits
system.cpu12.icache.demand_mshr_hits::cpu12.inst          147                       # number of demand (read+write) MSHR hits
system.cpu12.icache.demand_mshr_hits::total          147                       # number of demand (read+write) MSHR hits
system.cpu12.icache.overall_mshr_hits::cpu12.inst          147                       # number of overall MSHR hits
system.cpu12.icache.overall_mshr_hits::total          147                       # number of overall MSHR hits
system.cpu12.icache.ReadReq_mshr_misses::cpu12.inst          978                       # number of ReadReq MSHR misses
system.cpu12.icache.ReadReq_mshr_misses::total          978                       # number of ReadReq MSHR misses
system.cpu12.icache.demand_mshr_misses::cpu12.inst          978                       # number of demand (read+write) MSHR misses
system.cpu12.icache.demand_mshr_misses::total          978                       # number of demand (read+write) MSHR misses
system.cpu12.icache.overall_mshr_misses::cpu12.inst          978                       # number of overall MSHR misses
system.cpu12.icache.overall_mshr_misses::total          978                       # number of overall MSHR misses
system.cpu12.icache.ReadReq_mshr_miss_latency::cpu12.inst     30735513                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_latency::total     30735513                       # number of ReadReq MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::cpu12.inst     30735513                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.demand_mshr_miss_latency::total     30735513                       # number of demand (read+write) MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::cpu12.inst     30735513                       # number of overall MSHR miss cycles
system.cpu12.icache.overall_mshr_miss_latency::total     30735513                       # number of overall MSHR miss cycles
system.cpu12.icache.ReadReq_mshr_miss_rate::cpu12.inst     0.033861                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.ReadReq_mshr_miss_rate::total     0.033861                       # mshr miss rate for ReadReq accesses
system.cpu12.icache.demand_mshr_miss_rate::cpu12.inst     0.033861                       # mshr miss rate for demand accesses
system.cpu12.icache.demand_mshr_miss_rate::total     0.033861                       # mshr miss rate for demand accesses
system.cpu12.icache.overall_mshr_miss_rate::cpu12.inst     0.033861                       # mshr miss rate for overall accesses
system.cpu12.icache.overall_mshr_miss_rate::total     0.033861                       # mshr miss rate for overall accesses
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::cpu12.inst 31426.904908                       # average ReadReq mshr miss latency
system.cpu12.icache.ReadReq_avg_mshr_miss_latency::total 31426.904908                       # average ReadReq mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::cpu12.inst 31426.904908                       # average overall mshr miss latency
system.cpu12.icache.demand_avg_mshr_miss_latency::total 31426.904908                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::cpu12.inst 31426.904908                       # average overall mshr miss latency
system.cpu12.icache.overall_avg_mshr_miss_latency::total 31426.904908                       # average overall mshr miss latency
system.cpu12.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.branchPred.lookups                  9637                       # Number of BP lookups
system.cpu13.branchPred.condPredicted            7549                       # Number of conditional branches predicted
system.cpu13.branchPred.condIncorrect             709                       # Number of conditional branches incorrect
system.cpu13.branchPred.BTBLookups               7792                       # Number of BTB lookups
system.cpu13.branchPred.BTBHits                  3062                       # Number of BTB hits
system.cpu13.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu13.branchPred.BTBHitPct           39.296715                       # BTB Hit Percentage
system.cpu13.branchPred.usedRAS                   806                       # Number of times the RAS was used to get a target.
system.cpu13.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu13.branchPred.indirectLookups            96                       # Number of indirect predictor lookups.
system.cpu13.branchPred.indirectHits                2                       # Number of indirect target hits.
system.cpu13.branchPred.indirectMisses             94                       # Number of indirect misses.
system.cpu13.branchPredindirectMispredicted           22                       # Number of mispredicted indirect branches.
system.cpu13.dtb.fetch_hits                         0                       # ITB hits
system.cpu13.dtb.fetch_misses                       0                       # ITB misses
system.cpu13.dtb.fetch_acv                          0                       # ITB acv
system.cpu13.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu13.dtb.read_hits                       6599                       # DTB read hits
system.cpu13.dtb.read_misses                      318                       # DTB read misses
system.cpu13.dtb.read_acv                           0                       # DTB read access violations
system.cpu13.dtb.read_accesses                   6917                       # DTB read accesses
system.cpu13.dtb.write_hits                      3407                       # DTB write hits
system.cpu13.dtb.write_misses                      30                       # DTB write misses
system.cpu13.dtb.write_acv                          0                       # DTB write access violations
system.cpu13.dtb.write_accesses                  3437                       # DTB write accesses
system.cpu13.dtb.data_hits                      10006                       # DTB hits
system.cpu13.dtb.data_misses                      348                       # DTB misses
system.cpu13.dtb.data_acv                           0                       # DTB access violations
system.cpu13.dtb.data_accesses                  10354                       # DTB accesses
system.cpu13.itb.fetch_hits                      7346                       # ITB hits
system.cpu13.itb.fetch_misses                      69                       # ITB misses
system.cpu13.itb.fetch_acv                          0                       # ITB acv
system.cpu13.itb.fetch_accesses                  7415                       # ITB accesses
system.cpu13.itb.read_hits                          0                       # DTB read hits
system.cpu13.itb.read_misses                        0                       # DTB read misses
system.cpu13.itb.read_acv                           0                       # DTB read access violations
system.cpu13.itb.read_accesses                      0                       # DTB read accesses
system.cpu13.itb.write_hits                         0                       # DTB write hits
system.cpu13.itb.write_misses                       0                       # DTB write misses
system.cpu13.itb.write_acv                          0                       # DTB write access violations
system.cpu13.itb.write_accesses                     0                       # DTB write accesses
system.cpu13.itb.data_hits                          0                       # DTB hits
system.cpu13.itb.data_misses                        0                       # DTB misses
system.cpu13.itb.data_acv                           0                       # DTB access violations
system.cpu13.itb.data_accesses                      0                       # DTB accesses
system.cpu13.numCycles                          87625                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.fetch.icacheStallCycles             5810                       # Number of cycles fetch is stalled on an Icache miss
system.cpu13.fetch.Insts                        65851                       # Number of instructions fetch has processed
system.cpu13.fetch.Branches                      9637                       # Number of branches that fetch encountered
system.cpu13.fetch.predictedBranches             3870                       # Number of branches that fetch has predicted taken
system.cpu13.fetch.Cycles                       21568                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu13.fetch.SquashCycles                  1593                       # Number of cycles fetch has spent squashing
system.cpu13.fetch.MiscStallCycles                138                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu13.fetch.NoActiveThreadStallCycles        49818                       # Number of stall cycles due to no active thread to fetch from
system.cpu13.fetch.PendingTrapStallCycles         2020                       # Number of stall cycles due to pending traps
system.cpu13.fetch.IcacheWaitRetryStallCycles           44                       # Number of stall cycles due to full MSHR
system.cpu13.fetch.CacheLines                    7346                       # Number of cache lines fetched
system.cpu13.fetch.IcacheSquashes                 292                       # Number of outstanding Icache misses that were squashed
system.cpu13.fetch.rateDist::samples            80194                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::mean            0.821146                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::stdev           2.237932                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::0                  68901     85.92%     85.92% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::1                    853      1.06%     86.98% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::2                    842      1.05%     88.03% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::3                    830      1.03%     89.07% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::4                   1638      2.04%     91.11% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::5                    339      0.42%     91.53% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::6                    487      0.61%     92.14% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::7                    777      0.97%     93.11% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::8                   5527      6.89%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.rateDist::total              80194                       # Number of instructions fetched each cycle (Total)
system.cpu13.fetch.branchRate                0.109980                       # Number of branch fetches per cycle
system.cpu13.fetch.rate                      0.751509                       # Number of inst fetches per cycle
system.cpu13.decode.IdleCycles                   7642                       # Number of cycles decode is idle
system.cpu13.decode.BlockedCycles               13120                       # Number of cycles decode is blocked
system.cpu13.decode.RunCycles                    7911                       # Number of cycles decode is running
system.cpu13.decode.UnblockCycles                1154                       # Number of cycles decode is unblocking
system.cpu13.decode.SquashCycles                  549                       # Number of cycles decode is squashing
system.cpu13.decode.BranchResolved                891                       # Number of times decode resolved a branch
system.cpu13.decode.BranchMispred                 258                       # Number of times decode detected a branch misprediction
system.cpu13.decode.DecodedInsts                57023                       # Number of instructions handled by decode
system.cpu13.decode.SquashedInsts                1028                       # Number of squashed instructions handled by decode
system.cpu13.rename.SquashCycles                  549                       # Number of cycles rename is squashing
system.cpu13.rename.IdleCycles                   8343                       # Number of cycles rename is idle
system.cpu13.rename.BlockCycles                  5926                       # Number of cycles rename is blocking
system.cpu13.rename.serializeStallCycles         4707                       # count of cycles rename stalled for serializing inst
system.cpu13.rename.RunCycles                    8314                       # Number of cycles rename is running
system.cpu13.rename.UnblockCycles                2537                       # Number of cycles rename is unblocking
system.cpu13.rename.RenamedInsts                54821                       # Number of instructions processed by rename
system.cpu13.rename.ROBFullEvents                 301                       # Number of times rename has blocked due to ROB full
system.cpu13.rename.IQFullEvents                  761                       # Number of times rename has blocked due to IQ full
system.cpu13.rename.LQFullEvents                 1428                       # Number of times rename has blocked due to LQ full
system.cpu13.rename.SQFullEvents                  274                       # Number of times rename has blocked due to SQ full
system.cpu13.rename.RenamedOperands             39924                       # Number of destination operands rename has renamed
system.cpu13.rename.RenameLookups               76940                       # Number of register rename lookups that rename has made
system.cpu13.rename.int_rename_lookups          64181                       # Number of integer rename lookups
system.cpu13.rename.fp_rename_lookups           12754                       # Number of floating rename lookups
system.cpu13.rename.CommittedMaps               27732                       # Number of HB maps that are committed
system.cpu13.rename.UndoneMaps                  12192                       # Number of HB maps that are undone due to squashing
system.cpu13.rename.serializingInsts              128                       # count of serializing insts renamed
system.cpu13.rename.tempSerializingInsts          106                       # count of temporary serializing insts renamed
system.cpu13.rename.skidInsts                    4116                       # count of insts added to the skid buffer
system.cpu13.memDep0.insertedLoads               6838                       # Number of loads inserted to the mem dependence unit.
system.cpu13.memDep0.insertedStores              4175                       # Number of stores inserted to the mem dependence unit.
system.cpu13.memDep0.conflictingLoads             316                       # Number of conflicting loads.
system.cpu13.memDep0.conflictingStores            308                       # Number of conflicting stores.
system.cpu13.iq.iqInstsAdded                    49237                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu13.iq.iqNonSpecInstsAdded               134                       # Number of non-speculative instructions added to the IQ
system.cpu13.iq.iqInstsIssued                   46566                       # Number of instructions issued
system.cpu13.iq.iqSquashedInstsIssued             264                       # Number of squashed instructions issued
system.cpu13.iq.iqSquashedInstsExamined         13136                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu13.iq.iqSquashedOperandsExamined         6530                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu13.iq.iqSquashedNonSpecRemoved           48                       # Number of squashed non-spec instructions that were removed
system.cpu13.iq.issued_per_cycle::samples        80194                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::mean       0.580667                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::stdev      1.638454                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::0             68774     85.76%     85.76% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::1              1790      2.23%     87.99% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::2              1786      2.23%     90.22% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::3              1100      1.37%     91.59% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::4              1576      1.97%     93.56% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::5              1590      1.98%     95.54% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::6              2069      2.58%     98.12% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::7               836      1.04%     99.16% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::8               673      0.84%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu13.iq.issued_per_cycle::total         80194                       # Number of insts issued each cycle
system.cpu13.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntAlu                   988     50.23%     50.23% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntMult                    0      0.00%     50.23% # attempts to use FU when none available
system.cpu13.iq.fu_full::IntDiv                     0      0.00%     50.23% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatAdd                  72      3.66%     53.89% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCmp                   0      0.00%     53.89% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatCvt                   0      0.00%     53.89% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatMult                341     17.34%     71.23% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatDiv                   0      0.00%     71.23% # attempts to use FU when none available
system.cpu13.iq.fu_full::FloatSqrt                  0      0.00%     71.23% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAdd                    0      0.00%     71.23% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAddAcc                 0      0.00%     71.23% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdAlu                    0      0.00%     71.23% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCmp                    0      0.00%     71.23% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdCvt                    0      0.00%     71.23% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMisc                   0      0.00%     71.23% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMult                   0      0.00%     71.23% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdMultAcc                0      0.00%     71.23% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShift                  0      0.00%     71.23% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdShiftAcc               0      0.00%     71.23% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdSqrt                   0      0.00%     71.23% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAdd               0      0.00%     71.23% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatAlu               0      0.00%     71.23% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCmp               0      0.00%     71.23% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatCvt               0      0.00%     71.23% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatDiv               0      0.00%     71.23% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMisc              0      0.00%     71.23% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMult              0      0.00%     71.23% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.23% # attempts to use FU when none available
system.cpu13.iq.fu_full::SimdFloatSqrt              0      0.00%     71.23% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemRead                  424     21.56%     92.78% # attempts to use FU when none available
system.cpu13.iq.fu_full::MemWrite                 142      7.22%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu13.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu13.iq.FU_type_0::IntAlu               30821     66.19%     66.20% # Type of FU issued
system.cpu13.iq.FU_type_0::IntMult                185      0.40%     66.59% # Type of FU issued
system.cpu13.iq.FU_type_0::IntDiv                   0      0.00%     66.59% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatAdd              2932      6.30%     72.89% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCmp                 0      0.00%     72.89% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatCvt                 0      0.00%     72.89% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatMult             1929      4.14%     77.03% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatDiv                 0      0.00%     77.03% # Type of FU issued
system.cpu13.iq.FU_type_0::FloatSqrt                0      0.00%     77.03% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAdd                  0      0.00%     77.03% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAddAcc               0      0.00%     77.03% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdAlu                  0      0.00%     77.03% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCmp                  0      0.00%     77.03% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdCvt                  0      0.00%     77.03% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMisc                 0      0.00%     77.03% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMult                 0      0.00%     77.03% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdMultAcc              0      0.00%     77.03% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShift                0      0.00%     77.03% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdShiftAcc             0      0.00%     77.03% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdSqrt                 0      0.00%     77.03% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAdd             0      0.00%     77.03% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatAlu             0      0.00%     77.03% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCmp             0      0.00%     77.03% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatCvt             0      0.00%     77.03% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatDiv             0      0.00%     77.03% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMisc            0      0.00%     77.03% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMult            0      0.00%     77.03% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     77.03% # Type of FU issued
system.cpu13.iq.FU_type_0::SimdFloatSqrt            0      0.00%     77.03% # Type of FU issued
system.cpu13.iq.FU_type_0::MemRead               7150     15.35%     92.39% # Type of FU issued
system.cpu13.iq.FU_type_0::MemWrite              3545      7.61%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu13.iq.FU_type_0::total                46566                       # Type of FU issued
system.cpu13.iq.rate                         0.531424                       # Inst issue rate
system.cpu13.iq.fu_busy_cnt                      1967                       # FU busy when requested
system.cpu13.iq.fu_busy_rate                 0.042241                       # FU busy rate (busy events/executed inst)
system.cpu13.iq.int_inst_queue_reads           151859                       # Number of integer instruction queue reads
system.cpu13.iq.int_inst_queue_writes           49030                       # Number of integer instruction queue writes
system.cpu13.iq.int_inst_queue_wakeup_accesses        33873                       # Number of integer instruction queue wakeup accesses
system.cpu13.iq.fp_inst_queue_reads             23698                       # Number of floating instruction queue reads
system.cpu13.iq.fp_inst_queue_writes            13500                       # Number of floating instruction queue writes
system.cpu13.iq.fp_inst_queue_wakeup_accesses        10410                       # Number of floating instruction queue wakeup accesses
system.cpu13.iq.int_alu_accesses                36346                       # Number of integer alu accesses
system.cpu13.iq.fp_alu_accesses                 12183                       # Number of floating point alu accesses
system.cpu13.iew.lsq.thread0.forwLoads            212                       # Number of loads that had data forwarded from stores
system.cpu13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu13.iew.lsq.thread0.squashedLoads         1904                       # Number of loads squashed
system.cpu13.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu13.iew.lsq.thread0.memOrderViolation           24                       # Number of memory ordering violations
system.cpu13.iew.lsq.thread0.squashedStores         1234                       # Number of stores squashed
system.cpu13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu13.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu13.iew.lsq.thread0.cacheBlocked          739                       # Number of times an access to memory failed due to the cache being blocked
system.cpu13.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu13.iew.iewSquashCycles                  549                       # Number of cycles IEW is squashing
system.cpu13.iew.iewBlockCycles                  1768                       # Number of cycles IEW is blocking
system.cpu13.iew.iewUnblockCycles                1037                       # Number of cycles IEW is unblocking
system.cpu13.iew.iewDispatchedInsts             51761                       # Number of instructions dispatched to IQ
system.cpu13.iew.iewDispSquashedInsts             152                       # Number of squashed instructions skipped by dispatch
system.cpu13.iew.iewDispLoadInsts                6838                       # Number of dispatched load instructions
system.cpu13.iew.iewDispStoreInsts               4175                       # Number of dispatched store instructions
system.cpu13.iew.iewDispNonSpecInsts              103                       # Number of dispatched non-speculative instructions
system.cpu13.iew.iewIQFullEvents                   11                       # Number of times the IQ has become full, causing a stall
system.cpu13.iew.iewLSQFullEvents                1023                       # Number of times the LSQ has become full, causing a stall
system.cpu13.iew.memOrderViolationEvents           24                       # Number of memory order violations
system.cpu13.iew.predictedTakenIncorrect          124                       # Number of branches that were predicted taken incorrectly
system.cpu13.iew.predictedNotTakenIncorrect          427                       # Number of branches that were predicted not taken incorrectly
system.cpu13.iew.branchMispredicts                551                       # Number of branch mispredicts detected at execute
system.cpu13.iew.iewExecutedInsts               45695                       # Number of executed instructions
system.cpu13.iew.iewExecLoadInsts                6917                       # Number of load instructions executed
system.cpu13.iew.iewExecSquashedInsts             871                       # Number of squashed instructions skipped in execute
system.cpu13.iew.exec_swp                           0                       # number of swp insts executed
system.cpu13.iew.exec_nop                        2390                       # number of nop insts executed
system.cpu13.iew.exec_refs                      10354                       # number of memory reference insts executed
system.cpu13.iew.exec_branches                   6957                       # Number of branches executed
system.cpu13.iew.exec_stores                     3437                       # Number of stores executed
system.cpu13.iew.exec_rate                   0.521484                       # Inst execution rate
system.cpu13.iew.wb_sent                        44836                       # cumulative count of insts sent to commit
system.cpu13.iew.wb_count                       44283                       # cumulative count of insts written-back
system.cpu13.iew.wb_producers                   26344                       # num instructions producing a value
system.cpu13.iew.wb_consumers                   36793                       # num instructions consuming a value
system.cpu13.iew.wb_rate                     0.505369                       # insts written-back per cycle
system.cpu13.iew.wb_fanout                   0.716006                       # average fanout of values written-back
system.cpu13.commit.commitSquashedInsts         13465                       # The number of squashed insts skipped by commit
system.cpu13.commit.commitNonSpecStalls            86                       # The number of times commit has been forced to stall to communicate backwards
system.cpu13.commit.branchMispredicts             462                       # The number of times a branch was mispredicted
system.cpu13.commit.committed_per_cycle::samples        28354                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::mean     1.340516                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::stdev     2.572500                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::0        20348     71.76%     71.76% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::1          930      3.28%     75.04% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::2         1659      5.85%     80.90% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::3          630      2.22%     83.12% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::4         1079      3.81%     86.92% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::5          257      0.91%     87.83% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::6          433      1.53%     89.36% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::7          472      1.66%     91.02% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::8         2546      8.98%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu13.commit.committed_per_cycle::total        28354                       # Number of insts commited each cycle
system.cpu13.commit.committedInsts              38009                       # Number of instructions committed
system.cpu13.commit.committedOps                38009                       # Number of ops (including micro ops) committed
system.cpu13.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu13.commit.refs                         7875                       # Number of memory references committed
system.cpu13.commit.loads                        4934                       # Number of loads committed
system.cpu13.commit.membars                        21                       # Number of memory barriers committed
system.cpu13.commit.branches                     5482                       # Number of branches committed
system.cpu13.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu13.commit.int_insts                   31566                       # Number of committed integer instructions.
system.cpu13.commit.function_calls                448                       # Number of function calls committed.
system.cpu13.commit.op_class_0::No_OpClass         1778      4.68%      4.68% # Class of committed instruction
system.cpu13.commit.op_class_0::IntAlu          23424     61.63%     66.31% # Class of committed instruction
system.cpu13.commit.op_class_0::IntMult           113      0.30%     66.60% # Class of committed instruction
system.cpu13.commit.op_class_0::IntDiv              0      0.00%     66.60% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatAdd         2878      7.57%     74.17% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCmp            0      0.00%     74.17% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatCvt            0      0.00%     74.17% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatMult         1920      5.05%     79.23% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatDiv            0      0.00%     79.23% # Class of committed instruction
system.cpu13.commit.op_class_0::FloatSqrt            0      0.00%     79.23% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAdd             0      0.00%     79.23% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAddAcc            0      0.00%     79.23% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdAlu             0      0.00%     79.23% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCmp             0      0.00%     79.23% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdCvt             0      0.00%     79.23% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMisc            0      0.00%     79.23% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMult            0      0.00%     79.23% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdMultAcc            0      0.00%     79.23% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShift            0      0.00%     79.23% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdShiftAcc            0      0.00%     79.23% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdSqrt            0      0.00%     79.23% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAdd            0      0.00%     79.23% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatAlu            0      0.00%     79.23% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCmp            0      0.00%     79.23% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatCvt            0      0.00%     79.23% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatDiv            0      0.00%     79.23% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMisc            0      0.00%     79.23% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMult            0      0.00%     79.23% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.23% # Class of committed instruction
system.cpu13.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.23% # Class of committed instruction
system.cpu13.commit.op_class_0::MemRead          4955     13.04%     92.26% # Class of committed instruction
system.cpu13.commit.op_class_0::MemWrite         2941      7.74%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu13.commit.op_class_0::total           38009                       # Class of committed instruction
system.cpu13.commit.bw_lim_events                2546                       # number cycles where commit BW limit reached
system.cpu13.rob.rob_reads                      76385                       # The number of ROB reads
system.cpu13.rob.rob_writes                    104957                       # The number of ROB writes
system.cpu13.timesIdled                           137                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu13.idleCycles                          7431                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu13.quiesceCycles                    1013322                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu13.committedInsts                     36235                       # Number of Instructions Simulated
system.cpu13.committedOps                       36235                       # Number of Ops (including micro ops) Simulated
system.cpu13.cpi                             2.418242                       # CPI: Cycles Per Instruction
system.cpu13.cpi_total                       2.418242                       # CPI: Total CPI of All Threads
system.cpu13.ipc                             0.413524                       # IPC: Instructions Per Cycle
system.cpu13.ipc_total                       0.413524                       # IPC: Total IPC of All Threads
system.cpu13.int_regfile_reads                  55756                       # number of integer regfile reads
system.cpu13.int_regfile_writes                 26142                       # number of integer regfile writes
system.cpu13.fp_regfile_reads                   11138                       # number of floating regfile reads
system.cpu13.fp_regfile_writes                   8167                       # number of floating regfile writes
system.cpu13.misc_regfile_reads                   122                       # number of misc regfile reads
system.cpu13.misc_regfile_writes                   64                       # number of misc regfile writes
system.cpu13.dcache.tags.replacements             385                       # number of replacements
system.cpu13.dcache.tags.tagsinuse           9.911255                       # Cycle average of tags in use
system.cpu13.dcache.tags.total_refs              7006                       # Total number of references to valid blocks.
system.cpu13.dcache.tags.sampled_refs             445                       # Sample count of references to valid blocks.
system.cpu13.dcache.tags.avg_refs           15.743820                       # Average number of references to valid blocks.
system.cpu13.dcache.tags.warmup_cycle      1113553292                       # Cycle when the warmup percentage was hit.
system.cpu13.dcache.tags.occ_blocks::cpu13.data     9.911255                       # Average occupied blocks per requestor
system.cpu13.dcache.tags.occ_percent::cpu13.data     0.154863                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_percent::total     0.154863                       # Average percentage of cache occupancy
system.cpu13.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::1           35                       # Occupied blocks per task id
system.cpu13.dcache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu13.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu13.dcache.tags.tag_accesses           35194                       # Number of tag accesses
system.cpu13.dcache.tags.data_accesses          35194                       # Number of data accesses
system.cpu13.dcache.ReadReq_hits::cpu13.data         4511                       # number of ReadReq hits
system.cpu13.dcache.ReadReq_hits::total          4511                       # number of ReadReq hits
system.cpu13.dcache.WriteReq_hits::cpu13.data         2382                       # number of WriteReq hits
system.cpu13.dcache.WriteReq_hits::total         2382                       # number of WriteReq hits
system.cpu13.dcache.LoadLockedReq_hits::cpu13.data           35                       # number of LoadLockedReq hits
system.cpu13.dcache.LoadLockedReq_hits::total           35                       # number of LoadLockedReq hits
system.cpu13.dcache.StoreCondReq_hits::cpu13.data           13                       # number of StoreCondReq hits
system.cpu13.dcache.StoreCondReq_hits::total           13                       # number of StoreCondReq hits
system.cpu13.dcache.demand_hits::cpu13.data         6893                       # number of demand (read+write) hits
system.cpu13.dcache.demand_hits::total           6893                       # number of demand (read+write) hits
system.cpu13.dcache.overall_hits::cpu13.data         6893                       # number of overall hits
system.cpu13.dcache.overall_hits::total          6893                       # number of overall hits
system.cpu13.dcache.ReadReq_misses::cpu13.data         1180                       # number of ReadReq misses
system.cpu13.dcache.ReadReq_misses::total         1180                       # number of ReadReq misses
system.cpu13.dcache.WriteReq_misses::cpu13.data          532                       # number of WriteReq misses
system.cpu13.dcache.WriteReq_misses::total          532                       # number of WriteReq misses
system.cpu13.dcache.LoadLockedReq_misses::cpu13.data           10                       # number of LoadLockedReq misses
system.cpu13.dcache.LoadLockedReq_misses::total           10                       # number of LoadLockedReq misses
system.cpu13.dcache.StoreCondReq_misses::cpu13.data           13                       # number of StoreCondReq misses
system.cpu13.dcache.StoreCondReq_misses::total           13                       # number of StoreCondReq misses
system.cpu13.dcache.demand_misses::cpu13.data         1712                       # number of demand (read+write) misses
system.cpu13.dcache.demand_misses::total         1712                       # number of demand (read+write) misses
system.cpu13.dcache.overall_misses::cpu13.data         1712                       # number of overall misses
system.cpu13.dcache.overall_misses::total         1712                       # number of overall misses
system.cpu13.dcache.ReadReq_miss_latency::cpu13.data    101783380                       # number of ReadReq miss cycles
system.cpu13.dcache.ReadReq_miss_latency::total    101783380                       # number of ReadReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::cpu13.data     73976587                       # number of WriteReq miss cycles
system.cpu13.dcache.WriteReq_miss_latency::total     73976587                       # number of WriteReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::cpu13.data       560956                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.LoadLockedReq_miss_latency::total       560956                       # number of LoadLockedReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::cpu13.data       185440                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondReq_miss_latency::total       185440                       # number of StoreCondReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::cpu13.data       210938                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.StoreCondFailReq_miss_latency::total       210938                       # number of StoreCondFailReq miss cycles
system.cpu13.dcache.demand_miss_latency::cpu13.data    175759967                       # number of demand (read+write) miss cycles
system.cpu13.dcache.demand_miss_latency::total    175759967                       # number of demand (read+write) miss cycles
system.cpu13.dcache.overall_miss_latency::cpu13.data    175759967                       # number of overall miss cycles
system.cpu13.dcache.overall_miss_latency::total    175759967                       # number of overall miss cycles
system.cpu13.dcache.ReadReq_accesses::cpu13.data         5691                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.ReadReq_accesses::total         5691                       # number of ReadReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::cpu13.data         2914                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.WriteReq_accesses::total         2914                       # number of WriteReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::cpu13.data           45                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.LoadLockedReq_accesses::total           45                       # number of LoadLockedReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::cpu13.data           26                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.StoreCondReq_accesses::total           26                       # number of StoreCondReq accesses(hits+misses)
system.cpu13.dcache.demand_accesses::cpu13.data         8605                       # number of demand (read+write) accesses
system.cpu13.dcache.demand_accesses::total         8605                       # number of demand (read+write) accesses
system.cpu13.dcache.overall_accesses::cpu13.data         8605                       # number of overall (read+write) accesses
system.cpu13.dcache.overall_accesses::total         8605                       # number of overall (read+write) accesses
system.cpu13.dcache.ReadReq_miss_rate::cpu13.data     0.207345                       # miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_miss_rate::total     0.207345                       # miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_miss_rate::cpu13.data     0.182567                       # miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_miss_rate::total     0.182567                       # miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::cpu13.data     0.222222                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_miss_rate::total     0.222222                       # miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::cpu13.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_miss_rate::cpu13.data     0.198954                       # miss rate for demand accesses
system.cpu13.dcache.demand_miss_rate::total     0.198954                       # miss rate for demand accesses
system.cpu13.dcache.overall_miss_rate::cpu13.data     0.198954                       # miss rate for overall accesses
system.cpu13.dcache.overall_miss_rate::total     0.198954                       # miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_miss_latency::cpu13.data 86257.101695                       # average ReadReq miss latency
system.cpu13.dcache.ReadReq_avg_miss_latency::total 86257.101695                       # average ReadReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::cpu13.data 139053.734962                       # average WriteReq miss latency
system.cpu13.dcache.WriteReq_avg_miss_latency::total 139053.734962                       # average WriteReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::cpu13.data 56095.600000                       # average LoadLockedReq miss latency
system.cpu13.dcache.LoadLockedReq_avg_miss_latency::total 56095.600000                       # average LoadLockedReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::cpu13.data 14264.615385                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondReq_avg_miss_latency::total 14264.615385                       # average StoreCondReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::cpu13.data          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu13.dcache.demand_avg_miss_latency::cpu13.data 102663.532126                       # average overall miss latency
system.cpu13.dcache.demand_avg_miss_latency::total 102663.532126                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::cpu13.data 102663.532126                       # average overall miss latency
system.cpu13.dcache.overall_avg_miss_latency::total 102663.532126                       # average overall miss latency
system.cpu13.dcache.blocked_cycles::no_mshrs         2629                       # number of cycles access was blocked
system.cpu13.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_mshrs             109                       # number of cycles access was blocked
system.cpu13.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_mshrs    24.119266                       # average number of cycles each access was blocked
system.cpu13.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu13.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu13.dcache.writebacks::writebacks          172                       # number of writebacks
system.cpu13.dcache.writebacks::total             172                       # number of writebacks
system.cpu13.dcache.ReadReq_mshr_hits::cpu13.data          801                       # number of ReadReq MSHR hits
system.cpu13.dcache.ReadReq_mshr_hits::total          801                       # number of ReadReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::cpu13.data          402                       # number of WriteReq MSHR hits
system.cpu13.dcache.WriteReq_mshr_hits::total          402                       # number of WriteReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::cpu13.data            8                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.LoadLockedReq_mshr_hits::total            8                       # number of LoadLockedReq MSHR hits
system.cpu13.dcache.demand_mshr_hits::cpu13.data         1203                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.demand_mshr_hits::total         1203                       # number of demand (read+write) MSHR hits
system.cpu13.dcache.overall_mshr_hits::cpu13.data         1203                       # number of overall MSHR hits
system.cpu13.dcache.overall_mshr_hits::total         1203                       # number of overall MSHR hits
system.cpu13.dcache.ReadReq_mshr_misses::cpu13.data          379                       # number of ReadReq MSHR misses
system.cpu13.dcache.ReadReq_mshr_misses::total          379                       # number of ReadReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::cpu13.data          130                       # number of WriteReq MSHR misses
system.cpu13.dcache.WriteReq_mshr_misses::total          130                       # number of WriteReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::cpu13.data            2                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::cpu13.data           13                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.StoreCondReq_mshr_misses::total           13                       # number of StoreCondReq MSHR misses
system.cpu13.dcache.demand_mshr_misses::cpu13.data          509                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.demand_mshr_misses::total          509                       # number of demand (read+write) MSHR misses
system.cpu13.dcache.overall_mshr_misses::cpu13.data          509                       # number of overall MSHR misses
system.cpu13.dcache.overall_mshr_misses::total          509                       # number of overall MSHR misses
system.cpu13.dcache.ReadReq_mshr_miss_latency::cpu13.data     28503287                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_latency::total     28503287                       # number of ReadReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::cpu13.data     17832358                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.WriteReq_mshr_miss_latency::total     17832358                       # number of WriteReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::cpu13.data         9272                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.LoadLockedReq_mshr_miss_latency::total         9272                       # number of LoadLockedReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::cpu13.data       172691                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondReq_mshr_miss_latency::total       172691                       # number of StoreCondReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::cpu13.data       208620                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.StoreCondFailReq_mshr_miss_latency::total       208620                       # number of StoreCondFailReq MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::cpu13.data     46335645                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.demand_mshr_miss_latency::total     46335645                       # number of demand (read+write) MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::cpu13.data     46335645                       # number of overall MSHR miss cycles
system.cpu13.dcache.overall_mshr_miss_latency::total     46335645                       # number of overall MSHR miss cycles
system.cpu13.dcache.ReadReq_mshr_miss_rate::cpu13.data     0.066596                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.ReadReq_mshr_miss_rate::total     0.066596                       # mshr miss rate for ReadReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::cpu13.data     0.044612                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.WriteReq_mshr_miss_rate::total     0.044612                       # mshr miss rate for WriteReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::cpu13.data     0.044444                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.LoadLockedReq_mshr_miss_rate::total     0.044444                       # mshr miss rate for LoadLockedReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::cpu13.data     0.500000                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.StoreCondReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for StoreCondReq accesses
system.cpu13.dcache.demand_mshr_miss_rate::cpu13.data     0.059152                       # mshr miss rate for demand accesses
system.cpu13.dcache.demand_mshr_miss_rate::total     0.059152                       # mshr miss rate for demand accesses
system.cpu13.dcache.overall_mshr_miss_rate::cpu13.data     0.059152                       # mshr miss rate for overall accesses
system.cpu13.dcache.overall_mshr_miss_rate::total     0.059152                       # mshr miss rate for overall accesses
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::cpu13.data 75206.562005                       # average ReadReq mshr miss latency
system.cpu13.dcache.ReadReq_avg_mshr_miss_latency::total 75206.562005                       # average ReadReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::cpu13.data 137171.984615                       # average WriteReq mshr miss latency
system.cpu13.dcache.WriteReq_avg_mshr_miss_latency::total 137171.984615                       # average WriteReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu13.data         4636                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4636                       # average LoadLockedReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::cpu13.data 13283.923077                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondReq_avg_mshr_miss_latency::total 13283.923077                       # average StoreCondReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu13.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::cpu13.data 91032.701375                       # average overall mshr miss latency
system.cpu13.dcache.demand_avg_mshr_miss_latency::total 91032.701375                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::cpu13.data 91032.701375                       # average overall mshr miss latency
system.cpu13.dcache.overall_avg_mshr_miss_latency::total 91032.701375                       # average overall mshr miss latency
system.cpu13.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu13.icache.tags.replacements             111                       # number of replacements
system.cpu13.icache.tags.tagsinuse          59.660987                       # Cycle average of tags in use
system.cpu13.icache.tags.total_refs              6743                       # Total number of references to valid blocks.
system.cpu13.icache.tags.sampled_refs             519                       # Sample count of references to valid blocks.
system.cpu13.icache.tags.avg_refs           12.992293                       # Average number of references to valid blocks.
system.cpu13.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu13.icache.tags.occ_blocks::cpu13.inst    59.660987                       # Average occupied blocks per requestor
system.cpu13.icache.tags.occ_percent::cpu13.inst     0.116525                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_percent::total     0.116525                       # Average percentage of cache occupancy
system.cpu13.icache.tags.occ_task_id_blocks::1024          408                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu13.icache.tags.age_task_id_blocks_1024::2          332                       # Occupied blocks per task id
system.cpu13.icache.tags.occ_task_id_percent::1024     0.796875                       # Percentage of cache occupancy per task id
system.cpu13.icache.tags.tag_accesses           15203                       # Number of tag accesses
system.cpu13.icache.tags.data_accesses          15203                       # Number of data accesses
system.cpu13.icache.ReadReq_hits::cpu13.inst         6743                       # number of ReadReq hits
system.cpu13.icache.ReadReq_hits::total          6743                       # number of ReadReq hits
system.cpu13.icache.demand_hits::cpu13.inst         6743                       # number of demand (read+write) hits
system.cpu13.icache.demand_hits::total           6743                       # number of demand (read+write) hits
system.cpu13.icache.overall_hits::cpu13.inst         6743                       # number of overall hits
system.cpu13.icache.overall_hits::total          6743                       # number of overall hits
system.cpu13.icache.ReadReq_misses::cpu13.inst          599                       # number of ReadReq misses
system.cpu13.icache.ReadReq_misses::total          599                       # number of ReadReq misses
system.cpu13.icache.demand_misses::cpu13.inst          599                       # number of demand (read+write) misses
system.cpu13.icache.demand_misses::total          599                       # number of demand (read+write) misses
system.cpu13.icache.overall_misses::cpu13.inst          599                       # number of overall misses
system.cpu13.icache.overall_misses::total          599                       # number of overall misses
system.cpu13.icache.ReadReq_miss_latency::cpu13.inst     29282133                       # number of ReadReq miss cycles
system.cpu13.icache.ReadReq_miss_latency::total     29282133                       # number of ReadReq miss cycles
system.cpu13.icache.demand_miss_latency::cpu13.inst     29282133                       # number of demand (read+write) miss cycles
system.cpu13.icache.demand_miss_latency::total     29282133                       # number of demand (read+write) miss cycles
system.cpu13.icache.overall_miss_latency::cpu13.inst     29282133                       # number of overall miss cycles
system.cpu13.icache.overall_miss_latency::total     29282133                       # number of overall miss cycles
system.cpu13.icache.ReadReq_accesses::cpu13.inst         7342                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.ReadReq_accesses::total         7342                       # number of ReadReq accesses(hits+misses)
system.cpu13.icache.demand_accesses::cpu13.inst         7342                       # number of demand (read+write) accesses
system.cpu13.icache.demand_accesses::total         7342                       # number of demand (read+write) accesses
system.cpu13.icache.overall_accesses::cpu13.inst         7342                       # number of overall (read+write) accesses
system.cpu13.icache.overall_accesses::total         7342                       # number of overall (read+write) accesses
system.cpu13.icache.ReadReq_miss_rate::cpu13.inst     0.081585                       # miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_miss_rate::total     0.081585                       # miss rate for ReadReq accesses
system.cpu13.icache.demand_miss_rate::cpu13.inst     0.081585                       # miss rate for demand accesses
system.cpu13.icache.demand_miss_rate::total     0.081585                       # miss rate for demand accesses
system.cpu13.icache.overall_miss_rate::cpu13.inst     0.081585                       # miss rate for overall accesses
system.cpu13.icache.overall_miss_rate::total     0.081585                       # miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_miss_latency::cpu13.inst 48885.030050                       # average ReadReq miss latency
system.cpu13.icache.ReadReq_avg_miss_latency::total 48885.030050                       # average ReadReq miss latency
system.cpu13.icache.demand_avg_miss_latency::cpu13.inst 48885.030050                       # average overall miss latency
system.cpu13.icache.demand_avg_miss_latency::total 48885.030050                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::cpu13.inst 48885.030050                       # average overall miss latency
system.cpu13.icache.overall_avg_miss_latency::total 48885.030050                       # average overall miss latency
system.cpu13.icache.blocked_cycles::no_mshrs           20                       # number of cycles access was blocked
system.cpu13.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu13.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu13.icache.avg_blocked_cycles::no_mshrs           20                       # average number of cycles each access was blocked
system.cpu13.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu13.icache.fast_writes                     0                       # number of fast writes performed
system.cpu13.icache.cache_copies                    0                       # number of cache copies performed
system.cpu13.icache.writebacks::writebacks          111                       # number of writebacks
system.cpu13.icache.writebacks::total             111                       # number of writebacks
system.cpu13.icache.ReadReq_mshr_hits::cpu13.inst           80                       # number of ReadReq MSHR hits
system.cpu13.icache.ReadReq_mshr_hits::total           80                       # number of ReadReq MSHR hits
system.cpu13.icache.demand_mshr_hits::cpu13.inst           80                       # number of demand (read+write) MSHR hits
system.cpu13.icache.demand_mshr_hits::total           80                       # number of demand (read+write) MSHR hits
system.cpu13.icache.overall_mshr_hits::cpu13.inst           80                       # number of overall MSHR hits
system.cpu13.icache.overall_mshr_hits::total           80                       # number of overall MSHR hits
system.cpu13.icache.ReadReq_mshr_misses::cpu13.inst          519                       # number of ReadReq MSHR misses
system.cpu13.icache.ReadReq_mshr_misses::total          519                       # number of ReadReq MSHR misses
system.cpu13.icache.demand_mshr_misses::cpu13.inst          519                       # number of demand (read+write) MSHR misses
system.cpu13.icache.demand_mshr_misses::total          519                       # number of demand (read+write) MSHR misses
system.cpu13.icache.overall_mshr_misses::cpu13.inst          519                       # number of overall MSHR misses
system.cpu13.icache.overall_mshr_misses::total          519                       # number of overall MSHR misses
system.cpu13.icache.ReadReq_mshr_miss_latency::cpu13.inst     23106981                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_latency::total     23106981                       # number of ReadReq MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::cpu13.inst     23106981                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.demand_mshr_miss_latency::total     23106981                       # number of demand (read+write) MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::cpu13.inst     23106981                       # number of overall MSHR miss cycles
system.cpu13.icache.overall_mshr_miss_latency::total     23106981                       # number of overall MSHR miss cycles
system.cpu13.icache.ReadReq_mshr_miss_rate::cpu13.inst     0.070689                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.ReadReq_mshr_miss_rate::total     0.070689                       # mshr miss rate for ReadReq accesses
system.cpu13.icache.demand_mshr_miss_rate::cpu13.inst     0.070689                       # mshr miss rate for demand accesses
system.cpu13.icache.demand_mshr_miss_rate::total     0.070689                       # mshr miss rate for demand accesses
system.cpu13.icache.overall_mshr_miss_rate::cpu13.inst     0.070689                       # mshr miss rate for overall accesses
system.cpu13.icache.overall_mshr_miss_rate::total     0.070689                       # mshr miss rate for overall accesses
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::cpu13.inst 44522.121387                       # average ReadReq mshr miss latency
system.cpu13.icache.ReadReq_avg_mshr_miss_latency::total 44522.121387                       # average ReadReq mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::cpu13.inst 44522.121387                       # average overall mshr miss latency
system.cpu13.icache.demand_avg_mshr_miss_latency::total 44522.121387                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::cpu13.inst 44522.121387                       # average overall mshr miss latency
system.cpu13.icache.overall_avg_mshr_miss_latency::total 44522.121387                       # average overall mshr miss latency
system.cpu13.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.branchPred.lookups                 34888                       # Number of BP lookups
system.cpu14.branchPred.condPredicted           26927                       # Number of conditional branches predicted
system.cpu14.branchPred.condIncorrect            1403                       # Number of conditional branches incorrect
system.cpu14.branchPred.BTBLookups              24406                       # Number of BTB lookups
system.cpu14.branchPred.BTBHits                 17631                       # Number of BTB hits
system.cpu14.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu14.branchPred.BTBHitPct           72.240433                       # BTB Hit Percentage
system.cpu14.branchPred.usedRAS                  3497                       # Number of times the RAS was used to get a target.
system.cpu14.branchPred.RASInCorrect               11                       # Number of incorrect RAS predictions.
system.cpu14.branchPred.indirectLookups           130                       # Number of indirect predictor lookups.
system.cpu14.branchPred.indirectHits                5                       # Number of indirect target hits.
system.cpu14.branchPred.indirectMisses            125                       # Number of indirect misses.
system.cpu14.branchPredindirectMispredicted           33                       # Number of mispredicted indirect branches.
system.cpu14.dtb.fetch_hits                         0                       # ITB hits
system.cpu14.dtb.fetch_misses                       0                       # ITB misses
system.cpu14.dtb.fetch_acv                          0                       # ITB acv
system.cpu14.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu14.dtb.read_hits                      28271                       # DTB read hits
system.cpu14.dtb.read_misses                      424                       # DTB read misses
system.cpu14.dtb.read_acv                           0                       # DTB read access violations
system.cpu14.dtb.read_accesses                  28695                       # DTB read accesses
system.cpu14.dtb.write_hits                      9299                       # DTB write hits
system.cpu14.dtb.write_misses                      36                       # DTB write misses
system.cpu14.dtb.write_acv                          0                       # DTB write access violations
system.cpu14.dtb.write_accesses                  9335                       # DTB write accesses
system.cpu14.dtb.data_hits                      37570                       # DTB hits
system.cpu14.dtb.data_misses                      460                       # DTB misses
system.cpu14.dtb.data_acv                           0                       # DTB access violations
system.cpu14.dtb.data_accesses                  38030                       # DTB accesses
system.cpu14.itb.fetch_hits                     30636                       # ITB hits
system.cpu14.itb.fetch_misses                      76                       # ITB misses
system.cpu14.itb.fetch_acv                          0                       # ITB acv
system.cpu14.itb.fetch_accesses                 30712                       # ITB accesses
system.cpu14.itb.read_hits                          0                       # DTB read hits
system.cpu14.itb.read_misses                        0                       # DTB read misses
system.cpu14.itb.read_acv                           0                       # DTB read access violations
system.cpu14.itb.read_accesses                      0                       # DTB read accesses
system.cpu14.itb.write_hits                         0                       # DTB write hits
system.cpu14.itb.write_misses                       0                       # DTB write misses
system.cpu14.itb.write_acv                          0                       # DTB write access violations
system.cpu14.itb.write_accesses                     0                       # DTB write accesses
system.cpu14.itb.data_hits                          0                       # DTB hits
system.cpu14.itb.data_misses                        0                       # DTB misses
system.cpu14.itb.data_acv                           0                       # DTB access violations
system.cpu14.itb.data_accesses                      0                       # DTB accesses
system.cpu14.numCycles                         135180                       # number of cpu cycles simulated
system.cpu14.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu14.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu14.fetch.icacheStallCycles             9620                       # Number of cycles fetch is stalled on an Icache miss
system.cpu14.fetch.Insts                       199981                       # Number of instructions fetch has processed
system.cpu14.fetch.Branches                     34888                       # Number of branches that fetch encountered
system.cpu14.fetch.predictedBranches            21133                       # Number of branches that fetch has predicted taken
system.cpu14.fetch.Cycles                       64375                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu14.fetch.SquashCycles                  3089                       # Number of cycles fetch has spent squashing
system.cpu14.fetch.MiscStallCycles                151                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu14.fetch.NoActiveThreadStallCycles        49940                       # Number of stall cycles due to no active thread to fetch from
system.cpu14.fetch.PendingTrapStallCycles         2163                       # Number of stall cycles due to pending traps
system.cpu14.fetch.IcacheWaitRetryStallCycles           86                       # Number of stall cycles due to full MSHR
system.cpu14.fetch.CacheLines                   30636                       # Number of cache lines fetched
system.cpu14.fetch.IcacheSquashes                 548                       # Number of outstanding Icache misses that were squashed
system.cpu14.fetch.rateDist::samples           127879                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::mean            1.563830                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::stdev           2.652247                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::0                  88274     69.03%     69.03% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::1                   1918      1.50%     70.53% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::2                   3495      2.73%     73.26% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::3                   5752      4.50%     77.76% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::4                   9399      7.35%     85.11% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::5                   1113      0.87%     85.98% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::6                   5268      4.12%     90.10% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::7                   2232      1.75%     91.85% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::8                  10428      8.15%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.rateDist::total             127879                       # Number of instructions fetched each cycle (Total)
system.cpu14.fetch.branchRate                0.258086                       # Number of branch fetches per cycle
system.cpu14.fetch.rate                      1.479368                       # Number of inst fetches per cycle
system.cpu14.decode.IdleCycles                  12282                       # Number of cycles decode is idle
system.cpu14.decode.BlockedCycles               31343                       # Number of cycles decode is blocked
system.cpu14.decode.RunCycles                   30741                       # Number of cycles decode is running
system.cpu14.decode.UnblockCycles                2515                       # Number of cycles decode is unblocking
system.cpu14.decode.SquashCycles                 1058                       # Number of cycles decode is squashing
system.cpu14.decode.BranchResolved               3724                       # Number of times decode resolved a branch
system.cpu14.decode.BranchMispred                 505                       # Number of times decode detected a branch misprediction
system.cpu14.decode.DecodedInsts               182902                       # Number of instructions handled by decode
system.cpu14.decode.SquashedInsts                2072                       # Number of squashed instructions handled by decode
system.cpu14.rename.SquashCycles                 1058                       # Number of cycles rename is squashing
system.cpu14.rename.IdleCycles                  13904                       # Number of cycles rename is idle
system.cpu14.rename.BlockCycles                  8004                       # Number of cycles rename is blocking
system.cpu14.rename.serializeStallCycles        19306                       # count of cycles rename stalled for serializing inst
system.cpu14.rename.RunCycles                   31520                       # Number of cycles rename is running
system.cpu14.rename.UnblockCycles                4147                       # Number of cycles rename is unblocking
system.cpu14.rename.RenamedInsts               178175                       # Number of instructions processed by rename
system.cpu14.rename.ROBFullEvents                 303                       # Number of times rename has blocked due to ROB full
system.cpu14.rename.IQFullEvents                  483                       # Number of times rename has blocked due to IQ full
system.cpu14.rename.LQFullEvents                 1997                       # Number of times rename has blocked due to LQ full
system.cpu14.rename.SQFullEvents                  401                       # Number of times rename has blocked due to SQ full
system.cpu14.rename.RenamedOperands            118583                       # Number of destination operands rename has renamed
system.cpu14.rename.RenameLookups              215520                       # Number of register rename lookups that rename has made
system.cpu14.rename.int_rename_lookups         202682                       # Number of integer rename lookups
system.cpu14.rename.fp_rename_lookups           12831                       # Number of floating rename lookups
system.cpu14.rename.CommittedMaps               95132                       # Number of HB maps that are committed
system.cpu14.rename.UndoneMaps                  23451                       # Number of HB maps that are undone due to squashing
system.cpu14.rename.serializingInsts              591                       # count of serializing insts renamed
system.cpu14.rename.tempSerializingInsts          565                       # count of temporary serializing insts renamed
system.cpu14.rename.skidInsts                    8955                       # count of insts added to the skid buffer
system.cpu14.memDep0.insertedLoads              29332                       # Number of loads inserted to the mem dependence unit.
system.cpu14.memDep0.insertedStores             10925                       # Number of stores inserted to the mem dependence unit.
system.cpu14.memDep0.conflictingLoads            3030                       # Number of conflicting loads.
system.cpu14.memDep0.conflictingStores           2572                       # Number of conflicting stores.
system.cpu14.iq.iqInstsAdded                   153062                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu14.iq.iqNonSpecInstsAdded              1012                       # Number of non-speculative instructions added to the IQ
system.cpu14.iq.iqInstsIssued                  147841                       # Number of instructions issued
system.cpu14.iq.iqSquashedInstsIssued             357                       # Number of squashed instructions issued
system.cpu14.iq.iqSquashedInstsExamined         26250                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu14.iq.iqSquashedOperandsExamined        12661                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu14.iq.iqSquashedNonSpecRemoved          183                       # Number of squashed non-spec instructions that were removed
system.cpu14.iq.issued_per_cycle::samples       127879                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::mean       1.156101                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::stdev      2.026228                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::0             87798     68.66%     68.66% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::1              5836      4.56%     73.22% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::2              7933      6.20%     79.42% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::3              6818      5.33%     84.76% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::4              5083      3.97%     88.73% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::5              4669      3.65%     92.38% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::6              7192      5.62%     98.01% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::7              1544      1.21%     99.21% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::8              1006      0.79%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu14.iq.issued_per_cycle::total        127879                       # Number of insts issued each cycle
system.cpu14.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntAlu                  1205     27.19%     27.19% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntMult                    0      0.00%     27.19% # attempts to use FU when none available
system.cpu14.iq.fu_full::IntDiv                     0      0.00%     27.19% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatAdd                  80      1.81%     29.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCmp                   0      0.00%     29.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatCvt                   0      0.00%     29.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatMult                318      7.18%     36.18% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatDiv                   0      0.00%     36.18% # attempts to use FU when none available
system.cpu14.iq.fu_full::FloatSqrt                  0      0.00%     36.18% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAdd                    0      0.00%     36.18% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAddAcc                 0      0.00%     36.18% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdAlu                    0      0.00%     36.18% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCmp                    0      0.00%     36.18% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdCvt                    0      0.00%     36.18% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMisc                   0      0.00%     36.18% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMult                   0      0.00%     36.18% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdMultAcc                0      0.00%     36.18% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShift                  0      0.00%     36.18% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdShiftAcc               0      0.00%     36.18% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdSqrt                   0      0.00%     36.18% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAdd               0      0.00%     36.18% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatAlu               0      0.00%     36.18% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCmp               0      0.00%     36.18% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatCvt               0      0.00%     36.18% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatDiv               0      0.00%     36.18% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMisc              0      0.00%     36.18% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMult              0      0.00%     36.18% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatMultAcc            0      0.00%     36.18% # attempts to use FU when none available
system.cpu14.iq.fu_full::SimdFloatSqrt              0      0.00%     36.18% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemRead                 1821     41.10%     77.27% # attempts to use FU when none available
system.cpu14.iq.fu_full::MemWrite                1007     22.73%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu14.iq.FU_type_0::No_OpClass               4      0.00%      0.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IntAlu              103623     70.09%     70.09% # Type of FU issued
system.cpu14.iq.FU_type_0::IntMult                183      0.12%     70.22% # Type of FU issued
system.cpu14.iq.FU_type_0::IntDiv                   0      0.00%     70.22% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatAdd              2932      1.98%     72.20% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCmp                 0      0.00%     72.20% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatCvt                 0      0.00%     72.20% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatMult             1935      1.31%     73.51% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatDiv                 0      0.00%     73.51% # Type of FU issued
system.cpu14.iq.FU_type_0::FloatSqrt                0      0.00%     73.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAdd                  0      0.00%     73.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAddAcc               0      0.00%     73.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdAlu                  0      0.00%     73.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCmp                  0      0.00%     73.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdCvt                  0      0.00%     73.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMisc                 0      0.00%     73.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMult                 0      0.00%     73.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdMultAcc              0      0.00%     73.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShift                0      0.00%     73.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdShiftAcc             0      0.00%     73.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdSqrt                 0      0.00%     73.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAdd             0      0.00%     73.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatAlu             0      0.00%     73.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCmp             0      0.00%     73.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatCvt             0      0.00%     73.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatDiv             0      0.00%     73.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMult            0      0.00%     73.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     73.51% # Type of FU issued
system.cpu14.iq.FU_type_0::SimdFloatSqrt            0      0.00%     73.51% # Type of FU issued
system.cpu14.iq.FU_type_0::MemRead              29503     19.96%     93.47% # Type of FU issued
system.cpu14.iq.FU_type_0::MemWrite              9661      6.53%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu14.iq.FU_type_0::total               147841                       # Type of FU issued
system.cpu14.iq.rate                         1.093660                       # Inst issue rate
system.cpu14.iq.fu_busy_cnt                      4431                       # FU busy when requested
system.cpu14.iq.fu_busy_rate                 0.029971                       # FU busy rate (busy events/executed inst)
system.cpu14.iq.int_inst_queue_reads           404428                       # Number of integer instruction queue reads
system.cpu14.iq.int_inst_queue_writes          166740                       # Number of integer instruction queue writes
system.cpu14.iq.int_inst_queue_wakeup_accesses       133577                       # Number of integer instruction queue wakeup accesses
system.cpu14.iq.fp_inst_queue_reads             23921                       # Number of floating instruction queue reads
system.cpu14.iq.fp_inst_queue_writes            13628                       # Number of floating instruction queue writes
system.cpu14.iq.fp_inst_queue_wakeup_accesses        10420                       # Number of floating instruction queue wakeup accesses
system.cpu14.iq.int_alu_accesses               139963                       # Number of integer alu accesses
system.cpu14.iq.fp_alu_accesses                 12305                       # Number of floating point alu accesses
system.cpu14.iew.lsq.thread0.forwLoads            853                       # Number of loads that had data forwarded from stores
system.cpu14.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu14.iew.lsq.thread0.squashedLoads         4711                       # Number of loads squashed
system.cpu14.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.cpu14.iew.lsq.thread0.memOrderViolation           48                       # Number of memory ordering violations
system.cpu14.iew.lsq.thread0.squashedStores         2953                       # Number of stores squashed
system.cpu14.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu14.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu14.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu14.iew.lsq.thread0.cacheBlocked          899                       # Number of times an access to memory failed due to the cache being blocked
system.cpu14.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu14.iew.iewSquashCycles                 1058                       # Number of cycles IEW is squashing
system.cpu14.iew.iewBlockCycles                  3582                       # Number of cycles IEW is blocking
system.cpu14.iew.iewUnblockCycles                 850                       # Number of cycles IEW is unblocking
system.cpu14.iew.iewDispatchedInsts            172320                       # Number of instructions dispatched to IQ
system.cpu14.iew.iewDispSquashedInsts             278                       # Number of squashed instructions skipped by dispatch
system.cpu14.iew.iewDispLoadInsts               29332                       # Number of dispatched load instructions
system.cpu14.iew.iewDispStoreInsts              10925                       # Number of dispatched store instructions
system.cpu14.iew.iewDispNonSpecInsts              526                       # Number of dispatched non-speculative instructions
system.cpu14.iew.iewIQFullEvents                   17                       # Number of times the IQ has become full, causing a stall
system.cpu14.iew.iewLSQFullEvents                 824                       # Number of times the LSQ has become full, causing a stall
system.cpu14.iew.memOrderViolationEvents           48                       # Number of memory order violations
system.cpu14.iew.predictedTakenIncorrect          305                       # Number of branches that were predicted taken incorrectly
system.cpu14.iew.predictedNotTakenIncorrect          771                       # Number of branches that were predicted not taken incorrectly
system.cpu14.iew.branchMispredicts               1076                       # Number of branch mispredicts detected at execute
system.cpu14.iew.iewExecutedInsts              146085                       # Number of executed instructions
system.cpu14.iew.iewExecLoadInsts               28695                       # Number of load instructions executed
system.cpu14.iew.iewExecSquashedInsts            1756                       # Number of squashed instructions skipped in execute
system.cpu14.iew.exec_swp                           0                       # number of swp insts executed
system.cpu14.iew.exec_nop                       18246                       # number of nop insts executed
system.cpu14.iew.exec_refs                      38030                       # number of memory reference insts executed
system.cpu14.iew.exec_branches                  29114                       # Number of branches executed
system.cpu14.iew.exec_stores                     9335                       # Number of stores executed
system.cpu14.iew.exec_rate                   1.080670                       # Inst execution rate
system.cpu14.iew.wb_sent                       144839                       # cumulative count of insts sent to commit
system.cpu14.iew.wb_count                      143997                       # cumulative count of insts written-back
system.cpu14.iew.wb_producers                   81229                       # num instructions producing a value
system.cpu14.iew.wb_consumers                  100596                       # num instructions consuming a value
system.cpu14.iew.wb_rate                     1.065224                       # insts written-back per cycle
system.cpu14.iew.wb_fanout                   0.807477                       # average fanout of values written-back
system.cpu14.commit.commitSquashedInsts         27237                       # The number of squashed insts skipped by commit
system.cpu14.commit.commitNonSpecStalls           829                       # The number of times commit has been forced to stall to communicate backwards
system.cpu14.commit.branchMispredicts             917                       # The number of times a branch was mispredicted
system.cpu14.commit.committed_per_cycle::samples        73836                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::mean     1.944688                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::stdev     2.810544                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::0        40472     54.81%     54.81% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::1         8444     11.44%     66.25% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::2         3995      5.41%     71.66% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::3         2058      2.79%     74.45% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::4         2881      3.90%     78.35% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::5         4209      5.70%     84.05% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::6          774      1.05%     85.10% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::7         4257      5.77%     90.86% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::8         6746      9.14%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu14.commit.committed_per_cycle::total        73836                       # Number of insts commited each cycle
system.cpu14.commit.committedInsts             143588                       # Number of instructions committed
system.cpu14.commit.committedOps               143588                       # Number of ops (including micro ops) committed
system.cpu14.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu14.commit.refs                        32593                       # Number of memory references committed
system.cpu14.commit.loads                       24621                       # Number of loads committed
system.cpu14.commit.membars                       398                       # Number of memory barriers committed
system.cpu14.commit.branches                    26008                       # Number of branches committed
system.cpu14.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu14.commit.int_insts                  122474                       # Number of committed integer instructions.
system.cpu14.commit.function_calls               2335                       # Number of function calls committed.
system.cpu14.commit.op_class_0::No_OpClass        15768     10.98%     10.98% # Class of committed instruction
system.cpu14.commit.op_class_0::IntAlu          89907     62.61%     73.60% # Class of committed instruction
system.cpu14.commit.op_class_0::IntMult           115      0.08%     73.68% # Class of committed instruction
system.cpu14.commit.op_class_0::IntDiv              0      0.00%     73.68% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatAdd         2878      2.00%     75.68% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCmp            0      0.00%     75.68% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatCvt            0      0.00%     75.68% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatMult         1920      1.34%     77.02% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatDiv            0      0.00%     77.02% # Class of committed instruction
system.cpu14.commit.op_class_0::FloatSqrt            0      0.00%     77.02% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAdd             0      0.00%     77.02% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAddAcc            0      0.00%     77.02% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdAlu             0      0.00%     77.02% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCmp             0      0.00%     77.02% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdCvt             0      0.00%     77.02% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMisc            0      0.00%     77.02% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMult            0      0.00%     77.02% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdMultAcc            0      0.00%     77.02% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShift            0      0.00%     77.02% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdShiftAcc            0      0.00%     77.02% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdSqrt            0      0.00%     77.02% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAdd            0      0.00%     77.02% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatAlu            0      0.00%     77.02% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCmp            0      0.00%     77.02% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatCvt            0      0.00%     77.02% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatDiv            0      0.00%     77.02% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMisc            0      0.00%     77.02% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMult            0      0.00%     77.02% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatMultAcc            0      0.00%     77.02% # Class of committed instruction
system.cpu14.commit.op_class_0::SimdFloatSqrt            0      0.00%     77.02% # Class of committed instruction
system.cpu14.commit.op_class_0::MemRead         25019     17.42%     94.44% # Class of committed instruction
system.cpu14.commit.op_class_0::MemWrite         7981      5.56%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu14.commit.op_class_0::total          143588                       # Class of committed instruction
system.cpu14.commit.bw_lim_events                6746                       # number cycles where commit BW limit reached
system.cpu14.rob.rob_reads                     236563                       # The number of ROB reads
system.cpu14.rob.rob_writes                    345750                       # The number of ROB writes
system.cpu14.timesIdled                           155                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu14.idleCycles                          7301                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu14.quiesceCycles                     965767                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu14.committedInsts                    127824                       # Number of Instructions Simulated
system.cpu14.committedOps                      127824                       # Number of Ops (including micro ops) Simulated
system.cpu14.cpi                             1.057548                       # CPI: Cycles Per Instruction
system.cpu14.cpi_total                       1.057548                       # CPI: Total CPI of All Threads
system.cpu14.ipc                             0.945584                       # IPC: Instructions Per Cycle
system.cpu14.ipc_total                       0.945584                       # IPC: Total IPC of All Threads
system.cpu14.int_regfile_reads                 186135                       # number of integer regfile reads
system.cpu14.int_regfile_writes                100436                       # number of integer regfile writes
system.cpu14.fp_regfile_reads                   11151                       # number of floating regfile reads
system.cpu14.fp_regfile_writes                   8173                       # number of floating regfile writes
system.cpu14.misc_regfile_reads                   856                       # number of misc regfile reads
system.cpu14.misc_regfile_writes                  305                       # number of misc regfile writes
system.cpu14.dcache.tags.replacements             827                       # number of replacements
system.cpu14.dcache.tags.tagsinuse           9.027163                       # Cycle average of tags in use
system.cpu14.dcache.tags.total_refs             31459                       # Total number of references to valid blocks.
system.cpu14.dcache.tags.sampled_refs             887                       # Sample count of references to valid blocks.
system.cpu14.dcache.tags.avg_refs           35.466742                       # Average number of references to valid blocks.
system.cpu14.dcache.tags.warmup_cycle      1113591539                       # Cycle when the warmup percentage was hit.
system.cpu14.dcache.tags.occ_blocks::cpu14.data     9.027163                       # Average occupied blocks per requestor
system.cpu14.dcache.tags.occ_percent::cpu14.data     0.141049                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_percent::total     0.141049                       # Average percentage of cache occupancy
system.cpu14.dcache.tags.occ_task_id_blocks::1024           60                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::1           56                       # Occupied blocks per task id
system.cpu14.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu14.dcache.tags.occ_task_id_percent::1024     0.937500                       # Percentage of cache occupancy per task id
system.cpu14.dcache.tags.tag_accesses          139633                       # Number of tag accesses
system.cpu14.dcache.tags.data_accesses         139633                       # Number of data accesses
system.cpu14.dcache.ReadReq_hits::cpu14.data        24055                       # number of ReadReq hits
system.cpu14.dcache.ReadReq_hits::total         24055                       # number of ReadReq hits
system.cpu14.dcache.WriteReq_hits::cpu14.data         6711                       # number of WriteReq hits
system.cpu14.dcache.WriteReq_hits::total         6711                       # number of WriteReq hits
system.cpu14.dcache.LoadLockedReq_hits::cpu14.data          123                       # number of LoadLockedReq hits
system.cpu14.dcache.LoadLockedReq_hits::total          123                       # number of LoadLockedReq hits
system.cpu14.dcache.StoreCondReq_hits::cpu14.data           87                       # number of StoreCondReq hits
system.cpu14.dcache.StoreCondReq_hits::total           87                       # number of StoreCondReq hits
system.cpu14.dcache.demand_hits::cpu14.data        30766                       # number of demand (read+write) hits
system.cpu14.dcache.demand_hits::total          30766                       # number of demand (read+write) hits
system.cpu14.dcache.overall_hits::cpu14.data        30766                       # number of overall hits
system.cpu14.dcache.overall_hits::total         30766                       # number of overall hits
system.cpu14.dcache.ReadReq_misses::cpu14.data         2387                       # number of ReadReq misses
system.cpu14.dcache.ReadReq_misses::total         2387                       # number of ReadReq misses
system.cpu14.dcache.WriteReq_misses::cpu14.data         1122                       # number of WriteReq misses
system.cpu14.dcache.WriteReq_misses::total         1122                       # number of WriteReq misses
system.cpu14.dcache.LoadLockedReq_misses::cpu14.data           49                       # number of LoadLockedReq misses
system.cpu14.dcache.LoadLockedReq_misses::total           49                       # number of LoadLockedReq misses
system.cpu14.dcache.StoreCondReq_misses::cpu14.data           49                       # number of StoreCondReq misses
system.cpu14.dcache.StoreCondReq_misses::total           49                       # number of StoreCondReq misses
system.cpu14.dcache.demand_misses::cpu14.data         3509                       # number of demand (read+write) misses
system.cpu14.dcache.demand_misses::total         3509                       # number of demand (read+write) misses
system.cpu14.dcache.overall_misses::cpu14.data         3509                       # number of overall misses
system.cpu14.dcache.overall_misses::total         3509                       # number of overall misses
system.cpu14.dcache.ReadReq_miss_latency::cpu14.data    119382795                       # number of ReadReq miss cycles
system.cpu14.dcache.ReadReq_miss_latency::total    119382795                       # number of ReadReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::cpu14.data     93898633                       # number of WriteReq miss cycles
system.cpu14.dcache.WriteReq_miss_latency::total     93898633                       # number of WriteReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::cpu14.data       973560                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.LoadLockedReq_miss_latency::total       973560                       # number of LoadLockedReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::cpu14.data       603839                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondReq_miss_latency::total       603839                       # number of StoreCondReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::cpu14.data       166896                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.StoreCondFailReq_miss_latency::total       166896                       # number of StoreCondFailReq miss cycles
system.cpu14.dcache.demand_miss_latency::cpu14.data    213281428                       # number of demand (read+write) miss cycles
system.cpu14.dcache.demand_miss_latency::total    213281428                       # number of demand (read+write) miss cycles
system.cpu14.dcache.overall_miss_latency::cpu14.data    213281428                       # number of overall miss cycles
system.cpu14.dcache.overall_miss_latency::total    213281428                       # number of overall miss cycles
system.cpu14.dcache.ReadReq_accesses::cpu14.data        26442                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.ReadReq_accesses::total        26442                       # number of ReadReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::cpu14.data         7833                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.WriteReq_accesses::total         7833                       # number of WriteReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::cpu14.data          172                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.LoadLockedReq_accesses::total          172                       # number of LoadLockedReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::cpu14.data          136                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.StoreCondReq_accesses::total          136                       # number of StoreCondReq accesses(hits+misses)
system.cpu14.dcache.demand_accesses::cpu14.data        34275                       # number of demand (read+write) accesses
system.cpu14.dcache.demand_accesses::total        34275                       # number of demand (read+write) accesses
system.cpu14.dcache.overall_accesses::cpu14.data        34275                       # number of overall (read+write) accesses
system.cpu14.dcache.overall_accesses::total        34275                       # number of overall (read+write) accesses
system.cpu14.dcache.ReadReq_miss_rate::cpu14.data     0.090273                       # miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_miss_rate::total     0.090273                       # miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_miss_rate::cpu14.data     0.143240                       # miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_miss_rate::total     0.143240                       # miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::cpu14.data     0.284884                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_miss_rate::total     0.284884                       # miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::cpu14.data     0.360294                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_miss_rate::total     0.360294                       # miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_miss_rate::cpu14.data     0.102378                       # miss rate for demand accesses
system.cpu14.dcache.demand_miss_rate::total     0.102378                       # miss rate for demand accesses
system.cpu14.dcache.overall_miss_rate::cpu14.data     0.102378                       # miss rate for overall accesses
system.cpu14.dcache.overall_miss_rate::total     0.102378                       # miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_miss_latency::cpu14.data 50013.739003                       # average ReadReq miss latency
system.cpu14.dcache.ReadReq_avg_miss_latency::total 50013.739003                       # average ReadReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::cpu14.data 83688.621212                       # average WriteReq miss latency
system.cpu14.dcache.WriteReq_avg_miss_latency::total 83688.621212                       # average WriteReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::cpu14.data 19868.571429                       # average LoadLockedReq miss latency
system.cpu14.dcache.LoadLockedReq_avg_miss_latency::total 19868.571429                       # average LoadLockedReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::cpu14.data 12323.244898                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondReq_avg_miss_latency::total 12323.244898                       # average StoreCondReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::cpu14.data          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu14.dcache.demand_avg_miss_latency::cpu14.data 60781.256198                       # average overall miss latency
system.cpu14.dcache.demand_avg_miss_latency::total 60781.256198                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::cpu14.data 60781.256198                       # average overall miss latency
system.cpu14.dcache.overall_avg_miss_latency::total 60781.256198                       # average overall miss latency
system.cpu14.dcache.blocked_cycles::no_mshrs         3410                       # number of cycles access was blocked
system.cpu14.dcache.blocked_cycles::no_targets          102                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_mshrs             119                       # number of cycles access was blocked
system.cpu14.dcache.blocked::no_targets             1                       # number of cycles access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_mshrs    28.655462                       # average number of cycles each access was blocked
system.cpu14.dcache.avg_blocked_cycles::no_targets          102                       # average number of cycles each access was blocked
system.cpu14.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu14.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu14.dcache.writebacks::writebacks          453                       # number of writebacks
system.cpu14.dcache.writebacks::total             453                       # number of writebacks
system.cpu14.dcache.ReadReq_mshr_hits::cpu14.data         1296                       # number of ReadReq MSHR hits
system.cpu14.dcache.ReadReq_mshr_hits::total         1296                       # number of ReadReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::cpu14.data          689                       # number of WriteReq MSHR hits
system.cpu14.dcache.WriteReq_mshr_hits::total          689                       # number of WriteReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::cpu14.data           17                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.LoadLockedReq_mshr_hits::total           17                       # number of LoadLockedReq MSHR hits
system.cpu14.dcache.demand_mshr_hits::cpu14.data         1985                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.demand_mshr_hits::total         1985                       # number of demand (read+write) MSHR hits
system.cpu14.dcache.overall_mshr_hits::cpu14.data         1985                       # number of overall MSHR hits
system.cpu14.dcache.overall_mshr_hits::total         1985                       # number of overall MSHR hits
system.cpu14.dcache.ReadReq_mshr_misses::cpu14.data         1091                       # number of ReadReq MSHR misses
system.cpu14.dcache.ReadReq_mshr_misses::total         1091                       # number of ReadReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::cpu14.data          433                       # number of WriteReq MSHR misses
system.cpu14.dcache.WriteReq_mshr_misses::total          433                       # number of WriteReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::cpu14.data           32                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.LoadLockedReq_mshr_misses::total           32                       # number of LoadLockedReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::cpu14.data           47                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.StoreCondReq_mshr_misses::total           47                       # number of StoreCondReq MSHR misses
system.cpu14.dcache.demand_mshr_misses::cpu14.data         1524                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.demand_mshr_misses::total         1524                       # number of demand (read+write) MSHR misses
system.cpu14.dcache.overall_mshr_misses::cpu14.data         1524                       # number of overall MSHR misses
system.cpu14.dcache.overall_mshr_misses::total         1524                       # number of overall MSHR misses
system.cpu14.dcache.ReadReq_mshr_miss_latency::cpu14.data     39091911                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_latency::total     39091911                       # number of ReadReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::cpu14.data     25924498                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.WriteReq_mshr_miss_latency::total     25924498                       # number of WriteReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::cpu14.data       277001                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.LoadLockedReq_mshr_miss_latency::total       277001                       # number of LoadLockedReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::cpu14.data       551684                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondReq_mshr_miss_latency::total       551684                       # number of StoreCondReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::cpu14.data       164578                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.StoreCondFailReq_mshr_miss_latency::total       164578                       # number of StoreCondFailReq MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::cpu14.data     65016409                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.demand_mshr_miss_latency::total     65016409                       # number of demand (read+write) MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::cpu14.data     65016409                       # number of overall MSHR miss cycles
system.cpu14.dcache.overall_mshr_miss_latency::total     65016409                       # number of overall MSHR miss cycles
system.cpu14.dcache.ReadReq_mshr_miss_rate::cpu14.data     0.041260                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.ReadReq_mshr_miss_rate::total     0.041260                       # mshr miss rate for ReadReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::cpu14.data     0.055279                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.WriteReq_mshr_miss_rate::total     0.055279                       # mshr miss rate for WriteReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::cpu14.data     0.186047                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.LoadLockedReq_mshr_miss_rate::total     0.186047                       # mshr miss rate for LoadLockedReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::cpu14.data     0.345588                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.StoreCondReq_mshr_miss_rate::total     0.345588                       # mshr miss rate for StoreCondReq accesses
system.cpu14.dcache.demand_mshr_miss_rate::cpu14.data     0.044464                       # mshr miss rate for demand accesses
system.cpu14.dcache.demand_mshr_miss_rate::total     0.044464                       # mshr miss rate for demand accesses
system.cpu14.dcache.overall_mshr_miss_rate::cpu14.data     0.044464                       # mshr miss rate for overall accesses
system.cpu14.dcache.overall_mshr_miss_rate::total     0.044464                       # mshr miss rate for overall accesses
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::cpu14.data 35831.265811                       # average ReadReq mshr miss latency
system.cpu14.dcache.ReadReq_avg_mshr_miss_latency::total 35831.265811                       # average ReadReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::cpu14.data 59871.819861                       # average WriteReq mshr miss latency
system.cpu14.dcache.WriteReq_avg_mshr_miss_latency::total 59871.819861                       # average WriteReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu14.data  8656.281250                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8656.281250                       # average LoadLockedReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::cpu14.data 11737.957447                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondReq_avg_mshr_miss_latency::total 11737.957447                       # average StoreCondReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::cpu14.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::cpu14.data 42661.685696                       # average overall mshr miss latency
system.cpu14.dcache.demand_avg_mshr_miss_latency::total 42661.685696                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::cpu14.data 42661.685696                       # average overall mshr miss latency
system.cpu14.dcache.overall_avg_mshr_miss_latency::total 42661.685696                       # average overall mshr miss latency
system.cpu14.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu14.icache.tags.replacements             531                       # number of replacements
system.cpu14.icache.tags.tagsinuse          61.956100                       # Cycle average of tags in use
system.cpu14.icache.tags.total_refs             29470                       # Total number of references to valid blocks.
system.cpu14.icache.tags.sampled_refs            1010                       # Sample count of references to valid blocks.
system.cpu14.icache.tags.avg_refs           29.178218                       # Average number of references to valid blocks.
system.cpu14.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu14.icache.tags.occ_blocks::cpu14.inst    61.956100                       # Average occupied blocks per requestor
system.cpu14.icache.tags.occ_percent::cpu14.inst     0.121008                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_percent::total     0.121008                       # Average percentage of cache occupancy
system.cpu14.icache.tags.occ_task_id_blocks::1024          479                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::1          117                       # Occupied blocks per task id
system.cpu14.icache.tags.age_task_id_blocks_1024::2          362                       # Occupied blocks per task id
system.cpu14.icache.tags.occ_task_id_percent::1024     0.935547                       # Percentage of cache occupancy per task id
system.cpu14.icache.tags.tag_accesses           62274                       # Number of tag accesses
system.cpu14.icache.tags.data_accesses          62274                       # Number of data accesses
system.cpu14.icache.ReadReq_hits::cpu14.inst        29470                       # number of ReadReq hits
system.cpu14.icache.ReadReq_hits::total         29470                       # number of ReadReq hits
system.cpu14.icache.demand_hits::cpu14.inst        29470                       # number of demand (read+write) hits
system.cpu14.icache.demand_hits::total          29470                       # number of demand (read+write) hits
system.cpu14.icache.overall_hits::cpu14.inst        29470                       # number of overall hits
system.cpu14.icache.overall_hits::total         29470                       # number of overall hits
system.cpu14.icache.ReadReq_misses::cpu14.inst         1162                       # number of ReadReq misses
system.cpu14.icache.ReadReq_misses::total         1162                       # number of ReadReq misses
system.cpu14.icache.demand_misses::cpu14.inst         1162                       # number of demand (read+write) misses
system.cpu14.icache.demand_misses::total         1162                       # number of demand (read+write) misses
system.cpu14.icache.overall_misses::cpu14.inst         1162                       # number of overall misses
system.cpu14.icache.overall_misses::total         1162                       # number of overall misses
system.cpu14.icache.ReadReq_miss_latency::cpu14.inst     35216212                       # number of ReadReq miss cycles
system.cpu14.icache.ReadReq_miss_latency::total     35216212                       # number of ReadReq miss cycles
system.cpu14.icache.demand_miss_latency::cpu14.inst     35216212                       # number of demand (read+write) miss cycles
system.cpu14.icache.demand_miss_latency::total     35216212                       # number of demand (read+write) miss cycles
system.cpu14.icache.overall_miss_latency::cpu14.inst     35216212                       # number of overall miss cycles
system.cpu14.icache.overall_miss_latency::total     35216212                       # number of overall miss cycles
system.cpu14.icache.ReadReq_accesses::cpu14.inst        30632                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.ReadReq_accesses::total        30632                       # number of ReadReq accesses(hits+misses)
system.cpu14.icache.demand_accesses::cpu14.inst        30632                       # number of demand (read+write) accesses
system.cpu14.icache.demand_accesses::total        30632                       # number of demand (read+write) accesses
system.cpu14.icache.overall_accesses::cpu14.inst        30632                       # number of overall (read+write) accesses
system.cpu14.icache.overall_accesses::total        30632                       # number of overall (read+write) accesses
system.cpu14.icache.ReadReq_miss_rate::cpu14.inst     0.037934                       # miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_miss_rate::total     0.037934                       # miss rate for ReadReq accesses
system.cpu14.icache.demand_miss_rate::cpu14.inst     0.037934                       # miss rate for demand accesses
system.cpu14.icache.demand_miss_rate::total     0.037934                       # miss rate for demand accesses
system.cpu14.icache.overall_miss_rate::cpu14.inst     0.037934                       # miss rate for overall accesses
system.cpu14.icache.overall_miss_rate::total     0.037934                       # miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_miss_latency::cpu14.inst 30306.550775                       # average ReadReq miss latency
system.cpu14.icache.ReadReq_avg_miss_latency::total 30306.550775                       # average ReadReq miss latency
system.cpu14.icache.demand_avg_miss_latency::cpu14.inst 30306.550775                       # average overall miss latency
system.cpu14.icache.demand_avg_miss_latency::total 30306.550775                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::cpu14.inst 30306.550775                       # average overall miss latency
system.cpu14.icache.overall_avg_miss_latency::total 30306.550775                       # average overall miss latency
system.cpu14.icache.blocked_cycles::no_mshrs           19                       # number of cycles access was blocked
system.cpu14.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu14.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu14.icache.avg_blocked_cycles::no_mshrs           19                       # average number of cycles each access was blocked
system.cpu14.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu14.icache.fast_writes                     0                       # number of fast writes performed
system.cpu14.icache.cache_copies                    0                       # number of cache copies performed
system.cpu14.icache.writebacks::writebacks          531                       # number of writebacks
system.cpu14.icache.writebacks::total             531                       # number of writebacks
system.cpu14.icache.ReadReq_mshr_hits::cpu14.inst          152                       # number of ReadReq MSHR hits
system.cpu14.icache.ReadReq_mshr_hits::total          152                       # number of ReadReq MSHR hits
system.cpu14.icache.demand_mshr_hits::cpu14.inst          152                       # number of demand (read+write) MSHR hits
system.cpu14.icache.demand_mshr_hits::total          152                       # number of demand (read+write) MSHR hits
system.cpu14.icache.overall_mshr_hits::cpu14.inst          152                       # number of overall MSHR hits
system.cpu14.icache.overall_mshr_hits::total          152                       # number of overall MSHR hits
system.cpu14.icache.ReadReq_mshr_misses::cpu14.inst         1010                       # number of ReadReq MSHR misses
system.cpu14.icache.ReadReq_mshr_misses::total         1010                       # number of ReadReq MSHR misses
system.cpu14.icache.demand_mshr_misses::cpu14.inst         1010                       # number of demand (read+write) MSHR misses
system.cpu14.icache.demand_mshr_misses::total         1010                       # number of demand (read+write) MSHR misses
system.cpu14.icache.overall_mshr_misses::cpu14.inst         1010                       # number of overall MSHR misses
system.cpu14.icache.overall_mshr_misses::total         1010                       # number of overall MSHR misses
system.cpu14.icache.ReadReq_mshr_miss_latency::cpu14.inst     27131028                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_latency::total     27131028                       # number of ReadReq MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::cpu14.inst     27131028                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.demand_mshr_miss_latency::total     27131028                       # number of demand (read+write) MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::cpu14.inst     27131028                       # number of overall MSHR miss cycles
system.cpu14.icache.overall_mshr_miss_latency::total     27131028                       # number of overall MSHR miss cycles
system.cpu14.icache.ReadReq_mshr_miss_rate::cpu14.inst     0.032972                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.ReadReq_mshr_miss_rate::total     0.032972                       # mshr miss rate for ReadReq accesses
system.cpu14.icache.demand_mshr_miss_rate::cpu14.inst     0.032972                       # mshr miss rate for demand accesses
system.cpu14.icache.demand_mshr_miss_rate::total     0.032972                       # mshr miss rate for demand accesses
system.cpu14.icache.overall_mshr_miss_rate::cpu14.inst     0.032972                       # mshr miss rate for overall accesses
system.cpu14.icache.overall_mshr_miss_rate::total     0.032972                       # mshr miss rate for overall accesses
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::cpu14.inst 26862.403960                       # average ReadReq mshr miss latency
system.cpu14.icache.ReadReq_avg_mshr_miss_latency::total 26862.403960                       # average ReadReq mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::cpu14.inst 26862.403960                       # average overall mshr miss latency
system.cpu14.icache.demand_avg_mshr_miss_latency::total 26862.403960                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::cpu14.inst 26862.403960                       # average overall mshr miss latency
system.cpu14.icache.overall_avg_mshr_miss_latency::total 26862.403960                       # average overall mshr miss latency
system.cpu14.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.branchPred.lookups                  7090                       # Number of BP lookups
system.cpu15.branchPred.condPredicted            5605                       # Number of conditional branches predicted
system.cpu15.branchPred.condIncorrect             641                       # Number of conditional branches incorrect
system.cpu15.branchPred.BTBLookups               5733                       # Number of BTB lookups
system.cpu15.branchPred.BTBHits                  1877                       # Number of BTB hits
system.cpu15.branchPred.BTBCorrect                  0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu15.branchPred.BTBHitPct           32.740276                       # BTB Hit Percentage
system.cpu15.branchPred.usedRAS                   555                       # Number of times the RAS was used to get a target.
system.cpu15.branchPred.RASInCorrect                4                       # Number of incorrect RAS predictions.
system.cpu15.branchPred.indirectLookups            69                       # Number of indirect predictor lookups.
system.cpu15.branchPred.indirectHits                0                       # Number of indirect target hits.
system.cpu15.branchPred.indirectMisses             69                       # Number of indirect misses.
system.cpu15.branchPredindirectMispredicted           14                       # Number of mispredicted indirect branches.
system.cpu15.dtb.fetch_hits                         0                       # ITB hits
system.cpu15.dtb.fetch_misses                       0                       # ITB misses
system.cpu15.dtb.fetch_acv                          0                       # ITB acv
system.cpu15.dtb.fetch_accesses                     0                       # ITB accesses
system.cpu15.dtb.read_hits                       6182                       # DTB read hits
system.cpu15.dtb.read_misses                      310                       # DTB read misses
system.cpu15.dtb.read_acv                           0                       # DTB read access violations
system.cpu15.dtb.read_accesses                   6492                       # DTB read accesses
system.cpu15.dtb.write_hits                      3199                       # DTB write hits
system.cpu15.dtb.write_misses                      26                       # DTB write misses
system.cpu15.dtb.write_acv                          0                       # DTB write access violations
system.cpu15.dtb.write_accesses                  3225                       # DTB write accesses
system.cpu15.dtb.data_hits                       9381                       # DTB hits
system.cpu15.dtb.data_misses                      336                       # DTB misses
system.cpu15.dtb.data_acv                           0                       # DTB access violations
system.cpu15.dtb.data_accesses                   9717                       # DTB accesses
system.cpu15.itb.fetch_hits                      6145                       # ITB hits
system.cpu15.itb.fetch_misses                      74                       # ITB misses
system.cpu15.itb.fetch_acv                          0                       # ITB acv
system.cpu15.itb.fetch_accesses                  6219                       # ITB accesses
system.cpu15.itb.read_hits                          0                       # DTB read hits
system.cpu15.itb.read_misses                        0                       # DTB read misses
system.cpu15.itb.read_acv                           0                       # DTB read access violations
system.cpu15.itb.read_accesses                      0                       # DTB read accesses
system.cpu15.itb.write_hits                         0                       # DTB write hits
system.cpu15.itb.write_misses                       0                       # DTB write misses
system.cpu15.itb.write_acv                          0                       # DTB write access violations
system.cpu15.itb.write_accesses                     0                       # DTB write accesses
system.cpu15.itb.data_hits                          0                       # DTB hits
system.cpu15.itb.data_misses                        0                       # DTB misses
system.cpu15.itb.data_acv                           0                       # DTB access violations
system.cpu15.itb.data_accesses                      0                       # DTB accesses
system.cpu15.numCycles                          85681                       # number of cpu cycles simulated
system.cpu15.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu15.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu15.fetch.icacheStallCycles             4565                       # Number of cycles fetch is stalled on an Icache miss
system.cpu15.fetch.Insts                        54558                       # Number of instructions fetch has processed
system.cpu15.fetch.Branches                      7090                       # Number of branches that fetch encountered
system.cpu15.fetch.predictedBranches             2432                       # Number of branches that fetch has predicted taken
system.cpu15.fetch.Cycles                       19227                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu15.fetch.SquashCycles                  1439                       # Number of cycles fetch has spent squashing
system.cpu15.fetch.MiscStallCycles                 35                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu15.fetch.NoActiveThreadStallCycles        49941                       # Number of stall cycles due to no active thread to fetch from
system.cpu15.fetch.PendingTrapStallCycles         2182                       # Number of stall cycles due to pending traps
system.cpu15.fetch.IcacheWaitRetryStallCycles           20                       # Number of stall cycles due to full MSHR
system.cpu15.fetch.CacheLines                    6145                       # Number of cache lines fetched
system.cpu15.fetch.IcacheSquashes                 275                       # Number of outstanding Icache misses that were squashed
system.cpu15.fetch.rateDist::samples            76689                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::mean            0.711419                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::stdev           2.119717                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::underflows             0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::0                  67594     88.14%     88.14% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::1                    624      0.81%     88.95% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::2                    544      0.71%     89.66% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::3                    765      1.00%     90.66% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::4                   1142      1.49%     92.15% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::5                    306      0.40%     92.55% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::6                    485      0.63%     93.18% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::7                    289      0.38%     93.56% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::8                   4940      6.44%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::overflows              0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::min_value              0                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::max_value              8                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.rateDist::total              76689                       # Number of instructions fetched each cycle (Total)
system.cpu15.fetch.branchRate                0.082749                       # Number of branch fetches per cycle
system.cpu15.fetch.rate                      0.636757                       # Number of inst fetches per cycle
system.cpu15.decode.IdleCycles                   6757                       # Number of cycles decode is idle
system.cpu15.decode.BlockedCycles               12459                       # Number of cycles decode is blocked
system.cpu15.decode.RunCycles                    5894                       # Number of cycles decode is running
system.cpu15.decode.UnblockCycles                1149                       # Number of cycles decode is unblocking
system.cpu15.decode.SquashCycles                  489                       # Number of cycles decode is squashing
system.cpu15.decode.BranchResolved                598                       # Number of times decode resolved a branch
system.cpu15.decode.BranchMispred                 237                       # Number of times decode detected a branch misprediction
system.cpu15.decode.DecodedInsts                46802                       # Number of instructions handled by decode
system.cpu15.decode.SquashedInsts                 962                       # Number of squashed instructions handled by decode
system.cpu15.rename.SquashCycles                  489                       # Number of cycles rename is squashing
system.cpu15.rename.IdleCycles                   7427                       # Number of cycles rename is idle
system.cpu15.rename.BlockCycles                  6939                       # Number of cycles rename is blocking
system.cpu15.rename.serializeStallCycles         3872                       # count of cycles rename stalled for serializing inst
system.cpu15.rename.RunCycles                    6312                       # Number of cycles rename is running
system.cpu15.rename.UnblockCycles                1709                       # Number of cycles rename is unblocking
system.cpu15.rename.RenamedInsts                44936                       # Number of instructions processed by rename
system.cpu15.rename.ROBFullEvents                 325                       # Number of times rename has blocked due to ROB full
system.cpu15.rename.IQFullEvents                  510                       # Number of times rename has blocked due to IQ full
system.cpu15.rename.LQFullEvents                  624                       # Number of times rename has blocked due to LQ full
system.cpu15.rename.SQFullEvents                   70                       # Number of times rename has blocked due to SQ full
system.cpu15.rename.RenamedOperands             33374                       # Number of destination operands rename has renamed
system.cpu15.rename.RenameLookups               64376                       # Number of register rename lookups that rename has made
system.cpu15.rename.int_rename_lookups          51596                       # Number of integer rename lookups
system.cpu15.rename.fp_rename_lookups           12776                       # Number of floating rename lookups
system.cpu15.rename.CommittedMaps               22135                       # Number of HB maps that are committed
system.cpu15.rename.UndoneMaps                  11239                       # Number of HB maps that are undone due to squashing
system.cpu15.rename.serializingInsts               99                       # count of serializing insts renamed
system.cpu15.rename.tempSerializingInsts           82                       # count of temporary serializing insts renamed
system.cpu15.rename.skidInsts                    4295                       # count of insts added to the skid buffer
system.cpu15.memDep0.insertedLoads               6161                       # Number of loads inserted to the mem dependence unit.
system.cpu15.memDep0.insertedStores              3884                       # Number of stores inserted to the mem dependence unit.
system.cpu15.memDep0.conflictingLoads             254                       # Number of conflicting loads.
system.cpu15.memDep0.conflictingStores            344                       # Number of conflicting stores.
system.cpu15.iq.iqInstsAdded                    40710                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu15.iq.iqNonSpecInstsAdded                99                       # Number of non-speculative instructions added to the IQ
system.cpu15.iq.iqInstsIssued                   38650                       # Number of instructions issued
system.cpu15.iq.iqSquashedInstsIssued             257                       # Number of squashed instructions issued
system.cpu15.iq.iqSquashedInstsExamined         12045                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu15.iq.iqSquashedOperandsExamined         5872                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu15.iq.iqSquashedNonSpecRemoved           26                       # Number of squashed non-spec instructions that were removed
system.cpu15.iq.issued_per_cycle::samples        76689                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::mean       0.503984                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::stdev      1.550110                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::0             67151     87.56%     87.56% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::1              1727      2.25%     89.81% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::2              1327      1.73%     91.55% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::3              1033      1.35%     92.89% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::4              1347      1.76%     94.65% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::5               883      1.15%     95.80% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::6              1830      2.39%     98.19% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::7               741      0.97%     99.15% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::8               650      0.85%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu15.iq.issued_per_cycle::total         76689                       # Number of insts issued each cycle
system.cpu15.iq.fu_full::No_OpClass                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntAlu                   963     49.72%     49.72% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntMult                    2      0.10%     49.82% # attempts to use FU when none available
system.cpu15.iq.fu_full::IntDiv                     0      0.00%     49.82% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatAdd                  83      4.28%     54.10% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCmp                   0      0.00%     54.10% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatCvt                   0      0.00%     54.10% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatMult                353     18.22%     72.33% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatDiv                   0      0.00%     72.33% # attempts to use FU when none available
system.cpu15.iq.fu_full::FloatSqrt                  0      0.00%     72.33% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAdd                    0      0.00%     72.33% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAddAcc                 0      0.00%     72.33% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdAlu                    0      0.00%     72.33% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCmp                    0      0.00%     72.33% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdCvt                    0      0.00%     72.33% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMisc                   0      0.00%     72.33% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMult                   0      0.00%     72.33% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdMultAcc                0      0.00%     72.33% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShift                  0      0.00%     72.33% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdShiftAcc               0      0.00%     72.33% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdSqrt                   0      0.00%     72.33% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAdd               0      0.00%     72.33% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatAlu               0      0.00%     72.33% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCmp               0      0.00%     72.33% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatCvt               0      0.00%     72.33% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatDiv               0      0.00%     72.33% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMisc              0      0.00%     72.33% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMult              0      0.00%     72.33% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.33% # attempts to use FU when none available
system.cpu15.iq.fu_full::SimdFloatSqrt              0      0.00%     72.33% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemRead                  424     21.89%     94.22% # attempts to use FU when none available
system.cpu15.iq.fu_full::MemWrite                 112      5.78%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::IprAccess                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.fu_full::InstPrefetch               0      0.00%    100.00% # attempts to use FU when none available
system.cpu15.iq.FU_type_0::No_OpClass               4      0.01%      0.01% # Type of FU issued
system.cpu15.iq.FU_type_0::IntAlu               23560     60.96%     60.97% # Type of FU issued
system.cpu15.iq.FU_type_0::IntMult                197      0.51%     61.48% # Type of FU issued
system.cpu15.iq.FU_type_0::IntDiv                   0      0.00%     61.48% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatAdd              2928      7.58%     69.05% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCmp                 0      0.00%     69.05% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatCvt                 0      0.00%     69.05% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatMult             1928      4.99%     74.04% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatDiv                 0      0.00%     74.04% # Type of FU issued
system.cpu15.iq.FU_type_0::FloatSqrt                0      0.00%     74.04% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAdd                  0      0.00%     74.04% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAddAcc               0      0.00%     74.04% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdAlu                  0      0.00%     74.04% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCmp                  0      0.00%     74.04% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdCvt                  0      0.00%     74.04% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMisc                 0      0.00%     74.04% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMult                 0      0.00%     74.04% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdMultAcc              0      0.00%     74.04% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShift                0      0.00%     74.04% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdShiftAcc             0      0.00%     74.04% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdSqrt                 0      0.00%     74.04% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAdd             0      0.00%     74.04% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatAlu             0      0.00%     74.04% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCmp             0      0.00%     74.04% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatCvt             0      0.00%     74.04% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatDiv             0      0.00%     74.04% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMisc            0      0.00%     74.04% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMult            0      0.00%     74.04% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     74.04% # Type of FU issued
system.cpu15.iq.FU_type_0::SimdFloatSqrt            0      0.00%     74.04% # Type of FU issued
system.cpu15.iq.FU_type_0::MemRead               6709     17.36%     91.40% # Type of FU issued
system.cpu15.iq.FU_type_0::MemWrite              3324      8.60%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::IprAccess                0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::InstPrefetch             0      0.00%    100.00% # Type of FU issued
system.cpu15.iq.FU_type_0::total                38650                       # Type of FU issued
system.cpu15.iq.rate                         0.451092                       # Inst issue rate
system.cpu15.iq.fu_busy_cnt                      1937                       # FU busy when requested
system.cpu15.iq.fu_busy_rate                 0.050116                       # FU busy rate (busy events/executed inst)
system.cpu15.iq.int_inst_queue_reads           132262                       # Number of integer instruction queue reads
system.cpu15.iq.int_inst_queue_writes           39451                       # Number of integer instruction queue writes
system.cpu15.iq.int_inst_queue_wakeup_accesses        25904                       # Number of integer instruction queue wakeup accesses
system.cpu15.iq.fp_inst_queue_reads             23921                       # Number of floating instruction queue reads
system.cpu15.iq.fp_inst_queue_writes            13422                       # Number of floating instruction queue writes
system.cpu15.iq.fp_inst_queue_wakeup_accesses        10388                       # Number of floating instruction queue wakeup accesses
system.cpu15.iq.int_alu_accesses                28269                       # Number of integer alu accesses
system.cpu15.iq.fp_alu_accesses                 12314                       # Number of floating point alu accesses
system.cpu15.iew.lsq.thread0.forwLoads            208                       # Number of loads that had data forwarded from stores
system.cpu15.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu15.iew.lsq.thread0.squashedLoads         1731                       # Number of loads squashed
system.cpu15.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu15.iew.lsq.thread0.memOrderViolation           21                       # Number of memory ordering violations
system.cpu15.iew.lsq.thread0.squashedStores         1075                       # Number of stores squashed
system.cpu15.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu15.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu15.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu15.iew.lsq.thread0.cacheBlocked          934                       # Number of times an access to memory failed due to the cache being blocked
system.cpu15.iew.iewIdleCycles                      0                       # Number of cycles IEW is idle
system.cpu15.iew.iewSquashCycles                  489                       # Number of cycles IEW is squashing
system.cpu15.iew.iewBlockCycles                  1792                       # Number of cycles IEW is blocking
system.cpu15.iew.iewUnblockCycles                1642                       # Number of cycles IEW is unblocking
system.cpu15.iew.iewDispatchedInsts             42147                       # Number of instructions dispatched to IQ
system.cpu15.iew.iewDispSquashedInsts             157                       # Number of squashed instructions skipped by dispatch
system.cpu15.iew.iewDispLoadInsts                6161                       # Number of dispatched load instructions
system.cpu15.iew.iewDispStoreInsts               3884                       # Number of dispatched store instructions
system.cpu15.iew.iewDispNonSpecInsts               78                       # Number of dispatched non-speculative instructions
system.cpu15.iew.iewIQFullEvents                   13                       # Number of times the IQ has become full, causing a stall
system.cpu15.iew.iewLSQFullEvents                1616                       # Number of times the LSQ has become full, causing a stall
system.cpu15.iew.memOrderViolationEvents           21                       # Number of memory order violations
system.cpu15.iew.predictedTakenIncorrect          102                       # Number of branches that were predicted taken incorrectly
system.cpu15.iew.predictedNotTakenIncorrect          395                       # Number of branches that were predicted not taken incorrectly
system.cpu15.iew.branchMispredicts                497                       # Number of branch mispredicts detected at execute
system.cpu15.iew.iewExecutedInsts               37842                       # Number of executed instructions
system.cpu15.iew.iewExecLoadInsts                6492                       # Number of load instructions executed
system.cpu15.iew.iewExecSquashedInsts             808                       # Number of squashed instructions skipped in execute
system.cpu15.iew.exec_swp                           0                       # number of swp insts executed
system.cpu15.iew.exec_nop                        1338                       # number of nop insts executed
system.cpu15.iew.exec_refs                       9717                       # number of memory reference insts executed
system.cpu15.iew.exec_branches                   4913                       # Number of branches executed
system.cpu15.iew.exec_stores                     3225                       # Number of stores executed
system.cpu15.iew.exec_rate                   0.441662                       # Inst execution rate
system.cpu15.iew.wb_sent                        36816                       # cumulative count of insts sent to commit
system.cpu15.iew.wb_count                       36292                       # cumulative count of insts written-back
system.cpu15.iew.wb_producers                   21444                       # num instructions producing a value
system.cpu15.iew.wb_consumers                   30479                       # num instructions consuming a value
system.cpu15.iew.wb_rate                     0.423571                       # insts written-back per cycle
system.cpu15.iew.wb_fanout                   0.703566                       # average fanout of values written-back
system.cpu15.commit.commitSquashedInsts         12042                       # The number of squashed insts skipped by commit
system.cpu15.commit.commitNonSpecStalls            73                       # The number of times commit has been forced to stall to communicate backwards
system.cpu15.commit.branchMispredicts             411                       # The number of times a branch was mispredicted
system.cpu15.commit.committed_per_cycle::samples        24916                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::mean     1.186908                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::stdev     2.494631                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::0        18755     75.27%     75.27% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::1          878      3.52%     78.80% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::2         1111      4.46%     83.26% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::3          601      2.41%     85.67% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::4          620      2.49%     88.16% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::5          247      0.99%     89.15% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::6          212      0.85%     90.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::7          253      1.02%     91.01% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::8         2239      8.99%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu15.commit.committed_per_cycle::total        24916                       # Number of insts commited each cycle
system.cpu15.commit.committedInsts              29573                       # Number of instructions committed
system.cpu15.commit.committedOps                29573                       # Number of ops (including micro ops) committed
system.cpu15.commit.swp_count                       0                       # Number of s/w prefetches committed
system.cpu15.commit.refs                         7239                       # Number of memory references committed
system.cpu15.commit.loads                        4430                       # Number of loads committed
system.cpu15.commit.membars                        16                       # Number of memory barriers committed
system.cpu15.commit.branches                     3507                       # Number of branches committed
system.cpu15.commit.fp_insts                    10230                       # Number of committed floating point instructions.
system.cpu15.commit.int_insts                   24117                       # Number of committed integer instructions.
system.cpu15.commit.function_calls                216                       # Number of function calls committed.
system.cpu15.commit.op_class_0::No_OpClass          813      2.75%      2.75% # Class of committed instruction
system.cpu15.commit.op_class_0::IntAlu          16594     56.11%     58.86% # Class of committed instruction
system.cpu15.commit.op_class_0::IntMult           113      0.38%     59.24% # Class of committed instruction
system.cpu15.commit.op_class_0::IntDiv              0      0.00%     59.24% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatAdd         2878      9.73%     68.98% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCmp            0      0.00%     68.98% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatCvt            0      0.00%     68.98% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatMult         1920      6.49%     75.47% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatDiv            0      0.00%     75.47% # Class of committed instruction
system.cpu15.commit.op_class_0::FloatSqrt            0      0.00%     75.47% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAdd             0      0.00%     75.47% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAddAcc            0      0.00%     75.47% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdAlu             0      0.00%     75.47% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCmp             0      0.00%     75.47% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdCvt             0      0.00%     75.47% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMisc            0      0.00%     75.47% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMult            0      0.00%     75.47% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdMultAcc            0      0.00%     75.47% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShift            0      0.00%     75.47% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdShiftAcc            0      0.00%     75.47% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdSqrt            0      0.00%     75.47% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAdd            0      0.00%     75.47% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatAlu            0      0.00%     75.47% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCmp            0      0.00%     75.47% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatCvt            0      0.00%     75.47% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatDiv            0      0.00%     75.47% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMisc            0      0.00%     75.47% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMult            0      0.00%     75.47% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatMultAcc            0      0.00%     75.47% # Class of committed instruction
system.cpu15.commit.op_class_0::SimdFloatSqrt            0      0.00%     75.47% # Class of committed instruction
system.cpu15.commit.op_class_0::MemRead          4446     15.03%     90.50% # Class of committed instruction
system.cpu15.commit.op_class_0::MemWrite         2809      9.50%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu15.commit.op_class_0::total           29573                       # Class of committed instruction
system.cpu15.commit.bw_lim_events                2239                       # number cycles where commit BW limit reached
system.cpu15.rob.rob_reads                      63460                       # The number of ROB reads
system.cpu15.rob.rob_writes                     85051                       # The number of ROB writes
system.cpu15.timesIdled                           126                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu15.idleCycles                          8992                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu15.quiesceCycles                    1015266                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu15.committedInsts                     28764                       # Number of Instructions Simulated
system.cpu15.committedOps                       28764                       # Number of Ops (including micro ops) Simulated
system.cpu15.cpi                             2.978758                       # CPI: Cycles Per Instruction
system.cpu15.cpi_total                       2.978758                       # CPI: Total CPI of All Threads
system.cpu15.ipc                             0.335710                       # IPC: Instructions Per Cycle
system.cpu15.ipc_total                       0.335710                       # IPC: Total IPC of All Threads
system.cpu15.int_regfile_reads                  44397                       # number of integer regfile reads
system.cpu15.int_regfile_writes                 20169                       # number of integer regfile writes
system.cpu15.fp_regfile_reads                   11130                       # number of floating regfile reads
system.cpu15.fp_regfile_writes                   8144                       # number of floating regfile writes
system.cpu15.misc_regfile_reads                    79                       # number of misc regfile reads
system.cpu15.misc_regfile_writes                   42                       # number of misc regfile writes
system.cpu15.dcache.tags.replacements             398                       # number of replacements
system.cpu15.dcache.tags.tagsinuse           7.935061                       # Cycle average of tags in use
system.cpu15.dcache.tags.total_refs              6159                       # Total number of references to valid blocks.
system.cpu15.dcache.tags.sampled_refs             455                       # Sample count of references to valid blocks.
system.cpu15.dcache.tags.avg_refs           13.536264                       # Average number of references to valid blocks.
system.cpu15.dcache.tags.warmup_cycle      1111571402                       # Cycle when the warmup percentage was hit.
system.cpu15.dcache.tags.occ_blocks::cpu15.data     7.935061                       # Average occupied blocks per requestor
system.cpu15.dcache.tags.occ_percent::cpu15.data     0.123985                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_percent::total     0.123985                       # Average percentage of cache occupancy
system.cpu15.dcache.tags.occ_task_id_blocks::1024           57                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::1           34                       # Occupied blocks per task id
system.cpu15.dcache.tags.age_task_id_blocks_1024::2           23                       # Occupied blocks per task id
system.cpu15.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu15.dcache.tags.tag_accesses           32260                       # Number of tag accesses
system.cpu15.dcache.tags.data_accesses          32260                       # Number of data accesses
system.cpu15.dcache.ReadReq_hits::cpu15.data         3856                       # number of ReadReq hits
system.cpu15.dcache.ReadReq_hits::total          3856                       # number of ReadReq hits
system.cpu15.dcache.WriteReq_hits::cpu15.data         2300                       # number of WriteReq hits
system.cpu15.dcache.WriteReq_hits::total         2300                       # number of WriteReq hits
system.cpu15.dcache.LoadLockedReq_hits::cpu15.data           21                       # number of LoadLockedReq hits
system.cpu15.dcache.LoadLockedReq_hits::total           21                       # number of LoadLockedReq hits
system.cpu15.dcache.StoreCondReq_hits::cpu15.data           12                       # number of StoreCondReq hits
system.cpu15.dcache.StoreCondReq_hits::total           12                       # number of StoreCondReq hits
system.cpu15.dcache.demand_hits::cpu15.data         6156                       # number of demand (read+write) hits
system.cpu15.dcache.demand_hits::total           6156                       # number of demand (read+write) hits
system.cpu15.dcache.overall_hits::cpu15.data         6156                       # number of overall hits
system.cpu15.dcache.overall_hits::total          6156                       # number of overall hits
system.cpu15.dcache.ReadReq_misses::cpu15.data         1255                       # number of ReadReq misses
system.cpu15.dcache.ReadReq_misses::total         1255                       # number of ReadReq misses
system.cpu15.dcache.WriteReq_misses::cpu15.data          489                       # number of WriteReq misses
system.cpu15.dcache.WriteReq_misses::total          489                       # number of WriteReq misses
system.cpu15.dcache.LoadLockedReq_misses::cpu15.data            4                       # number of LoadLockedReq misses
system.cpu15.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu15.dcache.StoreCondReq_misses::cpu15.data            8                       # number of StoreCondReq misses
system.cpu15.dcache.StoreCondReq_misses::total            8                       # number of StoreCondReq misses
system.cpu15.dcache.demand_misses::cpu15.data         1744                       # number of demand (read+write) misses
system.cpu15.dcache.demand_misses::total         1744                       # number of demand (read+write) misses
system.cpu15.dcache.overall_misses::cpu15.data         1744                       # number of overall misses
system.cpu15.dcache.overall_misses::total         1744                       # number of overall misses
system.cpu15.dcache.ReadReq_miss_latency::cpu15.data     97890299                       # number of ReadReq miss cycles
system.cpu15.dcache.ReadReq_miss_latency::total     97890299                       # number of ReadReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::cpu15.data     73611498                       # number of WriteReq miss cycles
system.cpu15.dcache.WriteReq_miss_latency::total     73611498                       # number of WriteReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::cpu15.data       290909                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.LoadLockedReq_miss_latency::total       290909                       # number of LoadLockedReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::cpu15.data        69540                       # number of StoreCondReq miss cycles
system.cpu15.dcache.StoreCondReq_miss_latency::total        69540                       # number of StoreCondReq miss cycles
system.cpu15.dcache.demand_miss_latency::cpu15.data    171501797                       # number of demand (read+write) miss cycles
system.cpu15.dcache.demand_miss_latency::total    171501797                       # number of demand (read+write) miss cycles
system.cpu15.dcache.overall_miss_latency::cpu15.data    171501797                       # number of overall miss cycles
system.cpu15.dcache.overall_miss_latency::total    171501797                       # number of overall miss cycles
system.cpu15.dcache.ReadReq_accesses::cpu15.data         5111                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.ReadReq_accesses::total         5111                       # number of ReadReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::cpu15.data         2789                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.WriteReq_accesses::total         2789                       # number of WriteReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::cpu15.data           25                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.LoadLockedReq_accesses::total           25                       # number of LoadLockedReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::cpu15.data           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.StoreCondReq_accesses::total           20                       # number of StoreCondReq accesses(hits+misses)
system.cpu15.dcache.demand_accesses::cpu15.data         7900                       # number of demand (read+write) accesses
system.cpu15.dcache.demand_accesses::total         7900                       # number of demand (read+write) accesses
system.cpu15.dcache.overall_accesses::cpu15.data         7900                       # number of overall (read+write) accesses
system.cpu15.dcache.overall_accesses::total         7900                       # number of overall (read+write) accesses
system.cpu15.dcache.ReadReq_miss_rate::cpu15.data     0.245549                       # miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_miss_rate::total     0.245549                       # miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_miss_rate::cpu15.data     0.175332                       # miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_miss_rate::total     0.175332                       # miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::cpu15.data     0.160000                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_miss_rate::total     0.160000                       # miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::cpu15.data     0.400000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_miss_rate::total     0.400000                       # miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_miss_rate::cpu15.data     0.220759                       # miss rate for demand accesses
system.cpu15.dcache.demand_miss_rate::total     0.220759                       # miss rate for demand accesses
system.cpu15.dcache.overall_miss_rate::cpu15.data     0.220759                       # miss rate for overall accesses
system.cpu15.dcache.overall_miss_rate::total     0.220759                       # miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_miss_latency::cpu15.data 78000.238247                       # average ReadReq miss latency
system.cpu15.dcache.ReadReq_avg_miss_latency::total 78000.238247                       # average ReadReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::cpu15.data 150534.760736                       # average WriteReq miss latency
system.cpu15.dcache.WriteReq_avg_miss_latency::total 150534.760736                       # average WriteReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::cpu15.data 72727.250000                       # average LoadLockedReq miss latency
system.cpu15.dcache.LoadLockedReq_avg_miss_latency::total 72727.250000                       # average LoadLockedReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::cpu15.data  8692.500000                       # average StoreCondReq miss latency
system.cpu15.dcache.StoreCondReq_avg_miss_latency::total  8692.500000                       # average StoreCondReq miss latency
system.cpu15.dcache.demand_avg_miss_latency::cpu15.data 98338.186353                       # average overall miss latency
system.cpu15.dcache.demand_avg_miss_latency::total 98338.186353                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::cpu15.data 98338.186353                       # average overall miss latency
system.cpu15.dcache.overall_avg_miss_latency::total 98338.186353                       # average overall miss latency
system.cpu15.dcache.blocked_cycles::no_mshrs         2573                       # number of cycles access was blocked
system.cpu15.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_mshrs             105                       # number of cycles access was blocked
system.cpu15.dcache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_mshrs    24.504762                       # average number of cycles each access was blocked
system.cpu15.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.dcache.fast_writes                     0                       # number of fast writes performed
system.cpu15.dcache.cache_copies                    0                       # number of cache copies performed
system.cpu15.dcache.writebacks::writebacks          258                       # number of writebacks
system.cpu15.dcache.writebacks::total             258                       # number of writebacks
system.cpu15.dcache.ReadReq_mshr_hits::cpu15.data          876                       # number of ReadReq MSHR hits
system.cpu15.dcache.ReadReq_mshr_hits::total          876                       # number of ReadReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::cpu15.data          373                       # number of WriteReq MSHR hits
system.cpu15.dcache.WriteReq_mshr_hits::total          373                       # number of WriteReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::cpu15.data            2                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.LoadLockedReq_mshr_hits::total            2                       # number of LoadLockedReq MSHR hits
system.cpu15.dcache.demand_mshr_hits::cpu15.data         1249                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.demand_mshr_hits::total         1249                       # number of demand (read+write) MSHR hits
system.cpu15.dcache.overall_mshr_hits::cpu15.data         1249                       # number of overall MSHR hits
system.cpu15.dcache.overall_mshr_hits::total         1249                       # number of overall MSHR hits
system.cpu15.dcache.ReadReq_mshr_misses::cpu15.data          379                       # number of ReadReq MSHR misses
system.cpu15.dcache.ReadReq_mshr_misses::total          379                       # number of ReadReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::cpu15.data          116                       # number of WriteReq MSHR misses
system.cpu15.dcache.WriteReq_mshr_misses::total          116                       # number of WriteReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::cpu15.data            2                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::cpu15.data            8                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.StoreCondReq_mshr_misses::total            8                       # number of StoreCondReq MSHR misses
system.cpu15.dcache.demand_mshr_misses::cpu15.data          495                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.demand_mshr_misses::total          495                       # number of demand (read+write) MSHR misses
system.cpu15.dcache.overall_mshr_misses::cpu15.data          495                       # number of overall MSHR misses
system.cpu15.dcache.overall_mshr_misses::total          495                       # number of overall MSHR misses
system.cpu15.dcache.ReadReq_mshr_miss_latency::cpu15.data     29525525                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_latency::total     29525525                       # number of ReadReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::cpu15.data     17426709                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.WriteReq_mshr_miss_latency::total     17426709                       # number of WriteReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::cpu15.data         9272                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.LoadLockedReq_mshr_miss_latency::total         9272                       # number of LoadLockedReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::cpu15.data        60268                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.StoreCondReq_mshr_miss_latency::total        60268                       # number of StoreCondReq MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::cpu15.data     46952234                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.demand_mshr_miss_latency::total     46952234                       # number of demand (read+write) MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::cpu15.data     46952234                       # number of overall MSHR miss cycles
system.cpu15.dcache.overall_mshr_miss_latency::total     46952234                       # number of overall MSHR miss cycles
system.cpu15.dcache.ReadReq_mshr_miss_rate::cpu15.data     0.074154                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.ReadReq_mshr_miss_rate::total     0.074154                       # mshr miss rate for ReadReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::cpu15.data     0.041592                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.WriteReq_mshr_miss_rate::total     0.041592                       # mshr miss rate for WriteReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::cpu15.data     0.080000                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.LoadLockedReq_mshr_miss_rate::total     0.080000                       # mshr miss rate for LoadLockedReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::cpu15.data     0.400000                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.StoreCondReq_mshr_miss_rate::total     0.400000                       # mshr miss rate for StoreCondReq accesses
system.cpu15.dcache.demand_mshr_miss_rate::cpu15.data     0.062658                       # mshr miss rate for demand accesses
system.cpu15.dcache.demand_mshr_miss_rate::total     0.062658                       # mshr miss rate for demand accesses
system.cpu15.dcache.overall_mshr_miss_rate::cpu15.data     0.062658                       # mshr miss rate for overall accesses
system.cpu15.dcache.overall_mshr_miss_rate::total     0.062658                       # mshr miss rate for overall accesses
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::cpu15.data 77903.759894                       # average ReadReq mshr miss latency
system.cpu15.dcache.ReadReq_avg_mshr_miss_latency::total 77903.759894                       # average ReadReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::cpu15.data 150230.250000                       # average WriteReq mshr miss latency
system.cpu15.dcache.WriteReq_avg_mshr_miss_latency::total 150230.250000                       # average WriteReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu15.data         4636                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.LoadLockedReq_avg_mshr_miss_latency::total         4636                       # average LoadLockedReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::cpu15.data  7533.500000                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.StoreCondReq_avg_mshr_miss_latency::total  7533.500000                       # average StoreCondReq mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::cpu15.data 94852.997980                       # average overall mshr miss latency
system.cpu15.dcache.demand_avg_mshr_miss_latency::total 94852.997980                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::cpu15.data 94852.997980                       # average overall mshr miss latency
system.cpu15.dcache.overall_avg_mshr_miss_latency::total 94852.997980                       # average overall mshr miss latency
system.cpu15.dcache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.cpu15.icache.tags.replacements              75                       # number of replacements
system.cpu15.icache.tags.tagsinuse          48.358445                       # Cycle average of tags in use
system.cpu15.icache.tags.total_refs              5605                       # Total number of references to valid blocks.
system.cpu15.icache.tags.sampled_refs             465                       # Sample count of references to valid blocks.
system.cpu15.icache.tags.avg_refs           12.053763                       # Average number of references to valid blocks.
system.cpu15.icache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu15.icache.tags.occ_blocks::cpu15.inst    48.358445                       # Average occupied blocks per requestor
system.cpu15.icache.tags.occ_percent::cpu15.inst     0.094450                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_percent::total     0.094450                       # Average percentage of cache occupancy
system.cpu15.icache.tags.occ_task_id_blocks::1024          390                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::1           73                       # Occupied blocks per task id
system.cpu15.icache.tags.age_task_id_blocks_1024::2          317                       # Occupied blocks per task id
system.cpu15.icache.tags.occ_task_id_percent::1024     0.761719                       # Percentage of cache occupancy per task id
system.cpu15.icache.tags.tag_accesses           12755                       # Number of tag accesses
system.cpu15.icache.tags.data_accesses          12755                       # Number of data accesses
system.cpu15.icache.ReadReq_hits::cpu15.inst         5605                       # number of ReadReq hits
system.cpu15.icache.ReadReq_hits::total          5605                       # number of ReadReq hits
system.cpu15.icache.demand_hits::cpu15.inst         5605                       # number of demand (read+write) hits
system.cpu15.icache.demand_hits::total           5605                       # number of demand (read+write) hits
system.cpu15.icache.overall_hits::cpu15.inst         5605                       # number of overall hits
system.cpu15.icache.overall_hits::total          5605                       # number of overall hits
system.cpu15.icache.ReadReq_misses::cpu15.inst          540                       # number of ReadReq misses
system.cpu15.icache.ReadReq_misses::total          540                       # number of ReadReq misses
system.cpu15.icache.demand_misses::cpu15.inst          540                       # number of demand (read+write) misses
system.cpu15.icache.demand_misses::total          540                       # number of demand (read+write) misses
system.cpu15.icache.overall_misses::cpu15.inst          540                       # number of overall misses
system.cpu15.icache.overall_misses::total          540                       # number of overall misses
system.cpu15.icache.ReadReq_miss_latency::cpu15.inst     29695897                       # number of ReadReq miss cycles
system.cpu15.icache.ReadReq_miss_latency::total     29695897                       # number of ReadReq miss cycles
system.cpu15.icache.demand_miss_latency::cpu15.inst     29695897                       # number of demand (read+write) miss cycles
system.cpu15.icache.demand_miss_latency::total     29695897                       # number of demand (read+write) miss cycles
system.cpu15.icache.overall_miss_latency::cpu15.inst     29695897                       # number of overall miss cycles
system.cpu15.icache.overall_miss_latency::total     29695897                       # number of overall miss cycles
system.cpu15.icache.ReadReq_accesses::cpu15.inst         6145                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.ReadReq_accesses::total         6145                       # number of ReadReq accesses(hits+misses)
system.cpu15.icache.demand_accesses::cpu15.inst         6145                       # number of demand (read+write) accesses
system.cpu15.icache.demand_accesses::total         6145                       # number of demand (read+write) accesses
system.cpu15.icache.overall_accesses::cpu15.inst         6145                       # number of overall (read+write) accesses
system.cpu15.icache.overall_accesses::total         6145                       # number of overall (read+write) accesses
system.cpu15.icache.ReadReq_miss_rate::cpu15.inst     0.087876                       # miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_miss_rate::total     0.087876                       # miss rate for ReadReq accesses
system.cpu15.icache.demand_miss_rate::cpu15.inst     0.087876                       # miss rate for demand accesses
system.cpu15.icache.demand_miss_rate::total     0.087876                       # miss rate for demand accesses
system.cpu15.icache.overall_miss_rate::cpu15.inst     0.087876                       # miss rate for overall accesses
system.cpu15.icache.overall_miss_rate::total     0.087876                       # miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_miss_latency::cpu15.inst 54992.401852                       # average ReadReq miss latency
system.cpu15.icache.ReadReq_avg_miss_latency::total 54992.401852                       # average ReadReq miss latency
system.cpu15.icache.demand_avg_miss_latency::cpu15.inst 54992.401852                       # average overall miss latency
system.cpu15.icache.demand_avg_miss_latency::total 54992.401852                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::cpu15.inst 54992.401852                       # average overall miss latency
system.cpu15.icache.overall_avg_miss_latency::total 54992.401852                       # average overall miss latency
system.cpu15.icache.blocked_cycles::no_mshrs           28                       # number of cycles access was blocked
system.cpu15.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_mshrs               1                       # number of cycles access was blocked
system.cpu15.icache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu15.icache.avg_blocked_cycles::no_mshrs           28                       # average number of cycles each access was blocked
system.cpu15.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu15.icache.fast_writes                     0                       # number of fast writes performed
system.cpu15.icache.cache_copies                    0                       # number of cache copies performed
system.cpu15.icache.writebacks::writebacks           75                       # number of writebacks
system.cpu15.icache.writebacks::total              75                       # number of writebacks
system.cpu15.icache.ReadReq_mshr_hits::cpu15.inst           75                       # number of ReadReq MSHR hits
system.cpu15.icache.ReadReq_mshr_hits::total           75                       # number of ReadReq MSHR hits
system.cpu15.icache.demand_mshr_hits::cpu15.inst           75                       # number of demand (read+write) MSHR hits
system.cpu15.icache.demand_mshr_hits::total           75                       # number of demand (read+write) MSHR hits
system.cpu15.icache.overall_mshr_hits::cpu15.inst           75                       # number of overall MSHR hits
system.cpu15.icache.overall_mshr_hits::total           75                       # number of overall MSHR hits
system.cpu15.icache.ReadReq_mshr_misses::cpu15.inst          465                       # number of ReadReq MSHR misses
system.cpu15.icache.ReadReq_mshr_misses::total          465                       # number of ReadReq MSHR misses
system.cpu15.icache.demand_mshr_misses::cpu15.inst          465                       # number of demand (read+write) MSHR misses
system.cpu15.icache.demand_mshr_misses::total          465                       # number of demand (read+write) MSHR misses
system.cpu15.icache.overall_mshr_misses::cpu15.inst          465                       # number of overall MSHR misses
system.cpu15.icache.overall_mshr_misses::total          465                       # number of overall MSHR misses
system.cpu15.icache.ReadReq_mshr_miss_latency::cpu15.inst     21957254                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_latency::total     21957254                       # number of ReadReq MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::cpu15.inst     21957254                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.demand_mshr_miss_latency::total     21957254                       # number of demand (read+write) MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::cpu15.inst     21957254                       # number of overall MSHR miss cycles
system.cpu15.icache.overall_mshr_miss_latency::total     21957254                       # number of overall MSHR miss cycles
system.cpu15.icache.ReadReq_mshr_miss_rate::cpu15.inst     0.075671                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.ReadReq_mshr_miss_rate::total     0.075671                       # mshr miss rate for ReadReq accesses
system.cpu15.icache.demand_mshr_miss_rate::cpu15.inst     0.075671                       # mshr miss rate for demand accesses
system.cpu15.icache.demand_mshr_miss_rate::total     0.075671                       # mshr miss rate for demand accesses
system.cpu15.icache.overall_mshr_miss_rate::cpu15.inst     0.075671                       # mshr miss rate for overall accesses
system.cpu15.icache.overall_mshr_miss_rate::total     0.075671                       # mshr miss rate for overall accesses
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::cpu15.inst 47219.901075                       # average ReadReq mshr miss latency
system.cpu15.icache.ReadReq_avg_mshr_miss_latency::total 47219.901075                       # average ReadReq mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::cpu15.inst 47219.901075                       # average overall mshr miss latency
system.cpu15.icache.demand_avg_mshr_miss_latency::total 47219.901075                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::cpu15.inst 47219.901075                       # average overall mshr miss latency
system.cpu15.icache.overall_avg_mshr_miss_latency::total 47219.901075                       # average overall mshr miss latency
system.cpu15.icache.no_allocate_misses              0                       # Number of misses that were no-allocate
system.l2.tags.replacements                      1522                       # number of replacements
system.l2.tags.tagsinuse                  4144.769545                       # Cycle average of tags in use
system.l2.tags.total_refs                       51177                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      9290                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      5.508827                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2327.396591                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.inst     1213.141632                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu00.data      450.695507                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.inst       58.504810                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu01.data        6.535060                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.inst        7.064666                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu02.data        6.203103                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.inst        1.770208                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu03.data        5.018817                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.inst        2.816842                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu04.data        4.378979                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.inst        3.812757                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu05.data        4.476941                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.inst        0.913124                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu06.data        5.187643                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.inst        0.182870                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu07.data        4.131479                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.inst        2.737018                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu08.data        3.653662                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.inst        0.726790                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu09.data        3.612766                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.inst        6.157503                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu10.data        3.356852                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.inst        2.204796                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu11.data        3.299262                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.inst        1.683753                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu12.data        4.214044                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.inst        0.545040                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu13.data        4.060994                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.inst        0.432084                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu14.data        2.737338                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.inst        0.543575                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu15.data        2.573040                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.142053                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.inst       0.074044                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu00.data       0.027508                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.inst       0.003571                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu01.data       0.000399                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.inst       0.000431                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu02.data       0.000379                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.inst       0.000108                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu03.data       0.000306                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.inst       0.000172                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu04.data       0.000267                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.inst       0.000233                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu05.data       0.000273                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.inst       0.000056                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu06.data       0.000317                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.inst       0.000011                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu07.data       0.000252                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.inst       0.000167                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu08.data       0.000223                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.inst       0.000044                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu09.data       0.000221                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.inst       0.000376                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu10.data       0.000205                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.inst       0.000135                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu11.data       0.000201                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.inst       0.000103                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu12.data       0.000257                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.inst       0.000033                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu13.data       0.000248                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.inst       0.000026                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu14.data       0.000167                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.inst       0.000033                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu15.data       0.000157                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.252977                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          7768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           82                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          814                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         5092                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1780                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.474121                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2347489                       # Number of tag accesses
system.l2.tags.data_accesses                  2347489                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        16188                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            16188                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         6705                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             6705                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu00.data              19                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu01.data               8                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu02.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu03.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu04.data               9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu05.data              10                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu06.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu07.data               2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu08.data               5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu09.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu10.data               3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu11.data               7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu12.data              11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu13.data               6                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu14.data               9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::cpu15.data               4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  114                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu00.data             5                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu01.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu04.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu05.data             3                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu06.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu07.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu08.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu09.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu10.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu11.data             4                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu12.data             2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::cpu14.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 28                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::cpu00.data             1977                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu01.data               81                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu02.data               89                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu03.data               94                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu04.data              109                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu05.data               93                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu06.data               89                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu07.data               61                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu08.data               58                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu09.data               59                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu10.data               65                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu11.data              117                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu12.data               84                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu13.data               58                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu14.data               93                       # number of ReadExReq hits
system.l2.ReadExReq_hits::cpu15.data               55                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3182                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu00.inst          5963                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu01.inst           687                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu02.inst           731                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu03.inst           799                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu04.inst           962                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu05.inst           853                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu06.inst           738                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu07.inst           395                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu08.inst           660                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu09.inst           504                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu10.inst           525                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu11.inst          1052                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu12.inst           902                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu13.inst           457                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu14.inst           957                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::cpu15.inst           428                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              16613                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu00.data         6900                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu01.data          508                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu02.data          387                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu03.data          429                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu04.data          804                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu05.data          491                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu06.data          437                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu07.data          197                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu08.data          304                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu09.data          228                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu10.data          294                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu11.data          645                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu12.data          572                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu13.data          173                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu14.data          559                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::cpu15.data          249                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             13177                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu00.inst                5963                       # number of demand (read+write) hits
system.l2.demand_hits::cpu00.data                8877                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.inst                 687                       # number of demand (read+write) hits
system.l2.demand_hits::cpu01.data                 589                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.inst                 731                       # number of demand (read+write) hits
system.l2.demand_hits::cpu02.data                 476                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.inst                 799                       # number of demand (read+write) hits
system.l2.demand_hits::cpu03.data                 523                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.inst                 962                       # number of demand (read+write) hits
system.l2.demand_hits::cpu04.data                 913                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.inst                 853                       # number of demand (read+write) hits
system.l2.demand_hits::cpu05.data                 584                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.inst                 738                       # number of demand (read+write) hits
system.l2.demand_hits::cpu06.data                 526                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.inst                 395                       # number of demand (read+write) hits
system.l2.demand_hits::cpu07.data                 258                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.inst                 660                       # number of demand (read+write) hits
system.l2.demand_hits::cpu08.data                 362                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.inst                 504                       # number of demand (read+write) hits
system.l2.demand_hits::cpu09.data                 287                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.inst                 525                       # number of demand (read+write) hits
system.l2.demand_hits::cpu10.data                 359                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.inst                1052                       # number of demand (read+write) hits
system.l2.demand_hits::cpu11.data                 762                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.inst                 902                       # number of demand (read+write) hits
system.l2.demand_hits::cpu12.data                 656                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.inst                 457                       # number of demand (read+write) hits
system.l2.demand_hits::cpu13.data                 231                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.inst                 957                       # number of demand (read+write) hits
system.l2.demand_hits::cpu14.data                 652                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.inst                 428                       # number of demand (read+write) hits
system.l2.demand_hits::cpu15.data                 304                       # number of demand (read+write) hits
system.l2.demand_hits::total                    32972                       # number of demand (read+write) hits
system.l2.overall_hits::cpu00.inst               5963                       # number of overall hits
system.l2.overall_hits::cpu00.data               8877                       # number of overall hits
system.l2.overall_hits::cpu01.inst                687                       # number of overall hits
system.l2.overall_hits::cpu01.data                589                       # number of overall hits
system.l2.overall_hits::cpu02.inst                731                       # number of overall hits
system.l2.overall_hits::cpu02.data                476                       # number of overall hits
system.l2.overall_hits::cpu03.inst                799                       # number of overall hits
system.l2.overall_hits::cpu03.data                523                       # number of overall hits
system.l2.overall_hits::cpu04.inst                962                       # number of overall hits
system.l2.overall_hits::cpu04.data                913                       # number of overall hits
system.l2.overall_hits::cpu05.inst                853                       # number of overall hits
system.l2.overall_hits::cpu05.data                584                       # number of overall hits
system.l2.overall_hits::cpu06.inst                738                       # number of overall hits
system.l2.overall_hits::cpu06.data                526                       # number of overall hits
system.l2.overall_hits::cpu07.inst                395                       # number of overall hits
system.l2.overall_hits::cpu07.data                258                       # number of overall hits
system.l2.overall_hits::cpu08.inst                660                       # number of overall hits
system.l2.overall_hits::cpu08.data                362                       # number of overall hits
system.l2.overall_hits::cpu09.inst                504                       # number of overall hits
system.l2.overall_hits::cpu09.data                287                       # number of overall hits
system.l2.overall_hits::cpu10.inst                525                       # number of overall hits
system.l2.overall_hits::cpu10.data                359                       # number of overall hits
system.l2.overall_hits::cpu11.inst               1052                       # number of overall hits
system.l2.overall_hits::cpu11.data                762                       # number of overall hits
system.l2.overall_hits::cpu12.inst                902                       # number of overall hits
system.l2.overall_hits::cpu12.data                656                       # number of overall hits
system.l2.overall_hits::cpu13.inst                457                       # number of overall hits
system.l2.overall_hits::cpu13.data                231                       # number of overall hits
system.l2.overall_hits::cpu14.inst                957                       # number of overall hits
system.l2.overall_hits::cpu14.data                652                       # number of overall hits
system.l2.overall_hits::cpu15.inst                428                       # number of overall hits
system.l2.overall_hits::cpu15.data                304                       # number of overall hits
system.l2.overall_hits::total                   32972                       # number of overall hits
system.l2.UpgradeReq_misses::cpu01.data            56                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu02.data            35                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu03.data           152                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu04.data            67                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu05.data            49                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu06.data            68                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu08.data           156                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu09.data             3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu10.data             7                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu11.data            53                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu12.data            45                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu14.data           201                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::cpu15.data             1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                893                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu00.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu01.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu02.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu03.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu04.data           11                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu05.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu06.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu08.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu09.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu10.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu11.data            6                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu12.data            8                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu14.data           12                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::cpu15.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               55                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::cpu00.data           5085                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu01.data             49                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu02.data             54                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu03.data             57                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu04.data             53                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu05.data             53                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu06.data             54                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu07.data             41                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu08.data             55                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu09.data             45                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu10.data             55                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu11.data             52                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu12.data             55                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu13.data             46                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu14.data             54                       # number of ReadExReq misses
system.l2.ReadExReq_misses::cpu15.data             41                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                5849                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu00.inst         1940                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu01.inst          248                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu02.inst          135                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu03.inst           60                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu04.inst           81                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu05.inst          126                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu06.inst           61                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu07.inst           40                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu08.inst           80                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu09.inst           48                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu10.inst          131                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu11.inst           77                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu12.inst           76                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu13.inst           62                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu14.inst           53                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::cpu15.inst           37                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3255                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu00.data          828                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu01.data           54                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu02.data           63                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu03.data           47                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu04.data           60                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu05.data           49                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu06.data           57                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu07.data           38                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu08.data           40                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu09.data           35                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu10.data           38                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu11.data           44                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu12.data           53                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu13.data           46                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu14.data           55                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::cpu15.data           28                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            1535                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu00.inst              1940                       # number of demand (read+write) misses
system.l2.demand_misses::cpu00.data              5913                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.inst               248                       # number of demand (read+write) misses
system.l2.demand_misses::cpu01.data               103                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.inst               135                       # number of demand (read+write) misses
system.l2.demand_misses::cpu02.data               117                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.inst                60                       # number of demand (read+write) misses
system.l2.demand_misses::cpu03.data               104                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.inst                81                       # number of demand (read+write) misses
system.l2.demand_misses::cpu04.data               113                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.inst               126                       # number of demand (read+write) misses
system.l2.demand_misses::cpu05.data               102                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.inst                61                       # number of demand (read+write) misses
system.l2.demand_misses::cpu06.data               111                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.inst                40                       # number of demand (read+write) misses
system.l2.demand_misses::cpu07.data                79                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.inst                80                       # number of demand (read+write) misses
system.l2.demand_misses::cpu08.data                95                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.inst                48                       # number of demand (read+write) misses
system.l2.demand_misses::cpu09.data                80                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.inst               131                       # number of demand (read+write) misses
system.l2.demand_misses::cpu10.data                93                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.inst                77                       # number of demand (read+write) misses
system.l2.demand_misses::cpu11.data                96                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.inst                76                       # number of demand (read+write) misses
system.l2.demand_misses::cpu12.data               108                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.inst                62                       # number of demand (read+write) misses
system.l2.demand_misses::cpu13.data                92                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.inst                53                       # number of demand (read+write) misses
system.l2.demand_misses::cpu14.data               109                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.inst                37                       # number of demand (read+write) misses
system.l2.demand_misses::cpu15.data                69                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10639                       # number of demand (read+write) misses
system.l2.overall_misses::cpu00.inst             1940                       # number of overall misses
system.l2.overall_misses::cpu00.data             5913                       # number of overall misses
system.l2.overall_misses::cpu01.inst              248                       # number of overall misses
system.l2.overall_misses::cpu01.data              103                       # number of overall misses
system.l2.overall_misses::cpu02.inst              135                       # number of overall misses
system.l2.overall_misses::cpu02.data              117                       # number of overall misses
system.l2.overall_misses::cpu03.inst               60                       # number of overall misses
system.l2.overall_misses::cpu03.data              104                       # number of overall misses
system.l2.overall_misses::cpu04.inst               81                       # number of overall misses
system.l2.overall_misses::cpu04.data              113                       # number of overall misses
system.l2.overall_misses::cpu05.inst              126                       # number of overall misses
system.l2.overall_misses::cpu05.data              102                       # number of overall misses
system.l2.overall_misses::cpu06.inst               61                       # number of overall misses
system.l2.overall_misses::cpu06.data              111                       # number of overall misses
system.l2.overall_misses::cpu07.inst               40                       # number of overall misses
system.l2.overall_misses::cpu07.data               79                       # number of overall misses
system.l2.overall_misses::cpu08.inst               80                       # number of overall misses
system.l2.overall_misses::cpu08.data               95                       # number of overall misses
system.l2.overall_misses::cpu09.inst               48                       # number of overall misses
system.l2.overall_misses::cpu09.data               80                       # number of overall misses
system.l2.overall_misses::cpu10.inst              131                       # number of overall misses
system.l2.overall_misses::cpu10.data               93                       # number of overall misses
system.l2.overall_misses::cpu11.inst               77                       # number of overall misses
system.l2.overall_misses::cpu11.data               96                       # number of overall misses
system.l2.overall_misses::cpu12.inst               76                       # number of overall misses
system.l2.overall_misses::cpu12.data              108                       # number of overall misses
system.l2.overall_misses::cpu13.inst               62                       # number of overall misses
system.l2.overall_misses::cpu13.data               92                       # number of overall misses
system.l2.overall_misses::cpu14.inst               53                       # number of overall misses
system.l2.overall_misses::cpu14.data              109                       # number of overall misses
system.l2.overall_misses::cpu15.inst               37                       # number of overall misses
system.l2.overall_misses::cpu15.data               69                       # number of overall misses
system.l2.overall_misses::total                 10639                       # number of overall misses
system.l2.UpgradeReq_miss_latency::cpu01.data        53314                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu02.data        35929                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu03.data        34770                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu04.data        49837                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu05.data        33611                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu06.data        17385                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu08.data        17385                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu10.data        18544                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu11.data        53314                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu12.data        54473                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu14.data        54473                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu15.data        16226                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       439261                       # number of UpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu01.data        17385                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu04.data        35929                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu10.data        17385                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu12.data        35929                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::cpu14.data        52155                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       158783                       # number of SCUpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu00.data   1113448982                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu01.data     10589783                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu02.data     11656063                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu03.data     12322488                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu04.data     10596737                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu05.data     10634984                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu06.data     11822460                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu07.data      8982837                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu08.data     11082358                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu09.data      9050631                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu10.data     11683879                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu11.data     11432376                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu12.data     11114810                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu13.data      9114376                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu14.data     11075404                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::cpu15.data      9028610                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    1273636778                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu00.inst    422771907                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu01.inst     51453805                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu02.inst     26647728                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu03.inst     10499381                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu04.inst     16097351                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu05.inst     24333205                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu06.inst     10801880                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu07.inst      6752334                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu08.inst     15257386                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu09.inst      9076129                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu10.inst     26286120                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu11.inst     14902422                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu12.inst     13863958                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu13.inst     10901554                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu14.inst      9098150                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu15.inst      6994565                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    675737875                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu00.data    181145905                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu01.data     11628247                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu02.data     13376019                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu03.data      9999032                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu04.data     13108290                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu05.data     10641938                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu06.data     12359576                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu07.data      8256716                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu08.data      8488516                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu09.data      7502207                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu10.data      8068958                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu11.data      9588350                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu12.data     11469464                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu13.data      9959287                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu14.data     11876273                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu15.data      6110248                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    333579026                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu00.inst    422771907                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu00.data   1294594887                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.inst     51453805                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu01.data     22218030                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.inst     26647728                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu02.data     25032082                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.inst     10499381                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu03.data     22321520                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.inst     16097351                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu04.data     23705027                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.inst     24333205                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu05.data     21276922                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.inst     10801880                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu06.data     24182036                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.inst      6752334                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu07.data     17239553                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.inst     15257386                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu08.data     19570874                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.inst      9076129                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu09.data     16552838                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.inst     26286120                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu10.data     19752837                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.inst     14902422                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu11.data     21020726                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.inst     13863958                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu12.data     22584274                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.inst     10901554                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu13.data     19073663                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.inst      9098150                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu14.data     22951677                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.inst      6994565                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu15.data     15138858                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2282953679                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu00.inst    422771907                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu00.data   1294594887                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.inst     51453805                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu01.data     22218030                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.inst     26647728                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu02.data     25032082                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.inst     10499381                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu03.data     22321520                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.inst     16097351                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu04.data     23705027                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.inst     24333205                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu05.data     21276922                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.inst     10801880                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu06.data     24182036                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.inst      6752334                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu07.data     17239553                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.inst     15257386                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu08.data     19570874                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.inst      9076129                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu09.data     16552838                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.inst     26286120                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu10.data     19752837                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.inst     14902422                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu11.data     21020726                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.inst     13863958                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu12.data     22584274                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.inst     10901554                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu13.data     19073663                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.inst      9098150                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu14.data     22951677                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.inst      6994565                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu15.data     15138858                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2282953679                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks        16188                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        16188                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         6705                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         6705                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu00.data           19                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu01.data           64                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu02.data           40                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu03.data          157                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu04.data           76                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu05.data           59                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu06.data           73                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu07.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu08.data          161                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu09.data            9                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu10.data           10                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu11.data           60                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu12.data           56                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu13.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu14.data          210                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu15.data            5                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1007                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu00.data            6                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu01.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu02.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu03.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu04.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu05.data            8                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu06.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu07.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu08.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu09.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu10.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu11.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu12.data           10                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu14.data           13                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::cpu15.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             83                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu00.data         7062                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu01.data          130                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu02.data          143                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu03.data          151                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu04.data          162                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu05.data          146                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu06.data          143                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu07.data          102                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu08.data          113                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu09.data          104                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu10.data          120                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu11.data          169                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu12.data          139                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu13.data          104                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu14.data          147                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu15.data           96                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9031                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu00.inst         7903                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu01.inst          935                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu02.inst          866                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu03.inst          859                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu04.inst         1043                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu05.inst          979                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu06.inst          799                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu07.inst          435                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu08.inst          740                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu09.inst          552                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu10.inst          656                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu11.inst         1129                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu12.inst          978                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu13.inst          519                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu14.inst         1010                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu15.inst          465                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          19868                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu00.data         7728                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu01.data          562                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu02.data          450                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu03.data          476                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu04.data          864                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu05.data          540                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu06.data          494                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu07.data          235                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu08.data          344                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu09.data          263                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu10.data          332                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu11.data          689                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu12.data          625                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu13.data          219                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu14.data          614                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu15.data          277                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         14712                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu00.inst            7903                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu00.data           14790                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.inst             935                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu01.data             692                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.inst             866                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu02.data             593                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.inst             859                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu03.data             627                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.inst            1043                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu04.data            1026                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.inst             979                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu05.data             686                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.inst             799                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu06.data             637                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.inst             435                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu07.data             337                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.inst             740                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu08.data             457                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.inst             552                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu09.data             367                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.inst             656                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu10.data             452                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.inst            1129                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu11.data             858                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.inst             978                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu12.data             764                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.inst             519                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu13.data             323                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.inst            1010                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu14.data             761                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.inst             465                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu15.data             373                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                43611                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu00.inst           7903                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu00.data          14790                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.inst            935                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu01.data            692                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.inst            866                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu02.data            593                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.inst            859                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu03.data            627                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.inst           1043                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu04.data           1026                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.inst            979                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu05.data            686                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.inst            799                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu06.data            637                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.inst            435                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu07.data            337                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.inst            740                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu08.data            457                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.inst            552                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu09.data            367                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.inst            656                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu10.data            452                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.inst           1129                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu11.data            858                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.inst            978                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu12.data            764                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.inst            519                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu13.data            323                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.inst           1010                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu14.data            761                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.inst            465                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu15.data            373                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               43611                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::cpu01.data     0.875000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu02.data     0.875000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu03.data     0.968153                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu04.data     0.881579                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu05.data     0.830508                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu06.data     0.931507                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu08.data     0.968944                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu09.data     0.333333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu10.data     0.700000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu11.data     0.883333                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu12.data     0.803571                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu14.data     0.957143                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::cpu15.data     0.200000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.886792                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu00.data     0.166667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu01.data     0.400000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu02.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu03.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu04.data     0.785714                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu05.data     0.625000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu06.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu08.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu09.data     0.333333                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu10.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu11.data     0.600000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu12.data     0.800000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu14.data     0.923077                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::cpu15.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.662651                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu00.data     0.720051                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu01.data     0.376923                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu02.data     0.377622                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu03.data     0.377483                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu04.data     0.327160                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu05.data     0.363014                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu06.data     0.377622                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu07.data     0.401961                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu08.data     0.486726                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu09.data     0.432692                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu10.data     0.458333                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu11.data     0.307692                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu12.data     0.395683                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu13.data     0.442308                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu14.data     0.367347                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::cpu15.data     0.427083                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.647658                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu00.inst     0.245476                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu01.inst     0.265241                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu02.inst     0.155889                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu03.inst     0.069849                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu04.inst     0.077661                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu05.inst     0.128703                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu06.inst     0.076345                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu07.inst     0.091954                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu08.inst     0.108108                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu09.inst     0.086957                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu10.inst     0.199695                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu11.inst     0.068202                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu12.inst     0.077710                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu13.inst     0.119461                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu14.inst     0.052475                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::cpu15.inst     0.079570                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.163831                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu00.data     0.107143                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu01.data     0.096085                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu02.data     0.140000                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu03.data     0.098739                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu04.data     0.069444                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu05.data     0.090741                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu06.data     0.115385                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu07.data     0.161702                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu08.data     0.116279                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu09.data     0.133080                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu10.data     0.114458                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu11.data     0.063861                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu12.data     0.084800                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu13.data     0.210046                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu14.data     0.089577                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::cpu15.data     0.101083                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.104337                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu00.inst       0.245476                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu00.data       0.399797                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.inst       0.265241                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu01.data       0.148844                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.inst       0.155889                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu02.data       0.197302                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.inst       0.069849                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu03.data       0.165869                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.inst       0.077661                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu04.data       0.110136                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.inst       0.128703                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu05.data       0.148688                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.inst       0.076345                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu06.data       0.174254                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.inst       0.091954                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu07.data       0.234421                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.inst       0.108108                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu08.data       0.207877                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.inst       0.086957                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu09.data       0.217984                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.inst       0.199695                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu10.data       0.205752                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.inst       0.068202                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu11.data       0.111888                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.inst       0.077710                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu12.data       0.141361                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.inst       0.119461                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu13.data       0.284830                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.inst       0.052475                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu14.data       0.143233                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.inst       0.079570                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu15.data       0.184987                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.243952                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu00.inst      0.245476                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu00.data      0.399797                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.inst      0.265241                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu01.data      0.148844                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.inst      0.155889                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu02.data      0.197302                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.inst      0.069849                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu03.data      0.165869                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.inst      0.077661                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu04.data      0.110136                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.inst      0.128703                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu05.data      0.148688                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.inst      0.076345                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu06.data      0.174254                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.inst      0.091954                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu07.data      0.234421                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.inst      0.108108                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu08.data      0.207877                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.inst      0.086957                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu09.data      0.217984                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.inst      0.199695                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu10.data      0.205752                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.inst      0.068202                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu11.data      0.111888                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.inst      0.077710                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu12.data      0.141361                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.inst      0.119461                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu13.data      0.284830                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.inst      0.052475                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu14.data      0.143233                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.inst      0.079570                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu15.data      0.184987                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.243952                       # miss rate for overall accesses
system.l2.UpgradeReq_avg_miss_latency::cpu01.data   952.035714                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu02.data  1026.542857                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu03.data   228.750000                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu04.data   743.835821                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu05.data   685.938776                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu06.data   255.661765                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu08.data   111.442308                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu10.data  2649.142857                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu11.data  1005.924528                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu12.data  1210.511111                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu14.data   271.009950                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu15.data        16226                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total   491.893617                       # average UpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu01.data  8692.500000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu04.data  3266.272727                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu10.data  8692.500000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu12.data  4491.125000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::cpu14.data  4346.250000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2886.963636                       # average SCUpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu00.data 218967.351426                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu01.data 216118.020408                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu02.data 215853.018519                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu03.data       216184                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu04.data 199938.433962                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu05.data 200660.075472                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu06.data 218934.444444                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu07.data 219093.585366                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu08.data 201497.418182                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu09.data 201125.133333                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu10.data 212434.163636                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu11.data 219853.384615                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu12.data 202087.454545                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu13.data 198138.608696                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu14.data 205100.074074                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu15.data       220210                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 217752.911267                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu00.inst 217923.663402                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu01.inst 207475.020161                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu02.inst 197390.577778                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu03.inst 174989.683333                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu04.inst 198732.728395                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu05.inst 193120.674603                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu06.inst       177080                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu07.inst 168808.350000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu08.inst 190717.325000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu09.inst 189086.020833                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu10.inst 200657.404580                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu11.inst 193537.948052                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu12.inst 182420.500000                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu13.inst 175831.516129                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu14.inst 171663.207547                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu15.inst 189042.297297                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 207599.961598                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu00.data 218775.247585                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu01.data 215337.907407                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu02.data 212317.761905                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu03.data 212745.361702                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu04.data 218471.500000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu05.data 217182.408163                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu06.data 216834.666667                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu07.data       217282                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu08.data 212212.900000                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu09.data 214348.771429                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu10.data       212341                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu11.data 217917.045455                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu12.data 216404.981132                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu13.data 216506.239130                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu14.data 215932.236364                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu15.data 218223.142857                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 217315.326384                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu00.inst 217923.663402                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu00.data 218940.451040                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.inst 207475.020161                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu01.data 215709.029126                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.inst 197390.577778                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu02.data 213949.418803                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.inst 174989.683333                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu03.data       214630                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.inst 198732.728395                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu04.data       209779                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.inst 193120.674603                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu05.data 208597.274510                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.inst       177080                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu06.data 217856.180180                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.inst 168808.350000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu07.data 218222.189873                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.inst 190717.325000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu08.data 206009.200000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.inst 189086.020833                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu09.data 206910.475000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.inst 200657.404580                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu10.data 212396.096774                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.inst 193537.948052                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu11.data 218965.895833                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.inst 182420.500000                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu12.data 209113.648148                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.inst 175831.516129                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu13.data 207322.423913                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.inst 171663.207547                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu14.data 210565.844037                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.inst 189042.297297                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu15.data 219403.739130                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 214583.483316                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.inst 217923.663402                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu00.data 218940.451040                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.inst 207475.020161                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu01.data 215709.029126                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.inst 197390.577778                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu02.data 213949.418803                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.inst 174989.683333                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu03.data       214630                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.inst 198732.728395                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu04.data       209779                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.inst 193120.674603                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu05.data 208597.274510                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.inst       177080                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu06.data 217856.180180                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.inst 168808.350000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu07.data 218222.189873                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.inst 190717.325000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu08.data 206009.200000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.inst 189086.020833                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu09.data 206910.475000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.inst 200657.404580                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu10.data 212396.096774                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.inst 193537.948052                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu11.data 218965.895833                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.inst 182420.500000                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu12.data 209113.648148                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.inst 175831.516129                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu13.data 207322.423913                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.inst 171663.207547                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu14.data 210565.844037                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.inst 189042.297297                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu15.data 219403.739130                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 214583.483316                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                 23                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets             6269                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         4                       # number of cycles access was blocked
system.l2.blocked::no_targets                      49                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs       5.750000                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets   127.938776                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1160                       # number of writebacks
system.l2.writebacks::total                      1160                       # number of writebacks
system.l2.ReadCleanReq_mshr_hits::cpu00.inst           28                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu01.inst           69                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu02.inst           83                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu03.inst           43                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu04.inst           52                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu05.inst           88                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu06.inst           53                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu07.inst           38                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu08.inst           55                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu09.inst           38                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu10.inst           74                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu11.inst           53                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu12.inst           58                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu13.inst           56                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu14.inst           47                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::cpu15.inst           30                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           865                       # number of ReadCleanReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu00.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu01.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu02.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu03.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu04.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu05.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu06.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu07.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu08.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu09.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu10.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu11.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu12.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu13.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::cpu14.data            4                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total           61                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::cpu00.inst             28                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu00.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.inst             69                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu01.data              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.inst             83                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu02.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.inst             43                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu03.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.inst             52                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu04.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.inst             88                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu05.data              6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.inst             53                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu06.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.inst             38                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu07.data              2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.inst             55                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu08.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.inst             38                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu09.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.inst             74                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu10.data              5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.inst             53                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu11.data              3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.inst             58                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu12.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.inst             56                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu13.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.inst             47                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu14.data              4                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::cpu15.inst             30                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                 926                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu00.inst            28                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu00.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.inst            69                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu01.data             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.inst            83                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu02.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.inst            43                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu03.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.inst            52                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu04.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.inst            88                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu05.data             6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.inst            53                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu06.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.inst            38                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu07.data             2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.inst            55                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu08.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.inst            38                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu09.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.inst            74                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu10.data             5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.inst            53                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu11.data             3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.inst            58                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu12.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.inst            56                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu13.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.inst            47                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu14.data             4                       # number of overall MSHR hits
system.l2.overall_mshr_hits::cpu15.inst            30                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                926                       # number of overall MSHR hits
system.l2.CleanEvict_mshr_misses::writebacks            1                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total             1                       # number of CleanEvict MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu01.data           56                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu02.data           35                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu03.data          152                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu04.data           67                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu05.data           49                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu06.data           68                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu08.data          156                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu09.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu10.data            7                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu11.data           53                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu12.data           45                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu14.data          201                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu15.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           893                       # number of UpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu00.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu01.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu02.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu03.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu04.data           11                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu05.data            5                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu06.data            3                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu08.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu09.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu10.data            2                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu11.data            6                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu12.data            8                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu14.data           12                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::cpu15.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           55                       # number of SCUpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu00.data         5085                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu01.data           49                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu02.data           54                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu03.data           57                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu04.data           53                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu05.data           53                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu06.data           54                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu07.data           41                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu08.data           55                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu09.data           45                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu10.data           55                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu11.data           52                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu12.data           55                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu13.data           46                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu14.data           54                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu15.data           41                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           5849                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu00.inst         1912                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu01.inst          179                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu02.inst           52                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu03.inst           17                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu04.inst           29                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu05.inst           38                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu06.inst            8                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu07.inst            2                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu08.inst           25                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu09.inst           10                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu10.inst           57                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu11.inst           24                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu12.inst           18                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu13.inst            6                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu14.inst            6                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu15.inst            7                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2390                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu00.data          825                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu01.data           48                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu02.data           58                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu03.data           45                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu04.data           57                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu05.data           43                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu06.data           52                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu07.data           36                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu08.data           35                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu09.data           31                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu10.data           33                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu11.data           41                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu12.data           49                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu13.data           42                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu14.data           51                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu15.data           28                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         1474                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu00.inst         1912                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu00.data         5910                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.inst          179                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu01.data           97                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.inst           52                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu02.data          112                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.inst           17                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu03.data          102                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.inst           29                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu04.data          110                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.inst           38                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu05.data           96                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.inst            8                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu06.data          106                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.inst            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu07.data           77                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.inst           25                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu08.data           90                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.inst           10                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu09.data           76                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.inst           57                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu10.data           88                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.inst           24                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu11.data           93                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.inst           18                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu12.data          104                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.inst            6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu13.data           88                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.inst            6                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu14.data          105                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.inst            7                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu15.data           69                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              9713                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu00.inst         1912                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu00.data         5910                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.inst          179                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu01.data           97                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.inst           52                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu02.data          112                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.inst           17                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu03.data          102                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.inst           29                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu04.data          110                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.inst           38                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu05.data           96                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.inst            8                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu06.data          106                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.inst            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu07.data           77                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.inst           25                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu08.data           90                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.inst           10                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu09.data           76                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.inst           57                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu10.data           88                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.inst           24                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu11.data           93                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.inst           18                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu12.data          104                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.inst            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu13.data           88                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.inst            6                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu14.data          105                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.inst            7                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu15.data           69                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             9713                       # number of overall MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::cpu01.data       772030                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu02.data       495129                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu03.data      2129411                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu04.data       915946                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu05.data       683527                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu06.data       925238                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu08.data      2174434                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu09.data        41961                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu10.data        98180                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu11.data       727915                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu12.data       626924                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu14.data      2796549                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu15.data        11716                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     12398960                       # number of UpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu00.data        13407                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu01.data        26478                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu02.data        14761                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu03.data        15177                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu04.data       152339                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu05.data        71564                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu06.data        39569                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu08.data        12502                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu09.data        14135                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu10.data        26460                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu11.data        82027                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu12.data       112540                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu14.data       162316                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::cpu15.data        14119                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       757394                       # number of SCUpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu00.data   1092902047                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu01.data     10393367                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu02.data     11439266                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu03.data     12095333                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu04.data     10382321                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu05.data     10421235                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu06.data     11605992                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu07.data      8812989                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu08.data     10865139                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu09.data      8870176                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu10.data     11463550                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu11.data     11226324                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu12.data     10893259                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu13.data      8929976                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu14.data     10858149                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu15.data      8862684                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1250021807                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu00.inst    409976193                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu01.inst     38377340                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu02.inst     11168501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu03.inst      3648407                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu04.inst      6247952                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu05.inst      8153250                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu06.inst      1716754                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu07.inst       427995                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu08.inst      5406206                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu09.inst      2145542                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu10.inst     12247655                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu11.inst      5152879                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu12.inst      3863590                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu13.inst      1285433                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu14.inst      1284352                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu15.inst      1499967                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    512602016                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu00.data    177289406                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu01.data     10317342                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu02.data     12452335                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu03.data      9669074                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu04.data     12263278                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu05.data      9214924                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu06.data     11162495                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu07.data      7736713                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu08.data      7511251                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu09.data      6677383                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu10.data      7083912                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu11.data      8816580                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu12.data     10506405                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu13.data      9058081                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu14.data     10958857                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu15.data      5997554                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    316715590                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.inst    409976193                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu00.data   1270191453                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.inst     38377340                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu01.data     20710709                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.inst     11168501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu02.data     23891601                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.inst      3648407                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu03.data     21764407                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.inst      6247952                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu04.data     22645599                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.inst      8153250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu05.data     19636159                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.inst      1716754                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu06.data     22768487                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.inst       427995                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu07.data     16549702                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.inst      5406206                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu08.data     18376390                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.inst      2145542                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu09.data     15547559                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.inst     12247655                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu10.data     18547462                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.inst      5152879                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu11.data     20042904                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.inst      3863590                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu12.data     21399664                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.inst      1285433                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu13.data     17988057                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.inst      1284352                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu14.data     21817006                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.inst      1499967                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu15.data     14860238                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2079339413                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.inst    409976193                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu00.data   1270191453                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.inst     38377340                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu01.data     20710709                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.inst     11168501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu02.data     23891601                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.inst      3648407                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu03.data     21764407                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.inst      6247952                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu04.data     22645599                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.inst      8153250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu05.data     19636159                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.inst      1716754                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu06.data     22768487                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.inst       427995                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu07.data     16549702                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.inst      5406206                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu08.data     18376390                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.inst      2145542                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu09.data     15547559                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.inst     12247655                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu10.data     18547462                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.inst      5152879                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu11.data     20042904                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.inst      3863590                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu12.data     21399664                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.inst      1285433                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu13.data     17988057                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.inst      1284352                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu14.data     21817006                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.inst      1499967                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu15.data     14860238                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2079339413                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu01.data     0.875000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu02.data     0.875000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu03.data     0.968153                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu04.data     0.881579                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu05.data     0.830508                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu06.data     0.931507                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu08.data     0.968944                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu09.data     0.333333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu10.data     0.700000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu11.data     0.883333                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu12.data     0.803571                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu14.data     0.957143                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu15.data     0.200000                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.886792                       # mshr miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu00.data     0.166667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu01.data     0.400000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu02.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu03.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu04.data     0.785714                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu05.data     0.625000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu06.data     0.750000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu08.data     0.500000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu09.data     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu10.data     0.666667                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu11.data     0.600000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu12.data     0.800000                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu14.data     0.923077                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::cpu15.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.662651                       # mshr miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu00.data     0.720051                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu01.data     0.376923                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu02.data     0.377622                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu03.data     0.377483                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu04.data     0.327160                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu05.data     0.363014                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu06.data     0.377622                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu07.data     0.401961                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu08.data     0.486726                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu09.data     0.432692                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu10.data     0.458333                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu11.data     0.307692                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu12.data     0.395683                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu13.data     0.442308                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu14.data     0.367347                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu15.data     0.427083                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.647658                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu00.inst     0.241933                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu01.inst     0.191444                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu02.inst     0.060046                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu03.inst     0.019790                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu04.inst     0.027804                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu05.inst     0.038815                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu06.inst     0.010013                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu07.inst     0.004598                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu08.inst     0.033784                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu09.inst     0.018116                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu10.inst     0.086890                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu11.inst     0.021258                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu12.inst     0.018405                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu13.inst     0.011561                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu14.inst     0.005941                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu15.inst     0.015054                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.120294                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu00.data     0.106755                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu01.data     0.085409                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu02.data     0.128889                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu03.data     0.094538                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu04.data     0.065972                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu05.data     0.079630                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu06.data     0.105263                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu07.data     0.153191                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu08.data     0.101744                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu09.data     0.117871                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu10.data     0.099398                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu11.data     0.059507                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu12.data     0.078400                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu13.data     0.191781                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu14.data     0.083062                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu15.data     0.101083                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.100190                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu00.inst     0.241933                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu00.data     0.399594                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.inst     0.191444                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu01.data     0.140173                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.inst     0.060046                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu02.data     0.188870                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.inst     0.019790                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu03.data     0.162679                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.inst     0.027804                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu04.data     0.107212                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.inst     0.038815                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu05.data     0.139942                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.inst     0.010013                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu06.data     0.166405                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.inst     0.004598                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu07.data     0.228487                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.inst     0.033784                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu08.data     0.196937                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.inst     0.018116                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu09.data     0.207084                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.inst     0.086890                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu10.data     0.194690                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.inst     0.021258                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu11.data     0.108392                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.inst     0.018405                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu12.data     0.136126                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.inst     0.011561                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu13.data     0.272446                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.inst     0.005941                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu14.data     0.137976                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.inst     0.015054                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu15.data     0.184987                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.222719                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu00.inst     0.241933                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu00.data     0.399594                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.inst     0.191444                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu01.data     0.140173                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.inst     0.060046                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu02.data     0.188870                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.inst     0.019790                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu03.data     0.162679                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.inst     0.027804                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu04.data     0.107212                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.inst     0.038815                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu05.data     0.139942                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.inst     0.010013                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu06.data     0.166405                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.inst     0.004598                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu07.data     0.228487                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.inst     0.033784                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu08.data     0.196937                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.inst     0.018116                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu09.data     0.207084                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.inst     0.086890                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu10.data     0.194690                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.inst     0.021258                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu11.data     0.108392                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.inst     0.018405                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu12.data     0.136126                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.inst     0.011561                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu13.data     0.272446                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.inst     0.005941                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu14.data     0.137976                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.inst     0.015054                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu15.data     0.184987                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.222719                       # mshr miss rate for overall accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu01.data 13786.250000                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu02.data 14146.542857                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu03.data 14009.282895                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu04.data 13670.835821                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu05.data 13949.530612                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu06.data 13606.441176                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu08.data 13938.679487                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu09.data        13987                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu10.data 14025.714286                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu11.data 13734.245283                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu12.data 13931.644444                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu14.data 13913.179104                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu15.data        11716                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 13884.613662                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu00.data        13407                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu01.data        13239                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu02.data        14761                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu03.data        15177                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu04.data        13849                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu05.data 14312.800000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu06.data 13189.666667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu08.data        12502                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu09.data        14135                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu10.data        13230                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu11.data 13671.166667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu12.data 14067.500000                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu14.data 13526.333333                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::cpu15.data        14119                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 13770.800000                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu00.data 214926.656244                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu01.data 212109.530612                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu02.data 211838.259259                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu03.data 212198.824561                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu04.data 195892.849057                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu05.data 196627.075472                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu06.data 214925.777778                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu07.data 214950.951220                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu08.data 197547.981818                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu09.data 197115.022222                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu10.data 208428.181818                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu11.data 215890.846154                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu12.data 198059.254545                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu13.data 194129.913043                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu14.data 201076.833333                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu15.data 216163.024390                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 213715.473927                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu00.inst 214422.695084                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu01.inst 214398.547486                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu02.inst 214778.865385                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu03.inst 214612.176471                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu04.inst 215446.620690                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu05.inst 214559.210526                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu06.inst 214594.250000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu07.inst 213997.500000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu08.inst 216248.240000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu09.inst 214554.200000                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu10.inst 214871.140351                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu11.inst 214703.291667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu12.inst 214643.888889                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu13.inst 214238.833333                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu14.inst 214058.666667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu15.inst       214281                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 214477.830962                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu00.data 214896.249697                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu01.data 214944.625000                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu02.data 214695.431034                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu03.data 214868.311111                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu04.data 215145.228070                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu05.data 214300.558140                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu06.data 214663.365385                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu07.data 214908.694444                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu08.data 214607.171429                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu09.data 215399.451613                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu10.data       214664                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu11.data 215038.536585                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu12.data 214416.428571                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu13.data 215668.595238                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu14.data 214879.549020                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu15.data 214198.357143                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 214868.107191                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.inst 214422.695084                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu00.data 214922.411675                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.inst 214398.547486                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu01.data 213512.463918                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.inst 214778.865385                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu02.data 213317.866071                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.inst 214612.176471                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu03.data 213376.539216                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.inst 215446.620690                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu04.data 205869.081818                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.inst 214559.210526                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu05.data 204543.322917                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.inst 214594.250000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu06.data 214797.047170                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.inst 213997.500000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu07.data 214931.194805                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.inst 216248.240000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu08.data 204182.111111                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.inst 214554.200000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu09.data 204573.144737                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.inst 214871.140351                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu10.data 210766.613636                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.inst 214703.291667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu11.data 215515.096774                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.inst 214643.888889                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu12.data       205766                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.inst 214238.833333                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu13.data 204409.738636                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.inst 214058.666667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu14.data 207781.009524                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.inst       214281                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu15.data 215365.768116                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 214077.979306                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.inst 214422.695084                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu00.data 214922.411675                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.inst 214398.547486                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu01.data 213512.463918                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.inst 214778.865385                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu02.data 213317.866071                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.inst 214612.176471                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu03.data 213376.539216                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.inst 215446.620690                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu04.data 205869.081818                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.inst 214559.210526                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu05.data 204543.322917                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.inst 214594.250000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu06.data 214797.047170                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.inst 213997.500000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu07.data 214931.194805                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.inst 216248.240000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu08.data 204182.111111                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.inst 214554.200000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu09.data 204573.144737                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.inst 214871.140351                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu10.data 210766.613636                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.inst 214703.291667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu11.data 215515.096774                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.inst 214643.888889                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu12.data       205766                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.inst 214238.833333                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu13.data 204409.738636                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.inst 214058.666667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu14.data 207781.009524                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.inst       214281                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu15.data 215365.768116                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 214077.979306                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp               3864                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1160                       # Transaction distribution
system.membus.trans_dist::CleanEvict              243                       # Transaction distribution
system.membus.trans_dist::UpgradeReq             1556                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            427                       # Transaction distribution
system.membus.trans_dist::ReadExReq              5874                       # Transaction distribution
system.membus.trans_dist::ReadExResp             5811                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3864                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        22799                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  22799                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       693440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  693440                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                             1060                       # Total snoops (count)
system.membus.snoop_fanout::samples             15181                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   15181    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               15181                       # Request fanout histogram
system.membus.reqLayer0.occupancy            24835841                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy           48375000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.8                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests        88809                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        32621                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests        26924                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops            120                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops          104                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           16                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp             39626                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        17348                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        12557                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            9307                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1632                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           455                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           2087                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq           20                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp           20                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9335                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9335                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         19868                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        19758                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu00.icache.mem_side::system.l2.cpu_side        23197                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu00.dcache.mem_side::system.l2.cpu_side        44916                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.icache.mem_side::system.l2.cpu_side         2329                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu01.dcache.mem_side::system.l2.cpu_side         2735                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.icache.mem_side::system.l2.cpu_side         2123                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu02.dcache.mem_side::system.l2.cpu_side         2415                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.icache.mem_side::system.l2.cpu_side         2106                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu03.dcache.mem_side::system.l2.cpu_side         2823                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.icache.mem_side::system.l2.cpu_side         2663                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu04.dcache.mem_side::system.l2.cpu_side         3987                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.icache.mem_side::system.l2.cpu_side         2459                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu05.dcache.mem_side::system.l2.cpu_side         2869                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.icache.mem_side::system.l2.cpu_side         1940                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu06.dcache.mem_side::system.l2.cpu_side         2747                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.icache.mem_side::system.l2.cpu_side          925                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu07.dcache.mem_side::system.l2.cpu_side         1229                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.icache.mem_side::system.l2.cpu_side         1757                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu08.dcache.mem_side::system.l2.cpu_side         1970                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.icache.mem_side::system.l2.cpu_side         1225                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu09.dcache.mem_side::system.l2.cpu_side         1312                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.icache.mem_side::system.l2.cpu_side         1517                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu10.dcache.mem_side::system.l2.cpu_side         1633                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.icache.mem_side::system.l2.cpu_side         2891                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu11.dcache.mem_side::system.l2.cpu_side         3618                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.icache.mem_side::system.l2.cpu_side         2456                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu12.dcache.mem_side::system.l2.cpu_side         2967                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.icache.mem_side::system.l2.cpu_side         1149                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu13.dcache.mem_side::system.l2.cpu_side         1238                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.icache.mem_side::system.l2.cpu_side         2551                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu14.dcache.mem_side::system.l2.cpu_side         3425                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.icache.mem_side::system.l2.cpu_side         1005                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu15.dcache.mem_side::system.l2.cpu_side         1282                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                133459                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.icache.mem_side::system.l2.cpu_side       978816                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu00.dcache.mem_side::system.l2.cpu_side      1635136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.icache.mem_side::system.l2.cpu_side        89216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu01.dcache.mem_side::system.l2.cpu_side        69888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.icache.mem_side::system.l2.cpu_side        80448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu02.dcache.mem_side::system.l2.cpu_side        59840                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.icache.mem_side::system.l2.cpu_side        79808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu03.dcache.mem_side::system.l2.cpu_side        64896                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.icache.mem_side::system.l2.cpu_side       103680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu04.dcache.mem_side::system.l2.cpu_side       110336                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.icache.mem_side::system.l2.cpu_side        94720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu05.dcache.mem_side::system.l2.cpu_side        68352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.icache.mem_side::system.l2.cpu_side        73024                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu06.dcache.mem_side::system.l2.cpu_side        63936                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.icache.mem_side::system.l2.cpu_side        31360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu07.dcache.mem_side::system.l2.cpu_side        34304                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.icache.mem_side::system.l2.cpu_side        65088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu08.dcache.mem_side::system.l2.cpu_side        46528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.icache.mem_side::system.l2.cpu_side        43072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu09.dcache.mem_side::system.l2.cpu_side        37184                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.icache.mem_side::system.l2.cpu_side        55104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu10.dcache.mem_side::system.l2.cpu_side        47360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.icache.mem_side::system.l2.cpu_side       112768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu11.dcache.mem_side::system.l2.cpu_side        90624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.icache.mem_side::system.l2.cpu_side        94592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu12.dcache.mem_side::system.l2.cpu_side        77440                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.icache.mem_side::system.l2.cpu_side        40320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu13.dcache.mem_side::system.l2.cpu_side        31680                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.icache.mem_side::system.l2.cpu_side        98624                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu14.dcache.mem_side::system.l2.cpu_side        77696                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.icache.mem_side::system.l2.cpu_side        34560                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu15.dcache.mem_side::system.l2.cpu_side        40384                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                4630784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            7889                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            52630                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            2.125385                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           3.748054                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  30759     58.44%     58.44% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   7079     13.45%     71.89% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   2178      4.14%     76.03% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   1419      2.70%     78.73% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   1285      2.44%     81.17% # Request fanout histogram
system.tol2bus.snoop_fanout::5                   1219      2.32%     83.49% # Request fanout histogram
system.tol2bus.snoop_fanout::6                   1234      2.34%     85.83% # Request fanout histogram
system.tol2bus.snoop_fanout::7                   1171      2.22%     88.06% # Request fanout histogram
system.tol2bus.snoop_fanout::8                   1057      2.01%     90.06% # Request fanout histogram
system.tol2bus.snoop_fanout::9                    922      1.75%     91.82% # Request fanout histogram
system.tol2bus.snoop_fanout::10                   863      1.64%     93.46% # Request fanout histogram
system.tol2bus.snoop_fanout::11                   802      1.52%     94.98% # Request fanout histogram
system.tol2bus.snoop_fanout::12                   790      1.50%     96.48% # Request fanout histogram
system.tol2bus.snoop_fanout::13                   725      1.38%     97.86% # Request fanout histogram
system.tol2bus.snoop_fanout::14                   687      1.31%     99.16% # Request fanout histogram
system.tol2bus.snoop_fanout::15                   438      0.83%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::16                     2      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::17                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::18                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::19                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::20                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::21                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::22                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::23                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::24                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::25                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::26                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::27                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::28                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::29                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::30                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::31                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::32                     0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value             16                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              52630                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          169653285                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          27818611                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             2.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          52902846                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.1                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy           3349201                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy           3961350                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy           3125520                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy           3503941                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer6.occupancy           3048469                       # Layer occupancy (ticks)
system.tol2bus.respLayer6.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer7.occupancy           4197749                       # Layer occupancy (ticks)
system.tol2bus.respLayer7.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer8.occupancy           3706455                       # Layer occupancy (ticks)
system.tol2bus.respLayer8.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer9.occupancy           5703924                       # Layer occupancy (ticks)
system.tol2bus.respLayer9.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer10.occupancy          3528918                       # Layer occupancy (ticks)
system.tol2bus.respLayer10.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer11.occupancy          4251114                       # Layer occupancy (ticks)
system.tol2bus.respLayer11.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer12.occupancy          2853294                       # Layer occupancy (ticks)
system.tol2bus.respLayer12.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer13.occupancy          4233456                       # Layer occupancy (ticks)
system.tol2bus.respLayer13.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer14.occupancy          1565598                       # Layer occupancy (ticks)
system.tol2bus.respLayer14.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer15.occupancy          1733617                       # Layer occupancy (ticks)
system.tol2bus.respLayer15.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer16.occupancy          2649165                       # Layer occupancy (ticks)
system.tol2bus.respLayer16.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer17.occupancy          2596045                       # Layer occupancy (ticks)
system.tol2bus.respLayer17.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer18.occupancy          1991027                       # Layer occupancy (ticks)
system.tol2bus.respLayer18.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer19.occupancy          1830052                       # Layer occupancy (ticks)
system.tol2bus.respLayer19.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer20.occupancy          2398786                       # Layer occupancy (ticks)
system.tol2bus.respLayer20.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer21.occupancy          2300514                       # Layer occupancy (ticks)
system.tol2bus.respLayer21.utilization            0.2                       # Layer utilization (%)
system.tol2bus.respLayer22.occupancy          4002738                       # Layer occupancy (ticks)
system.tol2bus.respLayer22.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer23.occupancy          5308489                       # Layer occupancy (ticks)
system.tol2bus.respLayer23.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer24.occupancy          3483318                       # Layer occupancy (ticks)
system.tol2bus.respLayer24.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer25.occupancy          4303168                       # Layer occupancy (ticks)
system.tol2bus.respLayer25.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer26.occupancy          1877011                       # Layer occupancy (ticks)
system.tol2bus.respLayer26.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer27.occupancy          1782486                       # Layer occupancy (ticks)
system.tol2bus.respLayer27.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer28.occupancy          3584285                       # Layer occupancy (ticks)
system.tol2bus.respLayer28.utilization            0.3                       # Layer utilization (%)
system.tol2bus.respLayer29.occupancy          5019496                       # Layer occupancy (ticks)
system.tol2bus.respLayer29.utilization            0.4                       # Layer utilization (%)
system.tol2bus.respLayer30.occupancy          1658879                       # Layer occupancy (ticks)
system.tol2bus.respLayer30.utilization            0.1                       # Layer utilization (%)
system.tol2bus.respLayer31.occupancy          1737148                       # Layer occupancy (ticks)
system.tol2bus.respLayer31.utilization            0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
