--------------------------------------------------------------------------------
Release 13.3 Trace  (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

E:\Xilinx\13.3\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml VGAController.twx VGAController.ncd -o VGAController.twr
VGAController.pcf

Design file:              VGAController.ncd
Physical constraint file: VGAController.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2011-10-03)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
clr         |    1.834(R)|   -0.145(R)|clk_IBUF          |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
hcount<0>   |    7.469(R)|clk_IBUF          |   0.000|
hcount<1>   |    7.168(R)|clk_IBUF          |   0.000|
hcount<2>   |    7.645(R)|clk_IBUF          |   0.000|
hcount<3>   |    7.293(R)|clk_IBUF          |   0.000|
hcount<4>   |    7.025(R)|clk_IBUF          |   0.000|
hcount<5>   |    7.233(R)|clk_IBUF          |   0.000|
hcount<6>   |    7.413(R)|clk_IBUF          |   0.000|
hcount<7>   |    7.112(R)|clk_IBUF          |   0.000|
hcount<8>   |    7.022(R)|clk_IBUF          |   0.000|
hcount<9>   |    7.117(R)|clk_IBUF          |   0.000|
hsync       |    7.304(R)|clk_IBUF          |   0.000|
vcount<0>   |    7.318(R)|clk_IBUF          |   0.000|
vcount<1>   |    7.385(R)|clk_IBUF          |   0.000|
vcount<2>   |    7.186(R)|clk_IBUF          |   0.000|
vcount<3>   |    7.357(R)|clk_IBUF          |   0.000|
vcount<4>   |    7.421(R)|clk_IBUF          |   0.000|
vcount<5>   |    7.186(R)|clk_IBUF          |   0.000|
vcount<6>   |    7.500(R)|clk_IBUF          |   0.000|
vcount<7>   |    7.356(R)|clk_IBUF          |   0.000|
vcount<8>   |    7.158(R)|clk_IBUF          |   0.000|
vcount<9>   |    7.423(R)|clk_IBUF          |   0.000|
vsync       |    7.522(R)|clk_IBUF          |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.607|    2.977|         |         |
---------------+---------+---------+---------+---------+


Analysis completed Sun Nov 09 19:55:02 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 163 MB



