		self.dev_pins = {'fgota_in':2,'ota_buf_in':1,'ota_in':2, 'cap_in':1, 'nfet_in':2, 'pfet_in':2,'tgate_in':2,'mux4_1_in':8, 'nmirror_in':1,'ladder_blk_in':2, 'c4_blk_in':2,'Nagating_blk_in':2,'speech_in':3,'gnd_out_in':2,'vdd_out_in':2,'in2in_x1_in':3,'in2in_x6_in':13,'volt_div_in':2,'volt_div_fgota_in':2,'integrator_in':3,'integrator_nmirror_in':3,'INFneuron_in':3,'lpf_in':1,'nfet_i2v_in':1,'pfet_i2v_in':1,'nmirror_w_bias_in':2,'fgswc_nmirror_w_bias_in':1,'i2v_pfet_gatefgota_in':1,'mismatch_meas_in':3,'mmap_local_swc_in':3,'ramp_fe_in':2,'sigma_delta_fe_in':3,'hhneuron_in':4,'ladder_filter_in':2,'h_rect_in':2,'dendiff_in':6,'Algo_ADC_in':5,'TIA_blk_in':1,'ichar_nfet_in':2,'bias_gen_in':1,'vmm_senseamp1_in':2,'vmm_senseamp2_in':4,'tgate_so_in':8,'vmm4x4_SR_in':7,'vmm8x4_SR_in':11,'SR4_in':4,'vmm4x4_SR2_in':8,'vmm4x4_in':4,'sftreg_in':19, 'DAC_sftreg_in':3,'sftreg2_in':3,'sftreg3_in':4,'sftreg4_in':4,'vmm8x4_in':13,'vmm8inx8in_in':17,'vmm8x4_in_in':13,'vmm12x1_in':13,'vmm12x1_wowta_in':12,'Adaptive_receptor_in':2,'ota_vmm_in':2,'nmirror_vmm_in':1,'inv_mcab_in':1,'Hyst_diff_in':1,'Max_detect_in':1,'Min_detect_in':1,'wta_w_bias_in':2,'hhn_in':4,'fgswitch_in':1,'common_drain_in':1,'common_drain_nfet_in':1,'hhn_debug_in':4,'vd_2ota_in':1
