# SRRC-FIR_Filter-Digital_Circuit
"Electronics &amp; Communication Systems" - University Project. Design of a digital circuit for an Square Root Raised Cosine-FIR filter in VHDL on VsCode IDE. Functional verification performed using ModelSim and co-simulation with Python for result analysis. RTL/Synthesis/Implementation using Vivado.
