[
    {
        "age": null,
        "album": "",
        "author": "/u/dacti3d",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-06-23T15:28:13.406933+00:00",
        "date_dead_since": null,
        "date_published": "2025-06-23T14:44:09+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>I&#39;m trying to transition my Verilog core from a simulation to an actual circuit on an FPGA. I&#39;ve created an arbiter for the memory access, but I don&#39;t know how to factor the delay in when working out the hazard handling, and every source I could find just says &quot;Oh, split the memories&quot;, but that wouldn&#39;t really solve the problem...<br/> How is this usually handled?</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/dacti3d\"> /u/dacti3d </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1liifj5/practical_memory_io_hazards/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1liifj5/practical_memory_io_hazards/\">[comments]</a></span>",
        "id": 2998764,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1liifj5/practical_memory_io_hazards",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Practical memory & IO hazards",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/Green-Bed-6057",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-06-23T15:28:13.208586+00:00",
        "date_dead_since": null,
        "date_published": "2025-06-23T14:34:56+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>I&#39;m a 2nd/3rd-year ECE student with a decent understanding of RISC-V assembly (RV32I). I&#39;ve also worked on small Verilog projects like sequence generators, Fibonacci circuits, ALUs etc.</p> <p>Now I want to take the next step: understanding the architecture of a RISC-V CPU so I can eventually design and implement one myself \u2014 likely using Verilog.</p> <p>I\u2019ve heard advice like <em>\u201cfocus on the architecture first, not the HDL\u201d</em>, which makes sense, but I\u2019m not sure how to structure my learning.</p> <ul> <li>Should I begin by learning the 5-stage pipeline?</li> <li>Should I start with a single-cycle CPU first?</li> <li>What are the best resources or projects to learn architectural thinking?</li> <li>When does the transition to writing Verilog begin?</li> </ul> <p>Any guidance or a step-by-step learning roadmap would really help.</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/Green-Bed-6057\"> /u/Green-B",
        "id": 2998763,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1lii7a7/how_should_i_approach_learning_riscv_architecture",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "How should I approach learning RISC-V architecture to eventually design my own CPU (using Verilog)?",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/archanox",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-06-23T01:43:23.204220+00:00",
        "date_dead_since": null,
        "date_published": "2025-06-23T01:18:40+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1li40rm/the_rise_of_riscv_is_it_a_real_threat_to_arm_and/\"> <img src=\"https://external-preview.redd.it/52DtQDF7ZHvr__nmHXU0yUuBFnraXeBBIR9ZZeRwdzU.jpeg?width=640&amp;crop=smart&amp;auto=webp&amp;s=fd1be809dedacfc82d7987c45fd848aede748a38\" alt=\"The rise of RISC-V: Is it a real threat to ARM and x86?\" title=\"The rise of RISC-V: Is it a real threat to ARM and x86?\" /> </a> </td><td> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/archanox\"> /u/archanox </a> <br/> <span><a href=\"https://www.xda-developers.com/rise-risc-v-real-threat-arm-x86/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1li40rm/the_rise_of_riscv_is_it_a_real_threat_to_arm_and/\">[comments]</a></span> </td></tr></table>",
        "id": 2994503,
        "language": null,
        "link": "https://www.reddit.com/r/RISCV/comments/1li40rm/the_rise_of_riscv_is_it_a_real_threat_to_arm_and",
        "manual_status_code": 0,
        "page_rating": 27,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://external-preview.redd.it/52DtQDF7ZHvr__nmHXU0yUuBFnraXeBBIR9ZZeRwdzU.jpeg?width=640&crop=smart&auto=webp&s=fd1be809dedacfc82d7987c45fd848aede748a38",
        "title": "The rise of RISC-V: Is it a real threat to ARM and x86?",
        "vote": 0
    }
]